// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2.2 (lin64) Build 3118627 Tue Feb  9 05:13:49 MST 2021
// Date        : Wed Mar 16 11:30:41 2022
// Host        : ubuntu3 running 64-bit Ubuntu 20.04.3 LTS
// Command     : write_verilog -force -mode funcsim -rename_top composable_pr_0_dilate_erode_erode_accel_0 -prefix
//               composable_pr_0_dilate_erode_erode_accel_0_ composable_pr_1_dilate_erode_erode_accel_0_sim_netlist.v
// Design      : composable_pr_1_dilate_erode_erode_accel_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "composable_pr_1_dilate_erode_erode_accel_0,erode_accel,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "erode_accel,Vivado 2020.2.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module composable_pr_0_dilate_erode_erode_accel_0
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    stream_in_TVALID,
    stream_in_TREADY,
    stream_in_TDATA,
    stream_in_TKEEP,
    stream_in_TSTRB,
    stream_in_TUSER,
    stream_in_TLAST,
    stream_in_TID,
    stream_in_TDEST,
    stream_out_TVALID,
    stream_out_TREADY,
    stream_out_TDATA,
    stream_out_TKEEP,
    stream_out_TSTRB,
    stream_out_TUSER,
    stream_out_TLAST,
    stream_out_TID,
    stream_out_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [6:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [6:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 142857132, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN composable_pr_1_dilate_erode_clk_142M, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:stream_in:stream_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 142857132, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN composable_pr_1_dilate_erode_clk_142M, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TVALID" *) input stream_in_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TREADY" *) output stream_in_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TDATA" *) input [23:0]stream_in_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TKEEP" *) input [2:0]stream_in_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TSTRB" *) input [2:0]stream_in_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TUSER" *) input [0:0]stream_in_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TLAST" *) input [0:0]stream_in_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TID" *) input [0:0]stream_in_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME stream_in, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 142857132, PHASE 0.000, CLK_DOMAIN composable_pr_1_dilate_erode_clk_142M, INSERT_VIP 0" *) input [0:0]stream_in_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TVALID" *) output stream_out_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TREADY" *) input stream_out_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TDATA" *) output [23:0]stream_out_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TKEEP" *) output [2:0]stream_out_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TSTRB" *) output [2:0]stream_out_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TUSER" *) output [0:0]stream_out_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TLAST" *) output [0:0]stream_out_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TID" *) output [0:0]stream_out_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME stream_out, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 142857132, PHASE 0.000, CLK_DOMAIN composable_pr_1_dilate_erode_clk_142M, INSERT_VIP 0" *) output [0:0]stream_out_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [23:0]stream_in_TDATA;
  wire [0:0]stream_in_TLAST;
  wire stream_in_TREADY;
  wire [0:0]stream_in_TUSER;
  wire stream_in_TVALID;
  wire [23:0]stream_out_TDATA;
  wire [0:0]stream_out_TLAST;
  wire stream_out_TREADY;
  wire [0:0]stream_out_TUSER;
  wire stream_out_TVALID;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;
  wire [0:0]NLW_inst_stream_out_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_stream_out_TID_UNCONNECTED;
  wire [2:0]NLW_inst_stream_out_TKEEP_UNCONNECTED;
  wire [2:0]NLW_inst_stream_out_TSTRB_UNCONNECTED;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  assign stream_out_TDEST[0] = \<const0> ;
  assign stream_out_TID[0] = \<const0> ;
  assign stream_out_TKEEP[2] = \<const1> ;
  assign stream_out_TKEEP[1] = \<const1> ;
  assign stream_out_TKEEP[0] = \<const1> ;
  assign stream_out_TSTRB[2] = \<const0> ;
  assign stream_out_TSTRB[1] = \<const0> ;
  assign stream_out_TSTRB[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "7" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  composable_pr_0_dilate_erode_erode_accel_0_erode_accel inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .stream_in_TDATA(stream_in_TDATA),
        .stream_in_TDEST(1'b0),
        .stream_in_TID(1'b0),
        .stream_in_TKEEP({1'b0,1'b0,1'b0}),
        .stream_in_TLAST(stream_in_TLAST),
        .stream_in_TREADY(stream_in_TREADY),
        .stream_in_TSTRB({1'b0,1'b0,1'b0}),
        .stream_in_TUSER(stream_in_TUSER),
        .stream_in_TVALID(stream_in_TVALID),
        .stream_out_TDATA(stream_out_TDATA),
        .stream_out_TDEST(NLW_inst_stream_out_TDEST_UNCONNECTED[0]),
        .stream_out_TID(NLW_inst_stream_out_TID_UNCONNECTED[0]),
        .stream_out_TKEEP(NLW_inst_stream_out_TKEEP_UNCONNECTED[2:0]),
        .stream_out_TLAST(stream_out_TLAST),
        .stream_out_TREADY(stream_out_TREADY),
        .stream_out_TSTRB(NLW_inst_stream_out_TSTRB_UNCONNECTED[2:0]),
        .stream_out_TUSER(stream_out_TUSER),
        .stream_out_TVALID(stream_out_TVALID));
endmodule

(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "7" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
(* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* hls_module = "yes" *) 
module composable_pr_0_dilate_erode_erode_accel_0_erode_accel
   (s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    stream_in_TDATA,
    stream_in_TKEEP,
    stream_in_TSTRB,
    stream_in_TUSER,
    stream_in_TLAST,
    stream_in_TID,
    stream_in_TDEST,
    stream_out_TDATA,
    stream_out_TKEEP,
    stream_out_TSTRB,
    stream_out_TUSER,
    stream_out_TLAST,
    stream_out_TID,
    stream_out_TDEST,
    stream_in_TVALID,
    stream_in_TREADY,
    stream_out_TVALID,
    stream_out_TREADY);
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [6:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [6:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [23:0]stream_in_TDATA;
  input [2:0]stream_in_TKEEP;
  input [2:0]stream_in_TSTRB;
  input [0:0]stream_in_TUSER;
  input [0:0]stream_in_TLAST;
  input [0:0]stream_in_TID;
  input [0:0]stream_in_TDEST;
  output [23:0]stream_out_TDATA;
  output [2:0]stream_out_TKEEP;
  output [2:0]stream_out_TSTRB;
  output [0:0]stream_out_TUSER;
  output [0:0]stream_out_TLAST;
  output [0:0]stream_out_TID;
  output [0:0]stream_out_TDEST;
  input stream_in_TVALID;
  output stream_in_TREADY;
  output stream_out_TVALID;
  input stream_out_TREADY;

  wire \<const0> ;
  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read;
  wire [23:0]AXIvideo2xfMat_24_9_1080_1920_1_U0_img_in_419_din;
  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_n_34;
  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_n_35;
  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_n_7;
  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_n_8;
  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_n_9;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state1_0;
  wire ap_CS_fsm_state1_5;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state6;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire ap_sync_reg_erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready_reg_n_3;
  wire [31:0]cols;
  wire control_s_axi_U_n_10;
  wire control_s_axi_U_n_11;
  wire control_s_axi_U_n_12;
  wire control_s_axi_U_n_13;
  wire control_s_axi_U_n_14;
  wire control_s_axi_U_n_15;
  wire control_s_axi_U_n_16;
  wire control_s_axi_U_n_17;
  wire control_s_axi_U_n_18;
  wire control_s_axi_U_n_19;
  wire control_s_axi_U_n_20;
  wire control_s_axi_U_n_21;
  wire control_s_axi_U_n_22;
  wire control_s_axi_U_n_23;
  wire control_s_axi_U_n_24;
  wire control_s_axi_U_n_25;
  wire control_s_axi_U_n_26;
  wire control_s_axi_U_n_27;
  wire control_s_axi_U_n_28;
  wire control_s_axi_U_n_29;
  wire control_s_axi_U_n_3;
  wire control_s_axi_U_n_30;
  wire control_s_axi_U_n_31;
  wire control_s_axi_U_n_32;
  wire control_s_axi_U_n_33;
  wire control_s_axi_U_n_34;
  wire control_s_axi_U_n_35;
  wire control_s_axi_U_n_36;
  wire control_s_axi_U_n_37;
  wire control_s_axi_U_n_38;
  wire control_s_axi_U_n_39;
  wire control_s_axi_U_n_4;
  wire control_s_axi_U_n_40;
  wire control_s_axi_U_n_41;
  wire control_s_axi_U_n_42;
  wire control_s_axi_U_n_43;
  wire control_s_axi_U_n_44;
  wire control_s_axi_U_n_45;
  wire control_s_axi_U_n_46;
  wire control_s_axi_U_n_47;
  wire control_s_axi_U_n_48;
  wire control_s_axi_U_n_49;
  wire control_s_axi_U_n_5;
  wire control_s_axi_U_n_50;
  wire control_s_axi_U_n_51;
  wire control_s_axi_U_n_52;
  wire control_s_axi_U_n_53;
  wire control_s_axi_U_n_54;
  wire control_s_axi_U_n_55;
  wire control_s_axi_U_n_56;
  wire control_s_axi_U_n_57;
  wire control_s_axi_U_n_58;
  wire control_s_axi_U_n_59;
  wire control_s_axi_U_n_6;
  wire control_s_axi_U_n_60;
  wire control_s_axi_U_n_61;
  wire control_s_axi_U_n_62;
  wire control_s_axi_U_n_63;
  wire control_s_axi_U_n_64;
  wire control_s_axi_U_n_65;
  wire control_s_axi_U_n_66;
  wire control_s_axi_U_n_67;
  wire control_s_axi_U_n_68;
  wire control_s_axi_U_n_7;
  wire control_s_axi_U_n_70;
  wire control_s_axi_U_n_72;
  wire control_s_axi_U_n_73;
  wire control_s_axi_U_n_74;
  wire control_s_axi_U_n_8;
  wire control_s_axi_U_n_9;
  wire erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready;
  wire erode_0_9_1080_1920_2_3_3_1_1_U0_img_in_419_read;
  wire [23:0]erode_0_9_1080_1920_2_3_3_1_1_U0_img_out_420_din;
  wire [3:2]erode_0_9_1080_1920_2_3_3_1_1_U0_kernel_address0;
  wire erode_0_9_1080_1920_2_3_3_1_1_U0_kernel_ce0;
  wire erode_0_9_1080_1920_2_3_3_1_1_U0_n_13;
  wire erode_0_9_1080_1920_2_3_3_1_1_U0_n_15;
  wire erode_0_9_1080_1920_2_3_3_1_1_U0_n_3;
  wire erode_0_9_1080_1920_2_3_3_1_1_U0_n_6;
  wire erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read;
  wire \grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166/icmp_ln878_4_reg_1743 ;
  wire \grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166/icmp_ln878_5_reg_1747 ;
  wire grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_img_in_419_read;
  wire i_1_reg_2560;
  wire icmp_ln128_fu_409_p2;
  wire icmp_ln195_fu_198_p2;
  wire [15:0]img_in_cols_c10_dout;
  wire img_in_cols_c10_empty_n;
  wire img_in_cols_c10_full_n;
  wire img_in_cols_c_U_n_37;
  wire img_in_cols_c_U_n_38;
  wire [31:0]img_in_cols_c_dout;
  wire img_in_cols_c_empty_n;
  wire img_in_cols_c_full_n;
  wire img_in_data_U_n_29;
  wire img_in_data_U_n_30;
  wire img_in_data_U_n_31;
  wire img_in_data_U_n_32;
  wire img_in_data_U_n_33;
  wire img_in_data_U_n_34;
  wire img_in_data_U_n_35;
  wire img_in_data_U_n_36;
  wire img_in_data_U_n_37;
  wire img_in_data_U_n_38;
  wire img_in_data_U_n_39;
  wire img_in_data_U_n_40;
  wire img_in_data_U_n_41;
  wire img_in_data_U_n_42;
  wire img_in_data_U_n_43;
  wire img_in_data_U_n_44;
  wire img_in_data_U_n_45;
  wire img_in_data_U_n_46;
  wire img_in_data_U_n_47;
  wire img_in_data_U_n_48;
  wire img_in_data_U_n_49;
  wire img_in_data_U_n_50;
  wire img_in_data_U_n_51;
  wire img_in_data_U_n_52;
  wire [23:0]img_in_data_dout;
  wire img_in_data_empty_n;
  wire img_in_data_full_n;
  wire [15:0]img_in_rows_c9_dout;
  wire img_in_rows_c9_empty_n;
  wire img_in_rows_c9_full_n;
  wire [31:0]img_in_rows_c_dout;
  wire img_in_rows_c_empty_n;
  wire img_in_rows_c_full_n;
  wire [31:0]img_out_cols_c_dout;
  wire img_out_cols_c_empty_n;
  wire img_out_cols_c_full_n;
  wire [23:0]img_out_data_dout;
  wire img_out_data_empty_n;
  wire img_out_data_full_n;
  wire [31:0]img_out_rows_c_dout;
  wire img_out_rows_c_empty_n;
  wire img_out_rows_c_full_n;
  wire int_kernel_ce1;
  wire interrupt;
  wire \kernel_2_2_fu_72_reg[0]_i_4_n_3 ;
  wire \kernel_2_2_fu_72_reg[0]_i_5_n_3 ;
  wire \kernel_2_2_fu_72_reg[0]_i_6_n_3 ;
  wire \kernel_2_2_fu_72_reg[0]_i_7_n_3 ;
  wire \kernel_2_2_fu_72_reg[1]_i_4_n_3 ;
  wire \kernel_2_2_fu_72_reg[1]_i_5_n_3 ;
  wire \kernel_2_2_fu_72_reg[1]_i_6_n_3 ;
  wire \kernel_2_2_fu_72_reg[1]_i_7_n_3 ;
  wire \kernel_2_2_fu_72_reg[2]_i_4_n_3 ;
  wire \kernel_2_2_fu_72_reg[2]_i_5_n_3 ;
  wire \kernel_2_2_fu_72_reg[2]_i_6_n_3 ;
  wire \kernel_2_2_fu_72_reg[2]_i_7_n_3 ;
  wire \kernel_2_2_fu_72_reg[3]_i_4_n_3 ;
  wire \kernel_2_2_fu_72_reg[3]_i_5_n_3 ;
  wire \kernel_2_2_fu_72_reg[3]_i_6_n_3 ;
  wire \kernel_2_2_fu_72_reg[3]_i_7_n_3 ;
  wire \kernel_2_2_fu_72_reg[4]_i_4_n_3 ;
  wire \kernel_2_2_fu_72_reg[4]_i_5_n_3 ;
  wire \kernel_2_2_fu_72_reg[4]_i_6_n_3 ;
  wire \kernel_2_2_fu_72_reg[4]_i_7_n_3 ;
  wire \kernel_2_2_fu_72_reg[5]_i_4_n_3 ;
  wire \kernel_2_2_fu_72_reg[5]_i_5_n_3 ;
  wire \kernel_2_2_fu_72_reg[5]_i_6_n_3 ;
  wire \kernel_2_2_fu_72_reg[5]_i_7_n_3 ;
  wire \kernel_2_2_fu_72_reg[6]_i_4_n_3 ;
  wire \kernel_2_2_fu_72_reg[6]_i_5_n_3 ;
  wire \kernel_2_2_fu_72_reg[6]_i_6_n_3 ;
  wire \kernel_2_2_fu_72_reg[6]_i_7_n_3 ;
  wire \kernel_2_2_fu_72_reg[7]_i_5_n_3 ;
  wire \kernel_2_2_fu_72_reg[7]_i_6_n_3 ;
  wire \kernel_2_2_fu_72_reg[7]_i_7_n_3 ;
  wire \kernel_2_2_fu_72_reg[7]_i_8_n_3 ;
  wire \kernel_2_2_fu_72_reg[7]_i_9_n_3 ;
  wire [7:0]kernel_q0;
  wire mOutPtr110_out;
  wire mOutPtr110_out_1;
  wire mOutPtr110_out_3;
  wire mOutPtr110_out_4;
  wire \rdata_reg[0]_i_3_n_3 ;
  wire \rdata_reg[10]_i_3_n_3 ;
  wire \rdata_reg[11]_i_3_n_3 ;
  wire \rdata_reg[12]_i_3_n_3 ;
  wire \rdata_reg[13]_i_3_n_3 ;
  wire \rdata_reg[14]_i_3_n_3 ;
  wire \rdata_reg[15]_i_3_n_3 ;
  wire \rdata_reg[16]_i_3_n_3 ;
  wire \rdata_reg[17]_i_3_n_3 ;
  wire \rdata_reg[18]_i_3_n_3 ;
  wire \rdata_reg[19]_i_3_n_3 ;
  wire \rdata_reg[1]_i_3_n_3 ;
  wire \rdata_reg[20]_i_3_n_3 ;
  wire \rdata_reg[21]_i_3_n_3 ;
  wire \rdata_reg[22]_i_3_n_3 ;
  wire \rdata_reg[23]_i_3_n_3 ;
  wire \rdata_reg[24]_i_3_n_3 ;
  wire \rdata_reg[25]_i_3_n_3 ;
  wire \rdata_reg[26]_i_3_n_3 ;
  wire \rdata_reg[27]_i_3_n_3 ;
  wire \rdata_reg[28]_i_3_n_3 ;
  wire \rdata_reg[29]_i_3_n_3 ;
  wire \rdata_reg[2]_i_3_n_3 ;
  wire \rdata_reg[30]_i_3_n_3 ;
  wire \rdata_reg[31]_i_6_n_3 ;
  wire \rdata_reg[3]_i_3_n_3 ;
  wire \rdata_reg[4]_i_3_n_3 ;
  wire \rdata_reg[5]_i_3_n_3 ;
  wire \rdata_reg[6]_i_3_n_3 ;
  wire \rdata_reg[7]_i_5_n_3 ;
  wire \rdata_reg[7]_i_6_n_3 ;
  wire \rdata_reg[8]_i_3_n_3 ;
  wire \rdata_reg[9]_i_3_n_3 ;
  wire [31:0]rows;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire shiftReg_ce;
  wire shiftReg_ce_2;
  wire start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_10;
  wire start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_12;
  wire start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_8;
  wire start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n;
  wire start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_U_n_5;
  wire start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n;
  wire start_once_reg;
  wire [23:0]stream_in_TDATA;
  wire [0:0]stream_in_TLAST;
  wire stream_in_TREADY;
  wire [0:0]stream_in_TUSER;
  wire stream_in_TVALID;
  wire [23:0]stream_out_TDATA;
  wire [0:0]stream_out_TLAST;
  wire stream_out_TREADY;
  wire [0:0]stream_out_TUSER;
  wire stream_out_TVALID;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  assign stream_out_TDEST[0] = \<const0> ;
  assign stream_out_TID[0] = \<const0> ;
  assign stream_out_TKEEP[2] = \<const0> ;
  assign stream_out_TKEEP[1] = \<const0> ;
  assign stream_out_TKEEP[0] = \<const0> ;
  assign stream_out_TSTRB[2] = \<const0> ;
  assign stream_out_TSTRB[1] = \<const0> ;
  assign stream_out_TSTRB[0] = \<const0> ;
  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_AXIvideo2xfMat_24_9_1080_1920_1_s AXIvideo2xfMat_24_9_1080_1920_1_U0
       (.AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .\B_V_data_1_state_reg[1] (stream_in_TREADY),
        .CO(icmp_ln128_fu_409_p2),
        .D(img_in_cols_c_dout),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[4]_0 (AXIvideo2xfMat_24_9_1080_1920_1_U0_n_35),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0_reg_0(AXIvideo2xfMat_24_9_1080_1920_1_U0_n_8),
        .ap_enable_reg_pp1_iter1_reg_0(AXIvideo2xfMat_24_9_1080_1920_1_U0_n_7),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\icmp_ln132_reg_491_reg[0]_0 (AXIvideo2xfMat_24_9_1080_1920_1_U0_n_9),
        .img_in_data_full_n(img_in_data_full_n),
        .internal_empty_n_reg(AXIvideo2xfMat_24_9_1080_1920_1_U0_n_34),
        .\p_Val2_s_reg_282_reg[23]_0 (AXIvideo2xfMat_24_9_1080_1920_1_U0_img_in_419_din),
        .\rows_reg_440_reg[31]_0 (img_in_rows_c_dout),
        .stream_in_TDATA(stream_in_TDATA),
        .stream_in_TLAST(stream_in_TLAST),
        .stream_in_TUSER(stream_in_TUSER),
        .stream_in_TVALID(stream_in_TVALID));
  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_in_cols_c_full_n(img_in_cols_c_full_n),
        .img_in_rows_c_full_n(img_in_rows_c_full_n),
        .img_out_cols_c_full_n(img_out_cols_c_full_n),
        .img_out_rows_c_full_n(img_out_rows_c_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_12));
  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_73),
        .Q(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_72),
        .Q(ap_sync_reg_erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready_reg_n_3),
        .R(1'b0));
  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_control_s_axi control_s_axi_U
       (.ADDRBWRADDR(erode_0_9_1080_1920_2_3_3_1_1_U0_kernel_address0),
        .AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .CO(icmp_ln195_fu_198_p2),
        .D(kernel_q0),
        .DOADO({control_s_axi_U_n_3,control_s_axi_U_n_4,control_s_axi_U_n_5,control_s_axi_U_n_6,control_s_axi_U_n_7,control_s_axi_U_n_8,control_s_axi_U_n_9,control_s_axi_U_n_10,control_s_axi_U_n_11,control_s_axi_U_n_12,control_s_axi_U_n_13,control_s_axi_U_n_14,control_s_axi_U_n_15,control_s_axi_U_n_16,control_s_axi_U_n_17,control_s_axi_U_n_18,control_s_axi_U_n_19,control_s_axi_U_n_20,control_s_axi_U_n_21,control_s_axi_U_n_22,control_s_axi_U_n_23,control_s_axi_U_n_24,control_s_axi_U_n_25,control_s_axi_U_n_26,control_s_axi_U_n_27,control_s_axi_U_n_28,control_s_axi_U_n_29,control_s_axi_U_n_30,control_s_axi_U_n_31,control_s_axi_U_n_32,control_s_axi_U_n_33,control_s_axi_U_n_34}),
        .DOBDO({control_s_axi_U_n_35,control_s_axi_U_n_36,control_s_axi_U_n_37,control_s_axi_U_n_38,control_s_axi_U_n_39,control_s_axi_U_n_40,control_s_axi_U_n_41,control_s_axi_U_n_42,control_s_axi_U_n_43,control_s_axi_U_n_44,control_s_axi_U_n_45,control_s_axi_U_n_46,control_s_axi_U_n_47,control_s_axi_U_n_48,control_s_axi_U_n_49,control_s_axi_U_n_50,control_s_axi_U_n_51,control_s_axi_U_n_52,control_s_axi_U_n_53,control_s_axi_U_n_54,control_s_axi_U_n_55,control_s_axi_U_n_56,control_s_axi_U_n_57,control_s_axi_U_n_58,control_s_axi_U_n_59,control_s_axi_U_n_60,control_s_axi_U_n_61,control_s_axi_U_n_62,control_s_axi_U_n_63,control_s_axi_U_n_64,control_s_axi_U_n_65,control_s_axi_U_n_66}),
        .Q(ap_CS_fsm_state1_0),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(control_s_axi_U_n_72),
        .ap_rst_n_1(control_s_axi_U_n_73),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg(control_s_axi_U_n_74),
        .ap_sync_reg_erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready_reg(ap_sync_reg_erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready_reg_n_3),
        .erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready(erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready),
        .i_1_reg_2560(i_1_reg_2560),
        .int_ap_idle_reg_0(ap_CS_fsm_state1),
        .int_ap_start_reg_0(control_s_axi_U_n_70),
        .\int_cols_reg[31]_0 (cols),
        .int_kernel_ce1(int_kernel_ce1),
        .\int_kernel_shift_reg[0]_0 (control_s_axi_U_n_68),
        .\int_kernel_shift_reg[0]_1 (erode_0_9_1080_1920_2_3_3_1_1_U0_n_6),
        .\int_kernel_shift_reg[1]_0 (control_s_axi_U_n_67),
        .\int_kernel_shift_reg[1]_1 (erode_0_9_1080_1920_2_3_3_1_1_U0_n_3),
        .\int_rows_reg[31]_0 (rows),
        .interrupt(interrupt),
        .\kernel_2_2_7_fu_100_reg[0] (\kernel_2_2_fu_72_reg[0]_i_4_n_3 ),
        .\kernel_2_2_7_fu_100_reg[0]_0 (\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .\kernel_2_2_7_fu_100_reg[0]_1 (\kernel_2_2_fu_72_reg[0]_i_5_n_3 ),
        .\kernel_2_2_7_fu_100_reg[0]_2 (\kernel_2_2_fu_72_reg[0]_i_6_n_3 ),
        .\kernel_2_2_7_fu_100_reg[0]_3 (\kernel_2_2_fu_72_reg[0]_i_7_n_3 ),
        .\kernel_2_2_7_fu_100_reg[1] (\kernel_2_2_fu_72_reg[1]_i_4_n_3 ),
        .\kernel_2_2_7_fu_100_reg[1]_0 (\kernel_2_2_fu_72_reg[1]_i_5_n_3 ),
        .\kernel_2_2_7_fu_100_reg[1]_1 (\kernel_2_2_fu_72_reg[1]_i_6_n_3 ),
        .\kernel_2_2_7_fu_100_reg[1]_2 (\kernel_2_2_fu_72_reg[1]_i_7_n_3 ),
        .\kernel_2_2_7_fu_100_reg[2] (\kernel_2_2_fu_72_reg[2]_i_4_n_3 ),
        .\kernel_2_2_7_fu_100_reg[2]_0 (\kernel_2_2_fu_72_reg[2]_i_5_n_3 ),
        .\kernel_2_2_7_fu_100_reg[2]_1 (\kernel_2_2_fu_72_reg[2]_i_6_n_3 ),
        .\kernel_2_2_7_fu_100_reg[2]_2 (\kernel_2_2_fu_72_reg[2]_i_7_n_3 ),
        .\kernel_2_2_7_fu_100_reg[3] (\kernel_2_2_fu_72_reg[3]_i_4_n_3 ),
        .\kernel_2_2_7_fu_100_reg[3]_0 (\kernel_2_2_fu_72_reg[3]_i_5_n_3 ),
        .\kernel_2_2_7_fu_100_reg[3]_1 (\kernel_2_2_fu_72_reg[3]_i_6_n_3 ),
        .\kernel_2_2_7_fu_100_reg[3]_2 (\kernel_2_2_fu_72_reg[3]_i_7_n_3 ),
        .\kernel_2_2_7_fu_100_reg[4] (\kernel_2_2_fu_72_reg[4]_i_4_n_3 ),
        .\kernel_2_2_7_fu_100_reg[4]_0 (\kernel_2_2_fu_72_reg[4]_i_5_n_3 ),
        .\kernel_2_2_7_fu_100_reg[4]_1 (\kernel_2_2_fu_72_reg[4]_i_6_n_3 ),
        .\kernel_2_2_7_fu_100_reg[4]_2 (\kernel_2_2_fu_72_reg[4]_i_7_n_3 ),
        .\kernel_2_2_7_fu_100_reg[5] (\kernel_2_2_fu_72_reg[5]_i_4_n_3 ),
        .\kernel_2_2_7_fu_100_reg[5]_0 (\kernel_2_2_fu_72_reg[5]_i_5_n_3 ),
        .\kernel_2_2_7_fu_100_reg[5]_1 (\kernel_2_2_fu_72_reg[5]_i_6_n_3 ),
        .\kernel_2_2_7_fu_100_reg[5]_2 (\kernel_2_2_fu_72_reg[5]_i_7_n_3 ),
        .\kernel_2_2_7_fu_100_reg[6] (\kernel_2_2_fu_72_reg[6]_i_4_n_3 ),
        .\kernel_2_2_7_fu_100_reg[6]_0 (\kernel_2_2_fu_72_reg[6]_i_5_n_3 ),
        .\kernel_2_2_7_fu_100_reg[6]_1 (\kernel_2_2_fu_72_reg[6]_i_6_n_3 ),
        .\kernel_2_2_7_fu_100_reg[6]_2 (\kernel_2_2_fu_72_reg[6]_i_7_n_3 ),
        .\kernel_2_2_7_fu_100_reg[7] (\kernel_2_2_fu_72_reg[7]_i_5_n_3 ),
        .\kernel_2_2_7_fu_100_reg[7]_0 (\kernel_2_2_fu_72_reg[7]_i_7_n_3 ),
        .\kernel_2_2_7_fu_100_reg[7]_1 (\kernel_2_2_fu_72_reg[7]_i_8_n_3 ),
        .\kernel_2_2_7_fu_100_reg[7]_2 (\kernel_2_2_fu_72_reg[7]_i_9_n_3 ),
        .\rdata_reg[0]_0 (\rdata_reg[0]_i_3_n_3 ),
        .\rdata_reg[10]_0 (\rdata_reg[10]_i_3_n_3 ),
        .\rdata_reg[11]_0 (\rdata_reg[11]_i_3_n_3 ),
        .\rdata_reg[12]_0 (\rdata_reg[12]_i_3_n_3 ),
        .\rdata_reg[13]_0 (\rdata_reg[13]_i_3_n_3 ),
        .\rdata_reg[14]_0 (\rdata_reg[14]_i_3_n_3 ),
        .\rdata_reg[15]_0 (\rdata_reg[15]_i_3_n_3 ),
        .\rdata_reg[16]_0 (\rdata_reg[16]_i_3_n_3 ),
        .\rdata_reg[17]_0 (\rdata_reg[17]_i_3_n_3 ),
        .\rdata_reg[18]_0 (\rdata_reg[18]_i_3_n_3 ),
        .\rdata_reg[19]_0 (\rdata_reg[19]_i_3_n_3 ),
        .\rdata_reg[1]_0 (\rdata_reg[1]_i_3_n_3 ),
        .\rdata_reg[20]_0 (\rdata_reg[20]_i_3_n_3 ),
        .\rdata_reg[21]_0 (\rdata_reg[21]_i_3_n_3 ),
        .\rdata_reg[22]_0 (\rdata_reg[22]_i_3_n_3 ),
        .\rdata_reg[23]_0 (\rdata_reg[23]_i_3_n_3 ),
        .\rdata_reg[24]_0 (\rdata_reg[24]_i_3_n_3 ),
        .\rdata_reg[25]_0 (\rdata_reg[25]_i_3_n_3 ),
        .\rdata_reg[26]_0 (\rdata_reg[26]_i_3_n_3 ),
        .\rdata_reg[27]_0 (\rdata_reg[27]_i_3_n_3 ),
        .\rdata_reg[28]_0 (\rdata_reg[28]_i_3_n_3 ),
        .\rdata_reg[29]_0 (\rdata_reg[29]_i_3_n_3 ),
        .\rdata_reg[2]_0 (\rdata_reg[2]_i_3_n_3 ),
        .\rdata_reg[30]_0 (\rdata_reg[30]_i_3_n_3 ),
        .\rdata_reg[31]_0 (\rdata_reg[31]_i_6_n_3 ),
        .\rdata_reg[3]_0 (\rdata_reg[3]_i_3_n_3 ),
        .\rdata_reg[4]_0 (\rdata_reg[4]_i_3_n_3 ),
        .\rdata_reg[5]_0 (\rdata_reg[5]_i_3_n_3 ),
        .\rdata_reg[6]_0 (\rdata_reg[6]_i_3_n_3 ),
        .\rdata_reg[7]_0 (\rdata_reg[7]_i_5_n_3 ),
        .\rdata_reg[7]_1 (\rdata_reg[7]_i_6_n_3 ),
        .\rdata_reg[8]_0 (\rdata_reg[8]_i_3_n_3 ),
        .\rdata_reg[9]_0 (\rdata_reg[9]_i_3_n_3 ),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .shiftReg_ce(shiftReg_ce_2),
        .start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n),
        .start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n(start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n),
        .start_once_reg(start_once_reg),
        .xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done));
  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_erode_0_9_1080_1920_2_3_3_1_1_s erode_0_9_1080_1920_2_3_3_1_1_U0
       (.ADDRBWRADDR(erode_0_9_1080_1920_2_3_3_1_1_U0_kernel_address0),
        .D(img_in_data_dout),
        .E(shiftReg_ce),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state1_0}),
        .\ap_CS_fsm_reg[1]_0 (erode_0_9_1080_1920_2_3_3_1_1_U0_n_3),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[0] (img_in_data_U_n_29),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[10] (img_in_data_U_n_39),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[11] (img_in_data_U_n_40),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[12] (img_in_data_U_n_41),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[13] (img_in_data_U_n_42),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[14] (img_in_data_U_n_43),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[15] (img_in_data_U_n_44),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[16] (img_in_data_U_n_45),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[17] (img_in_data_U_n_46),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[18] (img_in_data_U_n_47),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[19] (img_in_data_U_n_48),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[1] (img_in_data_U_n_30),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[20] (img_in_data_U_n_49),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[21] (img_in_data_U_n_50),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[22] (img_in_data_U_n_51),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] (img_in_data_U_n_52),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[2] (img_in_data_U_n_31),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[3] (img_in_data_U_n_32),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[4] (img_in_data_U_n_33),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[5] (img_in_data_U_n_34),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[6] (img_in_data_U_n_35),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[7] (img_in_data_U_n_36),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[8] (img_in_data_U_n_37),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[9] (img_in_data_U_n_38),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\cmp_i_i127_i_reg_1720_reg[0] (erode_0_9_1080_1920_2_3_3_1_1_U0_n_15),
        .erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready(erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready),
        .erode_0_9_1080_1920_2_3_3_1_1_U0_img_in_419_read(erode_0_9_1080_1920_2_3_3_1_1_U0_img_in_419_read),
        .erode_0_9_1080_1920_2_3_3_1_1_U0_kernel_ce0(erode_0_9_1080_1920_2_3_3_1_1_U0_kernel_ce0),
        .erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read(erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read),
        .grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_img_in_419_read(grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_img_in_419_read),
        .icmp_ln878_4_reg_1743(\grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166/icmp_ln878_4_reg_1743 ),
        .icmp_ln878_5_reg_1747(\grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166/icmp_ln878_5_reg_1747 ),
        .\icmp_ln882_reg_1766_pp3_iter10_reg_reg[0]__0 (erode_0_9_1080_1920_2_3_3_1_1_U0_n_13),
        .img_in_cols_c10_empty_n(img_in_cols_c10_empty_n),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_in_data_full_n(img_in_data_full_n),
        .img_in_rows_c9_empty_n(img_in_rows_c9_empty_n),
        .img_out_420_din(erode_0_9_1080_1920_2_3_3_1_1_U0_img_out_420_din),
        .img_out_data_full_n(img_out_data_full_n),
        .\indvar_flatten_reg_133_reg[3]_0 (ap_sync_reg_erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready_reg_n_3),
        .\int_kernel_shift_reg[0] (control_s_axi_U_n_68),
        .\int_kernel_shift_reg[1] (control_s_axi_U_n_67),
        .internal_full_n_reg(AXIvideo2xfMat_24_9_1080_1920_1_U0_n_8),
        .internal_full_n_reg_0(AXIvideo2xfMat_24_9_1080_1920_1_U0_n_9),
        .\kernel_2_2_7_fu_100_reg[7]_0 (kernel_q0),
        .mOutPtr110_out(mOutPtr110_out),
        .\mul_i_mid1_reg_463_reg[0]_0 (erode_0_9_1080_1920_2_3_3_1_1_U0_n_6),
        .p_src_cols_dout(img_in_cols_c10_dout),
        .p_src_rows_dout(img_in_rows_c9_dout));
  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S img_in_cols_c10_U
       (.AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .D(img_in_cols_c_dout[15:0]),
        .Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read(erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read),
        .img_in_cols_c10_empty_n(img_in_cols_c10_empty_n),
        .img_in_cols_c10_full_n(img_in_cols_c10_full_n),
        .img_in_cols_c_empty_n(img_in_cols_c_empty_n),
        .img_in_rows_c9_full_n(img_in_rows_c9_full_n),
        .img_in_rows_c_empty_n(img_in_rows_c_empty_n),
        .internal_empty_n_reg_0(img_in_cols_c_U_n_38),
        .p_src_cols_dout(img_in_cols_c10_dout));
  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_0 img_in_cols_c_U
       (.AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .D(img_in_cols_c_dout),
        .Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_in_cols_c10_full_n(img_in_cols_c10_full_n),
        .img_in_cols_c_empty_n(img_in_cols_c_empty_n),
        .img_in_cols_c_full_n(img_in_cols_c_full_n),
        .img_in_rows_c9_full_n(img_in_rows_c9_full_n),
        .img_in_rows_c_empty_n(img_in_rows_c_empty_n),
        .in(cols),
        .internal_empty_n_reg_0(img_in_cols_c_U_n_37),
        .internal_empty_n_reg_1(img_in_cols_c_U_n_38),
        .internal_empty_n_reg_2(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_10),
        .mOutPtr110_out(mOutPtr110_out_1),
        .shiftReg_ce(shiftReg_ce_2));
  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w24_d2_S img_in_data_U
       (.D(img_in_data_dout),
        .Q(ap_CS_fsm_state6),
        .\SRL_SIG_reg[0][0] (img_in_data_U_n_29),
        .\SRL_SIG_reg[0][10] (img_in_data_U_n_39),
        .\SRL_SIG_reg[0][11] (img_in_data_U_n_40),
        .\SRL_SIG_reg[0][12] (img_in_data_U_n_41),
        .\SRL_SIG_reg[0][13] (img_in_data_U_n_42),
        .\SRL_SIG_reg[0][14] (img_in_data_U_n_43),
        .\SRL_SIG_reg[0][15] (img_in_data_U_n_44),
        .\SRL_SIG_reg[0][16] (img_in_data_U_n_45),
        .\SRL_SIG_reg[0][17] (img_in_data_U_n_46),
        .\SRL_SIG_reg[0][18] (img_in_data_U_n_47),
        .\SRL_SIG_reg[0][19] (img_in_data_U_n_48),
        .\SRL_SIG_reg[0][1] (img_in_data_U_n_30),
        .\SRL_SIG_reg[0][20] (img_in_data_U_n_49),
        .\SRL_SIG_reg[0][21] (img_in_data_U_n_50),
        .\SRL_SIG_reg[0][22] (img_in_data_U_n_51),
        .\SRL_SIG_reg[0][23] (img_in_data_U_n_52),
        .\SRL_SIG_reg[0][23]_0 (AXIvideo2xfMat_24_9_1080_1920_1_U0_img_in_419_din),
        .\SRL_SIG_reg[0][2] (img_in_data_U_n_31),
        .\SRL_SIG_reg[0][3] (img_in_data_U_n_32),
        .\SRL_SIG_reg[0][4] (img_in_data_U_n_33),
        .\SRL_SIG_reg[0][5] (img_in_data_U_n_34),
        .\SRL_SIG_reg[0][6] (img_in_data_U_n_35),
        .\SRL_SIG_reg[0][7] (img_in_data_U_n_36),
        .\SRL_SIG_reg[0][8] (img_in_data_U_n_37),
        .\SRL_SIG_reg[0][9] (img_in_data_U_n_38),
        .\SRL_SIG_reg[1][0] (AXIvideo2xfMat_24_9_1080_1920_1_U0_n_7),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] (erode_0_9_1080_1920_2_3_3_1_1_U0_n_15),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .erode_0_9_1080_1920_2_3_3_1_1_U0_img_in_419_read(erode_0_9_1080_1920_2_3_3_1_1_U0_img_in_419_read),
        .grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_img_in_419_read(grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_img_in_419_read),
        .icmp_ln878_4_reg_1743(\grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166/icmp_ln878_4_reg_1743 ),
        .icmp_ln878_5_reg_1747(\grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166/icmp_ln878_5_reg_1747 ),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_in_data_full_n(img_in_data_full_n),
        .internal_full_n_reg_0(AXIvideo2xfMat_24_9_1080_1920_1_U0_n_9),
        .internal_full_n_reg_1(AXIvideo2xfMat_24_9_1080_1920_1_U0_n_8),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[1]_0 (AXIvideo2xfMat_24_9_1080_1920_1_U0_n_35));
  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_1 img_in_rows_c9_U
       (.AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .D(img_in_rows_c_dout[15:0]),
        .Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read(erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read),
        .img_in_cols_c10_full_n(img_in_cols_c10_full_n),
        .img_in_cols_c_empty_n(img_in_cols_c_empty_n),
        .img_in_rows_c9_empty_n(img_in_rows_c9_empty_n),
        .img_in_rows_c9_full_n(img_in_rows_c9_full_n),
        .img_in_rows_c_empty_n(img_in_rows_c_empty_n),
        .internal_empty_n_reg_0(img_in_cols_c_U_n_37),
        .p_src_rows_dout(img_in_rows_c9_dout));
  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_2 img_in_rows_c_U
       (.AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .\SRL_SIG_reg[1][31] (img_in_rows_c_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_in_rows_c_empty_n(img_in_rows_c_empty_n),
        .img_in_rows_c_full_n(img_in_rows_c_full_n),
        .in(rows),
        .internal_empty_n_reg_0(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_8),
        .mOutPtr110_out(mOutPtr110_out_3),
        .shiftReg_ce(shiftReg_ce_2));
  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d4_S img_out_cols_c_U
       (.D(start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_U_n_5),
        .Q(ap_CS_fsm_state1_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_out_cols_c_empty_n(img_out_cols_c_empty_n),
        .img_out_cols_c_full_n(img_out_cols_c_full_n),
        .img_out_rows_c_empty_n(img_out_rows_c_empty_n),
        .in(cols),
        .out(img_out_cols_c_dout),
        .shiftReg_ce(shiftReg_ce_2),
        .xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read));
  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w24_d2_S_3 img_out_data_U
       (.D(img_out_data_dout),
        .E(shiftReg_ce),
        .\SRL_SIG_reg[0][23] (erode_0_9_1080_1920_2_3_3_1_1_U0_img_out_420_din),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_out_data_empty_n(img_out_data_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .mOutPtr110_out(mOutPtr110_out_4),
        .\mOutPtr_reg[0]_0 (erode_0_9_1080_1920_2_3_3_1_1_U0_n_13),
        .xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read));
  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d4_S_4 img_out_rows_c_U
       (.D(start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_U_n_5),
        .Q(ap_CS_fsm_state1_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_out_cols_c_empty_n(img_out_cols_c_empty_n),
        .img_out_rows_c_empty_n(img_out_rows_c_empty_n),
        .img_out_rows_c_full_n(img_out_rows_c_full_n),
        .in(rows),
        .out(img_out_rows_c_dout),
        .shiftReg_ce(shiftReg_ce_2),
        .xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read));
  FDRE \kernel_2_2_fu_72_reg[0]_i_4 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_50),
        .Q(\kernel_2_2_fu_72_reg[0]_i_4_n_3 ),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[0]_i_5 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_66),
        .Q(\kernel_2_2_fu_72_reg[0]_i_5_n_3 ),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[0]_i_6 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_42),
        .Q(\kernel_2_2_fu_72_reg[0]_i_6_n_3 ),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[0]_i_7 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_58),
        .Q(\kernel_2_2_fu_72_reg[0]_i_7_n_3 ),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[1]_i_4 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_49),
        .Q(\kernel_2_2_fu_72_reg[1]_i_4_n_3 ),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[1]_i_5 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_65),
        .Q(\kernel_2_2_fu_72_reg[1]_i_5_n_3 ),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[1]_i_6 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_41),
        .Q(\kernel_2_2_fu_72_reg[1]_i_6_n_3 ),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[1]_i_7 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_57),
        .Q(\kernel_2_2_fu_72_reg[1]_i_7_n_3 ),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[2]_i_4 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_48),
        .Q(\kernel_2_2_fu_72_reg[2]_i_4_n_3 ),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[2]_i_5 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_64),
        .Q(\kernel_2_2_fu_72_reg[2]_i_5_n_3 ),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[2]_i_6 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_40),
        .Q(\kernel_2_2_fu_72_reg[2]_i_6_n_3 ),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[2]_i_7 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_56),
        .Q(\kernel_2_2_fu_72_reg[2]_i_7_n_3 ),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[3]_i_4 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_47),
        .Q(\kernel_2_2_fu_72_reg[3]_i_4_n_3 ),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[3]_i_5 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_63),
        .Q(\kernel_2_2_fu_72_reg[3]_i_5_n_3 ),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[3]_i_6 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_39),
        .Q(\kernel_2_2_fu_72_reg[3]_i_6_n_3 ),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[3]_i_7 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_55),
        .Q(\kernel_2_2_fu_72_reg[3]_i_7_n_3 ),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[4]_i_4 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_46),
        .Q(\kernel_2_2_fu_72_reg[4]_i_4_n_3 ),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[4]_i_5 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_62),
        .Q(\kernel_2_2_fu_72_reg[4]_i_5_n_3 ),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[4]_i_6 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_38),
        .Q(\kernel_2_2_fu_72_reg[4]_i_6_n_3 ),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[4]_i_7 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_54),
        .Q(\kernel_2_2_fu_72_reg[4]_i_7_n_3 ),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[5]_i_4 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_45),
        .Q(\kernel_2_2_fu_72_reg[5]_i_4_n_3 ),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[5]_i_5 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_61),
        .Q(\kernel_2_2_fu_72_reg[5]_i_5_n_3 ),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[5]_i_6 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_37),
        .Q(\kernel_2_2_fu_72_reg[5]_i_6_n_3 ),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[5]_i_7 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_53),
        .Q(\kernel_2_2_fu_72_reg[5]_i_7_n_3 ),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[6]_i_4 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_44),
        .Q(\kernel_2_2_fu_72_reg[6]_i_4_n_3 ),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[6]_i_5 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_60),
        .Q(\kernel_2_2_fu_72_reg[6]_i_5_n_3 ),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[6]_i_6 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_36),
        .Q(\kernel_2_2_fu_72_reg[6]_i_6_n_3 ),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[6]_i_7 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_52),
        .Q(\kernel_2_2_fu_72_reg[6]_i_7_n_3 ),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[7]_i_5 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_43),
        .Q(\kernel_2_2_fu_72_reg[7]_i_5_n_3 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \kernel_2_2_fu_72_reg[7]_i_6 
       (.C(ap_clk),
        .CE(1'b1),
        .D(erode_0_9_1080_1920_2_3_3_1_1_U0_kernel_ce0),
        .Q(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[7]_i_7 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_59),
        .Q(\kernel_2_2_fu_72_reg[7]_i_7_n_3 ),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[7]_i_8 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_35),
        .Q(\kernel_2_2_fu_72_reg[7]_i_8_n_3 ),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[7]_i_9 
       (.C(ap_clk),
        .CE(\kernel_2_2_fu_72_reg[7]_i_6_n_3 ),
        .D(control_s_axi_U_n_51),
        .Q(\kernel_2_2_fu_72_reg[7]_i_9_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[0]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_34),
        .Q(\rdata_reg[0]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_24),
        .Q(\rdata_reg[10]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_23),
        .Q(\rdata_reg[11]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_22),
        .Q(\rdata_reg[12]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_21),
        .Q(\rdata_reg[13]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_20),
        .Q(\rdata_reg[14]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_19),
        .Q(\rdata_reg[15]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_18),
        .Q(\rdata_reg[16]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_17),
        .Q(\rdata_reg[17]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_16),
        .Q(\rdata_reg[18]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_15),
        .Q(\rdata_reg[19]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_33),
        .Q(\rdata_reg[1]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_14),
        .Q(\rdata_reg[20]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_13),
        .Q(\rdata_reg[21]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_12),
        .Q(\rdata_reg[22]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_11),
        .Q(\rdata_reg[23]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_10),
        .Q(\rdata_reg[24]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_9),
        .Q(\rdata_reg[25]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_8),
        .Q(\rdata_reg[26]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_7),
        .Q(\rdata_reg[27]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_6),
        .Q(\rdata_reg[28]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_5),
        .Q(\rdata_reg[29]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_32),
        .Q(\rdata_reg[2]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_4),
        .Q(\rdata_reg[30]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_3),
        .Q(\rdata_reg[31]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_31),
        .Q(\rdata_reg[3]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_30),
        .Q(\rdata_reg[4]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_29),
        .Q(\rdata_reg[5]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_28),
        .Q(\rdata_reg[6]_i_3_n_3 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rdata_reg[7]_i_5 
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_kernel_ce1),
        .Q(\rdata_reg[7]_i_5_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_27),
        .Q(\rdata_reg[7]_i_6_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_26),
        .Q(\rdata_reg[8]_i_3_n_3 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[7]_i_5_n_3 ),
        .D(control_s_axi_U_n_25),
        .Q(\rdata_reg[9]_i_3_n_3 ),
        .R(1'b0));
  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0 start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U
       (.AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .CO(icmp_ln128_fu_409_p2),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state1}),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready(erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready),
        .img_in_cols_c10_full_n(img_in_cols_c10_full_n),
        .img_in_cols_c_empty_n(img_in_cols_c_empty_n),
        .img_in_cols_c_full_n(img_in_cols_c_full_n),
        .img_in_rows_c9_full_n(img_in_rows_c9_full_n),
        .img_in_rows_c_empty_n(img_in_rows_c_empty_n),
        .img_in_rows_c_full_n(img_in_rows_c_full_n),
        .img_out_cols_c_full_n(img_out_cols_c_full_n),
        .img_out_rows_c_full_n(img_out_rows_c_full_n),
        .int_ap_idle_reg(control_s_axi_U_n_70),
        .int_ap_idle_reg_0(ap_CS_fsm_state1_5),
        .int_ap_ready_reg(ap_sync_reg_erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready_reg_n_3),
        .internal_empty_n_reg_0(AXIvideo2xfMat_24_9_1080_1920_1_U0_n_34),
        .internal_full_n_reg_0(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_8),
        .internal_full_n_reg_1(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_10),
        .internal_full_n_reg_2(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_12),
        .mOutPtr110_out(mOutPtr110_out_3),
        .mOutPtr110_out_0(mOutPtr110_out_1),
        .\mOutPtr_reg[0]_0 (control_s_axi_U_n_74),
        .shiftReg_ce(shiftReg_ce_2),
        .start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n),
        .start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n(start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n),
        .start_once_reg(start_once_reg),
        .xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start));
  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0 start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_U
       (.CO(icmp_ln195_fu_198_p2),
        .D(start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_U_n_5),
        .Q(ap_CS_fsm_state1_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .i_1_reg_2560(i_1_reg_2560),
        .img_out_cols_c_empty_n(img_out_cols_c_empty_n),
        .img_out_rows_c_empty_n(img_out_rows_c_empty_n),
        .\mOutPtr_reg[1]_0 (control_s_axi_U_n_74),
        .start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n(start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n),
        .xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done),
        .xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start));
  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_xfMat2AXIvideo_24_9_1080_1920_1_s xfMat2AXIvideo_24_9_1080_1920_1_U0
       (.\B_V_data_1_state_reg[0] (stream_out_TVALID),
        .CO(icmp_ln195_fu_198_p2),
        .D(img_out_data_dout),
        .Q(ap_CS_fsm_state1_5),
        .\ap_CS_fsm_reg[1]_0 (start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cols_reg_240_reg[31]_0 (img_out_cols_c_dout),
        .i_1_reg_2560(i_1_reg_2560),
        .img_out_cols_c_empty_n(img_out_cols_c_empty_n),
        .img_out_data_empty_n(img_out_data_empty_n),
        .img_out_rows_c_empty_n(img_out_rows_c_empty_n),
        .internal_full_n_reg(erode_0_9_1080_1920_2_3_3_1_1_U0_n_13),
        .mOutPtr110_out(mOutPtr110_out_4),
        .\rows_reg_235_reg[31]_0 (img_out_rows_c_dout),
        .stream_out_TDATA(stream_out_TDATA),
        .stream_out_TLAST(stream_out_TLAST),
        .stream_out_TREADY(stream_out_TREADY),
        .stream_out_TUSER(stream_out_TUSER),
        .xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done),
        .xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read),
        .xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read));
endmodule

module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_AXIvideo2xfMat_24_9_1080_1920_1_s
   (\B_V_data_1_state_reg[1] ,
    Q,
    CO,
    ap_enable_reg_pp1_iter1_reg_0,
    ap_enable_reg_pp1_iter0_reg_0,
    \icmp_ln132_reg_491_reg[0]_0 ,
    \p_Val2_s_reg_282_reg[23]_0 ,
    internal_empty_n_reg,
    \ap_CS_fsm_reg[4]_0 ,
    ap_rst_n_inv,
    ap_clk,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
    ap_rst_n,
    stream_in_TVALID,
    img_in_data_full_n,
    stream_in_TUSER,
    stream_in_TLAST,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
    D,
    \rows_reg_440_reg[31]_0 ,
    stream_in_TDATA);
  output \B_V_data_1_state_reg[1] ;
  output [1:0]Q;
  output [0:0]CO;
  output ap_enable_reg_pp1_iter1_reg_0;
  output ap_enable_reg_pp1_iter0_reg_0;
  output \icmp_ln132_reg_491_reg[0]_0 ;
  output [23:0]\p_Val2_s_reg_282_reg[23]_0 ;
  output internal_empty_n_reg;
  output \ap_CS_fsm_reg[4]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read;
  input ap_rst_n;
  input stream_in_TVALID;
  input img_in_data_full_n;
  input [0:0]stream_in_TUSER;
  input [0:0]stream_in_TLAST;
  input AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  input [31:0]D;
  input [31:0]\rows_reg_440_reg[31]_0 ;
  input [23:0]stream_in_TDATA;

  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_0;
  wire \B_V_data_1_state_reg[1] ;
  wire [0:0]CO;
  wire [31:0]D;
  wire [1:0]Q;
  wire \ap_CS_fsm[4]_i_3_n_3 ;
  wire \ap_CS_fsm[5]_i_10_n_3 ;
  wire \ap_CS_fsm[5]_i_11_n_3 ;
  wire \ap_CS_fsm[5]_i_12_n_3 ;
  wire \ap_CS_fsm[5]_i_13_n_3 ;
  wire \ap_CS_fsm[5]_i_14_n_3 ;
  wire \ap_CS_fsm[5]_i_15_n_3 ;
  wire \ap_CS_fsm[5]_i_16_n_3 ;
  wire \ap_CS_fsm[5]_i_23_n_3 ;
  wire \ap_CS_fsm[5]_i_24_n_3 ;
  wire \ap_CS_fsm[5]_i_25_n_3 ;
  wire \ap_CS_fsm[5]_i_26_n_3 ;
  wire \ap_CS_fsm[5]_i_27_n_3 ;
  wire \ap_CS_fsm[5]_i_28_n_3 ;
  wire \ap_CS_fsm[5]_i_29_n_3 ;
  wire \ap_CS_fsm[5]_i_30_n_3 ;
  wire \ap_CS_fsm[5]_i_36_n_3 ;
  wire \ap_CS_fsm[5]_i_37_n_3 ;
  wire \ap_CS_fsm[5]_i_38_n_3 ;
  wire \ap_CS_fsm[5]_i_39_n_3 ;
  wire \ap_CS_fsm[5]_i_40_n_3 ;
  wire \ap_CS_fsm[5]_i_41_n_3 ;
  wire \ap_CS_fsm[5]_i_42_n_3 ;
  wire \ap_CS_fsm[5]_i_43_n_3 ;
  wire \ap_CS_fsm[5]_i_44_n_3 ;
  wire \ap_CS_fsm[5]_i_45_n_3 ;
  wire \ap_CS_fsm[5]_i_46_n_3 ;
  wire \ap_CS_fsm[5]_i_47_n_3 ;
  wire \ap_CS_fsm[5]_i_48_n_3 ;
  wire \ap_CS_fsm[5]_i_49_n_3 ;
  wire \ap_CS_fsm[5]_i_50_n_3 ;
  wire \ap_CS_fsm[5]_i_51_n_3 ;
  wire \ap_CS_fsm[5]_i_9_n_3 ;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[5]_i_22_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_22_n_4 ;
  wire \ap_CS_fsm_reg[5]_i_22_n_5 ;
  wire \ap_CS_fsm_reg[5]_i_22_n_6 ;
  wire \ap_CS_fsm_reg[5]_i_35_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_35_n_4 ;
  wire \ap_CS_fsm_reg[5]_i_35_n_5 ;
  wire \ap_CS_fsm_reg[5]_i_35_n_6 ;
  wire \ap_CS_fsm_reg[5]_i_3_n_4 ;
  wire \ap_CS_fsm_reg[5]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[5]_i_3_n_6 ;
  wire \ap_CS_fsm_reg[5]_i_8_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_8_n_4 ;
  wire \ap_CS_fsm_reg[5]_i_8_n_5 ;
  wire \ap_CS_fsm_reg[5]_i_8_n_6 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [7:0]ap_NS_fsm;
  wire ap_NS_fsm116_out;
  wire ap_NS_fsm120_out;
  wire ap_clk;
  wire ap_condition_pp1_exit_iter0_state5;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_reg_0;
  wire ap_enable_reg_pp1_iter1_reg_0;
  wire ap_enable_reg_pp1_iter1_reg_n_3;
  wire ap_phi_mux_start_3_phi_fu_241_p41;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [23:0]axi_data_V_2_reg_193;
  wire \axi_data_V_2_reg_193[0]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[10]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[11]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[12]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[13]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[14]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[15]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[16]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[17]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[18]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[19]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[1]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[20]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[21]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[22]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[23]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[23]_i_2_n_3 ;
  wire \axi_data_V_2_reg_193[2]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[3]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[4]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[5]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[6]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[7]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[8]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[9]_i_1_n_3 ;
  wire [23:0]axi_data_V_3_reg_248;
  wire \axi_data_V_3_reg_248[0]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[10]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[11]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[12]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[13]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[14]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[15]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[16]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[17]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[18]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[19]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[1]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[20]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[21]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[22]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[23]_i_2_n_3 ;
  wire \axi_data_V_3_reg_248[2]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[3]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[4]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[5]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[6]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[7]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[8]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[9]_i_1_n_3 ;
  wire [23:0]axi_data_V_5_ph_reg_307;
  wire \axi_data_V_5_ph_reg_307[23]_i_1_n_3 ;
  wire [23:0]axi_data_V_5_reg_344;
  wire [23:0]axi_data_V_reg_159;
  wire axi_last_V_2_reg_204;
  wire \axi_last_V_2_reg_204[0]_i_1_n_3 ;
  wire axi_last_V_3_reg_259;
  wire \axi_last_V_3_reg_259[0]_i_1_n_3 ;
  wire axi_last_V_5_ph_reg_295;
  wire \axi_last_V_5_ph_reg_295[0]_i_1_n_3 ;
  wire axi_last_V_5_reg_332;
  wire axi_last_V_8_reg_2691;
  wire axi_last_V_8_reg_2697_out;
  wire \axi_last_V_8_reg_269_reg_n_3_[0] ;
  wire axi_last_V_reg_147;
  wire cmp743_i_fu_386_p2;
  wire cmp743_i_reg_468;
  wire \cmp743_i_reg_468[0]_i_11_n_3 ;
  wire \cmp743_i_reg_468[0]_i_12_n_3 ;
  wire \cmp743_i_reg_468[0]_i_13_n_3 ;
  wire \cmp743_i_reg_468[0]_i_14_n_3 ;
  wire \cmp743_i_reg_468[0]_i_15_n_3 ;
  wire \cmp743_i_reg_468[0]_i_16_n_3 ;
  wire \cmp743_i_reg_468[0]_i_17_n_3 ;
  wire \cmp743_i_reg_468[0]_i_18_n_3 ;
  wire \cmp743_i_reg_468[0]_i_1_n_3 ;
  wire \cmp743_i_reg_468[0]_i_20_n_3 ;
  wire \cmp743_i_reg_468[0]_i_21_n_3 ;
  wire \cmp743_i_reg_468[0]_i_22_n_3 ;
  wire \cmp743_i_reg_468[0]_i_23_n_3 ;
  wire \cmp743_i_reg_468[0]_i_24_n_3 ;
  wire \cmp743_i_reg_468[0]_i_25_n_3 ;
  wire \cmp743_i_reg_468[0]_i_26_n_3 ;
  wire \cmp743_i_reg_468[0]_i_27_n_3 ;
  wire \cmp743_i_reg_468[0]_i_28_n_3 ;
  wire \cmp743_i_reg_468[0]_i_29_n_3 ;
  wire \cmp743_i_reg_468[0]_i_30_n_3 ;
  wire \cmp743_i_reg_468[0]_i_31_n_3 ;
  wire \cmp743_i_reg_468[0]_i_32_n_3 ;
  wire \cmp743_i_reg_468[0]_i_33_n_3 ;
  wire \cmp743_i_reg_468[0]_i_34_n_3 ;
  wire \cmp743_i_reg_468[0]_i_35_n_3 ;
  wire \cmp743_i_reg_468[0]_i_36_n_3 ;
  wire \cmp743_i_reg_468[0]_i_4_n_3 ;
  wire \cmp743_i_reg_468[0]_i_5_n_3 ;
  wire \cmp743_i_reg_468[0]_i_6_n_3 ;
  wire \cmp743_i_reg_468[0]_i_7_n_3 ;
  wire \cmp743_i_reg_468[0]_i_8_n_3 ;
  wire \cmp743_i_reg_468[0]_i_9_n_3 ;
  wire \cmp743_i_reg_468_reg[0]_i_10_n_3 ;
  wire \cmp743_i_reg_468_reg[0]_i_10_n_4 ;
  wire \cmp743_i_reg_468_reg[0]_i_10_n_5 ;
  wire \cmp743_i_reg_468_reg[0]_i_10_n_6 ;
  wire \cmp743_i_reg_468_reg[0]_i_19_n_3 ;
  wire \cmp743_i_reg_468_reg[0]_i_19_n_4 ;
  wire \cmp743_i_reg_468_reg[0]_i_19_n_5 ;
  wire \cmp743_i_reg_468_reg[0]_i_19_n_6 ;
  wire \cmp743_i_reg_468_reg[0]_i_2_n_5 ;
  wire \cmp743_i_reg_468_reg[0]_i_2_n_6 ;
  wire \cmp743_i_reg_468_reg[0]_i_3_n_3 ;
  wire \cmp743_i_reg_468_reg[0]_i_3_n_4 ;
  wire \cmp743_i_reg_468_reg[0]_i_3_n_5 ;
  wire \cmp743_i_reg_468_reg[0]_i_3_n_6 ;
  wire [31:0]cols_reg_445;
  wire [10:0]i_2_fu_396_p2;
  wire [10:0]i_2_reg_472;
  wire \i_2_reg_472[10]_i_2_n_3 ;
  wire \i_2_reg_472[6]_i_2_n_3 ;
  wire i_reg_182;
  wire \i_reg_182_reg_n_3_[0] ;
  wire \i_reg_182_reg_n_3_[10] ;
  wire \i_reg_182_reg_n_3_[1] ;
  wire \i_reg_182_reg_n_3_[2] ;
  wire \i_reg_182_reg_n_3_[3] ;
  wire \i_reg_182_reg_n_3_[4] ;
  wire \i_reg_182_reg_n_3_[5] ;
  wire \i_reg_182_reg_n_3_[6] ;
  wire \i_reg_182_reg_n_3_[7] ;
  wire \i_reg_182_reg_n_3_[8] ;
  wire \i_reg_182_reg_n_3_[9] ;
  wire \icmp_ln132_reg_491_reg[0]_0 ;
  wire \icmp_ln132_reg_491_reg_n_3_[0] ;
  wire img_in_data_full_n;
  wire internal_empty_n_reg;
  wire internal_full_n_i_5_n_3;
  wire [10:0]j_2_fu_414_p2;
  wire j_reg_2150;
  wire \j_reg_215[10]_i_4_n_3 ;
  wire [10:0]j_reg_215_reg;
  wire \last_1_ph_reg_319[0]_i_1_n_3 ;
  wire \last_1_ph_reg_319_reg_n_3_[0] ;
  wire last_1_reg_356;
  wire \last_1_reg_356_reg_n_3_[0] ;
  wire last_reg_226;
  wire [23:0]p_1_in;
  wire [23:0]\p_Val2_s_reg_282_reg[23]_0 ;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_10;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_11;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_12;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_13;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_14;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_15;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_16;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_17;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_18;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_19;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_20;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_21;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_22;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_23;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_24;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_25;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_26;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_27;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_28;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_29;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_30;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_31;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_32;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_33;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_34;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_35;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_36;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_37;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_4;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_41;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_45;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_46;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_47;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_48;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_49;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_50;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_51;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_52;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_53;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_54;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_55;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_56;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_57;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_58;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_59;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_6;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_60;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_61;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_62;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_63;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_64;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_65;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_66;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_67;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_68;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_8;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_94;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_95;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_96;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_97;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_3;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_5;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_6;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_8;
  wire regslice_both_AXI_video_strm_V_user_V_U_n_3;
  wire regslice_both_AXI_video_strm_V_user_V_U_n_5;
  wire [31:0]rows_reg_440;
  wire [31:0]\rows_reg_440_reg[31]_0 ;
  wire start_1_fu_90;
  wire \start_1_fu_90[0]_i_1_n_3 ;
  wire start_3_reg_238;
  wire start_reg_171;
  wire [23:0]stream_in_TDATA;
  wire [23:0]stream_in_TDATA_int_regslice;
  wire [0:0]stream_in_TLAST;
  wire stream_in_TLAST_int_regslice;
  wire [0:0]stream_in_TUSER;
  wire stream_in_TVALID;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_35_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp743_i_reg_468_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp743_i_reg_468_reg[0]_i_19_O_UNCONNECTED ;
  wire [3:3]\NLW_cmp743_i_reg_468_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_cmp743_i_reg_468_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp743_i_reg_468_reg[0]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I1(Q[0]),
        .I2(CO),
        .I3(Q[1]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I1(Q[0]),
        .I2(start_reg_171),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(start_reg_171),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state9),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(CO),
        .I1(Q[1]),
        .O(\ap_CS_fsm[4]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[4]_i_4 
       (.I0(\icmp_ln132_reg_491_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .O(\icmp_ln132_reg_491_reg[0]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_10 
       (.I0(rows_reg_440[28]),
        .I1(rows_reg_440[29]),
        .O(\ap_CS_fsm[5]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_11 
       (.I0(rows_reg_440[26]),
        .I1(rows_reg_440[27]),
        .O(\ap_CS_fsm[5]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_12 
       (.I0(rows_reg_440[24]),
        .I1(rows_reg_440[25]),
        .O(\ap_CS_fsm[5]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_13 
       (.I0(rows_reg_440[31]),
        .I1(rows_reg_440[30]),
        .O(\ap_CS_fsm[5]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_14 
       (.I0(rows_reg_440[29]),
        .I1(rows_reg_440[28]),
        .O(\ap_CS_fsm[5]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_15 
       (.I0(rows_reg_440[27]),
        .I1(rows_reg_440[26]),
        .O(\ap_CS_fsm[5]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_16 
       (.I0(rows_reg_440[25]),
        .I1(rows_reg_440[24]),
        .O(\ap_CS_fsm[5]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_23 
       (.I0(rows_reg_440[22]),
        .I1(rows_reg_440[23]),
        .O(\ap_CS_fsm[5]_i_23_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_24 
       (.I0(rows_reg_440[20]),
        .I1(rows_reg_440[21]),
        .O(\ap_CS_fsm[5]_i_24_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_25 
       (.I0(rows_reg_440[18]),
        .I1(rows_reg_440[19]),
        .O(\ap_CS_fsm[5]_i_25_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_26 
       (.I0(rows_reg_440[16]),
        .I1(rows_reg_440[17]),
        .O(\ap_CS_fsm[5]_i_26_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_27 
       (.I0(rows_reg_440[23]),
        .I1(rows_reg_440[22]),
        .O(\ap_CS_fsm[5]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_28 
       (.I0(rows_reg_440[21]),
        .I1(rows_reg_440[20]),
        .O(\ap_CS_fsm[5]_i_28_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_29 
       (.I0(rows_reg_440[19]),
        .I1(rows_reg_440[18]),
        .O(\ap_CS_fsm[5]_i_29_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_30 
       (.I0(rows_reg_440[17]),
        .I1(rows_reg_440[16]),
        .O(\ap_CS_fsm[5]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_36 
       (.I0(rows_reg_440[14]),
        .I1(rows_reg_440[15]),
        .O(\ap_CS_fsm[5]_i_36_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_37 
       (.I0(rows_reg_440[12]),
        .I1(rows_reg_440[13]),
        .O(\ap_CS_fsm[5]_i_37_n_3 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[5]_i_38 
       (.I0(\i_reg_182_reg_n_3_[10] ),
        .I1(rows_reg_440[10]),
        .I2(rows_reg_440[11]),
        .O(\ap_CS_fsm[5]_i_38_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[5]_i_39 
       (.I0(rows_reg_440[9]),
        .I1(\i_reg_182_reg_n_3_[9] ),
        .I2(rows_reg_440[8]),
        .I3(\i_reg_182_reg_n_3_[8] ),
        .O(\ap_CS_fsm[5]_i_39_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_40 
       (.I0(rows_reg_440[15]),
        .I1(rows_reg_440[14]),
        .O(\ap_CS_fsm[5]_i_40_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_41 
       (.I0(rows_reg_440[13]),
        .I1(rows_reg_440[12]),
        .O(\ap_CS_fsm[5]_i_41_n_3 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[5]_i_42 
       (.I0(\i_reg_182_reg_n_3_[10] ),
        .I1(rows_reg_440[10]),
        .I2(rows_reg_440[11]),
        .O(\ap_CS_fsm[5]_i_42_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_43 
       (.I0(rows_reg_440[8]),
        .I1(\i_reg_182_reg_n_3_[8] ),
        .I2(\i_reg_182_reg_n_3_[9] ),
        .I3(rows_reg_440[9]),
        .O(\ap_CS_fsm[5]_i_43_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[5]_i_44 
       (.I0(rows_reg_440[7]),
        .I1(\i_reg_182_reg_n_3_[7] ),
        .I2(rows_reg_440[6]),
        .I3(\i_reg_182_reg_n_3_[6] ),
        .O(\ap_CS_fsm[5]_i_44_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[5]_i_45 
       (.I0(rows_reg_440[5]),
        .I1(\i_reg_182_reg_n_3_[5] ),
        .I2(rows_reg_440[4]),
        .I3(\i_reg_182_reg_n_3_[4] ),
        .O(\ap_CS_fsm[5]_i_45_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[5]_i_46 
       (.I0(rows_reg_440[3]),
        .I1(\i_reg_182_reg_n_3_[3] ),
        .I2(rows_reg_440[2]),
        .I3(\i_reg_182_reg_n_3_[2] ),
        .O(\ap_CS_fsm[5]_i_46_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[5]_i_47 
       (.I0(rows_reg_440[1]),
        .I1(\i_reg_182_reg_n_3_[1] ),
        .I2(rows_reg_440[0]),
        .I3(\i_reg_182_reg_n_3_[0] ),
        .O(\ap_CS_fsm[5]_i_47_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_48 
       (.I0(rows_reg_440[6]),
        .I1(\i_reg_182_reg_n_3_[6] ),
        .I2(\i_reg_182_reg_n_3_[7] ),
        .I3(rows_reg_440[7]),
        .O(\ap_CS_fsm[5]_i_48_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_49 
       (.I0(rows_reg_440[4]),
        .I1(\i_reg_182_reg_n_3_[4] ),
        .I2(\i_reg_182_reg_n_3_[5] ),
        .I3(rows_reg_440[5]),
        .O(\ap_CS_fsm[5]_i_49_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_50 
       (.I0(rows_reg_440[2]),
        .I1(\i_reg_182_reg_n_3_[2] ),
        .I2(\i_reg_182_reg_n_3_[3] ),
        .I3(rows_reg_440[3]),
        .O(\ap_CS_fsm[5]_i_50_n_3 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[5]_i_51 
       (.I0(\i_reg_182_reg_n_3_[1] ),
        .I1(\i_reg_182_reg_n_3_[0] ),
        .I2(rows_reg_440[1]),
        .I3(rows_reg_440[0]),
        .O(\ap_CS_fsm[5]_i_51_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[5]_i_9 
       (.I0(rows_reg_440[30]),
        .I1(rows_reg_440[31]),
        .O(\ap_CS_fsm[5]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(\last_1_reg_356_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state7),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\last_1_reg_356_reg_n_3_[0] ),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[5]_i_22 
       (.CI(\ap_CS_fsm_reg[5]_i_35_n_3 ),
        .CO({\ap_CS_fsm_reg[5]_i_22_n_3 ,\ap_CS_fsm_reg[5]_i_22_n_4 ,\ap_CS_fsm_reg[5]_i_22_n_5 ,\ap_CS_fsm_reg[5]_i_22_n_6 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[5]_i_36_n_3 ,\ap_CS_fsm[5]_i_37_n_3 ,\ap_CS_fsm[5]_i_38_n_3 ,\ap_CS_fsm[5]_i_39_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[5]_i_22_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_40_n_3 ,\ap_CS_fsm[5]_i_41_n_3 ,\ap_CS_fsm[5]_i_42_n_3 ,\ap_CS_fsm[5]_i_43_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[5]_i_3 
       (.CI(\ap_CS_fsm_reg[5]_i_8_n_3 ),
        .CO({CO,\ap_CS_fsm_reg[5]_i_3_n_4 ,\ap_CS_fsm_reg[5]_i_3_n_5 ,\ap_CS_fsm_reg[5]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[5]_i_9_n_3 ,\ap_CS_fsm[5]_i_10_n_3 ,\ap_CS_fsm[5]_i_11_n_3 ,\ap_CS_fsm[5]_i_12_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[5]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_13_n_3 ,\ap_CS_fsm[5]_i_14_n_3 ,\ap_CS_fsm[5]_i_15_n_3 ,\ap_CS_fsm[5]_i_16_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[5]_i_35 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[5]_i_35_n_3 ,\ap_CS_fsm_reg[5]_i_35_n_4 ,\ap_CS_fsm_reg[5]_i_35_n_5 ,\ap_CS_fsm_reg[5]_i_35_n_6 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[5]_i_44_n_3 ,\ap_CS_fsm[5]_i_45_n_3 ,\ap_CS_fsm[5]_i_46_n_3 ,\ap_CS_fsm[5]_i_47_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[5]_i_35_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_48_n_3 ,\ap_CS_fsm[5]_i_49_n_3 ,\ap_CS_fsm[5]_i_50_n_3 ,\ap_CS_fsm[5]_i_51_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[5]_i_8 
       (.CI(\ap_CS_fsm_reg[5]_i_22_n_3 ),
        .CO({\ap_CS_fsm_reg[5]_i_8_n_3 ,\ap_CS_fsm_reg[5]_i_8_n_4 ,\ap_CS_fsm_reg[5]_i_8_n_5 ,\ap_CS_fsm_reg[5]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[5]_i_23_n_3 ,\ap_CS_fsm[5]_i_24_n_3 ,\ap_CS_fsm[5]_i_25_n_3 ,\ap_CS_fsm[5]_i_26_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[5]_i_8_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_27_n_3 ,\ap_CS_fsm[5]_i_28_n_3 ,\ap_CS_fsm[5]_i_29_n_3 ,\ap_CS_fsm[5]_i_30_n_3 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_41),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_4),
        .Q(ap_enable_reg_pp1_iter1_reg_n_3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[0]_i_1 
       (.I0(axi_data_V_5_reg_344[0]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[0]),
        .O(\axi_data_V_2_reg_193[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[10]_i_1 
       (.I0(axi_data_V_5_reg_344[10]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[10]),
        .O(\axi_data_V_2_reg_193[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[11]_i_1 
       (.I0(axi_data_V_5_reg_344[11]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[11]),
        .O(\axi_data_V_2_reg_193[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[12]_i_1 
       (.I0(axi_data_V_5_reg_344[12]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[12]),
        .O(\axi_data_V_2_reg_193[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[13]_i_1 
       (.I0(axi_data_V_5_reg_344[13]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[13]),
        .O(\axi_data_V_2_reg_193[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[14]_i_1 
       (.I0(axi_data_V_5_reg_344[14]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[14]),
        .O(\axi_data_V_2_reg_193[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[15]_i_1 
       (.I0(axi_data_V_5_reg_344[15]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[15]),
        .O(\axi_data_V_2_reg_193[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[16]_i_1 
       (.I0(axi_data_V_5_reg_344[16]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[16]),
        .O(\axi_data_V_2_reg_193[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[17]_i_1 
       (.I0(axi_data_V_5_reg_344[17]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[17]),
        .O(\axi_data_V_2_reg_193[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[18]_i_1 
       (.I0(axi_data_V_5_reg_344[18]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[18]),
        .O(\axi_data_V_2_reg_193[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[19]_i_1 
       (.I0(axi_data_V_5_reg_344[19]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[19]),
        .O(\axi_data_V_2_reg_193[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[1]_i_1 
       (.I0(axi_data_V_5_reg_344[1]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[1]),
        .O(\axi_data_V_2_reg_193[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[20]_i_1 
       (.I0(axi_data_V_5_reg_344[20]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[20]),
        .O(\axi_data_V_2_reg_193[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[21]_i_1 
       (.I0(axi_data_V_5_reg_344[21]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[21]),
        .O(\axi_data_V_2_reg_193[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[22]_i_1 
       (.I0(axi_data_V_5_reg_344[22]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[22]),
        .O(\axi_data_V_2_reg_193[22]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \axi_data_V_2_reg_193[23]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state3),
        .O(\axi_data_V_2_reg_193[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[23]_i_2 
       (.I0(axi_data_V_5_reg_344[23]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[23]),
        .O(\axi_data_V_2_reg_193[23]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[2]_i_1 
       (.I0(axi_data_V_5_reg_344[2]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[2]),
        .O(\axi_data_V_2_reg_193[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[3]_i_1 
       (.I0(axi_data_V_5_reg_344[3]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[3]),
        .O(\axi_data_V_2_reg_193[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[4]_i_1 
       (.I0(axi_data_V_5_reg_344[4]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[4]),
        .O(\axi_data_V_2_reg_193[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[5]_i_1 
       (.I0(axi_data_V_5_reg_344[5]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[5]),
        .O(\axi_data_V_2_reg_193[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[6]_i_1 
       (.I0(axi_data_V_5_reg_344[6]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[6]),
        .O(\axi_data_V_2_reg_193[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[7]_i_1 
       (.I0(axi_data_V_5_reg_344[7]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[7]),
        .O(\axi_data_V_2_reg_193[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[8]_i_1 
       (.I0(axi_data_V_5_reg_344[8]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[8]),
        .O(\axi_data_V_2_reg_193[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[9]_i_1 
       (.I0(axi_data_V_5_reg_344[9]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[9]),
        .O(\axi_data_V_2_reg_193[9]_i_1_n_3 ));
  FDRE \axi_data_V_2_reg_193_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_193[0]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[0]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[10] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_193[10]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[10]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[11] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_193[11]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[11]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[12] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_193[12]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[12]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[13] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_193[13]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[13]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[14] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_193[14]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[14]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[15] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_193[15]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[15]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[16] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_193[16]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[16]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[17] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_193[17]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[17]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[18] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_193[18]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[18]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[19] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_193[19]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[19]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[1] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_193[1]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[1]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[20] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_193[20]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[20]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[21] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_193[21]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[21]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[22] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_193[22]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[22]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[23] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_193[23]_i_2_n_3 ),
        .Q(axi_data_V_2_reg_193[23]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[2] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_193[2]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[2]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[3] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_193[3]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[3]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[4] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_193[4]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[4]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[5] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_193[5]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[5]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[6] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_193[6]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[6]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[7] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_193[7]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[7]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[8] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_193[8]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[8]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[9] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_3 ),
        .D(\axi_data_V_2_reg_193[9]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[0]_i_1 
       (.I0(axi_data_V_2_reg_193[0]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [0]),
        .O(\axi_data_V_3_reg_248[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[10]_i_1 
       (.I0(axi_data_V_2_reg_193[10]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [10]),
        .O(\axi_data_V_3_reg_248[10]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[11]_i_1 
       (.I0(axi_data_V_2_reg_193[11]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [11]),
        .O(\axi_data_V_3_reg_248[11]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[12]_i_1 
       (.I0(axi_data_V_2_reg_193[12]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [12]),
        .O(\axi_data_V_3_reg_248[12]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[13]_i_1 
       (.I0(axi_data_V_2_reg_193[13]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [13]),
        .O(\axi_data_V_3_reg_248[13]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[14]_i_1 
       (.I0(axi_data_V_2_reg_193[14]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [14]),
        .O(\axi_data_V_3_reg_248[14]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[15]_i_1 
       (.I0(axi_data_V_2_reg_193[15]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [15]),
        .O(\axi_data_V_3_reg_248[15]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[16]_i_1 
       (.I0(axi_data_V_2_reg_193[16]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [16]),
        .O(\axi_data_V_3_reg_248[16]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[17]_i_1 
       (.I0(axi_data_V_2_reg_193[17]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [17]),
        .O(\axi_data_V_3_reg_248[17]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[18]_i_1 
       (.I0(axi_data_V_2_reg_193[18]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [18]),
        .O(\axi_data_V_3_reg_248[18]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[19]_i_1 
       (.I0(axi_data_V_2_reg_193[19]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [19]),
        .O(\axi_data_V_3_reg_248[19]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[1]_i_1 
       (.I0(axi_data_V_2_reg_193[1]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [1]),
        .O(\axi_data_V_3_reg_248[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[20]_i_1 
       (.I0(axi_data_V_2_reg_193[20]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [20]),
        .O(\axi_data_V_3_reg_248[20]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[21]_i_1 
       (.I0(axi_data_V_2_reg_193[21]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [21]),
        .O(\axi_data_V_3_reg_248[21]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[22]_i_1 
       (.I0(axi_data_V_2_reg_193[22]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [22]),
        .O(\axi_data_V_3_reg_248[22]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[23]_i_2 
       (.I0(axi_data_V_2_reg_193[23]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [23]),
        .O(\axi_data_V_3_reg_248[23]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[2]_i_1 
       (.I0(axi_data_V_2_reg_193[2]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [2]),
        .O(\axi_data_V_3_reg_248[2]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[3]_i_1 
       (.I0(axi_data_V_2_reg_193[3]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [3]),
        .O(\axi_data_V_3_reg_248[3]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[4]_i_1 
       (.I0(axi_data_V_2_reg_193[4]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [4]),
        .O(\axi_data_V_3_reg_248[4]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[5]_i_1 
       (.I0(axi_data_V_2_reg_193[5]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [5]),
        .O(\axi_data_V_3_reg_248[5]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[6]_i_1 
       (.I0(axi_data_V_2_reg_193[6]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [6]),
        .O(\axi_data_V_3_reg_248[6]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[7]_i_1 
       (.I0(axi_data_V_2_reg_193[7]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [7]),
        .O(\axi_data_V_3_reg_248[7]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[8]_i_1 
       (.I0(axi_data_V_2_reg_193[8]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [8]),
        .O(\axi_data_V_3_reg_248[8]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[9]_i_1 
       (.I0(axi_data_V_2_reg_193[9]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [9]),
        .O(\axi_data_V_3_reg_248[9]_i_1_n_3 ));
  FDRE \axi_data_V_3_reg_248_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(\axi_data_V_3_reg_248[0]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[0]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[10] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(\axi_data_V_3_reg_248[10]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[10]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[11] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(\axi_data_V_3_reg_248[11]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[11]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[12] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(\axi_data_V_3_reg_248[12]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[12]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[13] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(\axi_data_V_3_reg_248[13]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[13]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[14] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(\axi_data_V_3_reg_248[14]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[14]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[15] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(\axi_data_V_3_reg_248[15]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[15]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[16] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(\axi_data_V_3_reg_248[16]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[16]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[17] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(\axi_data_V_3_reg_248[17]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[17]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[18] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(\axi_data_V_3_reg_248[18]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[18]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[19] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(\axi_data_V_3_reg_248[19]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[19]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(\axi_data_V_3_reg_248[1]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[1]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[20] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(\axi_data_V_3_reg_248[20]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[20]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[21] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(\axi_data_V_3_reg_248[21]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[21]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[22] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(\axi_data_V_3_reg_248[22]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[22]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[23] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(\axi_data_V_3_reg_248[23]_i_2_n_3 ),
        .Q(axi_data_V_3_reg_248[23]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(\axi_data_V_3_reg_248[2]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[2]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(\axi_data_V_3_reg_248[3]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[3]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(\axi_data_V_3_reg_248[4]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[4]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(\axi_data_V_3_reg_248[5]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[5]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(\axi_data_V_3_reg_248[6]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[6]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(\axi_data_V_3_reg_248[7]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[7]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[8] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(\axi_data_V_3_reg_248[8]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[8]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[9] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(\axi_data_V_3_reg_248[9]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[0]_i_1 
       (.I0(axi_data_V_3_reg_248[0]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[0]),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[10]_i_1 
       (.I0(axi_data_V_3_reg_248[10]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[10]),
        .O(p_1_in[10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[11]_i_1 
       (.I0(axi_data_V_3_reg_248[11]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[11]),
        .O(p_1_in[11]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[12]_i_1 
       (.I0(axi_data_V_3_reg_248[12]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[12]),
        .O(p_1_in[12]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[13]_i_1 
       (.I0(axi_data_V_3_reg_248[13]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[13]),
        .O(p_1_in[13]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[14]_i_1 
       (.I0(axi_data_V_3_reg_248[14]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[14]),
        .O(p_1_in[14]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[15]_i_1 
       (.I0(axi_data_V_3_reg_248[15]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[15]),
        .O(p_1_in[15]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[16]_i_1 
       (.I0(axi_data_V_3_reg_248[16]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[16]),
        .O(p_1_in[16]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[17]_i_1 
       (.I0(axi_data_V_3_reg_248[17]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[17]),
        .O(p_1_in[17]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[18]_i_1 
       (.I0(axi_data_V_3_reg_248[18]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[18]),
        .O(p_1_in[18]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[19]_i_1 
       (.I0(axi_data_V_3_reg_248[19]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[19]),
        .O(p_1_in[19]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[1]_i_1 
       (.I0(axi_data_V_3_reg_248[1]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[1]),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[20]_i_1 
       (.I0(axi_data_V_3_reg_248[20]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[20]),
        .O(p_1_in[20]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[21]_i_1 
       (.I0(axi_data_V_3_reg_248[21]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[21]),
        .O(p_1_in[21]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[22]_i_1 
       (.I0(axi_data_V_3_reg_248[22]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[22]),
        .O(p_1_in[22]));
  LUT4 #(
    .INIT(16'hB888)) 
    \axi_data_V_5_ph_reg_307[23]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(cmp743_i_reg_468),
        .I2(CO),
        .I3(Q[1]),
        .O(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[23]_i_2 
       (.I0(axi_data_V_3_reg_248[23]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[23]),
        .O(p_1_in[23]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[2]_i_1 
       (.I0(axi_data_V_3_reg_248[2]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[2]),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[3]_i_1 
       (.I0(axi_data_V_3_reg_248[3]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[3]),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[4]_i_1 
       (.I0(axi_data_V_3_reg_248[4]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[4]),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[5]_i_1 
       (.I0(axi_data_V_3_reg_248[5]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[5]),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[6]_i_1 
       (.I0(axi_data_V_3_reg_248[6]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[6]),
        .O(p_1_in[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[7]_i_1 
       (.I0(axi_data_V_3_reg_248[7]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[7]),
        .O(p_1_in[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[8]_i_1 
       (.I0(axi_data_V_3_reg_248[8]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[8]),
        .O(p_1_in[8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[9]_i_1 
       (.I0(axi_data_V_3_reg_248[9]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[9]),
        .O(p_1_in[9]));
  FDRE \axi_data_V_5_ph_reg_307_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[0]),
        .Q(axi_data_V_5_ph_reg_307[0]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[10] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[10]),
        .Q(axi_data_V_5_ph_reg_307[10]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[11] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[11]),
        .Q(axi_data_V_5_ph_reg_307[11]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[12] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[12]),
        .Q(axi_data_V_5_ph_reg_307[12]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[13] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[13]),
        .Q(axi_data_V_5_ph_reg_307[13]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[14] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[14]),
        .Q(axi_data_V_5_ph_reg_307[14]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[15] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[15]),
        .Q(axi_data_V_5_ph_reg_307[15]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[16] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[16]),
        .Q(axi_data_V_5_ph_reg_307[16]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[17] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[17]),
        .Q(axi_data_V_5_ph_reg_307[17]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[18] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[18]),
        .Q(axi_data_V_5_ph_reg_307[18]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[19] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[19]),
        .Q(axi_data_V_5_ph_reg_307[19]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[1] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[1]),
        .Q(axi_data_V_5_ph_reg_307[1]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[20] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[20]),
        .Q(axi_data_V_5_ph_reg_307[20]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[21] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[21]),
        .Q(axi_data_V_5_ph_reg_307[21]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[22] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[22]),
        .Q(axi_data_V_5_ph_reg_307[22]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[23] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[23]),
        .Q(axi_data_V_5_ph_reg_307[23]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[2] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[2]),
        .Q(axi_data_V_5_ph_reg_307[2]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[3] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[3]),
        .Q(axi_data_V_5_ph_reg_307[3]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[4] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[4]),
        .Q(axi_data_V_5_ph_reg_307[4]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[5] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[5]),
        .Q(axi_data_V_5_ph_reg_307[5]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[6] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[6]),
        .Q(axi_data_V_5_ph_reg_307[6]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[7] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[7]),
        .Q(axi_data_V_5_ph_reg_307[7]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[8] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[8]),
        .Q(axi_data_V_5_ph_reg_307[8]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[9] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(p_1_in[9]),
        .Q(axi_data_V_5_ph_reg_307[9]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[0] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_68),
        .Q(axi_data_V_5_reg_344[0]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[10] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_58),
        .Q(axi_data_V_5_reg_344[10]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[11] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_57),
        .Q(axi_data_V_5_reg_344[11]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[12] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_56),
        .Q(axi_data_V_5_reg_344[12]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[13] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_55),
        .Q(axi_data_V_5_reg_344[13]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[14] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_54),
        .Q(axi_data_V_5_reg_344[14]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[15] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_53),
        .Q(axi_data_V_5_reg_344[15]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[16] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_52),
        .Q(axi_data_V_5_reg_344[16]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[17] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_51),
        .Q(axi_data_V_5_reg_344[17]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[18] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_50),
        .Q(axi_data_V_5_reg_344[18]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[19] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_49),
        .Q(axi_data_V_5_reg_344[19]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[1] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_67),
        .Q(axi_data_V_5_reg_344[1]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[20] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_48),
        .Q(axi_data_V_5_reg_344[20]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[21] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_47),
        .Q(axi_data_V_5_reg_344[21]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[22] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_46),
        .Q(axi_data_V_5_reg_344[22]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[23] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_45),
        .Q(axi_data_V_5_reg_344[23]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[2] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_66),
        .Q(axi_data_V_5_reg_344[2]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[3] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_65),
        .Q(axi_data_V_5_reg_344[3]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[4] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_64),
        .Q(axi_data_V_5_reg_344[4]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[5] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_63),
        .Q(axi_data_V_5_reg_344[5]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[6] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_62),
        .Q(axi_data_V_5_reg_344[6]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[7] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_61),
        .Q(axi_data_V_5_reg_344[7]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[8] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_60),
        .Q(axi_data_V_5_reg_344[8]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[9] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_59),
        .Q(axi_data_V_5_reg_344[9]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[0]),
        .Q(axi_data_V_reg_159[0]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[10]),
        .Q(axi_data_V_reg_159[10]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[11]),
        .Q(axi_data_V_reg_159[11]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[12]),
        .Q(axi_data_V_reg_159[12]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[13]),
        .Q(axi_data_V_reg_159[13]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[14]),
        .Q(axi_data_V_reg_159[14]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[15]),
        .Q(axi_data_V_reg_159[15]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[16]),
        .Q(axi_data_V_reg_159[16]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[17]),
        .Q(axi_data_V_reg_159[17]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[18]),
        .Q(axi_data_V_reg_159[18]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[19]),
        .Q(axi_data_V_reg_159[19]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[1]),
        .Q(axi_data_V_reg_159[1]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[20]),
        .Q(axi_data_V_reg_159[20]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[21]),
        .Q(axi_data_V_reg_159[21]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[22]),
        .Q(axi_data_V_reg_159[22]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[23]),
        .Q(axi_data_V_reg_159[23]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[2]),
        .Q(axi_data_V_reg_159[2]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[3]),
        .Q(axi_data_V_reg_159[3]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[4]),
        .Q(axi_data_V_reg_159[4]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[5]),
        .Q(axi_data_V_reg_159[5]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[6]),
        .Q(axi_data_V_reg_159[6]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[7]),
        .Q(axi_data_V_reg_159[7]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[8]),
        .Q(axi_data_V_reg_159[8]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[9]),
        .Q(axi_data_V_reg_159[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V_2_reg_204[0]_i_1 
       (.I0(axi_last_V_5_reg_332),
        .I1(ap_CS_fsm_state9),
        .I2(axi_last_V_reg_147),
        .O(\axi_last_V_2_reg_204[0]_i_1_n_3 ));
  FDRE \axi_last_V_2_reg_204_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_3 ),
        .D(\axi_last_V_2_reg_204[0]_i_1_n_3 ),
        .Q(axi_last_V_2_reg_204),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_last_V_3_reg_259[0]_i_1 
       (.I0(axi_last_V_2_reg_204),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\axi_last_V_8_reg_269_reg_n_3_[0] ),
        .O(\axi_last_V_3_reg_259[0]_i_1_n_3 ));
  FDRE \axi_last_V_3_reg_259_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(\axi_last_V_3_reg_259[0]_i_1_n_3 ),
        .Q(axi_last_V_3_reg_259),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_last_V_5_ph_reg_295[0]_i_1 
       (.I0(last_reg_226),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_last_V_2_reg_204),
        .O(\axi_last_V_5_ph_reg_295[0]_i_1_n_3 ));
  FDRE \axi_last_V_5_ph_reg_295_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_3 ),
        .D(\axi_last_V_5_ph_reg_295[0]_i_1_n_3 ),
        .Q(axi_last_V_5_ph_reg_295),
        .R(1'b0));
  FDRE \axi_last_V_5_reg_332_reg[0] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_last_V_U_n_6),
        .Q(axi_last_V_5_reg_332),
        .R(1'b0));
  FDRE \axi_last_V_8_reg_269_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_last_V_U_n_5),
        .Q(\axi_last_V_8_reg_269_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \axi_last_V_reg_147_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TLAST_int_regslice),
        .Q(axi_last_V_reg_147),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cmp743_i_reg_468[0]_i_1 
       (.I0(cmp743_i_fu_386_p2),
        .I1(ap_CS_fsm_state3),
        .I2(cmp743_i_reg_468),
        .O(\cmp743_i_reg_468[0]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp743_i_reg_468[0]_i_11 
       (.I0(cols_reg_445[24]),
        .I1(cols_reg_445[25]),
        .O(\cmp743_i_reg_468[0]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp743_i_reg_468[0]_i_12 
       (.I0(cols_reg_445[22]),
        .I1(cols_reg_445[23]),
        .O(\cmp743_i_reg_468[0]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp743_i_reg_468[0]_i_13 
       (.I0(cols_reg_445[20]),
        .I1(cols_reg_445[21]),
        .O(\cmp743_i_reg_468[0]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp743_i_reg_468[0]_i_14 
       (.I0(cols_reg_445[18]),
        .I1(cols_reg_445[19]),
        .O(\cmp743_i_reg_468[0]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp743_i_reg_468[0]_i_15 
       (.I0(cols_reg_445[25]),
        .I1(cols_reg_445[24]),
        .O(\cmp743_i_reg_468[0]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp743_i_reg_468[0]_i_16 
       (.I0(cols_reg_445[23]),
        .I1(cols_reg_445[22]),
        .O(\cmp743_i_reg_468[0]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp743_i_reg_468[0]_i_17 
       (.I0(cols_reg_445[21]),
        .I1(cols_reg_445[20]),
        .O(\cmp743_i_reg_468[0]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp743_i_reg_468[0]_i_18 
       (.I0(cols_reg_445[19]),
        .I1(cols_reg_445[18]),
        .O(\cmp743_i_reg_468[0]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp743_i_reg_468[0]_i_20 
       (.I0(cols_reg_445[16]),
        .I1(cols_reg_445[17]),
        .O(\cmp743_i_reg_468[0]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp743_i_reg_468[0]_i_21 
       (.I0(cols_reg_445[14]),
        .I1(cols_reg_445[15]),
        .O(\cmp743_i_reg_468[0]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp743_i_reg_468[0]_i_22 
       (.I0(cols_reg_445[12]),
        .I1(cols_reg_445[13]),
        .O(\cmp743_i_reg_468[0]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp743_i_reg_468[0]_i_23 
       (.I0(cols_reg_445[10]),
        .I1(cols_reg_445[11]),
        .O(\cmp743_i_reg_468[0]_i_23_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp743_i_reg_468[0]_i_24 
       (.I0(cols_reg_445[17]),
        .I1(cols_reg_445[16]),
        .O(\cmp743_i_reg_468[0]_i_24_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp743_i_reg_468[0]_i_25 
       (.I0(cols_reg_445[15]),
        .I1(cols_reg_445[14]),
        .O(\cmp743_i_reg_468[0]_i_25_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp743_i_reg_468[0]_i_26 
       (.I0(cols_reg_445[13]),
        .I1(cols_reg_445[12]),
        .O(\cmp743_i_reg_468[0]_i_26_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp743_i_reg_468[0]_i_27 
       (.I0(cols_reg_445[11]),
        .I1(cols_reg_445[10]),
        .O(\cmp743_i_reg_468[0]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp743_i_reg_468[0]_i_28 
       (.I0(cols_reg_445[1]),
        .I1(cols_reg_445[0]),
        .O(\cmp743_i_reg_468[0]_i_28_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp743_i_reg_468[0]_i_29 
       (.I0(cols_reg_445[8]),
        .I1(cols_reg_445[9]),
        .O(\cmp743_i_reg_468[0]_i_29_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp743_i_reg_468[0]_i_30 
       (.I0(cols_reg_445[6]),
        .I1(cols_reg_445[7]),
        .O(\cmp743_i_reg_468[0]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp743_i_reg_468[0]_i_31 
       (.I0(cols_reg_445[4]),
        .I1(cols_reg_445[5]),
        .O(\cmp743_i_reg_468[0]_i_31_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp743_i_reg_468[0]_i_32 
       (.I0(cols_reg_445[2]),
        .I1(cols_reg_445[3]),
        .O(\cmp743_i_reg_468[0]_i_32_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp743_i_reg_468[0]_i_33 
       (.I0(cols_reg_445[9]),
        .I1(cols_reg_445[8]),
        .O(\cmp743_i_reg_468[0]_i_33_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp743_i_reg_468[0]_i_34 
       (.I0(cols_reg_445[7]),
        .I1(cols_reg_445[6]),
        .O(\cmp743_i_reg_468[0]_i_34_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp743_i_reg_468[0]_i_35 
       (.I0(cols_reg_445[5]),
        .I1(cols_reg_445[4]),
        .O(\cmp743_i_reg_468[0]_i_35_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp743_i_reg_468[0]_i_36 
       (.I0(cols_reg_445[3]),
        .I1(cols_reg_445[2]),
        .O(\cmp743_i_reg_468[0]_i_36_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp743_i_reg_468[0]_i_4 
       (.I0(cols_reg_445[30]),
        .I1(cols_reg_445[31]),
        .O(\cmp743_i_reg_468[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp743_i_reg_468[0]_i_5 
       (.I0(cols_reg_445[28]),
        .I1(cols_reg_445[29]),
        .O(\cmp743_i_reg_468[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp743_i_reg_468[0]_i_6 
       (.I0(cols_reg_445[26]),
        .I1(cols_reg_445[27]),
        .O(\cmp743_i_reg_468[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp743_i_reg_468[0]_i_7 
       (.I0(cols_reg_445[31]),
        .I1(cols_reg_445[30]),
        .O(\cmp743_i_reg_468[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp743_i_reg_468[0]_i_8 
       (.I0(cols_reg_445[29]),
        .I1(cols_reg_445[28]),
        .O(\cmp743_i_reg_468[0]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp743_i_reg_468[0]_i_9 
       (.I0(cols_reg_445[27]),
        .I1(cols_reg_445[26]),
        .O(\cmp743_i_reg_468[0]_i_9_n_3 ));
  FDRE \cmp743_i_reg_468_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp743_i_reg_468[0]_i_1_n_3 ),
        .Q(cmp743_i_reg_468),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp743_i_reg_468_reg[0]_i_10 
       (.CI(\cmp743_i_reg_468_reg[0]_i_19_n_3 ),
        .CO({\cmp743_i_reg_468_reg[0]_i_10_n_3 ,\cmp743_i_reg_468_reg[0]_i_10_n_4 ,\cmp743_i_reg_468_reg[0]_i_10_n_5 ,\cmp743_i_reg_468_reg[0]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\cmp743_i_reg_468[0]_i_20_n_3 ,\cmp743_i_reg_468[0]_i_21_n_3 ,\cmp743_i_reg_468[0]_i_22_n_3 ,\cmp743_i_reg_468[0]_i_23_n_3 }),
        .O(\NLW_cmp743_i_reg_468_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\cmp743_i_reg_468[0]_i_24_n_3 ,\cmp743_i_reg_468[0]_i_25_n_3 ,\cmp743_i_reg_468[0]_i_26_n_3 ,\cmp743_i_reg_468[0]_i_27_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp743_i_reg_468_reg[0]_i_19 
       (.CI(1'b0),
        .CO({\cmp743_i_reg_468_reg[0]_i_19_n_3 ,\cmp743_i_reg_468_reg[0]_i_19_n_4 ,\cmp743_i_reg_468_reg[0]_i_19_n_5 ,\cmp743_i_reg_468_reg[0]_i_19_n_6 }),
        .CYINIT(\cmp743_i_reg_468[0]_i_28_n_3 ),
        .DI({\cmp743_i_reg_468[0]_i_29_n_3 ,\cmp743_i_reg_468[0]_i_30_n_3 ,\cmp743_i_reg_468[0]_i_31_n_3 ,\cmp743_i_reg_468[0]_i_32_n_3 }),
        .O(\NLW_cmp743_i_reg_468_reg[0]_i_19_O_UNCONNECTED [3:0]),
        .S({\cmp743_i_reg_468[0]_i_33_n_3 ,\cmp743_i_reg_468[0]_i_34_n_3 ,\cmp743_i_reg_468[0]_i_35_n_3 ,\cmp743_i_reg_468[0]_i_36_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp743_i_reg_468_reg[0]_i_2 
       (.CI(\cmp743_i_reg_468_reg[0]_i_3_n_3 ),
        .CO({\NLW_cmp743_i_reg_468_reg[0]_i_2_CO_UNCONNECTED [3],cmp743_i_fu_386_p2,\cmp743_i_reg_468_reg[0]_i_2_n_5 ,\cmp743_i_reg_468_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\cmp743_i_reg_468[0]_i_4_n_3 ,\cmp743_i_reg_468[0]_i_5_n_3 ,\cmp743_i_reg_468[0]_i_6_n_3 }),
        .O(\NLW_cmp743_i_reg_468_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\cmp743_i_reg_468[0]_i_7_n_3 ,\cmp743_i_reg_468[0]_i_8_n_3 ,\cmp743_i_reg_468[0]_i_9_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp743_i_reg_468_reg[0]_i_3 
       (.CI(\cmp743_i_reg_468_reg[0]_i_10_n_3 ),
        .CO({\cmp743_i_reg_468_reg[0]_i_3_n_3 ,\cmp743_i_reg_468_reg[0]_i_3_n_4 ,\cmp743_i_reg_468_reg[0]_i_3_n_5 ,\cmp743_i_reg_468_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\cmp743_i_reg_468[0]_i_11_n_3 ,\cmp743_i_reg_468[0]_i_12_n_3 ,\cmp743_i_reg_468[0]_i_13_n_3 ,\cmp743_i_reg_468[0]_i_14_n_3 }),
        .O(\NLW_cmp743_i_reg_468_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\cmp743_i_reg_468[0]_i_15_n_3 ,\cmp743_i_reg_468[0]_i_16_n_3 ,\cmp743_i_reg_468[0]_i_17_n_3 ,\cmp743_i_reg_468[0]_i_18_n_3 }));
  FDRE \cols_reg_445_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[0]),
        .Q(cols_reg_445[0]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[10]),
        .Q(cols_reg_445[10]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[11]),
        .Q(cols_reg_445[11]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[12]),
        .Q(cols_reg_445[12]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[13]),
        .Q(cols_reg_445[13]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[14]),
        .Q(cols_reg_445[14]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[15]),
        .Q(cols_reg_445[15]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[16]),
        .Q(cols_reg_445[16]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[17]),
        .Q(cols_reg_445[17]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[18]),
        .Q(cols_reg_445[18]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[19]),
        .Q(cols_reg_445[19]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[1]),
        .Q(cols_reg_445[1]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[20]),
        .Q(cols_reg_445[20]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[21]),
        .Q(cols_reg_445[21]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[22]),
        .Q(cols_reg_445[22]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[23]),
        .Q(cols_reg_445[23]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[24]),
        .Q(cols_reg_445[24]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[25]),
        .Q(cols_reg_445[25]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[26]),
        .Q(cols_reg_445[26]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[27]),
        .Q(cols_reg_445[27]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[28]),
        .Q(cols_reg_445[28]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[29] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[29]),
        .Q(cols_reg_445[29]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[2]),
        .Q(cols_reg_445[2]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[30] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[30]),
        .Q(cols_reg_445[30]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[31] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[31]),
        .Q(cols_reg_445[31]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[3]),
        .Q(cols_reg_445[3]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[4]),
        .Q(cols_reg_445[4]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[5]),
        .Q(cols_reg_445[5]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[6]),
        .Q(cols_reg_445[6]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[7]),
        .Q(cols_reg_445[7]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[8]),
        .Q(cols_reg_445[8]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[9]),
        .Q(cols_reg_445[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_472[0]_i_1 
       (.I0(\i_reg_182_reg_n_3_[0] ),
        .O(i_2_fu_396_p2[0]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \i_2_reg_472[10]_i_1 
       (.I0(\i_reg_182_reg_n_3_[9] ),
        .I1(\i_reg_182_reg_n_3_[6] ),
        .I2(\i_2_reg_472[10]_i_2_n_3 ),
        .I3(\i_reg_182_reg_n_3_[7] ),
        .I4(\i_reg_182_reg_n_3_[8] ),
        .I5(\i_reg_182_reg_n_3_[10] ),
        .O(i_2_fu_396_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_2_reg_472[10]_i_2 
       (.I0(\i_reg_182_reg_n_3_[5] ),
        .I1(\i_reg_182_reg_n_3_[2] ),
        .I2(\i_reg_182_reg_n_3_[1] ),
        .I3(\i_reg_182_reg_n_3_[0] ),
        .I4(\i_reg_182_reg_n_3_[3] ),
        .I5(\i_reg_182_reg_n_3_[4] ),
        .O(\i_2_reg_472[10]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_472[1]_i_1 
       (.I0(\i_reg_182_reg_n_3_[0] ),
        .I1(\i_reg_182_reg_n_3_[1] ),
        .O(i_2_fu_396_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_2_reg_472[2]_i_1 
       (.I0(\i_reg_182_reg_n_3_[0] ),
        .I1(\i_reg_182_reg_n_3_[1] ),
        .I2(\i_reg_182_reg_n_3_[2] ),
        .O(i_2_fu_396_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_2_reg_472[3]_i_1 
       (.I0(\i_reg_182_reg_n_3_[2] ),
        .I1(\i_reg_182_reg_n_3_[1] ),
        .I2(\i_reg_182_reg_n_3_[0] ),
        .I3(\i_reg_182_reg_n_3_[3] ),
        .O(i_2_fu_396_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_2_reg_472[4]_i_1 
       (.I0(\i_reg_182_reg_n_3_[3] ),
        .I1(\i_reg_182_reg_n_3_[0] ),
        .I2(\i_reg_182_reg_n_3_[1] ),
        .I3(\i_reg_182_reg_n_3_[2] ),
        .I4(\i_reg_182_reg_n_3_[4] ),
        .O(i_2_fu_396_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_2_reg_472[5]_i_1 
       (.I0(\i_reg_182_reg_n_3_[2] ),
        .I1(\i_reg_182_reg_n_3_[1] ),
        .I2(\i_reg_182_reg_n_3_[0] ),
        .I3(\i_reg_182_reg_n_3_[3] ),
        .I4(\i_reg_182_reg_n_3_[4] ),
        .I5(\i_reg_182_reg_n_3_[5] ),
        .O(i_2_fu_396_p2[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \i_2_reg_472[6]_i_1 
       (.I0(\i_reg_182_reg_n_3_[4] ),
        .I1(\i_reg_182_reg_n_3_[3] ),
        .I2(\i_2_reg_472[6]_i_2_n_3 ),
        .I3(\i_reg_182_reg_n_3_[2] ),
        .I4(\i_reg_182_reg_n_3_[5] ),
        .I5(\i_reg_182_reg_n_3_[6] ),
        .O(i_2_fu_396_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \i_2_reg_472[6]_i_2 
       (.I0(\i_reg_182_reg_n_3_[1] ),
        .I1(\i_reg_182_reg_n_3_[0] ),
        .O(\i_2_reg_472[6]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \i_2_reg_472[7]_i_1 
       (.I0(\i_2_reg_472[10]_i_2_n_3 ),
        .I1(\i_reg_182_reg_n_3_[6] ),
        .I2(\i_reg_182_reg_n_3_[7] ),
        .O(i_2_fu_396_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \i_2_reg_472[8]_i_1 
       (.I0(\i_reg_182_reg_n_3_[6] ),
        .I1(\i_2_reg_472[10]_i_2_n_3 ),
        .I2(\i_reg_182_reg_n_3_[7] ),
        .I3(\i_reg_182_reg_n_3_[8] ),
        .O(i_2_fu_396_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \i_2_reg_472[9]_i_1 
       (.I0(\i_reg_182_reg_n_3_[8] ),
        .I1(\i_reg_182_reg_n_3_[7] ),
        .I2(\i_2_reg_472[10]_i_2_n_3 ),
        .I3(\i_reg_182_reg_n_3_[6] ),
        .I4(\i_reg_182_reg_n_3_[9] ),
        .O(i_2_fu_396_p2[9]));
  FDRE \i_2_reg_472_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_396_p2[0]),
        .Q(i_2_reg_472[0]),
        .R(1'b0));
  FDRE \i_2_reg_472_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_396_p2[10]),
        .Q(i_2_reg_472[10]),
        .R(1'b0));
  FDRE \i_2_reg_472_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_396_p2[1]),
        .Q(i_2_reg_472[1]),
        .R(1'b0));
  FDRE \i_2_reg_472_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_396_p2[2]),
        .Q(i_2_reg_472[2]),
        .R(1'b0));
  FDRE \i_2_reg_472_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_396_p2[3]),
        .Q(i_2_reg_472[3]),
        .R(1'b0));
  FDRE \i_2_reg_472_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_396_p2[4]),
        .Q(i_2_reg_472[4]),
        .R(1'b0));
  FDRE \i_2_reg_472_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_396_p2[5]),
        .Q(i_2_reg_472[5]),
        .R(1'b0));
  FDRE \i_2_reg_472_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_396_p2[6]),
        .Q(i_2_reg_472[6]),
        .R(1'b0));
  FDRE \i_2_reg_472_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_396_p2[7]),
        .Q(i_2_reg_472[7]),
        .R(1'b0));
  FDRE \i_2_reg_472_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_396_p2[8]),
        .Q(i_2_reg_472[8]),
        .R(1'b0));
  FDRE \i_2_reg_472_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_396_p2[9]),
        .Q(i_2_reg_472[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \i_reg_182[10]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state9),
        .O(i_reg_182));
  FDRE \i_reg_182_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_472[0]),
        .Q(\i_reg_182_reg_n_3_[0] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_472[10]),
        .Q(\i_reg_182_reg_n_3_[10] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_472[1]),
        .Q(\i_reg_182_reg_n_3_[1] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_472[2]),
        .Q(\i_reg_182_reg_n_3_[2] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_472[3]),
        .Q(\i_reg_182_reg_n_3_[3] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_472[4]),
        .Q(\i_reg_182_reg_n_3_[4] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_472[5]),
        .Q(\i_reg_182_reg_n_3_[5] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_472[6]),
        .Q(\i_reg_182_reg_n_3_[6] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_472[7]),
        .Q(\i_reg_182_reg_n_3_[7] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_472[8]),
        .Q(\i_reg_182_reg_n_3_[8] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_472[9]),
        .Q(\i_reg_182_reg_n_3_[9] ),
        .R(i_reg_182));
  FDRE \icmp_ln132_reg_491_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_94),
        .Q(\icmp_ln132_reg_491_reg_n_3_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    internal_full_n_i_2
       (.I0(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .I1(CO),
        .I2(Q[1]),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_5
       (.I0(ap_enable_reg_pp1_iter1_reg_n_3),
        .I1(\icmp_ln132_reg_491_reg_n_3_[0] ),
        .I2(img_in_data_full_n),
        .O(internal_full_n_i_5_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_215[0]_i_1 
       (.I0(j_reg_215_reg[0]),
        .O(j_2_fu_414_p2[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \j_reg_215[10]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[1]),
        .I2(CO),
        .O(ap_NS_fsm116_out));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \j_reg_215[10]_i_3 
       (.I0(j_reg_215_reg[9]),
        .I1(j_reg_215_reg[6]),
        .I2(\j_reg_215[10]_i_4_n_3 ),
        .I3(j_reg_215_reg[7]),
        .I4(j_reg_215_reg[8]),
        .I5(j_reg_215_reg[10]),
        .O(j_2_fu_414_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \j_reg_215[10]_i_4 
       (.I0(j_reg_215_reg[5]),
        .I1(j_reg_215_reg[2]),
        .I2(j_reg_215_reg[1]),
        .I3(j_reg_215_reg[0]),
        .I4(j_reg_215_reg[3]),
        .I5(j_reg_215_reg[4]),
        .O(\j_reg_215[10]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_215[1]_i_1 
       (.I0(j_reg_215_reg[0]),
        .I1(j_reg_215_reg[1]),
        .O(j_2_fu_414_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_reg_215[2]_i_1 
       (.I0(j_reg_215_reg[0]),
        .I1(j_reg_215_reg[1]),
        .I2(j_reg_215_reg[2]),
        .O(j_2_fu_414_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_reg_215[3]_i_1 
       (.I0(j_reg_215_reg[2]),
        .I1(j_reg_215_reg[1]),
        .I2(j_reg_215_reg[0]),
        .I3(j_reg_215_reg[3]),
        .O(j_2_fu_414_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_reg_215[4]_i_1 
       (.I0(j_reg_215_reg[3]),
        .I1(j_reg_215_reg[0]),
        .I2(j_reg_215_reg[1]),
        .I3(j_reg_215_reg[2]),
        .I4(j_reg_215_reg[4]),
        .O(j_2_fu_414_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_reg_215[5]_i_1 
       (.I0(j_reg_215_reg[2]),
        .I1(j_reg_215_reg[1]),
        .I2(j_reg_215_reg[0]),
        .I3(j_reg_215_reg[3]),
        .I4(j_reg_215_reg[4]),
        .I5(j_reg_215_reg[5]),
        .O(j_2_fu_414_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \j_reg_215[6]_i_1 
       (.I0(\j_reg_215[10]_i_4_n_3 ),
        .I1(j_reg_215_reg[6]),
        .O(j_2_fu_414_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \j_reg_215[7]_i_1 
       (.I0(\j_reg_215[10]_i_4_n_3 ),
        .I1(j_reg_215_reg[6]),
        .I2(j_reg_215_reg[7]),
        .O(j_2_fu_414_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \j_reg_215[8]_i_1 
       (.I0(j_reg_215_reg[6]),
        .I1(\j_reg_215[10]_i_4_n_3 ),
        .I2(j_reg_215_reg[7]),
        .I3(j_reg_215_reg[8]),
        .O(j_2_fu_414_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \j_reg_215[9]_i_1 
       (.I0(j_reg_215_reg[8]),
        .I1(j_reg_215_reg[7]),
        .I2(\j_reg_215[10]_i_4_n_3 ),
        .I3(j_reg_215_reg[6]),
        .I4(j_reg_215_reg[9]),
        .O(j_2_fu_414_p2[9]));
  FDRE \j_reg_215_reg[0] 
       (.C(ap_clk),
        .CE(j_reg_2150),
        .D(j_2_fu_414_p2[0]),
        .Q(j_reg_215_reg[0]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[10] 
       (.C(ap_clk),
        .CE(j_reg_2150),
        .D(j_2_fu_414_p2[10]),
        .Q(j_reg_215_reg[10]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[1] 
       (.C(ap_clk),
        .CE(j_reg_2150),
        .D(j_2_fu_414_p2[1]),
        .Q(j_reg_215_reg[1]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[2] 
       (.C(ap_clk),
        .CE(j_reg_2150),
        .D(j_2_fu_414_p2[2]),
        .Q(j_reg_215_reg[2]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[3] 
       (.C(ap_clk),
        .CE(j_reg_2150),
        .D(j_2_fu_414_p2[3]),
        .Q(j_reg_215_reg[3]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[4] 
       (.C(ap_clk),
        .CE(j_reg_2150),
        .D(j_2_fu_414_p2[4]),
        .Q(j_reg_215_reg[4]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[5] 
       (.C(ap_clk),
        .CE(j_reg_2150),
        .D(j_2_fu_414_p2[5]),
        .Q(j_reg_215_reg[5]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[6] 
       (.C(ap_clk),
        .CE(j_reg_2150),
        .D(j_2_fu_414_p2[6]),
        .Q(j_reg_215_reg[6]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[7] 
       (.C(ap_clk),
        .CE(j_reg_2150),
        .D(j_2_fu_414_p2[7]),
        .Q(j_reg_215_reg[7]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[8] 
       (.C(ap_clk),
        .CE(j_reg_2150),
        .D(j_2_fu_414_p2[8]),
        .Q(j_reg_215_reg[8]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[9] 
       (.C(ap_clk),
        .CE(j_reg_2150),
        .D(j_2_fu_414_p2[9]),
        .Q(j_reg_215_reg[9]),
        .R(ap_NS_fsm116_out));
  LUT6 #(
    .INIT(64'h8C80BF80BF80BF80)) 
    \last_1_ph_reg_319[0]_i_1 
       (.I0(last_reg_226),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(\last_1_ph_reg_319_reg_n_3_[0] ),
        .I4(Q[1]),
        .I5(CO),
        .O(\last_1_ph_reg_319[0]_i_1_n_3 ));
  FDRE \last_1_ph_reg_319_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\last_1_ph_reg_319[0]_i_1_n_3 ),
        .Q(\last_1_ph_reg_319_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \last_1_reg_356_reg[0] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_last_V_U_n_8),
        .Q(\last_1_reg_356_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \last_reg_226_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_95),
        .Q(last_reg_226),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000BBB8)) 
    \p_Val2_s_reg_282[23]_i_3 
       (.I0(\axi_last_V_8_reg_269_reg_n_3_[0] ),
        .I1(ap_phi_mux_start_3_phi_fu_241_p41),
        .I2(last_reg_226),
        .I3(start_3_reg_238),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .O(axi_last_V_8_reg_2691));
  FDRE \p_Val2_s_reg_282_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_34),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[10] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_24),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[11] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_23),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[12] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_22),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[13] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_21),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[14] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_20),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[15] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_19),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[16] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_18),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[17] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_17),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[18] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_16),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[19] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_15),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[1] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_33),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[20] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_14),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[21] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_13),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[22] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_12),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[23] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[2] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_32),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[3] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_31),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[4] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_30),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[5] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_29),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[6] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_28),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[7] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_27),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[8] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_26),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[9] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_25),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [9]),
        .R(1'b0));
  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_regslice_both_15 regslice_both_AXI_video_strm_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (stream_in_TDATA_int_regslice),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_0(B_V_data_1_sel_0),
        .B_V_data_1_sel_rd_reg_0(regslice_both_AXI_video_strm_V_last_V_U_n_3),
        .B_V_data_1_sel_rd_reg_1(regslice_both_AXI_video_strm_V_user_V_U_n_3),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_96),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_97),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .CO(ap_condition_pp1_exit_iter0_state5),
        .D({regslice_both_AXI_video_strm_V_data_V_U_n_11,regslice_both_AXI_video_strm_V_data_V_U_n_12,regslice_both_AXI_video_strm_V_data_V_U_n_13,regslice_both_AXI_video_strm_V_data_V_U_n_14,regslice_both_AXI_video_strm_V_data_V_U_n_15,regslice_both_AXI_video_strm_V_data_V_U_n_16,regslice_both_AXI_video_strm_V_data_V_U_n_17,regslice_both_AXI_video_strm_V_data_V_U_n_18,regslice_both_AXI_video_strm_V_data_V_U_n_19,regslice_both_AXI_video_strm_V_data_V_U_n_20,regslice_both_AXI_video_strm_V_data_V_U_n_21,regslice_both_AXI_video_strm_V_data_V_U_n_22,regslice_both_AXI_video_strm_V_data_V_U_n_23,regslice_both_AXI_video_strm_V_data_V_U_n_24,regslice_both_AXI_video_strm_V_data_V_U_n_25,regslice_both_AXI_video_strm_V_data_V_U_n_26,regslice_both_AXI_video_strm_V_data_V_U_n_27,regslice_both_AXI_video_strm_V_data_V_U_n_28,regslice_both_AXI_video_strm_V_data_V_U_n_29,regslice_both_AXI_video_strm_V_data_V_U_n_30,regslice_both_AXI_video_strm_V_data_V_U_n_31,regslice_both_AXI_video_strm_V_data_V_U_n_32,regslice_both_AXI_video_strm_V_data_V_U_n_33,regslice_both_AXI_video_strm_V_data_V_U_n_34}),
        .E(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .Q({ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_pp1_stage0,Q[1],ap_CS_fsm_state2}),
        .SR(ap_NS_fsm116_out),
        .\ap_CS_fsm_reg[1] (regslice_both_AXI_video_strm_V_data_V_U_n_35),
        .\ap_CS_fsm_reg[4] (axi_last_V_8_reg_2697_out),
        .\ap_CS_fsm_reg[4]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_37),
        .\ap_CS_fsm_reg[4]_1 (\ap_CS_fsm_reg[4]_0 ),
        .\ap_CS_fsm_reg[4]_2 (\ap_CS_fsm[4]_i_3_n_3 ),
        .\ap_CS_fsm_reg[5] (CO),
        .\ap_CS_fsm_reg[5]_i_17_0 (j_reg_215_reg),
        .\ap_CS_fsm_reg[5]_i_2_0 (cols_reg_445),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .ap_enable_reg_pp1_iter0_reg_0(j_reg_2150),
        .ap_enable_reg_pp1_iter0_reg_1(ap_enable_reg_pp1_iter0_reg_0),
        .ap_enable_reg_pp1_iter0_reg_2(\icmp_ln132_reg_491_reg[0]_0 ),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg_0),
        .ap_enable_reg_pp1_iter1_reg_0(ap_enable_reg_pp1_iter1_reg_n_3),
        .ap_phi_mux_start_3_phi_fu_241_p41(ap_phi_mux_start_3_phi_fu_241_p41),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(regslice_both_AXI_video_strm_V_data_V_U_n_4),
        .ap_rst_n_1(regslice_both_AXI_video_strm_V_data_V_U_n_41),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_V_5_reg_344_reg[0] (\last_1_reg_356_reg_n_3_[0] ),
        .\axi_data_V_5_reg_344_reg[23] (axi_data_V_5_ph_reg_307),
        .axi_last_V_8_reg_2691(axi_last_V_8_reg_2691),
        .\axi_last_V_8_reg_269_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_36),
        .\axi_last_V_8_reg_269_reg[0]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_95),
        .cmp743_i_reg_468(cmp743_i_reg_468),
        .\cmp743_i_reg_468_reg[0] (ap_NS_fsm[5:4]),
        .\cmp743_i_reg_468_reg[0]_0 ({regslice_both_AXI_video_strm_V_data_V_U_n_45,regslice_both_AXI_video_strm_V_data_V_U_n_46,regslice_both_AXI_video_strm_V_data_V_U_n_47,regslice_both_AXI_video_strm_V_data_V_U_n_48,regslice_both_AXI_video_strm_V_data_V_U_n_49,regslice_both_AXI_video_strm_V_data_V_U_n_50,regslice_both_AXI_video_strm_V_data_V_U_n_51,regslice_both_AXI_video_strm_V_data_V_U_n_52,regslice_both_AXI_video_strm_V_data_V_U_n_53,regslice_both_AXI_video_strm_V_data_V_U_n_54,regslice_both_AXI_video_strm_V_data_V_U_n_55,regslice_both_AXI_video_strm_V_data_V_U_n_56,regslice_both_AXI_video_strm_V_data_V_U_n_57,regslice_both_AXI_video_strm_V_data_V_U_n_58,regslice_both_AXI_video_strm_V_data_V_U_n_59,regslice_both_AXI_video_strm_V_data_V_U_n_60,regslice_both_AXI_video_strm_V_data_V_U_n_61,regslice_both_AXI_video_strm_V_data_V_U_n_62,regslice_both_AXI_video_strm_V_data_V_U_n_63,regslice_both_AXI_video_strm_V_data_V_U_n_64,regslice_both_AXI_video_strm_V_data_V_U_n_65,regslice_both_AXI_video_strm_V_data_V_U_n_66,regslice_both_AXI_video_strm_V_data_V_U_n_67,regslice_both_AXI_video_strm_V_data_V_U_n_68}),
        .\icmp_ln132_reg_491_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_94),
        .\icmp_ln132_reg_491_reg[0]_0 (\icmp_ln132_reg_491_reg_n_3_[0] ),
        .img_in_data_full_n(img_in_data_full_n),
        .internal_full_n_i_3__1(internal_full_n_i_5_n_3),
        .\last_1_reg_356_reg[0] (last_1_reg_356),
        .last_reg_226(last_reg_226),
        .\last_reg_226_reg[0] (\axi_last_V_8_reg_269_reg_n_3_[0] ),
        .\p_Val2_s_reg_282_reg[23] (axi_data_V_3_reg_248),
        .start_1_fu_90(start_1_fu_90),
        .\start_1_fu_90_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_6),
        .start_3_reg_238(start_3_reg_238),
        .start_reg_171(start_reg_171),
        .\start_reg_171_reg[0] (ap_NS_fsm120_out),
        .stream_in_TDATA(stream_in_TDATA),
        .stream_in_TVALID(stream_in_TVALID));
  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_regslice_both__parameterized1_16 regslice_both_AXI_video_strm_V_last_V_U
       (.B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_rd_reg_0(regslice_both_AXI_video_strm_V_data_V_U_n_96),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_AXI_video_strm_V_last_V_U_n_3),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_37),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_35),
        .\B_V_data_1_state_reg[1]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .\B_V_data_1_state_reg[1]_2 (regslice_both_AXI_video_strm_V_data_V_U_n_36),
        .Q(ap_CS_fsm_state7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_3_reg_259(axi_last_V_3_reg_259),
        .\axi_last_V_3_reg_259_reg[0] (regslice_both_AXI_video_strm_V_last_V_U_n_5),
        .axi_last_V_5_ph_reg_295(axi_last_V_5_ph_reg_295),
        .\axi_last_V_5_ph_reg_295_reg[0] (regslice_both_AXI_video_strm_V_last_V_U_n_6),
        .axi_last_V_8_reg_2691(axi_last_V_8_reg_2691),
        .cmp743_i_reg_468(cmp743_i_reg_468),
        .\last_1_ph_reg_319_reg[0] (regslice_both_AXI_video_strm_V_last_V_U_n_8),
        .\last_1_reg_356_reg[0] (\last_1_ph_reg_319_reg_n_3_[0] ),
        .last_reg_226(last_reg_226),
        .stream_in_TLAST(stream_in_TLAST),
        .stream_in_TLAST_int_regslice(stream_in_TLAST_int_regslice),
        .stream_in_TVALID(stream_in_TVALID));
  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_regslice_both__parameterized1_17 regslice_both_AXI_video_strm_V_user_V_U
       (.AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .B_V_data_1_sel(B_V_data_1_sel_0),
        .B_V_data_1_sel_rd_reg_0(regslice_both_AXI_video_strm_V_data_V_U_n_97),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_AXI_video_strm_V_user_V_U_n_3),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_37),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_35),
        .\B_V_data_1_state_reg[1]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .\B_V_data_1_state_reg[1]_2 (regslice_both_AXI_video_strm_V_data_V_U_n_36),
        .E(ap_NS_fsm120_out),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .start_reg_171(start_reg_171),
        .\start_reg_171_reg[0] (regslice_both_AXI_video_strm_V_user_V_U_n_5),
        .stream_in_TUSER(stream_in_TUSER),
        .stream_in_TVALID(stream_in_TVALID));
  FDRE \rows_reg_440_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [0]),
        .Q(rows_reg_440[0]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [10]),
        .Q(rows_reg_440[10]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [11]),
        .Q(rows_reg_440[11]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [12]),
        .Q(rows_reg_440[12]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [13]),
        .Q(rows_reg_440[13]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [14]),
        .Q(rows_reg_440[14]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [15]),
        .Q(rows_reg_440[15]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [16]),
        .Q(rows_reg_440[16]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [17]),
        .Q(rows_reg_440[17]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [18]),
        .Q(rows_reg_440[18]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [19]),
        .Q(rows_reg_440[19]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [1]),
        .Q(rows_reg_440[1]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [20]),
        .Q(rows_reg_440[20]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [21]),
        .Q(rows_reg_440[21]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [22]),
        .Q(rows_reg_440[22]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [23]),
        .Q(rows_reg_440[23]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [24]),
        .Q(rows_reg_440[24]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [25]),
        .Q(rows_reg_440[25]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [26]),
        .Q(rows_reg_440[26]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [27]),
        .Q(rows_reg_440[27]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [28]),
        .Q(rows_reg_440[28]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[29] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [29]),
        .Q(rows_reg_440[29]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [2]),
        .Q(rows_reg_440[2]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[30] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [30]),
        .Q(rows_reg_440[30]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[31] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [31]),
        .Q(rows_reg_440[31]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [3]),
        .Q(rows_reg_440[3]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [4]),
        .Q(rows_reg_440[4]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [5]),
        .Q(rows_reg_440[5]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [6]),
        .Q(rows_reg_440[6]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [7]),
        .Q(rows_reg_440[7]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [8]),
        .Q(rows_reg_440[8]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [9]),
        .Q(rows_reg_440[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    \start_1_fu_90[0]_i_1 
       (.I0(start_1_fu_90),
        .I1(ap_CS_fsm_state7),
        .I2(cmp743_i_reg_468),
        .I3(ap_CS_fsm_state3),
        .O(\start_1_fu_90[0]_i_1_n_3 ));
  FDRE \start_1_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\start_1_fu_90[0]_i_1_n_3 ),
        .Q(start_1_fu_90),
        .R(1'b0));
  FDRE \start_3_reg_238_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_6),
        .Q(start_3_reg_238),
        .R(1'b0));
  FDRE \start_reg_171_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_user_V_U_n_5),
        .Q(start_reg_171),
        .R(1'b0));
endmodule

module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc
   (start_once_reg,
    ap_rst_n_inv,
    ap_clk,
    start_once_reg_reg_0,
    img_out_cols_c_full_n,
    img_in_rows_c_full_n,
    img_out_rows_c_full_n,
    img_in_cols_c_full_n);
  output start_once_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input start_once_reg_reg_0;
  input img_out_cols_c_full_n;
  input img_in_rows_c_full_n;
  input img_out_rows_c_full_n;
  input img_in_cols_c_full_n;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire img_in_cols_c_full_n;
  wire img_in_rows_c_full_n;
  wire img_out_cols_c_full_n;
  wire img_out_rows_c_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_3;
  wire start_once_reg_reg_0;

  LUT6 #(
    .INIT(64'h8BBBBBBBBBBBBBBB)) 
    start_once_reg_i_1
       (.I0(start_once_reg),
        .I1(start_once_reg_reg_0),
        .I2(img_out_cols_c_full_n),
        .I3(img_in_rows_c_full_n),
        .I4(img_out_rows_c_full_n),
        .I5(img_in_cols_c_full_n),
        .O(start_once_reg_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_3),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_control_s_axi
   (DOADO,
    DOBDO,
    \int_kernel_shift_reg[1]_0 ,
    \int_kernel_shift_reg[0]_0 ,
    ap_rst_n_inv,
    int_ap_start_reg_0,
    ap_start,
    ap_rst_n_0,
    ap_rst_n_1,
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg,
    \int_rows_reg[31]_0 ,
    \int_cols_reg[31]_0 ,
    s_axi_control_RDATA,
    D,
    s_axi_control_WREADY,
    int_kernel_ce1,
    s_axi_control_RVALID,
    s_axi_control_ARREADY,
    s_axi_control_AWREADY,
    interrupt,
    s_axi_control_BVALID,
    ap_clk,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    \int_kernel_shift_reg[1]_1 ,
    \int_kernel_shift_reg[0]_1 ,
    ap_idle,
    ap_sync_ready,
    s_axi_control_WSTRB,
    s_axi_control_ARADDR,
    xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done,
    s_axi_control_AWADDR,
    ap_sync_reg_erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready_reg,
    Q,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
    int_ap_idle_reg_0,
    ap_rst_n,
    erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready,
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    shiftReg_ce,
    start_once_reg,
    start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n,
    start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n,
    i_1_reg_2560,
    CO,
    \kernel_2_2_7_fu_100_reg[0] ,
    \kernel_2_2_7_fu_100_reg[0]_0 ,
    \kernel_2_2_7_fu_100_reg[0]_1 ,
    \kernel_2_2_7_fu_100_reg[1] ,
    \kernel_2_2_7_fu_100_reg[1]_0 ,
    \kernel_2_2_7_fu_100_reg[2] ,
    \kernel_2_2_7_fu_100_reg[2]_0 ,
    \kernel_2_2_7_fu_100_reg[3] ,
    \kernel_2_2_7_fu_100_reg[3]_0 ,
    \kernel_2_2_7_fu_100_reg[4] ,
    \kernel_2_2_7_fu_100_reg[4]_0 ,
    \kernel_2_2_7_fu_100_reg[5] ,
    \kernel_2_2_7_fu_100_reg[5]_0 ,
    \kernel_2_2_7_fu_100_reg[6] ,
    \kernel_2_2_7_fu_100_reg[6]_0 ,
    \kernel_2_2_7_fu_100_reg[7] ,
    \kernel_2_2_7_fu_100_reg[7]_0 ,
    \kernel_2_2_7_fu_100_reg[0]_2 ,
    \kernel_2_2_7_fu_100_reg[0]_3 ,
    \kernel_2_2_7_fu_100_reg[1]_1 ,
    \kernel_2_2_7_fu_100_reg[1]_2 ,
    \kernel_2_2_7_fu_100_reg[2]_1 ,
    \kernel_2_2_7_fu_100_reg[2]_2 ,
    \kernel_2_2_7_fu_100_reg[3]_1 ,
    \kernel_2_2_7_fu_100_reg[3]_2 ,
    \kernel_2_2_7_fu_100_reg[4]_1 ,
    \kernel_2_2_7_fu_100_reg[4]_2 ,
    \kernel_2_2_7_fu_100_reg[5]_1 ,
    \kernel_2_2_7_fu_100_reg[5]_2 ,
    \kernel_2_2_7_fu_100_reg[6]_1 ,
    \kernel_2_2_7_fu_100_reg[6]_2 ,
    \kernel_2_2_7_fu_100_reg[7]_1 ,
    \kernel_2_2_7_fu_100_reg[7]_2 ,
    \rdata_reg[7]_0 ,
    \rdata_reg[0]_0 ,
    \rdata_reg[1]_0 ,
    \rdata_reg[2]_0 ,
    \rdata_reg[3]_0 ,
    \rdata_reg[4]_0 ,
    s_axi_control_ARVALID,
    \rdata_reg[5]_0 ,
    \rdata_reg[6]_0 ,
    \rdata_reg[7]_1 ,
    \rdata_reg[8]_0 ,
    \rdata_reg[9]_0 ,
    \rdata_reg[10]_0 ,
    \rdata_reg[11]_0 ,
    \rdata_reg[12]_0 ,
    \rdata_reg[13]_0 ,
    \rdata_reg[14]_0 ,
    \rdata_reg[15]_0 ,
    \rdata_reg[16]_0 ,
    \rdata_reg[17]_0 ,
    \rdata_reg[18]_0 ,
    \rdata_reg[19]_0 ,
    \rdata_reg[20]_0 ,
    \rdata_reg[21]_0 ,
    \rdata_reg[22]_0 ,
    \rdata_reg[23]_0 ,
    \rdata_reg[24]_0 ,
    \rdata_reg[25]_0 ,
    \rdata_reg[26]_0 ,
    \rdata_reg[27]_0 ,
    \rdata_reg[28]_0 ,
    \rdata_reg[29]_0 ,
    \rdata_reg[30]_0 ,
    \rdata_reg[31]_0 ,
    s_axi_control_WVALID,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    s_axi_control_RREADY);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output \int_kernel_shift_reg[1]_0 ;
  output \int_kernel_shift_reg[0]_0 ;
  output ap_rst_n_inv;
  output int_ap_start_reg_0;
  output ap_start;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg;
  output [31:0]\int_rows_reg[31]_0 ;
  output [31:0]\int_cols_reg[31]_0 ;
  output [31:0]s_axi_control_RDATA;
  output [7:0]D;
  output s_axi_control_WREADY;
  output int_kernel_ce1;
  output s_axi_control_RVALID;
  output s_axi_control_ARREADY;
  output s_axi_control_AWREADY;
  output interrupt;
  output s_axi_control_BVALID;
  input ap_clk;
  input [1:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input \int_kernel_shift_reg[1]_1 ;
  input \int_kernel_shift_reg[0]_1 ;
  input ap_idle;
  input ap_sync_ready;
  input [3:0]s_axi_control_WSTRB;
  input [6:0]s_axi_control_ARADDR;
  input xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done;
  input [6:0]s_axi_control_AWADDR;
  input ap_sync_reg_erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready_reg;
  input [0:0]Q;
  input AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  input [0:0]int_ap_idle_reg_0;
  input ap_rst_n;
  input erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready;
  input ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input shiftReg_ce;
  input start_once_reg;
  input start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n;
  input start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n;
  input i_1_reg_2560;
  input [0:0]CO;
  input \kernel_2_2_7_fu_100_reg[0] ;
  input \kernel_2_2_7_fu_100_reg[0]_0 ;
  input \kernel_2_2_7_fu_100_reg[0]_1 ;
  input \kernel_2_2_7_fu_100_reg[1] ;
  input \kernel_2_2_7_fu_100_reg[1]_0 ;
  input \kernel_2_2_7_fu_100_reg[2] ;
  input \kernel_2_2_7_fu_100_reg[2]_0 ;
  input \kernel_2_2_7_fu_100_reg[3] ;
  input \kernel_2_2_7_fu_100_reg[3]_0 ;
  input \kernel_2_2_7_fu_100_reg[4] ;
  input \kernel_2_2_7_fu_100_reg[4]_0 ;
  input \kernel_2_2_7_fu_100_reg[5] ;
  input \kernel_2_2_7_fu_100_reg[5]_0 ;
  input \kernel_2_2_7_fu_100_reg[6] ;
  input \kernel_2_2_7_fu_100_reg[6]_0 ;
  input \kernel_2_2_7_fu_100_reg[7] ;
  input \kernel_2_2_7_fu_100_reg[7]_0 ;
  input \kernel_2_2_7_fu_100_reg[0]_2 ;
  input \kernel_2_2_7_fu_100_reg[0]_3 ;
  input \kernel_2_2_7_fu_100_reg[1]_1 ;
  input \kernel_2_2_7_fu_100_reg[1]_2 ;
  input \kernel_2_2_7_fu_100_reg[2]_1 ;
  input \kernel_2_2_7_fu_100_reg[2]_2 ;
  input \kernel_2_2_7_fu_100_reg[3]_1 ;
  input \kernel_2_2_7_fu_100_reg[3]_2 ;
  input \kernel_2_2_7_fu_100_reg[4]_1 ;
  input \kernel_2_2_7_fu_100_reg[4]_2 ;
  input \kernel_2_2_7_fu_100_reg[5]_1 ;
  input \kernel_2_2_7_fu_100_reg[5]_2 ;
  input \kernel_2_2_7_fu_100_reg[6]_1 ;
  input \kernel_2_2_7_fu_100_reg[6]_2 ;
  input \kernel_2_2_7_fu_100_reg[7]_1 ;
  input \kernel_2_2_7_fu_100_reg[7]_2 ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[3]_0 ;
  input \rdata_reg[4]_0 ;
  input s_axi_control_ARVALID;
  input \rdata_reg[5]_0 ;
  input \rdata_reg[6]_0 ;
  input \rdata_reg[7]_1 ;
  input \rdata_reg[8]_0 ;
  input \rdata_reg[9]_0 ;
  input \rdata_reg[10]_0 ;
  input \rdata_reg[11]_0 ;
  input \rdata_reg[12]_0 ;
  input \rdata_reg[13]_0 ;
  input \rdata_reg[14]_0 ;
  input \rdata_reg[15]_0 ;
  input \rdata_reg[16]_0 ;
  input \rdata_reg[17]_0 ;
  input \rdata_reg[18]_0 ;
  input \rdata_reg[19]_0 ;
  input \rdata_reg[20]_0 ;
  input \rdata_reg[21]_0 ;
  input \rdata_reg[22]_0 ;
  input \rdata_reg[23]_0 ;
  input \rdata_reg[24]_0 ;
  input \rdata_reg[25]_0 ;
  input \rdata_reg[26]_0 ;
  input \rdata_reg[27]_0 ;
  input \rdata_reg[28]_0 ;
  input \rdata_reg[29]_0 ;
  input \rdata_reg[30]_0 ;
  input \rdata_reg[31]_0 ;
  input s_axi_control_WVALID;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;
  input s_axi_control_RREADY;

  wire [1:0]ADDRBWRADDR;
  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  wire [0:0]CO;
  wire [7:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg;
  wire ap_sync_reg_erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready_reg;
  wire ar_hs;
  wire aw_hs;
  wire [7:1]data0;
  wire erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready;
  wire i_1_reg_2560;
  wire int_ap_done_i_1_n_3;
  wire int_ap_done_i_2_n_3;
  wire [0:0]int_ap_idle_reg_0;
  wire int_ap_start1;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_3;
  wire int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_3;
  wire [31:0]int_cols0;
  wire \int_cols[31]_i_1_n_3 ;
  wire [31:0]\int_cols_reg[31]_0 ;
  wire int_gie_i_1_n_3;
  wire int_gie_i_2_n_3;
  wire int_gie_reg_n_3;
  wire int_ier9_out;
  wire \int_ier[0]_i_1_n_3 ;
  wire \int_ier[1]_i_1_n_3 ;
  wire \int_ier_reg_n_3_[0] ;
  wire \int_ier_reg_n_3_[1] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_3 ;
  wire \int_isr[1]_i_1_n_3 ;
  wire \int_isr_reg_n_3_[0] ;
  wire \int_isr_reg_n_3_[1] ;
  wire int_kernel_ce1;
  wire int_kernel_n_67;
  wire int_kernel_n_68;
  wire int_kernel_n_69;
  wire int_kernel_n_70;
  wire int_kernel_n_71;
  wire int_kernel_n_72;
  wire int_kernel_n_73;
  wire int_kernel_n_74;
  wire int_kernel_n_75;
  wire int_kernel_n_76;
  wire int_kernel_n_77;
  wire int_kernel_n_78;
  wire int_kernel_n_79;
  wire int_kernel_n_80;
  wire int_kernel_n_81;
  wire int_kernel_n_82;
  wire int_kernel_n_83;
  wire int_kernel_n_84;
  wire int_kernel_n_85;
  wire int_kernel_n_86;
  wire int_kernel_n_87;
  wire int_kernel_n_88;
  wire int_kernel_n_89;
  wire int_kernel_n_90;
  wire int_kernel_n_91;
  wire int_kernel_n_92;
  wire int_kernel_n_93;
  wire int_kernel_n_94;
  wire int_kernel_n_95;
  wire int_kernel_n_96;
  wire int_kernel_n_97;
  wire int_kernel_n_98;
  wire int_kernel_read;
  wire int_kernel_read0;
  wire \int_kernel_shift_reg[0]_0 ;
  wire \int_kernel_shift_reg[0]_1 ;
  wire \int_kernel_shift_reg[1]_0 ;
  wire \int_kernel_shift_reg[1]_1 ;
  wire int_kernel_write_i_1_n_3;
  wire int_kernel_write_reg_n_3;
  wire [31:0]int_rows0;
  wire \int_rows[31]_i_1_n_3 ;
  wire \int_rows[31]_i_3_n_3 ;
  wire [31:0]\int_rows_reg[31]_0 ;
  wire interrupt;
  wire \kernel_2_2_7_fu_100_reg[0] ;
  wire \kernel_2_2_7_fu_100_reg[0]_0 ;
  wire \kernel_2_2_7_fu_100_reg[0]_1 ;
  wire \kernel_2_2_7_fu_100_reg[0]_2 ;
  wire \kernel_2_2_7_fu_100_reg[0]_3 ;
  wire \kernel_2_2_7_fu_100_reg[1] ;
  wire \kernel_2_2_7_fu_100_reg[1]_0 ;
  wire \kernel_2_2_7_fu_100_reg[1]_1 ;
  wire \kernel_2_2_7_fu_100_reg[1]_2 ;
  wire \kernel_2_2_7_fu_100_reg[2] ;
  wire \kernel_2_2_7_fu_100_reg[2]_0 ;
  wire \kernel_2_2_7_fu_100_reg[2]_1 ;
  wire \kernel_2_2_7_fu_100_reg[2]_2 ;
  wire \kernel_2_2_7_fu_100_reg[3] ;
  wire \kernel_2_2_7_fu_100_reg[3]_0 ;
  wire \kernel_2_2_7_fu_100_reg[3]_1 ;
  wire \kernel_2_2_7_fu_100_reg[3]_2 ;
  wire \kernel_2_2_7_fu_100_reg[4] ;
  wire \kernel_2_2_7_fu_100_reg[4]_0 ;
  wire \kernel_2_2_7_fu_100_reg[4]_1 ;
  wire \kernel_2_2_7_fu_100_reg[4]_2 ;
  wire \kernel_2_2_7_fu_100_reg[5] ;
  wire \kernel_2_2_7_fu_100_reg[5]_0 ;
  wire \kernel_2_2_7_fu_100_reg[5]_1 ;
  wire \kernel_2_2_7_fu_100_reg[5]_2 ;
  wire \kernel_2_2_7_fu_100_reg[6] ;
  wire \kernel_2_2_7_fu_100_reg[6]_0 ;
  wire \kernel_2_2_7_fu_100_reg[6]_1 ;
  wire \kernel_2_2_7_fu_100_reg[6]_2 ;
  wire \kernel_2_2_7_fu_100_reg[7] ;
  wire \kernel_2_2_7_fu_100_reg[7]_0 ;
  wire \kernel_2_2_7_fu_100_reg[7]_1 ;
  wire \kernel_2_2_7_fu_100_reg[7]_2 ;
  wire \kernel_2_2_fu_72[0]_i_2_n_3 ;
  wire \kernel_2_2_fu_72[0]_i_3_n_3 ;
  wire \kernel_2_2_fu_72[1]_i_2_n_3 ;
  wire \kernel_2_2_fu_72[1]_i_3_n_3 ;
  wire \kernel_2_2_fu_72[2]_i_2_n_3 ;
  wire \kernel_2_2_fu_72[2]_i_3_n_3 ;
  wire \kernel_2_2_fu_72[3]_i_2_n_3 ;
  wire \kernel_2_2_fu_72[3]_i_3_n_3 ;
  wire \kernel_2_2_fu_72[4]_i_2_n_3 ;
  wire \kernel_2_2_fu_72[4]_i_3_n_3 ;
  wire \kernel_2_2_fu_72[5]_i_2_n_3 ;
  wire \kernel_2_2_fu_72[5]_i_3_n_3 ;
  wire \kernel_2_2_fu_72[6]_i_2_n_3 ;
  wire \kernel_2_2_fu_72[6]_i_3_n_3 ;
  wire \kernel_2_2_fu_72[7]_i_3_n_3 ;
  wire \kernel_2_2_fu_72[7]_i_4_n_3 ;
  wire p_16_in;
  wire \rdata[0]_i_2_n_3 ;
  wire \rdata[0]_i_4_n_3 ;
  wire \rdata[1]_i_2_n_3 ;
  wire \rdata[1]_i_4_n_3 ;
  wire \rdata[2]_i_2_n_3 ;
  wire \rdata[31]_i_1_n_3 ;
  wire \rdata[31]_i_4_n_3 ;
  wire \rdata[31]_i_5_n_3 ;
  wire \rdata[3]_i_2_n_3 ;
  wire \rdata[7]_i_2_n_3 ;
  wire \rdata[7]_i_3_n_3 ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[10]_0 ;
  wire \rdata_reg[11]_0 ;
  wire \rdata_reg[12]_0 ;
  wire \rdata_reg[13]_0 ;
  wire \rdata_reg[14]_0 ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[16]_0 ;
  wire \rdata_reg[17]_0 ;
  wire \rdata_reg[18]_0 ;
  wire \rdata_reg[19]_0 ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[20]_0 ;
  wire \rdata_reg[21]_0 ;
  wire \rdata_reg[22]_0 ;
  wire \rdata_reg[23]_0 ;
  wire \rdata_reg[24]_0 ;
  wire \rdata_reg[25]_0 ;
  wire \rdata_reg[26]_0 ;
  wire \rdata_reg[27]_0 ;
  wire \rdata_reg[28]_0 ;
  wire \rdata_reg[29]_0 ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[30]_0 ;
  wire \rdata_reg[31]_0 ;
  wire \rdata_reg[3]_0 ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[5]_0 ;
  wire \rdata_reg[6]_0 ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[7]_1 ;
  wire \rdata_reg[8]_0 ;
  wire \rdata_reg[9]_0 ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_3 ;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire shiftReg_ce;
  wire start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n;
  wire start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n;
  wire start_once_reg;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;
  wire \waddr_reg_n_3_[4] ;
  wire \waddr_reg_n_3_[5] ;
  wire \waddr_reg_n_3_[6] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_3 ;
  wire \wstate[1]_i_1_n_3 ;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h222A222A222A0000)) 
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_start),
        .I2(ap_sync_reg_erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready_reg),
        .I3(erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready),
        .I4(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I5(shiftReg_ce),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h222022202220AAA0)) 
    ap_sync_reg_erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_start),
        .I2(ap_sync_reg_erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready_reg),
        .I3(erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready),
        .I4(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I5(shiftReg_ce),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFF0000)) 
    int_ap_done_i_1
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(ar_hs),
        .I3(int_ap_done_i_2_n_3),
        .I4(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done),
        .I5(data0[1]),
        .O(int_ap_done_i_1_n_3));
  LUT5 #(
    .INIT(32'h00000001)) 
    int_ap_done_i_2
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[6]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(int_ap_done_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_3),
        .Q(data0[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00D00000)) 
    int_ap_idle_i_3
       (.I0(ap_start),
        .I1(ap_sync_reg_erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready_reg),
        .I2(Q),
        .I3(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .I4(int_ap_idle_reg_0),
        .O(int_ap_start_reg_0));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_ready),
        .Q(data0[3]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\int_rows[31]_i_3_n_3 ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(\waddr_reg_n_3_[3] ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_3),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(int_ap_start1),
        .I2(data0[7]),
        .O(int_auto_restart_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows[31]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[2] ),
        .I4(\waddr_reg_n_3_[4] ),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_3),
        .Q(data0[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [0]),
        .O(int_cols0[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [10]),
        .O(int_cols0[10]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [11]),
        .O(int_cols0[11]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [12]),
        .O(int_cols0[12]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [13]),
        .O(int_cols0[13]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [14]),
        .O(int_cols0[14]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [15]),
        .O(int_cols0[15]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [16]),
        .O(int_cols0[16]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [17]),
        .O(int_cols0[17]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [18]),
        .O(int_cols0[18]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [19]),
        .O(int_cols0[19]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [1]),
        .O(int_cols0[1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [20]),
        .O(int_cols0[20]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [21]),
        .O(int_cols0[21]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [22]),
        .O(int_cols0[22]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [23]),
        .O(int_cols0[23]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [24]),
        .O(int_cols0[24]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [25]),
        .O(int_cols0[25]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [26]),
        .O(int_cols0[26]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [27]),
        .O(int_cols0[27]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [28]),
        .O(int_cols0[28]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [29]),
        .O(int_cols0[29]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [2]),
        .O(int_cols0[2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [30]),
        .O(int_cols0[30]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_cols[31]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\int_rows[31]_i_3_n_3 ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr_reg_n_3_[2] ),
        .O(\int_cols[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [31]),
        .O(int_cols0[31]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [3]),
        .O(int_cols0[3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [4]),
        .O(int_cols0[4]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [5]),
        .O(int_cols0[5]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [6]),
        .O(int_cols0[6]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [7]),
        .O(int_cols0[7]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [8]),
        .O(int_cols0[8]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [9]),
        .O(int_cols0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[0]),
        .Q(\int_cols_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[10]),
        .Q(\int_cols_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[11]),
        .Q(\int_cols_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[12]),
        .Q(\int_cols_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[13]),
        .Q(\int_cols_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[14]),
        .Q(\int_cols_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[15]),
        .Q(\int_cols_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[16]),
        .Q(\int_cols_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[17]),
        .Q(\int_cols_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[18]),
        .Q(\int_cols_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[19]),
        .Q(\int_cols_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[1]),
        .Q(\int_cols_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[20]),
        .Q(\int_cols_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[21]),
        .Q(\int_cols_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[22]),
        .Q(\int_cols_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[23]),
        .Q(\int_cols_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[24]),
        .Q(\int_cols_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[25]),
        .Q(\int_cols_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[26]),
        .Q(\int_cols_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[27]),
        .Q(\int_cols_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[28]),
        .Q(\int_cols_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[29]),
        .Q(\int_cols_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[2]),
        .Q(\int_cols_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[30]),
        .Q(\int_cols_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[31]),
        .Q(\int_cols_reg[31]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[3]),
        .Q(\int_cols_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[4]),
        .Q(\int_cols_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[5]),
        .Q(\int_cols_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[6]),
        .Q(\int_cols_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[7]),
        .Q(\int_cols_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[8]),
        .Q(\int_cols_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[9]),
        .Q(\int_cols_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(int_gie_i_2_n_3),
        .I4(int_gie_reg_n_3),
        .O(int_gie_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h40)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[2] ),
        .I2(\int_rows[31]_i_3_n_3 ),
        .O(int_gie_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_3),
        .Q(int_gie_reg_n_3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_ier9_out),
        .I2(\int_ier_reg_n_3_[0] ),
        .O(\int_ier[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_ier9_out),
        .I2(\int_ier_reg_n_3_[1] ),
        .O(\int_ier[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\int_rows[31]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[2] ),
        .I4(\waddr_reg_n_3_[4] ),
        .O(int_ier9_out));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_3 ),
        .Q(\int_ier_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_3 ),
        .Q(\int_ier_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7777F7778888F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_3_[0] ),
        .I3(i_1_reg_2560),
        .I4(CO),
        .I5(\int_isr_reg_n_3_[0] ),
        .O(\int_isr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\int_rows[31]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[2] ),
        .I4(\waddr_reg_n_3_[4] ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_3_[1] ),
        .I3(ap_sync_ready),
        .I4(\int_isr_reg_n_3_[1] ),
        .O(\int_isr[1]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_3 ),
        .Q(\int_isr_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_3 ),
        .Q(\int_isr_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_control_s_axi_ram int_kernel
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D({int_kernel_n_67,int_kernel_n_68,int_kernel_n_69,int_kernel_n_70,int_kernel_n_71,int_kernel_n_72,int_kernel_n_73,int_kernel_n_74,int_kernel_n_75,int_kernel_n_76,int_kernel_n_77,int_kernel_n_78,int_kernel_n_79,int_kernel_n_80,int_kernel_n_81,int_kernel_n_82,int_kernel_n_83,int_kernel_n_84,int_kernel_n_85,int_kernel_n_86,int_kernel_n_87,int_kernel_n_88,int_kernel_n_89,int_kernel_n_90,int_kernel_n_91,int_kernel_n_92,int_kernel_n_93,int_kernel_n_94,int_kernel_n_95,int_kernel_n_96,int_kernel_n_97,int_kernel_n_98}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q({\waddr_reg_n_3_[3] ,\waddr_reg_n_3_[2] }),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .\gen_write[1].mem_reg_0 (int_kernel_write_reg_n_3),
        .\rdata_reg[0] (\rdata[0]_i_2_n_3 ),
        .\rdata_reg[0]_0 (\rdata[7]_i_3_n_3 ),
        .\rdata_reg[0]_1 (\rdata_reg[0]_0 ),
        .\rdata_reg[10] (\rdata_reg[10]_0 ),
        .\rdata_reg[11] (\rdata_reg[11]_0 ),
        .\rdata_reg[12] (\rdata_reg[12]_0 ),
        .\rdata_reg[13] (\rdata_reg[13]_0 ),
        .\rdata_reg[14] (\rdata_reg[14]_0 ),
        .\rdata_reg[15] (\rdata_reg[15]_0 ),
        .\rdata_reg[16] (\rdata_reg[16]_0 ),
        .\rdata_reg[17] (\rdata_reg[17]_0 ),
        .\rdata_reg[18] (\rdata_reg[18]_0 ),
        .\rdata_reg[19] (\rdata_reg[19]_0 ),
        .\rdata_reg[1] (\rdata[1]_i_2_n_3 ),
        .\rdata_reg[1]_0 (\rdata_reg[1]_0 ),
        .\rdata_reg[20] (\rdata_reg[20]_0 ),
        .\rdata_reg[21] (\rdata_reg[21]_0 ),
        .\rdata_reg[22] (\rdata_reg[22]_0 ),
        .\rdata_reg[23] (\rdata_reg[23]_0 ),
        .\rdata_reg[24] (\rdata_reg[24]_0 ),
        .\rdata_reg[25] (\rdata_reg[25]_0 ),
        .\rdata_reg[26] (\rdata_reg[26]_0 ),
        .\rdata_reg[27] (\rdata_reg[27]_0 ),
        .\rdata_reg[28] (\rdata_reg[28]_0 ),
        .\rdata_reg[29] (\rdata_reg[29]_0 ),
        .\rdata_reg[2] (\rdata[2]_i_2_n_3 ),
        .\rdata_reg[2]_0 (\rdata_reg[2]_0 ),
        .\rdata_reg[30] (\rdata_reg[30]_0 ),
        .\rdata_reg[31] ({\int_rows_reg[31]_0 [31:8],\int_rows_reg[31]_0 [6:4]}),
        .\rdata_reg[31]_0 ({\int_cols_reg[31]_0 [31:8],\int_cols_reg[31]_0 [6:4]}),
        .\rdata_reg[31]_1 (\rdata_reg[31]_0 ),
        .\rdata_reg[3] (\rdata[3]_i_2_n_3 ),
        .\rdata_reg[3]_0 (\rdata_reg[3]_0 ),
        .\rdata_reg[4] (\rdata[31]_i_4_n_3 ),
        .\rdata_reg[4]_0 (\rdata[31]_i_5_n_3 ),
        .\rdata_reg[4]_1 (\rdata_reg[4]_0 ),
        .\rdata_reg[5] (\rdata_reg[5]_0 ),
        .\rdata_reg[6] (\rdata_reg[6]_0 ),
        .\rdata_reg[7] (\rdata_reg[7]_0 ),
        .\rdata_reg[7]_0 (\rdata[7]_i_2_n_3 ),
        .\rdata_reg[7]_1 (\rdata_reg[7]_1 ),
        .\rdata_reg[8] (\rdata_reg[8]_0 ),
        .\rdata_reg[9] (\rdata_reg[9]_0 ),
        .rstate(rstate),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[3:2]),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .wstate(wstate));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    int_kernel_read_i_1
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[6]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(rstate[0]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(int_kernel_read0));
  FDRE int_kernel_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_kernel_read0),
        .Q(int_kernel_read),
        .R(ap_rst_n_inv));
  FDRE \int_kernel_shift_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_kernel_shift_reg[0]_1 ),
        .Q(\int_kernel_shift_reg[0]_0 ),
        .R(1'b0));
  FDRE \int_kernel_shift_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_kernel_shift_reg[1]_1 ),
        .Q(\int_kernel_shift_reg[1]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000FFFF10001000)) 
    int_kernel_write_i_1
       (.I0(s_axi_control_AWADDR[5]),
        .I1(s_axi_control_AWADDR[4]),
        .I2(s_axi_control_AWADDR[6]),
        .I3(aw_hs),
        .I4(p_16_in),
        .I5(int_kernel_write_reg_n_3),
        .O(int_kernel_write_i_1_n_3));
  LUT6 #(
    .INIT(64'h00000000AA8A0000)) 
    int_kernel_write_i_2
       (.I0(s_axi_control_WVALID),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(wstate[0]),
        .I5(wstate[1]),
        .O(p_16_in));
  FDRE int_kernel_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_kernel_write_i_1_n_3),
        .Q(int_kernel_write_reg_n_3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [0]),
        .O(int_rows0[0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [10]),
        .O(int_rows0[10]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [11]),
        .O(int_rows0[11]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [12]),
        .O(int_rows0[12]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [13]),
        .O(int_rows0[13]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [14]),
        .O(int_rows0[14]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [15]),
        .O(int_rows0[15]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [16]),
        .O(int_rows0[16]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [17]),
        .O(int_rows0[17]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [18]),
        .O(int_rows0[18]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [19]),
        .O(int_rows0[19]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [1]),
        .O(int_rows0[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [20]),
        .O(int_rows0[20]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [21]),
        .O(int_rows0[21]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [22]),
        .O(int_rows0[22]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [23]),
        .O(int_rows0[23]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [24]),
        .O(int_rows0[24]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [25]),
        .O(int_rows0[25]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [26]),
        .O(int_rows0[26]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [27]),
        .O(int_rows0[27]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [28]),
        .O(int_rows0[28]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [29]),
        .O(int_rows0[29]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [2]),
        .O(int_rows0[2]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [30]),
        .O(int_rows0[30]));
  LUT4 #(
    .INIT(16'h0008)) 
    \int_rows[31]_i_1 
       (.I0(\int_rows[31]_i_3_n_3 ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[3] ),
        .O(\int_rows[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [31]),
        .O(int_rows0[31]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \int_rows[31]_i_3 
       (.I0(\waddr_reg_n_3_[5] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[0] ),
        .I3(\waddr_reg_n_3_[1] ),
        .I4(p_16_in),
        .O(\int_rows[31]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [3]),
        .O(int_rows0[3]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [4]),
        .O(int_rows0[4]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [5]),
        .O(int_rows0[5]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [6]),
        .O(int_rows0[6]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [7]),
        .O(int_rows0[7]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [8]),
        .O(int_rows0[8]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [9]),
        .O(int_rows0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[0] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[0]),
        .Q(\int_rows_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[10] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[10]),
        .Q(\int_rows_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[11] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[11]),
        .Q(\int_rows_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[12] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[12]),
        .Q(\int_rows_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[13] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[13]),
        .Q(\int_rows_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[14] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[14]),
        .Q(\int_rows_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[15] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[15]),
        .Q(\int_rows_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[16] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[16]),
        .Q(\int_rows_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[17] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[17]),
        .Q(\int_rows_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[18] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[18]),
        .Q(\int_rows_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[19] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[19]),
        .Q(\int_rows_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[1] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[1]),
        .Q(\int_rows_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[20] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[20]),
        .Q(\int_rows_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[21] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[21]),
        .Q(\int_rows_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[22] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[22]),
        .Q(\int_rows_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[23] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[23]),
        .Q(\int_rows_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[24] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[24]),
        .Q(\int_rows_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[25] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[25]),
        .Q(\int_rows_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[26] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[26]),
        .Q(\int_rows_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[27] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[27]),
        .Q(\int_rows_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[28] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[28]),
        .Q(\int_rows_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[29] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[29]),
        .Q(\int_rows_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[2] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[2]),
        .Q(\int_rows_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[30] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[30]),
        .Q(\int_rows_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[31] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[31]),
        .Q(\int_rows_reg[31]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[3] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[3]),
        .Q(\int_rows_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[4] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[4]),
        .Q(\int_rows_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[5] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[5]),
        .Q(\int_rows_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[6] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[6]),
        .Q(\int_rows_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[7] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[7]),
        .Q(\int_rows_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[8] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[8]),
        .Q(\int_rows_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[9] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[9]),
        .Q(\int_rows_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_3_[0] ),
        .I1(\int_isr_reg_n_3_[1] ),
        .I2(int_gie_reg_n_3),
        .O(interrupt));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_2_2_fu_72[0]_i_2 
       (.I0(DOBDO[16]),
        .I1(\kernel_2_2_7_fu_100_reg[0] ),
        .I2(\int_kernel_shift_reg[1]_0 ),
        .I3(DOBDO[0]),
        .I4(\kernel_2_2_7_fu_100_reg[0]_0 ),
        .I5(\kernel_2_2_7_fu_100_reg[0]_1 ),
        .O(\kernel_2_2_fu_72[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_2_2_fu_72[0]_i_3 
       (.I0(DOBDO[24]),
        .I1(\kernel_2_2_7_fu_100_reg[0]_2 ),
        .I2(\int_kernel_shift_reg[1]_0 ),
        .I3(DOBDO[8]),
        .I4(\kernel_2_2_7_fu_100_reg[0]_0 ),
        .I5(\kernel_2_2_7_fu_100_reg[0]_3 ),
        .O(\kernel_2_2_fu_72[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_2_2_fu_72[1]_i_2 
       (.I0(DOBDO[17]),
        .I1(\kernel_2_2_7_fu_100_reg[1] ),
        .I2(\int_kernel_shift_reg[1]_0 ),
        .I3(DOBDO[1]),
        .I4(\kernel_2_2_7_fu_100_reg[0]_0 ),
        .I5(\kernel_2_2_7_fu_100_reg[1]_0 ),
        .O(\kernel_2_2_fu_72[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_2_2_fu_72[1]_i_3 
       (.I0(DOBDO[25]),
        .I1(\kernel_2_2_7_fu_100_reg[1]_1 ),
        .I2(\int_kernel_shift_reg[1]_0 ),
        .I3(DOBDO[9]),
        .I4(\kernel_2_2_7_fu_100_reg[0]_0 ),
        .I5(\kernel_2_2_7_fu_100_reg[1]_2 ),
        .O(\kernel_2_2_fu_72[1]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_2_2_fu_72[2]_i_2 
       (.I0(DOBDO[18]),
        .I1(\kernel_2_2_7_fu_100_reg[2] ),
        .I2(\int_kernel_shift_reg[1]_0 ),
        .I3(DOBDO[2]),
        .I4(\kernel_2_2_7_fu_100_reg[0]_0 ),
        .I5(\kernel_2_2_7_fu_100_reg[2]_0 ),
        .O(\kernel_2_2_fu_72[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_2_2_fu_72[2]_i_3 
       (.I0(DOBDO[26]),
        .I1(\kernel_2_2_7_fu_100_reg[2]_1 ),
        .I2(\int_kernel_shift_reg[1]_0 ),
        .I3(DOBDO[10]),
        .I4(\kernel_2_2_7_fu_100_reg[0]_0 ),
        .I5(\kernel_2_2_7_fu_100_reg[2]_2 ),
        .O(\kernel_2_2_fu_72[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_2_2_fu_72[3]_i_2 
       (.I0(DOBDO[19]),
        .I1(\kernel_2_2_7_fu_100_reg[3] ),
        .I2(\int_kernel_shift_reg[1]_0 ),
        .I3(DOBDO[3]),
        .I4(\kernel_2_2_7_fu_100_reg[0]_0 ),
        .I5(\kernel_2_2_7_fu_100_reg[3]_0 ),
        .O(\kernel_2_2_fu_72[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_2_2_fu_72[3]_i_3 
       (.I0(DOBDO[27]),
        .I1(\kernel_2_2_7_fu_100_reg[3]_1 ),
        .I2(\int_kernel_shift_reg[1]_0 ),
        .I3(DOBDO[11]),
        .I4(\kernel_2_2_7_fu_100_reg[0]_0 ),
        .I5(\kernel_2_2_7_fu_100_reg[3]_2 ),
        .O(\kernel_2_2_fu_72[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_2_2_fu_72[4]_i_2 
       (.I0(DOBDO[20]),
        .I1(\kernel_2_2_7_fu_100_reg[4] ),
        .I2(\int_kernel_shift_reg[1]_0 ),
        .I3(DOBDO[4]),
        .I4(\kernel_2_2_7_fu_100_reg[0]_0 ),
        .I5(\kernel_2_2_7_fu_100_reg[4]_0 ),
        .O(\kernel_2_2_fu_72[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_2_2_fu_72[4]_i_3 
       (.I0(DOBDO[28]),
        .I1(\kernel_2_2_7_fu_100_reg[4]_1 ),
        .I2(\int_kernel_shift_reg[1]_0 ),
        .I3(DOBDO[12]),
        .I4(\kernel_2_2_7_fu_100_reg[0]_0 ),
        .I5(\kernel_2_2_7_fu_100_reg[4]_2 ),
        .O(\kernel_2_2_fu_72[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_2_2_fu_72[5]_i_2 
       (.I0(DOBDO[21]),
        .I1(\kernel_2_2_7_fu_100_reg[5] ),
        .I2(\int_kernel_shift_reg[1]_0 ),
        .I3(DOBDO[5]),
        .I4(\kernel_2_2_7_fu_100_reg[0]_0 ),
        .I5(\kernel_2_2_7_fu_100_reg[5]_0 ),
        .O(\kernel_2_2_fu_72[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_2_2_fu_72[5]_i_3 
       (.I0(DOBDO[29]),
        .I1(\kernel_2_2_7_fu_100_reg[5]_1 ),
        .I2(\int_kernel_shift_reg[1]_0 ),
        .I3(DOBDO[13]),
        .I4(\kernel_2_2_7_fu_100_reg[0]_0 ),
        .I5(\kernel_2_2_7_fu_100_reg[5]_2 ),
        .O(\kernel_2_2_fu_72[5]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_2_2_fu_72[6]_i_2 
       (.I0(DOBDO[22]),
        .I1(\kernel_2_2_7_fu_100_reg[6] ),
        .I2(\int_kernel_shift_reg[1]_0 ),
        .I3(DOBDO[6]),
        .I4(\kernel_2_2_7_fu_100_reg[0]_0 ),
        .I5(\kernel_2_2_7_fu_100_reg[6]_0 ),
        .O(\kernel_2_2_fu_72[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_2_2_fu_72[6]_i_3 
       (.I0(DOBDO[30]),
        .I1(\kernel_2_2_7_fu_100_reg[6]_1 ),
        .I2(\int_kernel_shift_reg[1]_0 ),
        .I3(DOBDO[14]),
        .I4(\kernel_2_2_7_fu_100_reg[0]_0 ),
        .I5(\kernel_2_2_7_fu_100_reg[6]_2 ),
        .O(\kernel_2_2_fu_72[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_2_2_fu_72[7]_i_3 
       (.I0(DOBDO[23]),
        .I1(\kernel_2_2_7_fu_100_reg[7] ),
        .I2(\int_kernel_shift_reg[1]_0 ),
        .I3(DOBDO[7]),
        .I4(\kernel_2_2_7_fu_100_reg[0]_0 ),
        .I5(\kernel_2_2_7_fu_100_reg[7]_0 ),
        .O(\kernel_2_2_fu_72[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_2_2_fu_72[7]_i_4 
       (.I0(DOBDO[31]),
        .I1(\kernel_2_2_7_fu_100_reg[7]_1 ),
        .I2(\int_kernel_shift_reg[1]_0 ),
        .I3(DOBDO[15]),
        .I4(\kernel_2_2_7_fu_100_reg[0]_0 ),
        .I5(\kernel_2_2_7_fu_100_reg[7]_2 ),
        .O(\kernel_2_2_fu_72[7]_i_4_n_3 ));
  MUXF7 \kernel_2_2_fu_72_reg[0]_i_1 
       (.I0(\kernel_2_2_fu_72[0]_i_2_n_3 ),
        .I1(\kernel_2_2_fu_72[0]_i_3_n_3 ),
        .O(D[0]),
        .S(\int_kernel_shift_reg[0]_0 ));
  MUXF7 \kernel_2_2_fu_72_reg[1]_i_1 
       (.I0(\kernel_2_2_fu_72[1]_i_2_n_3 ),
        .I1(\kernel_2_2_fu_72[1]_i_3_n_3 ),
        .O(D[1]),
        .S(\int_kernel_shift_reg[0]_0 ));
  MUXF7 \kernel_2_2_fu_72_reg[2]_i_1 
       (.I0(\kernel_2_2_fu_72[2]_i_2_n_3 ),
        .I1(\kernel_2_2_fu_72[2]_i_3_n_3 ),
        .O(D[2]),
        .S(\int_kernel_shift_reg[0]_0 ));
  MUXF7 \kernel_2_2_fu_72_reg[3]_i_1 
       (.I0(\kernel_2_2_fu_72[3]_i_2_n_3 ),
        .I1(\kernel_2_2_fu_72[3]_i_3_n_3 ),
        .O(D[3]),
        .S(\int_kernel_shift_reg[0]_0 ));
  MUXF7 \kernel_2_2_fu_72_reg[4]_i_1 
       (.I0(\kernel_2_2_fu_72[4]_i_2_n_3 ),
        .I1(\kernel_2_2_fu_72[4]_i_3_n_3 ),
        .O(D[4]),
        .S(\int_kernel_shift_reg[0]_0 ));
  MUXF7 \kernel_2_2_fu_72_reg[5]_i_1 
       (.I0(\kernel_2_2_fu_72[5]_i_2_n_3 ),
        .I1(\kernel_2_2_fu_72[5]_i_3_n_3 ),
        .O(D[5]),
        .S(\int_kernel_shift_reg[0]_0 ));
  MUXF7 \kernel_2_2_fu_72_reg[6]_i_1 
       (.I0(\kernel_2_2_fu_72[6]_i_2_n_3 ),
        .I1(\kernel_2_2_fu_72[6]_i_3_n_3 ),
        .O(D[6]),
        .S(\int_kernel_shift_reg[0]_0 ));
  MUXF7 \kernel_2_2_fu_72_reg[7]_i_2 
       (.I0(\kernel_2_2_fu_72[7]_i_3_n_3 ),
        .I1(\kernel_2_2_fu_72[7]_i_4_n_3 ),
        .O(D[7]),
        .S(\int_kernel_shift_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \mOutPtr[1]_i_2__1 
       (.I0(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I1(ap_start),
        .I2(start_once_reg),
        .I3(start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n),
        .I4(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n),
        .O(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'h0000F0F0CCAAF0F0)) 
    \rdata[0]_i_2 
       (.I0(\int_rows_reg[31]_0 [0]),
        .I1(\int_cols_reg[31]_0 [0]),
        .I2(\rdata[0]_i_4_n_3 ),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[0]_i_4 
       (.I0(\int_ier_reg_n_3_[0] ),
        .I1(\int_isr_reg_n_3_[0] ),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(ap_start),
        .I5(int_gie_reg_n_3),
        .O(\rdata[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    \rdata[1]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [1]),
        .I4(\int_cols_reg[31]_0 [1]),
        .I5(\rdata[1]_i_4_n_3 ),
        .O(\rdata[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h4055400540504000)) 
    \rdata[1]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\int_isr_reg_n_3_[1] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\int_ier_reg_n_3_[1] ),
        .I5(data0[1]),
        .O(\rdata[1]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000CA0F0000CA00)) 
    \rdata[2]_i_2 
       (.I0(\int_rows_reg[31]_0 [2]),
        .I1(\int_cols_reg[31]_0 [2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(data0[2]),
        .O(\rdata[2]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFF04)) 
    \rdata[31]_i_1 
       (.I0(rstate[0]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(int_kernel_read),
        .O(\rdata[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \rdata[31]_i_4 
       (.I0(\rdata[7]_i_3_n_3 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \rdata[31]_i_5 
       (.I0(\rdata[7]_i_3_n_3 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0000CA0F0000CA00)) 
    \rdata[3]_i_2 
       (.I0(\int_rows_reg[31]_0 [3]),
        .I1(\int_cols_reg[31]_0 [3]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(data0[3]),
        .O(\rdata[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000CA0F0000CA00)) 
    \rdata[7]_i_2 
       (.I0(\int_rows_reg[31]_0 [7]),
        .I1(\int_cols_reg[31]_0 [7]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(data0[7]),
        .O(\rdata[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[7]_i_3 
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h88888F88)) 
    \rdata[7]_i_7 
       (.I0(int_kernel_write_reg_n_3),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_kernel_ce1));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_98),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_88),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_87),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_86),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_85),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_84),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_83),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_82),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_81),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_80),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_79),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_97),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_78),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_77),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_76),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_75),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_74),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_73),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_72),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_71),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_70),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_69),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_96),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_68),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_67),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_95),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_94),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_93),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_92),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_91),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_90),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_3 ),
        .D(int_kernel_n_89),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h0000DF8A)) 
    \rstate[0]_i_1 
       (.I0(rstate[0]),
        .I1(int_kernel_read),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(\rstate[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_3 ),
        .Q(rstate[0]),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_control_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_control_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_control_AWREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_control_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_control_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_control_BVALID));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h10)) 
    s_axi_control_RVALID_INST_0
       (.I0(int_kernel_read),
        .I1(rstate[1]),
        .I2(rstate[0]),
        .O(s_axi_control_RVALID));
  LUT5 #(
    .INIT(32'h44444044)) 
    s_axi_control_WREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(s_axi_control_WREADY));
  LUT3 #(
    .INIT(8'h04)) 
    \waddr[6]_i_1 
       (.I0(wstate[1]),
        .I1(s_axi_control_AWVALID),
        .I2(wstate[0]),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[6]),
        .Q(\waddr_reg_n_3_[6] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h0000DFD0)) 
    \wstate[0]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(s_axi_control_AWVALID),
        .I4(wstate[1]),
        .O(\wstate[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h00550C00)) 
    \wstate[1]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_WVALID),
        .I2(ar_hs),
        .I3(wstate[0]),
        .I4(wstate[1]),
        .O(\wstate[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_3 ),
        .Q(wstate[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_3 ),
        .Q(wstate[1]),
        .S(ap_rst_n_inv));
endmodule

module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_control_s_axi_ram
   (DOADO,
    DOBDO,
    D,
    ar_hs,
    ap_clk,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    \rdata_reg[0] ,
    \rdata_reg[0]_0 ,
    \rdata_reg[7] ,
    \rdata_reg[0]_1 ,
    \rdata_reg[1] ,
    \rdata_reg[1]_0 ,
    \rdata_reg[2] ,
    \rdata_reg[2]_0 ,
    \rdata_reg[3] ,
    \rdata_reg[3]_0 ,
    \rdata_reg[4] ,
    \rdata_reg[31] ,
    \rdata_reg[31]_0 ,
    \rdata_reg[4]_0 ,
    \rdata_reg[4]_1 ,
    rstate,
    s_axi_control_ARVALID,
    \rdata_reg[5] ,
    \rdata_reg[6] ,
    \rdata_reg[7]_0 ,
    \rdata_reg[7]_1 ,
    \rdata_reg[8] ,
    \rdata_reg[9] ,
    \rdata_reg[10] ,
    \rdata_reg[11] ,
    \rdata_reg[12] ,
    \rdata_reg[13] ,
    \rdata_reg[14] ,
    \rdata_reg[15] ,
    \rdata_reg[16] ,
    \rdata_reg[17] ,
    \rdata_reg[18] ,
    \rdata_reg[19] ,
    \rdata_reg[20] ,
    \rdata_reg[21] ,
    \rdata_reg[22] ,
    \rdata_reg[23] ,
    \rdata_reg[24] ,
    \rdata_reg[25] ,
    \rdata_reg[26] ,
    \rdata_reg[27] ,
    \rdata_reg[28] ,
    \rdata_reg[29] ,
    \rdata_reg[30] ,
    \rdata_reg[31]_1 ,
    s_axi_control_ARADDR,
    Q,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    wstate,
    \gen_write[1].mem_reg_0 );
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [31:0]D;
  output ar_hs;
  input ap_clk;
  input [1:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input \rdata_reg[0] ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[7] ;
  input \rdata_reg[0]_1 ;
  input \rdata_reg[1] ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[2] ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[3] ;
  input \rdata_reg[3]_0 ;
  input \rdata_reg[4] ;
  input [26:0]\rdata_reg[31] ;
  input [26:0]\rdata_reg[31]_0 ;
  input \rdata_reg[4]_0 ;
  input \rdata_reg[4]_1 ;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input \rdata_reg[5] ;
  input \rdata_reg[6] ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[7]_1 ;
  input \rdata_reg[8] ;
  input \rdata_reg[9] ;
  input \rdata_reg[10] ;
  input \rdata_reg[11] ;
  input \rdata_reg[12] ;
  input \rdata_reg[13] ;
  input \rdata_reg[14] ;
  input \rdata_reg[15] ;
  input \rdata_reg[16] ;
  input \rdata_reg[17] ;
  input \rdata_reg[18] ;
  input \rdata_reg[19] ;
  input \rdata_reg[20] ;
  input \rdata_reg[21] ;
  input \rdata_reg[22] ;
  input \rdata_reg[23] ;
  input \rdata_reg[24] ;
  input \rdata_reg[25] ;
  input \rdata_reg[26] ;
  input \rdata_reg[27] ;
  input \rdata_reg[28] ;
  input \rdata_reg[29] ;
  input \rdata_reg[30] ;
  input \rdata_reg[31]_1 ;
  input [1:0]s_axi_control_ARADDR;
  input [1:0]Q;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_WVALID;
  input [1:0]wstate;
  input \gen_write[1].mem_reg_0 ;

  wire [1:0]ADDRBWRADDR;
  wire [31:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [1:0]Q;
  wire ap_clk;
  wire ar_hs;
  wire \gen_write[1].mem_reg_0 ;
  wire \gen_write[1].mem_reg_i_5_n_3 ;
  wire \gen_write[1].mem_reg_i_6_n_3 ;
  wire \gen_write[1].mem_reg_i_7_n_3 ;
  wire \gen_write[1].mem_reg_i_8_n_3 ;
  wire [1:0]int_kernel_address1;
  wire \rdata[10]_i_2_n_3 ;
  wire \rdata[11]_i_2_n_3 ;
  wire \rdata[12]_i_2_n_3 ;
  wire \rdata[13]_i_2_n_3 ;
  wire \rdata[14]_i_2_n_3 ;
  wire \rdata[15]_i_2_n_3 ;
  wire \rdata[16]_i_2_n_3 ;
  wire \rdata[17]_i_2_n_3 ;
  wire \rdata[18]_i_2_n_3 ;
  wire \rdata[19]_i_2_n_3 ;
  wire \rdata[20]_i_2_n_3 ;
  wire \rdata[21]_i_2_n_3 ;
  wire \rdata[22]_i_2_n_3 ;
  wire \rdata[23]_i_2_n_3 ;
  wire \rdata[24]_i_2_n_3 ;
  wire \rdata[25]_i_2_n_3 ;
  wire \rdata[26]_i_2_n_3 ;
  wire \rdata[27]_i_2_n_3 ;
  wire \rdata[28]_i_2_n_3 ;
  wire \rdata[29]_i_2_n_3 ;
  wire \rdata[30]_i_2_n_3 ;
  wire \rdata[31]_i_3_n_3 ;
  wire \rdata[4]_i_2_n_3 ;
  wire \rdata[5]_i_2_n_3 ;
  wire \rdata[6]_i_2_n_3 ;
  wire \rdata[8]_i_2_n_3 ;
  wire \rdata[9]_i_2_n_3 ;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_1 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[30] ;
  wire [26:0]\rdata_reg[31] ;
  wire [26:0]\rdata_reg[31]_0 ;
  wire \rdata_reg[31]_1 ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[3]_0 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[4]_1 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[7]_1 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[9] ;
  wire [1:0]rstate;
  wire [1:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]wstate;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "int_kernel/gen_write[1].mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2" *) 
  (* ram_offset = "1020" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,int_kernel_address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({\gen_write[1].mem_reg_i_5_n_3 ,\gen_write[1].mem_reg_i_6_n_3 ,\gen_write[1].mem_reg_i_7_n_3 ,\gen_write[1].mem_reg_i_8_n_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \gen_write[1].mem_reg_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(Q[1]),
        .O(int_kernel_address1[1]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \gen_write[1].mem_reg_i_2 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(Q[0]),
        .O(int_kernel_address1[0]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \gen_write[1].mem_reg_i_5 
       (.I0(s_axi_control_WSTRB[3]),
        .I1(s_axi_control_WVALID),
        .I2(ar_hs),
        .I3(wstate[0]),
        .I4(wstate[1]),
        .I5(\gen_write[1].mem_reg_0 ),
        .O(\gen_write[1].mem_reg_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \gen_write[1].mem_reg_i_6 
       (.I0(s_axi_control_WSTRB[2]),
        .I1(s_axi_control_WVALID),
        .I2(ar_hs),
        .I3(wstate[0]),
        .I4(wstate[1]),
        .I5(\gen_write[1].mem_reg_0 ),
        .O(\gen_write[1].mem_reg_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \gen_write[1].mem_reg_i_7 
       (.I0(s_axi_control_WSTRB[1]),
        .I1(s_axi_control_WVALID),
        .I2(ar_hs),
        .I3(wstate[0]),
        .I4(wstate[1]),
        .I5(\gen_write[1].mem_reg_0 ),
        .O(\gen_write[1].mem_reg_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \gen_write[1].mem_reg_i_8 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(s_axi_control_WVALID),
        .I2(ar_hs),
        .I3(wstate[0]),
        .I4(wstate[1]),
        .I5(\gen_write[1].mem_reg_0 ),
        .O(\gen_write[1].mem_reg_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[0]_i_1 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata_reg[0]_0 ),
        .I2(ar_hs),
        .I3(DOADO[0]),
        .I4(\rdata_reg[7] ),
        .I5(\rdata_reg[0]_1 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_3 ),
        .I1(\rdata_reg[4] ),
        .I2(\rdata_reg[31] [5]),
        .I3(\rdata_reg[31]_0 [5]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[10]_i_2 
       (.I0(\rdata_reg[10] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[10]),
        .I3(rstate[0]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[10]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_3 ),
        .I1(\rdata_reg[4] ),
        .I2(\rdata_reg[31] [6]),
        .I3(\rdata_reg[31]_0 [6]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[11]_i_2 
       (.I0(\rdata_reg[11] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[11]),
        .I3(rstate[0]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[11]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_3 ),
        .I1(\rdata_reg[4] ),
        .I2(\rdata_reg[31] [7]),
        .I3(\rdata_reg[31]_0 [7]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[12]_i_2 
       (.I0(\rdata_reg[12] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[12]),
        .I3(rstate[0]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[12]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_3 ),
        .I1(\rdata_reg[4] ),
        .I2(\rdata_reg[31] [8]),
        .I3(\rdata_reg[31]_0 [8]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[13]_i_2 
       (.I0(\rdata_reg[13] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[13]),
        .I3(rstate[0]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[13]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_3 ),
        .I1(\rdata_reg[4] ),
        .I2(\rdata_reg[31] [9]),
        .I3(\rdata_reg[31]_0 [9]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[14]_i_2 
       (.I0(\rdata_reg[14] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[14]),
        .I3(rstate[0]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[14]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[15]_i_1 
       (.I0(\rdata[15]_i_2_n_3 ),
        .I1(\rdata_reg[4] ),
        .I2(\rdata_reg[31] [10]),
        .I3(\rdata_reg[31]_0 [10]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[15]_i_2 
       (.I0(\rdata_reg[15] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[15]),
        .I3(rstate[0]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[15]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[16]_i_1 
       (.I0(\rdata[16]_i_2_n_3 ),
        .I1(\rdata_reg[4] ),
        .I2(\rdata_reg[31] [11]),
        .I3(\rdata_reg[31]_0 [11]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[16]_i_2 
       (.I0(\rdata_reg[16] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[16]),
        .I3(rstate[0]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[16]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[17]_i_1 
       (.I0(\rdata[17]_i_2_n_3 ),
        .I1(\rdata_reg[4] ),
        .I2(\rdata_reg[31] [12]),
        .I3(\rdata_reg[31]_0 [12]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[17]_i_2 
       (.I0(\rdata_reg[17] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[17]),
        .I3(rstate[0]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[17]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[18]_i_1 
       (.I0(\rdata[18]_i_2_n_3 ),
        .I1(\rdata_reg[4] ),
        .I2(\rdata_reg[31] [13]),
        .I3(\rdata_reg[31]_0 [13]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[18]_i_2 
       (.I0(\rdata_reg[18] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[18]),
        .I3(rstate[0]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[18]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[19]_i_1 
       (.I0(\rdata[19]_i_2_n_3 ),
        .I1(\rdata_reg[4] ),
        .I2(\rdata_reg[31] [14]),
        .I3(\rdata_reg[31]_0 [14]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[19]_i_2 
       (.I0(\rdata_reg[19] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[19]),
        .I3(rstate[0]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[19]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[1]_i_1 
       (.I0(\rdata_reg[1] ),
        .I1(\rdata_reg[0]_0 ),
        .I2(ar_hs),
        .I3(DOADO[1]),
        .I4(\rdata_reg[7] ),
        .I5(\rdata_reg[1]_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[20]_i_1 
       (.I0(\rdata[20]_i_2_n_3 ),
        .I1(\rdata_reg[4] ),
        .I2(\rdata_reg[31] [15]),
        .I3(\rdata_reg[31]_0 [15]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[20]_i_2 
       (.I0(\rdata_reg[20] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[20]),
        .I3(rstate[0]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[20]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[21]_i_1 
       (.I0(\rdata[21]_i_2_n_3 ),
        .I1(\rdata_reg[4] ),
        .I2(\rdata_reg[31] [16]),
        .I3(\rdata_reg[31]_0 [16]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[21]_i_2 
       (.I0(\rdata_reg[21] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[21]),
        .I3(rstate[0]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[21]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[22]_i_1 
       (.I0(\rdata[22]_i_2_n_3 ),
        .I1(\rdata_reg[4] ),
        .I2(\rdata_reg[31] [17]),
        .I3(\rdata_reg[31]_0 [17]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[22]_i_2 
       (.I0(\rdata_reg[22] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[22]),
        .I3(rstate[0]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[22]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[23]_i_1 
       (.I0(\rdata[23]_i_2_n_3 ),
        .I1(\rdata_reg[4] ),
        .I2(\rdata_reg[31] [18]),
        .I3(\rdata_reg[31]_0 [18]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[23]_i_2 
       (.I0(\rdata_reg[23] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[23]),
        .I3(rstate[0]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[23]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[24]_i_1 
       (.I0(\rdata[24]_i_2_n_3 ),
        .I1(\rdata_reg[4] ),
        .I2(\rdata_reg[31] [19]),
        .I3(\rdata_reg[31]_0 [19]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[24]_i_2 
       (.I0(\rdata_reg[24] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[24]),
        .I3(rstate[0]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[24]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[25]_i_1 
       (.I0(\rdata[25]_i_2_n_3 ),
        .I1(\rdata_reg[4] ),
        .I2(\rdata_reg[31] [20]),
        .I3(\rdata_reg[31]_0 [20]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[25]_i_2 
       (.I0(\rdata_reg[25] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[25]),
        .I3(rstate[0]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[25]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[26]_i_1 
       (.I0(\rdata[26]_i_2_n_3 ),
        .I1(\rdata_reg[4] ),
        .I2(\rdata_reg[31] [21]),
        .I3(\rdata_reg[31]_0 [21]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[26]_i_2 
       (.I0(\rdata_reg[26] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[26]),
        .I3(rstate[0]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[26]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[27]_i_1 
       (.I0(\rdata[27]_i_2_n_3 ),
        .I1(\rdata_reg[4] ),
        .I2(\rdata_reg[31] [22]),
        .I3(\rdata_reg[31]_0 [22]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[27]_i_2 
       (.I0(\rdata_reg[27] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[27]),
        .I3(rstate[0]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[27]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[28]_i_1 
       (.I0(\rdata[28]_i_2_n_3 ),
        .I1(\rdata_reg[4] ),
        .I2(\rdata_reg[31] [23]),
        .I3(\rdata_reg[31]_0 [23]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[28]_i_2 
       (.I0(\rdata_reg[28] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[28]),
        .I3(rstate[0]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[28]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[29]_i_1 
       (.I0(\rdata[29]_i_2_n_3 ),
        .I1(\rdata_reg[4] ),
        .I2(\rdata_reg[31] [24]),
        .I3(\rdata_reg[31]_0 [24]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[29]_i_2 
       (.I0(\rdata_reg[29] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[29]),
        .I3(rstate[0]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[29]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[2]_i_1 
       (.I0(\rdata_reg[2] ),
        .I1(\rdata_reg[0]_0 ),
        .I2(ar_hs),
        .I3(DOADO[2]),
        .I4(\rdata_reg[7] ),
        .I5(\rdata_reg[2]_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[30]_i_1 
       (.I0(\rdata[30]_i_2_n_3 ),
        .I1(\rdata_reg[4] ),
        .I2(\rdata_reg[31] [25]),
        .I3(\rdata_reg[31]_0 [25]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[30]_i_2 
       (.I0(\rdata_reg[30] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[30]),
        .I3(rstate[0]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[30]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[31]_i_2 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(\rdata_reg[4] ),
        .I2(\rdata_reg[31] [26]),
        .I3(\rdata_reg[31]_0 [26]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[31]_i_3 
       (.I0(\rdata_reg[31]_1 ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[31]),
        .I3(rstate[0]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[31]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[3]_i_1 
       (.I0(\rdata_reg[3] ),
        .I1(\rdata_reg[0]_0 ),
        .I2(ar_hs),
        .I3(DOADO[3]),
        .I4(\rdata_reg[7] ),
        .I5(\rdata_reg[3]_0 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_3 ),
        .I1(\rdata_reg[4] ),
        .I2(\rdata_reg[31] [0]),
        .I3(\rdata_reg[31]_0 [0]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[4]_i_2 
       (.I0(\rdata_reg[4]_1 ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[4]),
        .I3(rstate[0]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_3 ),
        .I1(\rdata_reg[4] ),
        .I2(\rdata_reg[31] [1]),
        .I3(\rdata_reg[31]_0 [1]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[5]_i_2 
       (.I0(\rdata_reg[5] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[5]),
        .I3(rstate[0]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_3 ),
        .I1(\rdata_reg[4] ),
        .I2(\rdata_reg[31] [2]),
        .I3(\rdata_reg[31]_0 [2]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[6]_i_2 
       (.I0(\rdata_reg[6] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[6]),
        .I3(rstate[0]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[7]_i_1 
       (.I0(\rdata_reg[7]_0 ),
        .I1(\rdata_reg[0]_0 ),
        .I2(ar_hs),
        .I3(DOADO[7]),
        .I4(\rdata_reg[7] ),
        .I5(\rdata_reg[7]_1 ),
        .O(D[7]));
  LUT3 #(
    .INIT(8'h04)) 
    \rdata[7]_i_4 
       (.I0(rstate[1]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[0]),
        .O(ar_hs));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_3 ),
        .I1(\rdata_reg[4] ),
        .I2(\rdata_reg[31] [3]),
        .I3(\rdata_reg[31]_0 [3]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[8]_i_2 
       (.I0(\rdata_reg[8] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[8]),
        .I3(rstate[0]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_3 ),
        .I1(\rdata_reg[4] ),
        .I2(\rdata_reg[31] [4]),
        .I3(\rdata_reg[31]_0 [4]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[9]_i_2 
       (.I0(\rdata_reg[9] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[9]),
        .I3(rstate[0]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[9]_i_2_n_3 ));
endmodule

module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_erode_0_9_1080_1920_2_3_3_1_1_s
   (\ap_CS_fsm_reg[1]_0 ,
    ADDRBWRADDR,
    \mul_i_mid1_reg_463_reg[0]_0 ,
    erode_0_9_1080_1920_2_3_3_1_1_U0_kernel_ce0,
    mOutPtr110_out,
    Q,
    grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_img_in_419_read,
    E,
    \icmp_ln882_reg_1766_pp3_iter10_reg_reg[0]__0 ,
    icmp_ln878_4_reg_1743,
    \cmp_i_i127_i_reg_1720_reg[0] ,
    icmp_ln878_5_reg_1747,
    img_out_420_din,
    erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read,
    erode_0_9_1080_1920_2_3_3_1_1_U0_img_in_419_read,
    erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready,
    ap_clk,
    \int_kernel_shift_reg[1] ,
    \int_kernel_shift_reg[0] ,
    img_in_data_empty_n,
    internal_full_n_reg,
    internal_full_n_reg_0,
    img_in_data_full_n,
    img_out_data_full_n,
    ap_rst_n_inv,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[22] ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[21] ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[20] ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[19] ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[18] ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[17] ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[16] ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[15] ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[14] ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[13] ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[12] ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[11] ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[10] ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[9] ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[8] ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[7] ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[6] ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[5] ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[4] ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[3] ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[2] ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[1] ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[0] ,
    D,
    p_src_rows_dout,
    p_src_cols_dout,
    \kernel_2_2_7_fu_100_reg[7]_0 ,
    ap_rst_n,
    img_in_cols_c10_empty_n,
    img_in_rows_c9_empty_n,
    \indvar_flatten_reg_133_reg[3]_0 ,
    ap_start);
  output \ap_CS_fsm_reg[1]_0 ;
  output [1:0]ADDRBWRADDR;
  output \mul_i_mid1_reg_463_reg[0]_0 ;
  output erode_0_9_1080_1920_2_3_3_1_1_U0_kernel_ce0;
  output mOutPtr110_out;
  output [1:0]Q;
  output grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_img_in_419_read;
  output [0:0]E;
  output \icmp_ln882_reg_1766_pp3_iter10_reg_reg[0]__0 ;
  output icmp_ln878_4_reg_1743;
  output \cmp_i_i127_i_reg_1720_reg[0] ;
  output icmp_ln878_5_reg_1747;
  output [23:0]img_out_420_din;
  output erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read;
  output erode_0_9_1080_1920_2_3_3_1_1_U0_img_in_419_read;
  output erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready;
  input ap_clk;
  input \int_kernel_shift_reg[1] ;
  input \int_kernel_shift_reg[0] ;
  input img_in_data_empty_n;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input img_in_data_full_n;
  input img_out_data_full_n;
  input ap_rst_n_inv;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[22] ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[21] ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[20] ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[19] ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[18] ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[17] ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[16] ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[15] ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[14] ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[13] ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[12] ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[11] ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[10] ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[9] ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[8] ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[7] ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[6] ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[5] ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[4] ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[3] ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[2] ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[1] ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[0] ;
  input [23:0]D;
  input [15:0]p_src_rows_dout;
  input [15:0]p_src_cols_dout;
  input [7:0]\kernel_2_2_7_fu_100_reg[7]_0 ;
  input ap_rst_n;
  input img_in_cols_c10_empty_n;
  input img_in_rows_c9_empty_n;
  input \indvar_flatten_reg_133_reg[3]_0 ;
  input ap_start;

  wire [1:0]ADDRBWRADDR;
  wire [23:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [3:0]add_ln372_fu_185_p2;
  wire [1:0]add_ln373_fu_261_p2;
  wire \ap_CS_fsm[1]_i_3_n_3 ;
  wire \ap_CS_fsm[2]_i_1__2_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_CS_fsm_state5;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_3;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_3;
  wire ap_enable_reg_pp0_iter2;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[0] ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[10] ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[11] ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[12] ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[13] ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[14] ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[15] ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[16] ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[17] ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[18] ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[19] ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[1] ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[20] ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[21] ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[22] ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[2] ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[3] ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[4] ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[5] ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[6] ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[7] ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[8] ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[9] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire \cmp_i_i127_i_reg_1720_reg[0] ;
  wire erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready;
  wire erode_0_9_1080_1920_2_3_3_1_1_U0_img_in_419_read;
  wire [1:1]erode_0_9_1080_1920_2_3_3_1_1_U0_kernel_address0;
  wire erode_0_9_1080_1920_2_3_3_1_1_U0_kernel_ce0;
  wire erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read;
  wire \gen_write[1].mem_reg_i_10_n_3 ;
  wire \gen_write[1].mem_reg_i_11_n_3 ;
  wire \gen_write[1].mem_reg_i_12_n_3 ;
  wire \gen_write[1].mem_reg_i_9_n_3 ;
  wire grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg;
  wire grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_img_in_419_read;
  wire grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_n_14;
  wire [0:0]i_cast_i_fu_191_p1;
  wire [1:1]i_cast_i_fu_191_p1__0;
  wire \i_reg_144[0]_i_1_n_3 ;
  wire \i_reg_144[1]_i_1_n_3 ;
  wire \i_reg_144_reg_n_3_[0] ;
  wire \i_reg_144_reg_n_3_[1] ;
  wire icmp_ln372_reg_449;
  wire icmp_ln373_reg_453;
  wire icmp_ln878_4_reg_1743;
  wire icmp_ln878_5_reg_1747;
  wire \icmp_ln882_reg_1766_pp3_iter10_reg_reg[0]__0 ;
  wire img_in_cols_c10_empty_n;
  wire img_in_data_empty_n;
  wire img_in_data_full_n;
  wire img_in_rows_c9_empty_n;
  wire [23:0]img_out_420_din;
  wire img_out_data_full_n;
  wire indvar_flatten_reg_133;
  wire indvar_flatten_reg_1330;
  wire [3:0]indvar_flatten_reg_133_reg;
  wire \indvar_flatten_reg_133_reg[3]_0 ;
  wire \int_kernel_shift[1]_i_3_n_3 ;
  wire \int_kernel_shift[1]_i_4_n_3 ;
  wire \int_kernel_shift_reg[0] ;
  wire \int_kernel_shift_reg[1] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [1:0]j_reg_155;
  wire [7:0]kernel_2_2_1_fu_76;
  wire kernel_2_2_1_fu_760;
  wire [7:0]kernel_2_2_2_fu_80;
  wire kernel_2_2_2_fu_800;
  wire [7:0]kernel_2_2_3_fu_84;
  wire kernel_2_2_3_fu_840;
  wire [7:0]kernel_2_2_4_fu_88;
  wire kernel_2_2_4_fu_880;
  wire [7:0]kernel_2_2_5_fu_92;
  wire kernel_2_2_5_fu_920;
  wire [7:0]kernel_2_2_6_fu_96;
  wire kernel_2_2_6_fu_960;
  wire [7:0]kernel_2_2_7_fu_100;
  wire kernel_2_2_7_fu_1000;
  wire [7:0]\kernel_2_2_7_fu_100_reg[7]_0 ;
  wire [7:0]kernel_2_2_8_fu_104;
  wire kernel_2_2_8_fu_1040;
  wire [7:0]kernel_2_2_fu_72;
  wire kernel_2_2_fu_720;
  wire mOutPtr110_out;
  wire [3:0]mul_i_mid1_reg_463;
  wire \mul_i_mid1_reg_463[0]_i_1_n_3 ;
  wire \mul_i_mid1_reg_463[1]_i_1_n_3 ;
  wire \mul_i_mid1_reg_463[2]_i_1_n_3 ;
  wire \mul_i_mid1_reg_463_reg[0]_0 ;
  wire [3:0]mul_i_reg_444;
  wire \mul_i_reg_444[1]_i_1_n_3 ;
  wire \mul_i_reg_444[2]_i_1_n_3 ;
  wire \mul_i_reg_444[3]_i_1_n_3 ;
  wire p_0_in;
  wire [15:0]p_src_cols_dout;
  wire [15:0]p_src_cols_read_reg_434;
  wire [15:0]p_src_rows_dout;
  wire [15:0]p_src_rows_read_reg_429;
  wire [1:0]select_ln372_2_reg_468;
  wire \select_ln372_2_reg_468[0]_i_1_n_3 ;
  wire \select_ln372_2_reg_468[1]_i_1_n_3 ;
  wire [1:0]select_ln372_2_reg_468_pp0_iter1_reg;
  wire [1:0]select_ln372_fu_221_p3;
  wire [1:0]select_ln372_reg_458;
  wire \select_ln372_reg_458[1]_i_1_n_3 ;
  wire [1:0]select_ln372_reg_458_pp0_iter1_reg;
  wire [15:0]trunc_ln344_reg_510;
  wire [15:0]trunc_ln345_reg_515;

  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read),
        .I1(Q[0]),
        .I2(\ap_CS_fsm[1]_i_3_n_3 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h08000000)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(\indvar_flatten_reg_133_reg[3]_0 ),
        .I3(img_in_rows_c9_empty_n),
        .I4(img_in_cols_c10_empty_n),
        .O(erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hF0F7)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state2),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm[1]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h0A080808)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_condition_pp0_exit_iter0_state2),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[2]_i_1__2_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__2_n_3 ),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read),
        .I2(ap_rst_n),
        .I3(ap_condition_pp0_exit_iter0_state2),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8880888888888888)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_rst_n),
        .I2(indvar_flatten_reg_133_reg[1]),
        .I3(indvar_flatten_reg_133_reg[2]),
        .I4(indvar_flatten_reg_133_reg[0]),
        .I5(indvar_flatten_reg_133_reg[3]),
        .O(ap_enable_reg_pp0_iter1_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h56666AAAAAAAAAAA)) 
    \gen_write[1].mem_reg_i_10 
       (.I0(mul_i_mid1_reg_463[3]),
        .I1(select_ln372_reg_458[1]),
        .I2(mul_i_mid1_reg_463[0]),
        .I3(select_ln372_reg_458[0]),
        .I4(mul_i_mid1_reg_463[1]),
        .I5(mul_i_mid1_reg_463[2]),
        .O(\gen_write[1].mem_reg_i_10_n_3 ));
  LUT5 #(
    .INIT(32'h56666AAA)) 
    \gen_write[1].mem_reg_i_11 
       (.I0(mul_i_reg_444[2]),
        .I1(select_ln372_reg_458[1]),
        .I2(select_ln372_reg_458[0]),
        .I3(mul_i_reg_444[0]),
        .I4(mul_i_reg_444[1]),
        .O(\gen_write[1].mem_reg_i_11_n_3 ));
  LUT5 #(
    .INIT(32'h56666AAA)) 
    \gen_write[1].mem_reg_i_12 
       (.I0(mul_i_mid1_reg_463[2]),
        .I1(mul_i_mid1_reg_463[1]),
        .I2(select_ln372_reg_458[0]),
        .I3(mul_i_mid1_reg_463[0]),
        .I4(select_ln372_reg_458[1]),
        .O(\gen_write[1].mem_reg_i_12_n_3 ));
  MUXF7 \gen_write[1].mem_reg_i_3 
       (.I0(\gen_write[1].mem_reg_i_9_n_3 ),
        .I1(\gen_write[1].mem_reg_i_10_n_3 ),
        .O(ADDRBWRADDR[1]),
        .S(icmp_ln373_reg_453));
  MUXF7 \gen_write[1].mem_reg_i_4 
       (.I0(\gen_write[1].mem_reg_i_11_n_3 ),
        .I1(\gen_write[1].mem_reg_i_12_n_3 ),
        .O(ADDRBWRADDR[0]),
        .S(icmp_ln373_reg_453));
  LUT6 #(
    .INIT(64'h56666AAAAAAAAAAA)) 
    \gen_write[1].mem_reg_i_9 
       (.I0(mul_i_reg_444[3]),
        .I1(mul_i_reg_444[1]),
        .I2(mul_i_reg_444[0]),
        .I3(select_ln372_reg_458[0]),
        .I4(select_ln372_reg_458[1]),
        .I5(mul_i_reg_444[2]),
        .O(\gen_write[1].mem_reg_i_9_n_3 ));
  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166
       (.D({ap_NS_fsm[3],ap_NS_fsm[0]}),
        .E(grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_img_in_419_read),
        .Q(trunc_ln344_reg_510),
        .\ap_CS_fsm_reg[0]_0 ({Q[1],ap_CS_fsm_state5,Q[0]}),
        .\ap_CS_fsm_reg[0]_1 (erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read),
        .\ap_CS_fsm_reg[2]_0 (grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_n_14),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[0]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[0] ),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[10]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[10] ),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[11]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[11] ),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[12]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[12] ),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[13]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[13] ),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[14]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[14] ),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[15]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[15] ),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[16]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[16] ),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[17]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[17] ),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[18]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[18] ),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[19]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[19] ),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[1]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[1] ),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[20]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[20] ),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[21]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[21] ),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[22]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[22] ),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[2]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[2] ),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[3]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[3] ),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[4]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[4] ),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[5]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[5] ),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[6]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[6] ),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[7]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[7] ),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[8]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[8] ),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[9]_0 (\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[9] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cmp_i_i127_i_reg_1720_reg[0]_0 (\cmp_i_i127_i_reg_1720_reg[0] ),
        .erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready(erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready),
        .erode_0_9_1080_1920_2_3_3_1_1_U0_img_in_419_read(erode_0_9_1080_1920_2_3_3_1_1_U0_img_in_419_read),
        .grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg(grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg),
        .\icmp_ln878_4_reg_1743_reg[0]_0 (icmp_ln878_4_reg_1743),
        .\icmp_ln878_5_reg_1747_reg[0]_0 (icmp_ln878_5_reg_1747),
        .\icmp_ln878_reg_1626_reg[0]_0 (trunc_ln345_reg_515),
        .\icmp_ln882_reg_1766_pp3_iter10_reg_reg[0]__0_0 (\icmp_ln882_reg_1766_pp3_iter10_reg_reg[0]__0 ),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_in_data_full_n(img_in_data_full_n),
        .img_out_420_din(img_out_420_din),
        .img_out_data_full_n(img_out_data_full_n),
        .internal_full_n_reg(E),
        .internal_full_n_reg_0(internal_full_n_reg),
        .internal_full_n_reg_1(internal_full_n_reg_0),
        .mOutPtr110_out(mOutPtr110_out),
        .\reg_564_reg[23]_0 (D),
        .\tobool_i_i_1106_1_reg_1681_reg[0]_0 (kernel_2_2_4_fu_88),
        .\tobool_i_i_1106_2_reg_1688_reg[0]_0 (kernel_2_2_5_fu_92),
        .\tobool_i_i_1106_reg_1674_reg[0]_0 (kernel_2_2_3_fu_84),
        .\tobool_i_i_1126_reg_1660_reg[0]_0 (kernel_2_2_1_fu_76),
        .\tobool_i_i_2114_1_reg_1702_reg[0]_0 (kernel_2_2_7_fu_100),
        .\tobool_i_i_2114_2_reg_1709_reg[0]_0 (kernel_2_2_8_fu_104),
        .\tobool_i_i_2114_reg_1695_reg[0]_0 (kernel_2_2_6_fu_96),
        .\tobool_i_i_2135_reg_1667_reg[0]_0 (kernel_2_2_2_fu_80),
        .\tobool_i_i_reg_1653_reg[0]_0 (kernel_2_2_fu_72));
  FDRE #(
    .INIT(1'b0)) 
    grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_n_14),
        .Q(grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000C000AAAACAAA)) 
    \i_reg_144[0]_i_1 
       (.I0(\i_reg_144_reg_n_3_[0] ),
        .I1(select_ln372_2_reg_468[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(icmp_ln372_reg_449),
        .I5(erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read),
        .O(\i_reg_144[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000C000AAAACAAA)) 
    \i_reg_144[1]_i_1 
       (.I0(\i_reg_144_reg_n_3_[1] ),
        .I1(select_ln372_2_reg_468[1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(icmp_ln372_reg_449),
        .I5(erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read),
        .O(\i_reg_144[1]_i_1_n_3 ));
  FDRE \i_reg_144_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_reg_144[0]_i_1_n_3 ),
        .Q(\i_reg_144_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \i_reg_144_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_reg_144[1]_i_1_n_3 ),
        .Q(\i_reg_144_reg_n_3_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \icmp_ln372_reg_449[0]_i_1 
       (.I0(indvar_flatten_reg_133_reg[1]),
        .I1(indvar_flatten_reg_133_reg[2]),
        .I2(indvar_flatten_reg_133_reg[0]),
        .I3(indvar_flatten_reg_133_reg[3]),
        .O(ap_condition_pp0_exit_iter0_state2));
  FDRE \icmp_ln372_reg_449_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_condition_pp0_exit_iter0_state2),
        .Q(icmp_ln372_reg_449),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln373_reg_453[0]_i_1 
       (.I0(j_reg_155[0]),
        .I1(j_reg_155[1]),
        .O(p_0_in));
  FDRE \icmp_ln373_reg_453_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln372_reg_458[1]_i_1_n_3 ),
        .D(p_0_in),
        .Q(icmp_ln373_reg_453),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_133[0]_i_1 
       (.I0(indvar_flatten_reg_133_reg[0]),
        .O(add_ln372_fu_185_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_reg_133[1]_i_1 
       (.I0(indvar_flatten_reg_133_reg[0]),
        .I1(indvar_flatten_reg_133_reg[1]),
        .O(add_ln372_fu_185_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten_reg_133[2]_i_1 
       (.I0(indvar_flatten_reg_133_reg[0]),
        .I1(indvar_flatten_reg_133_reg[1]),
        .I2(indvar_flatten_reg_133_reg[2]),
        .O(add_ln372_fu_185_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten_reg_133[3]_i_1 
       (.I0(indvar_flatten_reg_133_reg[1]),
        .I1(indvar_flatten_reg_133_reg[0]),
        .I2(indvar_flatten_reg_133_reg[2]),
        .I3(indvar_flatten_reg_133_reg[3]),
        .O(add_ln372_fu_185_p2[3]));
  FDRE \indvar_flatten_reg_133_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1330),
        .D(add_ln372_fu_185_p2[0]),
        .Q(indvar_flatten_reg_133_reg[0]),
        .R(indvar_flatten_reg_133));
  FDRE \indvar_flatten_reg_133_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1330),
        .D(add_ln372_fu_185_p2[1]),
        .Q(indvar_flatten_reg_133_reg[1]),
        .R(indvar_flatten_reg_133));
  FDRE \indvar_flatten_reg_133_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1330),
        .D(add_ln372_fu_185_p2[2]),
        .Q(indvar_flatten_reg_133_reg[2]),
        .R(indvar_flatten_reg_133));
  FDRE \indvar_flatten_reg_133_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1330),
        .D(add_ln372_fu_185_p2[3]),
        .Q(indvar_flatten_reg_133_reg[3]),
        .R(indvar_flatten_reg_133));
  LUT6 #(
    .INIT(64'h4B78FFFF4B780000)) 
    \int_kernel_shift[0]_i_1 
       (.I0(mul_i_mid1_reg_463[0]),
        .I1(icmp_ln373_reg_453),
        .I2(select_ln372_reg_458[0]),
        .I3(mul_i_reg_444[0]),
        .I4(erode_0_9_1080_1920_2_3_3_1_1_U0_kernel_ce0),
        .I5(\int_kernel_shift_reg[0] ),
        .O(\mul_i_mid1_reg_463_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_kernel_shift[0]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .O(erode_0_9_1080_1920_2_3_3_1_1_U0_kernel_ce0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \int_kernel_shift[1]_i_1 
       (.I0(erode_0_9_1080_1920_2_3_3_1_1_U0_kernel_address0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\int_kernel_shift_reg[1] ),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h9F60906F906F9F60)) 
    \int_kernel_shift[1]_i_2 
       (.I0(mul_i_mid1_reg_463[1]),
        .I1(\int_kernel_shift[1]_i_3_n_3 ),
        .I2(icmp_ln373_reg_453),
        .I3(select_ln372_reg_458[1]),
        .I4(mul_i_reg_444[1]),
        .I5(\int_kernel_shift[1]_i_4_n_3 ),
        .O(erode_0_9_1080_1920_2_3_3_1_1_U0_kernel_address0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_kernel_shift[1]_i_3 
       (.I0(mul_i_mid1_reg_463[0]),
        .I1(select_ln372_reg_458[0]),
        .O(\int_kernel_shift[1]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_kernel_shift[1]_i_4 
       (.I0(mul_i_reg_444[0]),
        .I1(select_ln372_reg_458[0]),
        .O(\int_kernel_shift[1]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \j_reg_155[0]_i_1 
       (.I0(j_reg_155[0]),
        .I1(j_reg_155[1]),
        .O(add_ln373_fu_261_p2[0]));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \j_reg_155[1]_i_1 
       (.I0(img_in_cols_c10_empty_n),
        .I1(img_in_rows_c9_empty_n),
        .I2(\indvar_flatten_reg_133_reg[3]_0 ),
        .I3(ap_start),
        .I4(Q[0]),
        .I5(indvar_flatten_reg_1330),
        .O(indvar_flatten_reg_133));
  LUT6 #(
    .INIT(64'hEFFF000000000000)) 
    \j_reg_155[1]_i_2 
       (.I0(indvar_flatten_reg_133_reg[1]),
        .I1(indvar_flatten_reg_133_reg[2]),
        .I2(indvar_flatten_reg_133_reg[0]),
        .I3(indvar_flatten_reg_133_reg[3]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter0),
        .O(indvar_flatten_reg_1330));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_155[1]_i_3 
       (.I0(j_reg_155[0]),
        .I1(j_reg_155[1]),
        .O(add_ln373_fu_261_p2[1]));
  FDRE \j_reg_155_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1330),
        .D(add_ln373_fu_261_p2[0]),
        .Q(j_reg_155[0]),
        .R(indvar_flatten_reg_133));
  FDRE \j_reg_155_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1330),
        .D(add_ln373_fu_261_p2[1]),
        .Q(j_reg_155[1]),
        .R(indvar_flatten_reg_133));
  LUT5 #(
    .INIT(32'h00001000)) 
    \kernel_2_2_1_fu_76[7]_i_1 
       (.I0(select_ln372_2_reg_468_pp0_iter1_reg[0]),
        .I1(select_ln372_2_reg_468_pp0_iter1_reg[1]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(select_ln372_reg_458_pp0_iter1_reg[0]),
        .I4(select_ln372_reg_458_pp0_iter1_reg[1]),
        .O(kernel_2_2_1_fu_760));
  FDRE \kernel_2_2_1_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(kernel_2_2_1_fu_760),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [0]),
        .Q(kernel_2_2_1_fu_76[0]),
        .R(1'b0));
  FDRE \kernel_2_2_1_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(kernel_2_2_1_fu_760),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [1]),
        .Q(kernel_2_2_1_fu_76[1]),
        .R(1'b0));
  FDRE \kernel_2_2_1_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(kernel_2_2_1_fu_760),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [2]),
        .Q(kernel_2_2_1_fu_76[2]),
        .R(1'b0));
  FDRE \kernel_2_2_1_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(kernel_2_2_1_fu_760),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [3]),
        .Q(kernel_2_2_1_fu_76[3]),
        .R(1'b0));
  FDRE \kernel_2_2_1_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(kernel_2_2_1_fu_760),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [4]),
        .Q(kernel_2_2_1_fu_76[4]),
        .R(1'b0));
  FDRE \kernel_2_2_1_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(kernel_2_2_1_fu_760),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [5]),
        .Q(kernel_2_2_1_fu_76[5]),
        .R(1'b0));
  FDRE \kernel_2_2_1_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(kernel_2_2_1_fu_760),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [6]),
        .Q(kernel_2_2_1_fu_76[6]),
        .R(1'b0));
  FDRE \kernel_2_2_1_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(kernel_2_2_1_fu_760),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [7]),
        .Q(kernel_2_2_1_fu_76[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1000)) 
    \kernel_2_2_2_fu_80[7]_i_1 
       (.I0(select_ln372_2_reg_468_pp0_iter1_reg[0]),
        .I1(select_ln372_2_reg_468_pp0_iter1_reg[1]),
        .I2(select_ln372_reg_458_pp0_iter1_reg[1]),
        .I3(ap_enable_reg_pp0_iter2),
        .O(kernel_2_2_2_fu_800));
  FDRE \kernel_2_2_2_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(kernel_2_2_2_fu_800),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [0]),
        .Q(kernel_2_2_2_fu_80[0]),
        .R(1'b0));
  FDRE \kernel_2_2_2_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(kernel_2_2_2_fu_800),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [1]),
        .Q(kernel_2_2_2_fu_80[1]),
        .R(1'b0));
  FDRE \kernel_2_2_2_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(kernel_2_2_2_fu_800),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [2]),
        .Q(kernel_2_2_2_fu_80[2]),
        .R(1'b0));
  FDRE \kernel_2_2_2_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(kernel_2_2_2_fu_800),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [3]),
        .Q(kernel_2_2_2_fu_80[3]),
        .R(1'b0));
  FDRE \kernel_2_2_2_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(kernel_2_2_2_fu_800),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [4]),
        .Q(kernel_2_2_2_fu_80[4]),
        .R(1'b0));
  FDRE \kernel_2_2_2_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(kernel_2_2_2_fu_800),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [5]),
        .Q(kernel_2_2_2_fu_80[5]),
        .R(1'b0));
  FDRE \kernel_2_2_2_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(kernel_2_2_2_fu_800),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [6]),
        .Q(kernel_2_2_2_fu_80[6]),
        .R(1'b0));
  FDRE \kernel_2_2_2_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(kernel_2_2_2_fu_800),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [7]),
        .Q(kernel_2_2_2_fu_80[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00040000)) 
    \kernel_2_2_3_fu_84[7]_i_1 
       (.I0(select_ln372_2_reg_468_pp0_iter1_reg[1]),
        .I1(select_ln372_2_reg_468_pp0_iter1_reg[0]),
        .I2(select_ln372_reg_458_pp0_iter1_reg[0]),
        .I3(select_ln372_reg_458_pp0_iter1_reg[1]),
        .I4(ap_enable_reg_pp0_iter2),
        .O(kernel_2_2_3_fu_840));
  FDRE \kernel_2_2_3_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(kernel_2_2_3_fu_840),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [0]),
        .Q(kernel_2_2_3_fu_84[0]),
        .R(1'b0));
  FDRE \kernel_2_2_3_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(kernel_2_2_3_fu_840),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [1]),
        .Q(kernel_2_2_3_fu_84[1]),
        .R(1'b0));
  FDRE \kernel_2_2_3_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(kernel_2_2_3_fu_840),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [2]),
        .Q(kernel_2_2_3_fu_84[2]),
        .R(1'b0));
  FDRE \kernel_2_2_3_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(kernel_2_2_3_fu_840),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [3]),
        .Q(kernel_2_2_3_fu_84[3]),
        .R(1'b0));
  FDRE \kernel_2_2_3_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(kernel_2_2_3_fu_840),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [4]),
        .Q(kernel_2_2_3_fu_84[4]),
        .R(1'b0));
  FDRE \kernel_2_2_3_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(kernel_2_2_3_fu_840),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [5]),
        .Q(kernel_2_2_3_fu_84[5]),
        .R(1'b0));
  FDRE \kernel_2_2_3_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(kernel_2_2_3_fu_840),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [6]),
        .Q(kernel_2_2_3_fu_84[6]),
        .R(1'b0));
  FDRE \kernel_2_2_3_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(kernel_2_2_3_fu_840),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [7]),
        .Q(kernel_2_2_3_fu_84[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00080000)) 
    \kernel_2_2_4_fu_88[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(select_ln372_reg_458_pp0_iter1_reg[0]),
        .I2(select_ln372_reg_458_pp0_iter1_reg[1]),
        .I3(select_ln372_2_reg_468_pp0_iter1_reg[1]),
        .I4(select_ln372_2_reg_468_pp0_iter1_reg[0]),
        .O(kernel_2_2_4_fu_880));
  FDRE \kernel_2_2_4_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(kernel_2_2_4_fu_880),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [0]),
        .Q(kernel_2_2_4_fu_88[0]),
        .R(1'b0));
  FDRE \kernel_2_2_4_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(kernel_2_2_4_fu_880),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [1]),
        .Q(kernel_2_2_4_fu_88[1]),
        .R(1'b0));
  FDRE \kernel_2_2_4_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(kernel_2_2_4_fu_880),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [2]),
        .Q(kernel_2_2_4_fu_88[2]),
        .R(1'b0));
  FDRE \kernel_2_2_4_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(kernel_2_2_4_fu_880),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [3]),
        .Q(kernel_2_2_4_fu_88[3]),
        .R(1'b0));
  FDRE \kernel_2_2_4_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(kernel_2_2_4_fu_880),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [4]),
        .Q(kernel_2_2_4_fu_88[4]),
        .R(1'b0));
  FDRE \kernel_2_2_4_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(kernel_2_2_4_fu_880),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [5]),
        .Q(kernel_2_2_4_fu_88[5]),
        .R(1'b0));
  FDRE \kernel_2_2_4_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(kernel_2_2_4_fu_880),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [6]),
        .Q(kernel_2_2_4_fu_88[6]),
        .R(1'b0));
  FDRE \kernel_2_2_4_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(kernel_2_2_4_fu_880),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [7]),
        .Q(kernel_2_2_4_fu_88[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4000)) 
    \kernel_2_2_5_fu_92[7]_i_1 
       (.I0(select_ln372_2_reg_468_pp0_iter1_reg[1]),
        .I1(select_ln372_2_reg_468_pp0_iter1_reg[0]),
        .I2(select_ln372_reg_458_pp0_iter1_reg[1]),
        .I3(ap_enable_reg_pp0_iter2),
        .O(kernel_2_2_5_fu_920));
  FDRE \kernel_2_2_5_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(kernel_2_2_5_fu_920),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [0]),
        .Q(kernel_2_2_5_fu_92[0]),
        .R(1'b0));
  FDRE \kernel_2_2_5_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(kernel_2_2_5_fu_920),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [1]),
        .Q(kernel_2_2_5_fu_92[1]),
        .R(1'b0));
  FDRE \kernel_2_2_5_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(kernel_2_2_5_fu_920),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [2]),
        .Q(kernel_2_2_5_fu_92[2]),
        .R(1'b0));
  FDRE \kernel_2_2_5_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(kernel_2_2_5_fu_920),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [3]),
        .Q(kernel_2_2_5_fu_92[3]),
        .R(1'b0));
  FDRE \kernel_2_2_5_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(kernel_2_2_5_fu_920),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [4]),
        .Q(kernel_2_2_5_fu_92[4]),
        .R(1'b0));
  FDRE \kernel_2_2_5_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(kernel_2_2_5_fu_920),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [5]),
        .Q(kernel_2_2_5_fu_92[5]),
        .R(1'b0));
  FDRE \kernel_2_2_5_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(kernel_2_2_5_fu_920),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [6]),
        .Q(kernel_2_2_5_fu_92[6]),
        .R(1'b0));
  FDRE \kernel_2_2_5_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(kernel_2_2_5_fu_920),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [7]),
        .Q(kernel_2_2_5_fu_92[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1000)) 
    \kernel_2_2_6_fu_96[7]_i_1 
       (.I0(select_ln372_reg_458_pp0_iter1_reg[0]),
        .I1(select_ln372_reg_458_pp0_iter1_reg[1]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(select_ln372_2_reg_468_pp0_iter1_reg[1]),
        .O(kernel_2_2_6_fu_960));
  FDRE \kernel_2_2_6_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(kernel_2_2_6_fu_960),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [0]),
        .Q(kernel_2_2_6_fu_96[0]),
        .R(1'b0));
  FDRE \kernel_2_2_6_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(kernel_2_2_6_fu_960),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [1]),
        .Q(kernel_2_2_6_fu_96[1]),
        .R(1'b0));
  FDRE \kernel_2_2_6_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(kernel_2_2_6_fu_960),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [2]),
        .Q(kernel_2_2_6_fu_96[2]),
        .R(1'b0));
  FDRE \kernel_2_2_6_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(kernel_2_2_6_fu_960),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [3]),
        .Q(kernel_2_2_6_fu_96[3]),
        .R(1'b0));
  FDRE \kernel_2_2_6_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(kernel_2_2_6_fu_960),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [4]),
        .Q(kernel_2_2_6_fu_96[4]),
        .R(1'b0));
  FDRE \kernel_2_2_6_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(kernel_2_2_6_fu_960),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [5]),
        .Q(kernel_2_2_6_fu_96[5]),
        .R(1'b0));
  FDRE \kernel_2_2_6_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(kernel_2_2_6_fu_960),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [6]),
        .Q(kernel_2_2_6_fu_96[6]),
        .R(1'b0));
  FDRE \kernel_2_2_6_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(kernel_2_2_6_fu_960),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [7]),
        .Q(kernel_2_2_6_fu_96[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0800)) 
    \kernel_2_2_7_fu_100[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(select_ln372_reg_458_pp0_iter1_reg[0]),
        .I2(select_ln372_reg_458_pp0_iter1_reg[1]),
        .I3(select_ln372_2_reg_468_pp0_iter1_reg[1]),
        .O(kernel_2_2_7_fu_1000));
  FDRE \kernel_2_2_7_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(kernel_2_2_7_fu_1000),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [0]),
        .Q(kernel_2_2_7_fu_100[0]),
        .R(1'b0));
  FDRE \kernel_2_2_7_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(kernel_2_2_7_fu_1000),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [1]),
        .Q(kernel_2_2_7_fu_100[1]),
        .R(1'b0));
  FDRE \kernel_2_2_7_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(kernel_2_2_7_fu_1000),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [2]),
        .Q(kernel_2_2_7_fu_100[2]),
        .R(1'b0));
  FDRE \kernel_2_2_7_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(kernel_2_2_7_fu_1000),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [3]),
        .Q(kernel_2_2_7_fu_100[3]),
        .R(1'b0));
  FDRE \kernel_2_2_7_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(kernel_2_2_7_fu_1000),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [4]),
        .Q(kernel_2_2_7_fu_100[4]),
        .R(1'b0));
  FDRE \kernel_2_2_7_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(kernel_2_2_7_fu_1000),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [5]),
        .Q(kernel_2_2_7_fu_100[5]),
        .R(1'b0));
  FDRE \kernel_2_2_7_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(kernel_2_2_7_fu_1000),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [6]),
        .Q(kernel_2_2_7_fu_100[6]),
        .R(1'b0));
  FDRE \kernel_2_2_7_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(kernel_2_2_7_fu_1000),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [7]),
        .Q(kernel_2_2_7_fu_100[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \kernel_2_2_8_fu_104[7]_i_1 
       (.I0(select_ln372_2_reg_468_pp0_iter1_reg[1]),
        .I1(select_ln372_reg_458_pp0_iter1_reg[1]),
        .I2(ap_enable_reg_pp0_iter2),
        .O(kernel_2_2_8_fu_1040));
  FDRE \kernel_2_2_8_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(kernel_2_2_8_fu_1040),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [0]),
        .Q(kernel_2_2_8_fu_104[0]),
        .R(1'b0));
  FDRE \kernel_2_2_8_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(kernel_2_2_8_fu_1040),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [1]),
        .Q(kernel_2_2_8_fu_104[1]),
        .R(1'b0));
  FDRE \kernel_2_2_8_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(kernel_2_2_8_fu_1040),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [2]),
        .Q(kernel_2_2_8_fu_104[2]),
        .R(1'b0));
  FDRE \kernel_2_2_8_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(kernel_2_2_8_fu_1040),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [3]),
        .Q(kernel_2_2_8_fu_104[3]),
        .R(1'b0));
  FDRE \kernel_2_2_8_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(kernel_2_2_8_fu_1040),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [4]),
        .Q(kernel_2_2_8_fu_104[4]),
        .R(1'b0));
  FDRE \kernel_2_2_8_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(kernel_2_2_8_fu_1040),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [5]),
        .Q(kernel_2_2_8_fu_104[5]),
        .R(1'b0));
  FDRE \kernel_2_2_8_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(kernel_2_2_8_fu_1040),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [6]),
        .Q(kernel_2_2_8_fu_104[6]),
        .R(1'b0));
  FDRE \kernel_2_2_8_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(kernel_2_2_8_fu_1040),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [7]),
        .Q(kernel_2_2_8_fu_104[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000010)) 
    \kernel_2_2_fu_72[7]_i_1 
       (.I0(select_ln372_reg_458_pp0_iter1_reg[0]),
        .I1(select_ln372_reg_458_pp0_iter1_reg[1]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(select_ln372_2_reg_468_pp0_iter1_reg[0]),
        .I4(select_ln372_2_reg_468_pp0_iter1_reg[1]),
        .O(kernel_2_2_fu_720));
  FDRE \kernel_2_2_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(kernel_2_2_fu_720),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [0]),
        .Q(kernel_2_2_fu_72[0]),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(kernel_2_2_fu_720),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [1]),
        .Q(kernel_2_2_fu_72[1]),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(kernel_2_2_fu_720),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [2]),
        .Q(kernel_2_2_fu_72[2]),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(kernel_2_2_fu_720),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [3]),
        .Q(kernel_2_2_fu_72[3]),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(kernel_2_2_fu_720),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [4]),
        .Q(kernel_2_2_fu_72[4]),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(kernel_2_2_fu_720),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [5]),
        .Q(kernel_2_2_fu_72[5]),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(kernel_2_2_fu_720),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [6]),
        .Q(kernel_2_2_fu_72[6]),
        .R(1'b0));
  FDRE \kernel_2_2_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(kernel_2_2_fu_720),
        .D(\kernel_2_2_7_fu_100_reg[7]_0 [7]),
        .Q(kernel_2_2_fu_72[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h0B4F)) 
    \mul_i_mid1_reg_463[0]_i_1 
       (.I0(icmp_ln372_reg_449),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\i_reg_144_reg_n_3_[0] ),
        .I3(select_ln372_2_reg_468[0]),
        .O(\mul_i_mid1_reg_463[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h3353)) 
    \mul_i_mid1_reg_463[1]_i_1 
       (.I0(select_ln372_2_reg_468[1]),
        .I1(\i_reg_144_reg_n_3_[1] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln372_reg_449),
        .O(\mul_i_mid1_reg_463[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h0B4F0000)) 
    \mul_i_mid1_reg_463[2]_i_1 
       (.I0(icmp_ln372_reg_449),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\i_reg_144_reg_n_3_[1] ),
        .I3(select_ln372_2_reg_468[1]),
        .I4(i_cast_i_fu_191_p1),
        .O(\mul_i_mid1_reg_463[2]_i_1_n_3 ));
  FDRE \mul_i_mid1_reg_463_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln372_reg_458[1]_i_1_n_3 ),
        .D(\mul_i_mid1_reg_463[0]_i_1_n_3 ),
        .Q(mul_i_mid1_reg_463[0]),
        .R(1'b0));
  FDRE \mul_i_mid1_reg_463_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln372_reg_458[1]_i_1_n_3 ),
        .D(\mul_i_mid1_reg_463[1]_i_1_n_3 ),
        .Q(mul_i_mid1_reg_463[1]),
        .R(1'b0));
  FDRE \mul_i_mid1_reg_463_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln372_reg_458[1]_i_1_n_3 ),
        .D(\mul_i_mid1_reg_463[2]_i_1_n_3 ),
        .Q(mul_i_mid1_reg_463[2]),
        .R(1'b0));
  FDRE \mul_i_mid1_reg_463_reg[3] 
       (.C(ap_clk),
        .CE(\select_ln372_reg_458[1]_i_1_n_3 ),
        .D(\mul_i_reg_444[2]_i_1_n_3 ),
        .Q(mul_i_mid1_reg_463[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \mul_i_reg_444[0]_i_1 
       (.I0(select_ln372_2_reg_468[0]),
        .I1(\i_reg_144_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(icmp_ln372_reg_449),
        .O(i_cast_i_fu_191_p1));
  LUT5 #(
    .INIT(32'h559A65AA)) 
    \mul_i_reg_444[1]_i_1 
       (.I0(i_cast_i_fu_191_p1),
        .I1(icmp_ln372_reg_449),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_reg_144_reg_n_3_[1] ),
        .I4(select_ln372_2_reg_468[1]),
        .O(\mul_i_reg_444[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h0000CCAC)) 
    \mul_i_reg_444[2]_i_1 
       (.I0(select_ln372_2_reg_468[1]),
        .I1(\i_reg_144_reg_n_3_[1] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln372_reg_449),
        .I4(i_cast_i_fu_191_p1),
        .O(\mul_i_reg_444[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hAA208A00)) 
    \mul_i_reg_444[3]_i_1 
       (.I0(i_cast_i_fu_191_p1),
        .I1(icmp_ln372_reg_449),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_reg_144_reg_n_3_[1] ),
        .I4(select_ln372_2_reg_468[1]),
        .O(\mul_i_reg_444[3]_i_1_n_3 ));
  FDRE \mul_i_reg_444_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(i_cast_i_fu_191_p1),
        .Q(mul_i_reg_444[0]),
        .R(1'b0));
  FDRE \mul_i_reg_444_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_i_reg_444[1]_i_1_n_3 ),
        .Q(mul_i_reg_444[1]),
        .R(1'b0));
  FDRE \mul_i_reg_444_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_i_reg_444[2]_i_1_n_3 ),
        .Q(mul_i_reg_444[2]),
        .R(1'b0));
  FDRE \mul_i_reg_444_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_i_reg_444[3]_i_1_n_3 ),
        .Q(mul_i_reg_444[3]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_434_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_cols_dout[0]),
        .Q(p_src_cols_read_reg_434[0]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_434_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_cols_dout[10]),
        .Q(p_src_cols_read_reg_434[10]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_434_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_cols_dout[11]),
        .Q(p_src_cols_read_reg_434[11]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_434_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_cols_dout[12]),
        .Q(p_src_cols_read_reg_434[12]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_434_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_cols_dout[13]),
        .Q(p_src_cols_read_reg_434[13]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_434_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_cols_dout[14]),
        .Q(p_src_cols_read_reg_434[14]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_434_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_cols_dout[15]),
        .Q(p_src_cols_read_reg_434[15]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_434_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_cols_dout[1]),
        .Q(p_src_cols_read_reg_434[1]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_434_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_cols_dout[2]),
        .Q(p_src_cols_read_reg_434[2]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_434_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_cols_dout[3]),
        .Q(p_src_cols_read_reg_434[3]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_434_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_cols_dout[4]),
        .Q(p_src_cols_read_reg_434[4]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_434_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_cols_dout[5]),
        .Q(p_src_cols_read_reg_434[5]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_434_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_cols_dout[6]),
        .Q(p_src_cols_read_reg_434[6]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_434_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_cols_dout[7]),
        .Q(p_src_cols_read_reg_434[7]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_434_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_cols_dout[8]),
        .Q(p_src_cols_read_reg_434[8]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_434_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_cols_dout[9]),
        .Q(p_src_cols_read_reg_434[9]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_429_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_rows_dout[0]),
        .Q(p_src_rows_read_reg_429[0]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_429_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_rows_dout[10]),
        .Q(p_src_rows_read_reg_429[10]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_429_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_rows_dout[11]),
        .Q(p_src_rows_read_reg_429[11]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_429_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_rows_dout[12]),
        .Q(p_src_rows_read_reg_429[12]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_429_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_rows_dout[13]),
        .Q(p_src_rows_read_reg_429[13]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_429_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_rows_dout[14]),
        .Q(p_src_rows_read_reg_429[14]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_429_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_rows_dout[15]),
        .Q(p_src_rows_read_reg_429[15]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_429_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_rows_dout[1]),
        .Q(p_src_rows_read_reg_429[1]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_429_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_rows_dout[2]),
        .Q(p_src_rows_read_reg_429[2]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_429_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_rows_dout[3]),
        .Q(p_src_rows_read_reg_429[3]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_429_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_rows_dout[4]),
        .Q(p_src_rows_read_reg_429[4]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_429_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_rows_dout[5]),
        .Q(p_src_rows_read_reg_429[5]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_429_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_rows_dout[6]),
        .Q(p_src_rows_read_reg_429[6]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_429_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_rows_dout[7]),
        .Q(p_src_rows_read_reg_429[7]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_429_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_rows_dout[8]),
        .Q(p_src_rows_read_reg_429[8]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_429_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_src_rows_dout[9]),
        .Q(p_src_rows_read_reg_429[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \select_ln372_2_reg_468[0]_i_1 
       (.I0(j_reg_155[1]),
        .I1(j_reg_155[0]),
        .I2(i_cast_i_fu_191_p1),
        .I3(indvar_flatten_reg_1330),
        .I4(select_ln372_2_reg_468[0]),
        .O(\select_ln372_2_reg_468[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h7F80FFFF7F800000)) 
    \select_ln372_2_reg_468[1]_i_1 
       (.I0(i_cast_i_fu_191_p1),
        .I1(j_reg_155[0]),
        .I2(j_reg_155[1]),
        .I3(i_cast_i_fu_191_p1__0),
        .I4(indvar_flatten_reg_1330),
        .I5(select_ln372_2_reg_468[1]),
        .O(\select_ln372_2_reg_468[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \select_ln372_2_reg_468[1]_i_2 
       (.I0(select_ln372_2_reg_468[1]),
        .I1(\i_reg_144_reg_n_3_[1] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(icmp_ln372_reg_449),
        .O(i_cast_i_fu_191_p1__0));
  FDRE \select_ln372_2_reg_468_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln372_2_reg_468[0]),
        .Q(select_ln372_2_reg_468_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \select_ln372_2_reg_468_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln372_2_reg_468[1]),
        .Q(select_ln372_2_reg_468_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \select_ln372_2_reg_468_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln372_2_reg_468[0]_i_1_n_3 ),
        .Q(select_ln372_2_reg_468[0]),
        .R(1'b0));
  FDRE \select_ln372_2_reg_468_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln372_2_reg_468[1]_i_1_n_3 ),
        .Q(select_ln372_2_reg_468[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \select_ln372_reg_458[0]_i_1 
       (.I0(j_reg_155[1]),
        .I1(j_reg_155[0]),
        .O(select_ln372_fu_221_p3[0]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \select_ln372_reg_458[1]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(indvar_flatten_reg_133_reg[3]),
        .I2(indvar_flatten_reg_133_reg[0]),
        .I3(indvar_flatten_reg_133_reg[2]),
        .I4(indvar_flatten_reg_133_reg[1]),
        .O(\select_ln372_reg_458[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln372_reg_458[1]_i_2 
       (.I0(j_reg_155[1]),
        .I1(j_reg_155[0]),
        .O(select_ln372_fu_221_p3[1]));
  FDRE \select_ln372_reg_458_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln372_reg_458[0]),
        .Q(select_ln372_reg_458_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \select_ln372_reg_458_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln372_reg_458[1]),
        .Q(select_ln372_reg_458_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \select_ln372_reg_458_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln372_reg_458[1]_i_1_n_3 ),
        .D(select_ln372_fu_221_p3[0]),
        .Q(select_ln372_reg_458[0]),
        .R(1'b0));
  FDRE \select_ln372_reg_458_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln372_reg_458[1]_i_1_n_3 ),
        .D(select_ln372_fu_221_p3[1]),
        .Q(select_ln372_reg_458[1]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_510_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_rows_read_reg_429[0]),
        .Q(trunc_ln344_reg_510[0]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_510_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_rows_read_reg_429[10]),
        .Q(trunc_ln344_reg_510[10]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_510_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_rows_read_reg_429[11]),
        .Q(trunc_ln344_reg_510[11]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_510_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_rows_read_reg_429[12]),
        .Q(trunc_ln344_reg_510[12]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_510_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_rows_read_reg_429[13]),
        .Q(trunc_ln344_reg_510[13]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_510_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_rows_read_reg_429[14]),
        .Q(trunc_ln344_reg_510[14]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_510_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_rows_read_reg_429[15]),
        .Q(trunc_ln344_reg_510[15]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_510_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_rows_read_reg_429[1]),
        .Q(trunc_ln344_reg_510[1]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_510_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_rows_read_reg_429[2]),
        .Q(trunc_ln344_reg_510[2]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_510_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_rows_read_reg_429[3]),
        .Q(trunc_ln344_reg_510[3]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_510_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_rows_read_reg_429[4]),
        .Q(trunc_ln344_reg_510[4]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_510_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_rows_read_reg_429[5]),
        .Q(trunc_ln344_reg_510[5]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_510_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_rows_read_reg_429[6]),
        .Q(trunc_ln344_reg_510[6]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_510_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_rows_read_reg_429[7]),
        .Q(trunc_ln344_reg_510[7]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_510_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_rows_read_reg_429[8]),
        .Q(trunc_ln344_reg_510[8]),
        .R(1'b0));
  FDRE \trunc_ln344_reg_510_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_rows_read_reg_429[9]),
        .Q(trunc_ln344_reg_510[9]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_515_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_cols_read_reg_434[0]),
        .Q(trunc_ln345_reg_515[0]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_515_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_cols_read_reg_434[10]),
        .Q(trunc_ln345_reg_515[10]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_515_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_cols_read_reg_434[11]),
        .Q(trunc_ln345_reg_515[11]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_515_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_cols_read_reg_434[12]),
        .Q(trunc_ln345_reg_515[12]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_515_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_cols_read_reg_434[13]),
        .Q(trunc_ln345_reg_515[13]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_515_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_cols_read_reg_434[14]),
        .Q(trunc_ln345_reg_515[14]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_515_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_cols_read_reg_434[15]),
        .Q(trunc_ln345_reg_515[15]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_515_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_cols_read_reg_434[1]),
        .Q(trunc_ln345_reg_515[1]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_515_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_cols_read_reg_434[2]),
        .Q(trunc_ln345_reg_515[2]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_515_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_cols_read_reg_434[3]),
        .Q(trunc_ln345_reg_515[3]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_515_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_cols_read_reg_434[4]),
        .Q(trunc_ln345_reg_515[4]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_515_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_cols_read_reg_434[5]),
        .Q(trunc_ln345_reg_515[5]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_515_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_cols_read_reg_434[6]),
        .Q(trunc_ln345_reg_515[6]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_515_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_cols_read_reg_434[7]),
        .Q(trunc_ln345_reg_515[7]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_515_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_cols_read_reg_434[8]),
        .Q(trunc_ln345_reg_515[8]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_515_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_cols_read_reg_434[9]),
        .Q(trunc_ln345_reg_515[9]),
        .R(1'b0));
endmodule

module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w24_d2_S
   (img_in_data_full_n,
    img_in_data_empty_n,
    D,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][8] ,
    \SRL_SIG_reg[0][9] ,
    \SRL_SIG_reg[0][10] ,
    \SRL_SIG_reg[0][11] ,
    \SRL_SIG_reg[0][12] ,
    \SRL_SIG_reg[0][13] ,
    \SRL_SIG_reg[0][14] ,
    \SRL_SIG_reg[0][15] ,
    \SRL_SIG_reg[0][16] ,
    \SRL_SIG_reg[0][17] ,
    \SRL_SIG_reg[0][18] ,
    \SRL_SIG_reg[0][19] ,
    \SRL_SIG_reg[0][20] ,
    \SRL_SIG_reg[0][21] ,
    \SRL_SIG_reg[0][22] ,
    \SRL_SIG_reg[0][23] ,
    ap_clk,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[1]_0 ,
    erode_0_9_1080_1920_2_3_3_1_1_U0_img_in_419_read,
    \SRL_SIG_reg[1][0] ,
    grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_img_in_419_read,
    Q,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    icmp_ln878_5_reg_1747,
    icmp_ln878_4_reg_1743,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][23]_0 );
  output img_in_data_full_n;
  output img_in_data_empty_n;
  output [23:0]D;
  output \SRL_SIG_reg[0][0] ;
  output \SRL_SIG_reg[0][1] ;
  output \SRL_SIG_reg[0][2] ;
  output \SRL_SIG_reg[0][3] ;
  output \SRL_SIG_reg[0][4] ;
  output \SRL_SIG_reg[0][5] ;
  output \SRL_SIG_reg[0][6] ;
  output \SRL_SIG_reg[0][7] ;
  output \SRL_SIG_reg[0][8] ;
  output \SRL_SIG_reg[0][9] ;
  output \SRL_SIG_reg[0][10] ;
  output \SRL_SIG_reg[0][11] ;
  output \SRL_SIG_reg[0][12] ;
  output \SRL_SIG_reg[0][13] ;
  output \SRL_SIG_reg[0][14] ;
  output \SRL_SIG_reg[0][15] ;
  output \SRL_SIG_reg[0][16] ;
  output \SRL_SIG_reg[0][17] ;
  output \SRL_SIG_reg[0][18] ;
  output \SRL_SIG_reg[0][19] ;
  output \SRL_SIG_reg[0][20] ;
  output \SRL_SIG_reg[0][21] ;
  output \SRL_SIG_reg[0][22] ;
  output \SRL_SIG_reg[0][23] ;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_0 ;
  input erode_0_9_1080_1920_2_3_3_1_1_U0_img_in_419_read;
  input \SRL_SIG_reg[1][0] ;
  input grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_img_in_419_read;
  input [0:0]Q;
  input internal_full_n_reg_0;
  input internal_full_n_reg_1;
  input icmp_ln878_5_reg_1747;
  input icmp_ln878_4_reg_1743;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ;
  input ap_rst_n_inv;
  input [23:0]\SRL_SIG_reg[0][23]_0 ;

  wire [23:0]D;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][10] ;
  wire \SRL_SIG_reg[0][11] ;
  wire \SRL_SIG_reg[0][12] ;
  wire \SRL_SIG_reg[0][13] ;
  wire \SRL_SIG_reg[0][14] ;
  wire \SRL_SIG_reg[0][15] ;
  wire \SRL_SIG_reg[0][16] ;
  wire \SRL_SIG_reg[0][17] ;
  wire \SRL_SIG_reg[0][18] ;
  wire \SRL_SIG_reg[0][19] ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][20] ;
  wire \SRL_SIG_reg[0][21] ;
  wire \SRL_SIG_reg[0][22] ;
  wire \SRL_SIG_reg[0][23] ;
  wire [23:0]\SRL_SIG_reg[0][23]_0 ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][8] ;
  wire \SRL_SIG_reg[0][9] ;
  wire \SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire erode_0_9_1080_1920_2_3_3_1_1_U0_img_in_419_read;
  wire grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_img_in_419_read;
  wire icmp_ln878_4_reg_1743;
  wire icmp_ln878_5_reg_1747;
  wire img_in_data_empty_n;
  wire img_in_data_full_n;
  wire internal_empty_n_i_1__1_n_3;
  wire internal_full_n_i_1__1_n_3;
  wire internal_full_n_i_2__1_n_3;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__1_n_3 ;
  wire \mOutPtr[1]_i_1__1_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_addr;

  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w24_d2_S_shiftReg_8 U_erode_accel_fifo_w24_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[0][12]_0 (\SRL_SIG_reg[0][12] ),
        .\SRL_SIG_reg[0][13]_0 (\SRL_SIG_reg[0][13] ),
        .\SRL_SIG_reg[0][14]_0 (\SRL_SIG_reg[0][14] ),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[0][16]_0 (\SRL_SIG_reg[0][16] ),
        .\SRL_SIG_reg[0][17]_0 (\SRL_SIG_reg[0][17] ),
        .\SRL_SIG_reg[0][18]_0 (\SRL_SIG_reg[0][18] ),
        .\SRL_SIG_reg[0][19]_0 (\SRL_SIG_reg[0][19] ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][20]_0 (\SRL_SIG_reg[0][20] ),
        .\SRL_SIG_reg[0][21]_0 (\SRL_SIG_reg[0][21] ),
        .\SRL_SIG_reg[0][22]_0 (\SRL_SIG_reg[0][22] ),
        .\SRL_SIG_reg[0][23]_0 (\SRL_SIG_reg[0][23] ),
        .\SRL_SIG_reg[0][23]_1 (\SRL_SIG_reg[0][23]_0 ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[0][9]_0 (\SRL_SIG_reg[0][9] ),
        .\SRL_SIG_reg[1][0]_0 (img_in_data_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] (\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ),
        .icmp_ln878_4_reg_1743(icmp_ln878_4_reg_1743),
        .icmp_ln878_5_reg_1747(icmp_ln878_5_reg_1747),
        .\reg_564_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\reg_564_reg[0]_0 (\mOutPtr_reg_n_3_[1] ),
        .shiftReg_addr(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_4 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(shiftReg_addr));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(img_in_data_empty_n),
        .I3(erode_0_9_1080_1920_2_3_3_1_1_U0_img_in_419_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_3),
        .Q(img_in_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__1
       (.I0(internal_full_n_i_2__1_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(img_in_data_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__1_n_3));
  LUT6 #(
    .INIT(64'h0000000000007F00)) 
    internal_full_n_i_2__1
       (.I0(img_in_data_empty_n),
        .I1(grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_img_in_419_read),
        .I2(Q),
        .I3(img_in_data_full_n),
        .I4(internal_full_n_reg_0),
        .I5(internal_full_n_reg_1),
        .O(internal_full_n_i_2__1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_3),
        .Q(img_in_data_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7F7F807F80807F80)) 
    \mOutPtr[0]_i_1__1 
       (.I0(img_in_data_empty_n),
        .I1(grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_img_in_419_read),
        .I2(Q),
        .I3(img_in_data_full_n),
        .I4(\SRL_SIG_reg[1][0] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Q),
        .I3(grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_img_in_419_read),
        .I4(img_in_data_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "erode_accel_fifo_w24_d2_S" *) 
module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w24_d2_S_3
   (img_out_data_full_n,
    img_out_data_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[0]_0 ,
    xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][23] );
  output img_out_data_full_n;
  output img_out_data_empty_n;
  output [23:0]D;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[0]_0 ;
  input xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read;
  input ap_rst_n_inv;
  input [0:0]E;
  input [23:0]\SRL_SIG_reg[0][23] ;

  wire [23:0]D;
  wire [0:0]E;
  wire [23:0]\SRL_SIG_reg[0][23] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_out_data_empty_n;
  wire img_out_data_full_n;
  wire internal_empty_n_i_1__4_n_3;
  wire internal_full_n_i_1__4_n_3;
  wire internal_full_n_i_2__6_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__4_n_3 ;
  wire \mOutPtr[1]_i_1__4_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read;

  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w24_d2_S_shiftReg U_erode_accel_fifo_w24_d2_S_ram
       (.\B_V_data_1_payload_B_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\B_V_data_1_payload_B_reg[0]_0 (\mOutPtr_reg_n_3_[1] ),
        .D(D),
        .E(E),
        .\SRL_SIG_reg[0][23]_0 (\SRL_SIG_reg[0][23] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(img_out_data_empty_n),
        .I3(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_3),
        .Q(img_out_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__4
       (.I0(internal_full_n_i_2__6_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(img_out_data_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__4_n_3));
  LUT3 #(
    .INIT(8'h07)) 
    internal_full_n_i_2__6
       (.I0(img_out_data_empty_n),
        .I1(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_2__6_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_3),
        .Q(img_out_data_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__4 
       (.I0(img_out_data_empty_n),
        .I1(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read),
        .I3(img_out_data_empty_n),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__4_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w24_d2_S_shiftReg
   (D,
    \B_V_data_1_payload_B_reg[0] ,
    \B_V_data_1_payload_B_reg[0]_0 ,
    E,
    \SRL_SIG_reg[0][23]_0 ,
    ap_clk);
  output [23:0]D;
  input \B_V_data_1_payload_B_reg[0] ;
  input \B_V_data_1_payload_B_reg[0]_0 ;
  input [0:0]E;
  input [23:0]\SRL_SIG_reg[0][23]_0 ;
  input ap_clk;

  wire \B_V_data_1_payload_B_reg[0] ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire [23:0]D;
  wire [0:0]E;
  wire [23:0]\SRL_SIG_reg[0][23]_0 ;
  wire [23:0]\SRL_SIG_reg[0]_0 ;
  wire [23:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[0]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[23]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "erode_accel_fifo_w24_d2_S_shiftReg" *) 
module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w24_d2_S_shiftReg_8
   (D,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][8]_0 ,
    \SRL_SIG_reg[0][9]_0 ,
    \SRL_SIG_reg[0][10]_0 ,
    \SRL_SIG_reg[0][11]_0 ,
    \SRL_SIG_reg[0][12]_0 ,
    \SRL_SIG_reg[0][13]_0 ,
    \SRL_SIG_reg[0][14]_0 ,
    \SRL_SIG_reg[0][15]_0 ,
    \SRL_SIG_reg[0][16]_0 ,
    \SRL_SIG_reg[0][17]_0 ,
    \SRL_SIG_reg[0][18]_0 ,
    \SRL_SIG_reg[0][19]_0 ,
    \SRL_SIG_reg[0][20]_0 ,
    \SRL_SIG_reg[0][21]_0 ,
    \SRL_SIG_reg[0][22]_0 ,
    \SRL_SIG_reg[0][23]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    \reg_564_reg[0] ,
    \reg_564_reg[0]_0 ,
    shiftReg_addr,
    icmp_ln878_5_reg_1747,
    icmp_ln878_4_reg_1743,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ,
    \SRL_SIG_reg[0][23]_1 ,
    ap_clk);
  output [23:0]D;
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[0][1]_0 ;
  output \SRL_SIG_reg[0][2]_0 ;
  output \SRL_SIG_reg[0][3]_0 ;
  output \SRL_SIG_reg[0][4]_0 ;
  output \SRL_SIG_reg[0][5]_0 ;
  output \SRL_SIG_reg[0][6]_0 ;
  output \SRL_SIG_reg[0][7]_0 ;
  output \SRL_SIG_reg[0][8]_0 ;
  output \SRL_SIG_reg[0][9]_0 ;
  output \SRL_SIG_reg[0][10]_0 ;
  output \SRL_SIG_reg[0][11]_0 ;
  output \SRL_SIG_reg[0][12]_0 ;
  output \SRL_SIG_reg[0][13]_0 ;
  output \SRL_SIG_reg[0][14]_0 ;
  output \SRL_SIG_reg[0][15]_0 ;
  output \SRL_SIG_reg[0][16]_0 ;
  output \SRL_SIG_reg[0][17]_0 ;
  output \SRL_SIG_reg[0][18]_0 ;
  output \SRL_SIG_reg[0][19]_0 ;
  output \SRL_SIG_reg[0][20]_0 ;
  output \SRL_SIG_reg[0][21]_0 ;
  output \SRL_SIG_reg[0][22]_0 ;
  output \SRL_SIG_reg[0][23]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[1][0]_1 ;
  input \reg_564_reg[0] ;
  input \reg_564_reg[0]_0 ;
  input shiftReg_addr;
  input icmp_ln878_5_reg_1747;
  input icmp_ln878_4_reg_1743;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ;
  input [23:0]\SRL_SIG_reg[0][23]_1 ;
  input ap_clk;

  wire [23:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][10]_0 ;
  wire \SRL_SIG_reg[0][11]_0 ;
  wire \SRL_SIG_reg[0][12]_0 ;
  wire \SRL_SIG_reg[0][13]_0 ;
  wire \SRL_SIG_reg[0][14]_0 ;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire \SRL_SIG_reg[0][16]_0 ;
  wire \SRL_SIG_reg[0][17]_0 ;
  wire \SRL_SIG_reg[0][18]_0 ;
  wire \SRL_SIG_reg[0][19]_0 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][20]_0 ;
  wire \SRL_SIG_reg[0][21]_0 ;
  wire \SRL_SIG_reg[0][22]_0 ;
  wire \SRL_SIG_reg[0][23]_0 ;
  wire [23:0]\SRL_SIG_reg[0][23]_1 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][8]_0 ;
  wire \SRL_SIG_reg[0][9]_0 ;
  wire [23:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [23:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ;
  wire icmp_ln878_4_reg_1743;
  wire icmp_ln878_5_reg_1747;
  wire \reg_564_reg[0] ;
  wire \reg_564_reg[0]_0 ;
  wire shiftReg_addr;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_1 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_1 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_1 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_1 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_1 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_1 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_1 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_1 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_1 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_1 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_1 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_1 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_1 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_1 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_1 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_1 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_1 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_1 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_1 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_1 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_1 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_1 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_1 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_1 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[0]_i_1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(icmp_ln878_5_reg_1747),
        .I4(icmp_ln878_4_reg_1743),
        .I5(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ),
        .O(\SRL_SIG_reg[0][0]_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[10]_i_1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[1]_1 [10]),
        .I3(icmp_ln878_5_reg_1747),
        .I4(icmp_ln878_4_reg_1743),
        .I5(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ),
        .O(\SRL_SIG_reg[0][10]_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[11]_i_1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\SRL_SIG_reg[1]_1 [11]),
        .I3(icmp_ln878_5_reg_1747),
        .I4(icmp_ln878_4_reg_1743),
        .I5(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ),
        .O(\SRL_SIG_reg[0][11]_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[12]_i_1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\SRL_SIG_reg[1]_1 [12]),
        .I3(icmp_ln878_5_reg_1747),
        .I4(icmp_ln878_4_reg_1743),
        .I5(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ),
        .O(\SRL_SIG_reg[0][12]_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[13]_i_1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\SRL_SIG_reg[1]_1 [13]),
        .I3(icmp_ln878_5_reg_1747),
        .I4(icmp_ln878_4_reg_1743),
        .I5(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ),
        .O(\SRL_SIG_reg[0][13]_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[14]_i_1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\SRL_SIG_reg[1]_1 [14]),
        .I3(icmp_ln878_5_reg_1747),
        .I4(icmp_ln878_4_reg_1743),
        .I5(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ),
        .O(\SRL_SIG_reg[0][14]_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[15]_i_1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\SRL_SIG_reg[1]_1 [15]),
        .I3(icmp_ln878_5_reg_1747),
        .I4(icmp_ln878_4_reg_1743),
        .I5(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ),
        .O(\SRL_SIG_reg[0][15]_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[16]_i_1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\SRL_SIG_reg[1]_1 [16]),
        .I3(icmp_ln878_5_reg_1747),
        .I4(icmp_ln878_4_reg_1743),
        .I5(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ),
        .O(\SRL_SIG_reg[0][16]_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[17]_i_1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\SRL_SIG_reg[1]_1 [17]),
        .I3(icmp_ln878_5_reg_1747),
        .I4(icmp_ln878_4_reg_1743),
        .I5(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ),
        .O(\SRL_SIG_reg[0][17]_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[18]_i_1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\SRL_SIG_reg[1]_1 [18]),
        .I3(icmp_ln878_5_reg_1747),
        .I4(icmp_ln878_4_reg_1743),
        .I5(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ),
        .O(\SRL_SIG_reg[0][18]_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[19]_i_1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\SRL_SIG_reg[1]_1 [19]),
        .I3(icmp_ln878_5_reg_1747),
        .I4(icmp_ln878_4_reg_1743),
        .I5(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ),
        .O(\SRL_SIG_reg[0][19]_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[1]_i_1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(icmp_ln878_5_reg_1747),
        .I4(icmp_ln878_4_reg_1743),
        .I5(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ),
        .O(\SRL_SIG_reg[0][1]_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[20]_i_1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\SRL_SIG_reg[1]_1 [20]),
        .I3(icmp_ln878_5_reg_1747),
        .I4(icmp_ln878_4_reg_1743),
        .I5(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ),
        .O(\SRL_SIG_reg[0][20]_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[21]_i_1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\SRL_SIG_reg[1]_1 [21]),
        .I3(icmp_ln878_5_reg_1747),
        .I4(icmp_ln878_4_reg_1743),
        .I5(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ),
        .O(\SRL_SIG_reg[0][21]_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[22]_i_1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\SRL_SIG_reg[1]_1 [22]),
        .I3(icmp_ln878_5_reg_1747),
        .I4(icmp_ln878_4_reg_1743),
        .I5(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ),
        .O(\SRL_SIG_reg[0][22]_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_3 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\SRL_SIG_reg[1]_1 [23]),
        .I3(icmp_ln878_5_reg_1747),
        .I4(icmp_ln878_4_reg_1743),
        .I5(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ),
        .O(\SRL_SIG_reg[0][23]_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[2]_i_1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(icmp_ln878_5_reg_1747),
        .I4(icmp_ln878_4_reg_1743),
        .I5(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ),
        .O(\SRL_SIG_reg[0][2]_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[3]_i_1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(icmp_ln878_5_reg_1747),
        .I4(icmp_ln878_4_reg_1743),
        .I5(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ),
        .O(\SRL_SIG_reg[0][3]_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[4]_i_1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(icmp_ln878_5_reg_1747),
        .I4(icmp_ln878_4_reg_1743),
        .I5(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ),
        .O(\SRL_SIG_reg[0][4]_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[5]_i_1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(icmp_ln878_5_reg_1747),
        .I4(icmp_ln878_4_reg_1743),
        .I5(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ),
        .O(\SRL_SIG_reg[0][5]_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[6]_i_1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(icmp_ln878_5_reg_1747),
        .I4(icmp_ln878_4_reg_1743),
        .I5(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ),
        .O(\SRL_SIG_reg[0][6]_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[7]_i_1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(icmp_ln878_5_reg_1747),
        .I4(icmp_ln878_4_reg_1743),
        .I5(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ),
        .O(\SRL_SIG_reg[0][7]_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[8]_i_1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[1]_1 [8]),
        .I3(icmp_ln878_5_reg_1747),
        .I4(icmp_ln878_4_reg_1743),
        .I5(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ),
        .O(\SRL_SIG_reg[0][8]_0 ));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[9]_i_1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\SRL_SIG_reg[1]_1 [9]),
        .I3(icmp_ln878_5_reg_1747),
        .I4(icmp_ln878_4_reg_1743),
        .I5(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] ),
        .O(\SRL_SIG_reg[0][9]_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_564[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\reg_564_reg[0] ),
        .I3(\reg_564_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_564[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\reg_564_reg[0] ),
        .I3(\reg_564_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_564[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\reg_564_reg[0] ),
        .I3(\reg_564_reg[0]_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_564[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\reg_564_reg[0] ),
        .I3(\reg_564_reg[0]_0 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_564[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\reg_564_reg[0] ),
        .I3(\reg_564_reg[0]_0 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_564[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\reg_564_reg[0] ),
        .I3(\reg_564_reg[0]_0 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_564[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\reg_564_reg[0] ),
        .I3(\reg_564_reg[0]_0 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_564[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\reg_564_reg[0] ),
        .I3(\reg_564_reg[0]_0 ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_564[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\reg_564_reg[0] ),
        .I3(\reg_564_reg[0]_0 ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_564[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\reg_564_reg[0] ),
        .I3(\reg_564_reg[0]_0 ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_564[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\reg_564_reg[0] ),
        .I3(\reg_564_reg[0]_0 ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_564[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\reg_564_reg[0] ),
        .I3(\reg_564_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_564[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\reg_564_reg[0] ),
        .I3(\reg_564_reg[0]_0 ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_564[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\reg_564_reg[0] ),
        .I3(\reg_564_reg[0]_0 ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_564[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\reg_564_reg[0] ),
        .I3(\reg_564_reg[0]_0 ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_564[23]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\reg_564_reg[0] ),
        .I3(\reg_564_reg[0]_0 ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_564[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\reg_564_reg[0] ),
        .I3(\reg_564_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_564[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\reg_564_reg[0] ),
        .I3(\reg_564_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_564[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\reg_564_reg[0] ),
        .I3(\reg_564_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_564[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\reg_564_reg[0] ),
        .I3(\reg_564_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_564[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\reg_564_reg[0] ),
        .I3(\reg_564_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_564[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\reg_564_reg[0] ),
        .I3(\reg_564_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_564[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\reg_564_reg[0] ),
        .I3(\reg_564_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_564[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\reg_564_reg[0] ),
        .I3(\reg_564_reg[0]_0 ),
        .O(D[9]));
endmodule

module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S
   (img_in_cols_c10_full_n,
    img_in_cols_c10_empty_n,
    p_src_cols_dout,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
    img_in_rows_c_empty_n,
    Q,
    img_in_rows_c9_full_n,
    img_in_cols_c_empty_n,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
    ap_rst_n_inv,
    D);
  output img_in_cols_c10_full_n;
  output img_in_cols_c10_empty_n;
  output [15:0]p_src_cols_dout;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read;
  input AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  input img_in_rows_c_empty_n;
  input [0:0]Q;
  input img_in_rows_c9_full_n;
  input img_in_cols_c_empty_n;
  input AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read;
  input ap_rst_n_inv;
  input [15:0]D;

  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read;
  wire [15:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read;
  wire img_in_cols_c10_empty_n;
  wire img_in_cols_c10_full_n;
  wire img_in_cols_c_empty_n;
  wire img_in_rows_c9_full_n;
  wire img_in_rows_c_empty_n;
  wire internal_empty_n_i_1__3_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__3_n_3;
  wire internal_full_n_i_2__2_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__3_n_3 ;
  wire \mOutPtr[1]_i_1__3_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [15:0]p_src_cols_dout;

  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_shiftReg_10 U_erode_accel_fifo_w32_d2_S_ram
       (.AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .D(D),
        .Q(Q),
        .\SRL_SIG_reg[1][0]_0 (img_in_cols_c10_full_n),
        .ap_clk(ap_clk),
        .img_in_cols_c_empty_n(img_in_cols_c_empty_n),
        .img_in_rows_c9_full_n(img_in_rows_c9_full_n),
        .img_in_rows_c_empty_n(img_in_rows_c_empty_n),
        .p_src_cols_dout(p_src_cols_dout),
        .\p_src_cols_read_reg_434_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\p_src_cols_read_reg_434_reg[0]_0 (\mOutPtr_reg_n_3_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(img_in_cols_c10_empty_n),
        .I3(erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_3),
        .Q(img_in_cols_c10_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__3
       (.I0(internal_full_n_i_2__2_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(img_in_cols_c10_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__3_n_3));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__2
       (.I0(img_in_cols_c10_empty_n),
        .I1(erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read),
        .I2(img_in_cols_c10_full_n),
        .I3(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .O(internal_full_n_i_2__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__3
       (.I0(erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read),
        .I1(img_in_cols_c10_empty_n),
        .I2(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I3(img_in_cols_c10_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_3),
        .Q(img_in_cols_c10_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__3 
       (.I0(img_in_cols_c10_empty_n),
        .I1(erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read),
        .I2(img_in_cols_c10_full_n),
        .I3(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I2(img_in_cols_c10_full_n),
        .I3(erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read),
        .I4(img_in_cols_c10_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "erode_accel_fifo_w32_d2_S" *) 
module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_0
   (img_in_cols_c_full_n,
    img_in_cols_c_empty_n,
    D,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    ap_clk,
    ap_rst_n,
    mOutPtr110_out,
    internal_empty_n_reg_2,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
    shiftReg_ce,
    img_in_cols_c10_full_n,
    Q,
    img_in_rows_c_empty_n,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
    img_in_rows_c9_full_n,
    ap_rst_n_inv,
    in);
  output img_in_cols_c_full_n;
  output img_in_cols_c_empty_n;
  output [31:0]D;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr110_out;
  input internal_empty_n_reg_2;
  input AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read;
  input shiftReg_ce;
  input img_in_cols_c10_full_n;
  input [0:0]Q;
  input img_in_rows_c_empty_n;
  input AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  input img_in_rows_c9_full_n;
  input ap_rst_n_inv;
  input [31:0]in;

  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read;
  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_in_cols_c10_full_n;
  wire img_in_cols_c_empty_n;
  wire img_in_cols_c_full_n;
  wire img_in_rows_c9_full_n;
  wire img_in_rows_c_empty_n;
  wire [31:0]in;
  wire internal_empty_n_i_1__0_n_3;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_empty_n_reg_2;
  wire internal_full_n_i_1__0_n_3;
  wire internal_full_n_i_2__4_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__0_n_3 ;
  wire \mOutPtr[1]_i_1__0_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_ce;

  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_shiftReg_9 U_erode_accel_fifo_w32_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_3_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_3_[1] ),
        .\SRL_SIG_reg[1][0]_0 (img_in_cols_c_full_n),
        .ap_clk(ap_clk),
        .in(in),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_2),
        .I2(img_in_cols_c_empty_n),
        .I3(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    internal_empty_n_i_2__2
       (.I0(img_in_cols_c_empty_n),
        .I1(img_in_cols_c10_full_n),
        .I2(Q),
        .I3(img_in_rows_c_empty_n),
        .I4(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .I5(img_in_rows_c9_full_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    internal_empty_n_i_2__3
       (.I0(img_in_cols_c_empty_n),
        .I1(img_in_rows_c9_full_n),
        .I2(Q),
        .I3(img_in_rows_c_empty_n),
        .I4(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .I5(img_in_cols_c10_full_n),
        .O(internal_empty_n_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_3),
        .Q(img_in_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__0
       (.I0(internal_full_n_i_2__4_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(img_in_cols_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__4
       (.I0(img_in_cols_c_empty_n),
        .I1(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I2(img_in_cols_c_full_n),
        .I3(shiftReg_ce),
        .O(internal_full_n_i_2__4_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_3),
        .Q(img_in_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__0 
       (.I0(img_in_cols_c_empty_n),
        .I1(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I2(img_in_cols_c_full_n),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(img_in_cols_c_full_n),
        .I3(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I4(img_in_cols_c_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "erode_accel_fifo_w32_d2_S" *) 
module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_1
   (img_in_rows_c9_full_n,
    img_in_rows_c9_empty_n,
    p_src_rows_dout,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
    img_in_rows_c_empty_n,
    Q,
    img_in_cols_c10_full_n,
    img_in_cols_c_empty_n,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
    ap_rst_n_inv,
    D);
  output img_in_rows_c9_full_n;
  output img_in_rows_c9_empty_n;
  output [15:0]p_src_rows_dout;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read;
  input AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  input img_in_rows_c_empty_n;
  input [0:0]Q;
  input img_in_cols_c10_full_n;
  input img_in_cols_c_empty_n;
  input AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read;
  input ap_rst_n_inv;
  input [15:0]D;

  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read;
  wire [15:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read;
  wire img_in_cols_c10_full_n;
  wire img_in_cols_c_empty_n;
  wire img_in_rows_c9_empty_n;
  wire img_in_rows_c9_full_n;
  wire img_in_rows_c_empty_n;
  wire internal_empty_n_i_1__2_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__2_n_3;
  wire internal_full_n_i_2__3_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__2_n_3 ;
  wire \mOutPtr[1]_i_1__2_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [15:0]p_src_rows_dout;

  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_shiftReg_7 U_erode_accel_fifo_w32_d2_S_ram
       (.AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .D(D),
        .Q(Q),
        .\SRL_SIG_reg[1][0]_0 (img_in_rows_c9_full_n),
        .ap_clk(ap_clk),
        .img_in_cols_c10_full_n(img_in_cols_c10_full_n),
        .img_in_cols_c_empty_n(img_in_cols_c_empty_n),
        .img_in_rows_c_empty_n(img_in_rows_c_empty_n),
        .p_src_rows_dout(p_src_rows_dout),
        .\p_src_rows_read_reg_429_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\p_src_rows_read_reg_429_reg[0]_0 (\mOutPtr_reg_n_3_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(img_in_rows_c9_empty_n),
        .I3(erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_3),
        .Q(img_in_rows_c9_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__2
       (.I0(internal_full_n_i_2__3_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(img_in_rows_c9_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__2_n_3));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__3
       (.I0(img_in_rows_c9_empty_n),
        .I1(erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read),
        .I2(img_in_rows_c9_full_n),
        .I3(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .O(internal_full_n_i_2__3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__2
       (.I0(erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read),
        .I1(img_in_rows_c9_empty_n),
        .I2(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I3(img_in_rows_c9_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_3),
        .Q(img_in_rows_c9_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__2 
       (.I0(img_in_rows_c9_empty_n),
        .I1(erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read),
        .I2(img_in_rows_c9_full_n),
        .I3(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I2(img_in_rows_c9_full_n),
        .I3(erode_0_9_1080_1920_2_3_3_1_1_U0_p_src_rows_read),
        .I4(img_in_rows_c9_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "erode_accel_fifo_w32_d2_S" *) 
module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_2
   (img_in_rows_c_full_n,
    img_in_rows_c_empty_n,
    \SRL_SIG_reg[1][31] ,
    ap_clk,
    ap_rst_n,
    mOutPtr110_out,
    internal_empty_n_reg_0,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
    shiftReg_ce,
    ap_rst_n_inv,
    in);
  output img_in_rows_c_full_n;
  output img_in_rows_c_empty_n;
  output [31:0]\SRL_SIG_reg[1][31] ;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr110_out;
  input internal_empty_n_reg_0;
  input AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read;
  input shiftReg_ce;
  input ap_rst_n_inv;
  input [31:0]in;

  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_in_rows_c_empty_n;
  wire img_in_rows_c_full_n;
  wire [31:0]in;
  wire internal_empty_n_i_1_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1_n_3;
  wire internal_full_n_i_2__5_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_ce;

  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_shiftReg U_erode_accel_fifo_w32_d2_S_ram
       (.\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_3_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_3_[1] ),
        .\SRL_SIG_reg[1][0]_0 (img_in_rows_c_full_n),
        .\SRL_SIG_reg[1][31]_0 (\SRL_SIG_reg[1][31] ),
        .ap_clk(ap_clk),
        .in(in),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(img_in_rows_c_empty_n),
        .I3(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_3),
        .Q(img_in_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1
       (.I0(internal_full_n_i_2__5_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(img_in_rows_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__5
       (.I0(img_in_rows_c_empty_n),
        .I1(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I2(img_in_rows_c_full_n),
        .I3(shiftReg_ce),
        .O(internal_full_n_i_2__5_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_3),
        .Q(img_in_rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(img_in_rows_c_empty_n),
        .I1(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I2(img_in_rows_c_full_n),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(img_in_rows_c_full_n),
        .I3(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I4(img_in_rows_c_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_shiftReg
   (\SRL_SIG_reg[1][31]_0 ,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[1][0]_0 ,
    shiftReg_ce,
    in,
    ap_clk);
  output [31:0]\SRL_SIG_reg[1][31]_0 ;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [31:0]\SRL_SIG_reg[0]_1 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1][31]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_2 ;
  wire ap_clk;
  wire [31:0]in;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(shiftReg_ce),
        .O(shiftReg_ce_0));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[0]),
        .Q(\SRL_SIG_reg[0]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[10]),
        .Q(\SRL_SIG_reg[0]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[11]),
        .Q(\SRL_SIG_reg[0]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[12]),
        .Q(\SRL_SIG_reg[0]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[13]),
        .Q(\SRL_SIG_reg[0]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[14]),
        .Q(\SRL_SIG_reg[0]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[15]),
        .Q(\SRL_SIG_reg[0]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[16]),
        .Q(\SRL_SIG_reg[0]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[17]),
        .Q(\SRL_SIG_reg[0]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[18]),
        .Q(\SRL_SIG_reg[0]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[19]),
        .Q(\SRL_SIG_reg[0]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[1]),
        .Q(\SRL_SIG_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[20]),
        .Q(\SRL_SIG_reg[0]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[21]),
        .Q(\SRL_SIG_reg[0]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[22]),
        .Q(\SRL_SIG_reg[0]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[23]),
        .Q(\SRL_SIG_reg[0]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[24]),
        .Q(\SRL_SIG_reg[0]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[25]),
        .Q(\SRL_SIG_reg[0]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[26]),
        .Q(\SRL_SIG_reg[0]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[27]),
        .Q(\SRL_SIG_reg[0]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[28]),
        .Q(\SRL_SIG_reg[0]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[29]),
        .Q(\SRL_SIG_reg[0]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[2]),
        .Q(\SRL_SIG_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[30]),
        .Q(\SRL_SIG_reg[0]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[31]),
        .Q(\SRL_SIG_reg[0]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[3]),
        .Q(\SRL_SIG_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[4]),
        .Q(\SRL_SIG_reg[0]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[5]),
        .Q(\SRL_SIG_reg[0]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[6]),
        .Q(\SRL_SIG_reg[0]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[7]),
        .Q(\SRL_SIG_reg[0]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[8]),
        .Q(\SRL_SIG_reg[0]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[9]),
        .Q(\SRL_SIG_reg[0]_1 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [0]),
        .Q(\SRL_SIG_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [10]),
        .Q(\SRL_SIG_reg[1]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [11]),
        .Q(\SRL_SIG_reg[1]_2 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [12]),
        .Q(\SRL_SIG_reg[1]_2 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [13]),
        .Q(\SRL_SIG_reg[1]_2 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [14]),
        .Q(\SRL_SIG_reg[1]_2 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [15]),
        .Q(\SRL_SIG_reg[1]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [16]),
        .Q(\SRL_SIG_reg[1]_2 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [17]),
        .Q(\SRL_SIG_reg[1]_2 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [18]),
        .Q(\SRL_SIG_reg[1]_2 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [19]),
        .Q(\SRL_SIG_reg[1]_2 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [1]),
        .Q(\SRL_SIG_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [20]),
        .Q(\SRL_SIG_reg[1]_2 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [21]),
        .Q(\SRL_SIG_reg[1]_2 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [22]),
        .Q(\SRL_SIG_reg[1]_2 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [23]),
        .Q(\SRL_SIG_reg[1]_2 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [24]),
        .Q(\SRL_SIG_reg[1]_2 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [25]),
        .Q(\SRL_SIG_reg[1]_2 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [26]),
        .Q(\SRL_SIG_reg[1]_2 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [27]),
        .Q(\SRL_SIG_reg[1]_2 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [28]),
        .Q(\SRL_SIG_reg[1]_2 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [29]),
        .Q(\SRL_SIG_reg[1]_2 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [2]),
        .Q(\SRL_SIG_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [30]),
        .Q(\SRL_SIG_reg[1]_2 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [31]),
        .Q(\SRL_SIG_reg[1]_2 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [3]),
        .Q(\SRL_SIG_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [4]),
        .Q(\SRL_SIG_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [5]),
        .Q(\SRL_SIG_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [6]),
        .Q(\SRL_SIG_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [7]),
        .Q(\SRL_SIG_reg[1]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [8]),
        .Q(\SRL_SIG_reg[1]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [9]),
        .Q(\SRL_SIG_reg[1]_2 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [0]),
        .I1(\SRL_SIG_reg[0]_1 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [10]),
        .I1(\SRL_SIG_reg[0]_1 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [11]),
        .I1(\SRL_SIG_reg[0]_1 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [12]),
        .I1(\SRL_SIG_reg[0]_1 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [13]),
        .I1(\SRL_SIG_reg[0]_1 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [14]),
        .I1(\SRL_SIG_reg[0]_1 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [15]),
        .I1(\SRL_SIG_reg[0]_1 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [16]),
        .I1(\SRL_SIG_reg[0]_1 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [17]),
        .I1(\SRL_SIG_reg[0]_1 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [18]),
        .I1(\SRL_SIG_reg[0]_1 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [19]),
        .I1(\SRL_SIG_reg[0]_1 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [1]),
        .I1(\SRL_SIG_reg[0]_1 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [20]),
        .I1(\SRL_SIG_reg[0]_1 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [21]),
        .I1(\SRL_SIG_reg[0]_1 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [22]),
        .I1(\SRL_SIG_reg[0]_1 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [23]),
        .I1(\SRL_SIG_reg[0]_1 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [24]),
        .I1(\SRL_SIG_reg[0]_1 [24]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [25]),
        .I1(\SRL_SIG_reg[0]_1 [25]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [26]),
        .I1(\SRL_SIG_reg[0]_1 [26]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [27]),
        .I1(\SRL_SIG_reg[0]_1 [27]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [28]),
        .I1(\SRL_SIG_reg[0]_1 [28]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [29]),
        .I1(\SRL_SIG_reg[0]_1 [29]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [2]),
        .I1(\SRL_SIG_reg[0]_1 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [30]),
        .I1(\SRL_SIG_reg[0]_1 [30]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [31]),
        .I1(\SRL_SIG_reg[0]_1 [31]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [3]),
        .I1(\SRL_SIG_reg[0]_1 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [4]),
        .I1(\SRL_SIG_reg[0]_1 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [5]),
        .I1(\SRL_SIG_reg[0]_1 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [6]),
        .I1(\SRL_SIG_reg[0]_1 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [7]),
        .I1(\SRL_SIG_reg[0]_1 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [8]),
        .I1(\SRL_SIG_reg[0]_1 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [9]),
        .I1(\SRL_SIG_reg[0]_1 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [9]));
endmodule

(* ORIG_REF_NAME = "erode_accel_fifo_w32_d2_S_shiftReg" *) 
module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_shiftReg_10
   (p_src_cols_dout,
    \SRL_SIG_reg[1][0]_0 ,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
    img_in_rows_c_empty_n,
    Q,
    img_in_rows_c9_full_n,
    img_in_cols_c_empty_n,
    \p_src_cols_read_reg_434_reg[0] ,
    \p_src_cols_read_reg_434_reg[0]_0 ,
    D,
    ap_clk);
  output [15:0]p_src_cols_dout;
  input \SRL_SIG_reg[1][0]_0 ;
  input AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  input img_in_rows_c_empty_n;
  input [0:0]Q;
  input img_in_rows_c9_full_n;
  input img_in_cols_c_empty_n;
  input \p_src_cols_read_reg_434_reg[0] ;
  input \p_src_cols_read_reg_434_reg[0]_0 ;
  input [15:0]D;
  input ap_clk;

  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  wire [15:0]D;
  wire [0:0]Q;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire img_in_cols_c_empty_n;
  wire img_in_rows_c9_full_n;
  wire img_in_rows_c_empty_n;
  wire [15:0]p_src_cols_dout;
  wire \p_src_cols_read_reg_434_reg[0] ;
  wire \p_src_cols_read_reg_434_reg[0]_0 ;
  wire shiftReg_ce;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .I2(img_in_rows_c_empty_n),
        .I3(Q),
        .I4(img_in_rows_c9_full_n),
        .I5(img_in_cols_c_empty_n),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_434[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\p_src_cols_read_reg_434_reg[0] ),
        .I3(\p_src_cols_read_reg_434_reg[0]_0 ),
        .O(p_src_cols_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_434[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\p_src_cols_read_reg_434_reg[0] ),
        .I3(\p_src_cols_read_reg_434_reg[0]_0 ),
        .O(p_src_cols_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_434[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\p_src_cols_read_reg_434_reg[0] ),
        .I3(\p_src_cols_read_reg_434_reg[0]_0 ),
        .O(p_src_cols_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_434[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\p_src_cols_read_reg_434_reg[0] ),
        .I3(\p_src_cols_read_reg_434_reg[0]_0 ),
        .O(p_src_cols_dout[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_434[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\p_src_cols_read_reg_434_reg[0] ),
        .I3(\p_src_cols_read_reg_434_reg[0]_0 ),
        .O(p_src_cols_dout[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_434[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\p_src_cols_read_reg_434_reg[0] ),
        .I3(\p_src_cols_read_reg_434_reg[0]_0 ),
        .O(p_src_cols_dout[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_434[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\p_src_cols_read_reg_434_reg[0] ),
        .I3(\p_src_cols_read_reg_434_reg[0]_0 ),
        .O(p_src_cols_dout[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_434[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\p_src_cols_read_reg_434_reg[0] ),
        .I3(\p_src_cols_read_reg_434_reg[0]_0 ),
        .O(p_src_cols_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_434[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\p_src_cols_read_reg_434_reg[0] ),
        .I3(\p_src_cols_read_reg_434_reg[0]_0 ),
        .O(p_src_cols_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_434[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\p_src_cols_read_reg_434_reg[0] ),
        .I3(\p_src_cols_read_reg_434_reg[0]_0 ),
        .O(p_src_cols_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_434[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\p_src_cols_read_reg_434_reg[0] ),
        .I3(\p_src_cols_read_reg_434_reg[0]_0 ),
        .O(p_src_cols_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_434[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\p_src_cols_read_reg_434_reg[0] ),
        .I3(\p_src_cols_read_reg_434_reg[0]_0 ),
        .O(p_src_cols_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_434[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\p_src_cols_read_reg_434_reg[0] ),
        .I3(\p_src_cols_read_reg_434_reg[0]_0 ),
        .O(p_src_cols_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_434[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\p_src_cols_read_reg_434_reg[0] ),
        .I3(\p_src_cols_read_reg_434_reg[0]_0 ),
        .O(p_src_cols_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_434[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\p_src_cols_read_reg_434_reg[0] ),
        .I3(\p_src_cols_read_reg_434_reg[0]_0 ),
        .O(p_src_cols_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_434[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\p_src_cols_read_reg_434_reg[0] ),
        .I3(\p_src_cols_read_reg_434_reg[0]_0 ),
        .O(p_src_cols_dout[9]));
endmodule

(* ORIG_REF_NAME = "erode_accel_fifo_w32_d2_S_shiftReg" *) 
module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_shiftReg_7
   (p_src_rows_dout,
    \SRL_SIG_reg[1][0]_0 ,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
    img_in_rows_c_empty_n,
    Q,
    img_in_cols_c10_full_n,
    img_in_cols_c_empty_n,
    \p_src_rows_read_reg_429_reg[0] ,
    \p_src_rows_read_reg_429_reg[0]_0 ,
    D,
    ap_clk);
  output [15:0]p_src_rows_dout;
  input \SRL_SIG_reg[1][0]_0 ;
  input AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  input img_in_rows_c_empty_n;
  input [0:0]Q;
  input img_in_cols_c10_full_n;
  input img_in_cols_c_empty_n;
  input \p_src_rows_read_reg_429_reg[0] ;
  input \p_src_rows_read_reg_429_reg[0]_0 ;
  input [15:0]D;
  input ap_clk;

  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  wire [15:0]D;
  wire [0:0]Q;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire img_in_cols_c10_full_n;
  wire img_in_cols_c_empty_n;
  wire img_in_rows_c_empty_n;
  wire [15:0]p_src_rows_dout;
  wire \p_src_rows_read_reg_429_reg[0] ;
  wire \p_src_rows_read_reg_429_reg[0]_0 ;
  wire shiftReg_ce;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .I2(img_in_rows_c_empty_n),
        .I3(Q),
        .I4(img_in_cols_c10_full_n),
        .I5(img_in_cols_c_empty_n),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_429[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\p_src_rows_read_reg_429_reg[0] ),
        .I3(\p_src_rows_read_reg_429_reg[0]_0 ),
        .O(p_src_rows_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_429[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\p_src_rows_read_reg_429_reg[0] ),
        .I3(\p_src_rows_read_reg_429_reg[0]_0 ),
        .O(p_src_rows_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_429[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\p_src_rows_read_reg_429_reg[0] ),
        .I3(\p_src_rows_read_reg_429_reg[0]_0 ),
        .O(p_src_rows_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_429[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\p_src_rows_read_reg_429_reg[0] ),
        .I3(\p_src_rows_read_reg_429_reg[0]_0 ),
        .O(p_src_rows_dout[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_429[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\p_src_rows_read_reg_429_reg[0] ),
        .I3(\p_src_rows_read_reg_429_reg[0]_0 ),
        .O(p_src_rows_dout[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_429[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\p_src_rows_read_reg_429_reg[0] ),
        .I3(\p_src_rows_read_reg_429_reg[0]_0 ),
        .O(p_src_rows_dout[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_429[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\p_src_rows_read_reg_429_reg[0] ),
        .I3(\p_src_rows_read_reg_429_reg[0]_0 ),
        .O(p_src_rows_dout[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_429[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\p_src_rows_read_reg_429_reg[0] ),
        .I3(\p_src_rows_read_reg_429_reg[0]_0 ),
        .O(p_src_rows_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_429[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\p_src_rows_read_reg_429_reg[0] ),
        .I3(\p_src_rows_read_reg_429_reg[0]_0 ),
        .O(p_src_rows_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_429[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\p_src_rows_read_reg_429_reg[0] ),
        .I3(\p_src_rows_read_reg_429_reg[0]_0 ),
        .O(p_src_rows_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_429[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\p_src_rows_read_reg_429_reg[0] ),
        .I3(\p_src_rows_read_reg_429_reg[0]_0 ),
        .O(p_src_rows_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_429[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\p_src_rows_read_reg_429_reg[0] ),
        .I3(\p_src_rows_read_reg_429_reg[0]_0 ),
        .O(p_src_rows_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_429[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\p_src_rows_read_reg_429_reg[0] ),
        .I3(\p_src_rows_read_reg_429_reg[0]_0 ),
        .O(p_src_rows_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_429[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\p_src_rows_read_reg_429_reg[0] ),
        .I3(\p_src_rows_read_reg_429_reg[0]_0 ),
        .O(p_src_rows_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_429[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\p_src_rows_read_reg_429_reg[0] ),
        .I3(\p_src_rows_read_reg_429_reg[0]_0 ),
        .O(p_src_rows_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_429[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\p_src_rows_read_reg_429_reg[0] ),
        .I3(\p_src_rows_read_reg_429_reg[0]_0 ),
        .O(p_src_rows_dout[9]));
endmodule

(* ORIG_REF_NAME = "erode_accel_fifo_w32_d2_S_shiftReg" *) 
module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d2_S_shiftReg_9
   (D,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[1][0]_0 ,
    shiftReg_ce,
    in,
    ap_clk);
  output [31:0]D;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire [31:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [31:0]\SRL_SIG_reg[0]_1 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_2 ;
  wire ap_clk;
  wire [31:0]in;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(shiftReg_ce),
        .O(shiftReg_ce_0));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[0]),
        .Q(\SRL_SIG_reg[0]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[10]),
        .Q(\SRL_SIG_reg[0]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[11]),
        .Q(\SRL_SIG_reg[0]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[12]),
        .Q(\SRL_SIG_reg[0]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[13]),
        .Q(\SRL_SIG_reg[0]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[14]),
        .Q(\SRL_SIG_reg[0]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[15]),
        .Q(\SRL_SIG_reg[0]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[16]),
        .Q(\SRL_SIG_reg[0]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[17]),
        .Q(\SRL_SIG_reg[0]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[18]),
        .Q(\SRL_SIG_reg[0]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[19]),
        .Q(\SRL_SIG_reg[0]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[1]),
        .Q(\SRL_SIG_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[20]),
        .Q(\SRL_SIG_reg[0]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[21]),
        .Q(\SRL_SIG_reg[0]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[22]),
        .Q(\SRL_SIG_reg[0]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[23]),
        .Q(\SRL_SIG_reg[0]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[24]),
        .Q(\SRL_SIG_reg[0]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[25]),
        .Q(\SRL_SIG_reg[0]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[26]),
        .Q(\SRL_SIG_reg[0]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[27]),
        .Q(\SRL_SIG_reg[0]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[28]),
        .Q(\SRL_SIG_reg[0]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[29]),
        .Q(\SRL_SIG_reg[0]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[2]),
        .Q(\SRL_SIG_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[30]),
        .Q(\SRL_SIG_reg[0]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[31]),
        .Q(\SRL_SIG_reg[0]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[3]),
        .Q(\SRL_SIG_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[4]),
        .Q(\SRL_SIG_reg[0]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[5]),
        .Q(\SRL_SIG_reg[0]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[6]),
        .Q(\SRL_SIG_reg[0]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[7]),
        .Q(\SRL_SIG_reg[0]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[8]),
        .Q(\SRL_SIG_reg[0]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[9]),
        .Q(\SRL_SIG_reg[0]_1 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [0]),
        .Q(\SRL_SIG_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [10]),
        .Q(\SRL_SIG_reg[1]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [11]),
        .Q(\SRL_SIG_reg[1]_2 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [12]),
        .Q(\SRL_SIG_reg[1]_2 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [13]),
        .Q(\SRL_SIG_reg[1]_2 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [14]),
        .Q(\SRL_SIG_reg[1]_2 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [15]),
        .Q(\SRL_SIG_reg[1]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [16]),
        .Q(\SRL_SIG_reg[1]_2 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [17]),
        .Q(\SRL_SIG_reg[1]_2 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [18]),
        .Q(\SRL_SIG_reg[1]_2 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [19]),
        .Q(\SRL_SIG_reg[1]_2 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [1]),
        .Q(\SRL_SIG_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [20]),
        .Q(\SRL_SIG_reg[1]_2 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [21]),
        .Q(\SRL_SIG_reg[1]_2 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [22]),
        .Q(\SRL_SIG_reg[1]_2 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [23]),
        .Q(\SRL_SIG_reg[1]_2 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [24]),
        .Q(\SRL_SIG_reg[1]_2 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [25]),
        .Q(\SRL_SIG_reg[1]_2 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [26]),
        .Q(\SRL_SIG_reg[1]_2 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [27]),
        .Q(\SRL_SIG_reg[1]_2 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [28]),
        .Q(\SRL_SIG_reg[1]_2 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [29]),
        .Q(\SRL_SIG_reg[1]_2 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [2]),
        .Q(\SRL_SIG_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [30]),
        .Q(\SRL_SIG_reg[1]_2 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [31]),
        .Q(\SRL_SIG_reg[1]_2 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [3]),
        .Q(\SRL_SIG_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [4]),
        .Q(\SRL_SIG_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [5]),
        .Q(\SRL_SIG_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [6]),
        .Q(\SRL_SIG_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [7]),
        .Q(\SRL_SIG_reg[1]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [8]),
        .Q(\SRL_SIG_reg[1]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [9]),
        .Q(\SRL_SIG_reg[1]_2 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [0]),
        .I1(\SRL_SIG_reg[0]_1 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [10]),
        .I1(\SRL_SIG_reg[0]_1 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [11]),
        .I1(\SRL_SIG_reg[0]_1 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [12]),
        .I1(\SRL_SIG_reg[0]_1 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [13]),
        .I1(\SRL_SIG_reg[0]_1 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [14]),
        .I1(\SRL_SIG_reg[0]_1 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [15]),
        .I1(\SRL_SIG_reg[0]_1 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [16]),
        .I1(\SRL_SIG_reg[0]_1 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [17]),
        .I1(\SRL_SIG_reg[0]_1 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [18]),
        .I1(\SRL_SIG_reg[0]_1 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [19]),
        .I1(\SRL_SIG_reg[0]_1 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [1]),
        .I1(\SRL_SIG_reg[0]_1 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [20]),
        .I1(\SRL_SIG_reg[0]_1 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [21]),
        .I1(\SRL_SIG_reg[0]_1 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [22]),
        .I1(\SRL_SIG_reg[0]_1 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [23]),
        .I1(\SRL_SIG_reg[0]_1 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [24]),
        .I1(\SRL_SIG_reg[0]_1 [24]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [25]),
        .I1(\SRL_SIG_reg[0]_1 [25]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [26]),
        .I1(\SRL_SIG_reg[0]_1 [26]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [27]),
        .I1(\SRL_SIG_reg[0]_1 [27]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [28]),
        .I1(\SRL_SIG_reg[0]_1 [28]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [29]),
        .I1(\SRL_SIG_reg[0]_1 [29]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [2]),
        .I1(\SRL_SIG_reg[0]_1 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [30]),
        .I1(\SRL_SIG_reg[0]_1 [30]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [31]),
        .I1(\SRL_SIG_reg[0]_1 [31]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [3]),
        .I1(\SRL_SIG_reg[0]_1 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [4]),
        .I1(\SRL_SIG_reg[0]_1 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [5]),
        .I1(\SRL_SIG_reg[0]_1 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [6]),
        .I1(\SRL_SIG_reg[0]_1 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [7]),
        .I1(\SRL_SIG_reg[0]_1 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [8]),
        .I1(\SRL_SIG_reg[0]_1 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [9]),
        .I1(\SRL_SIG_reg[0]_1 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[9]));
endmodule

module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d4_S
   (img_out_cols_c_full_n,
    img_out_cols_c_empty_n,
    xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read,
    out,
    ap_clk,
    Q,
    img_out_rows_c_empty_n,
    xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start,
    shiftReg_ce,
    ap_rst_n,
    D,
    in,
    ap_rst_n_inv);
  output img_out_cols_c_full_n;
  output img_out_cols_c_empty_n;
  output xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read;
  output [31:0]out;
  input ap_clk;
  input [0:0]Q;
  input img_out_rows_c_empty_n;
  input xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start;
  input shiftReg_ce;
  input ap_rst_n;
  input [0:0]D;
  input [31:0]in;
  input ap_rst_n_inv;

  wire [0:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_out_cols_c_empty_n;
  wire img_out_cols_c_full_n;
  wire img_out_rows_c_empty_n;
  wire [31:0]in;
  wire internal_empty_n_i_1__7_n_3;
  wire internal_empty_n_i_2__5_n_3;
  wire internal_full_n_i_1__7_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read;

  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d4_S_shiftReg_6 U_erode_accel_fifo_w32_d4_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__7
       (.I0(internal_empty_n_i_2__5_n_3),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(img_out_cols_c_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__7_n_3));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    internal_empty_n_i_2__5
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read),
        .I4(img_out_cols_c_empty_n),
        .O(internal_empty_n_i_2__5_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_3),
        .Q(img_out_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(img_out_cols_c_full_n),
        .I2(mOutPtr[0]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(D),
        .O(internal_full_n_i_1__7_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_3),
        .Q(img_out_cols_c_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1 
       (.I0(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .I1(img_out_rows_c_empty_n),
        .I2(Q),
        .I3(img_out_cols_c_empty_n),
        .I4(shiftReg_ce),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(img_out_cols_c_empty_n),
        .I3(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(img_out_cols_c_empty_n),
        .I4(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8000)) 
    \sof_fu_82[0]_i_2 
       (.I0(img_out_cols_c_empty_n),
        .I1(Q),
        .I2(img_out_rows_c_empty_n),
        .I3(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .O(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read));
endmodule

(* ORIG_REF_NAME = "erode_accel_fifo_w32_d4_S" *) 
module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d4_S_4
   (img_out_rows_c_full_n,
    img_out_rows_c_empty_n,
    out,
    ap_clk,
    shiftReg_ce,
    xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read,
    ap_rst_n,
    D,
    in,
    xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start,
    Q,
    img_out_cols_c_empty_n,
    ap_rst_n_inv);
  output img_out_rows_c_full_n;
  output img_out_rows_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input shiftReg_ce;
  input xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read;
  input ap_rst_n;
  input [0:0]D;
  input [31:0]in;
  input xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start;
  input [0:0]Q;
  input img_out_cols_c_empty_n;
  input ap_rst_n_inv;

  wire [0:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_out_cols_c_empty_n;
  wire img_out_rows_c_empty_n;
  wire img_out_rows_c_full_n;
  wire [31:0]in;
  wire internal_empty_n_i_1__6_n_3;
  wire internal_empty_n_i_2__4_n_3;
  wire internal_full_n_i_1__6_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read;

  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d4_S_shiftReg U_erode_accel_fifo_w32_d4_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__6
       (.I0(internal_empty_n_i_2__4_n_3),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(img_out_rows_c_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__6_n_3));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    internal_empty_n_i_2__4
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(img_out_rows_c_empty_n),
        .I4(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read),
        .O(internal_empty_n_i_2__4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_3),
        .Q(img_out_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(img_out_rows_c_full_n),
        .I2(mOutPtr[0]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(D),
        .O(internal_full_n_i_1__6_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_3),
        .Q(img_out_rows_c_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1 
       (.I0(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .I1(img_out_rows_c_empty_n),
        .I2(Q),
        .I3(img_out_cols_c_empty_n),
        .I4(shiftReg_ce),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read),
        .I3(img_out_rows_c_empty_n),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read),
        .I4(img_out_rows_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d4_S_shiftReg
   (\mOutPtr_reg[1] ,
    out,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [31:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire ap_clk;
  wire [31:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [31:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "erode_accel_fifo_w32_d4_S_shiftReg" *) 
module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_fifo_w32_d4_S_shiftReg_6
   (\mOutPtr_reg[1] ,
    out,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [31:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire ap_clk;
  wire [31:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [31:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_erode_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_regslice_both
   (\B_V_data_1_state_reg[0]_0 ,
    ap_enable_reg_pp0_iter0_reg,
    ap_NS_fsm112_out,
    ap_enable_reg_pp0_iter2_reg,
    \sof_3_reg_156_reg[0] ,
    E,
    ap_enable_reg_pp0_iter0_reg_0,
    D,
    xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done,
    stream_out_TREADY_0,
    \icmp_ln197_reg_275_reg[0] ,
    \ap_CS_fsm_reg[3] ,
    \icmp_ln197_reg_275_reg[0]_0 ,
    \ap_CS_fsm_reg[3]_0 ,
    mOutPtr110_out,
    stream_out_TDATA,
    ap_rst_n_inv,
    ap_clk,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1_reg,
    ap_rst_n,
    ap_enable_reg_pp0_iter2_reg_0,
    sof_3_reg_156,
    sof_fu_82,
    \sof_3_reg_156_reg[0]_0 ,
    CO,
    Q,
    \j_reg_145_reg[0] ,
    cmp71_i_reg_252,
    stream_out_TREADY,
    \icmp_ln197_reg_275_pp0_iter1_reg_reg[0] ,
    img_out_data_empty_n,
    img_out_cols_c_empty_n,
    img_out_rows_c_empty_n,
    xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start,
    \axi_last_V_reg_279_reg[0] ,
    axi_last_V_reg_279,
    internal_full_n_reg,
    \B_V_data_1_payload_B_reg[23]_0 );
  output \B_V_data_1_state_reg[0]_0 ;
  output ap_enable_reg_pp0_iter0_reg;
  output ap_NS_fsm112_out;
  output ap_enable_reg_pp0_iter2_reg;
  output \sof_3_reg_156_reg[0] ;
  output [0:0]E;
  output ap_enable_reg_pp0_iter0_reg_0;
  output [3:0]D;
  output xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done;
  output [0:0]stream_out_TREADY_0;
  output \icmp_ln197_reg_275_reg[0] ;
  output \ap_CS_fsm_reg[3] ;
  output \icmp_ln197_reg_275_reg[0]_0 ;
  output \ap_CS_fsm_reg[3]_0 ;
  output mOutPtr110_out;
  output [23:0]stream_out_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter2_reg_0;
  input sof_3_reg_156;
  input sof_fu_82;
  input \sof_3_reg_156_reg[0]_0 ;
  input [0:0]CO;
  input [4:0]Q;
  input [0:0]\j_reg_145_reg[0] ;
  input cmp71_i_reg_252;
  input stream_out_TREADY;
  input \icmp_ln197_reg_275_pp0_iter1_reg_reg[0] ;
  input img_out_data_empty_n;
  input img_out_cols_c_empty_n;
  input img_out_rows_c_empty_n;
  input xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start;
  input [0:0]\axi_last_V_reg_279_reg[0] ;
  input axi_last_V_reg_279;
  input internal_full_n_reg;
  input [23:0]\B_V_data_1_payload_B_reg[23]_0 ;

  wire \B_V_data_1_payload_A[23]_i_1__0_n_3 ;
  wire \B_V_data_1_payload_A_reg_n_3_[0] ;
  wire \B_V_data_1_payload_A_reg_n_3_[10] ;
  wire \B_V_data_1_payload_A_reg_n_3_[11] ;
  wire \B_V_data_1_payload_A_reg_n_3_[12] ;
  wire \B_V_data_1_payload_A_reg_n_3_[13] ;
  wire \B_V_data_1_payload_A_reg_n_3_[14] ;
  wire \B_V_data_1_payload_A_reg_n_3_[15] ;
  wire \B_V_data_1_payload_A_reg_n_3_[16] ;
  wire \B_V_data_1_payload_A_reg_n_3_[17] ;
  wire \B_V_data_1_payload_A_reg_n_3_[18] ;
  wire \B_V_data_1_payload_A_reg_n_3_[19] ;
  wire \B_V_data_1_payload_A_reg_n_3_[1] ;
  wire \B_V_data_1_payload_A_reg_n_3_[20] ;
  wire \B_V_data_1_payload_A_reg_n_3_[21] ;
  wire \B_V_data_1_payload_A_reg_n_3_[22] ;
  wire \B_V_data_1_payload_A_reg_n_3_[23] ;
  wire \B_V_data_1_payload_A_reg_n_3_[2] ;
  wire \B_V_data_1_payload_A_reg_n_3_[3] ;
  wire \B_V_data_1_payload_A_reg_n_3_[4] ;
  wire \B_V_data_1_payload_A_reg_n_3_[5] ;
  wire \B_V_data_1_payload_A_reg_n_3_[6] ;
  wire \B_V_data_1_payload_A_reg_n_3_[7] ;
  wire \B_V_data_1_payload_A_reg_n_3_[8] ;
  wire \B_V_data_1_payload_A_reg_n_3_[9] ;
  wire \B_V_data_1_payload_B[23]_i_1__0_n_3 ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_3_[0] ;
  wire \B_V_data_1_payload_B_reg_n_3_[10] ;
  wire \B_V_data_1_payload_B_reg_n_3_[11] ;
  wire \B_V_data_1_payload_B_reg_n_3_[12] ;
  wire \B_V_data_1_payload_B_reg_n_3_[13] ;
  wire \B_V_data_1_payload_B_reg_n_3_[14] ;
  wire \B_V_data_1_payload_B_reg_n_3_[15] ;
  wire \B_V_data_1_payload_B_reg_n_3_[16] ;
  wire \B_V_data_1_payload_B_reg_n_3_[17] ;
  wire \B_V_data_1_payload_B_reg_n_3_[18] ;
  wire \B_V_data_1_payload_B_reg_n_3_[19] ;
  wire \B_V_data_1_payload_B_reg_n_3_[1] ;
  wire \B_V_data_1_payload_B_reg_n_3_[20] ;
  wire \B_V_data_1_payload_B_reg_n_3_[21] ;
  wire \B_V_data_1_payload_B_reg_n_3_[22] ;
  wire \B_V_data_1_payload_B_reg_n_3_[23] ;
  wire \B_V_data_1_payload_B_reg_n_3_[2] ;
  wire \B_V_data_1_payload_B_reg_n_3_[3] ;
  wire \B_V_data_1_payload_B_reg_n_3_[4] ;
  wire \B_V_data_1_payload_B_reg_n_3_[5] ;
  wire \B_V_data_1_payload_B_reg_n_3_[6] ;
  wire \B_V_data_1_payload_B_reg_n_3_[7] ;
  wire \B_V_data_1_payload_B_reg_n_3_[8] ;
  wire \B_V_data_1_payload_B_reg_n_3_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__2_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]CO;
  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \ap_CS_fsm[3]_i_2__0_n_3 ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire ap_NS_fsm1;
  wire ap_NS_fsm112_out;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_V_reg_279;
  wire [0:0]\axi_last_V_reg_279_reg[0] ;
  wire cmp71_i_reg_252;
  wire \icmp_ln197_reg_275_pp0_iter1_reg_reg[0] ;
  wire \icmp_ln197_reg_275_reg[0] ;
  wire \icmp_ln197_reg_275_reg[0]_0 ;
  wire img_out_cols_c_empty_n;
  wire img_out_data_empty_n;
  wire img_out_rows_c_empty_n;
  wire internal_full_n_reg;
  wire [0:0]\j_reg_145_reg[0] ;
  wire mOutPtr110_out;
  wire sof_3_reg_156;
  wire \sof_3_reg_156_reg[0] ;
  wire \sof_3_reg_156_reg[0]_0 ;
  wire sof_fu_82;
  wire [23:0]stream_out_TDATA;
  wire stream_out_TREADY;
  wire [0:0]stream_out_TREADY_0;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start;

  LUT3 #(
    .INIT(8'h0B)) 
    \B_V_data_1_payload_A[23]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_3_[1] ),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[23]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[23]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_payload_B[23]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(stream_out_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(\icmp_ln197_reg_275_reg[0] ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A820A0)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(stream_out_TREADY),
        .I4(\icmp_ln197_reg_275_reg[0] ),
        .O(\B_V_data_1_state[0]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \B_V_data_1_state[0]_i_2__0 
       (.I0(\icmp_ln197_reg_275_pp0_iter1_reg_reg[0] ),
        .I1(Q[3]),
        .I2(ap_block_pp0_stage0_11001),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .O(\icmp_ln197_reg_275_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hF3FB)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(\B_V_data_1_state_reg_n_3_[1] ),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(stream_out_TREADY),
        .I3(\icmp_ln197_reg_275_reg[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8F88FF88FF88FF88)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done),
        .I1(Q[2]),
        .I2(img_out_cols_c_empty_n),
        .I3(Q[0]),
        .I4(img_out_rows_c_empty_n),
        .I5(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hEEFE)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(stream_out_TREADY_0),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF404040FFFF4040)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done),
        .I1(ap_NS_fsm112_out),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[3]),
        .I5(\ap_CS_fsm[3]_i_2__0_n_3 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hEFAA0000EF000000)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(\B_V_data_1_state_reg_n_3_[1] ),
        .I1(\sof_3_reg_156_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(\icmp_ln197_reg_275_pp0_iter1_reg_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(img_out_data_empty_n),
        .O(\ap_CS_fsm[3]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF008000800080)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(Q[2]),
        .I1(stream_out_TREADY_0),
        .I2(\j_reg_145_reg[0] ),
        .I3(cmp71_i_reg_252),
        .I4(ap_NS_fsm1),
        .I5(Q[3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h0400)) 
    \ap_CS_fsm[4]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[3]),
        .I2(ap_block_pp0_stage0_11001),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'hE0E000E0E0E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_NS_fsm112_out),
        .I2(ap_rst_n),
        .I3(CO),
        .I4(ap_block_pp0_stage0_11001),
        .I5(Q[3]),
        .O(ap_enable_reg_pp0_iter0_reg_0));
  LUT5 #(
    .INIT(32'h00C0A0A0)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_rst_n),
        .I3(ap_NS_fsm112_out),
        .I4(ap_block_pp0_stage0_11001),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT6 #(
    .INIT(64'h08080808CC000000)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(ap_rst_n),
        .I2(ap_NS_fsm112_out),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(ap_block_pp0_stage0_11001),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \axi_last_V_reg_279[0]_i_1 
       (.I0(\axi_last_V_reg_279_reg[0] ),
        .I1(ap_block_pp0_stage0_11001),
        .I2(Q[3]),
        .I3(CO),
        .I4(axi_last_V_reg_279),
        .O(\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \i_1_reg_256[10]_i_1 
       (.I0(stream_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[2]),
        .O(stream_out_TREADY_0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln197_reg_275[0]_i_1 
       (.I0(CO),
        .I1(Q[3]),
        .I2(ap_block_pp0_stage0_11001),
        .I3(\icmp_ln197_reg_275_pp0_iter1_reg_reg[0] ),
        .O(\ap_CS_fsm_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln197_reg_275_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln197_reg_275_pp0_iter1_reg_reg[0] ),
        .I1(Q[3]),
        .I2(ap_block_pp0_stage0_11001),
        .I3(\sof_3_reg_156_reg[0]_0 ),
        .O(\icmp_ln197_reg_275_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h0000A222)) 
    int_ap_done_i_3
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(stream_out_TREADY),
        .I4(\j_reg_145_reg[0] ),
        .O(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h80)) 
    internal_full_n_i_3__4
       (.I0(\icmp_ln197_reg_275_reg[0] ),
        .I1(img_out_data_empty_n),
        .I2(internal_full_n_reg),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h8080008000800080)) 
    \j_reg_145[10]_i_1 
       (.I0(cmp71_i_reg_252),
        .I1(\j_reg_145_reg[0] ),
        .I2(Q[2]),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_state_reg_n_3_[1] ),
        .I5(stream_out_TREADY),
        .O(ap_NS_fsm112_out));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \j_reg_145[10]_i_2 
       (.I0(CO),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(Q[3]),
        .O(E));
  LUT6 #(
    .INIT(64'h040404040C0CFF0C)) 
    \j_reg_145[10]_i_5 
       (.I0(img_out_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\icmp_ln197_reg_275_pp0_iter1_reg_reg[0] ),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(\sof_3_reg_156_reg[0]_0 ),
        .I5(\B_V_data_1_state_reg_n_3_[1] ),
        .O(ap_block_pp0_stage0_11001));
  LUT6 #(
    .INIT(64'hCACACACACAC0CACA)) 
    \sof_3_reg_156[0]_i_1 
       (.I0(sof_3_reg_156),
        .I1(sof_fu_82),
        .I2(ap_NS_fsm112_out),
        .I3(\sof_3_reg_156_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(ap_block_pp0_stage0_11001),
        .O(\sof_3_reg_156_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[9]));
endmodule

(* ORIG_REF_NAME = "erode_accel_regslice_both" *) 
module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_regslice_both_15
   (\B_V_data_1_state_reg[1]_0 ,
    ap_rst_n_0,
    CO,
    \start_1_fu_90_reg[0] ,
    ap_enable_reg_pp1_iter1_reg,
    E,
    \ap_CS_fsm_reg[4] ,
    ap_enable_reg_pp1_iter0_reg,
    D,
    \ap_CS_fsm_reg[1] ,
    \axi_last_V_8_reg_269_reg[0] ,
    \ap_CS_fsm_reg[4]_0 ,
    ap_phi_mux_start_3_phi_fu_241_p41,
    \cmp743_i_reg_468_reg[0] ,
    ap_rst_n_1,
    ap_enable_reg_pp1_iter0_reg_0,
    ap_enable_reg_pp1_iter0_reg_1,
    \start_reg_171_reg[0] ,
    \cmp743_i_reg_468_reg[0]_0 ,
    \last_1_reg_356_reg[0] ,
    \B_V_data_1_payload_B_reg[23]_0 ,
    \icmp_ln132_reg_491_reg[0] ,
    \axi_last_V_8_reg_269_reg[0]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    \B_V_data_1_state_reg[0]_1 ,
    \ap_CS_fsm_reg[4]_1 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ap_enable_reg_pp1_iter1_reg_0,
    ap_enable_reg_pp1_iter0,
    SR,
    start_1_fu_90,
    cmp743_i_reg_468,
    Q,
    \ap_CS_fsm_reg[5] ,
    start_3_reg_238,
    \icmp_ln132_reg_491_reg[0]_0 ,
    axi_last_V_8_reg_2691,
    \p_Val2_s_reg_282_reg[23] ,
    stream_in_TVALID,
    \last_reg_226_reg[0] ,
    last_reg_226,
    \ap_CS_fsm_reg[4]_2 ,
    internal_full_n_i_3__1,
    img_in_data_full_n,
    ap_enable_reg_pp1_iter0_reg_2,
    start_reg_171,
    \axi_data_V_5_reg_344_reg[0] ,
    \axi_data_V_5_reg_344_reg[23] ,
    \ap_CS_fsm_reg[5]_i_17_0 ,
    \ap_CS_fsm_reg[5]_i_2_0 ,
    B_V_data_1_sel_rd_reg_0,
    B_V_data_1_sel,
    B_V_data_1_sel_rd_reg_1,
    B_V_data_1_sel_0,
    stream_in_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output ap_rst_n_0;
  output [0:0]CO;
  output \start_1_fu_90_reg[0] ;
  output ap_enable_reg_pp1_iter1_reg;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[4] ;
  output ap_enable_reg_pp1_iter0_reg;
  output [23:0]D;
  output \ap_CS_fsm_reg[1] ;
  output \axi_last_V_8_reg_269_reg[0] ;
  output \ap_CS_fsm_reg[4]_0 ;
  output ap_phi_mux_start_3_phi_fu_241_p41;
  output [1:0]\cmp743_i_reg_468_reg[0] ;
  output ap_rst_n_1;
  output [0:0]ap_enable_reg_pp1_iter0_reg_0;
  output ap_enable_reg_pp1_iter0_reg_1;
  output [0:0]\start_reg_171_reg[0] ;
  output [23:0]\cmp743_i_reg_468_reg[0]_0 ;
  output [0:0]\last_1_reg_356_reg[0] ;
  output [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  output \icmp_ln132_reg_491_reg[0] ;
  output \axi_last_V_8_reg_269_reg[0]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output \B_V_data_1_state_reg[0]_1 ;
  output \ap_CS_fsm_reg[4]_1 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ap_enable_reg_pp1_iter1_reg_0;
  input ap_enable_reg_pp1_iter0;
  input [0:0]SR;
  input start_1_fu_90;
  input cmp743_i_reg_468;
  input [4:0]Q;
  input [0:0]\ap_CS_fsm_reg[5] ;
  input start_3_reg_238;
  input \icmp_ln132_reg_491_reg[0]_0 ;
  input axi_last_V_8_reg_2691;
  input [23:0]\p_Val2_s_reg_282_reg[23] ;
  input stream_in_TVALID;
  input \last_reg_226_reg[0] ;
  input last_reg_226;
  input \ap_CS_fsm_reg[4]_2 ;
  input internal_full_n_i_3__1;
  input img_in_data_full_n;
  input ap_enable_reg_pp1_iter0_reg_2;
  input start_reg_171;
  input \axi_data_V_5_reg_344_reg[0] ;
  input [23:0]\axi_data_V_5_reg_344_reg[23] ;
  input [10:0]\ap_CS_fsm_reg[5]_i_17_0 ;
  input [31:0]\ap_CS_fsm_reg[5]_i_2_0 ;
  input B_V_data_1_sel_rd_reg_0;
  input B_V_data_1_sel;
  input B_V_data_1_sel_rd_reg_1;
  input B_V_data_1_sel_0;
  input [23:0]stream_in_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_3_[0] ;
  wire \B_V_data_1_payload_A_reg_n_3_[10] ;
  wire \B_V_data_1_payload_A_reg_n_3_[11] ;
  wire \B_V_data_1_payload_A_reg_n_3_[12] ;
  wire \B_V_data_1_payload_A_reg_n_3_[13] ;
  wire \B_V_data_1_payload_A_reg_n_3_[14] ;
  wire \B_V_data_1_payload_A_reg_n_3_[15] ;
  wire \B_V_data_1_payload_A_reg_n_3_[16] ;
  wire \B_V_data_1_payload_A_reg_n_3_[17] ;
  wire \B_V_data_1_payload_A_reg_n_3_[18] ;
  wire \B_V_data_1_payload_A_reg_n_3_[19] ;
  wire \B_V_data_1_payload_A_reg_n_3_[1] ;
  wire \B_V_data_1_payload_A_reg_n_3_[20] ;
  wire \B_V_data_1_payload_A_reg_n_3_[21] ;
  wire \B_V_data_1_payload_A_reg_n_3_[22] ;
  wire \B_V_data_1_payload_A_reg_n_3_[23] ;
  wire \B_V_data_1_payload_A_reg_n_3_[2] ;
  wire \B_V_data_1_payload_A_reg_n_3_[3] ;
  wire \B_V_data_1_payload_A_reg_n_3_[4] ;
  wire \B_V_data_1_payload_A_reg_n_3_[5] ;
  wire \B_V_data_1_payload_A_reg_n_3_[6] ;
  wire \B_V_data_1_payload_A_reg_n_3_[7] ;
  wire \B_V_data_1_payload_A_reg_n_3_[8] ;
  wire \B_V_data_1_payload_A_reg_n_3_[9] ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_3_[0] ;
  wire \B_V_data_1_payload_B_reg_n_3_[10] ;
  wire \B_V_data_1_payload_B_reg_n_3_[11] ;
  wire \B_V_data_1_payload_B_reg_n_3_[12] ;
  wire \B_V_data_1_payload_B_reg_n_3_[13] ;
  wire \B_V_data_1_payload_B_reg_n_3_[14] ;
  wire \B_V_data_1_payload_B_reg_n_3_[15] ;
  wire \B_V_data_1_payload_B_reg_n_3_[16] ;
  wire \B_V_data_1_payload_B_reg_n_3_[17] ;
  wire \B_V_data_1_payload_B_reg_n_3_[18] ;
  wire \B_V_data_1_payload_B_reg_n_3_[19] ;
  wire \B_V_data_1_payload_B_reg_n_3_[1] ;
  wire \B_V_data_1_payload_B_reg_n_3_[20] ;
  wire \B_V_data_1_payload_B_reg_n_3_[21] ;
  wire \B_V_data_1_payload_B_reg_n_3_[22] ;
  wire \B_V_data_1_payload_B_reg_n_3_[23] ;
  wire \B_V_data_1_payload_B_reg_n_3_[2] ;
  wire \B_V_data_1_payload_B_reg_n_3_[3] ;
  wire \B_V_data_1_payload_B_reg_n_3_[4] ;
  wire \B_V_data_1_payload_B_reg_n_3_[5] ;
  wire \B_V_data_1_payload_B_reg_n_3_[6] ;
  wire \B_V_data_1_payload_B_reg_n_3_[7] ;
  wire \B_V_data_1_payload_B_reg_n_3_[8] ;
  wire \B_V_data_1_payload_B_reg_n_3_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_0;
  wire B_V_data_1_sel__0;
  wire B_V_data_1_sel_rd_i_1__1_n_3;
  wire B_V_data_1_sel_rd_i_2_n_3;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_rd_reg_1;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire [0:0]CO;
  wire [23:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[5]_i_18_n_3 ;
  wire \ap_CS_fsm[5]_i_19_n_3 ;
  wire \ap_CS_fsm[5]_i_20_n_3 ;
  wire \ap_CS_fsm[5]_i_21_n_3 ;
  wire \ap_CS_fsm[5]_i_31_n_3 ;
  wire \ap_CS_fsm[5]_i_32_n_3 ;
  wire \ap_CS_fsm[5]_i_33_n_3 ;
  wire \ap_CS_fsm[5]_i_34_n_3 ;
  wire \ap_CS_fsm[5]_i_5_n_3 ;
  wire \ap_CS_fsm[5]_i_6_n_3 ;
  wire \ap_CS_fsm[5]_i_7_n_3 ;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg[4]_2 ;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire [10:0]\ap_CS_fsm_reg[5]_i_17_0 ;
  wire \ap_CS_fsm_reg[5]_i_17_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_17_n_4 ;
  wire \ap_CS_fsm_reg[5]_i_17_n_5 ;
  wire \ap_CS_fsm_reg[5]_i_17_n_6 ;
  wire [31:0]\ap_CS_fsm_reg[5]_i_2_0 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_5 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[5]_i_4_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_4_n_4 ;
  wire \ap_CS_fsm_reg[5]_i_4_n_5 ;
  wire \ap_CS_fsm_reg[5]_i_4_n_6 ;
  wire ap_block_pp1_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_reg;
  wire [0:0]ap_enable_reg_pp1_iter0_reg_0;
  wire ap_enable_reg_pp1_iter0_reg_1;
  wire ap_enable_reg_pp1_iter0_reg_2;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp1_iter1_reg_0;
  wire ap_phi_mux_start_3_phi_fu_241_p41;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire \axi_data_V_5_reg_344[0]_i_2_n_3 ;
  wire \axi_data_V_5_reg_344[10]_i_2_n_3 ;
  wire \axi_data_V_5_reg_344[11]_i_2_n_3 ;
  wire \axi_data_V_5_reg_344[12]_i_2_n_3 ;
  wire \axi_data_V_5_reg_344[13]_i_2_n_3 ;
  wire \axi_data_V_5_reg_344[14]_i_2_n_3 ;
  wire \axi_data_V_5_reg_344[15]_i_2_n_3 ;
  wire \axi_data_V_5_reg_344[16]_i_2_n_3 ;
  wire \axi_data_V_5_reg_344[17]_i_2_n_3 ;
  wire \axi_data_V_5_reg_344[18]_i_2_n_3 ;
  wire \axi_data_V_5_reg_344[19]_i_2_n_3 ;
  wire \axi_data_V_5_reg_344[1]_i_2_n_3 ;
  wire \axi_data_V_5_reg_344[20]_i_2_n_3 ;
  wire \axi_data_V_5_reg_344[21]_i_2_n_3 ;
  wire \axi_data_V_5_reg_344[22]_i_2_n_3 ;
  wire \axi_data_V_5_reg_344[23]_i_2_n_3 ;
  wire \axi_data_V_5_reg_344[2]_i_2_n_3 ;
  wire \axi_data_V_5_reg_344[3]_i_2_n_3 ;
  wire \axi_data_V_5_reg_344[4]_i_2_n_3 ;
  wire \axi_data_V_5_reg_344[5]_i_2_n_3 ;
  wire \axi_data_V_5_reg_344[6]_i_2_n_3 ;
  wire \axi_data_V_5_reg_344[7]_i_2_n_3 ;
  wire \axi_data_V_5_reg_344[8]_i_2_n_3 ;
  wire \axi_data_V_5_reg_344[9]_i_2_n_3 ;
  wire \axi_data_V_5_reg_344_reg[0] ;
  wire [23:0]\axi_data_V_5_reg_344_reg[23] ;
  wire axi_last_V_8_reg_2691;
  wire \axi_last_V_8_reg_269_reg[0] ;
  wire \axi_last_V_8_reg_269_reg[0]_0 ;
  wire cmp743_i_reg_468;
  wire [1:0]\cmp743_i_reg_468_reg[0] ;
  wire [23:0]\cmp743_i_reg_468_reg[0]_0 ;
  wire \icmp_ln132_reg_491_reg[0] ;
  wire \icmp_ln132_reg_491_reg[0]_0 ;
  wire img_in_data_full_n;
  wire internal_full_n_i_3__1;
  wire [0:0]\last_1_reg_356_reg[0] ;
  wire last_reg_226;
  wire \last_reg_226_reg[0] ;
  wire [23:0]\p_Val2_s_reg_282_reg[23] ;
  wire start_1_fu_90;
  wire \start_1_fu_90_reg[0] ;
  wire start_3_reg_238;
  wire start_reg_171;
  wire [0:0]\start_reg_171_reg[0] ;
  wire [23:0]stream_in_TDATA;
  wire stream_in_TVALID;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_17_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[5]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_4_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5515FFFFAAEA0000)) 
    B_V_data_1_sel_rd_i_1
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(ap_enable_reg_pp1_iter0_reg),
        .I2(B_V_data_1_sel_rd_i_2_n_3),
        .I3(CO),
        .I4(B_V_data_1_sel_rd_reg_0),
        .I5(B_V_data_1_sel),
        .O(\B_V_data_1_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h5515FFFFAAEA0000)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(ap_enable_reg_pp1_iter0_reg),
        .I2(B_V_data_1_sel_rd_i_2_n_3),
        .I3(CO),
        .I4(B_V_data_1_sel_rd_reg_1),
        .I5(B_V_data_1_sel_0),
        .O(\B_V_data_1_state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h5515FFFFAAEA0000)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(ap_enable_reg_pp1_iter0_reg),
        .I2(B_V_data_1_sel_rd_i_2_n_3),
        .I3(CO),
        .I4(\B_V_data_1_state_reg_n_3_[0] ),
        .I5(B_V_data_1_sel__0),
        .O(B_V_data_1_sel_rd_i_1__1_n_3));
  LUT6 #(
    .INIT(64'h111111110F111111)) 
    B_V_data_1_sel_rd_i_2
       (.I0(start_3_reg_238),
        .I1(last_reg_226),
        .I2(\last_reg_226_reg[0] ),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp1_iter1_reg_0),
        .I5(\icmp_ln132_reg_491_reg[0]_0 ),
        .O(B_V_data_1_sel_rd_i_2_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_3),
        .Q(B_V_data_1_sel__0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(stream_in_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h888A8888AAAA0000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(stream_in_TVALID),
        .I2(\ap_CS_fsm_reg[4]_0 ),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(\B_V_data_1_state_reg_n_3_[0] ),
        .I5(\B_V_data_1_state_reg[1]_0 ),
        .O(\B_V_data_1_state[0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(CO),
        .I1(B_V_data_1_sel_rd_i_2_n_3),
        .I2(ap_block_pp1_stage0_11001),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp1_iter0),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF75FF75FF75)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(stream_in_TVALID),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(ap_enable_reg_pp1_iter0_reg),
        .I5(\axi_last_V_8_reg_269_reg[0] ),
        .O(B_V_data_1_state));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h2020F020)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(Q[0]),
        .I1(start_reg_171),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .I3(Q[4]),
        .I4(\axi_data_V_5_reg_344_reg[0] ),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \B_V_data_1_state[1]_i_4 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(Q[2]),
        .I2(ap_block_pp1_stage0_11001),
        .O(ap_enable_reg_pp1_iter0_reg));
  LUT5 #(
    .INIT(32'h00002227)) 
    \B_V_data_1_state[1]_i_5 
       (.I0(ap_phi_mux_start_3_phi_fu_241_p41),
        .I1(\last_reg_226_reg[0] ),
        .I2(last_reg_226),
        .I3(start_3_reg_238),
        .I4(CO),
        .O(\axi_last_V_8_reg_269_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \B_V_data_1_state[1]_i_6 
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(\icmp_ln132_reg_491_reg[0]_0 ),
        .O(ap_phi_mux_start_3_phi_fu_241_p41));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hD0F0FFFFD0F0D0F0)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(CO),
        .I1(ap_block_pp1_stage0_11001),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(\ap_CS_fsm_reg[4]_2 ),
        .I5(cmp743_i_reg_468),
        .O(\cmp743_i_reg_468_reg[0] [0]));
  LUT6 #(
    .INIT(64'h020002000200FFFF)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(B_V_data_1_sel_rd_i_2_n_3),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(CO),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(img_in_data_full_n),
        .I5(ap_enable_reg_pp1_iter0_reg_2),
        .O(ap_block_pp1_stage0_11001));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h8F888888)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(CO),
        .I1(ap_enable_reg_pp1_iter0_reg),
        .I2(cmp743_i_reg_468),
        .I3(Q[1]),
        .I4(\ap_CS_fsm_reg[5] ),
        .O(\cmp743_i_reg_468_reg[0] [1]));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_18 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [23]),
        .I1(\ap_CS_fsm_reg[5]_i_2_0 [22]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [21]),
        .O(\ap_CS_fsm[5]_i_18_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_19 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [19]),
        .I1(\ap_CS_fsm_reg[5]_i_2_0 [18]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [20]),
        .O(\ap_CS_fsm[5]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_20 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [17]),
        .I1(\ap_CS_fsm_reg[5]_i_2_0 [16]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [15]),
        .O(\ap_CS_fsm[5]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_21 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [13]),
        .I1(\ap_CS_fsm_reg[5]_i_2_0 [12]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [14]),
        .O(\ap_CS_fsm[5]_i_21_n_3 ));
  LUT5 #(
    .INIT(32'h09000009)) 
    \ap_CS_fsm[5]_i_31 
       (.I0(\ap_CS_fsm_reg[5]_i_17_0 [9]),
        .I1(\ap_CS_fsm_reg[5]_i_2_0 [9]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [11]),
        .I3(\ap_CS_fsm_reg[5]_i_2_0 [10]),
        .I4(\ap_CS_fsm_reg[5]_i_17_0 [10]),
        .O(\ap_CS_fsm[5]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_32 
       (.I0(\ap_CS_fsm_reg[5]_i_17_0 [6]),
        .I1(\ap_CS_fsm_reg[5]_i_2_0 [6]),
        .I2(\ap_CS_fsm_reg[5]_i_17_0 [7]),
        .I3(\ap_CS_fsm_reg[5]_i_2_0 [7]),
        .I4(\ap_CS_fsm_reg[5]_i_2_0 [8]),
        .I5(\ap_CS_fsm_reg[5]_i_17_0 [8]),
        .O(\ap_CS_fsm[5]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_33 
       (.I0(\ap_CS_fsm_reg[5]_i_17_0 [3]),
        .I1(\ap_CS_fsm_reg[5]_i_2_0 [3]),
        .I2(\ap_CS_fsm_reg[5]_i_17_0 [5]),
        .I3(\ap_CS_fsm_reg[5]_i_2_0 [5]),
        .I4(\ap_CS_fsm_reg[5]_i_2_0 [4]),
        .I5(\ap_CS_fsm_reg[5]_i_17_0 [4]),
        .O(\ap_CS_fsm[5]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_34 
       (.I0(\ap_CS_fsm_reg[5]_i_17_0 [0]),
        .I1(\ap_CS_fsm_reg[5]_i_2_0 [0]),
        .I2(\ap_CS_fsm_reg[5]_i_17_0 [1]),
        .I3(\ap_CS_fsm_reg[5]_i_2_0 [1]),
        .I4(\ap_CS_fsm_reg[5]_i_2_0 [2]),
        .I5(\ap_CS_fsm_reg[5]_i_17_0 [2]),
        .O(\ap_CS_fsm[5]_i_34_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_5 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [31]),
        .I1(\ap_CS_fsm_reg[5]_i_2_0 [30]),
        .O(\ap_CS_fsm[5]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_6 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [29]),
        .I1(\ap_CS_fsm_reg[5]_i_2_0 [28]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [27]),
        .O(\ap_CS_fsm[5]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_7 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [25]),
        .I1(\ap_CS_fsm_reg[5]_i_2_0 [24]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [26]),
        .O(\ap_CS_fsm[5]_i_7_n_3 ));
  CARRY4 \ap_CS_fsm_reg[5]_i_17 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[5]_i_17_n_3 ,\ap_CS_fsm_reg[5]_i_17_n_4 ,\ap_CS_fsm_reg[5]_i_17_n_5 ,\ap_CS_fsm_reg[5]_i_17_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_17_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_31_n_3 ,\ap_CS_fsm[5]_i_32_n_3 ,\ap_CS_fsm[5]_i_33_n_3 ,\ap_CS_fsm[5]_i_34_n_3 }));
  CARRY4 \ap_CS_fsm_reg[5]_i_2 
       (.CI(\ap_CS_fsm_reg[5]_i_4_n_3 ),
        .CO({\NLW_ap_CS_fsm_reg[5]_i_2_CO_UNCONNECTED [3],CO,\ap_CS_fsm_reg[5]_i_2_n_5 ,\ap_CS_fsm_reg[5]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[5]_i_5_n_3 ,\ap_CS_fsm[5]_i_6_n_3 ,\ap_CS_fsm[5]_i_7_n_3 }));
  CARRY4 \ap_CS_fsm_reg[5]_i_4 
       (.CI(\ap_CS_fsm_reg[5]_i_17_n_3 ),
        .CO({\ap_CS_fsm_reg[5]_i_4_n_3 ,\ap_CS_fsm_reg[5]_i_4_n_4 ,\ap_CS_fsm_reg[5]_i_4_n_5 ,\ap_CS_fsm_reg[5]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_18_n_3 ,\ap_CS_fsm[5]_i_19_n_3 ,\ap_CS_fsm[5]_i_20_n_3 ,\ap_CS_fsm[5]_i_21_n_3 }));
  LUT6 #(
    .INIT(64'hA8A800A8A8A8A8A8)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_rst_n),
        .I1(SR),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(CO),
        .I4(ap_block_pp1_stage0_11001),
        .I5(Q[2]),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h00000A0088880A00)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(CO),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_block_pp1_stage0_11001),
        .I5(SR),
        .O(ap_rst_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    \axi_data_V_3_reg_248[23]_i_1 
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(Q[1]),
        .I2(cmp743_i_reg_468),
        .I3(ap_enable_reg_pp1_iter1_reg),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \axi_data_V_3_reg_248[23]_i_3 
       (.I0(ap_enable_reg_pp1_iter1_reg_0),
        .I1(\icmp_ln132_reg_491_reg[0]_0 ),
        .I2(Q[2]),
        .I3(ap_block_pp1_stage0_11001),
        .O(ap_enable_reg_pp1_iter1_reg));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[0]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [0]),
        .I3(\p_Val2_s_reg_282_reg[23] [0]),
        .I4(\axi_data_V_5_reg_344[0]_i_2_n_3 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[0]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[10]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [10]),
        .I3(\p_Val2_s_reg_282_reg[23] [10]),
        .I4(\axi_data_V_5_reg_344[10]_i_2_n_3 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [10]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[10]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[10]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[11]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [11]),
        .I3(\p_Val2_s_reg_282_reg[23] [11]),
        .I4(\axi_data_V_5_reg_344[11]_i_2_n_3 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [11]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[11]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[11]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[12]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [12]),
        .I3(\p_Val2_s_reg_282_reg[23] [12]),
        .I4(\axi_data_V_5_reg_344[12]_i_2_n_3 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [12]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[12]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[12]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[13]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [13]),
        .I3(\p_Val2_s_reg_282_reg[23] [13]),
        .I4(\axi_data_V_5_reg_344[13]_i_2_n_3 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [13]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[13]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[13]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[14]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [14]),
        .I3(\p_Val2_s_reg_282_reg[23] [14]),
        .I4(\axi_data_V_5_reg_344[14]_i_2_n_3 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [14]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[14]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[14]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[15]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [15]),
        .I3(\p_Val2_s_reg_282_reg[23] [15]),
        .I4(\axi_data_V_5_reg_344[15]_i_2_n_3 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [15]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[15]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[15]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[16]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [16]),
        .I3(\p_Val2_s_reg_282_reg[23] [16]),
        .I4(\axi_data_V_5_reg_344[16]_i_2_n_3 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [16]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[16]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[16]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[17]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [17]),
        .I3(\p_Val2_s_reg_282_reg[23] [17]),
        .I4(\axi_data_V_5_reg_344[17]_i_2_n_3 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [17]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[17]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[17]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[18]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [18]),
        .I3(\p_Val2_s_reg_282_reg[23] [18]),
        .I4(\axi_data_V_5_reg_344[18]_i_2_n_3 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [18]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[18]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[18]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[19]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [19]),
        .I3(\p_Val2_s_reg_282_reg[23] [19]),
        .I4(\axi_data_V_5_reg_344[19]_i_2_n_3 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [19]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[19]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[19]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[1]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [1]),
        .I3(\p_Val2_s_reg_282_reg[23] [1]),
        .I4(\axi_data_V_5_reg_344[1]_i_2_n_3 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[1]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[1]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[20]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [20]),
        .I3(\p_Val2_s_reg_282_reg[23] [20]),
        .I4(\axi_data_V_5_reg_344[20]_i_2_n_3 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [20]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[20]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[20]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[21]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [21]),
        .I3(\p_Val2_s_reg_282_reg[23] [21]),
        .I4(\axi_data_V_5_reg_344[21]_i_2_n_3 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [21]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[21]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[21]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[22]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [22]),
        .I3(\p_Val2_s_reg_282_reg[23] [22]),
        .I4(\axi_data_V_5_reg_344[22]_i_2_n_3 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [22]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[22]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[22]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[23]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [23]),
        .I3(\p_Val2_s_reg_282_reg[23] [23]),
        .I4(\axi_data_V_5_reg_344[23]_i_2_n_3 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [23]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[23]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[23]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[2]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [2]),
        .I3(\p_Val2_s_reg_282_reg[23] [2]),
        .I4(\axi_data_V_5_reg_344[2]_i_2_n_3 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [2]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[2]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[2]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[3]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [3]),
        .I3(\p_Val2_s_reg_282_reg[23] [3]),
        .I4(\axi_data_V_5_reg_344[3]_i_2_n_3 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [3]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[3]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[4]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [4]),
        .I3(\p_Val2_s_reg_282_reg[23] [4]),
        .I4(\axi_data_V_5_reg_344[4]_i_2_n_3 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [4]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[4]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[5]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [5]),
        .I3(\p_Val2_s_reg_282_reg[23] [5]),
        .I4(\axi_data_V_5_reg_344[5]_i_2_n_3 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [5]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[5]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[6]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [6]),
        .I3(\p_Val2_s_reg_282_reg[23] [6]),
        .I4(\axi_data_V_5_reg_344[6]_i_2_n_3 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [6]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[6]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[7]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [7]),
        .I3(\p_Val2_s_reg_282_reg[23] [7]),
        .I4(\axi_data_V_5_reg_344[7]_i_2_n_3 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [7]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[7]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[8]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [8]),
        .I3(\p_Val2_s_reg_282_reg[23] [8]),
        .I4(\axi_data_V_5_reg_344[8]_i_2_n_3 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [8]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[8]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[9]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [9]),
        .I3(\p_Val2_s_reg_282_reg[23] [9]),
        .I4(\axi_data_V_5_reg_344[9]_i_2_n_3 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [9]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[9]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[9]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[23]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \axi_last_V_reg_147[0]_i_1 
       (.I0(start_reg_171),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(Q[0]),
        .O(\start_reg_171_reg[0] ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln132_reg_491[0]_i_1 
       (.I0(\icmp_ln132_reg_491_reg[0]_0 ),
        .I1(ap_block_pp1_stage0_11001),
        .I2(Q[2]),
        .I3(CO),
        .O(\icmp_ln132_reg_491_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAEAAAAFFFFFFFF)) 
    internal_full_n_i_4
       (.I0(internal_full_n_i_3__1),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(CO),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_sel_rd_i_2_n_3),
        .I5(Q[2]),
        .O(ap_enable_reg_pp1_iter0_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_215[10]_i_2 
       (.I0(ap_enable_reg_pp1_iter0_reg),
        .I1(CO),
        .O(ap_enable_reg_pp1_iter0_reg_0));
  LUT4 #(
    .INIT(16'hFF40)) 
    \last_1_reg_356[0]_i_1 
       (.I0(\axi_data_V_5_reg_344_reg[0] ),
        .I1(Q[4]),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .I3(Q[3]),
        .O(\last_1_reg_356_reg[0] ));
  LUT6 #(
    .INIT(64'h00E2E2E2E2E2E2E2)) 
    \last_reg_226[0]_i_1 
       (.I0(\last_reg_226_reg[0] ),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(last_reg_226),
        .I3(\ap_CS_fsm_reg[5] ),
        .I4(Q[1]),
        .I5(cmp743_i_reg_468),
        .O(\axi_last_V_8_reg_269_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \mOutPtr[1]_i_2__0 
       (.I0(ap_block_pp1_stage0_11001),
        .I1(Q[2]),
        .I2(\icmp_ln132_reg_491_reg[0]_0 ),
        .I3(ap_enable_reg_pp1_iter1_reg_0),
        .I4(img_in_data_full_n),
        .O(\ap_CS_fsm_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[0]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[10]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[11]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[12]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[13]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[14]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[15]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[16]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[17]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[18]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[19]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[1]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[20]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[21]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[22]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hF7FF0000)) 
    \p_Val2_s_reg_282[23]_i_1 
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(\icmp_ln132_reg_491_reg[0]_0 ),
        .I3(axi_last_V_8_reg_2691),
        .I4(ap_enable_reg_pp1_iter0_reg),
        .O(\ap_CS_fsm_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[23]_i_2 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[2]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[3]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[4]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[5]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[6]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[7]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[8]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[9]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .I2(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hBFFF800080008000)) 
    \start_3_reg_238[0]_i_1 
       (.I0(start_1_fu_90),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(\ap_CS_fsm_reg[5] ),
        .I4(start_3_reg_238),
        .I5(ap_enable_reg_pp1_iter1_reg),
        .O(\start_1_fu_90_reg[0] ));
endmodule

(* ORIG_REF_NAME = "erode_accel_regslice_both" *) 
module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_regslice_both__parameterized1
   (stream_out_TLAST,
    ap_rst_n_inv,
    ap_clk,
    stream_out_TREADY,
    \B_V_data_1_state_reg[0]_0 ,
    ap_rst_n,
    axi_last_V_reg_279);
  output [0:0]stream_out_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input stream_out_TREADY;
  input \B_V_data_1_state_reg[0]_0 ;
  input ap_rst_n;
  input axi_last_V_reg_279;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__2_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__2_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__4_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__4_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_V_reg_279;
  wire [0:0]stream_out_TLAST;
  wire stream_out_TREADY;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__2 
       (.I0(axi_last_V_reg_279),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__2_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__2_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__2 
       (.I0(axi_last_V_reg_279),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[0] ),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__2_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__2_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(stream_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__4_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__4_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(stream_out_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(stream_out_TREADY),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \stream_out_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(stream_out_TLAST));
endmodule

(* ORIG_REF_NAME = "erode_accel_regslice_both" *) 
module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_regslice_both__parameterized1_16
   (\B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel,
    \axi_last_V_3_reg_259_reg[0] ,
    \axi_last_V_5_ph_reg_295_reg[0] ,
    stream_in_TLAST_int_regslice,
    \last_1_ph_reg_319_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_rd_reg_0,
    axi_last_V_3_reg_259,
    axi_last_V_8_reg_2691,
    stream_in_TVALID,
    \B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[1]_1 ,
    \B_V_data_1_state_reg[1]_2 ,
    ap_rst_n,
    \B_V_data_1_state_reg[0]_1 ,
    axi_last_V_5_ph_reg_295,
    Q,
    cmp743_i_reg_468,
    last_reg_226,
    \last_1_reg_356_reg[0] ,
    stream_in_TLAST);
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel;
  output \axi_last_V_3_reg_259_reg[0] ;
  output \axi_last_V_5_ph_reg_295_reg[0] ;
  output stream_in_TLAST_int_regslice;
  output \last_1_ph_reg_319_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_rd_reg_0;
  input axi_last_V_3_reg_259;
  input axi_last_V_8_reg_2691;
  input stream_in_TVALID;
  input \B_V_data_1_state_reg[1]_0 ;
  input \B_V_data_1_state_reg[1]_1 ;
  input \B_V_data_1_state_reg[1]_2 ;
  input ap_rst_n;
  input \B_V_data_1_state_reg[0]_1 ;
  input axi_last_V_5_ph_reg_295;
  input [0:0]Q;
  input cmp743_i_reg_468;
  input last_reg_226;
  input \last_1_reg_356_reg[0] ;
  input [0:0]stream_in_TLAST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire \B_V_data_1_state_reg[1]_2 ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_V_3_reg_259;
  wire \axi_last_V_3_reg_259_reg[0] ;
  wire axi_last_V_5_ph_reg_295;
  wire \axi_last_V_5_ph_reg_295_reg[0] ;
  wire axi_last_V_8_reg_2691;
  wire cmp743_i_reg_468;
  wire \last_1_ph_reg_319_reg[0] ;
  wire \last_1_reg_356_reg[0] ;
  wire last_reg_226;
  wire [0:0]stream_in_TLAST;
  wire stream_in_TLAST_int_regslice;
  wire stream_in_TVALID;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(stream_in_TLAST),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(stream_in_TLAST),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(stream_in_TVALID),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h88A088A088A0A8A0)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(stream_in_TVALID),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(\B_V_data_1_state_reg[0]_1 ),
        .O(\B_V_data_1_state[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFF73FF73FF73)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(stream_in_TVALID),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(\B_V_data_1_state_reg[1]_1 ),
        .I5(\B_V_data_1_state_reg[1]_2 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFB3BC808)) 
    \axi_last_V_5_reg_332[0]_i_1 
       (.I0(axi_last_V_5_ph_reg_295),
        .I1(Q),
        .I2(cmp743_i_reg_468),
        .I3(last_reg_226),
        .I4(stream_in_TLAST_int_regslice),
        .O(\axi_last_V_5_ph_reg_295_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_last_V_8_reg_269[0]_i_1 
       (.I0(axi_last_V_3_reg_259),
        .I1(axi_last_V_8_reg_2691),
        .I2(B_V_data_1_payload_B),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A),
        .O(\axi_last_V_3_reg_259_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V_reg_147[0]_i_2 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(stream_in_TLAST_int_regslice));
  LUT5 #(
    .INIT(32'hFB3BC808)) 
    \last_1_reg_356[0]_i_2 
       (.I0(\last_1_reg_356_reg[0] ),
        .I1(Q),
        .I2(cmp743_i_reg_468),
        .I3(last_reg_226),
        .I4(stream_in_TLAST_int_regslice),
        .O(\last_1_ph_reg_319_reg[0] ));
endmodule

(* ORIG_REF_NAME = "erode_accel_regslice_both" *) 
module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_regslice_both__parameterized1_17
   (\B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel,
    \start_reg_171_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_rd_reg_0,
    start_reg_171,
    E,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
    stream_in_TVALID,
    \B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[1]_1 ,
    \B_V_data_1_state_reg[1]_2 ,
    ap_rst_n,
    \B_V_data_1_state_reg[0]_1 ,
    stream_in_TUSER);
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel;
  output \start_reg_171_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_rd_reg_0;
  input start_reg_171;
  input [0:0]E;
  input AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read;
  input stream_in_TVALID;
  input \B_V_data_1_state_reg[1]_0 ;
  input \B_V_data_1_state_reg[1]_1 ;
  input \B_V_data_1_state_reg[1]_2 ;
  input ap_rst_n;
  input \B_V_data_1_state_reg[0]_1 ;
  input [0:0]stream_in_TUSER;

  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read;
  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire \B_V_data_1_state_reg[1]_2 ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire start_reg_171;
  wire \start_reg_171_reg[0] ;
  wire [0:0]stream_in_TUSER;
  wire stream_in_TVALID;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(stream_in_TUSER),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(stream_in_TUSER),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(stream_in_TVALID),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h88A088A088A0A8A0)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(stream_in_TVALID),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(\B_V_data_1_state_reg[0]_1 ),
        .O(\B_V_data_1_state[0]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFF73FF73FF73)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(stream_in_TVALID),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(\B_V_data_1_state_reg[1]_1 ),
        .I5(\B_V_data_1_state_reg[1]_2 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \start_reg_171[0]_i_1 
       (.I0(start_reg_171),
        .I1(E),
        .I2(B_V_data_1_payload_A),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_B),
        .I5(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .O(\start_reg_171_reg[0] ));
endmodule

(* ORIG_REF_NAME = "erode_accel_regslice_both" *) 
module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_regslice_both__parameterized1_5
   (stream_out_TUSER,
    ap_rst_n_inv,
    ap_clk,
    stream_out_TREADY,
    \B_V_data_1_state_reg[0]_0 ,
    ap_rst_n,
    sof_3_reg_156,
    \B_V_data_1_payload_A_reg[0]_0 ,
    \B_V_data_1_payload_A_reg[0]_1 );
  output [0:0]stream_out_TUSER;
  input ap_rst_n_inv;
  input ap_clk;
  input stream_out_TREADY;
  input \B_V_data_1_state_reg[0]_0 ;
  input ap_rst_n;
  input sof_3_reg_156;
  input \B_V_data_1_payload_A_reg[0]_0 ;
  input \B_V_data_1_payload_A_reg[0]_1 ;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__1_n_3 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire \B_V_data_1_payload_A_reg[0]_1 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__1_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__3_n_3 ;
  wire B_V_data_1_state_cmp_full__0;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire sof_3_reg_156;
  wire stream_out_TREADY;
  wire [0:0]stream_out_TUSER;

  LUT6 #(
    .INIT(64'hFFFF8AFF00008A00)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(sof_3_reg_156),
        .I1(\B_V_data_1_payload_A_reg[0]_0 ),
        .I2(\B_V_data_1_payload_A_reg[0]_1 ),
        .I3(B_V_data_1_state_cmp_full__0),
        .I4(B_V_data_1_sel_wr),
        .I5(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \B_V_data_1_payload_A[0]_i_2 
       (.I0(\B_V_data_1_state_reg_n_3_[1] ),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .O(B_V_data_1_state_cmp_full__0));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__1_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8AFFFFFF8A000000)) 
    \B_V_data_1_payload_B[0]_i_1__1 
       (.I0(sof_3_reg_156),
        .I1(\B_V_data_1_payload_A_reg[0]_0 ),
        .I2(\B_V_data_1_payload_A_reg[0]_1 ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_state_cmp_full__0),
        .I5(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__1_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__1_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(stream_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(stream_out_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(stream_out_TREADY),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \stream_out_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(stream_out_TUSER));
endmodule

module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0
   (start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
    mOutPtr110_out,
    shiftReg_ce,
    internal_full_n_reg_0,
    mOutPtr110_out_0,
    internal_full_n_reg_1,
    ap_idle,
    internal_full_n_reg_2,
    ap_sync_ready,
    ap_clk,
    img_in_rows_c_empty_n,
    Q,
    img_in_cols_c10_full_n,
    img_in_rows_c9_full_n,
    img_in_cols_c_empty_n,
    img_in_rows_c_full_n,
    img_in_cols_c_full_n,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start,
    internal_empty_n_reg_0,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n,
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
    erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready,
    int_ap_ready_reg,
    img_out_cols_c_full_n,
    img_out_rows_c_full_n,
    start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n,
    start_once_reg,
    ap_start,
    CO,
    ap_rst_n_inv);
  output start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n;
  output AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  output AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read;
  output mOutPtr110_out;
  output shiftReg_ce;
  output internal_full_n_reg_0;
  output mOutPtr110_out_0;
  output internal_full_n_reg_1;
  output ap_idle;
  output internal_full_n_reg_2;
  output ap_sync_ready;
  input ap_clk;
  input img_in_rows_c_empty_n;
  input [1:0]Q;
  input img_in_cols_c10_full_n;
  input img_in_rows_c9_full_n;
  input img_in_cols_c_empty_n;
  input img_in_rows_c_full_n;
  input img_in_cols_c_full_n;
  input int_ap_idle_reg;
  input [0:0]int_ap_idle_reg_0;
  input xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n;
  input ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  input erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready;
  input int_ap_ready_reg;
  input img_out_cols_c_full_n;
  input img_out_rows_c_full_n;
  input start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n;
  input start_once_reg;
  input ap_start;
  input [0:0]CO;
  input ap_rst_n_inv;

  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read;
  wire [0:0]CO;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready;
  wire erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready;
  wire img_in_cols_c10_full_n;
  wire img_in_cols_c_empty_n;
  wire img_in_cols_c_full_n;
  wire img_in_rows_c9_full_n;
  wire img_in_rows_c_empty_n;
  wire img_in_rows_c_full_n;
  wire img_out_cols_c_full_n;
  wire img_out_rows_c_full_n;
  wire int_ap_idle_reg;
  wire [0:0]int_ap_idle_reg_0;
  wire int_ap_ready_reg;
  wire internal_empty_n_i_1__5_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__5_n_3;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_ce;
  wire start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n;
  wire start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n;
  wire start_once_reg;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start;

  LUT5 #(
    .INIT(32'h40000000)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(internal_full_n_reg_2),
        .I1(img_out_cols_c_full_n),
        .I2(img_in_rows_c_full_n),
        .I3(img_out_rows_c_full_n),
        .I4(img_in_cols_c_full_n),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .I1(img_in_rows_c_empty_n),
        .I2(Q[0]),
        .I3(img_in_cols_c10_full_n),
        .I4(img_in_rows_c9_full_n),
        .I5(img_in_cols_c_empty_n),
        .O(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read));
  LUT4 #(
    .INIT(16'h0080)) 
    int_ap_idle_i_1
       (.I0(internal_full_n_reg_2),
        .I1(int_ap_idle_reg),
        .I2(int_ap_idle_reg_0),
        .I3(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .O(ap_idle));
  LUT5 #(
    .INIT(32'hFFFF07FF)) 
    int_ap_idle_i_2
       (.I0(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n),
        .I1(start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n),
        .I2(start_once_reg),
        .I3(ap_start),
        .I4(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .O(internal_full_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hEEE0)) 
    int_ap_ready_i_1
       (.I0(shiftReg_ce),
        .I1(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready),
        .I2(erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready),
        .I3(int_ap_ready_reg),
        .O(ap_sync_ready));
  LUT6 #(
    .INIT(64'hFFFEF00000000000)) 
    internal_empty_n_i_1__5
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(internal_empty_n_reg_0),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__5_n_3));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__0
       (.I0(shiftReg_ce),
        .I1(img_in_rows_c_full_n),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__1
       (.I0(shiftReg_ce),
        .I1(img_in_cols_c_full_n),
        .O(internal_full_n_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_3),
        .Q(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDD5DDDDDDDDFFFF)) 
    internal_full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__5_n_3));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3
       (.I0(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I1(img_in_rows_c_empty_n),
        .I2(shiftReg_ce),
        .I3(img_in_rows_c_full_n),
        .O(mOutPtr110_out));
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__0
       (.I0(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I1(img_in_cols_c_empty_n),
        .I2(shiftReg_ce),
        .I3(img_in_cols_c_full_n),
        .O(mOutPtr110_out_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_3),
        .Q(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1 
       (.I0(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .I1(CO),
        .I2(Q[1]),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h77E7777788188888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(Q[1]),
        .I3(CO),
        .I4(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0
   (start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n,
    xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start,
    D,
    ap_clk,
    \mOutPtr_reg[1]_0 ,
    CO,
    i_1_reg_2560,
    ap_rst_n,
    xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done,
    img_out_rows_c_empty_n,
    Q,
    img_out_cols_c_empty_n,
    ap_rst_n_inv);
  output start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n;
  output xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start;
  output [0:0]D;
  input ap_clk;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]CO;
  input i_1_reg_2560;
  input ap_rst_n;
  input xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done;
  input img_out_rows_c_empty_n;
  input [0:0]Q;
  input img_out_cols_c_empty_n;
  input ap_rst_n_inv;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire i_1_reg_2560;
  wire img_out_cols_c_empty_n;
  wire img_out_rows_c_empty_n;
  wire internal_empty_n_i_1__8_n_3;
  wire internal_empty_n_i_2__6_n_3;
  wire internal_full_n_i_1__8_n_3;
  wire internal_full_n_i_2__0_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start;

  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .I1(img_out_rows_c_empty_n),
        .I2(Q),
        .I3(img_out_cols_c_empty_n),
        .O(D));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__8
       (.I0(internal_empty_n_i_2__6_n_3),
        .I1(mOutPtr[2]),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__8_n_3));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    internal_empty_n_i_2__6
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .I4(CO),
        .I5(i_1_reg_2560),
        .O(internal_empty_n_i_2__6_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_3),
        .Q(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDFFD5DDD5DDD5DD)) 
    internal_full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n),
        .I2(internal_full_n_i_2__0_n_3),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done),
        .I5(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .O(internal_full_n_i_1__8_n_3));
  LUT3 #(
    .INIT(8'hFB)) 
    internal_full_n_i_2__0
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .O(internal_full_n_i_2__0_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_3),
        .Q(start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1 
       (.I0(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .I1(CO),
        .I2(i_1_reg_2560),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h77E7777788188888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(i_1_reg_2560),
        .I3(CO),
        .I4(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done),
        .I4(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_xfMat2AXIvideo_24_9_1080_1920_1_s
   (\B_V_data_1_state_reg[0] ,
    CO,
    xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done,
    i_1_reg_2560,
    xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read,
    Q,
    stream_out_TUSER,
    stream_out_TLAST,
    mOutPtr110_out,
    stream_out_TDATA,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    stream_out_TREADY,
    img_out_data_empty_n,
    xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read,
    img_out_cols_c_empty_n,
    img_out_rows_c_empty_n,
    xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start,
    internal_full_n_reg,
    D,
    \ap_CS_fsm_reg[1]_0 ,
    \cols_reg_240_reg[31]_0 ,
    \rows_reg_235_reg[31]_0 );
  output \B_V_data_1_state_reg[0] ;
  output [0:0]CO;
  output xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done;
  output i_1_reg_2560;
  output xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read;
  output [0:0]Q;
  output [0:0]stream_out_TUSER;
  output [0:0]stream_out_TLAST;
  output mOutPtr110_out;
  output [23:0]stream_out_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input stream_out_TREADY;
  input img_out_data_empty_n;
  input xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read;
  input img_out_cols_c_empty_n;
  input img_out_rows_c_empty_n;
  input xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start;
  input internal_full_n_reg;
  input [23:0]D;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input [31:0]\cols_reg_240_reg[31]_0 ;
  input [31:0]\rows_reg_235_reg[31]_0 ;

  wire \B_V_data_1_state_reg[0] ;
  wire [0:0]CO;
  wire [23:0]D;
  wire [0:0]Q;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state7;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm112_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_enable_reg_pp0_iter2_reg_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_V_fu_218_p2;
  wire axi_last_V_reg_279;
  wire \axi_last_V_reg_279[0]_i_10_n_3 ;
  wire \axi_last_V_reg_279[0]_i_11_n_3 ;
  wire \axi_last_V_reg_279[0]_i_12_n_3 ;
  wire \axi_last_V_reg_279[0]_i_13_n_3 ;
  wire \axi_last_V_reg_279[0]_i_14_n_3 ;
  wire \axi_last_V_reg_279[0]_i_15_n_3 ;
  wire \axi_last_V_reg_279[0]_i_4_n_3 ;
  wire \axi_last_V_reg_279[0]_i_5_n_3 ;
  wire \axi_last_V_reg_279[0]_i_6_n_3 ;
  wire \axi_last_V_reg_279[0]_i_8_n_3 ;
  wire \axi_last_V_reg_279[0]_i_9_n_3 ;
  wire \axi_last_V_reg_279_reg[0]_i_2_n_5 ;
  wire \axi_last_V_reg_279_reg[0]_i_2_n_6 ;
  wire \axi_last_V_reg_279_reg[0]_i_3_n_3 ;
  wire \axi_last_V_reg_279_reg[0]_i_3_n_4 ;
  wire \axi_last_V_reg_279_reg[0]_i_3_n_5 ;
  wire \axi_last_V_reg_279_reg[0]_i_3_n_6 ;
  wire \axi_last_V_reg_279_reg[0]_i_7_n_3 ;
  wire \axi_last_V_reg_279_reg[0]_i_7_n_4 ;
  wire \axi_last_V_reg_279_reg[0]_i_7_n_5 ;
  wire \axi_last_V_reg_279_reg[0]_i_7_n_6 ;
  wire cmp71_i_fu_180_p2;
  wire cmp71_i_reg_252;
  wire \cmp71_i_reg_252[0]_i_10_n_3 ;
  wire \cmp71_i_reg_252[0]_i_11_n_3 ;
  wire \cmp71_i_reg_252[0]_i_12_n_3 ;
  wire \cmp71_i_reg_252[0]_i_13_n_3 ;
  wire \cmp71_i_reg_252[0]_i_14_n_3 ;
  wire \cmp71_i_reg_252[0]_i_15_n_3 ;
  wire \cmp71_i_reg_252[0]_i_16_n_3 ;
  wire \cmp71_i_reg_252[0]_i_17_n_3 ;
  wire \cmp71_i_reg_252[0]_i_19_n_3 ;
  wire \cmp71_i_reg_252[0]_i_20_n_3 ;
  wire \cmp71_i_reg_252[0]_i_21_n_3 ;
  wire \cmp71_i_reg_252[0]_i_22_n_3 ;
  wire \cmp71_i_reg_252[0]_i_23_n_3 ;
  wire \cmp71_i_reg_252[0]_i_24_n_3 ;
  wire \cmp71_i_reg_252[0]_i_25_n_3 ;
  wire \cmp71_i_reg_252[0]_i_26_n_3 ;
  wire \cmp71_i_reg_252[0]_i_27_n_3 ;
  wire \cmp71_i_reg_252[0]_i_28_n_3 ;
  wire \cmp71_i_reg_252[0]_i_29_n_3 ;
  wire \cmp71_i_reg_252[0]_i_30_n_3 ;
  wire \cmp71_i_reg_252[0]_i_31_n_3 ;
  wire \cmp71_i_reg_252[0]_i_32_n_3 ;
  wire \cmp71_i_reg_252[0]_i_33_n_3 ;
  wire \cmp71_i_reg_252[0]_i_34_n_3 ;
  wire \cmp71_i_reg_252[0]_i_35_n_3 ;
  wire \cmp71_i_reg_252[0]_i_3_n_3 ;
  wire \cmp71_i_reg_252[0]_i_4_n_3 ;
  wire \cmp71_i_reg_252[0]_i_5_n_3 ;
  wire \cmp71_i_reg_252[0]_i_6_n_3 ;
  wire \cmp71_i_reg_252[0]_i_7_n_3 ;
  wire \cmp71_i_reg_252[0]_i_8_n_3 ;
  wire \cmp71_i_reg_252_reg[0]_i_18_n_3 ;
  wire \cmp71_i_reg_252_reg[0]_i_18_n_4 ;
  wire \cmp71_i_reg_252_reg[0]_i_18_n_5 ;
  wire \cmp71_i_reg_252_reg[0]_i_18_n_6 ;
  wire \cmp71_i_reg_252_reg[0]_i_1_n_5 ;
  wire \cmp71_i_reg_252_reg[0]_i_1_n_6 ;
  wire \cmp71_i_reg_252_reg[0]_i_2_n_3 ;
  wire \cmp71_i_reg_252_reg[0]_i_2_n_4 ;
  wire \cmp71_i_reg_252_reg[0]_i_2_n_5 ;
  wire \cmp71_i_reg_252_reg[0]_i_2_n_6 ;
  wire \cmp71_i_reg_252_reg[0]_i_9_n_3 ;
  wire \cmp71_i_reg_252_reg[0]_i_9_n_4 ;
  wire \cmp71_i_reg_252_reg[0]_i_9_n_5 ;
  wire \cmp71_i_reg_252_reg[0]_i_9_n_6 ;
  wire [31:0]cols_reg_240;
  wire [31:0]\cols_reg_240_reg[31]_0 ;
  wire [10:0]i_1_fu_185_p2;
  wire [10:0]i_1_reg_256;
  wire i_1_reg_2560;
  wire \i_1_reg_256[10]_i_3_n_3 ;
  wire i_reg_134;
  wire \i_reg_134_reg_n_3_[0] ;
  wire \i_reg_134_reg_n_3_[10] ;
  wire \i_reg_134_reg_n_3_[1] ;
  wire \i_reg_134_reg_n_3_[2] ;
  wire \i_reg_134_reg_n_3_[3] ;
  wire \i_reg_134_reg_n_3_[4] ;
  wire \i_reg_134_reg_n_3_[5] ;
  wire \i_reg_134_reg_n_3_[6] ;
  wire \i_reg_134_reg_n_3_[7] ;
  wire \i_reg_134_reg_n_3_[8] ;
  wire \i_reg_134_reg_n_3_[9] ;
  wire icmp_ln197_fu_213_p2;
  wire \icmp_ln197_reg_275_pp0_iter1_reg_reg_n_3_[0] ;
  wire \icmp_ln197_reg_275_reg_n_3_[0] ;
  wire img_out_cols_c_empty_n;
  wire img_out_data_empty_n;
  wire img_out_rows_c_empty_n;
  wire \int_isr[0]_i_10_n_3 ;
  wire \int_isr[0]_i_11_n_3 ;
  wire \int_isr[0]_i_12_n_3 ;
  wire \int_isr[0]_i_14_n_3 ;
  wire \int_isr[0]_i_15_n_3 ;
  wire \int_isr[0]_i_16_n_3 ;
  wire \int_isr[0]_i_17_n_3 ;
  wire \int_isr[0]_i_18_n_3 ;
  wire \int_isr[0]_i_19_n_3 ;
  wire \int_isr[0]_i_20_n_3 ;
  wire \int_isr[0]_i_21_n_3 ;
  wire \int_isr[0]_i_23_n_3 ;
  wire \int_isr[0]_i_24_n_3 ;
  wire \int_isr[0]_i_25_n_3 ;
  wire \int_isr[0]_i_26_n_3 ;
  wire \int_isr[0]_i_27_n_3 ;
  wire \int_isr[0]_i_28_n_3 ;
  wire \int_isr[0]_i_29_n_3 ;
  wire \int_isr[0]_i_30_n_3 ;
  wire \int_isr[0]_i_31_n_3 ;
  wire \int_isr[0]_i_32_n_3 ;
  wire \int_isr[0]_i_33_n_3 ;
  wire \int_isr[0]_i_34_n_3 ;
  wire \int_isr[0]_i_35_n_3 ;
  wire \int_isr[0]_i_36_n_3 ;
  wire \int_isr[0]_i_37_n_3 ;
  wire \int_isr[0]_i_38_n_3 ;
  wire \int_isr[0]_i_5_n_3 ;
  wire \int_isr[0]_i_6_n_3 ;
  wire \int_isr[0]_i_7_n_3 ;
  wire \int_isr[0]_i_8_n_3 ;
  wire \int_isr[0]_i_9_n_3 ;
  wire \int_isr_reg[0]_i_13_n_3 ;
  wire \int_isr_reg[0]_i_13_n_4 ;
  wire \int_isr_reg[0]_i_13_n_5 ;
  wire \int_isr_reg[0]_i_13_n_6 ;
  wire \int_isr_reg[0]_i_22_n_3 ;
  wire \int_isr_reg[0]_i_22_n_4 ;
  wire \int_isr_reg[0]_i_22_n_5 ;
  wire \int_isr_reg[0]_i_22_n_6 ;
  wire \int_isr_reg[0]_i_3_n_4 ;
  wire \int_isr_reg[0]_i_3_n_5 ;
  wire \int_isr_reg[0]_i_3_n_6 ;
  wire \int_isr_reg[0]_i_4_n_3 ;
  wire \int_isr_reg[0]_i_4_n_4 ;
  wire \int_isr_reg[0]_i_4_n_5 ;
  wire \int_isr_reg[0]_i_4_n_6 ;
  wire internal_full_n_reg;
  wire [10:0]j_1_fu_203_p2;
  wire j_reg_1450;
  wire \j_reg_145[10]_i_10_n_3 ;
  wire \j_reg_145[10]_i_12_n_3 ;
  wire \j_reg_145[10]_i_13_n_3 ;
  wire \j_reg_145[10]_i_14_n_3 ;
  wire \j_reg_145[10]_i_15_n_3 ;
  wire \j_reg_145[10]_i_16_n_3 ;
  wire \j_reg_145[10]_i_17_n_3 ;
  wire \j_reg_145[10]_i_18_n_3 ;
  wire \j_reg_145[10]_i_19_n_3 ;
  wire \j_reg_145[10]_i_6_n_3 ;
  wire \j_reg_145[10]_i_8_n_3 ;
  wire \j_reg_145[10]_i_9_n_3 ;
  wire [10:0]j_reg_145_reg;
  wire \j_reg_145_reg[10]_i_11_n_3 ;
  wire \j_reg_145_reg[10]_i_11_n_4 ;
  wire \j_reg_145_reg[10]_i_11_n_5 ;
  wire \j_reg_145_reg[10]_i_11_n_6 ;
  wire \j_reg_145_reg[10]_i_4_n_5 ;
  wire \j_reg_145_reg[10]_i_4_n_6 ;
  wire \j_reg_145_reg[10]_i_7_n_3 ;
  wire \j_reg_145_reg[10]_i_7_n_4 ;
  wire \j_reg_145_reg[10]_i_7_n_5 ;
  wire \j_reg_145_reg[10]_i_7_n_6 ;
  wire mOutPtr110_out;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_17;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_18;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_19;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_4;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_6;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_7;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_9;
  wire [31:0]rows_reg_235;
  wire [31:0]\rows_reg_235_reg[31]_0 ;
  wire sof_3_reg_156;
  wire sof_fu_82;
  wire \sof_fu_82[0]_i_1_n_3 ;
  wire [23:0]stream_out_TDATA;
  wire [0:0]stream_out_TLAST;
  wire stream_out_TREADY;
  wire [0:0]stream_out_TUSER;
  wire [31:0]sub_i_fu_175_p2;
  wire [31:0]sub_i_reg_247;
  wire \sub_i_reg_247[12]_i_2_n_3 ;
  wire \sub_i_reg_247[12]_i_3_n_3 ;
  wire \sub_i_reg_247[12]_i_4_n_3 ;
  wire \sub_i_reg_247[12]_i_5_n_3 ;
  wire \sub_i_reg_247[16]_i_2_n_3 ;
  wire \sub_i_reg_247[16]_i_3_n_3 ;
  wire \sub_i_reg_247[16]_i_4_n_3 ;
  wire \sub_i_reg_247[16]_i_5_n_3 ;
  wire \sub_i_reg_247[20]_i_2_n_3 ;
  wire \sub_i_reg_247[20]_i_3_n_3 ;
  wire \sub_i_reg_247[20]_i_4_n_3 ;
  wire \sub_i_reg_247[20]_i_5_n_3 ;
  wire \sub_i_reg_247[24]_i_2_n_3 ;
  wire \sub_i_reg_247[24]_i_3_n_3 ;
  wire \sub_i_reg_247[24]_i_4_n_3 ;
  wire \sub_i_reg_247[24]_i_5_n_3 ;
  wire \sub_i_reg_247[28]_i_2_n_3 ;
  wire \sub_i_reg_247[28]_i_3_n_3 ;
  wire \sub_i_reg_247[28]_i_4_n_3 ;
  wire \sub_i_reg_247[28]_i_5_n_3 ;
  wire \sub_i_reg_247[31]_i_2_n_3 ;
  wire \sub_i_reg_247[31]_i_3_n_3 ;
  wire \sub_i_reg_247[31]_i_4_n_3 ;
  wire \sub_i_reg_247[4]_i_2_n_3 ;
  wire \sub_i_reg_247[4]_i_3_n_3 ;
  wire \sub_i_reg_247[4]_i_4_n_3 ;
  wire \sub_i_reg_247[4]_i_5_n_3 ;
  wire \sub_i_reg_247[8]_i_2_n_3 ;
  wire \sub_i_reg_247[8]_i_3_n_3 ;
  wire \sub_i_reg_247[8]_i_4_n_3 ;
  wire \sub_i_reg_247[8]_i_5_n_3 ;
  wire \sub_i_reg_247_reg[12]_i_1_n_3 ;
  wire \sub_i_reg_247_reg[12]_i_1_n_4 ;
  wire \sub_i_reg_247_reg[12]_i_1_n_5 ;
  wire \sub_i_reg_247_reg[12]_i_1_n_6 ;
  wire \sub_i_reg_247_reg[16]_i_1_n_3 ;
  wire \sub_i_reg_247_reg[16]_i_1_n_4 ;
  wire \sub_i_reg_247_reg[16]_i_1_n_5 ;
  wire \sub_i_reg_247_reg[16]_i_1_n_6 ;
  wire \sub_i_reg_247_reg[20]_i_1_n_3 ;
  wire \sub_i_reg_247_reg[20]_i_1_n_4 ;
  wire \sub_i_reg_247_reg[20]_i_1_n_5 ;
  wire \sub_i_reg_247_reg[20]_i_1_n_6 ;
  wire \sub_i_reg_247_reg[24]_i_1_n_3 ;
  wire \sub_i_reg_247_reg[24]_i_1_n_4 ;
  wire \sub_i_reg_247_reg[24]_i_1_n_5 ;
  wire \sub_i_reg_247_reg[24]_i_1_n_6 ;
  wire \sub_i_reg_247_reg[28]_i_1_n_3 ;
  wire \sub_i_reg_247_reg[28]_i_1_n_4 ;
  wire \sub_i_reg_247_reg[28]_i_1_n_5 ;
  wire \sub_i_reg_247_reg[28]_i_1_n_6 ;
  wire \sub_i_reg_247_reg[31]_i_1_n_5 ;
  wire \sub_i_reg_247_reg[31]_i_1_n_6 ;
  wire \sub_i_reg_247_reg[4]_i_1_n_3 ;
  wire \sub_i_reg_247_reg[4]_i_1_n_4 ;
  wire \sub_i_reg_247_reg[4]_i_1_n_5 ;
  wire \sub_i_reg_247_reg[4]_i_1_n_6 ;
  wire \sub_i_reg_247_reg[8]_i_1_n_3 ;
  wire \sub_i_reg_247_reg[8]_i_1_n_4 ;
  wire \sub_i_reg_247_reg[8]_i_1_n_5 ;
  wire \sub_i_reg_247_reg[8]_i_1_n_6 ;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read;
  wire [3:3]\NLW_axi_last_V_reg_279_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_279_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_279_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_279_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_cmp71_i_reg_252_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cmp71_i_reg_252_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp71_i_reg_252_reg[0]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp71_i_reg_252_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp71_i_reg_252_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_int_isr_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_int_isr_reg[0]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_int_isr_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_int_isr_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_j_reg_145_reg[10]_i_11_O_UNCONNECTED ;
  wire [3:3]\NLW_j_reg_145_reg[10]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_j_reg_145_reg[10]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_j_reg_145_reg[10]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_sub_i_reg_247_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_i_reg_247_reg[31]_i_1_O_UNCONNECTED ;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[1]_0 ),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_4),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_6),
        .Q(ap_enable_reg_pp0_iter2_reg_n_3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_279[0]_i_10 
       (.I0(sub_i_reg_247[17]),
        .I1(sub_i_reg_247[16]),
        .I2(sub_i_reg_247[15]),
        .O(\axi_last_V_reg_279[0]_i_10_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_279[0]_i_11 
       (.I0(sub_i_reg_247[14]),
        .I1(sub_i_reg_247[13]),
        .I2(sub_i_reg_247[12]),
        .O(\axi_last_V_reg_279[0]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'h41000041)) 
    \axi_last_V_reg_279[0]_i_12 
       (.I0(sub_i_reg_247[11]),
        .I1(j_reg_145_reg[9]),
        .I2(sub_i_reg_247[9]),
        .I3(j_reg_145_reg[10]),
        .I4(sub_i_reg_247[10]),
        .O(\axi_last_V_reg_279[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_279[0]_i_13 
       (.I0(j_reg_145_reg[7]),
        .I1(sub_i_reg_247[7]),
        .I2(j_reg_145_reg[6]),
        .I3(sub_i_reg_247[6]),
        .I4(j_reg_145_reg[8]),
        .I5(sub_i_reg_247[8]),
        .O(\axi_last_V_reg_279[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_279[0]_i_14 
       (.I0(j_reg_145_reg[4]),
        .I1(sub_i_reg_247[4]),
        .I2(j_reg_145_reg[3]),
        .I3(sub_i_reg_247[3]),
        .I4(j_reg_145_reg[5]),
        .I5(sub_i_reg_247[5]),
        .O(\axi_last_V_reg_279[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_279[0]_i_15 
       (.I0(j_reg_145_reg[1]),
        .I1(sub_i_reg_247[1]),
        .I2(j_reg_145_reg[0]),
        .I3(sub_i_reg_247[0]),
        .I4(j_reg_145_reg[2]),
        .I5(sub_i_reg_247[2]),
        .O(\axi_last_V_reg_279[0]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \axi_last_V_reg_279[0]_i_4 
       (.I0(sub_i_reg_247[31]),
        .I1(sub_i_reg_247[30]),
        .O(\axi_last_V_reg_279[0]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_279[0]_i_5 
       (.I0(sub_i_reg_247[29]),
        .I1(sub_i_reg_247[28]),
        .I2(sub_i_reg_247[27]),
        .O(\axi_last_V_reg_279[0]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_279[0]_i_6 
       (.I0(sub_i_reg_247[26]),
        .I1(sub_i_reg_247[25]),
        .I2(sub_i_reg_247[24]),
        .O(\axi_last_V_reg_279[0]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_279[0]_i_8 
       (.I0(sub_i_reg_247[23]),
        .I1(sub_i_reg_247[22]),
        .I2(sub_i_reg_247[21]),
        .O(\axi_last_V_reg_279[0]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_279[0]_i_9 
       (.I0(sub_i_reg_247[20]),
        .I1(sub_i_reg_247[19]),
        .I2(sub_i_reg_247[18]),
        .O(\axi_last_V_reg_279[0]_i_9_n_3 ));
  FDRE \axi_last_V_reg_279_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_17),
        .Q(axi_last_V_reg_279),
        .R(1'b0));
  CARRY4 \axi_last_V_reg_279_reg[0]_i_2 
       (.CI(\axi_last_V_reg_279_reg[0]_i_3_n_3 ),
        .CO({\NLW_axi_last_V_reg_279_reg[0]_i_2_CO_UNCONNECTED [3],axi_last_V_fu_218_p2,\axi_last_V_reg_279_reg[0]_i_2_n_5 ,\axi_last_V_reg_279_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_279_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\axi_last_V_reg_279[0]_i_4_n_3 ,\axi_last_V_reg_279[0]_i_5_n_3 ,\axi_last_V_reg_279[0]_i_6_n_3 }));
  CARRY4 \axi_last_V_reg_279_reg[0]_i_3 
       (.CI(\axi_last_V_reg_279_reg[0]_i_7_n_3 ),
        .CO({\axi_last_V_reg_279_reg[0]_i_3_n_3 ,\axi_last_V_reg_279_reg[0]_i_3_n_4 ,\axi_last_V_reg_279_reg[0]_i_3_n_5 ,\axi_last_V_reg_279_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_279_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\axi_last_V_reg_279[0]_i_8_n_3 ,\axi_last_V_reg_279[0]_i_9_n_3 ,\axi_last_V_reg_279[0]_i_10_n_3 ,\axi_last_V_reg_279[0]_i_11_n_3 }));
  CARRY4 \axi_last_V_reg_279_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\axi_last_V_reg_279_reg[0]_i_7_n_3 ,\axi_last_V_reg_279_reg[0]_i_7_n_4 ,\axi_last_V_reg_279_reg[0]_i_7_n_5 ,\axi_last_V_reg_279_reg[0]_i_7_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_279_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\axi_last_V_reg_279[0]_i_12_n_3 ,\axi_last_V_reg_279[0]_i_13_n_3 ,\axi_last_V_reg_279[0]_i_14_n_3 ,\axi_last_V_reg_279[0]_i_15_n_3 }));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp71_i_reg_252[0]_i_10 
       (.I0(cols_reg_240[24]),
        .I1(cols_reg_240[25]),
        .O(\cmp71_i_reg_252[0]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp71_i_reg_252[0]_i_11 
       (.I0(cols_reg_240[22]),
        .I1(cols_reg_240[23]),
        .O(\cmp71_i_reg_252[0]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp71_i_reg_252[0]_i_12 
       (.I0(cols_reg_240[20]),
        .I1(cols_reg_240[21]),
        .O(\cmp71_i_reg_252[0]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp71_i_reg_252[0]_i_13 
       (.I0(cols_reg_240[18]),
        .I1(cols_reg_240[19]),
        .O(\cmp71_i_reg_252[0]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp71_i_reg_252[0]_i_14 
       (.I0(cols_reg_240[25]),
        .I1(cols_reg_240[24]),
        .O(\cmp71_i_reg_252[0]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp71_i_reg_252[0]_i_15 
       (.I0(cols_reg_240[23]),
        .I1(cols_reg_240[22]),
        .O(\cmp71_i_reg_252[0]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp71_i_reg_252[0]_i_16 
       (.I0(cols_reg_240[21]),
        .I1(cols_reg_240[20]),
        .O(\cmp71_i_reg_252[0]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp71_i_reg_252[0]_i_17 
       (.I0(cols_reg_240[19]),
        .I1(cols_reg_240[18]),
        .O(\cmp71_i_reg_252[0]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp71_i_reg_252[0]_i_19 
       (.I0(cols_reg_240[16]),
        .I1(cols_reg_240[17]),
        .O(\cmp71_i_reg_252[0]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp71_i_reg_252[0]_i_20 
       (.I0(cols_reg_240[14]),
        .I1(cols_reg_240[15]),
        .O(\cmp71_i_reg_252[0]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp71_i_reg_252[0]_i_21 
       (.I0(cols_reg_240[12]),
        .I1(cols_reg_240[13]),
        .O(\cmp71_i_reg_252[0]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp71_i_reg_252[0]_i_22 
       (.I0(cols_reg_240[10]),
        .I1(cols_reg_240[11]),
        .O(\cmp71_i_reg_252[0]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp71_i_reg_252[0]_i_23 
       (.I0(cols_reg_240[17]),
        .I1(cols_reg_240[16]),
        .O(\cmp71_i_reg_252[0]_i_23_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp71_i_reg_252[0]_i_24 
       (.I0(cols_reg_240[15]),
        .I1(cols_reg_240[14]),
        .O(\cmp71_i_reg_252[0]_i_24_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp71_i_reg_252[0]_i_25 
       (.I0(cols_reg_240[13]),
        .I1(cols_reg_240[12]),
        .O(\cmp71_i_reg_252[0]_i_25_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp71_i_reg_252[0]_i_26 
       (.I0(cols_reg_240[11]),
        .I1(cols_reg_240[10]),
        .O(\cmp71_i_reg_252[0]_i_26_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp71_i_reg_252[0]_i_27 
       (.I0(cols_reg_240[1]),
        .I1(cols_reg_240[0]),
        .O(\cmp71_i_reg_252[0]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp71_i_reg_252[0]_i_28 
       (.I0(cols_reg_240[8]),
        .I1(cols_reg_240[9]),
        .O(\cmp71_i_reg_252[0]_i_28_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp71_i_reg_252[0]_i_29 
       (.I0(cols_reg_240[6]),
        .I1(cols_reg_240[7]),
        .O(\cmp71_i_reg_252[0]_i_29_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp71_i_reg_252[0]_i_3 
       (.I0(cols_reg_240[30]),
        .I1(cols_reg_240[31]),
        .O(\cmp71_i_reg_252[0]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp71_i_reg_252[0]_i_30 
       (.I0(cols_reg_240[4]),
        .I1(cols_reg_240[5]),
        .O(\cmp71_i_reg_252[0]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp71_i_reg_252[0]_i_31 
       (.I0(cols_reg_240[2]),
        .I1(cols_reg_240[3]),
        .O(\cmp71_i_reg_252[0]_i_31_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp71_i_reg_252[0]_i_32 
       (.I0(cols_reg_240[9]),
        .I1(cols_reg_240[8]),
        .O(\cmp71_i_reg_252[0]_i_32_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp71_i_reg_252[0]_i_33 
       (.I0(cols_reg_240[7]),
        .I1(cols_reg_240[6]),
        .O(\cmp71_i_reg_252[0]_i_33_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp71_i_reg_252[0]_i_34 
       (.I0(cols_reg_240[5]),
        .I1(cols_reg_240[4]),
        .O(\cmp71_i_reg_252[0]_i_34_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp71_i_reg_252[0]_i_35 
       (.I0(cols_reg_240[3]),
        .I1(cols_reg_240[2]),
        .O(\cmp71_i_reg_252[0]_i_35_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp71_i_reg_252[0]_i_4 
       (.I0(cols_reg_240[28]),
        .I1(cols_reg_240[29]),
        .O(\cmp71_i_reg_252[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp71_i_reg_252[0]_i_5 
       (.I0(cols_reg_240[26]),
        .I1(cols_reg_240[27]),
        .O(\cmp71_i_reg_252[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp71_i_reg_252[0]_i_6 
       (.I0(cols_reg_240[31]),
        .I1(cols_reg_240[30]),
        .O(\cmp71_i_reg_252[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp71_i_reg_252[0]_i_7 
       (.I0(cols_reg_240[29]),
        .I1(cols_reg_240[28]),
        .O(\cmp71_i_reg_252[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp71_i_reg_252[0]_i_8 
       (.I0(cols_reg_240[27]),
        .I1(cols_reg_240[26]),
        .O(\cmp71_i_reg_252[0]_i_8_n_3 ));
  FDRE \cmp71_i_reg_252_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(cmp71_i_fu_180_p2),
        .Q(cmp71_i_reg_252),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp71_i_reg_252_reg[0]_i_1 
       (.CI(\cmp71_i_reg_252_reg[0]_i_2_n_3 ),
        .CO({\NLW_cmp71_i_reg_252_reg[0]_i_1_CO_UNCONNECTED [3],cmp71_i_fu_180_p2,\cmp71_i_reg_252_reg[0]_i_1_n_5 ,\cmp71_i_reg_252_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\cmp71_i_reg_252[0]_i_3_n_3 ,\cmp71_i_reg_252[0]_i_4_n_3 ,\cmp71_i_reg_252[0]_i_5_n_3 }),
        .O(\NLW_cmp71_i_reg_252_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\cmp71_i_reg_252[0]_i_6_n_3 ,\cmp71_i_reg_252[0]_i_7_n_3 ,\cmp71_i_reg_252[0]_i_8_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp71_i_reg_252_reg[0]_i_18 
       (.CI(1'b0),
        .CO({\cmp71_i_reg_252_reg[0]_i_18_n_3 ,\cmp71_i_reg_252_reg[0]_i_18_n_4 ,\cmp71_i_reg_252_reg[0]_i_18_n_5 ,\cmp71_i_reg_252_reg[0]_i_18_n_6 }),
        .CYINIT(\cmp71_i_reg_252[0]_i_27_n_3 ),
        .DI({\cmp71_i_reg_252[0]_i_28_n_3 ,\cmp71_i_reg_252[0]_i_29_n_3 ,\cmp71_i_reg_252[0]_i_30_n_3 ,\cmp71_i_reg_252[0]_i_31_n_3 }),
        .O(\NLW_cmp71_i_reg_252_reg[0]_i_18_O_UNCONNECTED [3:0]),
        .S({\cmp71_i_reg_252[0]_i_32_n_3 ,\cmp71_i_reg_252[0]_i_33_n_3 ,\cmp71_i_reg_252[0]_i_34_n_3 ,\cmp71_i_reg_252[0]_i_35_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp71_i_reg_252_reg[0]_i_2 
       (.CI(\cmp71_i_reg_252_reg[0]_i_9_n_3 ),
        .CO({\cmp71_i_reg_252_reg[0]_i_2_n_3 ,\cmp71_i_reg_252_reg[0]_i_2_n_4 ,\cmp71_i_reg_252_reg[0]_i_2_n_5 ,\cmp71_i_reg_252_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\cmp71_i_reg_252[0]_i_10_n_3 ,\cmp71_i_reg_252[0]_i_11_n_3 ,\cmp71_i_reg_252[0]_i_12_n_3 ,\cmp71_i_reg_252[0]_i_13_n_3 }),
        .O(\NLW_cmp71_i_reg_252_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\cmp71_i_reg_252[0]_i_14_n_3 ,\cmp71_i_reg_252[0]_i_15_n_3 ,\cmp71_i_reg_252[0]_i_16_n_3 ,\cmp71_i_reg_252[0]_i_17_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp71_i_reg_252_reg[0]_i_9 
       (.CI(\cmp71_i_reg_252_reg[0]_i_18_n_3 ),
        .CO({\cmp71_i_reg_252_reg[0]_i_9_n_3 ,\cmp71_i_reg_252_reg[0]_i_9_n_4 ,\cmp71_i_reg_252_reg[0]_i_9_n_5 ,\cmp71_i_reg_252_reg[0]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({\cmp71_i_reg_252[0]_i_19_n_3 ,\cmp71_i_reg_252[0]_i_20_n_3 ,\cmp71_i_reg_252[0]_i_21_n_3 ,\cmp71_i_reg_252[0]_i_22_n_3 }),
        .O(\NLW_cmp71_i_reg_252_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\cmp71_i_reg_252[0]_i_23_n_3 ,\cmp71_i_reg_252[0]_i_24_n_3 ,\cmp71_i_reg_252[0]_i_25_n_3 ,\cmp71_i_reg_252[0]_i_26_n_3 }));
  FDRE \cols_reg_240_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [0]),
        .Q(cols_reg_240[0]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [10]),
        .Q(cols_reg_240[10]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [11]),
        .Q(cols_reg_240[11]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [12]),
        .Q(cols_reg_240[12]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [13]),
        .Q(cols_reg_240[13]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [14]),
        .Q(cols_reg_240[14]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [15]),
        .Q(cols_reg_240[15]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [16]),
        .Q(cols_reg_240[16]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [17]),
        .Q(cols_reg_240[17]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [18]),
        .Q(cols_reg_240[18]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [19]),
        .Q(cols_reg_240[19]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [1]),
        .Q(cols_reg_240[1]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [20]),
        .Q(cols_reg_240[20]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [21]),
        .Q(cols_reg_240[21]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [22]),
        .Q(cols_reg_240[22]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [23]),
        .Q(cols_reg_240[23]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [24]),
        .Q(cols_reg_240[24]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [25]),
        .Q(cols_reg_240[25]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [26]),
        .Q(cols_reg_240[26]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [27]),
        .Q(cols_reg_240[27]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [28]),
        .Q(cols_reg_240[28]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [29]),
        .Q(cols_reg_240[29]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [2]),
        .Q(cols_reg_240[2]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [30]),
        .Q(cols_reg_240[30]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [31]),
        .Q(cols_reg_240[31]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [3]),
        .Q(cols_reg_240[3]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [4]),
        .Q(cols_reg_240[4]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [5]),
        .Q(cols_reg_240[5]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [6]),
        .Q(cols_reg_240[6]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [7]),
        .Q(cols_reg_240[7]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [8]),
        .Q(cols_reg_240[8]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [9]),
        .Q(cols_reg_240[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_reg_256[0]_i_1 
       (.I0(\i_reg_134_reg_n_3_[0] ),
        .O(i_1_fu_185_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_1_reg_256[10]_i_2 
       (.I0(\i_reg_134_reg_n_3_[8] ),
        .I1(\i_reg_134_reg_n_3_[6] ),
        .I2(\i_1_reg_256[10]_i_3_n_3 ),
        .I3(\i_reg_134_reg_n_3_[7] ),
        .I4(\i_reg_134_reg_n_3_[9] ),
        .I5(\i_reg_134_reg_n_3_[10] ),
        .O(i_1_fu_185_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_1_reg_256[10]_i_3 
       (.I0(\i_reg_134_reg_n_3_[5] ),
        .I1(\i_reg_134_reg_n_3_[3] ),
        .I2(\i_reg_134_reg_n_3_[1] ),
        .I3(\i_reg_134_reg_n_3_[0] ),
        .I4(\i_reg_134_reg_n_3_[2] ),
        .I5(\i_reg_134_reg_n_3_[4] ),
        .O(\i_1_reg_256[10]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_256[1]_i_1 
       (.I0(\i_reg_134_reg_n_3_[0] ),
        .I1(\i_reg_134_reg_n_3_[1] ),
        .O(i_1_fu_185_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_1_reg_256[2]_i_1 
       (.I0(\i_reg_134_reg_n_3_[0] ),
        .I1(\i_reg_134_reg_n_3_[1] ),
        .I2(\i_reg_134_reg_n_3_[2] ),
        .O(i_1_fu_185_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_1_reg_256[3]_i_1 
       (.I0(\i_reg_134_reg_n_3_[1] ),
        .I1(\i_reg_134_reg_n_3_[0] ),
        .I2(\i_reg_134_reg_n_3_[2] ),
        .I3(\i_reg_134_reg_n_3_[3] ),
        .O(i_1_fu_185_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_1_reg_256[4]_i_1 
       (.I0(\i_reg_134_reg_n_3_[2] ),
        .I1(\i_reg_134_reg_n_3_[0] ),
        .I2(\i_reg_134_reg_n_3_[1] ),
        .I3(\i_reg_134_reg_n_3_[3] ),
        .I4(\i_reg_134_reg_n_3_[4] ),
        .O(i_1_fu_185_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_1_reg_256[5]_i_1 
       (.I0(\i_reg_134_reg_n_3_[3] ),
        .I1(\i_reg_134_reg_n_3_[1] ),
        .I2(\i_reg_134_reg_n_3_[0] ),
        .I3(\i_reg_134_reg_n_3_[2] ),
        .I4(\i_reg_134_reg_n_3_[4] ),
        .I5(\i_reg_134_reg_n_3_[5] ),
        .O(i_1_fu_185_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_256[6]_i_1 
       (.I0(\i_1_reg_256[10]_i_3_n_3 ),
        .I1(\i_reg_134_reg_n_3_[6] ),
        .O(i_1_fu_185_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_1_reg_256[7]_i_1 
       (.I0(\i_1_reg_256[10]_i_3_n_3 ),
        .I1(\i_reg_134_reg_n_3_[6] ),
        .I2(\i_reg_134_reg_n_3_[7] ),
        .O(i_1_fu_185_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_1_reg_256[8]_i_1 
       (.I0(\i_reg_134_reg_n_3_[6] ),
        .I1(\i_1_reg_256[10]_i_3_n_3 ),
        .I2(\i_reg_134_reg_n_3_[7] ),
        .I3(\i_reg_134_reg_n_3_[8] ),
        .O(i_1_fu_185_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_1_reg_256[9]_i_1 
       (.I0(\i_reg_134_reg_n_3_[7] ),
        .I1(\i_1_reg_256[10]_i_3_n_3 ),
        .I2(\i_reg_134_reg_n_3_[6] ),
        .I3(\i_reg_134_reg_n_3_[8] ),
        .I4(\i_reg_134_reg_n_3_[9] ),
        .O(i_1_fu_185_p2[9]));
  FDRE \i_1_reg_256_reg[0] 
       (.C(ap_clk),
        .CE(i_1_reg_2560),
        .D(i_1_fu_185_p2[0]),
        .Q(i_1_reg_256[0]),
        .R(1'b0));
  FDRE \i_1_reg_256_reg[10] 
       (.C(ap_clk),
        .CE(i_1_reg_2560),
        .D(i_1_fu_185_p2[10]),
        .Q(i_1_reg_256[10]),
        .R(1'b0));
  FDRE \i_1_reg_256_reg[1] 
       (.C(ap_clk),
        .CE(i_1_reg_2560),
        .D(i_1_fu_185_p2[1]),
        .Q(i_1_reg_256[1]),
        .R(1'b0));
  FDRE \i_1_reg_256_reg[2] 
       (.C(ap_clk),
        .CE(i_1_reg_2560),
        .D(i_1_fu_185_p2[2]),
        .Q(i_1_reg_256[2]),
        .R(1'b0));
  FDRE \i_1_reg_256_reg[3] 
       (.C(ap_clk),
        .CE(i_1_reg_2560),
        .D(i_1_fu_185_p2[3]),
        .Q(i_1_reg_256[3]),
        .R(1'b0));
  FDRE \i_1_reg_256_reg[4] 
       (.C(ap_clk),
        .CE(i_1_reg_2560),
        .D(i_1_fu_185_p2[4]),
        .Q(i_1_reg_256[4]),
        .R(1'b0));
  FDRE \i_1_reg_256_reg[5] 
       (.C(ap_clk),
        .CE(i_1_reg_2560),
        .D(i_1_fu_185_p2[5]),
        .Q(i_1_reg_256[5]),
        .R(1'b0));
  FDRE \i_1_reg_256_reg[6] 
       (.C(ap_clk),
        .CE(i_1_reg_2560),
        .D(i_1_fu_185_p2[6]),
        .Q(i_1_reg_256[6]),
        .R(1'b0));
  FDRE \i_1_reg_256_reg[7] 
       (.C(ap_clk),
        .CE(i_1_reg_2560),
        .D(i_1_fu_185_p2[7]),
        .Q(i_1_reg_256[7]),
        .R(1'b0));
  FDRE \i_1_reg_256_reg[8] 
       (.C(ap_clk),
        .CE(i_1_reg_2560),
        .D(i_1_fu_185_p2[8]),
        .Q(i_1_reg_256[8]),
        .R(1'b0));
  FDRE \i_1_reg_256_reg[9] 
       (.C(ap_clk),
        .CE(i_1_reg_2560),
        .D(i_1_fu_185_p2[9]),
        .Q(i_1_reg_256[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \i_reg_134[10]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state7),
        .O(i_reg_134));
  FDRE \i_reg_134_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_256[0]),
        .Q(\i_reg_134_reg_n_3_[0] ),
        .R(i_reg_134));
  FDRE \i_reg_134_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_256[10]),
        .Q(\i_reg_134_reg_n_3_[10] ),
        .R(i_reg_134));
  FDRE \i_reg_134_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_256[1]),
        .Q(\i_reg_134_reg_n_3_[1] ),
        .R(i_reg_134));
  FDRE \i_reg_134_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_256[2]),
        .Q(\i_reg_134_reg_n_3_[2] ),
        .R(i_reg_134));
  FDRE \i_reg_134_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_256[3]),
        .Q(\i_reg_134_reg_n_3_[3] ),
        .R(i_reg_134));
  FDRE \i_reg_134_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_256[4]),
        .Q(\i_reg_134_reg_n_3_[4] ),
        .R(i_reg_134));
  FDRE \i_reg_134_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_256[5]),
        .Q(\i_reg_134_reg_n_3_[5] ),
        .R(i_reg_134));
  FDRE \i_reg_134_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_256[6]),
        .Q(\i_reg_134_reg_n_3_[6] ),
        .R(i_reg_134));
  FDRE \i_reg_134_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_256[7]),
        .Q(\i_reg_134_reg_n_3_[7] ),
        .R(i_reg_134));
  FDRE \i_reg_134_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_256[8]),
        .Q(\i_reg_134_reg_n_3_[8] ),
        .R(i_reg_134));
  FDRE \i_reg_134_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_256[9]),
        .Q(\i_reg_134_reg_n_3_[9] ),
        .R(i_reg_134));
  FDRE \icmp_ln197_reg_275_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_18),
        .Q(\icmp_ln197_reg_275_pp0_iter1_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln197_reg_275_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_19),
        .Q(\icmp_ln197_reg_275_reg_n_3_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \int_isr[0]_i_10 
       (.I0(rows_reg_235[29]),
        .I1(rows_reg_235[28]),
        .O(\int_isr[0]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \int_isr[0]_i_11 
       (.I0(rows_reg_235[27]),
        .I1(rows_reg_235[26]),
        .O(\int_isr[0]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \int_isr[0]_i_12 
       (.I0(rows_reg_235[25]),
        .I1(rows_reg_235[24]),
        .O(\int_isr[0]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_isr[0]_i_14 
       (.I0(rows_reg_235[22]),
        .I1(rows_reg_235[23]),
        .O(\int_isr[0]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_isr[0]_i_15 
       (.I0(rows_reg_235[20]),
        .I1(rows_reg_235[21]),
        .O(\int_isr[0]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_isr[0]_i_16 
       (.I0(rows_reg_235[18]),
        .I1(rows_reg_235[19]),
        .O(\int_isr[0]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_isr[0]_i_17 
       (.I0(rows_reg_235[16]),
        .I1(rows_reg_235[17]),
        .O(\int_isr[0]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \int_isr[0]_i_18 
       (.I0(rows_reg_235[23]),
        .I1(rows_reg_235[22]),
        .O(\int_isr[0]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \int_isr[0]_i_19 
       (.I0(rows_reg_235[21]),
        .I1(rows_reg_235[20]),
        .O(\int_isr[0]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \int_isr[0]_i_20 
       (.I0(rows_reg_235[19]),
        .I1(rows_reg_235[18]),
        .O(\int_isr[0]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \int_isr[0]_i_21 
       (.I0(rows_reg_235[17]),
        .I1(rows_reg_235[16]),
        .O(\int_isr[0]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_isr[0]_i_23 
       (.I0(rows_reg_235[14]),
        .I1(rows_reg_235[15]),
        .O(\int_isr[0]_i_23_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_isr[0]_i_24 
       (.I0(rows_reg_235[12]),
        .I1(rows_reg_235[13]),
        .O(\int_isr[0]_i_24_n_3 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \int_isr[0]_i_25 
       (.I0(\i_reg_134_reg_n_3_[10] ),
        .I1(rows_reg_235[10]),
        .I2(rows_reg_235[11]),
        .O(\int_isr[0]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \int_isr[0]_i_26 
       (.I0(rows_reg_235[8]),
        .I1(\i_reg_134_reg_n_3_[8] ),
        .I2(\i_reg_134_reg_n_3_[9] ),
        .I3(rows_reg_235[9]),
        .O(\int_isr[0]_i_26_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \int_isr[0]_i_27 
       (.I0(rows_reg_235[15]),
        .I1(rows_reg_235[14]),
        .O(\int_isr[0]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \int_isr[0]_i_28 
       (.I0(rows_reg_235[13]),
        .I1(rows_reg_235[12]),
        .O(\int_isr[0]_i_28_n_3 ));
  LUT3 #(
    .INIT(8'h09)) 
    \int_isr[0]_i_29 
       (.I0(\i_reg_134_reg_n_3_[10] ),
        .I1(rows_reg_235[10]),
        .I2(rows_reg_235[11]),
        .O(\int_isr[0]_i_29_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \int_isr[0]_i_30 
       (.I0(\i_reg_134_reg_n_3_[9] ),
        .I1(rows_reg_235[9]),
        .I2(\i_reg_134_reg_n_3_[8] ),
        .I3(rows_reg_235[8]),
        .O(\int_isr[0]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \int_isr[0]_i_31 
       (.I0(rows_reg_235[6]),
        .I1(\i_reg_134_reg_n_3_[6] ),
        .I2(\i_reg_134_reg_n_3_[7] ),
        .I3(rows_reg_235[7]),
        .O(\int_isr[0]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \int_isr[0]_i_32 
       (.I0(rows_reg_235[4]),
        .I1(\i_reg_134_reg_n_3_[4] ),
        .I2(\i_reg_134_reg_n_3_[5] ),
        .I3(rows_reg_235[5]),
        .O(\int_isr[0]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \int_isr[0]_i_33 
       (.I0(rows_reg_235[2]),
        .I1(\i_reg_134_reg_n_3_[2] ),
        .I2(\i_reg_134_reg_n_3_[3] ),
        .I3(rows_reg_235[3]),
        .O(\int_isr[0]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \int_isr[0]_i_34 
       (.I0(rows_reg_235[0]),
        .I1(\i_reg_134_reg_n_3_[0] ),
        .I2(\i_reg_134_reg_n_3_[1] ),
        .I3(rows_reg_235[1]),
        .O(\int_isr[0]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \int_isr[0]_i_35 
       (.I0(\i_reg_134_reg_n_3_[7] ),
        .I1(rows_reg_235[7]),
        .I2(\i_reg_134_reg_n_3_[6] ),
        .I3(rows_reg_235[6]),
        .O(\int_isr[0]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \int_isr[0]_i_36 
       (.I0(\i_reg_134_reg_n_3_[5] ),
        .I1(rows_reg_235[5]),
        .I2(\i_reg_134_reg_n_3_[4] ),
        .I3(rows_reg_235[4]),
        .O(\int_isr[0]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \int_isr[0]_i_37 
       (.I0(\i_reg_134_reg_n_3_[3] ),
        .I1(rows_reg_235[3]),
        .I2(\i_reg_134_reg_n_3_[2] ),
        .I3(rows_reg_235[2]),
        .O(\int_isr[0]_i_37_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \int_isr[0]_i_38 
       (.I0(\i_reg_134_reg_n_3_[1] ),
        .I1(rows_reg_235[1]),
        .I2(\i_reg_134_reg_n_3_[0] ),
        .I3(rows_reg_235[0]),
        .O(\int_isr[0]_i_38_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \int_isr[0]_i_5 
       (.I0(rows_reg_235[30]),
        .I1(rows_reg_235[31]),
        .O(\int_isr[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_isr[0]_i_6 
       (.I0(rows_reg_235[28]),
        .I1(rows_reg_235[29]),
        .O(\int_isr[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_isr[0]_i_7 
       (.I0(rows_reg_235[26]),
        .I1(rows_reg_235[27]),
        .O(\int_isr[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_isr[0]_i_8 
       (.I0(rows_reg_235[24]),
        .I1(rows_reg_235[25]),
        .O(\int_isr[0]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \int_isr[0]_i_9 
       (.I0(rows_reg_235[31]),
        .I1(rows_reg_235[30]),
        .O(\int_isr[0]_i_9_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \int_isr_reg[0]_i_13 
       (.CI(\int_isr_reg[0]_i_22_n_3 ),
        .CO({\int_isr_reg[0]_i_13_n_3 ,\int_isr_reg[0]_i_13_n_4 ,\int_isr_reg[0]_i_13_n_5 ,\int_isr_reg[0]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({\int_isr[0]_i_23_n_3 ,\int_isr[0]_i_24_n_3 ,\int_isr[0]_i_25_n_3 ,\int_isr[0]_i_26_n_3 }),
        .O(\NLW_int_isr_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({\int_isr[0]_i_27_n_3 ,\int_isr[0]_i_28_n_3 ,\int_isr[0]_i_29_n_3 ,\int_isr[0]_i_30_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \int_isr_reg[0]_i_22 
       (.CI(1'b0),
        .CO({\int_isr_reg[0]_i_22_n_3 ,\int_isr_reg[0]_i_22_n_4 ,\int_isr_reg[0]_i_22_n_5 ,\int_isr_reg[0]_i_22_n_6 }),
        .CYINIT(1'b0),
        .DI({\int_isr[0]_i_31_n_3 ,\int_isr[0]_i_32_n_3 ,\int_isr[0]_i_33_n_3 ,\int_isr[0]_i_34_n_3 }),
        .O(\NLW_int_isr_reg[0]_i_22_O_UNCONNECTED [3:0]),
        .S({\int_isr[0]_i_35_n_3 ,\int_isr[0]_i_36_n_3 ,\int_isr[0]_i_37_n_3 ,\int_isr[0]_i_38_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \int_isr_reg[0]_i_3 
       (.CI(\int_isr_reg[0]_i_4_n_3 ),
        .CO({CO,\int_isr_reg[0]_i_3_n_4 ,\int_isr_reg[0]_i_3_n_5 ,\int_isr_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\int_isr[0]_i_5_n_3 ,\int_isr[0]_i_6_n_3 ,\int_isr[0]_i_7_n_3 ,\int_isr[0]_i_8_n_3 }),
        .O(\NLW_int_isr_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\int_isr[0]_i_9_n_3 ,\int_isr[0]_i_10_n_3 ,\int_isr[0]_i_11_n_3 ,\int_isr[0]_i_12_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \int_isr_reg[0]_i_4 
       (.CI(\int_isr_reg[0]_i_13_n_3 ),
        .CO({\int_isr_reg[0]_i_4_n_3 ,\int_isr_reg[0]_i_4_n_4 ,\int_isr_reg[0]_i_4_n_5 ,\int_isr_reg[0]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({\int_isr[0]_i_14_n_3 ,\int_isr[0]_i_15_n_3 ,\int_isr[0]_i_16_n_3 ,\int_isr[0]_i_17_n_3 }),
        .O(\NLW_int_isr_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\int_isr[0]_i_18_n_3 ,\int_isr[0]_i_19_n_3 ,\int_isr[0]_i_20_n_3 ,\int_isr[0]_i_21_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_145[0]_i_1 
       (.I0(j_reg_145_reg[0]),
        .O(j_1_fu_203_p2[0]));
  LUT3 #(
    .INIT(8'h01)) 
    \j_reg_145[10]_i_10 
       (.I0(cols_reg_240[25]),
        .I1(cols_reg_240[24]),
        .I2(cols_reg_240[26]),
        .O(\j_reg_145[10]_i_10_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \j_reg_145[10]_i_12 
       (.I0(cols_reg_240[23]),
        .I1(cols_reg_240[22]),
        .I2(cols_reg_240[21]),
        .O(\j_reg_145[10]_i_12_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \j_reg_145[10]_i_13 
       (.I0(cols_reg_240[19]),
        .I1(cols_reg_240[18]),
        .I2(cols_reg_240[20]),
        .O(\j_reg_145[10]_i_13_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \j_reg_145[10]_i_14 
       (.I0(cols_reg_240[17]),
        .I1(cols_reg_240[16]),
        .I2(cols_reg_240[15]),
        .O(\j_reg_145[10]_i_14_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \j_reg_145[10]_i_15 
       (.I0(cols_reg_240[13]),
        .I1(cols_reg_240[12]),
        .I2(cols_reg_240[14]),
        .O(\j_reg_145[10]_i_15_n_3 ));
  LUT5 #(
    .INIT(32'h09000009)) 
    \j_reg_145[10]_i_16 
       (.I0(j_reg_145_reg[9]),
        .I1(cols_reg_240[9]),
        .I2(cols_reg_240[11]),
        .I3(cols_reg_240[10]),
        .I4(j_reg_145_reg[10]),
        .O(\j_reg_145[10]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_145[10]_i_17 
       (.I0(j_reg_145_reg[7]),
        .I1(cols_reg_240[7]),
        .I2(j_reg_145_reg[6]),
        .I3(cols_reg_240[6]),
        .I4(j_reg_145_reg[8]),
        .I5(cols_reg_240[8]),
        .O(\j_reg_145[10]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_145[10]_i_18 
       (.I0(j_reg_145_reg[4]),
        .I1(cols_reg_240[4]),
        .I2(j_reg_145_reg[3]),
        .I3(cols_reg_240[3]),
        .I4(j_reg_145_reg[5]),
        .I5(cols_reg_240[5]),
        .O(\j_reg_145[10]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_145[10]_i_19 
       (.I0(j_reg_145_reg[1]),
        .I1(cols_reg_240[1]),
        .I2(j_reg_145_reg[0]),
        .I3(cols_reg_240[0]),
        .I4(j_reg_145_reg[2]),
        .I5(cols_reg_240[2]),
        .O(\j_reg_145[10]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_reg_145[10]_i_3 
       (.I0(j_reg_145_reg[8]),
        .I1(j_reg_145_reg[6]),
        .I2(\j_reg_145[10]_i_6_n_3 ),
        .I3(j_reg_145_reg[7]),
        .I4(j_reg_145_reg[9]),
        .I5(j_reg_145_reg[10]),
        .O(j_1_fu_203_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_reg_145[10]_i_6 
       (.I0(j_reg_145_reg[5]),
        .I1(j_reg_145_reg[3]),
        .I2(j_reg_145_reg[1]),
        .I3(j_reg_145_reg[0]),
        .I4(j_reg_145_reg[2]),
        .I5(j_reg_145_reg[4]),
        .O(\j_reg_145[10]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_145[10]_i_8 
       (.I0(cols_reg_240[31]),
        .I1(cols_reg_240[30]),
        .O(\j_reg_145[10]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \j_reg_145[10]_i_9 
       (.I0(cols_reg_240[29]),
        .I1(cols_reg_240[28]),
        .I2(cols_reg_240[27]),
        .O(\j_reg_145[10]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_145[1]_i_1 
       (.I0(j_reg_145_reg[0]),
        .I1(j_reg_145_reg[1]),
        .O(j_1_fu_203_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_reg_145[2]_i_1 
       (.I0(j_reg_145_reg[0]),
        .I1(j_reg_145_reg[1]),
        .I2(j_reg_145_reg[2]),
        .O(j_1_fu_203_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_reg_145[3]_i_1 
       (.I0(j_reg_145_reg[1]),
        .I1(j_reg_145_reg[0]),
        .I2(j_reg_145_reg[2]),
        .I3(j_reg_145_reg[3]),
        .O(j_1_fu_203_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_reg_145[4]_i_1 
       (.I0(j_reg_145_reg[2]),
        .I1(j_reg_145_reg[0]),
        .I2(j_reg_145_reg[1]),
        .I3(j_reg_145_reg[3]),
        .I4(j_reg_145_reg[4]),
        .O(j_1_fu_203_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_reg_145[5]_i_1 
       (.I0(j_reg_145_reg[3]),
        .I1(j_reg_145_reg[1]),
        .I2(j_reg_145_reg[0]),
        .I3(j_reg_145_reg[2]),
        .I4(j_reg_145_reg[4]),
        .I5(j_reg_145_reg[5]),
        .O(j_1_fu_203_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_145[6]_i_1 
       (.I0(\j_reg_145[10]_i_6_n_3 ),
        .I1(j_reg_145_reg[6]),
        .O(j_1_fu_203_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_reg_145[7]_i_1 
       (.I0(\j_reg_145[10]_i_6_n_3 ),
        .I1(j_reg_145_reg[6]),
        .I2(j_reg_145_reg[7]),
        .O(j_1_fu_203_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_reg_145[8]_i_1 
       (.I0(j_reg_145_reg[6]),
        .I1(\j_reg_145[10]_i_6_n_3 ),
        .I2(j_reg_145_reg[7]),
        .I3(j_reg_145_reg[8]),
        .O(j_1_fu_203_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_reg_145[9]_i_1 
       (.I0(j_reg_145_reg[7]),
        .I1(\j_reg_145[10]_i_6_n_3 ),
        .I2(j_reg_145_reg[6]),
        .I3(j_reg_145_reg[8]),
        .I4(j_reg_145_reg[9]),
        .O(j_1_fu_203_p2[9]));
  FDRE \j_reg_145_reg[0] 
       (.C(ap_clk),
        .CE(j_reg_1450),
        .D(j_1_fu_203_p2[0]),
        .Q(j_reg_145_reg[0]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_145_reg[10] 
       (.C(ap_clk),
        .CE(j_reg_1450),
        .D(j_1_fu_203_p2[10]),
        .Q(j_reg_145_reg[10]),
        .R(ap_NS_fsm112_out));
  CARRY4 \j_reg_145_reg[10]_i_11 
       (.CI(1'b0),
        .CO({\j_reg_145_reg[10]_i_11_n_3 ,\j_reg_145_reg[10]_i_11_n_4 ,\j_reg_145_reg[10]_i_11_n_5 ,\j_reg_145_reg[10]_i_11_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_j_reg_145_reg[10]_i_11_O_UNCONNECTED [3:0]),
        .S({\j_reg_145[10]_i_16_n_3 ,\j_reg_145[10]_i_17_n_3 ,\j_reg_145[10]_i_18_n_3 ,\j_reg_145[10]_i_19_n_3 }));
  CARRY4 \j_reg_145_reg[10]_i_4 
       (.CI(\j_reg_145_reg[10]_i_7_n_3 ),
        .CO({\NLW_j_reg_145_reg[10]_i_4_CO_UNCONNECTED [3],icmp_ln197_fu_213_p2,\j_reg_145_reg[10]_i_4_n_5 ,\j_reg_145_reg[10]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_j_reg_145_reg[10]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\j_reg_145[10]_i_8_n_3 ,\j_reg_145[10]_i_9_n_3 ,\j_reg_145[10]_i_10_n_3 }));
  CARRY4 \j_reg_145_reg[10]_i_7 
       (.CI(\j_reg_145_reg[10]_i_11_n_3 ),
        .CO({\j_reg_145_reg[10]_i_7_n_3 ,\j_reg_145_reg[10]_i_7_n_4 ,\j_reg_145_reg[10]_i_7_n_5 ,\j_reg_145_reg[10]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_j_reg_145_reg[10]_i_7_O_UNCONNECTED [3:0]),
        .S({\j_reg_145[10]_i_12_n_3 ,\j_reg_145[10]_i_13_n_3 ,\j_reg_145[10]_i_14_n_3 ,\j_reg_145[10]_i_15_n_3 }));
  FDRE \j_reg_145_reg[1] 
       (.C(ap_clk),
        .CE(j_reg_1450),
        .D(j_1_fu_203_p2[1]),
        .Q(j_reg_145_reg[1]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_145_reg[2] 
       (.C(ap_clk),
        .CE(j_reg_1450),
        .D(j_1_fu_203_p2[2]),
        .Q(j_reg_145_reg[2]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_145_reg[3] 
       (.C(ap_clk),
        .CE(j_reg_1450),
        .D(j_1_fu_203_p2[3]),
        .Q(j_reg_145_reg[3]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_145_reg[4] 
       (.C(ap_clk),
        .CE(j_reg_1450),
        .D(j_1_fu_203_p2[4]),
        .Q(j_reg_145_reg[4]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_145_reg[5] 
       (.C(ap_clk),
        .CE(j_reg_1450),
        .D(j_1_fu_203_p2[5]),
        .Q(j_reg_145_reg[5]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_145_reg[6] 
       (.C(ap_clk),
        .CE(j_reg_1450),
        .D(j_1_fu_203_p2[6]),
        .Q(j_reg_145_reg[6]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_145_reg[7] 
       (.C(ap_clk),
        .CE(j_reg_1450),
        .D(j_1_fu_203_p2[7]),
        .Q(j_reg_145_reg[7]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_145_reg[8] 
       (.C(ap_clk),
        .CE(j_reg_1450),
        .D(j_1_fu_203_p2[8]),
        .Q(j_reg_145_reg[8]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_145_reg[9] 
       (.C(ap_clk),
        .CE(j_reg_1450),
        .D(j_1_fu_203_p2[9]),
        .Q(j_reg_145_reg[9]),
        .R(ap_NS_fsm112_out));
  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_regslice_both regslice_both_AXI_video_strm_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (D),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .CO(icmp_ln197_fu_213_p2),
        .D({ap_NS_fsm[4:2],ap_NS_fsm[0]}),
        .E(j_reg_1450),
        .Q({ap_CS_fsm_state7,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state3,ap_CS_fsm_state2,Q}),
        .\ap_CS_fsm_reg[3] (regslice_both_AXI_video_strm_V_data_V_U_n_17),
        .\ap_CS_fsm_reg[3]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_19),
        .ap_NS_fsm112_out(ap_NS_fsm112_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(regslice_both_AXI_video_strm_V_data_V_U_n_4),
        .ap_enable_reg_pp0_iter0_reg_0(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_3),
        .ap_enable_reg_pp0_iter2_reg(regslice_both_AXI_video_strm_V_data_V_U_n_6),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg_n_3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_reg_279(axi_last_V_reg_279),
        .\axi_last_V_reg_279_reg[0] (axi_last_V_fu_218_p2),
        .cmp71_i_reg_252(cmp71_i_reg_252),
        .\icmp_ln197_reg_275_pp0_iter1_reg_reg[0] (\icmp_ln197_reg_275_reg_n_3_[0] ),
        .\icmp_ln197_reg_275_reg[0] (xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read),
        .\icmp_ln197_reg_275_reg[0]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_18),
        .img_out_cols_c_empty_n(img_out_cols_c_empty_n),
        .img_out_data_empty_n(img_out_data_empty_n),
        .img_out_rows_c_empty_n(img_out_rows_c_empty_n),
        .internal_full_n_reg(internal_full_n_reg),
        .\j_reg_145_reg[0] (CO),
        .mOutPtr110_out(mOutPtr110_out),
        .sof_3_reg_156(sof_3_reg_156),
        .\sof_3_reg_156_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_7),
        .\sof_3_reg_156_reg[0]_0 (\icmp_ln197_reg_275_pp0_iter1_reg_reg_n_3_[0] ),
        .sof_fu_82(sof_fu_82),
        .stream_out_TDATA(stream_out_TDATA),
        .stream_out_TREADY(stream_out_TREADY),
        .stream_out_TREADY_0(i_1_reg_2560),
        .xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done),
        .xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start));
  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_regslice_both__parameterized1 regslice_both_AXI_video_strm_V_last_V_U
       (.\B_V_data_1_state_reg[0]_0 (xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_reg_279(axi_last_V_reg_279),
        .stream_out_TLAST(stream_out_TLAST),
        .stream_out_TREADY(stream_out_TREADY));
  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_regslice_both__parameterized1_5 regslice_both_AXI_video_strm_V_user_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (\icmp_ln197_reg_275_pp0_iter1_reg_reg_n_3_[0] ),
        .\B_V_data_1_payload_A_reg[0]_1 (ap_enable_reg_pp0_iter2_reg_n_3),
        .\B_V_data_1_state_reg[0]_0 (xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .sof_3_reg_156(sof_3_reg_156),
        .stream_out_TREADY(stream_out_TREADY),
        .stream_out_TUSER(stream_out_TUSER));
  FDRE \rows_reg_235_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [0]),
        .Q(rows_reg_235[0]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [10]),
        .Q(rows_reg_235[10]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [11]),
        .Q(rows_reg_235[11]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [12]),
        .Q(rows_reg_235[12]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [13]),
        .Q(rows_reg_235[13]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [14]),
        .Q(rows_reg_235[14]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [15]),
        .Q(rows_reg_235[15]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [16]),
        .Q(rows_reg_235[16]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [17]),
        .Q(rows_reg_235[17]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [18]),
        .Q(rows_reg_235[18]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [19]),
        .Q(rows_reg_235[19]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [1]),
        .Q(rows_reg_235[1]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [20]),
        .Q(rows_reg_235[20]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [21]),
        .Q(rows_reg_235[21]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [22]),
        .Q(rows_reg_235[22]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [23]),
        .Q(rows_reg_235[23]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [24]),
        .Q(rows_reg_235[24]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [25]),
        .Q(rows_reg_235[25]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [26]),
        .Q(rows_reg_235[26]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [27]),
        .Q(rows_reg_235[27]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [28]),
        .Q(rows_reg_235[28]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [29]),
        .Q(rows_reg_235[29]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [2]),
        .Q(rows_reg_235[2]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [30]),
        .Q(rows_reg_235[30]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [31]),
        .Q(rows_reg_235[31]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [3]),
        .Q(rows_reg_235[3]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [4]),
        .Q(rows_reg_235[4]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [5]),
        .Q(rows_reg_235[5]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [6]),
        .Q(rows_reg_235[6]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [7]),
        .Q(rows_reg_235[7]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [8]),
        .Q(rows_reg_235[8]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [9]),
        .Q(rows_reg_235[9]),
        .R(1'b0));
  FDRE \sof_3_reg_156_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_7),
        .Q(sof_3_reg_156),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF70)) 
    \sof_fu_82[0]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(cmp71_i_reg_252),
        .I2(sof_fu_82),
        .I3(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read),
        .O(\sof_fu_82[0]_i_1_n_3 ));
  FDRE \sof_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_fu_82[0]_i_1_n_3 ),
        .Q(sof_fu_82),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[0]_i_1 
       (.I0(cols_reg_240[0]),
        .O(sub_i_fu_175_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[12]_i_2 
       (.I0(cols_reg_240[12]),
        .O(\sub_i_reg_247[12]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[12]_i_3 
       (.I0(cols_reg_240[11]),
        .O(\sub_i_reg_247[12]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[12]_i_4 
       (.I0(cols_reg_240[10]),
        .O(\sub_i_reg_247[12]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[12]_i_5 
       (.I0(cols_reg_240[9]),
        .O(\sub_i_reg_247[12]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[16]_i_2 
       (.I0(cols_reg_240[16]),
        .O(\sub_i_reg_247[16]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[16]_i_3 
       (.I0(cols_reg_240[15]),
        .O(\sub_i_reg_247[16]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[16]_i_4 
       (.I0(cols_reg_240[14]),
        .O(\sub_i_reg_247[16]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[16]_i_5 
       (.I0(cols_reg_240[13]),
        .O(\sub_i_reg_247[16]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[20]_i_2 
       (.I0(cols_reg_240[20]),
        .O(\sub_i_reg_247[20]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[20]_i_3 
       (.I0(cols_reg_240[19]),
        .O(\sub_i_reg_247[20]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[20]_i_4 
       (.I0(cols_reg_240[18]),
        .O(\sub_i_reg_247[20]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[20]_i_5 
       (.I0(cols_reg_240[17]),
        .O(\sub_i_reg_247[20]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[24]_i_2 
       (.I0(cols_reg_240[24]),
        .O(\sub_i_reg_247[24]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[24]_i_3 
       (.I0(cols_reg_240[23]),
        .O(\sub_i_reg_247[24]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[24]_i_4 
       (.I0(cols_reg_240[22]),
        .O(\sub_i_reg_247[24]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[24]_i_5 
       (.I0(cols_reg_240[21]),
        .O(\sub_i_reg_247[24]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[28]_i_2 
       (.I0(cols_reg_240[28]),
        .O(\sub_i_reg_247[28]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[28]_i_3 
       (.I0(cols_reg_240[27]),
        .O(\sub_i_reg_247[28]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[28]_i_4 
       (.I0(cols_reg_240[26]),
        .O(\sub_i_reg_247[28]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[28]_i_5 
       (.I0(cols_reg_240[25]),
        .O(\sub_i_reg_247[28]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[31]_i_2 
       (.I0(cols_reg_240[31]),
        .O(\sub_i_reg_247[31]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[31]_i_3 
       (.I0(cols_reg_240[30]),
        .O(\sub_i_reg_247[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[31]_i_4 
       (.I0(cols_reg_240[29]),
        .O(\sub_i_reg_247[31]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[4]_i_2 
       (.I0(cols_reg_240[4]),
        .O(\sub_i_reg_247[4]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[4]_i_3 
       (.I0(cols_reg_240[3]),
        .O(\sub_i_reg_247[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[4]_i_4 
       (.I0(cols_reg_240[2]),
        .O(\sub_i_reg_247[4]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[4]_i_5 
       (.I0(cols_reg_240[1]),
        .O(\sub_i_reg_247[4]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[8]_i_2 
       (.I0(cols_reg_240[8]),
        .O(\sub_i_reg_247[8]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[8]_i_3 
       (.I0(cols_reg_240[7]),
        .O(\sub_i_reg_247[8]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[8]_i_4 
       (.I0(cols_reg_240[6]),
        .O(\sub_i_reg_247[8]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[8]_i_5 
       (.I0(cols_reg_240[5]),
        .O(\sub_i_reg_247[8]_i_5_n_3 ));
  FDRE \sub_i_reg_247_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[0]),
        .Q(sub_i_reg_247[0]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[10]),
        .Q(sub_i_reg_247[10]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[11]),
        .Q(sub_i_reg_247[11]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[12]),
        .Q(sub_i_reg_247[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_247_reg[12]_i_1 
       (.CI(\sub_i_reg_247_reg[8]_i_1_n_3 ),
        .CO({\sub_i_reg_247_reg[12]_i_1_n_3 ,\sub_i_reg_247_reg[12]_i_1_n_4 ,\sub_i_reg_247_reg[12]_i_1_n_5 ,\sub_i_reg_247_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(cols_reg_240[12:9]),
        .O(sub_i_fu_175_p2[12:9]),
        .S({\sub_i_reg_247[12]_i_2_n_3 ,\sub_i_reg_247[12]_i_3_n_3 ,\sub_i_reg_247[12]_i_4_n_3 ,\sub_i_reg_247[12]_i_5_n_3 }));
  FDRE \sub_i_reg_247_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[13]),
        .Q(sub_i_reg_247[13]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[14]),
        .Q(sub_i_reg_247[14]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[15]),
        .Q(sub_i_reg_247[15]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[16]),
        .Q(sub_i_reg_247[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_247_reg[16]_i_1 
       (.CI(\sub_i_reg_247_reg[12]_i_1_n_3 ),
        .CO({\sub_i_reg_247_reg[16]_i_1_n_3 ,\sub_i_reg_247_reg[16]_i_1_n_4 ,\sub_i_reg_247_reg[16]_i_1_n_5 ,\sub_i_reg_247_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(cols_reg_240[16:13]),
        .O(sub_i_fu_175_p2[16:13]),
        .S({\sub_i_reg_247[16]_i_2_n_3 ,\sub_i_reg_247[16]_i_3_n_3 ,\sub_i_reg_247[16]_i_4_n_3 ,\sub_i_reg_247[16]_i_5_n_3 }));
  FDRE \sub_i_reg_247_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[17]),
        .Q(sub_i_reg_247[17]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[18]),
        .Q(sub_i_reg_247[18]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[19]),
        .Q(sub_i_reg_247[19]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[1]),
        .Q(sub_i_reg_247[1]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[20]),
        .Q(sub_i_reg_247[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_247_reg[20]_i_1 
       (.CI(\sub_i_reg_247_reg[16]_i_1_n_3 ),
        .CO({\sub_i_reg_247_reg[20]_i_1_n_3 ,\sub_i_reg_247_reg[20]_i_1_n_4 ,\sub_i_reg_247_reg[20]_i_1_n_5 ,\sub_i_reg_247_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(cols_reg_240[20:17]),
        .O(sub_i_fu_175_p2[20:17]),
        .S({\sub_i_reg_247[20]_i_2_n_3 ,\sub_i_reg_247[20]_i_3_n_3 ,\sub_i_reg_247[20]_i_4_n_3 ,\sub_i_reg_247[20]_i_5_n_3 }));
  FDRE \sub_i_reg_247_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[21]),
        .Q(sub_i_reg_247[21]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[22]),
        .Q(sub_i_reg_247[22]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[23]),
        .Q(sub_i_reg_247[23]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[24]),
        .Q(sub_i_reg_247[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_247_reg[24]_i_1 
       (.CI(\sub_i_reg_247_reg[20]_i_1_n_3 ),
        .CO({\sub_i_reg_247_reg[24]_i_1_n_3 ,\sub_i_reg_247_reg[24]_i_1_n_4 ,\sub_i_reg_247_reg[24]_i_1_n_5 ,\sub_i_reg_247_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(cols_reg_240[24:21]),
        .O(sub_i_fu_175_p2[24:21]),
        .S({\sub_i_reg_247[24]_i_2_n_3 ,\sub_i_reg_247[24]_i_3_n_3 ,\sub_i_reg_247[24]_i_4_n_3 ,\sub_i_reg_247[24]_i_5_n_3 }));
  FDRE \sub_i_reg_247_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[25]),
        .Q(sub_i_reg_247[25]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[26]),
        .Q(sub_i_reg_247[26]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[27]),
        .Q(sub_i_reg_247[27]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[28]),
        .Q(sub_i_reg_247[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_247_reg[28]_i_1 
       (.CI(\sub_i_reg_247_reg[24]_i_1_n_3 ),
        .CO({\sub_i_reg_247_reg[28]_i_1_n_3 ,\sub_i_reg_247_reg[28]_i_1_n_4 ,\sub_i_reg_247_reg[28]_i_1_n_5 ,\sub_i_reg_247_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(cols_reg_240[28:25]),
        .O(sub_i_fu_175_p2[28:25]),
        .S({\sub_i_reg_247[28]_i_2_n_3 ,\sub_i_reg_247[28]_i_3_n_3 ,\sub_i_reg_247[28]_i_4_n_3 ,\sub_i_reg_247[28]_i_5_n_3 }));
  FDRE \sub_i_reg_247_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[29]),
        .Q(sub_i_reg_247[29]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[2]),
        .Q(sub_i_reg_247[2]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[30]),
        .Q(sub_i_reg_247[30]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[31]),
        .Q(sub_i_reg_247[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_247_reg[31]_i_1 
       (.CI(\sub_i_reg_247_reg[28]_i_1_n_3 ),
        .CO({\NLW_sub_i_reg_247_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub_i_reg_247_reg[31]_i_1_n_5 ,\sub_i_reg_247_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cols_reg_240[30:29]}),
        .O({\NLW_sub_i_reg_247_reg[31]_i_1_O_UNCONNECTED [3],sub_i_fu_175_p2[31:29]}),
        .S({1'b0,\sub_i_reg_247[31]_i_2_n_3 ,\sub_i_reg_247[31]_i_3_n_3 ,\sub_i_reg_247[31]_i_4_n_3 }));
  FDRE \sub_i_reg_247_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[3]),
        .Q(sub_i_reg_247[3]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[4]),
        .Q(sub_i_reg_247[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_247_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_i_reg_247_reg[4]_i_1_n_3 ,\sub_i_reg_247_reg[4]_i_1_n_4 ,\sub_i_reg_247_reg[4]_i_1_n_5 ,\sub_i_reg_247_reg[4]_i_1_n_6 }),
        .CYINIT(cols_reg_240[0]),
        .DI(cols_reg_240[4:1]),
        .O(sub_i_fu_175_p2[4:1]),
        .S({\sub_i_reg_247[4]_i_2_n_3 ,\sub_i_reg_247[4]_i_3_n_3 ,\sub_i_reg_247[4]_i_4_n_3 ,\sub_i_reg_247[4]_i_5_n_3 }));
  FDRE \sub_i_reg_247_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[5]),
        .Q(sub_i_reg_247[5]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[6]),
        .Q(sub_i_reg_247[6]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[7]),
        .Q(sub_i_reg_247[7]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[8]),
        .Q(sub_i_reg_247[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_247_reg[8]_i_1 
       (.CI(\sub_i_reg_247_reg[4]_i_1_n_3 ),
        .CO({\sub_i_reg_247_reg[8]_i_1_n_3 ,\sub_i_reg_247_reg[8]_i_1_n_4 ,\sub_i_reg_247_reg[8]_i_1_n_5 ,\sub_i_reg_247_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(cols_reg_240[8:5]),
        .O(sub_i_fu_175_p2[8:5]),
        .S({\sub_i_reg_247[8]_i_2_n_3 ,\sub_i_reg_247[8]_i_3_n_3 ,\sub_i_reg_247[8]_i_4_n_3 ,\sub_i_reg_247[8]_i_5_n_3 }));
  FDRE \sub_i_reg_247_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[9]),
        .Q(sub_i_reg_247[9]),
        .R(1'b0));
endmodule

module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s
   (\icmp_ln878_4_reg_1743_reg[0]_0 ,
    \cmp_i_i127_i_reg_1720_reg[0]_0 ,
    \icmp_ln878_5_reg_1747_reg[0]_0 ,
    mOutPtr110_out,
    E,
    internal_full_n_reg,
    \icmp_ln882_reg_1766_pp3_iter10_reg_reg[0]__0_0 ,
    erode_0_9_1080_1920_2_3_3_1_1_U0_img_in_419_read,
    D,
    erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready,
    \ap_CS_fsm_reg[2]_0 ,
    img_out_420_din,
    ap_clk,
    ap_rst_n_inv,
    Q,
    \ap_CS_fsm_reg[0]_0 ,
    img_in_data_empty_n,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    img_in_data_full_n,
    img_out_data_full_n,
    \icmp_ln878_reg_1626_reg[0]_0 ,
    ap_rst_n,
    grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg,
    \ap_CS_fsm_reg[0]_1 ,
    \tobool_i_i_2114_1_reg_1702_reg[0]_0 ,
    \tobool_i_i_1106_1_reg_1681_reg[0]_0 ,
    \tobool_i_i_2135_reg_1667_reg[0]_0 ,
    \tobool_i_i_1106_2_reg_1688_reg[0]_0 ,
    \tobool_i_i_2114_2_reg_1709_reg[0]_0 ,
    \tobool_i_i_reg_1653_reg[0]_0 ,
    \tobool_i_i_1126_reg_1660_reg[0]_0 ,
    \tobool_i_i_1106_reg_1674_reg[0]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[22]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[21]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[20]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[19]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[18]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[17]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[16]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[15]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[14]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[13]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[12]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[11]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[10]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[9]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[8]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[7]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[6]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[5]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[4]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[3]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[2]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[1]_0 ,
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[0]_0 ,
    \tobool_i_i_2114_reg_1695_reg[0]_0 ,
    \reg_564_reg[23]_0 );
  output \icmp_ln878_4_reg_1743_reg[0]_0 ;
  output \cmp_i_i127_i_reg_1720_reg[0]_0 ;
  output \icmp_ln878_5_reg_1747_reg[0]_0 ;
  output mOutPtr110_out;
  output [0:0]E;
  output [0:0]internal_full_n_reg;
  output \icmp_ln882_reg_1766_pp3_iter10_reg_reg[0]__0_0 ;
  output erode_0_9_1080_1920_2_3_3_1_1_U0_img_in_419_read;
  output [1:0]D;
  output erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready;
  output \ap_CS_fsm_reg[2]_0 ;
  output [23:0]img_out_420_din;
  input ap_clk;
  input ap_rst_n_inv;
  input [15:0]Q;
  input [2:0]\ap_CS_fsm_reg[0]_0 ;
  input img_in_data_empty_n;
  input internal_full_n_reg_0;
  input internal_full_n_reg_1;
  input img_in_data_full_n;
  input img_out_data_full_n;
  input [15:0]\icmp_ln878_reg_1626_reg[0]_0 ;
  input ap_rst_n;
  input grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg;
  input \ap_CS_fsm_reg[0]_1 ;
  input [7:0]\tobool_i_i_2114_1_reg_1702_reg[0]_0 ;
  input [7:0]\tobool_i_i_1106_1_reg_1681_reg[0]_0 ;
  input [7:0]\tobool_i_i_2135_reg_1667_reg[0]_0 ;
  input [7:0]\tobool_i_i_1106_2_reg_1688_reg[0]_0 ;
  input [7:0]\tobool_i_i_2114_2_reg_1709_reg[0]_0 ;
  input [7:0]\tobool_i_i_reg_1653_reg[0]_0 ;
  input [7:0]\tobool_i_i_1126_reg_1660_reg[0]_0 ;
  input [7:0]\tobool_i_i_1106_reg_1674_reg[0]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[22]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[21]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[20]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[19]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[18]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[17]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[16]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[15]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[14]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[13]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[12]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[11]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[10]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[9]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[8]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[7]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[6]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[5]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[4]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[3]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[2]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[1]_0 ;
  input \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[0]_0 ;
  input [7:0]\tobool_i_i_2114_reg_1695_reg[0]_0 ;
  input [23:0]\reg_564_reg[23]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire [13:0]add_ln1616_fu_665_p2;
  wire [13:0]add_ln1616_reg_1644;
  wire \add_ln1616_reg_1644_reg[12]_i_1_n_3 ;
  wire \add_ln1616_reg_1644_reg[12]_i_1_n_4 ;
  wire \add_ln1616_reg_1644_reg[12]_i_1_n_5 ;
  wire \add_ln1616_reg_1644_reg[12]_i_1_n_6 ;
  wire \add_ln1616_reg_1644_reg[4]_i_1_n_3 ;
  wire \add_ln1616_reg_1644_reg[4]_i_1_n_4 ;
  wire \add_ln1616_reg_1644_reg[4]_i_1_n_5 ;
  wire \add_ln1616_reg_1644_reg[4]_i_1_n_6 ;
  wire \add_ln1616_reg_1644_reg[8]_i_1_n_3 ;
  wire \add_ln1616_reg_1644_reg[8]_i_1_n_4 ;
  wire \add_ln1616_reg_1644_reg[8]_i_1_n_5 ;
  wire \add_ln1616_reg_1644_reg[8]_i_1_n_6 ;
  wire \add_ln691_1_reg_1630[0]_i_1_n_3 ;
  wire \add_ln691_1_reg_1630[0]_i_3_n_3 ;
  wire \add_ln691_1_reg_1630[0]_i_4_n_3 ;
  wire \add_ln691_1_reg_1630[0]_i_5_n_3 ;
  wire \add_ln691_1_reg_1630[0]_i_6_n_3 ;
  wire \add_ln691_1_reg_1630[12]_i_2_n_3 ;
  wire \add_ln691_1_reg_1630[4]_i_2_n_3 ;
  wire \add_ln691_1_reg_1630[4]_i_3_n_3 ;
  wire \add_ln691_1_reg_1630[4]_i_4_n_3 ;
  wire \add_ln691_1_reg_1630[4]_i_5_n_3 ;
  wire \add_ln691_1_reg_1630[8]_i_2_n_3 ;
  wire \add_ln691_1_reg_1630[8]_i_3_n_3 ;
  wire \add_ln691_1_reg_1630[8]_i_4_n_3 ;
  wire \add_ln691_1_reg_1630[8]_i_5_n_3 ;
  wire [12:0]add_ln691_1_reg_1630_reg;
  wire \add_ln691_1_reg_1630_reg[0]_i_2_n_10 ;
  wire \add_ln691_1_reg_1630_reg[0]_i_2_n_3 ;
  wire \add_ln691_1_reg_1630_reg[0]_i_2_n_4 ;
  wire \add_ln691_1_reg_1630_reg[0]_i_2_n_5 ;
  wire \add_ln691_1_reg_1630_reg[0]_i_2_n_6 ;
  wire \add_ln691_1_reg_1630_reg[0]_i_2_n_7 ;
  wire \add_ln691_1_reg_1630_reg[0]_i_2_n_8 ;
  wire \add_ln691_1_reg_1630_reg[0]_i_2_n_9 ;
  wire \add_ln691_1_reg_1630_reg[12]_i_1_n_10 ;
  wire \add_ln691_1_reg_1630_reg[4]_i_1_n_10 ;
  wire \add_ln691_1_reg_1630_reg[4]_i_1_n_3 ;
  wire \add_ln691_1_reg_1630_reg[4]_i_1_n_4 ;
  wire \add_ln691_1_reg_1630_reg[4]_i_1_n_5 ;
  wire \add_ln691_1_reg_1630_reg[4]_i_1_n_6 ;
  wire \add_ln691_1_reg_1630_reg[4]_i_1_n_7 ;
  wire \add_ln691_1_reg_1630_reg[4]_i_1_n_8 ;
  wire \add_ln691_1_reg_1630_reg[4]_i_1_n_9 ;
  wire \add_ln691_1_reg_1630_reg[8]_i_1_n_10 ;
  wire \add_ln691_1_reg_1630_reg[8]_i_1_n_3 ;
  wire \add_ln691_1_reg_1630_reg[8]_i_1_n_4 ;
  wire \add_ln691_1_reg_1630_reg[8]_i_1_n_5 ;
  wire \add_ln691_1_reg_1630_reg[8]_i_1_n_6 ;
  wire \add_ln691_1_reg_1630_reg[8]_i_1_n_7 ;
  wire \add_ln691_1_reg_1630_reg[8]_i_1_n_8 ;
  wire \add_ln691_1_reg_1630_reg[8]_i_1_n_9 ;
  wire \add_ln691_reg_1621[0]_i_3_n_3 ;
  wire \add_ln691_reg_1621[0]_i_4_n_3 ;
  wire \add_ln691_reg_1621[0]_i_5_n_3 ;
  wire \add_ln691_reg_1621[0]_i_6_n_3 ;
  wire \add_ln691_reg_1621[12]_i_2_n_3 ;
  wire \add_ln691_reg_1621[4]_i_2_n_3 ;
  wire \add_ln691_reg_1621[4]_i_3_n_3 ;
  wire \add_ln691_reg_1621[4]_i_4_n_3 ;
  wire \add_ln691_reg_1621[4]_i_5_n_3 ;
  wire \add_ln691_reg_1621[8]_i_2_n_3 ;
  wire \add_ln691_reg_1621[8]_i_3_n_3 ;
  wire \add_ln691_reg_1621[8]_i_4_n_3 ;
  wire \add_ln691_reg_1621[8]_i_5_n_3 ;
  wire [12:0]add_ln691_reg_1621_reg;
  wire \add_ln691_reg_1621_reg[0]_i_2_n_10 ;
  wire \add_ln691_reg_1621_reg[0]_i_2_n_3 ;
  wire \add_ln691_reg_1621_reg[0]_i_2_n_4 ;
  wire \add_ln691_reg_1621_reg[0]_i_2_n_5 ;
  wire \add_ln691_reg_1621_reg[0]_i_2_n_6 ;
  wire \add_ln691_reg_1621_reg[0]_i_2_n_7 ;
  wire \add_ln691_reg_1621_reg[0]_i_2_n_8 ;
  wire \add_ln691_reg_1621_reg[0]_i_2_n_9 ;
  wire \add_ln691_reg_1621_reg[12]_i_1_n_10 ;
  wire \add_ln691_reg_1621_reg[4]_i_1_n_10 ;
  wire \add_ln691_reg_1621_reg[4]_i_1_n_3 ;
  wire \add_ln691_reg_1621_reg[4]_i_1_n_4 ;
  wire \add_ln691_reg_1621_reg[4]_i_1_n_5 ;
  wire \add_ln691_reg_1621_reg[4]_i_1_n_6 ;
  wire \add_ln691_reg_1621_reg[4]_i_1_n_7 ;
  wire \add_ln691_reg_1621_reg[4]_i_1_n_8 ;
  wire \add_ln691_reg_1621_reg[4]_i_1_n_9 ;
  wire \add_ln691_reg_1621_reg[8]_i_1_n_10 ;
  wire \add_ln691_reg_1621_reg[8]_i_1_n_3 ;
  wire \add_ln691_reg_1621_reg[8]_i_1_n_4 ;
  wire \add_ln691_reg_1621_reg[8]_i_1_n_5 ;
  wire \add_ln691_reg_1621_reg[8]_i_1_n_6 ;
  wire \add_ln691_reg_1621_reg[8]_i_1_n_7 ;
  wire \add_ln691_reg_1621_reg[8]_i_1_n_8 ;
  wire \add_ln691_reg_1621_reg[8]_i_1_n_9 ;
  wire \ap_CS_fsm[2]_i_1__1_n_3 ;
  wire \ap_CS_fsm[4]_i_2__1_n_3 ;
  wire \ap_CS_fsm[8]_i_2_n_3 ;
  wire \ap_CS_fsm[9]_i_1_n_3 ;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire ap_CS_fsm_pp3_stage0;
  wire [2:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state7;
  wire [8:0]ap_NS_fsm;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__0_n_3;
  wire ap_enable_reg_pp1_iter1_i_1__0_n_3;
  wire ap_enable_reg_pp1_iter1_reg_n_3;
  wire ap_enable_reg_pp1_iter2_i_1_n_3;
  wire ap_enable_reg_pp1_iter2_reg_n_3;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_i_1_n_3;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp2_iter1_i_1_n_3;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter0_i_1_n_3;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter10;
  wire ap_enable_reg_pp3_iter10_i_1_n_3;
  wire ap_enable_reg_pp3_iter11_i_1_n_3;
  wire ap_enable_reg_pp3_iter11_reg_n_3;
  wire ap_enable_reg_pp3_iter2;
  wire ap_enable_reg_pp3_iter3;
  wire ap_enable_reg_pp3_iter4;
  wire ap_enable_reg_pp3_iter5;
  wire ap_enable_reg_pp3_iter6;
  wire ap_enable_reg_pp3_iter7;
  wire ap_enable_reg_pp3_iter8;
  wire ap_enable_reg_pp3_iter9;
  wire [23:0]ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4;
  wire ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0;
  wire ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0;
  wire ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0;
  wire ap_phi_reg_pp3_iter1_arrayidx486_i182255_load_0_2_reg_452;
  wire \ap_phi_reg_pp3_iter1_arrayidx486_i182255_load_0_2_reg_452[0]_i_1_n_3 ;
  wire ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_4640;
  wire \ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ;
  wire [23:23]ap_phi_reg_pp3_iter1_buf_cop_V_2_reg_534;
  wire [23:0]ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[0]_0 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[10]_0 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[11]_0 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[12]_0 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[13]_0 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[14]_0 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[15]_0 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[16]_0 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[17]_0 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[18]_0 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[19]_0 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[1]_0 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[20]_0 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[21]_0 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[22]_0 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]_0 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[2]_0 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[3]_0 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[4]_0 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[5]_0 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[6]_0 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[7]_0 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[8]_0 ;
  wire \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[9]_0 ;
  wire \ap_phi_reg_pp3_iter2_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ;
  wire [23:23]ap_phi_reg_pp3_iter2_buf_cop_V_2_reg_534;
  wire [23:0]ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452;
  wire \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ;
  wire [23:23]ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_534;
  wire [23:0]ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452;
  wire [23:23]ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_534;
  wire [23:0]ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452;
  wire \ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ;
  wire [23:23]ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534;
  wire [23:0]ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499;
  wire \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ;
  wire [23:0]ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534;
  wire \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[10]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[11]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[12]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[13]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[14]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[15]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[16]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[17]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[18]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[19]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[20]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[21]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[22]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_2_n_3 ;
  wire \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[7]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[8]_i_1_n_3 ;
  wire \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[9]_i_1_n_3 ;
  wire [23:0]ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499;
  wire \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ;
  wire [23:0]ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534;
  wire [23:0]ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534;
  wire \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3 ;
  wire [23:0]ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534;
  wire \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire buf_V_0_U_n_3;
  wire buf_V_0_U_n_5;
  wire [23:0]buf_V_0_load_reg_1770;
  wire buf_V_0_load_reg_17700;
  wire [23:0]buf_V_1_load_reg_1776;
  wire buf_V_2_U_n_10;
  wire buf_V_2_U_n_11;
  wire buf_V_2_U_n_12;
  wire buf_V_2_U_n_13;
  wire buf_V_2_U_n_14;
  wire buf_V_2_U_n_15;
  wire buf_V_2_U_n_16;
  wire buf_V_2_U_n_17;
  wire buf_V_2_U_n_18;
  wire buf_V_2_U_n_19;
  wire buf_V_2_U_n_20;
  wire buf_V_2_U_n_21;
  wire buf_V_2_U_n_22;
  wire buf_V_2_U_n_23;
  wire buf_V_2_U_n_24;
  wire buf_V_2_U_n_25;
  wire buf_V_2_U_n_26;
  wire buf_V_2_U_n_27;
  wire buf_V_2_U_n_4;
  wire buf_V_2_U_n_5;
  wire buf_V_2_U_n_6;
  wire buf_V_2_U_n_7;
  wire buf_V_2_U_n_8;
  wire buf_V_2_U_n_9;
  wire clear;
  wire cmp_i_i127_i_fu_744_p2;
  wire cmp_i_i127_i_fu_744_p2_carry__0_i_1_n_3;
  wire cmp_i_i127_i_fu_744_p2_carry__0_i_2_n_3;
  wire cmp_i_i127_i_fu_744_p2_carry__0_i_3_n_3;
  wire cmp_i_i127_i_fu_744_p2_carry__0_i_4_n_3;
  wire cmp_i_i127_i_fu_744_p2_carry__0_i_5_n_3;
  wire cmp_i_i127_i_fu_744_p2_carry__0_i_6_n_3;
  wire cmp_i_i127_i_fu_744_p2_carry__0_i_7_n_3;
  wire cmp_i_i127_i_fu_744_p2_carry__0_i_8_n_3;
  wire cmp_i_i127_i_fu_744_p2_carry__0_n_4;
  wire cmp_i_i127_i_fu_744_p2_carry__0_n_5;
  wire cmp_i_i127_i_fu_744_p2_carry__0_n_6;
  wire cmp_i_i127_i_fu_744_p2_carry_i_1_n_3;
  wire cmp_i_i127_i_fu_744_p2_carry_i_2_n_3;
  wire cmp_i_i127_i_fu_744_p2_carry_i_3_n_3;
  wire cmp_i_i127_i_fu_744_p2_carry_i_4_n_3;
  wire cmp_i_i127_i_fu_744_p2_carry_i_5_n_3;
  wire cmp_i_i127_i_fu_744_p2_carry_i_6_n_3;
  wire cmp_i_i127_i_fu_744_p2_carry_i_7_n_3;
  wire cmp_i_i127_i_fu_744_p2_carry_i_8_n_3;
  wire cmp_i_i127_i_fu_744_p2_carry_n_3;
  wire cmp_i_i127_i_fu_744_p2_carry_n_4;
  wire cmp_i_i127_i_fu_744_p2_carry_n_5;
  wire cmp_i_i127_i_fu_744_p2_carry_n_6;
  wire \cmp_i_i127_i_reg_1720[0]_i_1_n_3 ;
  wire \cmp_i_i127_i_reg_1720_reg[0]_0 ;
  wire \col_V_1_reg_1738[0]_i_2_n_3 ;
  wire \col_V_1_reg_1738[0]_i_3_n_3 ;
  wire \col_V_1_reg_1738[0]_i_4_n_3 ;
  wire \col_V_1_reg_1738[0]_i_5_n_3 ;
  wire \col_V_1_reg_1738[12]_i_2_n_3 ;
  wire \col_V_1_reg_1738[4]_i_2_n_3 ;
  wire \col_V_1_reg_1738[4]_i_3_n_3 ;
  wire \col_V_1_reg_1738[4]_i_4_n_3 ;
  wire \col_V_1_reg_1738[4]_i_5_n_3 ;
  wire \col_V_1_reg_1738[8]_i_2_n_3 ;
  wire \col_V_1_reg_1738[8]_i_3_n_3 ;
  wire \col_V_1_reg_1738[8]_i_4_n_3 ;
  wire \col_V_1_reg_1738[8]_i_5_n_3 ;
  wire [12:0]col_V_1_reg_1738_reg;
  wire \col_V_1_reg_1738_reg[0]_i_1_n_10 ;
  wire \col_V_1_reg_1738_reg[0]_i_1_n_3 ;
  wire \col_V_1_reg_1738_reg[0]_i_1_n_4 ;
  wire \col_V_1_reg_1738_reg[0]_i_1_n_5 ;
  wire \col_V_1_reg_1738_reg[0]_i_1_n_6 ;
  wire \col_V_1_reg_1738_reg[0]_i_1_n_7 ;
  wire \col_V_1_reg_1738_reg[0]_i_1_n_8 ;
  wire \col_V_1_reg_1738_reg[0]_i_1_n_9 ;
  wire \col_V_1_reg_1738_reg[12]_i_1_n_10 ;
  wire \col_V_1_reg_1738_reg[4]_i_1_n_10 ;
  wire \col_V_1_reg_1738_reg[4]_i_1_n_3 ;
  wire \col_V_1_reg_1738_reg[4]_i_1_n_4 ;
  wire \col_V_1_reg_1738_reg[4]_i_1_n_5 ;
  wire \col_V_1_reg_1738_reg[4]_i_1_n_6 ;
  wire \col_V_1_reg_1738_reg[4]_i_1_n_7 ;
  wire \col_V_1_reg_1738_reg[4]_i_1_n_8 ;
  wire \col_V_1_reg_1738_reg[4]_i_1_n_9 ;
  wire \col_V_1_reg_1738_reg[8]_i_1_n_10 ;
  wire \col_V_1_reg_1738_reg[8]_i_1_n_3 ;
  wire \col_V_1_reg_1738_reg[8]_i_1_n_4 ;
  wire \col_V_1_reg_1738_reg[8]_i_1_n_5 ;
  wire \col_V_1_reg_1738_reg[8]_i_1_n_6 ;
  wire \col_V_1_reg_1738_reg[8]_i_1_n_7 ;
  wire \col_V_1_reg_1738_reg[8]_i_1_n_8 ;
  wire \col_V_1_reg_1738_reg[8]_i_1_n_9 ;
  wire col_V_reg_416;
  wire \col_V_reg_416[12]_i_2_n_3 ;
  wire \col_V_reg_416[12]_i_3_n_3 ;
  wire [10:0]col_V_reg_416_pp3_iter1_reg;
  wire \col_V_reg_416_pp3_iter1_reg_reg_n_3_[11] ;
  wire \col_V_reg_416_pp3_iter1_reg_reg_n_3_[12] ;
  wire [10:0]col_V_reg_416_pp3_iter2_reg;
  wire [12:11]col_V_reg_416_pp3_iter2_reg__0;
  wire \col_V_reg_416_reg_n_3_[0] ;
  wire \col_V_reg_416_reg_n_3_[10] ;
  wire \col_V_reg_416_reg_n_3_[11] ;
  wire \col_V_reg_416_reg_n_3_[12] ;
  wire \col_V_reg_416_reg_n_3_[1] ;
  wire \col_V_reg_416_reg_n_3_[2] ;
  wire \col_V_reg_416_reg_n_3_[3] ;
  wire \col_V_reg_416_reg_n_3_[4] ;
  wire \col_V_reg_416_reg_n_3_[5] ;
  wire \col_V_reg_416_reg_n_3_[6] ;
  wire \col_V_reg_416_reg_n_3_[7] ;
  wire \col_V_reg_416_reg_n_3_[8] ;
  wire \col_V_reg_416_reg_n_3_[9] ;
  wire [13:0]empty_reg_1593;
  wire erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready;
  wire erode_0_9_1080_1920_2_3_3_1_1_U0_img_in_419_read;
  wire grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_ready;
  wire grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg;
  wire i_col_046_0_reg_3470;
  wire [10:0]i_col_046_0_reg_347_pp1_iter1_reg;
  wire \i_col_046_0_reg_347_reg_n_3_[0] ;
  wire \i_col_046_0_reg_347_reg_n_3_[10] ;
  wire \i_col_046_0_reg_347_reg_n_3_[11] ;
  wire \i_col_046_0_reg_347_reg_n_3_[12] ;
  wire \i_col_046_0_reg_347_reg_n_3_[1] ;
  wire \i_col_046_0_reg_347_reg_n_3_[2] ;
  wire \i_col_046_0_reg_347_reg_n_3_[3] ;
  wire \i_col_046_0_reg_347_reg_n_3_[4] ;
  wire \i_col_046_0_reg_347_reg_n_3_[5] ;
  wire \i_col_046_0_reg_347_reg_n_3_[6] ;
  wire \i_col_046_0_reg_347_reg_n_3_[7] ;
  wire \i_col_046_0_reg_347_reg_n_3_[8] ;
  wire \i_col_046_0_reg_347_reg_n_3_[9] ;
  wire i_col_V_0_reg_3591__0;
  wire \i_col_V_0_reg_359_reg_n_3_[0] ;
  wire \i_col_V_0_reg_359_reg_n_3_[10] ;
  wire \i_col_V_0_reg_359_reg_n_3_[11] ;
  wire \i_col_V_0_reg_359_reg_n_3_[12] ;
  wire \i_col_V_0_reg_359_reg_n_3_[1] ;
  wire \i_col_V_0_reg_359_reg_n_3_[2] ;
  wire \i_col_V_0_reg_359_reg_n_3_[3] ;
  wire \i_col_V_0_reg_359_reg_n_3_[4] ;
  wire \i_col_V_0_reg_359_reg_n_3_[5] ;
  wire \i_col_V_0_reg_359_reg_n_3_[6] ;
  wire \i_col_V_0_reg_359_reg_n_3_[7] ;
  wire \i_col_V_0_reg_359_reg_n_3_[8] ;
  wire \i_col_V_0_reg_359_reg_n_3_[9] ;
  wire icmp_ln878_10_fu_1188_p2_carry_i_1_n_3;
  wire icmp_ln878_10_fu_1188_p2_carry_i_2_n_3;
  wire icmp_ln878_10_fu_1188_p2_carry_i_3_n_3;
  wire icmp_ln878_10_fu_1188_p2_carry_i_4_n_3;
  wire icmp_ln878_10_fu_1188_p2_carry_i_5_n_3;
  wire icmp_ln878_10_fu_1188_p2_carry_i_6_n_3;
  wire icmp_ln878_10_fu_1188_p2_carry_i_7_n_3;
  wire icmp_ln878_10_fu_1188_p2_carry_i_8_n_3;
  wire icmp_ln878_10_fu_1188_p2_carry_n_3;
  wire icmp_ln878_10_fu_1188_p2_carry_n_4;
  wire icmp_ln878_10_fu_1188_p2_carry_n_5;
  wire icmp_ln878_10_fu_1188_p2_carry_n_6;
  wire icmp_ln878_11_fu_1271_p2_carry_i_10_n_3;
  wire icmp_ln878_11_fu_1271_p2_carry_i_11_n_3;
  wire icmp_ln878_11_fu_1271_p2_carry_i_12_n_3;
  wire icmp_ln878_11_fu_1271_p2_carry_i_1_n_3;
  wire icmp_ln878_11_fu_1271_p2_carry_i_2_n_3;
  wire icmp_ln878_11_fu_1271_p2_carry_i_3_n_3;
  wire icmp_ln878_11_fu_1271_p2_carry_i_4_n_3;
  wire icmp_ln878_11_fu_1271_p2_carry_i_5_n_3;
  wire icmp_ln878_11_fu_1271_p2_carry_i_6_n_3;
  wire icmp_ln878_11_fu_1271_p2_carry_i_7_n_3;
  wire icmp_ln878_11_fu_1271_p2_carry_i_8_n_3;
  wire icmp_ln878_11_fu_1271_p2_carry_i_9_n_3;
  wire icmp_ln878_11_fu_1271_p2_carry_n_3;
  wire icmp_ln878_11_fu_1271_p2_carry_n_4;
  wire icmp_ln878_11_fu_1271_p2_carry_n_5;
  wire icmp_ln878_11_fu_1271_p2_carry_n_6;
  wire icmp_ln878_12_fu_1293_p2;
  wire icmp_ln878_12_fu_1293_p2_carry_i_10_n_3;
  wire icmp_ln878_12_fu_1293_p2_carry_i_11_n_3;
  wire icmp_ln878_12_fu_1293_p2_carry_i_12_n_3;
  wire icmp_ln878_12_fu_1293_p2_carry_i_1_n_3;
  wire icmp_ln878_12_fu_1293_p2_carry_i_2_n_3;
  wire icmp_ln878_12_fu_1293_p2_carry_i_3_n_3;
  wire icmp_ln878_12_fu_1293_p2_carry_i_4_n_3;
  wire icmp_ln878_12_fu_1293_p2_carry_i_5_n_3;
  wire icmp_ln878_12_fu_1293_p2_carry_i_6_n_3;
  wire icmp_ln878_12_fu_1293_p2_carry_i_7_n_3;
  wire icmp_ln878_12_fu_1293_p2_carry_i_8_n_3;
  wire icmp_ln878_12_fu_1293_p2_carry_i_9_n_3;
  wire icmp_ln878_12_fu_1293_p2_carry_n_4;
  wire icmp_ln878_12_fu_1293_p2_carry_n_5;
  wire icmp_ln878_12_fu_1293_p2_carry_n_6;
  wire icmp_ln878_12_reg_1966;
  wire icmp_ln878_12_reg_19660;
  wire icmp_ln878_13_fu_1422_p2_carry_i_1_n_3;
  wire icmp_ln878_13_fu_1422_p2_carry_i_2_n_3;
  wire icmp_ln878_13_fu_1422_p2_carry_i_3_n_3;
  wire icmp_ln878_13_fu_1422_p2_carry_i_4_n_3;
  wire icmp_ln878_13_fu_1422_p2_carry_i_5_n_3;
  wire icmp_ln878_13_fu_1422_p2_carry_i_6_n_3;
  wire icmp_ln878_13_fu_1422_p2_carry_i_7_n_3;
  wire icmp_ln878_13_fu_1422_p2_carry_i_8_n_3;
  wire icmp_ln878_13_fu_1422_p2_carry_n_3;
  wire icmp_ln878_13_fu_1422_p2_carry_n_4;
  wire icmp_ln878_13_fu_1422_p2_carry_n_5;
  wire icmp_ln878_13_fu_1422_p2_carry_n_6;
  wire icmp_ln878_14_fu_896_p2_carry_i_13_n_3;
  wire icmp_ln878_14_fu_896_p2_carry_i_14_n_3;
  wire icmp_ln878_14_fu_896_p2_carry_i_15_n_3;
  wire icmp_ln878_14_fu_896_p2_carry_i_16_n_3;
  wire icmp_ln878_14_fu_896_p2_carry_i_1_n_3;
  wire icmp_ln878_14_fu_896_p2_carry_i_2_n_3;
  wire icmp_ln878_14_fu_896_p2_carry_i_3_n_3;
  wire icmp_ln878_14_fu_896_p2_carry_i_4_n_3;
  wire icmp_ln878_14_fu_896_p2_carry_i_5_n_3;
  wire icmp_ln878_14_fu_896_p2_carry_i_6_n_3;
  wire icmp_ln878_14_fu_896_p2_carry_i_7_n_3;
  wire icmp_ln878_14_fu_896_p2_carry_i_8_n_3;
  wire icmp_ln878_14_fu_896_p2_carry_n_3;
  wire icmp_ln878_14_fu_896_p2_carry_n_4;
  wire icmp_ln878_14_fu_896_p2_carry_n_5;
  wire icmp_ln878_14_fu_896_p2_carry_n_6;
  wire icmp_ln878_15_fu_1001_p2_carry_i_1_n_3;
  wire icmp_ln878_15_fu_1001_p2_carry_i_2_n_3;
  wire icmp_ln878_15_fu_1001_p2_carry_i_3_n_3;
  wire icmp_ln878_15_fu_1001_p2_carry_i_4_n_3;
  wire icmp_ln878_15_fu_1001_p2_carry_i_5_n_3;
  wire icmp_ln878_15_fu_1001_p2_carry_i_6_n_3;
  wire icmp_ln878_15_fu_1001_p2_carry_i_7_n_3;
  wire icmp_ln878_15_fu_1001_p2_carry_i_8_n_3;
  wire icmp_ln878_15_fu_1001_p2_carry_n_3;
  wire icmp_ln878_15_fu_1001_p2_carry_n_4;
  wire icmp_ln878_15_fu_1001_p2_carry_n_5;
  wire icmp_ln878_15_fu_1001_p2_carry_n_6;
  wire icmp_ln878_16_fu_1079_p2_carry_i_1_n_3;
  wire icmp_ln878_16_fu_1079_p2_carry_i_2_n_3;
  wire icmp_ln878_16_fu_1079_p2_carry_i_3_n_3;
  wire icmp_ln878_16_fu_1079_p2_carry_i_4_n_3;
  wire icmp_ln878_16_fu_1079_p2_carry_i_5_n_3;
  wire icmp_ln878_16_fu_1079_p2_carry_i_6_n_3;
  wire icmp_ln878_16_fu_1079_p2_carry_i_7_n_3;
  wire icmp_ln878_16_fu_1079_p2_carry_i_8_n_3;
  wire icmp_ln878_16_fu_1079_p2_carry_n_3;
  wire icmp_ln878_16_fu_1079_p2_carry_n_4;
  wire icmp_ln878_16_fu_1079_p2_carry_n_5;
  wire icmp_ln878_16_fu_1079_p2_carry_n_6;
  wire icmp_ln878_17_fu_1107_p2;
  wire icmp_ln878_17_fu_1107_p2_carry_i_10_n_3;
  wire icmp_ln878_17_fu_1107_p2_carry_i_11_n_3;
  wire icmp_ln878_17_fu_1107_p2_carry_i_12_n_3;
  wire icmp_ln878_17_fu_1107_p2_carry_i_1_n_3;
  wire icmp_ln878_17_fu_1107_p2_carry_i_2_n_3;
  wire icmp_ln878_17_fu_1107_p2_carry_i_3_n_3;
  wire icmp_ln878_17_fu_1107_p2_carry_i_4_n_3;
  wire icmp_ln878_17_fu_1107_p2_carry_i_5_n_3;
  wire icmp_ln878_17_fu_1107_p2_carry_i_6_n_3;
  wire icmp_ln878_17_fu_1107_p2_carry_i_7_n_3;
  wire icmp_ln878_17_fu_1107_p2_carry_i_8_n_3;
  wire icmp_ln878_17_fu_1107_p2_carry_i_9_n_3;
  wire icmp_ln878_17_fu_1107_p2_carry_n_4;
  wire icmp_ln878_17_fu_1107_p2_carry_n_5;
  wire icmp_ln878_17_fu_1107_p2_carry_n_6;
  wire icmp_ln878_17_reg_1896;
  wire icmp_ln878_17_reg_18960;
  wire icmp_ln878_18_fu_1218_p2_carry_i_1_n_3;
  wire icmp_ln878_18_fu_1218_p2_carry_i_2_n_3;
  wire icmp_ln878_18_fu_1218_p2_carry_i_3_n_3;
  wire icmp_ln878_18_fu_1218_p2_carry_i_4_n_3;
  wire icmp_ln878_18_fu_1218_p2_carry_i_5_n_3;
  wire icmp_ln878_18_fu_1218_p2_carry_i_6_n_3;
  wire icmp_ln878_18_fu_1218_p2_carry_i_7_n_3;
  wire icmp_ln878_18_fu_1218_p2_carry_i_8_n_3;
  wire icmp_ln878_18_fu_1218_p2_carry_n_3;
  wire icmp_ln878_18_fu_1218_p2_carry_n_4;
  wire icmp_ln878_18_fu_1218_p2_carry_n_5;
  wire icmp_ln878_18_fu_1218_p2_carry_n_6;
  wire icmp_ln878_19_fu_1313_p2_carry_i_1_n_3;
  wire icmp_ln878_19_fu_1313_p2_carry_i_2_n_3;
  wire icmp_ln878_19_fu_1313_p2_carry_i_3_n_3;
  wire icmp_ln878_19_fu_1313_p2_carry_i_4_n_3;
  wire icmp_ln878_19_fu_1313_p2_carry_i_5_n_3;
  wire icmp_ln878_19_fu_1313_p2_carry_i_6_n_3;
  wire icmp_ln878_19_fu_1313_p2_carry_i_7_n_3;
  wire icmp_ln878_19_fu_1313_p2_carry_i_8_n_3;
  wire icmp_ln878_19_fu_1313_p2_carry_n_3;
  wire icmp_ln878_19_fu_1313_p2_carry_n_4;
  wire icmp_ln878_19_fu_1313_p2_carry_n_5;
  wire icmp_ln878_19_fu_1313_p2_carry_n_6;
  wire icmp_ln878_1_fu_646_p2;
  wire icmp_ln878_1_fu_646_p2_carry__0_i_11_n_3;
  wire icmp_ln878_1_fu_646_p2_carry__0_i_12_n_3;
  wire icmp_ln878_1_fu_646_p2_carry__0_i_1_n_3;
  wire icmp_ln878_1_fu_646_p2_carry__0_i_2_n_3;
  wire icmp_ln878_1_fu_646_p2_carry__0_i_3_n_3;
  wire icmp_ln878_1_fu_646_p2_carry__0_i_4_n_3;
  wire icmp_ln878_1_fu_646_p2_carry__0_i_5_n_3;
  wire icmp_ln878_1_fu_646_p2_carry__0_i_6_n_3;
  wire icmp_ln878_1_fu_646_p2_carry__0_i_7_n_3;
  wire icmp_ln878_1_fu_646_p2_carry__0_i_8_n_3;
  wire icmp_ln878_1_fu_646_p2_carry__0_n_4;
  wire icmp_ln878_1_fu_646_p2_carry__0_n_5;
  wire icmp_ln878_1_fu_646_p2_carry__0_n_6;
  wire icmp_ln878_1_fu_646_p2_carry_i_13_n_3;
  wire icmp_ln878_1_fu_646_p2_carry_i_14_n_3;
  wire icmp_ln878_1_fu_646_p2_carry_i_15_n_3;
  wire icmp_ln878_1_fu_646_p2_carry_i_16_n_3;
  wire icmp_ln878_1_fu_646_p2_carry_i_1_n_3;
  wire icmp_ln878_1_fu_646_p2_carry_i_2_n_3;
  wire icmp_ln878_1_fu_646_p2_carry_i_3_n_3;
  wire icmp_ln878_1_fu_646_p2_carry_i_4_n_3;
  wire icmp_ln878_1_fu_646_p2_carry_i_5_n_3;
  wire icmp_ln878_1_fu_646_p2_carry_i_6_n_3;
  wire icmp_ln878_1_fu_646_p2_carry_i_7_n_3;
  wire icmp_ln878_1_fu_646_p2_carry_i_8_n_3;
  wire icmp_ln878_1_fu_646_p2_carry_n_3;
  wire icmp_ln878_1_fu_646_p2_carry_n_4;
  wire icmp_ln878_1_fu_646_p2_carry_n_5;
  wire icmp_ln878_1_fu_646_p2_carry_n_6;
  wire icmp_ln878_1_reg_1635;
  wire \icmp_ln878_1_reg_1635[0]_i_1_n_3 ;
  wire icmp_ln878_20_fu_1341_p2;
  wire icmp_ln878_20_fu_1341_p2_carry_i_10_n_3;
  wire icmp_ln878_20_fu_1341_p2_carry_i_11_n_3;
  wire icmp_ln878_20_fu_1341_p2_carry_i_12_n_3;
  wire icmp_ln878_20_fu_1341_p2_carry_i_1_n_3;
  wire icmp_ln878_20_fu_1341_p2_carry_i_2_n_3;
  wire icmp_ln878_20_fu_1341_p2_carry_i_3_n_3;
  wire icmp_ln878_20_fu_1341_p2_carry_i_4_n_3;
  wire icmp_ln878_20_fu_1341_p2_carry_i_5_n_3;
  wire icmp_ln878_20_fu_1341_p2_carry_i_6_n_3;
  wire icmp_ln878_20_fu_1341_p2_carry_i_7_n_3;
  wire icmp_ln878_20_fu_1341_p2_carry_i_8_n_3;
  wire icmp_ln878_20_fu_1341_p2_carry_i_9_n_3;
  wire icmp_ln878_20_fu_1341_p2_carry_n_4;
  wire icmp_ln878_20_fu_1341_p2_carry_n_5;
  wire icmp_ln878_20_fu_1341_p2_carry_n_6;
  wire icmp_ln878_20_reg_1988;
  wire icmp_ln878_21_fu_1452_p2_carry_i_1_n_3;
  wire icmp_ln878_21_fu_1452_p2_carry_i_2_n_3;
  wire icmp_ln878_21_fu_1452_p2_carry_i_3_n_3;
  wire icmp_ln878_21_fu_1452_p2_carry_i_4_n_3;
  wire icmp_ln878_21_fu_1452_p2_carry_i_5_n_3;
  wire icmp_ln878_21_fu_1452_p2_carry_i_6_n_3;
  wire icmp_ln878_21_fu_1452_p2_carry_i_7_n_3;
  wire icmp_ln878_21_fu_1452_p2_carry_i_8_n_3;
  wire icmp_ln878_21_fu_1452_p2_carry_n_3;
  wire icmp_ln878_21_fu_1452_p2_carry_n_4;
  wire icmp_ln878_21_fu_1452_p2_carry_n_5;
  wire icmp_ln878_21_fu_1452_p2_carry_n_6;
  wire icmp_ln878_22_fu_954_p2_carry_i_13_n_3;
  wire icmp_ln878_22_fu_954_p2_carry_i_14_n_3;
  wire icmp_ln878_22_fu_954_p2_carry_i_15_n_3;
  wire icmp_ln878_22_fu_954_p2_carry_i_16_n_3;
  wire icmp_ln878_22_fu_954_p2_carry_i_1_n_3;
  wire icmp_ln878_22_fu_954_p2_carry_i_2_n_3;
  wire icmp_ln878_22_fu_954_p2_carry_i_3_n_3;
  wire icmp_ln878_22_fu_954_p2_carry_i_4_n_3;
  wire icmp_ln878_22_fu_954_p2_carry_i_5_n_3;
  wire icmp_ln878_22_fu_954_p2_carry_i_6_n_3;
  wire icmp_ln878_22_fu_954_p2_carry_i_7_n_3;
  wire icmp_ln878_22_fu_954_p2_carry_i_8_n_3;
  wire icmp_ln878_22_fu_954_p2_carry_n_3;
  wire icmp_ln878_22_fu_954_p2_carry_n_4;
  wire icmp_ln878_22_fu_954_p2_carry_n_5;
  wire icmp_ln878_22_fu_954_p2_carry_n_6;
  wire icmp_ln878_23_fu_1017_p2_carry_i_1_n_3;
  wire icmp_ln878_23_fu_1017_p2_carry_i_2_n_3;
  wire icmp_ln878_23_fu_1017_p2_carry_i_3_n_3;
  wire icmp_ln878_23_fu_1017_p2_carry_i_4_n_3;
  wire icmp_ln878_23_fu_1017_p2_carry_i_5_n_3;
  wire icmp_ln878_23_fu_1017_p2_carry_i_6_n_3;
  wire icmp_ln878_23_fu_1017_p2_carry_i_7_n_3;
  wire icmp_ln878_23_fu_1017_p2_carry_i_8_n_3;
  wire icmp_ln878_23_fu_1017_p2_carry_n_3;
  wire icmp_ln878_23_fu_1017_p2_carry_n_4;
  wire icmp_ln878_23_fu_1017_p2_carry_n_5;
  wire icmp_ln878_23_fu_1017_p2_carry_n_6;
  wire icmp_ln878_24_fu_1133_p2_carry_i_1_n_3;
  wire icmp_ln878_24_fu_1133_p2_carry_i_2_n_3;
  wire icmp_ln878_24_fu_1133_p2_carry_i_3_n_3;
  wire icmp_ln878_24_fu_1133_p2_carry_i_4_n_3;
  wire icmp_ln878_24_fu_1133_p2_carry_i_5_n_3;
  wire icmp_ln878_24_fu_1133_p2_carry_i_6_n_3;
  wire icmp_ln878_24_fu_1133_p2_carry_i_7_n_3;
  wire icmp_ln878_24_fu_1133_p2_carry_i_8_n_3;
  wire icmp_ln878_24_fu_1133_p2_carry_n_3;
  wire icmp_ln878_24_fu_1133_p2_carry_n_4;
  wire icmp_ln878_24_fu_1133_p2_carry_n_5;
  wire icmp_ln878_24_fu_1133_p2_carry_n_6;
  wire icmp_ln878_25_fu_1161_p2;
  wire icmp_ln878_25_fu_1161_p2_carry_i_10_n_3;
  wire icmp_ln878_25_fu_1161_p2_carry_i_11_n_3;
  wire icmp_ln878_25_fu_1161_p2_carry_i_12_n_3;
  wire icmp_ln878_25_fu_1161_p2_carry_i_1_n_3;
  wire icmp_ln878_25_fu_1161_p2_carry_i_2_n_3;
  wire icmp_ln878_25_fu_1161_p2_carry_i_3_n_3;
  wire icmp_ln878_25_fu_1161_p2_carry_i_4_n_3;
  wire icmp_ln878_25_fu_1161_p2_carry_i_5_n_3;
  wire icmp_ln878_25_fu_1161_p2_carry_i_6_n_3;
  wire icmp_ln878_25_fu_1161_p2_carry_i_7_n_3;
  wire icmp_ln878_25_fu_1161_p2_carry_i_8_n_3;
  wire icmp_ln878_25_fu_1161_p2_carry_i_9_n_3;
  wire icmp_ln878_25_fu_1161_p2_carry_n_4;
  wire icmp_ln878_25_fu_1161_p2_carry_n_5;
  wire icmp_ln878_25_fu_1161_p2_carry_n_6;
  wire icmp_ln878_25_reg_1918;
  wire icmp_ln878_26_fu_1248_p2_carry_i_1_n_3;
  wire icmp_ln878_26_fu_1248_p2_carry_i_2_n_3;
  wire icmp_ln878_26_fu_1248_p2_carry_i_3_n_3;
  wire icmp_ln878_26_fu_1248_p2_carry_i_4_n_3;
  wire icmp_ln878_26_fu_1248_p2_carry_i_5_n_3;
  wire icmp_ln878_26_fu_1248_p2_carry_i_6_n_3;
  wire icmp_ln878_26_fu_1248_p2_carry_i_7_n_3;
  wire icmp_ln878_26_fu_1248_p2_carry_i_8_n_3;
  wire icmp_ln878_26_fu_1248_p2_carry_n_3;
  wire icmp_ln878_26_fu_1248_p2_carry_n_4;
  wire icmp_ln878_26_fu_1248_p2_carry_n_5;
  wire icmp_ln878_26_fu_1248_p2_carry_n_6;
  wire icmp_ln878_27_fu_1367_p2_carry_i_1_n_3;
  wire icmp_ln878_27_fu_1367_p2_carry_i_2_n_3;
  wire icmp_ln878_27_fu_1367_p2_carry_i_3_n_3;
  wire icmp_ln878_27_fu_1367_p2_carry_i_4_n_3;
  wire icmp_ln878_27_fu_1367_p2_carry_i_5_n_3;
  wire icmp_ln878_27_fu_1367_p2_carry_i_6_n_3;
  wire icmp_ln878_27_fu_1367_p2_carry_i_7_n_3;
  wire icmp_ln878_27_fu_1367_p2_carry_i_8_n_3;
  wire icmp_ln878_27_fu_1367_p2_carry_n_3;
  wire icmp_ln878_27_fu_1367_p2_carry_n_4;
  wire icmp_ln878_27_fu_1367_p2_carry_n_5;
  wire icmp_ln878_27_fu_1367_p2_carry_n_6;
  wire icmp_ln878_28_fu_1395_p2;
  wire icmp_ln878_28_fu_1395_p2_carry_i_10_n_3;
  wire icmp_ln878_28_fu_1395_p2_carry_i_11_n_3;
  wire icmp_ln878_28_fu_1395_p2_carry_i_12_n_3;
  wire icmp_ln878_28_fu_1395_p2_carry_i_1_n_3;
  wire icmp_ln878_28_fu_1395_p2_carry_i_2_n_3;
  wire icmp_ln878_28_fu_1395_p2_carry_i_3_n_3;
  wire icmp_ln878_28_fu_1395_p2_carry_i_4_n_3;
  wire icmp_ln878_28_fu_1395_p2_carry_i_5_n_3;
  wire icmp_ln878_28_fu_1395_p2_carry_i_6_n_3;
  wire icmp_ln878_28_fu_1395_p2_carry_i_7_n_3;
  wire icmp_ln878_28_fu_1395_p2_carry_i_8_n_3;
  wire icmp_ln878_28_fu_1395_p2_carry_i_9_n_3;
  wire icmp_ln878_28_fu_1395_p2_carry_n_4;
  wire icmp_ln878_28_fu_1395_p2_carry_n_5;
  wire icmp_ln878_28_fu_1395_p2_carry_n_6;
  wire icmp_ln878_28_reg_2010;
  wire icmp_ln878_29_fu_1482_p2_carry_i_1_n_3;
  wire icmp_ln878_29_fu_1482_p2_carry_i_2_n_3;
  wire icmp_ln878_29_fu_1482_p2_carry_i_3_n_3;
  wire icmp_ln878_29_fu_1482_p2_carry_i_4_n_3;
  wire icmp_ln878_29_fu_1482_p2_carry_i_5_n_3;
  wire icmp_ln878_29_fu_1482_p2_carry_i_6_n_3;
  wire icmp_ln878_29_fu_1482_p2_carry_i_7_n_3;
  wire icmp_ln878_29_fu_1482_p2_carry_i_8_n_3;
  wire icmp_ln878_29_fu_1482_p2_carry_n_4;
  wire icmp_ln878_29_fu_1482_p2_carry_n_5;
  wire icmp_ln878_29_fu_1482_p2_carry_n_6;
  wire \icmp_ln878_2_reg_1649[0]_i_1_n_3 ;
  wire \icmp_ln878_2_reg_1649[0]_i_2_n_3 ;
  wire \icmp_ln878_2_reg_1649[0]_i_3_n_3 ;
  wire \icmp_ln878_2_reg_1649[0]_i_4_n_3 ;
  wire \icmp_ln878_2_reg_1649[0]_i_5_n_3 ;
  wire \icmp_ln878_2_reg_1649_reg_n_3_[0] ;
  wire icmp_ln878_3_fu_739_p2;
  wire icmp_ln878_3_fu_739_p2_carry__0_i_1_n_3;
  wire icmp_ln878_3_fu_739_p2_carry__0_i_2_n_3;
  wire icmp_ln878_3_fu_739_p2_carry__0_i_3_n_3;
  wire icmp_ln878_3_fu_739_p2_carry__0_i_4_n_3;
  wire icmp_ln878_3_fu_739_p2_carry__0_i_5_n_3;
  wire icmp_ln878_3_fu_739_p2_carry__0_i_6_n_3;
  wire icmp_ln878_3_fu_739_p2_carry__0_i_7_n_3;
  wire icmp_ln878_3_fu_739_p2_carry__0_i_8_n_3;
  wire icmp_ln878_3_fu_739_p2_carry__0_n_3;
  wire icmp_ln878_3_fu_739_p2_carry__0_n_4;
  wire icmp_ln878_3_fu_739_p2_carry__0_n_5;
  wire icmp_ln878_3_fu_739_p2_carry__0_n_6;
  wire icmp_ln878_3_fu_739_p2_carry__1_i_1_n_3;
  wire icmp_ln878_3_fu_739_p2_carry_i_1_n_3;
  wire icmp_ln878_3_fu_739_p2_carry_i_2_n_3;
  wire icmp_ln878_3_fu_739_p2_carry_i_3_n_3;
  wire icmp_ln878_3_fu_739_p2_carry_i_4_n_3;
  wire icmp_ln878_3_fu_739_p2_carry_i_5_n_3;
  wire icmp_ln878_3_fu_739_p2_carry_i_6_n_3;
  wire icmp_ln878_3_fu_739_p2_carry_i_7_n_3;
  wire icmp_ln878_3_fu_739_p2_carry_i_8_n_3;
  wire icmp_ln878_3_fu_739_p2_carry_n_3;
  wire icmp_ln878_3_fu_739_p2_carry_n_4;
  wire icmp_ln878_3_fu_739_p2_carry_n_5;
  wire icmp_ln878_3_fu_739_p2_carry_n_6;
  wire icmp_ln878_4_fu_775_p2;
  wire icmp_ln878_4_fu_775_p2_carry__0_i_1_n_3;
  wire icmp_ln878_4_fu_775_p2_carry__0_i_2_n_3;
  wire icmp_ln878_4_fu_775_p2_carry__0_i_3_n_3;
  wire icmp_ln878_4_fu_775_p2_carry__0_i_4_n_3;
  wire icmp_ln878_4_fu_775_p2_carry__0_i_5_n_3;
  wire icmp_ln878_4_fu_775_p2_carry__0_i_6_n_3;
  wire icmp_ln878_4_fu_775_p2_carry__0_n_5;
  wire icmp_ln878_4_fu_775_p2_carry__0_n_6;
  wire icmp_ln878_4_fu_775_p2_carry_i_1_n_3;
  wire icmp_ln878_4_fu_775_p2_carry_i_2_n_3;
  wire icmp_ln878_4_fu_775_p2_carry_i_3_n_3;
  wire icmp_ln878_4_fu_775_p2_carry_i_4_n_3;
  wire icmp_ln878_4_fu_775_p2_carry_i_5_n_3;
  wire icmp_ln878_4_fu_775_p2_carry_i_6_n_3;
  wire icmp_ln878_4_fu_775_p2_carry_i_7_n_3;
  wire icmp_ln878_4_fu_775_p2_carry_i_8_n_3;
  wire icmp_ln878_4_fu_775_p2_carry_n_3;
  wire icmp_ln878_4_fu_775_p2_carry_n_4;
  wire icmp_ln878_4_fu_775_p2_carry_n_5;
  wire icmp_ln878_4_fu_775_p2_carry_n_6;
  wire \icmp_ln878_4_reg_1743[0]_i_1_n_3 ;
  wire icmp_ln878_4_reg_1743_pp3_iter1_reg;
  wire icmp_ln878_4_reg_1743_pp3_iter2_reg;
  wire icmp_ln878_4_reg_1743_pp3_iter3_reg;
  wire icmp_ln878_4_reg_1743_pp3_iter4_reg;
  wire icmp_ln878_4_reg_1743_pp3_iter5_reg;
  wire icmp_ln878_4_reg_1743_pp3_iter6_reg;
  wire icmp_ln878_4_reg_1743_pp3_iter7_reg;
  wire icmp_ln878_4_reg_1743_pp3_iter8_reg;
  wire icmp_ln878_4_reg_1743_pp3_iter9_reg;
  wire \icmp_ln878_4_reg_1743_reg[0]_0 ;
  wire icmp_ln878_5_fu_780_p2;
  wire icmp_ln878_5_fu_780_p2_carry__0_i_1_n_3;
  wire icmp_ln878_5_fu_780_p2_carry__0_i_2_n_3;
  wire icmp_ln878_5_fu_780_p2_carry__0_i_3_n_3;
  wire icmp_ln878_5_fu_780_p2_carry__0_i_4_n_3;
  wire icmp_ln878_5_fu_780_p2_carry__0_i_5_n_3;
  wire icmp_ln878_5_fu_780_p2_carry__0_i_6_n_3;
  wire icmp_ln878_5_fu_780_p2_carry__0_i_7_n_3;
  wire icmp_ln878_5_fu_780_p2_carry__0_i_8_n_3;
  wire icmp_ln878_5_fu_780_p2_carry__0_n_4;
  wire icmp_ln878_5_fu_780_p2_carry__0_n_5;
  wire icmp_ln878_5_fu_780_p2_carry__0_n_6;
  wire icmp_ln878_5_fu_780_p2_carry_i_1_n_3;
  wire icmp_ln878_5_fu_780_p2_carry_i_2_n_3;
  wire icmp_ln878_5_fu_780_p2_carry_i_3_n_3;
  wire icmp_ln878_5_fu_780_p2_carry_i_4_n_3;
  wire icmp_ln878_5_fu_780_p2_carry_i_5_n_3;
  wire icmp_ln878_5_fu_780_p2_carry_i_6_n_3;
  wire icmp_ln878_5_fu_780_p2_carry_i_7_n_3;
  wire icmp_ln878_5_fu_780_p2_carry_i_8_n_3;
  wire icmp_ln878_5_fu_780_p2_carry_n_3;
  wire icmp_ln878_5_fu_780_p2_carry_n_4;
  wire icmp_ln878_5_fu_780_p2_carry_n_5;
  wire icmp_ln878_5_fu_780_p2_carry_n_6;
  wire \icmp_ln878_5_reg_1747[0]_i_1_n_3 ;
  wire icmp_ln878_5_reg_1747_pp3_iter1_reg;
  wire icmp_ln878_5_reg_1747_pp3_iter2_reg;
  wire icmp_ln878_5_reg_1747_pp3_iter3_reg;
  wire icmp_ln878_5_reg_1747_pp3_iter4_reg;
  wire \icmp_ln878_5_reg_1747_reg[0]_0 ;
  wire icmp_ln878_6_fu_844_p2_carry_i_10_n_3;
  wire icmp_ln878_6_fu_844_p2_carry_i_11_n_3;
  wire icmp_ln878_6_fu_844_p2_carry_i_12_n_3;
  wire icmp_ln878_6_fu_844_p2_carry_i_13_n_3;
  wire icmp_ln878_6_fu_844_p2_carry_i_14_n_3;
  wire icmp_ln878_6_fu_844_p2_carry_i_15_n_3;
  wire icmp_ln878_6_fu_844_p2_carry_i_16_n_3;
  wire icmp_ln878_6_fu_844_p2_carry_i_1_n_3;
  wire icmp_ln878_6_fu_844_p2_carry_i_2_n_3;
  wire icmp_ln878_6_fu_844_p2_carry_i_3_n_3;
  wire icmp_ln878_6_fu_844_p2_carry_i_4_n_3;
  wire icmp_ln878_6_fu_844_p2_carry_i_5_n_3;
  wire icmp_ln878_6_fu_844_p2_carry_i_6_n_3;
  wire icmp_ln878_6_fu_844_p2_carry_i_7_n_3;
  wire icmp_ln878_6_fu_844_p2_carry_i_8_n_3;
  wire icmp_ln878_6_fu_844_p2_carry_i_9_n_3;
  wire icmp_ln878_6_fu_844_p2_carry_n_3;
  wire icmp_ln878_6_fu_844_p2_carry_n_4;
  wire icmp_ln878_6_fu_844_p2_carry_n_5;
  wire icmp_ln878_6_fu_844_p2_carry_n_6;
  wire icmp_ln878_7_fu_985_p2_carry_i_1_n_3;
  wire icmp_ln878_7_fu_985_p2_carry_i_2_n_3;
  wire icmp_ln878_7_fu_985_p2_carry_i_3_n_3;
  wire icmp_ln878_7_fu_985_p2_carry_i_4_n_3;
  wire icmp_ln878_7_fu_985_p2_carry_i_5_n_3;
  wire icmp_ln878_7_fu_985_p2_carry_i_6_n_3;
  wire icmp_ln878_7_fu_985_p2_carry_i_7_n_3;
  wire icmp_ln878_7_fu_985_p2_carry_i_8_n_3;
  wire icmp_ln878_7_fu_985_p2_carry_n_3;
  wire icmp_ln878_7_fu_985_p2_carry_n_4;
  wire icmp_ln878_7_fu_985_p2_carry_n_5;
  wire icmp_ln878_7_fu_985_p2_carry_n_6;
  wire icmp_ln878_8_fu_1037_p2_carry_i_10_n_3;
  wire icmp_ln878_8_fu_1037_p2_carry_i_11_n_3;
  wire icmp_ln878_8_fu_1037_p2_carry_i_12_n_3;
  wire icmp_ln878_8_fu_1037_p2_carry_i_1_n_3;
  wire icmp_ln878_8_fu_1037_p2_carry_i_2_n_3;
  wire icmp_ln878_8_fu_1037_p2_carry_i_3_n_3;
  wire icmp_ln878_8_fu_1037_p2_carry_i_4_n_3;
  wire icmp_ln878_8_fu_1037_p2_carry_i_5_n_3;
  wire icmp_ln878_8_fu_1037_p2_carry_i_6_n_3;
  wire icmp_ln878_8_fu_1037_p2_carry_i_7_n_3;
  wire icmp_ln878_8_fu_1037_p2_carry_i_8_n_3;
  wire icmp_ln878_8_fu_1037_p2_carry_i_9_n_3;
  wire icmp_ln878_8_fu_1037_p2_carry_n_3;
  wire icmp_ln878_8_fu_1037_p2_carry_n_4;
  wire icmp_ln878_8_fu_1037_p2_carry_n_5;
  wire icmp_ln878_8_fu_1037_p2_carry_n_6;
  wire icmp_ln878_9_fu_1059_p2;
  wire icmp_ln878_9_fu_1059_p2_carry_i_10_n_3;
  wire icmp_ln878_9_fu_1059_p2_carry_i_11_n_3;
  wire icmp_ln878_9_fu_1059_p2_carry_i_12_n_3;
  wire icmp_ln878_9_fu_1059_p2_carry_i_1_n_3;
  wire icmp_ln878_9_fu_1059_p2_carry_i_2_n_3;
  wire icmp_ln878_9_fu_1059_p2_carry_i_3_n_3;
  wire icmp_ln878_9_fu_1059_p2_carry_i_4_n_3;
  wire icmp_ln878_9_fu_1059_p2_carry_i_5_n_3;
  wire icmp_ln878_9_fu_1059_p2_carry_i_6_n_3;
  wire icmp_ln878_9_fu_1059_p2_carry_i_7_n_3;
  wire icmp_ln878_9_fu_1059_p2_carry_i_8_n_3;
  wire icmp_ln878_9_fu_1059_p2_carry_i_9_n_3;
  wire icmp_ln878_9_fu_1059_p2_carry_n_4;
  wire icmp_ln878_9_fu_1059_p2_carry_n_5;
  wire icmp_ln878_9_fu_1059_p2_carry_n_6;
  wire icmp_ln878_9_reg_1874;
  wire icmp_ln878_fu_626_p2;
  wire icmp_ln878_fu_626_p2_carry__0_i_11_n_3;
  wire icmp_ln878_fu_626_p2_carry__0_i_12_n_3;
  wire icmp_ln878_fu_626_p2_carry__0_i_1_n_3;
  wire icmp_ln878_fu_626_p2_carry__0_i_2_n_3;
  wire icmp_ln878_fu_626_p2_carry__0_i_3_n_3;
  wire icmp_ln878_fu_626_p2_carry__0_i_4_n_3;
  wire icmp_ln878_fu_626_p2_carry__0_i_5_n_3;
  wire icmp_ln878_fu_626_p2_carry__0_i_6_n_3;
  wire icmp_ln878_fu_626_p2_carry__0_i_7_n_3;
  wire icmp_ln878_fu_626_p2_carry__0_i_8_n_3;
  wire icmp_ln878_fu_626_p2_carry__0_n_4;
  wire icmp_ln878_fu_626_p2_carry__0_n_5;
  wire icmp_ln878_fu_626_p2_carry__0_n_6;
  wire icmp_ln878_fu_626_p2_carry_i_14_n_3;
  wire icmp_ln878_fu_626_p2_carry_i_15_n_3;
  wire icmp_ln878_fu_626_p2_carry_i_16_n_3;
  wire icmp_ln878_fu_626_p2_carry_i_17_n_3;
  wire icmp_ln878_fu_626_p2_carry_i_1_n_3;
  wire icmp_ln878_fu_626_p2_carry_i_2_n_3;
  wire icmp_ln878_fu_626_p2_carry_i_3_n_3;
  wire icmp_ln878_fu_626_p2_carry_i_4_n_3;
  wire icmp_ln878_fu_626_p2_carry_i_5_n_3;
  wire icmp_ln878_fu_626_p2_carry_i_6_n_3;
  wire icmp_ln878_fu_626_p2_carry_i_7_n_3;
  wire icmp_ln878_fu_626_p2_carry_i_8_n_3;
  wire icmp_ln878_fu_626_p2_carry_n_3;
  wire icmp_ln878_fu_626_p2_carry_n_4;
  wire icmp_ln878_fu_626_p2_carry_n_5;
  wire icmp_ln878_fu_626_p2_carry_n_6;
  wire icmp_ln878_reg_1626;
  wire \icmp_ln878_reg_1626[0]_i_1_n_3 ;
  wire icmp_ln878_reg_1626_pp1_iter1_reg;
  wire [15:0]\icmp_ln878_reg_1626_reg[0]_0 ;
  wire \icmp_ln882_reg_1766[0]_i_1_n_3 ;
  wire \icmp_ln882_reg_1766[0]_i_2_n_3 ;
  wire \icmp_ln882_reg_1766[0]_i_3_n_3 ;
  wire \icmp_ln882_reg_1766[0]_i_4_n_3 ;
  wire icmp_ln882_reg_1766_pp3_iter10_reg;
  wire \icmp_ln882_reg_1766_pp3_iter10_reg_reg[0]__0_0 ;
  wire \icmp_ln882_reg_1766_pp3_iter9_reg_reg[0]_srl6_n_3 ;
  wire \icmp_ln882_reg_1766_reg_n_3_[0] ;
  wire img_in_data_empty_n;
  wire img_in_data_full_n;
  wire [23:0]img_out_420_din;
  wire img_out_data_full_n;
  wire [0:0]internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire load;
  wire mOutPtr110_out;
  wire [7:0]max_V_10_fu_910_p3;
  wire [7:0]max_V_10_reg_1811;
  wire [7:0]max_V_11_fu_1011_p3;
  wire [7:0]max_V_11_reg_1844;
  wire [7:0]max_V_12_fu_1091_p3;
  wire [7:0]max_V_12_reg_1885;
  wire [7:0]max_V_13_fu_1212_p3__15;
  wire [7:0]max_V_14_fu_1230_p3;
  wire [7:0]max_V_14_reg_1936;
  wire [7:0]max_V_15_fu_1325_p3;
  wire [7:0]max_V_15_reg_1977;
  wire [7:0]max_V_16_fu_1446_p3__15;
  wire [7:0]max_V_18_fu_937_p3__7;
  wire [7:0]max_V_19_fu_968_p3;
  wire [7:0]max_V_19_reg_1824;
  wire [7:0]max_V_1_fu_858_p3;
  wire [7:0]max_V_1_reg_1798;
  wire \max_V_1_reg_1798[7]_i_1_n_3 ;
  wire [7:0]max_V_20_fu_1027_p3;
  wire [7:0]max_V_20_reg_1851;
  wire [7:0]max_V_21_fu_1145_p3;
  wire [7:0]max_V_21_reg_1907;
  wire [7:0]max_V_22_fu_1242_p3__15;
  wire [7:0]max_V_23_fu_1260_p3;
  wire [7:0]max_V_23_reg_1943;
  wire [7:0]max_V_24_fu_1379_p3;
  wire [7:0]max_V_24_reg_1999;
  wire [7:0]max_V_25_fu_1476_p3__15;
  wire [7:0]max_V_2_fu_995_p3;
  wire [7:0]max_V_2_reg_1837;
  wire \max_V_2_reg_1837[7]_i_1_n_3 ;
  wire [7:0]max_V_3_fu_1049_p3;
  wire [7:0]max_V_3_reg_1863;
  wire \max_V_3_reg_1863[7]_i_1_n_3 ;
  wire [7:0]max_V_4_fu_1182_p3__15;
  wire [7:0]max_V_5_fu_1200_p3;
  wire [7:0]max_V_5_reg_1929;
  wire \max_V_5_reg_1929[7]_i_1_n_3 ;
  wire [7:0]max_V_6_fu_1283_p3;
  wire [7:0]max_V_6_reg_1955;
  wire \max_V_6_reg_1955[7]_i_1_n_3 ;
  wire [7:0]max_V_7_fu_1416_p3__15;
  wire [7:0]max_V_9_fu_879_p3__7;
  wire [7:0]max_V_fu_833_p3__7;
  wire op2_assign_fu_659_p2_carry__0_n_3;
  wire op2_assign_fu_659_p2_carry__0_n_4;
  wire op2_assign_fu_659_p2_carry__0_n_5;
  wire op2_assign_fu_659_p2_carry__0_n_6;
  wire op2_assign_fu_659_p2_carry__1_n_3;
  wire op2_assign_fu_659_p2_carry__1_n_4;
  wire op2_assign_fu_659_p2_carry__1_n_5;
  wire op2_assign_fu_659_p2_carry__1_n_6;
  wire op2_assign_fu_659_p2_carry__2_n_5;
  wire op2_assign_fu_659_p2_carry__2_n_6;
  wire op2_assign_fu_659_p2_carry_n_3;
  wire op2_assign_fu_659_p2_carry_n_4;
  wire op2_assign_fu_659_p2_carry_n_5;
  wire op2_assign_fu_659_p2_carry_n_6;
  wire [16:0]op2_assign_reg_1639;
  wire \op2_assign_reg_1639[0]_i_1_n_3 ;
  wire p_0_in;
  wire p_2_in;
  wire p_61_in;
  wire [7:1]p_Result_10_fu_886_p4;
  wire [7:0]p_Result_11_reg_1818;
  wire p_Result_11_reg_18180;
  wire [7:1]p_Result_12_fu_1069_p4;
  wire [7:0]p_Result_13_fu_1097_p4;
  wire [7:0]p_Result_13_reg_1891;
  wire [7:0]p_Result_14_reg_1901;
  wire p_Result_14_reg_19010;
  wire [7:1]p_Result_15_fu_1303_p4;
  wire [7:0]p_Result_16_fu_1331_p4;
  wire [7:0]p_Result_16_reg_1983;
  wire [7:0]p_Result_17_reg_1993;
  wire p_Result_17_reg_19930;
  wire [7:1]p_Result_19_fu_944_p4;
  wire [7:0]p_Result_20_reg_1831;
  wire [7:1]p_Result_21_fu_1123_p4;
  wire [7:0]p_Result_22_fu_1151_p4;
  wire [7:0]p_Result_22_reg_1913;
  wire [7:0]p_Result_23_reg_1923;
  wire [7:1]p_Result_24_fu_1357_p4;
  wire [7:0]p_Result_25_fu_1385_p4;
  wire [7:0]p_Result_25_reg_2005;
  wire [7:0]p_Result_26_reg_2015;
  wire [23:0]p_Result_27_fu_1501_p4;
  wire \p_Result_27_reg_2021[23]_i_1_n_3 ;
  wire [7:0]p_Result_2_reg_1805;
  wire [7:0]p_Result_4_reg_1869;
  wire \p_Result_4_reg_1869[0]_i_1_n_3 ;
  wire \p_Result_4_reg_1869[1]_i_1_n_3 ;
  wire \p_Result_4_reg_1869[2]_i_1_n_3 ;
  wire \p_Result_4_reg_1869[3]_i_1_n_3 ;
  wire \p_Result_4_reg_1869[4]_i_1_n_3 ;
  wire \p_Result_4_reg_1869[5]_i_1_n_3 ;
  wire \p_Result_4_reg_1869[6]_i_1_n_3 ;
  wire \p_Result_4_reg_1869[7]_i_1_n_3 ;
  wire [7:0]p_Result_5_reg_1879;
  wire [7:0]p_Result_7_reg_1961;
  wire \p_Result_7_reg_1961[0]_i_1_n_3 ;
  wire \p_Result_7_reg_1961[1]_i_1_n_3 ;
  wire \p_Result_7_reg_1961[2]_i_1_n_3 ;
  wire \p_Result_7_reg_1961[3]_i_1_n_3 ;
  wire \p_Result_7_reg_1961[4]_i_1_n_3 ;
  wire \p_Result_7_reg_1961[5]_i_1_n_3 ;
  wire \p_Result_7_reg_1961[6]_i_1_n_3 ;
  wire \p_Result_7_reg_1961[7]_i_1_n_3 ;
  wire [7:0]p_Result_8_reg_1971;
  wire p_Val2_3_reg_487;
  wire p_Val2_3_reg_4870;
  wire \p_Val2_3_reg_487_reg_n_3_[0] ;
  wire \p_Val2_3_reg_487_reg_n_3_[10] ;
  wire \p_Val2_3_reg_487_reg_n_3_[11] ;
  wire \p_Val2_3_reg_487_reg_n_3_[12] ;
  wire \p_Val2_3_reg_487_reg_n_3_[13] ;
  wire \p_Val2_3_reg_487_reg_n_3_[14] ;
  wire \p_Val2_3_reg_487_reg_n_3_[15] ;
  wire \p_Val2_3_reg_487_reg_n_3_[16] ;
  wire \p_Val2_3_reg_487_reg_n_3_[17] ;
  wire \p_Val2_3_reg_487_reg_n_3_[18] ;
  wire \p_Val2_3_reg_487_reg_n_3_[19] ;
  wire \p_Val2_3_reg_487_reg_n_3_[1] ;
  wire \p_Val2_3_reg_487_reg_n_3_[20] ;
  wire \p_Val2_3_reg_487_reg_n_3_[21] ;
  wire \p_Val2_3_reg_487_reg_n_3_[22] ;
  wire \p_Val2_3_reg_487_reg_n_3_[23] ;
  wire \p_Val2_3_reg_487_reg_n_3_[2] ;
  wire \p_Val2_3_reg_487_reg_n_3_[3] ;
  wire \p_Val2_3_reg_487_reg_n_3_[4] ;
  wire \p_Val2_3_reg_487_reg_n_3_[5] ;
  wire \p_Val2_3_reg_487_reg_n_3_[6] ;
  wire \p_Val2_3_reg_487_reg_n_3_[7] ;
  wire \p_Val2_3_reg_487_reg_n_3_[8] ;
  wire \p_Val2_3_reg_487_reg_n_3_[9] ;
  wire p_Val2_6_reg_510;
  wire \p_Val2_6_reg_510_reg_n_3_[0] ;
  wire \p_Val2_6_reg_510_reg_n_3_[10] ;
  wire \p_Val2_6_reg_510_reg_n_3_[11] ;
  wire \p_Val2_6_reg_510_reg_n_3_[12] ;
  wire \p_Val2_6_reg_510_reg_n_3_[13] ;
  wire \p_Val2_6_reg_510_reg_n_3_[14] ;
  wire \p_Val2_6_reg_510_reg_n_3_[15] ;
  wire \p_Val2_6_reg_510_reg_n_3_[16] ;
  wire \p_Val2_6_reg_510_reg_n_3_[17] ;
  wire \p_Val2_6_reg_510_reg_n_3_[18] ;
  wire \p_Val2_6_reg_510_reg_n_3_[19] ;
  wire \p_Val2_6_reg_510_reg_n_3_[1] ;
  wire \p_Val2_6_reg_510_reg_n_3_[20] ;
  wire \p_Val2_6_reg_510_reg_n_3_[21] ;
  wire \p_Val2_6_reg_510_reg_n_3_[22] ;
  wire \p_Val2_6_reg_510_reg_n_3_[23] ;
  wire \p_Val2_6_reg_510_reg_n_3_[2] ;
  wire \p_Val2_6_reg_510_reg_n_3_[3] ;
  wire \p_Val2_6_reg_510_reg_n_3_[4] ;
  wire \p_Val2_6_reg_510_reg_n_3_[5] ;
  wire \p_Val2_6_reg_510_reg_n_3_[6] ;
  wire \p_Val2_6_reg_510_reg_n_3_[7] ;
  wire \p_Val2_6_reg_510_reg_n_3_[8] ;
  wire \p_Val2_6_reg_510_reg_n_3_[9] ;
  wire p_Val2_s_reg_440;
  wire p_Val2_s_reg_4400;
  wire \p_Val2_s_reg_440_reg_n_3_[0] ;
  wire \p_Val2_s_reg_440_reg_n_3_[10] ;
  wire \p_Val2_s_reg_440_reg_n_3_[11] ;
  wire \p_Val2_s_reg_440_reg_n_3_[12] ;
  wire \p_Val2_s_reg_440_reg_n_3_[13] ;
  wire \p_Val2_s_reg_440_reg_n_3_[14] ;
  wire \p_Val2_s_reg_440_reg_n_3_[15] ;
  wire \p_Val2_s_reg_440_reg_n_3_[16] ;
  wire \p_Val2_s_reg_440_reg_n_3_[17] ;
  wire \p_Val2_s_reg_440_reg_n_3_[18] ;
  wire \p_Val2_s_reg_440_reg_n_3_[19] ;
  wire \p_Val2_s_reg_440_reg_n_3_[1] ;
  wire \p_Val2_s_reg_440_reg_n_3_[20] ;
  wire \p_Val2_s_reg_440_reg_n_3_[21] ;
  wire \p_Val2_s_reg_440_reg_n_3_[22] ;
  wire \p_Val2_s_reg_440_reg_n_3_[23] ;
  wire \p_Val2_s_reg_440_reg_n_3_[2] ;
  wire \p_Val2_s_reg_440_reg_n_3_[3] ;
  wire \p_Val2_s_reg_440_reg_n_3_[4] ;
  wire \p_Val2_s_reg_440_reg_n_3_[5] ;
  wire \p_Val2_s_reg_440_reg_n_3_[6] ;
  wire \p_Val2_s_reg_440_reg_n_3_[7] ;
  wire \p_Val2_s_reg_440_reg_n_3_[8] ;
  wire \p_Val2_s_reg_440_reg_n_3_[9] ;
  wire [23:0]reg_564;
  wire [23:0]\reg_564_reg[23]_0 ;
  wire \row_V_reg_404[0]_i_3_n_3 ;
  wire [12:0]row_V_reg_404_reg;
  wire \row_V_reg_404_reg[0]_i_2_n_10 ;
  wire \row_V_reg_404_reg[0]_i_2_n_3 ;
  wire \row_V_reg_404_reg[0]_i_2_n_4 ;
  wire \row_V_reg_404_reg[0]_i_2_n_5 ;
  wire \row_V_reg_404_reg[0]_i_2_n_6 ;
  wire \row_V_reg_404_reg[0]_i_2_n_7 ;
  wire \row_V_reg_404_reg[0]_i_2_n_8 ;
  wire \row_V_reg_404_reg[0]_i_2_n_9 ;
  wire \row_V_reg_404_reg[12]_i_1_n_10 ;
  wire \row_V_reg_404_reg[4]_i_1_n_10 ;
  wire \row_V_reg_404_reg[4]_i_1_n_3 ;
  wire \row_V_reg_404_reg[4]_i_1_n_4 ;
  wire \row_V_reg_404_reg[4]_i_1_n_5 ;
  wire \row_V_reg_404_reg[4]_i_1_n_6 ;
  wire \row_V_reg_404_reg[4]_i_1_n_7 ;
  wire \row_V_reg_404_reg[4]_i_1_n_8 ;
  wire \row_V_reg_404_reg[4]_i_1_n_9 ;
  wire \row_V_reg_404_reg[8]_i_1_n_10 ;
  wire \row_V_reg_404_reg[8]_i_1_n_3 ;
  wire \row_V_reg_404_reg[8]_i_1_n_4 ;
  wire \row_V_reg_404_reg[8]_i_1_n_5 ;
  wire \row_V_reg_404_reg[8]_i_1_n_6 ;
  wire \row_V_reg_404_reg[8]_i_1_n_7 ;
  wire \row_V_reg_404_reg[8]_i_1_n_8 ;
  wire \row_V_reg_404_reg[8]_i_1_n_9 ;
  wire \row_ind_V_0_0_fu_126[0]_i_1_n_3 ;
  wire \row_ind_V_0_0_fu_126[1]_i_1_n_3 ;
  wire [1:0]row_ind_V_0_0_fu_126_reg;
  wire [1:0]row_ind_V_0_0_load_reg_1603_reg;
  wire \row_ind_V_0_reg_392[0]_i_1_n_3 ;
  wire \row_ind_V_0_reg_392[1]_i_1_n_3 ;
  wire \row_ind_V_0_reg_392_reg_n_3_[0] ;
  wire \row_ind_V_0_reg_392_reg_n_3_[1] ;
  wire \row_ind_V_1_0_fu_130[0]_i_1_n_3 ;
  wire \row_ind_V_1_0_fu_130[1]_i_1_n_3 ;
  wire [1:0]row_ind_V_1_0_fu_130_reg;
  wire [1:0]row_ind_V_1_0_load_reg_1608_reg;
  wire \row_ind_V_1_1_reg_381[0]_i_1_n_3 ;
  wire \row_ind_V_1_1_reg_381[1]_i_1_n_3 ;
  wire \row_ind_V_1_1_reg_381_reg_n_3_[0] ;
  wire \row_ind_V_1_1_reg_381_reg_n_3_[1] ;
  wire \row_ind_V_1_reg_336[0]_i_1_n_3 ;
  wire \row_ind_V_1_reg_336[1]_i_1_n_3 ;
  wire \row_ind_V_1_reg_336_reg_n_3_[0] ;
  wire \row_ind_V_1_reg_336_reg_n_3_[1] ;
  wire \row_ind_V_2_0_fu_134[0]_i_1_n_3 ;
  wire \row_ind_V_2_0_fu_134[1]_i_1_n_3 ;
  wire [1:0]row_ind_V_2_0_fu_134_reg;
  wire [1:0]row_ind_V_2_0_load_reg_1613_reg;
  wire row_ind_V_2_reg_371;
  wire \row_ind_V_2_reg_371[0]_i_1_n_3 ;
  wire \row_ind_V_2_reg_371[1]_i_2_n_3 ;
  wire \row_ind_V_2_reg_371[1]_i_3_n_3 ;
  wire \row_ind_V_2_reg_371[1]_i_4_n_3 ;
  wire \row_ind_V_2_reg_371_reg_n_3_[0] ;
  wire \row_ind_V_2_reg_371_reg_n_3_[1] ;
  wire sel;
  wire [15:0]sel0;
  wire [23:0]src_buf_V_0_0_reg_428;
  wire [23:0]src_buf_V_0_1_reg_1793;
  wire src_buf_V_0_1_reg_17930;
  wire [23:0]src_buf_V_1_0_reg_475;
  wire [23:0]src_buf_V_1_1_reg_1858;
  wire src_buf_V_1_1_reg_18580;
  wire [23:0]src_buf_V_2_0_reg_521;
  wire \src_buf_V_2_0_reg_521[23]_i_2_n_3 ;
  wire [23:0]src_buf_V_2_1_reg_1950;
  wire \src_buf_V_2_1_reg_1950[23]_i_1_n_3 ;
  wire tobool_i_i_1106_1_fu_706_p2;
  wire tobool_i_i_1106_1_reg_1681;
  wire \tobool_i_i_1106_1_reg_1681[0]_i_2_n_3 ;
  wire [7:0]\tobool_i_i_1106_1_reg_1681_reg[0]_0 ;
  wire tobool_i_i_1106_2_fu_711_p2;
  wire tobool_i_i_1106_2_reg_1688;
  wire \tobool_i_i_1106_2_reg_1688[0]_i_2_n_3 ;
  wire [7:0]\tobool_i_i_1106_2_reg_1688_reg[0]_0 ;
  wire tobool_i_i_1106_fu_701_p2;
  wire tobool_i_i_1106_reg_1674;
  wire \tobool_i_i_1106_reg_1674[0]_i_2_n_3 ;
  wire [7:0]\tobool_i_i_1106_reg_1674_reg[0]_0 ;
  wire tobool_i_i_1126_fu_691_p2;
  wire tobool_i_i_1126_reg_1660;
  wire \tobool_i_i_1126_reg_1660[0]_i_2_n_3 ;
  wire [7:0]\tobool_i_i_1126_reg_1660_reg[0]_0 ;
  wire tobool_i_i_2114_1_fu_721_p2;
  wire tobool_i_i_2114_1_reg_1702;
  wire \tobool_i_i_2114_1_reg_1702[0]_i_3_n_3 ;
  wire [7:0]\tobool_i_i_2114_1_reg_1702_reg[0]_0 ;
  wire tobool_i_i_2114_2_fu_726_p2;
  wire tobool_i_i_2114_2_reg_1709;
  wire \tobool_i_i_2114_2_reg_1709[0]_i_2_n_3 ;
  wire [7:0]\tobool_i_i_2114_2_reg_1709_reg[0]_0 ;
  wire tobool_i_i_2114_fu_716_p2;
  wire tobool_i_i_2114_reg_1695;
  wire \tobool_i_i_2114_reg_1695[0]_i_2_n_3 ;
  wire [7:0]\tobool_i_i_2114_reg_1695_reg[0]_0 ;
  wire tobool_i_i_2135_fu_696_p2;
  wire tobool_i_i_2135_reg_1667;
  wire \tobool_i_i_2135_reg_1667[0]_i_2_n_3 ;
  wire [7:0]\tobool_i_i_2135_reg_1667_reg[0]_0 ;
  wire tobool_i_i_fu_686_p2;
  wire tobool_i_i_reg_1653;
  wire \tobool_i_i_reg_1653[0]_i_2_n_3 ;
  wire [7:0]\tobool_i_i_reg_1653_reg[0]_0 ;
  wire [1:0]trunc_ln124_reg_1724;
  wire [1:0]trunc_ln138_1_reg_1733;
  wire [1:0]trunc_ln138_reg_1728;
  wire [11:1]zext_ln878_1_fu_642_p1;
  wire [11:1]zext_ln878_5_fu_771_p1;
  wire [11:1]zext_ln878_fu_622_p1;
  wire [3:0]\NLW_add_ln1616_reg_1644_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln1616_reg_1644_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln691_1_reg_1630_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln691_1_reg_1630_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln691_reg_1621_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln691_reg_1621_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_cmp_i_i127_i_fu_744_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_cmp_i_i127_i_fu_744_p2_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_col_V_1_reg_1738_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_col_V_1_reg_1738_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln878_10_fu_1188_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_11_fu_1271_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_12_fu_1293_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_13_fu_1422_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_14_fu_896_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_15_fu_1001_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_16_fu_1079_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_17_fu_1107_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_18_fu_1218_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_19_fu_1313_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_1_fu_646_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_1_fu_646_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_20_fu_1341_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_21_fu_1452_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_22_fu_954_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_23_fu_1017_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_24_fu_1133_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_25_fu_1161_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_26_fu_1248_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_27_fu_1367_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_28_fu_1395_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_29_fu_1482_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_3_fu_739_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_3_fu_739_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln878_3_fu_739_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_3_fu_739_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_4_fu_775_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln878_4_fu_775_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_4_fu_775_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_5_fu_780_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_5_fu_780_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_6_fu_844_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_7_fu_985_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_8_fu_1037_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_9_fu_1059_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_fu_626_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_fu_626_p2_carry__0_O_UNCONNECTED;
  wire [2:2]NLW_op2_assign_fu_659_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_op2_assign_fu_659_p2_carry__2_O_UNCONNECTED;
  wire [3:0]\NLW_row_V_reg_404_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_row_V_reg_404_reg[12]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \SRL_SIG[0][23]_i_1__0 
       (.I0(img_out_data_full_n),
        .I1(\ap_CS_fsm_reg[0]_0 [2]),
        .I2(ap_block_pp3_stage0_11001__0),
        .I3(ap_enable_reg_pp3_iter11_reg_n_3),
        .I4(icmp_ln882_reg_1766_pp3_iter10_reg),
        .O(internal_full_n_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1616_reg_1644[0]_i_1 
       (.I0(empty_reg_1593[0]),
        .O(add_ln1616_fu_665_p2[0]));
  FDRE \add_ln1616_reg_1644_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln1616_fu_665_p2[0]),
        .Q(add_ln1616_reg_1644[0]),
        .R(1'b0));
  FDRE \add_ln1616_reg_1644_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln1616_fu_665_p2[10]),
        .Q(add_ln1616_reg_1644[10]),
        .R(1'b0));
  FDRE \add_ln1616_reg_1644_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln1616_fu_665_p2[11]),
        .Q(add_ln1616_reg_1644[11]),
        .R(1'b0));
  FDRE \add_ln1616_reg_1644_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln1616_fu_665_p2[12]),
        .Q(add_ln1616_reg_1644[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1616_reg_1644_reg[12]_i_1 
       (.CI(\add_ln1616_reg_1644_reg[8]_i_1_n_3 ),
        .CO({\add_ln1616_reg_1644_reg[12]_i_1_n_3 ,\add_ln1616_reg_1644_reg[12]_i_1_n_4 ,\add_ln1616_reg_1644_reg[12]_i_1_n_5 ,\add_ln1616_reg_1644_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1616_fu_665_p2[12:9]),
        .S(empty_reg_1593[12:9]));
  FDRE \add_ln1616_reg_1644_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln1616_fu_665_p2[13]),
        .Q(add_ln1616_reg_1644[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1616_reg_1644_reg[13]_i_1 
       (.CI(\add_ln1616_reg_1644_reg[12]_i_1_n_3 ),
        .CO(\NLW_add_ln1616_reg_1644_reg[13]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln1616_reg_1644_reg[13]_i_1_O_UNCONNECTED [3:1],add_ln1616_fu_665_p2[13]}),
        .S({1'b0,1'b0,1'b0,empty_reg_1593[13]}));
  FDRE \add_ln1616_reg_1644_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln1616_fu_665_p2[1]),
        .Q(add_ln1616_reg_1644[1]),
        .R(1'b0));
  FDRE \add_ln1616_reg_1644_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln1616_fu_665_p2[2]),
        .Q(add_ln1616_reg_1644[2]),
        .R(1'b0));
  FDRE \add_ln1616_reg_1644_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln1616_fu_665_p2[3]),
        .Q(add_ln1616_reg_1644[3]),
        .R(1'b0));
  FDRE \add_ln1616_reg_1644_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln1616_fu_665_p2[4]),
        .Q(add_ln1616_reg_1644[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1616_reg_1644_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln1616_reg_1644_reg[4]_i_1_n_3 ,\add_ln1616_reg_1644_reg[4]_i_1_n_4 ,\add_ln1616_reg_1644_reg[4]_i_1_n_5 ,\add_ln1616_reg_1644_reg[4]_i_1_n_6 }),
        .CYINIT(empty_reg_1593[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1616_fu_665_p2[4:1]),
        .S(empty_reg_1593[4:1]));
  FDRE \add_ln1616_reg_1644_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln1616_fu_665_p2[5]),
        .Q(add_ln1616_reg_1644[5]),
        .R(1'b0));
  FDRE \add_ln1616_reg_1644_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln1616_fu_665_p2[6]),
        .Q(add_ln1616_reg_1644[6]),
        .R(1'b0));
  FDRE \add_ln1616_reg_1644_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln1616_fu_665_p2[7]),
        .Q(add_ln1616_reg_1644[7]),
        .R(1'b0));
  FDRE \add_ln1616_reg_1644_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln1616_fu_665_p2[8]),
        .Q(add_ln1616_reg_1644[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1616_reg_1644_reg[8]_i_1 
       (.CI(\add_ln1616_reg_1644_reg[4]_i_1_n_3 ),
        .CO({\add_ln1616_reg_1644_reg[8]_i_1_n_3 ,\add_ln1616_reg_1644_reg[8]_i_1_n_4 ,\add_ln1616_reg_1644_reg[8]_i_1_n_5 ,\add_ln1616_reg_1644_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1616_fu_665_p2[8:5]),
        .S(empty_reg_1593[8:5]));
  FDRE \add_ln1616_reg_1644_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln1616_fu_665_p2[9]),
        .Q(add_ln1616_reg_1644[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln691_1_reg_1630[0]_i_1 
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_CS_fsm_pp2_stage0),
        .O(\add_ln691_1_reg_1630[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \add_ln691_1_reg_1630[0]_i_3 
       (.I0(add_ln691_1_reg_1630_reg[3]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(icmp_ln878_1_reg_1635),
        .I4(\i_col_V_0_reg_359_reg_n_3_[3] ),
        .O(\add_ln691_1_reg_1630[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \add_ln691_1_reg_1630[0]_i_4 
       (.I0(add_ln691_1_reg_1630_reg[2]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(icmp_ln878_1_reg_1635),
        .I4(\i_col_V_0_reg_359_reg_n_3_[2] ),
        .O(\add_ln691_1_reg_1630[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \add_ln691_1_reg_1630[0]_i_5 
       (.I0(add_ln691_1_reg_1630_reg[1]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(icmp_ln878_1_reg_1635),
        .I4(\i_col_V_0_reg_359_reg_n_3_[1] ),
        .O(\add_ln691_1_reg_1630[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h1555D555)) 
    \add_ln691_1_reg_1630[0]_i_6 
       (.I0(\i_col_V_0_reg_359_reg_n_3_[0] ),
        .I1(icmp_ln878_1_reg_1635),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(add_ln691_1_reg_1630_reg[0]),
        .O(\add_ln691_1_reg_1630[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \add_ln691_1_reg_1630[12]_i_2 
       (.I0(add_ln691_1_reg_1630_reg[12]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(icmp_ln878_1_reg_1635),
        .I4(\i_col_V_0_reg_359_reg_n_3_[12] ),
        .O(\add_ln691_1_reg_1630[12]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \add_ln691_1_reg_1630[4]_i_2 
       (.I0(add_ln691_1_reg_1630_reg[7]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(icmp_ln878_1_reg_1635),
        .I4(\i_col_V_0_reg_359_reg_n_3_[7] ),
        .O(\add_ln691_1_reg_1630[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \add_ln691_1_reg_1630[4]_i_3 
       (.I0(add_ln691_1_reg_1630_reg[6]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(icmp_ln878_1_reg_1635),
        .I4(\i_col_V_0_reg_359_reg_n_3_[6] ),
        .O(\add_ln691_1_reg_1630[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \add_ln691_1_reg_1630[4]_i_4 
       (.I0(add_ln691_1_reg_1630_reg[5]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(icmp_ln878_1_reg_1635),
        .I4(\i_col_V_0_reg_359_reg_n_3_[5] ),
        .O(\add_ln691_1_reg_1630[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \add_ln691_1_reg_1630[4]_i_5 
       (.I0(add_ln691_1_reg_1630_reg[4]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(icmp_ln878_1_reg_1635),
        .I4(\i_col_V_0_reg_359_reg_n_3_[4] ),
        .O(\add_ln691_1_reg_1630[4]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \add_ln691_1_reg_1630[8]_i_2 
       (.I0(add_ln691_1_reg_1630_reg[11]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(icmp_ln878_1_reg_1635),
        .I4(\i_col_V_0_reg_359_reg_n_3_[11] ),
        .O(\add_ln691_1_reg_1630[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \add_ln691_1_reg_1630[8]_i_3 
       (.I0(add_ln691_1_reg_1630_reg[10]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(icmp_ln878_1_reg_1635),
        .I4(\i_col_V_0_reg_359_reg_n_3_[10] ),
        .O(\add_ln691_1_reg_1630[8]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \add_ln691_1_reg_1630[8]_i_4 
       (.I0(add_ln691_1_reg_1630_reg[9]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(icmp_ln878_1_reg_1635),
        .I4(\i_col_V_0_reg_359_reg_n_3_[9] ),
        .O(\add_ln691_1_reg_1630[8]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \add_ln691_1_reg_1630[8]_i_5 
       (.I0(add_ln691_1_reg_1630_reg[8]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(icmp_ln878_1_reg_1635),
        .I4(\i_col_V_0_reg_359_reg_n_3_[8] ),
        .O(\add_ln691_1_reg_1630[8]_i_5_n_3 ));
  FDRE \add_ln691_1_reg_1630_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln691_1_reg_1630[0]_i_1_n_3 ),
        .D(\add_ln691_1_reg_1630_reg[0]_i_2_n_10 ),
        .Q(add_ln691_1_reg_1630_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln691_1_reg_1630_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\add_ln691_1_reg_1630_reg[0]_i_2_n_3 ,\add_ln691_1_reg_1630_reg[0]_i_2_n_4 ,\add_ln691_1_reg_1630_reg[0]_i_2_n_5 ,\add_ln691_1_reg_1630_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\add_ln691_1_reg_1630_reg[0]_i_2_n_7 ,\add_ln691_1_reg_1630_reg[0]_i_2_n_8 ,\add_ln691_1_reg_1630_reg[0]_i_2_n_9 ,\add_ln691_1_reg_1630_reg[0]_i_2_n_10 }),
        .S({\add_ln691_1_reg_1630[0]_i_3_n_3 ,\add_ln691_1_reg_1630[0]_i_4_n_3 ,\add_ln691_1_reg_1630[0]_i_5_n_3 ,\add_ln691_1_reg_1630[0]_i_6_n_3 }));
  FDRE \add_ln691_1_reg_1630_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln691_1_reg_1630[0]_i_1_n_3 ),
        .D(\add_ln691_1_reg_1630_reg[8]_i_1_n_8 ),
        .Q(add_ln691_1_reg_1630_reg[10]),
        .R(1'b0));
  FDRE \add_ln691_1_reg_1630_reg[11] 
       (.C(ap_clk),
        .CE(\add_ln691_1_reg_1630[0]_i_1_n_3 ),
        .D(\add_ln691_1_reg_1630_reg[8]_i_1_n_7 ),
        .Q(add_ln691_1_reg_1630_reg[11]),
        .R(1'b0));
  FDRE \add_ln691_1_reg_1630_reg[12] 
       (.C(ap_clk),
        .CE(\add_ln691_1_reg_1630[0]_i_1_n_3 ),
        .D(\add_ln691_1_reg_1630_reg[12]_i_1_n_10 ),
        .Q(add_ln691_1_reg_1630_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln691_1_reg_1630_reg[12]_i_1 
       (.CI(\add_ln691_1_reg_1630_reg[8]_i_1_n_3 ),
        .CO(\NLW_add_ln691_1_reg_1630_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln691_1_reg_1630_reg[12]_i_1_O_UNCONNECTED [3:1],\add_ln691_1_reg_1630_reg[12]_i_1_n_10 }),
        .S({1'b0,1'b0,1'b0,\add_ln691_1_reg_1630[12]_i_2_n_3 }));
  FDRE \add_ln691_1_reg_1630_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln691_1_reg_1630[0]_i_1_n_3 ),
        .D(\add_ln691_1_reg_1630_reg[0]_i_2_n_9 ),
        .Q(add_ln691_1_reg_1630_reg[1]),
        .R(1'b0));
  FDRE \add_ln691_1_reg_1630_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln691_1_reg_1630[0]_i_1_n_3 ),
        .D(\add_ln691_1_reg_1630_reg[0]_i_2_n_8 ),
        .Q(add_ln691_1_reg_1630_reg[2]),
        .R(1'b0));
  FDRE \add_ln691_1_reg_1630_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln691_1_reg_1630[0]_i_1_n_3 ),
        .D(\add_ln691_1_reg_1630_reg[0]_i_2_n_7 ),
        .Q(add_ln691_1_reg_1630_reg[3]),
        .R(1'b0));
  FDRE \add_ln691_1_reg_1630_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln691_1_reg_1630[0]_i_1_n_3 ),
        .D(\add_ln691_1_reg_1630_reg[4]_i_1_n_10 ),
        .Q(add_ln691_1_reg_1630_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln691_1_reg_1630_reg[4]_i_1 
       (.CI(\add_ln691_1_reg_1630_reg[0]_i_2_n_3 ),
        .CO({\add_ln691_1_reg_1630_reg[4]_i_1_n_3 ,\add_ln691_1_reg_1630_reg[4]_i_1_n_4 ,\add_ln691_1_reg_1630_reg[4]_i_1_n_5 ,\add_ln691_1_reg_1630_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln691_1_reg_1630_reg[4]_i_1_n_7 ,\add_ln691_1_reg_1630_reg[4]_i_1_n_8 ,\add_ln691_1_reg_1630_reg[4]_i_1_n_9 ,\add_ln691_1_reg_1630_reg[4]_i_1_n_10 }),
        .S({\add_ln691_1_reg_1630[4]_i_2_n_3 ,\add_ln691_1_reg_1630[4]_i_3_n_3 ,\add_ln691_1_reg_1630[4]_i_4_n_3 ,\add_ln691_1_reg_1630[4]_i_5_n_3 }));
  FDRE \add_ln691_1_reg_1630_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln691_1_reg_1630[0]_i_1_n_3 ),
        .D(\add_ln691_1_reg_1630_reg[4]_i_1_n_9 ),
        .Q(add_ln691_1_reg_1630_reg[5]),
        .R(1'b0));
  FDRE \add_ln691_1_reg_1630_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln691_1_reg_1630[0]_i_1_n_3 ),
        .D(\add_ln691_1_reg_1630_reg[4]_i_1_n_8 ),
        .Q(add_ln691_1_reg_1630_reg[6]),
        .R(1'b0));
  FDRE \add_ln691_1_reg_1630_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln691_1_reg_1630[0]_i_1_n_3 ),
        .D(\add_ln691_1_reg_1630_reg[4]_i_1_n_7 ),
        .Q(add_ln691_1_reg_1630_reg[7]),
        .R(1'b0));
  FDRE \add_ln691_1_reg_1630_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln691_1_reg_1630[0]_i_1_n_3 ),
        .D(\add_ln691_1_reg_1630_reg[8]_i_1_n_10 ),
        .Q(add_ln691_1_reg_1630_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln691_1_reg_1630_reg[8]_i_1 
       (.CI(\add_ln691_1_reg_1630_reg[4]_i_1_n_3 ),
        .CO({\add_ln691_1_reg_1630_reg[8]_i_1_n_3 ,\add_ln691_1_reg_1630_reg[8]_i_1_n_4 ,\add_ln691_1_reg_1630_reg[8]_i_1_n_5 ,\add_ln691_1_reg_1630_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln691_1_reg_1630_reg[8]_i_1_n_7 ,\add_ln691_1_reg_1630_reg[8]_i_1_n_8 ,\add_ln691_1_reg_1630_reg[8]_i_1_n_9 ,\add_ln691_1_reg_1630_reg[8]_i_1_n_10 }),
        .S({\add_ln691_1_reg_1630[8]_i_2_n_3 ,\add_ln691_1_reg_1630[8]_i_3_n_3 ,\add_ln691_1_reg_1630[8]_i_4_n_3 ,\add_ln691_1_reg_1630[8]_i_5_n_3 }));
  FDRE \add_ln691_1_reg_1630_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln691_1_reg_1630[0]_i_1_n_3 ),
        .D(\add_ln691_1_reg_1630_reg[8]_i_1_n_9 ),
        .Q(add_ln691_1_reg_1630_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF7000000)) 
    \add_ln691_reg_1621[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_3),
        .I1(icmp_ln878_reg_1626),
        .I2(img_in_data_empty_n),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_enable_reg_pp1_iter0),
        .O(sel));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_1621[0]_i_3 
       (.I0(\i_col_046_0_reg_347_reg_n_3_[3] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(icmp_ln878_reg_1626),
        .I4(add_ln691_reg_1621_reg[3]),
        .O(\add_ln691_reg_1621[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_1621[0]_i_4 
       (.I0(\i_col_046_0_reg_347_reg_n_3_[2] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(icmp_ln878_reg_1626),
        .I4(add_ln691_reg_1621_reg[2]),
        .O(\add_ln691_reg_1621[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_1621[0]_i_5 
       (.I0(\i_col_046_0_reg_347_reg_n_3_[1] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(icmp_ln878_reg_1626),
        .I4(add_ln691_reg_1621_reg[1]),
        .O(\add_ln691_reg_1621[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h40007FFF)) 
    \add_ln691_reg_1621[0]_i_6 
       (.I0(add_ln691_reg_1621_reg[0]),
        .I1(icmp_ln878_reg_1626),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\i_col_046_0_reg_347_reg_n_3_[0] ),
        .O(\add_ln691_reg_1621[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_1621[12]_i_2 
       (.I0(\i_col_046_0_reg_347_reg_n_3_[12] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(icmp_ln878_reg_1626),
        .I4(add_ln691_reg_1621_reg[12]),
        .O(\add_ln691_reg_1621[12]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_1621[4]_i_2 
       (.I0(\i_col_046_0_reg_347_reg_n_3_[7] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(icmp_ln878_reg_1626),
        .I4(add_ln691_reg_1621_reg[7]),
        .O(\add_ln691_reg_1621[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_1621[4]_i_3 
       (.I0(\i_col_046_0_reg_347_reg_n_3_[6] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(icmp_ln878_reg_1626),
        .I4(add_ln691_reg_1621_reg[6]),
        .O(\add_ln691_reg_1621[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_1621[4]_i_4 
       (.I0(\i_col_046_0_reg_347_reg_n_3_[5] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(icmp_ln878_reg_1626),
        .I4(add_ln691_reg_1621_reg[5]),
        .O(\add_ln691_reg_1621[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_1621[4]_i_5 
       (.I0(\i_col_046_0_reg_347_reg_n_3_[4] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(icmp_ln878_reg_1626),
        .I4(add_ln691_reg_1621_reg[4]),
        .O(\add_ln691_reg_1621[4]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_1621[8]_i_2 
       (.I0(\i_col_046_0_reg_347_reg_n_3_[11] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(icmp_ln878_reg_1626),
        .I4(add_ln691_reg_1621_reg[11]),
        .O(\add_ln691_reg_1621[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_1621[8]_i_3 
       (.I0(\i_col_046_0_reg_347_reg_n_3_[10] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(icmp_ln878_reg_1626),
        .I4(add_ln691_reg_1621_reg[10]),
        .O(\add_ln691_reg_1621[8]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_1621[8]_i_4 
       (.I0(\i_col_046_0_reg_347_reg_n_3_[9] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(icmp_ln878_reg_1626),
        .I4(add_ln691_reg_1621_reg[9]),
        .O(\add_ln691_reg_1621[8]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_1621[8]_i_5 
       (.I0(\i_col_046_0_reg_347_reg_n_3_[8] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(icmp_ln878_reg_1626),
        .I4(add_ln691_reg_1621_reg[8]),
        .O(\add_ln691_reg_1621[8]_i_5_n_3 ));
  FDRE \add_ln691_reg_1621_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\add_ln691_reg_1621_reg[0]_i_2_n_10 ),
        .Q(add_ln691_reg_1621_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln691_reg_1621_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\add_ln691_reg_1621_reg[0]_i_2_n_3 ,\add_ln691_reg_1621_reg[0]_i_2_n_4 ,\add_ln691_reg_1621_reg[0]_i_2_n_5 ,\add_ln691_reg_1621_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\add_ln691_reg_1621_reg[0]_i_2_n_7 ,\add_ln691_reg_1621_reg[0]_i_2_n_8 ,\add_ln691_reg_1621_reg[0]_i_2_n_9 ,\add_ln691_reg_1621_reg[0]_i_2_n_10 }),
        .S({\add_ln691_reg_1621[0]_i_3_n_3 ,\add_ln691_reg_1621[0]_i_4_n_3 ,\add_ln691_reg_1621[0]_i_5_n_3 ,\add_ln691_reg_1621[0]_i_6_n_3 }));
  FDRE \add_ln691_reg_1621_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\add_ln691_reg_1621_reg[8]_i_1_n_8 ),
        .Q(add_ln691_reg_1621_reg[10]),
        .R(1'b0));
  FDRE \add_ln691_reg_1621_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\add_ln691_reg_1621_reg[8]_i_1_n_7 ),
        .Q(add_ln691_reg_1621_reg[11]),
        .R(1'b0));
  FDRE \add_ln691_reg_1621_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(\add_ln691_reg_1621_reg[12]_i_1_n_10 ),
        .Q(add_ln691_reg_1621_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln691_reg_1621_reg[12]_i_1 
       (.CI(\add_ln691_reg_1621_reg[8]_i_1_n_3 ),
        .CO(\NLW_add_ln691_reg_1621_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln691_reg_1621_reg[12]_i_1_O_UNCONNECTED [3:1],\add_ln691_reg_1621_reg[12]_i_1_n_10 }),
        .S({1'b0,1'b0,1'b0,\add_ln691_reg_1621[12]_i_2_n_3 }));
  FDRE \add_ln691_reg_1621_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\add_ln691_reg_1621_reg[0]_i_2_n_9 ),
        .Q(add_ln691_reg_1621_reg[1]),
        .R(1'b0));
  FDRE \add_ln691_reg_1621_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\add_ln691_reg_1621_reg[0]_i_2_n_8 ),
        .Q(add_ln691_reg_1621_reg[2]),
        .R(1'b0));
  FDRE \add_ln691_reg_1621_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\add_ln691_reg_1621_reg[0]_i_2_n_7 ),
        .Q(add_ln691_reg_1621_reg[3]),
        .R(1'b0));
  FDRE \add_ln691_reg_1621_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\add_ln691_reg_1621_reg[4]_i_1_n_10 ),
        .Q(add_ln691_reg_1621_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln691_reg_1621_reg[4]_i_1 
       (.CI(\add_ln691_reg_1621_reg[0]_i_2_n_3 ),
        .CO({\add_ln691_reg_1621_reg[4]_i_1_n_3 ,\add_ln691_reg_1621_reg[4]_i_1_n_4 ,\add_ln691_reg_1621_reg[4]_i_1_n_5 ,\add_ln691_reg_1621_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln691_reg_1621_reg[4]_i_1_n_7 ,\add_ln691_reg_1621_reg[4]_i_1_n_8 ,\add_ln691_reg_1621_reg[4]_i_1_n_9 ,\add_ln691_reg_1621_reg[4]_i_1_n_10 }),
        .S({\add_ln691_reg_1621[4]_i_2_n_3 ,\add_ln691_reg_1621[4]_i_3_n_3 ,\add_ln691_reg_1621[4]_i_4_n_3 ,\add_ln691_reg_1621[4]_i_5_n_3 }));
  FDRE \add_ln691_reg_1621_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\add_ln691_reg_1621_reg[4]_i_1_n_9 ),
        .Q(add_ln691_reg_1621_reg[5]),
        .R(1'b0));
  FDRE \add_ln691_reg_1621_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\add_ln691_reg_1621_reg[4]_i_1_n_8 ),
        .Q(add_ln691_reg_1621_reg[6]),
        .R(1'b0));
  FDRE \add_ln691_reg_1621_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\add_ln691_reg_1621_reg[4]_i_1_n_7 ),
        .Q(add_ln691_reg_1621_reg[7]),
        .R(1'b0));
  FDRE \add_ln691_reg_1621_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\add_ln691_reg_1621_reg[8]_i_1_n_10 ),
        .Q(add_ln691_reg_1621_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln691_reg_1621_reg[8]_i_1 
       (.CI(\add_ln691_reg_1621_reg[4]_i_1_n_3 ),
        .CO({\add_ln691_reg_1621_reg[8]_i_1_n_3 ,\add_ln691_reg_1621_reg[8]_i_1_n_4 ,\add_ln691_reg_1621_reg[8]_i_1_n_5 ,\add_ln691_reg_1621_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln691_reg_1621_reg[8]_i_1_n_7 ,\add_ln691_reg_1621_reg[8]_i_1_n_8 ,\add_ln691_reg_1621_reg[8]_i_1_n_9 ,\add_ln691_reg_1621_reg[8]_i_1_n_10 }),
        .S({\add_ln691_reg_1621[8]_i_2_n_3 ,\add_ln691_reg_1621[8]_i_3_n_3 ,\add_ln691_reg_1621[8]_i_4_n_3 ,\add_ln691_reg_1621[8]_i_5_n_3 }));
  FDRE \add_ln691_reg_1621_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\add_ln691_reg_1621_reg[8]_i_1_n_9 ),
        .Q(add_ln691_reg_1621_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hFF2F2222)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(ap_CS_fsm_state1),
        .I1(grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg),
        .I2(icmp_ln878_3_fu_739_p2),
        .I3(\icmp_ln878_2_reg_1649_reg_n_3_[0] ),
        .I4(ap_CS_fsm_state11),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hF4F4F4F44444F444)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(\ap_CS_fsm_reg[0]_1 ),
        .I1(\ap_CS_fsm_reg[0]_0 [0]),
        .I2(\ap_CS_fsm_reg[0]_0 [2]),
        .I3(ap_CS_fsm_state1),
        .I4(grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg),
        .I5(grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_ready),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h88F8F8F8)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_CS_fsm_state1),
        .I1(grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg),
        .I2(ap_CS_fsm_state2),
        .I3(\row_ind_V_1_reg_336_reg_n_3_[1] ),
        .I4(\row_ind_V_1_reg_336_reg_n_3_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\row_ind_V_1_reg_336_reg_n_3_[0] ),
        .I1(\row_ind_V_1_reg_336_reg_n_3_[1] ),
        .I2(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[2]_i_1__1_n_3 ));
  LUT5 #(
    .INIT(32'hAAAAEEAE)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(\ap_CS_fsm_reg[0]_0 [1]),
        .I1(\ap_CS_fsm_reg[0]_0 [2]),
        .I2(ap_CS_fsm_state1),
        .I3(grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg),
        .I4(grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_ready),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hEFEFEEEFCCCCCCCC)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_3),
        .I1(ap_CS_fsm_state3),
        .I2(ap_enable_reg_pp1_iter2_reg_n_3),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(icmp_ln878_fu_626_p2),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(icmp_ln878_3_fu_739_p2),
        .I1(\icmp_ln878_2_reg_1649_reg_n_3_[0] ),
        .I2(ap_CS_fsm_state11),
        .O(grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_ready));
  LUT6 #(
    .INIT(64'h0202020200020000)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(\ap_CS_fsm[4]_i_2__1_n_3 ),
        .I3(icmp_ln878_fu_626_p2),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_enable_reg_pp1_iter2_reg_n_3),
        .O(ap_NS_fsm[4]));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[4]_i_2__1 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_3),
        .I1(icmp_ln878_reg_1626),
        .I2(img_in_data_empty_n),
        .O(\ap_CS_fsm[4]_i_2__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(icmp_ln878_1_fu_646_p2),
        .I3(ap_CS_fsm_pp2_stage0),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(icmp_ln878_1_fu_646_p2),
        .I2(ap_enable_reg_pp2_iter0),
        .O(ap_NS_fsm[6]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[7]_i_1__0 
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state24),
        .O(ap_NS_fsm[7]));
  LUT5 #(
    .INIT(32'hFF202020)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(icmp_ln878_3_fu_739_p2),
        .I1(\icmp_ln878_2_reg_1649_reg_n_3_[0] ),
        .I2(ap_CS_fsm_state11),
        .I3(\ap_CS_fsm[8]_i_2_n_3 ),
        .I4(ap_CS_fsm_pp3_stage0),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hFFFFF0FB)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(ap_enable_reg_pp3_iter8),
        .I1(ap_enable_reg_pp3_iter9),
        .I2(ap_block_pp3_stage0_11001__0),
        .I3(ap_enable_reg_pp3_iter11_reg_n_3),
        .I4(ap_enable_reg_pp3_iter10),
        .O(\ap_CS_fsm[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0020002000220020)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_CS_fsm_pp3_stage0),
        .I1(ap_enable_reg_pp3_iter10),
        .I2(ap_enable_reg_pp3_iter11_reg_n_3),
        .I3(ap_block_pp3_stage0_11001__0),
        .I4(ap_enable_reg_pp3_iter9),
        .I5(ap_enable_reg_pp3_iter8),
        .O(\ap_CS_fsm[9]_i_1_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__1_n_3 ),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp3_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[9]_i_1_n_3 ),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hE0E000E0)) 
    ap_enable_reg_pp1_iter0_i_1__0
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_state3),
        .I2(ap_rst_n),
        .I3(\icmp_ln878_reg_1626[0]_i_1_n_3 ),
        .I4(icmp_ln878_fu_626_p2),
        .O(ap_enable_reg_pp1_iter0_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__0_n_3),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8C8888880C000000)) 
    ap_enable_reg_pp1_iter1_i_1__0
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_rst_n),
        .I2(img_in_data_empty_n),
        .I3(icmp_ln878_reg_1626),
        .I4(ap_enable_reg_pp1_iter1_reg_n_3),
        .I5(icmp_ln878_fu_626_p2),
        .O(ap_enable_reg_pp1_iter1_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1__0_n_3),
        .Q(ap_enable_reg_pp1_iter1_reg_n_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0CC0000C8CC0000)) 
    ap_enable_reg_pp1_iter2_i_1
       (.I0(ap_enable_reg_pp1_iter2_reg_n_3),
        .I1(ap_rst_n),
        .I2(img_in_data_empty_n),
        .I3(icmp_ln878_reg_1626),
        .I4(ap_enable_reg_pp1_iter1_reg_n_3),
        .I5(ap_CS_fsm_state3),
        .O(ap_enable_reg_pp1_iter2_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter2_i_1_n_3),
        .Q(ap_enable_reg_pp1_iter2_reg_n_3),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hE0E000E0)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_CS_fsm_state7),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(icmp_ln878_1_fu_646_p2),
        .O(ap_enable_reg_pp2_iter0_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0_i_1_n_3),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp2_iter1_i_1
       (.I0(icmp_ln878_1_fu_646_p2),
        .I1(ap_enable_reg_pp2_iter0),
        .O(ap_enable_reg_pp2_iter1_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1_i_1_n_3),
        .Q(ap_enable_reg_pp2_iter1),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hE0E0E0E0E000E0E0)) 
    ap_enable_reg_pp3_iter0_i_1
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(\cmp_i_i127_i_reg_1720[0]_i_1_n_3 ),
        .I2(ap_rst_n),
        .I3(icmp_ln878_4_fu_775_p2),
        .I4(ap_CS_fsm_pp3_stage0),
        .I5(ap_block_pp3_stage0_11001__0),
        .O(ap_enable_reg_pp3_iter0_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter0_i_1_n_3),
        .Q(ap_enable_reg_pp3_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp3_iter10_i_1
       (.I0(ap_enable_reg_pp3_iter9),
        .I1(ap_enable_reg_pp3_iter8),
        .O(ap_enable_reg_pp3_iter10_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(ap_enable_reg_pp3_iter10_i_1_n_3),
        .Q(ap_enable_reg_pp3_iter10),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    ap_enable_reg_pp3_iter11_i_1
       (.I0(ap_enable_reg_pp3_iter10),
        .I1(ap_enable_reg_pp3_iter11_reg_n_3),
        .I2(ap_rst_n),
        .I3(ap_block_pp3_stage0_11001__0),
        .I4(\cmp_i_i127_i_reg_1720[0]_i_1_n_3 ),
        .O(ap_enable_reg_pp3_iter11_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter11_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter11_i_1_n_3),
        .Q(ap_enable_reg_pp3_iter11_reg_n_3),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp3_iter1_i_1
       (.I0(ap_block_pp3_stage0_11001__0),
        .O(ap_block_pp3_stage0_subdone));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(ap_enable_reg_pp3_iter0),
        .Q(ap_enable_reg_pp3_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(ap_enable_reg_pp3_iter1),
        .Q(ap_enable_reg_pp3_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(ap_enable_reg_pp3_iter2),
        .Q(ap_enable_reg_pp3_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(ap_enable_reg_pp3_iter3),
        .Q(ap_enable_reg_pp3_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(ap_enable_reg_pp3_iter4),
        .Q(ap_enable_reg_pp3_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(ap_enable_reg_pp3_iter5),
        .Q(ap_enable_reg_pp3_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(ap_enable_reg_pp3_iter6),
        .Q(ap_enable_reg_pp3_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(ap_enable_reg_pp3_iter7),
        .Q(ap_enable_reg_pp3_iter8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(ap_enable_reg_pp3_iter8),
        .Q(ap_enable_reg_pp3_iter9),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_phi_reg_pp3_iter1_arrayidx486_i182255_load_0_2_reg_452[0]_i_1 
       (.I0(icmp_ln878_4_fu_775_p2),
        .I1(icmp_ln878_5_fu_780_p2),
        .I2(\cmp_i_i127_i_reg_1720_reg[0]_0 ),
        .O(\ap_phi_reg_pp3_iter1_arrayidx486_i182255_load_0_2_reg_452[0]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp3_iter1_arrayidx486_i182255_load_0_2_reg_452_reg[0] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(\ap_phi_reg_pp3_iter1_arrayidx486_i182255_load_0_2_reg_452[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter1_arrayidx486_i182255_load_0_2_reg_452),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1 
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_block_pp3_stage0_11001__0),
        .O(\ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_2 
       (.I0(icmp_ln878_4_fu_775_p2),
        .I1(icmp_ln878_5_fu_780_p2),
        .O(ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_4640));
  FDRE \ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464_reg[23] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_4640),
        .Q(ap_phi_reg_pp3_iter1_buf_cop_V_2_reg_534),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08888888)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1 
       (.I0(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3 ),
        .I1(ap_phi_reg_pp3_iter1_arrayidx486_i182255_load_0_2_reg_452),
        .I2(\cmp_i_i127_i_reg_1720_reg[0]_0 ),
        .I3(\icmp_ln878_4_reg_1743_reg[0]_0 ),
        .I4(\icmp_ln878_5_reg_1747_reg[0]_0 ),
        .O(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2 
       (.I0(ap_enable_reg_pp3_iter1),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_block_pp3_stage0_11001__0),
        .O(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3 ));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[0] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3 ),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[0]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[0]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[10] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3 ),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[10]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[10]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[11] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3 ),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[11]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[11]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[12] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3 ),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[12]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[12]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[13] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3 ),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[13]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[13]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[14] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3 ),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[14]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[14]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[15] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3 ),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[15]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[15]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[16] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3 ),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[16]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[16]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[17] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3 ),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[17]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[17]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[18] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3 ),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[18]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[18]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[19] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3 ),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[19]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[19]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[1] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3 ),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[1]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[1]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[20] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3 ),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[20]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[20]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[21] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3 ),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[21]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[21]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[22] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3 ),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[22]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[22]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3 ),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[23]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[2] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3 ),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[2]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[2]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[3] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3 ),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[3]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[3]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[4] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3 ),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[4]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[4]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[5] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3 ),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[5]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[5]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[6] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3 ),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[6]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[6]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3 ),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[7]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[7]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[8] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3 ),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[8]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[8]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[9] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_2_n_3 ),
        .D(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452_reg[9]_0 ),
        .Q(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[9]),
        .S(\ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ap_phi_reg_pp3_iter2_buf_cop_V_0_0_reg_464[23]_i_1 
       (.I0(ap_phi_reg_pp3_iter1_buf_cop_V_2_reg_534),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_block_pp3_stage0_11001__0),
        .I4(ap_phi_reg_pp3_iter2_buf_cop_V_2_reg_534),
        .O(\ap_phi_reg_pp3_iter2_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp3_iter2_buf_cop_V_0_0_reg_464_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp3_iter2_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter2_buf_cop_V_2_reg_534),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[0] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[0]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[10] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[10]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[11] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[11]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[12] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[12]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[13] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[13]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[14] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[14]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[15] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[15]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[16] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[16]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[16]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[17] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[17]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[17]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[18] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[18]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[18]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[19] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[19]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[19]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[1] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[1]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[20] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[20]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[20]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[21] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[21]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[21]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[22] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[22]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[22]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[23] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[23]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[23]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[2] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[2]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[3] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[3]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[4] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[4]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[5] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[5]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[6] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[6]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[7]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[8] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[8]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452_reg[9] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter2_arrayidx486_i182255_load_0_2_reg_452[9]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1 
       (.I0(ap_enable_reg_pp3_iter2),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464_reg[23] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter2_buf_cop_V_2_reg_534),
        .Q(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_534),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[0] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_3),
        .D(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[0]),
        .Q(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[10] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_3),
        .D(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[10]),
        .Q(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[11] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_3),
        .D(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[11]),
        .Q(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[12] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_3),
        .D(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[12]),
        .Q(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[13] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_3),
        .D(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[13]),
        .Q(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[14] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_3),
        .D(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[14]),
        .Q(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[15] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_3),
        .D(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[15]),
        .Q(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[16] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_3),
        .D(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[16]),
        .Q(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[16]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[17] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_3),
        .D(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[17]),
        .Q(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[17]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[18] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_3),
        .D(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[18]),
        .Q(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[18]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[19] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_3),
        .D(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[19]),
        .Q(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[19]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[1] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_3),
        .D(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[1]),
        .Q(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[20] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_3),
        .D(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[20]),
        .Q(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[20]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[21] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_3),
        .D(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[21]),
        .Q(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[21]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[22] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_3),
        .D(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[22]),
        .Q(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[22]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[23] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_3),
        .D(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[23]),
        .Q(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[23]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[2] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_3),
        .D(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[2]),
        .Q(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[3] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_3),
        .D(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[3]),
        .Q(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[4] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_3),
        .D(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[4]),
        .Q(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[5] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_3),
        .D(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[5]),
        .Q(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[6] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_3),
        .D(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[6]),
        .Q(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[7] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_3),
        .D(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[7]),
        .Q(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[8] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_3),
        .D(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[8]),
        .Q(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452_reg[9] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_3),
        .D(ap_phi_reg_pp3_iter3_arrayidx486_i182255_load_0_2_reg_452[9]),
        .Q(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_464_reg[23] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_3),
        .D(ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_534),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_534),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[0] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[0]),
        .Q(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[10] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[10]),
        .Q(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[11] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[11]),
        .Q(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[12] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[12]),
        .Q(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[13] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[13]),
        .Q(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[14] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[14]),
        .Q(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[15] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[15]),
        .Q(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[16] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[16]),
        .Q(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[16]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[17] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[17]),
        .Q(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[17]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[18] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[18]),
        .Q(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[18]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[19] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[19]),
        .Q(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[19]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[1] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[1]),
        .Q(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[20] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[20]),
        .Q(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[20]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[21] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[21]),
        .Q(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[21]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[22] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[22]),
        .Q(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[22]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[23] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[23]),
        .Q(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[23]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[2] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[2]),
        .Q(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[3] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[3]),
        .Q(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[4] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[4]),
        .Q(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[5] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[5]),
        .Q(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[6] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[6]),
        .Q(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[7]),
        .Q(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[8] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[8]),
        .Q(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452_reg[9] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter4_arrayidx486_i182255_load_0_2_reg_452[9]),
        .Q(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1 
       (.I0(ap_enable_reg_pp3_iter4),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(\ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464_reg[23] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter5_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_534),
        .Q(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1 
       (.I0(ap_enable_reg_pp3_iter5),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[0] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(buf_V_2_U_n_27),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[10] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(buf_V_2_U_n_17),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[11] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(buf_V_2_U_n_16),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[12] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(buf_V_2_U_n_15),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[13] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(buf_V_2_U_n_14),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[14] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(buf_V_2_U_n_13),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[15] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(buf_V_2_U_n_12),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[16] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(buf_V_2_U_n_11),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[16]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[17] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(buf_V_2_U_n_10),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[17]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[18] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(buf_V_2_U_n_9),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[18]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[19] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(buf_V_2_U_n_8),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[19]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[1] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(buf_V_2_U_n_26),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[20] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(buf_V_2_U_n_7),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[20]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[21] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(buf_V_2_U_n_6),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[21]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[22] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(buf_V_2_U_n_5),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[22]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(buf_V_2_U_n_4),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[2] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(buf_V_2_U_n_25),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[3] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(buf_V_2_U_n_24),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[4] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(buf_V_2_U_n_23),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[5] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(buf_V_2_U_n_22),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[6] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(buf_V_2_U_n_21),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(buf_V_2_U_n_20),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[8] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(buf_V_2_U_n_19),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[9] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(buf_V_2_U_n_18),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[0]_i_1 
       (.I0(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[0]),
        .I1(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I2(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .O(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[10]_i_1 
       (.I0(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[10]),
        .I1(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I2(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .O(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[11]_i_1 
       (.I0(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[11]),
        .I1(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I2(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .O(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[12]_i_1 
       (.I0(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[12]),
        .I1(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I2(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .O(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[13]_i_1 
       (.I0(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[13]),
        .I1(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I2(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .O(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[14]_i_1 
       (.I0(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[14]),
        .I1(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I2(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .O(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[15]_i_1 
       (.I0(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[15]),
        .I1(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I2(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .O(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[16]_i_1 
       (.I0(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[16]),
        .I1(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I2(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .O(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[17]_i_1 
       (.I0(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[17]),
        .I1(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I2(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .O(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[18]_i_1 
       (.I0(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[18]),
        .I1(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I2(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .O(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[19]_i_1 
       (.I0(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[19]),
        .I1(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I2(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .O(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[1]_i_1 
       (.I0(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[1]),
        .I1(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I2(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .O(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[20]_i_1 
       (.I0(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[20]),
        .I1(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I2(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .O(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[21]_i_1 
       (.I0(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[21]),
        .I1(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I2(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .O(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[22]_i_1 
       (.I0(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[22]),
        .I1(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I2(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .O(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[22]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00202020)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1 
       (.I0(ap_enable_reg_pp3_iter5),
        .I1(ap_block_pp3_stage0_11001__0),
        .I2(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .I3(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I4(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .O(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_2 
       (.I0(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[23]),
        .I1(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I2(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .O(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[2]_i_1 
       (.I0(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[2]),
        .I1(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I2(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .O(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[3]_i_1 
       (.I0(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[3]),
        .I1(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I2(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .O(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[4]_i_1 
       (.I0(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[4]),
        .I1(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I2(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .O(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[5]_i_1 
       (.I0(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[5]),
        .I1(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I2(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .O(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[6]_i_1 
       (.I0(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[6]),
        .I1(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I2(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .O(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[7]_i_1 
       (.I0(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[7]),
        .I1(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I2(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .O(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[8]_i_1 
       (.I0(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[8]),
        .I1(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I2(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .O(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[9]_i_1 
       (.I0(ap_phi_reg_pp3_iter5_arrayidx486_i182255_load_0_2_reg_452[9]),
        .I1(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I2(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .O(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[9]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[0] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[0]),
        .S(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[10] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[10]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[10]),
        .S(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[11] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[11]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[11]),
        .S(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[12] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[12]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[12]),
        .S(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[13] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[13]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[13]),
        .S(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[14] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[14]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[14]),
        .S(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[15] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[15]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[15]),
        .S(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[16] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[16]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[16]),
        .S(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[17] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[17]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[17]),
        .S(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[18] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[18]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[18]),
        .S(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[19] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[19]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[19]),
        .S(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[1] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[1]),
        .S(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[20] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[20]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[20]),
        .S(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[21] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[21]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[21]),
        .S(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[22] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[22]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[22]),
        .S(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[23] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_2_n_3 ),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]),
        .S(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[2] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[2]),
        .S(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[3] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[3]),
        .S(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[4] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[4]),
        .S(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[5] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[5]),
        .S(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[6] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[6]),
        .S(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[7]),
        .S(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[8] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[8]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[8]),
        .S(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534_reg[9] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[9]_i_1_n_3 ),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[9]),
        .S(\ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1 
       (.I0(ap_enable_reg_pp3_iter6),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[0] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[0]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[10] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[10]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[11] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[11]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[12] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[12]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[13] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[13]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[14] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[14]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[15] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[15]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[16] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[16]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[16]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[17] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[17]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[17]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[18] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[18]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[18]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[19] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[19]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[19]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[1] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[1]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[20] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[20]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[20]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[21] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[21]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[21]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[22] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[22]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[22]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[23] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[2] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[2]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[3] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[3]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[4] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[4]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[5] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[5]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[6] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[6]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[7]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[8] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[8]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499_reg[9] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[9]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[0] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[0]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[10] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[10]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[11] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[11]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[12] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[12]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[13] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[13]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[14] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[14]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[15] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[15]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[16] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[16]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[16]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[17] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[17]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[17]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[18] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[18]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[18]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[19] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[19]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[19]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[1] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[1]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[20] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[20]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[20]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[21] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[21]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[21]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[22] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[22]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[22]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[23] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[23]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[23]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[2] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[2]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[3] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[3]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[4] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[4]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[5] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[5]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[6] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[6]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[7]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[8] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[8]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534_reg[9] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_534[9]),
        .Q(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1 
       (.I0(ap_enable_reg_pp3_iter7),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[0] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[0]),
        .Q(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[10] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[10]),
        .Q(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[11] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[11]),
        .Q(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[12] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[12]),
        .Q(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[13] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[13]),
        .Q(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[14] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[14]),
        .Q(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[15] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[15]),
        .Q(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[16] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[16]),
        .Q(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[16]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[17] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[17]),
        .Q(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[17]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[18] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[18]),
        .Q(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[18]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[19] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[19]),
        .Q(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[19]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[1] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[1]),
        .Q(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[20] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[20]),
        .Q(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[20]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[21] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[21]),
        .Q(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[21]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[22] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[22]),
        .Q(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[22]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[23] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[23]),
        .Q(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[2] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[2]),
        .Q(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[3] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[3]),
        .Q(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[4] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[4]),
        .Q(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[5] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[5]),
        .Q(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[6] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[6]),
        .Q(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[7]),
        .Q(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[8] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[8]),
        .Q(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534_reg[9] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_2_reg_534[9]),
        .Q(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1 
       (.I0(ap_enable_reg_pp3_iter8),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[0] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[0]),
        .Q(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[10] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[10]),
        .Q(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[11] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[11]),
        .Q(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[12] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[12]),
        .Q(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[13] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[13]),
        .Q(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[14] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[14]),
        .Q(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[15] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[15]),
        .Q(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[16] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[16]),
        .Q(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[16]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[17] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[17]),
        .Q(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[17]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[18] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[18]),
        .Q(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[18]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[19] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[19]),
        .Q(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[19]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[1] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[1]),
        .Q(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[20] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[20]),
        .Q(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[20]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[21] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[21]),
        .Q(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[21]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[22] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[22]),
        .Q(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[22]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[23] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[23]),
        .Q(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[2] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[2]),
        .Q(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[3] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[3]),
        .Q(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[4] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[4]),
        .Q(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[5] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[5]),
        .Q(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[6] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[6]),
        .Q(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[7]),
        .Q(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[8] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[8]),
        .Q(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534_reg[9] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter8_buf_cop_V_2_reg_534[9]),
        .Q(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[9]),
        .R(1'b0));
  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0 buf_V_0_U
       (.E(buf_V_0_U_n_3),
        .Q(ap_CS_fsm_pp2_stage0),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .ap_enable_reg_pp3_iter2_reg(buf_V_0_U_n_5),
        .ap_enable_reg_pp3_iter3(ap_enable_reg_pp3_iter3),
        .buf_V_0_load_reg_17700(buf_V_0_load_reg_17700),
        .i_col_V_0_reg_3591__0(i_col_V_0_reg_3591__0),
        .icmp_ln878_1_reg_1635(icmp_ln878_1_reg_1635),
        .icmp_ln878_4_reg_1743_pp3_iter1_reg(icmp_ln878_4_reg_1743_pp3_iter1_reg),
        .icmp_ln878_5_reg_1747_pp3_iter1_reg(icmp_ln878_5_reg_1747_pp3_iter1_reg),
        .icmp_ln882_reg_1766_pp3_iter10_reg(icmp_ln882_reg_1766_pp3_iter10_reg),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .p_61_in(p_61_in),
        .q0(buf_V_0_load_reg_1770),
        .ram_reg_0(trunc_ln124_reg_1724),
        .ram_reg_0_0(ap_enable_reg_pp3_iter11_reg_n_3),
        .ram_reg_0_1(col_V_reg_416_pp3_iter1_reg),
        .ram_reg_0_10(\i_col_V_0_reg_359_reg_n_3_[8] ),
        .ram_reg_0_11(\i_col_V_0_reg_359_reg_n_3_[9] ),
        .ram_reg_0_12(\i_col_V_0_reg_359_reg_n_3_[10] ),
        .ram_reg_0_13(col_V_reg_416_pp3_iter2_reg),
        .ram_reg_0_2(\i_col_V_0_reg_359_reg_n_3_[0] ),
        .ram_reg_0_3(\i_col_V_0_reg_359_reg_n_3_[1] ),
        .ram_reg_0_4(\i_col_V_0_reg_359_reg_n_3_[2] ),
        .ram_reg_0_5(\i_col_V_0_reg_359_reg_n_3_[3] ),
        .ram_reg_0_6(\i_col_V_0_reg_359_reg_n_3_[4] ),
        .ram_reg_0_7(\i_col_V_0_reg_359_reg_n_3_[5] ),
        .ram_reg_0_8(\i_col_V_0_reg_359_reg_n_3_[6] ),
        .ram_reg_0_9(\i_col_V_0_reg_359_reg_n_3_[7] ),
        .ram_reg_1(reg_564),
        .\reg_564_reg[0] (\cmp_i_i127_i_reg_1720_reg[0]_0 ),
        .\reg_564_reg[0]_0 (\icmp_ln878_4_reg_1743_reg[0]_0 ),
        .\reg_564_reg[0]_1 (\icmp_ln878_5_reg_1747_reg[0]_0 ));
  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_11 buf_V_1_U
       (.E(buf_V_0_U_n_3),
        .Q(trunc_ln124_reg_1724),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .buf_V_0_load_reg_17700(buf_V_0_load_reg_17700),
        .icmp_ln878_4_reg_1743_pp3_iter1_reg(icmp_ln878_4_reg_1743_pp3_iter1_reg),
        .icmp_ln878_5_reg_1747_pp3_iter1_reg(icmp_ln878_5_reg_1747_pp3_iter1_reg),
        .icmp_ln878_reg_1626(icmp_ln878_reg_1626),
        .icmp_ln878_reg_1626_pp1_iter1_reg(icmp_ln878_reg_1626_pp1_iter1_reg),
        .img_in_data_empty_n(img_in_data_empty_n),
        .q0(buf_V_1_load_reg_1776),
        .ram_reg_0(ap_enable_reg_pp1_iter1_reg_n_3),
        .ram_reg_0_0(ap_enable_reg_pp1_iter2_reg_n_3),
        .ram_reg_0_1(col_V_reg_416_pp3_iter1_reg),
        .ram_reg_0_2(i_col_046_0_reg_347_pp1_iter1_reg),
        .ram_reg_0_3(\cmp_i_i127_i_reg_1720_reg[0]_0 ),
        .ram_reg_0_4(col_V_reg_416_pp3_iter2_reg),
        .ram_reg_1(reg_564));
  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_12 buf_V_2_U
       (.D({buf_V_2_U_n_4,buf_V_2_U_n_5,buf_V_2_U_n_6,buf_V_2_U_n_7,buf_V_2_U_n_8,buf_V_2_U_n_9,buf_V_2_U_n_10,buf_V_2_U_n_11,buf_V_2_U_n_12,buf_V_2_U_n_13,buf_V_2_U_n_14,buf_V_2_U_n_15,buf_V_2_U_n_16,buf_V_2_U_n_17,buf_V_2_U_n_18,buf_V_2_U_n_19,buf_V_2_U_n_20,buf_V_2_U_n_21,buf_V_2_U_n_22,buf_V_2_U_n_23,buf_V_2_U_n_24,buf_V_2_U_n_25,buf_V_2_U_n_26,buf_V_2_U_n_27}),
        .E(buf_V_0_U_n_3),
        .Q(trunc_ln138_reg_1728),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter4(ap_enable_reg_pp3_iter4),
        .ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] (buf_V_0_load_reg_1770),
        .\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 (trunc_ln138_1_reg_1733),
        .buf_V_0_load_reg_17700(buf_V_0_load_reg_17700),
        .icmp_ln878_4_reg_1743_pp3_iter3_reg(icmp_ln878_4_reg_1743_pp3_iter3_reg),
        .icmp_ln878_4_reg_1743_pp3_iter4_reg(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .icmp_ln878_5_reg_1747_pp3_iter3_reg(icmp_ln878_5_reg_1747_pp3_iter3_reg),
        .icmp_ln878_5_reg_1747_pp3_iter4_reg(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] (ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4),
        .q0(buf_V_1_load_reg_1776),
        .ram_reg_0(buf_V_0_U_n_5),
        .ram_reg_0_0(trunc_ln124_reg_1724[1]),
        .ram_reg_0_1(col_V_reg_416_pp3_iter1_reg),
        .ram_reg_0_2(col_V_reg_416_pp3_iter2_reg),
        .ram_reg_1(reg_564),
        .ram_reg_1_0(\cmp_i_i127_i_reg_1720_reg[0]_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i127_i_fu_744_p2_carry
       (.CI(1'b0),
        .CO({cmp_i_i127_i_fu_744_p2_carry_n_3,cmp_i_i127_i_fu_744_p2_carry_n_4,cmp_i_i127_i_fu_744_p2_carry_n_5,cmp_i_i127_i_fu_744_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({cmp_i_i127_i_fu_744_p2_carry_i_1_n_3,cmp_i_i127_i_fu_744_p2_carry_i_2_n_3,cmp_i_i127_i_fu_744_p2_carry_i_3_n_3,cmp_i_i127_i_fu_744_p2_carry_i_4_n_3}),
        .O(NLW_cmp_i_i127_i_fu_744_p2_carry_O_UNCONNECTED[3:0]),
        .S({cmp_i_i127_i_fu_744_p2_carry_i_5_n_3,cmp_i_i127_i_fu_744_p2_carry_i_6_n_3,cmp_i_i127_i_fu_744_p2_carry_i_7_n_3,cmp_i_i127_i_fu_744_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i127_i_fu_744_p2_carry__0
       (.CI(cmp_i_i127_i_fu_744_p2_carry_n_3),
        .CO({cmp_i_i127_i_fu_744_p2,cmp_i_i127_i_fu_744_p2_carry__0_n_4,cmp_i_i127_i_fu_744_p2_carry__0_n_5,cmp_i_i127_i_fu_744_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({cmp_i_i127_i_fu_744_p2_carry__0_i_1_n_3,cmp_i_i127_i_fu_744_p2_carry__0_i_2_n_3,cmp_i_i127_i_fu_744_p2_carry__0_i_3_n_3,cmp_i_i127_i_fu_744_p2_carry__0_i_4_n_3}),
        .O(NLW_cmp_i_i127_i_fu_744_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({cmp_i_i127_i_fu_744_p2_carry__0_i_5_n_3,cmp_i_i127_i_fu_744_p2_carry__0_i_6_n_3,cmp_i_i127_i_fu_744_p2_carry__0_i_7_n_3,cmp_i_i127_i_fu_744_p2_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    cmp_i_i127_i_fu_744_p2_carry__0_i_1
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(cmp_i_i127_i_fu_744_p2_carry__0_i_1_n_3));
  LUT3 #(
    .INIT(8'hF2)) 
    cmp_i_i127_i_fu_744_p2_carry__0_i_2
       (.I0(Q[12]),
        .I1(row_V_reg_404_reg[12]),
        .I2(Q[13]),
        .O(cmp_i_i127_i_fu_744_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_i_i127_i_fu_744_p2_carry__0_i_3
       (.I0(Q[10]),
        .I1(row_V_reg_404_reg[10]),
        .I2(row_V_reg_404_reg[11]),
        .I3(Q[11]),
        .O(cmp_i_i127_i_fu_744_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_i_i127_i_fu_744_p2_carry__0_i_4
       (.I0(Q[8]),
        .I1(row_V_reg_404_reg[8]),
        .I2(row_V_reg_404_reg[9]),
        .I3(Q[9]),
        .O(cmp_i_i127_i_fu_744_p2_carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp_i_i127_i_fu_744_p2_carry__0_i_5
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(cmp_i_i127_i_fu_744_p2_carry__0_i_5_n_3));
  LUT3 #(
    .INIT(8'h09)) 
    cmp_i_i127_i_fu_744_p2_carry__0_i_6
       (.I0(Q[12]),
        .I1(row_V_reg_404_reg[12]),
        .I2(Q[13]),
        .O(cmp_i_i127_i_fu_744_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i127_i_fu_744_p2_carry__0_i_7
       (.I0(Q[10]),
        .I1(row_V_reg_404_reg[10]),
        .I2(Q[11]),
        .I3(row_V_reg_404_reg[11]),
        .O(cmp_i_i127_i_fu_744_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i127_i_fu_744_p2_carry__0_i_8
       (.I0(Q[8]),
        .I1(row_V_reg_404_reg[8]),
        .I2(Q[9]),
        .I3(row_V_reg_404_reg[9]),
        .O(cmp_i_i127_i_fu_744_p2_carry__0_i_8_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_i_i127_i_fu_744_p2_carry_i_1
       (.I0(Q[6]),
        .I1(row_V_reg_404_reg[6]),
        .I2(row_V_reg_404_reg[7]),
        .I3(Q[7]),
        .O(cmp_i_i127_i_fu_744_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_i_i127_i_fu_744_p2_carry_i_2
       (.I0(Q[4]),
        .I1(row_V_reg_404_reg[4]),
        .I2(row_V_reg_404_reg[5]),
        .I3(Q[5]),
        .O(cmp_i_i127_i_fu_744_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_i_i127_i_fu_744_p2_carry_i_3
       (.I0(Q[2]),
        .I1(row_V_reg_404_reg[2]),
        .I2(row_V_reg_404_reg[3]),
        .I3(Q[3]),
        .O(cmp_i_i127_i_fu_744_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_i_i127_i_fu_744_p2_carry_i_4
       (.I0(Q[0]),
        .I1(row_V_reg_404_reg[0]),
        .I2(row_V_reg_404_reg[1]),
        .I3(Q[1]),
        .O(cmp_i_i127_i_fu_744_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i127_i_fu_744_p2_carry_i_5
       (.I0(Q[6]),
        .I1(row_V_reg_404_reg[6]),
        .I2(Q[7]),
        .I3(row_V_reg_404_reg[7]),
        .O(cmp_i_i127_i_fu_744_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i127_i_fu_744_p2_carry_i_6
       (.I0(Q[4]),
        .I1(row_V_reg_404_reg[4]),
        .I2(Q[5]),
        .I3(row_V_reg_404_reg[5]),
        .O(cmp_i_i127_i_fu_744_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i127_i_fu_744_p2_carry_i_7
       (.I0(Q[2]),
        .I1(row_V_reg_404_reg[2]),
        .I2(Q[3]),
        .I3(row_V_reg_404_reg[3]),
        .O(cmp_i_i127_i_fu_744_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i127_i_fu_744_p2_carry_i_8
       (.I0(Q[0]),
        .I1(row_V_reg_404_reg[0]),
        .I2(Q[1]),
        .I3(row_V_reg_404_reg[1]),
        .O(cmp_i_i127_i_fu_744_p2_carry_i_8_n_3));
  LUT3 #(
    .INIT(8'h08)) 
    \cmp_i_i127_i_reg_1720[0]_i_1 
       (.I0(ap_CS_fsm_state11),
        .I1(icmp_ln878_3_fu_739_p2),
        .I2(\icmp_ln878_2_reg_1649_reg_n_3_[0] ),
        .O(\cmp_i_i127_i_reg_1720[0]_i_1_n_3 ));
  FDRE \cmp_i_i127_i_reg_1720_reg[0] 
       (.C(ap_clk),
        .CE(\cmp_i_i127_i_reg_1720[0]_i_1_n_3 ),
        .D(cmp_i_i127_i_fu_744_p2),
        .Q(\cmp_i_i127_i_reg_1720_reg[0]_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_1738[0]_i_2 
       (.I0(\col_V_reg_416_reg_n_3_[3] ),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(\icmp_ln878_4_reg_1743_reg[0]_0 ),
        .I4(col_V_1_reg_1738_reg[3]),
        .O(\col_V_1_reg_1738[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_1738[0]_i_3 
       (.I0(\col_V_reg_416_reg_n_3_[2] ),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(\icmp_ln878_4_reg_1743_reg[0]_0 ),
        .I4(col_V_1_reg_1738_reg[2]),
        .O(\col_V_1_reg_1738[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_1738[0]_i_4 
       (.I0(\col_V_reg_416_reg_n_3_[1] ),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(\icmp_ln878_4_reg_1743_reg[0]_0 ),
        .I4(col_V_1_reg_1738_reg[1]),
        .O(\col_V_1_reg_1738[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h40007FFF)) 
    \col_V_1_reg_1738[0]_i_5 
       (.I0(col_V_1_reg_1738_reg[0]),
        .I1(\icmp_ln878_4_reg_1743_reg[0]_0 ),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(\col_V_reg_416_reg_n_3_[0] ),
        .O(\col_V_1_reg_1738[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_1738[12]_i_2 
       (.I0(\col_V_reg_416_reg_n_3_[12] ),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(\icmp_ln878_4_reg_1743_reg[0]_0 ),
        .I4(col_V_1_reg_1738_reg[12]),
        .O(\col_V_1_reg_1738[12]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_1738[4]_i_2 
       (.I0(\col_V_reg_416_reg_n_3_[7] ),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(\icmp_ln878_4_reg_1743_reg[0]_0 ),
        .I4(col_V_1_reg_1738_reg[7]),
        .O(\col_V_1_reg_1738[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_1738[4]_i_3 
       (.I0(\col_V_reg_416_reg_n_3_[6] ),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(\icmp_ln878_4_reg_1743_reg[0]_0 ),
        .I4(col_V_1_reg_1738_reg[6]),
        .O(\col_V_1_reg_1738[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_1738[4]_i_4 
       (.I0(\col_V_reg_416_reg_n_3_[5] ),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(\icmp_ln878_4_reg_1743_reg[0]_0 ),
        .I4(col_V_1_reg_1738_reg[5]),
        .O(\col_V_1_reg_1738[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_1738[4]_i_5 
       (.I0(\col_V_reg_416_reg_n_3_[4] ),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(\icmp_ln878_4_reg_1743_reg[0]_0 ),
        .I4(col_V_1_reg_1738_reg[4]),
        .O(\col_V_1_reg_1738[4]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_1738[8]_i_2 
       (.I0(\col_V_reg_416_reg_n_3_[11] ),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(\icmp_ln878_4_reg_1743_reg[0]_0 ),
        .I4(col_V_1_reg_1738_reg[11]),
        .O(\col_V_1_reg_1738[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_1738[8]_i_3 
       (.I0(\col_V_reg_416_reg_n_3_[10] ),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(\icmp_ln878_4_reg_1743_reg[0]_0 ),
        .I4(col_V_1_reg_1738_reg[10]),
        .O(\col_V_1_reg_1738[8]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_1738[8]_i_4 
       (.I0(\col_V_reg_416_reg_n_3_[9] ),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(\icmp_ln878_4_reg_1743_reg[0]_0 ),
        .I4(col_V_1_reg_1738_reg[9]),
        .O(\col_V_1_reg_1738[8]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_1738[8]_i_5 
       (.I0(\col_V_reg_416_reg_n_3_[8] ),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(\icmp_ln878_4_reg_1743_reg[0]_0 ),
        .I4(col_V_1_reg_1738_reg[8]),
        .O(\col_V_1_reg_1738[8]_i_5_n_3 ));
  FDRE \col_V_1_reg_1738_reg[0] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(\col_V_1_reg_1738_reg[0]_i_1_n_10 ),
        .Q(col_V_1_reg_1738_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_1_reg_1738_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\col_V_1_reg_1738_reg[0]_i_1_n_3 ,\col_V_1_reg_1738_reg[0]_i_1_n_4 ,\col_V_1_reg_1738_reg[0]_i_1_n_5 ,\col_V_1_reg_1738_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\col_V_1_reg_1738_reg[0]_i_1_n_7 ,\col_V_1_reg_1738_reg[0]_i_1_n_8 ,\col_V_1_reg_1738_reg[0]_i_1_n_9 ,\col_V_1_reg_1738_reg[0]_i_1_n_10 }),
        .S({\col_V_1_reg_1738[0]_i_2_n_3 ,\col_V_1_reg_1738[0]_i_3_n_3 ,\col_V_1_reg_1738[0]_i_4_n_3 ,\col_V_1_reg_1738[0]_i_5_n_3 }));
  FDRE \col_V_1_reg_1738_reg[10] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(\col_V_1_reg_1738_reg[8]_i_1_n_8 ),
        .Q(col_V_1_reg_1738_reg[10]),
        .R(1'b0));
  FDRE \col_V_1_reg_1738_reg[11] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(\col_V_1_reg_1738_reg[8]_i_1_n_7 ),
        .Q(col_V_1_reg_1738_reg[11]),
        .R(1'b0));
  FDRE \col_V_1_reg_1738_reg[12] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(\col_V_1_reg_1738_reg[12]_i_1_n_10 ),
        .Q(col_V_1_reg_1738_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_1_reg_1738_reg[12]_i_1 
       (.CI(\col_V_1_reg_1738_reg[8]_i_1_n_3 ),
        .CO(\NLW_col_V_1_reg_1738_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_col_V_1_reg_1738_reg[12]_i_1_O_UNCONNECTED [3:1],\col_V_1_reg_1738_reg[12]_i_1_n_10 }),
        .S({1'b0,1'b0,1'b0,\col_V_1_reg_1738[12]_i_2_n_3 }));
  FDRE \col_V_1_reg_1738_reg[1] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(\col_V_1_reg_1738_reg[0]_i_1_n_9 ),
        .Q(col_V_1_reg_1738_reg[1]),
        .R(1'b0));
  FDRE \col_V_1_reg_1738_reg[2] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(\col_V_1_reg_1738_reg[0]_i_1_n_8 ),
        .Q(col_V_1_reg_1738_reg[2]),
        .R(1'b0));
  FDRE \col_V_1_reg_1738_reg[3] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(\col_V_1_reg_1738_reg[0]_i_1_n_7 ),
        .Q(col_V_1_reg_1738_reg[3]),
        .R(1'b0));
  FDRE \col_V_1_reg_1738_reg[4] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(\col_V_1_reg_1738_reg[4]_i_1_n_10 ),
        .Q(col_V_1_reg_1738_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_1_reg_1738_reg[4]_i_1 
       (.CI(\col_V_1_reg_1738_reg[0]_i_1_n_3 ),
        .CO({\col_V_1_reg_1738_reg[4]_i_1_n_3 ,\col_V_1_reg_1738_reg[4]_i_1_n_4 ,\col_V_1_reg_1738_reg[4]_i_1_n_5 ,\col_V_1_reg_1738_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\col_V_1_reg_1738_reg[4]_i_1_n_7 ,\col_V_1_reg_1738_reg[4]_i_1_n_8 ,\col_V_1_reg_1738_reg[4]_i_1_n_9 ,\col_V_1_reg_1738_reg[4]_i_1_n_10 }),
        .S({\col_V_1_reg_1738[4]_i_2_n_3 ,\col_V_1_reg_1738[4]_i_3_n_3 ,\col_V_1_reg_1738[4]_i_4_n_3 ,\col_V_1_reg_1738[4]_i_5_n_3 }));
  FDRE \col_V_1_reg_1738_reg[5] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(\col_V_1_reg_1738_reg[4]_i_1_n_9 ),
        .Q(col_V_1_reg_1738_reg[5]),
        .R(1'b0));
  FDRE \col_V_1_reg_1738_reg[6] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(\col_V_1_reg_1738_reg[4]_i_1_n_8 ),
        .Q(col_V_1_reg_1738_reg[6]),
        .R(1'b0));
  FDRE \col_V_1_reg_1738_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(\col_V_1_reg_1738_reg[4]_i_1_n_7 ),
        .Q(col_V_1_reg_1738_reg[7]),
        .R(1'b0));
  FDRE \col_V_1_reg_1738_reg[8] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(\col_V_1_reg_1738_reg[8]_i_1_n_10 ),
        .Q(col_V_1_reg_1738_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_1_reg_1738_reg[8]_i_1 
       (.CI(\col_V_1_reg_1738_reg[4]_i_1_n_3 ),
        .CO({\col_V_1_reg_1738_reg[8]_i_1_n_3 ,\col_V_1_reg_1738_reg[8]_i_1_n_4 ,\col_V_1_reg_1738_reg[8]_i_1_n_5 ,\col_V_1_reg_1738_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\col_V_1_reg_1738_reg[8]_i_1_n_7 ,\col_V_1_reg_1738_reg[8]_i_1_n_8 ,\col_V_1_reg_1738_reg[8]_i_1_n_9 ,\col_V_1_reg_1738_reg[8]_i_1_n_10 }),
        .S({\col_V_1_reg_1738[8]_i_2_n_3 ,\col_V_1_reg_1738[8]_i_3_n_3 ,\col_V_1_reg_1738[8]_i_4_n_3 ,\col_V_1_reg_1738[8]_i_5_n_3 }));
  FDRE \col_V_1_reg_1738_reg[9] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_464[23]_i_1_n_3 ),
        .D(\col_V_1_reg_1738_reg[8]_i_1_n_9 ),
        .Q(col_V_1_reg_1738_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40404000)) 
    \col_V_reg_416[12]_i_1 
       (.I0(\icmp_ln878_2_reg_1649_reg_n_3_[0] ),
        .I1(icmp_ln878_3_fu_739_p2),
        .I2(ap_CS_fsm_state11),
        .I3(\col_V_reg_416[12]_i_3_n_3 ),
        .I4(ap_block_pp3_stage0_11001__0),
        .O(col_V_reg_416));
  LUT4 #(
    .INIT(16'h4000)) 
    \col_V_reg_416[12]_i_2 
       (.I0(ap_block_pp3_stage0_11001__0),
        .I1(\icmp_ln878_4_reg_1743_reg[0]_0 ),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ap_CS_fsm_pp3_stage0),
        .O(\col_V_reg_416[12]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \col_V_reg_416[12]_i_3 
       (.I0(ap_CS_fsm_pp3_stage0),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(\icmp_ln878_4_reg_1743_reg[0]_0 ),
        .O(\col_V_reg_416[12]_i_3_n_3 ));
  FDRE \col_V_reg_416_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln878_4_reg_1743[0]_i_1_n_3 ),
        .D(\col_V_reg_416_reg_n_3_[0] ),
        .Q(col_V_reg_416_pp3_iter1_reg[0]),
        .R(1'b0));
  FDRE \col_V_reg_416_pp3_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(\icmp_ln878_4_reg_1743[0]_i_1_n_3 ),
        .D(\col_V_reg_416_reg_n_3_[10] ),
        .Q(col_V_reg_416_pp3_iter1_reg[10]),
        .R(1'b0));
  FDRE \col_V_reg_416_pp3_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(\icmp_ln878_4_reg_1743[0]_i_1_n_3 ),
        .D(\col_V_reg_416_reg_n_3_[11] ),
        .Q(\col_V_reg_416_pp3_iter1_reg_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \col_V_reg_416_pp3_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(\icmp_ln878_4_reg_1743[0]_i_1_n_3 ),
        .D(\col_V_reg_416_reg_n_3_[12] ),
        .Q(\col_V_reg_416_pp3_iter1_reg_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \col_V_reg_416_pp3_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln878_4_reg_1743[0]_i_1_n_3 ),
        .D(\col_V_reg_416_reg_n_3_[1] ),
        .Q(col_V_reg_416_pp3_iter1_reg[1]),
        .R(1'b0));
  FDRE \col_V_reg_416_pp3_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln878_4_reg_1743[0]_i_1_n_3 ),
        .D(\col_V_reg_416_reg_n_3_[2] ),
        .Q(col_V_reg_416_pp3_iter1_reg[2]),
        .R(1'b0));
  FDRE \col_V_reg_416_pp3_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\icmp_ln878_4_reg_1743[0]_i_1_n_3 ),
        .D(\col_V_reg_416_reg_n_3_[3] ),
        .Q(col_V_reg_416_pp3_iter1_reg[3]),
        .R(1'b0));
  FDRE \col_V_reg_416_pp3_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\icmp_ln878_4_reg_1743[0]_i_1_n_3 ),
        .D(\col_V_reg_416_reg_n_3_[4] ),
        .Q(col_V_reg_416_pp3_iter1_reg[4]),
        .R(1'b0));
  FDRE \col_V_reg_416_pp3_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\icmp_ln878_4_reg_1743[0]_i_1_n_3 ),
        .D(\col_V_reg_416_reg_n_3_[5] ),
        .Q(col_V_reg_416_pp3_iter1_reg[5]),
        .R(1'b0));
  FDRE \col_V_reg_416_pp3_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\icmp_ln878_4_reg_1743[0]_i_1_n_3 ),
        .D(\col_V_reg_416_reg_n_3_[6] ),
        .Q(col_V_reg_416_pp3_iter1_reg[6]),
        .R(1'b0));
  FDRE \col_V_reg_416_pp3_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\icmp_ln878_4_reg_1743[0]_i_1_n_3 ),
        .D(\col_V_reg_416_reg_n_3_[7] ),
        .Q(col_V_reg_416_pp3_iter1_reg[7]),
        .R(1'b0));
  FDRE \col_V_reg_416_pp3_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(\icmp_ln878_4_reg_1743[0]_i_1_n_3 ),
        .D(\col_V_reg_416_reg_n_3_[8] ),
        .Q(col_V_reg_416_pp3_iter1_reg[8]),
        .R(1'b0));
  FDRE \col_V_reg_416_pp3_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(\icmp_ln878_4_reg_1743[0]_i_1_n_3 ),
        .D(\col_V_reg_416_reg_n_3_[9] ),
        .Q(col_V_reg_416_pp3_iter1_reg[9]),
        .R(1'b0));
  FDRE \col_V_reg_416_pp3_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(col_V_reg_416_pp3_iter1_reg[0]),
        .Q(col_V_reg_416_pp3_iter2_reg[0]),
        .R(1'b0));
  FDRE \col_V_reg_416_pp3_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(col_V_reg_416_pp3_iter1_reg[10]),
        .Q(col_V_reg_416_pp3_iter2_reg[10]),
        .R(1'b0));
  FDRE \col_V_reg_416_pp3_iter2_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\col_V_reg_416_pp3_iter1_reg_reg_n_3_[11] ),
        .Q(col_V_reg_416_pp3_iter2_reg__0[11]),
        .R(1'b0));
  FDRE \col_V_reg_416_pp3_iter2_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\col_V_reg_416_pp3_iter1_reg_reg_n_3_[12] ),
        .Q(col_V_reg_416_pp3_iter2_reg__0[12]),
        .R(1'b0));
  FDRE \col_V_reg_416_pp3_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(col_V_reg_416_pp3_iter1_reg[1]),
        .Q(col_V_reg_416_pp3_iter2_reg[1]),
        .R(1'b0));
  FDRE \col_V_reg_416_pp3_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(col_V_reg_416_pp3_iter1_reg[2]),
        .Q(col_V_reg_416_pp3_iter2_reg[2]),
        .R(1'b0));
  FDRE \col_V_reg_416_pp3_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(col_V_reg_416_pp3_iter1_reg[3]),
        .Q(col_V_reg_416_pp3_iter2_reg[3]),
        .R(1'b0));
  FDRE \col_V_reg_416_pp3_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(col_V_reg_416_pp3_iter1_reg[4]),
        .Q(col_V_reg_416_pp3_iter2_reg[4]),
        .R(1'b0));
  FDRE \col_V_reg_416_pp3_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(col_V_reg_416_pp3_iter1_reg[5]),
        .Q(col_V_reg_416_pp3_iter2_reg[5]),
        .R(1'b0));
  FDRE \col_V_reg_416_pp3_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(col_V_reg_416_pp3_iter1_reg[6]),
        .Q(col_V_reg_416_pp3_iter2_reg[6]),
        .R(1'b0));
  FDRE \col_V_reg_416_pp3_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(col_V_reg_416_pp3_iter1_reg[7]),
        .Q(col_V_reg_416_pp3_iter2_reg[7]),
        .R(1'b0));
  FDRE \col_V_reg_416_pp3_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(col_V_reg_416_pp3_iter1_reg[8]),
        .Q(col_V_reg_416_pp3_iter2_reg[8]),
        .R(1'b0));
  FDRE \col_V_reg_416_pp3_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(col_V_reg_416_pp3_iter1_reg[9]),
        .Q(col_V_reg_416_pp3_iter2_reg[9]),
        .R(1'b0));
  FDRE \col_V_reg_416_reg[0] 
       (.C(ap_clk),
        .CE(\col_V_reg_416[12]_i_2_n_3 ),
        .D(col_V_1_reg_1738_reg[0]),
        .Q(\col_V_reg_416_reg_n_3_[0] ),
        .R(col_V_reg_416));
  FDRE \col_V_reg_416_reg[10] 
       (.C(ap_clk),
        .CE(\col_V_reg_416[12]_i_2_n_3 ),
        .D(col_V_1_reg_1738_reg[10]),
        .Q(\col_V_reg_416_reg_n_3_[10] ),
        .R(col_V_reg_416));
  FDRE \col_V_reg_416_reg[11] 
       (.C(ap_clk),
        .CE(\col_V_reg_416[12]_i_2_n_3 ),
        .D(col_V_1_reg_1738_reg[11]),
        .Q(\col_V_reg_416_reg_n_3_[11] ),
        .R(col_V_reg_416));
  FDRE \col_V_reg_416_reg[12] 
       (.C(ap_clk),
        .CE(\col_V_reg_416[12]_i_2_n_3 ),
        .D(col_V_1_reg_1738_reg[12]),
        .Q(\col_V_reg_416_reg_n_3_[12] ),
        .R(col_V_reg_416));
  FDRE \col_V_reg_416_reg[1] 
       (.C(ap_clk),
        .CE(\col_V_reg_416[12]_i_2_n_3 ),
        .D(col_V_1_reg_1738_reg[1]),
        .Q(\col_V_reg_416_reg_n_3_[1] ),
        .R(col_V_reg_416));
  FDRE \col_V_reg_416_reg[2] 
       (.C(ap_clk),
        .CE(\col_V_reg_416[12]_i_2_n_3 ),
        .D(col_V_1_reg_1738_reg[2]),
        .Q(\col_V_reg_416_reg_n_3_[2] ),
        .R(col_V_reg_416));
  FDRE \col_V_reg_416_reg[3] 
       (.C(ap_clk),
        .CE(\col_V_reg_416[12]_i_2_n_3 ),
        .D(col_V_1_reg_1738_reg[3]),
        .Q(\col_V_reg_416_reg_n_3_[3] ),
        .R(col_V_reg_416));
  FDRE \col_V_reg_416_reg[4] 
       (.C(ap_clk),
        .CE(\col_V_reg_416[12]_i_2_n_3 ),
        .D(col_V_1_reg_1738_reg[4]),
        .Q(\col_V_reg_416_reg_n_3_[4] ),
        .R(col_V_reg_416));
  FDRE \col_V_reg_416_reg[5] 
       (.C(ap_clk),
        .CE(\col_V_reg_416[12]_i_2_n_3 ),
        .D(col_V_1_reg_1738_reg[5]),
        .Q(\col_V_reg_416_reg_n_3_[5] ),
        .R(col_V_reg_416));
  FDRE \col_V_reg_416_reg[6] 
       (.C(ap_clk),
        .CE(\col_V_reg_416[12]_i_2_n_3 ),
        .D(col_V_1_reg_1738_reg[6]),
        .Q(\col_V_reg_416_reg_n_3_[6] ),
        .R(col_V_reg_416));
  FDRE \col_V_reg_416_reg[7] 
       (.C(ap_clk),
        .CE(\col_V_reg_416[12]_i_2_n_3 ),
        .D(col_V_1_reg_1738_reg[7]),
        .Q(\col_V_reg_416_reg_n_3_[7] ),
        .R(col_V_reg_416));
  FDRE \col_V_reg_416_reg[8] 
       (.C(ap_clk),
        .CE(\col_V_reg_416[12]_i_2_n_3 ),
        .D(col_V_1_reg_1738_reg[8]),
        .Q(\col_V_reg_416_reg_n_3_[8] ),
        .R(col_V_reg_416));
  FDRE \col_V_reg_416_reg[9] 
       (.C(ap_clk),
        .CE(\col_V_reg_416[12]_i_2_n_3 ),
        .D(col_V_1_reg_1738_reg[9]),
        .Q(\col_V_reg_416_reg_n_3_[9] ),
        .R(col_V_reg_416));
  FDRE \empty_reg_1593_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\icmp_ln878_reg_1626_reg[0]_0 [0]),
        .Q(empty_reg_1593[0]),
        .R(1'b0));
  FDRE \empty_reg_1593_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\icmp_ln878_reg_1626_reg[0]_0 [10]),
        .Q(empty_reg_1593[10]),
        .R(1'b0));
  FDRE \empty_reg_1593_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\icmp_ln878_reg_1626_reg[0]_0 [11]),
        .Q(empty_reg_1593[11]),
        .R(1'b0));
  FDRE \empty_reg_1593_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\icmp_ln878_reg_1626_reg[0]_0 [12]),
        .Q(empty_reg_1593[12]),
        .R(1'b0));
  FDRE \empty_reg_1593_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\icmp_ln878_reg_1626_reg[0]_0 [13]),
        .Q(empty_reg_1593[13]),
        .R(1'b0));
  FDRE \empty_reg_1593_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\icmp_ln878_reg_1626_reg[0]_0 [1]),
        .Q(empty_reg_1593[1]),
        .R(1'b0));
  FDRE \empty_reg_1593_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\icmp_ln878_reg_1626_reg[0]_0 [2]),
        .Q(empty_reg_1593[2]),
        .R(1'b0));
  FDRE \empty_reg_1593_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\icmp_ln878_reg_1626_reg[0]_0 [3]),
        .Q(empty_reg_1593[3]),
        .R(1'b0));
  FDRE \empty_reg_1593_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\icmp_ln878_reg_1626_reg[0]_0 [4]),
        .Q(empty_reg_1593[4]),
        .R(1'b0));
  FDRE \empty_reg_1593_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\icmp_ln878_reg_1626_reg[0]_0 [5]),
        .Q(empty_reg_1593[5]),
        .R(1'b0));
  FDRE \empty_reg_1593_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\icmp_ln878_reg_1626_reg[0]_0 [6]),
        .Q(empty_reg_1593[6]),
        .R(1'b0));
  FDRE \empty_reg_1593_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\icmp_ln878_reg_1626_reg[0]_0 [7]),
        .Q(empty_reg_1593[7]),
        .R(1'b0));
  FDRE \empty_reg_1593_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\icmp_ln878_reg_1626_reg[0]_0 [8]),
        .Q(empty_reg_1593[8]),
        .R(1'b0));
  FDRE \empty_reg_1593_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\icmp_ln878_reg_1626_reg[0]_0 [9]),
        .Q(empty_reg_1593[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBBAAAA)) 
    grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[0]_0 [1]),
        .I1(ap_CS_fsm_state11),
        .I2(\icmp_ln878_2_reg_1649_reg_n_3_[0] ),
        .I3(icmp_ln878_3_fu_739_p2),
        .I4(grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \i_col_046_0_reg_347[12]_i_1 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_3),
        .I1(icmp_ln878_reg_1626),
        .I2(img_in_data_empty_n),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(i_col_046_0_reg_3470));
  FDRE \i_col_046_0_reg_347_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_1626[0]_i_1_n_3 ),
        .D(\i_col_046_0_reg_347_reg_n_3_[0] ),
        .Q(i_col_046_0_reg_347_pp1_iter1_reg[0]),
        .R(1'b0));
  FDRE \i_col_046_0_reg_347_pp1_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_1626[0]_i_1_n_3 ),
        .D(\i_col_046_0_reg_347_reg_n_3_[10] ),
        .Q(i_col_046_0_reg_347_pp1_iter1_reg[10]),
        .R(1'b0));
  FDRE \i_col_046_0_reg_347_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_1626[0]_i_1_n_3 ),
        .D(\i_col_046_0_reg_347_reg_n_3_[1] ),
        .Q(i_col_046_0_reg_347_pp1_iter1_reg[1]),
        .R(1'b0));
  FDRE \i_col_046_0_reg_347_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_1626[0]_i_1_n_3 ),
        .D(\i_col_046_0_reg_347_reg_n_3_[2] ),
        .Q(i_col_046_0_reg_347_pp1_iter1_reg[2]),
        .R(1'b0));
  FDRE \i_col_046_0_reg_347_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_1626[0]_i_1_n_3 ),
        .D(\i_col_046_0_reg_347_reg_n_3_[3] ),
        .Q(i_col_046_0_reg_347_pp1_iter1_reg[3]),
        .R(1'b0));
  FDRE \i_col_046_0_reg_347_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_1626[0]_i_1_n_3 ),
        .D(\i_col_046_0_reg_347_reg_n_3_[4] ),
        .Q(i_col_046_0_reg_347_pp1_iter1_reg[4]),
        .R(1'b0));
  FDRE \i_col_046_0_reg_347_pp1_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_1626[0]_i_1_n_3 ),
        .D(\i_col_046_0_reg_347_reg_n_3_[5] ),
        .Q(i_col_046_0_reg_347_pp1_iter1_reg[5]),
        .R(1'b0));
  FDRE \i_col_046_0_reg_347_pp1_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_1626[0]_i_1_n_3 ),
        .D(\i_col_046_0_reg_347_reg_n_3_[6] ),
        .Q(i_col_046_0_reg_347_pp1_iter1_reg[6]),
        .R(1'b0));
  FDRE \i_col_046_0_reg_347_pp1_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_1626[0]_i_1_n_3 ),
        .D(\i_col_046_0_reg_347_reg_n_3_[7] ),
        .Q(i_col_046_0_reg_347_pp1_iter1_reg[7]),
        .R(1'b0));
  FDRE \i_col_046_0_reg_347_pp1_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_1626[0]_i_1_n_3 ),
        .D(\i_col_046_0_reg_347_reg_n_3_[8] ),
        .Q(i_col_046_0_reg_347_pp1_iter1_reg[8]),
        .R(1'b0));
  FDRE \i_col_046_0_reg_347_pp1_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_1626[0]_i_1_n_3 ),
        .D(\i_col_046_0_reg_347_reg_n_3_[9] ),
        .Q(i_col_046_0_reg_347_pp1_iter1_reg[9]),
        .R(1'b0));
  FDRE \i_col_046_0_reg_347_reg[0] 
       (.C(ap_clk),
        .CE(i_col_046_0_reg_3470),
        .D(add_ln691_reg_1621_reg[0]),
        .Q(\i_col_046_0_reg_347_reg_n_3_[0] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_347_reg[10] 
       (.C(ap_clk),
        .CE(i_col_046_0_reg_3470),
        .D(add_ln691_reg_1621_reg[10]),
        .Q(\i_col_046_0_reg_347_reg_n_3_[10] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_347_reg[11] 
       (.C(ap_clk),
        .CE(i_col_046_0_reg_3470),
        .D(add_ln691_reg_1621_reg[11]),
        .Q(\i_col_046_0_reg_347_reg_n_3_[11] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_347_reg[12] 
       (.C(ap_clk),
        .CE(i_col_046_0_reg_3470),
        .D(add_ln691_reg_1621_reg[12]),
        .Q(\i_col_046_0_reg_347_reg_n_3_[12] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_347_reg[1] 
       (.C(ap_clk),
        .CE(i_col_046_0_reg_3470),
        .D(add_ln691_reg_1621_reg[1]),
        .Q(\i_col_046_0_reg_347_reg_n_3_[1] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_347_reg[2] 
       (.C(ap_clk),
        .CE(i_col_046_0_reg_3470),
        .D(add_ln691_reg_1621_reg[2]),
        .Q(\i_col_046_0_reg_347_reg_n_3_[2] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_347_reg[3] 
       (.C(ap_clk),
        .CE(i_col_046_0_reg_3470),
        .D(add_ln691_reg_1621_reg[3]),
        .Q(\i_col_046_0_reg_347_reg_n_3_[3] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_347_reg[4] 
       (.C(ap_clk),
        .CE(i_col_046_0_reg_3470),
        .D(add_ln691_reg_1621_reg[4]),
        .Q(\i_col_046_0_reg_347_reg_n_3_[4] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_347_reg[5] 
       (.C(ap_clk),
        .CE(i_col_046_0_reg_3470),
        .D(add_ln691_reg_1621_reg[5]),
        .Q(\i_col_046_0_reg_347_reg_n_3_[5] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_347_reg[6] 
       (.C(ap_clk),
        .CE(i_col_046_0_reg_3470),
        .D(add_ln691_reg_1621_reg[6]),
        .Q(\i_col_046_0_reg_347_reg_n_3_[6] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_347_reg[7] 
       (.C(ap_clk),
        .CE(i_col_046_0_reg_3470),
        .D(add_ln691_reg_1621_reg[7]),
        .Q(\i_col_046_0_reg_347_reg_n_3_[7] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_347_reg[8] 
       (.C(ap_clk),
        .CE(i_col_046_0_reg_3470),
        .D(add_ln691_reg_1621_reg[8]),
        .Q(\i_col_046_0_reg_347_reg_n_3_[8] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_347_reg[9] 
       (.C(ap_clk),
        .CE(i_col_046_0_reg_3470),
        .D(add_ln691_reg_1621_reg[9]),
        .Q(\i_col_046_0_reg_347_reg_n_3_[9] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_V_0_reg_359_reg[0] 
       (.C(ap_clk),
        .CE(i_col_V_0_reg_3591__0),
        .D(add_ln691_1_reg_1630_reg[0]),
        .Q(\i_col_V_0_reg_359_reg_n_3_[0] ),
        .R(ap_CS_fsm_state7));
  FDRE \i_col_V_0_reg_359_reg[10] 
       (.C(ap_clk),
        .CE(i_col_V_0_reg_3591__0),
        .D(add_ln691_1_reg_1630_reg[10]),
        .Q(\i_col_V_0_reg_359_reg_n_3_[10] ),
        .R(ap_CS_fsm_state7));
  FDRE \i_col_V_0_reg_359_reg[11] 
       (.C(ap_clk),
        .CE(i_col_V_0_reg_3591__0),
        .D(add_ln691_1_reg_1630_reg[11]),
        .Q(\i_col_V_0_reg_359_reg_n_3_[11] ),
        .R(ap_CS_fsm_state7));
  FDRE \i_col_V_0_reg_359_reg[12] 
       (.C(ap_clk),
        .CE(i_col_V_0_reg_3591__0),
        .D(add_ln691_1_reg_1630_reg[12]),
        .Q(\i_col_V_0_reg_359_reg_n_3_[12] ),
        .R(ap_CS_fsm_state7));
  FDRE \i_col_V_0_reg_359_reg[1] 
       (.C(ap_clk),
        .CE(i_col_V_0_reg_3591__0),
        .D(add_ln691_1_reg_1630_reg[1]),
        .Q(\i_col_V_0_reg_359_reg_n_3_[1] ),
        .R(ap_CS_fsm_state7));
  FDRE \i_col_V_0_reg_359_reg[2] 
       (.C(ap_clk),
        .CE(i_col_V_0_reg_3591__0),
        .D(add_ln691_1_reg_1630_reg[2]),
        .Q(\i_col_V_0_reg_359_reg_n_3_[2] ),
        .R(ap_CS_fsm_state7));
  FDRE \i_col_V_0_reg_359_reg[3] 
       (.C(ap_clk),
        .CE(i_col_V_0_reg_3591__0),
        .D(add_ln691_1_reg_1630_reg[3]),
        .Q(\i_col_V_0_reg_359_reg_n_3_[3] ),
        .R(ap_CS_fsm_state7));
  FDRE \i_col_V_0_reg_359_reg[4] 
       (.C(ap_clk),
        .CE(i_col_V_0_reg_3591__0),
        .D(add_ln691_1_reg_1630_reg[4]),
        .Q(\i_col_V_0_reg_359_reg_n_3_[4] ),
        .R(ap_CS_fsm_state7));
  FDRE \i_col_V_0_reg_359_reg[5] 
       (.C(ap_clk),
        .CE(i_col_V_0_reg_3591__0),
        .D(add_ln691_1_reg_1630_reg[5]),
        .Q(\i_col_V_0_reg_359_reg_n_3_[5] ),
        .R(ap_CS_fsm_state7));
  FDRE \i_col_V_0_reg_359_reg[6] 
       (.C(ap_clk),
        .CE(i_col_V_0_reg_3591__0),
        .D(add_ln691_1_reg_1630_reg[6]),
        .Q(\i_col_V_0_reg_359_reg_n_3_[6] ),
        .R(ap_CS_fsm_state7));
  FDRE \i_col_V_0_reg_359_reg[7] 
       (.C(ap_clk),
        .CE(i_col_V_0_reg_3591__0),
        .D(add_ln691_1_reg_1630_reg[7]),
        .Q(\i_col_V_0_reg_359_reg_n_3_[7] ),
        .R(ap_CS_fsm_state7));
  FDRE \i_col_V_0_reg_359_reg[8] 
       (.C(ap_clk),
        .CE(i_col_V_0_reg_3591__0),
        .D(add_ln691_1_reg_1630_reg[8]),
        .Q(\i_col_V_0_reg_359_reg_n_3_[8] ),
        .R(ap_CS_fsm_state7));
  FDRE \i_col_V_0_reg_359_reg[9] 
       (.C(ap_clk),
        .CE(i_col_V_0_reg_3591__0),
        .D(add_ln691_1_reg_1630_reg[9]),
        .Q(\i_col_V_0_reg_359_reg_n_3_[9] ),
        .R(ap_CS_fsm_state7));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_10_fu_1188_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_10_fu_1188_p2_carry_n_3,icmp_ln878_10_fu_1188_p2_carry_n_4,icmp_ln878_10_fu_1188_p2_carry_n_5,icmp_ln878_10_fu_1188_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_10_fu_1188_p2_carry_i_1_n_3,icmp_ln878_10_fu_1188_p2_carry_i_2_n_3,icmp_ln878_10_fu_1188_p2_carry_i_3_n_3,icmp_ln878_10_fu_1188_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_10_fu_1188_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_10_fu_1188_p2_carry_i_5_n_3,icmp_ln878_10_fu_1188_p2_carry_i_6_n_3,icmp_ln878_10_fu_1188_p2_carry_i_7_n_3,icmp_ln878_10_fu_1188_p2_carry_i_8_n_3}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_10_fu_1188_p2_carry_i_1
       (.I0(max_V_4_fu_1182_p3__15[6]),
        .I1(p_Result_5_reg_1879[6]),
        .I2(p_Result_5_reg_1879[7]),
        .I3(max_V_4_fu_1182_p3__15[7]),
        .O(icmp_ln878_10_fu_1188_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_10_fu_1188_p2_carry_i_2
       (.I0(max_V_4_fu_1182_p3__15[4]),
        .I1(p_Result_5_reg_1879[4]),
        .I2(p_Result_5_reg_1879[5]),
        .I3(max_V_4_fu_1182_p3__15[5]),
        .O(icmp_ln878_10_fu_1188_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_10_fu_1188_p2_carry_i_3
       (.I0(max_V_4_fu_1182_p3__15[2]),
        .I1(p_Result_5_reg_1879[2]),
        .I2(p_Result_5_reg_1879[3]),
        .I3(max_V_4_fu_1182_p3__15[3]),
        .O(icmp_ln878_10_fu_1188_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_10_fu_1188_p2_carry_i_4
       (.I0(max_V_4_fu_1182_p3__15[0]),
        .I1(p_Result_5_reg_1879[0]),
        .I2(p_Result_5_reg_1879[1]),
        .I3(max_V_4_fu_1182_p3__15[1]),
        .O(icmp_ln878_10_fu_1188_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_10_fu_1188_p2_carry_i_5
       (.I0(max_V_4_fu_1182_p3__15[6]),
        .I1(p_Result_5_reg_1879[6]),
        .I2(max_V_4_fu_1182_p3__15[7]),
        .I3(p_Result_5_reg_1879[7]),
        .O(icmp_ln878_10_fu_1188_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_10_fu_1188_p2_carry_i_6
       (.I0(max_V_4_fu_1182_p3__15[4]),
        .I1(p_Result_5_reg_1879[4]),
        .I2(max_V_4_fu_1182_p3__15[5]),
        .I3(p_Result_5_reg_1879[5]),
        .O(icmp_ln878_10_fu_1188_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_10_fu_1188_p2_carry_i_7
       (.I0(max_V_4_fu_1182_p3__15[2]),
        .I1(p_Result_5_reg_1879[2]),
        .I2(max_V_4_fu_1182_p3__15[3]),
        .I3(p_Result_5_reg_1879[3]),
        .O(icmp_ln878_10_fu_1188_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_10_fu_1188_p2_carry_i_8
       (.I0(max_V_4_fu_1182_p3__15[0]),
        .I1(p_Result_5_reg_1879[0]),
        .I2(max_V_4_fu_1182_p3__15[1]),
        .I3(p_Result_5_reg_1879[1]),
        .O(icmp_ln878_10_fu_1188_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_11_fu_1271_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_11_fu_1271_p2_carry_n_3,icmp_ln878_11_fu_1271_p2_carry_n_4,icmp_ln878_11_fu_1271_p2_carry_n_5,icmp_ln878_11_fu_1271_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_11_fu_1271_p2_carry_i_1_n_3,icmp_ln878_11_fu_1271_p2_carry_i_2_n_3,icmp_ln878_11_fu_1271_p2_carry_i_3_n_3,icmp_ln878_11_fu_1271_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_11_fu_1271_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_11_fu_1271_p2_carry_i_5_n_3,icmp_ln878_11_fu_1271_p2_carry_i_6_n_3,icmp_ln878_11_fu_1271_p2_carry_i_7_n_3,icmp_ln878_11_fu_1271_p2_carry_i_8_n_3}));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_11_fu_1271_p2_carry_i_1
       (.I0(max_V_5_reg_1929[6]),
        .I1(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I2(\p_Val2_6_reg_510_reg_n_3_[6] ),
        .I3(src_buf_V_2_0_reg_521[6]),
        .I4(icmp_ln878_11_fu_1271_p2_carry_i_9_n_3),
        .I5(max_V_5_reg_1929[7]),
        .O(icmp_ln878_11_fu_1271_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_11_fu_1271_p2_carry_i_10
       (.I0(src_buf_V_2_0_reg_521[5]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[5] ),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(icmp_ln878_11_fu_1271_p2_carry_i_10_n_3));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_11_fu_1271_p2_carry_i_11
       (.I0(src_buf_V_2_0_reg_521[3]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[3] ),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(icmp_ln878_11_fu_1271_p2_carry_i_11_n_3));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_11_fu_1271_p2_carry_i_12
       (.I0(src_buf_V_2_0_reg_521[1]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[1] ),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(icmp_ln878_11_fu_1271_p2_carry_i_12_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_11_fu_1271_p2_carry_i_2
       (.I0(max_V_5_reg_1929[4]),
        .I1(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I2(\p_Val2_6_reg_510_reg_n_3_[4] ),
        .I3(src_buf_V_2_0_reg_521[4]),
        .I4(icmp_ln878_11_fu_1271_p2_carry_i_10_n_3),
        .I5(max_V_5_reg_1929[5]),
        .O(icmp_ln878_11_fu_1271_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_11_fu_1271_p2_carry_i_3
       (.I0(max_V_5_reg_1929[2]),
        .I1(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I2(\p_Val2_6_reg_510_reg_n_3_[2] ),
        .I3(src_buf_V_2_0_reg_521[2]),
        .I4(icmp_ln878_11_fu_1271_p2_carry_i_11_n_3),
        .I5(max_V_5_reg_1929[3]),
        .O(icmp_ln878_11_fu_1271_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_11_fu_1271_p2_carry_i_4
       (.I0(max_V_5_reg_1929[0]),
        .I1(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I2(\p_Val2_6_reg_510_reg_n_3_[0] ),
        .I3(src_buf_V_2_0_reg_521[0]),
        .I4(icmp_ln878_11_fu_1271_p2_carry_i_12_n_3),
        .I5(max_V_5_reg_1929[1]),
        .O(icmp_ln878_11_fu_1271_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_11_fu_1271_p2_carry_i_5
       (.I0(max_V_5_reg_1929[6]),
        .I1(src_buf_V_2_0_reg_521[6]),
        .I2(\p_Val2_6_reg_510_reg_n_3_[6] ),
        .I3(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I4(max_V_5_reg_1929[7]),
        .I5(icmp_ln878_11_fu_1271_p2_carry_i_9_n_3),
        .O(icmp_ln878_11_fu_1271_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_11_fu_1271_p2_carry_i_6
       (.I0(max_V_5_reg_1929[4]),
        .I1(src_buf_V_2_0_reg_521[4]),
        .I2(\p_Val2_6_reg_510_reg_n_3_[4] ),
        .I3(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I4(max_V_5_reg_1929[5]),
        .I5(icmp_ln878_11_fu_1271_p2_carry_i_10_n_3),
        .O(icmp_ln878_11_fu_1271_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_11_fu_1271_p2_carry_i_7
       (.I0(max_V_5_reg_1929[2]),
        .I1(src_buf_V_2_0_reg_521[2]),
        .I2(\p_Val2_6_reg_510_reg_n_3_[2] ),
        .I3(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I4(max_V_5_reg_1929[3]),
        .I5(icmp_ln878_11_fu_1271_p2_carry_i_11_n_3),
        .O(icmp_ln878_11_fu_1271_p2_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_11_fu_1271_p2_carry_i_8
       (.I0(max_V_5_reg_1929[0]),
        .I1(src_buf_V_2_0_reg_521[0]),
        .I2(\p_Val2_6_reg_510_reg_n_3_[0] ),
        .I3(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I4(max_V_5_reg_1929[1]),
        .I5(icmp_ln878_11_fu_1271_p2_carry_i_12_n_3),
        .O(icmp_ln878_11_fu_1271_p2_carry_i_8_n_3));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_11_fu_1271_p2_carry_i_9
       (.I0(src_buf_V_2_0_reg_521[7]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[7] ),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(icmp_ln878_11_fu_1271_p2_carry_i_9_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_12_fu_1293_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_12_fu_1293_p2,icmp_ln878_12_fu_1293_p2_carry_n_4,icmp_ln878_12_fu_1293_p2_carry_n_5,icmp_ln878_12_fu_1293_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_12_fu_1293_p2_carry_i_1_n_3,icmp_ln878_12_fu_1293_p2_carry_i_2_n_3,icmp_ln878_12_fu_1293_p2_carry_i_3_n_3,icmp_ln878_12_fu_1293_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_12_fu_1293_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_12_fu_1293_p2_carry_i_5_n_3,icmp_ln878_12_fu_1293_p2_carry_i_6_n_3,icmp_ln878_12_fu_1293_p2_carry_i_7_n_3,icmp_ln878_12_fu_1293_p2_carry_i_8_n_3}));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_12_fu_1293_p2_carry_i_1
       (.I0(max_V_6_fu_1283_p3[6]),
        .I1(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I2(src_buf_V_2_0_reg_521[6]),
        .I3(src_buf_V_2_1_reg_1950[6]),
        .I4(\p_Result_7_reg_1961[7]_i_1_n_3 ),
        .I5(max_V_6_fu_1283_p3[7]),
        .O(icmp_ln878_12_fu_1293_p2_carry_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hF870078F)) 
    icmp_ln878_12_fu_1293_p2_carry_i_10
       (.I0(ap_enable_reg_pp3_iter10),
        .I1(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I2(src_buf_V_2_0_reg_521[5]),
        .I3(src_buf_V_2_1_reg_1950[5]),
        .I4(max_V_6_fu_1283_p3[5]),
        .O(icmp_ln878_12_fu_1293_p2_carry_i_10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hF870078F)) 
    icmp_ln878_12_fu_1293_p2_carry_i_11
       (.I0(ap_enable_reg_pp3_iter10),
        .I1(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I2(src_buf_V_2_0_reg_521[3]),
        .I3(src_buf_V_2_1_reg_1950[3]),
        .I4(max_V_6_fu_1283_p3[3]),
        .O(icmp_ln878_12_fu_1293_p2_carry_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hF870078F)) 
    icmp_ln878_12_fu_1293_p2_carry_i_12
       (.I0(ap_enable_reg_pp3_iter10),
        .I1(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I2(src_buf_V_2_0_reg_521[1]),
        .I3(src_buf_V_2_1_reg_1950[1]),
        .I4(max_V_6_fu_1283_p3[1]),
        .O(icmp_ln878_12_fu_1293_p2_carry_i_12_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_12_fu_1293_p2_carry_i_2
       (.I0(max_V_6_fu_1283_p3[4]),
        .I1(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I2(src_buf_V_2_0_reg_521[4]),
        .I3(src_buf_V_2_1_reg_1950[4]),
        .I4(\p_Result_7_reg_1961[5]_i_1_n_3 ),
        .I5(max_V_6_fu_1283_p3[5]),
        .O(icmp_ln878_12_fu_1293_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_12_fu_1293_p2_carry_i_3
       (.I0(max_V_6_fu_1283_p3[2]),
        .I1(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I2(src_buf_V_2_0_reg_521[2]),
        .I3(src_buf_V_2_1_reg_1950[2]),
        .I4(\p_Result_7_reg_1961[3]_i_1_n_3 ),
        .I5(max_V_6_fu_1283_p3[3]),
        .O(icmp_ln878_12_fu_1293_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_12_fu_1293_p2_carry_i_4
       (.I0(max_V_6_fu_1283_p3[0]),
        .I1(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I2(src_buf_V_2_0_reg_521[0]),
        .I3(src_buf_V_2_1_reg_1950[0]),
        .I4(\p_Result_7_reg_1961[1]_i_1_n_3 ),
        .I5(max_V_6_fu_1283_p3[1]),
        .O(icmp_ln878_12_fu_1293_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'h99A5A5A500000000)) 
    icmp_ln878_12_fu_1293_p2_carry_i_5
       (.I0(max_V_6_fu_1283_p3[6]),
        .I1(src_buf_V_2_1_reg_1950[6]),
        .I2(src_buf_V_2_0_reg_521[6]),
        .I3(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I4(ap_enable_reg_pp3_iter10),
        .I5(icmp_ln878_12_fu_1293_p2_carry_i_9_n_3),
        .O(icmp_ln878_12_fu_1293_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'h99A5A5A500000000)) 
    icmp_ln878_12_fu_1293_p2_carry_i_6
       (.I0(max_V_6_fu_1283_p3[4]),
        .I1(src_buf_V_2_1_reg_1950[4]),
        .I2(src_buf_V_2_0_reg_521[4]),
        .I3(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I4(ap_enable_reg_pp3_iter10),
        .I5(icmp_ln878_12_fu_1293_p2_carry_i_10_n_3),
        .O(icmp_ln878_12_fu_1293_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'h99A5A5A500000000)) 
    icmp_ln878_12_fu_1293_p2_carry_i_7
       (.I0(max_V_6_fu_1283_p3[2]),
        .I1(src_buf_V_2_1_reg_1950[2]),
        .I2(src_buf_V_2_0_reg_521[2]),
        .I3(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I4(ap_enable_reg_pp3_iter10),
        .I5(icmp_ln878_12_fu_1293_p2_carry_i_11_n_3),
        .O(icmp_ln878_12_fu_1293_p2_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'h99A5A5A500000000)) 
    icmp_ln878_12_fu_1293_p2_carry_i_8
       (.I0(max_V_6_fu_1283_p3[0]),
        .I1(src_buf_V_2_1_reg_1950[0]),
        .I2(src_buf_V_2_0_reg_521[0]),
        .I3(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I4(ap_enable_reg_pp3_iter10),
        .I5(icmp_ln878_12_fu_1293_p2_carry_i_12_n_3),
        .O(icmp_ln878_12_fu_1293_p2_carry_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hF870078F)) 
    icmp_ln878_12_fu_1293_p2_carry_i_9
       (.I0(ap_enable_reg_pp3_iter10),
        .I1(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I2(src_buf_V_2_0_reg_521[7]),
        .I3(src_buf_V_2_1_reg_1950[7]),
        .I4(max_V_6_fu_1283_p3[7]),
        .O(icmp_ln878_12_fu_1293_p2_carry_i_9_n_3));
  LUT3 #(
    .INIT(8'h40)) 
    \icmp_ln878_12_reg_1966[0]_i_1 
       (.I0(ap_block_pp3_stage0_11001__0),
        .I1(icmp_ln878_4_reg_1743_pp3_iter8_reg),
        .I2(tobool_i_i_2114_1_reg_1702),
        .O(icmp_ln878_12_reg_19660));
  FDRE \icmp_ln878_12_reg_1966_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln878_12_reg_19660),
        .D(icmp_ln878_12_fu_1293_p2),
        .Q(icmp_ln878_12_reg_1966),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_13_fu_1422_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_13_fu_1422_p2_carry_n_3,icmp_ln878_13_fu_1422_p2_carry_n_4,icmp_ln878_13_fu_1422_p2_carry_n_5,icmp_ln878_13_fu_1422_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_13_fu_1422_p2_carry_i_1_n_3,icmp_ln878_13_fu_1422_p2_carry_i_2_n_3,icmp_ln878_13_fu_1422_p2_carry_i_3_n_3,icmp_ln878_13_fu_1422_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_13_fu_1422_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_13_fu_1422_p2_carry_i_5_n_3,icmp_ln878_13_fu_1422_p2_carry_i_6_n_3,icmp_ln878_13_fu_1422_p2_carry_i_7_n_3,icmp_ln878_13_fu_1422_p2_carry_i_8_n_3}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_13_fu_1422_p2_carry_i_1
       (.I0(max_V_7_fu_1416_p3__15[6]),
        .I1(p_Result_8_reg_1971[6]),
        .I2(p_Result_8_reg_1971[7]),
        .I3(max_V_7_fu_1416_p3__15[7]),
        .O(icmp_ln878_13_fu_1422_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_13_fu_1422_p2_carry_i_2
       (.I0(max_V_7_fu_1416_p3__15[4]),
        .I1(p_Result_8_reg_1971[4]),
        .I2(p_Result_8_reg_1971[5]),
        .I3(max_V_7_fu_1416_p3__15[5]),
        .O(icmp_ln878_13_fu_1422_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_13_fu_1422_p2_carry_i_3
       (.I0(max_V_7_fu_1416_p3__15[2]),
        .I1(p_Result_8_reg_1971[2]),
        .I2(p_Result_8_reg_1971[3]),
        .I3(max_V_7_fu_1416_p3__15[3]),
        .O(icmp_ln878_13_fu_1422_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_13_fu_1422_p2_carry_i_4
       (.I0(max_V_7_fu_1416_p3__15[0]),
        .I1(p_Result_8_reg_1971[0]),
        .I2(p_Result_8_reg_1971[1]),
        .I3(max_V_7_fu_1416_p3__15[1]),
        .O(icmp_ln878_13_fu_1422_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_13_fu_1422_p2_carry_i_5
       (.I0(max_V_7_fu_1416_p3__15[6]),
        .I1(p_Result_8_reg_1971[6]),
        .I2(max_V_7_fu_1416_p3__15[7]),
        .I3(p_Result_8_reg_1971[7]),
        .O(icmp_ln878_13_fu_1422_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_13_fu_1422_p2_carry_i_6
       (.I0(max_V_7_fu_1416_p3__15[4]),
        .I1(p_Result_8_reg_1971[4]),
        .I2(max_V_7_fu_1416_p3__15[5]),
        .I3(p_Result_8_reg_1971[5]),
        .O(icmp_ln878_13_fu_1422_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_13_fu_1422_p2_carry_i_7
       (.I0(max_V_7_fu_1416_p3__15[2]),
        .I1(p_Result_8_reg_1971[2]),
        .I2(max_V_7_fu_1416_p3__15[3]),
        .I3(p_Result_8_reg_1971[3]),
        .O(icmp_ln878_13_fu_1422_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_13_fu_1422_p2_carry_i_8
       (.I0(max_V_7_fu_1416_p3__15[0]),
        .I1(p_Result_8_reg_1971[0]),
        .I2(max_V_7_fu_1416_p3__15[1]),
        .I3(p_Result_8_reg_1971[1]),
        .O(icmp_ln878_13_fu_1422_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_14_fu_896_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_14_fu_896_p2_carry_n_3,icmp_ln878_14_fu_896_p2_carry_n_4,icmp_ln878_14_fu_896_p2_carry_n_5,icmp_ln878_14_fu_896_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_14_fu_896_p2_carry_i_1_n_3,icmp_ln878_14_fu_896_p2_carry_i_2_n_3,icmp_ln878_14_fu_896_p2_carry_i_3_n_3,icmp_ln878_14_fu_896_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_14_fu_896_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_14_fu_896_p2_carry_i_5_n_3,icmp_ln878_14_fu_896_p2_carry_i_6_n_3,icmp_ln878_14_fu_896_p2_carry_i_7_n_3,icmp_ln878_14_fu_896_p2_carry_i_8_n_3}));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_14_fu_896_p2_carry_i_1
       (.I0(max_V_9_fu_879_p3__7[6]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I2(src_buf_V_0_0_reg_428[14]),
        .I3(src_buf_V_0_1_reg_1793[14]),
        .I4(p_Result_10_fu_886_p4[7]),
        .I5(max_V_9_fu_879_p3__7[7]),
        .O(icmp_ln878_14_fu_896_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_14_fu_896_p2_carry_i_10
       (.I0(src_buf_V_0_1_reg_1793[13]),
        .I1(src_buf_V_0_0_reg_428[13]),
        .I2(ap_enable_reg_pp3_iter6),
        .I3(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .O(p_Result_10_fu_886_p4[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_14_fu_896_p2_carry_i_11
       (.I0(src_buf_V_0_1_reg_1793[11]),
        .I1(src_buf_V_0_0_reg_428[11]),
        .I2(ap_enable_reg_pp3_iter6),
        .I3(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .O(p_Result_10_fu_886_p4[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_14_fu_896_p2_carry_i_12
       (.I0(src_buf_V_0_1_reg_1793[9]),
        .I1(src_buf_V_0_0_reg_428[9]),
        .I2(ap_enable_reg_pp3_iter6),
        .I3(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .O(p_Result_10_fu_886_p4[1]));
  LUT6 #(
    .INIT(64'hA6A6F03CF03CF03C)) 
    icmp_ln878_14_fu_896_p2_carry_i_13
       (.I0(src_buf_V_0_1_reg_1793[15]),
        .I1(tobool_i_i_reg_1653),
        .I2(src_buf_V_0_0_reg_428[15]),
        .I3(\p_Val2_s_reg_440_reg_n_3_[15] ),
        .I4(ap_enable_reg_pp3_iter6),
        .I5(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .O(icmp_ln878_14_fu_896_p2_carry_i_13_n_3));
  LUT6 #(
    .INIT(64'hA6A6F03CF03CF03C)) 
    icmp_ln878_14_fu_896_p2_carry_i_14
       (.I0(src_buf_V_0_1_reg_1793[13]),
        .I1(tobool_i_i_reg_1653),
        .I2(src_buf_V_0_0_reg_428[13]),
        .I3(\p_Val2_s_reg_440_reg_n_3_[13] ),
        .I4(ap_enable_reg_pp3_iter6),
        .I5(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .O(icmp_ln878_14_fu_896_p2_carry_i_14_n_3));
  LUT6 #(
    .INIT(64'hA6A6F03CF03CF03C)) 
    icmp_ln878_14_fu_896_p2_carry_i_15
       (.I0(src_buf_V_0_1_reg_1793[11]),
        .I1(tobool_i_i_reg_1653),
        .I2(src_buf_V_0_0_reg_428[11]),
        .I3(\p_Val2_s_reg_440_reg_n_3_[11] ),
        .I4(ap_enable_reg_pp3_iter6),
        .I5(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .O(icmp_ln878_14_fu_896_p2_carry_i_15_n_3));
  LUT6 #(
    .INIT(64'hA6A6F03CF03CF03C)) 
    icmp_ln878_14_fu_896_p2_carry_i_16
       (.I0(src_buf_V_0_1_reg_1793[9]),
        .I1(tobool_i_i_reg_1653),
        .I2(src_buf_V_0_0_reg_428[9]),
        .I3(\p_Val2_s_reg_440_reg_n_3_[9] ),
        .I4(ap_enable_reg_pp3_iter6),
        .I5(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .O(icmp_ln878_14_fu_896_p2_carry_i_16_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_14_fu_896_p2_carry_i_2
       (.I0(max_V_9_fu_879_p3__7[4]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I2(src_buf_V_0_0_reg_428[12]),
        .I3(src_buf_V_0_1_reg_1793[12]),
        .I4(p_Result_10_fu_886_p4[5]),
        .I5(max_V_9_fu_879_p3__7[5]),
        .O(icmp_ln878_14_fu_896_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_14_fu_896_p2_carry_i_3
       (.I0(max_V_9_fu_879_p3__7[2]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I2(src_buf_V_0_0_reg_428[10]),
        .I3(src_buf_V_0_1_reg_1793[10]),
        .I4(p_Result_10_fu_886_p4[3]),
        .I5(max_V_9_fu_879_p3__7[3]),
        .O(icmp_ln878_14_fu_896_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_14_fu_896_p2_carry_i_4
       (.I0(max_V_9_fu_879_p3__7[0]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I2(src_buf_V_0_0_reg_428[8]),
        .I3(src_buf_V_0_1_reg_1793[8]),
        .I4(p_Result_10_fu_886_p4[1]),
        .I5(max_V_9_fu_879_p3__7[1]),
        .O(icmp_ln878_14_fu_896_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'hE1FA4B5000000000)) 
    icmp_ln878_14_fu_896_p2_carry_i_5
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I1(\p_Val2_s_reg_440_reg_n_3_[14] ),
        .I2(src_buf_V_0_0_reg_428[14]),
        .I3(tobool_i_i_reg_1653),
        .I4(src_buf_V_0_1_reg_1793[14]),
        .I5(icmp_ln878_14_fu_896_p2_carry_i_13_n_3),
        .O(icmp_ln878_14_fu_896_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'hE1FA4B5000000000)) 
    icmp_ln878_14_fu_896_p2_carry_i_6
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I1(\p_Val2_s_reg_440_reg_n_3_[12] ),
        .I2(src_buf_V_0_0_reg_428[12]),
        .I3(tobool_i_i_reg_1653),
        .I4(src_buf_V_0_1_reg_1793[12]),
        .I5(icmp_ln878_14_fu_896_p2_carry_i_14_n_3),
        .O(icmp_ln878_14_fu_896_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'hE1FA4B5000000000)) 
    icmp_ln878_14_fu_896_p2_carry_i_7
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I1(\p_Val2_s_reg_440_reg_n_3_[10] ),
        .I2(src_buf_V_0_0_reg_428[10]),
        .I3(tobool_i_i_reg_1653),
        .I4(src_buf_V_0_1_reg_1793[10]),
        .I5(icmp_ln878_14_fu_896_p2_carry_i_15_n_3),
        .O(icmp_ln878_14_fu_896_p2_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'hE1FA4B5000000000)) 
    icmp_ln878_14_fu_896_p2_carry_i_8
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I1(\p_Val2_s_reg_440_reg_n_3_[8] ),
        .I2(src_buf_V_0_0_reg_428[8]),
        .I3(tobool_i_i_reg_1653),
        .I4(src_buf_V_0_1_reg_1793[8]),
        .I5(icmp_ln878_14_fu_896_p2_carry_i_16_n_3),
        .O(icmp_ln878_14_fu_896_p2_carry_i_8_n_3));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_14_fu_896_p2_carry_i_9
       (.I0(src_buf_V_0_1_reg_1793[15]),
        .I1(src_buf_V_0_0_reg_428[15]),
        .I2(ap_enable_reg_pp3_iter6),
        .I3(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .O(p_Result_10_fu_886_p4[7]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_15_fu_1001_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_15_fu_1001_p2_carry_n_3,icmp_ln878_15_fu_1001_p2_carry_n_4,icmp_ln878_15_fu_1001_p2_carry_n_5,icmp_ln878_15_fu_1001_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_15_fu_1001_p2_carry_i_1_n_3,icmp_ln878_15_fu_1001_p2_carry_i_2_n_3,icmp_ln878_15_fu_1001_p2_carry_i_3_n_3,icmp_ln878_15_fu_1001_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_15_fu_1001_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_15_fu_1001_p2_carry_i_5_n_3,icmp_ln878_15_fu_1001_p2_carry_i_6_n_3,icmp_ln878_15_fu_1001_p2_carry_i_7_n_3,icmp_ln878_15_fu_1001_p2_carry_i_8_n_3}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_15_fu_1001_p2_carry_i_1
       (.I0(max_V_10_reg_1811[6]),
        .I1(p_Result_11_reg_1818[6]),
        .I2(p_Result_11_reg_1818[7]),
        .I3(max_V_10_reg_1811[7]),
        .O(icmp_ln878_15_fu_1001_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_15_fu_1001_p2_carry_i_2
       (.I0(max_V_10_reg_1811[4]),
        .I1(p_Result_11_reg_1818[4]),
        .I2(p_Result_11_reg_1818[5]),
        .I3(max_V_10_reg_1811[5]),
        .O(icmp_ln878_15_fu_1001_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_15_fu_1001_p2_carry_i_3
       (.I0(max_V_10_reg_1811[2]),
        .I1(p_Result_11_reg_1818[2]),
        .I2(p_Result_11_reg_1818[3]),
        .I3(max_V_10_reg_1811[3]),
        .O(icmp_ln878_15_fu_1001_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_15_fu_1001_p2_carry_i_4
       (.I0(max_V_10_reg_1811[0]),
        .I1(p_Result_11_reg_1818[0]),
        .I2(p_Result_11_reg_1818[1]),
        .I3(max_V_10_reg_1811[1]),
        .O(icmp_ln878_15_fu_1001_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_15_fu_1001_p2_carry_i_5
       (.I0(max_V_10_reg_1811[6]),
        .I1(p_Result_11_reg_1818[6]),
        .I2(max_V_10_reg_1811[7]),
        .I3(p_Result_11_reg_1818[7]),
        .O(icmp_ln878_15_fu_1001_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_15_fu_1001_p2_carry_i_6
       (.I0(max_V_10_reg_1811[4]),
        .I1(p_Result_11_reg_1818[4]),
        .I2(max_V_10_reg_1811[5]),
        .I3(p_Result_11_reg_1818[5]),
        .O(icmp_ln878_15_fu_1001_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_15_fu_1001_p2_carry_i_7
       (.I0(max_V_10_reg_1811[2]),
        .I1(p_Result_11_reg_1818[2]),
        .I2(max_V_10_reg_1811[3]),
        .I3(p_Result_11_reg_1818[3]),
        .O(icmp_ln878_15_fu_1001_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_15_fu_1001_p2_carry_i_8
       (.I0(max_V_10_reg_1811[0]),
        .I1(p_Result_11_reg_1818[0]),
        .I2(max_V_10_reg_1811[1]),
        .I3(p_Result_11_reg_1818[1]),
        .O(icmp_ln878_15_fu_1001_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_16_fu_1079_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_16_fu_1079_p2_carry_n_3,icmp_ln878_16_fu_1079_p2_carry_n_4,icmp_ln878_16_fu_1079_p2_carry_n_5,icmp_ln878_16_fu_1079_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_16_fu_1079_p2_carry_i_1_n_3,icmp_ln878_16_fu_1079_p2_carry_i_2_n_3,icmp_ln878_16_fu_1079_p2_carry_i_3_n_3,icmp_ln878_16_fu_1079_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_16_fu_1079_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_16_fu_1079_p2_carry_i_5_n_3,icmp_ln878_16_fu_1079_p2_carry_i_6_n_3,icmp_ln878_16_fu_1079_p2_carry_i_7_n_3,icmp_ln878_16_fu_1079_p2_carry_i_8_n_3}));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_16_fu_1079_p2_carry_i_1
       (.I0(max_V_11_reg_1844[6]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I2(\p_Val2_3_reg_487_reg_n_3_[14] ),
        .I3(src_buf_V_1_0_reg_475[14]),
        .I4(p_Result_12_fu_1069_p4[7]),
        .I5(max_V_11_reg_1844[7]),
        .O(icmp_ln878_16_fu_1079_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_16_fu_1079_p2_carry_i_10
       (.I0(src_buf_V_1_0_reg_475[13]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[13] ),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(p_Result_12_fu_1069_p4[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_16_fu_1079_p2_carry_i_11
       (.I0(src_buf_V_1_0_reg_475[11]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[11] ),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(p_Result_12_fu_1069_p4[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_16_fu_1079_p2_carry_i_12
       (.I0(src_buf_V_1_0_reg_475[9]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[9] ),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(p_Result_12_fu_1069_p4[1]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_16_fu_1079_p2_carry_i_2
       (.I0(max_V_11_reg_1844[4]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I2(\p_Val2_3_reg_487_reg_n_3_[12] ),
        .I3(src_buf_V_1_0_reg_475[12]),
        .I4(p_Result_12_fu_1069_p4[5]),
        .I5(max_V_11_reg_1844[5]),
        .O(icmp_ln878_16_fu_1079_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_16_fu_1079_p2_carry_i_3
       (.I0(max_V_11_reg_1844[2]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I2(\p_Val2_3_reg_487_reg_n_3_[10] ),
        .I3(src_buf_V_1_0_reg_475[10]),
        .I4(p_Result_12_fu_1069_p4[3]),
        .I5(max_V_11_reg_1844[3]),
        .O(icmp_ln878_16_fu_1079_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_16_fu_1079_p2_carry_i_4
       (.I0(max_V_11_reg_1844[0]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I2(\p_Val2_3_reg_487_reg_n_3_[8] ),
        .I3(src_buf_V_1_0_reg_475[8]),
        .I4(p_Result_12_fu_1069_p4[1]),
        .I5(max_V_11_reg_1844[1]),
        .O(icmp_ln878_16_fu_1079_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_16_fu_1079_p2_carry_i_5
       (.I0(max_V_11_reg_1844[6]),
        .I1(src_buf_V_1_0_reg_475[14]),
        .I2(\p_Val2_3_reg_487_reg_n_3_[14] ),
        .I3(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I4(max_V_11_reg_1844[7]),
        .I5(p_Result_12_fu_1069_p4[7]),
        .O(icmp_ln878_16_fu_1079_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_16_fu_1079_p2_carry_i_6
       (.I0(max_V_11_reg_1844[4]),
        .I1(src_buf_V_1_0_reg_475[12]),
        .I2(\p_Val2_3_reg_487_reg_n_3_[12] ),
        .I3(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I4(max_V_11_reg_1844[5]),
        .I5(p_Result_12_fu_1069_p4[5]),
        .O(icmp_ln878_16_fu_1079_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_16_fu_1079_p2_carry_i_7
       (.I0(max_V_11_reg_1844[2]),
        .I1(src_buf_V_1_0_reg_475[10]),
        .I2(\p_Val2_3_reg_487_reg_n_3_[10] ),
        .I3(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I4(max_V_11_reg_1844[3]),
        .I5(p_Result_12_fu_1069_p4[3]),
        .O(icmp_ln878_16_fu_1079_p2_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_16_fu_1079_p2_carry_i_8
       (.I0(max_V_11_reg_1844[0]),
        .I1(src_buf_V_1_0_reg_475[8]),
        .I2(\p_Val2_3_reg_487_reg_n_3_[8] ),
        .I3(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I4(max_V_11_reg_1844[1]),
        .I5(p_Result_12_fu_1069_p4[1]),
        .O(icmp_ln878_16_fu_1079_p2_carry_i_8_n_3));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_16_fu_1079_p2_carry_i_9
       (.I0(src_buf_V_1_0_reg_475[15]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[15] ),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(p_Result_12_fu_1069_p4[7]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_17_fu_1107_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_17_fu_1107_p2,icmp_ln878_17_fu_1107_p2_carry_n_4,icmp_ln878_17_fu_1107_p2_carry_n_5,icmp_ln878_17_fu_1107_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_17_fu_1107_p2_carry_i_1_n_3,icmp_ln878_17_fu_1107_p2_carry_i_2_n_3,icmp_ln878_17_fu_1107_p2_carry_i_3_n_3,icmp_ln878_17_fu_1107_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_17_fu_1107_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_17_fu_1107_p2_carry_i_5_n_3,icmp_ln878_17_fu_1107_p2_carry_i_6_n_3,icmp_ln878_17_fu_1107_p2_carry_i_7_n_3,icmp_ln878_17_fu_1107_p2_carry_i_8_n_3}));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_17_fu_1107_p2_carry_i_1
       (.I0(max_V_12_fu_1091_p3[6]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I2(src_buf_V_1_0_reg_475[14]),
        .I3(src_buf_V_1_1_reg_1858[14]),
        .I4(p_Result_13_fu_1097_p4[7]),
        .I5(max_V_12_fu_1091_p3[7]),
        .O(icmp_ln878_17_fu_1107_p2_carry_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hF870078F)) 
    icmp_ln878_17_fu_1107_p2_carry_i_10
       (.I0(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .I1(ap_enable_reg_pp3_iter8),
        .I2(src_buf_V_1_0_reg_475[13]),
        .I3(src_buf_V_1_1_reg_1858[13]),
        .I4(max_V_12_fu_1091_p3[5]),
        .O(icmp_ln878_17_fu_1107_p2_carry_i_10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hF870078F)) 
    icmp_ln878_17_fu_1107_p2_carry_i_11
       (.I0(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .I1(ap_enable_reg_pp3_iter8),
        .I2(src_buf_V_1_0_reg_475[11]),
        .I3(src_buf_V_1_1_reg_1858[11]),
        .I4(max_V_12_fu_1091_p3[3]),
        .O(icmp_ln878_17_fu_1107_p2_carry_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hF870078F)) 
    icmp_ln878_17_fu_1107_p2_carry_i_12
       (.I0(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .I1(ap_enable_reg_pp3_iter8),
        .I2(src_buf_V_1_0_reg_475[9]),
        .I3(src_buf_V_1_1_reg_1858[9]),
        .I4(max_V_12_fu_1091_p3[1]),
        .O(icmp_ln878_17_fu_1107_p2_carry_i_12_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_17_fu_1107_p2_carry_i_2
       (.I0(max_V_12_fu_1091_p3[4]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I2(src_buf_V_1_0_reg_475[12]),
        .I3(src_buf_V_1_1_reg_1858[12]),
        .I4(p_Result_13_fu_1097_p4[5]),
        .I5(max_V_12_fu_1091_p3[5]),
        .O(icmp_ln878_17_fu_1107_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_17_fu_1107_p2_carry_i_3
       (.I0(max_V_12_fu_1091_p3[2]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I2(src_buf_V_1_0_reg_475[10]),
        .I3(src_buf_V_1_1_reg_1858[10]),
        .I4(p_Result_13_fu_1097_p4[3]),
        .I5(max_V_12_fu_1091_p3[3]),
        .O(icmp_ln878_17_fu_1107_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_17_fu_1107_p2_carry_i_4
       (.I0(max_V_12_fu_1091_p3[0]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I2(src_buf_V_1_0_reg_475[8]),
        .I3(src_buf_V_1_1_reg_1858[8]),
        .I4(p_Result_13_fu_1097_p4[1]),
        .I5(max_V_12_fu_1091_p3[1]),
        .O(icmp_ln878_17_fu_1107_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'h99A5A5A500000000)) 
    icmp_ln878_17_fu_1107_p2_carry_i_5
       (.I0(max_V_12_fu_1091_p3[6]),
        .I1(src_buf_V_1_1_reg_1858[14]),
        .I2(src_buf_V_1_0_reg_475[14]),
        .I3(ap_enable_reg_pp3_iter8),
        .I4(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .I5(icmp_ln878_17_fu_1107_p2_carry_i_9_n_3),
        .O(icmp_ln878_17_fu_1107_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'h99A5A5A500000000)) 
    icmp_ln878_17_fu_1107_p2_carry_i_6
       (.I0(max_V_12_fu_1091_p3[4]),
        .I1(src_buf_V_1_1_reg_1858[12]),
        .I2(src_buf_V_1_0_reg_475[12]),
        .I3(ap_enable_reg_pp3_iter8),
        .I4(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .I5(icmp_ln878_17_fu_1107_p2_carry_i_10_n_3),
        .O(icmp_ln878_17_fu_1107_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'h99A5A5A500000000)) 
    icmp_ln878_17_fu_1107_p2_carry_i_7
       (.I0(max_V_12_fu_1091_p3[2]),
        .I1(src_buf_V_1_1_reg_1858[10]),
        .I2(src_buf_V_1_0_reg_475[10]),
        .I3(ap_enable_reg_pp3_iter8),
        .I4(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .I5(icmp_ln878_17_fu_1107_p2_carry_i_11_n_3),
        .O(icmp_ln878_17_fu_1107_p2_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'h99A5A5A500000000)) 
    icmp_ln878_17_fu_1107_p2_carry_i_8
       (.I0(max_V_12_fu_1091_p3[0]),
        .I1(src_buf_V_1_1_reg_1858[8]),
        .I2(src_buf_V_1_0_reg_475[8]),
        .I3(ap_enable_reg_pp3_iter8),
        .I4(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .I5(icmp_ln878_17_fu_1107_p2_carry_i_12_n_3),
        .O(icmp_ln878_17_fu_1107_p2_carry_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hF870078F)) 
    icmp_ln878_17_fu_1107_p2_carry_i_9
       (.I0(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .I1(ap_enable_reg_pp3_iter8),
        .I2(src_buf_V_1_0_reg_475[15]),
        .I3(src_buf_V_1_1_reg_1858[15]),
        .I4(max_V_12_fu_1091_p3[7]),
        .O(icmp_ln878_17_fu_1107_p2_carry_i_9_n_3));
  FDRE \icmp_ln878_17_reg_1896_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln878_17_reg_18960),
        .D(icmp_ln878_17_fu_1107_p2),
        .Q(icmp_ln878_17_reg_1896),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_18_fu_1218_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_18_fu_1218_p2_carry_n_3,icmp_ln878_18_fu_1218_p2_carry_n_4,icmp_ln878_18_fu_1218_p2_carry_n_5,icmp_ln878_18_fu_1218_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_18_fu_1218_p2_carry_i_1_n_3,icmp_ln878_18_fu_1218_p2_carry_i_2_n_3,icmp_ln878_18_fu_1218_p2_carry_i_3_n_3,icmp_ln878_18_fu_1218_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_18_fu_1218_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_18_fu_1218_p2_carry_i_5_n_3,icmp_ln878_18_fu_1218_p2_carry_i_6_n_3,icmp_ln878_18_fu_1218_p2_carry_i_7_n_3,icmp_ln878_18_fu_1218_p2_carry_i_8_n_3}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_18_fu_1218_p2_carry_i_1
       (.I0(max_V_13_fu_1212_p3__15[6]),
        .I1(p_Result_14_reg_1901[6]),
        .I2(p_Result_14_reg_1901[7]),
        .I3(max_V_13_fu_1212_p3__15[7]),
        .O(icmp_ln878_18_fu_1218_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_18_fu_1218_p2_carry_i_2
       (.I0(max_V_13_fu_1212_p3__15[4]),
        .I1(p_Result_14_reg_1901[4]),
        .I2(p_Result_14_reg_1901[5]),
        .I3(max_V_13_fu_1212_p3__15[5]),
        .O(icmp_ln878_18_fu_1218_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_18_fu_1218_p2_carry_i_3
       (.I0(max_V_13_fu_1212_p3__15[2]),
        .I1(p_Result_14_reg_1901[2]),
        .I2(p_Result_14_reg_1901[3]),
        .I3(max_V_13_fu_1212_p3__15[3]),
        .O(icmp_ln878_18_fu_1218_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_18_fu_1218_p2_carry_i_4
       (.I0(max_V_13_fu_1212_p3__15[0]),
        .I1(p_Result_14_reg_1901[0]),
        .I2(p_Result_14_reg_1901[1]),
        .I3(max_V_13_fu_1212_p3__15[1]),
        .O(icmp_ln878_18_fu_1218_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_18_fu_1218_p2_carry_i_5
       (.I0(max_V_13_fu_1212_p3__15[6]),
        .I1(p_Result_14_reg_1901[6]),
        .I2(max_V_13_fu_1212_p3__15[7]),
        .I3(p_Result_14_reg_1901[7]),
        .O(icmp_ln878_18_fu_1218_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_18_fu_1218_p2_carry_i_6
       (.I0(max_V_13_fu_1212_p3__15[4]),
        .I1(p_Result_14_reg_1901[4]),
        .I2(max_V_13_fu_1212_p3__15[5]),
        .I3(p_Result_14_reg_1901[5]),
        .O(icmp_ln878_18_fu_1218_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_18_fu_1218_p2_carry_i_7
       (.I0(max_V_13_fu_1212_p3__15[2]),
        .I1(p_Result_14_reg_1901[2]),
        .I2(max_V_13_fu_1212_p3__15[3]),
        .I3(p_Result_14_reg_1901[3]),
        .O(icmp_ln878_18_fu_1218_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_18_fu_1218_p2_carry_i_8
       (.I0(max_V_13_fu_1212_p3__15[0]),
        .I1(p_Result_14_reg_1901[0]),
        .I2(max_V_13_fu_1212_p3__15[1]),
        .I3(p_Result_14_reg_1901[1]),
        .O(icmp_ln878_18_fu_1218_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_19_fu_1313_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_19_fu_1313_p2_carry_n_3,icmp_ln878_19_fu_1313_p2_carry_n_4,icmp_ln878_19_fu_1313_p2_carry_n_5,icmp_ln878_19_fu_1313_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_19_fu_1313_p2_carry_i_1_n_3,icmp_ln878_19_fu_1313_p2_carry_i_2_n_3,icmp_ln878_19_fu_1313_p2_carry_i_3_n_3,icmp_ln878_19_fu_1313_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_19_fu_1313_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_19_fu_1313_p2_carry_i_5_n_3,icmp_ln878_19_fu_1313_p2_carry_i_6_n_3,icmp_ln878_19_fu_1313_p2_carry_i_7_n_3,icmp_ln878_19_fu_1313_p2_carry_i_8_n_3}));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_19_fu_1313_p2_carry_i_1
       (.I0(max_V_14_reg_1936[6]),
        .I1(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I2(\p_Val2_6_reg_510_reg_n_3_[14] ),
        .I3(src_buf_V_2_0_reg_521[14]),
        .I4(p_Result_15_fu_1303_p4[7]),
        .I5(max_V_14_reg_1936[7]),
        .O(icmp_ln878_19_fu_1313_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_19_fu_1313_p2_carry_i_10
       (.I0(src_buf_V_2_0_reg_521[13]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[13] ),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(p_Result_15_fu_1303_p4[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_19_fu_1313_p2_carry_i_11
       (.I0(src_buf_V_2_0_reg_521[11]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[11] ),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(p_Result_15_fu_1303_p4[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_19_fu_1313_p2_carry_i_12
       (.I0(src_buf_V_2_0_reg_521[9]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[9] ),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(p_Result_15_fu_1303_p4[1]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_19_fu_1313_p2_carry_i_2
       (.I0(max_V_14_reg_1936[4]),
        .I1(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I2(\p_Val2_6_reg_510_reg_n_3_[12] ),
        .I3(src_buf_V_2_0_reg_521[12]),
        .I4(p_Result_15_fu_1303_p4[5]),
        .I5(max_V_14_reg_1936[5]),
        .O(icmp_ln878_19_fu_1313_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_19_fu_1313_p2_carry_i_3
       (.I0(max_V_14_reg_1936[2]),
        .I1(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I2(\p_Val2_6_reg_510_reg_n_3_[10] ),
        .I3(src_buf_V_2_0_reg_521[10]),
        .I4(p_Result_15_fu_1303_p4[3]),
        .I5(max_V_14_reg_1936[3]),
        .O(icmp_ln878_19_fu_1313_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_19_fu_1313_p2_carry_i_4
       (.I0(max_V_14_reg_1936[0]),
        .I1(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I2(\p_Val2_6_reg_510_reg_n_3_[8] ),
        .I3(src_buf_V_2_0_reg_521[8]),
        .I4(p_Result_15_fu_1303_p4[1]),
        .I5(max_V_14_reg_1936[1]),
        .O(icmp_ln878_19_fu_1313_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_19_fu_1313_p2_carry_i_5
       (.I0(max_V_14_reg_1936[6]),
        .I1(src_buf_V_2_0_reg_521[14]),
        .I2(\p_Val2_6_reg_510_reg_n_3_[14] ),
        .I3(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I4(max_V_14_reg_1936[7]),
        .I5(p_Result_15_fu_1303_p4[7]),
        .O(icmp_ln878_19_fu_1313_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_19_fu_1313_p2_carry_i_6
       (.I0(max_V_14_reg_1936[4]),
        .I1(src_buf_V_2_0_reg_521[12]),
        .I2(\p_Val2_6_reg_510_reg_n_3_[12] ),
        .I3(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I4(max_V_14_reg_1936[5]),
        .I5(p_Result_15_fu_1303_p4[5]),
        .O(icmp_ln878_19_fu_1313_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_19_fu_1313_p2_carry_i_7
       (.I0(max_V_14_reg_1936[2]),
        .I1(src_buf_V_2_0_reg_521[10]),
        .I2(\p_Val2_6_reg_510_reg_n_3_[10] ),
        .I3(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I4(max_V_14_reg_1936[3]),
        .I5(p_Result_15_fu_1303_p4[3]),
        .O(icmp_ln878_19_fu_1313_p2_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_19_fu_1313_p2_carry_i_8
       (.I0(max_V_14_reg_1936[0]),
        .I1(src_buf_V_2_0_reg_521[8]),
        .I2(\p_Val2_6_reg_510_reg_n_3_[8] ),
        .I3(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I4(max_V_14_reg_1936[1]),
        .I5(p_Result_15_fu_1303_p4[1]),
        .O(icmp_ln878_19_fu_1313_p2_carry_i_8_n_3));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_19_fu_1313_p2_carry_i_9
       (.I0(src_buf_V_2_0_reg_521[15]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[15] ),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(p_Result_15_fu_1303_p4[7]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_1_fu_646_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_1_fu_646_p2_carry_n_3,icmp_ln878_1_fu_646_p2_carry_n_4,icmp_ln878_1_fu_646_p2_carry_n_5,icmp_ln878_1_fu_646_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_1_fu_646_p2_carry_i_1_n_3,icmp_ln878_1_fu_646_p2_carry_i_2_n_3,icmp_ln878_1_fu_646_p2_carry_i_3_n_3,icmp_ln878_1_fu_646_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_1_fu_646_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_1_fu_646_p2_carry_i_5_n_3,icmp_ln878_1_fu_646_p2_carry_i_6_n_3,icmp_ln878_1_fu_646_p2_carry_i_7_n_3,icmp_ln878_1_fu_646_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_1_fu_646_p2_carry__0
       (.CI(icmp_ln878_1_fu_646_p2_carry_n_3),
        .CO({icmp_ln878_1_fu_646_p2,icmp_ln878_1_fu_646_p2_carry__0_n_4,icmp_ln878_1_fu_646_p2_carry__0_n_5,icmp_ln878_1_fu_646_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_1_fu_646_p2_carry__0_i_1_n_3,icmp_ln878_1_fu_646_p2_carry__0_i_2_n_3,icmp_ln878_1_fu_646_p2_carry__0_i_3_n_3,icmp_ln878_1_fu_646_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln878_1_fu_646_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_1_fu_646_p2_carry__0_i_5_n_3,icmp_ln878_1_fu_646_p2_carry__0_i_6_n_3,icmp_ln878_1_fu_646_p2_carry__0_i_7_n_3,icmp_ln878_1_fu_646_p2_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln878_1_fu_646_p2_carry__0_i_1
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [14]),
        .I1(\icmp_ln878_reg_1626_reg[0]_0 [15]),
        .O(icmp_ln878_1_fu_646_p2_carry__0_i_1_n_3));
  LUT5 #(
    .INIT(32'hACCCCCCC)) 
    icmp_ln878_1_fu_646_p2_carry__0_i_10
       (.I0(add_ln691_1_reg_1630_reg[9]),
        .I1(\i_col_V_0_reg_359_reg_n_3_[9] ),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(icmp_ln878_1_reg_1635),
        .O(zext_ln878_1_fu_642_p1[9]));
  LUT6 #(
    .INIT(64'hFF807F00007F80FF)) 
    icmp_ln878_1_fu_646_p2_carry__0_i_11
       (.I0(icmp_ln878_1_reg_1635),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(\i_col_V_0_reg_359_reg_n_3_[11] ),
        .I4(add_ln691_1_reg_1630_reg[11]),
        .I5(\icmp_ln878_reg_1626_reg[0]_0 [11]),
        .O(icmp_ln878_1_fu_646_p2_carry__0_i_11_n_3));
  LUT6 #(
    .INIT(64'hFF807F00007F80FF)) 
    icmp_ln878_1_fu_646_p2_carry__0_i_12
       (.I0(icmp_ln878_1_reg_1635),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(\i_col_V_0_reg_359_reg_n_3_[9] ),
        .I4(add_ln691_1_reg_1630_reg[9]),
        .I5(\icmp_ln878_reg_1626_reg[0]_0 [9]),
        .O(icmp_ln878_1_fu_646_p2_carry__0_i_12_n_3));
  LUT5 #(
    .INIT(32'hFFFF028A)) 
    icmp_ln878_1_fu_646_p2_carry__0_i_2
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [12]),
        .I1(i_col_V_0_reg_3591__0),
        .I2(\i_col_V_0_reg_359_reg_n_3_[12] ),
        .I3(add_ln691_1_reg_1630_reg[12]),
        .I4(\icmp_ln878_reg_1626_reg[0]_0 [13]),
        .O(icmp_ln878_1_fu_646_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_1_fu_646_p2_carry__0_i_3
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [10]),
        .I1(i_col_V_0_reg_3591__0),
        .I2(\i_col_V_0_reg_359_reg_n_3_[10] ),
        .I3(add_ln691_1_reg_1630_reg[10]),
        .I4(zext_ln878_1_fu_642_p1[11]),
        .I5(\icmp_ln878_reg_1626_reg[0]_0 [11]),
        .O(icmp_ln878_1_fu_646_p2_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_1_fu_646_p2_carry__0_i_4
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [8]),
        .I1(i_col_V_0_reg_3591__0),
        .I2(\i_col_V_0_reg_359_reg_n_3_[8] ),
        .I3(add_ln691_1_reg_1630_reg[8]),
        .I4(zext_ln878_1_fu_642_p1[9]),
        .I5(\icmp_ln878_reg_1626_reg[0]_0 [9]),
        .O(icmp_ln878_1_fu_646_p2_carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln878_1_fu_646_p2_carry__0_i_5
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [14]),
        .I1(\icmp_ln878_reg_1626_reg[0]_0 [15]),
        .O(icmp_ln878_1_fu_646_p2_carry__0_i_5_n_3));
  LUT5 #(
    .INIT(32'h000099A5)) 
    icmp_ln878_1_fu_646_p2_carry__0_i_6
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [12]),
        .I1(add_ln691_1_reg_1630_reg[12]),
        .I2(\i_col_V_0_reg_359_reg_n_3_[12] ),
        .I3(i_col_V_0_reg_3591__0),
        .I4(\icmp_ln878_reg_1626_reg[0]_0 [13]),
        .O(icmp_ln878_1_fu_646_p2_carry__0_i_6_n_3));
  LUT5 #(
    .INIT(32'h99A50000)) 
    icmp_ln878_1_fu_646_p2_carry__0_i_7
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [10]),
        .I1(add_ln691_1_reg_1630_reg[10]),
        .I2(\i_col_V_0_reg_359_reg_n_3_[10] ),
        .I3(i_col_V_0_reg_3591__0),
        .I4(icmp_ln878_1_fu_646_p2_carry__0_i_11_n_3),
        .O(icmp_ln878_1_fu_646_p2_carry__0_i_7_n_3));
  LUT5 #(
    .INIT(32'h99A50000)) 
    icmp_ln878_1_fu_646_p2_carry__0_i_8
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [8]),
        .I1(add_ln691_1_reg_1630_reg[8]),
        .I2(\i_col_V_0_reg_359_reg_n_3_[8] ),
        .I3(i_col_V_0_reg_3591__0),
        .I4(icmp_ln878_1_fu_646_p2_carry__0_i_12_n_3),
        .O(icmp_ln878_1_fu_646_p2_carry__0_i_8_n_3));
  LUT5 #(
    .INIT(32'hACCCCCCC)) 
    icmp_ln878_1_fu_646_p2_carry__0_i_9
       (.I0(add_ln691_1_reg_1630_reg[11]),
        .I1(\i_col_V_0_reg_359_reg_n_3_[11] ),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(icmp_ln878_1_reg_1635),
        .O(zext_ln878_1_fu_642_p1[11]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_1_fu_646_p2_carry_i_1
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [6]),
        .I1(i_col_V_0_reg_3591__0),
        .I2(\i_col_V_0_reg_359_reg_n_3_[6] ),
        .I3(add_ln691_1_reg_1630_reg[6]),
        .I4(zext_ln878_1_fu_642_p1[7]),
        .I5(\icmp_ln878_reg_1626_reg[0]_0 [7]),
        .O(icmp_ln878_1_fu_646_p2_carry_i_1_n_3));
  LUT5 #(
    .INIT(32'hACCCCCCC)) 
    icmp_ln878_1_fu_646_p2_carry_i_10
       (.I0(add_ln691_1_reg_1630_reg[5]),
        .I1(\i_col_V_0_reg_359_reg_n_3_[5] ),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(icmp_ln878_1_reg_1635),
        .O(zext_ln878_1_fu_642_p1[5]));
  LUT5 #(
    .INIT(32'hACCCCCCC)) 
    icmp_ln878_1_fu_646_p2_carry_i_11
       (.I0(add_ln691_1_reg_1630_reg[3]),
        .I1(\i_col_V_0_reg_359_reg_n_3_[3] ),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(icmp_ln878_1_reg_1635),
        .O(zext_ln878_1_fu_642_p1[3]));
  LUT5 #(
    .INIT(32'hACCCCCCC)) 
    icmp_ln878_1_fu_646_p2_carry_i_12
       (.I0(add_ln691_1_reg_1630_reg[1]),
        .I1(\i_col_V_0_reg_359_reg_n_3_[1] ),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(icmp_ln878_1_reg_1635),
        .O(zext_ln878_1_fu_642_p1[1]));
  LUT6 #(
    .INIT(64'hFF807F00007F80FF)) 
    icmp_ln878_1_fu_646_p2_carry_i_13
       (.I0(icmp_ln878_1_reg_1635),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(\i_col_V_0_reg_359_reg_n_3_[7] ),
        .I4(add_ln691_1_reg_1630_reg[7]),
        .I5(\icmp_ln878_reg_1626_reg[0]_0 [7]),
        .O(icmp_ln878_1_fu_646_p2_carry_i_13_n_3));
  LUT6 #(
    .INIT(64'hFF807F00007F80FF)) 
    icmp_ln878_1_fu_646_p2_carry_i_14
       (.I0(icmp_ln878_1_reg_1635),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(\i_col_V_0_reg_359_reg_n_3_[5] ),
        .I4(add_ln691_1_reg_1630_reg[5]),
        .I5(\icmp_ln878_reg_1626_reg[0]_0 [5]),
        .O(icmp_ln878_1_fu_646_p2_carry_i_14_n_3));
  LUT6 #(
    .INIT(64'hFF807F00007F80FF)) 
    icmp_ln878_1_fu_646_p2_carry_i_15
       (.I0(icmp_ln878_1_reg_1635),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(\i_col_V_0_reg_359_reg_n_3_[3] ),
        .I4(add_ln691_1_reg_1630_reg[3]),
        .I5(\icmp_ln878_reg_1626_reg[0]_0 [3]),
        .O(icmp_ln878_1_fu_646_p2_carry_i_15_n_3));
  LUT6 #(
    .INIT(64'hFF807F00007F80FF)) 
    icmp_ln878_1_fu_646_p2_carry_i_16
       (.I0(icmp_ln878_1_reg_1635),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(\i_col_V_0_reg_359_reg_n_3_[1] ),
        .I4(add_ln691_1_reg_1630_reg[1]),
        .I5(\icmp_ln878_reg_1626_reg[0]_0 [1]),
        .O(icmp_ln878_1_fu_646_p2_carry_i_16_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_1_fu_646_p2_carry_i_2
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [4]),
        .I1(i_col_V_0_reg_3591__0),
        .I2(\i_col_V_0_reg_359_reg_n_3_[4] ),
        .I3(add_ln691_1_reg_1630_reg[4]),
        .I4(zext_ln878_1_fu_642_p1[5]),
        .I5(\icmp_ln878_reg_1626_reg[0]_0 [5]),
        .O(icmp_ln878_1_fu_646_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_1_fu_646_p2_carry_i_3
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [2]),
        .I1(i_col_V_0_reg_3591__0),
        .I2(\i_col_V_0_reg_359_reg_n_3_[2] ),
        .I3(add_ln691_1_reg_1630_reg[2]),
        .I4(zext_ln878_1_fu_642_p1[3]),
        .I5(\icmp_ln878_reg_1626_reg[0]_0 [3]),
        .O(icmp_ln878_1_fu_646_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_1_fu_646_p2_carry_i_4
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [0]),
        .I1(i_col_V_0_reg_3591__0),
        .I2(\i_col_V_0_reg_359_reg_n_3_[0] ),
        .I3(add_ln691_1_reg_1630_reg[0]),
        .I4(zext_ln878_1_fu_642_p1[1]),
        .I5(\icmp_ln878_reg_1626_reg[0]_0 [1]),
        .O(icmp_ln878_1_fu_646_p2_carry_i_4_n_3));
  LUT5 #(
    .INIT(32'h99A50000)) 
    icmp_ln878_1_fu_646_p2_carry_i_5
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [6]),
        .I1(add_ln691_1_reg_1630_reg[6]),
        .I2(\i_col_V_0_reg_359_reg_n_3_[6] ),
        .I3(i_col_V_0_reg_3591__0),
        .I4(icmp_ln878_1_fu_646_p2_carry_i_13_n_3),
        .O(icmp_ln878_1_fu_646_p2_carry_i_5_n_3));
  LUT5 #(
    .INIT(32'h99A50000)) 
    icmp_ln878_1_fu_646_p2_carry_i_6
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [4]),
        .I1(add_ln691_1_reg_1630_reg[4]),
        .I2(\i_col_V_0_reg_359_reg_n_3_[4] ),
        .I3(i_col_V_0_reg_3591__0),
        .I4(icmp_ln878_1_fu_646_p2_carry_i_14_n_3),
        .O(icmp_ln878_1_fu_646_p2_carry_i_6_n_3));
  LUT5 #(
    .INIT(32'h99A50000)) 
    icmp_ln878_1_fu_646_p2_carry_i_7
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [2]),
        .I1(add_ln691_1_reg_1630_reg[2]),
        .I2(\i_col_V_0_reg_359_reg_n_3_[2] ),
        .I3(i_col_V_0_reg_3591__0),
        .I4(icmp_ln878_1_fu_646_p2_carry_i_15_n_3),
        .O(icmp_ln878_1_fu_646_p2_carry_i_7_n_3));
  LUT5 #(
    .INIT(32'h99A50000)) 
    icmp_ln878_1_fu_646_p2_carry_i_8
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [0]),
        .I1(add_ln691_1_reg_1630_reg[0]),
        .I2(\i_col_V_0_reg_359_reg_n_3_[0] ),
        .I3(i_col_V_0_reg_3591__0),
        .I4(icmp_ln878_1_fu_646_p2_carry_i_16_n_3),
        .O(icmp_ln878_1_fu_646_p2_carry_i_8_n_3));
  LUT5 #(
    .INIT(32'hACCCCCCC)) 
    icmp_ln878_1_fu_646_p2_carry_i_9
       (.I0(add_ln691_1_reg_1630_reg[7]),
        .I1(\i_col_V_0_reg_359_reg_n_3_[7] ),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(icmp_ln878_1_reg_1635),
        .O(zext_ln878_1_fu_642_p1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln878_1_reg_1635[0]_i_1 
       (.I0(icmp_ln878_1_fu_646_p2),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(icmp_ln878_1_reg_1635),
        .O(\icmp_ln878_1_reg_1635[0]_i_1_n_3 ));
  FDRE \icmp_ln878_1_reg_1635_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln878_1_reg_1635[0]_i_1_n_3 ),
        .Q(icmp_ln878_1_reg_1635),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_20_fu_1341_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_20_fu_1341_p2,icmp_ln878_20_fu_1341_p2_carry_n_4,icmp_ln878_20_fu_1341_p2_carry_n_5,icmp_ln878_20_fu_1341_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_20_fu_1341_p2_carry_i_1_n_3,icmp_ln878_20_fu_1341_p2_carry_i_2_n_3,icmp_ln878_20_fu_1341_p2_carry_i_3_n_3,icmp_ln878_20_fu_1341_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_20_fu_1341_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_20_fu_1341_p2_carry_i_5_n_3,icmp_ln878_20_fu_1341_p2_carry_i_6_n_3,icmp_ln878_20_fu_1341_p2_carry_i_7_n_3,icmp_ln878_20_fu_1341_p2_carry_i_8_n_3}));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_20_fu_1341_p2_carry_i_1
       (.I0(max_V_15_fu_1325_p3[6]),
        .I1(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I2(src_buf_V_2_0_reg_521[14]),
        .I3(src_buf_V_2_1_reg_1950[14]),
        .I4(p_Result_16_fu_1331_p4[7]),
        .I5(max_V_15_fu_1325_p3[7]),
        .O(icmp_ln878_20_fu_1341_p2_carry_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hF870078F)) 
    icmp_ln878_20_fu_1341_p2_carry_i_10
       (.I0(ap_enable_reg_pp3_iter10),
        .I1(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I2(src_buf_V_2_0_reg_521[13]),
        .I3(src_buf_V_2_1_reg_1950[13]),
        .I4(max_V_15_fu_1325_p3[5]),
        .O(icmp_ln878_20_fu_1341_p2_carry_i_10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hF870078F)) 
    icmp_ln878_20_fu_1341_p2_carry_i_11
       (.I0(ap_enable_reg_pp3_iter10),
        .I1(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I2(src_buf_V_2_0_reg_521[11]),
        .I3(src_buf_V_2_1_reg_1950[11]),
        .I4(max_V_15_fu_1325_p3[3]),
        .O(icmp_ln878_20_fu_1341_p2_carry_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hF870078F)) 
    icmp_ln878_20_fu_1341_p2_carry_i_12
       (.I0(ap_enable_reg_pp3_iter10),
        .I1(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I2(src_buf_V_2_0_reg_521[9]),
        .I3(src_buf_V_2_1_reg_1950[9]),
        .I4(max_V_15_fu_1325_p3[1]),
        .O(icmp_ln878_20_fu_1341_p2_carry_i_12_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_20_fu_1341_p2_carry_i_2
       (.I0(max_V_15_fu_1325_p3[4]),
        .I1(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I2(src_buf_V_2_0_reg_521[12]),
        .I3(src_buf_V_2_1_reg_1950[12]),
        .I4(p_Result_16_fu_1331_p4[5]),
        .I5(max_V_15_fu_1325_p3[5]),
        .O(icmp_ln878_20_fu_1341_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_20_fu_1341_p2_carry_i_3
       (.I0(max_V_15_fu_1325_p3[2]),
        .I1(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I2(src_buf_V_2_0_reg_521[10]),
        .I3(src_buf_V_2_1_reg_1950[10]),
        .I4(p_Result_16_fu_1331_p4[3]),
        .I5(max_V_15_fu_1325_p3[3]),
        .O(icmp_ln878_20_fu_1341_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_20_fu_1341_p2_carry_i_4
       (.I0(max_V_15_fu_1325_p3[0]),
        .I1(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I2(src_buf_V_2_0_reg_521[8]),
        .I3(src_buf_V_2_1_reg_1950[8]),
        .I4(p_Result_16_fu_1331_p4[1]),
        .I5(max_V_15_fu_1325_p3[1]),
        .O(icmp_ln878_20_fu_1341_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'h99A5A5A500000000)) 
    icmp_ln878_20_fu_1341_p2_carry_i_5
       (.I0(max_V_15_fu_1325_p3[6]),
        .I1(src_buf_V_2_1_reg_1950[14]),
        .I2(src_buf_V_2_0_reg_521[14]),
        .I3(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I4(ap_enable_reg_pp3_iter10),
        .I5(icmp_ln878_20_fu_1341_p2_carry_i_9_n_3),
        .O(icmp_ln878_20_fu_1341_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'h99A5A5A500000000)) 
    icmp_ln878_20_fu_1341_p2_carry_i_6
       (.I0(max_V_15_fu_1325_p3[4]),
        .I1(src_buf_V_2_1_reg_1950[12]),
        .I2(src_buf_V_2_0_reg_521[12]),
        .I3(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I4(ap_enable_reg_pp3_iter10),
        .I5(icmp_ln878_20_fu_1341_p2_carry_i_10_n_3),
        .O(icmp_ln878_20_fu_1341_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'h99A5A5A500000000)) 
    icmp_ln878_20_fu_1341_p2_carry_i_7
       (.I0(max_V_15_fu_1325_p3[2]),
        .I1(src_buf_V_2_1_reg_1950[10]),
        .I2(src_buf_V_2_0_reg_521[10]),
        .I3(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I4(ap_enable_reg_pp3_iter10),
        .I5(icmp_ln878_20_fu_1341_p2_carry_i_11_n_3),
        .O(icmp_ln878_20_fu_1341_p2_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'h99A5A5A500000000)) 
    icmp_ln878_20_fu_1341_p2_carry_i_8
       (.I0(max_V_15_fu_1325_p3[0]),
        .I1(src_buf_V_2_1_reg_1950[8]),
        .I2(src_buf_V_2_0_reg_521[8]),
        .I3(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I4(ap_enable_reg_pp3_iter10),
        .I5(icmp_ln878_20_fu_1341_p2_carry_i_12_n_3),
        .O(icmp_ln878_20_fu_1341_p2_carry_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hF870078F)) 
    icmp_ln878_20_fu_1341_p2_carry_i_9
       (.I0(ap_enable_reg_pp3_iter10),
        .I1(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I2(src_buf_V_2_0_reg_521[15]),
        .I3(src_buf_V_2_1_reg_1950[15]),
        .I4(max_V_15_fu_1325_p3[7]),
        .O(icmp_ln878_20_fu_1341_p2_carry_i_9_n_3));
  FDRE \icmp_ln878_20_reg_1988_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln878_12_reg_19660),
        .D(icmp_ln878_20_fu_1341_p2),
        .Q(icmp_ln878_20_reg_1988),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_21_fu_1452_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_21_fu_1452_p2_carry_n_3,icmp_ln878_21_fu_1452_p2_carry_n_4,icmp_ln878_21_fu_1452_p2_carry_n_5,icmp_ln878_21_fu_1452_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_21_fu_1452_p2_carry_i_1_n_3,icmp_ln878_21_fu_1452_p2_carry_i_2_n_3,icmp_ln878_21_fu_1452_p2_carry_i_3_n_3,icmp_ln878_21_fu_1452_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_21_fu_1452_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_21_fu_1452_p2_carry_i_5_n_3,icmp_ln878_21_fu_1452_p2_carry_i_6_n_3,icmp_ln878_21_fu_1452_p2_carry_i_7_n_3,icmp_ln878_21_fu_1452_p2_carry_i_8_n_3}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_21_fu_1452_p2_carry_i_1
       (.I0(max_V_16_fu_1446_p3__15[6]),
        .I1(p_Result_17_reg_1993[6]),
        .I2(p_Result_17_reg_1993[7]),
        .I3(max_V_16_fu_1446_p3__15[7]),
        .O(icmp_ln878_21_fu_1452_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_21_fu_1452_p2_carry_i_2
       (.I0(max_V_16_fu_1446_p3__15[4]),
        .I1(p_Result_17_reg_1993[4]),
        .I2(p_Result_17_reg_1993[5]),
        .I3(max_V_16_fu_1446_p3__15[5]),
        .O(icmp_ln878_21_fu_1452_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_21_fu_1452_p2_carry_i_3
       (.I0(max_V_16_fu_1446_p3__15[2]),
        .I1(p_Result_17_reg_1993[2]),
        .I2(p_Result_17_reg_1993[3]),
        .I3(max_V_16_fu_1446_p3__15[3]),
        .O(icmp_ln878_21_fu_1452_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_21_fu_1452_p2_carry_i_4
       (.I0(max_V_16_fu_1446_p3__15[0]),
        .I1(p_Result_17_reg_1993[0]),
        .I2(p_Result_17_reg_1993[1]),
        .I3(max_V_16_fu_1446_p3__15[1]),
        .O(icmp_ln878_21_fu_1452_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_21_fu_1452_p2_carry_i_5
       (.I0(max_V_16_fu_1446_p3__15[6]),
        .I1(p_Result_17_reg_1993[6]),
        .I2(max_V_16_fu_1446_p3__15[7]),
        .I3(p_Result_17_reg_1993[7]),
        .O(icmp_ln878_21_fu_1452_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_21_fu_1452_p2_carry_i_6
       (.I0(max_V_16_fu_1446_p3__15[4]),
        .I1(p_Result_17_reg_1993[4]),
        .I2(max_V_16_fu_1446_p3__15[5]),
        .I3(p_Result_17_reg_1993[5]),
        .O(icmp_ln878_21_fu_1452_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_21_fu_1452_p2_carry_i_7
       (.I0(max_V_16_fu_1446_p3__15[2]),
        .I1(p_Result_17_reg_1993[2]),
        .I2(max_V_16_fu_1446_p3__15[3]),
        .I3(p_Result_17_reg_1993[3]),
        .O(icmp_ln878_21_fu_1452_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_21_fu_1452_p2_carry_i_8
       (.I0(max_V_16_fu_1446_p3__15[0]),
        .I1(p_Result_17_reg_1993[0]),
        .I2(max_V_16_fu_1446_p3__15[1]),
        .I3(p_Result_17_reg_1993[1]),
        .O(icmp_ln878_21_fu_1452_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_22_fu_954_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_22_fu_954_p2_carry_n_3,icmp_ln878_22_fu_954_p2_carry_n_4,icmp_ln878_22_fu_954_p2_carry_n_5,icmp_ln878_22_fu_954_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_22_fu_954_p2_carry_i_1_n_3,icmp_ln878_22_fu_954_p2_carry_i_2_n_3,icmp_ln878_22_fu_954_p2_carry_i_3_n_3,icmp_ln878_22_fu_954_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_22_fu_954_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_22_fu_954_p2_carry_i_5_n_3,icmp_ln878_22_fu_954_p2_carry_i_6_n_3,icmp_ln878_22_fu_954_p2_carry_i_7_n_3,icmp_ln878_22_fu_954_p2_carry_i_8_n_3}));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_22_fu_954_p2_carry_i_1
       (.I0(max_V_18_fu_937_p3__7[6]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I2(src_buf_V_0_0_reg_428[22]),
        .I3(src_buf_V_0_1_reg_1793[22]),
        .I4(p_Result_19_fu_944_p4[7]),
        .I5(max_V_18_fu_937_p3__7[7]),
        .O(icmp_ln878_22_fu_954_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_22_fu_954_p2_carry_i_10
       (.I0(src_buf_V_0_1_reg_1793[21]),
        .I1(src_buf_V_0_0_reg_428[21]),
        .I2(ap_enable_reg_pp3_iter6),
        .I3(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .O(p_Result_19_fu_944_p4[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_22_fu_954_p2_carry_i_11
       (.I0(src_buf_V_0_1_reg_1793[19]),
        .I1(src_buf_V_0_0_reg_428[19]),
        .I2(ap_enable_reg_pp3_iter6),
        .I3(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .O(p_Result_19_fu_944_p4[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_22_fu_954_p2_carry_i_12
       (.I0(src_buf_V_0_1_reg_1793[17]),
        .I1(src_buf_V_0_0_reg_428[17]),
        .I2(ap_enable_reg_pp3_iter6),
        .I3(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .O(p_Result_19_fu_944_p4[1]));
  LUT6 #(
    .INIT(64'hA6A6F03CF03CF03C)) 
    icmp_ln878_22_fu_954_p2_carry_i_13
       (.I0(src_buf_V_0_1_reg_1793[23]),
        .I1(tobool_i_i_reg_1653),
        .I2(src_buf_V_0_0_reg_428[23]),
        .I3(\p_Val2_s_reg_440_reg_n_3_[23] ),
        .I4(ap_enable_reg_pp3_iter6),
        .I5(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .O(icmp_ln878_22_fu_954_p2_carry_i_13_n_3));
  LUT6 #(
    .INIT(64'hA6A6F03CF03CF03C)) 
    icmp_ln878_22_fu_954_p2_carry_i_14
       (.I0(src_buf_V_0_1_reg_1793[21]),
        .I1(tobool_i_i_reg_1653),
        .I2(src_buf_V_0_0_reg_428[21]),
        .I3(\p_Val2_s_reg_440_reg_n_3_[21] ),
        .I4(ap_enable_reg_pp3_iter6),
        .I5(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .O(icmp_ln878_22_fu_954_p2_carry_i_14_n_3));
  LUT6 #(
    .INIT(64'hA6A6F03CF03CF03C)) 
    icmp_ln878_22_fu_954_p2_carry_i_15
       (.I0(src_buf_V_0_1_reg_1793[19]),
        .I1(tobool_i_i_reg_1653),
        .I2(src_buf_V_0_0_reg_428[19]),
        .I3(\p_Val2_s_reg_440_reg_n_3_[19] ),
        .I4(ap_enable_reg_pp3_iter6),
        .I5(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .O(icmp_ln878_22_fu_954_p2_carry_i_15_n_3));
  LUT6 #(
    .INIT(64'hA6A6F03CF03CF03C)) 
    icmp_ln878_22_fu_954_p2_carry_i_16
       (.I0(src_buf_V_0_1_reg_1793[17]),
        .I1(tobool_i_i_reg_1653),
        .I2(src_buf_V_0_0_reg_428[17]),
        .I3(\p_Val2_s_reg_440_reg_n_3_[17] ),
        .I4(ap_enable_reg_pp3_iter6),
        .I5(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .O(icmp_ln878_22_fu_954_p2_carry_i_16_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_22_fu_954_p2_carry_i_2
       (.I0(max_V_18_fu_937_p3__7[4]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I2(src_buf_V_0_0_reg_428[20]),
        .I3(src_buf_V_0_1_reg_1793[20]),
        .I4(p_Result_19_fu_944_p4[5]),
        .I5(max_V_18_fu_937_p3__7[5]),
        .O(icmp_ln878_22_fu_954_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_22_fu_954_p2_carry_i_3
       (.I0(max_V_18_fu_937_p3__7[2]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I2(src_buf_V_0_0_reg_428[18]),
        .I3(src_buf_V_0_1_reg_1793[18]),
        .I4(p_Result_19_fu_944_p4[3]),
        .I5(max_V_18_fu_937_p3__7[3]),
        .O(icmp_ln878_22_fu_954_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_22_fu_954_p2_carry_i_4
       (.I0(max_V_18_fu_937_p3__7[0]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I2(src_buf_V_0_0_reg_428[16]),
        .I3(src_buf_V_0_1_reg_1793[16]),
        .I4(p_Result_19_fu_944_p4[1]),
        .I5(max_V_18_fu_937_p3__7[1]),
        .O(icmp_ln878_22_fu_954_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'hE1FA4B5000000000)) 
    icmp_ln878_22_fu_954_p2_carry_i_5
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I1(\p_Val2_s_reg_440_reg_n_3_[22] ),
        .I2(src_buf_V_0_0_reg_428[22]),
        .I3(tobool_i_i_reg_1653),
        .I4(src_buf_V_0_1_reg_1793[22]),
        .I5(icmp_ln878_22_fu_954_p2_carry_i_13_n_3),
        .O(icmp_ln878_22_fu_954_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'hE1FA4B5000000000)) 
    icmp_ln878_22_fu_954_p2_carry_i_6
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I1(\p_Val2_s_reg_440_reg_n_3_[20] ),
        .I2(src_buf_V_0_0_reg_428[20]),
        .I3(tobool_i_i_reg_1653),
        .I4(src_buf_V_0_1_reg_1793[20]),
        .I5(icmp_ln878_22_fu_954_p2_carry_i_14_n_3),
        .O(icmp_ln878_22_fu_954_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'hE1FA4B5000000000)) 
    icmp_ln878_22_fu_954_p2_carry_i_7
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I1(\p_Val2_s_reg_440_reg_n_3_[18] ),
        .I2(src_buf_V_0_0_reg_428[18]),
        .I3(tobool_i_i_reg_1653),
        .I4(src_buf_V_0_1_reg_1793[18]),
        .I5(icmp_ln878_22_fu_954_p2_carry_i_15_n_3),
        .O(icmp_ln878_22_fu_954_p2_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'hE1FA4B5000000000)) 
    icmp_ln878_22_fu_954_p2_carry_i_8
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I1(\p_Val2_s_reg_440_reg_n_3_[16] ),
        .I2(src_buf_V_0_0_reg_428[16]),
        .I3(tobool_i_i_reg_1653),
        .I4(src_buf_V_0_1_reg_1793[16]),
        .I5(icmp_ln878_22_fu_954_p2_carry_i_16_n_3),
        .O(icmp_ln878_22_fu_954_p2_carry_i_8_n_3));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_22_fu_954_p2_carry_i_9
       (.I0(src_buf_V_0_1_reg_1793[23]),
        .I1(src_buf_V_0_0_reg_428[23]),
        .I2(ap_enable_reg_pp3_iter6),
        .I3(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .O(p_Result_19_fu_944_p4[7]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_23_fu_1017_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_23_fu_1017_p2_carry_n_3,icmp_ln878_23_fu_1017_p2_carry_n_4,icmp_ln878_23_fu_1017_p2_carry_n_5,icmp_ln878_23_fu_1017_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_23_fu_1017_p2_carry_i_1_n_3,icmp_ln878_23_fu_1017_p2_carry_i_2_n_3,icmp_ln878_23_fu_1017_p2_carry_i_3_n_3,icmp_ln878_23_fu_1017_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_23_fu_1017_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_23_fu_1017_p2_carry_i_5_n_3,icmp_ln878_23_fu_1017_p2_carry_i_6_n_3,icmp_ln878_23_fu_1017_p2_carry_i_7_n_3,icmp_ln878_23_fu_1017_p2_carry_i_8_n_3}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_23_fu_1017_p2_carry_i_1
       (.I0(max_V_19_reg_1824[6]),
        .I1(p_Result_20_reg_1831[6]),
        .I2(p_Result_20_reg_1831[7]),
        .I3(max_V_19_reg_1824[7]),
        .O(icmp_ln878_23_fu_1017_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_23_fu_1017_p2_carry_i_2
       (.I0(max_V_19_reg_1824[4]),
        .I1(p_Result_20_reg_1831[4]),
        .I2(p_Result_20_reg_1831[5]),
        .I3(max_V_19_reg_1824[5]),
        .O(icmp_ln878_23_fu_1017_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_23_fu_1017_p2_carry_i_3
       (.I0(max_V_19_reg_1824[2]),
        .I1(p_Result_20_reg_1831[2]),
        .I2(p_Result_20_reg_1831[3]),
        .I3(max_V_19_reg_1824[3]),
        .O(icmp_ln878_23_fu_1017_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_23_fu_1017_p2_carry_i_4
       (.I0(max_V_19_reg_1824[0]),
        .I1(p_Result_20_reg_1831[0]),
        .I2(p_Result_20_reg_1831[1]),
        .I3(max_V_19_reg_1824[1]),
        .O(icmp_ln878_23_fu_1017_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_23_fu_1017_p2_carry_i_5
       (.I0(max_V_19_reg_1824[6]),
        .I1(p_Result_20_reg_1831[6]),
        .I2(max_V_19_reg_1824[7]),
        .I3(p_Result_20_reg_1831[7]),
        .O(icmp_ln878_23_fu_1017_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_23_fu_1017_p2_carry_i_6
       (.I0(max_V_19_reg_1824[4]),
        .I1(p_Result_20_reg_1831[4]),
        .I2(max_V_19_reg_1824[5]),
        .I3(p_Result_20_reg_1831[5]),
        .O(icmp_ln878_23_fu_1017_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_23_fu_1017_p2_carry_i_7
       (.I0(max_V_19_reg_1824[2]),
        .I1(p_Result_20_reg_1831[2]),
        .I2(max_V_19_reg_1824[3]),
        .I3(p_Result_20_reg_1831[3]),
        .O(icmp_ln878_23_fu_1017_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_23_fu_1017_p2_carry_i_8
       (.I0(max_V_19_reg_1824[0]),
        .I1(p_Result_20_reg_1831[0]),
        .I2(max_V_19_reg_1824[1]),
        .I3(p_Result_20_reg_1831[1]),
        .O(icmp_ln878_23_fu_1017_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_24_fu_1133_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_24_fu_1133_p2_carry_n_3,icmp_ln878_24_fu_1133_p2_carry_n_4,icmp_ln878_24_fu_1133_p2_carry_n_5,icmp_ln878_24_fu_1133_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_24_fu_1133_p2_carry_i_1_n_3,icmp_ln878_24_fu_1133_p2_carry_i_2_n_3,icmp_ln878_24_fu_1133_p2_carry_i_3_n_3,icmp_ln878_24_fu_1133_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_24_fu_1133_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_24_fu_1133_p2_carry_i_5_n_3,icmp_ln878_24_fu_1133_p2_carry_i_6_n_3,icmp_ln878_24_fu_1133_p2_carry_i_7_n_3,icmp_ln878_24_fu_1133_p2_carry_i_8_n_3}));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_24_fu_1133_p2_carry_i_1
       (.I0(max_V_20_reg_1851[6]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I2(\p_Val2_3_reg_487_reg_n_3_[22] ),
        .I3(src_buf_V_1_0_reg_475[22]),
        .I4(p_Result_21_fu_1123_p4[7]),
        .I5(max_V_20_reg_1851[7]),
        .O(icmp_ln878_24_fu_1133_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_24_fu_1133_p2_carry_i_10
       (.I0(src_buf_V_1_0_reg_475[21]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[21] ),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(p_Result_21_fu_1123_p4[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_24_fu_1133_p2_carry_i_11
       (.I0(src_buf_V_1_0_reg_475[19]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[19] ),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(p_Result_21_fu_1123_p4[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_24_fu_1133_p2_carry_i_12
       (.I0(src_buf_V_1_0_reg_475[17]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[17] ),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(p_Result_21_fu_1123_p4[1]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_24_fu_1133_p2_carry_i_2
       (.I0(max_V_20_reg_1851[4]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I2(\p_Val2_3_reg_487_reg_n_3_[20] ),
        .I3(src_buf_V_1_0_reg_475[20]),
        .I4(p_Result_21_fu_1123_p4[5]),
        .I5(max_V_20_reg_1851[5]),
        .O(icmp_ln878_24_fu_1133_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_24_fu_1133_p2_carry_i_3
       (.I0(max_V_20_reg_1851[2]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I2(\p_Val2_3_reg_487_reg_n_3_[18] ),
        .I3(src_buf_V_1_0_reg_475[18]),
        .I4(p_Result_21_fu_1123_p4[3]),
        .I5(max_V_20_reg_1851[3]),
        .O(icmp_ln878_24_fu_1133_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_24_fu_1133_p2_carry_i_4
       (.I0(max_V_20_reg_1851[0]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I2(\p_Val2_3_reg_487_reg_n_3_[16] ),
        .I3(src_buf_V_1_0_reg_475[16]),
        .I4(p_Result_21_fu_1123_p4[1]),
        .I5(max_V_20_reg_1851[1]),
        .O(icmp_ln878_24_fu_1133_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_24_fu_1133_p2_carry_i_5
       (.I0(max_V_20_reg_1851[6]),
        .I1(src_buf_V_1_0_reg_475[22]),
        .I2(\p_Val2_3_reg_487_reg_n_3_[22] ),
        .I3(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I4(max_V_20_reg_1851[7]),
        .I5(p_Result_21_fu_1123_p4[7]),
        .O(icmp_ln878_24_fu_1133_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_24_fu_1133_p2_carry_i_6
       (.I0(max_V_20_reg_1851[4]),
        .I1(src_buf_V_1_0_reg_475[20]),
        .I2(\p_Val2_3_reg_487_reg_n_3_[20] ),
        .I3(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I4(max_V_20_reg_1851[5]),
        .I5(p_Result_21_fu_1123_p4[5]),
        .O(icmp_ln878_24_fu_1133_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_24_fu_1133_p2_carry_i_7
       (.I0(max_V_20_reg_1851[2]),
        .I1(src_buf_V_1_0_reg_475[18]),
        .I2(\p_Val2_3_reg_487_reg_n_3_[18] ),
        .I3(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I4(max_V_20_reg_1851[3]),
        .I5(p_Result_21_fu_1123_p4[3]),
        .O(icmp_ln878_24_fu_1133_p2_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_24_fu_1133_p2_carry_i_8
       (.I0(max_V_20_reg_1851[0]),
        .I1(src_buf_V_1_0_reg_475[16]),
        .I2(\p_Val2_3_reg_487_reg_n_3_[16] ),
        .I3(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I4(max_V_20_reg_1851[1]),
        .I5(p_Result_21_fu_1123_p4[1]),
        .O(icmp_ln878_24_fu_1133_p2_carry_i_8_n_3));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_24_fu_1133_p2_carry_i_9
       (.I0(src_buf_V_1_0_reg_475[23]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[23] ),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(p_Result_21_fu_1123_p4[7]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_25_fu_1161_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_25_fu_1161_p2,icmp_ln878_25_fu_1161_p2_carry_n_4,icmp_ln878_25_fu_1161_p2_carry_n_5,icmp_ln878_25_fu_1161_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_25_fu_1161_p2_carry_i_1_n_3,icmp_ln878_25_fu_1161_p2_carry_i_2_n_3,icmp_ln878_25_fu_1161_p2_carry_i_3_n_3,icmp_ln878_25_fu_1161_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_25_fu_1161_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_25_fu_1161_p2_carry_i_5_n_3,icmp_ln878_25_fu_1161_p2_carry_i_6_n_3,icmp_ln878_25_fu_1161_p2_carry_i_7_n_3,icmp_ln878_25_fu_1161_p2_carry_i_8_n_3}));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_25_fu_1161_p2_carry_i_1
       (.I0(max_V_21_fu_1145_p3[6]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I2(src_buf_V_1_0_reg_475[22]),
        .I3(src_buf_V_1_1_reg_1858[22]),
        .I4(p_Result_22_fu_1151_p4[7]),
        .I5(max_V_21_fu_1145_p3[7]),
        .O(icmp_ln878_25_fu_1161_p2_carry_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hF870078F)) 
    icmp_ln878_25_fu_1161_p2_carry_i_10
       (.I0(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .I1(ap_enable_reg_pp3_iter8),
        .I2(src_buf_V_1_0_reg_475[21]),
        .I3(src_buf_V_1_1_reg_1858[21]),
        .I4(max_V_21_fu_1145_p3[5]),
        .O(icmp_ln878_25_fu_1161_p2_carry_i_10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hF870078F)) 
    icmp_ln878_25_fu_1161_p2_carry_i_11
       (.I0(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .I1(ap_enable_reg_pp3_iter8),
        .I2(src_buf_V_1_0_reg_475[19]),
        .I3(src_buf_V_1_1_reg_1858[19]),
        .I4(max_V_21_fu_1145_p3[3]),
        .O(icmp_ln878_25_fu_1161_p2_carry_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hF870078F)) 
    icmp_ln878_25_fu_1161_p2_carry_i_12
       (.I0(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .I1(ap_enable_reg_pp3_iter8),
        .I2(src_buf_V_1_0_reg_475[17]),
        .I3(src_buf_V_1_1_reg_1858[17]),
        .I4(max_V_21_fu_1145_p3[1]),
        .O(icmp_ln878_25_fu_1161_p2_carry_i_12_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_25_fu_1161_p2_carry_i_2
       (.I0(max_V_21_fu_1145_p3[4]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I2(src_buf_V_1_0_reg_475[20]),
        .I3(src_buf_V_1_1_reg_1858[20]),
        .I4(p_Result_22_fu_1151_p4[5]),
        .I5(max_V_21_fu_1145_p3[5]),
        .O(icmp_ln878_25_fu_1161_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_25_fu_1161_p2_carry_i_3
       (.I0(max_V_21_fu_1145_p3[2]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I2(src_buf_V_1_0_reg_475[18]),
        .I3(src_buf_V_1_1_reg_1858[18]),
        .I4(p_Result_22_fu_1151_p4[3]),
        .I5(max_V_21_fu_1145_p3[3]),
        .O(icmp_ln878_25_fu_1161_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_25_fu_1161_p2_carry_i_4
       (.I0(max_V_21_fu_1145_p3[0]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I2(src_buf_V_1_0_reg_475[16]),
        .I3(src_buf_V_1_1_reg_1858[16]),
        .I4(p_Result_22_fu_1151_p4[1]),
        .I5(max_V_21_fu_1145_p3[1]),
        .O(icmp_ln878_25_fu_1161_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'h99A5A5A500000000)) 
    icmp_ln878_25_fu_1161_p2_carry_i_5
       (.I0(max_V_21_fu_1145_p3[6]),
        .I1(src_buf_V_1_1_reg_1858[22]),
        .I2(src_buf_V_1_0_reg_475[22]),
        .I3(ap_enable_reg_pp3_iter8),
        .I4(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .I5(icmp_ln878_25_fu_1161_p2_carry_i_9_n_3),
        .O(icmp_ln878_25_fu_1161_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'h99A5A5A500000000)) 
    icmp_ln878_25_fu_1161_p2_carry_i_6
       (.I0(max_V_21_fu_1145_p3[4]),
        .I1(src_buf_V_1_1_reg_1858[20]),
        .I2(src_buf_V_1_0_reg_475[20]),
        .I3(ap_enable_reg_pp3_iter8),
        .I4(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .I5(icmp_ln878_25_fu_1161_p2_carry_i_10_n_3),
        .O(icmp_ln878_25_fu_1161_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'h99A5A5A500000000)) 
    icmp_ln878_25_fu_1161_p2_carry_i_7
       (.I0(max_V_21_fu_1145_p3[2]),
        .I1(src_buf_V_1_1_reg_1858[18]),
        .I2(src_buf_V_1_0_reg_475[18]),
        .I3(ap_enable_reg_pp3_iter8),
        .I4(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .I5(icmp_ln878_25_fu_1161_p2_carry_i_11_n_3),
        .O(icmp_ln878_25_fu_1161_p2_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'h99A5A5A500000000)) 
    icmp_ln878_25_fu_1161_p2_carry_i_8
       (.I0(max_V_21_fu_1145_p3[0]),
        .I1(src_buf_V_1_1_reg_1858[16]),
        .I2(src_buf_V_1_0_reg_475[16]),
        .I3(ap_enable_reg_pp3_iter8),
        .I4(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .I5(icmp_ln878_25_fu_1161_p2_carry_i_12_n_3),
        .O(icmp_ln878_25_fu_1161_p2_carry_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hF870078F)) 
    icmp_ln878_25_fu_1161_p2_carry_i_9
       (.I0(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .I1(ap_enable_reg_pp3_iter8),
        .I2(src_buf_V_1_0_reg_475[23]),
        .I3(src_buf_V_1_1_reg_1858[23]),
        .I4(max_V_21_fu_1145_p3[7]),
        .O(icmp_ln878_25_fu_1161_p2_carry_i_9_n_3));
  FDRE \icmp_ln878_25_reg_1918_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln878_17_reg_18960),
        .D(icmp_ln878_25_fu_1161_p2),
        .Q(icmp_ln878_25_reg_1918),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_26_fu_1248_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_26_fu_1248_p2_carry_n_3,icmp_ln878_26_fu_1248_p2_carry_n_4,icmp_ln878_26_fu_1248_p2_carry_n_5,icmp_ln878_26_fu_1248_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_26_fu_1248_p2_carry_i_1_n_3,icmp_ln878_26_fu_1248_p2_carry_i_2_n_3,icmp_ln878_26_fu_1248_p2_carry_i_3_n_3,icmp_ln878_26_fu_1248_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_26_fu_1248_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_26_fu_1248_p2_carry_i_5_n_3,icmp_ln878_26_fu_1248_p2_carry_i_6_n_3,icmp_ln878_26_fu_1248_p2_carry_i_7_n_3,icmp_ln878_26_fu_1248_p2_carry_i_8_n_3}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_26_fu_1248_p2_carry_i_1
       (.I0(max_V_22_fu_1242_p3__15[6]),
        .I1(p_Result_23_reg_1923[6]),
        .I2(p_Result_23_reg_1923[7]),
        .I3(max_V_22_fu_1242_p3__15[7]),
        .O(icmp_ln878_26_fu_1248_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_26_fu_1248_p2_carry_i_2
       (.I0(max_V_22_fu_1242_p3__15[4]),
        .I1(p_Result_23_reg_1923[4]),
        .I2(p_Result_23_reg_1923[5]),
        .I3(max_V_22_fu_1242_p3__15[5]),
        .O(icmp_ln878_26_fu_1248_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_26_fu_1248_p2_carry_i_3
       (.I0(max_V_22_fu_1242_p3__15[2]),
        .I1(p_Result_23_reg_1923[2]),
        .I2(p_Result_23_reg_1923[3]),
        .I3(max_V_22_fu_1242_p3__15[3]),
        .O(icmp_ln878_26_fu_1248_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_26_fu_1248_p2_carry_i_4
       (.I0(max_V_22_fu_1242_p3__15[0]),
        .I1(p_Result_23_reg_1923[0]),
        .I2(p_Result_23_reg_1923[1]),
        .I3(max_V_22_fu_1242_p3__15[1]),
        .O(icmp_ln878_26_fu_1248_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_26_fu_1248_p2_carry_i_5
       (.I0(max_V_22_fu_1242_p3__15[6]),
        .I1(p_Result_23_reg_1923[6]),
        .I2(max_V_22_fu_1242_p3__15[7]),
        .I3(p_Result_23_reg_1923[7]),
        .O(icmp_ln878_26_fu_1248_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_26_fu_1248_p2_carry_i_6
       (.I0(max_V_22_fu_1242_p3__15[4]),
        .I1(p_Result_23_reg_1923[4]),
        .I2(max_V_22_fu_1242_p3__15[5]),
        .I3(p_Result_23_reg_1923[5]),
        .O(icmp_ln878_26_fu_1248_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_26_fu_1248_p2_carry_i_7
       (.I0(max_V_22_fu_1242_p3__15[2]),
        .I1(p_Result_23_reg_1923[2]),
        .I2(max_V_22_fu_1242_p3__15[3]),
        .I3(p_Result_23_reg_1923[3]),
        .O(icmp_ln878_26_fu_1248_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_26_fu_1248_p2_carry_i_8
       (.I0(max_V_22_fu_1242_p3__15[0]),
        .I1(p_Result_23_reg_1923[0]),
        .I2(max_V_22_fu_1242_p3__15[1]),
        .I3(p_Result_23_reg_1923[1]),
        .O(icmp_ln878_26_fu_1248_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_27_fu_1367_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_27_fu_1367_p2_carry_n_3,icmp_ln878_27_fu_1367_p2_carry_n_4,icmp_ln878_27_fu_1367_p2_carry_n_5,icmp_ln878_27_fu_1367_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_27_fu_1367_p2_carry_i_1_n_3,icmp_ln878_27_fu_1367_p2_carry_i_2_n_3,icmp_ln878_27_fu_1367_p2_carry_i_3_n_3,icmp_ln878_27_fu_1367_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_27_fu_1367_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_27_fu_1367_p2_carry_i_5_n_3,icmp_ln878_27_fu_1367_p2_carry_i_6_n_3,icmp_ln878_27_fu_1367_p2_carry_i_7_n_3,icmp_ln878_27_fu_1367_p2_carry_i_8_n_3}));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_27_fu_1367_p2_carry_i_1
       (.I0(max_V_23_reg_1943[6]),
        .I1(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I2(\p_Val2_6_reg_510_reg_n_3_[22] ),
        .I3(src_buf_V_2_0_reg_521[22]),
        .I4(p_Result_24_fu_1357_p4[7]),
        .I5(max_V_23_reg_1943[7]),
        .O(icmp_ln878_27_fu_1367_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_27_fu_1367_p2_carry_i_10
       (.I0(src_buf_V_2_0_reg_521[21]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[21] ),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(p_Result_24_fu_1357_p4[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_27_fu_1367_p2_carry_i_11
       (.I0(src_buf_V_2_0_reg_521[19]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[19] ),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(p_Result_24_fu_1357_p4[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_27_fu_1367_p2_carry_i_12
       (.I0(src_buf_V_2_0_reg_521[17]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[17] ),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(p_Result_24_fu_1357_p4[1]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_27_fu_1367_p2_carry_i_2
       (.I0(max_V_23_reg_1943[4]),
        .I1(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I2(\p_Val2_6_reg_510_reg_n_3_[20] ),
        .I3(src_buf_V_2_0_reg_521[20]),
        .I4(p_Result_24_fu_1357_p4[5]),
        .I5(max_V_23_reg_1943[5]),
        .O(icmp_ln878_27_fu_1367_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_27_fu_1367_p2_carry_i_3
       (.I0(max_V_23_reg_1943[2]),
        .I1(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I2(\p_Val2_6_reg_510_reg_n_3_[18] ),
        .I3(src_buf_V_2_0_reg_521[18]),
        .I4(p_Result_24_fu_1357_p4[3]),
        .I5(max_V_23_reg_1943[3]),
        .O(icmp_ln878_27_fu_1367_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_27_fu_1367_p2_carry_i_4
       (.I0(max_V_23_reg_1943[0]),
        .I1(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I2(\p_Val2_6_reg_510_reg_n_3_[16] ),
        .I3(src_buf_V_2_0_reg_521[16]),
        .I4(p_Result_24_fu_1357_p4[1]),
        .I5(max_V_23_reg_1943[1]),
        .O(icmp_ln878_27_fu_1367_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_27_fu_1367_p2_carry_i_5
       (.I0(max_V_23_reg_1943[6]),
        .I1(src_buf_V_2_0_reg_521[22]),
        .I2(\p_Val2_6_reg_510_reg_n_3_[22] ),
        .I3(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I4(max_V_23_reg_1943[7]),
        .I5(p_Result_24_fu_1357_p4[7]),
        .O(icmp_ln878_27_fu_1367_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_27_fu_1367_p2_carry_i_6
       (.I0(max_V_23_reg_1943[4]),
        .I1(src_buf_V_2_0_reg_521[20]),
        .I2(\p_Val2_6_reg_510_reg_n_3_[20] ),
        .I3(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I4(max_V_23_reg_1943[5]),
        .I5(p_Result_24_fu_1357_p4[5]),
        .O(icmp_ln878_27_fu_1367_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_27_fu_1367_p2_carry_i_7
       (.I0(max_V_23_reg_1943[2]),
        .I1(src_buf_V_2_0_reg_521[18]),
        .I2(\p_Val2_6_reg_510_reg_n_3_[18] ),
        .I3(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I4(max_V_23_reg_1943[3]),
        .I5(p_Result_24_fu_1357_p4[3]),
        .O(icmp_ln878_27_fu_1367_p2_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_27_fu_1367_p2_carry_i_8
       (.I0(max_V_23_reg_1943[0]),
        .I1(src_buf_V_2_0_reg_521[16]),
        .I2(\p_Val2_6_reg_510_reg_n_3_[16] ),
        .I3(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I4(max_V_23_reg_1943[1]),
        .I5(p_Result_24_fu_1357_p4[1]),
        .O(icmp_ln878_27_fu_1367_p2_carry_i_8_n_3));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_27_fu_1367_p2_carry_i_9
       (.I0(src_buf_V_2_0_reg_521[23]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[23] ),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(p_Result_24_fu_1357_p4[7]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_28_fu_1395_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_28_fu_1395_p2,icmp_ln878_28_fu_1395_p2_carry_n_4,icmp_ln878_28_fu_1395_p2_carry_n_5,icmp_ln878_28_fu_1395_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_28_fu_1395_p2_carry_i_1_n_3,icmp_ln878_28_fu_1395_p2_carry_i_2_n_3,icmp_ln878_28_fu_1395_p2_carry_i_3_n_3,icmp_ln878_28_fu_1395_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_28_fu_1395_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_28_fu_1395_p2_carry_i_5_n_3,icmp_ln878_28_fu_1395_p2_carry_i_6_n_3,icmp_ln878_28_fu_1395_p2_carry_i_7_n_3,icmp_ln878_28_fu_1395_p2_carry_i_8_n_3}));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_28_fu_1395_p2_carry_i_1
       (.I0(max_V_24_fu_1379_p3[6]),
        .I1(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I2(src_buf_V_2_0_reg_521[22]),
        .I3(src_buf_V_2_1_reg_1950[22]),
        .I4(p_Result_25_fu_1385_p4[7]),
        .I5(max_V_24_fu_1379_p3[7]),
        .O(icmp_ln878_28_fu_1395_p2_carry_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hF870078F)) 
    icmp_ln878_28_fu_1395_p2_carry_i_10
       (.I0(ap_enable_reg_pp3_iter10),
        .I1(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I2(src_buf_V_2_0_reg_521[21]),
        .I3(src_buf_V_2_1_reg_1950[21]),
        .I4(max_V_24_fu_1379_p3[5]),
        .O(icmp_ln878_28_fu_1395_p2_carry_i_10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hF870078F)) 
    icmp_ln878_28_fu_1395_p2_carry_i_11
       (.I0(ap_enable_reg_pp3_iter10),
        .I1(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I2(src_buf_V_2_0_reg_521[19]),
        .I3(src_buf_V_2_1_reg_1950[19]),
        .I4(max_V_24_fu_1379_p3[3]),
        .O(icmp_ln878_28_fu_1395_p2_carry_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hF870078F)) 
    icmp_ln878_28_fu_1395_p2_carry_i_12
       (.I0(ap_enable_reg_pp3_iter10),
        .I1(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I2(src_buf_V_2_0_reg_521[17]),
        .I3(src_buf_V_2_1_reg_1950[17]),
        .I4(max_V_24_fu_1379_p3[1]),
        .O(icmp_ln878_28_fu_1395_p2_carry_i_12_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_28_fu_1395_p2_carry_i_2
       (.I0(max_V_24_fu_1379_p3[4]),
        .I1(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I2(src_buf_V_2_0_reg_521[20]),
        .I3(src_buf_V_2_1_reg_1950[20]),
        .I4(p_Result_25_fu_1385_p4[5]),
        .I5(max_V_24_fu_1379_p3[5]),
        .O(icmp_ln878_28_fu_1395_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_28_fu_1395_p2_carry_i_3
       (.I0(max_V_24_fu_1379_p3[2]),
        .I1(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I2(src_buf_V_2_0_reg_521[18]),
        .I3(src_buf_V_2_1_reg_1950[18]),
        .I4(p_Result_25_fu_1385_p4[3]),
        .I5(max_V_24_fu_1379_p3[3]),
        .O(icmp_ln878_28_fu_1395_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_28_fu_1395_p2_carry_i_4
       (.I0(max_V_24_fu_1379_p3[0]),
        .I1(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I2(src_buf_V_2_0_reg_521[16]),
        .I3(src_buf_V_2_1_reg_1950[16]),
        .I4(p_Result_25_fu_1385_p4[1]),
        .I5(max_V_24_fu_1379_p3[1]),
        .O(icmp_ln878_28_fu_1395_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'h99A5A5A500000000)) 
    icmp_ln878_28_fu_1395_p2_carry_i_5
       (.I0(max_V_24_fu_1379_p3[6]),
        .I1(src_buf_V_2_1_reg_1950[22]),
        .I2(src_buf_V_2_0_reg_521[22]),
        .I3(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I4(ap_enable_reg_pp3_iter10),
        .I5(icmp_ln878_28_fu_1395_p2_carry_i_9_n_3),
        .O(icmp_ln878_28_fu_1395_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'h99A5A5A500000000)) 
    icmp_ln878_28_fu_1395_p2_carry_i_6
       (.I0(max_V_24_fu_1379_p3[4]),
        .I1(src_buf_V_2_1_reg_1950[20]),
        .I2(src_buf_V_2_0_reg_521[20]),
        .I3(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I4(ap_enable_reg_pp3_iter10),
        .I5(icmp_ln878_28_fu_1395_p2_carry_i_10_n_3),
        .O(icmp_ln878_28_fu_1395_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'h99A5A5A500000000)) 
    icmp_ln878_28_fu_1395_p2_carry_i_7
       (.I0(max_V_24_fu_1379_p3[2]),
        .I1(src_buf_V_2_1_reg_1950[18]),
        .I2(src_buf_V_2_0_reg_521[18]),
        .I3(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I4(ap_enable_reg_pp3_iter10),
        .I5(icmp_ln878_28_fu_1395_p2_carry_i_11_n_3),
        .O(icmp_ln878_28_fu_1395_p2_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'h99A5A5A500000000)) 
    icmp_ln878_28_fu_1395_p2_carry_i_8
       (.I0(max_V_24_fu_1379_p3[0]),
        .I1(src_buf_V_2_1_reg_1950[16]),
        .I2(src_buf_V_2_0_reg_521[16]),
        .I3(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I4(ap_enable_reg_pp3_iter10),
        .I5(icmp_ln878_28_fu_1395_p2_carry_i_12_n_3),
        .O(icmp_ln878_28_fu_1395_p2_carry_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hF870078F)) 
    icmp_ln878_28_fu_1395_p2_carry_i_9
       (.I0(ap_enable_reg_pp3_iter10),
        .I1(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I2(src_buf_V_2_0_reg_521[23]),
        .I3(src_buf_V_2_1_reg_1950[23]),
        .I4(max_V_24_fu_1379_p3[7]),
        .O(icmp_ln878_28_fu_1395_p2_carry_i_9_n_3));
  FDRE \icmp_ln878_28_reg_2010_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln878_12_reg_19660),
        .D(icmp_ln878_28_fu_1395_p2),
        .Q(icmp_ln878_28_reg_2010),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_29_fu_1482_p2_carry
       (.CI(1'b0),
        .CO({p_2_in,icmp_ln878_29_fu_1482_p2_carry_n_4,icmp_ln878_29_fu_1482_p2_carry_n_5,icmp_ln878_29_fu_1482_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_29_fu_1482_p2_carry_i_1_n_3,icmp_ln878_29_fu_1482_p2_carry_i_2_n_3,icmp_ln878_29_fu_1482_p2_carry_i_3_n_3,icmp_ln878_29_fu_1482_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_29_fu_1482_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_29_fu_1482_p2_carry_i_5_n_3,icmp_ln878_29_fu_1482_p2_carry_i_6_n_3,icmp_ln878_29_fu_1482_p2_carry_i_7_n_3,icmp_ln878_29_fu_1482_p2_carry_i_8_n_3}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_29_fu_1482_p2_carry_i_1
       (.I0(max_V_25_fu_1476_p3__15[6]),
        .I1(p_Result_26_reg_2015[6]),
        .I2(p_Result_26_reg_2015[7]),
        .I3(max_V_25_fu_1476_p3__15[7]),
        .O(icmp_ln878_29_fu_1482_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_29_fu_1482_p2_carry_i_2
       (.I0(max_V_25_fu_1476_p3__15[4]),
        .I1(p_Result_26_reg_2015[4]),
        .I2(p_Result_26_reg_2015[5]),
        .I3(max_V_25_fu_1476_p3__15[5]),
        .O(icmp_ln878_29_fu_1482_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_29_fu_1482_p2_carry_i_3
       (.I0(max_V_25_fu_1476_p3__15[2]),
        .I1(p_Result_26_reg_2015[2]),
        .I2(p_Result_26_reg_2015[3]),
        .I3(max_V_25_fu_1476_p3__15[3]),
        .O(icmp_ln878_29_fu_1482_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_29_fu_1482_p2_carry_i_4
       (.I0(max_V_25_fu_1476_p3__15[0]),
        .I1(p_Result_26_reg_2015[0]),
        .I2(p_Result_26_reg_2015[1]),
        .I3(max_V_25_fu_1476_p3__15[1]),
        .O(icmp_ln878_29_fu_1482_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_29_fu_1482_p2_carry_i_5
       (.I0(max_V_25_fu_1476_p3__15[6]),
        .I1(p_Result_26_reg_2015[6]),
        .I2(max_V_25_fu_1476_p3__15[7]),
        .I3(p_Result_26_reg_2015[7]),
        .O(icmp_ln878_29_fu_1482_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_29_fu_1482_p2_carry_i_6
       (.I0(max_V_25_fu_1476_p3__15[4]),
        .I1(p_Result_26_reg_2015[4]),
        .I2(max_V_25_fu_1476_p3__15[5]),
        .I3(p_Result_26_reg_2015[5]),
        .O(icmp_ln878_29_fu_1482_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_29_fu_1482_p2_carry_i_7
       (.I0(max_V_25_fu_1476_p3__15[2]),
        .I1(p_Result_26_reg_2015[2]),
        .I2(max_V_25_fu_1476_p3__15[3]),
        .I3(p_Result_26_reg_2015[3]),
        .O(icmp_ln878_29_fu_1482_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_29_fu_1482_p2_carry_i_8
       (.I0(max_V_25_fu_1476_p3__15[0]),
        .I1(p_Result_26_reg_2015[0]),
        .I2(max_V_25_fu_1476_p3__15[1]),
        .I3(p_Result_26_reg_2015[1]),
        .O(icmp_ln878_29_fu_1482_p2_carry_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \icmp_ln878_2_reg_1649[0]_i_1 
       (.I0(sel0[13]),
        .I1(sel0[14]),
        .I2(\icmp_ln878_2_reg_1649[0]_i_2_n_3 ),
        .I3(sel0[12]),
        .I4(sel0[15]),
        .O(\icmp_ln878_2_reg_1649[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \icmp_ln878_2_reg_1649[0]_i_2 
       (.I0(\icmp_ln878_2_reg_1649[0]_i_3_n_3 ),
        .I1(sel0[6]),
        .I2(\icmp_ln878_2_reg_1649[0]_i_4_n_3 ),
        .I3(sel0[8]),
        .I4(sel0[7]),
        .I5(\icmp_ln878_2_reg_1649[0]_i_5_n_3 ),
        .O(\icmp_ln878_2_reg_1649[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \icmp_ln878_2_reg_1649[0]_i_3 
       (.I0(sel0[11]),
        .I1(sel0[10]),
        .I2(sel0[9]),
        .O(\icmp_ln878_2_reg_1649[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln878_2_reg_1649[0]_i_4 
       (.I0(sel0[3]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(sel0[2]),
        .I4(sel0[5]),
        .I5(sel0[4]),
        .O(\icmp_ln878_2_reg_1649[0]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln878_2_reg_1649[0]_i_5 
       (.I0(sel0[10]),
        .I1(sel0[11]),
        .O(\icmp_ln878_2_reg_1649[0]_i_5_n_3 ));
  FDRE \icmp_ln878_2_reg_1649_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\icmp_ln878_2_reg_1649[0]_i_1_n_3 ),
        .Q(\icmp_ln878_2_reg_1649_reg_n_3_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_3_fu_739_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_3_fu_739_p2_carry_n_3,icmp_ln878_3_fu_739_p2_carry_n_4,icmp_ln878_3_fu_739_p2_carry_n_5,icmp_ln878_3_fu_739_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_3_fu_739_p2_carry_i_1_n_3,icmp_ln878_3_fu_739_p2_carry_i_2_n_3,icmp_ln878_3_fu_739_p2_carry_i_3_n_3,icmp_ln878_3_fu_739_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_3_fu_739_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_3_fu_739_p2_carry_i_5_n_3,icmp_ln878_3_fu_739_p2_carry_i_6_n_3,icmp_ln878_3_fu_739_p2_carry_i_7_n_3,icmp_ln878_3_fu_739_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_3_fu_739_p2_carry__0
       (.CI(icmp_ln878_3_fu_739_p2_carry_n_3),
        .CO({icmp_ln878_3_fu_739_p2_carry__0_n_3,icmp_ln878_3_fu_739_p2_carry__0_n_4,icmp_ln878_3_fu_739_p2_carry__0_n_5,icmp_ln878_3_fu_739_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_3_fu_739_p2_carry__0_i_1_n_3,icmp_ln878_3_fu_739_p2_carry__0_i_2_n_3,icmp_ln878_3_fu_739_p2_carry__0_i_3_n_3,icmp_ln878_3_fu_739_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln878_3_fu_739_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_3_fu_739_p2_carry__0_i_5_n_3,icmp_ln878_3_fu_739_p2_carry__0_i_6_n_3,icmp_ln878_3_fu_739_p2_carry__0_i_7_n_3,icmp_ln878_3_fu_739_p2_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln878_3_fu_739_p2_carry__0_i_1
       (.I0(op2_assign_reg_1639[14]),
        .I1(op2_assign_reg_1639[15]),
        .O(icmp_ln878_3_fu_739_p2_carry__0_i_1_n_3));
  LUT3 #(
    .INIT(8'hF2)) 
    icmp_ln878_3_fu_739_p2_carry__0_i_2
       (.I0(op2_assign_reg_1639[12]),
        .I1(row_V_reg_404_reg[12]),
        .I2(op2_assign_reg_1639[13]),
        .O(icmp_ln878_3_fu_739_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_3_fu_739_p2_carry__0_i_3
       (.I0(op2_assign_reg_1639[10]),
        .I1(row_V_reg_404_reg[10]),
        .I2(row_V_reg_404_reg[11]),
        .I3(op2_assign_reg_1639[11]),
        .O(icmp_ln878_3_fu_739_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_3_fu_739_p2_carry__0_i_4
       (.I0(op2_assign_reg_1639[8]),
        .I1(row_V_reg_404_reg[8]),
        .I2(row_V_reg_404_reg[9]),
        .I3(op2_assign_reg_1639[9]),
        .O(icmp_ln878_3_fu_739_p2_carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln878_3_fu_739_p2_carry__0_i_5
       (.I0(op2_assign_reg_1639[14]),
        .I1(op2_assign_reg_1639[15]),
        .O(icmp_ln878_3_fu_739_p2_carry__0_i_5_n_3));
  LUT3 #(
    .INIT(8'h09)) 
    icmp_ln878_3_fu_739_p2_carry__0_i_6
       (.I0(op2_assign_reg_1639[12]),
        .I1(row_V_reg_404_reg[12]),
        .I2(op2_assign_reg_1639[13]),
        .O(icmp_ln878_3_fu_739_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_3_fu_739_p2_carry__0_i_7
       (.I0(op2_assign_reg_1639[10]),
        .I1(row_V_reg_404_reg[10]),
        .I2(op2_assign_reg_1639[11]),
        .I3(row_V_reg_404_reg[11]),
        .O(icmp_ln878_3_fu_739_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_3_fu_739_p2_carry__0_i_8
       (.I0(op2_assign_reg_1639[8]),
        .I1(row_V_reg_404_reg[8]),
        .I2(op2_assign_reg_1639[9]),
        .I3(row_V_reg_404_reg[9]),
        .O(icmp_ln878_3_fu_739_p2_carry__0_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_3_fu_739_p2_carry__1
       (.CI(icmp_ln878_3_fu_739_p2_carry__0_n_3),
        .CO({NLW_icmp_ln878_3_fu_739_p2_carry__1_CO_UNCONNECTED[3:1],icmp_ln878_3_fu_739_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,op2_assign_reg_1639[16]}),
        .O(NLW_icmp_ln878_3_fu_739_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,icmp_ln878_3_fu_739_p2_carry__1_i_1_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln878_3_fu_739_p2_carry__1_i_1
       (.I0(op2_assign_reg_1639[16]),
        .O(icmp_ln878_3_fu_739_p2_carry__1_i_1_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_3_fu_739_p2_carry_i_1
       (.I0(op2_assign_reg_1639[6]),
        .I1(row_V_reg_404_reg[6]),
        .I2(row_V_reg_404_reg[7]),
        .I3(op2_assign_reg_1639[7]),
        .O(icmp_ln878_3_fu_739_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_3_fu_739_p2_carry_i_2
       (.I0(op2_assign_reg_1639[4]),
        .I1(row_V_reg_404_reg[4]),
        .I2(row_V_reg_404_reg[5]),
        .I3(op2_assign_reg_1639[5]),
        .O(icmp_ln878_3_fu_739_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_3_fu_739_p2_carry_i_3
       (.I0(op2_assign_reg_1639[2]),
        .I1(row_V_reg_404_reg[2]),
        .I2(row_V_reg_404_reg[3]),
        .I3(op2_assign_reg_1639[3]),
        .O(icmp_ln878_3_fu_739_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_3_fu_739_p2_carry_i_4
       (.I0(op2_assign_reg_1639[0]),
        .I1(row_V_reg_404_reg[0]),
        .I2(row_V_reg_404_reg[1]),
        .I3(op2_assign_reg_1639[1]),
        .O(icmp_ln878_3_fu_739_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_3_fu_739_p2_carry_i_5
       (.I0(op2_assign_reg_1639[6]),
        .I1(row_V_reg_404_reg[6]),
        .I2(op2_assign_reg_1639[7]),
        .I3(row_V_reg_404_reg[7]),
        .O(icmp_ln878_3_fu_739_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_3_fu_739_p2_carry_i_6
       (.I0(op2_assign_reg_1639[4]),
        .I1(row_V_reg_404_reg[4]),
        .I2(op2_assign_reg_1639[5]),
        .I3(row_V_reg_404_reg[5]),
        .O(icmp_ln878_3_fu_739_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_3_fu_739_p2_carry_i_7
       (.I0(op2_assign_reg_1639[2]),
        .I1(row_V_reg_404_reg[2]),
        .I2(op2_assign_reg_1639[3]),
        .I3(row_V_reg_404_reg[3]),
        .O(icmp_ln878_3_fu_739_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_3_fu_739_p2_carry_i_8
       (.I0(op2_assign_reg_1639[0]),
        .I1(row_V_reg_404_reg[0]),
        .I2(op2_assign_reg_1639[1]),
        .I3(row_V_reg_404_reg[1]),
        .O(icmp_ln878_3_fu_739_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_4_fu_775_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_4_fu_775_p2_carry_n_3,icmp_ln878_4_fu_775_p2_carry_n_4,icmp_ln878_4_fu_775_p2_carry_n_5,icmp_ln878_4_fu_775_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_4_fu_775_p2_carry_i_1_n_3,icmp_ln878_4_fu_775_p2_carry_i_2_n_3,icmp_ln878_4_fu_775_p2_carry_i_3_n_3,icmp_ln878_4_fu_775_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_4_fu_775_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_4_fu_775_p2_carry_i_5_n_3,icmp_ln878_4_fu_775_p2_carry_i_6_n_3,icmp_ln878_4_fu_775_p2_carry_i_7_n_3,icmp_ln878_4_fu_775_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_4_fu_775_p2_carry__0
       (.CI(icmp_ln878_4_fu_775_p2_carry_n_3),
        .CO({NLW_icmp_ln878_4_fu_775_p2_carry__0_CO_UNCONNECTED[3],icmp_ln878_4_fu_775_p2,icmp_ln878_4_fu_775_p2_carry__0_n_5,icmp_ln878_4_fu_775_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln878_4_fu_775_p2_carry__0_i_1_n_3,icmp_ln878_4_fu_775_p2_carry__0_i_2_n_3,icmp_ln878_4_fu_775_p2_carry__0_i_3_n_3}),
        .O(NLW_icmp_ln878_4_fu_775_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln878_4_fu_775_p2_carry__0_i_4_n_3,icmp_ln878_4_fu_775_p2_carry__0_i_5_n_3,icmp_ln878_4_fu_775_p2_carry__0_i_6_n_3}));
  LUT5 #(
    .INIT(32'hFFFF028A)) 
    icmp_ln878_4_fu_775_p2_carry__0_i_1
       (.I0(add_ln1616_reg_1644[12]),
        .I1(\col_V_reg_416[12]_i_3_n_3 ),
        .I2(col_V_1_reg_1738_reg[12]),
        .I3(\col_V_reg_416_reg_n_3_[12] ),
        .I4(add_ln1616_reg_1644[13]),
        .O(icmp_ln878_4_fu_775_p2_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_4_fu_775_p2_carry__0_i_2
       (.I0(add_ln1616_reg_1644[10]),
        .I1(\col_V_reg_416[12]_i_3_n_3 ),
        .I2(col_V_1_reg_1738_reg[10]),
        .I3(\col_V_reg_416_reg_n_3_[10] ),
        .I4(zext_ln878_5_fu_771_p1[11]),
        .I5(add_ln1616_reg_1644[11]),
        .O(icmp_ln878_4_fu_775_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_4_fu_775_p2_carry__0_i_3
       (.I0(add_ln1616_reg_1644[8]),
        .I1(\col_V_reg_416[12]_i_3_n_3 ),
        .I2(col_V_1_reg_1738_reg[8]),
        .I3(\col_V_reg_416_reg_n_3_[8] ),
        .I4(zext_ln878_5_fu_771_p1[9]),
        .I5(add_ln1616_reg_1644[9]),
        .O(icmp_ln878_4_fu_775_p2_carry__0_i_3_n_3));
  LUT5 #(
    .INIT(32'h000099A5)) 
    icmp_ln878_4_fu_775_p2_carry__0_i_4
       (.I0(add_ln1616_reg_1644[12]),
        .I1(\col_V_reg_416_reg_n_3_[12] ),
        .I2(col_V_1_reg_1738_reg[12]),
        .I3(\col_V_reg_416[12]_i_3_n_3 ),
        .I4(add_ln1616_reg_1644[13]),
        .O(icmp_ln878_4_fu_775_p2_carry__0_i_4_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_4_fu_775_p2_carry__0_i_5
       (.I0(add_ln1616_reg_1644[10]),
        .I1(\col_V_reg_416_reg_n_3_[10] ),
        .I2(col_V_1_reg_1738_reg[10]),
        .I3(\col_V_reg_416[12]_i_3_n_3 ),
        .I4(add_ln1616_reg_1644[11]),
        .I5(zext_ln878_5_fu_771_p1[11]),
        .O(icmp_ln878_4_fu_775_p2_carry__0_i_5_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_4_fu_775_p2_carry__0_i_6
       (.I0(add_ln1616_reg_1644[8]),
        .I1(\col_V_reg_416_reg_n_3_[8] ),
        .I2(col_V_1_reg_1738_reg[8]),
        .I3(\col_V_reg_416[12]_i_3_n_3 ),
        .I4(add_ln1616_reg_1644[9]),
        .I5(zext_ln878_5_fu_771_p1[9]),
        .O(icmp_ln878_4_fu_775_p2_carry__0_i_6_n_3));
  LUT5 #(
    .INIT(32'hCAAAAAAA)) 
    icmp_ln878_4_fu_775_p2_carry__0_i_7
       (.I0(\col_V_reg_416_reg_n_3_[11] ),
        .I1(col_V_1_reg_1738_reg[11]),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(\icmp_ln878_4_reg_1743_reg[0]_0 ),
        .O(zext_ln878_5_fu_771_p1[11]));
  LUT5 #(
    .INIT(32'hCAAAAAAA)) 
    icmp_ln878_4_fu_775_p2_carry__0_i_8
       (.I0(\col_V_reg_416_reg_n_3_[9] ),
        .I1(col_V_1_reg_1738_reg[9]),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(\icmp_ln878_4_reg_1743_reg[0]_0 ),
        .O(zext_ln878_5_fu_771_p1[9]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_4_fu_775_p2_carry_i_1
       (.I0(add_ln1616_reg_1644[6]),
        .I1(\col_V_reg_416[12]_i_3_n_3 ),
        .I2(col_V_1_reg_1738_reg[6]),
        .I3(\col_V_reg_416_reg_n_3_[6] ),
        .I4(zext_ln878_5_fu_771_p1[7]),
        .I5(add_ln1616_reg_1644[7]),
        .O(icmp_ln878_4_fu_775_p2_carry_i_1_n_3));
  LUT5 #(
    .INIT(32'hCAAAAAAA)) 
    icmp_ln878_4_fu_775_p2_carry_i_10
       (.I0(\col_V_reg_416_reg_n_3_[5] ),
        .I1(col_V_1_reg_1738_reg[5]),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(\icmp_ln878_4_reg_1743_reg[0]_0 ),
        .O(zext_ln878_5_fu_771_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hCAAAAAAA)) 
    icmp_ln878_4_fu_775_p2_carry_i_11
       (.I0(\col_V_reg_416_reg_n_3_[3] ),
        .I1(col_V_1_reg_1738_reg[3]),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(\icmp_ln878_4_reg_1743_reg[0]_0 ),
        .O(zext_ln878_5_fu_771_p1[3]));
  LUT5 #(
    .INIT(32'hCAAAAAAA)) 
    icmp_ln878_4_fu_775_p2_carry_i_12
       (.I0(\col_V_reg_416_reg_n_3_[1] ),
        .I1(col_V_1_reg_1738_reg[1]),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(\icmp_ln878_4_reg_1743_reg[0]_0 ),
        .O(zext_ln878_5_fu_771_p1[1]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_4_fu_775_p2_carry_i_2
       (.I0(add_ln1616_reg_1644[4]),
        .I1(\col_V_reg_416[12]_i_3_n_3 ),
        .I2(col_V_1_reg_1738_reg[4]),
        .I3(\col_V_reg_416_reg_n_3_[4] ),
        .I4(zext_ln878_5_fu_771_p1[5]),
        .I5(add_ln1616_reg_1644[5]),
        .O(icmp_ln878_4_fu_775_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_4_fu_775_p2_carry_i_3
       (.I0(add_ln1616_reg_1644[2]),
        .I1(\col_V_reg_416[12]_i_3_n_3 ),
        .I2(col_V_1_reg_1738_reg[2]),
        .I3(\col_V_reg_416_reg_n_3_[2] ),
        .I4(zext_ln878_5_fu_771_p1[3]),
        .I5(add_ln1616_reg_1644[3]),
        .O(icmp_ln878_4_fu_775_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_4_fu_775_p2_carry_i_4
       (.I0(add_ln1616_reg_1644[0]),
        .I1(\col_V_reg_416[12]_i_3_n_3 ),
        .I2(col_V_1_reg_1738_reg[0]),
        .I3(\col_V_reg_416_reg_n_3_[0] ),
        .I4(zext_ln878_5_fu_771_p1[1]),
        .I5(add_ln1616_reg_1644[1]),
        .O(icmp_ln878_4_fu_775_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_4_fu_775_p2_carry_i_5
       (.I0(add_ln1616_reg_1644[6]),
        .I1(\col_V_reg_416_reg_n_3_[6] ),
        .I2(col_V_1_reg_1738_reg[6]),
        .I3(\col_V_reg_416[12]_i_3_n_3 ),
        .I4(add_ln1616_reg_1644[7]),
        .I5(zext_ln878_5_fu_771_p1[7]),
        .O(icmp_ln878_4_fu_775_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_4_fu_775_p2_carry_i_6
       (.I0(add_ln1616_reg_1644[4]),
        .I1(\col_V_reg_416_reg_n_3_[4] ),
        .I2(col_V_1_reg_1738_reg[4]),
        .I3(\col_V_reg_416[12]_i_3_n_3 ),
        .I4(add_ln1616_reg_1644[5]),
        .I5(zext_ln878_5_fu_771_p1[5]),
        .O(icmp_ln878_4_fu_775_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_4_fu_775_p2_carry_i_7
       (.I0(add_ln1616_reg_1644[2]),
        .I1(\col_V_reg_416_reg_n_3_[2] ),
        .I2(col_V_1_reg_1738_reg[2]),
        .I3(\col_V_reg_416[12]_i_3_n_3 ),
        .I4(add_ln1616_reg_1644[3]),
        .I5(zext_ln878_5_fu_771_p1[3]),
        .O(icmp_ln878_4_fu_775_p2_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_4_fu_775_p2_carry_i_8
       (.I0(add_ln1616_reg_1644[0]),
        .I1(\col_V_reg_416_reg_n_3_[0] ),
        .I2(col_V_1_reg_1738_reg[0]),
        .I3(\col_V_reg_416[12]_i_3_n_3 ),
        .I4(add_ln1616_reg_1644[1]),
        .I5(zext_ln878_5_fu_771_p1[1]),
        .O(icmp_ln878_4_fu_775_p2_carry_i_8_n_3));
  LUT5 #(
    .INIT(32'hCAAAAAAA)) 
    icmp_ln878_4_fu_775_p2_carry_i_9
       (.I0(\col_V_reg_416_reg_n_3_[7] ),
        .I1(col_V_1_reg_1738_reg[7]),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(\icmp_ln878_4_reg_1743_reg[0]_0 ),
        .O(zext_ln878_5_fu_771_p1[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln878_4_reg_1743[0]_i_1 
       (.I0(ap_CS_fsm_pp3_stage0),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(\icmp_ln878_4_reg_1743[0]_i_1_n_3 ));
  FDRE \icmp_ln878_4_reg_1743_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln878_4_reg_1743[0]_i_1_n_3 ),
        .D(\icmp_ln878_4_reg_1743_reg[0]_0 ),
        .Q(icmp_ln878_4_reg_1743_pp3_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln878_4_reg_1743_pp3_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_4_reg_1743_pp3_iter1_reg),
        .Q(icmp_ln878_4_reg_1743_pp3_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln878_4_reg_1743_pp3_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_4_reg_1743_pp3_iter2_reg),
        .Q(icmp_ln878_4_reg_1743_pp3_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln878_4_reg_1743_pp3_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_4_reg_1743_pp3_iter3_reg),
        .Q(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln878_4_reg_1743_pp3_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .Q(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln878_4_reg_1743_pp3_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .Q(icmp_ln878_4_reg_1743_pp3_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln878_4_reg_1743_pp3_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_4_reg_1743_pp3_iter6_reg),
        .Q(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .R(1'b0));
  FDRE \icmp_ln878_4_reg_1743_pp3_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .Q(icmp_ln878_4_reg_1743_pp3_iter8_reg),
        .R(1'b0));
  FDRE \icmp_ln878_4_reg_1743_pp3_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_4_reg_1743_pp3_iter8_reg),
        .Q(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln878_4_reg_1743_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln878_4_reg_1743[0]_i_1_n_3 ),
        .D(icmp_ln878_4_fu_775_p2),
        .Q(\icmp_ln878_4_reg_1743_reg[0]_0 ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_5_fu_780_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_5_fu_780_p2_carry_n_3,icmp_ln878_5_fu_780_p2_carry_n_4,icmp_ln878_5_fu_780_p2_carry_n_5,icmp_ln878_5_fu_780_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_5_fu_780_p2_carry_i_1_n_3,icmp_ln878_5_fu_780_p2_carry_i_2_n_3,icmp_ln878_5_fu_780_p2_carry_i_3_n_3,icmp_ln878_5_fu_780_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_5_fu_780_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_5_fu_780_p2_carry_i_5_n_3,icmp_ln878_5_fu_780_p2_carry_i_6_n_3,icmp_ln878_5_fu_780_p2_carry_i_7_n_3,icmp_ln878_5_fu_780_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_5_fu_780_p2_carry__0
       (.CI(icmp_ln878_5_fu_780_p2_carry_n_3),
        .CO({icmp_ln878_5_fu_780_p2,icmp_ln878_5_fu_780_p2_carry__0_n_4,icmp_ln878_5_fu_780_p2_carry__0_n_5,icmp_ln878_5_fu_780_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_5_fu_780_p2_carry__0_i_1_n_3,icmp_ln878_5_fu_780_p2_carry__0_i_2_n_3,icmp_ln878_5_fu_780_p2_carry__0_i_3_n_3,icmp_ln878_5_fu_780_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln878_5_fu_780_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_5_fu_780_p2_carry__0_i_5_n_3,icmp_ln878_5_fu_780_p2_carry__0_i_6_n_3,icmp_ln878_5_fu_780_p2_carry__0_i_7_n_3,icmp_ln878_5_fu_780_p2_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln878_5_fu_780_p2_carry__0_i_1
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [14]),
        .I1(\icmp_ln878_reg_1626_reg[0]_0 [15]),
        .O(icmp_ln878_5_fu_780_p2_carry__0_i_1_n_3));
  LUT5 #(
    .INIT(32'hFFFF028A)) 
    icmp_ln878_5_fu_780_p2_carry__0_i_2
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [12]),
        .I1(\col_V_reg_416[12]_i_3_n_3 ),
        .I2(col_V_1_reg_1738_reg[12]),
        .I3(\col_V_reg_416_reg_n_3_[12] ),
        .I4(\icmp_ln878_reg_1626_reg[0]_0 [13]),
        .O(icmp_ln878_5_fu_780_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_5_fu_780_p2_carry__0_i_3
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [10]),
        .I1(\col_V_reg_416[12]_i_3_n_3 ),
        .I2(col_V_1_reg_1738_reg[10]),
        .I3(\col_V_reg_416_reg_n_3_[10] ),
        .I4(zext_ln878_5_fu_771_p1[11]),
        .I5(\icmp_ln878_reg_1626_reg[0]_0 [11]),
        .O(icmp_ln878_5_fu_780_p2_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_5_fu_780_p2_carry__0_i_4
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [8]),
        .I1(\col_V_reg_416[12]_i_3_n_3 ),
        .I2(col_V_1_reg_1738_reg[8]),
        .I3(\col_V_reg_416_reg_n_3_[8] ),
        .I4(zext_ln878_5_fu_771_p1[9]),
        .I5(\icmp_ln878_reg_1626_reg[0]_0 [9]),
        .O(icmp_ln878_5_fu_780_p2_carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln878_5_fu_780_p2_carry__0_i_5
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [14]),
        .I1(\icmp_ln878_reg_1626_reg[0]_0 [15]),
        .O(icmp_ln878_5_fu_780_p2_carry__0_i_5_n_3));
  LUT5 #(
    .INIT(32'h000099A5)) 
    icmp_ln878_5_fu_780_p2_carry__0_i_6
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [12]),
        .I1(\col_V_reg_416_reg_n_3_[12] ),
        .I2(col_V_1_reg_1738_reg[12]),
        .I3(\col_V_reg_416[12]_i_3_n_3 ),
        .I4(\icmp_ln878_reg_1626_reg[0]_0 [13]),
        .O(icmp_ln878_5_fu_780_p2_carry__0_i_6_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_5_fu_780_p2_carry__0_i_7
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [10]),
        .I1(\col_V_reg_416_reg_n_3_[10] ),
        .I2(col_V_1_reg_1738_reg[10]),
        .I3(\col_V_reg_416[12]_i_3_n_3 ),
        .I4(\icmp_ln878_reg_1626_reg[0]_0 [11]),
        .I5(zext_ln878_5_fu_771_p1[11]),
        .O(icmp_ln878_5_fu_780_p2_carry__0_i_7_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_5_fu_780_p2_carry__0_i_8
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [8]),
        .I1(\col_V_reg_416_reg_n_3_[8] ),
        .I2(col_V_1_reg_1738_reg[8]),
        .I3(\col_V_reg_416[12]_i_3_n_3 ),
        .I4(\icmp_ln878_reg_1626_reg[0]_0 [9]),
        .I5(zext_ln878_5_fu_771_p1[9]),
        .O(icmp_ln878_5_fu_780_p2_carry__0_i_8_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_5_fu_780_p2_carry_i_1
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [6]),
        .I1(\col_V_reg_416[12]_i_3_n_3 ),
        .I2(col_V_1_reg_1738_reg[6]),
        .I3(\col_V_reg_416_reg_n_3_[6] ),
        .I4(zext_ln878_5_fu_771_p1[7]),
        .I5(\icmp_ln878_reg_1626_reg[0]_0 [7]),
        .O(icmp_ln878_5_fu_780_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_5_fu_780_p2_carry_i_2
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [4]),
        .I1(\col_V_reg_416[12]_i_3_n_3 ),
        .I2(col_V_1_reg_1738_reg[4]),
        .I3(\col_V_reg_416_reg_n_3_[4] ),
        .I4(zext_ln878_5_fu_771_p1[5]),
        .I5(\icmp_ln878_reg_1626_reg[0]_0 [5]),
        .O(icmp_ln878_5_fu_780_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_5_fu_780_p2_carry_i_3
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [2]),
        .I1(\col_V_reg_416[12]_i_3_n_3 ),
        .I2(col_V_1_reg_1738_reg[2]),
        .I3(\col_V_reg_416_reg_n_3_[2] ),
        .I4(zext_ln878_5_fu_771_p1[3]),
        .I5(\icmp_ln878_reg_1626_reg[0]_0 [3]),
        .O(icmp_ln878_5_fu_780_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_5_fu_780_p2_carry_i_4
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [0]),
        .I1(\col_V_reg_416[12]_i_3_n_3 ),
        .I2(col_V_1_reg_1738_reg[0]),
        .I3(\col_V_reg_416_reg_n_3_[0] ),
        .I4(zext_ln878_5_fu_771_p1[1]),
        .I5(\icmp_ln878_reg_1626_reg[0]_0 [1]),
        .O(icmp_ln878_5_fu_780_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_5_fu_780_p2_carry_i_5
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [6]),
        .I1(\col_V_reg_416_reg_n_3_[6] ),
        .I2(col_V_1_reg_1738_reg[6]),
        .I3(\col_V_reg_416[12]_i_3_n_3 ),
        .I4(\icmp_ln878_reg_1626_reg[0]_0 [7]),
        .I5(zext_ln878_5_fu_771_p1[7]),
        .O(icmp_ln878_5_fu_780_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_5_fu_780_p2_carry_i_6
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [4]),
        .I1(\col_V_reg_416_reg_n_3_[4] ),
        .I2(col_V_1_reg_1738_reg[4]),
        .I3(\col_V_reg_416[12]_i_3_n_3 ),
        .I4(\icmp_ln878_reg_1626_reg[0]_0 [5]),
        .I5(zext_ln878_5_fu_771_p1[5]),
        .O(icmp_ln878_5_fu_780_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_5_fu_780_p2_carry_i_7
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [2]),
        .I1(\col_V_reg_416_reg_n_3_[2] ),
        .I2(col_V_1_reg_1738_reg[2]),
        .I3(\col_V_reg_416[12]_i_3_n_3 ),
        .I4(\icmp_ln878_reg_1626_reg[0]_0 [3]),
        .I5(zext_ln878_5_fu_771_p1[3]),
        .O(icmp_ln878_5_fu_780_p2_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_5_fu_780_p2_carry_i_8
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [0]),
        .I1(\col_V_reg_416_reg_n_3_[0] ),
        .I2(col_V_1_reg_1738_reg[0]),
        .I3(\col_V_reg_416[12]_i_3_n_3 ),
        .I4(\icmp_ln878_reg_1626_reg[0]_0 [1]),
        .I5(zext_ln878_5_fu_771_p1[1]),
        .O(icmp_ln878_5_fu_780_p2_carry_i_8_n_3));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln878_5_reg_1747[0]_i_1 
       (.I0(icmp_ln878_5_fu_780_p2),
        .I1(icmp_ln878_4_fu_775_p2),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_block_pp3_stage0_11001__0),
        .I4(\icmp_ln878_5_reg_1747_reg[0]_0 ),
        .O(\icmp_ln878_5_reg_1747[0]_i_1_n_3 ));
  FDRE \icmp_ln878_5_reg_1747_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln878_4_reg_1743[0]_i_1_n_3 ),
        .D(\icmp_ln878_5_reg_1747_reg[0]_0 ),
        .Q(icmp_ln878_5_reg_1747_pp3_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln878_5_reg_1747_pp3_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_5_reg_1747_pp3_iter1_reg),
        .Q(icmp_ln878_5_reg_1747_pp3_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln878_5_reg_1747_pp3_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_5_reg_1747_pp3_iter2_reg),
        .Q(icmp_ln878_5_reg_1747_pp3_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_5_reg_1747_pp3_iter3_reg),
        .Q(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln878_5_reg_1747_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln878_5_reg_1747[0]_i_1_n_3 ),
        .Q(\icmp_ln878_5_reg_1747_reg[0]_0 ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_6_fu_844_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_6_fu_844_p2_carry_n_3,icmp_ln878_6_fu_844_p2_carry_n_4,icmp_ln878_6_fu_844_p2_carry_n_5,icmp_ln878_6_fu_844_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_6_fu_844_p2_carry_i_1_n_3,icmp_ln878_6_fu_844_p2_carry_i_2_n_3,icmp_ln878_6_fu_844_p2_carry_i_3_n_3,icmp_ln878_6_fu_844_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_6_fu_844_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_6_fu_844_p2_carry_i_5_n_3,icmp_ln878_6_fu_844_p2_carry_i_6_n_3,icmp_ln878_6_fu_844_p2_carry_i_7_n_3,icmp_ln878_6_fu_844_p2_carry_i_8_n_3}));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_6_fu_844_p2_carry_i_1
       (.I0(max_V_fu_833_p3__7[6]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I2(src_buf_V_0_0_reg_428[6]),
        .I3(src_buf_V_0_1_reg_1793[6]),
        .I4(icmp_ln878_6_fu_844_p2_carry_i_9_n_3),
        .I5(max_V_fu_833_p3__7[7]),
        .O(icmp_ln878_6_fu_844_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_6_fu_844_p2_carry_i_10
       (.I0(src_buf_V_0_1_reg_1793[5]),
        .I1(src_buf_V_0_0_reg_428[5]),
        .I2(ap_enable_reg_pp3_iter6),
        .I3(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .O(icmp_ln878_6_fu_844_p2_carry_i_10_n_3));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_6_fu_844_p2_carry_i_11
       (.I0(src_buf_V_0_1_reg_1793[3]),
        .I1(src_buf_V_0_0_reg_428[3]),
        .I2(ap_enable_reg_pp3_iter6),
        .I3(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .O(icmp_ln878_6_fu_844_p2_carry_i_11_n_3));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_6_fu_844_p2_carry_i_12
       (.I0(src_buf_V_0_1_reg_1793[1]),
        .I1(src_buf_V_0_0_reg_428[1]),
        .I2(ap_enable_reg_pp3_iter6),
        .I3(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .O(icmp_ln878_6_fu_844_p2_carry_i_12_n_3));
  LUT6 #(
    .INIT(64'hA6A6F03CF03CF03C)) 
    icmp_ln878_6_fu_844_p2_carry_i_13
       (.I0(src_buf_V_0_1_reg_1793[7]),
        .I1(tobool_i_i_reg_1653),
        .I2(src_buf_V_0_0_reg_428[7]),
        .I3(\p_Val2_s_reg_440_reg_n_3_[7] ),
        .I4(ap_enable_reg_pp3_iter6),
        .I5(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .O(icmp_ln878_6_fu_844_p2_carry_i_13_n_3));
  LUT6 #(
    .INIT(64'hA6A6F03CF03CF03C)) 
    icmp_ln878_6_fu_844_p2_carry_i_14
       (.I0(src_buf_V_0_1_reg_1793[5]),
        .I1(tobool_i_i_reg_1653),
        .I2(src_buf_V_0_0_reg_428[5]),
        .I3(\p_Val2_s_reg_440_reg_n_3_[5] ),
        .I4(ap_enable_reg_pp3_iter6),
        .I5(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .O(icmp_ln878_6_fu_844_p2_carry_i_14_n_3));
  LUT6 #(
    .INIT(64'hA6A6F03CF03CF03C)) 
    icmp_ln878_6_fu_844_p2_carry_i_15
       (.I0(src_buf_V_0_1_reg_1793[3]),
        .I1(tobool_i_i_reg_1653),
        .I2(src_buf_V_0_0_reg_428[3]),
        .I3(\p_Val2_s_reg_440_reg_n_3_[3] ),
        .I4(ap_enable_reg_pp3_iter6),
        .I5(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .O(icmp_ln878_6_fu_844_p2_carry_i_15_n_3));
  LUT6 #(
    .INIT(64'hA6A6F03CF03CF03C)) 
    icmp_ln878_6_fu_844_p2_carry_i_16
       (.I0(src_buf_V_0_1_reg_1793[1]),
        .I1(tobool_i_i_reg_1653),
        .I2(src_buf_V_0_0_reg_428[1]),
        .I3(\p_Val2_s_reg_440_reg_n_3_[1] ),
        .I4(ap_enable_reg_pp3_iter6),
        .I5(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .O(icmp_ln878_6_fu_844_p2_carry_i_16_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_6_fu_844_p2_carry_i_2
       (.I0(max_V_fu_833_p3__7[4]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I2(src_buf_V_0_0_reg_428[4]),
        .I3(src_buf_V_0_1_reg_1793[4]),
        .I4(icmp_ln878_6_fu_844_p2_carry_i_10_n_3),
        .I5(max_V_fu_833_p3__7[5]),
        .O(icmp_ln878_6_fu_844_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_6_fu_844_p2_carry_i_3
       (.I0(max_V_fu_833_p3__7[2]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I2(src_buf_V_0_0_reg_428[2]),
        .I3(src_buf_V_0_1_reg_1793[2]),
        .I4(icmp_ln878_6_fu_844_p2_carry_i_11_n_3),
        .I5(max_V_fu_833_p3__7[3]),
        .O(icmp_ln878_6_fu_844_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_6_fu_844_p2_carry_i_4
       (.I0(max_V_fu_833_p3__7[0]),
        .I1(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I2(src_buf_V_0_0_reg_428[0]),
        .I3(src_buf_V_0_1_reg_1793[0]),
        .I4(icmp_ln878_6_fu_844_p2_carry_i_12_n_3),
        .I5(max_V_fu_833_p3__7[1]),
        .O(icmp_ln878_6_fu_844_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'hE1FA4B5000000000)) 
    icmp_ln878_6_fu_844_p2_carry_i_5
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I1(\p_Val2_s_reg_440_reg_n_3_[6] ),
        .I2(src_buf_V_0_0_reg_428[6]),
        .I3(tobool_i_i_reg_1653),
        .I4(src_buf_V_0_1_reg_1793[6]),
        .I5(icmp_ln878_6_fu_844_p2_carry_i_13_n_3),
        .O(icmp_ln878_6_fu_844_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'hE1FA4B5000000000)) 
    icmp_ln878_6_fu_844_p2_carry_i_6
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I1(\p_Val2_s_reg_440_reg_n_3_[4] ),
        .I2(src_buf_V_0_0_reg_428[4]),
        .I3(tobool_i_i_reg_1653),
        .I4(src_buf_V_0_1_reg_1793[4]),
        .I5(icmp_ln878_6_fu_844_p2_carry_i_14_n_3),
        .O(icmp_ln878_6_fu_844_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'hE1FA4B5000000000)) 
    icmp_ln878_6_fu_844_p2_carry_i_7
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I1(\p_Val2_s_reg_440_reg_n_3_[2] ),
        .I2(src_buf_V_0_0_reg_428[2]),
        .I3(tobool_i_i_reg_1653),
        .I4(src_buf_V_0_1_reg_1793[2]),
        .I5(icmp_ln878_6_fu_844_p2_carry_i_15_n_3),
        .O(icmp_ln878_6_fu_844_p2_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'hE1FA4B5000000000)) 
    icmp_ln878_6_fu_844_p2_carry_i_8
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I1(\p_Val2_s_reg_440_reg_n_3_[0] ),
        .I2(src_buf_V_0_0_reg_428[0]),
        .I3(tobool_i_i_reg_1653),
        .I4(src_buf_V_0_1_reg_1793[0]),
        .I5(icmp_ln878_6_fu_844_p2_carry_i_16_n_3),
        .O(icmp_ln878_6_fu_844_p2_carry_i_8_n_3));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_6_fu_844_p2_carry_i_9
       (.I0(src_buf_V_0_1_reg_1793[7]),
        .I1(src_buf_V_0_0_reg_428[7]),
        .I2(ap_enable_reg_pp3_iter6),
        .I3(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .O(icmp_ln878_6_fu_844_p2_carry_i_9_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_7_fu_985_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_7_fu_985_p2_carry_n_3,icmp_ln878_7_fu_985_p2_carry_n_4,icmp_ln878_7_fu_985_p2_carry_n_5,icmp_ln878_7_fu_985_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_7_fu_985_p2_carry_i_1_n_3,icmp_ln878_7_fu_985_p2_carry_i_2_n_3,icmp_ln878_7_fu_985_p2_carry_i_3_n_3,icmp_ln878_7_fu_985_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_7_fu_985_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_7_fu_985_p2_carry_i_5_n_3,icmp_ln878_7_fu_985_p2_carry_i_6_n_3,icmp_ln878_7_fu_985_p2_carry_i_7_n_3,icmp_ln878_7_fu_985_p2_carry_i_8_n_3}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_7_fu_985_p2_carry_i_1
       (.I0(max_V_1_reg_1798[6]),
        .I1(p_Result_2_reg_1805[6]),
        .I2(p_Result_2_reg_1805[7]),
        .I3(max_V_1_reg_1798[7]),
        .O(icmp_ln878_7_fu_985_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_7_fu_985_p2_carry_i_2
       (.I0(max_V_1_reg_1798[4]),
        .I1(p_Result_2_reg_1805[4]),
        .I2(p_Result_2_reg_1805[5]),
        .I3(max_V_1_reg_1798[5]),
        .O(icmp_ln878_7_fu_985_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_7_fu_985_p2_carry_i_3
       (.I0(max_V_1_reg_1798[2]),
        .I1(p_Result_2_reg_1805[2]),
        .I2(p_Result_2_reg_1805[3]),
        .I3(max_V_1_reg_1798[3]),
        .O(icmp_ln878_7_fu_985_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln878_7_fu_985_p2_carry_i_4
       (.I0(max_V_1_reg_1798[0]),
        .I1(p_Result_2_reg_1805[0]),
        .I2(p_Result_2_reg_1805[1]),
        .I3(max_V_1_reg_1798[1]),
        .O(icmp_ln878_7_fu_985_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_7_fu_985_p2_carry_i_5
       (.I0(max_V_1_reg_1798[6]),
        .I1(p_Result_2_reg_1805[6]),
        .I2(max_V_1_reg_1798[7]),
        .I3(p_Result_2_reg_1805[7]),
        .O(icmp_ln878_7_fu_985_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_7_fu_985_p2_carry_i_6
       (.I0(max_V_1_reg_1798[4]),
        .I1(p_Result_2_reg_1805[4]),
        .I2(max_V_1_reg_1798[5]),
        .I3(p_Result_2_reg_1805[5]),
        .O(icmp_ln878_7_fu_985_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_7_fu_985_p2_carry_i_7
       (.I0(max_V_1_reg_1798[2]),
        .I1(p_Result_2_reg_1805[2]),
        .I2(max_V_1_reg_1798[3]),
        .I3(p_Result_2_reg_1805[3]),
        .O(icmp_ln878_7_fu_985_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_7_fu_985_p2_carry_i_8
       (.I0(max_V_1_reg_1798[0]),
        .I1(p_Result_2_reg_1805[0]),
        .I2(max_V_1_reg_1798[1]),
        .I3(p_Result_2_reg_1805[1]),
        .O(icmp_ln878_7_fu_985_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_8_fu_1037_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_8_fu_1037_p2_carry_n_3,icmp_ln878_8_fu_1037_p2_carry_n_4,icmp_ln878_8_fu_1037_p2_carry_n_5,icmp_ln878_8_fu_1037_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_8_fu_1037_p2_carry_i_1_n_3,icmp_ln878_8_fu_1037_p2_carry_i_2_n_3,icmp_ln878_8_fu_1037_p2_carry_i_3_n_3,icmp_ln878_8_fu_1037_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_8_fu_1037_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_8_fu_1037_p2_carry_i_5_n_3,icmp_ln878_8_fu_1037_p2_carry_i_6_n_3,icmp_ln878_8_fu_1037_p2_carry_i_7_n_3,icmp_ln878_8_fu_1037_p2_carry_i_8_n_3}));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_8_fu_1037_p2_carry_i_1
       (.I0(max_V_2_reg_1837[6]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I2(\p_Val2_3_reg_487_reg_n_3_[6] ),
        .I3(src_buf_V_1_0_reg_475[6]),
        .I4(icmp_ln878_8_fu_1037_p2_carry_i_9_n_3),
        .I5(max_V_2_reg_1837[7]),
        .O(icmp_ln878_8_fu_1037_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_8_fu_1037_p2_carry_i_10
       (.I0(src_buf_V_1_0_reg_475[5]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[5] ),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(icmp_ln878_8_fu_1037_p2_carry_i_10_n_3));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_8_fu_1037_p2_carry_i_11
       (.I0(src_buf_V_1_0_reg_475[3]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[3] ),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(icmp_ln878_8_fu_1037_p2_carry_i_11_n_3));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_8_fu_1037_p2_carry_i_12
       (.I0(src_buf_V_1_0_reg_475[1]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[1] ),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(icmp_ln878_8_fu_1037_p2_carry_i_12_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_8_fu_1037_p2_carry_i_2
       (.I0(max_V_2_reg_1837[4]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I2(\p_Val2_3_reg_487_reg_n_3_[4] ),
        .I3(src_buf_V_1_0_reg_475[4]),
        .I4(icmp_ln878_8_fu_1037_p2_carry_i_10_n_3),
        .I5(max_V_2_reg_1837[5]),
        .O(icmp_ln878_8_fu_1037_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_8_fu_1037_p2_carry_i_3
       (.I0(max_V_2_reg_1837[2]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I2(\p_Val2_3_reg_487_reg_n_3_[2] ),
        .I3(src_buf_V_1_0_reg_475[2]),
        .I4(icmp_ln878_8_fu_1037_p2_carry_i_11_n_3),
        .I5(max_V_2_reg_1837[3]),
        .O(icmp_ln878_8_fu_1037_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_8_fu_1037_p2_carry_i_4
       (.I0(max_V_2_reg_1837[0]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I2(\p_Val2_3_reg_487_reg_n_3_[0] ),
        .I3(src_buf_V_1_0_reg_475[0]),
        .I4(icmp_ln878_8_fu_1037_p2_carry_i_12_n_3),
        .I5(max_V_2_reg_1837[1]),
        .O(icmp_ln878_8_fu_1037_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_8_fu_1037_p2_carry_i_5
       (.I0(max_V_2_reg_1837[6]),
        .I1(src_buf_V_1_0_reg_475[6]),
        .I2(\p_Val2_3_reg_487_reg_n_3_[6] ),
        .I3(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I4(max_V_2_reg_1837[7]),
        .I5(icmp_ln878_8_fu_1037_p2_carry_i_9_n_3),
        .O(icmp_ln878_8_fu_1037_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_8_fu_1037_p2_carry_i_6
       (.I0(max_V_2_reg_1837[4]),
        .I1(src_buf_V_1_0_reg_475[4]),
        .I2(\p_Val2_3_reg_487_reg_n_3_[4] ),
        .I3(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I4(max_V_2_reg_1837[5]),
        .I5(icmp_ln878_8_fu_1037_p2_carry_i_10_n_3),
        .O(icmp_ln878_8_fu_1037_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_8_fu_1037_p2_carry_i_7
       (.I0(max_V_2_reg_1837[2]),
        .I1(src_buf_V_1_0_reg_475[2]),
        .I2(\p_Val2_3_reg_487_reg_n_3_[2] ),
        .I3(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I4(max_V_2_reg_1837[3]),
        .I5(icmp_ln878_8_fu_1037_p2_carry_i_11_n_3),
        .O(icmp_ln878_8_fu_1037_p2_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln878_8_fu_1037_p2_carry_i_8
       (.I0(max_V_2_reg_1837[0]),
        .I1(src_buf_V_1_0_reg_475[0]),
        .I2(\p_Val2_3_reg_487_reg_n_3_[0] ),
        .I3(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I4(max_V_2_reg_1837[1]),
        .I5(icmp_ln878_8_fu_1037_p2_carry_i_12_n_3),
        .O(icmp_ln878_8_fu_1037_p2_carry_i_8_n_3));
  LUT4 #(
    .INIT(16'hACCC)) 
    icmp_ln878_8_fu_1037_p2_carry_i_9
       (.I0(src_buf_V_1_0_reg_475[7]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[7] ),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(icmp_ln878_8_fu_1037_p2_carry_i_9_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_9_fu_1059_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_9_fu_1059_p2,icmp_ln878_9_fu_1059_p2_carry_n_4,icmp_ln878_9_fu_1059_p2_carry_n_5,icmp_ln878_9_fu_1059_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_9_fu_1059_p2_carry_i_1_n_3,icmp_ln878_9_fu_1059_p2_carry_i_2_n_3,icmp_ln878_9_fu_1059_p2_carry_i_3_n_3,icmp_ln878_9_fu_1059_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_9_fu_1059_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_9_fu_1059_p2_carry_i_5_n_3,icmp_ln878_9_fu_1059_p2_carry_i_6_n_3,icmp_ln878_9_fu_1059_p2_carry_i_7_n_3,icmp_ln878_9_fu_1059_p2_carry_i_8_n_3}));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_9_fu_1059_p2_carry_i_1
       (.I0(max_V_3_fu_1049_p3[6]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I2(src_buf_V_1_0_reg_475[6]),
        .I3(src_buf_V_1_1_reg_1858[6]),
        .I4(\p_Result_4_reg_1869[7]_i_1_n_3 ),
        .I5(max_V_3_fu_1049_p3[7]),
        .O(icmp_ln878_9_fu_1059_p2_carry_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hF870078F)) 
    icmp_ln878_9_fu_1059_p2_carry_i_10
       (.I0(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .I1(ap_enable_reg_pp3_iter8),
        .I2(src_buf_V_1_0_reg_475[5]),
        .I3(src_buf_V_1_1_reg_1858[5]),
        .I4(max_V_3_fu_1049_p3[5]),
        .O(icmp_ln878_9_fu_1059_p2_carry_i_10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hF870078F)) 
    icmp_ln878_9_fu_1059_p2_carry_i_11
       (.I0(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .I1(ap_enable_reg_pp3_iter8),
        .I2(src_buf_V_1_0_reg_475[3]),
        .I3(src_buf_V_1_1_reg_1858[3]),
        .I4(max_V_3_fu_1049_p3[3]),
        .O(icmp_ln878_9_fu_1059_p2_carry_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hF870078F)) 
    icmp_ln878_9_fu_1059_p2_carry_i_12
       (.I0(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .I1(ap_enable_reg_pp3_iter8),
        .I2(src_buf_V_1_0_reg_475[1]),
        .I3(src_buf_V_1_1_reg_1858[1]),
        .I4(max_V_3_fu_1049_p3[1]),
        .O(icmp_ln878_9_fu_1059_p2_carry_i_12_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_9_fu_1059_p2_carry_i_2
       (.I0(max_V_3_fu_1049_p3[4]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I2(src_buf_V_1_0_reg_475[4]),
        .I3(src_buf_V_1_1_reg_1858[4]),
        .I4(\p_Result_4_reg_1869[5]_i_1_n_3 ),
        .I5(max_V_3_fu_1049_p3[5]),
        .O(icmp_ln878_9_fu_1059_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_9_fu_1059_p2_carry_i_3
       (.I0(max_V_3_fu_1049_p3[2]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I2(src_buf_V_1_0_reg_475[2]),
        .I3(src_buf_V_1_1_reg_1858[2]),
        .I4(\p_Result_4_reg_1869[3]_i_1_n_3 ),
        .I5(max_V_3_fu_1049_p3[3]),
        .O(icmp_ln878_9_fu_1059_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_9_fu_1059_p2_carry_i_4
       (.I0(max_V_3_fu_1049_p3[0]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I2(src_buf_V_1_0_reg_475[0]),
        .I3(src_buf_V_1_1_reg_1858[0]),
        .I4(\p_Result_4_reg_1869[1]_i_1_n_3 ),
        .I5(max_V_3_fu_1049_p3[1]),
        .O(icmp_ln878_9_fu_1059_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'h99A5A5A500000000)) 
    icmp_ln878_9_fu_1059_p2_carry_i_5
       (.I0(max_V_3_fu_1049_p3[6]),
        .I1(src_buf_V_1_1_reg_1858[6]),
        .I2(src_buf_V_1_0_reg_475[6]),
        .I3(ap_enable_reg_pp3_iter8),
        .I4(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .I5(icmp_ln878_9_fu_1059_p2_carry_i_9_n_3),
        .O(icmp_ln878_9_fu_1059_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'h99A5A5A500000000)) 
    icmp_ln878_9_fu_1059_p2_carry_i_6
       (.I0(max_V_3_fu_1049_p3[4]),
        .I1(src_buf_V_1_1_reg_1858[4]),
        .I2(src_buf_V_1_0_reg_475[4]),
        .I3(ap_enable_reg_pp3_iter8),
        .I4(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .I5(icmp_ln878_9_fu_1059_p2_carry_i_10_n_3),
        .O(icmp_ln878_9_fu_1059_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'h99A5A5A500000000)) 
    icmp_ln878_9_fu_1059_p2_carry_i_7
       (.I0(max_V_3_fu_1049_p3[2]),
        .I1(src_buf_V_1_1_reg_1858[2]),
        .I2(src_buf_V_1_0_reg_475[2]),
        .I3(ap_enable_reg_pp3_iter8),
        .I4(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .I5(icmp_ln878_9_fu_1059_p2_carry_i_11_n_3),
        .O(icmp_ln878_9_fu_1059_p2_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'h99A5A5A500000000)) 
    icmp_ln878_9_fu_1059_p2_carry_i_8
       (.I0(max_V_3_fu_1049_p3[0]),
        .I1(src_buf_V_1_1_reg_1858[0]),
        .I2(src_buf_V_1_0_reg_475[0]),
        .I3(ap_enable_reg_pp3_iter8),
        .I4(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .I5(icmp_ln878_9_fu_1059_p2_carry_i_12_n_3),
        .O(icmp_ln878_9_fu_1059_p2_carry_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hF870078F)) 
    icmp_ln878_9_fu_1059_p2_carry_i_9
       (.I0(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .I1(ap_enable_reg_pp3_iter8),
        .I2(src_buf_V_1_0_reg_475[7]),
        .I3(src_buf_V_1_1_reg_1858[7]),
        .I4(max_V_3_fu_1049_p3[7]),
        .O(icmp_ln878_9_fu_1059_p2_carry_i_9_n_3));
  LUT3 #(
    .INIT(8'h40)) 
    \icmp_ln878_9_reg_1874[0]_i_1 
       (.I0(ap_block_pp3_stage0_11001__0),
        .I1(icmp_ln878_4_reg_1743_pp3_iter6_reg),
        .I2(tobool_i_i_1106_1_reg_1681),
        .O(icmp_ln878_17_reg_18960));
  FDRE \icmp_ln878_9_reg_1874_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln878_17_reg_18960),
        .D(icmp_ln878_9_fu_1059_p2),
        .Q(icmp_ln878_9_reg_1874),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_fu_626_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_fu_626_p2_carry_n_3,icmp_ln878_fu_626_p2_carry_n_4,icmp_ln878_fu_626_p2_carry_n_5,icmp_ln878_fu_626_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_fu_626_p2_carry_i_1_n_3,icmp_ln878_fu_626_p2_carry_i_2_n_3,icmp_ln878_fu_626_p2_carry_i_3_n_3,icmp_ln878_fu_626_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_fu_626_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_fu_626_p2_carry_i_5_n_3,icmp_ln878_fu_626_p2_carry_i_6_n_3,icmp_ln878_fu_626_p2_carry_i_7_n_3,icmp_ln878_fu_626_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_fu_626_p2_carry__0
       (.CI(icmp_ln878_fu_626_p2_carry_n_3),
        .CO({icmp_ln878_fu_626_p2,icmp_ln878_fu_626_p2_carry__0_n_4,icmp_ln878_fu_626_p2_carry__0_n_5,icmp_ln878_fu_626_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_fu_626_p2_carry__0_i_1_n_3,icmp_ln878_fu_626_p2_carry__0_i_2_n_3,icmp_ln878_fu_626_p2_carry__0_i_3_n_3,icmp_ln878_fu_626_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln878_fu_626_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_fu_626_p2_carry__0_i_5_n_3,icmp_ln878_fu_626_p2_carry__0_i_6_n_3,icmp_ln878_fu_626_p2_carry__0_i_7_n_3,icmp_ln878_fu_626_p2_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln878_fu_626_p2_carry__0_i_1
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [14]),
        .I1(\icmp_ln878_reg_1626_reg[0]_0 [15]),
        .O(icmp_ln878_fu_626_p2_carry__0_i_1_n_3));
  LUT5 #(
    .INIT(32'hCAAAAAAA)) 
    icmp_ln878_fu_626_p2_carry__0_i_10
       (.I0(\i_col_046_0_reg_347_reg_n_3_[9] ),
        .I1(add_ln691_reg_1621_reg[9]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_3),
        .I4(icmp_ln878_reg_1626),
        .O(zext_ln878_fu_622_p1[9]));
  LUT6 #(
    .INIT(64'hFF7F800000807FFF)) 
    icmp_ln878_fu_626_p2_carry__0_i_11
       (.I0(icmp_ln878_reg_1626),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(add_ln691_reg_1621_reg[11]),
        .I4(\i_col_046_0_reg_347_reg_n_3_[11] ),
        .I5(\icmp_ln878_reg_1626_reg[0]_0 [11]),
        .O(icmp_ln878_fu_626_p2_carry__0_i_11_n_3));
  LUT6 #(
    .INIT(64'hFF7F800000807FFF)) 
    icmp_ln878_fu_626_p2_carry__0_i_12
       (.I0(icmp_ln878_reg_1626),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(add_ln691_reg_1621_reg[9]),
        .I4(\i_col_046_0_reg_347_reg_n_3_[9] ),
        .I5(\icmp_ln878_reg_1626_reg[0]_0 [9]),
        .O(icmp_ln878_fu_626_p2_carry__0_i_12_n_3));
  LUT5 #(
    .INIT(32'hFFFF028A)) 
    icmp_ln878_fu_626_p2_carry__0_i_2
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [12]),
        .I1(load),
        .I2(add_ln691_reg_1621_reg[12]),
        .I3(\i_col_046_0_reg_347_reg_n_3_[12] ),
        .I4(\icmp_ln878_reg_1626_reg[0]_0 [13]),
        .O(icmp_ln878_fu_626_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_fu_626_p2_carry__0_i_3
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [10]),
        .I1(load),
        .I2(add_ln691_reg_1621_reg[10]),
        .I3(\i_col_046_0_reg_347_reg_n_3_[10] ),
        .I4(zext_ln878_fu_622_p1[11]),
        .I5(\icmp_ln878_reg_1626_reg[0]_0 [11]),
        .O(icmp_ln878_fu_626_p2_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_fu_626_p2_carry__0_i_4
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [8]),
        .I1(load),
        .I2(add_ln691_reg_1621_reg[8]),
        .I3(\i_col_046_0_reg_347_reg_n_3_[8] ),
        .I4(zext_ln878_fu_622_p1[9]),
        .I5(\icmp_ln878_reg_1626_reg[0]_0 [9]),
        .O(icmp_ln878_fu_626_p2_carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln878_fu_626_p2_carry__0_i_5
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [14]),
        .I1(\icmp_ln878_reg_1626_reg[0]_0 [15]),
        .O(icmp_ln878_fu_626_p2_carry__0_i_5_n_3));
  LUT5 #(
    .INIT(32'h000099A5)) 
    icmp_ln878_fu_626_p2_carry__0_i_6
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [12]),
        .I1(\i_col_046_0_reg_347_reg_n_3_[12] ),
        .I2(add_ln691_reg_1621_reg[12]),
        .I3(load),
        .I4(\icmp_ln878_reg_1626_reg[0]_0 [13]),
        .O(icmp_ln878_fu_626_p2_carry__0_i_6_n_3));
  LUT5 #(
    .INIT(32'h99A50000)) 
    icmp_ln878_fu_626_p2_carry__0_i_7
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [10]),
        .I1(\i_col_046_0_reg_347_reg_n_3_[10] ),
        .I2(add_ln691_reg_1621_reg[10]),
        .I3(load),
        .I4(icmp_ln878_fu_626_p2_carry__0_i_11_n_3),
        .O(icmp_ln878_fu_626_p2_carry__0_i_7_n_3));
  LUT5 #(
    .INIT(32'h99A50000)) 
    icmp_ln878_fu_626_p2_carry__0_i_8
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [8]),
        .I1(\i_col_046_0_reg_347_reg_n_3_[8] ),
        .I2(add_ln691_reg_1621_reg[8]),
        .I3(load),
        .I4(icmp_ln878_fu_626_p2_carry__0_i_12_n_3),
        .O(icmp_ln878_fu_626_p2_carry__0_i_8_n_3));
  LUT5 #(
    .INIT(32'hCAAAAAAA)) 
    icmp_ln878_fu_626_p2_carry__0_i_9
       (.I0(\i_col_046_0_reg_347_reg_n_3_[11] ),
        .I1(add_ln691_reg_1621_reg[11]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_3),
        .I4(icmp_ln878_reg_1626),
        .O(zext_ln878_fu_622_p1[11]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_fu_626_p2_carry_i_1
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [6]),
        .I1(load),
        .I2(add_ln691_reg_1621_reg[6]),
        .I3(\i_col_046_0_reg_347_reg_n_3_[6] ),
        .I4(zext_ln878_fu_622_p1[7]),
        .I5(\icmp_ln878_reg_1626_reg[0]_0 [7]),
        .O(icmp_ln878_fu_626_p2_carry_i_1_n_3));
  LUT5 #(
    .INIT(32'hCAAAAAAA)) 
    icmp_ln878_fu_626_p2_carry_i_10
       (.I0(\i_col_046_0_reg_347_reg_n_3_[7] ),
        .I1(add_ln691_reg_1621_reg[7]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_3),
        .I4(icmp_ln878_reg_1626),
        .O(zext_ln878_fu_622_p1[7]));
  LUT5 #(
    .INIT(32'hCAAAAAAA)) 
    icmp_ln878_fu_626_p2_carry_i_11
       (.I0(\i_col_046_0_reg_347_reg_n_3_[5] ),
        .I1(add_ln691_reg_1621_reg[5]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_3),
        .I4(icmp_ln878_reg_1626),
        .O(zext_ln878_fu_622_p1[5]));
  LUT5 #(
    .INIT(32'hCAAAAAAA)) 
    icmp_ln878_fu_626_p2_carry_i_12
       (.I0(\i_col_046_0_reg_347_reg_n_3_[3] ),
        .I1(add_ln691_reg_1621_reg[3]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_3),
        .I4(icmp_ln878_reg_1626),
        .O(zext_ln878_fu_622_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'hCAAAAAAA)) 
    icmp_ln878_fu_626_p2_carry_i_13
       (.I0(\i_col_046_0_reg_347_reg_n_3_[1] ),
        .I1(add_ln691_reg_1621_reg[1]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_3),
        .I4(icmp_ln878_reg_1626),
        .O(zext_ln878_fu_622_p1[1]));
  LUT6 #(
    .INIT(64'hFF7F800000807FFF)) 
    icmp_ln878_fu_626_p2_carry_i_14
       (.I0(icmp_ln878_reg_1626),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(add_ln691_reg_1621_reg[7]),
        .I4(\i_col_046_0_reg_347_reg_n_3_[7] ),
        .I5(\icmp_ln878_reg_1626_reg[0]_0 [7]),
        .O(icmp_ln878_fu_626_p2_carry_i_14_n_3));
  LUT6 #(
    .INIT(64'hFF7F800000807FFF)) 
    icmp_ln878_fu_626_p2_carry_i_15
       (.I0(icmp_ln878_reg_1626),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(add_ln691_reg_1621_reg[5]),
        .I4(\i_col_046_0_reg_347_reg_n_3_[5] ),
        .I5(\icmp_ln878_reg_1626_reg[0]_0 [5]),
        .O(icmp_ln878_fu_626_p2_carry_i_15_n_3));
  LUT6 #(
    .INIT(64'hFF7F800000807FFF)) 
    icmp_ln878_fu_626_p2_carry_i_16
       (.I0(icmp_ln878_reg_1626),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(add_ln691_reg_1621_reg[3]),
        .I4(\i_col_046_0_reg_347_reg_n_3_[3] ),
        .I5(\icmp_ln878_reg_1626_reg[0]_0 [3]),
        .O(icmp_ln878_fu_626_p2_carry_i_16_n_3));
  LUT6 #(
    .INIT(64'hFF7F800000807FFF)) 
    icmp_ln878_fu_626_p2_carry_i_17
       (.I0(icmp_ln878_reg_1626),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(add_ln691_reg_1621_reg[1]),
        .I4(\i_col_046_0_reg_347_reg_n_3_[1] ),
        .I5(\icmp_ln878_reg_1626_reg[0]_0 [1]),
        .O(icmp_ln878_fu_626_p2_carry_i_17_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_fu_626_p2_carry_i_2
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [4]),
        .I1(load),
        .I2(add_ln691_reg_1621_reg[4]),
        .I3(\i_col_046_0_reg_347_reg_n_3_[4] ),
        .I4(zext_ln878_fu_622_p1[5]),
        .I5(\icmp_ln878_reg_1626_reg[0]_0 [5]),
        .O(icmp_ln878_fu_626_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_fu_626_p2_carry_i_3
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [2]),
        .I1(load),
        .I2(add_ln691_reg_1621_reg[2]),
        .I3(\i_col_046_0_reg_347_reg_n_3_[2] ),
        .I4(zext_ln878_fu_622_p1[3]),
        .I5(\icmp_ln878_reg_1626_reg[0]_0 [3]),
        .O(icmp_ln878_fu_626_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln878_fu_626_p2_carry_i_4
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [0]),
        .I1(load),
        .I2(add_ln691_reg_1621_reg[0]),
        .I3(\i_col_046_0_reg_347_reg_n_3_[0] ),
        .I4(zext_ln878_fu_622_p1[1]),
        .I5(\icmp_ln878_reg_1626_reg[0]_0 [1]),
        .O(icmp_ln878_fu_626_p2_carry_i_4_n_3));
  LUT5 #(
    .INIT(32'h99A50000)) 
    icmp_ln878_fu_626_p2_carry_i_5
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [6]),
        .I1(\i_col_046_0_reg_347_reg_n_3_[6] ),
        .I2(add_ln691_reg_1621_reg[6]),
        .I3(load),
        .I4(icmp_ln878_fu_626_p2_carry_i_14_n_3),
        .O(icmp_ln878_fu_626_p2_carry_i_5_n_3));
  LUT5 #(
    .INIT(32'h99A50000)) 
    icmp_ln878_fu_626_p2_carry_i_6
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [4]),
        .I1(\i_col_046_0_reg_347_reg_n_3_[4] ),
        .I2(add_ln691_reg_1621_reg[4]),
        .I3(load),
        .I4(icmp_ln878_fu_626_p2_carry_i_15_n_3),
        .O(icmp_ln878_fu_626_p2_carry_i_6_n_3));
  LUT5 #(
    .INIT(32'h99A50000)) 
    icmp_ln878_fu_626_p2_carry_i_7
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [2]),
        .I1(\i_col_046_0_reg_347_reg_n_3_[2] ),
        .I2(add_ln691_reg_1621_reg[2]),
        .I3(load),
        .I4(icmp_ln878_fu_626_p2_carry_i_16_n_3),
        .O(icmp_ln878_fu_626_p2_carry_i_7_n_3));
  LUT5 #(
    .INIT(32'h99A50000)) 
    icmp_ln878_fu_626_p2_carry_i_8
       (.I0(\icmp_ln878_reg_1626_reg[0]_0 [0]),
        .I1(\i_col_046_0_reg_347_reg_n_3_[0] ),
        .I2(add_ln691_reg_1621_reg[0]),
        .I3(load),
        .I4(icmp_ln878_fu_626_p2_carry_i_17_n_3),
        .O(icmp_ln878_fu_626_p2_carry_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    icmp_ln878_fu_626_p2_carry_i_9
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(icmp_ln878_reg_1626),
        .O(load));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \icmp_ln878_reg_1626[0]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(img_in_data_empty_n),
        .I2(icmp_ln878_reg_1626),
        .I3(ap_enable_reg_pp1_iter1_reg_n_3),
        .O(\icmp_ln878_reg_1626[0]_i_1_n_3 ));
  FDRE \icmp_ln878_reg_1626_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_1626[0]_i_1_n_3 ),
        .D(icmp_ln878_reg_1626),
        .Q(icmp_ln878_reg_1626_pp1_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln878_reg_1626_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_1626[0]_i_1_n_3 ),
        .D(icmp_ln878_fu_626_p2),
        .Q(icmp_ln878_reg_1626),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAACA)) 
    \icmp_ln882_reg_1766[0]_i_1 
       (.I0(\icmp_ln882_reg_1766_reg_n_3_[0] ),
        .I1(\icmp_ln882_reg_1766[0]_i_2_n_3 ),
        .I2(icmp_ln878_4_reg_1743_pp3_iter2_reg),
        .I3(ap_block_pp3_stage0_11001__0),
        .O(\icmp_ln882_reg_1766[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \icmp_ln882_reg_1766[0]_i_2 
       (.I0(col_V_reg_416_pp3_iter2_reg[10]),
        .I1(col_V_reg_416_pp3_iter2_reg__0[11]),
        .I2(\icmp_ln882_reg_1766[0]_i_3_n_3 ),
        .I3(col_V_reg_416_pp3_iter2_reg[9]),
        .I4(col_V_reg_416_pp3_iter2_reg__0[12]),
        .O(\icmp_ln882_reg_1766[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \icmp_ln882_reg_1766[0]_i_3 
       (.I0(col_V_reg_416_pp3_iter2_reg[6]),
        .I1(\icmp_ln882_reg_1766[0]_i_4_n_3 ),
        .I2(col_V_reg_416_pp3_iter2_reg[8]),
        .I3(col_V_reg_416_pp3_iter2_reg[7]),
        .O(\icmp_ln882_reg_1766[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln882_reg_1766[0]_i_4 
       (.I0(col_V_reg_416_pp3_iter2_reg[3]),
        .I1(col_V_reg_416_pp3_iter2_reg[0]),
        .I2(col_V_reg_416_pp3_iter2_reg[1]),
        .I3(col_V_reg_416_pp3_iter2_reg[2]),
        .I4(col_V_reg_416_pp3_iter2_reg[5]),
        .I5(col_V_reg_416_pp3_iter2_reg[4]),
        .O(\icmp_ln882_reg_1766[0]_i_4_n_3 ));
  FDRE \icmp_ln882_reg_1766_pp3_iter10_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\icmp_ln882_reg_1766_pp3_iter9_reg_reg[0]_srl6_n_3 ),
        .Q(icmp_ln882_reg_1766_pp3_iter10_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\erode_0_9_1080_1920_2_3_3_1_1_U0/grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166/icmp_ln882_reg_1766_pp3_iter9_reg_reg " *) 
  (* srl_name = "inst/\erode_0_9_1080_1920_2_3_3_1_1_U0/grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166/icmp_ln882_reg_1766_pp3_iter9_reg_reg[0]_srl6 " *) 
  SRL16E \icmp_ln882_reg_1766_pp3_iter9_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln882_reg_1766_reg_n_3_[0] ),
        .Q(\icmp_ln882_reg_1766_pp3_iter9_reg_reg[0]_srl6_n_3 ));
  FDRE \icmp_ln882_reg_1766_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln882_reg_1766[0]_i_1_n_3 ),
        .Q(\icmp_ln882_reg_1766_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAA08AA08080808)) 
    int_ap_ready_i_2
       (.I0(\ap_CS_fsm_reg[0]_0 [2]),
        .I1(ap_CS_fsm_state1),
        .I2(grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg),
        .I3(icmp_ln878_3_fu_739_p2),
        .I4(\icmp_ln878_2_reg_1649_reg_n_3_[0] ),
        .I5(ap_CS_fsm_state11),
        .O(erode_0_9_1080_1920_2_3_3_1_1_U0_ap_ready));
  LUT2 #(
    .INIT(4'h8)) 
    internal_empty_n_i_2
       (.I0(E),
        .I1(\ap_CS_fsm_reg[0]_0 [2]),
        .O(erode_0_9_1080_1920_2_3_3_1_1_U0_img_in_419_read));
  LUT6 #(
    .INIT(64'h8080800080808080)) 
    internal_full_n_i_3__1
       (.I0(\ap_CS_fsm_reg[0]_0 [2]),
        .I1(E),
        .I2(img_in_data_empty_n),
        .I3(internal_full_n_reg_0),
        .I4(internal_full_n_reg_1),
        .I5(img_in_data_full_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \mOutPtr[1]_i_2 
       (.I0(icmp_ln882_reg_1766_pp3_iter10_reg),
        .I1(ap_enable_reg_pp3_iter11_reg_n_3),
        .I2(ap_block_pp3_stage0_11001__0),
        .I3(\ap_CS_fsm_reg[0]_0 [2]),
        .I4(img_out_data_full_n),
        .O(\icmp_ln882_reg_1766_pp3_iter10_reg_reg[0]__0_0 ));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_10_reg_1811[0]_i_1 
       (.I0(src_buf_V_0_1_reg_1793[8]),
        .I1(src_buf_V_0_0_reg_428[8]),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I3(icmp_ln878_14_fu_896_p2_carry_n_3),
        .I4(tobool_i_i_1126_reg_1660),
        .I5(max_V_9_fu_879_p3__7[0]),
        .O(max_V_10_fu_910_p3[0]));
  LUT5 #(
    .INIT(32'hF870FFFF)) 
    \max_V_10_reg_1811[0]_i_2 
       (.I0(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(\p_Val2_s_reg_440_reg_n_3_[8] ),
        .I3(src_buf_V_0_0_reg_428[8]),
        .I4(tobool_i_i_reg_1653),
        .O(max_V_9_fu_879_p3__7[0]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_10_reg_1811[1]_i_1 
       (.I0(src_buf_V_0_1_reg_1793[9]),
        .I1(src_buf_V_0_0_reg_428[9]),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I3(icmp_ln878_14_fu_896_p2_carry_n_3),
        .I4(tobool_i_i_1126_reg_1660),
        .I5(max_V_9_fu_879_p3__7[1]),
        .O(max_V_10_fu_910_p3[1]));
  LUT5 #(
    .INIT(32'hF870FFFF)) 
    \max_V_10_reg_1811[1]_i_2 
       (.I0(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(\p_Val2_s_reg_440_reg_n_3_[9] ),
        .I3(src_buf_V_0_0_reg_428[9]),
        .I4(tobool_i_i_reg_1653),
        .O(max_V_9_fu_879_p3__7[1]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_10_reg_1811[2]_i_1 
       (.I0(src_buf_V_0_1_reg_1793[10]),
        .I1(src_buf_V_0_0_reg_428[10]),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I3(icmp_ln878_14_fu_896_p2_carry_n_3),
        .I4(tobool_i_i_1126_reg_1660),
        .I5(max_V_9_fu_879_p3__7[2]),
        .O(max_V_10_fu_910_p3[2]));
  LUT5 #(
    .INIT(32'hF870FFFF)) 
    \max_V_10_reg_1811[2]_i_2 
       (.I0(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(\p_Val2_s_reg_440_reg_n_3_[10] ),
        .I3(src_buf_V_0_0_reg_428[10]),
        .I4(tobool_i_i_reg_1653),
        .O(max_V_9_fu_879_p3__7[2]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_10_reg_1811[3]_i_1 
       (.I0(src_buf_V_0_1_reg_1793[11]),
        .I1(src_buf_V_0_0_reg_428[11]),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I3(icmp_ln878_14_fu_896_p2_carry_n_3),
        .I4(tobool_i_i_1126_reg_1660),
        .I5(max_V_9_fu_879_p3__7[3]),
        .O(max_V_10_fu_910_p3[3]));
  LUT5 #(
    .INIT(32'hF870FFFF)) 
    \max_V_10_reg_1811[3]_i_2 
       (.I0(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(\p_Val2_s_reg_440_reg_n_3_[11] ),
        .I3(src_buf_V_0_0_reg_428[11]),
        .I4(tobool_i_i_reg_1653),
        .O(max_V_9_fu_879_p3__7[3]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_10_reg_1811[4]_i_1 
       (.I0(src_buf_V_0_1_reg_1793[12]),
        .I1(src_buf_V_0_0_reg_428[12]),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I3(icmp_ln878_14_fu_896_p2_carry_n_3),
        .I4(tobool_i_i_1126_reg_1660),
        .I5(max_V_9_fu_879_p3__7[4]),
        .O(max_V_10_fu_910_p3[4]));
  LUT5 #(
    .INIT(32'hF870FFFF)) 
    \max_V_10_reg_1811[4]_i_2 
       (.I0(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(\p_Val2_s_reg_440_reg_n_3_[12] ),
        .I3(src_buf_V_0_0_reg_428[12]),
        .I4(tobool_i_i_reg_1653),
        .O(max_V_9_fu_879_p3__7[4]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_10_reg_1811[5]_i_1 
       (.I0(src_buf_V_0_1_reg_1793[13]),
        .I1(src_buf_V_0_0_reg_428[13]),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I3(icmp_ln878_14_fu_896_p2_carry_n_3),
        .I4(tobool_i_i_1126_reg_1660),
        .I5(max_V_9_fu_879_p3__7[5]),
        .O(max_V_10_fu_910_p3[5]));
  LUT5 #(
    .INIT(32'hF870FFFF)) 
    \max_V_10_reg_1811[5]_i_2 
       (.I0(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(\p_Val2_s_reg_440_reg_n_3_[13] ),
        .I3(src_buf_V_0_0_reg_428[13]),
        .I4(tobool_i_i_reg_1653),
        .O(max_V_9_fu_879_p3__7[5]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_10_reg_1811[6]_i_1 
       (.I0(src_buf_V_0_1_reg_1793[14]),
        .I1(src_buf_V_0_0_reg_428[14]),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I3(icmp_ln878_14_fu_896_p2_carry_n_3),
        .I4(tobool_i_i_1126_reg_1660),
        .I5(max_V_9_fu_879_p3__7[6]),
        .O(max_V_10_fu_910_p3[6]));
  LUT5 #(
    .INIT(32'hF870FFFF)) 
    \max_V_10_reg_1811[6]_i_2 
       (.I0(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(\p_Val2_s_reg_440_reg_n_3_[14] ),
        .I3(src_buf_V_0_0_reg_428[14]),
        .I4(tobool_i_i_reg_1653),
        .O(max_V_9_fu_879_p3__7[6]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_10_reg_1811[7]_i_1 
       (.I0(src_buf_V_0_1_reg_1793[15]),
        .I1(src_buf_V_0_0_reg_428[15]),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I3(icmp_ln878_14_fu_896_p2_carry_n_3),
        .I4(tobool_i_i_1126_reg_1660),
        .I5(max_V_9_fu_879_p3__7[7]),
        .O(max_V_10_fu_910_p3[7]));
  LUT5 #(
    .INIT(32'hF870FFFF)) 
    \max_V_10_reg_1811[7]_i_2 
       (.I0(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(\p_Val2_s_reg_440_reg_n_3_[15] ),
        .I3(src_buf_V_0_0_reg_428[15]),
        .I4(tobool_i_i_reg_1653),
        .O(max_V_9_fu_879_p3__7[7]));
  FDRE \max_V_10_reg_1811_reg[0] 
       (.C(ap_clk),
        .CE(\max_V_1_reg_1798[7]_i_1_n_3 ),
        .D(max_V_10_fu_910_p3[0]),
        .Q(max_V_10_reg_1811[0]),
        .R(1'b0));
  FDRE \max_V_10_reg_1811_reg[1] 
       (.C(ap_clk),
        .CE(\max_V_1_reg_1798[7]_i_1_n_3 ),
        .D(max_V_10_fu_910_p3[1]),
        .Q(max_V_10_reg_1811[1]),
        .R(1'b0));
  FDRE \max_V_10_reg_1811_reg[2] 
       (.C(ap_clk),
        .CE(\max_V_1_reg_1798[7]_i_1_n_3 ),
        .D(max_V_10_fu_910_p3[2]),
        .Q(max_V_10_reg_1811[2]),
        .R(1'b0));
  FDRE \max_V_10_reg_1811_reg[3] 
       (.C(ap_clk),
        .CE(\max_V_1_reg_1798[7]_i_1_n_3 ),
        .D(max_V_10_fu_910_p3[3]),
        .Q(max_V_10_reg_1811[3]),
        .R(1'b0));
  FDRE \max_V_10_reg_1811_reg[4] 
       (.C(ap_clk),
        .CE(\max_V_1_reg_1798[7]_i_1_n_3 ),
        .D(max_V_10_fu_910_p3[4]),
        .Q(max_V_10_reg_1811[4]),
        .R(1'b0));
  FDRE \max_V_10_reg_1811_reg[5] 
       (.C(ap_clk),
        .CE(\max_V_1_reg_1798[7]_i_1_n_3 ),
        .D(max_V_10_fu_910_p3[5]),
        .Q(max_V_10_reg_1811[5]),
        .R(1'b0));
  FDRE \max_V_10_reg_1811_reg[6] 
       (.C(ap_clk),
        .CE(\max_V_1_reg_1798[7]_i_1_n_3 ),
        .D(max_V_10_fu_910_p3[6]),
        .Q(max_V_10_reg_1811[6]),
        .R(1'b0));
  FDRE \max_V_10_reg_1811_reg[7] 
       (.C(ap_clk),
        .CE(\max_V_1_reg_1798[7]_i_1_n_3 ),
        .D(max_V_10_fu_910_p3[7]),
        .Q(max_V_10_reg_1811[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_11_reg_1844[0]_i_1 
       (.I0(p_Result_11_reg_1818[0]),
        .I1(icmp_ln878_15_fu_1001_p2_carry_n_3),
        .I2(tobool_i_i_2135_reg_1667),
        .I3(max_V_10_reg_1811[0]),
        .O(max_V_11_fu_1011_p3[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_11_reg_1844[1]_i_1 
       (.I0(p_Result_11_reg_1818[1]),
        .I1(icmp_ln878_15_fu_1001_p2_carry_n_3),
        .I2(tobool_i_i_2135_reg_1667),
        .I3(max_V_10_reg_1811[1]),
        .O(max_V_11_fu_1011_p3[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_11_reg_1844[2]_i_1 
       (.I0(p_Result_11_reg_1818[2]),
        .I1(icmp_ln878_15_fu_1001_p2_carry_n_3),
        .I2(tobool_i_i_2135_reg_1667),
        .I3(max_V_10_reg_1811[2]),
        .O(max_V_11_fu_1011_p3[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_11_reg_1844[3]_i_1 
       (.I0(p_Result_11_reg_1818[3]),
        .I1(icmp_ln878_15_fu_1001_p2_carry_n_3),
        .I2(tobool_i_i_2135_reg_1667),
        .I3(max_V_10_reg_1811[3]),
        .O(max_V_11_fu_1011_p3[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_11_reg_1844[4]_i_1 
       (.I0(p_Result_11_reg_1818[4]),
        .I1(icmp_ln878_15_fu_1001_p2_carry_n_3),
        .I2(tobool_i_i_2135_reg_1667),
        .I3(max_V_10_reg_1811[4]),
        .O(max_V_11_fu_1011_p3[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_11_reg_1844[5]_i_1 
       (.I0(p_Result_11_reg_1818[5]),
        .I1(icmp_ln878_15_fu_1001_p2_carry_n_3),
        .I2(tobool_i_i_2135_reg_1667),
        .I3(max_V_10_reg_1811[5]),
        .O(max_V_11_fu_1011_p3[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_11_reg_1844[6]_i_1 
       (.I0(p_Result_11_reg_1818[6]),
        .I1(icmp_ln878_15_fu_1001_p2_carry_n_3),
        .I2(tobool_i_i_2135_reg_1667),
        .I3(max_V_10_reg_1811[6]),
        .O(max_V_11_fu_1011_p3[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_11_reg_1844[7]_i_1 
       (.I0(p_Result_11_reg_1818[7]),
        .I1(icmp_ln878_15_fu_1001_p2_carry_n_3),
        .I2(tobool_i_i_2135_reg_1667),
        .I3(max_V_10_reg_1811[7]),
        .O(max_V_11_fu_1011_p3[7]));
  FDRE \max_V_11_reg_1844_reg[0] 
       (.C(ap_clk),
        .CE(\max_V_2_reg_1837[7]_i_1_n_3 ),
        .D(max_V_11_fu_1011_p3[0]),
        .Q(max_V_11_reg_1844[0]),
        .R(1'b0));
  FDRE \max_V_11_reg_1844_reg[1] 
       (.C(ap_clk),
        .CE(\max_V_2_reg_1837[7]_i_1_n_3 ),
        .D(max_V_11_fu_1011_p3[1]),
        .Q(max_V_11_reg_1844[1]),
        .R(1'b0));
  FDRE \max_V_11_reg_1844_reg[2] 
       (.C(ap_clk),
        .CE(\max_V_2_reg_1837[7]_i_1_n_3 ),
        .D(max_V_11_fu_1011_p3[2]),
        .Q(max_V_11_reg_1844[2]),
        .R(1'b0));
  FDRE \max_V_11_reg_1844_reg[3] 
       (.C(ap_clk),
        .CE(\max_V_2_reg_1837[7]_i_1_n_3 ),
        .D(max_V_11_fu_1011_p3[3]),
        .Q(max_V_11_reg_1844[3]),
        .R(1'b0));
  FDRE \max_V_11_reg_1844_reg[4] 
       (.C(ap_clk),
        .CE(\max_V_2_reg_1837[7]_i_1_n_3 ),
        .D(max_V_11_fu_1011_p3[4]),
        .Q(max_V_11_reg_1844[4]),
        .R(1'b0));
  FDRE \max_V_11_reg_1844_reg[5] 
       (.C(ap_clk),
        .CE(\max_V_2_reg_1837[7]_i_1_n_3 ),
        .D(max_V_11_fu_1011_p3[5]),
        .Q(max_V_11_reg_1844[5]),
        .R(1'b0));
  FDRE \max_V_11_reg_1844_reg[6] 
       (.C(ap_clk),
        .CE(\max_V_2_reg_1837[7]_i_1_n_3 ),
        .D(max_V_11_fu_1011_p3[6]),
        .Q(max_V_11_reg_1844[6]),
        .R(1'b0));
  FDRE \max_V_11_reg_1844_reg[7] 
       (.C(ap_clk),
        .CE(\max_V_2_reg_1837[7]_i_1_n_3 ),
        .D(max_V_11_fu_1011_p3[7]),
        .Q(max_V_11_reg_1844[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_12_reg_1885[0]_i_1 
       (.I0(src_buf_V_1_0_reg_475[8]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[8] ),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I3(icmp_ln878_16_fu_1079_p2_carry_n_3),
        .I4(tobool_i_i_1106_reg_1674),
        .I5(max_V_11_reg_1844[0]),
        .O(max_V_12_fu_1091_p3[0]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_12_reg_1885[1]_i_1 
       (.I0(src_buf_V_1_0_reg_475[9]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[9] ),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I3(icmp_ln878_16_fu_1079_p2_carry_n_3),
        .I4(tobool_i_i_1106_reg_1674),
        .I5(max_V_11_reg_1844[1]),
        .O(max_V_12_fu_1091_p3[1]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_12_reg_1885[2]_i_1 
       (.I0(src_buf_V_1_0_reg_475[10]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[10] ),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I3(icmp_ln878_16_fu_1079_p2_carry_n_3),
        .I4(tobool_i_i_1106_reg_1674),
        .I5(max_V_11_reg_1844[2]),
        .O(max_V_12_fu_1091_p3[2]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_12_reg_1885[3]_i_1 
       (.I0(src_buf_V_1_0_reg_475[11]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[11] ),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I3(icmp_ln878_16_fu_1079_p2_carry_n_3),
        .I4(tobool_i_i_1106_reg_1674),
        .I5(max_V_11_reg_1844[3]),
        .O(max_V_12_fu_1091_p3[3]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_12_reg_1885[4]_i_1 
       (.I0(src_buf_V_1_0_reg_475[12]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[12] ),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I3(icmp_ln878_16_fu_1079_p2_carry_n_3),
        .I4(tobool_i_i_1106_reg_1674),
        .I5(max_V_11_reg_1844[4]),
        .O(max_V_12_fu_1091_p3[4]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_12_reg_1885[5]_i_1 
       (.I0(src_buf_V_1_0_reg_475[13]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[13] ),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I3(icmp_ln878_16_fu_1079_p2_carry_n_3),
        .I4(tobool_i_i_1106_reg_1674),
        .I5(max_V_11_reg_1844[5]),
        .O(max_V_12_fu_1091_p3[5]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_12_reg_1885[6]_i_1 
       (.I0(src_buf_V_1_0_reg_475[14]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[14] ),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I3(icmp_ln878_16_fu_1079_p2_carry_n_3),
        .I4(tobool_i_i_1106_reg_1674),
        .I5(max_V_11_reg_1844[6]),
        .O(max_V_12_fu_1091_p3[6]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_12_reg_1885[7]_i_1 
       (.I0(src_buf_V_1_0_reg_475[15]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[15] ),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I3(icmp_ln878_16_fu_1079_p2_carry_n_3),
        .I4(tobool_i_i_1106_reg_1674),
        .I5(max_V_11_reg_1844[7]),
        .O(max_V_12_fu_1091_p3[7]));
  FDRE \max_V_12_reg_1885_reg[0] 
       (.C(ap_clk),
        .CE(\max_V_3_reg_1863[7]_i_1_n_3 ),
        .D(max_V_12_fu_1091_p3[0]),
        .Q(max_V_12_reg_1885[0]),
        .R(1'b0));
  FDRE \max_V_12_reg_1885_reg[1] 
       (.C(ap_clk),
        .CE(\max_V_3_reg_1863[7]_i_1_n_3 ),
        .D(max_V_12_fu_1091_p3[1]),
        .Q(max_V_12_reg_1885[1]),
        .R(1'b0));
  FDRE \max_V_12_reg_1885_reg[2] 
       (.C(ap_clk),
        .CE(\max_V_3_reg_1863[7]_i_1_n_3 ),
        .D(max_V_12_fu_1091_p3[2]),
        .Q(max_V_12_reg_1885[2]),
        .R(1'b0));
  FDRE \max_V_12_reg_1885_reg[3] 
       (.C(ap_clk),
        .CE(\max_V_3_reg_1863[7]_i_1_n_3 ),
        .D(max_V_12_fu_1091_p3[3]),
        .Q(max_V_12_reg_1885[3]),
        .R(1'b0));
  FDRE \max_V_12_reg_1885_reg[4] 
       (.C(ap_clk),
        .CE(\max_V_3_reg_1863[7]_i_1_n_3 ),
        .D(max_V_12_fu_1091_p3[4]),
        .Q(max_V_12_reg_1885[4]),
        .R(1'b0));
  FDRE \max_V_12_reg_1885_reg[5] 
       (.C(ap_clk),
        .CE(\max_V_3_reg_1863[7]_i_1_n_3 ),
        .D(max_V_12_fu_1091_p3[5]),
        .Q(max_V_12_reg_1885[5]),
        .R(1'b0));
  FDRE \max_V_12_reg_1885_reg[6] 
       (.C(ap_clk),
        .CE(\max_V_3_reg_1863[7]_i_1_n_3 ),
        .D(max_V_12_fu_1091_p3[6]),
        .Q(max_V_12_reg_1885[6]),
        .R(1'b0));
  FDRE \max_V_12_reg_1885_reg[7] 
       (.C(ap_clk),
        .CE(\max_V_3_reg_1863[7]_i_1_n_3 ),
        .D(max_V_12_fu_1091_p3[7]),
        .Q(max_V_12_reg_1885[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_14_reg_1936[0]_i_1 
       (.I0(p_Result_14_reg_1901[0]),
        .I1(icmp_ln878_18_fu_1218_p2_carry_n_3),
        .I2(tobool_i_i_1106_2_reg_1688),
        .I3(max_V_13_fu_1212_p3__15[0]),
        .O(max_V_14_fu_1230_p3[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_14_reg_1936[0]_i_2 
       (.I0(p_Result_13_reg_1891[0]),
        .I1(icmp_ln878_17_reg_1896),
        .I2(tobool_i_i_1106_1_reg_1681),
        .I3(max_V_12_reg_1885[0]),
        .O(max_V_13_fu_1212_p3__15[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_14_reg_1936[1]_i_1 
       (.I0(p_Result_14_reg_1901[1]),
        .I1(icmp_ln878_18_fu_1218_p2_carry_n_3),
        .I2(tobool_i_i_1106_2_reg_1688),
        .I3(max_V_13_fu_1212_p3__15[1]),
        .O(max_V_14_fu_1230_p3[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_14_reg_1936[1]_i_2 
       (.I0(p_Result_13_reg_1891[1]),
        .I1(icmp_ln878_17_reg_1896),
        .I2(tobool_i_i_1106_1_reg_1681),
        .I3(max_V_12_reg_1885[1]),
        .O(max_V_13_fu_1212_p3__15[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_14_reg_1936[2]_i_1 
       (.I0(p_Result_14_reg_1901[2]),
        .I1(icmp_ln878_18_fu_1218_p2_carry_n_3),
        .I2(tobool_i_i_1106_2_reg_1688),
        .I3(max_V_13_fu_1212_p3__15[2]),
        .O(max_V_14_fu_1230_p3[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_14_reg_1936[2]_i_2 
       (.I0(p_Result_13_reg_1891[2]),
        .I1(icmp_ln878_17_reg_1896),
        .I2(tobool_i_i_1106_1_reg_1681),
        .I3(max_V_12_reg_1885[2]),
        .O(max_V_13_fu_1212_p3__15[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_14_reg_1936[3]_i_1 
       (.I0(p_Result_14_reg_1901[3]),
        .I1(icmp_ln878_18_fu_1218_p2_carry_n_3),
        .I2(tobool_i_i_1106_2_reg_1688),
        .I3(max_V_13_fu_1212_p3__15[3]),
        .O(max_V_14_fu_1230_p3[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_14_reg_1936[3]_i_2 
       (.I0(p_Result_13_reg_1891[3]),
        .I1(icmp_ln878_17_reg_1896),
        .I2(tobool_i_i_1106_1_reg_1681),
        .I3(max_V_12_reg_1885[3]),
        .O(max_V_13_fu_1212_p3__15[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_14_reg_1936[4]_i_1 
       (.I0(p_Result_14_reg_1901[4]),
        .I1(icmp_ln878_18_fu_1218_p2_carry_n_3),
        .I2(tobool_i_i_1106_2_reg_1688),
        .I3(max_V_13_fu_1212_p3__15[4]),
        .O(max_V_14_fu_1230_p3[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_14_reg_1936[4]_i_2 
       (.I0(p_Result_13_reg_1891[4]),
        .I1(icmp_ln878_17_reg_1896),
        .I2(tobool_i_i_1106_1_reg_1681),
        .I3(max_V_12_reg_1885[4]),
        .O(max_V_13_fu_1212_p3__15[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_14_reg_1936[5]_i_1 
       (.I0(p_Result_14_reg_1901[5]),
        .I1(icmp_ln878_18_fu_1218_p2_carry_n_3),
        .I2(tobool_i_i_1106_2_reg_1688),
        .I3(max_V_13_fu_1212_p3__15[5]),
        .O(max_V_14_fu_1230_p3[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_14_reg_1936[5]_i_2 
       (.I0(p_Result_13_reg_1891[5]),
        .I1(icmp_ln878_17_reg_1896),
        .I2(tobool_i_i_1106_1_reg_1681),
        .I3(max_V_12_reg_1885[5]),
        .O(max_V_13_fu_1212_p3__15[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_14_reg_1936[6]_i_1 
       (.I0(p_Result_14_reg_1901[6]),
        .I1(icmp_ln878_18_fu_1218_p2_carry_n_3),
        .I2(tobool_i_i_1106_2_reg_1688),
        .I3(max_V_13_fu_1212_p3__15[6]),
        .O(max_V_14_fu_1230_p3[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_14_reg_1936[6]_i_2 
       (.I0(p_Result_13_reg_1891[6]),
        .I1(icmp_ln878_17_reg_1896),
        .I2(tobool_i_i_1106_1_reg_1681),
        .I3(max_V_12_reg_1885[6]),
        .O(max_V_13_fu_1212_p3__15[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_14_reg_1936[7]_i_1 
       (.I0(p_Result_14_reg_1901[7]),
        .I1(icmp_ln878_18_fu_1218_p2_carry_n_3),
        .I2(tobool_i_i_1106_2_reg_1688),
        .I3(max_V_13_fu_1212_p3__15[7]),
        .O(max_V_14_fu_1230_p3[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_14_reg_1936[7]_i_2 
       (.I0(p_Result_13_reg_1891[7]),
        .I1(icmp_ln878_17_reg_1896),
        .I2(tobool_i_i_1106_1_reg_1681),
        .I3(max_V_12_reg_1885[7]),
        .O(max_V_13_fu_1212_p3__15[7]));
  FDRE \max_V_14_reg_1936_reg[0] 
       (.C(ap_clk),
        .CE(\max_V_5_reg_1929[7]_i_1_n_3 ),
        .D(max_V_14_fu_1230_p3[0]),
        .Q(max_V_14_reg_1936[0]),
        .R(1'b0));
  FDRE \max_V_14_reg_1936_reg[1] 
       (.C(ap_clk),
        .CE(\max_V_5_reg_1929[7]_i_1_n_3 ),
        .D(max_V_14_fu_1230_p3[1]),
        .Q(max_V_14_reg_1936[1]),
        .R(1'b0));
  FDRE \max_V_14_reg_1936_reg[2] 
       (.C(ap_clk),
        .CE(\max_V_5_reg_1929[7]_i_1_n_3 ),
        .D(max_V_14_fu_1230_p3[2]),
        .Q(max_V_14_reg_1936[2]),
        .R(1'b0));
  FDRE \max_V_14_reg_1936_reg[3] 
       (.C(ap_clk),
        .CE(\max_V_5_reg_1929[7]_i_1_n_3 ),
        .D(max_V_14_fu_1230_p3[3]),
        .Q(max_V_14_reg_1936[3]),
        .R(1'b0));
  FDRE \max_V_14_reg_1936_reg[4] 
       (.C(ap_clk),
        .CE(\max_V_5_reg_1929[7]_i_1_n_3 ),
        .D(max_V_14_fu_1230_p3[4]),
        .Q(max_V_14_reg_1936[4]),
        .R(1'b0));
  FDRE \max_V_14_reg_1936_reg[5] 
       (.C(ap_clk),
        .CE(\max_V_5_reg_1929[7]_i_1_n_3 ),
        .D(max_V_14_fu_1230_p3[5]),
        .Q(max_V_14_reg_1936[5]),
        .R(1'b0));
  FDRE \max_V_14_reg_1936_reg[6] 
       (.C(ap_clk),
        .CE(\max_V_5_reg_1929[7]_i_1_n_3 ),
        .D(max_V_14_fu_1230_p3[6]),
        .Q(max_V_14_reg_1936[6]),
        .R(1'b0));
  FDRE \max_V_14_reg_1936_reg[7] 
       (.C(ap_clk),
        .CE(\max_V_5_reg_1929[7]_i_1_n_3 ),
        .D(max_V_14_fu_1230_p3[7]),
        .Q(max_V_14_reg_1936[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_15_reg_1977[0]_i_1 
       (.I0(src_buf_V_2_0_reg_521[8]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[8] ),
        .I2(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I3(icmp_ln878_19_fu_1313_p2_carry_n_3),
        .I4(tobool_i_i_2114_reg_1695),
        .I5(max_V_14_reg_1936[0]),
        .O(max_V_15_fu_1325_p3[0]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_15_reg_1977[1]_i_1 
       (.I0(src_buf_V_2_0_reg_521[9]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[9] ),
        .I2(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I3(icmp_ln878_19_fu_1313_p2_carry_n_3),
        .I4(tobool_i_i_2114_reg_1695),
        .I5(max_V_14_reg_1936[1]),
        .O(max_V_15_fu_1325_p3[1]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_15_reg_1977[2]_i_1 
       (.I0(src_buf_V_2_0_reg_521[10]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[10] ),
        .I2(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I3(icmp_ln878_19_fu_1313_p2_carry_n_3),
        .I4(tobool_i_i_2114_reg_1695),
        .I5(max_V_14_reg_1936[2]),
        .O(max_V_15_fu_1325_p3[2]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_15_reg_1977[3]_i_1 
       (.I0(src_buf_V_2_0_reg_521[11]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[11] ),
        .I2(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I3(icmp_ln878_19_fu_1313_p2_carry_n_3),
        .I4(tobool_i_i_2114_reg_1695),
        .I5(max_V_14_reg_1936[3]),
        .O(max_V_15_fu_1325_p3[3]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_15_reg_1977[4]_i_1 
       (.I0(src_buf_V_2_0_reg_521[12]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[12] ),
        .I2(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I3(icmp_ln878_19_fu_1313_p2_carry_n_3),
        .I4(tobool_i_i_2114_reg_1695),
        .I5(max_V_14_reg_1936[4]),
        .O(max_V_15_fu_1325_p3[4]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_15_reg_1977[5]_i_1 
       (.I0(src_buf_V_2_0_reg_521[13]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[13] ),
        .I2(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I3(icmp_ln878_19_fu_1313_p2_carry_n_3),
        .I4(tobool_i_i_2114_reg_1695),
        .I5(max_V_14_reg_1936[5]),
        .O(max_V_15_fu_1325_p3[5]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_15_reg_1977[6]_i_1 
       (.I0(src_buf_V_2_0_reg_521[14]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[14] ),
        .I2(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I3(icmp_ln878_19_fu_1313_p2_carry_n_3),
        .I4(tobool_i_i_2114_reg_1695),
        .I5(max_V_14_reg_1936[6]),
        .O(max_V_15_fu_1325_p3[6]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_15_reg_1977[7]_i_1 
       (.I0(src_buf_V_2_0_reg_521[15]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[15] ),
        .I2(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I3(icmp_ln878_19_fu_1313_p2_carry_n_3),
        .I4(tobool_i_i_2114_reg_1695),
        .I5(max_V_14_reg_1936[7]),
        .O(max_V_15_fu_1325_p3[7]));
  FDRE \max_V_15_reg_1977_reg[0] 
       (.C(ap_clk),
        .CE(\max_V_6_reg_1955[7]_i_1_n_3 ),
        .D(max_V_15_fu_1325_p3[0]),
        .Q(max_V_15_reg_1977[0]),
        .R(1'b0));
  FDRE \max_V_15_reg_1977_reg[1] 
       (.C(ap_clk),
        .CE(\max_V_6_reg_1955[7]_i_1_n_3 ),
        .D(max_V_15_fu_1325_p3[1]),
        .Q(max_V_15_reg_1977[1]),
        .R(1'b0));
  FDRE \max_V_15_reg_1977_reg[2] 
       (.C(ap_clk),
        .CE(\max_V_6_reg_1955[7]_i_1_n_3 ),
        .D(max_V_15_fu_1325_p3[2]),
        .Q(max_V_15_reg_1977[2]),
        .R(1'b0));
  FDRE \max_V_15_reg_1977_reg[3] 
       (.C(ap_clk),
        .CE(\max_V_6_reg_1955[7]_i_1_n_3 ),
        .D(max_V_15_fu_1325_p3[3]),
        .Q(max_V_15_reg_1977[3]),
        .R(1'b0));
  FDRE \max_V_15_reg_1977_reg[4] 
       (.C(ap_clk),
        .CE(\max_V_6_reg_1955[7]_i_1_n_3 ),
        .D(max_V_15_fu_1325_p3[4]),
        .Q(max_V_15_reg_1977[4]),
        .R(1'b0));
  FDRE \max_V_15_reg_1977_reg[5] 
       (.C(ap_clk),
        .CE(\max_V_6_reg_1955[7]_i_1_n_3 ),
        .D(max_V_15_fu_1325_p3[5]),
        .Q(max_V_15_reg_1977[5]),
        .R(1'b0));
  FDRE \max_V_15_reg_1977_reg[6] 
       (.C(ap_clk),
        .CE(\max_V_6_reg_1955[7]_i_1_n_3 ),
        .D(max_V_15_fu_1325_p3[6]),
        .Q(max_V_15_reg_1977[6]),
        .R(1'b0));
  FDRE \max_V_15_reg_1977_reg[7] 
       (.C(ap_clk),
        .CE(\max_V_6_reg_1955[7]_i_1_n_3 ),
        .D(max_V_15_fu_1325_p3[7]),
        .Q(max_V_15_reg_1977[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_19_reg_1824[0]_i_1 
       (.I0(src_buf_V_0_1_reg_1793[16]),
        .I1(src_buf_V_0_0_reg_428[16]),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I3(icmp_ln878_22_fu_954_p2_carry_n_3),
        .I4(tobool_i_i_1126_reg_1660),
        .I5(max_V_18_fu_937_p3__7[0]),
        .O(max_V_19_fu_968_p3[0]));
  LUT5 #(
    .INIT(32'hF870FFFF)) 
    \max_V_19_reg_1824[0]_i_2 
       (.I0(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(\p_Val2_s_reg_440_reg_n_3_[16] ),
        .I3(src_buf_V_0_0_reg_428[16]),
        .I4(tobool_i_i_reg_1653),
        .O(max_V_18_fu_937_p3__7[0]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_19_reg_1824[1]_i_1 
       (.I0(src_buf_V_0_1_reg_1793[17]),
        .I1(src_buf_V_0_0_reg_428[17]),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I3(icmp_ln878_22_fu_954_p2_carry_n_3),
        .I4(tobool_i_i_1126_reg_1660),
        .I5(max_V_18_fu_937_p3__7[1]),
        .O(max_V_19_fu_968_p3[1]));
  LUT5 #(
    .INIT(32'hF870FFFF)) 
    \max_V_19_reg_1824[1]_i_2 
       (.I0(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(\p_Val2_s_reg_440_reg_n_3_[17] ),
        .I3(src_buf_V_0_0_reg_428[17]),
        .I4(tobool_i_i_reg_1653),
        .O(max_V_18_fu_937_p3__7[1]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_19_reg_1824[2]_i_1 
       (.I0(src_buf_V_0_1_reg_1793[18]),
        .I1(src_buf_V_0_0_reg_428[18]),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I3(icmp_ln878_22_fu_954_p2_carry_n_3),
        .I4(tobool_i_i_1126_reg_1660),
        .I5(max_V_18_fu_937_p3__7[2]),
        .O(max_V_19_fu_968_p3[2]));
  LUT5 #(
    .INIT(32'hF870FFFF)) 
    \max_V_19_reg_1824[2]_i_2 
       (.I0(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(\p_Val2_s_reg_440_reg_n_3_[18] ),
        .I3(src_buf_V_0_0_reg_428[18]),
        .I4(tobool_i_i_reg_1653),
        .O(max_V_18_fu_937_p3__7[2]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_19_reg_1824[3]_i_1 
       (.I0(src_buf_V_0_1_reg_1793[19]),
        .I1(src_buf_V_0_0_reg_428[19]),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I3(icmp_ln878_22_fu_954_p2_carry_n_3),
        .I4(tobool_i_i_1126_reg_1660),
        .I5(max_V_18_fu_937_p3__7[3]),
        .O(max_V_19_fu_968_p3[3]));
  LUT5 #(
    .INIT(32'hF870FFFF)) 
    \max_V_19_reg_1824[3]_i_2 
       (.I0(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(\p_Val2_s_reg_440_reg_n_3_[19] ),
        .I3(src_buf_V_0_0_reg_428[19]),
        .I4(tobool_i_i_reg_1653),
        .O(max_V_18_fu_937_p3__7[3]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_19_reg_1824[4]_i_1 
       (.I0(src_buf_V_0_1_reg_1793[20]),
        .I1(src_buf_V_0_0_reg_428[20]),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I3(icmp_ln878_22_fu_954_p2_carry_n_3),
        .I4(tobool_i_i_1126_reg_1660),
        .I5(max_V_18_fu_937_p3__7[4]),
        .O(max_V_19_fu_968_p3[4]));
  LUT5 #(
    .INIT(32'hF870FFFF)) 
    \max_V_19_reg_1824[4]_i_2 
       (.I0(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(\p_Val2_s_reg_440_reg_n_3_[20] ),
        .I3(src_buf_V_0_0_reg_428[20]),
        .I4(tobool_i_i_reg_1653),
        .O(max_V_18_fu_937_p3__7[4]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_19_reg_1824[5]_i_1 
       (.I0(src_buf_V_0_1_reg_1793[21]),
        .I1(src_buf_V_0_0_reg_428[21]),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I3(icmp_ln878_22_fu_954_p2_carry_n_3),
        .I4(tobool_i_i_1126_reg_1660),
        .I5(max_V_18_fu_937_p3__7[5]),
        .O(max_V_19_fu_968_p3[5]));
  LUT5 #(
    .INIT(32'hF870FFFF)) 
    \max_V_19_reg_1824[5]_i_2 
       (.I0(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(\p_Val2_s_reg_440_reg_n_3_[21] ),
        .I3(src_buf_V_0_0_reg_428[21]),
        .I4(tobool_i_i_reg_1653),
        .O(max_V_18_fu_937_p3__7[5]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_19_reg_1824[6]_i_1 
       (.I0(src_buf_V_0_1_reg_1793[22]),
        .I1(src_buf_V_0_0_reg_428[22]),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I3(icmp_ln878_22_fu_954_p2_carry_n_3),
        .I4(tobool_i_i_1126_reg_1660),
        .I5(max_V_18_fu_937_p3__7[6]),
        .O(max_V_19_fu_968_p3[6]));
  LUT5 #(
    .INIT(32'hF870FFFF)) 
    \max_V_19_reg_1824[6]_i_2 
       (.I0(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(\p_Val2_s_reg_440_reg_n_3_[22] ),
        .I3(src_buf_V_0_0_reg_428[22]),
        .I4(tobool_i_i_reg_1653),
        .O(max_V_18_fu_937_p3__7[6]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_19_reg_1824[7]_i_1 
       (.I0(src_buf_V_0_1_reg_1793[23]),
        .I1(src_buf_V_0_0_reg_428[23]),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I3(icmp_ln878_22_fu_954_p2_carry_n_3),
        .I4(tobool_i_i_1126_reg_1660),
        .I5(max_V_18_fu_937_p3__7[7]),
        .O(max_V_19_fu_968_p3[7]));
  LUT5 #(
    .INIT(32'hF870FFFF)) 
    \max_V_19_reg_1824[7]_i_2 
       (.I0(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(\p_Val2_s_reg_440_reg_n_3_[23] ),
        .I3(src_buf_V_0_0_reg_428[23]),
        .I4(tobool_i_i_reg_1653),
        .O(max_V_18_fu_937_p3__7[7]));
  FDRE \max_V_19_reg_1824_reg[0] 
       (.C(ap_clk),
        .CE(\max_V_1_reg_1798[7]_i_1_n_3 ),
        .D(max_V_19_fu_968_p3[0]),
        .Q(max_V_19_reg_1824[0]),
        .R(1'b0));
  FDRE \max_V_19_reg_1824_reg[1] 
       (.C(ap_clk),
        .CE(\max_V_1_reg_1798[7]_i_1_n_3 ),
        .D(max_V_19_fu_968_p3[1]),
        .Q(max_V_19_reg_1824[1]),
        .R(1'b0));
  FDRE \max_V_19_reg_1824_reg[2] 
       (.C(ap_clk),
        .CE(\max_V_1_reg_1798[7]_i_1_n_3 ),
        .D(max_V_19_fu_968_p3[2]),
        .Q(max_V_19_reg_1824[2]),
        .R(1'b0));
  FDRE \max_V_19_reg_1824_reg[3] 
       (.C(ap_clk),
        .CE(\max_V_1_reg_1798[7]_i_1_n_3 ),
        .D(max_V_19_fu_968_p3[3]),
        .Q(max_V_19_reg_1824[3]),
        .R(1'b0));
  FDRE \max_V_19_reg_1824_reg[4] 
       (.C(ap_clk),
        .CE(\max_V_1_reg_1798[7]_i_1_n_3 ),
        .D(max_V_19_fu_968_p3[4]),
        .Q(max_V_19_reg_1824[4]),
        .R(1'b0));
  FDRE \max_V_19_reg_1824_reg[5] 
       (.C(ap_clk),
        .CE(\max_V_1_reg_1798[7]_i_1_n_3 ),
        .D(max_V_19_fu_968_p3[5]),
        .Q(max_V_19_reg_1824[5]),
        .R(1'b0));
  FDRE \max_V_19_reg_1824_reg[6] 
       (.C(ap_clk),
        .CE(\max_V_1_reg_1798[7]_i_1_n_3 ),
        .D(max_V_19_fu_968_p3[6]),
        .Q(max_V_19_reg_1824[6]),
        .R(1'b0));
  FDRE \max_V_19_reg_1824_reg[7] 
       (.C(ap_clk),
        .CE(\max_V_1_reg_1798[7]_i_1_n_3 ),
        .D(max_V_19_fu_968_p3[7]),
        .Q(max_V_19_reg_1824[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_1_reg_1798[0]_i_1 
       (.I0(src_buf_V_0_1_reg_1793[0]),
        .I1(src_buf_V_0_0_reg_428[0]),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I3(icmp_ln878_6_fu_844_p2_carry_n_3),
        .I4(tobool_i_i_1126_reg_1660),
        .I5(max_V_fu_833_p3__7[0]),
        .O(max_V_1_fu_858_p3[0]));
  LUT5 #(
    .INIT(32'hF870FFFF)) 
    \max_V_1_reg_1798[0]_i_2 
       (.I0(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(\p_Val2_s_reg_440_reg_n_3_[0] ),
        .I3(src_buf_V_0_0_reg_428[0]),
        .I4(tobool_i_i_reg_1653),
        .O(max_V_fu_833_p3__7[0]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_1_reg_1798[1]_i_1 
       (.I0(src_buf_V_0_1_reg_1793[1]),
        .I1(src_buf_V_0_0_reg_428[1]),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I3(icmp_ln878_6_fu_844_p2_carry_n_3),
        .I4(tobool_i_i_1126_reg_1660),
        .I5(max_V_fu_833_p3__7[1]),
        .O(max_V_1_fu_858_p3[1]));
  LUT5 #(
    .INIT(32'hF870FFFF)) 
    \max_V_1_reg_1798[1]_i_2 
       (.I0(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(\p_Val2_s_reg_440_reg_n_3_[1] ),
        .I3(src_buf_V_0_0_reg_428[1]),
        .I4(tobool_i_i_reg_1653),
        .O(max_V_fu_833_p3__7[1]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_1_reg_1798[2]_i_1 
       (.I0(src_buf_V_0_1_reg_1793[2]),
        .I1(src_buf_V_0_0_reg_428[2]),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I3(icmp_ln878_6_fu_844_p2_carry_n_3),
        .I4(tobool_i_i_1126_reg_1660),
        .I5(max_V_fu_833_p3__7[2]),
        .O(max_V_1_fu_858_p3[2]));
  LUT5 #(
    .INIT(32'hF870FFFF)) 
    \max_V_1_reg_1798[2]_i_2 
       (.I0(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(\p_Val2_s_reg_440_reg_n_3_[2] ),
        .I3(src_buf_V_0_0_reg_428[2]),
        .I4(tobool_i_i_reg_1653),
        .O(max_V_fu_833_p3__7[2]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_1_reg_1798[3]_i_1 
       (.I0(src_buf_V_0_1_reg_1793[3]),
        .I1(src_buf_V_0_0_reg_428[3]),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I3(icmp_ln878_6_fu_844_p2_carry_n_3),
        .I4(tobool_i_i_1126_reg_1660),
        .I5(max_V_fu_833_p3__7[3]),
        .O(max_V_1_fu_858_p3[3]));
  LUT5 #(
    .INIT(32'hF870FFFF)) 
    \max_V_1_reg_1798[3]_i_2 
       (.I0(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(\p_Val2_s_reg_440_reg_n_3_[3] ),
        .I3(src_buf_V_0_0_reg_428[3]),
        .I4(tobool_i_i_reg_1653),
        .O(max_V_fu_833_p3__7[3]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_1_reg_1798[4]_i_1 
       (.I0(src_buf_V_0_1_reg_1793[4]),
        .I1(src_buf_V_0_0_reg_428[4]),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I3(icmp_ln878_6_fu_844_p2_carry_n_3),
        .I4(tobool_i_i_1126_reg_1660),
        .I5(max_V_fu_833_p3__7[4]),
        .O(max_V_1_fu_858_p3[4]));
  LUT5 #(
    .INIT(32'hF870FFFF)) 
    \max_V_1_reg_1798[4]_i_2 
       (.I0(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(\p_Val2_s_reg_440_reg_n_3_[4] ),
        .I3(src_buf_V_0_0_reg_428[4]),
        .I4(tobool_i_i_reg_1653),
        .O(max_V_fu_833_p3__7[4]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_1_reg_1798[5]_i_1 
       (.I0(src_buf_V_0_1_reg_1793[5]),
        .I1(src_buf_V_0_0_reg_428[5]),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I3(icmp_ln878_6_fu_844_p2_carry_n_3),
        .I4(tobool_i_i_1126_reg_1660),
        .I5(max_V_fu_833_p3__7[5]),
        .O(max_V_1_fu_858_p3[5]));
  LUT5 #(
    .INIT(32'hF870FFFF)) 
    \max_V_1_reg_1798[5]_i_2 
       (.I0(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(\p_Val2_s_reg_440_reg_n_3_[5] ),
        .I3(src_buf_V_0_0_reg_428[5]),
        .I4(tobool_i_i_reg_1653),
        .O(max_V_fu_833_p3__7[5]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_1_reg_1798[6]_i_1 
       (.I0(src_buf_V_0_1_reg_1793[6]),
        .I1(src_buf_V_0_0_reg_428[6]),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I3(icmp_ln878_6_fu_844_p2_carry_n_3),
        .I4(tobool_i_i_1126_reg_1660),
        .I5(max_V_fu_833_p3__7[6]),
        .O(max_V_1_fu_858_p3[6]));
  LUT5 #(
    .INIT(32'hF870FFFF)) 
    \max_V_1_reg_1798[6]_i_2 
       (.I0(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(\p_Val2_s_reg_440_reg_n_3_[6] ),
        .I3(src_buf_V_0_0_reg_428[6]),
        .I4(tobool_i_i_reg_1653),
        .O(max_V_fu_833_p3__7[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \max_V_1_reg_1798[7]_i_1 
       (.I0(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(\max_V_1_reg_1798[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_1_reg_1798[7]_i_2 
       (.I0(src_buf_V_0_1_reg_1793[7]),
        .I1(src_buf_V_0_0_reg_428[7]),
        .I2(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0),
        .I3(icmp_ln878_6_fu_844_p2_carry_n_3),
        .I4(tobool_i_i_1126_reg_1660),
        .I5(max_V_fu_833_p3__7[7]),
        .O(max_V_1_fu_858_p3[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \max_V_1_reg_1798[7]_i_3 
       (.I0(ap_enable_reg_pp3_iter6),
        .I1(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_432_p41__0));
  LUT5 #(
    .INIT(32'hF870FFFF)) 
    \max_V_1_reg_1798[7]_i_4 
       (.I0(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(\p_Val2_s_reg_440_reg_n_3_[7] ),
        .I3(src_buf_V_0_0_reg_428[7]),
        .I4(tobool_i_i_reg_1653),
        .O(max_V_fu_833_p3__7[7]));
  FDRE \max_V_1_reg_1798_reg[0] 
       (.C(ap_clk),
        .CE(\max_V_1_reg_1798[7]_i_1_n_3 ),
        .D(max_V_1_fu_858_p3[0]),
        .Q(max_V_1_reg_1798[0]),
        .R(1'b0));
  FDRE \max_V_1_reg_1798_reg[1] 
       (.C(ap_clk),
        .CE(\max_V_1_reg_1798[7]_i_1_n_3 ),
        .D(max_V_1_fu_858_p3[1]),
        .Q(max_V_1_reg_1798[1]),
        .R(1'b0));
  FDRE \max_V_1_reg_1798_reg[2] 
       (.C(ap_clk),
        .CE(\max_V_1_reg_1798[7]_i_1_n_3 ),
        .D(max_V_1_fu_858_p3[2]),
        .Q(max_V_1_reg_1798[2]),
        .R(1'b0));
  FDRE \max_V_1_reg_1798_reg[3] 
       (.C(ap_clk),
        .CE(\max_V_1_reg_1798[7]_i_1_n_3 ),
        .D(max_V_1_fu_858_p3[3]),
        .Q(max_V_1_reg_1798[3]),
        .R(1'b0));
  FDRE \max_V_1_reg_1798_reg[4] 
       (.C(ap_clk),
        .CE(\max_V_1_reg_1798[7]_i_1_n_3 ),
        .D(max_V_1_fu_858_p3[4]),
        .Q(max_V_1_reg_1798[4]),
        .R(1'b0));
  FDRE \max_V_1_reg_1798_reg[5] 
       (.C(ap_clk),
        .CE(\max_V_1_reg_1798[7]_i_1_n_3 ),
        .D(max_V_1_fu_858_p3[5]),
        .Q(max_V_1_reg_1798[5]),
        .R(1'b0));
  FDRE \max_V_1_reg_1798_reg[6] 
       (.C(ap_clk),
        .CE(\max_V_1_reg_1798[7]_i_1_n_3 ),
        .D(max_V_1_fu_858_p3[6]),
        .Q(max_V_1_reg_1798[6]),
        .R(1'b0));
  FDRE \max_V_1_reg_1798_reg[7] 
       (.C(ap_clk),
        .CE(\max_V_1_reg_1798[7]_i_1_n_3 ),
        .D(max_V_1_fu_858_p3[7]),
        .Q(max_V_1_reg_1798[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_20_reg_1851[0]_i_1 
       (.I0(p_Result_20_reg_1831[0]),
        .I1(icmp_ln878_23_fu_1017_p2_carry_n_3),
        .I2(tobool_i_i_2135_reg_1667),
        .I3(max_V_19_reg_1824[0]),
        .O(max_V_20_fu_1027_p3[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_20_reg_1851[1]_i_1 
       (.I0(p_Result_20_reg_1831[1]),
        .I1(icmp_ln878_23_fu_1017_p2_carry_n_3),
        .I2(tobool_i_i_2135_reg_1667),
        .I3(max_V_19_reg_1824[1]),
        .O(max_V_20_fu_1027_p3[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_20_reg_1851[2]_i_1 
       (.I0(p_Result_20_reg_1831[2]),
        .I1(icmp_ln878_23_fu_1017_p2_carry_n_3),
        .I2(tobool_i_i_2135_reg_1667),
        .I3(max_V_19_reg_1824[2]),
        .O(max_V_20_fu_1027_p3[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_20_reg_1851[3]_i_1 
       (.I0(p_Result_20_reg_1831[3]),
        .I1(icmp_ln878_23_fu_1017_p2_carry_n_3),
        .I2(tobool_i_i_2135_reg_1667),
        .I3(max_V_19_reg_1824[3]),
        .O(max_V_20_fu_1027_p3[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_20_reg_1851[4]_i_1 
       (.I0(p_Result_20_reg_1831[4]),
        .I1(icmp_ln878_23_fu_1017_p2_carry_n_3),
        .I2(tobool_i_i_2135_reg_1667),
        .I3(max_V_19_reg_1824[4]),
        .O(max_V_20_fu_1027_p3[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_20_reg_1851[5]_i_1 
       (.I0(p_Result_20_reg_1831[5]),
        .I1(icmp_ln878_23_fu_1017_p2_carry_n_3),
        .I2(tobool_i_i_2135_reg_1667),
        .I3(max_V_19_reg_1824[5]),
        .O(max_V_20_fu_1027_p3[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_20_reg_1851[6]_i_1 
       (.I0(p_Result_20_reg_1831[6]),
        .I1(icmp_ln878_23_fu_1017_p2_carry_n_3),
        .I2(tobool_i_i_2135_reg_1667),
        .I3(max_V_19_reg_1824[6]),
        .O(max_V_20_fu_1027_p3[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_20_reg_1851[7]_i_1 
       (.I0(p_Result_20_reg_1831[7]),
        .I1(icmp_ln878_23_fu_1017_p2_carry_n_3),
        .I2(tobool_i_i_2135_reg_1667),
        .I3(max_V_19_reg_1824[7]),
        .O(max_V_20_fu_1027_p3[7]));
  FDRE \max_V_20_reg_1851_reg[0] 
       (.C(ap_clk),
        .CE(\max_V_2_reg_1837[7]_i_1_n_3 ),
        .D(max_V_20_fu_1027_p3[0]),
        .Q(max_V_20_reg_1851[0]),
        .R(1'b0));
  FDRE \max_V_20_reg_1851_reg[1] 
       (.C(ap_clk),
        .CE(\max_V_2_reg_1837[7]_i_1_n_3 ),
        .D(max_V_20_fu_1027_p3[1]),
        .Q(max_V_20_reg_1851[1]),
        .R(1'b0));
  FDRE \max_V_20_reg_1851_reg[2] 
       (.C(ap_clk),
        .CE(\max_V_2_reg_1837[7]_i_1_n_3 ),
        .D(max_V_20_fu_1027_p3[2]),
        .Q(max_V_20_reg_1851[2]),
        .R(1'b0));
  FDRE \max_V_20_reg_1851_reg[3] 
       (.C(ap_clk),
        .CE(\max_V_2_reg_1837[7]_i_1_n_3 ),
        .D(max_V_20_fu_1027_p3[3]),
        .Q(max_V_20_reg_1851[3]),
        .R(1'b0));
  FDRE \max_V_20_reg_1851_reg[4] 
       (.C(ap_clk),
        .CE(\max_V_2_reg_1837[7]_i_1_n_3 ),
        .D(max_V_20_fu_1027_p3[4]),
        .Q(max_V_20_reg_1851[4]),
        .R(1'b0));
  FDRE \max_V_20_reg_1851_reg[5] 
       (.C(ap_clk),
        .CE(\max_V_2_reg_1837[7]_i_1_n_3 ),
        .D(max_V_20_fu_1027_p3[5]),
        .Q(max_V_20_reg_1851[5]),
        .R(1'b0));
  FDRE \max_V_20_reg_1851_reg[6] 
       (.C(ap_clk),
        .CE(\max_V_2_reg_1837[7]_i_1_n_3 ),
        .D(max_V_20_fu_1027_p3[6]),
        .Q(max_V_20_reg_1851[6]),
        .R(1'b0));
  FDRE \max_V_20_reg_1851_reg[7] 
       (.C(ap_clk),
        .CE(\max_V_2_reg_1837[7]_i_1_n_3 ),
        .D(max_V_20_fu_1027_p3[7]),
        .Q(max_V_20_reg_1851[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_21_reg_1907[0]_i_1 
       (.I0(src_buf_V_1_0_reg_475[16]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[16] ),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I3(icmp_ln878_24_fu_1133_p2_carry_n_3),
        .I4(tobool_i_i_1106_reg_1674),
        .I5(max_V_20_reg_1851[0]),
        .O(max_V_21_fu_1145_p3[0]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_21_reg_1907[1]_i_1 
       (.I0(src_buf_V_1_0_reg_475[17]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[17] ),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I3(icmp_ln878_24_fu_1133_p2_carry_n_3),
        .I4(tobool_i_i_1106_reg_1674),
        .I5(max_V_20_reg_1851[1]),
        .O(max_V_21_fu_1145_p3[1]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_21_reg_1907[2]_i_1 
       (.I0(src_buf_V_1_0_reg_475[18]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[18] ),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I3(icmp_ln878_24_fu_1133_p2_carry_n_3),
        .I4(tobool_i_i_1106_reg_1674),
        .I5(max_V_20_reg_1851[2]),
        .O(max_V_21_fu_1145_p3[2]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_21_reg_1907[3]_i_1 
       (.I0(src_buf_V_1_0_reg_475[19]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[19] ),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I3(icmp_ln878_24_fu_1133_p2_carry_n_3),
        .I4(tobool_i_i_1106_reg_1674),
        .I5(max_V_20_reg_1851[3]),
        .O(max_V_21_fu_1145_p3[3]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_21_reg_1907[4]_i_1 
       (.I0(src_buf_V_1_0_reg_475[20]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[20] ),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I3(icmp_ln878_24_fu_1133_p2_carry_n_3),
        .I4(tobool_i_i_1106_reg_1674),
        .I5(max_V_20_reg_1851[4]),
        .O(max_V_21_fu_1145_p3[4]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_21_reg_1907[5]_i_1 
       (.I0(src_buf_V_1_0_reg_475[21]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[21] ),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I3(icmp_ln878_24_fu_1133_p2_carry_n_3),
        .I4(tobool_i_i_1106_reg_1674),
        .I5(max_V_20_reg_1851[5]),
        .O(max_V_21_fu_1145_p3[5]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_21_reg_1907[6]_i_1 
       (.I0(src_buf_V_1_0_reg_475[22]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[22] ),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I3(icmp_ln878_24_fu_1133_p2_carry_n_3),
        .I4(tobool_i_i_1106_reg_1674),
        .I5(max_V_20_reg_1851[6]),
        .O(max_V_21_fu_1145_p3[6]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_21_reg_1907[7]_i_1 
       (.I0(src_buf_V_1_0_reg_475[23]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[23] ),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I3(icmp_ln878_24_fu_1133_p2_carry_n_3),
        .I4(tobool_i_i_1106_reg_1674),
        .I5(max_V_20_reg_1851[7]),
        .O(max_V_21_fu_1145_p3[7]));
  FDRE \max_V_21_reg_1907_reg[0] 
       (.C(ap_clk),
        .CE(\max_V_3_reg_1863[7]_i_1_n_3 ),
        .D(max_V_21_fu_1145_p3[0]),
        .Q(max_V_21_reg_1907[0]),
        .R(1'b0));
  FDRE \max_V_21_reg_1907_reg[1] 
       (.C(ap_clk),
        .CE(\max_V_3_reg_1863[7]_i_1_n_3 ),
        .D(max_V_21_fu_1145_p3[1]),
        .Q(max_V_21_reg_1907[1]),
        .R(1'b0));
  FDRE \max_V_21_reg_1907_reg[2] 
       (.C(ap_clk),
        .CE(\max_V_3_reg_1863[7]_i_1_n_3 ),
        .D(max_V_21_fu_1145_p3[2]),
        .Q(max_V_21_reg_1907[2]),
        .R(1'b0));
  FDRE \max_V_21_reg_1907_reg[3] 
       (.C(ap_clk),
        .CE(\max_V_3_reg_1863[7]_i_1_n_3 ),
        .D(max_V_21_fu_1145_p3[3]),
        .Q(max_V_21_reg_1907[3]),
        .R(1'b0));
  FDRE \max_V_21_reg_1907_reg[4] 
       (.C(ap_clk),
        .CE(\max_V_3_reg_1863[7]_i_1_n_3 ),
        .D(max_V_21_fu_1145_p3[4]),
        .Q(max_V_21_reg_1907[4]),
        .R(1'b0));
  FDRE \max_V_21_reg_1907_reg[5] 
       (.C(ap_clk),
        .CE(\max_V_3_reg_1863[7]_i_1_n_3 ),
        .D(max_V_21_fu_1145_p3[5]),
        .Q(max_V_21_reg_1907[5]),
        .R(1'b0));
  FDRE \max_V_21_reg_1907_reg[6] 
       (.C(ap_clk),
        .CE(\max_V_3_reg_1863[7]_i_1_n_3 ),
        .D(max_V_21_fu_1145_p3[6]),
        .Q(max_V_21_reg_1907[6]),
        .R(1'b0));
  FDRE \max_V_21_reg_1907_reg[7] 
       (.C(ap_clk),
        .CE(\max_V_3_reg_1863[7]_i_1_n_3 ),
        .D(max_V_21_fu_1145_p3[7]),
        .Q(max_V_21_reg_1907[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_23_reg_1943[0]_i_1 
       (.I0(p_Result_23_reg_1923[0]),
        .I1(icmp_ln878_26_fu_1248_p2_carry_n_3),
        .I2(tobool_i_i_1106_2_reg_1688),
        .I3(max_V_22_fu_1242_p3__15[0]),
        .O(max_V_23_fu_1260_p3[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_23_reg_1943[0]_i_2 
       (.I0(p_Result_22_reg_1913[0]),
        .I1(icmp_ln878_25_reg_1918),
        .I2(tobool_i_i_1106_1_reg_1681),
        .I3(max_V_21_reg_1907[0]),
        .O(max_V_22_fu_1242_p3__15[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_23_reg_1943[1]_i_1 
       (.I0(p_Result_23_reg_1923[1]),
        .I1(icmp_ln878_26_fu_1248_p2_carry_n_3),
        .I2(tobool_i_i_1106_2_reg_1688),
        .I3(max_V_22_fu_1242_p3__15[1]),
        .O(max_V_23_fu_1260_p3[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_23_reg_1943[1]_i_2 
       (.I0(p_Result_22_reg_1913[1]),
        .I1(icmp_ln878_25_reg_1918),
        .I2(tobool_i_i_1106_1_reg_1681),
        .I3(max_V_21_reg_1907[1]),
        .O(max_V_22_fu_1242_p3__15[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_23_reg_1943[2]_i_1 
       (.I0(p_Result_23_reg_1923[2]),
        .I1(icmp_ln878_26_fu_1248_p2_carry_n_3),
        .I2(tobool_i_i_1106_2_reg_1688),
        .I3(max_V_22_fu_1242_p3__15[2]),
        .O(max_V_23_fu_1260_p3[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_23_reg_1943[2]_i_2 
       (.I0(p_Result_22_reg_1913[2]),
        .I1(icmp_ln878_25_reg_1918),
        .I2(tobool_i_i_1106_1_reg_1681),
        .I3(max_V_21_reg_1907[2]),
        .O(max_V_22_fu_1242_p3__15[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_23_reg_1943[3]_i_1 
       (.I0(p_Result_23_reg_1923[3]),
        .I1(icmp_ln878_26_fu_1248_p2_carry_n_3),
        .I2(tobool_i_i_1106_2_reg_1688),
        .I3(max_V_22_fu_1242_p3__15[3]),
        .O(max_V_23_fu_1260_p3[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_23_reg_1943[3]_i_2 
       (.I0(p_Result_22_reg_1913[3]),
        .I1(icmp_ln878_25_reg_1918),
        .I2(tobool_i_i_1106_1_reg_1681),
        .I3(max_V_21_reg_1907[3]),
        .O(max_V_22_fu_1242_p3__15[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_23_reg_1943[4]_i_1 
       (.I0(p_Result_23_reg_1923[4]),
        .I1(icmp_ln878_26_fu_1248_p2_carry_n_3),
        .I2(tobool_i_i_1106_2_reg_1688),
        .I3(max_V_22_fu_1242_p3__15[4]),
        .O(max_V_23_fu_1260_p3[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_23_reg_1943[4]_i_2 
       (.I0(p_Result_22_reg_1913[4]),
        .I1(icmp_ln878_25_reg_1918),
        .I2(tobool_i_i_1106_1_reg_1681),
        .I3(max_V_21_reg_1907[4]),
        .O(max_V_22_fu_1242_p3__15[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_23_reg_1943[5]_i_1 
       (.I0(p_Result_23_reg_1923[5]),
        .I1(icmp_ln878_26_fu_1248_p2_carry_n_3),
        .I2(tobool_i_i_1106_2_reg_1688),
        .I3(max_V_22_fu_1242_p3__15[5]),
        .O(max_V_23_fu_1260_p3[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_23_reg_1943[5]_i_2 
       (.I0(p_Result_22_reg_1913[5]),
        .I1(icmp_ln878_25_reg_1918),
        .I2(tobool_i_i_1106_1_reg_1681),
        .I3(max_V_21_reg_1907[5]),
        .O(max_V_22_fu_1242_p3__15[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_23_reg_1943[6]_i_1 
       (.I0(p_Result_23_reg_1923[6]),
        .I1(icmp_ln878_26_fu_1248_p2_carry_n_3),
        .I2(tobool_i_i_1106_2_reg_1688),
        .I3(max_V_22_fu_1242_p3__15[6]),
        .O(max_V_23_fu_1260_p3[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_23_reg_1943[6]_i_2 
       (.I0(p_Result_22_reg_1913[6]),
        .I1(icmp_ln878_25_reg_1918),
        .I2(tobool_i_i_1106_1_reg_1681),
        .I3(max_V_21_reg_1907[6]),
        .O(max_V_22_fu_1242_p3__15[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_23_reg_1943[7]_i_1 
       (.I0(p_Result_23_reg_1923[7]),
        .I1(icmp_ln878_26_fu_1248_p2_carry_n_3),
        .I2(tobool_i_i_1106_2_reg_1688),
        .I3(max_V_22_fu_1242_p3__15[7]),
        .O(max_V_23_fu_1260_p3[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_23_reg_1943[7]_i_2 
       (.I0(p_Result_22_reg_1913[7]),
        .I1(icmp_ln878_25_reg_1918),
        .I2(tobool_i_i_1106_1_reg_1681),
        .I3(max_V_21_reg_1907[7]),
        .O(max_V_22_fu_1242_p3__15[7]));
  FDRE \max_V_23_reg_1943_reg[0] 
       (.C(ap_clk),
        .CE(\max_V_5_reg_1929[7]_i_1_n_3 ),
        .D(max_V_23_fu_1260_p3[0]),
        .Q(max_V_23_reg_1943[0]),
        .R(1'b0));
  FDRE \max_V_23_reg_1943_reg[1] 
       (.C(ap_clk),
        .CE(\max_V_5_reg_1929[7]_i_1_n_3 ),
        .D(max_V_23_fu_1260_p3[1]),
        .Q(max_V_23_reg_1943[1]),
        .R(1'b0));
  FDRE \max_V_23_reg_1943_reg[2] 
       (.C(ap_clk),
        .CE(\max_V_5_reg_1929[7]_i_1_n_3 ),
        .D(max_V_23_fu_1260_p3[2]),
        .Q(max_V_23_reg_1943[2]),
        .R(1'b0));
  FDRE \max_V_23_reg_1943_reg[3] 
       (.C(ap_clk),
        .CE(\max_V_5_reg_1929[7]_i_1_n_3 ),
        .D(max_V_23_fu_1260_p3[3]),
        .Q(max_V_23_reg_1943[3]),
        .R(1'b0));
  FDRE \max_V_23_reg_1943_reg[4] 
       (.C(ap_clk),
        .CE(\max_V_5_reg_1929[7]_i_1_n_3 ),
        .D(max_V_23_fu_1260_p3[4]),
        .Q(max_V_23_reg_1943[4]),
        .R(1'b0));
  FDRE \max_V_23_reg_1943_reg[5] 
       (.C(ap_clk),
        .CE(\max_V_5_reg_1929[7]_i_1_n_3 ),
        .D(max_V_23_fu_1260_p3[5]),
        .Q(max_V_23_reg_1943[5]),
        .R(1'b0));
  FDRE \max_V_23_reg_1943_reg[6] 
       (.C(ap_clk),
        .CE(\max_V_5_reg_1929[7]_i_1_n_3 ),
        .D(max_V_23_fu_1260_p3[6]),
        .Q(max_V_23_reg_1943[6]),
        .R(1'b0));
  FDRE \max_V_23_reg_1943_reg[7] 
       (.C(ap_clk),
        .CE(\max_V_5_reg_1929[7]_i_1_n_3 ),
        .D(max_V_23_fu_1260_p3[7]),
        .Q(max_V_23_reg_1943[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_24_reg_1999[0]_i_1 
       (.I0(src_buf_V_2_0_reg_521[16]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[16] ),
        .I2(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I3(icmp_ln878_27_fu_1367_p2_carry_n_3),
        .I4(tobool_i_i_2114_reg_1695),
        .I5(max_V_23_reg_1943[0]),
        .O(max_V_24_fu_1379_p3[0]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_24_reg_1999[1]_i_1 
       (.I0(src_buf_V_2_0_reg_521[17]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[17] ),
        .I2(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I3(icmp_ln878_27_fu_1367_p2_carry_n_3),
        .I4(tobool_i_i_2114_reg_1695),
        .I5(max_V_23_reg_1943[1]),
        .O(max_V_24_fu_1379_p3[1]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_24_reg_1999[2]_i_1 
       (.I0(src_buf_V_2_0_reg_521[18]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[18] ),
        .I2(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I3(icmp_ln878_27_fu_1367_p2_carry_n_3),
        .I4(tobool_i_i_2114_reg_1695),
        .I5(max_V_23_reg_1943[2]),
        .O(max_V_24_fu_1379_p3[2]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_24_reg_1999[3]_i_1 
       (.I0(src_buf_V_2_0_reg_521[19]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[19] ),
        .I2(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I3(icmp_ln878_27_fu_1367_p2_carry_n_3),
        .I4(tobool_i_i_2114_reg_1695),
        .I5(max_V_23_reg_1943[3]),
        .O(max_V_24_fu_1379_p3[3]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_24_reg_1999[4]_i_1 
       (.I0(src_buf_V_2_0_reg_521[20]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[20] ),
        .I2(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I3(icmp_ln878_27_fu_1367_p2_carry_n_3),
        .I4(tobool_i_i_2114_reg_1695),
        .I5(max_V_23_reg_1943[4]),
        .O(max_V_24_fu_1379_p3[4]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_24_reg_1999[5]_i_1 
       (.I0(src_buf_V_2_0_reg_521[21]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[21] ),
        .I2(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I3(icmp_ln878_27_fu_1367_p2_carry_n_3),
        .I4(tobool_i_i_2114_reg_1695),
        .I5(max_V_23_reg_1943[5]),
        .O(max_V_24_fu_1379_p3[5]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_24_reg_1999[6]_i_1 
       (.I0(src_buf_V_2_0_reg_521[22]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[22] ),
        .I2(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I3(icmp_ln878_27_fu_1367_p2_carry_n_3),
        .I4(tobool_i_i_2114_reg_1695),
        .I5(max_V_23_reg_1943[6]),
        .O(max_V_24_fu_1379_p3[6]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_24_reg_1999[7]_i_1 
       (.I0(src_buf_V_2_0_reg_521[23]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[23] ),
        .I2(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I3(icmp_ln878_27_fu_1367_p2_carry_n_3),
        .I4(tobool_i_i_2114_reg_1695),
        .I5(max_V_23_reg_1943[7]),
        .O(max_V_24_fu_1379_p3[7]));
  FDRE \max_V_24_reg_1999_reg[0] 
       (.C(ap_clk),
        .CE(\max_V_6_reg_1955[7]_i_1_n_3 ),
        .D(max_V_24_fu_1379_p3[0]),
        .Q(max_V_24_reg_1999[0]),
        .R(1'b0));
  FDRE \max_V_24_reg_1999_reg[1] 
       (.C(ap_clk),
        .CE(\max_V_6_reg_1955[7]_i_1_n_3 ),
        .D(max_V_24_fu_1379_p3[1]),
        .Q(max_V_24_reg_1999[1]),
        .R(1'b0));
  FDRE \max_V_24_reg_1999_reg[2] 
       (.C(ap_clk),
        .CE(\max_V_6_reg_1955[7]_i_1_n_3 ),
        .D(max_V_24_fu_1379_p3[2]),
        .Q(max_V_24_reg_1999[2]),
        .R(1'b0));
  FDRE \max_V_24_reg_1999_reg[3] 
       (.C(ap_clk),
        .CE(\max_V_6_reg_1955[7]_i_1_n_3 ),
        .D(max_V_24_fu_1379_p3[3]),
        .Q(max_V_24_reg_1999[3]),
        .R(1'b0));
  FDRE \max_V_24_reg_1999_reg[4] 
       (.C(ap_clk),
        .CE(\max_V_6_reg_1955[7]_i_1_n_3 ),
        .D(max_V_24_fu_1379_p3[4]),
        .Q(max_V_24_reg_1999[4]),
        .R(1'b0));
  FDRE \max_V_24_reg_1999_reg[5] 
       (.C(ap_clk),
        .CE(\max_V_6_reg_1955[7]_i_1_n_3 ),
        .D(max_V_24_fu_1379_p3[5]),
        .Q(max_V_24_reg_1999[5]),
        .R(1'b0));
  FDRE \max_V_24_reg_1999_reg[6] 
       (.C(ap_clk),
        .CE(\max_V_6_reg_1955[7]_i_1_n_3 ),
        .D(max_V_24_fu_1379_p3[6]),
        .Q(max_V_24_reg_1999[6]),
        .R(1'b0));
  FDRE \max_V_24_reg_1999_reg[7] 
       (.C(ap_clk),
        .CE(\max_V_6_reg_1955[7]_i_1_n_3 ),
        .D(max_V_24_fu_1379_p3[7]),
        .Q(max_V_24_reg_1999[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_2_reg_1837[0]_i_1 
       (.I0(p_Result_2_reg_1805[0]),
        .I1(icmp_ln878_7_fu_985_p2_carry_n_3),
        .I2(tobool_i_i_2135_reg_1667),
        .I3(max_V_1_reg_1798[0]),
        .O(max_V_2_fu_995_p3[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_2_reg_1837[1]_i_1 
       (.I0(p_Result_2_reg_1805[1]),
        .I1(icmp_ln878_7_fu_985_p2_carry_n_3),
        .I2(tobool_i_i_2135_reg_1667),
        .I3(max_V_1_reg_1798[1]),
        .O(max_V_2_fu_995_p3[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_2_reg_1837[2]_i_1 
       (.I0(p_Result_2_reg_1805[2]),
        .I1(icmp_ln878_7_fu_985_p2_carry_n_3),
        .I2(tobool_i_i_2135_reg_1667),
        .I3(max_V_1_reg_1798[2]),
        .O(max_V_2_fu_995_p3[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_2_reg_1837[3]_i_1 
       (.I0(p_Result_2_reg_1805[3]),
        .I1(icmp_ln878_7_fu_985_p2_carry_n_3),
        .I2(tobool_i_i_2135_reg_1667),
        .I3(max_V_1_reg_1798[3]),
        .O(max_V_2_fu_995_p3[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_2_reg_1837[4]_i_1 
       (.I0(p_Result_2_reg_1805[4]),
        .I1(icmp_ln878_7_fu_985_p2_carry_n_3),
        .I2(tobool_i_i_2135_reg_1667),
        .I3(max_V_1_reg_1798[4]),
        .O(max_V_2_fu_995_p3[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_2_reg_1837[5]_i_1 
       (.I0(p_Result_2_reg_1805[5]),
        .I1(icmp_ln878_7_fu_985_p2_carry_n_3),
        .I2(tobool_i_i_2135_reg_1667),
        .I3(max_V_1_reg_1798[5]),
        .O(max_V_2_fu_995_p3[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_2_reg_1837[6]_i_1 
       (.I0(p_Result_2_reg_1805[6]),
        .I1(icmp_ln878_7_fu_985_p2_carry_n_3),
        .I2(tobool_i_i_2135_reg_1667),
        .I3(max_V_1_reg_1798[6]),
        .O(max_V_2_fu_995_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \max_V_2_reg_1837[7]_i_1 
       (.I0(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(\max_V_2_reg_1837[7]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_2_reg_1837[7]_i_2 
       (.I0(p_Result_2_reg_1805[7]),
        .I1(icmp_ln878_7_fu_985_p2_carry_n_3),
        .I2(tobool_i_i_2135_reg_1667),
        .I3(max_V_1_reg_1798[7]),
        .O(max_V_2_fu_995_p3[7]));
  FDRE \max_V_2_reg_1837_reg[0] 
       (.C(ap_clk),
        .CE(\max_V_2_reg_1837[7]_i_1_n_3 ),
        .D(max_V_2_fu_995_p3[0]),
        .Q(max_V_2_reg_1837[0]),
        .R(1'b0));
  FDRE \max_V_2_reg_1837_reg[1] 
       (.C(ap_clk),
        .CE(\max_V_2_reg_1837[7]_i_1_n_3 ),
        .D(max_V_2_fu_995_p3[1]),
        .Q(max_V_2_reg_1837[1]),
        .R(1'b0));
  FDRE \max_V_2_reg_1837_reg[2] 
       (.C(ap_clk),
        .CE(\max_V_2_reg_1837[7]_i_1_n_3 ),
        .D(max_V_2_fu_995_p3[2]),
        .Q(max_V_2_reg_1837[2]),
        .R(1'b0));
  FDRE \max_V_2_reg_1837_reg[3] 
       (.C(ap_clk),
        .CE(\max_V_2_reg_1837[7]_i_1_n_3 ),
        .D(max_V_2_fu_995_p3[3]),
        .Q(max_V_2_reg_1837[3]),
        .R(1'b0));
  FDRE \max_V_2_reg_1837_reg[4] 
       (.C(ap_clk),
        .CE(\max_V_2_reg_1837[7]_i_1_n_3 ),
        .D(max_V_2_fu_995_p3[4]),
        .Q(max_V_2_reg_1837[4]),
        .R(1'b0));
  FDRE \max_V_2_reg_1837_reg[5] 
       (.C(ap_clk),
        .CE(\max_V_2_reg_1837[7]_i_1_n_3 ),
        .D(max_V_2_fu_995_p3[5]),
        .Q(max_V_2_reg_1837[5]),
        .R(1'b0));
  FDRE \max_V_2_reg_1837_reg[6] 
       (.C(ap_clk),
        .CE(\max_V_2_reg_1837[7]_i_1_n_3 ),
        .D(max_V_2_fu_995_p3[6]),
        .Q(max_V_2_reg_1837[6]),
        .R(1'b0));
  FDRE \max_V_2_reg_1837_reg[7] 
       (.C(ap_clk),
        .CE(\max_V_2_reg_1837[7]_i_1_n_3 ),
        .D(max_V_2_fu_995_p3[7]),
        .Q(max_V_2_reg_1837[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_3_reg_1863[0]_i_1 
       (.I0(src_buf_V_1_0_reg_475[0]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[0] ),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I3(icmp_ln878_8_fu_1037_p2_carry_n_3),
        .I4(tobool_i_i_1106_reg_1674),
        .I5(max_V_2_reg_1837[0]),
        .O(max_V_3_fu_1049_p3[0]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_3_reg_1863[1]_i_1 
       (.I0(src_buf_V_1_0_reg_475[1]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[1] ),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I3(icmp_ln878_8_fu_1037_p2_carry_n_3),
        .I4(tobool_i_i_1106_reg_1674),
        .I5(max_V_2_reg_1837[1]),
        .O(max_V_3_fu_1049_p3[1]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_3_reg_1863[2]_i_1 
       (.I0(src_buf_V_1_0_reg_475[2]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[2] ),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I3(icmp_ln878_8_fu_1037_p2_carry_n_3),
        .I4(tobool_i_i_1106_reg_1674),
        .I5(max_V_2_reg_1837[2]),
        .O(max_V_3_fu_1049_p3[2]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_3_reg_1863[3]_i_1 
       (.I0(src_buf_V_1_0_reg_475[3]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[3] ),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I3(icmp_ln878_8_fu_1037_p2_carry_n_3),
        .I4(tobool_i_i_1106_reg_1674),
        .I5(max_V_2_reg_1837[3]),
        .O(max_V_3_fu_1049_p3[3]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_3_reg_1863[4]_i_1 
       (.I0(src_buf_V_1_0_reg_475[4]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[4] ),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I3(icmp_ln878_8_fu_1037_p2_carry_n_3),
        .I4(tobool_i_i_1106_reg_1674),
        .I5(max_V_2_reg_1837[4]),
        .O(max_V_3_fu_1049_p3[4]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_3_reg_1863[5]_i_1 
       (.I0(src_buf_V_1_0_reg_475[5]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[5] ),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I3(icmp_ln878_8_fu_1037_p2_carry_n_3),
        .I4(tobool_i_i_1106_reg_1674),
        .I5(max_V_2_reg_1837[5]),
        .O(max_V_3_fu_1049_p3[5]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_3_reg_1863[6]_i_1 
       (.I0(src_buf_V_1_0_reg_475[6]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[6] ),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I3(icmp_ln878_8_fu_1037_p2_carry_n_3),
        .I4(tobool_i_i_1106_reg_1674),
        .I5(max_V_2_reg_1837[6]),
        .O(max_V_3_fu_1049_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \max_V_3_reg_1863[7]_i_1 
       (.I0(icmp_ln878_4_reg_1743_pp3_iter6_reg),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(\max_V_3_reg_1863[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_3_reg_1863[7]_i_2 
       (.I0(src_buf_V_1_0_reg_475[7]),
        .I1(\p_Val2_3_reg_487_reg_n_3_[7] ),
        .I2(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0),
        .I3(icmp_ln878_8_fu_1037_p2_carry_n_3),
        .I4(tobool_i_i_1106_reg_1674),
        .I5(max_V_2_reg_1837[7]),
        .O(max_V_3_fu_1049_p3[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \max_V_3_reg_1863[7]_i_3 
       (.I0(ap_enable_reg_pp3_iter8),
        .I1(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_479_p41__0));
  FDRE \max_V_3_reg_1863_reg[0] 
       (.C(ap_clk),
        .CE(\max_V_3_reg_1863[7]_i_1_n_3 ),
        .D(max_V_3_fu_1049_p3[0]),
        .Q(max_V_3_reg_1863[0]),
        .R(1'b0));
  FDRE \max_V_3_reg_1863_reg[1] 
       (.C(ap_clk),
        .CE(\max_V_3_reg_1863[7]_i_1_n_3 ),
        .D(max_V_3_fu_1049_p3[1]),
        .Q(max_V_3_reg_1863[1]),
        .R(1'b0));
  FDRE \max_V_3_reg_1863_reg[2] 
       (.C(ap_clk),
        .CE(\max_V_3_reg_1863[7]_i_1_n_3 ),
        .D(max_V_3_fu_1049_p3[2]),
        .Q(max_V_3_reg_1863[2]),
        .R(1'b0));
  FDRE \max_V_3_reg_1863_reg[3] 
       (.C(ap_clk),
        .CE(\max_V_3_reg_1863[7]_i_1_n_3 ),
        .D(max_V_3_fu_1049_p3[3]),
        .Q(max_V_3_reg_1863[3]),
        .R(1'b0));
  FDRE \max_V_3_reg_1863_reg[4] 
       (.C(ap_clk),
        .CE(\max_V_3_reg_1863[7]_i_1_n_3 ),
        .D(max_V_3_fu_1049_p3[4]),
        .Q(max_V_3_reg_1863[4]),
        .R(1'b0));
  FDRE \max_V_3_reg_1863_reg[5] 
       (.C(ap_clk),
        .CE(\max_V_3_reg_1863[7]_i_1_n_3 ),
        .D(max_V_3_fu_1049_p3[5]),
        .Q(max_V_3_reg_1863[5]),
        .R(1'b0));
  FDRE \max_V_3_reg_1863_reg[6] 
       (.C(ap_clk),
        .CE(\max_V_3_reg_1863[7]_i_1_n_3 ),
        .D(max_V_3_fu_1049_p3[6]),
        .Q(max_V_3_reg_1863[6]),
        .R(1'b0));
  FDRE \max_V_3_reg_1863_reg[7] 
       (.C(ap_clk),
        .CE(\max_V_3_reg_1863[7]_i_1_n_3 ),
        .D(max_V_3_fu_1049_p3[7]),
        .Q(max_V_3_reg_1863[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_5_reg_1929[0]_i_1 
       (.I0(p_Result_5_reg_1879[0]),
        .I1(icmp_ln878_10_fu_1188_p2_carry_n_3),
        .I2(tobool_i_i_1106_2_reg_1688),
        .I3(max_V_4_fu_1182_p3__15[0]),
        .O(max_V_5_fu_1200_p3[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_5_reg_1929[0]_i_2 
       (.I0(p_Result_4_reg_1869[0]),
        .I1(icmp_ln878_9_reg_1874),
        .I2(tobool_i_i_1106_1_reg_1681),
        .I3(max_V_3_reg_1863[0]),
        .O(max_V_4_fu_1182_p3__15[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_5_reg_1929[1]_i_1 
       (.I0(p_Result_5_reg_1879[1]),
        .I1(icmp_ln878_10_fu_1188_p2_carry_n_3),
        .I2(tobool_i_i_1106_2_reg_1688),
        .I3(max_V_4_fu_1182_p3__15[1]),
        .O(max_V_5_fu_1200_p3[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_5_reg_1929[1]_i_2 
       (.I0(p_Result_4_reg_1869[1]),
        .I1(icmp_ln878_9_reg_1874),
        .I2(tobool_i_i_1106_1_reg_1681),
        .I3(max_V_3_reg_1863[1]),
        .O(max_V_4_fu_1182_p3__15[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_5_reg_1929[2]_i_1 
       (.I0(p_Result_5_reg_1879[2]),
        .I1(icmp_ln878_10_fu_1188_p2_carry_n_3),
        .I2(tobool_i_i_1106_2_reg_1688),
        .I3(max_V_4_fu_1182_p3__15[2]),
        .O(max_V_5_fu_1200_p3[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_5_reg_1929[2]_i_2 
       (.I0(p_Result_4_reg_1869[2]),
        .I1(icmp_ln878_9_reg_1874),
        .I2(tobool_i_i_1106_1_reg_1681),
        .I3(max_V_3_reg_1863[2]),
        .O(max_V_4_fu_1182_p3__15[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_5_reg_1929[3]_i_1 
       (.I0(p_Result_5_reg_1879[3]),
        .I1(icmp_ln878_10_fu_1188_p2_carry_n_3),
        .I2(tobool_i_i_1106_2_reg_1688),
        .I3(max_V_4_fu_1182_p3__15[3]),
        .O(max_V_5_fu_1200_p3[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_5_reg_1929[3]_i_2 
       (.I0(p_Result_4_reg_1869[3]),
        .I1(icmp_ln878_9_reg_1874),
        .I2(tobool_i_i_1106_1_reg_1681),
        .I3(max_V_3_reg_1863[3]),
        .O(max_V_4_fu_1182_p3__15[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_5_reg_1929[4]_i_1 
       (.I0(p_Result_5_reg_1879[4]),
        .I1(icmp_ln878_10_fu_1188_p2_carry_n_3),
        .I2(tobool_i_i_1106_2_reg_1688),
        .I3(max_V_4_fu_1182_p3__15[4]),
        .O(max_V_5_fu_1200_p3[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_5_reg_1929[4]_i_2 
       (.I0(p_Result_4_reg_1869[4]),
        .I1(icmp_ln878_9_reg_1874),
        .I2(tobool_i_i_1106_1_reg_1681),
        .I3(max_V_3_reg_1863[4]),
        .O(max_V_4_fu_1182_p3__15[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_5_reg_1929[5]_i_1 
       (.I0(p_Result_5_reg_1879[5]),
        .I1(icmp_ln878_10_fu_1188_p2_carry_n_3),
        .I2(tobool_i_i_1106_2_reg_1688),
        .I3(max_V_4_fu_1182_p3__15[5]),
        .O(max_V_5_fu_1200_p3[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_5_reg_1929[5]_i_2 
       (.I0(p_Result_4_reg_1869[5]),
        .I1(icmp_ln878_9_reg_1874),
        .I2(tobool_i_i_1106_1_reg_1681),
        .I3(max_V_3_reg_1863[5]),
        .O(max_V_4_fu_1182_p3__15[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_5_reg_1929[6]_i_1 
       (.I0(p_Result_5_reg_1879[6]),
        .I1(icmp_ln878_10_fu_1188_p2_carry_n_3),
        .I2(tobool_i_i_1106_2_reg_1688),
        .I3(max_V_4_fu_1182_p3__15[6]),
        .O(max_V_5_fu_1200_p3[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_5_reg_1929[6]_i_2 
       (.I0(p_Result_4_reg_1869[6]),
        .I1(icmp_ln878_9_reg_1874),
        .I2(tobool_i_i_1106_1_reg_1681),
        .I3(max_V_3_reg_1863[6]),
        .O(max_V_4_fu_1182_p3__15[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \max_V_5_reg_1929[7]_i_1 
       (.I0(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(\max_V_5_reg_1929[7]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_5_reg_1929[7]_i_2 
       (.I0(p_Result_5_reg_1879[7]),
        .I1(icmp_ln878_10_fu_1188_p2_carry_n_3),
        .I2(tobool_i_i_1106_2_reg_1688),
        .I3(max_V_4_fu_1182_p3__15[7]),
        .O(max_V_5_fu_1200_p3[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \max_V_5_reg_1929[7]_i_3 
       (.I0(p_Result_4_reg_1869[7]),
        .I1(icmp_ln878_9_reg_1874),
        .I2(tobool_i_i_1106_1_reg_1681),
        .I3(max_V_3_reg_1863[7]),
        .O(max_V_4_fu_1182_p3__15[7]));
  FDRE \max_V_5_reg_1929_reg[0] 
       (.C(ap_clk),
        .CE(\max_V_5_reg_1929[7]_i_1_n_3 ),
        .D(max_V_5_fu_1200_p3[0]),
        .Q(max_V_5_reg_1929[0]),
        .R(1'b0));
  FDRE \max_V_5_reg_1929_reg[1] 
       (.C(ap_clk),
        .CE(\max_V_5_reg_1929[7]_i_1_n_3 ),
        .D(max_V_5_fu_1200_p3[1]),
        .Q(max_V_5_reg_1929[1]),
        .R(1'b0));
  FDRE \max_V_5_reg_1929_reg[2] 
       (.C(ap_clk),
        .CE(\max_V_5_reg_1929[7]_i_1_n_3 ),
        .D(max_V_5_fu_1200_p3[2]),
        .Q(max_V_5_reg_1929[2]),
        .R(1'b0));
  FDRE \max_V_5_reg_1929_reg[3] 
       (.C(ap_clk),
        .CE(\max_V_5_reg_1929[7]_i_1_n_3 ),
        .D(max_V_5_fu_1200_p3[3]),
        .Q(max_V_5_reg_1929[3]),
        .R(1'b0));
  FDRE \max_V_5_reg_1929_reg[4] 
       (.C(ap_clk),
        .CE(\max_V_5_reg_1929[7]_i_1_n_3 ),
        .D(max_V_5_fu_1200_p3[4]),
        .Q(max_V_5_reg_1929[4]),
        .R(1'b0));
  FDRE \max_V_5_reg_1929_reg[5] 
       (.C(ap_clk),
        .CE(\max_V_5_reg_1929[7]_i_1_n_3 ),
        .D(max_V_5_fu_1200_p3[5]),
        .Q(max_V_5_reg_1929[5]),
        .R(1'b0));
  FDRE \max_V_5_reg_1929_reg[6] 
       (.C(ap_clk),
        .CE(\max_V_5_reg_1929[7]_i_1_n_3 ),
        .D(max_V_5_fu_1200_p3[6]),
        .Q(max_V_5_reg_1929[6]),
        .R(1'b0));
  FDRE \max_V_5_reg_1929_reg[7] 
       (.C(ap_clk),
        .CE(\max_V_5_reg_1929[7]_i_1_n_3 ),
        .D(max_V_5_fu_1200_p3[7]),
        .Q(max_V_5_reg_1929[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_6_reg_1955[0]_i_1 
       (.I0(src_buf_V_2_0_reg_521[0]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[0] ),
        .I2(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I3(icmp_ln878_11_fu_1271_p2_carry_n_3),
        .I4(tobool_i_i_2114_reg_1695),
        .I5(max_V_5_reg_1929[0]),
        .O(max_V_6_fu_1283_p3[0]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_6_reg_1955[1]_i_1 
       (.I0(src_buf_V_2_0_reg_521[1]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[1] ),
        .I2(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I3(icmp_ln878_11_fu_1271_p2_carry_n_3),
        .I4(tobool_i_i_2114_reg_1695),
        .I5(max_V_5_reg_1929[1]),
        .O(max_V_6_fu_1283_p3[1]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_6_reg_1955[2]_i_1 
       (.I0(src_buf_V_2_0_reg_521[2]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[2] ),
        .I2(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I3(icmp_ln878_11_fu_1271_p2_carry_n_3),
        .I4(tobool_i_i_2114_reg_1695),
        .I5(max_V_5_reg_1929[2]),
        .O(max_V_6_fu_1283_p3[2]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_6_reg_1955[3]_i_1 
       (.I0(src_buf_V_2_0_reg_521[3]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[3] ),
        .I2(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I3(icmp_ln878_11_fu_1271_p2_carry_n_3),
        .I4(tobool_i_i_2114_reg_1695),
        .I5(max_V_5_reg_1929[3]),
        .O(max_V_6_fu_1283_p3[3]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_6_reg_1955[4]_i_1 
       (.I0(src_buf_V_2_0_reg_521[4]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[4] ),
        .I2(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I3(icmp_ln878_11_fu_1271_p2_carry_n_3),
        .I4(tobool_i_i_2114_reg_1695),
        .I5(max_V_5_reg_1929[4]),
        .O(max_V_6_fu_1283_p3[4]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_6_reg_1955[5]_i_1 
       (.I0(src_buf_V_2_0_reg_521[5]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[5] ),
        .I2(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I3(icmp_ln878_11_fu_1271_p2_carry_n_3),
        .I4(tobool_i_i_2114_reg_1695),
        .I5(max_V_5_reg_1929[5]),
        .O(max_V_6_fu_1283_p3[5]));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_6_reg_1955[6]_i_1 
       (.I0(src_buf_V_2_0_reg_521[6]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[6] ),
        .I2(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I3(icmp_ln878_11_fu_1271_p2_carry_n_3),
        .I4(tobool_i_i_2114_reg_1695),
        .I5(max_V_5_reg_1929[6]),
        .O(max_V_6_fu_1283_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \max_V_6_reg_1955[7]_i_1 
       (.I0(icmp_ln878_4_reg_1743_pp3_iter8_reg),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(\max_V_6_reg_1955[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \max_V_6_reg_1955[7]_i_2 
       (.I0(src_buf_V_2_0_reg_521[7]),
        .I1(\p_Val2_6_reg_510_reg_n_3_[7] ),
        .I2(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0),
        .I3(icmp_ln878_11_fu_1271_p2_carry_n_3),
        .I4(tobool_i_i_2114_reg_1695),
        .I5(max_V_5_reg_1929[7]),
        .O(max_V_6_fu_1283_p3[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \max_V_6_reg_1955[7]_i_3 
       (.I0(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I1(ap_enable_reg_pp3_iter10),
        .O(ap_phi_mux_src_buf_V_2_0_phi_fu_526_p41__0));
  FDRE \max_V_6_reg_1955_reg[0] 
       (.C(ap_clk),
        .CE(\max_V_6_reg_1955[7]_i_1_n_3 ),
        .D(max_V_6_fu_1283_p3[0]),
        .Q(max_V_6_reg_1955[0]),
        .R(1'b0));
  FDRE \max_V_6_reg_1955_reg[1] 
       (.C(ap_clk),
        .CE(\max_V_6_reg_1955[7]_i_1_n_3 ),
        .D(max_V_6_fu_1283_p3[1]),
        .Q(max_V_6_reg_1955[1]),
        .R(1'b0));
  FDRE \max_V_6_reg_1955_reg[2] 
       (.C(ap_clk),
        .CE(\max_V_6_reg_1955[7]_i_1_n_3 ),
        .D(max_V_6_fu_1283_p3[2]),
        .Q(max_V_6_reg_1955[2]),
        .R(1'b0));
  FDRE \max_V_6_reg_1955_reg[3] 
       (.C(ap_clk),
        .CE(\max_V_6_reg_1955[7]_i_1_n_3 ),
        .D(max_V_6_fu_1283_p3[3]),
        .Q(max_V_6_reg_1955[3]),
        .R(1'b0));
  FDRE \max_V_6_reg_1955_reg[4] 
       (.C(ap_clk),
        .CE(\max_V_6_reg_1955[7]_i_1_n_3 ),
        .D(max_V_6_fu_1283_p3[4]),
        .Q(max_V_6_reg_1955[4]),
        .R(1'b0));
  FDRE \max_V_6_reg_1955_reg[5] 
       (.C(ap_clk),
        .CE(\max_V_6_reg_1955[7]_i_1_n_3 ),
        .D(max_V_6_fu_1283_p3[5]),
        .Q(max_V_6_reg_1955[5]),
        .R(1'b0));
  FDRE \max_V_6_reg_1955_reg[6] 
       (.C(ap_clk),
        .CE(\max_V_6_reg_1955[7]_i_1_n_3 ),
        .D(max_V_6_fu_1283_p3[6]),
        .Q(max_V_6_reg_1955[6]),
        .R(1'b0));
  FDRE \max_V_6_reg_1955_reg[7] 
       (.C(ap_clk),
        .CE(\max_V_6_reg_1955[7]_i_1_n_3 ),
        .D(max_V_6_fu_1283_p3[7]),
        .Q(max_V_6_reg_1955[7]),
        .R(1'b0));
  CARRY4 op2_assign_fu_659_p2_carry
       (.CI(1'b0),
        .CO({op2_assign_fu_659_p2_carry_n_3,op2_assign_fu_659_p2_carry_n_4,op2_assign_fu_659_p2_carry_n_5,op2_assign_fu_659_p2_carry_n_6}),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[3:0]),
        .S(Q[4:1]));
  CARRY4 op2_assign_fu_659_p2_carry__0
       (.CI(op2_assign_fu_659_p2_carry_n_3),
        .CO({op2_assign_fu_659_p2_carry__0_n_3,op2_assign_fu_659_p2_carry__0_n_4,op2_assign_fu_659_p2_carry__0_n_5,op2_assign_fu_659_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[7:4]),
        .S(Q[8:5]));
  CARRY4 op2_assign_fu_659_p2_carry__1
       (.CI(op2_assign_fu_659_p2_carry__0_n_3),
        .CO({op2_assign_fu_659_p2_carry__1_n_3,op2_assign_fu_659_p2_carry__1_n_4,op2_assign_fu_659_p2_carry__1_n_5,op2_assign_fu_659_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[11:8]),
        .S(Q[12:9]));
  CARRY4 op2_assign_fu_659_p2_carry__2
       (.CI(op2_assign_fu_659_p2_carry__1_n_3),
        .CO({sel0[15],NLW_op2_assign_fu_659_p2_carry__2_CO_UNCONNECTED[2],op2_assign_fu_659_p2_carry__2_n_5,op2_assign_fu_659_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_op2_assign_fu_659_p2_carry__2_O_UNCONNECTED[3],sel0[14:12]}),
        .S({1'b1,Q[15:13]}));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1639[0]_i_1 
       (.I0(Q[0]),
        .O(\op2_assign_reg_1639[0]_i_1_n_3 ));
  FDRE \op2_assign_reg_1639_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\op2_assign_reg_1639[0]_i_1_n_3 ),
        .Q(op2_assign_reg_1639[0]),
        .R(1'b0));
  FDRE \op2_assign_reg_1639_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sel0[9]),
        .Q(op2_assign_reg_1639[10]),
        .R(1'b0));
  FDRE \op2_assign_reg_1639_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sel0[10]),
        .Q(op2_assign_reg_1639[11]),
        .R(1'b0));
  FDRE \op2_assign_reg_1639_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sel0[11]),
        .Q(op2_assign_reg_1639[12]),
        .R(1'b0));
  FDRE \op2_assign_reg_1639_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sel0[12]),
        .Q(op2_assign_reg_1639[13]),
        .R(1'b0));
  FDRE \op2_assign_reg_1639_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sel0[13]),
        .Q(op2_assign_reg_1639[14]),
        .R(1'b0));
  FDRE \op2_assign_reg_1639_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sel0[14]),
        .Q(op2_assign_reg_1639[15]),
        .R(1'b0));
  FDRE \op2_assign_reg_1639_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sel0[15]),
        .Q(op2_assign_reg_1639[16]),
        .R(1'b0));
  FDRE \op2_assign_reg_1639_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sel0[0]),
        .Q(op2_assign_reg_1639[1]),
        .R(1'b0));
  FDRE \op2_assign_reg_1639_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sel0[1]),
        .Q(op2_assign_reg_1639[2]),
        .R(1'b0));
  FDRE \op2_assign_reg_1639_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sel0[2]),
        .Q(op2_assign_reg_1639[3]),
        .R(1'b0));
  FDRE \op2_assign_reg_1639_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sel0[3]),
        .Q(op2_assign_reg_1639[4]),
        .R(1'b0));
  FDRE \op2_assign_reg_1639_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sel0[4]),
        .Q(op2_assign_reg_1639[5]),
        .R(1'b0));
  FDRE \op2_assign_reg_1639_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sel0[5]),
        .Q(op2_assign_reg_1639[6]),
        .R(1'b0));
  FDRE \op2_assign_reg_1639_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sel0[6]),
        .Q(op2_assign_reg_1639[7]),
        .R(1'b0));
  FDRE \op2_assign_reg_1639_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sel0[7]),
        .Q(op2_assign_reg_1639[8]),
        .R(1'b0));
  FDRE \op2_assign_reg_1639_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sel0[8]),
        .Q(op2_assign_reg_1639[9]),
        .R(1'b0));
  FDRE \p_Result_11_reg_1818_reg[0] 
       (.C(ap_clk),
        .CE(p_Result_11_reg_18180),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[8]),
        .Q(p_Result_11_reg_1818[0]),
        .R(1'b0));
  FDRE \p_Result_11_reg_1818_reg[1] 
       (.C(ap_clk),
        .CE(p_Result_11_reg_18180),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[9]),
        .Q(p_Result_11_reg_1818[1]),
        .R(1'b0));
  FDRE \p_Result_11_reg_1818_reg[2] 
       (.C(ap_clk),
        .CE(p_Result_11_reg_18180),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[10]),
        .Q(p_Result_11_reg_1818[2]),
        .R(1'b0));
  FDRE \p_Result_11_reg_1818_reg[3] 
       (.C(ap_clk),
        .CE(p_Result_11_reg_18180),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[11]),
        .Q(p_Result_11_reg_1818[3]),
        .R(1'b0));
  FDRE \p_Result_11_reg_1818_reg[4] 
       (.C(ap_clk),
        .CE(p_Result_11_reg_18180),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[12]),
        .Q(p_Result_11_reg_1818[4]),
        .R(1'b0));
  FDRE \p_Result_11_reg_1818_reg[5] 
       (.C(ap_clk),
        .CE(p_Result_11_reg_18180),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[13]),
        .Q(p_Result_11_reg_1818[5]),
        .R(1'b0));
  FDRE \p_Result_11_reg_1818_reg[6] 
       (.C(ap_clk),
        .CE(p_Result_11_reg_18180),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[14]),
        .Q(p_Result_11_reg_1818[6]),
        .R(1'b0));
  FDRE \p_Result_11_reg_1818_reg[7] 
       (.C(ap_clk),
        .CE(p_Result_11_reg_18180),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[15]),
        .Q(p_Result_11_reg_1818[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_13_reg_1891[0]_i_1 
       (.I0(src_buf_V_1_1_reg_1858[8]),
        .I1(src_buf_V_1_0_reg_475[8]),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(p_Result_13_fu_1097_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_13_reg_1891[1]_i_1 
       (.I0(src_buf_V_1_1_reg_1858[9]),
        .I1(src_buf_V_1_0_reg_475[9]),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(p_Result_13_fu_1097_p4[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_13_reg_1891[2]_i_1 
       (.I0(src_buf_V_1_1_reg_1858[10]),
        .I1(src_buf_V_1_0_reg_475[10]),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(p_Result_13_fu_1097_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_13_reg_1891[3]_i_1 
       (.I0(src_buf_V_1_1_reg_1858[11]),
        .I1(src_buf_V_1_0_reg_475[11]),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(p_Result_13_fu_1097_p4[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_13_reg_1891[4]_i_1 
       (.I0(src_buf_V_1_1_reg_1858[12]),
        .I1(src_buf_V_1_0_reg_475[12]),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(p_Result_13_fu_1097_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_13_reg_1891[5]_i_1 
       (.I0(src_buf_V_1_1_reg_1858[13]),
        .I1(src_buf_V_1_0_reg_475[13]),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(p_Result_13_fu_1097_p4[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_13_reg_1891[6]_i_1 
       (.I0(src_buf_V_1_1_reg_1858[14]),
        .I1(src_buf_V_1_0_reg_475[14]),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(p_Result_13_fu_1097_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_13_reg_1891[7]_i_1 
       (.I0(src_buf_V_1_1_reg_1858[15]),
        .I1(src_buf_V_1_0_reg_475[15]),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(p_Result_13_fu_1097_p4[7]));
  FDRE \p_Result_13_reg_1891_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln878_17_reg_18960),
        .D(p_Result_13_fu_1097_p4[0]),
        .Q(p_Result_13_reg_1891[0]),
        .R(1'b0));
  FDRE \p_Result_13_reg_1891_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln878_17_reg_18960),
        .D(p_Result_13_fu_1097_p4[1]),
        .Q(p_Result_13_reg_1891[1]),
        .R(1'b0));
  FDRE \p_Result_13_reg_1891_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln878_17_reg_18960),
        .D(p_Result_13_fu_1097_p4[2]),
        .Q(p_Result_13_reg_1891[2]),
        .R(1'b0));
  FDRE \p_Result_13_reg_1891_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln878_17_reg_18960),
        .D(p_Result_13_fu_1097_p4[3]),
        .Q(p_Result_13_reg_1891[3]),
        .R(1'b0));
  FDRE \p_Result_13_reg_1891_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln878_17_reg_18960),
        .D(p_Result_13_fu_1097_p4[4]),
        .Q(p_Result_13_reg_1891[4]),
        .R(1'b0));
  FDRE \p_Result_13_reg_1891_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln878_17_reg_18960),
        .D(p_Result_13_fu_1097_p4[5]),
        .Q(p_Result_13_reg_1891[5]),
        .R(1'b0));
  FDRE \p_Result_13_reg_1891_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln878_17_reg_18960),
        .D(p_Result_13_fu_1097_p4[6]),
        .Q(p_Result_13_reg_1891[6]),
        .R(1'b0));
  FDRE \p_Result_13_reg_1891_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln878_17_reg_18960),
        .D(p_Result_13_fu_1097_p4[7]),
        .Q(p_Result_13_reg_1891[7]),
        .R(1'b0));
  FDRE \p_Result_14_reg_1901_reg[0] 
       (.C(ap_clk),
        .CE(p_Result_14_reg_19010),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[8]),
        .Q(p_Result_14_reg_1901[0]),
        .R(1'b0));
  FDRE \p_Result_14_reg_1901_reg[1] 
       (.C(ap_clk),
        .CE(p_Result_14_reg_19010),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[9]),
        .Q(p_Result_14_reg_1901[1]),
        .R(1'b0));
  FDRE \p_Result_14_reg_1901_reg[2] 
       (.C(ap_clk),
        .CE(p_Result_14_reg_19010),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[10]),
        .Q(p_Result_14_reg_1901[2]),
        .R(1'b0));
  FDRE \p_Result_14_reg_1901_reg[3] 
       (.C(ap_clk),
        .CE(p_Result_14_reg_19010),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[11]),
        .Q(p_Result_14_reg_1901[3]),
        .R(1'b0));
  FDRE \p_Result_14_reg_1901_reg[4] 
       (.C(ap_clk),
        .CE(p_Result_14_reg_19010),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[12]),
        .Q(p_Result_14_reg_1901[4]),
        .R(1'b0));
  FDRE \p_Result_14_reg_1901_reg[5] 
       (.C(ap_clk),
        .CE(p_Result_14_reg_19010),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[13]),
        .Q(p_Result_14_reg_1901[5]),
        .R(1'b0));
  FDRE \p_Result_14_reg_1901_reg[6] 
       (.C(ap_clk),
        .CE(p_Result_14_reg_19010),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[14]),
        .Q(p_Result_14_reg_1901[6]),
        .R(1'b0));
  FDRE \p_Result_14_reg_1901_reg[7] 
       (.C(ap_clk),
        .CE(p_Result_14_reg_19010),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[15]),
        .Q(p_Result_14_reg_1901[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_16_reg_1983[0]_i_1 
       (.I0(src_buf_V_2_1_reg_1950[8]),
        .I1(src_buf_V_2_0_reg_521[8]),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(p_Result_16_fu_1331_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_16_reg_1983[1]_i_1 
       (.I0(src_buf_V_2_1_reg_1950[9]),
        .I1(src_buf_V_2_0_reg_521[9]),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(p_Result_16_fu_1331_p4[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_16_reg_1983[2]_i_1 
       (.I0(src_buf_V_2_1_reg_1950[10]),
        .I1(src_buf_V_2_0_reg_521[10]),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(p_Result_16_fu_1331_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_16_reg_1983[3]_i_1 
       (.I0(src_buf_V_2_1_reg_1950[11]),
        .I1(src_buf_V_2_0_reg_521[11]),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(p_Result_16_fu_1331_p4[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_16_reg_1983[4]_i_1 
       (.I0(src_buf_V_2_1_reg_1950[12]),
        .I1(src_buf_V_2_0_reg_521[12]),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(p_Result_16_fu_1331_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_16_reg_1983[5]_i_1 
       (.I0(src_buf_V_2_1_reg_1950[13]),
        .I1(src_buf_V_2_0_reg_521[13]),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(p_Result_16_fu_1331_p4[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_16_reg_1983[6]_i_1 
       (.I0(src_buf_V_2_1_reg_1950[14]),
        .I1(src_buf_V_2_0_reg_521[14]),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(p_Result_16_fu_1331_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_16_reg_1983[7]_i_1 
       (.I0(src_buf_V_2_1_reg_1950[15]),
        .I1(src_buf_V_2_0_reg_521[15]),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(p_Result_16_fu_1331_p4[7]));
  FDRE \p_Result_16_reg_1983_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln878_12_reg_19660),
        .D(p_Result_16_fu_1331_p4[0]),
        .Q(p_Result_16_reg_1983[0]),
        .R(1'b0));
  FDRE \p_Result_16_reg_1983_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln878_12_reg_19660),
        .D(p_Result_16_fu_1331_p4[1]),
        .Q(p_Result_16_reg_1983[1]),
        .R(1'b0));
  FDRE \p_Result_16_reg_1983_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln878_12_reg_19660),
        .D(p_Result_16_fu_1331_p4[2]),
        .Q(p_Result_16_reg_1983[2]),
        .R(1'b0));
  FDRE \p_Result_16_reg_1983_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln878_12_reg_19660),
        .D(p_Result_16_fu_1331_p4[3]),
        .Q(p_Result_16_reg_1983[3]),
        .R(1'b0));
  FDRE \p_Result_16_reg_1983_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln878_12_reg_19660),
        .D(p_Result_16_fu_1331_p4[4]),
        .Q(p_Result_16_reg_1983[4]),
        .R(1'b0));
  FDRE \p_Result_16_reg_1983_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln878_12_reg_19660),
        .D(p_Result_16_fu_1331_p4[5]),
        .Q(p_Result_16_reg_1983[5]),
        .R(1'b0));
  FDRE \p_Result_16_reg_1983_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln878_12_reg_19660),
        .D(p_Result_16_fu_1331_p4[6]),
        .Q(p_Result_16_reg_1983[6]),
        .R(1'b0));
  FDRE \p_Result_16_reg_1983_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln878_12_reg_19660),
        .D(p_Result_16_fu_1331_p4[7]),
        .Q(p_Result_16_reg_1983[7]),
        .R(1'b0));
  FDRE \p_Result_17_reg_1993_reg[0] 
       (.C(ap_clk),
        .CE(p_Result_17_reg_19930),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[8]),
        .Q(p_Result_17_reg_1993[0]),
        .R(1'b0));
  FDRE \p_Result_17_reg_1993_reg[1] 
       (.C(ap_clk),
        .CE(p_Result_17_reg_19930),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[9]),
        .Q(p_Result_17_reg_1993[1]),
        .R(1'b0));
  FDRE \p_Result_17_reg_1993_reg[2] 
       (.C(ap_clk),
        .CE(p_Result_17_reg_19930),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[10]),
        .Q(p_Result_17_reg_1993[2]),
        .R(1'b0));
  FDRE \p_Result_17_reg_1993_reg[3] 
       (.C(ap_clk),
        .CE(p_Result_17_reg_19930),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[11]),
        .Q(p_Result_17_reg_1993[3]),
        .R(1'b0));
  FDRE \p_Result_17_reg_1993_reg[4] 
       (.C(ap_clk),
        .CE(p_Result_17_reg_19930),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[12]),
        .Q(p_Result_17_reg_1993[4]),
        .R(1'b0));
  FDRE \p_Result_17_reg_1993_reg[5] 
       (.C(ap_clk),
        .CE(p_Result_17_reg_19930),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[13]),
        .Q(p_Result_17_reg_1993[5]),
        .R(1'b0));
  FDRE \p_Result_17_reg_1993_reg[6] 
       (.C(ap_clk),
        .CE(p_Result_17_reg_19930),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[14]),
        .Q(p_Result_17_reg_1993[6]),
        .R(1'b0));
  FDRE \p_Result_17_reg_1993_reg[7] 
       (.C(ap_clk),
        .CE(p_Result_17_reg_19930),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[15]),
        .Q(p_Result_17_reg_1993[7]),
        .R(1'b0));
  FDRE \p_Result_20_reg_1831_reg[0] 
       (.C(ap_clk),
        .CE(p_Result_11_reg_18180),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[16]),
        .Q(p_Result_20_reg_1831[0]),
        .R(1'b0));
  FDRE \p_Result_20_reg_1831_reg[1] 
       (.C(ap_clk),
        .CE(p_Result_11_reg_18180),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[17]),
        .Q(p_Result_20_reg_1831[1]),
        .R(1'b0));
  FDRE \p_Result_20_reg_1831_reg[2] 
       (.C(ap_clk),
        .CE(p_Result_11_reg_18180),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[18]),
        .Q(p_Result_20_reg_1831[2]),
        .R(1'b0));
  FDRE \p_Result_20_reg_1831_reg[3] 
       (.C(ap_clk),
        .CE(p_Result_11_reg_18180),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[19]),
        .Q(p_Result_20_reg_1831[3]),
        .R(1'b0));
  FDRE \p_Result_20_reg_1831_reg[4] 
       (.C(ap_clk),
        .CE(p_Result_11_reg_18180),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[20]),
        .Q(p_Result_20_reg_1831[4]),
        .R(1'b0));
  FDRE \p_Result_20_reg_1831_reg[5] 
       (.C(ap_clk),
        .CE(p_Result_11_reg_18180),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[21]),
        .Q(p_Result_20_reg_1831[5]),
        .R(1'b0));
  FDRE \p_Result_20_reg_1831_reg[6] 
       (.C(ap_clk),
        .CE(p_Result_11_reg_18180),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[22]),
        .Q(p_Result_20_reg_1831[6]),
        .R(1'b0));
  FDRE \p_Result_20_reg_1831_reg[7] 
       (.C(ap_clk),
        .CE(p_Result_11_reg_18180),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[23]),
        .Q(p_Result_20_reg_1831[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_22_reg_1913[0]_i_1 
       (.I0(src_buf_V_1_1_reg_1858[16]),
        .I1(src_buf_V_1_0_reg_475[16]),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(p_Result_22_fu_1151_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_22_reg_1913[1]_i_1 
       (.I0(src_buf_V_1_1_reg_1858[17]),
        .I1(src_buf_V_1_0_reg_475[17]),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(p_Result_22_fu_1151_p4[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_22_reg_1913[2]_i_1 
       (.I0(src_buf_V_1_1_reg_1858[18]),
        .I1(src_buf_V_1_0_reg_475[18]),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(p_Result_22_fu_1151_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_22_reg_1913[3]_i_1 
       (.I0(src_buf_V_1_1_reg_1858[19]),
        .I1(src_buf_V_1_0_reg_475[19]),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(p_Result_22_fu_1151_p4[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_22_reg_1913[4]_i_1 
       (.I0(src_buf_V_1_1_reg_1858[20]),
        .I1(src_buf_V_1_0_reg_475[20]),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(p_Result_22_fu_1151_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_22_reg_1913[5]_i_1 
       (.I0(src_buf_V_1_1_reg_1858[21]),
        .I1(src_buf_V_1_0_reg_475[21]),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(p_Result_22_fu_1151_p4[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_22_reg_1913[6]_i_1 
       (.I0(src_buf_V_1_1_reg_1858[22]),
        .I1(src_buf_V_1_0_reg_475[22]),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(p_Result_22_fu_1151_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_22_reg_1913[7]_i_1 
       (.I0(src_buf_V_1_1_reg_1858[23]),
        .I1(src_buf_V_1_0_reg_475[23]),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(p_Result_22_fu_1151_p4[7]));
  FDRE \p_Result_22_reg_1913_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln878_17_reg_18960),
        .D(p_Result_22_fu_1151_p4[0]),
        .Q(p_Result_22_reg_1913[0]),
        .R(1'b0));
  FDRE \p_Result_22_reg_1913_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln878_17_reg_18960),
        .D(p_Result_22_fu_1151_p4[1]),
        .Q(p_Result_22_reg_1913[1]),
        .R(1'b0));
  FDRE \p_Result_22_reg_1913_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln878_17_reg_18960),
        .D(p_Result_22_fu_1151_p4[2]),
        .Q(p_Result_22_reg_1913[2]),
        .R(1'b0));
  FDRE \p_Result_22_reg_1913_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln878_17_reg_18960),
        .D(p_Result_22_fu_1151_p4[3]),
        .Q(p_Result_22_reg_1913[3]),
        .R(1'b0));
  FDRE \p_Result_22_reg_1913_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln878_17_reg_18960),
        .D(p_Result_22_fu_1151_p4[4]),
        .Q(p_Result_22_reg_1913[4]),
        .R(1'b0));
  FDRE \p_Result_22_reg_1913_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln878_17_reg_18960),
        .D(p_Result_22_fu_1151_p4[5]),
        .Q(p_Result_22_reg_1913[5]),
        .R(1'b0));
  FDRE \p_Result_22_reg_1913_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln878_17_reg_18960),
        .D(p_Result_22_fu_1151_p4[6]),
        .Q(p_Result_22_reg_1913[6]),
        .R(1'b0));
  FDRE \p_Result_22_reg_1913_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln878_17_reg_18960),
        .D(p_Result_22_fu_1151_p4[7]),
        .Q(p_Result_22_reg_1913[7]),
        .R(1'b0));
  FDRE \p_Result_23_reg_1923_reg[0] 
       (.C(ap_clk),
        .CE(p_Result_14_reg_19010),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[16]),
        .Q(p_Result_23_reg_1923[0]),
        .R(1'b0));
  FDRE \p_Result_23_reg_1923_reg[1] 
       (.C(ap_clk),
        .CE(p_Result_14_reg_19010),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[17]),
        .Q(p_Result_23_reg_1923[1]),
        .R(1'b0));
  FDRE \p_Result_23_reg_1923_reg[2] 
       (.C(ap_clk),
        .CE(p_Result_14_reg_19010),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[18]),
        .Q(p_Result_23_reg_1923[2]),
        .R(1'b0));
  FDRE \p_Result_23_reg_1923_reg[3] 
       (.C(ap_clk),
        .CE(p_Result_14_reg_19010),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[19]),
        .Q(p_Result_23_reg_1923[3]),
        .R(1'b0));
  FDRE \p_Result_23_reg_1923_reg[4] 
       (.C(ap_clk),
        .CE(p_Result_14_reg_19010),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[20]),
        .Q(p_Result_23_reg_1923[4]),
        .R(1'b0));
  FDRE \p_Result_23_reg_1923_reg[5] 
       (.C(ap_clk),
        .CE(p_Result_14_reg_19010),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[21]),
        .Q(p_Result_23_reg_1923[5]),
        .R(1'b0));
  FDRE \p_Result_23_reg_1923_reg[6] 
       (.C(ap_clk),
        .CE(p_Result_14_reg_19010),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[22]),
        .Q(p_Result_23_reg_1923[6]),
        .R(1'b0));
  FDRE \p_Result_23_reg_1923_reg[7] 
       (.C(ap_clk),
        .CE(p_Result_14_reg_19010),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]),
        .Q(p_Result_23_reg_1923[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_25_reg_2005[0]_i_1 
       (.I0(src_buf_V_2_1_reg_1950[16]),
        .I1(src_buf_V_2_0_reg_521[16]),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(p_Result_25_fu_1385_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_25_reg_2005[1]_i_1 
       (.I0(src_buf_V_2_1_reg_1950[17]),
        .I1(src_buf_V_2_0_reg_521[17]),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(p_Result_25_fu_1385_p4[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_25_reg_2005[2]_i_1 
       (.I0(src_buf_V_2_1_reg_1950[18]),
        .I1(src_buf_V_2_0_reg_521[18]),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(p_Result_25_fu_1385_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_25_reg_2005[3]_i_1 
       (.I0(src_buf_V_2_1_reg_1950[19]),
        .I1(src_buf_V_2_0_reg_521[19]),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(p_Result_25_fu_1385_p4[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_25_reg_2005[4]_i_1 
       (.I0(src_buf_V_2_1_reg_1950[20]),
        .I1(src_buf_V_2_0_reg_521[20]),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(p_Result_25_fu_1385_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_25_reg_2005[5]_i_1 
       (.I0(src_buf_V_2_1_reg_1950[21]),
        .I1(src_buf_V_2_0_reg_521[21]),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(p_Result_25_fu_1385_p4[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_25_reg_2005[6]_i_1 
       (.I0(src_buf_V_2_1_reg_1950[22]),
        .I1(src_buf_V_2_0_reg_521[22]),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(p_Result_25_fu_1385_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_25_reg_2005[7]_i_1 
       (.I0(src_buf_V_2_1_reg_1950[23]),
        .I1(src_buf_V_2_0_reg_521[23]),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(p_Result_25_fu_1385_p4[7]));
  FDRE \p_Result_25_reg_2005_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln878_12_reg_19660),
        .D(p_Result_25_fu_1385_p4[0]),
        .Q(p_Result_25_reg_2005[0]),
        .R(1'b0));
  FDRE \p_Result_25_reg_2005_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln878_12_reg_19660),
        .D(p_Result_25_fu_1385_p4[1]),
        .Q(p_Result_25_reg_2005[1]),
        .R(1'b0));
  FDRE \p_Result_25_reg_2005_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln878_12_reg_19660),
        .D(p_Result_25_fu_1385_p4[2]),
        .Q(p_Result_25_reg_2005[2]),
        .R(1'b0));
  FDRE \p_Result_25_reg_2005_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln878_12_reg_19660),
        .D(p_Result_25_fu_1385_p4[3]),
        .Q(p_Result_25_reg_2005[3]),
        .R(1'b0));
  FDRE \p_Result_25_reg_2005_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln878_12_reg_19660),
        .D(p_Result_25_fu_1385_p4[4]),
        .Q(p_Result_25_reg_2005[4]),
        .R(1'b0));
  FDRE \p_Result_25_reg_2005_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln878_12_reg_19660),
        .D(p_Result_25_fu_1385_p4[5]),
        .Q(p_Result_25_reg_2005[5]),
        .R(1'b0));
  FDRE \p_Result_25_reg_2005_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln878_12_reg_19660),
        .D(p_Result_25_fu_1385_p4[6]),
        .Q(p_Result_25_reg_2005[6]),
        .R(1'b0));
  FDRE \p_Result_25_reg_2005_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln878_12_reg_19660),
        .D(p_Result_25_fu_1385_p4[7]),
        .Q(p_Result_25_reg_2005[7]),
        .R(1'b0));
  FDRE \p_Result_26_reg_2015_reg[0] 
       (.C(ap_clk),
        .CE(p_Result_17_reg_19930),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[16]),
        .Q(p_Result_26_reg_2015[0]),
        .R(1'b0));
  FDRE \p_Result_26_reg_2015_reg[1] 
       (.C(ap_clk),
        .CE(p_Result_17_reg_19930),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[17]),
        .Q(p_Result_26_reg_2015[1]),
        .R(1'b0));
  FDRE \p_Result_26_reg_2015_reg[2] 
       (.C(ap_clk),
        .CE(p_Result_17_reg_19930),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[18]),
        .Q(p_Result_26_reg_2015[2]),
        .R(1'b0));
  FDRE \p_Result_26_reg_2015_reg[3] 
       (.C(ap_clk),
        .CE(p_Result_17_reg_19930),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[19]),
        .Q(p_Result_26_reg_2015[3]),
        .R(1'b0));
  FDRE \p_Result_26_reg_2015_reg[4] 
       (.C(ap_clk),
        .CE(p_Result_17_reg_19930),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[20]),
        .Q(p_Result_26_reg_2015[4]),
        .R(1'b0));
  FDRE \p_Result_26_reg_2015_reg[5] 
       (.C(ap_clk),
        .CE(p_Result_17_reg_19930),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[21]),
        .Q(p_Result_26_reg_2015[5]),
        .R(1'b0));
  FDRE \p_Result_26_reg_2015_reg[6] 
       (.C(ap_clk),
        .CE(p_Result_17_reg_19930),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[22]),
        .Q(p_Result_26_reg_2015[6]),
        .R(1'b0));
  FDRE \p_Result_26_reg_2015_reg[7] 
       (.C(ap_clk),
        .CE(p_Result_17_reg_19930),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]),
        .Q(p_Result_26_reg_2015[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[0]_i_1 
       (.I0(p_Result_8_reg_1971[0]),
        .I1(icmp_ln878_13_fu_1422_p2_carry_n_3),
        .I2(tobool_i_i_2114_2_reg_1709),
        .I3(max_V_7_fu_1416_p3__15[0]),
        .O(p_Result_27_fu_1501_p4[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[0]_i_2 
       (.I0(p_Result_7_reg_1961[0]),
        .I1(icmp_ln878_12_reg_1966),
        .I2(tobool_i_i_2114_1_reg_1702),
        .I3(max_V_6_reg_1955[0]),
        .O(max_V_7_fu_1416_p3__15[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[10]_i_1 
       (.I0(p_Result_17_reg_1993[2]),
        .I1(icmp_ln878_21_fu_1452_p2_carry_n_3),
        .I2(tobool_i_i_2114_2_reg_1709),
        .I3(max_V_16_fu_1446_p3__15[2]),
        .O(p_Result_27_fu_1501_p4[10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[10]_i_2 
       (.I0(p_Result_16_reg_1983[2]),
        .I1(icmp_ln878_20_reg_1988),
        .I2(tobool_i_i_2114_1_reg_1702),
        .I3(max_V_15_reg_1977[2]),
        .O(max_V_16_fu_1446_p3__15[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[11]_i_1 
       (.I0(p_Result_17_reg_1993[3]),
        .I1(icmp_ln878_21_fu_1452_p2_carry_n_3),
        .I2(tobool_i_i_2114_2_reg_1709),
        .I3(max_V_16_fu_1446_p3__15[3]),
        .O(p_Result_27_fu_1501_p4[11]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[11]_i_2 
       (.I0(p_Result_16_reg_1983[3]),
        .I1(icmp_ln878_20_reg_1988),
        .I2(tobool_i_i_2114_1_reg_1702),
        .I3(max_V_15_reg_1977[3]),
        .O(max_V_16_fu_1446_p3__15[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[12]_i_1 
       (.I0(p_Result_17_reg_1993[4]),
        .I1(icmp_ln878_21_fu_1452_p2_carry_n_3),
        .I2(tobool_i_i_2114_2_reg_1709),
        .I3(max_V_16_fu_1446_p3__15[4]),
        .O(p_Result_27_fu_1501_p4[12]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[12]_i_2 
       (.I0(p_Result_16_reg_1983[4]),
        .I1(icmp_ln878_20_reg_1988),
        .I2(tobool_i_i_2114_1_reg_1702),
        .I3(max_V_15_reg_1977[4]),
        .O(max_V_16_fu_1446_p3__15[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[13]_i_1 
       (.I0(p_Result_17_reg_1993[5]),
        .I1(icmp_ln878_21_fu_1452_p2_carry_n_3),
        .I2(tobool_i_i_2114_2_reg_1709),
        .I3(max_V_16_fu_1446_p3__15[5]),
        .O(p_Result_27_fu_1501_p4[13]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[13]_i_2 
       (.I0(p_Result_16_reg_1983[5]),
        .I1(icmp_ln878_20_reg_1988),
        .I2(tobool_i_i_2114_1_reg_1702),
        .I3(max_V_15_reg_1977[5]),
        .O(max_V_16_fu_1446_p3__15[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[14]_i_1 
       (.I0(p_Result_17_reg_1993[6]),
        .I1(icmp_ln878_21_fu_1452_p2_carry_n_3),
        .I2(tobool_i_i_2114_2_reg_1709),
        .I3(max_V_16_fu_1446_p3__15[6]),
        .O(p_Result_27_fu_1501_p4[14]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[14]_i_2 
       (.I0(p_Result_16_reg_1983[6]),
        .I1(icmp_ln878_20_reg_1988),
        .I2(tobool_i_i_2114_1_reg_1702),
        .I3(max_V_15_reg_1977[6]),
        .O(max_V_16_fu_1446_p3__15[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[15]_i_1 
       (.I0(p_Result_17_reg_1993[7]),
        .I1(icmp_ln878_21_fu_1452_p2_carry_n_3),
        .I2(tobool_i_i_2114_2_reg_1709),
        .I3(max_V_16_fu_1446_p3__15[7]),
        .O(p_Result_27_fu_1501_p4[15]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[15]_i_2 
       (.I0(p_Result_16_reg_1983[7]),
        .I1(icmp_ln878_20_reg_1988),
        .I2(tobool_i_i_2114_1_reg_1702),
        .I3(max_V_15_reg_1977[7]),
        .O(max_V_16_fu_1446_p3__15[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[16]_i_1 
       (.I0(p_Result_26_reg_2015[0]),
        .I1(p_2_in),
        .I2(tobool_i_i_2114_2_reg_1709),
        .I3(max_V_25_fu_1476_p3__15[0]),
        .O(p_Result_27_fu_1501_p4[16]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[16]_i_2 
       (.I0(p_Result_25_reg_2005[0]),
        .I1(icmp_ln878_28_reg_2010),
        .I2(tobool_i_i_2114_1_reg_1702),
        .I3(max_V_24_reg_1999[0]),
        .O(max_V_25_fu_1476_p3__15[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[17]_i_1 
       (.I0(p_Result_26_reg_2015[1]),
        .I1(p_2_in),
        .I2(tobool_i_i_2114_2_reg_1709),
        .I3(max_V_25_fu_1476_p3__15[1]),
        .O(p_Result_27_fu_1501_p4[17]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[17]_i_2 
       (.I0(p_Result_25_reg_2005[1]),
        .I1(icmp_ln878_28_reg_2010),
        .I2(tobool_i_i_2114_1_reg_1702),
        .I3(max_V_24_reg_1999[1]),
        .O(max_V_25_fu_1476_p3__15[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[18]_i_1 
       (.I0(p_Result_26_reg_2015[2]),
        .I1(p_2_in),
        .I2(tobool_i_i_2114_2_reg_1709),
        .I3(max_V_25_fu_1476_p3__15[2]),
        .O(p_Result_27_fu_1501_p4[18]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[18]_i_2 
       (.I0(p_Result_25_reg_2005[2]),
        .I1(icmp_ln878_28_reg_2010),
        .I2(tobool_i_i_2114_1_reg_1702),
        .I3(max_V_24_reg_1999[2]),
        .O(max_V_25_fu_1476_p3__15[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[19]_i_1 
       (.I0(p_Result_26_reg_2015[3]),
        .I1(p_2_in),
        .I2(tobool_i_i_2114_2_reg_1709),
        .I3(max_V_25_fu_1476_p3__15[3]),
        .O(p_Result_27_fu_1501_p4[19]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[19]_i_2 
       (.I0(p_Result_25_reg_2005[3]),
        .I1(icmp_ln878_28_reg_2010),
        .I2(tobool_i_i_2114_1_reg_1702),
        .I3(max_V_24_reg_1999[3]),
        .O(max_V_25_fu_1476_p3__15[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[1]_i_1 
       (.I0(p_Result_8_reg_1971[1]),
        .I1(icmp_ln878_13_fu_1422_p2_carry_n_3),
        .I2(tobool_i_i_2114_2_reg_1709),
        .I3(max_V_7_fu_1416_p3__15[1]),
        .O(p_Result_27_fu_1501_p4[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[1]_i_2 
       (.I0(p_Result_7_reg_1961[1]),
        .I1(icmp_ln878_12_reg_1966),
        .I2(tobool_i_i_2114_1_reg_1702),
        .I3(max_V_6_reg_1955[1]),
        .O(max_V_7_fu_1416_p3__15[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[20]_i_1 
       (.I0(p_Result_26_reg_2015[4]),
        .I1(p_2_in),
        .I2(tobool_i_i_2114_2_reg_1709),
        .I3(max_V_25_fu_1476_p3__15[4]),
        .O(p_Result_27_fu_1501_p4[20]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[20]_i_2 
       (.I0(p_Result_25_reg_2005[4]),
        .I1(icmp_ln878_28_reg_2010),
        .I2(tobool_i_i_2114_1_reg_1702),
        .I3(max_V_24_reg_1999[4]),
        .O(max_V_25_fu_1476_p3__15[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[21]_i_1 
       (.I0(p_Result_26_reg_2015[5]),
        .I1(p_2_in),
        .I2(tobool_i_i_2114_2_reg_1709),
        .I3(max_V_25_fu_1476_p3__15[5]),
        .O(p_Result_27_fu_1501_p4[21]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[21]_i_2 
       (.I0(p_Result_25_reg_2005[5]),
        .I1(icmp_ln878_28_reg_2010),
        .I2(tobool_i_i_2114_1_reg_1702),
        .I3(max_V_24_reg_1999[5]),
        .O(max_V_25_fu_1476_p3__15[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[22]_i_1 
       (.I0(p_Result_26_reg_2015[6]),
        .I1(p_2_in),
        .I2(tobool_i_i_2114_2_reg_1709),
        .I3(max_V_25_fu_1476_p3__15[6]),
        .O(p_Result_27_fu_1501_p4[22]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[22]_i_2 
       (.I0(p_Result_25_reg_2005[6]),
        .I1(icmp_ln878_28_reg_2010),
        .I2(tobool_i_i_2114_1_reg_1702),
        .I3(max_V_24_reg_1999[6]),
        .O(max_V_25_fu_1476_p3__15[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Result_27_reg_2021[23]_i_1 
       (.I0(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(\p_Result_27_reg_2021[23]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[23]_i_2 
       (.I0(p_Result_26_reg_2015[7]),
        .I1(p_2_in),
        .I2(tobool_i_i_2114_2_reg_1709),
        .I3(max_V_25_fu_1476_p3__15[7]),
        .O(p_Result_27_fu_1501_p4[23]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[23]_i_3 
       (.I0(p_Result_25_reg_2005[7]),
        .I1(icmp_ln878_28_reg_2010),
        .I2(tobool_i_i_2114_1_reg_1702),
        .I3(max_V_24_reg_1999[7]),
        .O(max_V_25_fu_1476_p3__15[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[2]_i_1 
       (.I0(p_Result_8_reg_1971[2]),
        .I1(icmp_ln878_13_fu_1422_p2_carry_n_3),
        .I2(tobool_i_i_2114_2_reg_1709),
        .I3(max_V_7_fu_1416_p3__15[2]),
        .O(p_Result_27_fu_1501_p4[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[2]_i_2 
       (.I0(p_Result_7_reg_1961[2]),
        .I1(icmp_ln878_12_reg_1966),
        .I2(tobool_i_i_2114_1_reg_1702),
        .I3(max_V_6_reg_1955[2]),
        .O(max_V_7_fu_1416_p3__15[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[3]_i_1 
       (.I0(p_Result_8_reg_1971[3]),
        .I1(icmp_ln878_13_fu_1422_p2_carry_n_3),
        .I2(tobool_i_i_2114_2_reg_1709),
        .I3(max_V_7_fu_1416_p3__15[3]),
        .O(p_Result_27_fu_1501_p4[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[3]_i_2 
       (.I0(p_Result_7_reg_1961[3]),
        .I1(icmp_ln878_12_reg_1966),
        .I2(tobool_i_i_2114_1_reg_1702),
        .I3(max_V_6_reg_1955[3]),
        .O(max_V_7_fu_1416_p3__15[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[4]_i_1 
       (.I0(p_Result_8_reg_1971[4]),
        .I1(icmp_ln878_13_fu_1422_p2_carry_n_3),
        .I2(tobool_i_i_2114_2_reg_1709),
        .I3(max_V_7_fu_1416_p3__15[4]),
        .O(p_Result_27_fu_1501_p4[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[4]_i_2 
       (.I0(p_Result_7_reg_1961[4]),
        .I1(icmp_ln878_12_reg_1966),
        .I2(tobool_i_i_2114_1_reg_1702),
        .I3(max_V_6_reg_1955[4]),
        .O(max_V_7_fu_1416_p3__15[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[5]_i_1 
       (.I0(p_Result_8_reg_1971[5]),
        .I1(icmp_ln878_13_fu_1422_p2_carry_n_3),
        .I2(tobool_i_i_2114_2_reg_1709),
        .I3(max_V_7_fu_1416_p3__15[5]),
        .O(p_Result_27_fu_1501_p4[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[5]_i_2 
       (.I0(p_Result_7_reg_1961[5]),
        .I1(icmp_ln878_12_reg_1966),
        .I2(tobool_i_i_2114_1_reg_1702),
        .I3(max_V_6_reg_1955[5]),
        .O(max_V_7_fu_1416_p3__15[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[6]_i_1 
       (.I0(p_Result_8_reg_1971[6]),
        .I1(icmp_ln878_13_fu_1422_p2_carry_n_3),
        .I2(tobool_i_i_2114_2_reg_1709),
        .I3(max_V_7_fu_1416_p3__15[6]),
        .O(p_Result_27_fu_1501_p4[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[6]_i_2 
       (.I0(p_Result_7_reg_1961[6]),
        .I1(icmp_ln878_12_reg_1966),
        .I2(tobool_i_i_2114_1_reg_1702),
        .I3(max_V_6_reg_1955[6]),
        .O(max_V_7_fu_1416_p3__15[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[7]_i_1 
       (.I0(p_Result_8_reg_1971[7]),
        .I1(icmp_ln878_13_fu_1422_p2_carry_n_3),
        .I2(tobool_i_i_2114_2_reg_1709),
        .I3(max_V_7_fu_1416_p3__15[7]),
        .O(p_Result_27_fu_1501_p4[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[7]_i_2 
       (.I0(p_Result_7_reg_1961[7]),
        .I1(icmp_ln878_12_reg_1966),
        .I2(tobool_i_i_2114_1_reg_1702),
        .I3(max_V_6_reg_1955[7]),
        .O(max_V_7_fu_1416_p3__15[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[8]_i_1 
       (.I0(p_Result_17_reg_1993[0]),
        .I1(icmp_ln878_21_fu_1452_p2_carry_n_3),
        .I2(tobool_i_i_2114_2_reg_1709),
        .I3(max_V_16_fu_1446_p3__15[0]),
        .O(p_Result_27_fu_1501_p4[8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[8]_i_2 
       (.I0(p_Result_16_reg_1983[0]),
        .I1(icmp_ln878_20_reg_1988),
        .I2(tobool_i_i_2114_1_reg_1702),
        .I3(max_V_15_reg_1977[0]),
        .O(max_V_16_fu_1446_p3__15[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[9]_i_1 
       (.I0(p_Result_17_reg_1993[1]),
        .I1(icmp_ln878_21_fu_1452_p2_carry_n_3),
        .I2(tobool_i_i_2114_2_reg_1709),
        .I3(max_V_16_fu_1446_p3__15[1]),
        .O(p_Result_27_fu_1501_p4[9]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_Result_27_reg_2021[9]_i_2 
       (.I0(p_Result_16_reg_1983[1]),
        .I1(icmp_ln878_20_reg_1988),
        .I2(tobool_i_i_2114_1_reg_1702),
        .I3(max_V_15_reg_1977[1]),
        .O(max_V_16_fu_1446_p3__15[1]));
  FDRE \p_Result_27_reg_2021_reg[0] 
       (.C(ap_clk),
        .CE(\p_Result_27_reg_2021[23]_i_1_n_3 ),
        .D(p_Result_27_fu_1501_p4[0]),
        .Q(img_out_420_din[0]),
        .R(1'b0));
  FDRE \p_Result_27_reg_2021_reg[10] 
       (.C(ap_clk),
        .CE(\p_Result_27_reg_2021[23]_i_1_n_3 ),
        .D(p_Result_27_fu_1501_p4[10]),
        .Q(img_out_420_din[10]),
        .R(1'b0));
  FDRE \p_Result_27_reg_2021_reg[11] 
       (.C(ap_clk),
        .CE(\p_Result_27_reg_2021[23]_i_1_n_3 ),
        .D(p_Result_27_fu_1501_p4[11]),
        .Q(img_out_420_din[11]),
        .R(1'b0));
  FDRE \p_Result_27_reg_2021_reg[12] 
       (.C(ap_clk),
        .CE(\p_Result_27_reg_2021[23]_i_1_n_3 ),
        .D(p_Result_27_fu_1501_p4[12]),
        .Q(img_out_420_din[12]),
        .R(1'b0));
  FDRE \p_Result_27_reg_2021_reg[13] 
       (.C(ap_clk),
        .CE(\p_Result_27_reg_2021[23]_i_1_n_3 ),
        .D(p_Result_27_fu_1501_p4[13]),
        .Q(img_out_420_din[13]),
        .R(1'b0));
  FDRE \p_Result_27_reg_2021_reg[14] 
       (.C(ap_clk),
        .CE(\p_Result_27_reg_2021[23]_i_1_n_3 ),
        .D(p_Result_27_fu_1501_p4[14]),
        .Q(img_out_420_din[14]),
        .R(1'b0));
  FDRE \p_Result_27_reg_2021_reg[15] 
       (.C(ap_clk),
        .CE(\p_Result_27_reg_2021[23]_i_1_n_3 ),
        .D(p_Result_27_fu_1501_p4[15]),
        .Q(img_out_420_din[15]),
        .R(1'b0));
  FDRE \p_Result_27_reg_2021_reg[16] 
       (.C(ap_clk),
        .CE(\p_Result_27_reg_2021[23]_i_1_n_3 ),
        .D(p_Result_27_fu_1501_p4[16]),
        .Q(img_out_420_din[16]),
        .R(1'b0));
  FDRE \p_Result_27_reg_2021_reg[17] 
       (.C(ap_clk),
        .CE(\p_Result_27_reg_2021[23]_i_1_n_3 ),
        .D(p_Result_27_fu_1501_p4[17]),
        .Q(img_out_420_din[17]),
        .R(1'b0));
  FDRE \p_Result_27_reg_2021_reg[18] 
       (.C(ap_clk),
        .CE(\p_Result_27_reg_2021[23]_i_1_n_3 ),
        .D(p_Result_27_fu_1501_p4[18]),
        .Q(img_out_420_din[18]),
        .R(1'b0));
  FDRE \p_Result_27_reg_2021_reg[19] 
       (.C(ap_clk),
        .CE(\p_Result_27_reg_2021[23]_i_1_n_3 ),
        .D(p_Result_27_fu_1501_p4[19]),
        .Q(img_out_420_din[19]),
        .R(1'b0));
  FDRE \p_Result_27_reg_2021_reg[1] 
       (.C(ap_clk),
        .CE(\p_Result_27_reg_2021[23]_i_1_n_3 ),
        .D(p_Result_27_fu_1501_p4[1]),
        .Q(img_out_420_din[1]),
        .R(1'b0));
  FDRE \p_Result_27_reg_2021_reg[20] 
       (.C(ap_clk),
        .CE(\p_Result_27_reg_2021[23]_i_1_n_3 ),
        .D(p_Result_27_fu_1501_p4[20]),
        .Q(img_out_420_din[20]),
        .R(1'b0));
  FDRE \p_Result_27_reg_2021_reg[21] 
       (.C(ap_clk),
        .CE(\p_Result_27_reg_2021[23]_i_1_n_3 ),
        .D(p_Result_27_fu_1501_p4[21]),
        .Q(img_out_420_din[21]),
        .R(1'b0));
  FDRE \p_Result_27_reg_2021_reg[22] 
       (.C(ap_clk),
        .CE(\p_Result_27_reg_2021[23]_i_1_n_3 ),
        .D(p_Result_27_fu_1501_p4[22]),
        .Q(img_out_420_din[22]),
        .R(1'b0));
  FDRE \p_Result_27_reg_2021_reg[23] 
       (.C(ap_clk),
        .CE(\p_Result_27_reg_2021[23]_i_1_n_3 ),
        .D(p_Result_27_fu_1501_p4[23]),
        .Q(img_out_420_din[23]),
        .R(1'b0));
  FDRE \p_Result_27_reg_2021_reg[2] 
       (.C(ap_clk),
        .CE(\p_Result_27_reg_2021[23]_i_1_n_3 ),
        .D(p_Result_27_fu_1501_p4[2]),
        .Q(img_out_420_din[2]),
        .R(1'b0));
  FDRE \p_Result_27_reg_2021_reg[3] 
       (.C(ap_clk),
        .CE(\p_Result_27_reg_2021[23]_i_1_n_3 ),
        .D(p_Result_27_fu_1501_p4[3]),
        .Q(img_out_420_din[3]),
        .R(1'b0));
  FDRE \p_Result_27_reg_2021_reg[4] 
       (.C(ap_clk),
        .CE(\p_Result_27_reg_2021[23]_i_1_n_3 ),
        .D(p_Result_27_fu_1501_p4[4]),
        .Q(img_out_420_din[4]),
        .R(1'b0));
  FDRE \p_Result_27_reg_2021_reg[5] 
       (.C(ap_clk),
        .CE(\p_Result_27_reg_2021[23]_i_1_n_3 ),
        .D(p_Result_27_fu_1501_p4[5]),
        .Q(img_out_420_din[5]),
        .R(1'b0));
  FDRE \p_Result_27_reg_2021_reg[6] 
       (.C(ap_clk),
        .CE(\p_Result_27_reg_2021[23]_i_1_n_3 ),
        .D(p_Result_27_fu_1501_p4[6]),
        .Q(img_out_420_din[6]),
        .R(1'b0));
  FDRE \p_Result_27_reg_2021_reg[7] 
       (.C(ap_clk),
        .CE(\p_Result_27_reg_2021[23]_i_1_n_3 ),
        .D(p_Result_27_fu_1501_p4[7]),
        .Q(img_out_420_din[7]),
        .R(1'b0));
  FDRE \p_Result_27_reg_2021_reg[8] 
       (.C(ap_clk),
        .CE(\p_Result_27_reg_2021[23]_i_1_n_3 ),
        .D(p_Result_27_fu_1501_p4[8]),
        .Q(img_out_420_din[8]),
        .R(1'b0));
  FDRE \p_Result_27_reg_2021_reg[9] 
       (.C(ap_clk),
        .CE(\p_Result_27_reg_2021[23]_i_1_n_3 ),
        .D(p_Result_27_fu_1501_p4[9]),
        .Q(img_out_420_din[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \p_Result_2_reg_1805[7]_i_1 
       (.I0(ap_block_pp3_stage0_11001__0),
        .I1(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I2(tobool_i_i_2135_reg_1667),
        .O(p_Result_11_reg_18180));
  FDRE \p_Result_2_reg_1805_reg[0] 
       (.C(ap_clk),
        .CE(p_Result_11_reg_18180),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[0]),
        .Q(p_Result_2_reg_1805[0]),
        .R(1'b0));
  FDRE \p_Result_2_reg_1805_reg[1] 
       (.C(ap_clk),
        .CE(p_Result_11_reg_18180),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[1]),
        .Q(p_Result_2_reg_1805[1]),
        .R(1'b0));
  FDRE \p_Result_2_reg_1805_reg[2] 
       (.C(ap_clk),
        .CE(p_Result_11_reg_18180),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[2]),
        .Q(p_Result_2_reg_1805[2]),
        .R(1'b0));
  FDRE \p_Result_2_reg_1805_reg[3] 
       (.C(ap_clk),
        .CE(p_Result_11_reg_18180),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[3]),
        .Q(p_Result_2_reg_1805[3]),
        .R(1'b0));
  FDRE \p_Result_2_reg_1805_reg[4] 
       (.C(ap_clk),
        .CE(p_Result_11_reg_18180),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[4]),
        .Q(p_Result_2_reg_1805[4]),
        .R(1'b0));
  FDRE \p_Result_2_reg_1805_reg[5] 
       (.C(ap_clk),
        .CE(p_Result_11_reg_18180),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[5]),
        .Q(p_Result_2_reg_1805[5]),
        .R(1'b0));
  FDRE \p_Result_2_reg_1805_reg[6] 
       (.C(ap_clk),
        .CE(p_Result_11_reg_18180),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[6]),
        .Q(p_Result_2_reg_1805[6]),
        .R(1'b0));
  FDRE \p_Result_2_reg_1805_reg[7] 
       (.C(ap_clk),
        .CE(p_Result_11_reg_18180),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[7]),
        .Q(p_Result_2_reg_1805[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_4_reg_1869[0]_i_1 
       (.I0(src_buf_V_1_1_reg_1858[0]),
        .I1(src_buf_V_1_0_reg_475[0]),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(\p_Result_4_reg_1869[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_4_reg_1869[1]_i_1 
       (.I0(src_buf_V_1_1_reg_1858[1]),
        .I1(src_buf_V_1_0_reg_475[1]),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(\p_Result_4_reg_1869[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_4_reg_1869[2]_i_1 
       (.I0(src_buf_V_1_1_reg_1858[2]),
        .I1(src_buf_V_1_0_reg_475[2]),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(\p_Result_4_reg_1869[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_4_reg_1869[3]_i_1 
       (.I0(src_buf_V_1_1_reg_1858[3]),
        .I1(src_buf_V_1_0_reg_475[3]),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(\p_Result_4_reg_1869[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_4_reg_1869[4]_i_1 
       (.I0(src_buf_V_1_1_reg_1858[4]),
        .I1(src_buf_V_1_0_reg_475[4]),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(\p_Result_4_reg_1869[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_4_reg_1869[5]_i_1 
       (.I0(src_buf_V_1_1_reg_1858[5]),
        .I1(src_buf_V_1_0_reg_475[5]),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(\p_Result_4_reg_1869[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_4_reg_1869[6]_i_1 
       (.I0(src_buf_V_1_1_reg_1858[6]),
        .I1(src_buf_V_1_0_reg_475[6]),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(\p_Result_4_reg_1869[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_4_reg_1869[7]_i_1 
       (.I0(src_buf_V_1_1_reg_1858[7]),
        .I1(src_buf_V_1_0_reg_475[7]),
        .I2(ap_enable_reg_pp3_iter8),
        .I3(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(\p_Result_4_reg_1869[7]_i_1_n_3 ));
  FDRE \p_Result_4_reg_1869_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln878_17_reg_18960),
        .D(\p_Result_4_reg_1869[0]_i_1_n_3 ),
        .Q(p_Result_4_reg_1869[0]),
        .R(1'b0));
  FDRE \p_Result_4_reg_1869_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln878_17_reg_18960),
        .D(\p_Result_4_reg_1869[1]_i_1_n_3 ),
        .Q(p_Result_4_reg_1869[1]),
        .R(1'b0));
  FDRE \p_Result_4_reg_1869_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln878_17_reg_18960),
        .D(\p_Result_4_reg_1869[2]_i_1_n_3 ),
        .Q(p_Result_4_reg_1869[2]),
        .R(1'b0));
  FDRE \p_Result_4_reg_1869_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln878_17_reg_18960),
        .D(\p_Result_4_reg_1869[3]_i_1_n_3 ),
        .Q(p_Result_4_reg_1869[3]),
        .R(1'b0));
  FDRE \p_Result_4_reg_1869_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln878_17_reg_18960),
        .D(\p_Result_4_reg_1869[4]_i_1_n_3 ),
        .Q(p_Result_4_reg_1869[4]),
        .R(1'b0));
  FDRE \p_Result_4_reg_1869_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln878_17_reg_18960),
        .D(\p_Result_4_reg_1869[5]_i_1_n_3 ),
        .Q(p_Result_4_reg_1869[5]),
        .R(1'b0));
  FDRE \p_Result_4_reg_1869_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln878_17_reg_18960),
        .D(\p_Result_4_reg_1869[6]_i_1_n_3 ),
        .Q(p_Result_4_reg_1869[6]),
        .R(1'b0));
  FDRE \p_Result_4_reg_1869_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln878_17_reg_18960),
        .D(\p_Result_4_reg_1869[7]_i_1_n_3 ),
        .Q(p_Result_4_reg_1869[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \p_Result_5_reg_1879[7]_i_1 
       (.I0(ap_block_pp3_stage0_11001__0),
        .I1(icmp_ln878_4_reg_1743_pp3_iter6_reg),
        .I2(tobool_i_i_1106_2_reg_1688),
        .O(p_Result_14_reg_19010));
  FDRE \p_Result_5_reg_1879_reg[0] 
       (.C(ap_clk),
        .CE(p_Result_14_reg_19010),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[0]),
        .Q(p_Result_5_reg_1879[0]),
        .R(1'b0));
  FDRE \p_Result_5_reg_1879_reg[1] 
       (.C(ap_clk),
        .CE(p_Result_14_reg_19010),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[1]),
        .Q(p_Result_5_reg_1879[1]),
        .R(1'b0));
  FDRE \p_Result_5_reg_1879_reg[2] 
       (.C(ap_clk),
        .CE(p_Result_14_reg_19010),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[2]),
        .Q(p_Result_5_reg_1879[2]),
        .R(1'b0));
  FDRE \p_Result_5_reg_1879_reg[3] 
       (.C(ap_clk),
        .CE(p_Result_14_reg_19010),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[3]),
        .Q(p_Result_5_reg_1879[3]),
        .R(1'b0));
  FDRE \p_Result_5_reg_1879_reg[4] 
       (.C(ap_clk),
        .CE(p_Result_14_reg_19010),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[4]),
        .Q(p_Result_5_reg_1879[4]),
        .R(1'b0));
  FDRE \p_Result_5_reg_1879_reg[5] 
       (.C(ap_clk),
        .CE(p_Result_14_reg_19010),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[5]),
        .Q(p_Result_5_reg_1879[5]),
        .R(1'b0));
  FDRE \p_Result_5_reg_1879_reg[6] 
       (.C(ap_clk),
        .CE(p_Result_14_reg_19010),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[6]),
        .Q(p_Result_5_reg_1879[6]),
        .R(1'b0));
  FDRE \p_Result_5_reg_1879_reg[7] 
       (.C(ap_clk),
        .CE(p_Result_14_reg_19010),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[7]),
        .Q(p_Result_5_reg_1879[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_7_reg_1961[0]_i_1 
       (.I0(src_buf_V_2_1_reg_1950[0]),
        .I1(src_buf_V_2_0_reg_521[0]),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(\p_Result_7_reg_1961[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_7_reg_1961[1]_i_1 
       (.I0(src_buf_V_2_1_reg_1950[1]),
        .I1(src_buf_V_2_0_reg_521[1]),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(\p_Result_7_reg_1961[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_7_reg_1961[2]_i_1 
       (.I0(src_buf_V_2_1_reg_1950[2]),
        .I1(src_buf_V_2_0_reg_521[2]),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(\p_Result_7_reg_1961[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_7_reg_1961[3]_i_1 
       (.I0(src_buf_V_2_1_reg_1950[3]),
        .I1(src_buf_V_2_0_reg_521[3]),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(\p_Result_7_reg_1961[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_7_reg_1961[4]_i_1 
       (.I0(src_buf_V_2_1_reg_1950[4]),
        .I1(src_buf_V_2_0_reg_521[4]),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(\p_Result_7_reg_1961[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_7_reg_1961[5]_i_1 
       (.I0(src_buf_V_2_1_reg_1950[5]),
        .I1(src_buf_V_2_0_reg_521[5]),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(\p_Result_7_reg_1961[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_7_reg_1961[6]_i_1 
       (.I0(src_buf_V_2_1_reg_1950[6]),
        .I1(src_buf_V_2_0_reg_521[6]),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(\p_Result_7_reg_1961[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hACCC)) 
    \p_Result_7_reg_1961[7]_i_1 
       (.I0(src_buf_V_2_1_reg_1950[7]),
        .I1(src_buf_V_2_0_reg_521[7]),
        .I2(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I3(ap_enable_reg_pp3_iter10),
        .O(\p_Result_7_reg_1961[7]_i_1_n_3 ));
  FDRE \p_Result_7_reg_1961_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln878_12_reg_19660),
        .D(\p_Result_7_reg_1961[0]_i_1_n_3 ),
        .Q(p_Result_7_reg_1961[0]),
        .R(1'b0));
  FDRE \p_Result_7_reg_1961_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln878_12_reg_19660),
        .D(\p_Result_7_reg_1961[1]_i_1_n_3 ),
        .Q(p_Result_7_reg_1961[1]),
        .R(1'b0));
  FDRE \p_Result_7_reg_1961_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln878_12_reg_19660),
        .D(\p_Result_7_reg_1961[2]_i_1_n_3 ),
        .Q(p_Result_7_reg_1961[2]),
        .R(1'b0));
  FDRE \p_Result_7_reg_1961_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln878_12_reg_19660),
        .D(\p_Result_7_reg_1961[3]_i_1_n_3 ),
        .Q(p_Result_7_reg_1961[3]),
        .R(1'b0));
  FDRE \p_Result_7_reg_1961_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln878_12_reg_19660),
        .D(\p_Result_7_reg_1961[4]_i_1_n_3 ),
        .Q(p_Result_7_reg_1961[4]),
        .R(1'b0));
  FDRE \p_Result_7_reg_1961_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln878_12_reg_19660),
        .D(\p_Result_7_reg_1961[5]_i_1_n_3 ),
        .Q(p_Result_7_reg_1961[5]),
        .R(1'b0));
  FDRE \p_Result_7_reg_1961_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln878_12_reg_19660),
        .D(\p_Result_7_reg_1961[6]_i_1_n_3 ),
        .Q(p_Result_7_reg_1961[6]),
        .R(1'b0));
  FDRE \p_Result_7_reg_1961_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln878_12_reg_19660),
        .D(\p_Result_7_reg_1961[7]_i_1_n_3 ),
        .Q(p_Result_7_reg_1961[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \p_Result_8_reg_1971[7]_i_1 
       (.I0(tobool_i_i_2114_2_reg_1709),
        .I1(ap_block_pp3_stage0_11001__0),
        .I2(icmp_ln878_4_reg_1743_pp3_iter8_reg),
        .O(p_Result_17_reg_19930));
  FDRE \p_Result_8_reg_1971_reg[0] 
       (.C(ap_clk),
        .CE(p_Result_17_reg_19930),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[0]),
        .Q(p_Result_8_reg_1971[0]),
        .R(1'b0));
  FDRE \p_Result_8_reg_1971_reg[1] 
       (.C(ap_clk),
        .CE(p_Result_17_reg_19930),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[1]),
        .Q(p_Result_8_reg_1971[1]),
        .R(1'b0));
  FDRE \p_Result_8_reg_1971_reg[2] 
       (.C(ap_clk),
        .CE(p_Result_17_reg_19930),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[2]),
        .Q(p_Result_8_reg_1971[2]),
        .R(1'b0));
  FDRE \p_Result_8_reg_1971_reg[3] 
       (.C(ap_clk),
        .CE(p_Result_17_reg_19930),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[3]),
        .Q(p_Result_8_reg_1971[3]),
        .R(1'b0));
  FDRE \p_Result_8_reg_1971_reg[4] 
       (.C(ap_clk),
        .CE(p_Result_17_reg_19930),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[4]),
        .Q(p_Result_8_reg_1971[4]),
        .R(1'b0));
  FDRE \p_Result_8_reg_1971_reg[5] 
       (.C(ap_clk),
        .CE(p_Result_17_reg_19930),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[5]),
        .Q(p_Result_8_reg_1971[5]),
        .R(1'b0));
  FDRE \p_Result_8_reg_1971_reg[6] 
       (.C(ap_clk),
        .CE(p_Result_17_reg_19930),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[6]),
        .Q(p_Result_8_reg_1971[6]),
        .R(1'b0));
  FDRE \p_Result_8_reg_1971_reg[7] 
       (.C(ap_clk),
        .CE(p_Result_17_reg_19930),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[7]),
        .Q(p_Result_8_reg_1971[7]),
        .R(1'b0));
  FDSE \p_Val2_3_reg_487_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_0_reg_475[0]),
        .Q(\p_Val2_3_reg_487_reg_n_3_[0] ),
        .S(p_Val2_3_reg_487));
  FDSE \p_Val2_3_reg_487_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_0_reg_475[10]),
        .Q(\p_Val2_3_reg_487_reg_n_3_[10] ),
        .S(p_Val2_3_reg_487));
  FDSE \p_Val2_3_reg_487_reg[11] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_0_reg_475[11]),
        .Q(\p_Val2_3_reg_487_reg_n_3_[11] ),
        .S(p_Val2_3_reg_487));
  FDSE \p_Val2_3_reg_487_reg[12] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_0_reg_475[12]),
        .Q(\p_Val2_3_reg_487_reg_n_3_[12] ),
        .S(p_Val2_3_reg_487));
  FDSE \p_Val2_3_reg_487_reg[13] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_0_reg_475[13]),
        .Q(\p_Val2_3_reg_487_reg_n_3_[13] ),
        .S(p_Val2_3_reg_487));
  FDSE \p_Val2_3_reg_487_reg[14] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_0_reg_475[14]),
        .Q(\p_Val2_3_reg_487_reg_n_3_[14] ),
        .S(p_Val2_3_reg_487));
  FDSE \p_Val2_3_reg_487_reg[15] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_0_reg_475[15]),
        .Q(\p_Val2_3_reg_487_reg_n_3_[15] ),
        .S(p_Val2_3_reg_487));
  FDSE \p_Val2_3_reg_487_reg[16] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_0_reg_475[16]),
        .Q(\p_Val2_3_reg_487_reg_n_3_[16] ),
        .S(p_Val2_3_reg_487));
  FDSE \p_Val2_3_reg_487_reg[17] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_0_reg_475[17]),
        .Q(\p_Val2_3_reg_487_reg_n_3_[17] ),
        .S(p_Val2_3_reg_487));
  FDSE \p_Val2_3_reg_487_reg[18] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_0_reg_475[18]),
        .Q(\p_Val2_3_reg_487_reg_n_3_[18] ),
        .S(p_Val2_3_reg_487));
  FDSE \p_Val2_3_reg_487_reg[19] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_0_reg_475[19]),
        .Q(\p_Val2_3_reg_487_reg_n_3_[19] ),
        .S(p_Val2_3_reg_487));
  FDSE \p_Val2_3_reg_487_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_0_reg_475[1]),
        .Q(\p_Val2_3_reg_487_reg_n_3_[1] ),
        .S(p_Val2_3_reg_487));
  FDSE \p_Val2_3_reg_487_reg[20] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_0_reg_475[20]),
        .Q(\p_Val2_3_reg_487_reg_n_3_[20] ),
        .S(p_Val2_3_reg_487));
  FDSE \p_Val2_3_reg_487_reg[21] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_0_reg_475[21]),
        .Q(\p_Val2_3_reg_487_reg_n_3_[21] ),
        .S(p_Val2_3_reg_487));
  FDSE \p_Val2_3_reg_487_reg[22] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_0_reg_475[22]),
        .Q(\p_Val2_3_reg_487_reg_n_3_[22] ),
        .S(p_Val2_3_reg_487));
  FDSE \p_Val2_3_reg_487_reg[23] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_0_reg_475[23]),
        .Q(\p_Val2_3_reg_487_reg_n_3_[23] ),
        .S(p_Val2_3_reg_487));
  FDSE \p_Val2_3_reg_487_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_0_reg_475[2]),
        .Q(\p_Val2_3_reg_487_reg_n_3_[2] ),
        .S(p_Val2_3_reg_487));
  FDSE \p_Val2_3_reg_487_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_0_reg_475[3]),
        .Q(\p_Val2_3_reg_487_reg_n_3_[3] ),
        .S(p_Val2_3_reg_487));
  FDSE \p_Val2_3_reg_487_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_0_reg_475[4]),
        .Q(\p_Val2_3_reg_487_reg_n_3_[4] ),
        .S(p_Val2_3_reg_487));
  FDSE \p_Val2_3_reg_487_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_0_reg_475[5]),
        .Q(\p_Val2_3_reg_487_reg_n_3_[5] ),
        .S(p_Val2_3_reg_487));
  FDSE \p_Val2_3_reg_487_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_0_reg_475[6]),
        .Q(\p_Val2_3_reg_487_reg_n_3_[6] ),
        .S(p_Val2_3_reg_487));
  FDSE \p_Val2_3_reg_487_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_0_reg_475[7]),
        .Q(\p_Val2_3_reg_487_reg_n_3_[7] ),
        .S(p_Val2_3_reg_487));
  FDSE \p_Val2_3_reg_487_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_0_reg_475[8]),
        .Q(\p_Val2_3_reg_487_reg_n_3_[8] ),
        .S(p_Val2_3_reg_487));
  FDSE \p_Val2_3_reg_487_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_0_reg_475[9]),
        .Q(\p_Val2_3_reg_487_reg_n_3_[9] ),
        .S(p_Val2_3_reg_487));
  FDSE \p_Val2_6_reg_510_reg[0] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_0_reg_521[0]),
        .Q(\p_Val2_6_reg_510_reg_n_3_[0] ),
        .S(p_Val2_6_reg_510));
  FDSE \p_Val2_6_reg_510_reg[10] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_0_reg_521[10]),
        .Q(\p_Val2_6_reg_510_reg_n_3_[10] ),
        .S(p_Val2_6_reg_510));
  FDSE \p_Val2_6_reg_510_reg[11] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_0_reg_521[11]),
        .Q(\p_Val2_6_reg_510_reg_n_3_[11] ),
        .S(p_Val2_6_reg_510));
  FDSE \p_Val2_6_reg_510_reg[12] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_0_reg_521[12]),
        .Q(\p_Val2_6_reg_510_reg_n_3_[12] ),
        .S(p_Val2_6_reg_510));
  FDSE \p_Val2_6_reg_510_reg[13] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_0_reg_521[13]),
        .Q(\p_Val2_6_reg_510_reg_n_3_[13] ),
        .S(p_Val2_6_reg_510));
  FDSE \p_Val2_6_reg_510_reg[14] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_0_reg_521[14]),
        .Q(\p_Val2_6_reg_510_reg_n_3_[14] ),
        .S(p_Val2_6_reg_510));
  FDSE \p_Val2_6_reg_510_reg[15] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_0_reg_521[15]),
        .Q(\p_Val2_6_reg_510_reg_n_3_[15] ),
        .S(p_Val2_6_reg_510));
  FDSE \p_Val2_6_reg_510_reg[16] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_0_reg_521[16]),
        .Q(\p_Val2_6_reg_510_reg_n_3_[16] ),
        .S(p_Val2_6_reg_510));
  FDSE \p_Val2_6_reg_510_reg[17] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_0_reg_521[17]),
        .Q(\p_Val2_6_reg_510_reg_n_3_[17] ),
        .S(p_Val2_6_reg_510));
  FDSE \p_Val2_6_reg_510_reg[18] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_0_reg_521[18]),
        .Q(\p_Val2_6_reg_510_reg_n_3_[18] ),
        .S(p_Val2_6_reg_510));
  FDSE \p_Val2_6_reg_510_reg[19] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_0_reg_521[19]),
        .Q(\p_Val2_6_reg_510_reg_n_3_[19] ),
        .S(p_Val2_6_reg_510));
  FDSE \p_Val2_6_reg_510_reg[1] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_0_reg_521[1]),
        .Q(\p_Val2_6_reg_510_reg_n_3_[1] ),
        .S(p_Val2_6_reg_510));
  FDSE \p_Val2_6_reg_510_reg[20] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_0_reg_521[20]),
        .Q(\p_Val2_6_reg_510_reg_n_3_[20] ),
        .S(p_Val2_6_reg_510));
  FDSE \p_Val2_6_reg_510_reg[21] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_0_reg_521[21]),
        .Q(\p_Val2_6_reg_510_reg_n_3_[21] ),
        .S(p_Val2_6_reg_510));
  FDSE \p_Val2_6_reg_510_reg[22] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_0_reg_521[22]),
        .Q(\p_Val2_6_reg_510_reg_n_3_[22] ),
        .S(p_Val2_6_reg_510));
  FDSE \p_Val2_6_reg_510_reg[23] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_0_reg_521[23]),
        .Q(\p_Val2_6_reg_510_reg_n_3_[23] ),
        .S(p_Val2_6_reg_510));
  FDSE \p_Val2_6_reg_510_reg[2] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_0_reg_521[2]),
        .Q(\p_Val2_6_reg_510_reg_n_3_[2] ),
        .S(p_Val2_6_reg_510));
  FDSE \p_Val2_6_reg_510_reg[3] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_0_reg_521[3]),
        .Q(\p_Val2_6_reg_510_reg_n_3_[3] ),
        .S(p_Val2_6_reg_510));
  FDSE \p_Val2_6_reg_510_reg[4] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_0_reg_521[4]),
        .Q(\p_Val2_6_reg_510_reg_n_3_[4] ),
        .S(p_Val2_6_reg_510));
  FDSE \p_Val2_6_reg_510_reg[5] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_0_reg_521[5]),
        .Q(\p_Val2_6_reg_510_reg_n_3_[5] ),
        .S(p_Val2_6_reg_510));
  FDSE \p_Val2_6_reg_510_reg[6] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_0_reg_521[6]),
        .Q(\p_Val2_6_reg_510_reg_n_3_[6] ),
        .S(p_Val2_6_reg_510));
  FDSE \p_Val2_6_reg_510_reg[7] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_0_reg_521[7]),
        .Q(\p_Val2_6_reg_510_reg_n_3_[7] ),
        .S(p_Val2_6_reg_510));
  FDSE \p_Val2_6_reg_510_reg[8] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_0_reg_521[8]),
        .Q(\p_Val2_6_reg_510_reg_n_3_[8] ),
        .S(p_Val2_6_reg_510));
  FDSE \p_Val2_6_reg_510_reg[9] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_0_reg_521[9]),
        .Q(\p_Val2_6_reg_510_reg_n_3_[9] ),
        .S(p_Val2_6_reg_510));
  FDSE \p_Val2_s_reg_440_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_0_reg_428[0]),
        .Q(\p_Val2_s_reg_440_reg_n_3_[0] ),
        .S(p_Val2_s_reg_440));
  FDSE \p_Val2_s_reg_440_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_0_reg_428[10]),
        .Q(\p_Val2_s_reg_440_reg_n_3_[10] ),
        .S(p_Val2_s_reg_440));
  FDSE \p_Val2_s_reg_440_reg[11] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_0_reg_428[11]),
        .Q(\p_Val2_s_reg_440_reg_n_3_[11] ),
        .S(p_Val2_s_reg_440));
  FDSE \p_Val2_s_reg_440_reg[12] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_0_reg_428[12]),
        .Q(\p_Val2_s_reg_440_reg_n_3_[12] ),
        .S(p_Val2_s_reg_440));
  FDSE \p_Val2_s_reg_440_reg[13] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_0_reg_428[13]),
        .Q(\p_Val2_s_reg_440_reg_n_3_[13] ),
        .S(p_Val2_s_reg_440));
  FDSE \p_Val2_s_reg_440_reg[14] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_0_reg_428[14]),
        .Q(\p_Val2_s_reg_440_reg_n_3_[14] ),
        .S(p_Val2_s_reg_440));
  FDSE \p_Val2_s_reg_440_reg[15] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_0_reg_428[15]),
        .Q(\p_Val2_s_reg_440_reg_n_3_[15] ),
        .S(p_Val2_s_reg_440));
  FDSE \p_Val2_s_reg_440_reg[16] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_0_reg_428[16]),
        .Q(\p_Val2_s_reg_440_reg_n_3_[16] ),
        .S(p_Val2_s_reg_440));
  FDSE \p_Val2_s_reg_440_reg[17] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_0_reg_428[17]),
        .Q(\p_Val2_s_reg_440_reg_n_3_[17] ),
        .S(p_Val2_s_reg_440));
  FDSE \p_Val2_s_reg_440_reg[18] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_0_reg_428[18]),
        .Q(\p_Val2_s_reg_440_reg_n_3_[18] ),
        .S(p_Val2_s_reg_440));
  FDSE \p_Val2_s_reg_440_reg[19] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_0_reg_428[19]),
        .Q(\p_Val2_s_reg_440_reg_n_3_[19] ),
        .S(p_Val2_s_reg_440));
  FDSE \p_Val2_s_reg_440_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_0_reg_428[1]),
        .Q(\p_Val2_s_reg_440_reg_n_3_[1] ),
        .S(p_Val2_s_reg_440));
  FDSE \p_Val2_s_reg_440_reg[20] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_0_reg_428[20]),
        .Q(\p_Val2_s_reg_440_reg_n_3_[20] ),
        .S(p_Val2_s_reg_440));
  FDSE \p_Val2_s_reg_440_reg[21] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_0_reg_428[21]),
        .Q(\p_Val2_s_reg_440_reg_n_3_[21] ),
        .S(p_Val2_s_reg_440));
  FDSE \p_Val2_s_reg_440_reg[22] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_0_reg_428[22]),
        .Q(\p_Val2_s_reg_440_reg_n_3_[22] ),
        .S(p_Val2_s_reg_440));
  FDSE \p_Val2_s_reg_440_reg[23] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_0_reg_428[23]),
        .Q(\p_Val2_s_reg_440_reg_n_3_[23] ),
        .S(p_Val2_s_reg_440));
  FDSE \p_Val2_s_reg_440_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_0_reg_428[2]),
        .Q(\p_Val2_s_reg_440_reg_n_3_[2] ),
        .S(p_Val2_s_reg_440));
  FDSE \p_Val2_s_reg_440_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_0_reg_428[3]),
        .Q(\p_Val2_s_reg_440_reg_n_3_[3] ),
        .S(p_Val2_s_reg_440));
  FDSE \p_Val2_s_reg_440_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_0_reg_428[4]),
        .Q(\p_Val2_s_reg_440_reg_n_3_[4] ),
        .S(p_Val2_s_reg_440));
  FDSE \p_Val2_s_reg_440_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_0_reg_428[5]),
        .Q(\p_Val2_s_reg_440_reg_n_3_[5] ),
        .S(p_Val2_s_reg_440));
  FDSE \p_Val2_s_reg_440_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_0_reg_428[6]),
        .Q(\p_Val2_s_reg_440_reg_n_3_[6] ),
        .S(p_Val2_s_reg_440));
  FDSE \p_Val2_s_reg_440_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_0_reg_428[7]),
        .Q(\p_Val2_s_reg_440_reg_n_3_[7] ),
        .S(p_Val2_s_reg_440));
  FDSE \p_Val2_s_reg_440_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_0_reg_428[8]),
        .Q(\p_Val2_s_reg_440_reg_n_3_[8] ),
        .S(p_Val2_s_reg_440));
  FDSE \p_Val2_s_reg_440_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_0_reg_428[9]),
        .Q(\p_Val2_s_reg_440_reg_n_3_[9] ),
        .S(p_Val2_s_reg_440));
  LUT5 #(
    .INIT(32'hFFFF0080)) 
    \reg_564[23]_i_1 
       (.I0(p_61_in),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_block_pp3_stage0_11001__0),
        .I4(i_col_046_0_reg_3470),
        .O(E));
  FDRE \reg_564_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_564_reg[23]_0 [0]),
        .Q(reg_564[0]),
        .R(1'b0));
  FDRE \reg_564_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_564_reg[23]_0 [10]),
        .Q(reg_564[10]),
        .R(1'b0));
  FDRE \reg_564_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_564_reg[23]_0 [11]),
        .Q(reg_564[11]),
        .R(1'b0));
  FDRE \reg_564_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_564_reg[23]_0 [12]),
        .Q(reg_564[12]),
        .R(1'b0));
  FDRE \reg_564_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_564_reg[23]_0 [13]),
        .Q(reg_564[13]),
        .R(1'b0));
  FDRE \reg_564_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_564_reg[23]_0 [14]),
        .Q(reg_564[14]),
        .R(1'b0));
  FDRE \reg_564_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_564_reg[23]_0 [15]),
        .Q(reg_564[15]),
        .R(1'b0));
  FDRE \reg_564_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_564_reg[23]_0 [16]),
        .Q(reg_564[16]),
        .R(1'b0));
  FDRE \reg_564_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_564_reg[23]_0 [17]),
        .Q(reg_564[17]),
        .R(1'b0));
  FDRE \reg_564_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_564_reg[23]_0 [18]),
        .Q(reg_564[18]),
        .R(1'b0));
  FDRE \reg_564_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_564_reg[23]_0 [19]),
        .Q(reg_564[19]),
        .R(1'b0));
  FDRE \reg_564_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_564_reg[23]_0 [1]),
        .Q(reg_564[1]),
        .R(1'b0));
  FDRE \reg_564_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_564_reg[23]_0 [20]),
        .Q(reg_564[20]),
        .R(1'b0));
  FDRE \reg_564_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_564_reg[23]_0 [21]),
        .Q(reg_564[21]),
        .R(1'b0));
  FDRE \reg_564_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_564_reg[23]_0 [22]),
        .Q(reg_564[22]),
        .R(1'b0));
  FDRE \reg_564_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_564_reg[23]_0 [23]),
        .Q(reg_564[23]),
        .R(1'b0));
  FDRE \reg_564_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_564_reg[23]_0 [2]),
        .Q(reg_564[2]),
        .R(1'b0));
  FDRE \reg_564_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_564_reg[23]_0 [3]),
        .Q(reg_564[3]),
        .R(1'b0));
  FDRE \reg_564_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_564_reg[23]_0 [4]),
        .Q(reg_564[4]),
        .R(1'b0));
  FDRE \reg_564_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_564_reg[23]_0 [5]),
        .Q(reg_564[5]),
        .R(1'b0));
  FDRE \reg_564_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_564_reg[23]_0 [6]),
        .Q(reg_564[6]),
        .R(1'b0));
  FDRE \reg_564_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_564_reg[23]_0 [7]),
        .Q(reg_564[7]),
        .R(1'b0));
  FDRE \reg_564_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_564_reg[23]_0 [8]),
        .Q(reg_564[8]),
        .R(1'b0));
  FDRE \reg_564_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_564_reg[23]_0 [9]),
        .Q(reg_564[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFB0000)) 
    \row_V_reg_404[0]_i_1 
       (.I0(\row_ind_V_2_reg_371[1]_i_3_n_3 ),
        .I1(\icmp_ln878_2_reg_1649[0]_i_2_n_3 ),
        .I2(\row_ind_V_2_reg_371[1]_i_4_n_3 ),
        .I3(sel0[15]),
        .I4(ap_CS_fsm_state10),
        .I5(ap_CS_fsm_state24),
        .O(clear));
  LUT1 #(
    .INIT(2'h1)) 
    \row_V_reg_404[0]_i_3 
       (.I0(row_V_reg_404_reg[0]),
        .O(\row_V_reg_404[0]_i_3_n_3 ));
  FDSE \row_V_reg_404_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(\row_V_reg_404_reg[0]_i_2_n_10 ),
        .Q(row_V_reg_404_reg[0]),
        .S(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_V_reg_404_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\row_V_reg_404_reg[0]_i_2_n_3 ,\row_V_reg_404_reg[0]_i_2_n_4 ,\row_V_reg_404_reg[0]_i_2_n_5 ,\row_V_reg_404_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\row_V_reg_404_reg[0]_i_2_n_7 ,\row_V_reg_404_reg[0]_i_2_n_8 ,\row_V_reg_404_reg[0]_i_2_n_9 ,\row_V_reg_404_reg[0]_i_2_n_10 }),
        .S({row_V_reg_404_reg[3:1],\row_V_reg_404[0]_i_3_n_3 }));
  FDRE \row_V_reg_404_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(\row_V_reg_404_reg[8]_i_1_n_8 ),
        .Q(row_V_reg_404_reg[10]),
        .R(clear));
  FDRE \row_V_reg_404_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(\row_V_reg_404_reg[8]_i_1_n_7 ),
        .Q(row_V_reg_404_reg[11]),
        .R(clear));
  FDRE \row_V_reg_404_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(\row_V_reg_404_reg[12]_i_1_n_10 ),
        .Q(row_V_reg_404_reg[12]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_V_reg_404_reg[12]_i_1 
       (.CI(\row_V_reg_404_reg[8]_i_1_n_3 ),
        .CO(\NLW_row_V_reg_404_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_V_reg_404_reg[12]_i_1_O_UNCONNECTED [3:1],\row_V_reg_404_reg[12]_i_1_n_10 }),
        .S({1'b0,1'b0,1'b0,row_V_reg_404_reg[12]}));
  FDRE \row_V_reg_404_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(\row_V_reg_404_reg[0]_i_2_n_9 ),
        .Q(row_V_reg_404_reg[1]),
        .R(clear));
  FDRE \row_V_reg_404_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(\row_V_reg_404_reg[0]_i_2_n_8 ),
        .Q(row_V_reg_404_reg[2]),
        .R(clear));
  FDRE \row_V_reg_404_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(\row_V_reg_404_reg[0]_i_2_n_7 ),
        .Q(row_V_reg_404_reg[3]),
        .R(clear));
  FDRE \row_V_reg_404_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(\row_V_reg_404_reg[4]_i_1_n_10 ),
        .Q(row_V_reg_404_reg[4]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_V_reg_404_reg[4]_i_1 
       (.CI(\row_V_reg_404_reg[0]_i_2_n_3 ),
        .CO({\row_V_reg_404_reg[4]_i_1_n_3 ,\row_V_reg_404_reg[4]_i_1_n_4 ,\row_V_reg_404_reg[4]_i_1_n_5 ,\row_V_reg_404_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_V_reg_404_reg[4]_i_1_n_7 ,\row_V_reg_404_reg[4]_i_1_n_8 ,\row_V_reg_404_reg[4]_i_1_n_9 ,\row_V_reg_404_reg[4]_i_1_n_10 }),
        .S(row_V_reg_404_reg[7:4]));
  FDRE \row_V_reg_404_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(\row_V_reg_404_reg[4]_i_1_n_9 ),
        .Q(row_V_reg_404_reg[5]),
        .R(clear));
  FDRE \row_V_reg_404_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(\row_V_reg_404_reg[4]_i_1_n_8 ),
        .Q(row_V_reg_404_reg[6]),
        .R(clear));
  FDRE \row_V_reg_404_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(\row_V_reg_404_reg[4]_i_1_n_7 ),
        .Q(row_V_reg_404_reg[7]),
        .R(clear));
  FDRE \row_V_reg_404_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(\row_V_reg_404_reg[8]_i_1_n_10 ),
        .Q(row_V_reg_404_reg[8]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_V_reg_404_reg[8]_i_1 
       (.CI(\row_V_reg_404_reg[4]_i_1_n_3 ),
        .CO({\row_V_reg_404_reg[8]_i_1_n_3 ,\row_V_reg_404_reg[8]_i_1_n_4 ,\row_V_reg_404_reg[8]_i_1_n_5 ,\row_V_reg_404_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_V_reg_404_reg[8]_i_1_n_7 ,\row_V_reg_404_reg[8]_i_1_n_8 ,\row_V_reg_404_reg[8]_i_1_n_9 ,\row_V_reg_404_reg[8]_i_1_n_10 }),
        .S(row_V_reg_404_reg[11:8]));
  FDRE \row_V_reg_404_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(\row_V_reg_404_reg[8]_i_1_n_9 ),
        .Q(row_V_reg_404_reg[9]),
        .R(clear));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \row_ind_V_0_0_fu_126[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\row_ind_V_1_reg_336_reg_n_3_[0] ),
        .I2(\row_ind_V_1_reg_336_reg_n_3_[1] ),
        .I3(row_ind_V_0_0_fu_126_reg[0]),
        .O(\row_ind_V_0_0_fu_126[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \row_ind_V_0_0_fu_126[1]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\row_ind_V_1_reg_336_reg_n_3_[0] ),
        .I2(\row_ind_V_1_reg_336_reg_n_3_[1] ),
        .I3(row_ind_V_0_0_fu_126_reg[1]),
        .O(\row_ind_V_0_0_fu_126[1]_i_1_n_3 ));
  FDRE \row_ind_V_0_0_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_0_0_fu_126[0]_i_1_n_3 ),
        .Q(row_ind_V_0_0_fu_126_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_0_0_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_0_0_fu_126[1]_i_1_n_3 ),
        .Q(row_ind_V_0_0_fu_126_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_0_0_load_reg_1603_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_0_0_fu_126_reg[0]),
        .Q(row_ind_V_0_0_load_reg_1603_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_0_0_load_reg_1603_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_0_0_fu_126_reg[1]),
        .Q(row_ind_V_0_0_load_reg_1603_reg[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_0_reg_392[0]_i_1 
       (.I0(\row_ind_V_1_1_reg_381_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state24),
        .I2(row_ind_V_0_0_load_reg_1603_reg[0]),
        .O(\row_ind_V_0_reg_392[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_0_reg_392[1]_i_1 
       (.I0(\row_ind_V_1_1_reg_381_reg_n_3_[1] ),
        .I1(ap_CS_fsm_state24),
        .I2(row_ind_V_0_0_load_reg_1603_reg[1]),
        .O(\row_ind_V_0_reg_392[1]_i_1_n_3 ));
  FDRE \row_ind_V_0_reg_392_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_371),
        .D(\row_ind_V_0_reg_392[0]_i_1_n_3 ),
        .Q(\row_ind_V_0_reg_392_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \row_ind_V_0_reg_392_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_371),
        .D(\row_ind_V_0_reg_392[1]_i_1_n_3 ),
        .Q(\row_ind_V_0_reg_392_reg_n_3_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hFF20)) 
    \row_ind_V_1_0_fu_130[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\row_ind_V_1_reg_336_reg_n_3_[1] ),
        .I2(\row_ind_V_1_reg_336_reg_n_3_[0] ),
        .I3(row_ind_V_1_0_fu_130_reg[0]),
        .O(\row_ind_V_1_0_fu_130[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hDF00)) 
    \row_ind_V_1_0_fu_130[1]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\row_ind_V_1_reg_336_reg_n_3_[1] ),
        .I2(\row_ind_V_1_reg_336_reg_n_3_[0] ),
        .I3(row_ind_V_1_0_fu_130_reg[1]),
        .O(\row_ind_V_1_0_fu_130[1]_i_1_n_3 ));
  FDRE \row_ind_V_1_0_fu_130_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_1_0_fu_130[0]_i_1_n_3 ),
        .Q(row_ind_V_1_0_fu_130_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_1_0_fu_130_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_1_0_fu_130[1]_i_1_n_3 ),
        .Q(row_ind_V_1_0_fu_130_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_1_0_load_reg_1608_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_1_0_fu_130_reg[0]),
        .Q(row_ind_V_1_0_load_reg_1608_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_1_0_load_reg_1608_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_1_0_fu_130_reg[1]),
        .Q(row_ind_V_1_0_load_reg_1608_reg[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_1_1_reg_381[0]_i_1 
       (.I0(\row_ind_V_2_reg_371_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state24),
        .I2(row_ind_V_1_0_load_reg_1608_reg[0]),
        .O(\row_ind_V_1_1_reg_381[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_1_1_reg_381[1]_i_1 
       (.I0(\row_ind_V_2_reg_371_reg_n_3_[1] ),
        .I1(ap_CS_fsm_state24),
        .I2(row_ind_V_1_0_load_reg_1608_reg[1]),
        .O(\row_ind_V_1_1_reg_381[1]_i_1_n_3 ));
  FDRE \row_ind_V_1_1_reg_381_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_371),
        .D(\row_ind_V_1_1_reg_381[0]_i_1_n_3 ),
        .Q(\row_ind_V_1_1_reg_381_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \row_ind_V_1_1_reg_381_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_371),
        .D(\row_ind_V_1_1_reg_381[1]_i_1_n_3 ),
        .Q(\row_ind_V_1_1_reg_381_reg_n_3_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h0ADADADA)) 
    \row_ind_V_1_reg_336[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\row_ind_V_1_reg_336_reg_n_3_[1] ),
        .I2(\row_ind_V_1_reg_336_reg_n_3_[0] ),
        .I3(ap_CS_fsm_state1),
        .I4(grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg),
        .O(\row_ind_V_1_reg_336[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h28ECECEC)) 
    \row_ind_V_1_reg_336[1]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\row_ind_V_1_reg_336_reg_n_3_[1] ),
        .I2(\row_ind_V_1_reg_336_reg_n_3_[0] ),
        .I3(ap_CS_fsm_state1),
        .I4(grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166_ap_start_reg),
        .O(\row_ind_V_1_reg_336[1]_i_1_n_3 ));
  FDRE \row_ind_V_1_reg_336_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_1_reg_336[0]_i_1_n_3 ),
        .Q(\row_ind_V_1_reg_336_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \row_ind_V_1_reg_336_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_1_reg_336[1]_i_1_n_3 ),
        .Q(\row_ind_V_1_reg_336_reg_n_3_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hF700)) 
    \row_ind_V_2_0_fu_134[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\row_ind_V_1_reg_336_reg_n_3_[1] ),
        .I2(\row_ind_V_1_reg_336_reg_n_3_[0] ),
        .I3(row_ind_V_2_0_fu_134_reg[0]),
        .O(\row_ind_V_2_0_fu_134[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    \row_ind_V_2_0_fu_134[1]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\row_ind_V_1_reg_336_reg_n_3_[1] ),
        .I2(\row_ind_V_1_reg_336_reg_n_3_[0] ),
        .I3(row_ind_V_2_0_fu_134_reg[1]),
        .O(\row_ind_V_2_0_fu_134[1]_i_1_n_3 ));
  FDRE \row_ind_V_2_0_fu_134_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_2_0_fu_134[0]_i_1_n_3 ),
        .Q(row_ind_V_2_0_fu_134_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_2_0_fu_134_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_2_0_fu_134[1]_i_1_n_3 ),
        .Q(row_ind_V_2_0_fu_134_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_2_0_load_reg_1613_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_2_0_fu_134_reg[0]),
        .Q(row_ind_V_2_0_load_reg_1613_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_2_0_load_reg_1613_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_2_0_fu_134_reg[1]),
        .Q(row_ind_V_2_0_load_reg_1613_reg[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_2_reg_371[0]_i_1 
       (.I0(\row_ind_V_0_reg_392_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state24),
        .I2(row_ind_V_2_0_load_reg_1613_reg[0]),
        .O(\row_ind_V_2_reg_371[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFB0000)) 
    \row_ind_V_2_reg_371[1]_i_1 
       (.I0(\row_ind_V_2_reg_371[1]_i_3_n_3 ),
        .I1(\icmp_ln878_2_reg_1649[0]_i_2_n_3 ),
        .I2(\row_ind_V_2_reg_371[1]_i_4_n_3 ),
        .I3(sel0[15]),
        .I4(ap_CS_fsm_state10),
        .I5(ap_CS_fsm_state24),
        .O(row_ind_V_2_reg_371));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_2_reg_371[1]_i_2 
       (.I0(\row_ind_V_0_reg_392_reg_n_3_[1] ),
        .I1(ap_CS_fsm_state24),
        .I2(row_ind_V_2_0_load_reg_1613_reg[1]),
        .O(\row_ind_V_2_reg_371[1]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \row_ind_V_2_reg_371[1]_i_3 
       (.I0(sel0[13]),
        .I1(sel0[14]),
        .O(\row_ind_V_2_reg_371[1]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \row_ind_V_2_reg_371[1]_i_4 
       (.I0(sel0[14]),
        .I1(sel0[13]),
        .I2(sel0[12]),
        .O(\row_ind_V_2_reg_371[1]_i_4_n_3 ));
  FDRE \row_ind_V_2_reg_371_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_371),
        .D(\row_ind_V_2_reg_371[0]_i_1_n_3 ),
        .Q(\row_ind_V_2_reg_371_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \row_ind_V_2_reg_371_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_371),
        .D(\row_ind_V_2_reg_371[1]_i_2_n_3 ),
        .Q(\row_ind_V_2_reg_371_reg_n_3_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0D0000000F000000)) 
    \src_buf_V_0_0_reg_428[23]_i_1 
       (.I0(ap_enable_reg_pp3_iter6),
        .I1(ap_block_pp3_stage0_11001__0),
        .I2(\icmp_ln878_2_reg_1649_reg_n_3_[0] ),
        .I3(icmp_ln878_3_fu_739_p2),
        .I4(ap_CS_fsm_state11),
        .I5(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .O(p_Val2_s_reg_440));
  LUT3 #(
    .INIT(8'h20)) 
    \src_buf_V_0_0_reg_428[23]_i_2 
       (.I0(ap_enable_reg_pp3_iter6),
        .I1(ap_block_pp3_stage0_11001__0),
        .I2(icmp_ln878_4_reg_1743_pp3_iter5_reg),
        .O(p_Val2_s_reg_4400));
  FDSE \src_buf_V_0_0_reg_428_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_1_reg_1793[0]),
        .Q(src_buf_V_0_0_reg_428[0]),
        .S(p_Val2_s_reg_440));
  FDSE \src_buf_V_0_0_reg_428_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_1_reg_1793[10]),
        .Q(src_buf_V_0_0_reg_428[10]),
        .S(p_Val2_s_reg_440));
  FDSE \src_buf_V_0_0_reg_428_reg[11] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_1_reg_1793[11]),
        .Q(src_buf_V_0_0_reg_428[11]),
        .S(p_Val2_s_reg_440));
  FDSE \src_buf_V_0_0_reg_428_reg[12] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_1_reg_1793[12]),
        .Q(src_buf_V_0_0_reg_428[12]),
        .S(p_Val2_s_reg_440));
  FDSE \src_buf_V_0_0_reg_428_reg[13] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_1_reg_1793[13]),
        .Q(src_buf_V_0_0_reg_428[13]),
        .S(p_Val2_s_reg_440));
  FDSE \src_buf_V_0_0_reg_428_reg[14] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_1_reg_1793[14]),
        .Q(src_buf_V_0_0_reg_428[14]),
        .S(p_Val2_s_reg_440));
  FDSE \src_buf_V_0_0_reg_428_reg[15] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_1_reg_1793[15]),
        .Q(src_buf_V_0_0_reg_428[15]),
        .S(p_Val2_s_reg_440));
  FDSE \src_buf_V_0_0_reg_428_reg[16] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_1_reg_1793[16]),
        .Q(src_buf_V_0_0_reg_428[16]),
        .S(p_Val2_s_reg_440));
  FDSE \src_buf_V_0_0_reg_428_reg[17] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_1_reg_1793[17]),
        .Q(src_buf_V_0_0_reg_428[17]),
        .S(p_Val2_s_reg_440));
  FDSE \src_buf_V_0_0_reg_428_reg[18] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_1_reg_1793[18]),
        .Q(src_buf_V_0_0_reg_428[18]),
        .S(p_Val2_s_reg_440));
  FDSE \src_buf_V_0_0_reg_428_reg[19] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_1_reg_1793[19]),
        .Q(src_buf_V_0_0_reg_428[19]),
        .S(p_Val2_s_reg_440));
  FDSE \src_buf_V_0_0_reg_428_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_1_reg_1793[1]),
        .Q(src_buf_V_0_0_reg_428[1]),
        .S(p_Val2_s_reg_440));
  FDSE \src_buf_V_0_0_reg_428_reg[20] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_1_reg_1793[20]),
        .Q(src_buf_V_0_0_reg_428[20]),
        .S(p_Val2_s_reg_440));
  FDSE \src_buf_V_0_0_reg_428_reg[21] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_1_reg_1793[21]),
        .Q(src_buf_V_0_0_reg_428[21]),
        .S(p_Val2_s_reg_440));
  FDSE \src_buf_V_0_0_reg_428_reg[22] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_1_reg_1793[22]),
        .Q(src_buf_V_0_0_reg_428[22]),
        .S(p_Val2_s_reg_440));
  FDSE \src_buf_V_0_0_reg_428_reg[23] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_1_reg_1793[23]),
        .Q(src_buf_V_0_0_reg_428[23]),
        .S(p_Val2_s_reg_440));
  FDSE \src_buf_V_0_0_reg_428_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_1_reg_1793[2]),
        .Q(src_buf_V_0_0_reg_428[2]),
        .S(p_Val2_s_reg_440));
  FDSE \src_buf_V_0_0_reg_428_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_1_reg_1793[3]),
        .Q(src_buf_V_0_0_reg_428[3]),
        .S(p_Val2_s_reg_440));
  FDSE \src_buf_V_0_0_reg_428_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_1_reg_1793[4]),
        .Q(src_buf_V_0_0_reg_428[4]),
        .S(p_Val2_s_reg_440));
  FDSE \src_buf_V_0_0_reg_428_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_1_reg_1793[5]),
        .Q(src_buf_V_0_0_reg_428[5]),
        .S(p_Val2_s_reg_440));
  FDSE \src_buf_V_0_0_reg_428_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_1_reg_1793[6]),
        .Q(src_buf_V_0_0_reg_428[6]),
        .S(p_Val2_s_reg_440));
  FDSE \src_buf_V_0_0_reg_428_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_1_reg_1793[7]),
        .Q(src_buf_V_0_0_reg_428[7]),
        .S(p_Val2_s_reg_440));
  FDSE \src_buf_V_0_0_reg_428_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_1_reg_1793[8]),
        .Q(src_buf_V_0_0_reg_428[8]),
        .S(p_Val2_s_reg_440));
  FDSE \src_buf_V_0_0_reg_428_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4400),
        .D(src_buf_V_0_1_reg_1793[9]),
        .Q(src_buf_V_0_0_reg_428[9]),
        .S(p_Val2_s_reg_440));
  LUT3 #(
    .INIT(8'h20)) 
    \src_buf_V_0_1_reg_1793[23]_i_1 
       (.I0(ap_enable_reg_pp3_iter5),
        .I1(ap_block_pp3_stage0_11001__0),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .O(src_buf_V_0_1_reg_17930));
  FDRE \src_buf_V_0_1_reg_1793_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_17930),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[0]),
        .Q(src_buf_V_0_1_reg_1793[0]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1793_reg[10] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_17930),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[10]),
        .Q(src_buf_V_0_1_reg_1793[10]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1793_reg[11] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_17930),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[11]),
        .Q(src_buf_V_0_1_reg_1793[11]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1793_reg[12] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_17930),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[12]),
        .Q(src_buf_V_0_1_reg_1793[12]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1793_reg[13] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_17930),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[13]),
        .Q(src_buf_V_0_1_reg_1793[13]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1793_reg[14] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_17930),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[14]),
        .Q(src_buf_V_0_1_reg_1793[14]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1793_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_17930),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[15]),
        .Q(src_buf_V_0_1_reg_1793[15]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1793_reg[16] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_17930),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[16]),
        .Q(src_buf_V_0_1_reg_1793[16]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1793_reg[17] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_17930),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[17]),
        .Q(src_buf_V_0_1_reg_1793[17]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1793_reg[18] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_17930),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[18]),
        .Q(src_buf_V_0_1_reg_1793[18]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1793_reg[19] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_17930),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[19]),
        .Q(src_buf_V_0_1_reg_1793[19]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1793_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_17930),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[1]),
        .Q(src_buf_V_0_1_reg_1793[1]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1793_reg[20] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_17930),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[20]),
        .Q(src_buf_V_0_1_reg_1793[20]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1793_reg[21] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_17930),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[21]),
        .Q(src_buf_V_0_1_reg_1793[21]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1793_reg[22] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_17930),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[22]),
        .Q(src_buf_V_0_1_reg_1793[22]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1793_reg[23] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_17930),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[23]),
        .Q(src_buf_V_0_1_reg_1793[23]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1793_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_17930),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[2]),
        .Q(src_buf_V_0_1_reg_1793[2]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1793_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_17930),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[3]),
        .Q(src_buf_V_0_1_reg_1793[3]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1793_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_17930),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[4]),
        .Q(src_buf_V_0_1_reg_1793[4]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1793_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_17930),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[5]),
        .Q(src_buf_V_0_1_reg_1793[5]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1793_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_17930),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[6]),
        .Q(src_buf_V_0_1_reg_1793[6]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1793_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_17930),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[7]),
        .Q(src_buf_V_0_1_reg_1793[7]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1793_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_17930),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[8]),
        .Q(src_buf_V_0_1_reg_1793[8]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1793_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_17930),
        .D(ap_phi_mux_buf_cop_V_0_0_phi_fu_468_p4[9]),
        .Q(src_buf_V_0_1_reg_1793[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00BF000000000000)) 
    \src_buf_V_1_0_reg_475[23]_i_1 
       (.I0(ap_block_pp3_stage0_11001__0),
        .I1(ap_enable_reg_pp3_iter8),
        .I2(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .I3(\icmp_ln878_2_reg_1649_reg_n_3_[0] ),
        .I4(icmp_ln878_3_fu_739_p2),
        .I5(ap_CS_fsm_state11),
        .O(p_Val2_3_reg_487));
  LUT3 #(
    .INIT(8'h40)) 
    \src_buf_V_1_0_reg_475[23]_i_2 
       (.I0(ap_block_pp3_stage0_11001__0),
        .I1(ap_enable_reg_pp3_iter8),
        .I2(icmp_ln878_4_reg_1743_pp3_iter7_reg),
        .O(p_Val2_3_reg_4870));
  FDSE \src_buf_V_1_0_reg_475_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_1_reg_1858[0]),
        .Q(src_buf_V_1_0_reg_475[0]),
        .S(p_Val2_3_reg_487));
  FDSE \src_buf_V_1_0_reg_475_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_1_reg_1858[10]),
        .Q(src_buf_V_1_0_reg_475[10]),
        .S(p_Val2_3_reg_487));
  FDSE \src_buf_V_1_0_reg_475_reg[11] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_1_reg_1858[11]),
        .Q(src_buf_V_1_0_reg_475[11]),
        .S(p_Val2_3_reg_487));
  FDSE \src_buf_V_1_0_reg_475_reg[12] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_1_reg_1858[12]),
        .Q(src_buf_V_1_0_reg_475[12]),
        .S(p_Val2_3_reg_487));
  FDSE \src_buf_V_1_0_reg_475_reg[13] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_1_reg_1858[13]),
        .Q(src_buf_V_1_0_reg_475[13]),
        .S(p_Val2_3_reg_487));
  FDSE \src_buf_V_1_0_reg_475_reg[14] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_1_reg_1858[14]),
        .Q(src_buf_V_1_0_reg_475[14]),
        .S(p_Val2_3_reg_487));
  FDSE \src_buf_V_1_0_reg_475_reg[15] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_1_reg_1858[15]),
        .Q(src_buf_V_1_0_reg_475[15]),
        .S(p_Val2_3_reg_487));
  FDSE \src_buf_V_1_0_reg_475_reg[16] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_1_reg_1858[16]),
        .Q(src_buf_V_1_0_reg_475[16]),
        .S(p_Val2_3_reg_487));
  FDSE \src_buf_V_1_0_reg_475_reg[17] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_1_reg_1858[17]),
        .Q(src_buf_V_1_0_reg_475[17]),
        .S(p_Val2_3_reg_487));
  FDSE \src_buf_V_1_0_reg_475_reg[18] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_1_reg_1858[18]),
        .Q(src_buf_V_1_0_reg_475[18]),
        .S(p_Val2_3_reg_487));
  FDSE \src_buf_V_1_0_reg_475_reg[19] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_1_reg_1858[19]),
        .Q(src_buf_V_1_0_reg_475[19]),
        .S(p_Val2_3_reg_487));
  FDSE \src_buf_V_1_0_reg_475_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_1_reg_1858[1]),
        .Q(src_buf_V_1_0_reg_475[1]),
        .S(p_Val2_3_reg_487));
  FDSE \src_buf_V_1_0_reg_475_reg[20] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_1_reg_1858[20]),
        .Q(src_buf_V_1_0_reg_475[20]),
        .S(p_Val2_3_reg_487));
  FDSE \src_buf_V_1_0_reg_475_reg[21] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_1_reg_1858[21]),
        .Q(src_buf_V_1_0_reg_475[21]),
        .S(p_Val2_3_reg_487));
  FDSE \src_buf_V_1_0_reg_475_reg[22] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_1_reg_1858[22]),
        .Q(src_buf_V_1_0_reg_475[22]),
        .S(p_Val2_3_reg_487));
  FDSE \src_buf_V_1_0_reg_475_reg[23] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_1_reg_1858[23]),
        .Q(src_buf_V_1_0_reg_475[23]),
        .S(p_Val2_3_reg_487));
  FDSE \src_buf_V_1_0_reg_475_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_1_reg_1858[2]),
        .Q(src_buf_V_1_0_reg_475[2]),
        .S(p_Val2_3_reg_487));
  FDSE \src_buf_V_1_0_reg_475_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_1_reg_1858[3]),
        .Q(src_buf_V_1_0_reg_475[3]),
        .S(p_Val2_3_reg_487));
  FDSE \src_buf_V_1_0_reg_475_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_1_reg_1858[4]),
        .Q(src_buf_V_1_0_reg_475[4]),
        .S(p_Val2_3_reg_487));
  FDSE \src_buf_V_1_0_reg_475_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_1_reg_1858[5]),
        .Q(src_buf_V_1_0_reg_475[5]),
        .S(p_Val2_3_reg_487));
  FDSE \src_buf_V_1_0_reg_475_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_1_reg_1858[6]),
        .Q(src_buf_V_1_0_reg_475[6]),
        .S(p_Val2_3_reg_487));
  FDSE \src_buf_V_1_0_reg_475_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_1_reg_1858[7]),
        .Q(src_buf_V_1_0_reg_475[7]),
        .S(p_Val2_3_reg_487));
  FDSE \src_buf_V_1_0_reg_475_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_1_reg_1858[8]),
        .Q(src_buf_V_1_0_reg_475[8]),
        .S(p_Val2_3_reg_487));
  FDSE \src_buf_V_1_0_reg_475_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4870),
        .D(src_buf_V_1_1_reg_1858[9]),
        .Q(src_buf_V_1_0_reg_475[9]),
        .S(p_Val2_3_reg_487));
  LUT3 #(
    .INIT(8'h40)) 
    \src_buf_V_1_1_reg_1858[23]_i_1 
       (.I0(ap_block_pp3_stage0_11001__0),
        .I1(ap_enable_reg_pp3_iter7),
        .I2(icmp_ln878_4_reg_1743_pp3_iter6_reg),
        .O(src_buf_V_1_1_reg_18580));
  FDRE \src_buf_V_1_1_reg_1858_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_1_1_reg_18580),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[0]),
        .Q(src_buf_V_1_1_reg_1858[0]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1858_reg[10] 
       (.C(ap_clk),
        .CE(src_buf_V_1_1_reg_18580),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[10]),
        .Q(src_buf_V_1_1_reg_1858[10]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1858_reg[11] 
       (.C(ap_clk),
        .CE(src_buf_V_1_1_reg_18580),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[11]),
        .Q(src_buf_V_1_1_reg_1858[11]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1858_reg[12] 
       (.C(ap_clk),
        .CE(src_buf_V_1_1_reg_18580),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[12]),
        .Q(src_buf_V_1_1_reg_1858[12]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1858_reg[13] 
       (.C(ap_clk),
        .CE(src_buf_V_1_1_reg_18580),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[13]),
        .Q(src_buf_V_1_1_reg_1858[13]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1858_reg[14] 
       (.C(ap_clk),
        .CE(src_buf_V_1_1_reg_18580),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[14]),
        .Q(src_buf_V_1_1_reg_1858[14]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1858_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_V_1_1_reg_18580),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[15]),
        .Q(src_buf_V_1_1_reg_1858[15]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1858_reg[16] 
       (.C(ap_clk),
        .CE(src_buf_V_1_1_reg_18580),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[16]),
        .Q(src_buf_V_1_1_reg_1858[16]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1858_reg[17] 
       (.C(ap_clk),
        .CE(src_buf_V_1_1_reg_18580),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[17]),
        .Q(src_buf_V_1_1_reg_1858[17]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1858_reg[18] 
       (.C(ap_clk),
        .CE(src_buf_V_1_1_reg_18580),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[18]),
        .Q(src_buf_V_1_1_reg_1858[18]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1858_reg[19] 
       (.C(ap_clk),
        .CE(src_buf_V_1_1_reg_18580),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[19]),
        .Q(src_buf_V_1_1_reg_1858[19]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1858_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_1_1_reg_18580),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[1]),
        .Q(src_buf_V_1_1_reg_1858[1]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1858_reg[20] 
       (.C(ap_clk),
        .CE(src_buf_V_1_1_reg_18580),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[20]),
        .Q(src_buf_V_1_1_reg_1858[20]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1858_reg[21] 
       (.C(ap_clk),
        .CE(src_buf_V_1_1_reg_18580),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[21]),
        .Q(src_buf_V_1_1_reg_1858[21]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1858_reg[22] 
       (.C(ap_clk),
        .CE(src_buf_V_1_1_reg_18580),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[22]),
        .Q(src_buf_V_1_1_reg_1858[22]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1858_reg[23] 
       (.C(ap_clk),
        .CE(src_buf_V_1_1_reg_18580),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[23]),
        .Q(src_buf_V_1_1_reg_1858[23]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1858_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_1_1_reg_18580),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[2]),
        .Q(src_buf_V_1_1_reg_1858[2]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1858_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_1_1_reg_18580),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[3]),
        .Q(src_buf_V_1_1_reg_1858[3]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1858_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_1_1_reg_18580),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[4]),
        .Q(src_buf_V_1_1_reg_1858[4]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1858_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_1_1_reg_18580),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[5]),
        .Q(src_buf_V_1_1_reg_1858[5]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1858_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_1_1_reg_18580),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[6]),
        .Q(src_buf_V_1_1_reg_1858[6]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1858_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_1_1_reg_18580),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[7]),
        .Q(src_buf_V_1_1_reg_1858[7]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1858_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_V_1_1_reg_18580),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[8]),
        .Q(src_buf_V_1_1_reg_1858[8]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1858_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_V_1_1_reg_18580),
        .D(ap_phi_reg_pp3_iter7_buf_cop_V_1_reg_499[9]),
        .Q(src_buf_V_1_1_reg_1858[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00F7000000000000)) 
    \src_buf_V_2_0_reg_521[23]_i_1 
       (.I0(ap_enable_reg_pp3_iter10),
        .I1(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I2(ap_block_pp3_stage0_11001__0),
        .I3(\icmp_ln878_2_reg_1649_reg_n_3_[0] ),
        .I4(icmp_ln878_3_fu_739_p2),
        .I5(ap_CS_fsm_state11),
        .O(p_Val2_6_reg_510));
  LUT3 #(
    .INIT(8'h08)) 
    \src_buf_V_2_0_reg_521[23]_i_2 
       (.I0(ap_enable_reg_pp3_iter10),
        .I1(icmp_ln878_4_reg_1743_pp3_iter9_reg),
        .I2(ap_block_pp3_stage0_11001__0),
        .O(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ));
  FDSE \src_buf_V_2_0_reg_521_reg[0] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_1_reg_1950[0]),
        .Q(src_buf_V_2_0_reg_521[0]),
        .S(p_Val2_6_reg_510));
  FDSE \src_buf_V_2_0_reg_521_reg[10] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_1_reg_1950[10]),
        .Q(src_buf_V_2_0_reg_521[10]),
        .S(p_Val2_6_reg_510));
  FDSE \src_buf_V_2_0_reg_521_reg[11] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_1_reg_1950[11]),
        .Q(src_buf_V_2_0_reg_521[11]),
        .S(p_Val2_6_reg_510));
  FDSE \src_buf_V_2_0_reg_521_reg[12] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_1_reg_1950[12]),
        .Q(src_buf_V_2_0_reg_521[12]),
        .S(p_Val2_6_reg_510));
  FDSE \src_buf_V_2_0_reg_521_reg[13] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_1_reg_1950[13]),
        .Q(src_buf_V_2_0_reg_521[13]),
        .S(p_Val2_6_reg_510));
  FDSE \src_buf_V_2_0_reg_521_reg[14] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_1_reg_1950[14]),
        .Q(src_buf_V_2_0_reg_521[14]),
        .S(p_Val2_6_reg_510));
  FDSE \src_buf_V_2_0_reg_521_reg[15] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_1_reg_1950[15]),
        .Q(src_buf_V_2_0_reg_521[15]),
        .S(p_Val2_6_reg_510));
  FDSE \src_buf_V_2_0_reg_521_reg[16] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_1_reg_1950[16]),
        .Q(src_buf_V_2_0_reg_521[16]),
        .S(p_Val2_6_reg_510));
  FDSE \src_buf_V_2_0_reg_521_reg[17] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_1_reg_1950[17]),
        .Q(src_buf_V_2_0_reg_521[17]),
        .S(p_Val2_6_reg_510));
  FDSE \src_buf_V_2_0_reg_521_reg[18] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_1_reg_1950[18]),
        .Q(src_buf_V_2_0_reg_521[18]),
        .S(p_Val2_6_reg_510));
  FDSE \src_buf_V_2_0_reg_521_reg[19] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_1_reg_1950[19]),
        .Q(src_buf_V_2_0_reg_521[19]),
        .S(p_Val2_6_reg_510));
  FDSE \src_buf_V_2_0_reg_521_reg[1] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_1_reg_1950[1]),
        .Q(src_buf_V_2_0_reg_521[1]),
        .S(p_Val2_6_reg_510));
  FDSE \src_buf_V_2_0_reg_521_reg[20] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_1_reg_1950[20]),
        .Q(src_buf_V_2_0_reg_521[20]),
        .S(p_Val2_6_reg_510));
  FDSE \src_buf_V_2_0_reg_521_reg[21] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_1_reg_1950[21]),
        .Q(src_buf_V_2_0_reg_521[21]),
        .S(p_Val2_6_reg_510));
  FDSE \src_buf_V_2_0_reg_521_reg[22] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_1_reg_1950[22]),
        .Q(src_buf_V_2_0_reg_521[22]),
        .S(p_Val2_6_reg_510));
  FDSE \src_buf_V_2_0_reg_521_reg[23] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_1_reg_1950[23]),
        .Q(src_buf_V_2_0_reg_521[23]),
        .S(p_Val2_6_reg_510));
  FDSE \src_buf_V_2_0_reg_521_reg[2] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_1_reg_1950[2]),
        .Q(src_buf_V_2_0_reg_521[2]),
        .S(p_Val2_6_reg_510));
  FDSE \src_buf_V_2_0_reg_521_reg[3] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_1_reg_1950[3]),
        .Q(src_buf_V_2_0_reg_521[3]),
        .S(p_Val2_6_reg_510));
  FDSE \src_buf_V_2_0_reg_521_reg[4] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_1_reg_1950[4]),
        .Q(src_buf_V_2_0_reg_521[4]),
        .S(p_Val2_6_reg_510));
  FDSE \src_buf_V_2_0_reg_521_reg[5] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_1_reg_1950[5]),
        .Q(src_buf_V_2_0_reg_521[5]),
        .S(p_Val2_6_reg_510));
  FDSE \src_buf_V_2_0_reg_521_reg[6] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_1_reg_1950[6]),
        .Q(src_buf_V_2_0_reg_521[6]),
        .S(p_Val2_6_reg_510));
  FDSE \src_buf_V_2_0_reg_521_reg[7] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_1_reg_1950[7]),
        .Q(src_buf_V_2_0_reg_521[7]),
        .S(p_Val2_6_reg_510));
  FDSE \src_buf_V_2_0_reg_521_reg[8] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_1_reg_1950[8]),
        .Q(src_buf_V_2_0_reg_521[8]),
        .S(p_Val2_6_reg_510));
  FDSE \src_buf_V_2_0_reg_521_reg[9] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_0_reg_521[23]_i_2_n_3 ),
        .D(src_buf_V_2_1_reg_1950[9]),
        .Q(src_buf_V_2_0_reg_521[9]),
        .S(p_Val2_6_reg_510));
  LUT3 #(
    .INIT(8'h08)) 
    \src_buf_V_2_1_reg_1950[23]_i_1 
       (.I0(ap_enable_reg_pp3_iter9),
        .I1(icmp_ln878_4_reg_1743_pp3_iter8_reg),
        .I2(ap_block_pp3_stage0_11001__0),
        .O(\src_buf_V_2_1_reg_1950[23]_i_1_n_3 ));
  FDRE \src_buf_V_2_1_reg_1950_reg[0] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_1_reg_1950[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[0]),
        .Q(src_buf_V_2_1_reg_1950[0]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_1950_reg[10] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_1_reg_1950[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[10]),
        .Q(src_buf_V_2_1_reg_1950[10]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_1950_reg[11] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_1_reg_1950[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[11]),
        .Q(src_buf_V_2_1_reg_1950[11]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_1950_reg[12] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_1_reg_1950[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[12]),
        .Q(src_buf_V_2_1_reg_1950[12]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_1950_reg[13] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_1_reg_1950[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[13]),
        .Q(src_buf_V_2_1_reg_1950[13]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_1950_reg[14] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_1_reg_1950[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[14]),
        .Q(src_buf_V_2_1_reg_1950[14]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_1950_reg[15] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_1_reg_1950[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[15]),
        .Q(src_buf_V_2_1_reg_1950[15]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_1950_reg[16] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_1_reg_1950[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[16]),
        .Q(src_buf_V_2_1_reg_1950[16]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_1950_reg[17] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_1_reg_1950[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[17]),
        .Q(src_buf_V_2_1_reg_1950[17]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_1950_reg[18] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_1_reg_1950[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[18]),
        .Q(src_buf_V_2_1_reg_1950[18]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_1950_reg[19] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_1_reg_1950[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[19]),
        .Q(src_buf_V_2_1_reg_1950[19]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_1950_reg[1] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_1_reg_1950[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[1]),
        .Q(src_buf_V_2_1_reg_1950[1]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_1950_reg[20] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_1_reg_1950[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[20]),
        .Q(src_buf_V_2_1_reg_1950[20]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_1950_reg[21] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_1_reg_1950[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[21]),
        .Q(src_buf_V_2_1_reg_1950[21]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_1950_reg[22] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_1_reg_1950[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[22]),
        .Q(src_buf_V_2_1_reg_1950[22]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_1950_reg[23] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_1_reg_1950[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[23]),
        .Q(src_buf_V_2_1_reg_1950[23]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_1950_reg[2] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_1_reg_1950[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[2]),
        .Q(src_buf_V_2_1_reg_1950[2]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_1950_reg[3] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_1_reg_1950[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[3]),
        .Q(src_buf_V_2_1_reg_1950[3]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_1950_reg[4] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_1_reg_1950[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[4]),
        .Q(src_buf_V_2_1_reg_1950[4]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_1950_reg[5] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_1_reg_1950[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[5]),
        .Q(src_buf_V_2_1_reg_1950[5]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_1950_reg[6] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_1_reg_1950[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[6]),
        .Q(src_buf_V_2_1_reg_1950[6]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_1950_reg[7] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_1_reg_1950[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[7]),
        .Q(src_buf_V_2_1_reg_1950[7]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_1950_reg[8] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_1_reg_1950[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[8]),
        .Q(src_buf_V_2_1_reg_1950[8]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_1950_reg[9] 
       (.C(ap_clk),
        .CE(\src_buf_V_2_1_reg_1950[23]_i_1_n_3 ),
        .D(ap_phi_reg_pp3_iter9_buf_cop_V_2_reg_534[9]),
        .Q(src_buf_V_2_1_reg_1950[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \tobool_i_i_1106_1_reg_1681[0]_i_1 
       (.I0(\tobool_i_i_1106_1_reg_1681_reg[0]_0 [0]),
        .I1(\tobool_i_i_1106_1_reg_1681_reg[0]_0 [1]),
        .I2(\tobool_i_i_1106_1_reg_1681_reg[0]_0 [2]),
        .I3(\tobool_i_i_1106_1_reg_1681_reg[0]_0 [3]),
        .I4(\tobool_i_i_1106_1_reg_1681[0]_i_2_n_3 ),
        .O(tobool_i_i_1106_1_fu_706_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \tobool_i_i_1106_1_reg_1681[0]_i_2 
       (.I0(\tobool_i_i_1106_1_reg_1681_reg[0]_0 [6]),
        .I1(\tobool_i_i_1106_1_reg_1681_reg[0]_0 [7]),
        .I2(\tobool_i_i_1106_1_reg_1681_reg[0]_0 [5]),
        .I3(\tobool_i_i_1106_1_reg_1681_reg[0]_0 [4]),
        .O(\tobool_i_i_1106_1_reg_1681[0]_i_2_n_3 ));
  FDRE \tobool_i_i_1106_1_reg_1681_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(tobool_i_i_1106_1_fu_706_p2),
        .Q(tobool_i_i_1106_1_reg_1681),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \tobool_i_i_1106_2_reg_1688[0]_i_1 
       (.I0(\tobool_i_i_1106_2_reg_1688_reg[0]_0 [0]),
        .I1(\tobool_i_i_1106_2_reg_1688_reg[0]_0 [1]),
        .I2(\tobool_i_i_1106_2_reg_1688_reg[0]_0 [2]),
        .I3(\tobool_i_i_1106_2_reg_1688_reg[0]_0 [3]),
        .I4(\tobool_i_i_1106_2_reg_1688[0]_i_2_n_3 ),
        .O(tobool_i_i_1106_2_fu_711_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \tobool_i_i_1106_2_reg_1688[0]_i_2 
       (.I0(\tobool_i_i_1106_2_reg_1688_reg[0]_0 [6]),
        .I1(\tobool_i_i_1106_2_reg_1688_reg[0]_0 [7]),
        .I2(\tobool_i_i_1106_2_reg_1688_reg[0]_0 [5]),
        .I3(\tobool_i_i_1106_2_reg_1688_reg[0]_0 [4]),
        .O(\tobool_i_i_1106_2_reg_1688[0]_i_2_n_3 ));
  FDRE \tobool_i_i_1106_2_reg_1688_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(tobool_i_i_1106_2_fu_711_p2),
        .Q(tobool_i_i_1106_2_reg_1688),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \tobool_i_i_1106_reg_1674[0]_i_1 
       (.I0(\tobool_i_i_1106_reg_1674_reg[0]_0 [0]),
        .I1(\tobool_i_i_1106_reg_1674_reg[0]_0 [1]),
        .I2(\tobool_i_i_1106_reg_1674_reg[0]_0 [2]),
        .I3(\tobool_i_i_1106_reg_1674_reg[0]_0 [3]),
        .I4(\tobool_i_i_1106_reg_1674[0]_i_2_n_3 ),
        .O(tobool_i_i_1106_fu_701_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \tobool_i_i_1106_reg_1674[0]_i_2 
       (.I0(\tobool_i_i_1106_reg_1674_reg[0]_0 [6]),
        .I1(\tobool_i_i_1106_reg_1674_reg[0]_0 [7]),
        .I2(\tobool_i_i_1106_reg_1674_reg[0]_0 [5]),
        .I3(\tobool_i_i_1106_reg_1674_reg[0]_0 [4]),
        .O(\tobool_i_i_1106_reg_1674[0]_i_2_n_3 ));
  FDRE \tobool_i_i_1106_reg_1674_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(tobool_i_i_1106_fu_701_p2),
        .Q(tobool_i_i_1106_reg_1674),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \tobool_i_i_1126_reg_1660[0]_i_1 
       (.I0(\tobool_i_i_1126_reg_1660_reg[0]_0 [0]),
        .I1(\tobool_i_i_1126_reg_1660_reg[0]_0 [1]),
        .I2(\tobool_i_i_1126_reg_1660_reg[0]_0 [2]),
        .I3(\tobool_i_i_1126_reg_1660_reg[0]_0 [3]),
        .I4(\tobool_i_i_1126_reg_1660[0]_i_2_n_3 ),
        .O(tobool_i_i_1126_fu_691_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \tobool_i_i_1126_reg_1660[0]_i_2 
       (.I0(\tobool_i_i_1126_reg_1660_reg[0]_0 [6]),
        .I1(\tobool_i_i_1126_reg_1660_reg[0]_0 [7]),
        .I2(\tobool_i_i_1126_reg_1660_reg[0]_0 [5]),
        .I3(\tobool_i_i_1126_reg_1660_reg[0]_0 [4]),
        .O(\tobool_i_i_1126_reg_1660[0]_i_2_n_3 ));
  FDRE \tobool_i_i_1126_reg_1660_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(tobool_i_i_1126_fu_691_p2),
        .Q(tobool_i_i_1126_reg_1660),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \tobool_i_i_2114_1_reg_1702[0]_i_1 
       (.I0(ap_CS_fsm_state10),
        .I1(sel0[15]),
        .I2(sel0[12]),
        .I3(\icmp_ln878_2_reg_1649[0]_i_2_n_3 ),
        .I4(sel0[14]),
        .I5(sel0[13]),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \tobool_i_i_2114_1_reg_1702[0]_i_2 
       (.I0(\tobool_i_i_2114_1_reg_1702_reg[0]_0 [0]),
        .I1(\tobool_i_i_2114_1_reg_1702_reg[0]_0 [1]),
        .I2(\tobool_i_i_2114_1_reg_1702_reg[0]_0 [2]),
        .I3(\tobool_i_i_2114_1_reg_1702_reg[0]_0 [3]),
        .I4(\tobool_i_i_2114_1_reg_1702[0]_i_3_n_3 ),
        .O(tobool_i_i_2114_1_fu_721_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \tobool_i_i_2114_1_reg_1702[0]_i_3 
       (.I0(\tobool_i_i_2114_1_reg_1702_reg[0]_0 [6]),
        .I1(\tobool_i_i_2114_1_reg_1702_reg[0]_0 [7]),
        .I2(\tobool_i_i_2114_1_reg_1702_reg[0]_0 [5]),
        .I3(\tobool_i_i_2114_1_reg_1702_reg[0]_0 [4]),
        .O(\tobool_i_i_2114_1_reg_1702[0]_i_3_n_3 ));
  FDRE \tobool_i_i_2114_1_reg_1702_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(tobool_i_i_2114_1_fu_721_p2),
        .Q(tobool_i_i_2114_1_reg_1702),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \tobool_i_i_2114_2_reg_1709[0]_i_1 
       (.I0(\tobool_i_i_2114_2_reg_1709_reg[0]_0 [0]),
        .I1(\tobool_i_i_2114_2_reg_1709_reg[0]_0 [1]),
        .I2(\tobool_i_i_2114_2_reg_1709_reg[0]_0 [2]),
        .I3(\tobool_i_i_2114_2_reg_1709_reg[0]_0 [3]),
        .I4(\tobool_i_i_2114_2_reg_1709[0]_i_2_n_3 ),
        .O(tobool_i_i_2114_2_fu_726_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \tobool_i_i_2114_2_reg_1709[0]_i_2 
       (.I0(\tobool_i_i_2114_2_reg_1709_reg[0]_0 [6]),
        .I1(\tobool_i_i_2114_2_reg_1709_reg[0]_0 [7]),
        .I2(\tobool_i_i_2114_2_reg_1709_reg[0]_0 [5]),
        .I3(\tobool_i_i_2114_2_reg_1709_reg[0]_0 [4]),
        .O(\tobool_i_i_2114_2_reg_1709[0]_i_2_n_3 ));
  FDRE \tobool_i_i_2114_2_reg_1709_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(tobool_i_i_2114_2_fu_726_p2),
        .Q(tobool_i_i_2114_2_reg_1709),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \tobool_i_i_2114_reg_1695[0]_i_1 
       (.I0(\tobool_i_i_2114_reg_1695_reg[0]_0 [0]),
        .I1(\tobool_i_i_2114_reg_1695_reg[0]_0 [1]),
        .I2(\tobool_i_i_2114_reg_1695_reg[0]_0 [2]),
        .I3(\tobool_i_i_2114_reg_1695_reg[0]_0 [3]),
        .I4(\tobool_i_i_2114_reg_1695[0]_i_2_n_3 ),
        .O(tobool_i_i_2114_fu_716_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \tobool_i_i_2114_reg_1695[0]_i_2 
       (.I0(\tobool_i_i_2114_reg_1695_reg[0]_0 [6]),
        .I1(\tobool_i_i_2114_reg_1695_reg[0]_0 [7]),
        .I2(\tobool_i_i_2114_reg_1695_reg[0]_0 [5]),
        .I3(\tobool_i_i_2114_reg_1695_reg[0]_0 [4]),
        .O(\tobool_i_i_2114_reg_1695[0]_i_2_n_3 ));
  FDRE \tobool_i_i_2114_reg_1695_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(tobool_i_i_2114_fu_716_p2),
        .Q(tobool_i_i_2114_reg_1695),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \tobool_i_i_2135_reg_1667[0]_i_1 
       (.I0(\tobool_i_i_2135_reg_1667_reg[0]_0 [0]),
        .I1(\tobool_i_i_2135_reg_1667_reg[0]_0 [1]),
        .I2(\tobool_i_i_2135_reg_1667_reg[0]_0 [2]),
        .I3(\tobool_i_i_2135_reg_1667_reg[0]_0 [3]),
        .I4(\tobool_i_i_2135_reg_1667[0]_i_2_n_3 ),
        .O(tobool_i_i_2135_fu_696_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \tobool_i_i_2135_reg_1667[0]_i_2 
       (.I0(\tobool_i_i_2135_reg_1667_reg[0]_0 [6]),
        .I1(\tobool_i_i_2135_reg_1667_reg[0]_0 [7]),
        .I2(\tobool_i_i_2135_reg_1667_reg[0]_0 [5]),
        .I3(\tobool_i_i_2135_reg_1667_reg[0]_0 [4]),
        .O(\tobool_i_i_2135_reg_1667[0]_i_2_n_3 ));
  FDRE \tobool_i_i_2135_reg_1667_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(tobool_i_i_2135_fu_696_p2),
        .Q(tobool_i_i_2135_reg_1667),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \tobool_i_i_reg_1653[0]_i_1 
       (.I0(\tobool_i_i_reg_1653_reg[0]_0 [0]),
        .I1(\tobool_i_i_reg_1653_reg[0]_0 [1]),
        .I2(\tobool_i_i_reg_1653_reg[0]_0 [2]),
        .I3(\tobool_i_i_reg_1653_reg[0]_0 [3]),
        .I4(\tobool_i_i_reg_1653[0]_i_2_n_3 ),
        .O(tobool_i_i_fu_686_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \tobool_i_i_reg_1653[0]_i_2 
       (.I0(\tobool_i_i_reg_1653_reg[0]_0 [6]),
        .I1(\tobool_i_i_reg_1653_reg[0]_0 [7]),
        .I2(\tobool_i_i_reg_1653_reg[0]_0 [5]),
        .I3(\tobool_i_i_reg_1653_reg[0]_0 [4]),
        .O(\tobool_i_i_reg_1653[0]_i_2_n_3 ));
  FDRE \tobool_i_i_reg_1653_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(tobool_i_i_fu_686_p2),
        .Q(tobool_i_i_reg_1653),
        .R(1'b0));
  FDRE \trunc_ln124_reg_1724_reg[0] 
       (.C(ap_clk),
        .CE(\cmp_i_i127_i_reg_1720[0]_i_1_n_3 ),
        .D(\row_ind_V_2_reg_371_reg_n_3_[0] ),
        .Q(trunc_ln124_reg_1724[0]),
        .R(1'b0));
  FDRE \trunc_ln124_reg_1724_reg[1] 
       (.C(ap_clk),
        .CE(\cmp_i_i127_i_reg_1720[0]_i_1_n_3 ),
        .D(\row_ind_V_2_reg_371_reg_n_3_[1] ),
        .Q(trunc_ln124_reg_1724[1]),
        .R(1'b0));
  FDRE \trunc_ln138_1_reg_1733_reg[0] 
       (.C(ap_clk),
        .CE(\cmp_i_i127_i_reg_1720[0]_i_1_n_3 ),
        .D(\row_ind_V_1_1_reg_381_reg_n_3_[0] ),
        .Q(trunc_ln138_1_reg_1733[0]),
        .R(1'b0));
  FDRE \trunc_ln138_1_reg_1733_reg[1] 
       (.C(ap_clk),
        .CE(\cmp_i_i127_i_reg_1720[0]_i_1_n_3 ),
        .D(\row_ind_V_1_1_reg_381_reg_n_3_[1] ),
        .Q(trunc_ln138_1_reg_1733[1]),
        .R(1'b0));
  FDRE \trunc_ln138_reg_1728_reg[0] 
       (.C(ap_clk),
        .CE(\cmp_i_i127_i_reg_1720[0]_i_1_n_3 ),
        .D(\row_ind_V_0_reg_392_reg_n_3_[0] ),
        .Q(trunc_ln138_reg_1728[0]),
        .R(1'b0));
  FDRE \trunc_ln138_reg_1728_reg[1] 
       (.C(ap_clk),
        .CE(\cmp_i_i127_i_reg_1720[0]_i_1_n_3 ),
        .D(\row_ind_V_0_reg_392_reg_n_3_[1] ),
        .Q(trunc_ln138_reg_1728[1]),
        .R(1'b0));
endmodule

module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0
   (E,
    ap_block_pp3_stage0_11001__0,
    ap_enable_reg_pp3_iter2_reg,
    i_col_V_0_reg_3591__0,
    p_61_in,
    q0,
    ap_enable_reg_pp3_iter3,
    Q,
    ap_enable_reg_pp2_iter1,
    ram_reg_1,
    ram_reg_0,
    icmp_ln878_1_reg_1635,
    img_out_data_full_n,
    ram_reg_0_0,
    icmp_ln882_reg_1766_pp3_iter10_reg,
    img_in_data_empty_n,
    ap_enable_reg_pp3_iter1,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_0_10,
    ram_reg_0_11,
    ram_reg_0_12,
    \reg_564_reg[0] ,
    ap_enable_reg_pp3_iter2,
    icmp_ln878_4_reg_1743_pp3_iter1_reg,
    icmp_ln878_5_reg_1747_pp3_iter1_reg,
    \reg_564_reg[0]_0 ,
    \reg_564_reg[0]_1 ,
    ap_clk,
    buf_V_0_load_reg_17700,
    ram_reg_0_13);
  output [0:0]E;
  output ap_block_pp3_stage0_11001__0;
  output ap_enable_reg_pp3_iter2_reg;
  output i_col_V_0_reg_3591__0;
  output p_61_in;
  output [23:0]q0;
  input ap_enable_reg_pp3_iter3;
  input [0:0]Q;
  input ap_enable_reg_pp2_iter1;
  input [23:0]ram_reg_1;
  input [1:0]ram_reg_0;
  input icmp_ln878_1_reg_1635;
  input img_out_data_full_n;
  input ram_reg_0_0;
  input icmp_ln882_reg_1766_pp3_iter10_reg;
  input img_in_data_empty_n;
  input ap_enable_reg_pp3_iter1;
  input [10:0]ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_0_10;
  input ram_reg_0_11;
  input ram_reg_0_12;
  input \reg_564_reg[0] ;
  input ap_enable_reg_pp3_iter2;
  input icmp_ln878_4_reg_1743_pp3_iter1_reg;
  input icmp_ln878_5_reg_1747_pp3_iter1_reg;
  input \reg_564_reg[0]_0 ;
  input \reg_564_reg[0]_1 ;
  input ap_clk;
  input buf_V_0_load_reg_17700;
  input [10:0]ram_reg_0_13;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter2;
  wire ap_enable_reg_pp3_iter2_reg;
  wire ap_enable_reg_pp3_iter3;
  wire buf_V_0_load_reg_17700;
  wire i_col_V_0_reg_3591__0;
  wire icmp_ln878_1_reg_1635;
  wire icmp_ln878_4_reg_1743_pp3_iter1_reg;
  wire icmp_ln878_5_reg_1747_pp3_iter1_reg;
  wire icmp_ln882_reg_1766_pp3_iter10_reg;
  wire img_in_data_empty_n;
  wire img_out_data_full_n;
  wire p_61_in;
  wire [23:0]q0;
  wire [1:0]ram_reg_0;
  wire ram_reg_0_0;
  wire [10:0]ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire [10:0]ram_reg_0_13;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire [23:0]ram_reg_1;
  wire \reg_564_reg[0] ;
  wire \reg_564_reg[0]_0 ;
  wire \reg_564_reg[0]_1 ;

  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_14 erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .ap_enable_reg_pp3_iter2_reg(ap_enable_reg_pp3_iter2_reg),
        .ap_enable_reg_pp3_iter3(ap_enable_reg_pp3_iter3),
        .buf_V_0_load_reg_17700(buf_V_0_load_reg_17700),
        .i_col_V_0_reg_3591__0(i_col_V_0_reg_3591__0),
        .icmp_ln878_1_reg_1635(icmp_ln878_1_reg_1635),
        .icmp_ln878_4_reg_1743_pp3_iter1_reg(icmp_ln878_4_reg_1743_pp3_iter1_reg),
        .icmp_ln878_5_reg_1747_pp3_iter1_reg(icmp_ln878_5_reg_1747_pp3_iter1_reg),
        .icmp_ln882_reg_1766_pp3_iter10_reg(icmp_ln882_reg_1766_pp3_iter10_reg),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .internal_full_n_reg(ap_block_pp3_stage0_11001__0),
        .p_61_in(p_61_in),
        .q0(q0),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_0_1(ram_reg_0_0),
        .ram_reg_0_10(ram_reg_0_9),
        .ram_reg_0_11(ram_reg_0_10),
        .ram_reg_0_12(ram_reg_0_11),
        .ram_reg_0_13(ram_reg_0_12),
        .ram_reg_0_14(ram_reg_0_13),
        .ram_reg_0_2(ram_reg_0_1),
        .ram_reg_0_3(ram_reg_0_2),
        .ram_reg_0_4(ram_reg_0_3),
        .ram_reg_0_5(ram_reg_0_4),
        .ram_reg_0_6(ram_reg_0_5),
        .ram_reg_0_7(ram_reg_0_6),
        .ram_reg_0_8(ram_reg_0_7),
        .ram_reg_0_9(ram_reg_0_8),
        .ram_reg_1_0(ram_reg_1),
        .\reg_564_reg[0] (\reg_564_reg[0] ),
        .\reg_564_reg[0]_0 (\reg_564_reg[0]_0 ),
        .\reg_564_reg[0]_1 (\reg_564_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0" *) 
module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_11
   (q0,
    Q,
    ap_enable_reg_pp3_iter2,
    icmp_ln878_4_reg_1743_pp3_iter1_reg,
    icmp_ln878_5_reg_1747_pp3_iter1_reg,
    ap_block_pp3_stage0_11001__0,
    ram_reg_0,
    icmp_ln878_reg_1626,
    img_in_data_empty_n,
    ram_reg_0_0,
    icmp_ln878_reg_1626_pp1_iter1_reg,
    ram_reg_1,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ap_clk,
    E,
    buf_V_0_load_reg_17700,
    ram_reg_0_4);
  output [23:0]q0;
  input [1:0]Q;
  input ap_enable_reg_pp3_iter2;
  input icmp_ln878_4_reg_1743_pp3_iter1_reg;
  input icmp_ln878_5_reg_1747_pp3_iter1_reg;
  input ap_block_pp3_stage0_11001__0;
  input ram_reg_0;
  input icmp_ln878_reg_1626;
  input img_in_data_empty_n;
  input ram_reg_0_0;
  input icmp_ln878_reg_1626_pp1_iter1_reg;
  input [23:0]ram_reg_1;
  input [10:0]ram_reg_0_1;
  input [10:0]ram_reg_0_2;
  input ram_reg_0_3;
  input ap_clk;
  input [0:0]E;
  input buf_V_0_load_reg_17700;
  input [10:0]ram_reg_0_4;

  wire [0:0]E;
  wire [1:0]Q;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter2;
  wire buf_V_0_load_reg_17700;
  wire icmp_ln878_4_reg_1743_pp3_iter1_reg;
  wire icmp_ln878_5_reg_1747_pp3_iter1_reg;
  wire icmp_ln878_reg_1626;
  wire icmp_ln878_reg_1626_pp1_iter1_reg;
  wire img_in_data_empty_n;
  wire [23:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire [10:0]ram_reg_0_1;
  wire [10:0]ram_reg_0_2;
  wire ram_reg_0_3;
  wire [10:0]ram_reg_0_4;
  wire [23:0]ram_reg_1;

  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_13 erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_U
       (.E(E),
        .Q(Q),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .buf_V_0_load_reg_17700(buf_V_0_load_reg_17700),
        .icmp_ln878_4_reg_1743_pp3_iter1_reg(icmp_ln878_4_reg_1743_pp3_iter1_reg),
        .icmp_ln878_5_reg_1747_pp3_iter1_reg(icmp_ln878_5_reg_1747_pp3_iter1_reg),
        .icmp_ln878_reg_1626(icmp_ln878_reg_1626),
        .icmp_ln878_reg_1626_pp1_iter1_reg(icmp_ln878_reg_1626_pp1_iter1_reg),
        .img_in_data_empty_n(img_in_data_empty_n),
        .q0(q0),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_0_1(ram_reg_0_0),
        .ram_reg_0_2(ram_reg_0_1),
        .ram_reg_0_3(ram_reg_0_2),
        .ram_reg_0_4(ram_reg_0_3),
        .ram_reg_0_5(ram_reg_0_4),
        .ram_reg_1_0(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0" *) 
module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_12
   (buf_V_0_load_reg_17700,
    D,
    \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] ,
    ap_block_pp3_stage0_11001__0,
    ap_enable_reg_pp3_iter4,
    icmp_ln878_4_reg_1743_pp3_iter3_reg,
    icmp_ln878_5_reg_1747_pp3_iter3_reg,
    icmp_ln878_5_reg_1747_pp3_iter4_reg,
    icmp_ln878_4_reg_1743_pp3_iter4_reg,
    ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534,
    Q,
    q0,
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] ,
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 ,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_0,
    ram_reg_0_0,
    ap_clk,
    E,
    ram_reg_0_1,
    ram_reg_0_2);
  output buf_V_0_load_reg_17700;
  output [23:0]D;
  output [23:0]\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] ;
  input ap_block_pp3_stage0_11001__0;
  input ap_enable_reg_pp3_iter4;
  input icmp_ln878_4_reg_1743_pp3_iter3_reg;
  input icmp_ln878_5_reg_1747_pp3_iter3_reg;
  input icmp_ln878_5_reg_1747_pp3_iter4_reg;
  input icmp_ln878_4_reg_1743_pp3_iter4_reg;
  input [0:0]ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534;
  input [1:0]Q;
  input [23:0]q0;
  input [23:0]\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] ;
  input [1:0]\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 ;
  input [23:0]ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_0;
  input [0:0]ram_reg_0_0;
  input ap_clk;
  input [0:0]E;
  input [10:0]ram_reg_0_1;
  input [10:0]ram_reg_0_2;

  wire [23:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter4;
  wire [0:0]ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534;
  wire [23:0]\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] ;
  wire [1:0]\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 ;
  wire buf_V_0_load_reg_17700;
  wire icmp_ln878_4_reg_1743_pp3_iter3_reg;
  wire icmp_ln878_4_reg_1743_pp3_iter4_reg;
  wire icmp_ln878_5_reg_1747_pp3_iter3_reg;
  wire icmp_ln878_5_reg_1747_pp3_iter4_reg;
  wire [23:0]\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] ;
  wire [23:0]q0;
  wire ram_reg_0;
  wire [0:0]ram_reg_0_0;
  wire [10:0]ram_reg_0_1;
  wire [10:0]ram_reg_0_2;
  wire [23:0]ram_reg_1;
  wire ram_reg_1_0;

  composable_pr_0_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter4(ap_enable_reg_pp3_iter4),
        .ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] (\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] ),
        .\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 (\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 ),
        .buf_V_0_load_reg_17700(buf_V_0_load_reg_17700),
        .icmp_ln878_4_reg_1743_pp3_iter3_reg(icmp_ln878_4_reg_1743_pp3_iter3_reg),
        .icmp_ln878_4_reg_1743_pp3_iter4_reg(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .icmp_ln878_5_reg_1747_pp3_iter3_reg(icmp_ln878_5_reg_1747_pp3_iter3_reg),
        .icmp_ln878_5_reg_1747_pp3_iter4_reg(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] (\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] ),
        .q0(q0),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_0_1(ram_reg_0_0),
        .ram_reg_0_2(ram_reg_0_1),
        .ram_reg_0_3(ram_reg_0_2),
        .ram_reg_1_0(ram_reg_1),
        .ram_reg_1_1(ram_reg_1_0));
endmodule

module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram
   (buf_V_0_load_reg_17700,
    D,
    \icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] ,
    ap_block_pp3_stage0_11001__0,
    ap_enable_reg_pp3_iter4,
    icmp_ln878_4_reg_1743_pp3_iter3_reg,
    icmp_ln878_5_reg_1747_pp3_iter3_reg,
    icmp_ln878_5_reg_1747_pp3_iter4_reg,
    icmp_ln878_4_reg_1743_pp3_iter4_reg,
    ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534,
    Q,
    q0,
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] ,
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 ,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_0_0,
    ram_reg_0_1,
    ap_clk,
    E,
    ram_reg_0_2,
    ram_reg_0_3);
  output buf_V_0_load_reg_17700;
  output [23:0]D;
  output [23:0]\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] ;
  input ap_block_pp3_stage0_11001__0;
  input ap_enable_reg_pp3_iter4;
  input icmp_ln878_4_reg_1743_pp3_iter3_reg;
  input icmp_ln878_5_reg_1747_pp3_iter3_reg;
  input icmp_ln878_5_reg_1747_pp3_iter4_reg;
  input icmp_ln878_4_reg_1743_pp3_iter4_reg;
  input [0:0]ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534;
  input [1:0]Q;
  input [23:0]q0;
  input [23:0]\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] ;
  input [1:0]\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 ;
  input [23:0]ram_reg_1_0;
  input ram_reg_1_1;
  input ram_reg_0_0;
  input [0:0]ram_reg_0_1;
  input ap_clk;
  input [0:0]E;
  input [10:0]ram_reg_0_2;
  input [10:0]ram_reg_0_3;

  wire [23:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter4;
  wire [0:0]ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534;
  wire [23:0]\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] ;
  wire [1:0]\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 ;
  wire buf_V_0_load_reg_17700;
  wire buf_V_2_ce1;
  wire [23:0]buf_V_2_load_reg_1782;
  wire [23:0]buf_cop_V_0_fu_812_p5;
  wire icmp_ln878_4_reg_1743_pp3_iter3_reg;
  wire icmp_ln878_4_reg_1743_pp3_iter4_reg;
  wire icmp_ln878_5_reg_1747_pp3_iter3_reg;
  wire icmp_ln878_5_reg_1747_pp3_iter4_reg;
  wire [23:0]\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] ;
  wire [23:0]q0;
  wire ram_reg_0_0;
  wire [0:0]ram_reg_0_1;
  wire [10:0]ram_reg_0_2;
  wire [10:0]ram_reg_0_3;
  wire ram_reg_0_i_10__1_n_3;
  wire ram_reg_0_i_11__1_n_3;
  wire ram_reg_0_i_12__1_n_3;
  wire ram_reg_0_i_13__1_n_3;
  wire ram_reg_0_i_14__1_n_3;
  wire ram_reg_0_i_15__0_n_3;
  wire ram_reg_0_i_16__0_n_3;
  wire ram_reg_0_i_17__0_n_3;
  wire ram_reg_0_i_18__0_n_3;
  wire ram_reg_0_i_19__0_n_3;
  wire ram_reg_0_i_2__0_n_3;
  wire ram_reg_0_i_3__1_n_3;
  wire ram_reg_0_i_4__1_n_3;
  wire ram_reg_0_i_5__1_n_3;
  wire ram_reg_0_i_6__1_n_3;
  wire ram_reg_0_i_7__1_n_3;
  wire ram_reg_0_i_8__1_n_3;
  wire ram_reg_0_i_9__1_n_3;
  wire [23:0]ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_i_1__0_n_3;
  wire ram_reg_1_i_2__0_n_3;
  wire ram_reg_1_i_3__0_n_3;
  wire ram_reg_1_i_4__0_n_3;
  wire ram_reg_1_i_5__0_n_3;
  wire ram_reg_1_i_6__0_n_3;
  wire [23:0]tmp_fu_821_p5;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [15:6]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[0]_i_1 
       (.I0(tmp_fu_821_p5[0]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[0]_i_2 
       (.I0(buf_V_2_load_reg_1782[0]),
        .I1(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [1]),
        .I2(q0[0]),
        .I3(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [0]),
        .O(tmp_fu_821_p5[0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[10]_i_1 
       (.I0(tmp_fu_821_p5[10]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[10]_i_2 
       (.I0(buf_V_2_load_reg_1782[10]),
        .I1(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [1]),
        .I2(q0[10]),
        .I3(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [10]),
        .O(tmp_fu_821_p5[10]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[11]_i_1 
       (.I0(tmp_fu_821_p5[11]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[11]_i_2 
       (.I0(buf_V_2_load_reg_1782[11]),
        .I1(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [1]),
        .I2(q0[11]),
        .I3(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [11]),
        .O(tmp_fu_821_p5[11]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[12]_i_1 
       (.I0(tmp_fu_821_p5[12]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[12]_i_2 
       (.I0(buf_V_2_load_reg_1782[12]),
        .I1(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [1]),
        .I2(q0[12]),
        .I3(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [12]),
        .O(tmp_fu_821_p5[12]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[13]_i_1 
       (.I0(tmp_fu_821_p5[13]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[13]_i_2 
       (.I0(buf_V_2_load_reg_1782[13]),
        .I1(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [1]),
        .I2(q0[13]),
        .I3(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [13]),
        .O(tmp_fu_821_p5[13]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[14]_i_1 
       (.I0(tmp_fu_821_p5[14]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[14]_i_2 
       (.I0(buf_V_2_load_reg_1782[14]),
        .I1(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [1]),
        .I2(q0[14]),
        .I3(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [14]),
        .O(tmp_fu_821_p5[14]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[15]_i_1 
       (.I0(tmp_fu_821_p5[15]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[15]_i_2 
       (.I0(buf_V_2_load_reg_1782[15]),
        .I1(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [1]),
        .I2(q0[15]),
        .I3(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [15]),
        .O(tmp_fu_821_p5[15]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[16]_i_1 
       (.I0(tmp_fu_821_p5[16]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[16]_i_2 
       (.I0(buf_V_2_load_reg_1782[16]),
        .I1(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [1]),
        .I2(q0[16]),
        .I3(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [16]),
        .O(tmp_fu_821_p5[16]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[17]_i_1 
       (.I0(tmp_fu_821_p5[17]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[17]_i_2 
       (.I0(buf_V_2_load_reg_1782[17]),
        .I1(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [1]),
        .I2(q0[17]),
        .I3(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [17]),
        .O(tmp_fu_821_p5[17]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[18]_i_1 
       (.I0(tmp_fu_821_p5[18]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[18]_i_2 
       (.I0(buf_V_2_load_reg_1782[18]),
        .I1(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [1]),
        .I2(q0[18]),
        .I3(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [18]),
        .O(tmp_fu_821_p5[18]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[19]_i_1 
       (.I0(tmp_fu_821_p5[19]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[19]_i_2 
       (.I0(buf_V_2_load_reg_1782[19]),
        .I1(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [1]),
        .I2(q0[19]),
        .I3(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [19]),
        .O(tmp_fu_821_p5[19]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[1]_i_1 
       (.I0(tmp_fu_821_p5[1]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[1]_i_2 
       (.I0(buf_V_2_load_reg_1782[1]),
        .I1(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [1]),
        .I2(q0[1]),
        .I3(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [1]),
        .O(tmp_fu_821_p5[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[20]_i_1 
       (.I0(tmp_fu_821_p5[20]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[20]_i_2 
       (.I0(buf_V_2_load_reg_1782[20]),
        .I1(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [1]),
        .I2(q0[20]),
        .I3(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [20]),
        .O(tmp_fu_821_p5[20]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[21]_i_1 
       (.I0(tmp_fu_821_p5[21]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[21]_i_2 
       (.I0(buf_V_2_load_reg_1782[21]),
        .I1(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [1]),
        .I2(q0[21]),
        .I3(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [21]),
        .O(tmp_fu_821_p5[21]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[22]_i_1 
       (.I0(tmp_fu_821_p5[22]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[22]_i_2 
       (.I0(buf_V_2_load_reg_1782[22]),
        .I1(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [1]),
        .I2(q0[22]),
        .I3(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [22]),
        .O(tmp_fu_821_p5[22]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_2 
       (.I0(tmp_fu_821_p5[23]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[23]_i_3 
       (.I0(buf_V_2_load_reg_1782[23]),
        .I1(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [1]),
        .I2(q0[23]),
        .I3(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [23]),
        .O(tmp_fu_821_p5[23]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[2]_i_1 
       (.I0(tmp_fu_821_p5[2]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[2]_i_2 
       (.I0(buf_V_2_load_reg_1782[2]),
        .I1(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [1]),
        .I2(q0[2]),
        .I3(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [2]),
        .O(tmp_fu_821_p5[2]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[3]_i_1 
       (.I0(tmp_fu_821_p5[3]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[3]_i_2 
       (.I0(buf_V_2_load_reg_1782[3]),
        .I1(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [1]),
        .I2(q0[3]),
        .I3(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [3]),
        .O(tmp_fu_821_p5[3]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[4]_i_1 
       (.I0(tmp_fu_821_p5[4]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[4]_i_2 
       (.I0(buf_V_2_load_reg_1782[4]),
        .I1(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [1]),
        .I2(q0[4]),
        .I3(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [4]),
        .O(tmp_fu_821_p5[4]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[5]_i_1 
       (.I0(tmp_fu_821_p5[5]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[5]_i_2 
       (.I0(buf_V_2_load_reg_1782[5]),
        .I1(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [1]),
        .I2(q0[5]),
        .I3(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [5]),
        .O(tmp_fu_821_p5[5]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[6]_i_1 
       (.I0(tmp_fu_821_p5[6]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[6]_i_2 
       (.I0(buf_V_2_load_reg_1782[6]),
        .I1(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [1]),
        .I2(q0[6]),
        .I3(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [6]),
        .O(tmp_fu_821_p5[6]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[7]_i_1 
       (.I0(tmp_fu_821_p5[7]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[7]_i_2 
       (.I0(buf_V_2_load_reg_1782[7]),
        .I1(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [1]),
        .I2(q0[7]),
        .I3(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [7]),
        .O(tmp_fu_821_p5[7]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[8]_i_1 
       (.I0(tmp_fu_821_p5[8]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[8]_i_2 
       (.I0(buf_V_2_load_reg_1782[8]),
        .I1(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [1]),
        .I2(q0[8]),
        .I3(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [8]),
        .O(tmp_fu_821_p5[8]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[9]_i_1 
       (.I0(tmp_fu_821_p5[9]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499[9]_i_2 
       (.I0(buf_V_2_load_reg_1782[9]),
        .I1(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [1]),
        .I2(q0[9]),
        .I3(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [9]),
        .O(tmp_fu_821_p5[9]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166/buf_V_2_U/erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ram_reg_0_2,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_0_3,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0_i_2__0_n_3,ram_reg_0_i_3__1_n_3,ram_reg_0_i_4__1_n_3,ram_reg_0_i_5__1_n_3,ram_reg_0_i_6__1_n_3,ram_reg_0_i_7__1_n_3,ram_reg_0_i_8__1_n_3,ram_reg_0_i_9__1_n_3,ram_reg_0_i_10__1_n_3,ram_reg_0_i_11__1_n_3,ram_reg_0_i_12__1_n_3,ram_reg_0_i_13__1_n_3,ram_reg_0_i_14__1_n_3,ram_reg_0_i_15__0_n_3,ram_reg_0_i_16__0_n_3,ram_reg_0_i_17__0_n_3}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,ram_reg_0_i_18__0_n_3,ram_reg_0_i_19__0_n_3}),
        .DIPBDIP({1'b0,1'b0,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:16],buf_V_2_load_reg_1782[15:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:2],buf_V_2_load_reg_1782[17:16]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_V_2_ce1),
        .ENBWREN(E),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf_V_0_load_reg_17700),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({buf_V_2_ce1,buf_V_2_ce1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_10__1
       (.I0(ram_reg_1_0[7]),
        .I1(ram_reg_1_1),
        .O(ram_reg_0_i_10__1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_11__1
       (.I0(ram_reg_1_0[6]),
        .I1(ram_reg_1_1),
        .O(ram_reg_0_i_11__1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_12__1
       (.I0(ram_reg_1_0[5]),
        .I1(ram_reg_1_1),
        .O(ram_reg_0_i_12__1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_13__1
       (.I0(ram_reg_1_0[4]),
        .I1(ram_reg_1_1),
        .O(ram_reg_0_i_13__1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_14__1
       (.I0(ram_reg_1_0[3]),
        .I1(ram_reg_1_1),
        .O(ram_reg_0_i_14__1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_15__0
       (.I0(ram_reg_1_0[2]),
        .I1(ram_reg_1_1),
        .O(ram_reg_0_i_15__0_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_16__0
       (.I0(ram_reg_1_0[1]),
        .I1(ram_reg_1_1),
        .O(ram_reg_0_i_16__0_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_17__0
       (.I0(ram_reg_1_0[0]),
        .I1(ram_reg_1_1),
        .O(ram_reg_0_i_17__0_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_18__0
       (.I0(ram_reg_1_0[17]),
        .I1(ram_reg_1_1),
        .O(ram_reg_0_i_18__0_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_19__0
       (.I0(ram_reg_1_0[16]),
        .I1(ram_reg_1_1),
        .O(ram_reg_0_i_19__0_n_3));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_0_i_1__1
       (.I0(ram_reg_0_0),
        .I1(ram_reg_0_1),
        .I2(ap_block_pp3_stage0_11001__0),
        .O(buf_V_2_ce1));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_2__0
       (.I0(ram_reg_1_0[15]),
        .I1(ram_reg_1_1),
        .O(ram_reg_0_i_2__0_n_3));
  LUT4 #(
    .INIT(16'h4000)) 
    ram_reg_0_i_3
       (.I0(ap_block_pp3_stage0_11001__0),
        .I1(ap_enable_reg_pp3_iter4),
        .I2(icmp_ln878_4_reg_1743_pp3_iter3_reg),
        .I3(icmp_ln878_5_reg_1747_pp3_iter3_reg),
        .O(buf_V_0_load_reg_17700));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_3__1
       (.I0(ram_reg_1_0[14]),
        .I1(ram_reg_1_1),
        .O(ram_reg_0_i_3__1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_4__1
       (.I0(ram_reg_1_0[13]),
        .I1(ram_reg_1_1),
        .O(ram_reg_0_i_4__1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_5__1
       (.I0(ram_reg_1_0[12]),
        .I1(ram_reg_1_1),
        .O(ram_reg_0_i_5__1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_6__1
       (.I0(ram_reg_1_0[11]),
        .I1(ram_reg_1_1),
        .O(ram_reg_0_i_6__1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_7__1
       (.I0(ram_reg_1_0[10]),
        .I1(ram_reg_1_1),
        .O(ram_reg_0_i_7__1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_8__1
       (.I0(ram_reg_1_0[9]),
        .I1(ram_reg_1_1),
        .O(ram_reg_0_i_8__1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_9__1
       (.I0(ram_reg_1_0[8]),
        .I1(ram_reg_1_1),
        .O(ram_reg_0_i_9__1_n_3));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166/buf_V_2_U/erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({ram_reg_0_2,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_0_3,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1_i_1__0_n_3,ram_reg_1_i_2__0_n_3,ram_reg_1_i_3__0_n_3,ram_reg_1_i_4__0_n_3,ram_reg_1_i_5__0_n_3,ram_reg_1_i_6__0_n_3}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[15:6],buf_V_2_load_reg_1782[23:18]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(buf_V_2_ce1),
        .ENBWREN(E),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf_V_0_load_reg_17700),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({buf_V_2_ce1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_1_i_1__0
       (.I0(ram_reg_1_0[23]),
        .I1(ram_reg_1_1),
        .O(ram_reg_1_i_1__0_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_1_i_2__0
       (.I0(ram_reg_1_0[22]),
        .I1(ram_reg_1_1),
        .O(ram_reg_1_i_2__0_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_1_i_3__0
       (.I0(ram_reg_1_0[21]),
        .I1(ram_reg_1_1),
        .O(ram_reg_1_i_3__0_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_1_i_4__0
       (.I0(ram_reg_1_0[20]),
        .I1(ram_reg_1_1),
        .O(ram_reg_1_i_4__0_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_1_i_5__0
       (.I0(ram_reg_1_0[19]),
        .I1(ram_reg_1_1),
        .O(ram_reg_1_i_5__0_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_1_i_6__0
       (.I0(ram_reg_1_0[18]),
        .I1(ram_reg_1_1),
        .O(ram_reg_1_i_6__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_V_0_1_reg_1793[0]_i_1 
       (.I0(buf_cop_V_0_fu_812_p5[0]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1793[0]_i_2 
       (.I0(buf_V_2_load_reg_1782[0]),
        .I1(Q[1]),
        .I2(q0[0]),
        .I3(Q[0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [0]),
        .O(buf_cop_V_0_fu_812_p5[0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_V_0_1_reg_1793[10]_i_1 
       (.I0(buf_cop_V_0_fu_812_p5[10]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1793[10]_i_2 
       (.I0(buf_V_2_load_reg_1782[10]),
        .I1(Q[1]),
        .I2(q0[10]),
        .I3(Q[0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [10]),
        .O(buf_cop_V_0_fu_812_p5[10]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_V_0_1_reg_1793[11]_i_1 
       (.I0(buf_cop_V_0_fu_812_p5[11]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1793[11]_i_2 
       (.I0(buf_V_2_load_reg_1782[11]),
        .I1(Q[1]),
        .I2(q0[11]),
        .I3(Q[0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [11]),
        .O(buf_cop_V_0_fu_812_p5[11]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_V_0_1_reg_1793[12]_i_1 
       (.I0(buf_cop_V_0_fu_812_p5[12]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1793[12]_i_2 
       (.I0(buf_V_2_load_reg_1782[12]),
        .I1(Q[1]),
        .I2(q0[12]),
        .I3(Q[0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [12]),
        .O(buf_cop_V_0_fu_812_p5[12]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_V_0_1_reg_1793[13]_i_1 
       (.I0(buf_cop_V_0_fu_812_p5[13]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1793[13]_i_2 
       (.I0(buf_V_2_load_reg_1782[13]),
        .I1(Q[1]),
        .I2(q0[13]),
        .I3(Q[0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [13]),
        .O(buf_cop_V_0_fu_812_p5[13]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_V_0_1_reg_1793[14]_i_1 
       (.I0(buf_cop_V_0_fu_812_p5[14]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1793[14]_i_2 
       (.I0(buf_V_2_load_reg_1782[14]),
        .I1(Q[1]),
        .I2(q0[14]),
        .I3(Q[0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [14]),
        .O(buf_cop_V_0_fu_812_p5[14]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_V_0_1_reg_1793[15]_i_1 
       (.I0(buf_cop_V_0_fu_812_p5[15]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] [15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1793[15]_i_2 
       (.I0(buf_V_2_load_reg_1782[15]),
        .I1(Q[1]),
        .I2(q0[15]),
        .I3(Q[0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [15]),
        .O(buf_cop_V_0_fu_812_p5[15]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_V_0_1_reg_1793[16]_i_1 
       (.I0(buf_cop_V_0_fu_812_p5[16]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] [16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1793[16]_i_2 
       (.I0(buf_V_2_load_reg_1782[16]),
        .I1(Q[1]),
        .I2(q0[16]),
        .I3(Q[0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [16]),
        .O(buf_cop_V_0_fu_812_p5[16]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_V_0_1_reg_1793[17]_i_1 
       (.I0(buf_cop_V_0_fu_812_p5[17]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] [17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1793[17]_i_2 
       (.I0(buf_V_2_load_reg_1782[17]),
        .I1(Q[1]),
        .I2(q0[17]),
        .I3(Q[0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [17]),
        .O(buf_cop_V_0_fu_812_p5[17]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_V_0_1_reg_1793[18]_i_1 
       (.I0(buf_cop_V_0_fu_812_p5[18]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] [18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1793[18]_i_2 
       (.I0(buf_V_2_load_reg_1782[18]),
        .I1(Q[1]),
        .I2(q0[18]),
        .I3(Q[0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [18]),
        .O(buf_cop_V_0_fu_812_p5[18]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_V_0_1_reg_1793[19]_i_1 
       (.I0(buf_cop_V_0_fu_812_p5[19]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] [19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1793[19]_i_2 
       (.I0(buf_V_2_load_reg_1782[19]),
        .I1(Q[1]),
        .I2(q0[19]),
        .I3(Q[0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [19]),
        .O(buf_cop_V_0_fu_812_p5[19]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_V_0_1_reg_1793[1]_i_1 
       (.I0(buf_cop_V_0_fu_812_p5[1]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1793[1]_i_2 
       (.I0(buf_V_2_load_reg_1782[1]),
        .I1(Q[1]),
        .I2(q0[1]),
        .I3(Q[0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [1]),
        .O(buf_cop_V_0_fu_812_p5[1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_V_0_1_reg_1793[20]_i_1 
       (.I0(buf_cop_V_0_fu_812_p5[20]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] [20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1793[20]_i_2 
       (.I0(buf_V_2_load_reg_1782[20]),
        .I1(Q[1]),
        .I2(q0[20]),
        .I3(Q[0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [20]),
        .O(buf_cop_V_0_fu_812_p5[20]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_V_0_1_reg_1793[21]_i_1 
       (.I0(buf_cop_V_0_fu_812_p5[21]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] [21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1793[21]_i_2 
       (.I0(buf_V_2_load_reg_1782[21]),
        .I1(Q[1]),
        .I2(q0[21]),
        .I3(Q[0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [21]),
        .O(buf_cop_V_0_fu_812_p5[21]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_V_0_1_reg_1793[22]_i_1 
       (.I0(buf_cop_V_0_fu_812_p5[22]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] [22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1793[22]_i_2 
       (.I0(buf_V_2_load_reg_1782[22]),
        .I1(Q[1]),
        .I2(q0[22]),
        .I3(Q[0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [22]),
        .O(buf_cop_V_0_fu_812_p5[22]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_V_0_1_reg_1793[23]_i_2 
       (.I0(buf_cop_V_0_fu_812_p5[23]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] [23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1793[23]_i_3 
       (.I0(buf_V_2_load_reg_1782[23]),
        .I1(Q[1]),
        .I2(q0[23]),
        .I3(Q[0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [23]),
        .O(buf_cop_V_0_fu_812_p5[23]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_V_0_1_reg_1793[2]_i_1 
       (.I0(buf_cop_V_0_fu_812_p5[2]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1793[2]_i_2 
       (.I0(buf_V_2_load_reg_1782[2]),
        .I1(Q[1]),
        .I2(q0[2]),
        .I3(Q[0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [2]),
        .O(buf_cop_V_0_fu_812_p5[2]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_V_0_1_reg_1793[3]_i_1 
       (.I0(buf_cop_V_0_fu_812_p5[3]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1793[3]_i_2 
       (.I0(buf_V_2_load_reg_1782[3]),
        .I1(Q[1]),
        .I2(q0[3]),
        .I3(Q[0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [3]),
        .O(buf_cop_V_0_fu_812_p5[3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_V_0_1_reg_1793[4]_i_1 
       (.I0(buf_cop_V_0_fu_812_p5[4]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1793[4]_i_2 
       (.I0(buf_V_2_load_reg_1782[4]),
        .I1(Q[1]),
        .I2(q0[4]),
        .I3(Q[0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [4]),
        .O(buf_cop_V_0_fu_812_p5[4]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_V_0_1_reg_1793[5]_i_1 
       (.I0(buf_cop_V_0_fu_812_p5[5]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1793[5]_i_2 
       (.I0(buf_V_2_load_reg_1782[5]),
        .I1(Q[1]),
        .I2(q0[5]),
        .I3(Q[0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [5]),
        .O(buf_cop_V_0_fu_812_p5[5]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_V_0_1_reg_1793[6]_i_1 
       (.I0(buf_cop_V_0_fu_812_p5[6]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1793[6]_i_2 
       (.I0(buf_V_2_load_reg_1782[6]),
        .I1(Q[1]),
        .I2(q0[6]),
        .I3(Q[0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [6]),
        .O(buf_cop_V_0_fu_812_p5[6]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_V_0_1_reg_1793[7]_i_1 
       (.I0(buf_cop_V_0_fu_812_p5[7]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1793[7]_i_2 
       (.I0(buf_V_2_load_reg_1782[7]),
        .I1(Q[1]),
        .I2(q0[7]),
        .I3(Q[0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [7]),
        .O(buf_cop_V_0_fu_812_p5[7]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_V_0_1_reg_1793[8]_i_1 
       (.I0(buf_cop_V_0_fu_812_p5[8]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1793[8]_i_2 
       (.I0(buf_V_2_load_reg_1782[8]),
        .I1(Q[1]),
        .I2(q0[8]),
        .I3(Q[0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [8]),
        .O(buf_cop_V_0_fu_812_p5[8]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_V_0_1_reg_1793[9]_i_1 
       (.I0(buf_cop_V_0_fu_812_p5[9]),
        .I1(icmp_ln878_5_reg_1747_pp3_iter4_reg),
        .I2(icmp_ln878_4_reg_1743_pp3_iter4_reg),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_534),
        .O(\icmp_ln878_5_reg_1747_pp3_iter4_reg_reg[0] [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1793[9]_i_2 
       (.I0(buf_V_2_load_reg_1782[9]),
        .I1(Q[1]),
        .I2(q0[9]),
        .I3(Q[0]),
        .I4(\ap_phi_reg_pp3_iter6_buf_cop_V_1_reg_499_reg[23] [9]),
        .O(buf_cop_V_0_fu_812_p5[9]));
endmodule

(* ORIG_REF_NAME = "erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram" *) 
module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_13
   (q0,
    Q,
    ap_enable_reg_pp3_iter2,
    icmp_ln878_4_reg_1743_pp3_iter1_reg,
    icmp_ln878_5_reg_1747_pp3_iter1_reg,
    ap_block_pp3_stage0_11001__0,
    ram_reg_0_0,
    icmp_ln878_reg_1626,
    img_in_data_empty_n,
    ram_reg_0_1,
    icmp_ln878_reg_1626_pp1_iter1_reg,
    ram_reg_1_0,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ap_clk,
    E,
    buf_V_0_load_reg_17700,
    ram_reg_0_5);
  output [23:0]q0;
  input [1:0]Q;
  input ap_enable_reg_pp3_iter2;
  input icmp_ln878_4_reg_1743_pp3_iter1_reg;
  input icmp_ln878_5_reg_1747_pp3_iter1_reg;
  input ap_block_pp3_stage0_11001__0;
  input ram_reg_0_0;
  input icmp_ln878_reg_1626;
  input img_in_data_empty_n;
  input ram_reg_0_1;
  input icmp_ln878_reg_1626_pp1_iter1_reg;
  input [23:0]ram_reg_1_0;
  input [10:0]ram_reg_0_2;
  input [10:0]ram_reg_0_3;
  input ram_reg_0_4;
  input ap_clk;
  input [0:0]E;
  input buf_V_0_load_reg_17700;
  input [10:0]ram_reg_0_5;

  wire [0:0]E;
  wire [1:0]Q;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter2;
  wire buf_V_0_load_reg_17700;
  wire [10:0]buf_V_1_address1;
  wire buf_V_1_address1127_out__0;
  wire buf_V_1_address11__0;
  wire buf_V_1_ce1;
  wire [23:0]buf_V_1_d1;
  wire buf_V_1_we1;
  wire icmp_ln878_4_reg_1743_pp3_iter1_reg;
  wire icmp_ln878_5_reg_1747_pp3_iter1_reg;
  wire icmp_ln878_reg_1626;
  wire icmp_ln878_reg_1626_pp1_iter1_reg;
  wire img_in_data_empty_n;
  wire p_5_in;
  wire [23:0]q0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire [10:0]ram_reg_0_2;
  wire [10:0]ram_reg_0_3;
  wire ram_reg_0_4;
  wire [10:0]ram_reg_0_5;
  wire [23:0]ram_reg_1_0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [15:6]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166/buf_V_1_U/erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,buf_V_1_address1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_0_5,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buf_V_1_d1[15:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,buf_V_1_d1[17:16]}),
        .DIPBDIP({1'b0,1'b0,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:16],q0[15:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:2],q0[17:16]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_V_1_we1),
        .ENBWREN(E),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf_V_0_load_reg_17700),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({buf_V_1_ce1,buf_V_1_ce1,buf_V_1_ce1,buf_V_1_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hEAAAEAEAEAEAEAEA)) 
    ram_reg_0_i_1
       (.I0(p_5_in),
        .I1(icmp_ln878_reg_1626_pp1_iter1_reg),
        .I2(ram_reg_0_1),
        .I3(img_in_data_empty_n),
        .I4(icmp_ln878_reg_1626),
        .I5(ram_reg_0_0),
        .O(buf_V_1_we1));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_0_i_10__0
       (.I0(buf_V_1_address1127_out__0),
        .I1(ram_reg_0_2[2]),
        .I2(buf_V_1_address11__0),
        .I3(ram_reg_0_3[2]),
        .O(buf_V_1_address1[2]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_0_i_11__0
       (.I0(buf_V_1_address1127_out__0),
        .I1(ram_reg_0_2[1]),
        .I2(buf_V_1_address11__0),
        .I3(ram_reg_0_3[1]),
        .O(buf_V_1_address1[1]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_0_i_12__0
       (.I0(buf_V_1_address1127_out__0),
        .I1(ram_reg_0_2[0]),
        .I2(buf_V_1_address11__0),
        .I3(ram_reg_0_3[0]),
        .O(buf_V_1_address1[0]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_13__0
       (.I0(ram_reg_1_0[15]),
        .I1(buf_V_1_address11__0),
        .O(buf_V_1_d1[15]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_14__0
       (.I0(ram_reg_1_0[14]),
        .I1(buf_V_1_address11__0),
        .O(buf_V_1_d1[14]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_15
       (.I0(ram_reg_1_0[13]),
        .I1(buf_V_1_address11__0),
        .O(buf_V_1_d1[13]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_16
       (.I0(ram_reg_1_0[12]),
        .I1(buf_V_1_address11__0),
        .O(buf_V_1_d1[12]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_17
       (.I0(ram_reg_1_0[11]),
        .I1(buf_V_1_address11__0),
        .O(buf_V_1_d1[11]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_18
       (.I0(ram_reg_1_0[10]),
        .I1(buf_V_1_address11__0),
        .O(buf_V_1_d1[10]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_19
       (.I0(ram_reg_1_0[9]),
        .I1(buf_V_1_address11__0),
        .O(buf_V_1_d1[9]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_0_i_2
       (.I0(buf_V_1_address1127_out__0),
        .I1(ram_reg_0_2[10]),
        .I2(buf_V_1_address11__0),
        .I3(ram_reg_0_3[10]),
        .O(buf_V_1_address1[10]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_20
       (.I0(ram_reg_1_0[8]),
        .I1(buf_V_1_address11__0),
        .O(buf_V_1_d1[8]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_21
       (.I0(ram_reg_1_0[7]),
        .I1(buf_V_1_address11__0),
        .O(buf_V_1_d1[7]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_22
       (.I0(ram_reg_1_0[6]),
        .I1(buf_V_1_address11__0),
        .O(buf_V_1_d1[6]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_23
       (.I0(ram_reg_1_0[5]),
        .I1(buf_V_1_address11__0),
        .O(buf_V_1_d1[5]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_24
       (.I0(ram_reg_1_0[4]),
        .I1(buf_V_1_address11__0),
        .O(buf_V_1_d1[4]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_25
       (.I0(ram_reg_1_0[3]),
        .I1(buf_V_1_address11__0),
        .O(buf_V_1_d1[3]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_26
       (.I0(ram_reg_1_0[2]),
        .I1(buf_V_1_address11__0),
        .O(buf_V_1_d1[2]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_27
       (.I0(ram_reg_1_0[1]),
        .I1(buf_V_1_address11__0),
        .O(buf_V_1_d1[1]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_28
       (.I0(ram_reg_1_0[0]),
        .I1(buf_V_1_address11__0),
        .O(buf_V_1_d1[0]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_29
       (.I0(ram_reg_1_0[17]),
        .I1(buf_V_1_address11__0),
        .O(buf_V_1_d1[17]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_30
       (.I0(ram_reg_1_0[16]),
        .I1(buf_V_1_address11__0),
        .O(buf_V_1_d1[16]));
  LUT5 #(
    .INIT(32'hFFBFAAAA)) 
    ram_reg_0_i_31
       (.I0(p_5_in),
        .I1(ram_reg_0_0),
        .I2(icmp_ln878_reg_1626),
        .I3(img_in_data_empty_n),
        .I4(ram_reg_0_1),
        .O(buf_V_1_ce1));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_0_i_32__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp3_iter2),
        .I3(icmp_ln878_4_reg_1743_pp3_iter1_reg),
        .I4(icmp_ln878_5_reg_1747_pp3_iter1_reg),
        .I5(ap_block_pp3_stage0_11001__0),
        .O(p_5_in));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    ram_reg_0_i_33
       (.I0(ap_enable_reg_pp3_iter2),
        .I1(icmp_ln878_4_reg_1743_pp3_iter1_reg),
        .I2(icmp_ln878_5_reg_1747_pp3_iter1_reg),
        .I3(ram_reg_0_4),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(buf_V_1_address1127_out__0));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    ram_reg_0_i_34__0
       (.I0(ram_reg_0_4),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(icmp_ln878_4_reg_1743_pp3_iter1_reg),
        .I3(icmp_ln878_5_reg_1747_pp3_iter1_reg),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(buf_V_1_address11__0));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_0_i_3__0
       (.I0(buf_V_1_address1127_out__0),
        .I1(ram_reg_0_2[9]),
        .I2(buf_V_1_address11__0),
        .I3(ram_reg_0_3[9]),
        .O(buf_V_1_address1[9]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_0_i_4__0
       (.I0(buf_V_1_address1127_out__0),
        .I1(ram_reg_0_2[8]),
        .I2(buf_V_1_address11__0),
        .I3(ram_reg_0_3[8]),
        .O(buf_V_1_address1[8]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_0_i_5__0
       (.I0(buf_V_1_address1127_out__0),
        .I1(ram_reg_0_2[7]),
        .I2(buf_V_1_address11__0),
        .I3(ram_reg_0_3[7]),
        .O(buf_V_1_address1[7]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_0_i_6__0
       (.I0(buf_V_1_address1127_out__0),
        .I1(ram_reg_0_2[6]),
        .I2(buf_V_1_address11__0),
        .I3(ram_reg_0_3[6]),
        .O(buf_V_1_address1[6]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_0_i_7__0
       (.I0(buf_V_1_address1127_out__0),
        .I1(ram_reg_0_2[5]),
        .I2(buf_V_1_address11__0),
        .I3(ram_reg_0_3[5]),
        .O(buf_V_1_address1[5]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_0_i_8__0
       (.I0(buf_V_1_address1127_out__0),
        .I1(ram_reg_0_2[4]),
        .I2(buf_V_1_address11__0),
        .I3(ram_reg_0_3[4]),
        .O(buf_V_1_address1[4]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_0_i_9__0
       (.I0(buf_V_1_address1127_out__0),
        .I1(ram_reg_0_2[3]),
        .I2(buf_V_1_address11__0),
        .I3(ram_reg_0_3[3]),
        .O(buf_V_1_address1[3]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166/buf_V_1_U/erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({buf_V_1_address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_0_5,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buf_V_1_d1[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[15:6],q0[23:18]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(buf_V_1_we1),
        .ENBWREN(E),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf_V_0_load_reg_17700),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({buf_V_1_ce1,buf_V_1_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_1_i_1
       (.I0(ram_reg_1_0[23]),
        .I1(buf_V_1_address11__0),
        .O(buf_V_1_d1[23]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_1_i_2
       (.I0(ram_reg_1_0[22]),
        .I1(buf_V_1_address11__0),
        .O(buf_V_1_d1[22]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_1_i_3
       (.I0(ram_reg_1_0[21]),
        .I1(buf_V_1_address11__0),
        .O(buf_V_1_d1[21]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_1_i_4
       (.I0(ram_reg_1_0[20]),
        .I1(buf_V_1_address11__0),
        .O(buf_V_1_d1[20]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_1_i_5
       (.I0(ram_reg_1_0[19]),
        .I1(buf_V_1_address11__0),
        .O(buf_V_1_d1[19]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_1_i_6
       (.I0(ram_reg_1_0[18]),
        .I1(buf_V_1_address11__0),
        .O(buf_V_1_d1[18]));
endmodule

(* ORIG_REF_NAME = "erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram" *) 
module composable_pr_0_dilate_erode_erode_accel_0_erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_14
   (E,
    internal_full_n_reg,
    ap_enable_reg_pp3_iter2_reg,
    i_col_V_0_reg_3591__0,
    p_61_in,
    q0,
    ap_enable_reg_pp3_iter3,
    Q,
    ap_enable_reg_pp2_iter1,
    ram_reg_1_0,
    ram_reg_0_0,
    icmp_ln878_1_reg_1635,
    img_out_data_full_n,
    ram_reg_0_1,
    icmp_ln882_reg_1766_pp3_iter10_reg,
    img_in_data_empty_n,
    ap_enable_reg_pp3_iter1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_0_10,
    ram_reg_0_11,
    ram_reg_0_12,
    ram_reg_0_13,
    \reg_564_reg[0] ,
    ap_enable_reg_pp3_iter2,
    icmp_ln878_4_reg_1743_pp3_iter1_reg,
    icmp_ln878_5_reg_1747_pp3_iter1_reg,
    \reg_564_reg[0]_0 ,
    \reg_564_reg[0]_1 ,
    ap_clk,
    buf_V_0_load_reg_17700,
    ram_reg_0_14);
  output [0:0]E;
  output internal_full_n_reg;
  output ap_enable_reg_pp3_iter2_reg;
  output i_col_V_0_reg_3591__0;
  output p_61_in;
  output [23:0]q0;
  input ap_enable_reg_pp3_iter3;
  input [0:0]Q;
  input ap_enable_reg_pp2_iter1;
  input [23:0]ram_reg_1_0;
  input [1:0]ram_reg_0_0;
  input icmp_ln878_1_reg_1635;
  input img_out_data_full_n;
  input ram_reg_0_1;
  input icmp_ln882_reg_1766_pp3_iter10_reg;
  input img_in_data_empty_n;
  input ap_enable_reg_pp3_iter1;
  input [10:0]ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_0_10;
  input ram_reg_0_11;
  input ram_reg_0_12;
  input ram_reg_0_13;
  input \reg_564_reg[0] ;
  input ap_enable_reg_pp3_iter2;
  input icmp_ln878_4_reg_1743_pp3_iter1_reg;
  input icmp_ln878_5_reg_1747_pp3_iter1_reg;
  input \reg_564_reg[0]_0 ;
  input \reg_564_reg[0]_1 ;
  input ap_clk;
  input buf_V_0_load_reg_17700;
  input [10:0]ram_reg_0_14;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter2;
  wire ap_enable_reg_pp3_iter2_reg;
  wire ap_enable_reg_pp3_iter3;
  wire [10:0]buf_V_0_address1;
  wire buf_V_0_address1138_out__0;
  wire buf_V_0_address11__0;
  wire buf_V_0_ce1;
  wire [23:0]buf_V_0_d1;
  wire buf_V_0_load_reg_17700;
  wire buf_V_0_we1;
  wire i_col_V_0_reg_3591__0;
  wire icmp_ln878_1_reg_1635;
  wire icmp_ln878_4_reg_1743_pp3_iter1_reg;
  wire icmp_ln878_5_reg_1747_pp3_iter1_reg;
  wire icmp_ln882_reg_1766_pp3_iter10_reg;
  wire img_in_data_empty_n;
  wire img_out_data_full_n;
  wire internal_full_n_reg;
  wire p_61_in;
  wire [23:0]q0;
  wire [1:0]ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire [10:0]ram_reg_0_14;
  wire [10:0]ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire [23:0]ram_reg_1_0;
  wire \reg_564_reg[0] ;
  wire \reg_564_reg[0]_0 ;
  wire \reg_564_reg[0]_1 ;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [15:6]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;

  LUT3 #(
    .INIT(8'h80)) 
    \i_col_V_0_reg_359[12]_i_1 
       (.I0(Q),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(icmp_ln878_1_reg_1635),
        .O(i_col_V_0_reg_3591__0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166/buf_V_0_U/erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,buf_V_0_address1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_0_14,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buf_V_0_d1[15:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,buf_V_0_d1[17:16]}),
        .DIPBDIP({1'b0,1'b0,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:16],q0[15:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:2],q0[17:16]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_V_0_we1),
        .ENBWREN(E),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf_V_0_load_reg_17700),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({buf_V_0_ce1,buf_V_0_ce1,buf_V_0_ce1,buf_V_0_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_0_i_10
       (.I0(buf_V_0_address1138_out__0),
        .I1(ram_reg_0_2[4]),
        .I2(buf_V_0_address11__0),
        .I3(ram_reg_0_7),
        .O(buf_V_0_address1[4]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_0_i_11
       (.I0(buf_V_0_address1138_out__0),
        .I1(ram_reg_0_2[3]),
        .I2(buf_V_0_address11__0),
        .I3(ram_reg_0_6),
        .O(buf_V_0_address1[3]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_0_i_12
       (.I0(buf_V_0_address1138_out__0),
        .I1(ram_reg_0_2[2]),
        .I2(buf_V_0_address11__0),
        .I3(ram_reg_0_5),
        .O(buf_V_0_address1[2]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_0_i_13
       (.I0(buf_V_0_address1138_out__0),
        .I1(ram_reg_0_2[1]),
        .I2(buf_V_0_address11__0),
        .I3(ram_reg_0_4),
        .O(buf_V_0_address1[1]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_0_i_14
       (.I0(buf_V_0_address1138_out__0),
        .I1(ram_reg_0_2[0]),
        .I2(buf_V_0_address11__0),
        .I3(ram_reg_0_3),
        .O(buf_V_0_address1[0]));
  LUT5 #(
    .INIT(32'hFF00EAEA)) 
    ram_reg_0_i_15__1
       (.I0(buf_V_0_address11__0),
        .I1(Q),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ram_reg_1_0[15]),
        .I4(buf_V_0_address1138_out__0),
        .O(buf_V_0_d1[15]));
  LUT5 #(
    .INIT(32'hFF00EAEA)) 
    ram_reg_0_i_16__1
       (.I0(buf_V_0_address11__0),
        .I1(Q),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ram_reg_1_0[14]),
        .I4(buf_V_0_address1138_out__0),
        .O(buf_V_0_d1[14]));
  LUT5 #(
    .INIT(32'hFF00EAEA)) 
    ram_reg_0_i_17__1
       (.I0(buf_V_0_address11__0),
        .I1(Q),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ram_reg_1_0[13]),
        .I4(buf_V_0_address1138_out__0),
        .O(buf_V_0_d1[13]));
  LUT5 #(
    .INIT(32'hFF00EAEA)) 
    ram_reg_0_i_18__1
       (.I0(buf_V_0_address11__0),
        .I1(Q),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ram_reg_1_0[12]),
        .I4(buf_V_0_address1138_out__0),
        .O(buf_V_0_d1[12]));
  LUT5 #(
    .INIT(32'hFF00EAEA)) 
    ram_reg_0_i_19__1
       (.I0(buf_V_0_address11__0),
        .I1(Q),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ram_reg_1_0[11]),
        .I4(buf_V_0_address1138_out__0),
        .O(buf_V_0_d1[11]));
  LUT5 #(
    .INIT(32'hFFFF0004)) 
    ram_reg_0_i_1__0
       (.I0(internal_full_n_reg),
        .I1(ap_enable_reg_pp3_iter2_reg),
        .I2(ram_reg_0_0[0]),
        .I3(ram_reg_0_0[1]),
        .I4(i_col_V_0_reg_3591__0),
        .O(buf_V_0_we1));
  LUT5 #(
    .INIT(32'hFF00EAEA)) 
    ram_reg_0_i_20__0
       (.I0(buf_V_0_address11__0),
        .I1(Q),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ram_reg_1_0[10]),
        .I4(buf_V_0_address1138_out__0),
        .O(buf_V_0_d1[10]));
  LUT5 #(
    .INIT(32'hFF00EAEA)) 
    ram_reg_0_i_21__0
       (.I0(buf_V_0_address11__0),
        .I1(Q),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ram_reg_1_0[9]),
        .I4(buf_V_0_address1138_out__0),
        .O(buf_V_0_d1[9]));
  LUT5 #(
    .INIT(32'hFF00EAEA)) 
    ram_reg_0_i_22__0
       (.I0(buf_V_0_address11__0),
        .I1(Q),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ram_reg_1_0[8]),
        .I4(buf_V_0_address1138_out__0),
        .O(buf_V_0_d1[8]));
  LUT5 #(
    .INIT(32'hFF00EAEA)) 
    ram_reg_0_i_23__0
       (.I0(buf_V_0_address11__0),
        .I1(Q),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ram_reg_1_0[7]),
        .I4(buf_V_0_address1138_out__0),
        .O(buf_V_0_d1[7]));
  LUT5 #(
    .INIT(32'hFF00EAEA)) 
    ram_reg_0_i_24__0
       (.I0(buf_V_0_address11__0),
        .I1(Q),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ram_reg_1_0[6]),
        .I4(buf_V_0_address1138_out__0),
        .O(buf_V_0_d1[6]));
  LUT5 #(
    .INIT(32'hFF00EAEA)) 
    ram_reg_0_i_25__0
       (.I0(buf_V_0_address11__0),
        .I1(Q),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ram_reg_1_0[5]),
        .I4(buf_V_0_address1138_out__0),
        .O(buf_V_0_d1[5]));
  LUT5 #(
    .INIT(32'hFF00EAEA)) 
    ram_reg_0_i_26__0
       (.I0(buf_V_0_address11__0),
        .I1(Q),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ram_reg_1_0[4]),
        .I4(buf_V_0_address1138_out__0),
        .O(buf_V_0_d1[4]));
  LUT5 #(
    .INIT(32'hFF00EAEA)) 
    ram_reg_0_i_27__0
       (.I0(buf_V_0_address11__0),
        .I1(Q),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ram_reg_1_0[3]),
        .I4(buf_V_0_address1138_out__0),
        .O(buf_V_0_d1[3]));
  LUT5 #(
    .INIT(32'hFF00EAEA)) 
    ram_reg_0_i_28__0
       (.I0(buf_V_0_address11__0),
        .I1(Q),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ram_reg_1_0[2]),
        .I4(buf_V_0_address1138_out__0),
        .O(buf_V_0_d1[2]));
  LUT5 #(
    .INIT(32'hFF00EAEA)) 
    ram_reg_0_i_29__0
       (.I0(buf_V_0_address11__0),
        .I1(Q),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ram_reg_1_0[1]),
        .I4(buf_V_0_address1138_out__0),
        .O(buf_V_0_d1[1]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_2__1
       (.I0(ap_enable_reg_pp3_iter3),
        .I1(internal_full_n_reg),
        .O(E));
  LUT5 #(
    .INIT(32'hFF00EAEA)) 
    ram_reg_0_i_30__0
       (.I0(buf_V_0_address11__0),
        .I1(Q),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ram_reg_1_0[0]),
        .I4(buf_V_0_address1138_out__0),
        .O(buf_V_0_d1[0]));
  LUT5 #(
    .INIT(32'hFF00EAEA)) 
    ram_reg_0_i_31__0
       (.I0(buf_V_0_address11__0),
        .I1(Q),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ram_reg_1_0[17]),
        .I4(buf_V_0_address1138_out__0),
        .O(buf_V_0_d1[17]));
  LUT5 #(
    .INIT(32'hFF00EAEA)) 
    ram_reg_0_i_32
       (.I0(buf_V_0_address11__0),
        .I1(Q),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ram_reg_1_0[16]),
        .I4(buf_V_0_address1138_out__0),
        .O(buf_V_0_d1[16]));
  LUT6 #(
    .INIT(64'hFFFF010001000100)) 
    ram_reg_0_i_33__0
       (.I0(ram_reg_0_0[1]),
        .I1(ram_reg_0_0[0]),
        .I2(internal_full_n_reg),
        .I3(ap_enable_reg_pp3_iter2_reg),
        .I4(Q),
        .I5(ap_enable_reg_pp2_iter1),
        .O(buf_V_0_ce1));
  LUT6 #(
    .INIT(64'h0404FF0404040404)) 
    ram_reg_0_i_34
       (.I0(img_out_data_full_n),
        .I1(ram_reg_0_1),
        .I2(icmp_ln882_reg_1766_pp3_iter10_reg),
        .I3(p_61_in),
        .I4(img_in_data_empty_n),
        .I5(ap_enable_reg_pp3_iter1),
        .O(internal_full_n_reg));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_0_i_35
       (.I0(ap_enable_reg_pp3_iter2),
        .I1(icmp_ln878_4_reg_1743_pp3_iter1_reg),
        .I2(icmp_ln878_5_reg_1747_pp3_iter1_reg),
        .O(ap_enable_reg_pp3_iter2_reg));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    ram_reg_0_i_36
       (.I0(ap_enable_reg_pp3_iter2),
        .I1(icmp_ln878_4_reg_1743_pp3_iter1_reg),
        .I2(icmp_ln878_5_reg_1747_pp3_iter1_reg),
        .I3(\reg_564_reg[0] ),
        .I4(ram_reg_0_0[0]),
        .I5(ram_reg_0_0[1]),
        .O(buf_V_0_address1138_out__0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    ram_reg_0_i_37
       (.I0(\reg_564_reg[0] ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(icmp_ln878_4_reg_1743_pp3_iter1_reg),
        .I3(icmp_ln878_5_reg_1747_pp3_iter1_reg),
        .I4(ram_reg_0_0[0]),
        .I5(ram_reg_0_0[1]),
        .O(buf_V_0_address11__0));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_0_i_4
       (.I0(buf_V_0_address1138_out__0),
        .I1(ram_reg_0_2[10]),
        .I2(buf_V_0_address11__0),
        .I3(ram_reg_0_13),
        .O(buf_V_0_address1[10]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_0_i_5
       (.I0(buf_V_0_address1138_out__0),
        .I1(ram_reg_0_2[9]),
        .I2(buf_V_0_address11__0),
        .I3(ram_reg_0_12),
        .O(buf_V_0_address1[9]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_0_i_6
       (.I0(buf_V_0_address1138_out__0),
        .I1(ram_reg_0_2[8]),
        .I2(buf_V_0_address11__0),
        .I3(ram_reg_0_11),
        .O(buf_V_0_address1[8]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_0_i_7
       (.I0(buf_V_0_address1138_out__0),
        .I1(ram_reg_0_2[7]),
        .I2(buf_V_0_address11__0),
        .I3(ram_reg_0_10),
        .O(buf_V_0_address1[7]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_0_i_8
       (.I0(buf_V_0_address1138_out__0),
        .I1(ram_reg_0_2[6]),
        .I2(buf_V_0_address11__0),
        .I3(ram_reg_0_9),
        .O(buf_V_0_address1[6]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_0_i_9
       (.I0(buf_V_0_address1138_out__0),
        .I1(ram_reg_0_2[5]),
        .I2(buf_V_0_address11__0),
        .I3(ram_reg_0_8),
        .O(buf_V_0_address1[5]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "grp_xferode_1080_1920_3_9_1_0_1921_3_3_s_fu_166/buf_V_0_U/erode_accel_xferode_1080_1920_3_9_1_0_1921_3_3_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({buf_V_0_address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_0_14,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buf_V_0_d1[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[15:6],q0[23:18]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(buf_V_0_we1),
        .ENBWREN(E),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf_V_0_load_reg_17700),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({buf_V_0_ce1,buf_V_0_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hFF00EAEA)) 
    ram_reg_1_i_1__1
       (.I0(buf_V_0_address11__0),
        .I1(Q),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ram_reg_1_0[23]),
        .I4(buf_V_0_address1138_out__0),
        .O(buf_V_0_d1[23]));
  LUT5 #(
    .INIT(32'hFF00EAEA)) 
    ram_reg_1_i_2__1
       (.I0(buf_V_0_address11__0),
        .I1(Q),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ram_reg_1_0[22]),
        .I4(buf_V_0_address1138_out__0),
        .O(buf_V_0_d1[22]));
  LUT5 #(
    .INIT(32'hFF00EAEA)) 
    ram_reg_1_i_3__1
       (.I0(buf_V_0_address11__0),
        .I1(Q),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ram_reg_1_0[21]),
        .I4(buf_V_0_address1138_out__0),
        .O(buf_V_0_d1[21]));
  LUT5 #(
    .INIT(32'hFF00EAEA)) 
    ram_reg_1_i_4__1
       (.I0(buf_V_0_address11__0),
        .I1(Q),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ram_reg_1_0[20]),
        .I4(buf_V_0_address1138_out__0),
        .O(buf_V_0_d1[20]));
  LUT5 #(
    .INIT(32'hFF00EAEA)) 
    ram_reg_1_i_5__1
       (.I0(buf_V_0_address11__0),
        .I1(Q),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ram_reg_1_0[19]),
        .I4(buf_V_0_address1138_out__0),
        .O(buf_V_0_d1[19]));
  LUT5 #(
    .INIT(32'hFF00EAEA)) 
    ram_reg_1_i_6__1
       (.I0(buf_V_0_address11__0),
        .I1(Q),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ram_reg_1_0[18]),
        .I4(buf_V_0_address1138_out__0),
        .O(buf_V_0_d1[18]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_564[23]_i_3 
       (.I0(\reg_564_reg[0] ),
        .I1(\reg_564_reg[0]_0 ),
        .I2(\reg_564_reg[0]_1 ),
        .O(p_61_in));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
