{:input (genetic.mutation/change-names-remove-clause 1819504880 (genetic.representation/genetic-representation "../tmp3/58115.31D8DA15.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_5, wire1_6);\n  wire \\:missing_edge ;\n  input wire0_5;\n  wire wire0_5;\n  output wire1_6;\n  wire wire1_6;\n  wire wire2;\n  wire wire3;\n  wire wire4;\n  wire wire5_6;\n  assign wire5_6 = 2'hx >> wire0_5;\n  assign wire2 = 1'h0;\n  assign wire3 = 1'h1;\n  assign wire4 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire1_6 = wire5_6;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/1F6B5D57.v:3.1-19.10\" *)\nmodule postsynth(wire0_5, wire1_6);\n  (* src = \"/dev/shm/fuzzmount37B880B5/1F6B5D57.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/1F6B5D57.v:5.9-5.16\" *)\n  input wire0_5;\n  wire wire0_5;\n  (* src = \"/dev/shm/fuzzmount37B880B5/1F6B5D57.v:7.10-7.17\" *)\n  output wire1_6;\n  wire wire1_6;\n  (* src = \"/dev/shm/fuzzmount37B880B5/1F6B5D57.v:9.8-9.13\" *)\n  wire wire2;\n  (* src = \"/dev/shm/fuzzmount37B880B5/1F6B5D57.v:10.8-10.13\" *)\n  wire wire3;\n  (* src = \"/dev/shm/fuzzmount37B880B5/1F6B5D57.v:11.8-11.13\" *)\n  wire wire4;\n  (* src = \"/dev/shm/fuzzmount37B880B5/1F6B5D57.v:12.8-12.15\" *)\n  wire wire5_6;\n  assign \\:missing_edge  = 1'h0;\n  assign wire1_6 = 1'hx;\n  assign wire2 = 1'h0;\n  assign wire3 = 1'h1;\n  assign wire4 = 1'h0;\n  assign wire5_6 = 1'hx;\nendmodule\n", :proof {:exit 2, :out "SBY 16:54:29 [/tmp/tmpi_hiw3r7] Copy '/dev/shm/fuzzmount37B880B5/top.v' to '/tmp/tmpi_hiw3r7/src/top.v'.\nSBY 16:54:29 [/tmp/tmpi_hiw3r7] Copy '/dev/shm/fuzzmount37B880B5/1F6B5D57.v' to '/tmp/tmpi_hiw3r7/src/1F6B5D57.v'.\nSBY 16:54:29 [/tmp/tmpi_hiw3r7] Copy '/dev/shm/fuzzmount37B880B5/1F6B5D57.post.v' to '/tmp/tmpi_hiw3r7/src/1F6B5D57.post.v'.\nSBY 16:54:29 [/tmp/tmpi_hiw3r7] engine_0: abc pdr\nSBY 16:54:29 [/tmp/tmpi_hiw3r7] base: starting process \"cd /tmp/tmpi_hiw3r7/src; /vagrant/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 16:54:37 [/tmp/tmpi_hiw3r7] base: finished (returncode=0)\nSBY 16:54:37 [/tmp/tmpi_hiw3r7] aig: starting process \"cd /tmp/tmpi_hiw3r7/model; /vagrant/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 16:54:47 [/tmp/tmpi_hiw3r7] aig: finished (returncode=0)\nSBY 16:54:47 [/tmp/tmpi_hiw3r7] engine_0: starting process \"cd /tmp/tmpi_hiw3r7; /vagrant/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 16:54:47 [/tmp/tmpi_hiw3r7] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 16:54:47 [/tmp/tmpi_hiw3r7] engine_0: Warning: The network has no constraints.\nSBY 16:54:47 [/tmp/tmpi_hiw3r7] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 16:54:47 [/tmp/tmpi_hiw3r7] engine_0: finished (returncode=0)\nSBY 16:54:47 [/tmp/tmpi_hiw3r7] engine_0: Status returned by engine: FAIL\nSBY 16:54:47 [/tmp/tmpi_hiw3r7] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:17 (17)\nSBY 16:54:47 [/tmp/tmpi_hiw3r7] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY 16:54:47 [/tmp/tmpi_hiw3r7] summary: engine_0 (abc pdr) returned FAIL\nSBY 16:54:47 [/tmp/tmpi_hiw3r7] Removing directory '/tmp/tmpi_hiw3r7'.\nSBY 16:54:47 [/tmp/tmpi_hiw3r7] DONE (FAIL, rc=2)\n", :err ""}}}