timestamp 1587121818
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
use En_clk_din En_clk_din_0 -1 0 -1019 0 -1 61400
use NO_ClkGen NO_ClkGen_0 -1 0 -5585 0 -1 61573
use via_dev$85 via_dev$85_7 1 0 -7239 0 1 58936
use via_dev$85 via_dev$85_6 1 0 -7447 0 1 59120
use via_dev$85 via_dev$85_5 1 0 -6894 0 1 58686
use via_dev$85 via_dev$85_4 1 0 -3412 0 1 60611
use via_dev$85 via_dev$85_3 1 0 -3179 0 1 61167
use via_dev$85 via_dev$85_1 1 0 -5376 0 1 59507
use via_dev$85 via_dev$85_0 1 0 -5376 0 1 58541
use via_dev$85 via_dev$85_2 1 0 -1567 0 1 61164
use swmatrix_row_10 swmatrix_row_10_0[0:0:0][0:23:2654] 1 0 -6556 0 1 -4154
port "D_out" 27 -6888 -4960 -6888 -4960 m3
port "BUS[10]" 40 52157 -4304 52157 -4304 m4
port "BUS[9]" 39 45934 -4301 45934 -4301 m4
port "BUS[8]" 38 39694 -4301 39694 -4301 m4
port "BUS[7]" 37 33454 -4301 33454 -4301 m4
port "BUS[6]" 36 27214 -4301 27214 -4301 m4
port "BUS[5]" 35 20974 -4301 20974 -4301 m4
port "BUS[4]" 34 14734 -4301 14734 -4301 m4
port "BUS[3]" 33 8494 -4301 8494 -4301 m4
port "BUS[2]" 32 2254 -4301 2254 -4301 m4
port "BUS[1]" 31 -4095 -4304 -4095 -4304 m4
port "PIN[24]" 26 56049 -3526 56049 -3526 m3
port "PIN[23]" 25 56037 -872 56037 -872 m3
port "PIN[22]" 24 56044 1782 56044 1782 m3
port "PIN[21]" 20 56051 4436 56051 4436 m3
port "PIN[20]" 23 56045 7090 56045 7090 m3
port "PIN[19]" 22 56045 9744 56045 9744 m3
port "PIN[18]" 21 56045 12398 56045 12398 m3
port "PIN[17]" 19 56036 15052 56036 15052 m3
port "PIN[16]" 18 56045 17706 56045 17706 m3
port "PIN[15]" 17 56045 20360 56045 20360 m3
port "PIN[14]" 16 56050 23014 56050 23014 m3
port "PIN[13]" 15 56049 25668 56049 25668 m3
port "PIN[12]" 14 56025 28322 56025 28322 m3
port "PIN[11]" 13 56004 30976 56004 30976 m3
port "PIN[10]" 12 56025 33629 56025 33629 m3
port "PIN[9]" 11 56004 36284 56004 36284 m3
port "PIN[8]" 10 55903 38938 55903 38938 m3
port "PIN[7]" 9 55936 41592 55936 41592 m3
port "PIN[6]" 8 55993 44246 55993 44246 m3
port "PIN[5]" 7 55992 46900 55992 46900 m3
port "PIN[4]" 6 55977 49554 55977 49554 m3
port "PIN[3]" 5 55973 52208 55973 52208 m3
port "PIN[2]" 4 55938 54863 55938 54863 m3
port "PIN[1]" 3 56011 57516 56011 57516 m3
port "d_in" 30 1498 61761 1498 61761 m2
port "clk" 29 1261 61752 1261 61752 m2
port "Enable" 28 1043 61752 1043 61752 m2
port "vss" 1 842 60548 842 60548 m1
port "vdd" 2 -68 59960 -68 59960 m1
node "D_out" 0 0 -6888 -4960 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "BUS[10]" 0 49.2036 52157 -4304 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5588 342 0 0
node "BUS[9]" 0 49.2036 45934 -4301 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5588 342 0 0
node "BUS[8]" 0 49.2036 39694 -4301 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5588 342 0 0
node "BUS[7]" 0 49.2036 33454 -4301 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5588 342 0 0
node "BUS[6]" 0 49.2036 27214 -4301 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5588 342 0 0
node "BUS[5]" 0 49.2036 20974 -4301 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5588 342 0 0
node "BUS[4]" 0 49.2036 14734 -4301 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5588 342 0 0
node "BUS[3]" 0 49.2036 8494 -4301 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5588 342 0 0
node "BUS[2]" 0 49.2036 2254 -4301 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5588 342 0 0
node "BUS[1]" 0 49.2036 -4095 -4304 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5588 342 0 0
node "PIN[24]" 0 187.763 56049 -3526 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[23]" 0 187.763 56037 -872 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[22]" 0 187.763 56044 1782 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[21]" 0 187.763 56051 4436 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[20]" 0 187.763 56045 7090 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[19]" 0 187.763 56045 9744 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[18]" 0 187.763 56045 12398 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[17]" 0 187.763 56036 15052 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[16]" 0 187.763 56045 17706 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[15]" 0 187.763 56045 20360 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[14]" 0 187.763 56050 23014 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[13]" 0 187.763 56049 25668 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[12]" 0 187.763 56025 28322 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[11]" 0 187.763 56004 30976 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[10]" 0 187.763 56025 33629 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[9]" 0 187.763 56004 36284 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[8]" 0 187.763 55903 38938 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[7]" 0 187.763 55936 41592 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[6]" 0 187.763 55993 44246 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[5]" 0 187.763 55992 46900 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[4]" 0 187.763 55977 49554 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[3]" 0 187.763 55973 52208 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[2]" 0 187.763 55938 54863 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[1]" 0 182.889 56011 57516 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "m3_n5376_59507#" 5 1424.69 -5376 59507 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 546600 11132 0 0 0 0
node "m3_n3412_60711#" 1 139.809 -3412 60711 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 78900 1778 0 0 0 0
node "m2_n5376_58519#" 1 382.466 -5376 58519 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 108800 2376 0 0 0 0 0 0
node "m2_n6894_58686#" 5 1781.83 -6894 58686 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 550700 11214 0 0 0 0 0 0
node "d_in" 2 505.29 1498 61761 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 209800 4396 0 0 0 0 0 0
node "clk" 2 167.71 1261 61752 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 167900 3558 0 0 0 0 0 0
node "m2_n7239_58978#" 2 406.916 -7239 58978 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 227000 4740 0 0 0 0 0 0
node "Enable" 1 239.521 1043 61752 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127500 2750 0 0 0 0 0 0
node "m2_n3232_61401#" 0 39.082 -3232 61401 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8900 378 0 0 0 0 0 0
node "m2_n7447_59120#" 3 809.794 -7447 59120 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 296999 6138 0 0 0 0 0 0
node "vss" 27 32361.8 842 60548 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11973166 120004 0 0 0 0 0 0 0 0
node "vdd" 1 6422.54 -68 59960 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4694729 15414 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m2_n6894_58686#" "m2_n5376_58519#" 40.0653
cap "PIN[1]" "vss" 7.78673
cap "m2_n5376_58519#" "m3_n5376_59507#" 47.916
cap "m2_n6894_58686#" "m3_n3412_60711#" 35.7592
cap "vss" "Enable" 200.76
cap "m2_n6894_58686#" "vdd" 238.387
cap "d_in" "vss" 123.797
cap "m3_n3412_60711#" "m3_n5376_59507#" 111.248
cap "m2_n3232_61401#" "m3_n5376_59507#" 0.0372068
cap "clk" "vss" 95.7329
cap "m2_n7239_58978#" "m2_n7447_59120#" 629.315
cap "vdd" "m3_n5376_59507#" 432.392
cap "vdd" "vss" 59.0611
cap "clk" "Enable" 431.634
cap "clk" "d_in" 533.592
cap "m2_n6894_58686#" "m3_n5376_59507#" 179.374
cap "m2_n6894_58686#" "m2_n7239_58978#" 176.488
cap "m3_n3412_60711#" "m2_n3232_61401#" 6.6701
cap "vdd" "m2_n3232_61401#" 61.048
cap "vdd" "m3_n3412_60711#" 100.537
cap "swmatrix_row_10_0[0]/BUS[1]" "swmatrix_row_10_0[0]/m2_n499_n858#" 0.071353
cap "swmatrix_row_10_0[0]/BUS[1]" "swmatrix_row_10_0[0]/swmatrix_Tgate$1_9/VDD" 0.025768
cap "swmatrix_row_10_0[0]/swmatrix_Tgate$1_9/pfet$18_0/a_28_n136#" "swmatrix_row_10_0[0]/BUS[1]" 0.00672618
cap "swmatrix_row_10_0[0]/swmatrix_Tgate$1_8/pfet$18_0/a_28_n136#" "swmatrix_row_10_0[0]/BUS[2]" 0.00672618
cap "swmatrix_row_10_0[0]/swmatrix_Tgate$1_8/VDD" "swmatrix_row_10_0[0]/BUS[2]" 0.025768
cap "swmatrix_row_10_0[0]/m2_n499_n858#" "swmatrix_row_10_0[0]/BUS[2]" 0.071353
cap "swmatrix_row_10_0[0]/swmatrix_Tgate$1_4/pfet$18_0/a_28_n136#" "swmatrix_row_10_0[0]/BUS[3]" 0.00672618
cap "swmatrix_row_10_0[0]/BUS[3]" "swmatrix_row_10_0[0]/swmatrix_Tgate$1_4/VDD" 0.025768
cap "swmatrix_row_10_0[0]/BUS[3]" "swmatrix_row_10_0[0]/m2_n499_n858#" 0.071353
cap "swmatrix_row_10_0[0]/BUS[4]" "swmatrix_row_10_0[0]/swmatrix_Tgate$1_7/VDD" 0.025768
cap "swmatrix_row_10_0[0]/BUS[4]" "swmatrix_row_10_0[0]/swmatrix_Tgate$1_7/pfet$18_0/a_28_n136#" 0.00672618
cap "swmatrix_row_10_0[0]/m2_n499_n858#" "swmatrix_row_10_0[0]/BUS[4]" 0.071353
cap "swmatrix_row_10_0[0]/BUS[5]" "swmatrix_row_10_0[0]/swmatrix_Tgate$1_5/VDD" 0.025768
cap "swmatrix_row_10_0[0]/BUS[5]" "swmatrix_row_10_0[0]/swmatrix_Tgate$1_5/pfet$18_0/a_28_n136#" 0.00672618
cap "swmatrix_row_10_0[0]/BUS[5]" "swmatrix_row_10_0[0]/m2_n499_n858#" 0.071353
cap "swmatrix_row_10_0[0]/swmatrix_Tgate$1_6/pfet$18_0/a_28_n136#" "swmatrix_row_10_0[0]/BUS[6]" 0.00672618
cap "swmatrix_row_10_0[0]/BUS[6]" "swmatrix_row_10_0[0]/swmatrix_Tgate$1_6/VDD" 0.025768
cap "swmatrix_row_10_0[0]/BUS[6]" "swmatrix_row_10_0[0]/m2_n499_n858#" 0.071353
cap "swmatrix_row_10_0[0]/BUS[7]" "swmatrix_row_10_0[0]/swmatrix_Tgate$1_0/pfet$18_0/a_28_n136#" 0.00672618
cap "swmatrix_row_10_0[0]/BUS[7]" "swmatrix_row_10_0[0]/m2_n499_n858#" 0.071353
cap "swmatrix_row_10_0[0]/BUS[7]" "swmatrix_row_10_0[0]/swmatrix_Tgate$1_0/VDD" 0.025768
cap "swmatrix_row_10_0[0]/BUS[8]" "swmatrix_row_10_0[0]/swmatrix_Tgate$1_3/VDD" 0.025768
cap "swmatrix_row_10_0[0]/swmatrix_Tgate$1_3/pfet$18_0/a_28_n136#" "swmatrix_row_10_0[0]/BUS[8]" 0.00672618
cap "swmatrix_row_10_0[0]/m2_n499_n858#" "swmatrix_row_10_0[0]/BUS[8]" 0.071353
cap "swmatrix_row_10_0[0]/m2_n499_n858#" "swmatrix_row_10_0[0]/BUS[9]" 0.071353
cap "swmatrix_row_10_0[0]/BUS[9]" "swmatrix_row_10_0[0]/swmatrix_Tgate$1_1/pfet$18_0/a_28_n136#" 0.00672618
cap "swmatrix_row_10_0[0]/BUS[9]" "swmatrix_row_10_0[0]/swmatrix_Tgate$1_1/VDD" 0.025768
cap "swmatrix_row_10_0[0]/BUS[10]" "swmatrix_row_10_0[0]/m2_n499_n858#" 0.071353
cap "swmatrix_row_10_0[0]/swmatrix_Tgate$1_2/pfet$18_0/a_28_n136#" "swmatrix_row_10_0[0]/BUS[10]" 0.00672618
cap "swmatrix_row_10_0[0]/BUS[10]" "swmatrix_row_10_0[0]/swmatrix_Tgate$1_2/VDD" 0.025768
cap "swmatrix_row_10_0[0]/swmatrix_Tgate$1_9/nfet$31_0/a_254_0#" "swmatrix_row_10_0[0]/BUS[1]" 0.0193927
cap "swmatrix_row_10_0[0]/BUS[2]" "swmatrix_row_10_0[0]/swmatrix_Tgate$1_8/nfet$31_0/a_254_0#" 0.0193927
cap "swmatrix_row_10_0[0]/BUS[3]" "swmatrix_row_10_0[0]/swmatrix_Tgate$1_4/nfet$31_0/a_254_0#" 0.0193927
cap "swmatrix_row_10_0[0]/BUS[4]" "swmatrix_row_10_0[0]/swmatrix_Tgate$1_7/nfet$31_0/a_254_0#" 0.0193927
cap "swmatrix_row_10_0[0]/BUS[5]" "swmatrix_row_10_0[0]/swmatrix_Tgate$1_5/nfet$31_0/a_254_0#" 0.0193927
cap "swmatrix_row_10_0[0]/BUS[6]" "swmatrix_row_10_0[0]/swmatrix_Tgate$1_6/nfet$31_0/a_254_0#" 0.0193927
cap "swmatrix_row_10_0[0]/BUS[7]" "swmatrix_row_10_0[0]/swmatrix_Tgate$1_0/nfet$31_0/a_254_0#" 0.0193927
cap "swmatrix_row_10_0[0]/BUS[8]" "swmatrix_row_10_0[0]/swmatrix_Tgate$1_3/nfet$31_0/a_254_0#" 0.0193927
cap "swmatrix_row_10_0[0]/swmatrix_Tgate$1_1/nfet$31_0/a_254_0#" "swmatrix_row_10_0[0]/BUS[9]" 0.0193927
cap "swmatrix_row_10_0[0]/BUS[10]" "swmatrix_row_10_0[0]/swmatrix_Tgate$1_2/nfet$31_0/a_254_0#" 0.0193927
cap "swmatrix_row_10_0[0]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" "swmatrix_row_10_0[0]/swmatrix_Tgate$1_2/T1" 36.2126
cap "swmatrix_row_10_0[0]/d_out" "swmatrix_row_10_0[0]/swmatrix_Tgate$1_2/T1" 62.0413
cap "swmatrix_row_10_0[0]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" "swmatrix_row_10_0[1]/swmatrix_Tgate$1_2/T1" 35.4755
cap "swmatrix_row_10_0[1]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[1]/d_out" 61.7875
cap "swmatrix_row_10_0[1]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[0]/d_out" 0.292943
cap "swmatrix_row_10_0[2]/d_out" "swmatrix_row_10_0[2]/swmatrix_Tgate$1_2/T1" 61.9374
cap "swmatrix_row_10_0[2]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[1]/d_out" 0.292943
cap "swmatrix_row_10_0[2]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" "swmatrix_row_10_0[2]/swmatrix_Tgate$1_2/T1" 35.5678
cap "swmatrix_row_10_0[3]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[2]/d_out" 0.292943
cap "swmatrix_row_10_0[3]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" "swmatrix_row_10_0[3]/swmatrix_Tgate$1_2/T1" 35.6591
cap "swmatrix_row_10_0[3]/d_out" "swmatrix_row_10_0[3]/swmatrix_Tgate$1_2/T1" 62.0822
cap "swmatrix_row_10_0[4]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[3]/d_out" 0.292943
cap "swmatrix_row_10_0[3]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" "swmatrix_row_10_0[4]/swmatrix_Tgate$1_2/T1" 35.5809
cap "swmatrix_row_10_0[4]/d_out" "swmatrix_row_10_0[4]/swmatrix_Tgate$1_2/T1" 61.9584
cap "swmatrix_row_10_0[5]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[4]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" 35.5809
cap "swmatrix_row_10_0[5]/d_out" "swmatrix_row_10_0[5]/swmatrix_Tgate$1_2/T1" 61.9584
cap "swmatrix_row_10_0[4]/d_out" "swmatrix_row_10_0[5]/swmatrix_Tgate$1_2/T1" 0.292943
cap "swmatrix_row_10_0[5]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" "swmatrix_row_10_0[6]/swmatrix_Tgate$1_2/T1" 35.5809
cap "swmatrix_row_10_0[6]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[5]/d_out" 0.292943
cap "swmatrix_row_10_0[6]/d_out" "swmatrix_row_10_0[6]/swmatrix_Tgate$1_2/T1" 61.9584
cap "swmatrix_row_10_0[7]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[6]/d_out" 0.292943
cap "swmatrix_row_10_0[7]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[6]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" 35.4622
cap "swmatrix_row_10_0[7]/d_out" "swmatrix_row_10_0[7]/swmatrix_Tgate$1_2/T1" 61.7656
cap "swmatrix_row_10_0[8]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[7]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" 35.5809
cap "swmatrix_row_10_0[8]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[7]/d_out" 0.292943
cap "swmatrix_row_10_0[8]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[8]/d_out" 61.9584
cap "swmatrix_row_10_0[9]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[8]/d_out" 0.292943
cap "swmatrix_row_10_0[8]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" "swmatrix_row_10_0[9]/swmatrix_Tgate$1_2/T1" 35.5809
cap "swmatrix_row_10_0[9]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[9]/d_out" 61.9584
cap "swmatrix_row_10_0[9]/d_out" "swmatrix_row_10_0[10]/swmatrix_Tgate$1_2/T1" 0.292943
cap "swmatrix_row_10_0[10]/d_out" "swmatrix_row_10_0[10]/swmatrix_Tgate$1_2/T1" 62.0618
cap "swmatrix_row_10_0[9]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" "swmatrix_row_10_0[10]/swmatrix_Tgate$1_2/T1" 35.6461
cap "swmatrix_row_10_0[11]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[10]/d_out" 0.292943
cap "swmatrix_row_10_0[11]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[11]/d_out" 62.0413
cap "swmatrix_row_10_0[11]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[10]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/VPW" 35.6331
cap "swmatrix_row_10_0[12]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[12]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" 35.315
cap "swmatrix_row_10_0[12]/d_out" "swmatrix_row_10_0[12]/swmatrix_Tgate$1_2/T1" 61.518
cap "swmatrix_row_10_0[12]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[11]/d_out" 0.292943
cap "swmatrix_row_10_0[13]/d_out" "swmatrix_row_10_0[13]/swmatrix_Tgate$1_2/T1" 27.0446
cap "swmatrix_row_10_0[13]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[12]/d_out" 0.292943
cap "swmatrix_row_10_0[12]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" "swmatrix_row_10_0[13]/swmatrix_Tgate$1_2/T1" 17.8218
cap "swmatrix_row_10_0[13]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[13]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" 17.2055
cap "swmatrix_row_10_0[13]/d_out" "swmatrix_row_10_0[13]/swmatrix_Tgate$1_2/T1" 33.9602
cap "swmatrix_row_10_0[14]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[13]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" 35.315
cap "swmatrix_row_10_0[13]/d_out" "swmatrix_row_10_0[14]/swmatrix_Tgate$1_2/T1" 0.292943
cap "swmatrix_row_10_0[14]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[14]/d_out" 61.518
cap "swmatrix_row_10_0[14]/d_out" "swmatrix_row_10_0[15]/swmatrix_Tgate$1_2/T1" 0.292943
cap "swmatrix_row_10_0[15]/d_out" "swmatrix_row_10_0[15]/swmatrix_Tgate$1_2/T1" 61.0047
cap "swmatrix_row_10_0[14]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" "swmatrix_row_10_0[15]/swmatrix_Tgate$1_2/T1" 35.0272
cap "swmatrix_row_10_0[15]/d_out" "swmatrix_row_10_0[16]/swmatrix_Tgate$1_2/T1" 0.292943
cap "swmatrix_row_10_0[16]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[15]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" 33.5366
cap "swmatrix_row_10_0[16]/d_out" "swmatrix_row_10_0[16]/swmatrix_Tgate$1_2/T1" 57.5123
cap "swmatrix_row_10_0[17]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[16]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" 34.0408
cap "swmatrix_row_10_0[17]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[17]/d_out" 58.8806
cap "swmatrix_row_10_0[17]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[16]/d_out" 0.292943
cap "swmatrix_row_10_0[18]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[17]/d_out" 0.292943
cap "swmatrix_row_10_0[18]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[18]/d_out" 60.7125
cap "swmatrix_row_10_0[18]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[17]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" 34.8731
cap "swmatrix_row_10_0[19]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[18]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" 34.859
cap "swmatrix_row_10_0[19]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[19]/d_out" 60.6851
cap "swmatrix_row_10_0[18]/d_out" "swmatrix_row_10_0[19]/swmatrix_Tgate$1_2/T1" 0.292943
cap "swmatrix_row_10_0[20]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[19]/d_out" 0.292943
cap "swmatrix_row_10_0[20]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[20]/d_out" 60.2554
cap "swmatrix_row_10_0[20]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[19]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" 34.645
cap "swmatrix_row_10_0[21]/d_out" "swmatrix_row_10_0[21]/swmatrix_Tgate$1_2/T1" 60.1347
cap "swmatrix_row_10_0[20]/d_out" "swmatrix_row_10_0[21]/swmatrix_Tgate$1_2/T1" 0.292943
cap "swmatrix_row_10_0[20]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/VPW" "swmatrix_row_10_0[21]/swmatrix_Tgate$1_2/T1" 34.5873
cap "swmatrix_row_10_0[22]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[22]/d_out" 58.9924
cap "swmatrix_row_10_0[22]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" 34.0859
cap "swmatrix_row_10_0[22]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[21]/d_out" 0.292943
cap "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/gated_control" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 0.00192801
cap "swmatrix_row_10_0[23]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[22]/d_out" 0.292943
cap "swmatrix_row_10_0[23]/d_out" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_2/T1" 37.5899
cap "swmatrix_row_10_0[22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_2/T1" 20.6244
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" 6.38747
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_2" 39.0965
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" -0.523995
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_6/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_1" 0.0294607
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_2" -4.44089e-16
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" -1.02248
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_4/VPW" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" 8.02858
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_2/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 0.32986
cap "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_2" 5.16112
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 1.40691
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 34.5875
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_1/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 0.202045
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_6/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 3.71923
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_2" -0.0409954
cap "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" 62.0407
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_2/ZN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 0.531905
cap "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" -5.72518
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.0256519
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" -0.0248039
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" 7.23369
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" -0.006091
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_6/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.0198335
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_2" 1.26741
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_4/VPW" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_1" -0.373328
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_2/ZN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.0950985
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_4/VPW" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_2" -0.535504
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1264_107#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" -0.0060853
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_2" -3.55271e-15
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_1/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" 0.340086
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_7/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.241457
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1264_107#" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/gated_control" -0.0136492
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 49.8041
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.108844
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/gated_control" -0.433291
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" 2.84217e-14
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" -0.344591
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/VNW" 0.191402
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_2" -0.149521
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/T2" -0.321622
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_6/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 0.529011
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_1" -0.0764851
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/VNW" 0.0792983
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_6/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.0126599
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/gated_control" -0.00371441
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 1.23051
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_2" -0.103628
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/T2" -0.0819599
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" -0.546344
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_4/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.198579
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 64.9811
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_7/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.00895846
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" -0.75888
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1264_107#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 0.28264
cap "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/T2" -1.23714
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 12.9417
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.222721
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 8.52212
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/VNW" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.0651467
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.103778
cap "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/gated_control" -0.574825
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_1" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/gated_control" -0.0105404
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" -1.74707
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" -1.17951
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" -0.452464
cap "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/T2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 5.19396
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/VSS" 0.438394
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" -0.253569
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 17.186
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_7/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 0.239516
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_2" -4.39688
cap "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/gated_control" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 22.6197
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1264_107#" -0.144556
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_2" -0.799965
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_6/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.484702
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 0.428896
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_107#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 0.321782
cap "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 19.2297
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_2" -1.11991
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/T2" -0.000303673
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.0197054
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_7/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" 0.0266773
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/VNW" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.030969
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_2" -0.230801
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 10.019
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_4/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 0.202045
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" -0.293454
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" -0.0566549
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/VSS" 0.485514
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_2" -0.0489272
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 20.8114
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/gated_control" -10.2262
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/VSS" 0.202514
cap "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_2" -1.08876
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_1/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 0.0742184
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" -3.38144
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/T2" -1.22031
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 34.9323
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" -1.01122
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1264_107#" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/T2" -0.00857501
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/gated_control" -2.31523
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/T2" -0.268416
cap "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/T2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" -0.169168
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/EN" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_4/I" 0.32986
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/T2" -0.0544833
cap "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/T2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/EN" 1.06427
cap "m2_n6894_58686#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.0484044
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.141873
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/EN" 7.10543e-15
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.575543
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/EN" 0.277654
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" 0.0198335
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" -0.0328319
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/EN" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/ZN" 0.0751377
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/T2" -0.00191301
cap "m2_n6894_58686#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/EN" 18.2602
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/EN" 3.48141
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" -3.55271e-15
cap "m2_n6894_58686#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 0.0130809
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/VNW" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.062048
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 0.0294607
cap "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/T2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1264_107#" -0.00521842
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" -0.0107183
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" -0.166505
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/I" 0.0950985
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/EN" 0.738441
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" -0.00671231
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/EN" 0.090213
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/EN" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/I" 0.413705
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 0.00749053
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_4/I" 0.116203
cap "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/T2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" -0.601987
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" -0.0289554
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" -0.0825065
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" "m2_n6894_58686#" 1.69431
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.213987
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/VDD" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/pfet$18_0/a_28_n136#" 0.0686106
cap "m3_n5376_59507#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/EN" 0.859169
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 1.15295
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 3.48052
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[1]" 2.15256
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 0.449523
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/VDD" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/T2" 9.62968
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/EN" 16.7538
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.497956
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[1]" 51.4131
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 1.65893
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/EN" 15.7181
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.162766
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/VDD" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/pfet$18_0/a_1054_0#" 0.942333
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/VDD" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/pfet$18_0/a_2588_n136#" 0.0283255
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/EN" "vss" 1.28911
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "vss" 0.306425
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" 0.132916
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/VDD" 6.31491
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.132916
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/VDD" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/I" 0.0267481
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.223304
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" "vss" 0.109373
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_2" "vss" 0.0311684
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.729531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" "vss" 0.459118
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/EN" 3.89129
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" "vss" 0.271226
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" "vss" 0.0877635
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" "vss" 0.460845
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "vss" 4.14193
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" "vss" 0.109373
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "vss" 4.09402
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "vss" 0.0359412
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[2]" 6.55764
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "vss" 0.729531
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.59889
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/PHI_1" "vss" 0.0311684
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "vss" 0.0311684
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "vss" 0.357175
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[2]" "vss" 5.4334
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "vss" 0.240057
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" "vss" 0.109373
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/EN" 3.85595
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" "vss" 0.459118
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/D" "vss" 0.460845
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" "vss" 0.0877635
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "vss" 0.69359
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" "vss" 0.460845
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" "vss" 0.0311684
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/via_dev$88_0/m1_0_0#" 3.85595
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" "vss" 0.0311684
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "vss" 0.0359412
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" "vss" 0.109373
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "vss" 0.729531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "vss" 4.17728
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[3]" 0.459118
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" "vss" 0.0877635
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" "vss" 0.240057
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "vss" 0.0359412
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "vss" 0.357175
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[3]" "vss" 11.5319
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "vss" 3.83696
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" "vss" 0.0877635
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "vss" 0.271226
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "vss" 3.85595
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/Q" "vss" 0.460845
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/PHI_1" 0.0311684
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/EN" 3.85595
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" "vss" 0.459118
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "vss" 0.729531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" "vss" 0.109373
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" "vss" 0.0311684
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" "vss" 0.109373
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "vss" 4.17728
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" "vss" 0.271226
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" "vss" 0.460845
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "vss" 0.179741
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" "vss" 0.0877635
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[4]" 7.69482
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "vss" 0.0359412
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.98477
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "vss" 0.151799
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "vss" 0.549789
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "vss" 0.0311684
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/PHI_1" "vss" 0.0311684
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "vss" 0.205376
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[4]" "vss" 4.34692
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.67279
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.459118
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/D" "vss" 0.410152
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/EN" 3.89129
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" "vss" 0.0877635
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.109373
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "vss" 0.729531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "vss" 0.240057
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" "vss" 0.460845
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" "vss" 0.0575948
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" "vss" 0.0311684
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "vss" 3.85595
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" "vss" 0.185491
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.109373
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "vss" 0.729531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[5]" "vss" 1.61999
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "vss" 3.92664
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 0.0301687
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" "vss" 0.0857348
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "vss" 0.357175
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "vss" 0.0359412
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/PHI_1" "vss" 0.0202595
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[5]" "vss" 10.371
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "vss" 4.08759
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/PHI_1" 0.0109089
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.0877635
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/Q" "vss" 0.460845
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.109373
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "vss" 3.85595
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.271226
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" "vss" 0.0311684
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "vss" 0.729531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" "vss" 0.0311684
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/EN" "vss" 3.85595
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" "vss" 0.459118
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.109373
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 0.433493
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 0.0877635
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" "vss" 0.460845
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.17728
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 0.240057
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.0359412
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "vss" 0.357175
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[6]" "vss" 8.83199
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "vss" 0.296037
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.83696
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/PHI_1" "vss" 0.0311684
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[6]" "vss" 3.61989
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "vss" 3.53462
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "vss" 0.0311684
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/EN" 4.17728
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" "vss" 0.459118
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" "vss" 0.0877635
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "vss" 0.729531
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.109373
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "vss" 0.240057
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 0.0877635
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "vss" 3.85595
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" "vss" 0.0311684
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.460845
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" "vss" 0.204781
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" "vss" 0.109373
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "vss" 4.05094
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "vss" 0.729531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[7]" "vss" 2.76706
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" "vss" 0.0664445
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "vss" 3.64197
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.0359412
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 0.357175
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/PHI_1" 0.0311684
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[7]" "vss" 9.22398
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" "vss" 0.0877635
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "vss" 0.271226
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" "vss" 0.109373
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.17728
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/D" "vss" 0.460845
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" "vss" 0.0311684
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" "vss" 0.459118
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/EN" 3.85595
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" "vss" 0.0311684
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "vss" 0.729531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" "vss" 0.240057
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "vss" 3.85595
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" "vss" 0.0877635
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "vss" 0.687246
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" "vss" 0.109373
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.460845
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[8]" "vss" 0.459118
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.15828
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[8]" 9.51005
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 0.357175
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.0359412
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "vss" 0.042285
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/PHI_1" "vss" 0.0311684
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[8]" "vss" 2.48272
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "vss" 0.0311684
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "vss" 3.53462
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" "vss" 0.109373
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/EN" "vss" 4.17728
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "vss" 0.240057
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "vss" 0.729531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" "vss" 0.0877635
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" "vss" 0.459118
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" "vss" 0.460845
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" "vss" 0.271226
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" "vss" 0.0311684
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 0.0877635
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "vss" 3.85595
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "vss" 4.09402
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[9]" "vss" 3.90423
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "vss" 0.729531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" "vss" 0.109373
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "vss" 3.59889
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "vss" 0.357175
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "vss" 0.0359412
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/PHI_1" "vss" 0.0311684
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[9]" "vss" 8.08681
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "vss" 0.271226
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" "vss" 0.0877635
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/D" "vss" 0.460845
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "vss" 0.230492
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" "vss" 0.109373
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "vss" 4.17728
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/EN" 3.85595
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "vss" 0.499039
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" "vss" 0.459118
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" "vss" 0.0311684
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" "vss" 0.0311684
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" "vss" 0.240057
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" "vss" 0.0877635
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" "vss" 0.460845
cap "swmatrix_row_10_0[23]/d_out" "vss" 0.459118
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" "vss" 0.109373
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "vss" 3.85595
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "vss" 0.72414
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 0.00539118
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.58461
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VSS" "swmatrix_row_10_0[23]/d_out" 10.9987
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 7.19781
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.07651
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VDD" 4.83725
cap "swmatrix_row_10_0[23]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" 9.52209
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" 0.950224
cap "swmatrix_row_10_0[23]/swmatrix_Tgate$1_2/T1" "swmatrix_row_10_0[23]/d_out" 23.5921
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" "swmatrix_row_10_0[23]/d_out" 68.4057
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/PHI_2" 1.04126
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" 0.768128
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" 8.01645
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/ZN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" 0.212247
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" "NO_ClkGen_0/phi_1" -0.533411
cap "NO_ClkGen_0/phi_1" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_1/I" 2.47826
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" 8.73543
cap "NO_ClkGen_0/phi_2" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_2/ZN" 1.79617
cap "NO_ClkGen_0/vss" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_2/ZN" 0.115824
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/VDD" "NO_ClkGen_0/phi_1" -11.8163
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_1/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" 36.4544
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_2/ZN" 0.0469605
cap "NO_ClkGen_0/vss" "NO_ClkGen_0/phi_2" 116.454
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" 227.209
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.991806
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" "NO_ClkGen_0/phi_2" 0.0264485
cap "NO_ClkGen_0/phi_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.0717545
cap "NO_ClkGen_0/phi_2" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_1/I" 0.695507
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/VDD" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_2/ZN" 3.86155
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" 11.5592
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/VDD" "NO_ClkGen_0/phi_2" 96.353
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "NO_ClkGen_0/phi_1" -0.277296
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_652#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" 0.219743
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_7/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" 0.578785
cap "NO_ClkGen_0/vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/VDD" 177.077
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/VDD" "NO_ClkGen_0/phi_1" 10.9803
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_2/ZN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.288954
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" 0.345509
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" 36.8922
cap "NO_ClkGen_0/phi_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" 93.6609
cap "NO_ClkGen_0/phi_2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.0408863
cap "NO_ClkGen_0/vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 1.06956
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" "NO_ClkGen_0/phi_1" -0.569574
cap "NO_ClkGen_0/phi_2" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_7/I" 0.1536
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" "NO_ClkGen_0/phi_1" -0.0787529
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.00515872
cap "NO_ClkGen_0/phi_1" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_2/ZN" 6.55797
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_6/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" 0.146966
cap "NO_ClkGen_0/phi_1" "NO_ClkGen_0/phi_2" 76.0899
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/VDD" "NO_ClkGen_0/phi_2" 3.56167
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_1/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.581942
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_2/ZN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" 78.7133
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" 1.3678
cap "NO_ClkGen_0/vss" "NO_ClkGen_0/phi_1" 39.7244
cap "NO_ClkGen_0/phi_2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" 101.242
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" -5.68434e-14
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" "NO_ClkGen_0/phi_1" 2.30454
cap "NO_ClkGen_0/vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" 245.892
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 2.08749
cap "NO_ClkGen_0/vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.691834
cap "NO_ClkGen_0/phi_1" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_7/I" 3.17772
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_6/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.1639
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_4/I" "En_clk_din_0/data_in" 36.53
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/A1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 2.73878
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 9.5001
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_17/ZN" "En_clk_din_0/data_in" 0.975606
cap "NO_ClkGen_0/vdd" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_7/I" 3.40539
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_7/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.82559
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_1/I" "En_clk_din_0/data_in" 40.081
cap "NO_ClkGen_0/phi_2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" -0.184703
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 28.2521
cap "En_clk_din_0/data_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 1.48283
cap "NO_ClkGen_0/vss" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_7/I" 0.0465301
cap "NO_ClkGen_0/phi_2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" -1.70006
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/A1" "En_clk_din_0/data_in" 16.8959
cap "En_clk_din_0/data_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 4.48607
cap "NO_ClkGen_0/vdd" "NO_ClkGen_0/phi_1" 2.31742
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_7/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 10.1964
cap "NO_ClkGen_0/vss" "NO_ClkGen_0/phi_1" 16.4817
cap "En_clk_din_0/data_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 4.34695
cap "NO_ClkGen_0/phi_1" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_6/I" 0.0838901
cap "NO_ClkGen_0/vdd" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 2.92153
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_7/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.755915
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_16/ZN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 1.18632
cap "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/T2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 0.866797
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_652#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 1.43642
cap "En_clk_din_0/data_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1264_107#" 0.00801543
cap "NO_ClkGen_0/vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 3.89339
cap "NO_ClkGen_0/vss" "NO_ClkGen_0/vdd" 228.697
cap "NO_ClkGen_0/phi_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 162.81
cap "NO_ClkGen_0/phi_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" -2.85771
cap "NO_ClkGen_0/vdd" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_6/I" 3.44494
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_7/I" "En_clk_din_0/data_in" 75.3662
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 0.735351
cap "NO_ClkGen_0/phi_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" -0.711775
cap "NO_ClkGen_0/vdd" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 208.526
cap "En_clk_din_0/data_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_652#" 0.562065
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 8.28813
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/A1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.014465
cap "NO_ClkGen_0/vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 92.699
cap "NO_ClkGen_0/phi_1" "En_clk_din_0/data_in" 6.18347
cap "NO_ClkGen_0/vdd" "NO_ClkGen_0/phi_2" -1.04862
cap "NO_ClkGen_0/vdd" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.435013
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_6/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 15.0088
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_0/ZN" "En_clk_din_0/data_in" 2.02561
cap "NO_ClkGen_0/vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.66883
cap "NO_ClkGen_0/phi_2" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_6/I" 0.041202
cap "NO_ClkGen_0/vdd" "En_clk_din_0/data_in" 87.2585
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "En_clk_din_0/data_in" 3.31507
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 9.9958
cap "En_clk_din_0/data_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_107#" 0.0366017
cap "NO_ClkGen_0/vss" "En_clk_din_0/data_in" 182.951
cap "NO_ClkGen_0/phi_1" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_1/I" 3.91627
cap "NO_ClkGen_0/phi_2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 40.9324
cap "NO_ClkGen_0/phi_2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" -1.50076
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_7/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.0678867
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_6/I" "En_clk_din_0/data_in" 74.0887
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 7.82577
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_0/A1" "En_clk_din_0/data_in" 0.806561
cap "NO_ClkGen_0/vdd" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_1/I" 1.69321
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_1/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 2.90287
cap "NO_ClkGen_0/phi_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" -0.0184147
cap "NO_ClkGen_0/phi_2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" -0.21118
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/ZN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 1.60416
cap "En_clk_din_0/data_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 20.8075
cap "En_clk_din_0/data_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" 0.856481
cap "NO_ClkGen_0/phi_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" -0.529308
cap "NO_ClkGen_0/phi_2" "En_clk_din_0/data_in" 3.4517
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_4/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 6.33842
cap "NO_ClkGen_0/vdd" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.601149
cap "En_clk_din_0/data_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 3.38802
cap "NO_ClkGen_0/vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.599552
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_17/ZN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" 0.631895
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/ZN" "En_clk_din_0/data_in" 17.6793
cap "NO_ClkGen_0/vdd" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.459059
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_6/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.464817
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/EN" 88.5778
cap "En_clk_din_0/data_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 1.42286
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.74691
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/A1" 6.13386
cap "En_clk_din_0/data_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/PHI_1" 3.75583
cap "En_clk_din_0/data_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 4.98714
cap "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/T2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/EN" 7.0848
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/I" 6.02201
cap "En_clk_din_0/data_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/EN" 18.3011
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" -0.128781
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/T2" -0.0688404
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/EN" 0.893211
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/A1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" 0.57496
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VSS" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_4/I" 0.158231
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" 1.21972
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/A1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.024257
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VSS" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" 260.098
cap "En_clk_din_0/data_in" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_4/I" 38.0707
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" 1.27062
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" "En_clk_din_0/data_in" 93.9966
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/T2" 2.33224
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 4.83463
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/PHI_1" 156.065
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.01412
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" -0.0822215
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/EN" 0.575567
cap "En_clk_din_0/data_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" 8.33823
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" -0.00730457
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VSS" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/I" 0.0616795
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" -0.0168431
cap "En_clk_din_0/data_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 3.36575
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/T2" -0.00537484
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/A1" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/T2" 0.362493
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_17/ZN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/EN" 2.11828
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/A1" "En_clk_din_0/data_in" 69.175
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_4/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/PHI_1" 0.0842852
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_4/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.0810083
cap "En_clk_din_0/data_in" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/I" 77.2781
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_4/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/EN" 8.21999
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/I" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/T2" 1.79346
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 0.302575
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/PHI_1" 1.50534
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_16/ZN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/EN" 0.931957
cap "En_clk_din_0/clock" "En_clk_din_0/data_in" 7.01721
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/EN" 89.8047
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/PHI_1" -0.00187532
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VSS" "En_clk_din_0/data_in" 190.146
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VSS" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/T2" 1.97082
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 2.2102
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/EN" 1.73478
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" -0.0443002
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/T2" -0.271609
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_4/I" 3.86399
cap "En_clk_din_0/data_in" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/T2" 3.96596
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/EN" 0.496042
cap "En_clk_din_0/data_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 5.74129
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/A1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/EN" 8.40598
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/PHI_1" 0.0715256
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_4/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" 0.106299
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.0390556
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/EN" 14.6401
cap "En_clk_din_0/clock" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/EN" 1.33382
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" 0.213787
cap "En_clk_din_0/data_in" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_6/I" 0.597958
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/PHI_1" 5.17538
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_4/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.451886
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_4/I" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/I" 1.14265
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 7.68281
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 3.83791
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" 0.109927
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.303201
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/I" 0.496042
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/I" 0.3029
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/I" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/I" 2.94724
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 3.83093
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" 0.253047
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" 0.300818
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A2" 0.0126099
cap "En_clk_din_0/clock" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/I" 0.088388
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" 111.827
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/ZN" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/I" 1.24661
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VSS" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/I" 3.60275
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.380668
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/I" 15.0212
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 8.95161
cap "En_clk_din_0/data_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" 0.165355
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" 47.4882
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/I" "En_clk_din_0/data_in" 0.223702
cap "En_clk_din_0/clk" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" 0.109927
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" 0.226416
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.00934703
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.301132
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[1]" 0.0223009
cap "En_clk_din_0/Enable" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[1]" 0.0565812
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[1]" "En_clk_din_0/vdd" 4.62924
cap "En_clk_din_0/clock" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" 0.0985681
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[1]" 0.0234492
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" 0.0985681
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/EN" "En_clk_din_0/vdd" 4.68713
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" 0.109927
cap "En_clk_din_0/Enable" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" 0.109927
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/EN" 0.029506
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" "En_clk_din_0/vdd" 133.436
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" 0.407254
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "En_clk_din_0/vdd" 5.25961
cap "En_clk_din_0/vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 1.50762
cap "En_clk_din_0/vss" "En_clk_din_0/vdd" 33.8608
cap "En_clk_din_0/vdd" "En_clk_din_0/d_in" 0.520072
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" "En_clk_din_0/Enable" 0.109927
cap "En_clk_din_0/vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" 11.1952
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "En_clk_din_0/d_in" 0.342306
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" 1.8647
cap "En_clk_din_0/vdd" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 4.7541
cap "En_clk_din_0/vdd" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" 68.5316
cap "En_clk_din_0/vdd" "En_clk_din_0/clk" 0.307662
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" 0.0985681
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_2" "En_clk_din_0/vss" 1.23019
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" "En_clk_din_0/vss" 26.1531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "En_clk_din_0/d_in" 0.0326658
cap "swmatrix_row_10_0[23]/swmatrix_Tgate$1_8/T2" "En_clk_din_0/vss" 2.69194
cap "En_clk_din_0/vss" "En_clk_din_0/vdd" 211.63
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" "En_clk_din_0/d_in" 0.169301
cap "En_clk_din_0/Enable" "En_clk_din_0/vss" -5.55112e-17
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" "En_clk_din_0/vss" 0.607577
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "En_clk_din_0/vss" 1.42209
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" "En_clk_din_0/d_in" 0.0326658
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 0.607577
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" 26.1531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" "vss" 0.607577
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" 0.150564
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD" "vss" 211.63
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 5.03547
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 0.394925
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "vss" 0.715756
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/PHI_1" "vss" 26.1531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VDD" "vss" 211.63
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "vss" 1.02717
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.724917
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[2]" 0.715756
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" 211.63
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.0895965
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 2.06814
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/PHI_1" 28.0483
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "vss" 1.10443
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" "vss" 0.607577
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 2.96733
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "vss" 211.63
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/PHI_1" 26.1531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" "vss" 0.607577
cap "vss" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_4/T2" 2.69194
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/PHI_1" 26.1531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "vss" 0.31766
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" "vss" 1.38076
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD" 211.63
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" "vss" 4.81476
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "vss" 1.42209
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" "vss" 0.607577
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" 211.63
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/PHI_1" 26.1531
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[3]" 0.200412
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 0.22071
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" "vss" 0.607577
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/PHI_1" "vss" 26.1531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VDD" "vss" 211.63
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "vss" 0.814513
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[3]" "vss" 0.515345
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "vss" 0.715756
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/PHI_1" "vss" 28.0483
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" "vss" 0.607577
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.322016
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" 211.63
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "vss" 5.03547
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/VDD" 211.63
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/E" "vss" 26.1531
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.285561
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" 1.38076
cap "swmatrix_row_10_0[23]/swmatrix_Tgate$1_7/T2" "vss" 2.69194
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "vss" 1.42209
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" "vss" 5.03547
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" "vss" 0.607577
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" "vss" 0.607577
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" 211.63
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "vss" 0.607577
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/PHI_1" 26.1531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[4]" "vss" 0.715756
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "vss" 0.715756
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "vss" 0.814513
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/PHI_1" 26.1531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "vss" 0.814513
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VDD" 211.63
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/PHI_1" "vss" 28.0483
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "vss" 3.04907
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" 211.63
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "vss" 1.42209
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" "vss" 0.607577
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" 211.63
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "vss" 1.98639
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/PHI_1" 26.1531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" "vss" 0.607577
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/PHI_1" 26.1531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" "vss" 5.03547
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" "vss" 1.38076
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD" "vss" 211.63
cap "vss" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_5/T2" 2.69194
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" "vss" 0.607577
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/PHI_1" "vss" 26.1531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[5]" "vss" 0.715756
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" "vss" 211.63
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" "vss" 0.607577
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "vss" 1.42209
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.814513
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/PHI_1" 26.1531
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VDD" 211.63
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "vss" 0.715756
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/PHI_1" "vss" 28.0483
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "vss" 211.63
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" "vss" 0.607577
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 5.03547
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" "vss" 0.607577
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/VDD" "vss" 211.63
cap "vss" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_6/T2" 2.69194
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" "vss" 1.38076
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.42209
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 0.564038
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/E" 26.1531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" "vss" 0.607577
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" "vss" 4.47143
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "vss" 0.607577
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/PHI_1" 26.1531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" "vss" 211.63
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" "vss" 0.607577
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "vss" 0.814513
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[6]" "vss" 0.715756
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VDD" "vss" 211.63
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/PHI_1" "vss" 26.1531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "vss" 0.715756
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "vss" 0.814513
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "vss" 4.03001
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/PHI_1" "vss" 28.0483
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" 211.63
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "vss" 1.00546
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/PHI_1" "vss" 26.1531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" "vss" 0.607577
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.607577
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "vss" 1.42209
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "vss" 211.63
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD" 211.63
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 5.03547
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" "vss" 0.607577
cap "vss" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_0/T2" 2.69194
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" "vss" 1.38076
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/PHI_1" 26.1531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "vss" 0.458084
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" "vss" 0.607577
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "vss" 1.42209
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/PHI_1" 26.1531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[7]" "vss" 0.715756
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" 211.63
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/PHI_1" "vss" 28.0483
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "vss" 0.257672
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "vss" 0.814513
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VDD" 211.63
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/PHI_1" "vss" 26.1531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" "vss" 0.607577
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "vss" 0.540743
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" "vss" 0.607577
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "vss" 5.03547
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "vss" 211.63
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/VDD" "vss" 211.63
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "vss" 0.881347
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/E" "vss" 26.1531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" "vss" 1.38076
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" "vss" 1.54497
cap "swmatrix_row_10_0[23]/swmatrix_Tgate$1_3/T2" "vss" 2.69194
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" "vss" 0.607577
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" "vss" 0.607577
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" 211.63
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/PHI_1" 26.1531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "vss" 0.607577
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" "vss" 3.49049
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "vss" 0.814513
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/PHI_1" 26.1531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "vss" 0.715756
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VDD" "vss" 211.63
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "vss" 0.814513
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[8]" "vss" 0.715756
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "vss" 5.01094
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "vss" 211.63
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/PHI_1" 28.0483
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.0245234
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" 211.63
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.42209
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/PHI_1" 26.1531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" "vss" 0.607577
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" "vss" 0.607577
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" "vss" 1.38076
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" "vss" 0.607577
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD" "vss" 211.63
cap "swmatrix_row_10_0[23]/swmatrix_Tgate$1_1/T2" "vss" 2.69194
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" "vss" 5.03547
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/PHI_1" "vss" 26.1531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "vss" 1.42209
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" "vss" 211.63
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/PHI_1" "vss" 26.1531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[9]" "vss" 0.715756
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "vss" 0.715756
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" "vss" 0.607577
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/PHI_1" "vss" 28.0483
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "vss" 0.814513
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "vss" 211.63
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/PHI_1" "vss" 26.1531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "vss" 0.607577
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "vss" 211.63
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" "vss" 0.607577
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" "vss" 0.607577
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "vss" 5.03547
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD" 211.63
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "vss" 0.814513
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" "vss" 2.52591
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/E" 26.1531
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/E" 1.38076
cap "swmatrix_row_10_0[23]/swmatrix_Tgate$1_2/T2" "vss" 2.69194
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" "vss" 0.607577
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" "vss" 2.50956
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.607577
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" 211.63
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/PHI_1" 26.1531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "vss" 1.42209
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.755184
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/PHI_1" 26.1531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VSS" "swmatrix_row_10_0[23]/d_out" 0.715756
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.899518
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VDD" 221.909
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" 39.4592
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/PHI_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" 3.90316
cap "swmatrix_row_10_0[23]/d_out" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" 0.724037
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/PHI_2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" 2.02127
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_0/A1" "NO_ClkGen_0/phi_2" 0.0225159
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_0/ZN" "NO_ClkGen_0/phi_1" 0.731339
cap "NO_ClkGen_0/phi_2" "m2_n6894_58686#" 16.5039
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/ZN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/VDD" 0.0374071
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/ZN" "m2_n6894_58686#" 0.0832966
cap "NO_ClkGen_0/phi_2" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_2/ZN" -1.34955
cap "NO_ClkGen_0/phi_2" "NO_ClkGen_0/vss" 130.958
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/ZN" "NO_ClkGen_0/phi_2" 0.151642
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/VDD" "m2_n6894_58686#" 0.792908
cap "NO_ClkGen_0/phi_2" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_1/I" -0.491518
cap "NO_ClkGen_0/phi_2" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/VDD" 26.1588
cap "NO_ClkGen_0/vss" "NO_ClkGen_0/phi_1" 47.7976
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_0/ZN" "NO_ClkGen_0/phi_2" 0.0376447
cap "NO_ClkGen_0/phi_2" "NO_ClkGen_0/phi_1" -2.59208
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/ZN" "NO_ClkGen_0/phi_1" 13.8583
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/VDD" "NO_ClkGen_0/phi_1" 13.5009
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_0/ZN" "NO_ClkGen_0/vdd" 0.0374071
cap "NO_ClkGen_0/phi_2" "NO_ClkGen_0/vss" -0.0754849
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/A1" "En_clk_din_0/data_in" 17.4906
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/A1" "NO_ClkGen_0/vss" -4.20398
cap "NO_ClkGen_0/phi_2" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_13/ZN" 0.0147325
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/A1" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_16/ZN" -1.42109e-14
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/A1" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_13/ZN" -4.44089e-16
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/ZN" "NO_ClkGen_0/vdd" 5.68434e-14
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_6/I" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/ZN" -0.369647
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_17/ZN" "NO_ClkGen_0/vdd" 0.00011129
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_16/ZN" "En_clk_din_0/data_in" 0.0155902
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_13/ZN" "En_clk_din_0/data_in" 0.118659
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/A1" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/I" -1.11022e-16
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_0/ZN" "En_clk_din_0/data_in" 0.0832966
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/A1" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/ZN" -1.13687e-13
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/A1" "NO_ClkGen_0/phi_1" 5.55112e-17
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_17/ZN" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/A1" -3.55271e-15
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/A1" "NO_ClkGen_0/vdd" -0.110448
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/ZN" "En_clk_din_0/data_in" 17.345
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_1/I" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/ZN" -0.650727
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/A1" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_6/I" -2.18657
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/ZN" "NO_ClkGen_0/vss" -2.39422
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_17/ZN" "En_clk_din_0/data_in" 0.0203171
cap "NO_ClkGen_0/vdd" "En_clk_din_0/data_in" 0.424267
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_1/I" "NO_ClkGen_0/vdd" -2.84217e-14
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/A1" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_4/I" -1.37176
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_16/ZN" "NO_ClkGen_0/vdd" 0.0155705
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_13/ZN" "NO_ClkGen_0/vdd" 0.000856078
cap "NO_ClkGen_0/phi_2" "En_clk_din_0/data_in" 0.624007
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_7/I" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/ZN" -1.02037
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/I" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/A1" -3.55833
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/A1" 1.05784
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_17/ZN" "En_clk_din_0/data_in" 2.53818
cap "En_clk_din_0/clock" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VSS" 0.114577
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A2" "En_clk_din_0/clock" 0.252704
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/I" "En_clk_din_0/data_in" 4.20866
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_17/ZN" 1.00151
cap "En_clk_din_0/data_in" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_16/ZN" 1.33687
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" "En_clk_din_0/data_in" 157.498
cap "En_clk_din_0/data_in" "via_dev$85_1/m2_0_0#" 7.62791
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/I" 0.59
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/I" "via_dev$85_1/m2_0_0#" 0.007187
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" "via_dev$85_1/m2_0_0#" -0.541355
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_17/ZN" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.227042
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_17/ZN" "En_clk_din_0/clock" 0.199483
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/A1" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VSS" -8.62873
cap "En_clk_din_0/data_in" "En_clk_din_0/clock" 29.6122
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_6/I" "En_clk_din_0/data_in" 0.782531
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" "En_clk_din_0/clock" 1.3721
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_17/ZN" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VSS" 1.85157
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_4/I" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/A1" -2.18657
cap "via_dev$85_1/m2_0_0#" "En_clk_din_0/clock" 0.0300255
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VSS" 0.475558
cap "En_clk_din_0/data_in" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/ZN" 0.513731
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_4/I" "En_clk_din_0/data_in" 2.0523
cap "En_clk_din_0/data_in" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/A1" 49.5461
cap "En_clk_din_0/clock" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.192899
cap "En_clk_din_0/clock" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VSS" -0.704572
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/I" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.125312
cap "En_clk_din_0/clock" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" 6.41072
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/I" "En_clk_din_0/data_in" 116.776
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "En_clk_din_0/data_in" -0.0568272
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/ZN" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/I" 1.16998
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/I" 31.9781
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" 0.15953
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "En_clk_din_0/data_in" 71.0899
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VSS" 0.0203836
cap "En_clk_din_0/data_in" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.0197991
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VSS" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/I" 32.8031
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 0.378252
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/Q" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A2" 0.173648
cap "En_clk_din_0/clock" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A2" 0.205756
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" 10.1155
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/I" 111.976
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/I" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 22.7449
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_4/I" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/I" 0.648092
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VSS" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" 106.137
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_17/ZN" "En_clk_din_0/clock" 0.310275
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 0.303201
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 5.4182
cap "En_clk_din_0/clock" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_16/ZN" 0.05272
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" 0.00157728
cap "En_clk_din_0/data_in" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A2" 0.544937
cap "En_clk_din_0/clock" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" -4.44089e-16
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/I" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A2" 53.7145
cap "En_clk_din_0/clock" "En_clk_din_0/data_in" 3.27469
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_5/I" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/I" 1.61491
cap "En_clk_din_0/clock" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.190446
cap "En_clk_din_0/clock" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/I" 68.7387
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_17/ZN" "En_clk_din_0/data_in" 0.786969
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A2" 0.186259
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_16/ZN" "En_clk_din_0/data_in" 0.272943
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_17/ZN" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.0484612
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" 0.0141955
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A2" 53.6766
cap "En_clk_din_0/vss" "En_clk_din_0/clock" 1.13687e-13
cap "En_clk_din_0/vdd" "En_clk_din_0/clk" 5.57053
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 0.151384
cap "En_clk_din_0/Enable" "En_clk_din_0/vdd" 23.7627
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/I" 0.186259
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/I" 0.294894
cap "En_clk_din_0/Enable" "En_clk_din_0/data_in" -4.44089e-16
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "En_clk_din_0/clk" 0.28381
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" "En_clk_din_0/clk" 0.0525761
cap "En_clk_din_0/Enable" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[1]" 0.0565812
cap "En_clk_din_0/Enable" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -1.42109e-14
cap "En_clk_din_0/Enable" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" 0.0440735
cap "En_clk_din_0/d_in" "En_clk_din_0/vdd" 117.094
cap "En_clk_din_0/vss" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.245649
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "En_clk_din_0/vdd" 5.42238
cap "En_clk_din_0/vdd" "En_clk_din_0/clock" 1.42109e-14
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/Q[1]" 0.186259
cap "En_clk_din_0/Enable" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.00922646
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" 0.304341
cap "En_clk_din_0/Enable" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/ZN" 16.9237
cap "En_clk_din_0/clock" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -4.44089e-16
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" 0.0152471
cap "En_clk_din_0/Enable" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -1.11022e-16
cap "En_clk_din_0/Enable" "En_clk_din_0/vss" 11.8795
cap "En_clk_din_0/vdd" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 5.59156
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.164611
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.186259
cap "En_clk_din_0/Enable" "En_clk_din_0/d_in" 11.9226
cap "En_clk_din_0/clock" "En_clk_din_0/clk" 8.88178e-16
cap "En_clk_din_0/Enable" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -2.84217e-14
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.0404836
cap "En_clk_din_0/Enable" "En_clk_din_0/clock" 24.8362
cap "En_clk_din_0/Enable" "En_clk_din_0/vdd" 6.52912
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/D" "En_clk_din_0/d_in" 0.13571
cap "En_clk_din_0/vdd" "En_clk_din_0/d_in" 54.5585
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.372517
cap "En_clk_din_0/Enable" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.0259372
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "En_clk_din_0/d_in" 0.0423606
cap "En_clk_din_0/vss" "En_clk_din_0/clk" 3.08475
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.0298198
cap "En_clk_din_0/Enable" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -5.68434e-14
cap "En_clk_din_0/Enable" "En_clk_din_0/clk" -5.80628
cap "En_clk_din_0/d_in" "En_clk_din_0/clk" -10.0869
cap "En_clk_din_0/vss" "En_clk_din_0/Enable" 16.1053
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" "En_clk_din_0/d_in" 0.0297339
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_652#" 0.019551
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/E" "En_clk_din_0/d_in" 0.0688239
cap "En_clk_din_0/vdd" "En_clk_din_0/clk" 2.3474
cap "En_clk_din_0/vss" "En_clk_din_0/d_in" 2.5776
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.16553
cap "En_clk_din_0/vss" "En_clk_din_0/vdd" 54.1241
cap "En_clk_din_0/Enable" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" 0.0342726
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" 1.72329
cap "En_clk_din_0/vss" "En_clk_din_0/Enable" 3.81799
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_1/ZN" "En_clk_din_0/clk" 0.0456572
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" 0.02729
cap "En_clk_din_0/vdd" "En_clk_din_0/d_in" 2.99839
cap "En_clk_din_0/Enable" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_1/ZN" 0.499254
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" "En_clk_din_0/d_in" 0.0358436
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.13571
cap "En_clk_din_0/Enable" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.12318
cap "En_clk_din_0/Enable" "En_clk_din_0/clk" 0.201831
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.13571
cap "En_clk_din_0/vdd" "En_clk_din_0/clk" 1.34969
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/PHI_1" 0.126519
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_0/A1" "NO_ClkGen_0/phi_1" 0.180752
cap "NO_ClkGen_0/phi_1" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_1/ZN" 0.114825
cap "NO_ClkGen_0/phi_1" "NO_ClkGen_0/phi_2" -3.20306
cap "NO_ClkGen_0/vss" "NO_ClkGen_0/phi_1" 9.92839
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_0/ZN" "NO_ClkGen_0/phi_1" 0.0749643
cap "NO_ClkGen_0/vss" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_13/ZN" 2.27374e-13
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$4_0/ZN" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_13/ZN" -3.55271e-15
cap "NO_ClkGen_0/phi_1" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_13/ZN" 0.177703
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_17/ZN" "NO_ClkGen_0/vdd" 5.32907e-15
cap "En_clk_din_0/clock" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" 0.0998727
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_13/ZN" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" 0.440062
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_13/I" 0.601996
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_17/ZN" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" 0.6792
merge "NO_ClkGen_0/phi_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_1" -448.295 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16960 -734 -10000 -400 0 0 0 0
merge "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_1" "via_dev$85_6/m2_0_0#"
merge "via_dev$85_6/m2_0_0#" "m2_n7447_59120#"
merge "swmatrix_row_10_0[0]/swmatrix_Tgate$1_7/T2" "swmatrix_row_10_0[0]/BUS[4]" -47.981 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5080 -334 0 0
merge "swmatrix_row_10_0[0]/BUS[4]" "BUS[4]"
merge "via_dev$85_2/VSUBS" "via_dev$85_3/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "via_dev$85_3/VSUBS" "via_dev$85_4/VSUBS"
merge "via_dev$85_4/VSUBS" "En_clk_din_0/VSUBS"
merge "En_clk_din_0/VSUBS" "via_dev$85_1/VSUBS"
merge "via_dev$85_1/VSUBS" "NO_ClkGen_0/VSUBS"
merge "NO_ClkGen_0/VSUBS" "via_dev$85_0/VSUBS"
merge "via_dev$85_0/VSUBS" "via_dev$85_5/VSUBS"
merge "via_dev$85_5/VSUBS" "via_dev$85_6/VSUBS"
merge "via_dev$85_6/VSUBS" "via_dev$85_7/VSUBS"
merge "via_dev$85_7/VSUBS" "swmatrix_row_10_0[23]/VSUBS"
merge "swmatrix_row_10_0[23]/VSUBS" "swmatrix_row_10_0[22]/VSUBS"
merge "swmatrix_row_10_0[22]/VSUBS" "swmatrix_row_10_0[21]/VSUBS"
merge "swmatrix_row_10_0[21]/VSUBS" "swmatrix_row_10_0[20]/VSUBS"
merge "swmatrix_row_10_0[20]/VSUBS" "swmatrix_row_10_0[19]/VSUBS"
merge "swmatrix_row_10_0[19]/VSUBS" "swmatrix_row_10_0[18]/VSUBS"
merge "swmatrix_row_10_0[18]/VSUBS" "swmatrix_row_10_0[17]/VSUBS"
merge "swmatrix_row_10_0[17]/VSUBS" "swmatrix_row_10_0[16]/VSUBS"
merge "swmatrix_row_10_0[16]/VSUBS" "swmatrix_row_10_0[15]/VSUBS"
merge "swmatrix_row_10_0[15]/VSUBS" "swmatrix_row_10_0[14]/VSUBS"
merge "swmatrix_row_10_0[14]/VSUBS" "swmatrix_row_10_0[13]/VSUBS"
merge "swmatrix_row_10_0[13]/VSUBS" "swmatrix_row_10_0[12]/VSUBS"
merge "swmatrix_row_10_0[12]/VSUBS" "swmatrix_row_10_0[11]/VSUBS"
merge "swmatrix_row_10_0[11]/VSUBS" "swmatrix_row_10_0[10]/VSUBS"
merge "swmatrix_row_10_0[10]/VSUBS" "swmatrix_row_10_0[9]/VSUBS"
merge "swmatrix_row_10_0[9]/VSUBS" "swmatrix_row_10_0[8]/VSUBS"
merge "swmatrix_row_10_0[8]/VSUBS" "swmatrix_row_10_0[7]/VSUBS"
merge "swmatrix_row_10_0[7]/VSUBS" "swmatrix_row_10_0[6]/VSUBS"
merge "swmatrix_row_10_0[6]/VSUBS" "swmatrix_row_10_0[5]/VSUBS"
merge "swmatrix_row_10_0[5]/VSUBS" "swmatrix_row_10_0[4]/VSUBS"
merge "swmatrix_row_10_0[4]/VSUBS" "swmatrix_row_10_0[3]/VSUBS"
merge "swmatrix_row_10_0[3]/VSUBS" "swmatrix_row_10_0[2]/VSUBS"
merge "swmatrix_row_10_0[2]/VSUBS" "swmatrix_row_10_0[1]/VSUBS"
merge "swmatrix_row_10_0[1]/VSUBS" "swmatrix_row_10_0[0]/VSUBS"
merge "swmatrix_row_10_0[0]/VSUBS" "VSUBS"
merge "swmatrix_row_10_0[8]/swmatrix_Tgate$1_2/T1" "PIN[16]" -89.4017 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4658 -342 0 0 0 0
merge "swmatrix_row_10_0[20]/swmatrix_Tgate$1_2/T1" "PIN[4]" -112.167 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -13974 -478 0 0 0 0
merge "NO_ClkGen_0/phi_2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_2" -514.258 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -14520 -694 -10000 -400 0 0 0 0
merge "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/PHI_2" "via_dev$85_7/m2_0_0#"
merge "via_dev$85_7/m2_0_0#" "m2_n7239_58978#"
merge "swmatrix_row_10_0[0]/BUS[1]" "BUS[1]" -47.981 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5080 -334 0 0
merge "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/D" "via_dev$85_3/m2_0_0#" -1858.16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -30000 -1200 -20000 -1000 0 0 0 0
merge "via_dev$85_3/m2_0_0#" "En_clk_din_0/data_in"
merge "En_clk_din_0/data_in" "via_dev$85_4/m2_0_0#"
merge "via_dev$85_4/m2_0_0#" "m3_n3412_60711#"
merge "m3_n3412_60711#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in"
merge "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/D_in" "via_dev$85_5/m2_0_0#"
merge "via_dev$85_5/m2_0_0#" "m2_n6894_58686#"
merge "swmatrix_row_10_0[9]/swmatrix_Tgate$1_2/T1" "PIN[15]" -89.4017 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4658 -342 0 0 0 0
merge "swmatrix_row_10_0[21]/swmatrix_Tgate$1_2/T1" "PIN[3]" -113.506 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -14522 -486 0 0 0 0
merge "via_dev$85_2/m2_0_0#" "En_clk_din_0/Enable" -1680.09 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -37600 -1752 -10000 -600 0 0 0 0
merge "En_clk_din_0/Enable" "Enable"
merge "Enable" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/I"
merge "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/I" "via_dev$85_1/m2_0_0#"
merge "via_dev$85_1/m2_0_0#" "m3_n5376_59507#"
merge "m3_n5376_59507#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/EN"
merge "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN"
merge "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/EN" "via_dev$85_0/m2_0_0#"
merge "via_dev$85_0/m2_0_0#" "m2_n5376_58519#"
merge "swmatrix_row_10_0[10]/swmatrix_Tgate$1_2/T1" "PIN[14]" -87.7278 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3973 -332 0 0 0 0
merge "swmatrix_row_10_0[22]/swmatrix_Tgate$1_2/T1" "PIN[2]" -124.889 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19180 -554 0 0 0 0
merge "En_clk_din_0/clk" "clk" -39.3005 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3000 -260 0 0 0 0 0 0
merge "swmatrix_row_10_0[11]/swmatrix_Tgate$1_2/T1" "PIN[13]" -88.0626 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4110 -334 0 0 0 0
merge "swmatrix_row_10_0[18]/swmatrix_Tgate$1_2/T1" "PIN[6]" -106.81 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11782 -446 0 0 0 0
merge "swmatrix_row_10_0[23]/swmatrix_Tgate$1_2/T1" "PIN[1]" -95.9202 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9316 -410 0 0 0 0
merge "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$8_13/VDD" "En_clk_din_0/vdd" -5208.85 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -532867 -19896 0 0 0 0 0 0 0 0
merge "En_clk_din_0/vdd" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD"
merge "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$7_0/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/VDD"
merge "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/VDD" "NO_ClkGen_0/vdd"
merge "NO_ClkGen_0/vdd" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/VDD"
merge "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD"
merge "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD" "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD"
merge "swmatrix_row_10_0[23]/swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "vdd"
merge "swmatrix_row_10_0[12]/swmatrix_Tgate$1_2/T1" "PIN[12]" -96.0974 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7398 -382 0 0 0 0
merge "swmatrix_row_10_0[16]/swmatrix_Tgate$1_2/T1" "PIN[8]" -136.941 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24112 -626 0 0 0 0
merge "swmatrix_row_10_0[13]/swmatrix_Tgate$1_2/T1" "PIN[11]" -103.128 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10275 -424 0 0 0 0
merge "swmatrix_row_10_0[14]/swmatrix_Tgate$1_2/T1" "PIN[10]" -96.0974 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7398 -382 0 0 0 0
merge "swmatrix_row_10_0[6]/swmatrix_Tgate$1_2/T1" "PIN[18]" -89.4017 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4658 -342 0 0 0 0
merge "En_clk_din_0/vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" -28759.5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10369344 -104480 0 0 0 0 0 0 0 0
merge "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VSS"
merge "swmatrix_row_10_0[23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VSS" "swmatrix_row_10_0[22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS"
merge "swmatrix_row_10_0[22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" "swmatrix_row_10_0[22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VSS"
merge "swmatrix_row_10_0[22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VSS" "vss"
merge "swmatrix_row_10_0[0]/BUS[9]" "BUS[9]" -47.981 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5080 -334 0 0
merge "swmatrix_row_10_0[4]/swmatrix_Tgate$1_2/T1" "PIN[20]" -89.4017 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4658 -342 0 0 0 0
merge "swmatrix_row_10_0[0]/BUS[8]" "BUS[8]" -47.981 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5080 -334 0 0
merge "swmatrix_row_10_0[2]/swmatrix_Tgate$1_2/T1" "PIN[22]" -89.7365 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4795 -344 0 0 0 0
merge "swmatrix_row_10_0[0]/BUS[7]" "BUS[7]" -47.981 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5080 -334 0 0
merge "swmatrix_row_10_0[0]/swmatrix_Tgate$1_2/T1" "PIN[24]" -88.0626 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4110 -334 0 0 0 0
merge "swmatrix_row_10_0[0]/BUS[6]" "BUS[6]" -47.981 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5080 -334 0 0
merge "swmatrix_row_10_0[0]/BUS[5]" "BUS[5]" -47.981 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5080 -334 0 0
merge "NO_ClkGen_0/clk" "En_clk_din_0/clock" -130.116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7840 -538 0 0 0 0 0 0
merge "En_clk_din_0/clock" "m2_n3232_61401#"
merge "En_clk_din_0/d_in" "d_in" -236.657 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3200 -264 0 0 0 0 0 0
merge "swmatrix_row_10_0[0]/BUS[3]" "BUS[3]" -47.981 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5080 -334 0 0
merge "swmatrix_row_10_0[0]/BUS[2]" "BUS[2]" -47.981 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5080 -334 0 0
merge "swmatrix_row_10_0[0]/BUS[10]" "BUS[10]" -47.981 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5080 -334 0 0
merge "swmatrix_row_10_0[1]/swmatrix_Tgate$1_2/T1" "PIN[23]" -92.08 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5754 -358 0 0 0 0
merge "swmatrix_row_10_0[19]/swmatrix_Tgate$1_2/T1" "PIN[5]" -107.145 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11919 -448 0 0 0 0
merge "swmatrix_row_10_0[3]/swmatrix_Tgate$1_2/T1" "PIN[21]" -87.393 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3836 -330 0 0 0 0
merge "swmatrix_row_10_0[17]/swmatrix_Tgate$1_2/T1" "PIN[7]" -125.893 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19591 -560 0 0 0 0
merge "swmatrix_row_10_0[15]/swmatrix_Tgate$1_2/T1" "PIN[9]" -103.128 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10275 -424 0 0 0 0
merge "swmatrix_row_10_0[7]/swmatrix_Tgate$1_2/T1" "PIN[17]" -92.4148 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5891 -360 0 0 0 0
merge "swmatrix_row_10_0[5]/swmatrix_Tgate$1_2/T1" "PIN[19]" -89.4017 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4658 -342 0 0 0 0
merge "swmatrix_row_10_0[0]/m3_n499_n858#" "D_out" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.00661389
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 2.21427
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.461947
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 21.2231
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[1]" 13.9412
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" -7.10543e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 16.375
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 1.55257
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 6.27327
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_652#" 0.0282488
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 0.157006
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 11.4526
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 0.208635
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/I" 0.0191343
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 2.21427
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 21.2231
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 1.55257
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/BUS[3]" 3.21004
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[3]" 0.0231424
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 0.208635
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.441613
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 1.5197
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_5/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 2.25799
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 11.4526
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 77.8245
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_2/gated_control" 0.28472
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 21.2231
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[9]" 4.16085
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_3/gated_control" 0.199096
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 38.0011
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" -0.0106236
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 0.897351
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[5]" 0.0231424
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 14.2205
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.995507
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.0141913
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 0.208635
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 11.4526
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_0/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[6]" 0.0534883
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.259921
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" -1.77636e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1264_107#" 0.0244784
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[7]" 0.0231424
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[3]" 2.60755
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.995507
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.0141913
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 0.208635
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 1.15074
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 11.4526
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 2.75105
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/BUS[9]" 0.648481
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_9/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 8.26257
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1264_107#" 0.0244784
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[9]" 0.0231424
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.995507
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 1.22947
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" 9579.26
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" 0.219713
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 11.4526
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.382306
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 27.9758
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 0.911809
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" -127.261
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.602031
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A2" 0.0103644
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" 0.219713
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1264_107#" 0.0244784
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.995507
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 8.3599
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 0.22043
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_872_107#" 0.0769938
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/BUS[1]" 35.5818
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1264_107#" 0.0244784
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.995507
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_1/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 1.52044
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 14.2205
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 8.3599
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.94443
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 0.22043
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 2.35726
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_5/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 26.5363
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 1.85324
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.556462
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_872_107#" 0.0769938
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.0379271
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.41184
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.104728
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1264_107#" 0.0244784
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" -0.000902571
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 8.3599
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 3.53649
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 0.22043
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/gated_control" 10.7658
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 2.87914
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.0535601
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 0.00701592
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.104728
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_872_107#" 0.0769938
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 0.013394
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_3/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 7.76057
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 8.3599
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_4/gated_control" 10.7658
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 0.22043
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" -3.55271e-15
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 77.8245
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_872_107#" 0.0769938
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.602031
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_0/gated_control" 0.199096
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 38.0011
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" -0.0106236
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 0.897351
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_2/gated_control" "swmatrix_row_10_0[0:22]/BUS[10]" 0.909673
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.708065
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.12756
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_872_652#" 0.0753302
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_5/gated_control" 10.7658
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" -3.55271e-15
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1224_652#" 0.219713
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 12.2197
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.12756
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_0/gated_control" 10.7658
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" -3.55271e-15
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.262971
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/BUS[8]" 0.648481
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_5/gated_control" "swmatrix_row_10_0[0:22]/BUS[5]" 0.909673
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.12756
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 12.2197
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 7.17864
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/BUS[10]" 35.581
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_1/gated_control" 10.7658
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" -0.000902571
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" -3.55271e-15
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.0535601
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.285895
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.531709
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_652#" 0.00216423
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 1.32446
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 0.911809
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 2.29312
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 12.2197
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.556462
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.0191343
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.12756
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.285895
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 12.2197
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 3.79475
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" "swmatrix_row_10_0[0:22]/pin" 2.27374e-13
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.547843
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_652#" 1.35623
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[2]" 1.13687e-13
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.461947
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 81.7061
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.12756
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.708065
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 12.2197
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_1/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.92772
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 3.79475
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_8/gated_control" 0.199096
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.547843
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_9/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 0.278559
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.2361
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_7/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 26.5363
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.727406
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_652#" 1.35623
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[4]" 1.13687e-13
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 2.57035
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 12.2197
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 3.79475
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.0231486
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.547843
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_4/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 2.25799
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 2791.29
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" -7.10543e-15
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 1.5197
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.441613
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_652#" 1.35623
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[6]" 1.13687e-13
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[7]" 4.16085
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 8.51483
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 3.79475
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/BUS[2]" 3.21004
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 0.0231486
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.547843
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_5/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[4]" 0.0534883
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.259921
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[3]" 59.4189
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 77.8245
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_652#" 1.35623
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.556462
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[8]" 1.13687e-13
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 1.32446
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 8.51483
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_6/gated_control" 0.199096
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 3.79475
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 38.0011
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" -0.0217613
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 0.0231486
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_8/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 7.76057
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/BUS[9]" 3.21004
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.73704
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 0.897351
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/I" 0.0191343
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_2/gated_control" 7.76053
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 1.15074
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[5]" 59.4189
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 2.75105
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 1.5446
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 8.51483
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.0236998
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 27.9758
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 0.0231486
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 1.13687e-13
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 1.22947
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.73704
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/I" 0.0191343
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_652#" 0.0282488
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[7]" 59.4189
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 1.5446
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 8.51483
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/BUS[7]" 0.648481
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.0236998
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" 0.219713
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 27.9758
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 0.0231486
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.73704
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 1.13687e-13
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_2/gated_control" 28.0206
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.441613
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[9]" 59.4189
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_2/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 2.25799
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 1.5446
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/BUS[9]" -1.36424e-11
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.201426
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.0236998
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 0.911809
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 2.29312
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 21.5793
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 1.64174
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.0141913
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 27.9758
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.73704
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 1.13687e-13
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_0/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 1.52044
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 14.2205
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 1.5446
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.0236998
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 20.2483
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.41184
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.0379271
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 1.64174
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.0141913
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 27.9758
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.73704
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[8]" 2.60755
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 1.13687e-13
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 1.5446
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_4/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 26.5363
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.887163
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 2.79801
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.0406937
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.104728
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.0236998
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 1.64174
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 20.2483
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_6/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 7.76057
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.0534809
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 27.9758
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.602031
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 1.13687e-13
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 5.63943
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" -0.0106236
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 0.00146297
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1264_107#" 0.0244784
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.554187
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A2" 0.0103644
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 1.64174
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.602031
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 20.2483
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_8/gated_control" "swmatrix_row_10_0[0:22]/BUS[2]" 0.909673
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_872_652#" 0.0753302
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1224_652#" 4.57139
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.554187
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 77.8245
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 1.64174
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 20.2483
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_5/gated_control" 0.199096
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 38.0011
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 0.219523
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_8/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[1]" 0.0534883
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 0.897351
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 0.00701592
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1224_652#" 4.57139
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.554187
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.262971
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/gated_control" 0.256574
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" 0.0794358
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.381204
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1264_107#" 0.0244784
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 7.17864
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 0.00701592
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1224_652#" 4.57139
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.554187
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.0535601
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 2.87914
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_4/gated_control" 0.11877
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/BUS[6]" 0.648481
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_7/gated_control" "swmatrix_row_10_0[0:22]/BUS[4]" 0.909673
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.381204
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1264_107#" 0.0244784
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.285895
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[2]" -1.42109e-14
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_1/gated_control" 28.0206
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1224_652#" 4.57139
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_5/gated_control" 0.11877
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/BUS[8]" -1.36424e-11
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.201426
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.381204
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 0.911809
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 2.29312
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" 28.9748
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.461947
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1264_107#" 0.0244784
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.708065
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_0/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.92772
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[3]" -1.42109e-14
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 2.62229
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_0/gated_control" 0.11877
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.381204
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 20.2483
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1224_652#" 0.219713
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1264_107#" 0.0244784
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[4]" -1.42109e-14
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 2.62229
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_1/gated_control" 0.11877
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 1.40413
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 4767.14
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.640876
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.381204
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 20.2483
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[5]" 4.16085
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 1.55257
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1264_107#" 0.0244784
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.556462
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[5]" -1.42109e-14
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 7.17864
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 2.62229
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_8/gated_control" 0.28472
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_4/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[2]" 0.0534883
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.259921
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_2/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 0.0792265
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" -0.00184822
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 12.2197
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 1.13687e-13
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.0191343
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.556462
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 20.2483
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 1.32446
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[6]" -1.42109e-14
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 2.62229
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_7/gated_control" 0.28472
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 2.75105
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 11.4526
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 1.15074
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 77.8245
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.461947
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 20.2483
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_7/gated_control" 0.199096
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[7]" -1.42109e-14
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 2.62229
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 38.0011
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/BUS[8]" 3.21004
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 1.22905
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 0.897351
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_652#" 0.0282488
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_6/gated_control" 0.28472
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 11.4526
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 88.3629
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_2/gated_control" 10.7658
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" -0.000902571
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.0701321
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[8]" -1.42109e-14
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" 0.219713
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 12.2197
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[1]" 1.13687e-13
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.376187
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_3/gated_control" 0.28472
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.441613
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 1.5197
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 11.4526
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_3/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 2.25799
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[3]" 14.2252
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/BUS[5]" 0.648481
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.0701321
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[9]" -1.42109e-14
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.376187
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_5/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 1.52044
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 14.2205
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 12.2197
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_3/gated_control" 28.0206
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 11.4526
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_2/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[9]" 0.0534883
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.259921
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[5]" 14.2252
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/BUS[7]" -1.36424e-11
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.201426
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" 14.2715
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.0701321
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 0.911809
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 2.29312
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 70.2094
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.41184
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.0379271
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" "swmatrix_row_10_0[0:22]/d_out" -1.42109e-14
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/I" 0.0191343
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.376187
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[6]" 2.60755
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 12.2197
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.0534809
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[7]" 14.2252
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 0.0328648
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.104728
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_107#" 0.0769938
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.0701321
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_7/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 7.76057
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/I" 0.0191343
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.376187
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 1.22947
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 12.2197
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.0534809
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[9]" 14.2252
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_9/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 26.4857
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.672607
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 0.0328648
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_107#" 0.0769938
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.0701321
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.602031
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 9.14424
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" -0.000902571
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 12.2197
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.0534809
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 0.237386
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_872_652#" 0.0753302
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 0.0328648
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_1/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 0.0792265
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 651.091
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" -1.42109e-14
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[2]" 4.87621
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.0141913
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_107#" 0.0769938
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 25.6581
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.0534809
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.0077162
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" 0.0794358
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 0.0328648
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[4]" 4.87621
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.262971
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 77.8245
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_107#" 0.0769938
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.0379271
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.41184
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 25.6581
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_4/gated_control" 0.199096
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.0534809
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 38.0011
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.0077162
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 1.58435
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 0.56453
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 1.26735
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" 0.0794358
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 0.0328648
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[6]" 4.87621
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.0535601
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 2.87914
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_107#" 0.0769938
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 25.6581
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.482465
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.0077162
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 21.2231
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.285895
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A2" 0.0103644
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" 0.0794358
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[8]" 4.87621
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A2" 0.00749427
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 25.6581
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/BUS[4]" 0.648481
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_4/gated_control" "swmatrix_row_10_0[0:22]/BUS[3]" 0.909673
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.482465
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.0077162
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.708065
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_5/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.92772
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 21.2231
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_0/gated_control" 28.0206
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_872_652#" 0.0753302
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" 0.0794358
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/d_out" 4.83394
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/BUS[6]" -1.36424e-11
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" 14.2715
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_8/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 2.25799
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 0.911809
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 2.29312
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 70.2094
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 2.54637
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 0.00701592
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1224_652#" 0.219713
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.482465
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 21.2231
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_872_652#" 1.35623
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[3]" 4.16085
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 2.54637
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 0.00701592
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.482465
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 21.2231
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 7.17864
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_872_652#" 1.35623
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 2.54637
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.556462
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 1.32446
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 32.8419
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.461947
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 21.2231
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 29.3977
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" 0.00417992
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_652#" 1.53273
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 0.897351
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 2.75105
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_3/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 0.0792265
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 1.15074
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_872_652#" 1.35623
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 2.54637
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.461947
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 41.6391
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_652#" 0.0282488
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" 4.57139
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 7.10543e-15
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_8/gated_control" 28.0206
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_872_652#" 1.35623
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 2.54637
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 41.6391
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[1:23]/pin" -0.0599524
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_652#" 0.0753302
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 38.0011
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 3.03433
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/BUS[7]" 3.21004
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" 4.57139
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.441613
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 1.5197
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 7.10543e-15
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_6/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 2.25799
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 3.78915
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_872_652#" 1.35623
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/d_out" 4.16085
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 41.6391
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_4/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 1.52044
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 14.2205
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 0.896436
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 16.375
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.0191343
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" 4.57139
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 7.10543e-15
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_3/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[7]" 0.0534883
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.259921
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 3.78096
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 41.6391
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/BUS[3]" 0.648481
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.00661389
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[4]" 2.60755
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 16.375
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" -7.10543e-15
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_6/gated_control" 28.0206
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" 4.57139
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 1.15074
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 7.10543e-15
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 2.75105
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 3.78096
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/BUS[5]" -1.36424e-11
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_2/gated_control" 0.11877
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" 14.2715
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.00661389
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 0.911809
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 2.29312
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 70.2094
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 2.21427
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 1.22947
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" -7.10543e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 16.375
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 1.55257
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 7.10543e-15
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 3.78096
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.00661389
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 21.2231
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.602031
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 2.21427
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" 0.219713
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" -7.10543e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 16.375
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 1.55257
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 3.78096
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.00661389
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 2.21427
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 21.2231
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/BUS[9]" 35.581
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" -7.10543e-15
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.41184
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 16.375
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_2/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 1.52044
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 14.2205
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 1.55257
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.94443
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.201426
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.262971
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_0/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 0.0792265
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_2/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 0.32105
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 20.2483
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.0065729
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 0.208635
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/I" 0.0191343
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 5.68434e-14
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 2.21427
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.0379271
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.41184
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 21.2231
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 1.55257
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[2]" 0.0231424
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 0.208635
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 11.4526
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 2.87914
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.0535601
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/I" 0.0191343
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.104728
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 2.21427
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 21.2231
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_1/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 7.76057
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_9/gated_control" 0.327169
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 1.55257
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 38.0011
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[4]" 0.0231424
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 3.04996
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.214173
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 0.208635
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 11.4526
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 60.7407
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_872_652#" 0.0753302
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 21.2231
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 0.0710364
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_107#" 0.0769938
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[6]" 0.0231424
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_4/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.92772
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 6.95162
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.708065
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.995507
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.0141913
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_872_652#" 0.0753302
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 0.208635
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 11.4526
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/BUS[2]" 0.648481
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1224_652#" 0.219713
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1264_107#" 0.0244784
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[8]" 0.0231424
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.995507
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_5/gated_control" 28.0206
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 0.208635
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 11.4526
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.262971
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/BUS[4]" -1.36424e-11
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" 14.2715
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_8/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 0.0792265
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 2.29312
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_1/gated_control" "swmatrix_row_10_0[0:22]/BUS[9]" 0.909673
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 70.2094
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[1]" 4.90415
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A2" 0.0103644
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1264_107#" 0.0244784
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/d_out" 172.228
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.995507
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 7.17864
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 8.3599
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" -0.000902571
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 0.22043
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_872_107#" 0.0769938
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 1.32446
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.556462
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A2" 0.0103644
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1264_107#" 0.0244784
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.995507
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.285895
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 8.3599
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 0.22043
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_872_107#" 0.0769938
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.461947
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/BUS[8]" 35.581
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1264_107#" 0.0244784
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" -0.0050544
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.708065
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_2/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.92772
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 8.3599
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.94443
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.201426
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_652#" 0.0282488
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 0.22043
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_6/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 0.0792265
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_1/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 0.32105
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" 2748.45
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 0.00701592
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_872_107#" 0.0769938
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 8.3599
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_8/gated_control" 10.7658
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 0.22043
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_7/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 2.25799
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" -3.55271e-15
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 1.5197
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.441613
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 0.00701592
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_872_107#" 0.0769938
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[8]" 4.16085
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 8.3599
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 38.0011
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" 0.197558
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_9/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 1.23208
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 13.578
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/BUS[6]" 3.21004
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_7/gated_control" 10.7658
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 0.22043
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" -3.55271e-15
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_6/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[5]" 0.0534883
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.259921
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_872_107#" 0.0769938
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" -0.000902571
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 1.15074
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 1.32446
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" -0.0106236
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_872_652#" 1.35623
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[2]" 2.60755
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.12756
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_6/gated_control" 10.7658
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 1.15074
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" -3.55271e-15
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 2.75105
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/BUS[1]" 0.648481
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.12756
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 1.22947
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 12.2197
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_7/gated_control" 28.0206
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_652#" 0.0282488
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_3/gated_control" 10.7658
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" -3.55271e-15
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/BUS[3]" -1.36424e-11
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_872_652#" 0.0753302
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" 14.2715
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 2.29312
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 70.2094
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.0191343
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" 0.219713
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.12756
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 12.2197
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 2.22547
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1264_107#" 0.0244784
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" -3.55271e-15
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.547843
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_652#" 1.35623
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 24.7217
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.0191343
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.12756
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 12.2197
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_3/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 1.52044
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 14.2205
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 3.79475
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.547843
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_652#" 1.35623
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.0379271
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.41184
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[3]" 1.13687e-13
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/BUS[7]" 35.581
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[9]" 2.60755
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 12.2197
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 3.79475
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.94443
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.201426
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 38.0011
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.547843
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_5/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 0.0792265
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_3/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 0.32105
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 2.87914
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.0535601
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.104728
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_652#" 1.35623
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[5]" 1.13687e-13
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_0/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 7.76057
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 8.51483
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 3.79475
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 0.0231486
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.547843
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/gated_control" 5.68434e-14
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[2]" 59.4189
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_652#" 1.35623
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.602031
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[7]" 1.13687e-13
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 8.51483
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 3.79475
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/BUS[10]" 0.648481
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 0.0231486
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_9/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" 0.102633
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 70.6042
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_872_652#" 0.0753302
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.547843
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[4]" 59.4189
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 26.7497
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_652#" 1.35623
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[9]" 1.13687e-13
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 8.51483
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.0242509
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1224_652#" 0.219713
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_2/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" -2.22045e-16
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" -0.0106236
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 0.0231486
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 0.00210141
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 21.2231
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.73704
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/I" 0.0191343
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[6]" 59.4189
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.262971
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 1.5446
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 8.51483
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_9/gated_control" "swmatrix_row_10_0[0:22]/BUS[1]" 0.904532
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.0236998
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 27.9758
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 0.0231486
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.73704
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 7.17864
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 1.13687e-13
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_4/gated_control" 28.0206
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.0535601
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 2.87914
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[8]" 59.4189
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 1.5446
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/BUS[2]" -1.36424e-11
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 8.51483
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" 14.2715
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.0236998
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 2.29312
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_3/gated_control" "swmatrix_row_10_0[0:22]/BUS[8]" 0.909673
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 70.2094
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 2.10696
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 0.335669
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 27.9758
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 0.0231486
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.73704
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.285895
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 1.13687e-13
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/d_out" 55.5749
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 1.5446
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[1]" 0.024171
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 0.154552
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.0236998
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 20.2483
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.461947
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 1.64174
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.0141913
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.0191343
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 27.9758
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.73704
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.708065
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 1.13687e-13
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_3/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.92772
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 1.5446
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.0236998
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 1.64174
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 20.2483
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/BUS[6]" 35.581
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1224_652#" 0.219713
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 27.9758
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.73704
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 1.13687e-13
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.94443
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.229122
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_8/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 1.52044
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_7/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 0.0792265
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_0/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 0.32105
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/BUS[10]" 3.21004
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_2/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 26.5363
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 1.5197
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.441613
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.554187
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A2" 0.0103644
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/pin" 0.7904
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 1.64174
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 20.2483
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[6]" 4.16085
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" -0.000902571
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1224_652#" 4.57139
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_7/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[3]" 0.0534883
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.259921
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.554187
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A2" 0.0103644
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 1.64174
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.556462
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 20.2483
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 1.32446
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/BUS[5]" 3.21004
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1224_652#" 4.57139
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.554187
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 1.15074
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 2.75105
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 907.444
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_652#" 0.0282488
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 20.2483
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" 40.9125
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" -0.0106236
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" 4.58038
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 0.0792025
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 1.22947
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 0.00701592
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_652#" 0.0282488
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1224_652#" 4.57139
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.554187
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_8/gated_control" 0.11877
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.381204
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" 0.219713
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1264_107#" 0.0244784
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/pin" 937.643
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1224_652#" 4.57139
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.554187
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.441613
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 1.5197
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_1/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 2.25799
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_7/gated_control" 0.11877
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/BUS[1]" -1.79625e-11
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" 0.219713
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.482465
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" 14.2715
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.381204
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 5.49436
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_8/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 0.32105
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 70.2094
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1264_107#" 0.0244784
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_6/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 1.52044
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 14.2205
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1224_652#" 4.57139
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/d_out" 2.60755
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.259921
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_6/gated_control" 0.11877
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.381204
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 20.2483
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" -3.55271e-15
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.41184
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.0379271
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1264_107#" 0.0244784
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[7]" 2.60755
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 2.62229
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_3/gated_control" 0.11877
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.104728
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.381204
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_5/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 7.76057
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 20.2483
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/BUS[5]" 35.581
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1264_107#" 0.0244784
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 1.22947
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 2.62229
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.94443
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/gated_control" 0.28472
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_8/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.92772
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_4/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 0.0792265
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_6/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 0.32105
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_1/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 26.5363
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.0191343
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.602031
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 20.2483
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" -0.000902571
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 2.62229
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_872_652#" 0.0753302
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_4/gated_control" 0.28472
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_107#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 0.036798
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 11.4526
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.0191343
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 20.2483
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 2.62229
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_5/gated_control" 0.28472
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 11.4526
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.262971
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 77.8245
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.0379271
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 2.87914
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 20.2483
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/BUS[10]" -1.45519e-11
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.201426
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" -0.0106236
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 0.897351
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 7.17864
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 13.2739
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.00115113
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.376187
cap "swmatrix_row_10_0[0:22]/d_out" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" -0.281454
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_0/gated_control" 0.28472
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.0535601
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 2.87914
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 11.4526
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[2]" 14.2252
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.0701321
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.376187
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 12.2197
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.285895
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_9/gated_control" 28.0161
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_1/gated_control" 0.28472
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 11.4526
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[4]" 14.2252
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 1.25649
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" 14.2715
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.0701321
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 70.2094
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_0/gated_control" "swmatrix_row_10_0[0:22]/BUS[7]" 0.909673
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 1.10134
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.260252
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.376187
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.708065
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 12.2197
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_6/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.92772
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 10.2222
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1224_652#" 0.219713
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" -0.000902571
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 11.4526
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[6]" 14.2252
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 0.00661389
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.0701321
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 23.7921
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[1]" 59.4189
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/I" 0.0191343
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1224_652#" 0.219713
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.376187
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 12.2197
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.0534809
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[8]" 14.2252
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 0.0328648
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_107#" 0.0769938
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.0701321
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[4]" 4.16085
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/BUS[4]" 35.581
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.376187
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 12.2197
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 7.17864
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.0534809
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.94443
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/d_out" 14.1984
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 0.0328648
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_5/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 0.32105
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_3/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 26.5363
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[1]" 0.967444
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 9.82813
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.0141913
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_107#" 0.0769938
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 1.48801
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.556462
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 1.32446
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 25.6581
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/pin" 0.00318877
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.0534809
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.0077162
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" 0.0794358
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 0.0328648
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 2.75105
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 1.15074
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[3]" 4.87621
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.0141913
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_107#" 0.0769938
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.461947
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 25.6581
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.0534809
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/BUS[4]" 3.21004
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.0077162
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_652#" 0.0282488
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" 0.0794358
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 0.0328648
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[5]" 4.87621
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 77.8245
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.0191343
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_872_107#" 0.0769938
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 1.5197
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 25.6581
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_2/gated_control" 0.199096
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.201426
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" 0.219713
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.482465
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" -0.0106236
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 0.897351
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.0077162
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.00360541
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A2" 0.0103644
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" 0.0794358
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[7]" 4.87621
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.441613
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 1.5197
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_0/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 2.25799
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 25.6581
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.482465
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.0077162
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_7/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 1.52044
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 14.2205
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 21.2231
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A2" 0.0103644
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" 0.0794358
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[9]" 4.87621
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_1/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[8]" 0.0534883
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.259921
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 25.6581
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_9/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 2.26058
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 70.2094
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 2.00803
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.0557938
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" 15.4443
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" 193.101
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.482465
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.0077162
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[5]" 2.60755
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 21.2231
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" 0.0794358
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 1.22947
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 2.75105
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.104728
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1224_652#" 4.57139
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_4/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 7.76057
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 0.911809
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 2.54637
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 0.00701592
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.482465
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 1.22947
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 21.2231
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_872_652#" 1.35623
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 2.54637
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.602031
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/BUS[3]" 35.581
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" 0.219713
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.482465
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 21.2231
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.94443
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1224_652#" 0.219713
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_9/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 0.0916772
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[1]" 3.99218
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_7/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 0.32105
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_0/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 26.5363
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_872_652#" 1.35623
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 2.54637
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 41.6391
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_872_107#" 0.0769938
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/gated_control" -2.27374e-13
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" 4.57139
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.262971
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 7.10543e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_872_652#" 1.35623
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 2.54637
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.0379271
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.41184
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 41.6391
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" 4.57139
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.0535601
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" 2.87914
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 7.10543e-15
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 77.8245
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.104728
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_872_652#" 1.35623
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_2/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 7.76057
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 41.6391
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_1/gated_control" 0.199096
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.201426
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" -0.0106236
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" 14.2715
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 0.897351
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 0.301814
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.285895
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.0191343
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" 4.57139
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 7.10543e-15
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 3.78096
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 41.6391
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.00661389
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_7/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.92772
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 16.375
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" -7.10543e-15
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 0.708065
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 0.0191343
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_872_652#" 0.0753302
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" 4.57139
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 7.10543e-15
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 3.78096
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 41.6391
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.00661389
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_9/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1020_652#" 1.47366
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_8/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 26.5363
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_6/gated_control" "swmatrix_row_10_0[0:22]/BUS[6]" 0.909673
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 2.77912
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1224_652#" 0.219713
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" -7.10543e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 16.375
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 1.5446
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1224_652#" 4.57139
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 7.10543e-15
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.262971
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 3.78096
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 0.0077162
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.00661389
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/Q[2]" 4.16085
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" 0.911809
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_36_92#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" -1.13687e-13
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 1.11022e-16
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 11.4526
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 2.21427
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" -7.10543e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 16.375
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 7.17864
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 1.55257
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 3.78096
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/BUS[1]" 3.42782
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.00661389
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_36_92#" 2.21427
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/Q" 0.556462
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 1.32446
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" 21.2231
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/BUS[2]" 35.581
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1020_652#" -7.10543e-15
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_504_110#" 0.285895
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 16.375
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/a_1364_532#" 1.55257
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.94443
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 3.78096
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_4/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" 0.32105
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_6/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1" 26.5363
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_504_110#" 0.62843
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/a_1364_532#" 0.208635
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/I" 0.0191343
cap "swmatrix_row_10_0[2:23]/m1_n338_1250#" "swmatrix_row_10_0[0:21]/swmatrix_Tgate$1_9/VDD" 1.19809
merge "swmatrix_row_10_0[2]/VSUBS" "swmatrix_row_10_0[1]/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "swmatrix_row_10_0[1]/VSUBS" "VSUBS"
merge "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_9/VDD" "ShiftReg_row_10_2$1_0/VDD" -25113.1 -26880 -17980 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -193144 -125864 0 0 0 0 0 0 0 0
merge "ShiftReg_row_10_2$1_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__filltie$6_2/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__filltie$6_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__filltie$6_2/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__filltie$6_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__filltie$6_2/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__filltie$6_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__filltie$6_2/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__filltie$6_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__filltie$6_2/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__filltie$6_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__filltie$6_2/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__filltie$6_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__filltie$6_2/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__filltie$6_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__filltie$6_2/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__filltie$6_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__filltie$6_2/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__filltie$6_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_2/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_2/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$2_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/VDD" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/VDD"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VDD"
merge "swmatrix_row_10_0[1:23]/swmatrix_Tgate$1_9/VSS" "swmatrix_row_10_0[0:22]/swmatrix_Tgate$1_9/VSS" -388.309 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -21520 -976 0 0 0 0 0 0 0 0
merge "swmatrix_row_10_0[1:23]/m3_n891_n423#" "ShiftReg_row_10_2$1_0/PHI_1" -7874.21 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -65960 -1542 0 0 0 0
merge "ShiftReg_row_10_2$1_0/PHI_1" "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/PHI_1"
merge "ShiftReg_row_10_2$1_0/DFF_2phase_1$2_8/PHI_1" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_1"
merge "swmatrix_row_10_0[1:23]/BUS[6]" "swmatrix_row_10_0[0:22]/BUS[6]" -131.261 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10795 -424 0 0
merge "swmatrix_row_10_0[1:23]/BUS[5]" "swmatrix_row_10_0[0:22]/BUS[5]" -131.261 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10795 -424 0 0
merge "swmatrix_row_10_0[1:23]/BUS[4]" "swmatrix_row_10_0[0:22]/BUS[4]" -131.261 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10795 -424 0 0
merge "swmatrix_row_10_0[1:23]/BUS[3]" "swmatrix_row_10_0[0:22]/BUS[3]" -131.261 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10795 -424 0 0
merge "swmatrix_row_10_0[1:23]/BUS[10]" "swmatrix_row_10_0[0:22]/BUS[10]" -131.261 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10795 -424 0 0
merge "swmatrix_row_10_0[1:23]/BUS[2]" "swmatrix_row_10_0[0:22]/BUS[2]" -131.261 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10795 -424 0 0
merge "swmatrix_row_10_0[1:23]/m3_n499_n858#" "ShiftReg_row_10_2$1_0/D_in" -10090.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3136 -260 0 0 0 0
merge "ShiftReg_row_10_2$1_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/D_in"
merge "swmatrix_row_10_0[1:23]/BUS[1]" "swmatrix_row_10_0[0:22]/BUS[1]" -131.631 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10795 -424 0 0
merge "swmatrix_row_10_0[1:23]/via_dev$97_1/m2_0_0#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/EN" -3994.86 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10000 -400 -10000 -400 -10000 -400 0 0
merge "swmatrix_row_10_0[1:23]/m2_n683_n579#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2$1_0/PHI_2" -228.084 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36012 -932 0 0 0 0
merge "swmatrix_row_10_0[1:23]/BUS[9]" "swmatrix_row_10_0[0:22]/BUS[9]" -131.261 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10795 -424 0 0
merge "swmatrix_row_10_0[1:23]/BUS[8]" "swmatrix_row_10_0[0:22]/BUS[8]" -131.261 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10795 -424 0 0
merge "swmatrix_row_10_0[1:23]/BUS[7]" "swmatrix_row_10_0[0:22]/BUS[7]" -131.261 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10795 -424 0 0
