Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan  9 21:58:41 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_VGA_CAMERA_timing_summary_routed.rpt -pb top_VGA_CAMERA_timing_summary_routed.pb -rpx top_VGA_CAMERA_timing_summary_routed.rpx -warn_on_violation
| Design       : top_VGA_CAMERA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (186)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (970)
5. checking no_input_delay (21)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (186)
--------------------------
 There are 55 register/latch pins with no clock driven by root clock pin: ov7670_pclk1 (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: ov7670_pclk2 (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_top_SCCB_L/U_SCCB/tick_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_top_SCCB_R/U_SCCB/tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (970)
--------------------------------------------------
 There are 970 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.592    -1899.808                    553                29034        0.091        0.000                      0                29034        3.000        0.000                       0                 14458  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
U_clk_gene/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         
  ov7670_xclk1_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  ov7670_xclk2_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0       {0.000 20.000}     40.000          25.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
U_clk_gene/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
  ov7670_xclk1_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  ov7670_xclk2_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0                                                                                                                                                        37.424        0.000                       0                    34  
sys_clk_pin                     0.161        0.000                      0                15082        0.161        0.000                      0                15082        4.500        0.000                       0                 14416  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin        vga_clk_clk_wiz_0       -4.592    -1891.244                    490                  512        0.968        0.000                      0                  512  
vga_clk_clk_wiz_0  sys_clk_pin             -0.534       -8.564                     63                13440        0.091        0.000                      0                13440  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  U_clk_gene/inst/clk_in1
  To Clock:  U_clk_gene/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U_clk_gene/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    U_clk_gene/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk1_clk_wiz_0
  To Clock:  ov7670_xclk1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_gene/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk2_clk_wiz_0
  To Clock:  ov7670_xclk2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk2_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_clk_gene/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y11     U_FrameBufferLeft/mem_reg_0_15/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y6      U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y12     U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y8      U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y4      U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y12     U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y8      U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y7      U_FrameBufferRight/mem_reg_0_5/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y16     U_FrameBufferLeft/mem_reg_0_4/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y7      U_FrameBufferRight/mem_reg_0_10/CLKBWRCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][97][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.418ns  (logic 1.042ns (11.064%)  route 8.376ns (88.936%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.572     5.093    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X56Y49         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDCE (Prop_fdce_C_Q)         0.518     5.611 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=27, routed)          1.770     7.382    U_vga_controller/U_Pixel_Counter/Q[7]
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.506 f  U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_11/O
                         net (fo=1, routed)           0.785     8.291    U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_11_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.415 f  U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_10/O
                         net (fo=8, routed)           0.739     9.153    U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_10_n_0
    SLICE_X42Y75         LUT5 (Prop_lut5_I4_O)        0.124     9.277 r  U_vga_controller/U_Pixel_Counter/mem_R[1][64][13]_i_3/O
                         net (fo=141, routed)         2.521    11.798    U_vga_controller/U_Pixel_Counter/mem_R[1][64][13]_i_3_n_0
    SLICE_X29Y38         LUT4 (Prop_lut4_I2_O)        0.152    11.950 r  U_vga_controller/U_Pixel_Counter/mem_R[2][97][13]_i_1/O
                         net (fo=28, routed)          2.561    14.511    U_DepthAlgorithm_Census/mem_R_reg[2][97][0]_0[0]
    SLICE_X65Y4          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][97][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.519    14.860    U_DepthAlgorithm_Census/clk
    SLICE_X65Y4          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][97][3]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y4          FDRE (Setup_fdre_C_CE)      -0.413    14.672    U_DepthAlgorithm_Census/mem_L_reg[2][97][3]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                         -14.511    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][97][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.418ns  (logic 1.042ns (11.064%)  route 8.376ns (88.936%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.572     5.093    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X56Y49         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDCE (Prop_fdce_C_Q)         0.518     5.611 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=27, routed)          1.770     7.382    U_vga_controller/U_Pixel_Counter/Q[7]
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.506 f  U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_11/O
                         net (fo=1, routed)           0.785     8.291    U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_11_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.415 f  U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_10/O
                         net (fo=8, routed)           0.739     9.153    U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_10_n_0
    SLICE_X42Y75         LUT5 (Prop_lut5_I4_O)        0.124     9.277 r  U_vga_controller/U_Pixel_Counter/mem_R[1][64][13]_i_3/O
                         net (fo=141, routed)         2.521    11.798    U_vga_controller/U_Pixel_Counter/mem_R[1][64][13]_i_3_n_0
    SLICE_X29Y38         LUT4 (Prop_lut4_I2_O)        0.152    11.950 r  U_vga_controller/U_Pixel_Counter/mem_R[2][97][13]_i_1/O
                         net (fo=28, routed)          2.561    14.511    U_DepthAlgorithm_Census/mem_R_reg[2][97][0]_0[0]
    SLICE_X65Y4          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][97][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.519    14.860    U_DepthAlgorithm_Census/clk
    SLICE_X65Y4          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][97][6]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y4          FDRE (Setup_fdre_C_CE)      -0.413    14.672    U_DepthAlgorithm_Census/mem_L_reg[2][97][6]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                         -14.511    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][52][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.383ns  (logic 1.044ns (11.126%)  route 8.339ns (88.874%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.572     5.093    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X56Y49         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDCE (Prop_fdce_C_Q)         0.518     5.611 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=27, routed)          1.770     7.382    U_vga_controller/U_Pixel_Counter/Q[7]
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.506 f  U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_11/O
                         net (fo=1, routed)           0.785     8.291    U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_11_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.415 f  U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_10/O
                         net (fo=8, routed)           1.068     9.482    U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_10_n_0
    SLICE_X29Y79         LUT5 (Prop_lut5_I0_O)        0.124     9.606 f  U_vga_controller/U_Pixel_Counter/mem_R[1][48][13]_i_2/O
                         net (fo=112, routed)         2.213    11.820    U_vga_controller/U_Pixel_Counter/mem_R[1][48][13]_i_2_n_0
    SLICE_X33Y46         LUT3 (Prop_lut3_I2_O)        0.154    11.974 r  U_vga_controller/U_Pixel_Counter/mem_R[2][52][13]_i_1/O
                         net (fo=28, routed)          2.502    14.476    U_DepthAlgorithm_Census/mem_L_reg[2][52][0]_0[0]
    SLICE_X65Y16         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][52][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.512    14.853    U_DepthAlgorithm_Census/clk
    SLICE_X65Y16         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][52][5]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X65Y16         FDRE (Setup_fdre_C_CE)      -0.408    14.670    U_DepthAlgorithm_Census/mem_L_reg[2][52][5]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -14.476    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][52][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.330ns  (logic 1.044ns (11.189%)  route 8.286ns (88.811%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.572     5.093    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X56Y49         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDCE (Prop_fdce_C_Q)         0.518     5.611 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=27, routed)          1.770     7.382    U_vga_controller/U_Pixel_Counter/Q[7]
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.506 f  U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_11/O
                         net (fo=1, routed)           0.785     8.291    U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_11_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.415 f  U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_10/O
                         net (fo=8, routed)           1.068     9.482    U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_10_n_0
    SLICE_X29Y79         LUT5 (Prop_lut5_I0_O)        0.124     9.606 f  U_vga_controller/U_Pixel_Counter/mem_R[1][48][13]_i_2/O
                         net (fo=112, routed)         2.213    11.820    U_vga_controller/U_Pixel_Counter/mem_R[1][48][13]_i_2_n_0
    SLICE_X33Y46         LUT3 (Prop_lut3_I2_O)        0.154    11.974 r  U_vga_controller/U_Pixel_Counter/mem_R[2][52][13]_i_1/O
                         net (fo=28, routed)          2.450    14.424    U_DepthAlgorithm_Census/mem_L_reg[2][52][0]_0[0]
    SLICE_X60Y10         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][52][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.516    14.857    U_DepthAlgorithm_Census/clk
    SLICE_X60Y10         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][52][1]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X60Y10         FDRE (Setup_fdre_C_CE)      -0.372    14.710    U_DepthAlgorithm_Census/mem_L_reg[2][52][1]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -14.424    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][52][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.330ns  (logic 1.044ns (11.189%)  route 8.286ns (88.811%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.572     5.093    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X56Y49         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDCE (Prop_fdce_C_Q)         0.518     5.611 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=27, routed)          1.770     7.382    U_vga_controller/U_Pixel_Counter/Q[7]
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.506 f  U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_11/O
                         net (fo=1, routed)           0.785     8.291    U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_11_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.415 f  U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_10/O
                         net (fo=8, routed)           1.068     9.482    U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_10_n_0
    SLICE_X29Y79         LUT5 (Prop_lut5_I0_O)        0.124     9.606 f  U_vga_controller/U_Pixel_Counter/mem_R[1][48][13]_i_2/O
                         net (fo=112, routed)         2.213    11.820    U_vga_controller/U_Pixel_Counter/mem_R[1][48][13]_i_2_n_0
    SLICE_X33Y46         LUT3 (Prop_lut3_I2_O)        0.154    11.974 r  U_vga_controller/U_Pixel_Counter/mem_R[2][52][13]_i_1/O
                         net (fo=28, routed)          2.450    14.424    U_DepthAlgorithm_Census/mem_L_reg[2][52][0]_0[0]
    SLICE_X60Y10         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][52][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.516    14.857    U_DepthAlgorithm_Census/clk
    SLICE_X60Y10         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][52][3]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X60Y10         FDRE (Setup_fdre_C_CE)      -0.372    14.710    U_DepthAlgorithm_Census/mem_L_reg[2][52][3]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -14.424    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[2][67][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.223ns  (logic 1.040ns (11.276%)  route 8.183ns (88.724%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.572     5.093    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X56Y49         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDCE (Prop_fdce_C_Q)         0.518     5.611 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=27, routed)          1.770     7.382    U_vga_controller/U_Pixel_Counter/Q[7]
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.506 f  U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_11/O
                         net (fo=1, routed)           0.785     8.291    U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_11_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.415 f  U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_10/O
                         net (fo=8, routed)           0.739     9.153    U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_10_n_0
    SLICE_X42Y75         LUT5 (Prop_lut5_I4_O)        0.124     9.277 r  U_vga_controller/U_Pixel_Counter/mem_R[1][64][13]_i_3/O
                         net (fo=141, routed)         2.354    11.632    U_vga_controller/U_Pixel_Counter/mem_R[1][64][13]_i_3_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.150    11.782 r  U_vga_controller/U_Pixel_Counter/mem_R[2][67][13]_i_1/O
                         net (fo=28, routed)          2.535    14.316    U_DepthAlgorithm_Census/mem_R_reg[2][67][0]_0[0]
    SLICE_X4Y4           FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[2][67][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.517    14.858    U_DepthAlgorithm_Census/clk
    SLICE_X4Y4           FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[2][67][3]/C
                         clock pessimism              0.188    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X4Y4           FDRE (Setup_fdre_C_CE)      -0.407    14.604    U_DepthAlgorithm_Census/mem_R_reg[2][67][3]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -14.316    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[2][67][8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.223ns  (logic 1.040ns (11.276%)  route 8.183ns (88.724%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.572     5.093    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X56Y49         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDCE (Prop_fdce_C_Q)         0.518     5.611 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=27, routed)          1.770     7.382    U_vga_controller/U_Pixel_Counter/Q[7]
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.506 f  U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_11/O
                         net (fo=1, routed)           0.785     8.291    U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_11_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.415 f  U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_10/O
                         net (fo=8, routed)           0.739     9.153    U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_10_n_0
    SLICE_X42Y75         LUT5 (Prop_lut5_I4_O)        0.124     9.277 r  U_vga_controller/U_Pixel_Counter/mem_R[1][64][13]_i_3/O
                         net (fo=141, routed)         2.354    11.632    U_vga_controller/U_Pixel_Counter/mem_R[1][64][13]_i_3_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.150    11.782 r  U_vga_controller/U_Pixel_Counter/mem_R[2][67][13]_i_1/O
                         net (fo=28, routed)          2.535    14.316    U_DepthAlgorithm_Census/mem_R_reg[2][67][0]_0[0]
    SLICE_X4Y4           FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[2][67][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.517    14.858    U_DepthAlgorithm_Census/clk
    SLICE_X4Y4           FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[2][67][8]/C
                         clock pessimism              0.188    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X4Y4           FDRE (Setup_fdre_C_CE)      -0.407    14.604    U_DepthAlgorithm_Census/mem_R_reg[2][67][8]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -14.316    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[2][55][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.454ns  (logic 1.014ns (10.726%)  route 8.440ns (89.274%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.572     5.093    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X56Y49         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDCE (Prop_fdce_C_Q)         0.518     5.611 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=27, routed)          1.770     7.382    U_vga_controller/U_Pixel_Counter/Q[7]
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.506 f  U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_11/O
                         net (fo=1, routed)           0.785     8.291    U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_11_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.415 f  U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_10/O
                         net (fo=8, routed)           1.068     9.482    U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_10_n_0
    SLICE_X29Y79         LUT5 (Prop_lut5_I0_O)        0.124     9.606 f  U_vga_controller/U_Pixel_Counter/mem_R[1][48][13]_i_2/O
                         net (fo=112, routed)         2.346    11.952    U_vga_controller/U_Pixel_Counter/mem_R[1][48][13]_i_2_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.124    12.076 r  U_vga_controller/U_Pixel_Counter/mem_R[2][55][13]_i_1/O
                         net (fo=28, routed)          2.471    14.547    U_DepthAlgorithm_Census/mem_R_reg[2][55][0]_0[0]
    SLICE_X2Y4           FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[2][55][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.519    14.860    U_DepthAlgorithm_Census/clk
    SLICE_X2Y4           FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[2][55][3]/C
                         clock pessimism              0.188    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X2Y4           FDRE (Setup_fdre_C_CE)      -0.169    14.844    U_DepthAlgorithm_Census/mem_R_reg[2][55][3]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -14.547    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[2][55][8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.454ns  (logic 1.014ns (10.726%)  route 8.440ns (89.274%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.572     5.093    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X56Y49         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDCE (Prop_fdce_C_Q)         0.518     5.611 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=27, routed)          1.770     7.382    U_vga_controller/U_Pixel_Counter/Q[7]
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.506 f  U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_11/O
                         net (fo=1, routed)           0.785     8.291    U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_11_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.415 f  U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_10/O
                         net (fo=8, routed)           1.068     9.482    U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_10_n_0
    SLICE_X29Y79         LUT5 (Prop_lut5_I0_O)        0.124     9.606 f  U_vga_controller/U_Pixel_Counter/mem_R[1][48][13]_i_2/O
                         net (fo=112, routed)         2.346    11.952    U_vga_controller/U_Pixel_Counter/mem_R[1][48][13]_i_2_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.124    12.076 r  U_vga_controller/U_Pixel_Counter/mem_R[2][55][13]_i_1/O
                         net (fo=28, routed)          2.471    14.547    U_DepthAlgorithm_Census/mem_R_reg[2][55][0]_0[0]
    SLICE_X2Y4           FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[2][55][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.519    14.860    U_DepthAlgorithm_Census/clk
    SLICE_X2Y4           FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[2][55][8]/C
                         clock pessimism              0.188    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X2Y4           FDRE (Setup_fdre_C_CE)      -0.169    14.844    U_DepthAlgorithm_Census/mem_R_reg[2][55][8]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -14.547    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[1][98][9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.389ns  (logic 1.014ns (10.800%)  route 8.375ns (89.200%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.572     5.093    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X56Y49         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDCE (Prop_fdce_C_Q)         0.518     5.611 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=27, routed)          1.770     7.382    U_vga_controller/U_Pixel_Counter/Q[7]
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.506 f  U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_11/O
                         net (fo=1, routed)           0.785     8.291    U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_11_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.415 f  U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_10/O
                         net (fo=8, routed)           0.739     9.153    U_vga_controller/U_Pixel_Counter/mem_R[1][0][13]_i_10_n_0
    SLICE_X42Y75         LUT5 (Prop_lut5_I4_O)        0.124     9.277 r  U_vga_controller/U_Pixel_Counter/mem_R[1][64][13]_i_3/O
                         net (fo=141, routed)         2.468    11.746    U_vga_controller/U_Pixel_Counter/mem_R[1][64][13]_i_3_n_0
    SLICE_X31Y42         LUT3 (Prop_lut3_I1_O)        0.124    11.870 r  U_vga_controller/U_Pixel_Counter/mem_R[1][98][13]_i_1/O
                         net (fo=28, routed)          2.612    14.482    U_DepthAlgorithm_Census/mem_L_reg[1][98][0]_0[0]
    SLICE_X65Y86         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][98][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.504    14.845    U_DepthAlgorithm_Census/clk
    SLICE_X65Y86         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[1][98][9]/C
                         clock pessimism              0.180    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X65Y86         FDRE (Setup_fdre_C_CE)      -0.205    14.784    U_DepthAlgorithm_Census/mem_R_reg[1][98][9]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -14.482    
  -------------------------------------------------------------------
                         slack                                  0.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_Census/j_reg[1]_replica_30/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.525%)  route 0.245ns (63.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.556     1.439    U_DepthAlgorithm_Census/clk
    SLICE_X35Y85         FDCE                                         r  U_DepthAlgorithm_Census/state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_DepthAlgorithm_Census/state_reg_reg/Q
                         net (fo=137, routed)         0.245     1.825    U_DepthAlgorithm_Census/state_reg
    SLICE_X36Y85         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[1]_replica_30/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.824     1.952    U_DepthAlgorithm_Census/clk
    SLICE_X36Y85         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[1]_replica_30/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y85         FDCE (Hold_fdce_C_CE)       -0.039     1.664    U_DepthAlgorithm_Census/j_reg[1]_replica_30
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_Census/j_reg[1]_replica_34/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.525%)  route 0.245ns (63.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.556     1.439    U_DepthAlgorithm_Census/clk
    SLICE_X35Y85         FDCE                                         r  U_DepthAlgorithm_Census/state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_DepthAlgorithm_Census/state_reg_reg/Q
                         net (fo=137, routed)         0.245     1.825    U_DepthAlgorithm_Census/state_reg
    SLICE_X36Y85         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[1]_replica_34/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.824     1.952    U_DepthAlgorithm_Census/clk
    SLICE_X36Y85         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[1]_replica_34/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y85         FDCE (Hold_fdce_C_CE)       -0.039     1.664    U_DepthAlgorithm_Census/j_reg[1]_replica_34
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_Census/j_reg[1]_replica_35/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.525%)  route 0.245ns (63.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.556     1.439    U_DepthAlgorithm_Census/clk
    SLICE_X35Y85         FDCE                                         r  U_DepthAlgorithm_Census/state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_DepthAlgorithm_Census/state_reg_reg/Q
                         net (fo=137, routed)         0.245     1.825    U_DepthAlgorithm_Census/state_reg
    SLICE_X36Y85         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[1]_replica_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.824     1.952    U_DepthAlgorithm_Census/clk
    SLICE_X36Y85         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[1]_replica_35/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y85         FDCE (Hold_fdce_C_CE)       -0.039     1.664    U_DepthAlgorithm_Census/j_reg[1]_replica_35
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_top_SCCB_L/U_SCCB/p_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_L/U_SCCB/p_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.145%)  route 0.125ns (39.855%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.592     1.475    U_top_SCCB_L/U_SCCB/clk
    SLICE_X65Y91         FDCE                                         r  U_top_SCCB_L/U_SCCB/p_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_top_SCCB_L/U_SCCB/p_counter_reg[1]/Q
                         net (fo=7, routed)           0.125     1.741    U_top_SCCB_L/U_SCCB/p_counter[1]
    SLICE_X64Y91         LUT5 (Prop_lut5_I2_O)        0.048     1.789 r  U_top_SCCB_L/U_SCCB/p_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.789    U_top_SCCB_L/U_SCCB/p_1_in[3]
    SLICE_X64Y91         FDCE                                         r  U_top_SCCB_L/U_SCCB/p_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.862     1.990    U_top_SCCB_L/U_SCCB/clk
    SLICE_X64Y91         FDCE                                         r  U_top_SCCB_L/U_SCCB/p_counter_reg[3]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X64Y91         FDCE (Hold_fdce_C_D)         0.131     1.619    U_top_SCCB_L/U_SCCB/p_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_top_SCCB_L/U_SCCB/p_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_L/U_SCCB/p_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.761%)  route 0.125ns (40.239%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.592     1.475    U_top_SCCB_L/U_SCCB/clk
    SLICE_X65Y91         FDCE                                         r  U_top_SCCB_L/U_SCCB/p_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_top_SCCB_L/U_SCCB/p_counter_reg[1]/Q
                         net (fo=7, routed)           0.125     1.741    U_top_SCCB_L/U_SCCB/p_counter[1]
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.045     1.786 r  U_top_SCCB_L/U_SCCB/p_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.786    U_top_SCCB_L/U_SCCB/p_1_in[2]
    SLICE_X64Y91         FDCE                                         r  U_top_SCCB_L/U_SCCB/p_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.862     1.990    U_top_SCCB_L/U_SCCB/clk
    SLICE_X64Y91         FDCE                                         r  U_top_SCCB_L/U_SCCB/p_counter_reg[2]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X64Y91         FDCE (Hold_fdce_C_D)         0.121     1.609    U_top_SCCB_L/U_SCCB/p_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.268%)  route 0.139ns (42.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.592     1.475    U_top_SCCB_R/U_SCCB/clk
    SLICE_X62Y90         FDCE                                         r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[0]/Q
                         net (fo=7, routed)           0.139     1.755    U_top_SCCB_R/U_SCCB/stop_counter_reg_reg_n_0_[0]
    SLICE_X64Y90         LUT6 (Prop_lut6_I1_O)        0.045     1.800 r  U_top_SCCB_R/U_SCCB/stop_counter_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.800    U_top_SCCB_R/U_SCCB/stop_counter_reg[4]_i_1__0_n_0
    SLICE_X64Y90         FDCE                                         r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.862     1.990    U_top_SCCB_R/U_SCCB/clk
    SLICE_X64Y90         FDCE                                         r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[4]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X64Y90         FDCE (Hold_fdce_C_D)         0.121     1.612    U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.917%)  route 0.141ns (43.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.592     1.475    U_top_SCCB_R/U_SCCB/clk
    SLICE_X62Y90         FDCE                                         r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[0]/Q
                         net (fo=7, routed)           0.141     1.757    U_top_SCCB_R/U_SCCB/stop_counter_reg_reg_n_0_[0]
    SLICE_X64Y90         LUT3 (Prop_lut3_I1_O)        0.045     1.802 r  U_top_SCCB_R/U_SCCB/stop_counter_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.802    U_top_SCCB_R/U_SCCB/stop_counter_reg[1]_i_1__0_n_0
    SLICE_X64Y90         FDCE                                         r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.862     1.990    U_top_SCCB_R/U_SCCB/clk
    SLICE_X64Y90         FDCE                                         r  U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[1]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X64Y90         FDCE (Hold_fdce_C_D)         0.121     1.612    U_top_SCCB_R/U_SCCB/stop_counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.158%)  route 0.139ns (42.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.567     1.450    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X55Y48         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=12, routed)          0.139     1.731    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X57Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.776 r  U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.776    U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1_n_0
    SLICE_X57Y48         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.838     1.965    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X57Y48         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                         clock pessimism             -0.478     1.487    
    SLICE_X57Y48         FDCE (Hold_fdce_C_D)         0.092     1.579    U_vga_controller/U_Pixel_Counter/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 U_top_SCCB_L/U_SCCB/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_L/U_SCCB/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.593     1.476    U_top_SCCB_L/U_SCCB/clk
    SLICE_X63Y93         FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDCE (Prop_fdce_C_Q)         0.128     1.604 r  U_top_SCCB_L/U_SCCB/counter_reg_reg[0]/Q
                         net (fo=8, routed)           0.070     1.674    U_top_SCCB_L/U_SCCB/counter_reg_reg[0]
    SLICE_X63Y93         LUT6 (Prop_lut6_I1_O)        0.099     1.773 r  U_top_SCCB_L/U_SCCB/counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.773    U_top_SCCB_L/U_SCCB/p_0_in[3]
    SLICE_X63Y93         FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.863     1.991    U_top_SCCB_L/U_SCCB/clk
    SLICE_X63Y93         FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y93         FDCE (Hold_fdce_C_D)         0.091     1.567    U_top_SCCB_L/U_SCCB/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.882%)  route 0.135ns (42.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.586     1.469    U_top_SCCB_L/U_SCCB/clk
    SLICE_X61Y82         FDCE                                         r  U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[2]/Q
                         net (fo=5, routed)           0.135     1.746    U_top_SCCB_L/U_SCCB/stop_counter_reg[2]
    SLICE_X61Y82         LUT6 (Prop_lut6_I0_O)        0.045     1.791 r  U_top_SCCB_L/U_SCCB/stop_counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.791    U_top_SCCB_L/U_SCCB/stop_counter_reg[4]_i_1_n_0
    SLICE_X61Y82         FDCE                                         r  U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.854     1.981    U_top_SCCB_L/U_SCCB/clk
    SLICE_X61Y82         FDCE                                         r  U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[4]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X61Y82         FDCE (Hold_fdce_C_D)         0.092     1.561    U_top_SCCB_L/U_SCCB/stop_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y36   U_top_SCCB_L/U_SCCB_ROM/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y36   U_top_SCCB_L/U_SCCB_ROM/dout_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y70   U_DepthAlgorithm_Census/mem_L_reg[1][146][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y47   U_DepthAlgorithm_Census/mem_L_reg[1][146][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y54   U_DepthAlgorithm_Census/mem_L_reg[1][146][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y54   U_DepthAlgorithm_Census/mem_L_reg[1][146][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y54   U_DepthAlgorithm_Census/mem_L_reg[1][146][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y54   U_DepthAlgorithm_Census/mem_L_reg[1][146][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y54   U_DepthAlgorithm_Census/mem_L_reg[1][146][3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y120  U_DepthAlgorithm_Census/j_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y120  U_DepthAlgorithm_Census/j_reg[1]_replica_51/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y120  U_DepthAlgorithm_Census/j_reg[1]_replica_52/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y128  U_DepthAlgorithm_Census/j_reg[1]_replica_53/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y120  U_DepthAlgorithm_Census/j_reg[1]_replica_54/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y129   U_DepthAlgorithm_Census/temp_mem_reg[100][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y129   U_DepthAlgorithm_Census/temp_mem_reg[100][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y129   U_DepthAlgorithm_Census/temp_mem_reg[100][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y130  U_DepthAlgorithm_Census/j_reg[2]_rep__25/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y130   U_DepthAlgorithm_Census/temp_mem_reg[106][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y70   U_DepthAlgorithm_Census/mem_L_reg[1][146][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y54   U_DepthAlgorithm_Census/mem_L_reg[1][146][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y54   U_DepthAlgorithm_Census/mem_L_reg[1][146][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y54   U_DepthAlgorithm_Census/mem_L_reg[1][146][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y54   U_DepthAlgorithm_Census/mem_L_reg[1][146][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y70   U_DepthAlgorithm_Census/mem_L_reg[1][146][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y62   U_DepthAlgorithm_Census/mem_L_reg[1][147][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y62   U_DepthAlgorithm_Census/mem_L_reg[1][147][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y55   U_DepthAlgorithm_Census/mem_L_reg[1][147][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y55   U_DepthAlgorithm_Census/mem_L_reg[1][147][13]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  vga_clk_clk_wiz_0

Setup :          490  Failing Endpoints,  Worst Slack       -4.592ns,  Total Violation    -1891.244ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.968ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.592ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_12/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        10.183ns  (logic 5.774ns (56.701%)  route 4.409ns (43.299%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 35.093 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.572    35.093    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X57Y48         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDCE (Prop_fdce_C_Q)         0.456    35.549 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=28, routed)          1.029    36.578    U_vga_controller/U_Pixel_Counter/Q[6]
    SLICE_X56Y49         LUT5 (Prop_lut5_I3_O)        0.124    36.702 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_3/O
                         net (fo=1, routed)           0.691    37.393    U_qvga_addr_decoder/D[5]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_D[5]_P[2])
                                                      5.070    42.463 r  U_qvga_addr_decoder/qvga_addr10/P[2]
                         net (fo=4, routed)           1.235    43.698    U_vga_controller/U_Pixel_Counter/P[2]
    SLICE_X51Y34         LUT4 (Prop_lut4_I0_O)        0.124    43.822 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_18/O
                         net (fo=16, routed)          1.454    45.277    U_FrameBufferRight/ADDRBWRADDR[2]
    RAMB36_X2Y3          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_12/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.489    41.489    U_FrameBufferRight/vga_clk
    RAMB36_X2Y3          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_12/CLKBWRCLK
                         clock pessimism              0.000    41.489    
                         clock uncertainty           -0.238    41.251    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    40.685    U_FrameBufferRight/mem_reg_0_12
  -------------------------------------------------------------------
                         required time                         40.685    
                         arrival time                         -45.277    
  -------------------------------------------------------------------
                         slack                                 -4.592    

Slack (VIOLATED) :        -4.564ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        10.157ns  (logic 5.774ns (56.845%)  route 4.383ns (43.155%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 35.093 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.572    35.093    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X57Y48         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDCE (Prop_fdce_C_Q)         0.456    35.549 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=28, routed)          1.029    36.578    U_vga_controller/U_Pixel_Counter/Q[6]
    SLICE_X56Y49         LUT5 (Prop_lut5_I3_O)        0.124    36.702 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_3/O
                         net (fo=1, routed)           0.691    37.393    U_qvga_addr_decoder/D[5]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_D[5]_P[2])
                                                      5.070    42.463 r  U_qvga_addr_decoder/qvga_addr10/P[2]
                         net (fo=4, routed)           1.235    43.698    U_vga_controller/U_Pixel_Counter/P[2]
    SLICE_X51Y34         LUT4 (Prop_lut4_I0_O)        0.124    43.822 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_18/O
                         net (fo=16, routed)          1.428    45.251    U_FrameBufferRight/ADDRBWRADDR[2]
    RAMB36_X1Y2          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.491    41.491    U_FrameBufferRight/vga_clk
    RAMB36_X1Y2          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.000    41.491    
                         clock uncertainty           -0.238    41.253    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    40.687    U_FrameBufferRight/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         40.687    
                         arrival time                         -45.251    
  -------------------------------------------------------------------
                         slack                                 -4.564    

Slack (VIOLATED) :        -4.526ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        10.119ns  (logic 5.774ns (57.060%)  route 4.345ns (42.940%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 35.093 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.572    35.093    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X57Y48         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDCE (Prop_fdce_C_Q)         0.456    35.549 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=28, routed)          1.029    36.578    U_vga_controller/U_Pixel_Counter/Q[6]
    SLICE_X56Y49         LUT5 (Prop_lut5_I3_O)        0.124    36.702 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_3/O
                         net (fo=1, routed)           0.691    37.393    U_qvga_addr_decoder/D[5]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_D[5]_P[10])
                                                      5.070    42.463 r  U_qvga_addr_decoder/qvga_addr10/P[10]
                         net (fo=4, routed)           1.484    43.947    U_vga_controller/U_Pixel_Counter/P[10]
    SLICE_X51Y29         LUT4 (Prop_lut4_I0_O)        0.124    44.071 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10_replica/O
                         net (fo=5, routed)           1.141    45.212    U_FrameBufferRight/ADDRBWRADDR[10]_repN_alias
    RAMB36_X1Y2          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.491    41.491    U_FrameBufferRight/vga_clk
    RAMB36_X1Y2          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.000    41.491    
                         clock uncertainty           -0.238    41.253    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    40.687    U_FrameBufferRight/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         40.687    
                         arrival time                         -45.212    
  -------------------------------------------------------------------
                         slack                                 -4.526    

Slack (VIOLATED) :        -4.517ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        10.111ns  (logic 5.774ns (57.108%)  route 4.337ns (42.892%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 35.093 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.572    35.093    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X57Y48         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDCE (Prop_fdce_C_Q)         0.456    35.549 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=28, routed)          1.029    36.578    U_vga_controller/U_Pixel_Counter/Q[6]
    SLICE_X56Y49         LUT5 (Prop_lut5_I3_O)        0.124    36.702 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_3/O
                         net (fo=1, routed)           0.691    37.393    U_qvga_addr_decoder/D[5]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_D[5]_P[11])
                                                      5.070    42.463 r  U_qvga_addr_decoder/qvga_addr10/P[11]
                         net (fo=8, routed)           1.407    43.871    U_vga_controller/U_Pixel_Counter/P[11]
    SLICE_X53Y28         LUT4 (Prop_lut4_I0_O)        0.124    43.995 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_9_replica_1/O
                         net (fo=5, routed)           1.209    45.204    U_FrameBufferRight/ADDRBWRADDR[11]_repN_1_alias
    RAMB36_X1Y2          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.491    41.491    U_FrameBufferRight/vga_clk
    RAMB36_X1Y2          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.000    41.491    
                         clock uncertainty           -0.238    41.253    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    40.687    U_FrameBufferRight/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         40.687    
                         arrival time                         -45.204    
  -------------------------------------------------------------------
                         slack                                 -4.517    

Slack (VIOLATED) :        -4.508ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_13/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        10.093ns  (logic 5.774ns (57.209%)  route 4.319ns (42.791%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -3.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 41.482 - 40.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 35.093 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.572    35.093    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X57Y48         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDCE (Prop_fdce_C_Q)         0.456    35.549 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=28, routed)          1.029    36.578    U_vga_controller/U_Pixel_Counter/Q[6]
    SLICE_X56Y49         LUT5 (Prop_lut5_I3_O)        0.124    36.702 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_3/O
                         net (fo=1, routed)           0.691    37.393    U_qvga_addr_decoder/D[5]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_D[5]_P[5])
                                                      5.070    42.463 r  U_qvga_addr_decoder/qvga_addr10/P[5]
                         net (fo=8, routed)           1.530    43.993    U_vga_controller/U_Pixel_Counter/P[5]
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.117 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15__0_replica_1/O
                         net (fo=2, routed)           1.069    45.186    U_FrameBufferLeft/qvga_addr10_0[5]_repN_1_alias
    RAMB36_X1Y18         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_13/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.482    41.482    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y18         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.000    41.482    
                         clock uncertainty           -0.238    41.244    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    40.678    U_FrameBufferLeft/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                         -45.186    
  -------------------------------------------------------------------
                         slack                                 -4.508    

Slack (VIOLATED) :        -4.492ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_13/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        10.077ns  (logic 5.774ns (57.300%)  route 4.303ns (42.700%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 41.482 - 40.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 35.093 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.572    35.093    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X57Y48         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDCE (Prop_fdce_C_Q)         0.456    35.549 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=28, routed)          1.029    36.578    U_vga_controller/U_Pixel_Counter/Q[6]
    SLICE_X56Y49         LUT5 (Prop_lut5_I3_O)        0.124    36.702 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_3/O
                         net (fo=1, routed)           0.691    37.393    U_qvga_addr_decoder/D[5]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_D[5]_P[1])
                                                      5.070    42.463 r  U_qvga_addr_decoder/qvga_addr10/P[1]
                         net (fo=6, routed)           1.497    43.960    U_vga_controller/U_Pixel_Counter/P[1]
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.124    44.084 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19__0_replica/O
                         net (fo=3, routed)           1.086    45.170    U_FrameBufferLeft/qvga_addr10_0[1]_repN_alias
    RAMB36_X1Y18         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_13/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.482    41.482    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y18         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.000    41.482    
                         clock uncertainty           -0.238    41.244    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    40.678    U_FrameBufferLeft/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                         -45.170    
  -------------------------------------------------------------------
                         slack                                 -4.492    

Slack (VIOLATED) :        -4.490ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        10.084ns  (logic 5.774ns (57.262%)  route 4.310ns (42.738%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 35.093 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.572    35.093    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X57Y48         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDCE (Prop_fdce_C_Q)         0.456    35.549 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=28, routed)          1.029    36.578    U_vga_controller/U_Pixel_Counter/Q[6]
    SLICE_X56Y49         LUT5 (Prop_lut5_I3_O)        0.124    36.702 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_3/O
                         net (fo=1, routed)           0.691    37.393    U_qvga_addr_decoder/D[5]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_D[5]_P[0])
                                                      5.070    42.463 r  U_qvga_addr_decoder/qvga_addr10/P[0]
                         net (fo=4, routed)           1.197    43.660    U_vga_controller/U_Pixel_Counter/P[0]
    SLICE_X51Y36         LUT4 (Prop_lut4_I0_O)        0.124    43.784 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20/O
                         net (fo=16, routed)          1.393    45.177    U_FrameBufferRight/ADDRBWRADDR[0]
    RAMB36_X1Y2          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.491    41.491    U_FrameBufferRight/vga_clk
    RAMB36_X1Y2          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.000    41.491    
                         clock uncertainty           -0.238    41.253    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    40.687    U_FrameBufferRight/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         40.687    
                         arrival time                         -45.177    
  -------------------------------------------------------------------
                         slack                                 -4.490    

Slack (VIOLATED) :        -4.485ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_13/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        10.070ns  (logic 5.774ns (57.339%)  route 4.296ns (42.661%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 41.482 - 40.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 35.093 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.572    35.093    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X57Y48         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDCE (Prop_fdce_C_Q)         0.456    35.549 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=28, routed)          1.029    36.578    U_vga_controller/U_Pixel_Counter/Q[6]
    SLICE_X56Y49         LUT5 (Prop_lut5_I3_O)        0.124    36.702 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_3/O
                         net (fo=1, routed)           0.691    37.393    U_qvga_addr_decoder/D[5]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_D[5]_P[9])
                                                      5.070    42.463 r  U_qvga_addr_decoder/qvga_addr10/P[9]
                         net (fo=9, routed)           1.521    43.985    U_vga_controller/U_Pixel_Counter/P[9]
    SLICE_X48Y75         LUT4 (Prop_lut4_I0_O)        0.124    44.109 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_11__0_replica_1/O
                         net (fo=3, routed)           1.055    45.163    U_FrameBufferLeft/qvga_addr10_0[9]_repN_1_alias
    RAMB36_X1Y18         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_13/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.482    41.482    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y18         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.000    41.482    
                         clock uncertainty           -0.238    41.244    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    40.678    U_FrameBufferLeft/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                         -45.163    
  -------------------------------------------------------------------
                         slack                                 -4.485    

Slack (VIOLATED) :        -4.460ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        10.046ns  (logic 5.774ns (57.473%)  route 4.272ns (42.527%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 35.093 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.572    35.093    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X57Y48         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDCE (Prop_fdce_C_Q)         0.456    35.549 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=28, routed)          1.029    36.578    U_vga_controller/U_Pixel_Counter/Q[6]
    SLICE_X56Y49         LUT5 (Prop_lut5_I3_O)        0.124    36.702 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_3/O
                         net (fo=1, routed)           0.691    37.393    U_qvga_addr_decoder/D[5]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_D[5]_P[0])
                                                      5.070    42.463 r  U_qvga_addr_decoder/qvga_addr10/P[0]
                         net (fo=4, routed)           1.197    43.660    U_vga_controller/U_Pixel_Counter/P[0]
    SLICE_X51Y36         LUT4 (Prop_lut4_I0_O)        0.124    43.784 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20/O
                         net (fo=16, routed)          1.356    45.140    U_FrameBufferRight/ADDRBWRADDR[0]
    RAMB36_X2Y4          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.484    41.484    U_FrameBufferRight/vga_clk
    RAMB36_X2Y4          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.000    41.484    
                         clock uncertainty           -0.238    41.246    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    40.680    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         40.680    
                         arrival time                         -45.140    
  -------------------------------------------------------------------
                         slack                                 -4.460    

Slack (VIOLATED) :        -4.455ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_6/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        10.025ns  (logic 5.774ns (57.593%)  route 4.251ns (42.407%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 41.468 - 40.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 35.093 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.572    35.093    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X57Y48         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDCE (Prop_fdce_C_Q)         0.456    35.549 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=28, routed)          1.029    36.578    U_vga_controller/U_Pixel_Counter/Q[6]
    SLICE_X56Y49         LUT5 (Prop_lut5_I3_O)        0.124    36.702 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_3/O
                         net (fo=1, routed)           0.691    37.393    U_qvga_addr_decoder/D[5]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_D[5]_P[1])
                                                      5.070    42.463 r  U_qvga_addr_decoder/qvga_addr10/P[1]
                         net (fo=6, routed)           1.056    43.520    U_vga_controller/U_Pixel_Counter/P[1]
    SLICE_X52Y51         LUT4 (Prop_lut4_I0_O)        0.124    43.644 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19__0/O
                         net (fo=8, routed)           1.475    45.119    U_FrameBufferLeft/ADDRBWRADDR[1]
    RAMB36_X1Y15         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_6/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.468    41.468    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y15         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    41.468    
                         clock uncertainty           -0.238    41.230    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    40.664    U_FrameBufferLeft/mem_reg_0_6
  -------------------------------------------------------------------
                         required time                         40.664    
                         arrival time                         -45.119    
  -------------------------------------------------------------------
                         slack                                 -4.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_2/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.251ns (33.203%)  route 0.505ns (66.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.562     1.445    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X52Y61         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDCE (Prop_fdce_C_Q)         0.148     1.593 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=173, routed)         0.189     1.782    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_0[1]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.103     1.885 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_1/O
                         net (fo=16, routed)          0.316     2.201    U_FrameBufferLeft/mem_reg_0_15_0
    RAMB36_X1Y12         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_2/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          0.874     0.874    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y12         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.238     1.112    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                      0.121     1.233    U_FrameBufferLeft/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             1.020ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_3/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.251ns (31.034%)  route 0.558ns (68.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.562     1.445    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X52Y61         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDCE (Prop_fdce_C_Q)         0.148     1.593 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=173, routed)         0.189     1.782    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_0[1]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.103     1.885 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_1/O
                         net (fo=16, routed)          0.369     2.254    U_FrameBufferLeft/mem_reg_0_15_0
    RAMB36_X2Y12         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_3/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          0.875     0.875    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y12         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.000     0.875    
                         clock uncertainty            0.238     1.113    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                      0.121     1.234    U_FrameBufferLeft/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_11/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.209ns (23.680%)  route 0.674ns (76.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.562     1.445    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X52Y61         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=24, routed)          0.327     1.936    U_vga_controller/U_Pixel_Counter/h_counter[5]
    SLICE_X52Y62         LUT5 (Prop_lut5_I3_O)        0.045     1.981 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_16__0_replica/O
                         net (fo=5, routed)           0.347     2.328    U_FrameBufferLeft/qvga_addr10_0[4]_repN_alias
    RAMB36_X2Y13         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_11/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          0.870     0.870    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y13         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_11/CLKBWRCLK
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.238     1.108    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.291    U_FrameBufferLeft/mem_reg_0_11
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_15/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.251ns (27.290%)  route 0.669ns (72.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.562     1.445    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X52Y61         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDCE (Prop_fdce_C_Q)         0.148     1.593 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=173, routed)         0.189     1.782    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_0[1]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.103     1.885 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_1/O
                         net (fo=16, routed)          0.480     2.365    U_FrameBufferLeft/mem_reg_0_15_0
    RAMB36_X1Y11         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_15/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          0.876     0.876    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y11         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_15/CLKBWRCLK
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.238     1.114    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                      0.121     1.235    U_FrameBufferLeft/mem_reg_0_15
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.156ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_14/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.209ns (20.958%)  route 0.788ns (79.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.562     1.445    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X52Y61         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=24, routed)          0.327     1.936    U_vga_controller/U_Pixel_Counter/h_counter[5]
    SLICE_X52Y62         LUT5 (Prop_lut5_I3_O)        0.045     1.981 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_16__0_replica/O
                         net (fo=5, routed)           0.461     2.442    U_FrameBufferLeft/qvga_addr10_0[4]_repN_alias
    RAMB36_X2Y14         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_14/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          0.865     0.865    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y14         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_14/CLKBWRCLK
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.238     1.103    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.286    U_FrameBufferLeft/mem_reg_0_14
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.160ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.209ns (20.734%)  route 0.799ns (79.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.562     1.445    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X52Y61         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=24, routed)          0.327     1.936    U_vga_controller/U_Pixel_Counter/h_counter[5]
    SLICE_X52Y62         LUT5 (Prop_lut5_I3_O)        0.045     1.981 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_16__0_replica/O
                         net (fo=5, routed)           0.472     2.453    U_FrameBufferLeft/qvga_addr10_0[4]_repN_alias
    RAMB36_X2Y17         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          0.872     0.872    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y17         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.000     0.872    
                         clock uncertainty            0.238     1.110    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.293    U_FrameBufferLeft/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.171ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_15/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.254ns (24.825%)  route 0.769ns (75.175%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.562     1.445    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X52Y61         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=158, routed)         0.209     1.818    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_0[3]
    SLICE_X52Y61         LUT4 (Prop_lut4_I1_O)        0.045     1.863 f  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_29/O
                         net (fo=120, routed)         0.260     2.123    U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_29_n_0
    SLICE_X52Y59         LUT4 (Prop_lut4_I1_O)        0.045     2.168 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_6__0/O
                         net (fo=8, routed)           0.300     2.468    U_FrameBufferLeft/ADDRBWRADDR[14]
    RAMB36_X1Y11         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_15/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          0.876     0.876    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y11         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_15/CLKBWRCLK
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.238     1.114    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.297    U_FrameBufferLeft/mem_reg_0_15
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_2/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.254ns (24.789%)  route 0.771ns (75.211%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.562     1.445    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X52Y61         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=158, routed)         0.209     1.818    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_0[3]
    SLICE_X52Y61         LUT4 (Prop_lut4_I1_O)        0.045     1.863 f  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_29/O
                         net (fo=120, routed)         0.260     2.123    U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_29_n_0
    SLICE_X52Y59         LUT4 (Prop_lut4_I1_O)        0.045     2.168 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_6__0/O
                         net (fo=8, routed)           0.302     2.470    U_FrameBufferLeft/ADDRBWRADDR[14]
    RAMB36_X1Y12         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_2/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          0.874     0.874    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y12         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.238     1.112    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.295    U_FrameBufferLeft/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_12/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.209ns (19.913%)  route 0.841ns (80.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.562     1.445    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X52Y61         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=24, routed)          0.327     1.936    U_vga_controller/U_Pixel_Counter/h_counter[5]
    SLICE_X52Y62         LUT5 (Prop_lut5_I3_O)        0.045     1.981 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_16__0_replica/O
                         net (fo=5, routed)           0.514     2.495    U_FrameBufferLeft/qvga_addr10_0[4]_repN_alias
    RAMB36_X2Y16         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_12/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          0.868     0.868    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y16         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_12/CLKBWRCLK
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.238     1.106    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.289    U_FrameBufferLeft/mem_reg_0_12
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.208ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_10/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.251ns (25.116%)  route 0.748ns (74.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.562     1.445    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X52Y61         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDCE (Prop_fdce_C_Q)         0.148     1.593 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=173, routed)         0.189     1.782    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_0[1]
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.103     1.885 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_1/O
                         net (fo=16, routed)          0.560     2.445    U_FrameBufferLeft/mem_reg_0_15_0
    RAMB36_X2Y11         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_10/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          0.877     0.877    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y11         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_10/CLKBWRCLK
                         clock pessimism              0.000     0.877    
                         clock uncertainty            0.238     1.115    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                      0.121     1.236    U_FrameBufferLeft/mem_reg_0_10
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  1.208    





---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :           63  Failing Endpoints,  Worst Slack       -0.534ns,  Total Violation       -8.564ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.534ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][65][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.283ns  (logic 4.267ns (32.123%)  route 9.016ns (67.877%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        3.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.596     1.596    U_FrameBufferRight/vga_clk
    RAMB36_X2Y5          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.050 r  U_FrameBufferRight/mem_reg_0_11/DOBDO[0]
                         net (fo=9, routed)           4.024     8.074    U_rgb2gray_R/rData[9]
    SLICE_X40Y60         LUT2 (Prop_lut2_I1_O)        0.124     8.198 r  U_rgb2gray_R/mem_L[0][0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.198    U_FrameBufferRight/S[0]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.730 r  U_FrameBufferRight/mem_L_reg[0][0][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.730    U_rgb2gray_R/mem_L[0][0][4]_i_2_0[0]
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.952 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[0]
                         net (fo=1, routed)           0.604     9.556    U_rgb2gray_R/C__1[4]
    SLICE_X37Y60         LUT2 (Prop_lut2_I1_O)        0.299     9.855 r  U_rgb2gray_R/mem_L[0][0][4]_i_2/O
                         net (fo=1, routed)           0.000     9.855    U_rgb2gray_R/mem_L[0][0][4]_i_2_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.256 r  U_rgb2gray_R/mem_L_reg[0][0][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.256    U_rgb2gray_R/mem_L_reg[0][0][4]_i_1_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.491 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/O[0]
                         net (fo=481, routed)         4.389    14.879    U_DepthAlgorithm_Census/mem_L_reg[0][158][13]_0[5]
    SLICE_X56Y13         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][65][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.448    14.789    U_DepthAlgorithm_Census/clk
    SLICE_X56Y13         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][65][5]/C
                         clock pessimism              0.000    14.789    
                         clock uncertainty           -0.238    14.551    
    SLICE_X56Y13         FDRE (Setup_fdre_C_D)       -0.206    14.345    U_DepthAlgorithm_Census/mem_L_reg[2][65][5]
  -------------------------------------------------------------------
                         required time                         14.345    
                         arrival time                         -14.879    
  -------------------------------------------------------------------
                         slack                                 -0.534    

Slack (VIOLATED) :        -0.412ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][85][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.176ns  (logic 4.267ns (32.386%)  route 8.909ns (67.614%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        3.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.596     1.596    U_FrameBufferRight/vga_clk
    RAMB36_X2Y5          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.050 r  U_FrameBufferRight/mem_reg_0_11/DOBDO[0]
                         net (fo=9, routed)           4.024     8.074    U_rgb2gray_R/rData[9]
    SLICE_X40Y60         LUT2 (Prop_lut2_I1_O)        0.124     8.198 r  U_rgb2gray_R/mem_L[0][0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.198    U_FrameBufferRight/S[0]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.730 r  U_FrameBufferRight/mem_L_reg[0][0][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.730    U_rgb2gray_R/mem_L[0][0][4]_i_2_0[0]
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.952 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[0]
                         net (fo=1, routed)           0.604     9.556    U_rgb2gray_R/C__1[4]
    SLICE_X37Y60         LUT2 (Prop_lut2_I1_O)        0.299     9.855 r  U_rgb2gray_R/mem_L[0][0][4]_i_2/O
                         net (fo=1, routed)           0.000     9.855    U_rgb2gray_R/mem_L[0][0][4]_i_2_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.256 r  U_rgb2gray_R/mem_L_reg[0][0][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.256    U_rgb2gray_R/mem_L_reg[0][0][4]_i_1_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.491 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/O[0]
                         net (fo=481, routed)         4.281    14.771    U_DepthAlgorithm_Census/mem_L_reg[0][158][13]_0[5]
    SLICE_X59Y15         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][85][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.512    14.853    U_DepthAlgorithm_Census/clk
    SLICE_X59Y15         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][85][5]/C
                         clock pessimism              0.000    14.853    
                         clock uncertainty           -0.238    14.615    
    SLICE_X59Y15         FDRE (Setup_fdre_C_D)       -0.256    14.359    U_DepthAlgorithm_Census/mem_L_reg[2][85][5]
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                         -14.771    
  -------------------------------------------------------------------
                         slack                                 -0.412    

Slack (VIOLATED) :        -0.390ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[2][28][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.176ns  (logic 3.654ns (27.733%)  route 9.522ns (72.267%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        3.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.586     1.586    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y14         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.040 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=11, routed)          3.939     7.979    U_rgb2gray_L/rData[0]
    SLICE_X35Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.103 r  U_rgb2gray_L/mem_R[1][0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.103    U_FrameBufferLeft/S[0]
    SLICE_X35Y74         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.650 r  U_FrameBufferLeft/mem_R_reg[1][0][0]_i_1/O[2]
                         net (fo=1, routed)           0.924     9.574    U_rgb2gray_L/mem_R_reg[1][158][12]_1[1]
    SLICE_X28Y78         LUT2 (Prop_lut2_I1_O)        0.302     9.876 r  U_rgb2gray_L/mem_R[1][0][4]_i_4/O
                         net (fo=1, routed)           0.000     9.876    U_rgb2gray_L/mem_R[1][0][4]_i_4_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.103 r  U_rgb2gray_L/mem_R_reg[1][0][4]_i_1/O[1]
                         net (fo=482, routed)         4.659    14.762    U_DepthAlgorithm_Census/D[2]
    SLICE_X0Y12          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[2][28][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.515    14.856    U_DepthAlgorithm_Census/clk
    SLICE_X0Y12          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[2][28][2]/C
                         clock pessimism              0.000    14.856    
                         clock uncertainty           -0.238    14.618    
    SLICE_X0Y12          FDRE (Setup_fdre_C_D)       -0.246    14.372    U_DepthAlgorithm_Census/mem_R_reg[2][28][2]
  -------------------------------------------------------------------
                         required time                         14.372    
                         arrival time                         -14.762    
  -------------------------------------------------------------------
                         slack                                 -0.390    

Slack (VIOLATED) :        -0.384ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[2][81][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.170ns  (logic 3.654ns (27.745%)  route 9.516ns (72.255%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        3.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.586     1.586    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y14         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.040 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=11, routed)          3.939     7.979    U_rgb2gray_L/rData[0]
    SLICE_X35Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.103 r  U_rgb2gray_L/mem_R[1][0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.103    U_FrameBufferLeft/S[0]
    SLICE_X35Y74         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.650 r  U_FrameBufferLeft/mem_R_reg[1][0][0]_i_1/O[2]
                         net (fo=1, routed)           0.924     9.574    U_rgb2gray_L/mem_R_reg[1][158][12]_1[1]
    SLICE_X28Y78         LUT2 (Prop_lut2_I1_O)        0.302     9.876 r  U_rgb2gray_L/mem_R[1][0][4]_i_4/O
                         net (fo=1, routed)           0.000     9.876    U_rgb2gray_L/mem_R[1][0][4]_i_4_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.103 r  U_rgb2gray_L/mem_R_reg[1][0][4]_i_1/O[1]
                         net (fo=482, routed)         4.653    14.756    U_DepthAlgorithm_Census/D[2]
    SLICE_X1Y12          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[2][81][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.515    14.856    U_DepthAlgorithm_Census/clk
    SLICE_X1Y12          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[2][81][2]/C
                         clock pessimism              0.000    14.856    
                         clock uncertainty           -0.238    14.618    
    SLICE_X1Y12          FDRE (Setup_fdre_C_D)       -0.246    14.372    U_DepthAlgorithm_Census/mem_R_reg[2][81][2]
  -------------------------------------------------------------------
                         required time                         14.372    
                         arrival time                         -14.756    
  -------------------------------------------------------------------
                         slack                                 -0.384    

Slack (VIOLATED) :        -0.374ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][155][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.123ns  (logic 4.267ns (32.517%)  route 8.856ns (67.483%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        3.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.596     1.596    U_FrameBufferRight/vga_clk
    RAMB36_X2Y5          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.050 r  U_FrameBufferRight/mem_reg_0_11/DOBDO[0]
                         net (fo=9, routed)           4.024     8.074    U_rgb2gray_R/rData[9]
    SLICE_X40Y60         LUT2 (Prop_lut2_I1_O)        0.124     8.198 r  U_rgb2gray_R/mem_L[0][0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.198    U_FrameBufferRight/S[0]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.730 r  U_FrameBufferRight/mem_L_reg[0][0][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.730    U_rgb2gray_R/mem_L[0][0][4]_i_2_0[0]
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.952 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[0]
                         net (fo=1, routed)           0.604     9.556    U_rgb2gray_R/C__1[4]
    SLICE_X37Y60         LUT2 (Prop_lut2_I1_O)        0.299     9.855 r  U_rgb2gray_R/mem_L[0][0][4]_i_2/O
                         net (fo=1, routed)           0.000     9.855    U_rgb2gray_R/mem_L[0][0][4]_i_2_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.256 r  U_rgb2gray_R/mem_L_reg[0][0][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.256    U_rgb2gray_R/mem_L_reg[0][0][4]_i_1_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.491 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/O[0]
                         net (fo=481, routed)         4.228    14.718    U_DepthAlgorithm_Census/mem_L_reg[0][158][13]_0[5]
    SLICE_X54Y14         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][155][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.447    14.788    U_DepthAlgorithm_Census/clk
    SLICE_X54Y14         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][155][5]/C
                         clock pessimism              0.000    14.788    
                         clock uncertainty           -0.238    14.550    
    SLICE_X54Y14         FDRE (Setup_fdre_C_D)       -0.206    14.344    U_DepthAlgorithm_Census/mem_L_reg[2][155][5]
  -------------------------------------------------------------------
                         required time                         14.344    
                         arrival time                         -14.718    
  -------------------------------------------------------------------
                         slack                                 -0.374    

Slack (VIOLATED) :        -0.272ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[2][61][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.062ns  (logic 4.007ns (30.677%)  route 9.055ns (69.323%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        3.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.586     1.586    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y14         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.040 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=11, routed)          3.939     7.979    U_rgb2gray_L/rData[0]
    SLICE_X35Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.103 r  U_rgb2gray_L/mem_R[1][0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.103    U_FrameBufferLeft/S[0]
    SLICE_X35Y74         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.650 r  U_FrameBufferLeft/mem_R_reg[1][0][0]_i_1/O[2]
                         net (fo=1, routed)           0.924     9.574    U_rgb2gray_L/mem_R_reg[1][158][12]_1[1]
    SLICE_X28Y78         LUT2 (Prop_lut2_I1_O)        0.302     9.876 r  U_rgb2gray_L/mem_R[1][0][4]_i_4/O
                         net (fo=1, routed)           0.000     9.876    U_rgb2gray_L/mem_R[1][0][4]_i_4_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.456 r  U_rgb2gray_L/mem_R_reg[1][0][4]_i_1/O[2]
                         net (fo=482, routed)         4.192    14.648    U_DepthAlgorithm_Census/D[3]
    SLICE_X0Y8           FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[2][61][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.518    14.859    U_DepthAlgorithm_Census/clk
    SLICE_X0Y8           FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[2][61][3]/C
                         clock pessimism              0.000    14.859    
                         clock uncertainty           -0.238    14.621    
    SLICE_X0Y8           FDRE (Setup_fdre_C_D)       -0.245    14.376    U_DepthAlgorithm_Census/mem_R_reg[2][61][3]
  -------------------------------------------------------------------
                         required time                         14.376    
                         arrival time                         -14.648    
  -------------------------------------------------------------------
                         slack                                 -0.272    

Slack (VIOLATED) :        -0.254ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][149][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.998ns  (logic 4.267ns (32.829%)  route 8.731ns (67.171%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.596     1.596    U_FrameBufferRight/vga_clk
    RAMB36_X2Y5          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.050 r  U_FrameBufferRight/mem_reg_0_11/DOBDO[0]
                         net (fo=9, routed)           4.024     8.074    U_rgb2gray_R/rData[9]
    SLICE_X40Y60         LUT2 (Prop_lut2_I1_O)        0.124     8.198 r  U_rgb2gray_R/mem_L[0][0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.198    U_FrameBufferRight/S[0]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.730 r  U_FrameBufferRight/mem_L_reg[0][0][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.730    U_rgb2gray_R/mem_L[0][0][4]_i_2_0[0]
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.952 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[0]
                         net (fo=1, routed)           0.604     9.556    U_rgb2gray_R/C__1[4]
    SLICE_X37Y60         LUT2 (Prop_lut2_I1_O)        0.299     9.855 r  U_rgb2gray_R/mem_L[0][0][4]_i_2/O
                         net (fo=1, routed)           0.000     9.855    U_rgb2gray_R/mem_L[0][0][4]_i_2_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.256 r  U_rgb2gray_R/mem_L_reg[0][0][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.256    U_rgb2gray_R/mem_L_reg[0][0][4]_i_1_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.491 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/O[0]
                         net (fo=481, routed)         4.103    14.594    U_DepthAlgorithm_Census/mem_L_reg[0][158][13]_0[5]
    SLICE_X56Y18         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][149][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.443    14.784    U_DepthAlgorithm_Census/clk
    SLICE_X56Y18         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][149][5]/C
                         clock pessimism              0.000    14.784    
                         clock uncertainty           -0.238    14.546    
    SLICE_X56Y18         FDRE (Setup_fdre_C_D)       -0.206    14.340    U_DepthAlgorithm_Census/mem_L_reg[2][149][5]
  -------------------------------------------------------------------
                         required time                         14.340    
                         arrival time                         -14.594    
  -------------------------------------------------------------------
                         slack                                 -0.254    

Slack (VIOLATED) :        -0.253ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[2][23][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.974ns  (logic 3.654ns (28.164%)  route 9.320ns (71.836%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        3.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.586     1.586    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y14         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.040 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=11, routed)          3.939     7.979    U_rgb2gray_L/rData[0]
    SLICE_X35Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.103 r  U_rgb2gray_L/mem_R[1][0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.103    U_FrameBufferLeft/S[0]
    SLICE_X35Y74         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.650 r  U_FrameBufferLeft/mem_R_reg[1][0][0]_i_1/O[2]
                         net (fo=1, routed)           0.924     9.574    U_rgb2gray_L/mem_R_reg[1][158][12]_1[1]
    SLICE_X28Y78         LUT2 (Prop_lut2_I1_O)        0.302     9.876 r  U_rgb2gray_L/mem_R[1][0][4]_i_4/O
                         net (fo=1, routed)           0.000     9.876    U_rgb2gray_L/mem_R[1][0][4]_i_4_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.103 r  U_rgb2gray_L/mem_R_reg[1][0][4]_i_1/O[1]
                         net (fo=482, routed)         4.457    14.560    U_DepthAlgorithm_Census/D[2]
    SLICE_X9Y5           FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[2][23][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.450    14.791    U_DepthAlgorithm_Census/clk
    SLICE_X9Y5           FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[2][23][2]/C
                         clock pessimism              0.000    14.791    
                         clock uncertainty           -0.238    14.553    
    SLICE_X9Y5           FDRE (Setup_fdre_C_D)       -0.246    14.307    U_DepthAlgorithm_Census/mem_R_reg[2][23][2]
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                         -14.560    
  -------------------------------------------------------------------
                         slack                                 -0.253    

Slack (VIOLATED) :        -0.242ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[2][94][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.027ns  (logic 3.654ns (28.049%)  route 9.373ns (71.951%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        3.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.586     1.586    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y14         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.040 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=11, routed)          3.939     7.979    U_rgb2gray_L/rData[0]
    SLICE_X35Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.103 r  U_rgb2gray_L/mem_R[1][0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.103    U_FrameBufferLeft/S[0]
    SLICE_X35Y74         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.650 r  U_FrameBufferLeft/mem_R_reg[1][0][0]_i_1/O[2]
                         net (fo=1, routed)           0.924     9.574    U_rgb2gray_L/mem_R_reg[1][158][12]_1[1]
    SLICE_X28Y78         LUT2 (Prop_lut2_I1_O)        0.302     9.876 r  U_rgb2gray_L/mem_R[1][0][4]_i_4/O
                         net (fo=1, routed)           0.000     9.876    U_rgb2gray_L/mem_R[1][0][4]_i_4_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.103 r  U_rgb2gray_L/mem_R_reg[1][0][4]_i_1/O[1]
                         net (fo=482, routed)         4.510    14.613    U_DepthAlgorithm_Census/D[2]
    SLICE_X0Y13          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[2][94][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.514    14.855    U_DepthAlgorithm_Census/clk
    SLICE_X0Y13          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[2][94][2]/C
                         clock pessimism              0.000    14.855    
                         clock uncertainty           -0.238    14.617    
    SLICE_X0Y13          FDRE (Setup_fdre_C_D)       -0.246    14.371    U_DepthAlgorithm_Census/mem_R_reg[2][94][2]
  -------------------------------------------------------------------
                         required time                         14.371    
                         arrival time                         -14.613    
  -------------------------------------------------------------------
                         slack                                 -0.242    

Slack (VIOLATED) :        -0.240ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[2][25][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.025ns  (logic 3.654ns (28.053%)  route 9.371ns (71.947%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        3.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.586     1.586    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y14         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.040 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=11, routed)          3.939     7.979    U_rgb2gray_L/rData[0]
    SLICE_X35Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.103 r  U_rgb2gray_L/mem_R[1][0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.103    U_FrameBufferLeft/S[0]
    SLICE_X35Y74         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.650 r  U_FrameBufferLeft/mem_R_reg[1][0][0]_i_1/O[2]
                         net (fo=1, routed)           0.924     9.574    U_rgb2gray_L/mem_R_reg[1][158][12]_1[1]
    SLICE_X28Y78         LUT2 (Prop_lut2_I1_O)        0.302     9.876 r  U_rgb2gray_L/mem_R[1][0][4]_i_4/O
                         net (fo=1, routed)           0.000     9.876    U_rgb2gray_L/mem_R[1][0][4]_i_4_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.103 r  U_rgb2gray_L/mem_R_reg[1][0][4]_i_1/O[1]
                         net (fo=482, routed)         4.508    14.612    U_DepthAlgorithm_Census/D[2]
    SLICE_X4Y10          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[2][25][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.515    14.856    U_DepthAlgorithm_Census/clk
    SLICE_X4Y10          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[2][25][2]/C
                         clock pessimism              0.000    14.856    
                         clock uncertainty           -0.238    14.618    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)       -0.246    14.372    U_DepthAlgorithm_Census/mem_R_reg[2][25][2]
  -------------------------------------------------------------------
                         required time                         14.372    
                         arrival time                         -14.612    
  -------------------------------------------------------------------
                         slack                                 -0.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 2.070ns (49.258%)  route 2.132ns (50.742%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        3.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.062ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.476     1.476    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y13         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.829 r  U_FrameBufferLeft/mem_reg_0_7/DOBDO[0]
                         net (fo=8, routed)           1.568     4.397    U_rgb2gray_L/rData[5]
    SLICE_X30Y78         LUT2 (Prop_lut2_I1_O)        0.100     4.497 r  U_rgb2gray_L/i___21_carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.497    U_rgb2gray_L/i___21_carry_i_1__0_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.195     4.692 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry/O[3]
                         net (fo=2, routed)           0.565     5.257    U_rgb2gray_L/gray1_inferred__0/i___21_carry_n_4
    SLICE_X28Y79         LUT2 (Prop_lut2_I0_O)        0.248     5.505 r  U_rgb2gray_L/mem_R[1][0][8]_i_4/O
                         net (fo=1, routed)           0.000     5.505    U_rgb2gray_L/mem_R[1][0][8]_i_4_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174     5.679 r  U_rgb2gray_L/mem_R_reg[1][0][8]_i_1/O[1]
                         net (fo=482, routed)         0.000     5.679    U_DepthAlgorithm_Census/D[6]
    SLICE_X28Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.541     5.062    U_DepthAlgorithm_Census/clk
    SLICE_X28Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][0][6]/C
                         clock pessimism              0.000     5.062    
                         clock uncertainty            0.238     5.300    
    SLICE_X28Y79         FDRE (Hold_fdre_C_D)         0.287     5.587    U_DepthAlgorithm_Census/mem_R_reg[0][0][6]
  -------------------------------------------------------------------
                         required time                         -5.587    
                         arrival time                           5.679    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 2.227ns (52.792%)  route 1.991ns (47.208%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.062ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.476     1.476    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y13         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.829 r  U_FrameBufferLeft/mem_reg_0_7/DOBDO[0]
                         net (fo=8, routed)           1.568     4.397    U_rgb2gray_L/rData[5]
    SLICE_X30Y78         LUT2 (Prop_lut2_I1_O)        0.100     4.497 r  U_rgb2gray_L/i___21_carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.497    U_rgb2gray_L/i___21_carry_i_1__0_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.195     4.692 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry/O[3]
                         net (fo=2, routed)           0.424     5.116    U_rgb2gray_L/gray1_inferred__0/i___21_carry_n_4
    SLICE_X28Y79         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.579     5.695 r  U_rgb2gray_L/mem_R_reg[1][0][8]_i_1/O[2]
                         net (fo=482, routed)         0.000     5.695    U_DepthAlgorithm_Census/D[7]
    SLICE_X28Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.541     5.062    U_DepthAlgorithm_Census/clk
    SLICE_X28Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][0][7]/C
                         clock pessimism              0.000     5.062    
                         clock uncertainty            0.238     5.300    
    SLICE_X28Y79         FDRE (Hold_fdre_C_D)         0.287     5.587    U_DepthAlgorithm_Census/mem_R_reg[0][0][7]
  -------------------------------------------------------------------
                         required time                         -5.587    
                         arrival time                           5.695    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_15/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[0][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 2.072ns (49.184%)  route 2.141ns (50.816%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        3.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.494     1.494    U_FrameBufferRight/vga_clk
    RAMB36_X1Y9          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_15/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.847 r  U_FrameBufferRight/mem_reg_0_15/DOBDO[0]
                         net (fo=8, routed)           1.633     4.480    U_rgb2gray_R/rData[13]
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.100     4.580 r  U_rgb2gray_R/mem_L[0][0][8]_i_10/O
                         net (fo=1, routed)           0.000     4.580    U_rgb2gray_R/mem_L[0][0][8]_i_10_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189     4.769 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[0]
                         net (fo=1, routed)           0.508     5.277    U_rgb2gray_R/C__1[4]
    SLICE_X37Y60         LUT2 (Prop_lut2_I1_O)        0.241     5.518 r  U_rgb2gray_R/mem_L[0][0][4]_i_2/O
                         net (fo=1, routed)           0.000     5.518    U_rgb2gray_R/mem_L[0][0][4]_i_2_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189     5.707 r  U_rgb2gray_R/mem_L_reg[0][0][4]_i_1/O[3]
                         net (fo=481, routed)         0.000     5.707    U_DepthAlgorithm_Census/mem_L_reg[0][158][13]_0[4]
    SLICE_X37Y60         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.551     5.072    U_DepthAlgorithm_Census/clk
    SLICE_X37Y60         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][4]/C
                         clock pessimism              0.000     5.072    
                         clock uncertainty            0.238     5.310    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.287     5.597    U_DepthAlgorithm_Census/mem_L_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         -5.597    
                         arrival time                           5.707    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[0][0][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 2.114ns (49.915%)  route 2.121ns (50.085%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.489     1.489    U_FrameBufferRight/vga_clk
    RAMB36_X1Y7          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.842 r  U_FrameBufferRight/mem_reg_0_5/DOBDO[0]
                         net (fo=6, routed)           1.466     4.308    U_rgb2gray_R/rData[3]
    SLICE_X39Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.328     4.636 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__0/O[1]
                         net (fo=2, routed)           0.655     5.291    U_rgb2gray_R/gray1[8]
    SLICE_X37Y61         LUT2 (Prop_lut2_I0_O)        0.244     5.535 r  U_rgb2gray_R/mem_L[0][0][8]_i_2/O
                         net (fo=1, routed)           0.000     5.535    U_rgb2gray_R/mem_L[0][0][8]_i_2_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189     5.724 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/O[3]
                         net (fo=481, routed)         0.000     5.724    U_DepthAlgorithm_Census/mem_L_reg[0][158][13]_0[8]
    SLICE_X37Y61         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.550     5.071    U_DepthAlgorithm_Census/clk
    SLICE_X37Y61         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][8]/C
                         clock pessimism              0.000     5.071    
                         clock uncertainty            0.238     5.309    
    SLICE_X37Y61         FDRE (Hold_fdre_C_D)         0.287     5.596    U_DepthAlgorithm_Census/mem_L_reg[0][0][8]
  -------------------------------------------------------------------
                         required time                         -5.596    
                         arrival time                           5.724    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][0][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 2.065ns (48.585%)  route 2.185ns (51.415%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        3.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.062ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.468     1.468    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y15         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.821 r  U_FrameBufferLeft/mem_reg_0_6/DOBDO[0]
                         net (fo=7, routed)           1.668     4.490    U_FrameBufferLeft/rData[6]
    SLICE_X30Y79         LUT5 (Prop_lut5_I2_O)        0.100     4.590 r  U_FrameBufferLeft/i___21_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     4.590    U_rgb2gray_L/mem_R_reg[1][158][12]_0[1]
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.176     4.766 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__0/O[1]
                         net (fo=2, routed)           0.517     5.282    U_rgb2gray_L/gray1_inferred__0/i___21_carry__0_n_6
    SLICE_X28Y79         LUT2 (Prop_lut2_I0_O)        0.247     5.529 r  U_rgb2gray_L/mem_R[1][0][8]_i_2/O
                         net (fo=1, routed)           0.000     5.529    U_rgb2gray_L/mem_R[1][0][8]_i_2_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189     5.718 r  U_rgb2gray_L/mem_R_reg[1][0][8]_i_1/O[3]
                         net (fo=482, routed)         0.000     5.718    U_DepthAlgorithm_Census/D[8]
    SLICE_X28Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.541     5.062    U_DepthAlgorithm_Census/clk
    SLICE_X28Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][0][8]/C
                         clock pessimism              0.000     5.062    
                         clock uncertainty            0.238     5.300    
    SLICE_X28Y79         FDRE (Hold_fdre_C_D)         0.287     5.587    U_DepthAlgorithm_Census/mem_R_reg[0][0][8]
  -------------------------------------------------------------------
                         required time                         -5.587    
                         arrival time                           5.718    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[0][0][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 2.357ns (55.611%)  route 1.881ns (44.389%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        3.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.070ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.489     1.489    U_FrameBufferRight/vga_clk
    RAMB36_X1Y7          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.842 r  U_FrameBufferRight/mem_reg_0_5/DOBDO[0]
                         net (fo=6, routed)           1.466     4.308    U_rgb2gray_R/rData[3]
    SLICE_X39Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.424     4.732 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.732    U_rgb2gray_R/gray1_inferred__0/i___21_carry__0_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.150     4.882 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__1/O[0]
                         net (fo=2, routed)           0.415     5.297    U_rgb2gray_R/gray1[11]
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.241     5.538 r  U_rgb2gray_R/mem_L[0][0][12]_i_3/O
                         net (fo=1, routed)           0.000     5.538    U_rgb2gray_R/mem_L[0][0][12]_i_3_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     5.727 r  U_rgb2gray_R/mem_L_reg[0][0][12]_i_1/O[2]
                         net (fo=481, routed)         0.000     5.727    U_DepthAlgorithm_Census/mem_L_reg[0][158][13]_0[11]
    SLICE_X37Y62         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.549     5.070    U_DepthAlgorithm_Census/clk
    SLICE_X37Y62         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][11]/C
                         clock pessimism              0.000     5.070    
                         clock uncertainty            0.238     5.308    
    SLICE_X37Y62         FDRE (Hold_fdre_C_D)         0.287     5.595    U_DepthAlgorithm_Census/mem_L_reg[0][0][11]
  -------------------------------------------------------------------
                         required time                         -5.595    
                         arrival time                           5.727    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[0][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 2.218ns (52.241%)  route 2.028ns (47.759%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.493     1.493    U_FrameBufferRight/vga_clk
    RAMB36_X1Y8          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.846 r  U_FrameBufferRight/mem_reg_0_0/DOBDO[0]
                         net (fo=11, routed)          1.512     4.358    U_FrameBufferRight/rData[0]
    SLICE_X40Y60         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.448     4.806 r  U_FrameBufferRight/mem_L_reg[0][0][0]_i_1/O[2]
                         net (fo=1, routed)           0.516     5.322    U_rgb2gray_R/mem_L_reg[0][158][12]_1[1]
    SLICE_X37Y60         LUT2 (Prop_lut2_I1_O)        0.243     5.565 r  U_rgb2gray_R/mem_L[0][0][4]_i_4/O
                         net (fo=1, routed)           0.000     5.565    U_rgb2gray_R/mem_L[0][0][4]_i_4_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174     5.739 r  U_rgb2gray_R/mem_L_reg[0][0][4]_i_1/O[1]
                         net (fo=481, routed)         0.000     5.739    U_DepthAlgorithm_Census/mem_L_reg[0][158][13]_0[2]
    SLICE_X37Y60         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.551     5.072    U_DepthAlgorithm_Census/clk
    SLICE_X37Y60         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][2]/C
                         clock pessimism              0.000     5.072    
                         clock uncertainty            0.238     5.310    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.287     5.597    U_DepthAlgorithm_Census/mem_L_reg[0][0][2]
  -------------------------------------------------------------------
                         required time                         -5.597    
                         arrival time                           5.739    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][0][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 2.072ns (48.606%)  route 2.191ns (51.394%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        3.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.063ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.478     1.478    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y17         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.831 r  U_FrameBufferLeft/mem_reg_0_8/DOBDO[0]
                         net (fo=10, routed)          1.699     4.530    U_FrameBufferLeft/rData[8]
    SLICE_X30Y80         LUT3 (Prop_lut3_I0_O)        0.100     4.630 r  U_FrameBufferLeft/i___21_carry__1_i_5__0/O
                         net (fo=1, routed)           0.000     4.630    U_rgb2gray_L/mem_R_reg[1][158][13]_0[0]
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.192     4.822 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__1/O[0]
                         net (fo=2, routed)           0.492     5.314    U_rgb2gray_L/gray1_inferred__0/i___21_carry__1_n_7
    SLICE_X28Y80         LUT2 (Prop_lut2_I0_O)        0.238     5.552 r  U_rgb2gray_L/mem_R[1][0][12]_i_3/O
                         net (fo=1, routed)           0.000     5.552    U_rgb2gray_L/mem_R[1][0][12]_i_3_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     5.741 r  U_rgb2gray_L/mem_R_reg[1][0][12]_i_1/O[2]
                         net (fo=482, routed)         0.000     5.741    U_DepthAlgorithm_Census/D[11]
    SLICE_X28Y80         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.542     5.063    U_DepthAlgorithm_Census/clk
    SLICE_X28Y80         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][0][11]/C
                         clock pessimism              0.000     5.063    
                         clock uncertainty            0.238     5.301    
    SLICE_X28Y80         FDRE (Hold_fdre_C_D)         0.287     5.588    U_DepthAlgorithm_Census/mem_R_reg[0][0][11]
  -------------------------------------------------------------------
                         required time                         -5.588    
                         arrival time                           5.741    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[0][0][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 2.270ns (53.203%)  route 1.997ns (46.797%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.070ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.489     1.489    U_FrameBufferRight/vga_clk
    RAMB36_X1Y7          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.842 r  U_FrameBufferRight/mem_reg_0_5/DOBDO[0]
                         net (fo=6, routed)           1.466     4.308    U_rgb2gray_R/rData[3]
    SLICE_X39Y61         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.496     4.804 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__0/O[3]
                         net (fo=2, routed)           0.530     5.335    U_rgb2gray_R/gray1[10]
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.247     5.582 r  U_rgb2gray_R/mem_L[0][0][12]_i_4/O
                         net (fo=1, routed)           0.000     5.582    U_rgb2gray_R/mem_L[0][0][12]_i_4_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174     5.756 r  U_rgb2gray_R/mem_L_reg[0][0][12]_i_1/O[1]
                         net (fo=481, routed)         0.000     5.756    U_DepthAlgorithm_Census/mem_L_reg[0][158][13]_0[10]
    SLICE_X37Y62         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.549     5.070    U_DepthAlgorithm_Census/clk
    SLICE_X37Y62         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][10]/C
                         clock pessimism              0.000     5.070    
                         clock uncertainty            0.238     5.308    
    SLICE_X37Y62         FDRE (Hold_fdre_C_D)         0.287     5.595    U_DepthAlgorithm_Census/mem_L_reg[0][0][10]
  -------------------------------------------------------------------
                         required time                         -5.595    
                         arrival time                           5.756    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][0][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 2.070ns (48.461%)  route 2.201ns (51.539%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        3.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.063ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.478     1.478    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y17         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.831 r  U_FrameBufferLeft/mem_reg_0_8/DOBDO[0]
                         net (fo=10, routed)          1.679     4.510    U_FrameBufferLeft/rData[8]
    SLICE_X30Y79         LUT4 (Prop_lut4_I3_O)        0.100     4.610 r  U_FrameBufferLeft/i___21_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     4.610    U_rgb2gray_L/mem_R_reg[1][158][12]_0[3]
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.195     4.805 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__0/O[3]
                         net (fo=2, routed)           0.522     5.328    U_rgb2gray_L/gray1_inferred__0/i___21_carry__0_n_4
    SLICE_X28Y80         LUT2 (Prop_lut2_I0_O)        0.248     5.576 r  U_rgb2gray_L/mem_R[1][0][12]_i_4/O
                         net (fo=1, routed)           0.000     5.576    U_rgb2gray_L/mem_R[1][0][12]_i_4_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174     5.750 r  U_rgb2gray_L/mem_R_reg[1][0][12]_i_1/O[1]
                         net (fo=482, routed)         0.000     5.750    U_DepthAlgorithm_Census/D[10]
    SLICE_X28Y80         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14416, routed)       1.542     5.063    U_DepthAlgorithm_Census/clk
    SLICE_X28Y80         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][0][10]/C
                         clock pessimism              0.000     5.063    
                         clock uncertainty            0.238     5.301    
    SLICE_X28Y80         FDRE (Hold_fdre_C_D)         0.287     5.588    U_DepthAlgorithm_Census/mem_R_reg[0][0][10]
  -------------------------------------------------------------------
                         required time                         -5.588    
                         arrival time                           5.750    
  -------------------------------------------------------------------
                         slack                                  0.161    





