Warning (10268): Verilog HDL information at data_mem.v(38): always construct contains both blocking and non-blocking assignments File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/code/data_mem.v Line: 38
Warning (10273): Verilog HDL warning at imm_extend.v(19): extended using "x" or "z" File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/code/components/imm_extend.v Line: 19
Warning (10268): Verilog HDL information at alu.v(11): always construct contains both blocking and non-blocking assignments File: C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/code/components/alu.v Line: 11
