
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032954                       # Number of seconds simulated
sim_ticks                                 32953776531                       # Number of ticks simulated
final_tick                               604456699650                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 318976                       # Simulator instruction rate (inst/s)
host_op_rate                                   408362                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2267494                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919112                       # Number of bytes of host memory used
host_seconds                                 14533.12                       # Real time elapsed on the host
sim_insts                                  4635717574                       # Number of instructions simulated
sim_ops                                    5934779366                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2556544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3454592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1199744                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2085248                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9304064                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7936                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2737408                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2737408                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        19973                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        26989                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         9373                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        16291                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 72688                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           21386                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                21386                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        62148                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     77579697                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50495                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    104831445                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        77685                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     36406874                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        50495                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     63277967                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               282336806                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        62148                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50495                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        77685                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        50495                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             240822                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          83068112                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               83068112                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          83068112                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        62148                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     77579697                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50495                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    104831445                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        77685                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     36406874                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        50495                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     63277967                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              365404918                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                79025844                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28448472                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24877302                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801938                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14154472                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13680080                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2046224                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56731                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33539890                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158228578                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28448472                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15726304                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32576389                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8856628                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4092627                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16534691                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715977                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77253342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.358095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.169178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44676953     57.83%     57.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1616043      2.09%     59.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2954047      3.82%     63.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2764182      3.58%     67.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4555455      5.90%     73.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4749560      6.15%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1129717      1.46%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          852956      1.10%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13954429     18.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77253342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359989                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.002238                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34606385                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3953833                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31527950                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125934                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7039230                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3093598                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5203                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177066331                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1360                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7039230                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36063123                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1483198                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       435675                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30187842                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2044265                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172413616                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           39                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689422                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       843811                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228923083                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784749212                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784749212                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        80026911                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20337                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9944                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5432842                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26536335                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5764803                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        98593                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2028854                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163185650                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19866                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137718268                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       181372                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48970390                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134484964                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77253342                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.782684                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.838996                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26835102     34.74%     34.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14385494     18.62%     53.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12605612     16.32%     69.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7668715      9.93%     79.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8015135     10.38%     89.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4722495      6.11%     96.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2084517      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       554888      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       381384      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77253342                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         540166     66.09%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176758     21.63%     87.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100334     12.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    108029537     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085768      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23701548     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4891494      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137718268                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.742699                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             817258                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005934                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353688508                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212176339                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133228194                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138535526                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338966                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7606264                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          907                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          433                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1411448                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7039230                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         844226                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        64524                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163205519                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190513                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26536335                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5764803                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9944                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         31139                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          243                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          433                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       957549                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1065578                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2023127                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135147826                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22783074                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2570442                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27556807                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20424467                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4773733                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.710173                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133376891                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133228194                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81854729                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199772721                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.685881                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409739                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49594598                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806700                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70214112                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.618073                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.317246                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32407685     46.16%     46.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14841917     21.14%     67.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8302183     11.82%     79.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2812349      4.01%     83.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2699522      3.84%     86.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1125915      1.60%     88.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3009442      4.29%     92.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876852      1.25%     94.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4138247      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70214112                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4138247                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229282048                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333457229                       # The number of ROB writes
system.switch_cpus0.timesIdled                  35404                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1772502                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.790258                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.790258                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.265409                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.265409                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       625145826                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174639809                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182470251                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                79025844                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28122666                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22880264                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1919688                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11783232                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10961434                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2967016                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81345                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28224165                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156034198                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28122666                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13928450                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34313589                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10310535                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5975865                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13810124                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       810060                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76861920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.507432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.304078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42548331     55.36%     55.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3016518      3.92%     59.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2449637      3.19%     62.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5915611      7.70%     70.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1599360      2.08%     72.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2056174      2.68%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1494820      1.94%     76.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          835542      1.09%     77.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16945927     22.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76861920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355867                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.974471                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29526645                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5801502                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         32996797                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       226764                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8310207                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4789454                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38365                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186527439                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        73214                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8310207                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31683659                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1342088                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1252849                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31013028                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3260084                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     179981964                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        37681                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1348297                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1008472                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         5899                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    252028472                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    840238660                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    840238660                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154410886                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97617526                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36405                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20315                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8915994                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16785783                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8538957                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       134005                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2651289                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170163870                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35036                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135170535                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       261234                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58802627                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179567773                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5127                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76861920                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.758615                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886943                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26758875     34.81%     34.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16571229     21.56%     56.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10772800     14.02%     70.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8006444     10.42%     80.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6897155      8.97%     89.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3567473      4.64%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3060668      3.98%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       573827      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       653449      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76861920                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         790684     71.03%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             5      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        161215     14.48%     85.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       161255     14.49%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112618962     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1924348      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14954      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13425701      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7186570      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135170535                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.710460                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1113159                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008235                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    348577383                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    229002118                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131727837                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136283694                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       508757                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6624605                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2537                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          588                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2184506                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8310207                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         525084                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        74132                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170198907                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       423968                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16785783                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8538957                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20082                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         66209                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          588                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1147305                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1079386                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2226691                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133027728                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12594912                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2142807                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19594326                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18766217                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6999414                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.683345                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131815812                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131727837                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85852625                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242351398                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.666896                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354249                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90457070                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    111088294                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59111336                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29908                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1923796                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68551713                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.620504                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.139625                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26745826     39.02%     39.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18953972     27.65%     66.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7713248     11.25%     77.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4335854      6.32%     84.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3538210      5.16%     89.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1433913      2.09%     91.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1705189      2.49%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       857283      1.25%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3268218      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68551713                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90457070                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     111088294                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16515612                       # Number of memory references committed
system.switch_cpus1.commit.loads             10161169                       # Number of loads committed
system.switch_cpus1.commit.membars              14954                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15961063                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        100094407                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2261318                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3268218                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235483125                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          348714868                       # The number of ROB writes
system.switch_cpus1.timesIdled                  46205                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2163924                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90457070                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            111088294                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90457070                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.873628                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.873628                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.144652                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.144652                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       598460782                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182089347                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172132284                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29908                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                79025844                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        29537128                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24102909                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1969171                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12360748                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11657241                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3052350                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        86574                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30584171                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             160467743                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           29537128                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14709591                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             34795716                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10271186                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4960796                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14888617                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       757389                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     78626350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.523388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.333915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        43830634     55.75%     55.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2844513      3.62%     59.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4289171      5.46%     64.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2962822      3.77%     68.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2087026      2.65%     71.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2032369      2.58%     73.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1215965      1.55%     75.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2623065      3.34%     78.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16740785     21.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     78626350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.373765                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.030573                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31455850                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5175034                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33222916                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       487314                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8285223                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4972633                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          721                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     192148656                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2427                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8285223                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33211697                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         484707                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2154391                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31918523                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2571798                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     186429347                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1076684                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       874772                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    261386138                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    867756747                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    867756747                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    161099727                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       100286406                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33598                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16042                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7647120                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17113496                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8758003                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       110093                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2342130                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         173803962                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32022                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        138910552                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       277700                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     57881589                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    176970188                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     78626350                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.766718                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.919547                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28385178     36.10%     36.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15739420     20.02%     56.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11142766     14.17%     70.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7486433      9.52%     79.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7630846      9.71%     89.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3642074      4.63%     94.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3242257      4.12%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       620003      0.79%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       737373      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     78626350                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         754727     70.76%     70.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             7      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        150453     14.11%     84.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       161405     15.13%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    116161464     83.62%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1758496      1.27%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15982      0.01%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13656070      9.83%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7318540      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     138910552                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.757786                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1066592                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007678                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    357791746                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    231718026                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    135068828                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     139977144                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       437485                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6629688                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6068                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          458                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2097154                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8285223                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         259132                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        47046                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    173835986                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       602839                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17113496                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8758003                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16040                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         39513                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          458                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1196329                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1075437                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2271766                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    136357110                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12768169                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2553442                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19903977                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19381510                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7135808                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.725475                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             135126968                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            135068828                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         87489302                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        248465507                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.709173                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352119                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     93694593                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    115488367                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     58347771                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31964                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1984791                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     70341126                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.641833                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.174872                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     27142684     38.59%     38.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20031877     28.48%     67.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7580370     10.78%     77.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4245823      6.04%     83.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3567603      5.07%     88.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1598653      2.27%     91.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1524265      2.17%     93.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1049794      1.49%     94.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3600057      5.12%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     70341126                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     93694593                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     115488367                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17144657                       # Number of memory references committed
system.switch_cpus2.commit.loads             10483808                       # Number of loads committed
system.switch_cpus2.commit.membars              15982                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16750042                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        103969743                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2386195                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3600057                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           240577207                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          355962916                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17722                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 399494                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           93694593                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            115488367                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     93694593                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.843441                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.843441                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.185620                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.185620                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       612451815                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      187789418                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      176691440                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31964                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                79025844                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        28468055                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     23160383                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1902193                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12094062                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11228387                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2928771                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        83755                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     31485789                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             155449230                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           28468055                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14157158                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             32660605                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        9765023                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5319551                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         15383740                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       752385                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     77296509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.477395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.295329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        44635904     57.75%     57.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1752532      2.27%     60.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2288487      2.96%     62.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3468614      4.49%     67.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3363047      4.35%     71.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2555270      3.31%     75.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1523481      1.97%     77.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2284212      2.96%     80.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        15424962     19.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     77296509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.360237                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.967068                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        32530696                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5212770                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         31477266                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       245443                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       7830332                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4825528                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          255                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     185965857                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1285                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       7830332                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        34244800                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         994806                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1709742                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         29968516                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2548311                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     180573434                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1087                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1103665                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       798247                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          169                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    251575674                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    840967817                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    840967817                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    156439821                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        95135804                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38163                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21488                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7190711                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     16741035                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8871008                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       170993                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2815924                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         167852090                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36300                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        135227005                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       251559                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     54593081                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    165933504                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5756                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     77296509                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.749458                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897307                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     27094826     35.05%     35.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16909271     21.88%     56.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     10899126     14.10%     71.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7448156      9.64%     80.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6983856      9.04%     89.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3716548      4.81%     94.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2740664      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       819630      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       684432      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     77296509                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         663683     69.13%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             7      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        136433     14.21%     83.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       159885     16.65%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    112520241     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1910440      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15272      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13348641      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7432411      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     135227005                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.711174                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             960008                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007099                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    348962084                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    222482229                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    131422799                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     136187013                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       456360                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6417653                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         1992                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          792                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2254557                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          137                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       7830332                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         599913                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        91408                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    167888390                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1097332                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     16741035                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8871008                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21028                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         68927                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          792                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1165719                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1069625                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2235344                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    132627362                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12562844                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2599641                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19826475                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18576384                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7263631                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.678278                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             131457553                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            131422799                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         84432817                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        237114314                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.663036                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356085                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     91620896                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    112605623                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     55282957                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        30544                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1933537                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     69466177                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.621014                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.150863                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     26998962     38.87%     38.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     19856696     28.58%     67.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7319647     10.54%     77.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4189612      6.03%     84.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3493844      5.03%     89.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1709738      2.46%     91.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1716391      2.47%     93.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       731911      1.05%     95.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3449376      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     69466177                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     91620896                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     112605623                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              16939830                       # Number of memory references committed
system.switch_cpus3.commit.loads             10323379                       # Number of loads committed
system.switch_cpus3.commit.membars              15272                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16151019                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        101497928                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2297671                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3449376                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           233905381                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          343611675                       # The number of ROB writes
system.switch_cpus3.timesIdled                  33762                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1729335                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           91620896                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            112605623                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     91620896                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.862531                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.862531                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.159379                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.159379                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       596838807                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181507181                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      171773545                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         30544                       # number of misc regfile writes
system.l2.replacements                          72713                       # number of replacements
system.l2.tagsinuse                       8191.903088                       # Cycle average of tags in use
system.l2.total_refs                           472273                       # Total number of references to valid blocks.
system.l2.sampled_refs                          80905                       # Sample count of references to valid blocks.
system.l2.avg_refs                           5.837377                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            48.507376                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      1.454628                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1870.040770                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.964519                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2109.865628                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      1.395222                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    959.480024                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      1.111543                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1658.010652                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            337.488301                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            448.079209                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            315.135951                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            440.369263                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005921                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000178                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.228276                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000118                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.257552                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000170                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.117124                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000136                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.202394                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.041197                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.054697                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.038469                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.053756                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999988                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        29582                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        38679                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        21737                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        31473                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  121472                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            38831                       # number of Writeback hits
system.l2.Writeback_hits::total                 38831                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        29582                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        38679                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        21737                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        31473                       # number of demand (read+write) hits
system.l2.demand_hits::total                   121472                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        29582                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        38679                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        21737                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        31473                       # number of overall hits
system.l2.overall_hits::total                  121472                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        19973                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        26990                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         9354                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        16288                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 72667                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  22                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        19973                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        26990                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9373                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        16291                       # number of demand (read+write) misses
system.l2.demand_misses::total                  72689                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        19973                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        26990                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9373                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        16291                       # number of overall misses
system.l2.overall_misses::total                 72689                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       857307                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1227104186                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       657946                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1612856961                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       903800                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    583430874                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       851921                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    990034893                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4416697888                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      1181107                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       165978                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1347085                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       857307                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1227104186                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       657946                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1612856961                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       903800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    584611981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       851921                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    990200871                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4418044973                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       857307                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1227104186                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       657946                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1612856961                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       903800                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    584611981                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       851921                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    990200871                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4418044973                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49555                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        65669                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           21                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        31091                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        47761                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              194139                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        38831                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             38831                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                22                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49555                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        65669                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           21                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        31110                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        47764                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               194161                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49555                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        65669                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           21                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        31110                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        47764                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              194161                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.403047                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.411001                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.300859                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.341031                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.374304                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.403047                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.411001                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.301286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.341073                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.374375                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.403047                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.411001                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.301286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.341073                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.374375                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 53581.687500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61438.150804                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 50611.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 59757.575435                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst        45190                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 62372.340603                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 65532.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 60783.085278                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60779.967358                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 62163.526316                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        55326                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61231.136364                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 53581.687500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61438.150804                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 50611.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 59757.575435                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst        45190                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 62371.917316                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 65532.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 60782.080351                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60780.103908                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 53581.687500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61438.150804                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 50611.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 59757.575435                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst        45190                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 62371.917316                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 65532.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 60782.080351                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60780.103908                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                21386                       # number of writebacks
system.l2.writebacks::total                     21386                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        19973                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        26990                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         9354                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        16288                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            72667                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             22                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        19973                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        26990                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         9373                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        16291                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             72689                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        19973                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        26990                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         9373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        16291                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            72689                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       766102                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1111508307                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       581841                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1457427511                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       787384                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    529380291                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       775786                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    895415060                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3996642282                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data      1072685                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       148290                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1220975                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       766102                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1111508307                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       581841                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1457427511                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       787384                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    530452976                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       775786                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    895563350                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3997863257                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       766102                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1111508307                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       581841                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1457427511                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       787384                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    530452976                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       775786                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    895563350                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3997863257                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.403047                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.411001                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.300859                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.341031                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.374304                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.403047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.411001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.301286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.341073                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.374375                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.403047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.411001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.301286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.341073                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.374375                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47881.375000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55650.543584                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        44757                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53998.796258                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39369.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 56594.001604                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 59675.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 54973.910855                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 54999.412140                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 56457.105263                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        49430                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 55498.863636                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 47881.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55650.543584                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        44757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 53998.796258                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 39369.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 56593.724101                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 59675.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 54972.889939                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54999.563304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 47881.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55650.543584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        44757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 53998.796258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 39369.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 56593.724101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 59675.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 54972.889939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54999.563304                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.990845                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016566787                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872130.362799                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.990845                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025626                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870178                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16534673                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16534673                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16534673                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16534673                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16534673                       # number of overall hits
system.cpu0.icache.overall_hits::total       16534673                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       969515                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       969515                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       969515                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       969515                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       969515                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       969515                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16534691                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16534691                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16534691                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16534691                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16534691                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16534691                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53861.944444                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53861.944444                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53861.944444                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53861.944444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53861.944444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53861.944444                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       875505                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       875505                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       875505                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       875505                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       875505                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       875505                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 54719.062500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54719.062500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 54719.062500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54719.062500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 54719.062500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54719.062500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49555                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246450278                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49811                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4947.707896                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.301757                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.698243                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825397                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174603                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20667501                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20667501                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9947                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9947                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25000993                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25000993                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25000993                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25000993                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       172874                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       172874                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       172874                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        172874                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       172874                       # number of overall misses
system.cpu0.dcache.overall_misses::total       172874                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8791384871                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8791384871                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8791384871                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8791384871                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8791384871                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8791384871                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20840375                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20840375                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25173867                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25173867                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25173867                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25173867                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008295                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008295                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006867                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006867                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006867                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006867                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 50854.291976                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 50854.291976                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 50854.291976                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50854.291976                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 50854.291976                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50854.291976                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         6871                       # number of writebacks
system.cpu0.dcache.writebacks::total             6871                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       123319                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       123319                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       123319                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       123319                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       123319                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       123319                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49555                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49555                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49555                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49555                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49555                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49555                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1502253460                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1502253460                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1502253460                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1502253460                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1502253460                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1502253460                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002378                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002378                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30314.871557                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30314.871557                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30314.871557                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30314.871557                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30314.871557                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30314.871557                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996738                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100783522                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219321.616935                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996738                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13810108                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13810108                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13810108                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13810108                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13810108                       # number of overall hits
system.cpu1.icache.overall_hits::total       13810108                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       860933                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       860933                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       860933                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       860933                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       860933                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       860933                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13810124                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13810124                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13810124                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13810124                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13810124                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13810124                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 53808.312500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53808.312500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 53808.312500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53808.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 53808.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53808.312500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       672286                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       672286                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       672286                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       672286                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       672286                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       672286                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51714.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51714.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 51714.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51714.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 51714.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51714.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65668                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192127020                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 65924                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2914.371397                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.106703                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.893297                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898854                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101146                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9567163                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9567163                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6324535                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6324535                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19684                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19684                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14954                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14954                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15891698                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15891698                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15891698                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15891698                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       140698                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       140698                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       140698                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        140698                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       140698                       # number of overall misses
system.cpu1.dcache.overall_misses::total       140698                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5772819966                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5772819966                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5772819966                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5772819966                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5772819966                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5772819966                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9707861                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9707861                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6324535                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6324535                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14954                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14954                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16032396                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16032396                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16032396                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16032396                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014493                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014493                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008776                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008776                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008776                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008776                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41029.865144                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41029.865144                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 41029.865144                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41029.865144                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 41029.865144                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41029.865144                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7779                       # number of writebacks
system.cpu1.dcache.writebacks::total             7779                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        75029                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        75029                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        75029                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        75029                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        75029                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        75029                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65669                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65669                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65669                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65669                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65669                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65669                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1976748983                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1976748983                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1976748983                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1976748983                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1976748983                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1976748983                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006765                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006765                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004096                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004096                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004096                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004096                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 30101.706787                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 30101.706787                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 30101.706787                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 30101.706787                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 30101.706787                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 30101.706787                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               464.077109                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1102829880                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   467                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2361520.085653                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    18.077109                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.028970                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.743713                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14888593                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14888593                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14888593                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14888593                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14888593                       # number of overall hits
system.cpu2.icache.overall_hits::total       14888593                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           24                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           24                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           24                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            24                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           24                       # number of overall misses
system.cpu2.icache.overall_misses::total           24                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1128182                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1128182                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1128182                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1128182                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1128182                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1128182                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14888617                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14888617                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14888617                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14888617                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14888617                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14888617                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 47007.583333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 47007.583333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 47007.583333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 47007.583333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 47007.583333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 47007.583333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           21                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           21                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           21                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           21                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           21                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           21                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       941959                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       941959                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       941959                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       941959                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       941959                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       941959                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 44855.190476                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 44855.190476                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 44855.190476                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 44855.190476                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 44855.190476                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 44855.190476                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 31110                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               175966343                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 31366                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5610.098291                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.894120                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.105880                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901930                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098070                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9720199                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9720199                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6628476                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6628476                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16017                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16017                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15982                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15982                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16348675                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16348675                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16348675                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16348675                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        64406                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        64406                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          139                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          139                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        64545                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         64545                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        64545                       # number of overall misses
system.cpu2.dcache.overall_misses::total        64545                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2304043046                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2304043046                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      9636799                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      9636799                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2313679845                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2313679845                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2313679845                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2313679845                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9784605                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9784605                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6628615                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6628615                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16017                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16017                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15982                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15982                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16413220                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16413220                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16413220                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16413220                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006582                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006582                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003933                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003933                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003933                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003933                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 35773.732975                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 35773.732975                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 69329.489209                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 69329.489209                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 35845.996514                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 35845.996514                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 35845.996514                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 35845.996514                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        12068                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets        12068                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         6838                       # number of writebacks
system.cpu2.dcache.writebacks::total             6838                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        33315                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        33315                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          120                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        33435                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        33435                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        33435                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        33435                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        31091                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        31091                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        31110                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        31110                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        31110                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        31110                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    783445763                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    783445763                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1227112                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1227112                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    784672875                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    784672875                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    784672875                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    784672875                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003178                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003178                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001895                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001895                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001895                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001895                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 25198.474253                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 25198.474253                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64584.842105                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64584.842105                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 25222.528930                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 25222.528930                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 25222.528930                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 25222.528930                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997000                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1100436915                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2218622.812500                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997000                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15383720                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15383720                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15383720                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15383720                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15383720                       # number of overall hits
system.cpu3.icache.overall_hits::total       15383720                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1260212                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1260212                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1260212                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1260212                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1260212                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1260212                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15383740                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15383740                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15383740                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15383740                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15383740                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15383740                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 63010.600000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 63010.600000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 63010.600000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 63010.600000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 63010.600000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 63010.600000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       865591                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       865591                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       865591                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       865591                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       865591                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       865591                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 66583.923077                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 66583.923077                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 66583.923077                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 66583.923077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 66583.923077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 66583.923077                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 47764                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185254869                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 48020                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3857.868992                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.548670                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.451330                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912299                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087701                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9559692                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9559692                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6582543                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6582543                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16183                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16183                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15272                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15272                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16142235                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16142235                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16142235                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16142235                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       122257                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       122257                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2485                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2485                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       124742                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        124742                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       124742                       # number of overall misses
system.cpu3.dcache.overall_misses::total       124742                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   5476449105                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5476449105                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    159733394                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    159733394                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   5636182499                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5636182499                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   5636182499                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5636182499                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9681949                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9681949                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6585028                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6585028                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15272                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15272                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16266977                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16266977                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16266977                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16266977                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012627                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012627                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000377                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000377                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007668                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007668                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007668                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007668                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 44794.564769                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 44794.564769                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 64279.031791                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 64279.031791                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 45182.717120                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 45182.717120                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 45182.717120                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 45182.717120                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       549927                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 39280.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        17343                       # number of writebacks
system.cpu3.dcache.writebacks::total            17343                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        74496                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        74496                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2482                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2482                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        76978                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        76978                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        76978                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        76978                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        47761                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        47761                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        47764                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        47764                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        47764                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        47764                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1300658484                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1300658484                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       182648                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       182648                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1300841132                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1300841132                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1300841132                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1300841132                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004933                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004933                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002936                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002936                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002936                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002936                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 27232.647641                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 27232.647641                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 60882.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 60882.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 27234.761159                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 27234.761159                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 27234.761159                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 27234.761159                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
