// Seed: 677074726
module module_0 (
    output tri id_0,
    input wand id_1,
    input supply0 id_2
    , id_7,
    input tri1 id_3,
    input supply1 id_4,
    output tri1 id_5
);
  wire id_8;
  timeprecision 1ps;
  wire id_9 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    output tri1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wire id_5,
    input wand id_6,
    output wor id_7,
    input supply1 id_8,
    input tri0 id_9,
    output wand id_10,
    output supply1 id_11,
    input tri0 id_12,
    output logic id_13,
    input tri id_14,
    output tri1 id_15,
    input wand id_16
);
  always @(id_12) id_13 <= "";
  module_0 modCall_1 (
      id_2,
      id_5,
      id_3,
      id_5,
      id_1,
      id_7
  );
endmodule
