// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="DCT,hls_ip_2015_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.455000,HLS_SYN_LAT=198,HLS_SYN_TPT=132,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=31,HLS_SYN_LUT=71}" *)

module DCT (
        ap_clk,
        ap_rst,
        X_dout,
        X_empty_n,
        X_read,
        function_r,
        Y_din,
        Y_full_n,
        Y_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input  [31:0] X_dout;
input   X_empty_n;
output   X_read;
input  [7:0] function_r;
output  [31:0] Y_din;
input   Y_full_n;
output   Y_write;

wire   [6:0] Xbuff_i_address0;
wire    Xbuff_i_ce0;
wire    Xbuff_i_we0;
wire   [31:0] Xbuff_i_d0;
wire   [31:0] Xbuff_i_q0;
wire   [6:0] Xbuff_t_address0;
wire    Xbuff_t_ce0;
wire    Xbuff_t_we0;
wire   [31:0] Xbuff_t_d0;
wire   [31:0] Xbuff_t_q0;
wire    Xbuff_U_ap_dummy_ce;
reg    DCT_Loop_1_proc_U0_ap_start = 1'b0;
wire    DCT_Loop_1_proc_U0_ap_done;
wire    DCT_Loop_1_proc_U0_ap_continue;
wire    DCT_Loop_1_proc_U0_ap_idle;
wire    DCT_Loop_1_proc_U0_ap_ready;
wire   [31:0] DCT_Loop_1_proc_U0_X_dout;
wire    DCT_Loop_1_proc_U0_X_empty_n;
wire    DCT_Loop_1_proc_U0_X_read;
wire   [6:0] DCT_Loop_1_proc_U0_Xbuff_address0;
wire    DCT_Loop_1_proc_U0_Xbuff_ce0;
wire    DCT_Loop_1_proc_U0_Xbuff_we0;
wire   [31:0] DCT_Loop_1_proc_U0_Xbuff_d0;
wire    ap_chn_write_DCT_Loop_1_proc_U0_Xbuff;
wire    DCT_Loop_1_proc_U0_Xbuff_pipo_status;
wire    DCT_Loop_2_proc_U0_ap_start;
wire    DCT_Loop_2_proc_U0_ap_done;
wire    DCT_Loop_2_proc_U0_ap_continue;
wire    DCT_Loop_2_proc_U0_ap_idle;
wire    DCT_Loop_2_proc_U0_ap_ready;
wire   [31:0] DCT_Loop_2_proc_U0_Y_din;
wire    DCT_Loop_2_proc_U0_Y_full_n;
wire    DCT_Loop_2_proc_U0_Y_write;
wire   [6:0] DCT_Loop_2_proc_U0_Xbuff_address0;
wire    DCT_Loop_2_proc_U0_Xbuff_ce0;
wire   [31:0] DCT_Loop_2_proc_U0_Xbuff_q0;
wire    ap_sig_hs_continue;
wire    Xbuff_i_full_n;
wire    Xbuff_i_write;
wire    Xbuff_t_empty_n;
wire    Xbuff_t_read;
reg    ap_CS;
reg    ap_sig_hs_done;


DCT_Xbuff #(
    .DataWidth( 32 ),
    .AddressRange( 65 ),
    .AddressWidth( 7 ))
Xbuff_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .i_address0( Xbuff_i_address0 ),
    .i_ce0( Xbuff_i_ce0 ),
    .i_we0( Xbuff_i_we0 ),
    .i_d0( Xbuff_i_d0 ),
    .i_q0( Xbuff_i_q0 ),
    .t_address0( Xbuff_t_address0 ),
    .t_ce0( Xbuff_t_ce0 ),
    .t_we0( Xbuff_t_we0 ),
    .t_d0( Xbuff_t_d0 ),
    .t_q0( Xbuff_t_q0 ),
    .i_ce( Xbuff_U_ap_dummy_ce ),
    .t_ce( Xbuff_U_ap_dummy_ce ),
    .i_full_n( Xbuff_i_full_n ),
    .i_write( Xbuff_i_write ),
    .t_empty_n( Xbuff_t_empty_n ),
    .t_read( Xbuff_t_read )
);

DCT_Loop_1_proc DCT_Loop_1_proc_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( DCT_Loop_1_proc_U0_ap_start ),
    .ap_done( DCT_Loop_1_proc_U0_ap_done ),
    .ap_continue( DCT_Loop_1_proc_U0_ap_continue ),
    .ap_idle( DCT_Loop_1_proc_U0_ap_idle ),
    .ap_ready( DCT_Loop_1_proc_U0_ap_ready ),
    .X_dout( DCT_Loop_1_proc_U0_X_dout ),
    .X_empty_n( DCT_Loop_1_proc_U0_X_empty_n ),
    .X_read( DCT_Loop_1_proc_U0_X_read ),
    .Xbuff_address0( DCT_Loop_1_proc_U0_Xbuff_address0 ),
    .Xbuff_ce0( DCT_Loop_1_proc_U0_Xbuff_ce0 ),
    .Xbuff_we0( DCT_Loop_1_proc_U0_Xbuff_we0 ),
    .Xbuff_d0( DCT_Loop_1_proc_U0_Xbuff_d0 )
);

DCT_Loop_2_proc DCT_Loop_2_proc_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( DCT_Loop_2_proc_U0_ap_start ),
    .ap_done( DCT_Loop_2_proc_U0_ap_done ),
    .ap_continue( DCT_Loop_2_proc_U0_ap_continue ),
    .ap_idle( DCT_Loop_2_proc_U0_ap_idle ),
    .ap_ready( DCT_Loop_2_proc_U0_ap_ready ),
    .Y_din( DCT_Loop_2_proc_U0_Y_din ),
    .Y_full_n( DCT_Loop_2_proc_U0_Y_full_n ),
    .Y_write( DCT_Loop_2_proc_U0_Y_write ),
    .Xbuff_address0( DCT_Loop_2_proc_U0_Xbuff_address0 ),
    .Xbuff_ce0( DCT_Loop_2_proc_U0_Xbuff_ce0 ),
    .Xbuff_q0( DCT_Loop_2_proc_U0_Xbuff_q0 )
);



/// DCT_Loop_1_proc_U0_ap_start assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_DCT_Loop_1_proc_U0_ap_start
    if (ap_rst == 1'b1) begin
        DCT_Loop_1_proc_U0_ap_start <= ap_const_logic_0;
    end else begin
        DCT_Loop_1_proc_U0_ap_start <= ap_const_logic_1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    ap_CS <= ap_const_logic_0;
end

/// ap_sig_hs_done assign process. ///
always @ (DCT_Loop_2_proc_U0_ap_done)
begin
    if ((ap_const_logic_1 == DCT_Loop_2_proc_U0_ap_done)) begin
        ap_sig_hs_done = ap_const_logic_1;
    end else begin
        ap_sig_hs_done = ap_const_logic_0;
    end
end
assign DCT_Loop_1_proc_U0_X_dout = X_dout;
assign DCT_Loop_1_proc_U0_X_empty_n = X_empty_n;
assign DCT_Loop_1_proc_U0_Xbuff_pipo_status = Xbuff_i_full_n;
assign DCT_Loop_1_proc_U0_ap_continue = DCT_Loop_1_proc_U0_Xbuff_pipo_status;
assign DCT_Loop_2_proc_U0_Xbuff_q0 = Xbuff_t_q0;
assign DCT_Loop_2_proc_U0_Y_full_n = Y_full_n;
assign DCT_Loop_2_proc_U0_ap_continue = ap_const_logic_1;
assign DCT_Loop_2_proc_U0_ap_start = Xbuff_t_empty_n;
assign X_read = DCT_Loop_1_proc_U0_X_read;
assign Xbuff_U_ap_dummy_ce = ap_const_logic_1;
assign Xbuff_i_address0 = DCT_Loop_1_proc_U0_Xbuff_address0;
assign Xbuff_i_ce0 = DCT_Loop_1_proc_U0_Xbuff_ce0;
assign Xbuff_i_d0 = DCT_Loop_1_proc_U0_Xbuff_d0;
assign Xbuff_i_we0 = DCT_Loop_1_proc_U0_Xbuff_we0;
assign Xbuff_i_write = DCT_Loop_1_proc_U0_ap_done;
assign Xbuff_t_address0 = DCT_Loop_2_proc_U0_Xbuff_address0;
assign Xbuff_t_ce0 = DCT_Loop_2_proc_U0_Xbuff_ce0;
assign Xbuff_t_d0 = ap_const_lv32_0;
assign Xbuff_t_read = DCT_Loop_2_proc_U0_ap_ready;
assign Xbuff_t_we0 = ap_const_logic_0;
assign Y_din = DCT_Loop_2_proc_U0_Y_din;
assign Y_write = DCT_Loop_2_proc_U0_Y_write;
assign ap_chn_write_DCT_Loop_1_proc_U0_Xbuff = DCT_Loop_1_proc_U0_ap_done;
assign ap_sig_hs_continue = ap_const_logic_0;


endmodule //DCT

