{
    "id": "1501368694",
    "title": "Formal modeling and validation applied to a commercial coherent bus: a case study",
    "venue": "Proceedings of the IFIP WG 10.5 International Conference on Correct Hardware Design and Verification Methods: Advances in Hardware Design and Verification",
    "year": 1997,
    "authors": [
        {
            "name": "Ganesh Gopalakrishnan",
            "id": "2129100051",
            "org": "University of Utah"
        },
        {
            "name": "Rajnish Ghugal",
            "id": "2277758262",
            "org": "University of Utah"
        },
        {
            "name": "Ravi Hosabettu",
            "id": "301940963",
            "org": "University of Utah"
        },
        {
            "name": "Abdelillah Mokkedem",
            "id": "1873403161",
            "org": "University of Utah"
        },
        {
            "name": "Ratan Nalumasu",
            "id": "801543544",
            "org": "University of Utah"
        }
    ],
    "fields_of_study": [
        "Hardware description language",
        "Separation of concerns",
        "Formal methods",
        "Theoretical computer science",
        "CPU cache",
        "Real-time computing",
        "Arbitration",
        "Formal verification",
        "Abstraction",
        "Computer science"
    ],
    "references": [
        "1542807239",
        "1555915743",
        "2027746592",
        "2079605740",
        "2131908231"
    ]
}