

================================================================
== Vitis HLS Report for 'OutputLayer'
================================================================
* Date:           Mon May 16 02:23:43 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        OutputLayer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|        ?|  10.000 ns|         ?|    2|    ?|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_23_1  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_26_2  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_36_3  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_40_4  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 1, D = 3, States = { 11 12 13 }
  Pipeline-2 : II = 1, D = 3, States = { 26 27 28 }
  Pipeline-3 : II = 1, D = 3, States = { 36 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 39 19 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 14 12 
12 --> 13 
13 --> 11 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 39 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 29 27 
27 --> 28 
28 --> 26 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 39 37 
37 --> 38 
38 --> 36 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8"   --->   Operation 40 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_2, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_9, void @empty_15, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_5, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bram_y, void @empty_6, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %bram_y, i64 666, i64 207, i64 4294967295"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bram_y"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bram_dy, void @empty_6, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %bram_dy, i64 666, i64 207, i64 4294967295"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bram_dy"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dim"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_3, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ddrtobram"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ddrtobram, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_4, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ddrtobram, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%ddrtobram_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %ddrtobram" [OutputLayer/main.cpp:6]   --->   Operation 60 'read' 'ddrtobram_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (1.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dim" [OutputLayer/main.cpp:6]   --->   Operation 61 'read' 'dim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "%dy_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dy" [OutputLayer/main.cpp:6]   --->   Operation 62 'read' 'dy_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 63 [1/1] (1.00ns)   --->   "%y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %y" [OutputLayer/main.cpp:6]   --->   Operation 63 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 64 [1/1] (2.47ns)   --->   "%cmp3 = icmp_sgt  i32 %dim_read, i32 0" [OutputLayer/main.cpp:6]   --->   Operation 64 'icmp' 'cmp3' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %ddrtobram_read, void, void" [OutputLayer/main.cpp:22]   --->   Operation 65 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %cmp3, void %._crit_edge, void %.lr.ph16" [OutputLayer/main.cpp:36]   --->   Operation 66 'br' 'br_ln36' <Predicate = (!ddrtobram_read)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %cmp3, void %._crit_edge, void %.lr.ph6" [OutputLayer/main.cpp:23]   --->   Operation 67 'br' 'br_ln23' <Predicate = (ddrtobram_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i32 %dim_read" [OutputLayer/main.cpp:36]   --->   Operation 68 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %y_read, i32 1, i32 31" [OutputLayer/main.cpp:36]   --->   Operation 69 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i31 %trunc_ln1" [OutputLayer/main.cpp:36]   --->   Operation 70 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln36" [OutputLayer/main.cpp:36]   --->   Operation 71 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (7.30ns)   --->   "%empty_25 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %dim_read" [OutputLayer/main.cpp:36]   --->   Operation 72 'writereq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 73 [1/1] (1.58ns)   --->   "%br_ln36 = br void" [OutputLayer/main.cpp:36]   --->   Operation 73 'br' 'br_ln36' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln36, void %.split10, i31 0, void %.lr.ph16" [OutputLayer/main.cpp:36]   --->   Operation 74 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (2.52ns)   --->   "%add_ln36 = add i31 %i_1, i31 1" [OutputLayer/main.cpp:36]   --->   Operation 75 'add' 'add_ln36' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 76 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (2.47ns)   --->   "%icmp_ln36 = icmp_eq  i31 %i_1, i31 %trunc_ln36" [OutputLayer/main.cpp:36]   --->   Operation 77 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 78 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %.split10, void %.lr.ph11" [OutputLayer/main.cpp:36]   --->   Operation 79 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i31 %i_1" [OutputLayer/main.cpp:37]   --->   Operation 80 'trunc' 'trunc_ln37' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i10 %trunc_ln37" [OutputLayer/main.cpp:37]   --->   Operation 81 'zext' 'zext_ln37' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%bram_y_addr_1 = getelementptr i16 %bram_y, i32 0, i32 %zext_ln37" [OutputLayer/main.cpp:37]   --->   Operation 82 'getelementptr' 'bram_y_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 83 [2/2] (3.25ns)   --->   "%bram_y_load = load i10 %bram_y_addr_1" [OutputLayer/main.cpp:37]   --->   Operation 83 'load' 'bram_y_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 84 [1/2] (3.25ns)   --->   "%bram_y_load = load i10 %bram_y_addr_1" [OutputLayer/main.cpp:37]   --->   Operation 84 'load' 'bram_y_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [OutputLayer/main.cpp:36]   --->   Operation 85 'specloopname' 'specloopname_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (7.30ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_1, i16 %bram_y_load, i2 3" [OutputLayer/main.cpp:37]   --->   Operation 86 'write' 'write_ln37' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 87 'br' 'br_ln0' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 7.30>
ST_6 : Operation 88 [5/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [OutputLayer/main.cpp:40]   --->   Operation 88 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 4> <Delay = 7.30>
ST_7 : Operation 89 [4/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [OutputLayer/main.cpp:40]   --->   Operation 89 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 5> <Delay = 7.30>
ST_8 : Operation 90 [3/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [OutputLayer/main.cpp:40]   --->   Operation 90 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 7.30>
ST_9 : Operation 91 [2/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [OutputLayer/main.cpp:40]   --->   Operation 91 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 7.30>
ST_10 : Operation 92 [1/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [OutputLayer/main.cpp:40]   --->   Operation 92 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dy_read, i32 1, i32 31" [OutputLayer/main.cpp:40]   --->   Operation 93 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i31 %trunc_ln4" [OutputLayer/main.cpp:40]   --->   Operation 94 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %sext_ln40" [OutputLayer/main.cpp:40]   --->   Operation 95 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (7.30ns)   --->   "%empty_28 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %dim_read" [OutputLayer/main.cpp:40]   --->   Operation 96 'writereq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 97 [1/1] (1.58ns)   --->   "%br_ln40 = br void" [OutputLayer/main.cpp:40]   --->   Operation 97 'br' 'br_ln40' <Predicate = true> <Delay = 1.58>

State 11 <SV = 8> <Delay = 3.25>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%i_3 = phi i31 %add_ln40, void %.split8, i31 0, void %.lr.ph11" [OutputLayer/main.cpp:40]   --->   Operation 98 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (2.52ns)   --->   "%add_ln40 = add i31 %i_3, i31 1" [OutputLayer/main.cpp:40]   --->   Operation 99 'add' 'add_ln40' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 100 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (2.47ns)   --->   "%icmp_ln40 = icmp_eq  i31 %i_3, i31 %trunc_ln36" [OutputLayer/main.cpp:40]   --->   Operation 101 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 102 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %.split8, void %._crit_edge.loopexit38" [OutputLayer/main.cpp:40]   --->   Operation 103 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i31 %i_3" [OutputLayer/main.cpp:41]   --->   Operation 104 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i10 %trunc_ln41" [OutputLayer/main.cpp:41]   --->   Operation 105 'zext' 'zext_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%bram_dy_addr_1 = getelementptr i16 %bram_dy, i32 0, i32 %zext_ln41" [OutputLayer/main.cpp:41]   --->   Operation 106 'getelementptr' 'bram_dy_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 107 [2/2] (3.25ns)   --->   "%bram_dy_load = load i10 %bram_dy_addr_1" [OutputLayer/main.cpp:41]   --->   Operation 107 'load' 'bram_dy_load' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 12 <SV = 9> <Delay = 3.25>
ST_12 : Operation 108 [1/2] (3.25ns)   --->   "%bram_dy_load = load i10 %bram_dy_addr_1" [OutputLayer/main.cpp:41]   --->   Operation 108 'load' 'bram_dy_load' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [OutputLayer/main.cpp:40]   --->   Operation 109 'specloopname' 'specloopname_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (7.30ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_3, i16 %bram_dy_load, i2 3" [OutputLayer/main.cpp:41]   --->   Operation 110 'write' 'write_ln41' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 111 'br' 'br_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 7.30>
ST_14 : Operation 112 [5/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [OutputLayer/main.cpp:45]   --->   Operation 112 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 10> <Delay = 7.30>
ST_15 : Operation 113 [4/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [OutputLayer/main.cpp:45]   --->   Operation 113 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 11> <Delay = 7.30>
ST_16 : Operation 114 [3/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [OutputLayer/main.cpp:45]   --->   Operation 114 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 12> <Delay = 7.30>
ST_17 : Operation 115 [2/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [OutputLayer/main.cpp:45]   --->   Operation 115 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 13> <Delay = 7.30>
ST_18 : Operation 116 [1/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [OutputLayer/main.cpp:45]   --->   Operation 116 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln45 = br void %._crit_edge" [OutputLayer/main.cpp:45]   --->   Operation 117 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 19 <SV = 1> <Delay = 7.30>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %y_read, i32 1, i32 31" [OutputLayer/main.cpp:23]   --->   Operation 118 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i31 %trunc_ln" [OutputLayer/main.cpp:23]   --->   Operation 119 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %sext_ln23" [OutputLayer/main.cpp:23]   --->   Operation 120 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 121 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %dim_read" [OutputLayer/main.cpp:23]   --->   Operation 121 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 2> <Delay = 7.30>
ST_20 : Operation 122 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %dim_read" [OutputLayer/main.cpp:23]   --->   Operation 122 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 3> <Delay = 7.30>
ST_21 : Operation 123 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %dim_read" [OutputLayer/main.cpp:23]   --->   Operation 123 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 4> <Delay = 7.30>
ST_22 : Operation 124 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %dim_read" [OutputLayer/main.cpp:23]   --->   Operation 124 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 5> <Delay = 7.30>
ST_23 : Operation 125 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %dim_read" [OutputLayer/main.cpp:23]   --->   Operation 125 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 6> <Delay = 7.30>
ST_24 : Operation 126 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %dim_read" [OutputLayer/main.cpp:23]   --->   Operation 126 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 7> <Delay = 7.30>
ST_25 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %dim_read" [OutputLayer/main.cpp:23]   --->   Operation 127 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 128 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %dim_read" [OutputLayer/main.cpp:23]   --->   Operation 128 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 129 [1/1] (1.58ns)   --->   "%br_ln23 = br void" [OutputLayer/main.cpp:23]   --->   Operation 129 'br' 'br_ln23' <Predicate = true> <Delay = 1.58>

State 26 <SV = 8> <Delay = 2.52>
ST_26 : Operation 130 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln23, void %.split6, i31 0, void %.lr.ph6" [OutputLayer/main.cpp:23]   --->   Operation 130 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 131 [1/1] (2.52ns)   --->   "%add_ln23 = add i31 %i, i31 1" [OutputLayer/main.cpp:23]   --->   Operation 131 'add' 'add_ln23' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 132 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 132 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 133 [1/1] (2.47ns)   --->   "%icmp_ln23 = icmp_eq  i31 %i, i31 %trunc_ln23" [OutputLayer/main.cpp:23]   --->   Operation 133 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 134 [1/1] (0.00ns)   --->   "%empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 134 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %.split6, void %.lr.ph" [OutputLayer/main.cpp:23]   --->   Operation 135 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i31 %i" [OutputLayer/main.cpp:24]   --->   Operation 136 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 27 <SV = 9> <Delay = 7.30>
ST_27 : Operation 137 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr" [OutputLayer/main.cpp:24]   --->   Operation 137 'read' 'gmem_addr_read' <Predicate = (!icmp_ln23)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 10> <Delay = 3.25>
ST_28 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [OutputLayer/main.cpp:23]   --->   Operation 138 'specloopname' 'specloopname_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_28 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i10 %trunc_ln24" [OutputLayer/main.cpp:24]   --->   Operation 139 'zext' 'zext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_28 : Operation 140 [1/1] (0.00ns)   --->   "%bram_y_addr = getelementptr i16 %bram_y, i32 0, i32 %zext_ln24" [OutputLayer/main.cpp:24]   --->   Operation 140 'getelementptr' 'bram_y_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_28 : Operation 141 [1/1] (3.25ns)   --->   "%store_ln24 = store i16 %gmem_addr_read, i10 %bram_y_addr" [OutputLayer/main.cpp:24]   --->   Operation 141 'store' 'store_ln24' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_28 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 142 'br' 'br_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 29 <SV = 9> <Delay = 7.30>
ST_29 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dy_read, i32 1, i32 31" [OutputLayer/main.cpp:26]   --->   Operation 143 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i31 %trunc_ln2" [OutputLayer/main.cpp:26]   --->   Operation 144 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 145 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %sext_ln26" [OutputLayer/main.cpp:26]   --->   Operation 145 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 146 [7/7] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %dim_read" [OutputLayer/main.cpp:26]   --->   Operation 146 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 10> <Delay = 7.30>
ST_30 : Operation 147 [6/7] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %dim_read" [OutputLayer/main.cpp:26]   --->   Operation 147 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 11> <Delay = 7.30>
ST_31 : Operation 148 [5/7] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %dim_read" [OutputLayer/main.cpp:26]   --->   Operation 148 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 12> <Delay = 7.30>
ST_32 : Operation 149 [4/7] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %dim_read" [OutputLayer/main.cpp:26]   --->   Operation 149 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 13> <Delay = 7.30>
ST_33 : Operation 150 [3/7] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %dim_read" [OutputLayer/main.cpp:26]   --->   Operation 150 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 14> <Delay = 7.30>
ST_34 : Operation 151 [2/7] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %dim_read" [OutputLayer/main.cpp:26]   --->   Operation 151 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 15> <Delay = 7.30>
ST_35 : Operation 152 [1/7] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %dim_read" [OutputLayer/main.cpp:26]   --->   Operation 152 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 153 [1/1] (1.58ns)   --->   "%br_ln26 = br void" [OutputLayer/main.cpp:26]   --->   Operation 153 'br' 'br_ln26' <Predicate = true> <Delay = 1.58>

State 36 <SV = 16> <Delay = 2.52>
ST_36 : Operation 154 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln26, void %.split, i31 0, void %.lr.ph" [OutputLayer/main.cpp:26]   --->   Operation 154 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 155 [1/1] (2.52ns)   --->   "%add_ln26 = add i31 %i_2, i31 1" [OutputLayer/main.cpp:26]   --->   Operation 155 'add' 'add_ln26' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 156 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 156 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 157 [1/1] (2.47ns)   --->   "%icmp_ln26 = icmp_eq  i31 %i_2, i31 %trunc_ln23" [OutputLayer/main.cpp:26]   --->   Operation 157 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 158 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 158 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %.split, void %._crit_edge.loopexit" [OutputLayer/main.cpp:26]   --->   Operation 159 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i31 %i_2" [OutputLayer/main.cpp:27]   --->   Operation 160 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 37 <SV = 17> <Delay = 7.30>
ST_37 : Operation 161 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_2" [OutputLayer/main.cpp:27]   --->   Operation 161 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 18> <Delay = 3.25>
ST_38 : Operation 162 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [OutputLayer/main.cpp:26]   --->   Operation 162 'specloopname' 'specloopname_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_38 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %trunc_ln27" [OutputLayer/main.cpp:27]   --->   Operation 163 'zext' 'zext_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_38 : Operation 164 [1/1] (0.00ns)   --->   "%bram_dy_addr = getelementptr i16 %bram_dy, i32 0, i32 %zext_ln27" [OutputLayer/main.cpp:27]   --->   Operation 164 'getelementptr' 'bram_dy_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_38 : Operation 165 [1/1] (3.25ns)   --->   "%store_ln27 = store i16 %gmem_addr_2_read, i10 %bram_dy_addr" [OutputLayer/main.cpp:27]   --->   Operation 165 'store' 'store_ln27' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_38 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 166 'br' 'br_ln0' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 39 <SV = 17> <Delay = 0.00>
ST_39 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 167 'br' 'br_ln0' <Predicate = (ddrtobram_read & cmp3)> <Delay = 0.00>
ST_39 : Operation 168 [1/1] (0.00ns)   --->   "%ret_ln45 = ret" [OutputLayer/main.cpp:45]   --->   Operation 168 'ret' 'ret_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bram_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=bram:ce=0
Port [ bram_dy]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=bram:ce=0
Port [ dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ddrtobram]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000]
ddrtobram_read    (read             ) [ 0111111111111111111111111111111111111111]
dim_read          (read             ) [ 0011111111100000000111111111111111110000]
dy_read           (read             ) [ 0011111111100000000111111111110000000000]
y_read            (read             ) [ 0010000000000000000100000000000000000000]
cmp3              (icmp             ) [ 0111111111111111111111111111111111111111]
br_ln22           (br               ) [ 0000000000000000000000000000000000000000]
br_ln36           (br               ) [ 0000000000000000000000000000000000000000]
br_ln23           (br               ) [ 0000000000000000000000000000000000000000]
trunc_ln36        (trunc            ) [ 0001111111111100000000000000000000000000]
trunc_ln1         (partselect       ) [ 0000000000000000000000000000000000000000]
sext_ln36         (sext             ) [ 0000000000000000000000000000000000000000]
gmem_addr_1       (getelementptr    ) [ 0001111111100000000000000000000000000000]
empty_25          (writereq         ) [ 0000000000000000000000000000000000000000]
br_ln36           (br               ) [ 0011110000000000000000000000000000000000]
i_1               (phi              ) [ 0001000000000000000000000000000000000000]
add_ln36          (add              ) [ 0011110000000000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000000000000000]
icmp_ln36         (icmp             ) [ 0001110000000000000000000000000000000000]
empty_26          (speclooptripcount) [ 0000000000000000000000000000000000000000]
br_ln36           (br               ) [ 0000000000000000000000000000000000000000]
trunc_ln37        (trunc            ) [ 0000000000000000000000000000000000000000]
zext_ln37         (zext             ) [ 0000000000000000000000000000000000000000]
bram_y_addr_1     (getelementptr    ) [ 0001100000000000000000000000000000000000]
bram_y_load       (load             ) [ 0001010000000000000000000000000000000000]
specloopname_ln36 (specloopname     ) [ 0000000000000000000000000000000000000000]
write_ln37        (write            ) [ 0000000000000000000000000000000000000000]
br_ln0            (br               ) [ 0011110000000000000000000000000000000000]
empty_27          (writeresp        ) [ 0000000000000000000000000000000000000000]
trunc_ln4         (partselect       ) [ 0000000000000000000000000000000000000000]
sext_ln40         (sext             ) [ 0000000000000000000000000000000000000000]
gmem_addr_3       (getelementptr    ) [ 0000000000011111111000000000000000000000]
empty_28          (writereq         ) [ 0000000000000000000000000000000000000000]
br_ln40           (br               ) [ 0000000000111100000000000000000000000000]
i_3               (phi              ) [ 0000000000010000000000000000000000000000]
add_ln40          (add              ) [ 0000000000111100000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000000000000000]
icmp_ln40         (icmp             ) [ 0000000000011100000000000000000000000000]
empty_29          (speclooptripcount) [ 0000000000000000000000000000000000000000]
br_ln40           (br               ) [ 0000000000000000000000000000000000000000]
trunc_ln41        (trunc            ) [ 0000000000000000000000000000000000000000]
zext_ln41         (zext             ) [ 0000000000000000000000000000000000000000]
bram_dy_addr_1    (getelementptr    ) [ 0000000000011000000000000000000000000000]
bram_dy_load      (load             ) [ 0000000000010100000000000000000000000000]
specloopname_ln40 (specloopname     ) [ 0000000000000000000000000000000000000000]
write_ln41        (write            ) [ 0000000000000000000000000000000000000000]
br_ln0            (br               ) [ 0000000000111100000000000000000000000000]
empty_30          (writeresp        ) [ 0000000000000000000000000000000000000000]
br_ln45           (br               ) [ 0000000000000000000000000000000000000000]
trunc_ln          (partselect       ) [ 0000000000000000000000000000000000000000]
sext_ln23         (sext             ) [ 0000000000000000000000000000000000000000]
gmem_addr         (getelementptr    ) [ 0000000000000000000011111111100000000000]
trunc_ln23        (trunc            ) [ 0000000000000000000000000011111111111110]
empty             (readreq          ) [ 0000000000000000000000000000000000000000]
br_ln23           (br               ) [ 0000000000000000000000000111100000000000]
i                 (phi              ) [ 0000000000000000000000000010000000000000]
add_ln23          (add              ) [ 0000000000000000000000000111100000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000000000000000]
icmp_ln23         (icmp             ) [ 0000000000000000000000000011100000000000]
empty_22          (speclooptripcount) [ 0000000000000000000000000000000000000000]
br_ln23           (br               ) [ 0000000000000000000000000000000000000000]
trunc_ln24        (trunc            ) [ 0000000000000000000000000011100000000000]
gmem_addr_read    (read             ) [ 0000000000000000000000000010100000000000]
specloopname_ln23 (specloopname     ) [ 0000000000000000000000000000000000000000]
zext_ln24         (zext             ) [ 0000000000000000000000000000000000000000]
bram_y_addr       (getelementptr    ) [ 0000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000000111100000000000]
trunc_ln2         (partselect       ) [ 0000000000000000000000000000000000000000]
sext_ln26         (sext             ) [ 0000000000000000000000000000000000000000]
gmem_addr_2       (getelementptr    ) [ 0000000000000000000000000000001111111110]
empty_23          (readreq          ) [ 0000000000000000000000000000000000000000]
br_ln26           (br               ) [ 0000000000000000000000000000000000011110]
i_2               (phi              ) [ 0000000000000000000000000000000000001000]
add_ln26          (add              ) [ 0000000000000000000000000000000000011110]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000000000000000]
icmp_ln26         (icmp             ) [ 0000000000000000000000000000000000001110]
empty_24          (speclooptripcount) [ 0000000000000000000000000000000000000000]
br_ln26           (br               ) [ 0000000000000000000000000000000000000000]
trunc_ln27        (trunc            ) [ 0000000000000000000000000000000000001110]
gmem_addr_2_read  (read             ) [ 0000000000000000000000000000000000001010]
specloopname_ln26 (specloopname     ) [ 0000000000000000000000000000000000000000]
zext_ln27         (zext             ) [ 0000000000000000000000000000000000000000]
bram_dy_addr      (getelementptr    ) [ 0000000000000000000000000000000000000000]
store_ln27        (store            ) [ 0000000000000000000000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000000000000000011110]
br_ln0            (br               ) [ 0000000000000000000000000000000000000000]
ret_ln45          (ret              ) [ 0000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dy">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dy"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bram_y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram_y"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bram_dy">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram_dy"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dim">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dim"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ddrtobram">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddrtobram"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="ddrtobram_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddrtobram_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="dim_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dim_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="dy_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dy_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="y_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_writeresp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="1"/>
<pin id="138" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_25/2 empty_27/6 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln37_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="3"/>
<pin id="143" dir="0" index="2" bw="16" slack="1"/>
<pin id="144" dir="0" index="3" bw="1" slack="0"/>
<pin id="145" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln37/5 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_writeresp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="16" slack="0"/>
<pin id="152" dir="0" index="2" bw="32" slack="7"/>
<pin id="153" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_28/10 empty_30/14 "/>
</bind>
</comp>

<comp id="155" class="1004" name="write_ln41_write_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="16" slack="3"/>
<pin id="158" dir="0" index="2" bw="16" slack="1"/>
<pin id="159" dir="0" index="3" bw="1" slack="0"/>
<pin id="160" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln41/13 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_readreq_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="1"/>
<pin id="168" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/19 "/>
</bind>
</comp>

<comp id="170" class="1004" name="gmem_addr_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="8"/>
<pin id="173" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/27 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_readreq_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="16" slack="0"/>
<pin id="178" dir="0" index="2" bw="32" slack="9"/>
<pin id="179" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_23/29 "/>
</bind>
</comp>

<comp id="181" class="1004" name="gmem_addr_2_read_read_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="0" index="1" bw="16" slack="8"/>
<pin id="184" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/37 "/>
</bind>
</comp>

<comp id="186" class="1004" name="bram_y_addr_1_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="10" slack="0"/>
<pin id="190" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram_y_addr_1/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="1"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="bram_y_load/3 store_ln24/28 "/>
</bind>
</comp>

<comp id="199" class="1004" name="bram_dy_addr_1_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="10" slack="0"/>
<pin id="203" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram_dy_addr_1/11 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="1"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="bram_dy_load/11 store_ln27/38 "/>
</bind>
</comp>

<comp id="212" class="1004" name="bram_y_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="10" slack="0"/>
<pin id="216" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram_y_addr/28 "/>
</bind>
</comp>

<comp id="220" class="1004" name="bram_dy_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="10" slack="0"/>
<pin id="224" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram_dy_addr/38 "/>
</bind>
</comp>

<comp id="228" class="1005" name="i_1_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="31" slack="1"/>
<pin id="230" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_1_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="31" slack="0"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="1" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="239" class="1005" name="i_3_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="31" slack="1"/>
<pin id="241" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="i_3_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="31" slack="0"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="1" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/11 "/>
</bind>
</comp>

<comp id="250" class="1005" name="i_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="31" slack="1"/>
<pin id="252" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="i_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="31" slack="0"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="1" slack="1"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/26 "/>
</bind>
</comp>

<comp id="261" class="1005" name="i_2_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="31" slack="1"/>
<pin id="263" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="i_2_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="31" slack="0"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="1" slack="1"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/36 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="31" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="1"/>
<pin id="275" dir="0" index="2" bw="1" slack="0"/>
<pin id="276" dir="0" index="3" bw="6" slack="0"/>
<pin id="277" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 trunc_ln/19 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="31" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="7"/>
<pin id="284" dir="0" index="2" bw="1" slack="0"/>
<pin id="285" dir="0" index="3" bw="6" slack="0"/>
<pin id="286" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/10 trunc_ln2/29 "/>
</bind>
</comp>

<comp id="290" class="1004" name="cmp3_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp3/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="trunc_ln36_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sext_ln36_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="31" slack="0"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="gmem_addr_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="0"/>
<pin id="305" dir="0" index="1" bw="31" slack="0"/>
<pin id="306" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln36_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="31" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln36_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="31" slack="0"/>
<pin id="318" dir="0" index="1" bw="31" slack="1"/>
<pin id="319" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="trunc_ln37_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="31" slack="0"/>
<pin id="323" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln37_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="0"/>
<pin id="327" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="sext_ln40_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="31" slack="0"/>
<pin id="332" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/10 "/>
</bind>
</comp>

<comp id="334" class="1004" name="gmem_addr_3_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="0"/>
<pin id="336" dir="0" index="1" bw="31" slack="0"/>
<pin id="337" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/10 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln40_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="31" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/11 "/>
</bind>
</comp>

<comp id="347" class="1004" name="icmp_ln40_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="31" slack="0"/>
<pin id="349" dir="0" index="1" bw="31" slack="7"/>
<pin id="350" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/11 "/>
</bind>
</comp>

<comp id="352" class="1004" name="trunc_ln41_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="31" slack="0"/>
<pin id="354" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41/11 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln41_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="10" slack="0"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/11 "/>
</bind>
</comp>

<comp id="361" class="1004" name="sext_ln23_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="31" slack="0"/>
<pin id="363" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/19 "/>
</bind>
</comp>

<comp id="365" class="1004" name="gmem_addr_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="0"/>
<pin id="367" dir="0" index="1" bw="31" slack="0"/>
<pin id="368" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/19 "/>
</bind>
</comp>

<comp id="372" class="1004" name="trunc_ln23_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="7"/>
<pin id="374" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/25 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln23_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="31" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/26 "/>
</bind>
</comp>

<comp id="381" class="1004" name="icmp_ln23_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="31" slack="0"/>
<pin id="383" dir="0" index="1" bw="31" slack="1"/>
<pin id="384" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/26 "/>
</bind>
</comp>

<comp id="386" class="1004" name="trunc_ln24_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="31" slack="0"/>
<pin id="388" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/26 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln24_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="10" slack="2"/>
<pin id="392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/28 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sext_ln26_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="31" slack="0"/>
<pin id="396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/29 "/>
</bind>
</comp>

<comp id="398" class="1004" name="gmem_addr_2_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="0" index="1" bw="31" slack="0"/>
<pin id="401" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/29 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln26_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="31" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/36 "/>
</bind>
</comp>

<comp id="411" class="1004" name="icmp_ln26_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="31" slack="0"/>
<pin id="413" dir="0" index="1" bw="31" slack="9"/>
<pin id="414" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/36 "/>
</bind>
</comp>

<comp id="416" class="1004" name="trunc_ln27_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="31" slack="0"/>
<pin id="418" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/36 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln27_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="10" slack="2"/>
<pin id="422" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/38 "/>
</bind>
</comp>

<comp id="424" class="1005" name="ddrtobram_read_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="17"/>
<pin id="426" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ddrtobram_read "/>
</bind>
</comp>

<comp id="428" class="1005" name="dim_read_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dim_read "/>
</bind>
</comp>

<comp id="438" class="1005" name="dy_read_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="7"/>
<pin id="440" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="dy_read "/>
</bind>
</comp>

<comp id="443" class="1005" name="y_read_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="448" class="1005" name="cmp3_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="17"/>
<pin id="450" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp3 "/>
</bind>
</comp>

<comp id="452" class="1005" name="trunc_ln36_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="31" slack="1"/>
<pin id="454" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln36 "/>
</bind>
</comp>

<comp id="458" class="1005" name="gmem_addr_1_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="16" slack="2"/>
<pin id="460" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="464" class="1005" name="add_ln36_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="31" slack="0"/>
<pin id="466" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln36 "/>
</bind>
</comp>

<comp id="469" class="1005" name="icmp_ln36_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="473" class="1005" name="bram_y_addr_1_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="10" slack="1"/>
<pin id="475" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="bram_y_addr_1 "/>
</bind>
</comp>

<comp id="478" class="1005" name="bram_y_load_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="1"/>
<pin id="480" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bram_y_load "/>
</bind>
</comp>

<comp id="483" class="1005" name="gmem_addr_3_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="16" slack="2"/>
<pin id="485" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="489" class="1005" name="add_ln40_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="31" slack="0"/>
<pin id="491" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="494" class="1005" name="icmp_ln40_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="1"/>
<pin id="496" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="498" class="1005" name="bram_dy_addr_1_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="10" slack="1"/>
<pin id="500" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="bram_dy_addr_1 "/>
</bind>
</comp>

<comp id="503" class="1005" name="bram_dy_load_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="16" slack="1"/>
<pin id="505" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bram_dy_load "/>
</bind>
</comp>

<comp id="508" class="1005" name="gmem_addr_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="16" slack="1"/>
<pin id="510" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="514" class="1005" name="trunc_ln23_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="31" slack="1"/>
<pin id="516" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="520" class="1005" name="add_ln23_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="31" slack="0"/>
<pin id="522" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="525" class="1005" name="icmp_ln23_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="529" class="1005" name="trunc_ln24_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="10" slack="2"/>
<pin id="531" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln24 "/>
</bind>
</comp>

<comp id="534" class="1005" name="gmem_addr_read_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="16" slack="1"/>
<pin id="536" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="539" class="1005" name="gmem_addr_2_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="16" slack="1"/>
<pin id="541" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="545" class="1005" name="add_ln26_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="31" slack="0"/>
<pin id="547" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="550" class="1005" name="icmp_ln26_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="1"/>
<pin id="552" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="554" class="1005" name="trunc_ln27_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="10" slack="2"/>
<pin id="556" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln27 "/>
</bind>
</comp>

<comp id="559" class="1005" name="gmem_addr_2_read_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="16" slack="1"/>
<pin id="561" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="62" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="64" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="64" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="64" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="72" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="146"><net_src comp="94" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="96" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="148"><net_src comp="98" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="154"><net_src comp="72" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="161"><net_src comp="94" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="96" pin="0"/><net_sink comp="155" pin=3"/></net>

<net id="163"><net_src comp="98" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="169"><net_src comp="102" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="104" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="102" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="104" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="22" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="8" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="199" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="6" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="22" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="212" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="22" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="220" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="231"><net_src comp="74" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="242"><net_src comp="74" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="253"><net_src comp="74" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="264"><net_src comp="74" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="278"><net_src comp="66" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="68" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="280"><net_src comp="70" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="287"><net_src comp="66" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="68" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="289"><net_src comp="70" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="294"><net_src comp="116" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="22" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="272" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="0" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="299" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="309"><net_src comp="303" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="314"><net_src comp="232" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="76" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="232" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="232" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="321" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="333"><net_src comp="281" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="0" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="330" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="340"><net_src comp="334" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="345"><net_src comp="243" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="76" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="243" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="243" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="364"><net_src comp="272" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="0" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="361" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="371"><net_src comp="365" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="379"><net_src comp="254" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="76" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="254" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="254" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="390" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="397"><net_src comp="281" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="0" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="394" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="404"><net_src comp="398" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="409"><net_src comp="265" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="76" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="265" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="265" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="420" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="427"><net_src comp="110" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="116" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="434"><net_src comp="428" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="435"><net_src comp="428" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="436"><net_src comp="428" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="437"><net_src comp="428" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="441"><net_src comp="122" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="446"><net_src comp="128" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="451"><net_src comp="290" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="296" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="461"><net_src comp="303" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="467"><net_src comp="310" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="472"><net_src comp="316" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="186" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="481"><net_src comp="193" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="486"><net_src comp="334" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="492"><net_src comp="341" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="497"><net_src comp="347" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="199" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="506"><net_src comp="206" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="511"><net_src comp="365" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="517"><net_src comp="372" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="523"><net_src comp="375" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="528"><net_src comp="381" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="386" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="537"><net_src comp="170" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="542"><net_src comp="398" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="548"><net_src comp="405" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="553"><net_src comp="411" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="416" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="562"><net_src comp="181" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="206" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 5 6 7 8 9 10 13 14 15 16 17 18 }
	Port: bram_y | {28 }
	Port: bram_dy | {38 }
 - Input state : 
	Port: OutputLayer : gmem | {19 20 21 22 23 24 25 27 29 30 31 32 33 34 35 37 }
	Port: OutputLayer : y | {1 }
	Port: OutputLayer : dy | {1 }
	Port: OutputLayer : bram_y | {3 4 }
	Port: OutputLayer : bram_dy | {11 12 }
	Port: OutputLayer : dim | {1 }
	Port: OutputLayer : ddrtobram | {1 }
  - Chain level:
	State 1
		br_ln36 : 1
		br_ln23 : 1
	State 2
		sext_ln36 : 1
		gmem_addr_1 : 2
		empty_25 : 3
	State 3
		add_ln36 : 1
		icmp_ln36 : 1
		br_ln36 : 2
		trunc_ln37 : 1
		zext_ln37 : 2
		bram_y_addr_1 : 3
		bram_y_load : 4
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		sext_ln40 : 1
		gmem_addr_3 : 2
		empty_28 : 3
	State 11
		add_ln40 : 1
		icmp_ln40 : 1
		br_ln40 : 2
		trunc_ln41 : 1
		zext_ln41 : 2
		bram_dy_addr_1 : 3
		bram_dy_load : 4
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		sext_ln23 : 1
		gmem_addr : 2
		empty : 3
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		add_ln23 : 1
		icmp_ln23 : 1
		br_ln23 : 2
		trunc_ln24 : 1
	State 27
	State 28
		bram_y_addr : 1
		store_ln24 : 2
	State 29
		sext_ln26 : 1
		gmem_addr_2 : 2
		empty_23 : 3
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		add_ln26 : 1
		icmp_ln26 : 1
		br_ln26 : 2
		trunc_ln27 : 1
	State 37
	State 38
		bram_dy_addr : 1
		store_ln27 : 2
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        add_ln36_fu_310       |    0    |    38   |
|    add   |        add_ln40_fu_341       |    0    |    38   |
|          |        add_ln23_fu_375       |    0    |    38   |
|          |        add_ln26_fu_405       |    0    |    38   |
|----------|------------------------------|---------|---------|
|          |          cmp3_fu_290         |    0    |    18   |
|          |       icmp_ln36_fu_316       |    0    |    17   |
|   icmp   |       icmp_ln40_fu_347       |    0    |    17   |
|          |       icmp_ln23_fu_381       |    0    |    17   |
|          |       icmp_ln26_fu_411       |    0    |    17   |
|----------|------------------------------|---------|---------|
|          |  ddrtobram_read_read_fu_110  |    0    |    0    |
|          |     dim_read_read_fu_116     |    0    |    0    |
|   read   |      dy_read_read_fu_122     |    0    |    0    |
|          |      y_read_read_fu_128      |    0    |    0    |
|          |  gmem_addr_read_read_fu_170  |    0    |    0    |
|          | gmem_addr_2_read_read_fu_181 |    0    |    0    |
|----------|------------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_134     |    0    |    0    |
|          |     grp_writeresp_fu_149     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln37_write_fu_140   |    0    |    0    |
|          |    write_ln41_write_fu_155   |    0    |    0    |
|----------|------------------------------|---------|---------|
|  readreq |      grp_readreq_fu_164      |    0    |    0    |
|          |      grp_readreq_fu_175      |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|          grp_fu_272          |    0    |    0    |
|          |          grp_fu_281          |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       trunc_ln36_fu_296      |    0    |    0    |
|          |       trunc_ln37_fu_321      |    0    |    0    |
|   trunc  |       trunc_ln41_fu_352      |    0    |    0    |
|          |       trunc_ln23_fu_372      |    0    |    0    |
|          |       trunc_ln24_fu_386      |    0    |    0    |
|          |       trunc_ln27_fu_416      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       sext_ln36_fu_299       |    0    |    0    |
|   sext   |       sext_ln40_fu_330       |    0    |    0    |
|          |       sext_ln23_fu_361       |    0    |    0    |
|          |       sext_ln26_fu_394       |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln37_fu_325       |    0    |    0    |
|   zext   |       zext_ln41_fu_356       |    0    |    0    |
|          |       zext_ln24_fu_390       |    0    |    0    |
|          |       zext_ln27_fu_420       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   238   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln23_reg_520    |   31   |
|    add_ln26_reg_545    |   31   |
|    add_ln36_reg_464    |   31   |
|    add_ln40_reg_489    |   31   |
| bram_dy_addr_1_reg_498 |   10   |
|  bram_dy_load_reg_503  |   16   |
|  bram_y_addr_1_reg_473 |   10   |
|   bram_y_load_reg_478  |   16   |
|      cmp3_reg_448      |    1   |
| ddrtobram_read_reg_424 |    1   |
|    dim_read_reg_428    |   32   |
|     dy_read_reg_438    |   32   |
|   gmem_addr_1_reg_458  |   16   |
|gmem_addr_2_read_reg_559|   16   |
|   gmem_addr_2_reg_539  |   16   |
|   gmem_addr_3_reg_483  |   16   |
| gmem_addr_read_reg_534 |   16   |
|    gmem_addr_reg_508   |   16   |
|       i_1_reg_228      |   31   |
|       i_2_reg_261      |   31   |
|       i_3_reg_239      |   31   |
|        i_reg_250       |   31   |
|    icmp_ln23_reg_525   |    1   |
|    icmp_ln26_reg_550   |    1   |
|    icmp_ln36_reg_469   |    1   |
|    icmp_ln40_reg_494   |    1   |
|   trunc_ln23_reg_514   |   31   |
|   trunc_ln24_reg_529   |   10   |
|   trunc_ln27_reg_554   |   10   |
|   trunc_ln36_reg_452   |   31   |
|     y_read_reg_443     |   32   |
+------------------------+--------+
|          Total         |   580  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_134 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_134 |  p1  |   2  |  16  |   32   ||    9    |
| grp_writeresp_fu_149 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_149 |  p1  |   2  |  16  |   32   ||    9    |
|  grp_readreq_fu_164  |  p1  |   2  |  16  |   32   ||    9    |
|  grp_readreq_fu_175  |  p1  |   2  |  16  |   32   ||    9    |
|   grp_access_fu_193  |  p0  |   3  |  10  |   30   ||    14   |
|   grp_access_fu_206  |  p0  |   3  |  10  |   30   ||    14   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   192  || 12.9426 ||    64   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   238  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   64   |
|  Register |    -   |   580  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   580  |   302  |
+-----------+--------+--------+--------+
