verilog work ../../dcm27_to_50.v
verilog work ../example_design/dcm27_to_50_exdes.v
