// Seed: 182939436
module module_0 (
    input supply0 id_0,
    output tri id_1,
    input tri1 id_2
);
  wire id_4;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    input uwire id_2,
    output wire id_3,
    output tri id_4,
    input tri1 id_5,
    input wor id_6,
    input tri1 id_7,
    input supply1 id_8,
    output supply1 id_9,
    input wor id_10,
    input tri1 id_11
    , id_16,
    output uwire id_12,
    output supply1 id_13,
    input tri id_14
);
  wire id_17;
  ;
  wire id_18;
  module_0 modCall_1 (
      id_7,
      id_9,
      id_6
  );
  assign id_12 = id_8;
endmodule
