# Silicon Design Portfolio ğŸš€

A collection of Digital VLSI projects moving from **RTL Design** to **GDSII Silicon Layout** using Open-Source EDA tools.

## ğŸ›  Toolchain
- **Simulation**: Icarus Verilog, GTKWave
- **Linting**: Verilator
- **Formal Verification**: SymbiYosys (SBY)
- **Synthesis**: Yosys
- **Physical Design**: OpenLane (Sky130 PDK)

## ğŸ“ Projects
1. **[mux2to1](./mux2to1)**: Basic combinational logic flow. (Complete)

