Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Aug 11 15:54:34 2025
| Host         : LAPTOP-UKM8GMC3 running 64-bit major release  (build 9200)
| Command      : report_methodology -file clockwizard_wrapper_methodology_drc_routed.rpt -pb clockwizard_wrapper_methodology_drc_routed.pb -rpx clockwizard_wrapper_methodology_drc_routed.rpx
| Design       : clockwizard_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 2
+-----------+------------------+----------------------------------------------------+--------+
| Rule      | Severity         | Description                                        | Checks |
+-----------+------------------+----------------------------------------------------+--------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 1      |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 1      |
+-----------+------------------+----------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock clockwizard_i/clk_wiz_0/inst/clk_in1 is defined downstream of clock clk and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock clockwizard_i/clk_wiz_0/inst/clk_in1 is created on an inappropriate internal pin clockwizard_i/clk_wiz_0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>


