{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522705587812 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522705587812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 02 16:46:27 2018 " "Processing started: Mon Apr 02 16:46:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522705587812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705587812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705587812 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522705588203 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522705588203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assets/zero_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assets/zero_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_detect-dataflow " "Found design unit 1: zero_detect-dataflow" {  } { { "assets/zero_detect.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/zero_detect.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705595923 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_detect " "Found entity 1: zero_detect" {  } { { "assets/zero_detect.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/zero_detect.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705595923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705595923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assets/xor32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assets/xor32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_32-dataflow " "Found design unit 1: xor_32-dataflow" {  } { { "assets/xor32.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/xor32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705595988 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_32 " "Found entity 1: xor_32" {  } { { "assets/xor32.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/xor32.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705595988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705595988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assets/xor2_ms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assets/xor2_ms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor2_MS-dataflow " "Found design unit 1: xor2_MS-dataflow" {  } { { "assets/xor2_MS.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/xor2_MS.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596046 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor2_MS " "Found entity 1: xor2_MS" {  } { { "assets/xor2_MS.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/xor2_MS.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705596046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assets/slt32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assets/slt32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slt32-dataflow " "Found design unit 1: slt32-dataflow" {  } { { "assets/slt32.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/slt32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596124 ""} { "Info" "ISGN_ENTITY_NAME" "1 slt32 " "Found entity 1: slt32" {  } { { "assets/slt32.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/slt32.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705596124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assets/reverse_order.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assets/reverse_order.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reverse_order-structure " "Found design unit 1: reverse_order-structure" {  } { { "assets/reverse_order.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/reverse_order.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596186 ""} { "Info" "ISGN_ENTITY_NAME" "1 reverse_order " "Found entity 1: reverse_order" {  } { { "assets/reverse_order.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/reverse_order.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705596186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assets/register_nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assets/register_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_nbit-structure " "Found design unit 1: register_nbit-structure" {  } { { "assets/register_Nbit.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/register_Nbit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596249 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_nbit " "Found entity 1: register_nbit" {  } { { "assets/register_Nbit.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/register_Nbit.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705596249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assets/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assets/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-structure " "Found design unit 1: register_file-structure" {  } { { "assets/register_file.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/register_file.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596311 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "assets/register_file.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/register_file.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705596311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assets/ovf_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assets/ovf_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ovf_detect-dataflow " "Found design unit 1: ovf_detect-dataflow" {  } { { "assets/ovf_detect.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/ovf_detect.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596376 ""} { "Info" "ISGN_ENTITY_NAME" "1 ovf_detect " "Found entity 1: ovf_detect" {  } { { "assets/ovf_detect.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/ovf_detect.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705596376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assets/or32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assets/or32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_32-dataflow " "Found design unit 1: or_32-dataflow" {  } { { "assets/or32.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/or32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596422 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_32 " "Found entity 1: or_32" {  } { { "assets/or32.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/or32.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705596422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assets/or2_ms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assets/or2_ms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or2_MS-dataflow " "Found design unit 1: or2_MS-dataflow" {  } { { "assets/or2_MS.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/or2_MS.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596484 ""} { "Info" "ISGN_ENTITY_NAME" "1 or2_MS " "Found entity 1: or2_MS" {  } { { "assets/or2_MS.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/or2_MS.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705596484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assets/ones_complement_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assets/ones_complement_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ones_comp_structural-structure " "Found design unit 1: ones_comp_structural-structure" {  } { { "assets/ones_complement_structural.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/ones_complement_structural.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596563 ""} { "Info" "ISGN_ENTITY_NAME" "1 ones_comp_structural " "Found entity 1: ones_comp_structural" {  } { { "assets/ones_complement_structural.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/ones_complement_structural.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705596563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assets/nor32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assets/nor32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor_32-dataflow " "Found design unit 1: nor_32-dataflow" {  } { { "assets/nor32.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/nor32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596609 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor_32 " "Found entity 1: nor_32" {  } { { "assets/nor32.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/nor32.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705596609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assets/mux2-1_nbit_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assets/mux2-1_nbit_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_1_struct-structure " "Found design unit 1: mux_2_1_struct-structure" {  } { { "assets/mux2-1_Nbit_structural.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/mux2-1_Nbit_structural.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596672 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1_struct " "Found entity 1: mux_2_1_struct" {  } { { "assets/mux2-1_Nbit_structural.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/mux2-1_Nbit_structural.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705596672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assets/mux2-1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assets/mux2-1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_1_struct_single-structure " "Found design unit 1: mux_2_1_struct_single-structure" {  } { { "assets/mux2-1.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/mux2-1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596719 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1_struct_single " "Found entity 1: mux_2_1_struct_single" {  } { { "assets/mux2-1.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/mux2-1.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705596719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assets/mux_32to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assets/mux_32to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32to1-dataflow " "Found design unit 1: mux_32to1-dataflow" {  } { { "assets/mux_32to1.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/mux_32to1.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596781 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32to1 " "Found entity 1: mux_32to1" {  } { { "assets/mux_32to1.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/mux_32to1.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705596781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assets/mux_7to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assets/mux_7to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_7to1-dataflow " "Found design unit 1: mux_7to1-dataflow" {  } { { "assets/mux_7to1.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/mux_7to1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596844 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_7to1 " "Found entity 1: mux_7to1" {  } { { "assets/mux_7to1.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/mux_7to1.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705596844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assets/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assets/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "assets/mem.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596922 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "assets/mem.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705596922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assets/inv_ms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assets/inv_ms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv_MS-dataflow " "Found design unit 1: inv_MS-dataflow" {  } { { "assets/inv_MS.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/inv_MS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596985 ""} { "Info" "ISGN_ENTITY_NAME" "1 inv_MS " "Found entity 1: inv_MS" {  } { { "assets/inv_MS.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/inv_MS.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705596985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705596985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assets/full_adder_nbit_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assets/full_adder_nbit_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_struct_nbit-structure " "Found design unit 1: full_adder_struct_nbit-structure" {  } { { "assets/full_adder_Nbit_structural.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/full_adder_Nbit_structural.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705597047 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_struct_nbit " "Found entity 1: full_adder_struct_nbit" {  } { { "assets/full_adder_Nbit_structural.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/full_adder_Nbit_structural.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705597047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705597047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assets/fetch_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assets/fetch_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch_logic-structural " "Found design unit 1: fetch_logic-structural" {  } { { "assets/fetch_logic.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/fetch_logic.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705597110 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch_logic " "Found entity 1: fetch_logic" {  } { { "assets/fetch_logic.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/fetch_logic.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705597110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705597110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assets/extender16to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assets/extender16to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender16to32-dataflow " "Found design unit 1: extender16to32-dataflow" {  } { { "assets/extender16to32.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/extender16to32.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705597172 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender16to32 " "Found entity 1: extender16to32" {  } { { "assets/extender16to32.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/extender16to32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705597172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705597172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assets/dff_ms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assets/dff_ms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_MS-mixed " "Found design unit 1: dff_MS-mixed" {  } { { "assets/dff_MS.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/dff_MS.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705597235 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_MS " "Found entity 1: dff_MS" {  } { { "assets/dff_MS.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/dff_MS.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705597235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705597235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assets/decoder_5to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assets/decoder_5to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_5to32-dataflow " "Found design unit 1: decoder_5to32-dataflow" {  } { { "assets/decoder_5to32.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/decoder_5to32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705597297 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_5to32 " "Found entity 1: decoder_5to32" {  } { { "assets/decoder_5to32.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/decoder_5to32.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705597297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705597297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assets/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assets/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-dataflow " "Found design unit 1: control-dataflow" {  } { { "assets/control.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/control.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705597360 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "assets/control.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/control.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705597360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705597360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assets/barrel_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assets/barrel_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrel_shifter-structure " "Found design unit 1: barrel_shifter-structure" {  } { { "assets/barrel_shift.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/barrel_shift.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705597422 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "assets/barrel_shift.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/barrel_shift.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705597422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705597422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assets/and32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assets/and32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_32-dataflow " "Found design unit 1: and_32-dataflow" {  } { { "assets/and32.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/and32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705597485 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_32 " "Found entity 1: and_32" {  } { { "assets/and32.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/and32.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705597485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705597485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assets/and2_ms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assets/and2_ms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and2_MS-dataflow " "Found design unit 1: and2_MS-dataflow" {  } { { "assets/and2_MS.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/and2_MS.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705597563 ""} { "Info" "ISGN_ENTITY_NAME" "1 and2_MS " "Found entity 1: and2_MS" {  } { { "assets/and2_MS.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/and2_MS.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705597563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705597563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assets/alu32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assets/alu32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu32-structure " "Found design unit 1: alu32-structure" {  } { { "assets/alu32.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/alu32.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705597641 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "assets/alu32.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/alu32.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705597641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705597641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assets/addsub_nbit_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assets/addsub_nbit_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub_struct_nbit-structure " "Found design unit 1: addsub_struct_nbit-structure" {  } { { "assets/addsub_Nbit_structural.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/addsub_Nbit_structural.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705597703 ""} { "Info" "ISGN_ENTITY_NAME" "1 addsub_struct_nbit " "Found entity 1: addsub_struct_nbit" {  } { { "assets/addsub_Nbit_structural.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/addsub_Nbit_structural.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705597703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705597703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender5to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extender5to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender5to32-dataflow " "Found design unit 1: extender5to32-dataflow" {  } { { "extender5to32.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/extender5to32.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705597766 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender5to32 " "Found entity 1: extender5to32" {  } { { "extender5to32.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/extender5to32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705597766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705597766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_beq_bne.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sel_beq_bne.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_BEQ_BNE-dataflow " "Found design unit 1: sel_BEQ_BNE-dataflow" {  } { { "sel_BEQ_BNE.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/sel_BEQ_BNE.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705597828 ""} { "Info" "ISGN_ENTITY_NAME" "1 sel_BEQ_BNE " "Found entity 1: sel_BEQ_BNE" {  } { { "sel_BEQ_BNE.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/sel_BEQ_BNE.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705597828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705597828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_single_cycle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_single_cycle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_single_cycle-structure " "Found design unit 1: mips_single_cycle-structure" {  } { { "mips_single_cycle.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/mips_single_cycle.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705597938 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_single_cycle " "Found entity 1: mips_single_cycle" {  } { { "mips_single_cycle.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/mips_single_cycle.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705597938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705597938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_alu_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file select_alu_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_alu_a-structure " "Found design unit 1: sel_alu_a-structure" {  } { { "select_alu_a.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/select_alu_a.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705598016 ""} { "Info" "ISGN_ENTITY_NAME" "1 sel_alu_a " "Found entity 1: sel_alu_a" {  } { { "select_alu_a.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/select_alu_a.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705598016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705598016 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_single_cycle " "Elaborating entity \"mips_single_cycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522705598188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_logic fetch_logic:fetch_instruc " "Elaborating entity \"fetch_logic\" for hierarchy \"fetch_logic:fetch_instruc\"" {  } { { "mips_single_cycle.vhd" "fetch_instruc" { Text "U:/cpre_381/cpre381_project/part2/part2_3/mips_single_cycle.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705598394 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Cout_PC4 fetch_logic.vhd(85) " "Verilog HDL or VHDL warning at fetch_logic.vhd(85): object \"s_Cout_PC4\" assigned a value but never read" {  } { { "assets/fetch_logic.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/fetch_logic.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522705598407 "|mips_single_cycle|fetch_logic:fetch_instruc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Cout_IMM fetch_logic.vhd(85) " "Verilog HDL or VHDL warning at fetch_logic.vhd(85): object \"s_Cout_IMM\" assigned a value but never read" {  } { { "assets/fetch_logic.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/fetch_logic.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522705598407 "|mips_single_cycle|fetch_logic:fetch_instruc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_struct_nbit fetch_logic:fetch_instruc\|full_adder_struct_nbit:add_PC4 " "Elaborating entity \"full_adder_struct_nbit\" for hierarchy \"fetch_logic:fetch_instruc\|full_adder_struct_nbit:add_PC4\"" {  } { { "assets/fetch_logic.vhd" "add_PC4" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/fetch_logic.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705598422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor2_MS fetch_logic:fetch_instruc\|full_adder_struct_nbit:add_PC4\|xor2_MS:\\GENFOR:0:ab_xor " "Elaborating entity \"xor2_MS\" for hierarchy \"fetch_logic:fetch_instruc\|full_adder_struct_nbit:add_PC4\|xor2_MS:\\GENFOR:0:ab_xor\"" {  } { { "assets/full_adder_Nbit_structural.vhd" "\\GENFOR:0:ab_xor" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/full_adder_Nbit_structural.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705598454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and2_MS fetch_logic:fetch_instruc\|full_adder_struct_nbit:add_PC4\|and2_MS:\\GENFOR:0:ab_and " "Elaborating entity \"and2_MS\" for hierarchy \"fetch_logic:fetch_instruc\|full_adder_struct_nbit:add_PC4\|and2_MS:\\GENFOR:0:ab_and\"" {  } { { "assets/full_adder_Nbit_structural.vhd" "\\GENFOR:0:ab_and" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/full_adder_Nbit_structural.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705598485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or2_MS fetch_logic:fetch_instruc\|full_adder_struct_nbit:add_PC4\|or2_MS:\\GENFOR:0:or_fin " "Elaborating entity \"or2_MS\" for hierarchy \"fetch_logic:fetch_instruc\|full_adder_struct_nbit:add_PC4\|or2_MS:\\GENFOR:0:or_fin\"" {  } { { "assets/full_adder_Nbit_structural.vhd" "\\GENFOR:0:or_fin" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/full_adder_Nbit_structural.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705598516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1_struct fetch_logic:fetch_instruc\|mux_2_1_struct:mux1 " "Elaborating entity \"mux_2_1_struct\" for hierarchy \"fetch_logic:fetch_instruc\|mux_2_1_struct:mux1\"" {  } { { "assets/fetch_logic.vhd" "mux1" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/fetch_logic.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705598594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_MS fetch_logic:fetch_instruc\|mux_2_1_struct:mux1\|inv_MS:not_sel " "Elaborating entity \"inv_MS\" for hierarchy \"fetch_logic:fetch_instruc\|mux_2_1_struct:mux1\|inv_MS:not_sel\"" {  } { { "assets/mux2-1_Nbit_structural.vhd" "not_sel" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/mux2-1_Nbit_structural.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705598641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_BEQ_BNE fetch_logic:fetch_instruc\|sel_BEQ_BNE:selBEQBNE " "Elaborating entity \"sel_BEQ_BNE\" for hierarchy \"fetch_logic:fetch_instruc\|sel_BEQ_BNE:selBEQBNE\"" {  } { { "assets/fetch_logic.vhd" "selBEQBNE" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/fetch_logic.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705598735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_nbit fetch_logic:fetch_instruc\|register_nbit:pc " "Elaborating entity \"register_nbit\" for hierarchy \"fetch_logic:fetch_instruc\|register_nbit:pc\"" {  } { { "assets/fetch_logic.vhd" "pc" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/fetch_logic.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705598766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_MS fetch_logic:fetch_instruc\|register_nbit:pc\|dff_MS:\\GENFOR:0:flip_flop " "Elaborating entity \"dff_MS\" for hierarchy \"fetch_logic:fetch_instruc\|register_nbit:pc\|dff_MS:\\GENFOR:0:flip_flop\"" {  } { { "assets/register_Nbit.vhd" "\\GENFOR:0:flip_flop" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/register_Nbit.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705598797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem fetch_logic:fetch_instruc\|mem:instruc_mem " "Elaborating entity \"mem\" for hierarchy \"fetch_logic:fetch_instruc\|mem:instruc_mem\"" {  } { { "assets/fetch_logic.vhd" "instruc_mem" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/fetch_logic.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705598829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_logic " "Elaborating entity \"control\" for hierarchy \"control:control_logic\"" {  } { { "mips_single_cycle.vhd" "control_logic" { Text "U:/cpre_381/cpre381_project/part2/part2_3/mips_single_cycle.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705598860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1_struct mux_2_1_struct:mux_WR_Pre " "Elaborating entity \"mux_2_1_struct\" for hierarchy \"mux_2_1_struct:mux_WR_Pre\"" {  } { { "mips_single_cycle.vhd" "mux_WR_Pre" { Text "U:/cpre_381/cpre381_project/part2/part2_3/mips_single_cycle.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705598891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"register_file:rf\"" {  } { { "mips_single_cycle.vhd" "rf" { Text "U:/cpre_381/cpre381_project/part2/part2_3/mips_single_cycle.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705598922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5to32 register_file:rf\|decoder_5to32:decode_WR " "Elaborating entity \"decoder_5to32\" for hierarchy \"register_file:rf\|decoder_5to32:decode_WR\"" {  } { { "assets/register_file.vhd" "decode_WR" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/register_file.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705598954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32to1 register_file:rf\|mux_32to1:mux_RD1 " "Elaborating entity \"mux_32to1\" for hierarchy \"register_file:rf\|mux_32to1:mux_RD1\"" {  } { { "assets/register_file.vhd" "mux_RD1" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/register_file.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705599204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender16to32 extender16to32:extend_imm " "Elaborating entity \"extender16to32\" for hierarchy \"extender16to32:extend_imm\"" {  } { { "mips_single_cycle.vhd" "extend_imm" { Text "U:/cpre_381/cpre381_project/part2/part2_3/mips_single_cycle.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705599251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender5to32 extender5to32:extend_shamt " "Elaborating entity \"extender5to32\" for hierarchy \"extender5to32:extend_shamt\"" {  } { { "mips_single_cycle.vhd" "extend_shamt" { Text "U:/cpre_381/cpre381_project/part2/part2_3/mips_single_cycle.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705599297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_alu_a sel_alu_a:sel_a " "Elaborating entity \"sel_alu_a\" for hierarchy \"sel_alu_a:sel_a\"" {  } { { "mips_single_cycle.vhd" "sel_a" { Text "U:/cpre_381/cpre381_project/part2/part2_3/mips_single_cycle.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705599329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu32 alu32:alu " "Elaborating entity \"alu32\" for hierarchy \"alu32:alu\"" {  } { { "mips_single_cycle.vhd" "alu" { Text "U:/cpre_381/cpre381_project/part2/part2_3/mips_single_cycle.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705599395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32 alu32:alu\|and_32:AND_OP " "Elaborating entity \"and_32\" for hierarchy \"alu32:alu\|and_32:AND_OP\"" {  } { { "assets/alu32.vhd" "AND_OP" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/alu32.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705599423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32 alu32:alu\|or_32:OR_OP " "Elaborating entity \"or_32\" for hierarchy \"alu32:alu\|or_32:OR_OP\"" {  } { { "assets/alu32.vhd" "OR_OP" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/alu32.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705599438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub_struct_nbit alu32:alu\|addsub_struct_nbit:ARITH_OP " "Elaborating entity \"addsub_struct_nbit\" for hierarchy \"alu32:alu\|addsub_struct_nbit:ARITH_OP\"" {  } { { "assets/alu32.vhd" "ARITH_OP" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/alu32.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705599469 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_twoscomp_cout addsub_Nbit_structural.vhd(54) " "Verilog HDL or VHDL warning at addsub_Nbit_structural.vhd(54): object \"s_twoscomp_cout\" assigned a value but never read" {  } { { "assets/addsub_Nbit_structural.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/addsub_Nbit_structural.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522705599485 "|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ones_comp_structural alu32:alu\|addsub_struct_nbit:ARITH_OP\|ones_comp_structural:inv_b " "Elaborating entity \"ones_comp_structural\" for hierarchy \"alu32:alu\|addsub_struct_nbit:ARITH_OP\|ones_comp_structural:inv_b\"" {  } { { "assets/addsub_Nbit_structural.vhd" "inv_b" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/addsub_Nbit_structural.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705599501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ovf_detect alu32:alu\|ovf_detect:OVF_FLAG " "Elaborating entity \"ovf_detect\" for hierarchy \"alu32:alu\|ovf_detect:OVF_FLAG\"" {  } { { "assets/alu32.vhd" "OVF_FLAG" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/alu32.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705599626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt32 alu32:alu\|slt32:SLT_OP " "Elaborating entity \"slt32\" for hierarchy \"alu32:alu\|slt32:SLT_OP\"" {  } { { "assets/alu32.vhd" "SLT_OP" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/alu32.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705599657 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_F\[0\] slt32.vhd(24) " "Inferred latch for \"o_F\[0\]\" at slt32.vhd(24)" {  } { { "assets/slt32.vhd" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/slt32.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705599688 "|mips_single_cycle|alu32:alu|slt32:SLT_OP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter alu32:alu\|barrel_shifter:SHIFT_OP " "Elaborating entity \"barrel_shifter\" for hierarchy \"alu32:alu\|barrel_shifter:SHIFT_OP\"" {  } { { "assets/alu32.vhd" "SHIFT_OP" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/alu32.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705599688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reverse_order alu32:alu\|barrel_shifter:SHIFT_OP\|reverse_order:REVERSE " "Elaborating entity \"reverse_order\" for hierarchy \"alu32:alu\|barrel_shifter:SHIFT_OP\|reverse_order:REVERSE\"" {  } { { "assets/barrel_shift.vhd" "REVERSE" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/barrel_shift.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705599720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1_struct_single alu32:alu\|barrel_shifter:SHIFT_OP\|mux_2_1_struct_single:\\LEVEL_GEN_1:0:GEN_MAIN:tmp_mux_i " "Elaborating entity \"mux_2_1_struct_single\" for hierarchy \"alu32:alu\|barrel_shifter:SHIFT_OP\|mux_2_1_struct_single:\\LEVEL_GEN_1:0:GEN_MAIN:tmp_mux_i\"" {  } { { "assets/barrel_shift.vhd" "\\LEVEL_GEN_1:0:GEN_MAIN:tmp_mux_i" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/barrel_shift.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705599782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_32 alu32:alu\|nor_32:NOR_OP " "Elaborating entity \"nor_32\" for hierarchy \"alu32:alu\|nor_32:NOR_OP\"" {  } { { "assets/alu32.vhd" "NOR_OP" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/alu32.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705600016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32 alu32:alu\|xor_32:XOR_OP " "Elaborating entity \"xor_32\" for hierarchy \"alu32:alu\|xor_32:XOR_OP\"" {  } { { "assets/alu32.vhd" "XOR_OP" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/alu32.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705600047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7to1 alu32:alu\|mux_7to1:SELECT_OPERATION " "Elaborating entity \"mux_7to1\" for hierarchy \"alu32:alu\|mux_7to1:SELECT_OPERATION\"" {  } { { "assets/alu32.vhd" "SELECT_OPERATION" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/alu32.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705600079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_detect alu32:alu\|zero_detect:ZERO_FLAG " "Elaborating entity \"zero_detect\" for hierarchy \"alu32:alu\|zero_detect:ZERO_FLAG\"" {  } { { "assets/alu32.vhd" "ZERO_FLAG" { Text "U:/cpre_381/cpre381_project/part2/part2_3/assets/alu32.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705600110 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "993 1024 0 1 1 " "993 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "31 1023 " "Addresses ranging from 31 to 1023 are not initialized" {  } { { "U:/cpre_381/cpre381_project/part2/part2_3/dmem.mif" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/dmem.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1522705602397 ""}  } { { "U:/cpre_381/cpre381_project/part2/part2_3/dmem.mif" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/dmem.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1522705602397 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mem:data_mem\|ram_rtl_0 " "Inferred RAM node \"mem:data_mem\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1522705602402 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:data_mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:data_mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522705604750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522705604750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522705604750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522705604750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522705604750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522705604750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522705604750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522705604750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522705604750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522705604750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522705604750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522705604750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522705604750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522705604750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE dmem.mif " "Parameter INIT_FILE set to dmem.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522705604750 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1522705604750 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1522705604750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:data_mem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"mem:data_mem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705604891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:data_mem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"mem:data_mem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522705604891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522705604891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522705604891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522705604891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522705604891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522705604891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522705604891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522705604891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522705604891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522705604891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522705604891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522705604891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522705604891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522705604891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE dmem.mif " "Parameter \"INIT_FILE\" = \"dmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522705604891 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522705604891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jge1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jge1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jge1 " "Found entity 1: altsyncram_jge1" {  } { { "db/altsyncram_jge1.tdf" "" { Text "U:/cpre_381/cpre381_project/part2/part2_3/db/altsyncram_jge1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522705605016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705605016 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1522705606751 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "640 " "640 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1522705609563 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1522705610563 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522705610563 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1710 " "Implemented 1710 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1522705611094 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1522705611094 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1640 " "Implemented 1640 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1522705611094 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1522705611094 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1522705611094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "731 " "Peak virtual memory: 731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522705611282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 02 16:46:51 2018 " "Processing ended: Mon Apr 02 16:46:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522705611282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522705611282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522705611282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522705611282 ""}
