// Seed: 2792191581
module module_0 (
    output wire  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  uwire id_3,
    input  tri0  id_4,
    input  tri1  id_5
);
endmodule
module module_1 #(
    parameter id_39 = 32'd76
) (
    input wor id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wand id_6,
    output wire id_7,
    output wand id_8,
    output tri0 id_9
    , id_44,
    output supply0 id_10,
    input supply1 id_11,
    input tri1 id_12,
    input wor id_13
    , id_45,
    output tri1 id_14,
    input wand id_15,
    output wor id_16,
    input tri0 id_17,
    output wire id_18,
    input supply0 id_19,
    output tri id_20,
    input tri1 id_21,
    input uwire id_22,
    output wire id_23,
    output wand id_24,
    input tri0 id_25,
    input tri id_26,
    input uwire id_27,
    input tri0 id_28,
    input wor id_29,
    input tri0 id_30,
    output wand id_31,
    input supply0 id_32,
    output wor id_33,
    output tri1 id_34,
    input uwire id_35,
    output wor id_36,
    output tri0 id_37,
    input wor id_38,
    input tri1 _id_39,
    input wand id_40,
    output uwire id_41,
    input tri1 id_42
);
  logic [id_39 : 1] id_46;
  module_0 modCall_1 (
      id_41,
      id_1,
      id_35,
      id_32,
      id_32,
      id_27
  );
  assign modCall_1.id_3 = 0;
endmodule
