%	REGISTER_FILE_NEW	REGISTER_FILE_NEW
VSS!	VSS!	0	x 0 0
DATA_OUT<8>	DATA_OUT<8>	0	x 0 0
DATA_OUT<9>	DATA_OUT<9>	0	x 0 0
DATA_OUT<10>	DATA_OUT<10>	0	x 0 0
DATA_OUT<11>	DATA_OUT<11>	0	x 0 0
DATA_OUT<12>	DATA_OUT<12>	0	x 0 0
DATA_OUT<13>	DATA_OUT<13>	0	x 0 0
DATA_OUT<14>	DATA_OUT<14>	0	x 0 0
DATA_OUT<15>	DATA_OUT<15>	0	x 0 0
DATA_OUT<0>	DATA_OUT<0>	0	x 0 0
DATA_OUT<1>	DATA_OUT<1>	0	x 0 0
DATA_OUT<2>	DATA_OUT<2>	0	x 0 0
DATA_OUT<3>	DATA_OUT<3>	0	x 0 0
DATA_OUT<4>	DATA_OUT<4>	0	x 0 0
DATA_OUT<5>	DATA_OUT<5>	0	x 0 0
DATA_OUT<6>	DATA_OUT<6>	0	x 0 0
DATA_OUT<7>	DATA_OUT<7>	0	x 0 0
VDD!	VDD!	0	x 0 0
ADDR_RD<0>	ADDR_RD<0>	0	x 0 0
ADDR_RD<1>	ADDR_RD<1>	0	x 0 0
ADDR_RD<2>	ADDR_RD<2>	0	x 0 0
ADDR_RD<3>	ADDR_RD<3>	0	x 0 0
RE	RE	0	x 0 0
ADDR_WR<0>	ADDR_WR<0>	0	x 0 0
ADDR_WR<1>	ADDR_WR<1>	0	x 0 0
ADDR_WR<2>	ADDR_WR<2>	0	x 0 0
ADDR_WR<3>	ADDR_WR<3>	0	x 0 0
WE	WE	0	x 0 0
CLK	CLK	0	x 0 0
DATA_IN<12>	DATA_IN<12>	0	x 0 0
DATA_IN<14>	DATA_IN<14>	0	x 0 0
DATA_IN<15>	DATA_IN<15>	0	x 0 0
DATA_IN<10>	DATA_IN<10>	0	x 0 0
DATA_IN<9>	DATA_IN<9>	0	x 0 0
DATA_IN<13>	DATA_IN<13>	0	x 0 0
DATA_IN<11>	DATA_IN<11>	0	x 0 0
DATA_IN<8>	DATA_IN<8>	0	x 0 0
DATA_IN<4>	DATA_IN<4>	0	x 0 0
DATA_IN<6>	DATA_IN<6>	0	x 0 0
DATA_IN<7>	DATA_IN<7>	0	x 0 0
DATA_IN<2>	DATA_IN<2>	0	x 0 0
DATA_IN<1>	DATA_IN<1>	0	x 0 0
DATA_IN<5>	DATA_IN<5>	0	x 0 0
DATA_IN<3>	DATA_IN<3>	0	x 0 0
DATA_IN<0>	DATA_IN<0>	0	x 0 0
PRECHARGE	PRECHARGE	0	x 0 0
