-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
-- Date        : Sat Apr 03 10:49:01 2021
-- Host        : Chaim running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_cnn_conv_d4x4_k3x3_0_0_sim_netlist.vhdl
-- Design      : design_1_cnn_conv_d4x4_k3x3_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3_CTRL_s_axi is
  port (
    \x_reg_328_reg[2]\ : out STD_LOGIC;
    \x_reg_328_reg[1]\ : out STD_LOGIC;
    \x_reg_328_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    \int_kernel_0_reg[31]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    \ctrl_read_reg_1533_reg[0]\ : out STD_LOGIC;
    \b_assign_reg_132_reg[31]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \b_assign_reg_132_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernel_1_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_assign_reg_132_reg[31]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernel_2_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_assign_reg_132_reg[31]_2\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernel_3_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_assign_reg_132_reg[31]_3\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernel_4_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_assign_reg_132_reg[31]_4\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernel_5_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_assign_reg_132_reg[31]_5\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernel_6_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_assign_reg_132_reg[31]_6\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernel_7_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_assign_reg_132_reg[31]_7\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernel_8_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axi_CTRL_BVALID : out STD_LOGIC;
    \x_reg_328_reg[0]_0\ : in STD_LOGIC;
    \x_reg_328_reg[2]_0\ : in STD_LOGIC;
    \x_reg_328_reg[1]_0\ : in STD_LOGIC;
    p_63_in : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_reg_328_reg[0]_1\ : in STD_LOGIC;
    \inStream_V_data_V_0_state_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \outStream_V_strb_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outStream_V_user_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outStream_V_keep_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outStream_V_dest_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outStream_V_id_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outStream_V_last_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outStream_V_data_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ctrl_read_reg_1533 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3_CTRL_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3_CTRL_s_axi is
  signal \^ap_cs_fsm_reg[0]\ : STD_LOGIC;
  signal ap_done : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_3__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_3__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_3__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_3__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_3__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_4__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_4__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_4__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_4__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_4__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_5__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_5__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_5__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_5__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_5__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_6__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_6__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_6__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_6__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_6__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_6__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_6__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_6__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_3__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_3__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_3__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_3__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_3__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_3__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_4__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_4__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_4__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_4__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_4__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_4__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_5__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_5__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_5__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_5__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_5__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_5__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_6__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_6__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_6__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_6__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_6__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_6__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_6__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_6__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_3__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_3__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_3__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_3__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_3__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_3__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_3__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_4__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_4__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_4__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_4__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_4__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_4__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_4__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_5__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_5__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_5__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_5__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_5__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_5__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_5__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_6__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_6__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_6__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_6__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_6__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_6__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_6__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_6__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_3__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_3__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_3__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_3__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_3__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_3__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_3__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_4__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_4__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_4__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_4__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_4__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_4__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_4__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_5__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_5__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_5__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_5__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_5__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_5__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_5__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_6__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_6__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_6__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_6__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_6__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_6__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_6__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_6__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_3__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_3__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_3__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_3__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_3__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_3__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_3__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_4__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_4__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_4__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_4__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_4__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_4__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_4__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_5__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_5__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_5__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_5__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_5__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_5__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_5__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_6__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_6__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_6__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_6__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_6__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_6__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_6__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_6__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_3__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_3__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_3__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_3__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_3__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_3__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_4__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_4__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_4__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_4__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_4__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_4__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_5__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_5__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_5__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_5__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_5__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_5__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_5__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_3__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_3__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_3__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_3__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_4__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_4__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_4__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_4__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_4__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_5__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_5__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_5__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_5__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_5__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_6__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_6__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_6__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_6__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_6__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_6__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_6__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_7__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_7__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_7__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_7__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_7__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_7__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_7__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_3__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_3__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_3__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_3__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_4__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_4__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_4__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_4__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_5__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_5__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_5__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_5__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_5__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_6__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_6__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_6__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_6__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_6__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_6__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_6__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__0_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__0_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__1_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__1_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__2_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__2_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__3_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__3_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__4_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__4_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__5_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__5_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__6_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__6_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__7_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__7_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__0_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__0_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__1_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__1_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__2_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__2_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__3_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__3_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__4_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__4_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__5_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__5_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__6_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__6_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__7_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__7_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__0_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__0_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__1_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__1_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__2_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__2_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__3_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__3_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__4_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__4_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__5_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__5_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__6_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__6_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__7_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__7_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__0_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__0_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__1_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__1_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__2_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__2_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__3_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__3_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__4_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__4_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__5_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__5_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__6_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__6_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__7_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__7_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__0_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__0_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__1_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__1_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__2_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__2_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__3_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__3_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__4_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__4_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__5_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__5_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__6_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__6_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__7_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__7_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \^b_assign_reg_132_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^b_assign_reg_132_reg[31]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^b_assign_reg_132_reg[31]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^b_assign_reg_132_reg[31]_3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^b_assign_reg_132_reg[31]_4\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^b_assign_reg_132_reg[31]_5\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^b_assign_reg_132_reg[31]_6\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^b_assign_reg_132_reg[31]_7\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \b_assign_reg_132_reg[31]_i_2__0_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_2__1_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_2__2_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_2__3_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_2__4_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_2__5_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_2__6_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_2__7_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__0_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__1_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__1_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__2_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__2_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__3_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__3_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__4_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__4_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__5_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__5_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__6_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__6_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__7_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__7_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__0_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__1_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__1_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__2_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__2_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__3_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__3_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__4_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__4_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__4_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__5_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__5_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__5_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__6_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__6_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__6_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__7_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__7_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__7_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal ctrl : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal int_ap_done : STD_LOGIC;
  signal int_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_ap_done_i_2_n_0 : STD_LOGIC;
  signal int_ap_done_i_3_n_0 : STD_LOGIC;
  signal int_ap_start1 : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_reg_n_0 : STD_LOGIC;
  signal int_ctrl0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_ctrl[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_ctrl[31]_i_3_n_0\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[1]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[2]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[3]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[4]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[5]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[6]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[7]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[9]\ : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_2_n_0 : STD_LOGIC;
  signal int_gie_i_3_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal int_ier9_out : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal int_kernel_00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernel_0[31]_i_1_n_0\ : STD_LOGIC;
  signal \^int_kernel_0_reg[31]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal int_kernel_10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernel_1[31]_i_1_n_0\ : STD_LOGIC;
  signal \^int_kernel_1_reg[31]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal int_kernel_20 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernel_2[31]_i_1_n_0\ : STD_LOGIC;
  signal \^int_kernel_2_reg[31]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal int_kernel_30 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernel_3[31]_i_1_n_0\ : STD_LOGIC;
  signal \^int_kernel_3_reg[31]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal int_kernel_40 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernel_4[31]_i_1_n_0\ : STD_LOGIC;
  signal \^int_kernel_4_reg[31]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal int_kernel_50 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernel_5[31]_i_1_n_0\ : STD_LOGIC;
  signal \^int_kernel_5_reg[31]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal int_kernel_60 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernel_6[31]_i_1_n_0\ : STD_LOGIC;
  signal \^int_kernel_6_reg[31]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal int_kernel_70 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernel_7[31]_i_1_n_0\ : STD_LOGIC;
  signal \^int_kernel_7_reg[31]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal int_kernel_80 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernel_8[31]_i_1_n_0\ : STD_LOGIC;
  signal \^int_kernel_8_reg[31]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal kernel_0 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal kernel_1 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal kernel_2 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal kernel_3 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal kernel_4 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal kernel_5 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal kernel_6 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal kernel_7 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal kernel_8 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \rdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \rstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_ctrl_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[6]\ : STD_LOGIC;
  signal wstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \wstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \NLW_b_assign_reg_132_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_b_assign_reg_132_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_b_assign_reg_132_reg[31]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_b_assign_reg_132_reg[31]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_b_assign_reg_132_reg[31]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_b_assign_reg_132_reg[31]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_b_assign_reg_132_reg[31]_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_b_assign_reg_132_reg[31]_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_b_assign_reg_132_reg[31]_i_2__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_b_assign_reg_132_reg[31]_i_2__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_b_assign_reg_132_reg[31]_i_2__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_b_assign_reg_132_reg[31]_i_2__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_b_assign_reg_132_reg[31]_i_2__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_b_assign_reg_132_reg[31]_i_2__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_b_assign_reg_132_reg[31]_i_2__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_b_assign_reg_132_reg[31]_i_2__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_b_assign_reg_132_reg[31]_i_2__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_b_assign_reg_132_reg[31]_i_2__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \b_assign_reg_132[10]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \b_assign_reg_132[10]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \b_assign_reg_132[10]_i_1__1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \b_assign_reg_132[10]_i_1__2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \b_assign_reg_132[10]_i_1__3\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \b_assign_reg_132[10]_i_1__4\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \b_assign_reg_132[10]_i_1__5\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \b_assign_reg_132[10]_i_1__6\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \b_assign_reg_132[10]_i_1__7\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \b_assign_reg_132[11]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \b_assign_reg_132[11]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \b_assign_reg_132[11]_i_1__1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \b_assign_reg_132[11]_i_1__2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \b_assign_reg_132[11]_i_1__3\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \b_assign_reg_132[11]_i_1__4\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \b_assign_reg_132[11]_i_1__5\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \b_assign_reg_132[11]_i_1__6\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \b_assign_reg_132[11]_i_1__7\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \b_assign_reg_132[12]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \b_assign_reg_132[12]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \b_assign_reg_132[12]_i_1__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \b_assign_reg_132[12]_i_1__2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \b_assign_reg_132[12]_i_1__3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \b_assign_reg_132[12]_i_1__4\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \b_assign_reg_132[12]_i_1__5\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \b_assign_reg_132[12]_i_1__6\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \b_assign_reg_132[12]_i_1__7\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \b_assign_reg_132[13]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \b_assign_reg_132[13]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \b_assign_reg_132[13]_i_1__1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \b_assign_reg_132[13]_i_1__2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \b_assign_reg_132[13]_i_1__3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \b_assign_reg_132[13]_i_1__4\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \b_assign_reg_132[13]_i_1__5\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \b_assign_reg_132[13]_i_1__6\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \b_assign_reg_132[13]_i_1__7\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \b_assign_reg_132[14]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \b_assign_reg_132[14]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \b_assign_reg_132[14]_i_1__1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \b_assign_reg_132[14]_i_1__2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \b_assign_reg_132[14]_i_1__3\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \b_assign_reg_132[14]_i_1__4\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \b_assign_reg_132[14]_i_1__5\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \b_assign_reg_132[14]_i_1__6\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \b_assign_reg_132[14]_i_1__7\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \b_assign_reg_132[15]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \b_assign_reg_132[15]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \b_assign_reg_132[15]_i_1__1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \b_assign_reg_132[15]_i_1__2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \b_assign_reg_132[15]_i_1__3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \b_assign_reg_132[15]_i_1__4\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \b_assign_reg_132[15]_i_1__5\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \b_assign_reg_132[15]_i_1__6\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \b_assign_reg_132[15]_i_1__7\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \b_assign_reg_132[16]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \b_assign_reg_132[16]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \b_assign_reg_132[16]_i_1__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \b_assign_reg_132[16]_i_1__2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \b_assign_reg_132[16]_i_1__3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \b_assign_reg_132[16]_i_1__4\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \b_assign_reg_132[16]_i_1__5\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \b_assign_reg_132[16]_i_1__6\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \b_assign_reg_132[16]_i_1__7\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \b_assign_reg_132[17]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \b_assign_reg_132[17]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \b_assign_reg_132[17]_i_1__1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \b_assign_reg_132[17]_i_1__2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \b_assign_reg_132[17]_i_1__3\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \b_assign_reg_132[17]_i_1__4\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \b_assign_reg_132[17]_i_1__5\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \b_assign_reg_132[17]_i_1__6\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \b_assign_reg_132[17]_i_1__7\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \b_assign_reg_132[18]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \b_assign_reg_132[18]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \b_assign_reg_132[18]_i_1__1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \b_assign_reg_132[18]_i_1__2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \b_assign_reg_132[18]_i_1__3\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \b_assign_reg_132[18]_i_1__4\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \b_assign_reg_132[18]_i_1__5\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \b_assign_reg_132[18]_i_1__6\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \b_assign_reg_132[18]_i_1__7\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \b_assign_reg_132[19]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \b_assign_reg_132[19]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \b_assign_reg_132[19]_i_1__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \b_assign_reg_132[19]_i_1__2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \b_assign_reg_132[19]_i_1__3\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \b_assign_reg_132[19]_i_1__4\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \b_assign_reg_132[19]_i_1__5\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \b_assign_reg_132[19]_i_1__6\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \b_assign_reg_132[19]_i_1__7\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \b_assign_reg_132[1]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \b_assign_reg_132[1]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \b_assign_reg_132[1]_i_1__1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \b_assign_reg_132[1]_i_1__2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \b_assign_reg_132[1]_i_1__3\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \b_assign_reg_132[1]_i_1__4\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \b_assign_reg_132[1]_i_1__5\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \b_assign_reg_132[1]_i_1__6\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \b_assign_reg_132[1]_i_1__7\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \b_assign_reg_132[20]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \b_assign_reg_132[20]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \b_assign_reg_132[20]_i_1__1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \b_assign_reg_132[20]_i_1__2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \b_assign_reg_132[20]_i_1__3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \b_assign_reg_132[20]_i_1__4\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \b_assign_reg_132[20]_i_1__5\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \b_assign_reg_132[20]_i_1__6\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \b_assign_reg_132[20]_i_1__7\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \b_assign_reg_132[21]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \b_assign_reg_132[21]_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \b_assign_reg_132[21]_i_1__1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \b_assign_reg_132[21]_i_1__2\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \b_assign_reg_132[21]_i_1__3\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \b_assign_reg_132[21]_i_1__4\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \b_assign_reg_132[21]_i_1__5\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \b_assign_reg_132[21]_i_1__6\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \b_assign_reg_132[21]_i_1__7\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \b_assign_reg_132[22]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \b_assign_reg_132[22]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \b_assign_reg_132[22]_i_1__1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \b_assign_reg_132[22]_i_1__2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \b_assign_reg_132[22]_i_1__3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \b_assign_reg_132[22]_i_1__4\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \b_assign_reg_132[22]_i_1__5\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \b_assign_reg_132[22]_i_1__6\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \b_assign_reg_132[22]_i_1__7\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \b_assign_reg_132[23]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \b_assign_reg_132[23]_i_1__0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \b_assign_reg_132[23]_i_1__1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \b_assign_reg_132[23]_i_1__2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \b_assign_reg_132[23]_i_1__3\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \b_assign_reg_132[23]_i_1__4\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \b_assign_reg_132[23]_i_1__5\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \b_assign_reg_132[23]_i_1__6\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \b_assign_reg_132[23]_i_1__7\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \b_assign_reg_132[24]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \b_assign_reg_132[24]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \b_assign_reg_132[24]_i_1__1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \b_assign_reg_132[24]_i_1__2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \b_assign_reg_132[24]_i_1__3\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \b_assign_reg_132[24]_i_1__4\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \b_assign_reg_132[24]_i_1__5\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \b_assign_reg_132[24]_i_1__6\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \b_assign_reg_132[24]_i_1__7\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \b_assign_reg_132[25]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \b_assign_reg_132[25]_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \b_assign_reg_132[25]_i_1__1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \b_assign_reg_132[25]_i_1__2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \b_assign_reg_132[25]_i_1__3\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \b_assign_reg_132[25]_i_1__4\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \b_assign_reg_132[25]_i_1__5\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \b_assign_reg_132[25]_i_1__6\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \b_assign_reg_132[25]_i_1__7\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \b_assign_reg_132[26]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \b_assign_reg_132[26]_i_1__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \b_assign_reg_132[26]_i_1__1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \b_assign_reg_132[26]_i_1__2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \b_assign_reg_132[26]_i_1__3\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \b_assign_reg_132[26]_i_1__4\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \b_assign_reg_132[26]_i_1__5\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \b_assign_reg_132[26]_i_1__6\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \b_assign_reg_132[26]_i_1__7\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \b_assign_reg_132[27]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \b_assign_reg_132[27]_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \b_assign_reg_132[27]_i_1__1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \b_assign_reg_132[27]_i_1__2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \b_assign_reg_132[27]_i_1__3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \b_assign_reg_132[27]_i_1__4\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \b_assign_reg_132[27]_i_1__5\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \b_assign_reg_132[27]_i_1__6\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \b_assign_reg_132[27]_i_1__7\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \b_assign_reg_132[28]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \b_assign_reg_132[28]_i_1__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \b_assign_reg_132[28]_i_1__1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \b_assign_reg_132[28]_i_1__2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \b_assign_reg_132[28]_i_1__3\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \b_assign_reg_132[28]_i_1__4\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \b_assign_reg_132[28]_i_1__5\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \b_assign_reg_132[28]_i_1__6\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \b_assign_reg_132[28]_i_1__7\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \b_assign_reg_132[29]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \b_assign_reg_132[29]_i_1__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \b_assign_reg_132[29]_i_1__1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \b_assign_reg_132[29]_i_1__2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \b_assign_reg_132[29]_i_1__3\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \b_assign_reg_132[29]_i_1__4\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \b_assign_reg_132[29]_i_1__5\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \b_assign_reg_132[29]_i_1__6\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \b_assign_reg_132[29]_i_1__7\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \b_assign_reg_132[2]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \b_assign_reg_132[2]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \b_assign_reg_132[2]_i_1__1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \b_assign_reg_132[2]_i_1__2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \b_assign_reg_132[2]_i_1__3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \b_assign_reg_132[2]_i_1__4\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \b_assign_reg_132[2]_i_1__5\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \b_assign_reg_132[2]_i_1__6\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \b_assign_reg_132[2]_i_1__7\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \b_assign_reg_132[30]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \b_assign_reg_132[30]_i_1__0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \b_assign_reg_132[30]_i_1__1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \b_assign_reg_132[30]_i_1__2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \b_assign_reg_132[30]_i_1__3\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \b_assign_reg_132[30]_i_1__4\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \b_assign_reg_132[30]_i_1__5\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \b_assign_reg_132[30]_i_1__6\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \b_assign_reg_132[30]_i_1__7\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \b_assign_reg_132[31]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \b_assign_reg_132[31]_i_1__0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \b_assign_reg_132[31]_i_1__1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \b_assign_reg_132[31]_i_1__2\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \b_assign_reg_132[31]_i_1__3\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \b_assign_reg_132[31]_i_1__4\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \b_assign_reg_132[31]_i_1__5\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \b_assign_reg_132[31]_i_1__6\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \b_assign_reg_132[31]_i_1__7\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \b_assign_reg_132[3]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \b_assign_reg_132[3]_i_1__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \b_assign_reg_132[3]_i_1__1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \b_assign_reg_132[3]_i_1__2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \b_assign_reg_132[3]_i_1__3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \b_assign_reg_132[3]_i_1__4\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \b_assign_reg_132[3]_i_1__5\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \b_assign_reg_132[3]_i_1__6\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \b_assign_reg_132[3]_i_1__7\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \b_assign_reg_132[4]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \b_assign_reg_132[4]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \b_assign_reg_132[4]_i_1__1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \b_assign_reg_132[4]_i_1__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \b_assign_reg_132[4]_i_1__3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \b_assign_reg_132[4]_i_1__4\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \b_assign_reg_132[4]_i_1__5\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \b_assign_reg_132[4]_i_1__6\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \b_assign_reg_132[4]_i_1__7\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \b_assign_reg_132[5]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \b_assign_reg_132[5]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \b_assign_reg_132[5]_i_1__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \b_assign_reg_132[5]_i_1__2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \b_assign_reg_132[5]_i_1__3\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \b_assign_reg_132[5]_i_1__4\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \b_assign_reg_132[5]_i_1__5\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \b_assign_reg_132[5]_i_1__6\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \b_assign_reg_132[5]_i_1__7\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \b_assign_reg_132[6]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \b_assign_reg_132[6]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \b_assign_reg_132[6]_i_1__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \b_assign_reg_132[6]_i_1__2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \b_assign_reg_132[6]_i_1__3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \b_assign_reg_132[6]_i_1__4\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \b_assign_reg_132[6]_i_1__5\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \b_assign_reg_132[6]_i_1__6\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \b_assign_reg_132[6]_i_1__7\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \b_assign_reg_132[7]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \b_assign_reg_132[7]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \b_assign_reg_132[7]_i_1__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \b_assign_reg_132[7]_i_1__2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \b_assign_reg_132[7]_i_1__3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \b_assign_reg_132[7]_i_1__4\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \b_assign_reg_132[7]_i_1__5\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \b_assign_reg_132[7]_i_1__6\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \b_assign_reg_132[7]_i_1__7\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \b_assign_reg_132[8]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \b_assign_reg_132[8]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \b_assign_reg_132[8]_i_1__1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \b_assign_reg_132[8]_i_1__2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \b_assign_reg_132[8]_i_1__3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \b_assign_reg_132[8]_i_1__4\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \b_assign_reg_132[8]_i_1__5\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \b_assign_reg_132[8]_i_1__6\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \b_assign_reg_132[8]_i_1__7\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \b_assign_reg_132[9]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \b_assign_reg_132[9]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \b_assign_reg_132[9]_i_1__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \b_assign_reg_132[9]_i_1__2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \b_assign_reg_132[9]_i_1__3\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \b_assign_reg_132[9]_i_1__4\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \b_assign_reg_132[9]_i_1__5\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \b_assign_reg_132[9]_i_1__6\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \b_assign_reg_132[9]_i_1__7\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ctrl_read_reg_1533[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of int_ap_done_i_3 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \int_ctrl[0]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \int_ctrl[10]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \int_ctrl[11]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \int_ctrl[12]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \int_ctrl[13]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \int_ctrl[14]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \int_ctrl[15]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \int_ctrl[16]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \int_ctrl[17]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \int_ctrl[18]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \int_ctrl[19]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \int_ctrl[1]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \int_ctrl[20]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \int_ctrl[21]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \int_ctrl[22]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \int_ctrl[23]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \int_ctrl[24]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \int_ctrl[25]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \int_ctrl[26]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \int_ctrl[27]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \int_ctrl[28]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \int_ctrl[29]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \int_ctrl[2]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \int_ctrl[30]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \int_ctrl[31]_i_2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \int_ctrl[3]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \int_ctrl[4]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \int_ctrl[5]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \int_ctrl[6]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \int_ctrl[7]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \int_ctrl[8]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \int_ctrl[9]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of int_gie_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of int_gie_i_3 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \int_ier[0]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_ier[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_kernel_0[10]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_kernel_0[11]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_kernel_0[12]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_kernel_0[13]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_kernel_0[14]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_kernel_0[15]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_kernel_0[16]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_kernel_0[17]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_kernel_0[18]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_kernel_0[19]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_kernel_0[1]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_kernel_0[20]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_kernel_0[21]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \int_kernel_0[22]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_kernel_0[23]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \int_kernel_0[24]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_kernel_0[25]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_kernel_0[26]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \int_kernel_0[27]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \int_kernel_0[28]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \int_kernel_0[29]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \int_kernel_0[2]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \int_kernel_0[30]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \int_kernel_0[3]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_kernel_0[4]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_kernel_0[5]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_kernel_0[6]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_kernel_0[7]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_kernel_0[8]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_kernel_0[9]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_kernel_1[10]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_kernel_1[11]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_kernel_1[12]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_kernel_1[13]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_kernel_1[14]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_kernel_1[15]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_kernel_1[16]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_kernel_1[17]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_kernel_1[18]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_kernel_1[19]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_kernel_1[1]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_kernel_1[20]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_kernel_1[21]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \int_kernel_1[22]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_kernel_1[23]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \int_kernel_1[24]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_kernel_1[25]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_kernel_1[26]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \int_kernel_1[27]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \int_kernel_1[28]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \int_kernel_1[29]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \int_kernel_1[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_kernel_1[30]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \int_kernel_1[31]_i_2\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \int_kernel_1[3]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_kernel_1[4]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_kernel_1[5]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_kernel_1[6]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_kernel_1[7]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_kernel_1[8]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_kernel_1[9]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_kernel_2[10]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_kernel_2[11]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_kernel_2[12]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_kernel_2[13]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_kernel_2[14]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_kernel_2[15]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_kernel_2[16]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_kernel_2[17]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_kernel_2[18]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_kernel_2[19]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_kernel_2[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_kernel_2[20]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_kernel_2[21]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \int_kernel_2[22]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_kernel_2[23]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \int_kernel_2[24]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_kernel_2[25]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_kernel_2[26]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \int_kernel_2[27]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \int_kernel_2[28]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \int_kernel_2[29]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \int_kernel_2[2]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_kernel_2[30]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \int_kernel_2[31]_i_2\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \int_kernel_2[3]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \int_kernel_2[4]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \int_kernel_2[5]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_kernel_2[6]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_kernel_2[7]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_kernel_2[8]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_kernel_2[9]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_kernel_3[10]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_kernel_3[11]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_kernel_3[12]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_kernel_3[13]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_kernel_3[14]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_kernel_3[15]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_kernel_3[16]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_kernel_3[17]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_kernel_3[18]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_kernel_3[19]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_kernel_3[1]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_kernel_3[20]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_kernel_3[21]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \int_kernel_3[22]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_kernel_3[23]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \int_kernel_3[24]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_kernel_3[25]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_kernel_3[26]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \int_kernel_3[27]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_kernel_3[28]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \int_kernel_3[29]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \int_kernel_3[2]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_kernel_3[30]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \int_kernel_3[31]_i_2\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \int_kernel_3[3]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \int_kernel_3[4]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \int_kernel_3[5]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_kernel_3[6]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_kernel_3[7]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_kernel_3[8]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_kernel_3[9]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_kernel_4[10]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_kernel_4[11]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_kernel_4[12]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_kernel_4[13]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_kernel_4[14]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_kernel_4[15]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_kernel_4[16]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_kernel_4[17]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_kernel_4[18]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_kernel_4[19]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_kernel_4[1]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_kernel_4[20]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_kernel_4[21]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \int_kernel_4[22]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_kernel_4[23]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \int_kernel_4[24]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_kernel_4[25]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_kernel_4[26]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \int_kernel_4[27]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \int_kernel_4[28]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \int_kernel_4[29]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \int_kernel_4[2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_kernel_4[30]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \int_kernel_4[31]_i_2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \int_kernel_4[3]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_kernel_4[4]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_kernel_4[5]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_kernel_4[6]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_kernel_4[7]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_kernel_4[8]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_kernel_4[9]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_kernel_5[10]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_kernel_5[11]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_kernel_5[12]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_kernel_5[13]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_kernel_5[14]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_kernel_5[15]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_kernel_5[16]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_kernel_5[17]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_kernel_5[18]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_kernel_5[19]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_kernel_5[1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_kernel_5[20]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_kernel_5[21]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \int_kernel_5[22]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_kernel_5[23]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \int_kernel_5[24]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_kernel_5[25]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_kernel_5[26]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \int_kernel_5[27]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_kernel_5[28]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \int_kernel_5[29]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \int_kernel_5[2]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_kernel_5[30]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \int_kernel_5[31]_i_2\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \int_kernel_5[3]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_kernel_5[4]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \int_kernel_5[5]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_kernel_5[6]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \int_kernel_5[7]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_kernel_5[8]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_kernel_5[9]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_kernel_6[10]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_kernel_6[11]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_kernel_6[12]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_kernel_6[13]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_kernel_6[14]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_kernel_6[15]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_kernel_6[16]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_kernel_6[17]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_kernel_6[18]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_kernel_6[19]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_kernel_6[1]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_kernel_6[20]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_kernel_6[21]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \int_kernel_6[22]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_kernel_6[23]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \int_kernel_6[24]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_kernel_6[25]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_kernel_6[26]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \int_kernel_6[27]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_kernel_6[28]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \int_kernel_6[29]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \int_kernel_6[2]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_kernel_6[30]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \int_kernel_6[31]_i_2\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \int_kernel_6[3]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_kernel_6[4]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \int_kernel_6[5]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_kernel_6[6]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_kernel_6[7]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_kernel_6[8]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_kernel_6[9]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_kernel_7[10]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_kernel_7[11]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_kernel_7[12]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_kernel_7[13]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_kernel_7[14]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_kernel_7[15]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_kernel_7[16]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_kernel_7[17]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_kernel_7[18]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_kernel_7[19]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_kernel_7[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_kernel_7[20]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_kernel_7[21]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_kernel_7[22]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_kernel_7[23]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \int_kernel_7[24]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_kernel_7[25]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_kernel_7[26]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \int_kernel_7[27]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_kernel_7[28]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \int_kernel_7[29]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \int_kernel_7[2]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_kernel_7[30]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \int_kernel_7[31]_i_2\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \int_kernel_7[3]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_kernel_7[4]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_kernel_7[5]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_kernel_7[6]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_kernel_7[7]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_kernel_7[8]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_kernel_7[9]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_kernel_8[10]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_kernel_8[11]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_kernel_8[12]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_kernel_8[13]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_kernel_8[14]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_kernel_8[15]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_kernel_8[16]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_kernel_8[17]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_kernel_8[18]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_kernel_8[19]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_kernel_8[1]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_kernel_8[20]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_kernel_8[21]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_kernel_8[22]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_kernel_8[23]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \int_kernel_8[24]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \int_kernel_8[25]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_kernel_8[26]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \int_kernel_8[27]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_kernel_8[28]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \int_kernel_8[29]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \int_kernel_8[2]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_kernel_8[30]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \int_kernel_8[31]_i_2\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \int_kernel_8[3]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_kernel_8[4]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \int_kernel_8[5]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_kernel_8[6]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_kernel_8[7]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_kernel_8[8]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_kernel_8[9]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \rdata[0]_i_6\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \rdata[1]_i_4\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \rdata[31]_i_6\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rdata[5]_i_4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rstate[0]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of s_axi_CTRL_ARREADY_INST_0 : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of s_axi_CTRL_AWREADY_INST_0 : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of s_axi_CTRL_BVALID_INST_0 : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of s_axi_CTRL_WREADY_INST_0 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \wstate[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \wstate[1]_i_1\ : label is "soft_lutpair2";
begin
  \ap_CS_fsm_reg[0]\ <= \^ap_cs_fsm_reg[0]\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  \b_assign_reg_132_reg[31]_0\(31 downto 0) <= \^b_assign_reg_132_reg[31]_0\(31 downto 0);
  \b_assign_reg_132_reg[31]_1\(31 downto 0) <= \^b_assign_reg_132_reg[31]_1\(31 downto 0);
  \b_assign_reg_132_reg[31]_2\(31 downto 0) <= \^b_assign_reg_132_reg[31]_2\(31 downto 0);
  \b_assign_reg_132_reg[31]_3\(31 downto 0) <= \^b_assign_reg_132_reg[31]_3\(31 downto 0);
  \b_assign_reg_132_reg[31]_4\(31 downto 0) <= \^b_assign_reg_132_reg[31]_4\(31 downto 0);
  \b_assign_reg_132_reg[31]_5\(31 downto 0) <= \^b_assign_reg_132_reg[31]_5\(31 downto 0);
  \b_assign_reg_132_reg[31]_6\(31 downto 0) <= \^b_assign_reg_132_reg[31]_6\(31 downto 0);
  \b_assign_reg_132_reg[31]_7\(31 downto 0) <= \^b_assign_reg_132_reg[31]_7\(31 downto 0);
  \int_kernel_0_reg[31]_0\(1 downto 0) <= \^int_kernel_0_reg[31]_0\(1 downto 0);
  \int_kernel_1_reg[31]_0\(0) <= \^int_kernel_1_reg[31]_0\(0);
  \int_kernel_2_reg[31]_0\(0) <= \^int_kernel_2_reg[31]_0\(0);
  \int_kernel_3_reg[31]_0\(0) <= \^int_kernel_3_reg[31]_0\(0);
  \int_kernel_4_reg[31]_0\(0) <= \^int_kernel_4_reg[31]_0\(0);
  \int_kernel_5_reg[31]_0\(0) <= \^int_kernel_5_reg[31]_0\(0);
  \int_kernel_6_reg[31]_0\(0) <= \^int_kernel_6_reg[31]_0\(0);
  \int_kernel_7_reg[31]_0\(0) <= \^int_kernel_7_reg[31]_0\(0);
  \int_kernel_8_reg[31]_0\(0) <= \^int_kernel_8_reg[31]_0\(0);
  s_axi_CTRL_RDATA(31 downto 0) <= \^s_axi_ctrl_rdata\(31 downto 0);
  s_axi_CTRL_RVALID <= \^s_axi_ctrl_rvalid\;
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      I2 => ap_done,
      O => D(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8F88888888"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \x_reg_328_reg[0]_1\,
      I4 => \inStream_V_data_V_0_state_reg[0]\,
      I5 => Q(1),
      O => D(1)
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00EA000000EA00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_start,
      I2 => Q(0),
      I3 => ap_rst_n,
      I4 => p_63_in,
      I5 => \x_reg_328_reg[0]_1\,
      O => ap_enable_reg_pp0_iter0_reg
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB00FBFFFB00FB00"
    )
        port map (
      I0 => \x_reg_328_reg[0]_0\,
      I1 => \x_reg_328_reg[2]_0\,
      I2 => \x_reg_328_reg[1]_0\,
      I3 => p_63_in,
      I4 => ap_enable_reg_pp0_iter00,
      I5 => ap_enable_reg_pp0_iter1,
      O => ap_enable_reg_pp0_iter1_reg
    );
\b_assign_reg_132[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(10),
      I1 => kernel_0(10),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      O => \b_assign_reg_132_reg[31]\(9)
    );
\b_assign_reg_132[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(10),
      I1 => kernel_1(10),
      I2 => \^int_kernel_1_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_0\(10)
    );
\b_assign_reg_132[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(10),
      I1 => kernel_2(10),
      I2 => \^int_kernel_2_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_1\(10)
    );
\b_assign_reg_132[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(10),
      I1 => kernel_3(10),
      I2 => \^int_kernel_3_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_2\(10)
    );
\b_assign_reg_132[10]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(10),
      I1 => kernel_4(10),
      I2 => \^int_kernel_4_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_3\(10)
    );
\b_assign_reg_132[10]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(10),
      I1 => kernel_5(10),
      I2 => \^int_kernel_5_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_4\(10)
    );
\b_assign_reg_132[10]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(10),
      I1 => kernel_6(10),
      I2 => \^int_kernel_6_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_5\(10)
    );
\b_assign_reg_132[10]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(10),
      I1 => kernel_7(10),
      I2 => \^int_kernel_7_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_6\(10)
    );
\b_assign_reg_132[10]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(10),
      I1 => kernel_8(10),
      I2 => \^int_kernel_8_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_7\(10)
    );
\b_assign_reg_132[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(11),
      I1 => kernel_0(11),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      O => \b_assign_reg_132_reg[31]\(10)
    );
\b_assign_reg_132[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(11),
      I1 => kernel_1(11),
      I2 => \^int_kernel_1_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_0\(11)
    );
\b_assign_reg_132[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(11),
      I1 => kernel_2(11),
      I2 => \^int_kernel_2_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_1\(11)
    );
\b_assign_reg_132[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(11),
      I1 => kernel_3(11),
      I2 => \^int_kernel_3_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_2\(11)
    );
\b_assign_reg_132[11]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(11),
      I1 => kernel_4(11),
      I2 => \^int_kernel_4_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_3\(11)
    );
\b_assign_reg_132[11]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(11),
      I1 => kernel_5(11),
      I2 => \^int_kernel_5_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_4\(11)
    );
\b_assign_reg_132[11]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(11),
      I1 => kernel_6(11),
      I2 => \^int_kernel_6_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_5\(11)
    );
\b_assign_reg_132[11]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(11),
      I1 => kernel_7(11),
      I2 => \^int_kernel_7_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_6\(11)
    );
\b_assign_reg_132[11]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(11),
      I1 => kernel_8(11),
      I2 => \^int_kernel_8_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_7\(11)
    );
\b_assign_reg_132[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(12),
      I1 => kernel_0(12),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      O => \b_assign_reg_132_reg[31]\(11)
    );
\b_assign_reg_132[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(12),
      I1 => kernel_1(12),
      I2 => \^int_kernel_1_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_0\(12)
    );
\b_assign_reg_132[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(12),
      I1 => kernel_2(12),
      I2 => \^int_kernel_2_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_1\(12)
    );
\b_assign_reg_132[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(12),
      I1 => kernel_3(12),
      I2 => \^int_kernel_3_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_2\(12)
    );
\b_assign_reg_132[12]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(12),
      I1 => kernel_4(12),
      I2 => \^int_kernel_4_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_3\(12)
    );
\b_assign_reg_132[12]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(12),
      I1 => kernel_5(12),
      I2 => \^int_kernel_5_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_4\(12)
    );
\b_assign_reg_132[12]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(12),
      I1 => kernel_6(12),
      I2 => \^int_kernel_6_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_5\(12)
    );
\b_assign_reg_132[12]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(12),
      I1 => kernel_7(12),
      I2 => \^int_kernel_7_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_6\(12)
    );
\b_assign_reg_132[12]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(12),
      I1 => kernel_8(12),
      I2 => \^int_kernel_8_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_7\(12)
    );
\b_assign_reg_132[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_0(12),
      O => \b_assign_reg_132[12]_i_3_n_0\
    );
\b_assign_reg_132[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_1(12),
      O => \b_assign_reg_132[12]_i_3__0_n_0\
    );
\b_assign_reg_132[12]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_2(12),
      O => \b_assign_reg_132[12]_i_3__1_n_0\
    );
\b_assign_reg_132[12]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_3(12),
      O => \b_assign_reg_132[12]_i_3__2_n_0\
    );
\b_assign_reg_132[12]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_4(12),
      O => \b_assign_reg_132[12]_i_3__3_n_0\
    );
\b_assign_reg_132[12]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_5(12),
      O => \b_assign_reg_132[12]_i_3__4_n_0\
    );
\b_assign_reg_132[12]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_6(12),
      O => \b_assign_reg_132[12]_i_3__5_n_0\
    );
\b_assign_reg_132[12]_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_7(12),
      O => \b_assign_reg_132[12]_i_3__6_n_0\
    );
\b_assign_reg_132[12]_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_8(12),
      O => \b_assign_reg_132[12]_i_3__7_n_0\
    );
\b_assign_reg_132[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_0(11),
      O => \b_assign_reg_132[12]_i_4_n_0\
    );
\b_assign_reg_132[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_1(11),
      O => \b_assign_reg_132[12]_i_4__0_n_0\
    );
\b_assign_reg_132[12]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_2(11),
      O => \b_assign_reg_132[12]_i_4__1_n_0\
    );
\b_assign_reg_132[12]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_3(11),
      O => \b_assign_reg_132[12]_i_4__2_n_0\
    );
\b_assign_reg_132[12]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_4(11),
      O => \b_assign_reg_132[12]_i_4__3_n_0\
    );
\b_assign_reg_132[12]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_5(11),
      O => \b_assign_reg_132[12]_i_4__4_n_0\
    );
\b_assign_reg_132[12]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_6(11),
      O => \b_assign_reg_132[12]_i_4__5_n_0\
    );
\b_assign_reg_132[12]_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_7(11),
      O => \b_assign_reg_132[12]_i_4__6_n_0\
    );
\b_assign_reg_132[12]_i_4__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_8(11),
      O => \b_assign_reg_132[12]_i_4__7_n_0\
    );
\b_assign_reg_132[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_0(10),
      O => \b_assign_reg_132[12]_i_5_n_0\
    );
\b_assign_reg_132[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_1(10),
      O => \b_assign_reg_132[12]_i_5__0_n_0\
    );
\b_assign_reg_132[12]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_2(10),
      O => \b_assign_reg_132[12]_i_5__1_n_0\
    );
\b_assign_reg_132[12]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_3(10),
      O => \b_assign_reg_132[12]_i_5__2_n_0\
    );
\b_assign_reg_132[12]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_4(10),
      O => \b_assign_reg_132[12]_i_5__3_n_0\
    );
\b_assign_reg_132[12]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_5(10),
      O => \b_assign_reg_132[12]_i_5__4_n_0\
    );
\b_assign_reg_132[12]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_6(10),
      O => \b_assign_reg_132[12]_i_5__5_n_0\
    );
\b_assign_reg_132[12]_i_5__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_7(10),
      O => \b_assign_reg_132[12]_i_5__6_n_0\
    );
\b_assign_reg_132[12]_i_5__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_8(10),
      O => \b_assign_reg_132[12]_i_5__7_n_0\
    );
\b_assign_reg_132[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_0(9),
      O => \b_assign_reg_132[12]_i_6_n_0\
    );
\b_assign_reg_132[12]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_1(9),
      O => \b_assign_reg_132[12]_i_6__0_n_0\
    );
\b_assign_reg_132[12]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_2(9),
      O => \b_assign_reg_132[12]_i_6__1_n_0\
    );
\b_assign_reg_132[12]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_3(9),
      O => \b_assign_reg_132[12]_i_6__2_n_0\
    );
\b_assign_reg_132[12]_i_6__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_4(9),
      O => \b_assign_reg_132[12]_i_6__3_n_0\
    );
\b_assign_reg_132[12]_i_6__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_5(9),
      O => \b_assign_reg_132[12]_i_6__4_n_0\
    );
\b_assign_reg_132[12]_i_6__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_6(9),
      O => \b_assign_reg_132[12]_i_6__5_n_0\
    );
\b_assign_reg_132[12]_i_6__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_7(9),
      O => \b_assign_reg_132[12]_i_6__6_n_0\
    );
\b_assign_reg_132[12]_i_6__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_8(9),
      O => \b_assign_reg_132[12]_i_6__7_n_0\
    );
\b_assign_reg_132[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(13),
      I1 => kernel_0(13),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      O => \b_assign_reg_132_reg[31]\(12)
    );
\b_assign_reg_132[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(13),
      I1 => kernel_1(13),
      I2 => \^int_kernel_1_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_0\(13)
    );
\b_assign_reg_132[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(13),
      I1 => kernel_2(13),
      I2 => \^int_kernel_2_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_1\(13)
    );
\b_assign_reg_132[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(13),
      I1 => kernel_3(13),
      I2 => \^int_kernel_3_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_2\(13)
    );
\b_assign_reg_132[13]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(13),
      I1 => kernel_4(13),
      I2 => \^int_kernel_4_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_3\(13)
    );
\b_assign_reg_132[13]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(13),
      I1 => kernel_5(13),
      I2 => \^int_kernel_5_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_4\(13)
    );
\b_assign_reg_132[13]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(13),
      I1 => kernel_6(13),
      I2 => \^int_kernel_6_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_5\(13)
    );
\b_assign_reg_132[13]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(13),
      I1 => kernel_7(13),
      I2 => \^int_kernel_7_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_6\(13)
    );
\b_assign_reg_132[13]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(13),
      I1 => kernel_8(13),
      I2 => \^int_kernel_8_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_7\(13)
    );
\b_assign_reg_132[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(14),
      I1 => kernel_0(14),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      O => \b_assign_reg_132_reg[31]\(13)
    );
\b_assign_reg_132[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(14),
      I1 => kernel_1(14),
      I2 => \^int_kernel_1_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_0\(14)
    );
\b_assign_reg_132[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(14),
      I1 => kernel_2(14),
      I2 => \^int_kernel_2_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_1\(14)
    );
\b_assign_reg_132[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(14),
      I1 => kernel_3(14),
      I2 => \^int_kernel_3_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_2\(14)
    );
\b_assign_reg_132[14]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(14),
      I1 => kernel_4(14),
      I2 => \^int_kernel_4_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_3\(14)
    );
\b_assign_reg_132[14]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(14),
      I1 => kernel_5(14),
      I2 => \^int_kernel_5_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_4\(14)
    );
\b_assign_reg_132[14]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(14),
      I1 => kernel_6(14),
      I2 => \^int_kernel_6_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_5\(14)
    );
\b_assign_reg_132[14]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(14),
      I1 => kernel_7(14),
      I2 => \^int_kernel_7_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_6\(14)
    );
\b_assign_reg_132[14]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(14),
      I1 => kernel_8(14),
      I2 => \^int_kernel_8_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_7\(14)
    );
\b_assign_reg_132[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(15),
      I1 => kernel_0(15),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      O => \b_assign_reg_132_reg[31]\(14)
    );
\b_assign_reg_132[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(15),
      I1 => kernel_1(15),
      I2 => \^int_kernel_1_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_0\(15)
    );
\b_assign_reg_132[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(15),
      I1 => kernel_2(15),
      I2 => \^int_kernel_2_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_1\(15)
    );
\b_assign_reg_132[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(15),
      I1 => kernel_3(15),
      I2 => \^int_kernel_3_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_2\(15)
    );
\b_assign_reg_132[15]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(15),
      I1 => kernel_4(15),
      I2 => \^int_kernel_4_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_3\(15)
    );
\b_assign_reg_132[15]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(15),
      I1 => kernel_5(15),
      I2 => \^int_kernel_5_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_4\(15)
    );
\b_assign_reg_132[15]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(15),
      I1 => kernel_6(15),
      I2 => \^int_kernel_6_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_5\(15)
    );
\b_assign_reg_132[15]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(15),
      I1 => kernel_7(15),
      I2 => \^int_kernel_7_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_6\(15)
    );
\b_assign_reg_132[15]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(15),
      I1 => kernel_8(15),
      I2 => \^int_kernel_8_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_7\(15)
    );
\b_assign_reg_132[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(16),
      I1 => kernel_0(16),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      O => \b_assign_reg_132_reg[31]\(15)
    );
\b_assign_reg_132[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(16),
      I1 => kernel_1(16),
      I2 => \^int_kernel_1_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_0\(16)
    );
\b_assign_reg_132[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(16),
      I1 => kernel_2(16),
      I2 => \^int_kernel_2_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_1\(16)
    );
\b_assign_reg_132[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(16),
      I1 => kernel_3(16),
      I2 => \^int_kernel_3_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_2\(16)
    );
\b_assign_reg_132[16]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(16),
      I1 => kernel_4(16),
      I2 => \^int_kernel_4_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_3\(16)
    );
\b_assign_reg_132[16]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(16),
      I1 => kernel_5(16),
      I2 => \^int_kernel_5_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_4\(16)
    );
\b_assign_reg_132[16]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(16),
      I1 => kernel_6(16),
      I2 => \^int_kernel_6_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_5\(16)
    );
\b_assign_reg_132[16]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(16),
      I1 => kernel_7(16),
      I2 => \^int_kernel_7_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_6\(16)
    );
\b_assign_reg_132[16]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(16),
      I1 => kernel_8(16),
      I2 => \^int_kernel_8_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_7\(16)
    );
\b_assign_reg_132[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_0(16),
      O => \b_assign_reg_132[16]_i_3_n_0\
    );
\b_assign_reg_132[16]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_1(16),
      O => \b_assign_reg_132[16]_i_3__0_n_0\
    );
\b_assign_reg_132[16]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_2(16),
      O => \b_assign_reg_132[16]_i_3__1_n_0\
    );
\b_assign_reg_132[16]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_3(16),
      O => \b_assign_reg_132[16]_i_3__2_n_0\
    );
\b_assign_reg_132[16]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_4(16),
      O => \b_assign_reg_132[16]_i_3__3_n_0\
    );
\b_assign_reg_132[16]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_5(16),
      O => \b_assign_reg_132[16]_i_3__4_n_0\
    );
\b_assign_reg_132[16]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_6(16),
      O => \b_assign_reg_132[16]_i_3__5_n_0\
    );
\b_assign_reg_132[16]_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_7(16),
      O => \b_assign_reg_132[16]_i_3__6_n_0\
    );
\b_assign_reg_132[16]_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_8(16),
      O => \b_assign_reg_132[16]_i_3__7_n_0\
    );
\b_assign_reg_132[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_0(15),
      O => \b_assign_reg_132[16]_i_4_n_0\
    );
\b_assign_reg_132[16]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_1(15),
      O => \b_assign_reg_132[16]_i_4__0_n_0\
    );
\b_assign_reg_132[16]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_2(15),
      O => \b_assign_reg_132[16]_i_4__1_n_0\
    );
\b_assign_reg_132[16]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_3(15),
      O => \b_assign_reg_132[16]_i_4__2_n_0\
    );
\b_assign_reg_132[16]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_4(15),
      O => \b_assign_reg_132[16]_i_4__3_n_0\
    );
\b_assign_reg_132[16]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_5(15),
      O => \b_assign_reg_132[16]_i_4__4_n_0\
    );
\b_assign_reg_132[16]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_6(15),
      O => \b_assign_reg_132[16]_i_4__5_n_0\
    );
\b_assign_reg_132[16]_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_7(15),
      O => \b_assign_reg_132[16]_i_4__6_n_0\
    );
\b_assign_reg_132[16]_i_4__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_8(15),
      O => \b_assign_reg_132[16]_i_4__7_n_0\
    );
\b_assign_reg_132[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_0(14),
      O => \b_assign_reg_132[16]_i_5_n_0\
    );
\b_assign_reg_132[16]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_1(14),
      O => \b_assign_reg_132[16]_i_5__0_n_0\
    );
\b_assign_reg_132[16]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_2(14),
      O => \b_assign_reg_132[16]_i_5__1_n_0\
    );
\b_assign_reg_132[16]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_3(14),
      O => \b_assign_reg_132[16]_i_5__2_n_0\
    );
\b_assign_reg_132[16]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_4(14),
      O => \b_assign_reg_132[16]_i_5__3_n_0\
    );
\b_assign_reg_132[16]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_5(14),
      O => \b_assign_reg_132[16]_i_5__4_n_0\
    );
\b_assign_reg_132[16]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_6(14),
      O => \b_assign_reg_132[16]_i_5__5_n_0\
    );
\b_assign_reg_132[16]_i_5__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_7(14),
      O => \b_assign_reg_132[16]_i_5__6_n_0\
    );
\b_assign_reg_132[16]_i_5__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_8(14),
      O => \b_assign_reg_132[16]_i_5__7_n_0\
    );
\b_assign_reg_132[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_0(13),
      O => \b_assign_reg_132[16]_i_6_n_0\
    );
\b_assign_reg_132[16]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_1(13),
      O => \b_assign_reg_132[16]_i_6__0_n_0\
    );
\b_assign_reg_132[16]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_2(13),
      O => \b_assign_reg_132[16]_i_6__1_n_0\
    );
\b_assign_reg_132[16]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_3(13),
      O => \b_assign_reg_132[16]_i_6__2_n_0\
    );
\b_assign_reg_132[16]_i_6__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_4(13),
      O => \b_assign_reg_132[16]_i_6__3_n_0\
    );
\b_assign_reg_132[16]_i_6__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_5(13),
      O => \b_assign_reg_132[16]_i_6__4_n_0\
    );
\b_assign_reg_132[16]_i_6__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_6(13),
      O => \b_assign_reg_132[16]_i_6__5_n_0\
    );
\b_assign_reg_132[16]_i_6__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_7(13),
      O => \b_assign_reg_132[16]_i_6__6_n_0\
    );
\b_assign_reg_132[16]_i_6__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_8(13),
      O => \b_assign_reg_132[16]_i_6__7_n_0\
    );
\b_assign_reg_132[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(17),
      I1 => kernel_0(17),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      O => \b_assign_reg_132_reg[31]\(16)
    );
\b_assign_reg_132[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(17),
      I1 => kernel_1(17),
      I2 => \^int_kernel_1_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_0\(17)
    );
\b_assign_reg_132[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(17),
      I1 => kernel_2(17),
      I2 => \^int_kernel_2_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_1\(17)
    );
\b_assign_reg_132[17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(17),
      I1 => kernel_3(17),
      I2 => \^int_kernel_3_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_2\(17)
    );
\b_assign_reg_132[17]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(17),
      I1 => kernel_4(17),
      I2 => \^int_kernel_4_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_3\(17)
    );
\b_assign_reg_132[17]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(17),
      I1 => kernel_5(17),
      I2 => \^int_kernel_5_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_4\(17)
    );
\b_assign_reg_132[17]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(17),
      I1 => kernel_6(17),
      I2 => \^int_kernel_6_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_5\(17)
    );
\b_assign_reg_132[17]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(17),
      I1 => kernel_7(17),
      I2 => \^int_kernel_7_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_6\(17)
    );
\b_assign_reg_132[17]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(17),
      I1 => kernel_8(17),
      I2 => \^int_kernel_8_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_7\(17)
    );
\b_assign_reg_132[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(18),
      I1 => kernel_0(18),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      O => \b_assign_reg_132_reg[31]\(17)
    );
\b_assign_reg_132[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(18),
      I1 => kernel_1(18),
      I2 => \^int_kernel_1_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_0\(18)
    );
\b_assign_reg_132[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(18),
      I1 => kernel_2(18),
      I2 => \^int_kernel_2_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_1\(18)
    );
\b_assign_reg_132[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(18),
      I1 => kernel_3(18),
      I2 => \^int_kernel_3_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_2\(18)
    );
\b_assign_reg_132[18]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(18),
      I1 => kernel_4(18),
      I2 => \^int_kernel_4_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_3\(18)
    );
\b_assign_reg_132[18]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(18),
      I1 => kernel_5(18),
      I2 => \^int_kernel_5_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_4\(18)
    );
\b_assign_reg_132[18]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(18),
      I1 => kernel_6(18),
      I2 => \^int_kernel_6_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_5\(18)
    );
\b_assign_reg_132[18]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(18),
      I1 => kernel_7(18),
      I2 => \^int_kernel_7_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_6\(18)
    );
\b_assign_reg_132[18]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(18),
      I1 => kernel_8(18),
      I2 => \^int_kernel_8_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_7\(18)
    );
\b_assign_reg_132[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(19),
      I1 => kernel_0(19),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      O => \b_assign_reg_132_reg[31]\(18)
    );
\b_assign_reg_132[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(19),
      I1 => kernel_1(19),
      I2 => \^int_kernel_1_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_0\(19)
    );
\b_assign_reg_132[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(19),
      I1 => kernel_2(19),
      I2 => \^int_kernel_2_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_1\(19)
    );
\b_assign_reg_132[19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(19),
      I1 => kernel_3(19),
      I2 => \^int_kernel_3_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_2\(19)
    );
\b_assign_reg_132[19]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(19),
      I1 => kernel_4(19),
      I2 => \^int_kernel_4_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_3\(19)
    );
\b_assign_reg_132[19]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(19),
      I1 => kernel_5(19),
      I2 => \^int_kernel_5_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_4\(19)
    );
\b_assign_reg_132[19]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(19),
      I1 => kernel_6(19),
      I2 => \^int_kernel_6_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_5\(19)
    );
\b_assign_reg_132[19]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(19),
      I1 => kernel_7(19),
      I2 => \^int_kernel_7_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_6\(19)
    );
\b_assign_reg_132[19]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(19),
      I1 => kernel_8(19),
      I2 => \^int_kernel_8_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_7\(19)
    );
\b_assign_reg_132[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(1),
      I1 => kernel_0(1),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      O => \b_assign_reg_132_reg[31]\(0)
    );
\b_assign_reg_132[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(1),
      I1 => kernel_1(1),
      I2 => \^int_kernel_1_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_0\(1)
    );
\b_assign_reg_132[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(1),
      I1 => kernel_2(1),
      I2 => \^int_kernel_2_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_1\(1)
    );
\b_assign_reg_132[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(1),
      I1 => kernel_3(1),
      I2 => \^int_kernel_3_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_2\(1)
    );
\b_assign_reg_132[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(1),
      I1 => kernel_4(1),
      I2 => \^int_kernel_4_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_3\(1)
    );
\b_assign_reg_132[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(1),
      I1 => kernel_5(1),
      I2 => \^int_kernel_5_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_4\(1)
    );
\b_assign_reg_132[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(1),
      I1 => kernel_6(1),
      I2 => \^int_kernel_6_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_5\(1)
    );
\b_assign_reg_132[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(1),
      I1 => kernel_7(1),
      I2 => \^int_kernel_7_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_6\(1)
    );
\b_assign_reg_132[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(1),
      I1 => kernel_8(1),
      I2 => \^int_kernel_8_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_7\(1)
    );
\b_assign_reg_132[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(20),
      I1 => kernel_0(20),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      O => \b_assign_reg_132_reg[31]\(19)
    );
\b_assign_reg_132[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(20),
      I1 => kernel_1(20),
      I2 => \^int_kernel_1_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_0\(20)
    );
\b_assign_reg_132[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(20),
      I1 => kernel_2(20),
      I2 => \^int_kernel_2_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_1\(20)
    );
\b_assign_reg_132[20]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(20),
      I1 => kernel_3(20),
      I2 => \^int_kernel_3_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_2\(20)
    );
\b_assign_reg_132[20]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(20),
      I1 => kernel_4(20),
      I2 => \^int_kernel_4_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_3\(20)
    );
\b_assign_reg_132[20]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(20),
      I1 => kernel_5(20),
      I2 => \^int_kernel_5_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_4\(20)
    );
\b_assign_reg_132[20]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(20),
      I1 => kernel_6(20),
      I2 => \^int_kernel_6_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_5\(20)
    );
\b_assign_reg_132[20]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(20),
      I1 => kernel_7(20),
      I2 => \^int_kernel_7_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_6\(20)
    );
\b_assign_reg_132[20]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(20),
      I1 => kernel_8(20),
      I2 => \^int_kernel_8_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_7\(20)
    );
\b_assign_reg_132[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_0(20),
      O => \b_assign_reg_132[20]_i_3_n_0\
    );
\b_assign_reg_132[20]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_1(20),
      O => \b_assign_reg_132[20]_i_3__0_n_0\
    );
\b_assign_reg_132[20]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_2(20),
      O => \b_assign_reg_132[20]_i_3__1_n_0\
    );
\b_assign_reg_132[20]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_3(20),
      O => \b_assign_reg_132[20]_i_3__2_n_0\
    );
\b_assign_reg_132[20]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_4(20),
      O => \b_assign_reg_132[20]_i_3__3_n_0\
    );
\b_assign_reg_132[20]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_5(20),
      O => \b_assign_reg_132[20]_i_3__4_n_0\
    );
\b_assign_reg_132[20]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_6(20),
      O => \b_assign_reg_132[20]_i_3__5_n_0\
    );
\b_assign_reg_132[20]_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_7(20),
      O => \b_assign_reg_132[20]_i_3__6_n_0\
    );
\b_assign_reg_132[20]_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_8(20),
      O => \b_assign_reg_132[20]_i_3__7_n_0\
    );
\b_assign_reg_132[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_0(19),
      O => \b_assign_reg_132[20]_i_4_n_0\
    );
\b_assign_reg_132[20]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_1(19),
      O => \b_assign_reg_132[20]_i_4__0_n_0\
    );
\b_assign_reg_132[20]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_2(19),
      O => \b_assign_reg_132[20]_i_4__1_n_0\
    );
\b_assign_reg_132[20]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_3(19),
      O => \b_assign_reg_132[20]_i_4__2_n_0\
    );
\b_assign_reg_132[20]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_4(19),
      O => \b_assign_reg_132[20]_i_4__3_n_0\
    );
\b_assign_reg_132[20]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_5(19),
      O => \b_assign_reg_132[20]_i_4__4_n_0\
    );
\b_assign_reg_132[20]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_6(19),
      O => \b_assign_reg_132[20]_i_4__5_n_0\
    );
\b_assign_reg_132[20]_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_7(19),
      O => \b_assign_reg_132[20]_i_4__6_n_0\
    );
\b_assign_reg_132[20]_i_4__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_8(19),
      O => \b_assign_reg_132[20]_i_4__7_n_0\
    );
\b_assign_reg_132[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_0(18),
      O => \b_assign_reg_132[20]_i_5_n_0\
    );
\b_assign_reg_132[20]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_1(18),
      O => \b_assign_reg_132[20]_i_5__0_n_0\
    );
\b_assign_reg_132[20]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_2(18),
      O => \b_assign_reg_132[20]_i_5__1_n_0\
    );
\b_assign_reg_132[20]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_3(18),
      O => \b_assign_reg_132[20]_i_5__2_n_0\
    );
\b_assign_reg_132[20]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_4(18),
      O => \b_assign_reg_132[20]_i_5__3_n_0\
    );
\b_assign_reg_132[20]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_5(18),
      O => \b_assign_reg_132[20]_i_5__4_n_0\
    );
\b_assign_reg_132[20]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_6(18),
      O => \b_assign_reg_132[20]_i_5__5_n_0\
    );
\b_assign_reg_132[20]_i_5__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_7(18),
      O => \b_assign_reg_132[20]_i_5__6_n_0\
    );
\b_assign_reg_132[20]_i_5__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_8(18),
      O => \b_assign_reg_132[20]_i_5__7_n_0\
    );
\b_assign_reg_132[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_0(17),
      O => \b_assign_reg_132[20]_i_6_n_0\
    );
\b_assign_reg_132[20]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_1(17),
      O => \b_assign_reg_132[20]_i_6__0_n_0\
    );
\b_assign_reg_132[20]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_2(17),
      O => \b_assign_reg_132[20]_i_6__1_n_0\
    );
\b_assign_reg_132[20]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_3(17),
      O => \b_assign_reg_132[20]_i_6__2_n_0\
    );
\b_assign_reg_132[20]_i_6__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_4(17),
      O => \b_assign_reg_132[20]_i_6__3_n_0\
    );
\b_assign_reg_132[20]_i_6__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_5(17),
      O => \b_assign_reg_132[20]_i_6__4_n_0\
    );
\b_assign_reg_132[20]_i_6__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_6(17),
      O => \b_assign_reg_132[20]_i_6__5_n_0\
    );
\b_assign_reg_132[20]_i_6__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_7(17),
      O => \b_assign_reg_132[20]_i_6__6_n_0\
    );
\b_assign_reg_132[20]_i_6__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_8(17),
      O => \b_assign_reg_132[20]_i_6__7_n_0\
    );
\b_assign_reg_132[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(21),
      I1 => kernel_0(21),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      O => \b_assign_reg_132_reg[31]\(20)
    );
\b_assign_reg_132[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(21),
      I1 => kernel_1(21),
      I2 => \^int_kernel_1_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_0\(21)
    );
\b_assign_reg_132[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(21),
      I1 => kernel_2(21),
      I2 => \^int_kernel_2_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_1\(21)
    );
\b_assign_reg_132[21]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(21),
      I1 => kernel_3(21),
      I2 => \^int_kernel_3_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_2\(21)
    );
\b_assign_reg_132[21]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(21),
      I1 => kernel_4(21),
      I2 => \^int_kernel_4_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_3\(21)
    );
\b_assign_reg_132[21]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(21),
      I1 => kernel_5(21),
      I2 => \^int_kernel_5_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_4\(21)
    );
\b_assign_reg_132[21]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(21),
      I1 => kernel_6(21),
      I2 => \^int_kernel_6_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_5\(21)
    );
\b_assign_reg_132[21]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(21),
      I1 => kernel_7(21),
      I2 => \^int_kernel_7_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_6\(21)
    );
\b_assign_reg_132[21]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(21),
      I1 => kernel_8(21),
      I2 => \^int_kernel_8_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_7\(21)
    );
\b_assign_reg_132[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(22),
      I1 => kernel_0(22),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      O => \b_assign_reg_132_reg[31]\(21)
    );
\b_assign_reg_132[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(22),
      I1 => kernel_1(22),
      I2 => \^int_kernel_1_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_0\(22)
    );
\b_assign_reg_132[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(22),
      I1 => kernel_2(22),
      I2 => \^int_kernel_2_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_1\(22)
    );
\b_assign_reg_132[22]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(22),
      I1 => kernel_3(22),
      I2 => \^int_kernel_3_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_2\(22)
    );
\b_assign_reg_132[22]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(22),
      I1 => kernel_4(22),
      I2 => \^int_kernel_4_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_3\(22)
    );
\b_assign_reg_132[22]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(22),
      I1 => kernel_5(22),
      I2 => \^int_kernel_5_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_4\(22)
    );
\b_assign_reg_132[22]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(22),
      I1 => kernel_6(22),
      I2 => \^int_kernel_6_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_5\(22)
    );
\b_assign_reg_132[22]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(22),
      I1 => kernel_7(22),
      I2 => \^int_kernel_7_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_6\(22)
    );
\b_assign_reg_132[22]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(22),
      I1 => kernel_8(22),
      I2 => \^int_kernel_8_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_7\(22)
    );
\b_assign_reg_132[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(23),
      I1 => kernel_0(23),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      O => \b_assign_reg_132_reg[31]\(22)
    );
\b_assign_reg_132[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(23),
      I1 => kernel_1(23),
      I2 => \^int_kernel_1_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_0\(23)
    );
\b_assign_reg_132[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(23),
      I1 => kernel_2(23),
      I2 => \^int_kernel_2_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_1\(23)
    );
\b_assign_reg_132[23]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(23),
      I1 => kernel_3(23),
      I2 => \^int_kernel_3_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_2\(23)
    );
\b_assign_reg_132[23]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(23),
      I1 => kernel_4(23),
      I2 => \^int_kernel_4_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_3\(23)
    );
\b_assign_reg_132[23]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(23),
      I1 => kernel_5(23),
      I2 => \^int_kernel_5_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_4\(23)
    );
\b_assign_reg_132[23]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(23),
      I1 => kernel_6(23),
      I2 => \^int_kernel_6_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_5\(23)
    );
\b_assign_reg_132[23]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(23),
      I1 => kernel_7(23),
      I2 => \^int_kernel_7_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_6\(23)
    );
\b_assign_reg_132[23]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(23),
      I1 => kernel_8(23),
      I2 => \^int_kernel_8_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_7\(23)
    );
\b_assign_reg_132[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(24),
      I1 => kernel_0(24),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      O => \b_assign_reg_132_reg[31]\(23)
    );
\b_assign_reg_132[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(24),
      I1 => kernel_1(24),
      I2 => \^int_kernel_1_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_0\(24)
    );
\b_assign_reg_132[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(24),
      I1 => kernel_2(24),
      I2 => \^int_kernel_2_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_1\(24)
    );
\b_assign_reg_132[24]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(24),
      I1 => kernel_3(24),
      I2 => \^int_kernel_3_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_2\(24)
    );
\b_assign_reg_132[24]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(24),
      I1 => kernel_4(24),
      I2 => \^int_kernel_4_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_3\(24)
    );
\b_assign_reg_132[24]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(24),
      I1 => kernel_5(24),
      I2 => \^int_kernel_5_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_4\(24)
    );
\b_assign_reg_132[24]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(24),
      I1 => kernel_6(24),
      I2 => \^int_kernel_6_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_5\(24)
    );
\b_assign_reg_132[24]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(24),
      I1 => kernel_7(24),
      I2 => \^int_kernel_7_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_6\(24)
    );
\b_assign_reg_132[24]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(24),
      I1 => kernel_8(24),
      I2 => \^int_kernel_8_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_7\(24)
    );
\b_assign_reg_132[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_0(24),
      O => \b_assign_reg_132[24]_i_3_n_0\
    );
\b_assign_reg_132[24]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_1(24),
      O => \b_assign_reg_132[24]_i_3__0_n_0\
    );
\b_assign_reg_132[24]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_2(24),
      O => \b_assign_reg_132[24]_i_3__1_n_0\
    );
\b_assign_reg_132[24]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_3(24),
      O => \b_assign_reg_132[24]_i_3__2_n_0\
    );
\b_assign_reg_132[24]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_4(24),
      O => \b_assign_reg_132[24]_i_3__3_n_0\
    );
\b_assign_reg_132[24]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_5(24),
      O => \b_assign_reg_132[24]_i_3__4_n_0\
    );
\b_assign_reg_132[24]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_6(24),
      O => \b_assign_reg_132[24]_i_3__5_n_0\
    );
\b_assign_reg_132[24]_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_7(24),
      O => \b_assign_reg_132[24]_i_3__6_n_0\
    );
\b_assign_reg_132[24]_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_8(24),
      O => \b_assign_reg_132[24]_i_3__7_n_0\
    );
\b_assign_reg_132[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_0(23),
      O => \b_assign_reg_132[24]_i_4_n_0\
    );
\b_assign_reg_132[24]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_1(23),
      O => \b_assign_reg_132[24]_i_4__0_n_0\
    );
\b_assign_reg_132[24]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_2(23),
      O => \b_assign_reg_132[24]_i_4__1_n_0\
    );
\b_assign_reg_132[24]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_3(23),
      O => \b_assign_reg_132[24]_i_4__2_n_0\
    );
\b_assign_reg_132[24]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_4(23),
      O => \b_assign_reg_132[24]_i_4__3_n_0\
    );
\b_assign_reg_132[24]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_5(23),
      O => \b_assign_reg_132[24]_i_4__4_n_0\
    );
\b_assign_reg_132[24]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_6(23),
      O => \b_assign_reg_132[24]_i_4__5_n_0\
    );
\b_assign_reg_132[24]_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_7(23),
      O => \b_assign_reg_132[24]_i_4__6_n_0\
    );
\b_assign_reg_132[24]_i_4__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_8(23),
      O => \b_assign_reg_132[24]_i_4__7_n_0\
    );
\b_assign_reg_132[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_0(22),
      O => \b_assign_reg_132[24]_i_5_n_0\
    );
\b_assign_reg_132[24]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_1(22),
      O => \b_assign_reg_132[24]_i_5__0_n_0\
    );
\b_assign_reg_132[24]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_2(22),
      O => \b_assign_reg_132[24]_i_5__1_n_0\
    );
\b_assign_reg_132[24]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_3(22),
      O => \b_assign_reg_132[24]_i_5__2_n_0\
    );
\b_assign_reg_132[24]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_4(22),
      O => \b_assign_reg_132[24]_i_5__3_n_0\
    );
\b_assign_reg_132[24]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_5(22),
      O => \b_assign_reg_132[24]_i_5__4_n_0\
    );
\b_assign_reg_132[24]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_6(22),
      O => \b_assign_reg_132[24]_i_5__5_n_0\
    );
\b_assign_reg_132[24]_i_5__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_7(22),
      O => \b_assign_reg_132[24]_i_5__6_n_0\
    );
\b_assign_reg_132[24]_i_5__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_8(22),
      O => \b_assign_reg_132[24]_i_5__7_n_0\
    );
\b_assign_reg_132[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_0(21),
      O => \b_assign_reg_132[24]_i_6_n_0\
    );
\b_assign_reg_132[24]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_1(21),
      O => \b_assign_reg_132[24]_i_6__0_n_0\
    );
\b_assign_reg_132[24]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_2(21),
      O => \b_assign_reg_132[24]_i_6__1_n_0\
    );
\b_assign_reg_132[24]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_3(21),
      O => \b_assign_reg_132[24]_i_6__2_n_0\
    );
\b_assign_reg_132[24]_i_6__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_4(21),
      O => \b_assign_reg_132[24]_i_6__3_n_0\
    );
\b_assign_reg_132[24]_i_6__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_5(21),
      O => \b_assign_reg_132[24]_i_6__4_n_0\
    );
\b_assign_reg_132[24]_i_6__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_6(21),
      O => \b_assign_reg_132[24]_i_6__5_n_0\
    );
\b_assign_reg_132[24]_i_6__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_7(21),
      O => \b_assign_reg_132[24]_i_6__6_n_0\
    );
\b_assign_reg_132[24]_i_6__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_8(21),
      O => \b_assign_reg_132[24]_i_6__7_n_0\
    );
\b_assign_reg_132[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(25),
      I1 => kernel_0(25),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      O => \b_assign_reg_132_reg[31]\(24)
    );
\b_assign_reg_132[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(25),
      I1 => kernel_1(25),
      I2 => \^int_kernel_1_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_0\(25)
    );
\b_assign_reg_132[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(25),
      I1 => kernel_2(25),
      I2 => \^int_kernel_2_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_1\(25)
    );
\b_assign_reg_132[25]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(25),
      I1 => kernel_3(25),
      I2 => \^int_kernel_3_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_2\(25)
    );
\b_assign_reg_132[25]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(25),
      I1 => kernel_4(25),
      I2 => \^int_kernel_4_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_3\(25)
    );
\b_assign_reg_132[25]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(25),
      I1 => kernel_5(25),
      I2 => \^int_kernel_5_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_4\(25)
    );
\b_assign_reg_132[25]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(25),
      I1 => kernel_6(25),
      I2 => \^int_kernel_6_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_5\(25)
    );
\b_assign_reg_132[25]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(25),
      I1 => kernel_7(25),
      I2 => \^int_kernel_7_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_6\(25)
    );
\b_assign_reg_132[25]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(25),
      I1 => kernel_8(25),
      I2 => \^int_kernel_8_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_7\(25)
    );
\b_assign_reg_132[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(26),
      I1 => kernel_0(26),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      O => \b_assign_reg_132_reg[31]\(25)
    );
\b_assign_reg_132[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(26),
      I1 => kernel_1(26),
      I2 => \^int_kernel_1_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_0\(26)
    );
\b_assign_reg_132[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(26),
      I1 => kernel_2(26),
      I2 => \^int_kernel_2_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_1\(26)
    );
\b_assign_reg_132[26]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(26),
      I1 => kernel_3(26),
      I2 => \^int_kernel_3_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_2\(26)
    );
\b_assign_reg_132[26]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(26),
      I1 => kernel_4(26),
      I2 => \^int_kernel_4_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_3\(26)
    );
\b_assign_reg_132[26]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(26),
      I1 => kernel_5(26),
      I2 => \^int_kernel_5_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_4\(26)
    );
\b_assign_reg_132[26]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(26),
      I1 => kernel_6(26),
      I2 => \^int_kernel_6_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_5\(26)
    );
\b_assign_reg_132[26]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(26),
      I1 => kernel_7(26),
      I2 => \^int_kernel_7_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_6\(26)
    );
\b_assign_reg_132[26]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(26),
      I1 => kernel_8(26),
      I2 => \^int_kernel_8_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_7\(26)
    );
\b_assign_reg_132[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(27),
      I1 => kernel_0(27),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      O => \b_assign_reg_132_reg[31]\(26)
    );
\b_assign_reg_132[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(27),
      I1 => kernel_1(27),
      I2 => \^int_kernel_1_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_0\(27)
    );
\b_assign_reg_132[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(27),
      I1 => kernel_2(27),
      I2 => \^int_kernel_2_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_1\(27)
    );
\b_assign_reg_132[27]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(27),
      I1 => kernel_3(27),
      I2 => \^int_kernel_3_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_2\(27)
    );
\b_assign_reg_132[27]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(27),
      I1 => kernel_4(27),
      I2 => \^int_kernel_4_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_3\(27)
    );
\b_assign_reg_132[27]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(27),
      I1 => kernel_5(27),
      I2 => \^int_kernel_5_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_4\(27)
    );
\b_assign_reg_132[27]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(27),
      I1 => kernel_6(27),
      I2 => \^int_kernel_6_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_5\(27)
    );
\b_assign_reg_132[27]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(27),
      I1 => kernel_7(27),
      I2 => \^int_kernel_7_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_6\(27)
    );
\b_assign_reg_132[27]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(27),
      I1 => kernel_8(27),
      I2 => \^int_kernel_8_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_7\(27)
    );
\b_assign_reg_132[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(28),
      I1 => kernel_0(28),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      O => \b_assign_reg_132_reg[31]\(27)
    );
\b_assign_reg_132[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(28),
      I1 => kernel_1(28),
      I2 => \^int_kernel_1_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_0\(28)
    );
\b_assign_reg_132[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(28),
      I1 => kernel_2(28),
      I2 => \^int_kernel_2_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_1\(28)
    );
\b_assign_reg_132[28]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(28),
      I1 => kernel_3(28),
      I2 => \^int_kernel_3_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_2\(28)
    );
\b_assign_reg_132[28]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(28),
      I1 => kernel_4(28),
      I2 => \^int_kernel_4_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_3\(28)
    );
\b_assign_reg_132[28]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(28),
      I1 => kernel_5(28),
      I2 => \^int_kernel_5_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_4\(28)
    );
\b_assign_reg_132[28]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(28),
      I1 => kernel_6(28),
      I2 => \^int_kernel_6_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_5\(28)
    );
\b_assign_reg_132[28]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(28),
      I1 => kernel_7(28),
      I2 => \^int_kernel_7_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_6\(28)
    );
\b_assign_reg_132[28]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(28),
      I1 => kernel_8(28),
      I2 => \^int_kernel_8_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_7\(28)
    );
\b_assign_reg_132[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_0(28),
      O => \b_assign_reg_132[28]_i_3_n_0\
    );
\b_assign_reg_132[28]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_1(28),
      O => \b_assign_reg_132[28]_i_3__0_n_0\
    );
\b_assign_reg_132[28]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_2(28),
      O => \b_assign_reg_132[28]_i_3__1_n_0\
    );
\b_assign_reg_132[28]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_3(28),
      O => \b_assign_reg_132[28]_i_3__2_n_0\
    );
\b_assign_reg_132[28]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_4(28),
      O => \b_assign_reg_132[28]_i_3__3_n_0\
    );
\b_assign_reg_132[28]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_5(28),
      O => \b_assign_reg_132[28]_i_3__4_n_0\
    );
\b_assign_reg_132[28]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_6(28),
      O => \b_assign_reg_132[28]_i_3__5_n_0\
    );
\b_assign_reg_132[28]_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_7(28),
      O => \b_assign_reg_132[28]_i_3__6_n_0\
    );
\b_assign_reg_132[28]_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_8(28),
      O => \b_assign_reg_132[28]_i_3__7_n_0\
    );
\b_assign_reg_132[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_0(27),
      O => \b_assign_reg_132[28]_i_4_n_0\
    );
\b_assign_reg_132[28]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_1(27),
      O => \b_assign_reg_132[28]_i_4__0_n_0\
    );
\b_assign_reg_132[28]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_2(27),
      O => \b_assign_reg_132[28]_i_4__1_n_0\
    );
\b_assign_reg_132[28]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_3(27),
      O => \b_assign_reg_132[28]_i_4__2_n_0\
    );
\b_assign_reg_132[28]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_4(27),
      O => \b_assign_reg_132[28]_i_4__3_n_0\
    );
\b_assign_reg_132[28]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_5(27),
      O => \b_assign_reg_132[28]_i_4__4_n_0\
    );
\b_assign_reg_132[28]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_6(27),
      O => \b_assign_reg_132[28]_i_4__5_n_0\
    );
\b_assign_reg_132[28]_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_7(27),
      O => \b_assign_reg_132[28]_i_4__6_n_0\
    );
\b_assign_reg_132[28]_i_4__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_8(27),
      O => \b_assign_reg_132[28]_i_4__7_n_0\
    );
\b_assign_reg_132[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_0(26),
      O => \b_assign_reg_132[28]_i_5_n_0\
    );
\b_assign_reg_132[28]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_1(26),
      O => \b_assign_reg_132[28]_i_5__0_n_0\
    );
\b_assign_reg_132[28]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_2(26),
      O => \b_assign_reg_132[28]_i_5__1_n_0\
    );
\b_assign_reg_132[28]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_3(26),
      O => \b_assign_reg_132[28]_i_5__2_n_0\
    );
\b_assign_reg_132[28]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_4(26),
      O => \b_assign_reg_132[28]_i_5__3_n_0\
    );
\b_assign_reg_132[28]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_5(26),
      O => \b_assign_reg_132[28]_i_5__4_n_0\
    );
\b_assign_reg_132[28]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_6(26),
      O => \b_assign_reg_132[28]_i_5__5_n_0\
    );
\b_assign_reg_132[28]_i_5__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_7(26),
      O => \b_assign_reg_132[28]_i_5__6_n_0\
    );
\b_assign_reg_132[28]_i_5__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_8(26),
      O => \b_assign_reg_132[28]_i_5__7_n_0\
    );
\b_assign_reg_132[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_0(25),
      O => \b_assign_reg_132[28]_i_6_n_0\
    );
\b_assign_reg_132[28]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_1(25),
      O => \b_assign_reg_132[28]_i_6__0_n_0\
    );
\b_assign_reg_132[28]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_2(25),
      O => \b_assign_reg_132[28]_i_6__1_n_0\
    );
\b_assign_reg_132[28]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_3(25),
      O => \b_assign_reg_132[28]_i_6__2_n_0\
    );
\b_assign_reg_132[28]_i_6__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_4(25),
      O => \b_assign_reg_132[28]_i_6__3_n_0\
    );
\b_assign_reg_132[28]_i_6__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_5(25),
      O => \b_assign_reg_132[28]_i_6__4_n_0\
    );
\b_assign_reg_132[28]_i_6__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_6(25),
      O => \b_assign_reg_132[28]_i_6__5_n_0\
    );
\b_assign_reg_132[28]_i_6__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_7(25),
      O => \b_assign_reg_132[28]_i_6__6_n_0\
    );
\b_assign_reg_132[28]_i_6__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_8(25),
      O => \b_assign_reg_132[28]_i_6__7_n_0\
    );
\b_assign_reg_132[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(29),
      I1 => kernel_0(29),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      O => \b_assign_reg_132_reg[31]\(28)
    );
\b_assign_reg_132[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(29),
      I1 => kernel_1(29),
      I2 => \^int_kernel_1_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_0\(29)
    );
\b_assign_reg_132[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(29),
      I1 => kernel_2(29),
      I2 => \^int_kernel_2_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_1\(29)
    );
\b_assign_reg_132[29]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(29),
      I1 => kernel_3(29),
      I2 => \^int_kernel_3_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_2\(29)
    );
\b_assign_reg_132[29]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(29),
      I1 => kernel_4(29),
      I2 => \^int_kernel_4_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_3\(29)
    );
\b_assign_reg_132[29]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(29),
      I1 => kernel_5(29),
      I2 => \^int_kernel_5_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_4\(29)
    );
\b_assign_reg_132[29]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(29),
      I1 => kernel_6(29),
      I2 => \^int_kernel_6_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_5\(29)
    );
\b_assign_reg_132[29]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(29),
      I1 => kernel_7(29),
      I2 => \^int_kernel_7_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_6\(29)
    );
\b_assign_reg_132[29]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(29),
      I1 => kernel_8(29),
      I2 => \^int_kernel_8_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_7\(29)
    );
\b_assign_reg_132[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(2),
      I1 => kernel_0(2),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      O => \b_assign_reg_132_reg[31]\(1)
    );
\b_assign_reg_132[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(2),
      I1 => kernel_1(2),
      I2 => \^int_kernel_1_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_0\(2)
    );
\b_assign_reg_132[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(2),
      I1 => kernel_2(2),
      I2 => \^int_kernel_2_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_1\(2)
    );
\b_assign_reg_132[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(2),
      I1 => kernel_3(2),
      I2 => \^int_kernel_3_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_2\(2)
    );
\b_assign_reg_132[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(2),
      I1 => kernel_4(2),
      I2 => \^int_kernel_4_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_3\(2)
    );
\b_assign_reg_132[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(2),
      I1 => kernel_5(2),
      I2 => \^int_kernel_5_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_4\(2)
    );
\b_assign_reg_132[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(2),
      I1 => kernel_6(2),
      I2 => \^int_kernel_6_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_5\(2)
    );
\b_assign_reg_132[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(2),
      I1 => kernel_7(2),
      I2 => \^int_kernel_7_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_6\(2)
    );
\b_assign_reg_132[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(2),
      I1 => kernel_8(2),
      I2 => \^int_kernel_8_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_7\(2)
    );
\b_assign_reg_132[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(30),
      I1 => kernel_0(30),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      O => \b_assign_reg_132_reg[31]\(29)
    );
\b_assign_reg_132[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(30),
      I1 => kernel_1(30),
      I2 => \^int_kernel_1_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_0\(30)
    );
\b_assign_reg_132[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(30),
      I1 => kernel_2(30),
      I2 => \^int_kernel_2_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_1\(30)
    );
\b_assign_reg_132[30]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(30),
      I1 => kernel_3(30),
      I2 => \^int_kernel_3_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_2\(30)
    );
\b_assign_reg_132[30]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(30),
      I1 => kernel_4(30),
      I2 => \^int_kernel_4_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_3\(30)
    );
\b_assign_reg_132[30]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(30),
      I1 => kernel_5(30),
      I2 => \^int_kernel_5_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_4\(30)
    );
\b_assign_reg_132[30]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(30),
      I1 => kernel_6(30),
      I2 => \^int_kernel_6_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_5\(30)
    );
\b_assign_reg_132[30]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(30),
      I1 => kernel_7(30),
      I2 => \^int_kernel_7_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_6\(30)
    );
\b_assign_reg_132[30]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(30),
      I1 => kernel_8(30),
      I2 => \^int_kernel_8_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_7\(30)
    );
\b_assign_reg_132[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^int_kernel_0_reg[31]_0\(1),
      I1 => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(31),
      O => \b_assign_reg_132_reg[31]\(30)
    );
\b_assign_reg_132[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^int_kernel_1_reg[31]_0\(0),
      I1 => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(31),
      O => \^b_assign_reg_132_reg[31]_0\(31)
    );
\b_assign_reg_132[31]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^int_kernel_2_reg[31]_0\(0),
      I1 => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(31),
      O => \^b_assign_reg_132_reg[31]_1\(31)
    );
\b_assign_reg_132[31]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^int_kernel_3_reg[31]_0\(0),
      I1 => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(31),
      O => \^b_assign_reg_132_reg[31]_2\(31)
    );
\b_assign_reg_132[31]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^int_kernel_4_reg[31]_0\(0),
      I1 => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(31),
      O => \^b_assign_reg_132_reg[31]_3\(31)
    );
\b_assign_reg_132[31]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^int_kernel_5_reg[31]_0\(0),
      I1 => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(31),
      O => \^b_assign_reg_132_reg[31]_4\(31)
    );
\b_assign_reg_132[31]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^int_kernel_6_reg[31]_0\(0),
      I1 => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(31),
      O => \^b_assign_reg_132_reg[31]_5\(31)
    );
\b_assign_reg_132[31]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^int_kernel_7_reg[31]_0\(0),
      I1 => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(31),
      O => \^b_assign_reg_132_reg[31]_6\(31)
    );
\b_assign_reg_132[31]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^int_kernel_8_reg[31]_0\(0),
      I1 => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(31),
      O => \^b_assign_reg_132_reg[31]_7\(31)
    );
\b_assign_reg_132[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_kernel_0_reg[31]_0\(1),
      O => \b_assign_reg_132[31]_i_3_n_0\
    );
\b_assign_reg_132[31]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_kernel_1_reg[31]_0\(0),
      O => \b_assign_reg_132[31]_i_3__0_n_0\
    );
\b_assign_reg_132[31]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_kernel_2_reg[31]_0\(0),
      O => \b_assign_reg_132[31]_i_3__1_n_0\
    );
\b_assign_reg_132[31]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_kernel_3_reg[31]_0\(0),
      O => \b_assign_reg_132[31]_i_3__2_n_0\
    );
\b_assign_reg_132[31]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_kernel_4_reg[31]_0\(0),
      O => \b_assign_reg_132[31]_i_3__3_n_0\
    );
\b_assign_reg_132[31]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_kernel_5_reg[31]_0\(0),
      O => \b_assign_reg_132[31]_i_3__4_n_0\
    );
\b_assign_reg_132[31]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_kernel_6_reg[31]_0\(0),
      O => \b_assign_reg_132[31]_i_3__5_n_0\
    );
\b_assign_reg_132[31]_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_kernel_7_reg[31]_0\(0),
      O => \b_assign_reg_132[31]_i_3__6_n_0\
    );
\b_assign_reg_132[31]_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_kernel_8_reg[31]_0\(0),
      O => \b_assign_reg_132[31]_i_3__7_n_0\
    );
\b_assign_reg_132[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_0(30),
      O => \b_assign_reg_132[31]_i_4_n_0\
    );
\b_assign_reg_132[31]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_1(30),
      O => \b_assign_reg_132[31]_i_4__0_n_0\
    );
\b_assign_reg_132[31]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_2(30),
      O => \b_assign_reg_132[31]_i_4__1_n_0\
    );
\b_assign_reg_132[31]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_3(30),
      O => \b_assign_reg_132[31]_i_4__2_n_0\
    );
\b_assign_reg_132[31]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_4(30),
      O => \b_assign_reg_132[31]_i_4__3_n_0\
    );
\b_assign_reg_132[31]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_5(30),
      O => \b_assign_reg_132[31]_i_4__4_n_0\
    );
\b_assign_reg_132[31]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_6(30),
      O => \b_assign_reg_132[31]_i_4__5_n_0\
    );
\b_assign_reg_132[31]_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_7(30),
      O => \b_assign_reg_132[31]_i_4__6_n_0\
    );
\b_assign_reg_132[31]_i_4__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_8(30),
      O => \b_assign_reg_132[31]_i_4__7_n_0\
    );
\b_assign_reg_132[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_0(29),
      O => \b_assign_reg_132[31]_i_5_n_0\
    );
\b_assign_reg_132[31]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_1(29),
      O => \b_assign_reg_132[31]_i_5__0_n_0\
    );
\b_assign_reg_132[31]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_2(29),
      O => \b_assign_reg_132[31]_i_5__1_n_0\
    );
\b_assign_reg_132[31]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_3(29),
      O => \b_assign_reg_132[31]_i_5__2_n_0\
    );
\b_assign_reg_132[31]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_4(29),
      O => \b_assign_reg_132[31]_i_5__3_n_0\
    );
\b_assign_reg_132[31]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_5(29),
      O => \b_assign_reg_132[31]_i_5__4_n_0\
    );
\b_assign_reg_132[31]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_6(29),
      O => \b_assign_reg_132[31]_i_5__5_n_0\
    );
\b_assign_reg_132[31]_i_5__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_7(29),
      O => \b_assign_reg_132[31]_i_5__6_n_0\
    );
\b_assign_reg_132[31]_i_5__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_8(29),
      O => \b_assign_reg_132[31]_i_5__7_n_0\
    );
\b_assign_reg_132[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(3),
      I1 => kernel_0(3),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      O => \b_assign_reg_132_reg[31]\(2)
    );
\b_assign_reg_132[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(3),
      I1 => kernel_1(3),
      I2 => \^int_kernel_1_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_0\(3)
    );
\b_assign_reg_132[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(3),
      I1 => kernel_2(3),
      I2 => \^int_kernel_2_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_1\(3)
    );
\b_assign_reg_132[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(3),
      I1 => kernel_3(3),
      I2 => \^int_kernel_3_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_2\(3)
    );
\b_assign_reg_132[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(3),
      I1 => kernel_4(3),
      I2 => \^int_kernel_4_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_3\(3)
    );
\b_assign_reg_132[3]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(3),
      I1 => kernel_5(3),
      I2 => \^int_kernel_5_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_4\(3)
    );
\b_assign_reg_132[3]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(3),
      I1 => kernel_6(3),
      I2 => \^int_kernel_6_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_5\(3)
    );
\b_assign_reg_132[3]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(3),
      I1 => kernel_7(3),
      I2 => \^int_kernel_7_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_6\(3)
    );
\b_assign_reg_132[3]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(3),
      I1 => kernel_8(3),
      I2 => \^int_kernel_8_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_7\(3)
    );
\b_assign_reg_132[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(4),
      I1 => kernel_0(4),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      O => \b_assign_reg_132_reg[31]\(3)
    );
\b_assign_reg_132[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(4),
      I1 => kernel_1(4),
      I2 => \^int_kernel_1_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_0\(4)
    );
\b_assign_reg_132[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(4),
      I1 => kernel_2(4),
      I2 => \^int_kernel_2_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_1\(4)
    );
\b_assign_reg_132[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(4),
      I1 => kernel_3(4),
      I2 => \^int_kernel_3_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_2\(4)
    );
\b_assign_reg_132[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(4),
      I1 => kernel_4(4),
      I2 => \^int_kernel_4_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_3\(4)
    );
\b_assign_reg_132[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(4),
      I1 => kernel_5(4),
      I2 => \^int_kernel_5_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_4\(4)
    );
\b_assign_reg_132[4]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(4),
      I1 => kernel_6(4),
      I2 => \^int_kernel_6_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_5\(4)
    );
\b_assign_reg_132[4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(4),
      I1 => kernel_7(4),
      I2 => \^int_kernel_7_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_6\(4)
    );
\b_assign_reg_132[4]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(4),
      I1 => kernel_8(4),
      I2 => \^int_kernel_8_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_7\(4)
    );
\b_assign_reg_132[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_kernel_0_reg[31]_0\(0),
      O => \b_assign_reg_132[4]_i_3_n_0\
    );
\b_assign_reg_132[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^b_assign_reg_132_reg[31]_0\(0),
      O => \b_assign_reg_132[4]_i_3__0_n_0\
    );
\b_assign_reg_132[4]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^b_assign_reg_132_reg[31]_1\(0),
      O => \b_assign_reg_132[4]_i_3__1_n_0\
    );
\b_assign_reg_132[4]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^b_assign_reg_132_reg[31]_2\(0),
      O => \b_assign_reg_132[4]_i_3__2_n_0\
    );
\b_assign_reg_132[4]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^b_assign_reg_132_reg[31]_3\(0),
      O => \b_assign_reg_132[4]_i_3__3_n_0\
    );
\b_assign_reg_132[4]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^b_assign_reg_132_reg[31]_4\(0),
      O => \b_assign_reg_132[4]_i_3__4_n_0\
    );
\b_assign_reg_132[4]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^b_assign_reg_132_reg[31]_5\(0),
      O => \b_assign_reg_132[4]_i_3__5_n_0\
    );
\b_assign_reg_132[4]_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^b_assign_reg_132_reg[31]_6\(0),
      O => \b_assign_reg_132[4]_i_3__6_n_0\
    );
\b_assign_reg_132[4]_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^b_assign_reg_132_reg[31]_7\(0),
      O => \b_assign_reg_132[4]_i_3__7_n_0\
    );
\b_assign_reg_132[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_0(4),
      O => \b_assign_reg_132[4]_i_4_n_0\
    );
\b_assign_reg_132[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_1(4),
      O => \b_assign_reg_132[4]_i_4__0_n_0\
    );
\b_assign_reg_132[4]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_2(4),
      O => \b_assign_reg_132[4]_i_4__1_n_0\
    );
\b_assign_reg_132[4]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_3(4),
      O => \b_assign_reg_132[4]_i_4__2_n_0\
    );
\b_assign_reg_132[4]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_4(4),
      O => \b_assign_reg_132[4]_i_4__3_n_0\
    );
\b_assign_reg_132[4]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_5(4),
      O => \b_assign_reg_132[4]_i_4__4_n_0\
    );
\b_assign_reg_132[4]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_6(4),
      O => \b_assign_reg_132[4]_i_4__5_n_0\
    );
\b_assign_reg_132[4]_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_7(4),
      O => \b_assign_reg_132[4]_i_4__6_n_0\
    );
\b_assign_reg_132[4]_i_4__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_8(4),
      O => \b_assign_reg_132[4]_i_4__7_n_0\
    );
\b_assign_reg_132[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_0(3),
      O => \b_assign_reg_132[4]_i_5_n_0\
    );
\b_assign_reg_132[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_1(3),
      O => \b_assign_reg_132[4]_i_5__0_n_0\
    );
\b_assign_reg_132[4]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_2(3),
      O => \b_assign_reg_132[4]_i_5__1_n_0\
    );
\b_assign_reg_132[4]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_3(3),
      O => \b_assign_reg_132[4]_i_5__2_n_0\
    );
\b_assign_reg_132[4]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_4(3),
      O => \b_assign_reg_132[4]_i_5__3_n_0\
    );
\b_assign_reg_132[4]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_5(3),
      O => \b_assign_reg_132[4]_i_5__4_n_0\
    );
\b_assign_reg_132[4]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_6(3),
      O => \b_assign_reg_132[4]_i_5__5_n_0\
    );
\b_assign_reg_132[4]_i_5__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_7(3),
      O => \b_assign_reg_132[4]_i_5__6_n_0\
    );
\b_assign_reg_132[4]_i_5__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_8(3),
      O => \b_assign_reg_132[4]_i_5__7_n_0\
    );
\b_assign_reg_132[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_0(2),
      O => \b_assign_reg_132[4]_i_6_n_0\
    );
\b_assign_reg_132[4]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_1(2),
      O => \b_assign_reg_132[4]_i_6__0_n_0\
    );
\b_assign_reg_132[4]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_2(2),
      O => \b_assign_reg_132[4]_i_6__1_n_0\
    );
\b_assign_reg_132[4]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_3(2),
      O => \b_assign_reg_132[4]_i_6__2_n_0\
    );
\b_assign_reg_132[4]_i_6__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_4(2),
      O => \b_assign_reg_132[4]_i_6__3_n_0\
    );
\b_assign_reg_132[4]_i_6__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_5(2),
      O => \b_assign_reg_132[4]_i_6__4_n_0\
    );
\b_assign_reg_132[4]_i_6__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_6(2),
      O => \b_assign_reg_132[4]_i_6__5_n_0\
    );
\b_assign_reg_132[4]_i_6__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_7(2),
      O => \b_assign_reg_132[4]_i_6__6_n_0\
    );
\b_assign_reg_132[4]_i_6__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_8(2),
      O => \b_assign_reg_132[4]_i_6__7_n_0\
    );
\b_assign_reg_132[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_0(1),
      O => \b_assign_reg_132[4]_i_7_n_0\
    );
\b_assign_reg_132[4]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_1(1),
      O => \b_assign_reg_132[4]_i_7__0_n_0\
    );
\b_assign_reg_132[4]_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_2(1),
      O => \b_assign_reg_132[4]_i_7__1_n_0\
    );
\b_assign_reg_132[4]_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_3(1),
      O => \b_assign_reg_132[4]_i_7__2_n_0\
    );
\b_assign_reg_132[4]_i_7__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_4(1),
      O => \b_assign_reg_132[4]_i_7__3_n_0\
    );
\b_assign_reg_132[4]_i_7__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_5(1),
      O => \b_assign_reg_132[4]_i_7__4_n_0\
    );
\b_assign_reg_132[4]_i_7__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_6(1),
      O => \b_assign_reg_132[4]_i_7__5_n_0\
    );
\b_assign_reg_132[4]_i_7__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_7(1),
      O => \b_assign_reg_132[4]_i_7__6_n_0\
    );
\b_assign_reg_132[4]_i_7__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_8(1),
      O => \b_assign_reg_132[4]_i_7__7_n_0\
    );
\b_assign_reg_132[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(5),
      I1 => kernel_0(5),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      O => \b_assign_reg_132_reg[31]\(4)
    );
\b_assign_reg_132[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(5),
      I1 => kernel_1(5),
      I2 => \^int_kernel_1_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_0\(5)
    );
\b_assign_reg_132[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(5),
      I1 => kernel_2(5),
      I2 => \^int_kernel_2_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_1\(5)
    );
\b_assign_reg_132[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(5),
      I1 => kernel_3(5),
      I2 => \^int_kernel_3_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_2\(5)
    );
\b_assign_reg_132[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(5),
      I1 => kernel_4(5),
      I2 => \^int_kernel_4_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_3\(5)
    );
\b_assign_reg_132[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(5),
      I1 => kernel_5(5),
      I2 => \^int_kernel_5_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_4\(5)
    );
\b_assign_reg_132[5]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(5),
      I1 => kernel_6(5),
      I2 => \^int_kernel_6_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_5\(5)
    );
\b_assign_reg_132[5]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(5),
      I1 => kernel_7(5),
      I2 => \^int_kernel_7_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_6\(5)
    );
\b_assign_reg_132[5]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(5),
      I1 => kernel_8(5),
      I2 => \^int_kernel_8_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_7\(5)
    );
\b_assign_reg_132[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(6),
      I1 => kernel_0(6),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      O => \b_assign_reg_132_reg[31]\(5)
    );
\b_assign_reg_132[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(6),
      I1 => kernel_1(6),
      I2 => \^int_kernel_1_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_0\(6)
    );
\b_assign_reg_132[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(6),
      I1 => kernel_2(6),
      I2 => \^int_kernel_2_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_1\(6)
    );
\b_assign_reg_132[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(6),
      I1 => kernel_3(6),
      I2 => \^int_kernel_3_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_2\(6)
    );
\b_assign_reg_132[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(6),
      I1 => kernel_4(6),
      I2 => \^int_kernel_4_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_3\(6)
    );
\b_assign_reg_132[6]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(6),
      I1 => kernel_5(6),
      I2 => \^int_kernel_5_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_4\(6)
    );
\b_assign_reg_132[6]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(6),
      I1 => kernel_6(6),
      I2 => \^int_kernel_6_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_5\(6)
    );
\b_assign_reg_132[6]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(6),
      I1 => kernel_7(6),
      I2 => \^int_kernel_7_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_6\(6)
    );
\b_assign_reg_132[6]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(6),
      I1 => kernel_8(6),
      I2 => \^int_kernel_8_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_7\(6)
    );
\b_assign_reg_132[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(7),
      I1 => kernel_0(7),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      O => \b_assign_reg_132_reg[31]\(6)
    );
\b_assign_reg_132[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(7),
      I1 => kernel_1(7),
      I2 => \^int_kernel_1_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_0\(7)
    );
\b_assign_reg_132[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(7),
      I1 => kernel_2(7),
      I2 => \^int_kernel_2_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_1\(7)
    );
\b_assign_reg_132[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(7),
      I1 => kernel_3(7),
      I2 => \^int_kernel_3_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_2\(7)
    );
\b_assign_reg_132[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(7),
      I1 => kernel_4(7),
      I2 => \^int_kernel_4_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_3\(7)
    );
\b_assign_reg_132[7]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(7),
      I1 => kernel_5(7),
      I2 => \^int_kernel_5_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_4\(7)
    );
\b_assign_reg_132[7]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(7),
      I1 => kernel_6(7),
      I2 => \^int_kernel_6_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_5\(7)
    );
\b_assign_reg_132[7]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(7),
      I1 => kernel_7(7),
      I2 => \^int_kernel_7_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_6\(7)
    );
\b_assign_reg_132[7]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(7),
      I1 => kernel_8(7),
      I2 => \^int_kernel_8_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_7\(7)
    );
\b_assign_reg_132[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(8),
      I1 => kernel_0(8),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      O => \b_assign_reg_132_reg[31]\(7)
    );
\b_assign_reg_132[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(8),
      I1 => kernel_1(8),
      I2 => \^int_kernel_1_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_0\(8)
    );
\b_assign_reg_132[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(8),
      I1 => kernel_2(8),
      I2 => \^int_kernel_2_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_1\(8)
    );
\b_assign_reg_132[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(8),
      I1 => kernel_3(8),
      I2 => \^int_kernel_3_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_2\(8)
    );
\b_assign_reg_132[8]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(8),
      I1 => kernel_4(8),
      I2 => \^int_kernel_4_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_3\(8)
    );
\b_assign_reg_132[8]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(8),
      I1 => kernel_5(8),
      I2 => \^int_kernel_5_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_4\(8)
    );
\b_assign_reg_132[8]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(8),
      I1 => kernel_6(8),
      I2 => \^int_kernel_6_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_5\(8)
    );
\b_assign_reg_132[8]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(8),
      I1 => kernel_7(8),
      I2 => \^int_kernel_7_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_6\(8)
    );
\b_assign_reg_132[8]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(8),
      I1 => kernel_8(8),
      I2 => \^int_kernel_8_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_7\(8)
    );
\b_assign_reg_132[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_0(8),
      O => \b_assign_reg_132[8]_i_3_n_0\
    );
\b_assign_reg_132[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_1(8),
      O => \b_assign_reg_132[8]_i_3__0_n_0\
    );
\b_assign_reg_132[8]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_2(8),
      O => \b_assign_reg_132[8]_i_3__1_n_0\
    );
\b_assign_reg_132[8]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_3(8),
      O => \b_assign_reg_132[8]_i_3__2_n_0\
    );
\b_assign_reg_132[8]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_4(8),
      O => \b_assign_reg_132[8]_i_3__3_n_0\
    );
\b_assign_reg_132[8]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_5(8),
      O => \b_assign_reg_132[8]_i_3__4_n_0\
    );
\b_assign_reg_132[8]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_6(8),
      O => \b_assign_reg_132[8]_i_3__5_n_0\
    );
\b_assign_reg_132[8]_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_7(8),
      O => \b_assign_reg_132[8]_i_3__6_n_0\
    );
\b_assign_reg_132[8]_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_8(8),
      O => \b_assign_reg_132[8]_i_3__7_n_0\
    );
\b_assign_reg_132[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_0(7),
      O => \b_assign_reg_132[8]_i_4_n_0\
    );
\b_assign_reg_132[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_1(7),
      O => \b_assign_reg_132[8]_i_4__0_n_0\
    );
\b_assign_reg_132[8]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_2(7),
      O => \b_assign_reg_132[8]_i_4__1_n_0\
    );
\b_assign_reg_132[8]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_3(7),
      O => \b_assign_reg_132[8]_i_4__2_n_0\
    );
\b_assign_reg_132[8]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_4(7),
      O => \b_assign_reg_132[8]_i_4__3_n_0\
    );
\b_assign_reg_132[8]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_5(7),
      O => \b_assign_reg_132[8]_i_4__4_n_0\
    );
\b_assign_reg_132[8]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_6(7),
      O => \b_assign_reg_132[8]_i_4__5_n_0\
    );
\b_assign_reg_132[8]_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_7(7),
      O => \b_assign_reg_132[8]_i_4__6_n_0\
    );
\b_assign_reg_132[8]_i_4__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_8(7),
      O => \b_assign_reg_132[8]_i_4__7_n_0\
    );
\b_assign_reg_132[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_0(6),
      O => \b_assign_reg_132[8]_i_5_n_0\
    );
\b_assign_reg_132[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_1(6),
      O => \b_assign_reg_132[8]_i_5__0_n_0\
    );
\b_assign_reg_132[8]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_2(6),
      O => \b_assign_reg_132[8]_i_5__1_n_0\
    );
\b_assign_reg_132[8]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_3(6),
      O => \b_assign_reg_132[8]_i_5__2_n_0\
    );
\b_assign_reg_132[8]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_4(6),
      O => \b_assign_reg_132[8]_i_5__3_n_0\
    );
\b_assign_reg_132[8]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_5(6),
      O => \b_assign_reg_132[8]_i_5__4_n_0\
    );
\b_assign_reg_132[8]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_6(6),
      O => \b_assign_reg_132[8]_i_5__5_n_0\
    );
\b_assign_reg_132[8]_i_5__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_7(6),
      O => \b_assign_reg_132[8]_i_5__6_n_0\
    );
\b_assign_reg_132[8]_i_5__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_8(6),
      O => \b_assign_reg_132[8]_i_5__7_n_0\
    );
\b_assign_reg_132[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_0(5),
      O => \b_assign_reg_132[8]_i_6_n_0\
    );
\b_assign_reg_132[8]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_1(5),
      O => \b_assign_reg_132[8]_i_6__0_n_0\
    );
\b_assign_reg_132[8]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_2(5),
      O => \b_assign_reg_132[8]_i_6__1_n_0\
    );
\b_assign_reg_132[8]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_3(5),
      O => \b_assign_reg_132[8]_i_6__2_n_0\
    );
\b_assign_reg_132[8]_i_6__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_4(5),
      O => \b_assign_reg_132[8]_i_6__3_n_0\
    );
\b_assign_reg_132[8]_i_6__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_5(5),
      O => \b_assign_reg_132[8]_i_6__4_n_0\
    );
\b_assign_reg_132[8]_i_6__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_6(5),
      O => \b_assign_reg_132[8]_i_6__5_n_0\
    );
\b_assign_reg_132[8]_i_6__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_7(5),
      O => \b_assign_reg_132[8]_i_6__6_n_0\
    );
\b_assign_reg_132[8]_i_6__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kernel_8(5),
      O => \b_assign_reg_132[8]_i_6__7_n_0\
    );
\b_assign_reg_132[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(9),
      I1 => kernel_0(9),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      O => \b_assign_reg_132_reg[31]\(8)
    );
\b_assign_reg_132[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(9),
      I1 => kernel_1(9),
      I2 => \^int_kernel_1_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_0\(9)
    );
\b_assign_reg_132[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(9),
      I1 => kernel_2(9),
      I2 => \^int_kernel_2_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_1\(9)
    );
\b_assign_reg_132[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(9),
      I1 => kernel_3(9),
      I2 => \^int_kernel_3_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_2\(9)
    );
\b_assign_reg_132[9]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(9),
      I1 => kernel_4(9),
      I2 => \^int_kernel_4_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_3\(9)
    );
\b_assign_reg_132[9]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(9),
      I1 => kernel_5(9),
      I2 => \^int_kernel_5_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_4\(9)
    );
\b_assign_reg_132[9]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(9),
      I1 => kernel_6(9),
      I2 => \^int_kernel_6_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_5\(9)
    );
\b_assign_reg_132[9]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(9),
      I1 => kernel_7(9),
      I2 => \^int_kernel_7_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_6\(9)
    );
\b_assign_reg_132[9]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(9),
      I1 => kernel_8(9),
      I2 => \^int_kernel_8_reg[31]_0\(0),
      O => \^b_assign_reg_132_reg[31]_7\(9)
    );
\b_assign_reg_132_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[8]_i_2_n_0\,
      CO(3) => \b_assign_reg_132_reg[12]_i_2_n_0\,
      CO(2) => \b_assign_reg_132_reg[12]_i_2_n_1\,
      CO(1) => \b_assign_reg_132_reg[12]_i_2_n_2\,
      CO(0) => \b_assign_reg_132_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(12 downto 9),
      S(3) => \b_assign_reg_132[12]_i_3_n_0\,
      S(2) => \b_assign_reg_132[12]_i_4_n_0\,
      S(1) => \b_assign_reg_132[12]_i_5_n_0\,
      S(0) => \b_assign_reg_132[12]_i_6_n_0\
    );
\b_assign_reg_132_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[8]_i_2__0_n_0\,
      CO(3) => \b_assign_reg_132_reg[12]_i_2__0_n_0\,
      CO(2) => \b_assign_reg_132_reg[12]_i_2__0_n_1\,
      CO(1) => \b_assign_reg_132_reg[12]_i_2__0_n_2\,
      CO(0) => \b_assign_reg_132_reg[12]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(12 downto 9),
      S(3) => \b_assign_reg_132[12]_i_3__0_n_0\,
      S(2) => \b_assign_reg_132[12]_i_4__0_n_0\,
      S(1) => \b_assign_reg_132[12]_i_5__0_n_0\,
      S(0) => \b_assign_reg_132[12]_i_6__0_n_0\
    );
\b_assign_reg_132_reg[12]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[8]_i_2__1_n_0\,
      CO(3) => \b_assign_reg_132_reg[12]_i_2__1_n_0\,
      CO(2) => \b_assign_reg_132_reg[12]_i_2__1_n_1\,
      CO(1) => \b_assign_reg_132_reg[12]_i_2__1_n_2\,
      CO(0) => \b_assign_reg_132_reg[12]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(12 downto 9),
      S(3) => \b_assign_reg_132[12]_i_3__1_n_0\,
      S(2) => \b_assign_reg_132[12]_i_4__1_n_0\,
      S(1) => \b_assign_reg_132[12]_i_5__1_n_0\,
      S(0) => \b_assign_reg_132[12]_i_6__1_n_0\
    );
\b_assign_reg_132_reg[12]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[8]_i_2__2_n_0\,
      CO(3) => \b_assign_reg_132_reg[12]_i_2__2_n_0\,
      CO(2) => \b_assign_reg_132_reg[12]_i_2__2_n_1\,
      CO(1) => \b_assign_reg_132_reg[12]_i_2__2_n_2\,
      CO(0) => \b_assign_reg_132_reg[12]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(12 downto 9),
      S(3) => \b_assign_reg_132[12]_i_3__2_n_0\,
      S(2) => \b_assign_reg_132[12]_i_4__2_n_0\,
      S(1) => \b_assign_reg_132[12]_i_5__2_n_0\,
      S(0) => \b_assign_reg_132[12]_i_6__2_n_0\
    );
\b_assign_reg_132_reg[12]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[8]_i_2__3_n_0\,
      CO(3) => \b_assign_reg_132_reg[12]_i_2__3_n_0\,
      CO(2) => \b_assign_reg_132_reg[12]_i_2__3_n_1\,
      CO(1) => \b_assign_reg_132_reg[12]_i_2__3_n_2\,
      CO(0) => \b_assign_reg_132_reg[12]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(12 downto 9),
      S(3) => \b_assign_reg_132[12]_i_3__3_n_0\,
      S(2) => \b_assign_reg_132[12]_i_4__3_n_0\,
      S(1) => \b_assign_reg_132[12]_i_5__3_n_0\,
      S(0) => \b_assign_reg_132[12]_i_6__3_n_0\
    );
\b_assign_reg_132_reg[12]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[8]_i_2__4_n_0\,
      CO(3) => \b_assign_reg_132_reg[12]_i_2__4_n_0\,
      CO(2) => \b_assign_reg_132_reg[12]_i_2__4_n_1\,
      CO(1) => \b_assign_reg_132_reg[12]_i_2__4_n_2\,
      CO(0) => \b_assign_reg_132_reg[12]_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(12 downto 9),
      S(3) => \b_assign_reg_132[12]_i_3__4_n_0\,
      S(2) => \b_assign_reg_132[12]_i_4__4_n_0\,
      S(1) => \b_assign_reg_132[12]_i_5__4_n_0\,
      S(0) => \b_assign_reg_132[12]_i_6__4_n_0\
    );
\b_assign_reg_132_reg[12]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[8]_i_2__5_n_0\,
      CO(3) => \b_assign_reg_132_reg[12]_i_2__5_n_0\,
      CO(2) => \b_assign_reg_132_reg[12]_i_2__5_n_1\,
      CO(1) => \b_assign_reg_132_reg[12]_i_2__5_n_2\,
      CO(0) => \b_assign_reg_132_reg[12]_i_2__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(12 downto 9),
      S(3) => \b_assign_reg_132[12]_i_3__5_n_0\,
      S(2) => \b_assign_reg_132[12]_i_4__5_n_0\,
      S(1) => \b_assign_reg_132[12]_i_5__5_n_0\,
      S(0) => \b_assign_reg_132[12]_i_6__5_n_0\
    );
\b_assign_reg_132_reg[12]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[8]_i_2__6_n_0\,
      CO(3) => \b_assign_reg_132_reg[12]_i_2__6_n_0\,
      CO(2) => \b_assign_reg_132_reg[12]_i_2__6_n_1\,
      CO(1) => \b_assign_reg_132_reg[12]_i_2__6_n_2\,
      CO(0) => \b_assign_reg_132_reg[12]_i_2__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(12 downto 9),
      S(3) => \b_assign_reg_132[12]_i_3__6_n_0\,
      S(2) => \b_assign_reg_132[12]_i_4__6_n_0\,
      S(1) => \b_assign_reg_132[12]_i_5__6_n_0\,
      S(0) => \b_assign_reg_132[12]_i_6__6_n_0\
    );
\b_assign_reg_132_reg[12]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[8]_i_2__7_n_0\,
      CO(3) => \b_assign_reg_132_reg[12]_i_2__7_n_0\,
      CO(2) => \b_assign_reg_132_reg[12]_i_2__7_n_1\,
      CO(1) => \b_assign_reg_132_reg[12]_i_2__7_n_2\,
      CO(0) => \b_assign_reg_132_reg[12]_i_2__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(12 downto 9),
      S(3) => \b_assign_reg_132[12]_i_3__7_n_0\,
      S(2) => \b_assign_reg_132[12]_i_4__7_n_0\,
      S(1) => \b_assign_reg_132[12]_i_5__7_n_0\,
      S(0) => \b_assign_reg_132[12]_i_6__7_n_0\
    );
\b_assign_reg_132_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[12]_i_2_n_0\,
      CO(3) => \b_assign_reg_132_reg[16]_i_2_n_0\,
      CO(2) => \b_assign_reg_132_reg[16]_i_2_n_1\,
      CO(1) => \b_assign_reg_132_reg[16]_i_2_n_2\,
      CO(0) => \b_assign_reg_132_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(16 downto 13),
      S(3) => \b_assign_reg_132[16]_i_3_n_0\,
      S(2) => \b_assign_reg_132[16]_i_4_n_0\,
      S(1) => \b_assign_reg_132[16]_i_5_n_0\,
      S(0) => \b_assign_reg_132[16]_i_6_n_0\
    );
\b_assign_reg_132_reg[16]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[12]_i_2__0_n_0\,
      CO(3) => \b_assign_reg_132_reg[16]_i_2__0_n_0\,
      CO(2) => \b_assign_reg_132_reg[16]_i_2__0_n_1\,
      CO(1) => \b_assign_reg_132_reg[16]_i_2__0_n_2\,
      CO(0) => \b_assign_reg_132_reg[16]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(16 downto 13),
      S(3) => \b_assign_reg_132[16]_i_3__0_n_0\,
      S(2) => \b_assign_reg_132[16]_i_4__0_n_0\,
      S(1) => \b_assign_reg_132[16]_i_5__0_n_0\,
      S(0) => \b_assign_reg_132[16]_i_6__0_n_0\
    );
\b_assign_reg_132_reg[16]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[12]_i_2__1_n_0\,
      CO(3) => \b_assign_reg_132_reg[16]_i_2__1_n_0\,
      CO(2) => \b_assign_reg_132_reg[16]_i_2__1_n_1\,
      CO(1) => \b_assign_reg_132_reg[16]_i_2__1_n_2\,
      CO(0) => \b_assign_reg_132_reg[16]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(16 downto 13),
      S(3) => \b_assign_reg_132[16]_i_3__1_n_0\,
      S(2) => \b_assign_reg_132[16]_i_4__1_n_0\,
      S(1) => \b_assign_reg_132[16]_i_5__1_n_0\,
      S(0) => \b_assign_reg_132[16]_i_6__1_n_0\
    );
\b_assign_reg_132_reg[16]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[12]_i_2__2_n_0\,
      CO(3) => \b_assign_reg_132_reg[16]_i_2__2_n_0\,
      CO(2) => \b_assign_reg_132_reg[16]_i_2__2_n_1\,
      CO(1) => \b_assign_reg_132_reg[16]_i_2__2_n_2\,
      CO(0) => \b_assign_reg_132_reg[16]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(16 downto 13),
      S(3) => \b_assign_reg_132[16]_i_3__2_n_0\,
      S(2) => \b_assign_reg_132[16]_i_4__2_n_0\,
      S(1) => \b_assign_reg_132[16]_i_5__2_n_0\,
      S(0) => \b_assign_reg_132[16]_i_6__2_n_0\
    );
\b_assign_reg_132_reg[16]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[12]_i_2__3_n_0\,
      CO(3) => \b_assign_reg_132_reg[16]_i_2__3_n_0\,
      CO(2) => \b_assign_reg_132_reg[16]_i_2__3_n_1\,
      CO(1) => \b_assign_reg_132_reg[16]_i_2__3_n_2\,
      CO(0) => \b_assign_reg_132_reg[16]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(16 downto 13),
      S(3) => \b_assign_reg_132[16]_i_3__3_n_0\,
      S(2) => \b_assign_reg_132[16]_i_4__3_n_0\,
      S(1) => \b_assign_reg_132[16]_i_5__3_n_0\,
      S(0) => \b_assign_reg_132[16]_i_6__3_n_0\
    );
\b_assign_reg_132_reg[16]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[12]_i_2__4_n_0\,
      CO(3) => \b_assign_reg_132_reg[16]_i_2__4_n_0\,
      CO(2) => \b_assign_reg_132_reg[16]_i_2__4_n_1\,
      CO(1) => \b_assign_reg_132_reg[16]_i_2__4_n_2\,
      CO(0) => \b_assign_reg_132_reg[16]_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(16 downto 13),
      S(3) => \b_assign_reg_132[16]_i_3__4_n_0\,
      S(2) => \b_assign_reg_132[16]_i_4__4_n_0\,
      S(1) => \b_assign_reg_132[16]_i_5__4_n_0\,
      S(0) => \b_assign_reg_132[16]_i_6__4_n_0\
    );
\b_assign_reg_132_reg[16]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[12]_i_2__5_n_0\,
      CO(3) => \b_assign_reg_132_reg[16]_i_2__5_n_0\,
      CO(2) => \b_assign_reg_132_reg[16]_i_2__5_n_1\,
      CO(1) => \b_assign_reg_132_reg[16]_i_2__5_n_2\,
      CO(0) => \b_assign_reg_132_reg[16]_i_2__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(16 downto 13),
      S(3) => \b_assign_reg_132[16]_i_3__5_n_0\,
      S(2) => \b_assign_reg_132[16]_i_4__5_n_0\,
      S(1) => \b_assign_reg_132[16]_i_5__5_n_0\,
      S(0) => \b_assign_reg_132[16]_i_6__5_n_0\
    );
\b_assign_reg_132_reg[16]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[12]_i_2__6_n_0\,
      CO(3) => \b_assign_reg_132_reg[16]_i_2__6_n_0\,
      CO(2) => \b_assign_reg_132_reg[16]_i_2__6_n_1\,
      CO(1) => \b_assign_reg_132_reg[16]_i_2__6_n_2\,
      CO(0) => \b_assign_reg_132_reg[16]_i_2__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(16 downto 13),
      S(3) => \b_assign_reg_132[16]_i_3__6_n_0\,
      S(2) => \b_assign_reg_132[16]_i_4__6_n_0\,
      S(1) => \b_assign_reg_132[16]_i_5__6_n_0\,
      S(0) => \b_assign_reg_132[16]_i_6__6_n_0\
    );
\b_assign_reg_132_reg[16]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[12]_i_2__7_n_0\,
      CO(3) => \b_assign_reg_132_reg[16]_i_2__7_n_0\,
      CO(2) => \b_assign_reg_132_reg[16]_i_2__7_n_1\,
      CO(1) => \b_assign_reg_132_reg[16]_i_2__7_n_2\,
      CO(0) => \b_assign_reg_132_reg[16]_i_2__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(16 downto 13),
      S(3) => \b_assign_reg_132[16]_i_3__7_n_0\,
      S(2) => \b_assign_reg_132[16]_i_4__7_n_0\,
      S(1) => \b_assign_reg_132[16]_i_5__7_n_0\,
      S(0) => \b_assign_reg_132[16]_i_6__7_n_0\
    );
\b_assign_reg_132_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[16]_i_2_n_0\,
      CO(3) => \b_assign_reg_132_reg[20]_i_2_n_0\,
      CO(2) => \b_assign_reg_132_reg[20]_i_2_n_1\,
      CO(1) => \b_assign_reg_132_reg[20]_i_2_n_2\,
      CO(0) => \b_assign_reg_132_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(20 downto 17),
      S(3) => \b_assign_reg_132[20]_i_3_n_0\,
      S(2) => \b_assign_reg_132[20]_i_4_n_0\,
      S(1) => \b_assign_reg_132[20]_i_5_n_0\,
      S(0) => \b_assign_reg_132[20]_i_6_n_0\
    );
\b_assign_reg_132_reg[20]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[16]_i_2__0_n_0\,
      CO(3) => \b_assign_reg_132_reg[20]_i_2__0_n_0\,
      CO(2) => \b_assign_reg_132_reg[20]_i_2__0_n_1\,
      CO(1) => \b_assign_reg_132_reg[20]_i_2__0_n_2\,
      CO(0) => \b_assign_reg_132_reg[20]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(20 downto 17),
      S(3) => \b_assign_reg_132[20]_i_3__0_n_0\,
      S(2) => \b_assign_reg_132[20]_i_4__0_n_0\,
      S(1) => \b_assign_reg_132[20]_i_5__0_n_0\,
      S(0) => \b_assign_reg_132[20]_i_6__0_n_0\
    );
\b_assign_reg_132_reg[20]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[16]_i_2__1_n_0\,
      CO(3) => \b_assign_reg_132_reg[20]_i_2__1_n_0\,
      CO(2) => \b_assign_reg_132_reg[20]_i_2__1_n_1\,
      CO(1) => \b_assign_reg_132_reg[20]_i_2__1_n_2\,
      CO(0) => \b_assign_reg_132_reg[20]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(20 downto 17),
      S(3) => \b_assign_reg_132[20]_i_3__1_n_0\,
      S(2) => \b_assign_reg_132[20]_i_4__1_n_0\,
      S(1) => \b_assign_reg_132[20]_i_5__1_n_0\,
      S(0) => \b_assign_reg_132[20]_i_6__1_n_0\
    );
\b_assign_reg_132_reg[20]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[16]_i_2__2_n_0\,
      CO(3) => \b_assign_reg_132_reg[20]_i_2__2_n_0\,
      CO(2) => \b_assign_reg_132_reg[20]_i_2__2_n_1\,
      CO(1) => \b_assign_reg_132_reg[20]_i_2__2_n_2\,
      CO(0) => \b_assign_reg_132_reg[20]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(20 downto 17),
      S(3) => \b_assign_reg_132[20]_i_3__2_n_0\,
      S(2) => \b_assign_reg_132[20]_i_4__2_n_0\,
      S(1) => \b_assign_reg_132[20]_i_5__2_n_0\,
      S(0) => \b_assign_reg_132[20]_i_6__2_n_0\
    );
\b_assign_reg_132_reg[20]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[16]_i_2__3_n_0\,
      CO(3) => \b_assign_reg_132_reg[20]_i_2__3_n_0\,
      CO(2) => \b_assign_reg_132_reg[20]_i_2__3_n_1\,
      CO(1) => \b_assign_reg_132_reg[20]_i_2__3_n_2\,
      CO(0) => \b_assign_reg_132_reg[20]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(20 downto 17),
      S(3) => \b_assign_reg_132[20]_i_3__3_n_0\,
      S(2) => \b_assign_reg_132[20]_i_4__3_n_0\,
      S(1) => \b_assign_reg_132[20]_i_5__3_n_0\,
      S(0) => \b_assign_reg_132[20]_i_6__3_n_0\
    );
\b_assign_reg_132_reg[20]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[16]_i_2__4_n_0\,
      CO(3) => \b_assign_reg_132_reg[20]_i_2__4_n_0\,
      CO(2) => \b_assign_reg_132_reg[20]_i_2__4_n_1\,
      CO(1) => \b_assign_reg_132_reg[20]_i_2__4_n_2\,
      CO(0) => \b_assign_reg_132_reg[20]_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(20 downto 17),
      S(3) => \b_assign_reg_132[20]_i_3__4_n_0\,
      S(2) => \b_assign_reg_132[20]_i_4__4_n_0\,
      S(1) => \b_assign_reg_132[20]_i_5__4_n_0\,
      S(0) => \b_assign_reg_132[20]_i_6__4_n_0\
    );
\b_assign_reg_132_reg[20]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[16]_i_2__5_n_0\,
      CO(3) => \b_assign_reg_132_reg[20]_i_2__5_n_0\,
      CO(2) => \b_assign_reg_132_reg[20]_i_2__5_n_1\,
      CO(1) => \b_assign_reg_132_reg[20]_i_2__5_n_2\,
      CO(0) => \b_assign_reg_132_reg[20]_i_2__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(20 downto 17),
      S(3) => \b_assign_reg_132[20]_i_3__5_n_0\,
      S(2) => \b_assign_reg_132[20]_i_4__5_n_0\,
      S(1) => \b_assign_reg_132[20]_i_5__5_n_0\,
      S(0) => \b_assign_reg_132[20]_i_6__5_n_0\
    );
\b_assign_reg_132_reg[20]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[16]_i_2__6_n_0\,
      CO(3) => \b_assign_reg_132_reg[20]_i_2__6_n_0\,
      CO(2) => \b_assign_reg_132_reg[20]_i_2__6_n_1\,
      CO(1) => \b_assign_reg_132_reg[20]_i_2__6_n_2\,
      CO(0) => \b_assign_reg_132_reg[20]_i_2__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(20 downto 17),
      S(3) => \b_assign_reg_132[20]_i_3__6_n_0\,
      S(2) => \b_assign_reg_132[20]_i_4__6_n_0\,
      S(1) => \b_assign_reg_132[20]_i_5__6_n_0\,
      S(0) => \b_assign_reg_132[20]_i_6__6_n_0\
    );
\b_assign_reg_132_reg[20]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[16]_i_2__7_n_0\,
      CO(3) => \b_assign_reg_132_reg[20]_i_2__7_n_0\,
      CO(2) => \b_assign_reg_132_reg[20]_i_2__7_n_1\,
      CO(1) => \b_assign_reg_132_reg[20]_i_2__7_n_2\,
      CO(0) => \b_assign_reg_132_reg[20]_i_2__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(20 downto 17),
      S(3) => \b_assign_reg_132[20]_i_3__7_n_0\,
      S(2) => \b_assign_reg_132[20]_i_4__7_n_0\,
      S(1) => \b_assign_reg_132[20]_i_5__7_n_0\,
      S(0) => \b_assign_reg_132[20]_i_6__7_n_0\
    );
\b_assign_reg_132_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[20]_i_2_n_0\,
      CO(3) => \b_assign_reg_132_reg[24]_i_2_n_0\,
      CO(2) => \b_assign_reg_132_reg[24]_i_2_n_1\,
      CO(1) => \b_assign_reg_132_reg[24]_i_2_n_2\,
      CO(0) => \b_assign_reg_132_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(24 downto 21),
      S(3) => \b_assign_reg_132[24]_i_3_n_0\,
      S(2) => \b_assign_reg_132[24]_i_4_n_0\,
      S(1) => \b_assign_reg_132[24]_i_5_n_0\,
      S(0) => \b_assign_reg_132[24]_i_6_n_0\
    );
\b_assign_reg_132_reg[24]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[20]_i_2__0_n_0\,
      CO(3) => \b_assign_reg_132_reg[24]_i_2__0_n_0\,
      CO(2) => \b_assign_reg_132_reg[24]_i_2__0_n_1\,
      CO(1) => \b_assign_reg_132_reg[24]_i_2__0_n_2\,
      CO(0) => \b_assign_reg_132_reg[24]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(24 downto 21),
      S(3) => \b_assign_reg_132[24]_i_3__0_n_0\,
      S(2) => \b_assign_reg_132[24]_i_4__0_n_0\,
      S(1) => \b_assign_reg_132[24]_i_5__0_n_0\,
      S(0) => \b_assign_reg_132[24]_i_6__0_n_0\
    );
\b_assign_reg_132_reg[24]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[20]_i_2__1_n_0\,
      CO(3) => \b_assign_reg_132_reg[24]_i_2__1_n_0\,
      CO(2) => \b_assign_reg_132_reg[24]_i_2__1_n_1\,
      CO(1) => \b_assign_reg_132_reg[24]_i_2__1_n_2\,
      CO(0) => \b_assign_reg_132_reg[24]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(24 downto 21),
      S(3) => \b_assign_reg_132[24]_i_3__1_n_0\,
      S(2) => \b_assign_reg_132[24]_i_4__1_n_0\,
      S(1) => \b_assign_reg_132[24]_i_5__1_n_0\,
      S(0) => \b_assign_reg_132[24]_i_6__1_n_0\
    );
\b_assign_reg_132_reg[24]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[20]_i_2__2_n_0\,
      CO(3) => \b_assign_reg_132_reg[24]_i_2__2_n_0\,
      CO(2) => \b_assign_reg_132_reg[24]_i_2__2_n_1\,
      CO(1) => \b_assign_reg_132_reg[24]_i_2__2_n_2\,
      CO(0) => \b_assign_reg_132_reg[24]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(24 downto 21),
      S(3) => \b_assign_reg_132[24]_i_3__2_n_0\,
      S(2) => \b_assign_reg_132[24]_i_4__2_n_0\,
      S(1) => \b_assign_reg_132[24]_i_5__2_n_0\,
      S(0) => \b_assign_reg_132[24]_i_6__2_n_0\
    );
\b_assign_reg_132_reg[24]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[20]_i_2__3_n_0\,
      CO(3) => \b_assign_reg_132_reg[24]_i_2__3_n_0\,
      CO(2) => \b_assign_reg_132_reg[24]_i_2__3_n_1\,
      CO(1) => \b_assign_reg_132_reg[24]_i_2__3_n_2\,
      CO(0) => \b_assign_reg_132_reg[24]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(24 downto 21),
      S(3) => \b_assign_reg_132[24]_i_3__3_n_0\,
      S(2) => \b_assign_reg_132[24]_i_4__3_n_0\,
      S(1) => \b_assign_reg_132[24]_i_5__3_n_0\,
      S(0) => \b_assign_reg_132[24]_i_6__3_n_0\
    );
\b_assign_reg_132_reg[24]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[20]_i_2__4_n_0\,
      CO(3) => \b_assign_reg_132_reg[24]_i_2__4_n_0\,
      CO(2) => \b_assign_reg_132_reg[24]_i_2__4_n_1\,
      CO(1) => \b_assign_reg_132_reg[24]_i_2__4_n_2\,
      CO(0) => \b_assign_reg_132_reg[24]_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(24 downto 21),
      S(3) => \b_assign_reg_132[24]_i_3__4_n_0\,
      S(2) => \b_assign_reg_132[24]_i_4__4_n_0\,
      S(1) => \b_assign_reg_132[24]_i_5__4_n_0\,
      S(0) => \b_assign_reg_132[24]_i_6__4_n_0\
    );
\b_assign_reg_132_reg[24]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[20]_i_2__5_n_0\,
      CO(3) => \b_assign_reg_132_reg[24]_i_2__5_n_0\,
      CO(2) => \b_assign_reg_132_reg[24]_i_2__5_n_1\,
      CO(1) => \b_assign_reg_132_reg[24]_i_2__5_n_2\,
      CO(0) => \b_assign_reg_132_reg[24]_i_2__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(24 downto 21),
      S(3) => \b_assign_reg_132[24]_i_3__5_n_0\,
      S(2) => \b_assign_reg_132[24]_i_4__5_n_0\,
      S(1) => \b_assign_reg_132[24]_i_5__5_n_0\,
      S(0) => \b_assign_reg_132[24]_i_6__5_n_0\
    );
\b_assign_reg_132_reg[24]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[20]_i_2__6_n_0\,
      CO(3) => \b_assign_reg_132_reg[24]_i_2__6_n_0\,
      CO(2) => \b_assign_reg_132_reg[24]_i_2__6_n_1\,
      CO(1) => \b_assign_reg_132_reg[24]_i_2__6_n_2\,
      CO(0) => \b_assign_reg_132_reg[24]_i_2__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(24 downto 21),
      S(3) => \b_assign_reg_132[24]_i_3__6_n_0\,
      S(2) => \b_assign_reg_132[24]_i_4__6_n_0\,
      S(1) => \b_assign_reg_132[24]_i_5__6_n_0\,
      S(0) => \b_assign_reg_132[24]_i_6__6_n_0\
    );
\b_assign_reg_132_reg[24]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[20]_i_2__7_n_0\,
      CO(3) => \b_assign_reg_132_reg[24]_i_2__7_n_0\,
      CO(2) => \b_assign_reg_132_reg[24]_i_2__7_n_1\,
      CO(1) => \b_assign_reg_132_reg[24]_i_2__7_n_2\,
      CO(0) => \b_assign_reg_132_reg[24]_i_2__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(24 downto 21),
      S(3) => \b_assign_reg_132[24]_i_3__7_n_0\,
      S(2) => \b_assign_reg_132[24]_i_4__7_n_0\,
      S(1) => \b_assign_reg_132[24]_i_5__7_n_0\,
      S(0) => \b_assign_reg_132[24]_i_6__7_n_0\
    );
\b_assign_reg_132_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[24]_i_2_n_0\,
      CO(3) => \b_assign_reg_132_reg[28]_i_2_n_0\,
      CO(2) => \b_assign_reg_132_reg[28]_i_2_n_1\,
      CO(1) => \b_assign_reg_132_reg[28]_i_2_n_2\,
      CO(0) => \b_assign_reg_132_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(28 downto 25),
      S(3) => \b_assign_reg_132[28]_i_3_n_0\,
      S(2) => \b_assign_reg_132[28]_i_4_n_0\,
      S(1) => \b_assign_reg_132[28]_i_5_n_0\,
      S(0) => \b_assign_reg_132[28]_i_6_n_0\
    );
\b_assign_reg_132_reg[28]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[24]_i_2__0_n_0\,
      CO(3) => \b_assign_reg_132_reg[28]_i_2__0_n_0\,
      CO(2) => \b_assign_reg_132_reg[28]_i_2__0_n_1\,
      CO(1) => \b_assign_reg_132_reg[28]_i_2__0_n_2\,
      CO(0) => \b_assign_reg_132_reg[28]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(28 downto 25),
      S(3) => \b_assign_reg_132[28]_i_3__0_n_0\,
      S(2) => \b_assign_reg_132[28]_i_4__0_n_0\,
      S(1) => \b_assign_reg_132[28]_i_5__0_n_0\,
      S(0) => \b_assign_reg_132[28]_i_6__0_n_0\
    );
\b_assign_reg_132_reg[28]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[24]_i_2__1_n_0\,
      CO(3) => \b_assign_reg_132_reg[28]_i_2__1_n_0\,
      CO(2) => \b_assign_reg_132_reg[28]_i_2__1_n_1\,
      CO(1) => \b_assign_reg_132_reg[28]_i_2__1_n_2\,
      CO(0) => \b_assign_reg_132_reg[28]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(28 downto 25),
      S(3) => \b_assign_reg_132[28]_i_3__1_n_0\,
      S(2) => \b_assign_reg_132[28]_i_4__1_n_0\,
      S(1) => \b_assign_reg_132[28]_i_5__1_n_0\,
      S(0) => \b_assign_reg_132[28]_i_6__1_n_0\
    );
\b_assign_reg_132_reg[28]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[24]_i_2__2_n_0\,
      CO(3) => \b_assign_reg_132_reg[28]_i_2__2_n_0\,
      CO(2) => \b_assign_reg_132_reg[28]_i_2__2_n_1\,
      CO(1) => \b_assign_reg_132_reg[28]_i_2__2_n_2\,
      CO(0) => \b_assign_reg_132_reg[28]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(28 downto 25),
      S(3) => \b_assign_reg_132[28]_i_3__2_n_0\,
      S(2) => \b_assign_reg_132[28]_i_4__2_n_0\,
      S(1) => \b_assign_reg_132[28]_i_5__2_n_0\,
      S(0) => \b_assign_reg_132[28]_i_6__2_n_0\
    );
\b_assign_reg_132_reg[28]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[24]_i_2__3_n_0\,
      CO(3) => \b_assign_reg_132_reg[28]_i_2__3_n_0\,
      CO(2) => \b_assign_reg_132_reg[28]_i_2__3_n_1\,
      CO(1) => \b_assign_reg_132_reg[28]_i_2__3_n_2\,
      CO(0) => \b_assign_reg_132_reg[28]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(28 downto 25),
      S(3) => \b_assign_reg_132[28]_i_3__3_n_0\,
      S(2) => \b_assign_reg_132[28]_i_4__3_n_0\,
      S(1) => \b_assign_reg_132[28]_i_5__3_n_0\,
      S(0) => \b_assign_reg_132[28]_i_6__3_n_0\
    );
\b_assign_reg_132_reg[28]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[24]_i_2__4_n_0\,
      CO(3) => \b_assign_reg_132_reg[28]_i_2__4_n_0\,
      CO(2) => \b_assign_reg_132_reg[28]_i_2__4_n_1\,
      CO(1) => \b_assign_reg_132_reg[28]_i_2__4_n_2\,
      CO(0) => \b_assign_reg_132_reg[28]_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(28 downto 25),
      S(3) => \b_assign_reg_132[28]_i_3__4_n_0\,
      S(2) => \b_assign_reg_132[28]_i_4__4_n_0\,
      S(1) => \b_assign_reg_132[28]_i_5__4_n_0\,
      S(0) => \b_assign_reg_132[28]_i_6__4_n_0\
    );
\b_assign_reg_132_reg[28]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[24]_i_2__5_n_0\,
      CO(3) => \b_assign_reg_132_reg[28]_i_2__5_n_0\,
      CO(2) => \b_assign_reg_132_reg[28]_i_2__5_n_1\,
      CO(1) => \b_assign_reg_132_reg[28]_i_2__5_n_2\,
      CO(0) => \b_assign_reg_132_reg[28]_i_2__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(28 downto 25),
      S(3) => \b_assign_reg_132[28]_i_3__5_n_0\,
      S(2) => \b_assign_reg_132[28]_i_4__5_n_0\,
      S(1) => \b_assign_reg_132[28]_i_5__5_n_0\,
      S(0) => \b_assign_reg_132[28]_i_6__5_n_0\
    );
\b_assign_reg_132_reg[28]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[24]_i_2__6_n_0\,
      CO(3) => \b_assign_reg_132_reg[28]_i_2__6_n_0\,
      CO(2) => \b_assign_reg_132_reg[28]_i_2__6_n_1\,
      CO(1) => \b_assign_reg_132_reg[28]_i_2__6_n_2\,
      CO(0) => \b_assign_reg_132_reg[28]_i_2__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(28 downto 25),
      S(3) => \b_assign_reg_132[28]_i_3__6_n_0\,
      S(2) => \b_assign_reg_132[28]_i_4__6_n_0\,
      S(1) => \b_assign_reg_132[28]_i_5__6_n_0\,
      S(0) => \b_assign_reg_132[28]_i_6__6_n_0\
    );
\b_assign_reg_132_reg[28]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[24]_i_2__7_n_0\,
      CO(3) => \b_assign_reg_132_reg[28]_i_2__7_n_0\,
      CO(2) => \b_assign_reg_132_reg[28]_i_2__7_n_1\,
      CO(1) => \b_assign_reg_132_reg[28]_i_2__7_n_2\,
      CO(0) => \b_assign_reg_132_reg[28]_i_2__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(28 downto 25),
      S(3) => \b_assign_reg_132[28]_i_3__7_n_0\,
      S(2) => \b_assign_reg_132[28]_i_4__7_n_0\,
      S(1) => \b_assign_reg_132[28]_i_5__7_n_0\,
      S(0) => \b_assign_reg_132[28]_i_6__7_n_0\
    );
\b_assign_reg_132_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_b_assign_reg_132_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \b_assign_reg_132_reg[31]_i_2_n_2\,
      CO(0) => \b_assign_reg_132_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_b_assign_reg_132_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(31 downto 29),
      S(3) => '0',
      S(2) => \b_assign_reg_132[31]_i_3_n_0\,
      S(1) => \b_assign_reg_132[31]_i_4_n_0\,
      S(0) => \b_assign_reg_132[31]_i_5_n_0\
    );
\b_assign_reg_132_reg[31]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[28]_i_2__0_n_0\,
      CO(3 downto 2) => \NLW_b_assign_reg_132_reg[31]_i_2__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \b_assign_reg_132_reg[31]_i_2__0_n_2\,
      CO(0) => \b_assign_reg_132_reg[31]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_b_assign_reg_132_reg[31]_i_2__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(31 downto 29),
      S(3) => '0',
      S(2) => \b_assign_reg_132[31]_i_3__0_n_0\,
      S(1) => \b_assign_reg_132[31]_i_4__0_n_0\,
      S(0) => \b_assign_reg_132[31]_i_5__0_n_0\
    );
\b_assign_reg_132_reg[31]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[28]_i_2__1_n_0\,
      CO(3 downto 2) => \NLW_b_assign_reg_132_reg[31]_i_2__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \b_assign_reg_132_reg[31]_i_2__1_n_2\,
      CO(0) => \b_assign_reg_132_reg[31]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_b_assign_reg_132_reg[31]_i_2__1_O_UNCONNECTED\(3),
      O(2 downto 0) => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(31 downto 29),
      S(3) => '0',
      S(2) => \b_assign_reg_132[31]_i_3__1_n_0\,
      S(1) => \b_assign_reg_132[31]_i_4__1_n_0\,
      S(0) => \b_assign_reg_132[31]_i_5__1_n_0\
    );
\b_assign_reg_132_reg[31]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[28]_i_2__2_n_0\,
      CO(3 downto 2) => \NLW_b_assign_reg_132_reg[31]_i_2__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \b_assign_reg_132_reg[31]_i_2__2_n_2\,
      CO(0) => \b_assign_reg_132_reg[31]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_b_assign_reg_132_reg[31]_i_2__2_O_UNCONNECTED\(3),
      O(2 downto 0) => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(31 downto 29),
      S(3) => '0',
      S(2) => \b_assign_reg_132[31]_i_3__2_n_0\,
      S(1) => \b_assign_reg_132[31]_i_4__2_n_0\,
      S(0) => \b_assign_reg_132[31]_i_5__2_n_0\
    );
\b_assign_reg_132_reg[31]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[28]_i_2__3_n_0\,
      CO(3 downto 2) => \NLW_b_assign_reg_132_reg[31]_i_2__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \b_assign_reg_132_reg[31]_i_2__3_n_2\,
      CO(0) => \b_assign_reg_132_reg[31]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_b_assign_reg_132_reg[31]_i_2__3_O_UNCONNECTED\(3),
      O(2 downto 0) => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(31 downto 29),
      S(3) => '0',
      S(2) => \b_assign_reg_132[31]_i_3__3_n_0\,
      S(1) => \b_assign_reg_132[31]_i_4__3_n_0\,
      S(0) => \b_assign_reg_132[31]_i_5__3_n_0\
    );
\b_assign_reg_132_reg[31]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[28]_i_2__4_n_0\,
      CO(3 downto 2) => \NLW_b_assign_reg_132_reg[31]_i_2__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \b_assign_reg_132_reg[31]_i_2__4_n_2\,
      CO(0) => \b_assign_reg_132_reg[31]_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_b_assign_reg_132_reg[31]_i_2__4_O_UNCONNECTED\(3),
      O(2 downto 0) => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(31 downto 29),
      S(3) => '0',
      S(2) => \b_assign_reg_132[31]_i_3__4_n_0\,
      S(1) => \b_assign_reg_132[31]_i_4__4_n_0\,
      S(0) => \b_assign_reg_132[31]_i_5__4_n_0\
    );
\b_assign_reg_132_reg[31]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[28]_i_2__5_n_0\,
      CO(3 downto 2) => \NLW_b_assign_reg_132_reg[31]_i_2__5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \b_assign_reg_132_reg[31]_i_2__5_n_2\,
      CO(0) => \b_assign_reg_132_reg[31]_i_2__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_b_assign_reg_132_reg[31]_i_2__5_O_UNCONNECTED\(3),
      O(2 downto 0) => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(31 downto 29),
      S(3) => '0',
      S(2) => \b_assign_reg_132[31]_i_3__5_n_0\,
      S(1) => \b_assign_reg_132[31]_i_4__5_n_0\,
      S(0) => \b_assign_reg_132[31]_i_5__5_n_0\
    );
\b_assign_reg_132_reg[31]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[28]_i_2__6_n_0\,
      CO(3 downto 2) => \NLW_b_assign_reg_132_reg[31]_i_2__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \b_assign_reg_132_reg[31]_i_2__6_n_2\,
      CO(0) => \b_assign_reg_132_reg[31]_i_2__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_b_assign_reg_132_reg[31]_i_2__6_O_UNCONNECTED\(3),
      O(2 downto 0) => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(31 downto 29),
      S(3) => '0',
      S(2) => \b_assign_reg_132[31]_i_3__6_n_0\,
      S(1) => \b_assign_reg_132[31]_i_4__6_n_0\,
      S(0) => \b_assign_reg_132[31]_i_5__6_n_0\
    );
\b_assign_reg_132_reg[31]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[28]_i_2__7_n_0\,
      CO(3 downto 2) => \NLW_b_assign_reg_132_reg[31]_i_2__7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \b_assign_reg_132_reg[31]_i_2__7_n_2\,
      CO(0) => \b_assign_reg_132_reg[31]_i_2__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_b_assign_reg_132_reg[31]_i_2__7_O_UNCONNECTED\(3),
      O(2 downto 0) => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(31 downto 29),
      S(3) => '0',
      S(2) => \b_assign_reg_132[31]_i_3__7_n_0\,
      S(1) => \b_assign_reg_132[31]_i_4__7_n_0\,
      S(0) => \b_assign_reg_132[31]_i_5__7_n_0\
    );
\b_assign_reg_132_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \b_assign_reg_132_reg[4]_i_2_n_0\,
      CO(2) => \b_assign_reg_132_reg[4]_i_2_n_1\,
      CO(1) => \b_assign_reg_132_reg[4]_i_2_n_2\,
      CO(0) => \b_assign_reg_132_reg[4]_i_2_n_3\,
      CYINIT => \b_assign_reg_132[4]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(4 downto 1),
      S(3) => \b_assign_reg_132[4]_i_4_n_0\,
      S(2) => \b_assign_reg_132[4]_i_5_n_0\,
      S(1) => \b_assign_reg_132[4]_i_6_n_0\,
      S(0) => \b_assign_reg_132[4]_i_7_n_0\
    );
\b_assign_reg_132_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \b_assign_reg_132_reg[4]_i_2__0_n_0\,
      CO(2) => \b_assign_reg_132_reg[4]_i_2__0_n_1\,
      CO(1) => \b_assign_reg_132_reg[4]_i_2__0_n_2\,
      CO(0) => \b_assign_reg_132_reg[4]_i_2__0_n_3\,
      CYINIT => \b_assign_reg_132[4]_i_3__0_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(4 downto 1),
      S(3) => \b_assign_reg_132[4]_i_4__0_n_0\,
      S(2) => \b_assign_reg_132[4]_i_5__0_n_0\,
      S(1) => \b_assign_reg_132[4]_i_6__0_n_0\,
      S(0) => \b_assign_reg_132[4]_i_7__0_n_0\
    );
\b_assign_reg_132_reg[4]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \b_assign_reg_132_reg[4]_i_2__1_n_0\,
      CO(2) => \b_assign_reg_132_reg[4]_i_2__1_n_1\,
      CO(1) => \b_assign_reg_132_reg[4]_i_2__1_n_2\,
      CO(0) => \b_assign_reg_132_reg[4]_i_2__1_n_3\,
      CYINIT => \b_assign_reg_132[4]_i_3__1_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(4 downto 1),
      S(3) => \b_assign_reg_132[4]_i_4__1_n_0\,
      S(2) => \b_assign_reg_132[4]_i_5__1_n_0\,
      S(1) => \b_assign_reg_132[4]_i_6__1_n_0\,
      S(0) => \b_assign_reg_132[4]_i_7__1_n_0\
    );
\b_assign_reg_132_reg[4]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \b_assign_reg_132_reg[4]_i_2__2_n_0\,
      CO(2) => \b_assign_reg_132_reg[4]_i_2__2_n_1\,
      CO(1) => \b_assign_reg_132_reg[4]_i_2__2_n_2\,
      CO(0) => \b_assign_reg_132_reg[4]_i_2__2_n_3\,
      CYINIT => \b_assign_reg_132[4]_i_3__2_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(4 downto 1),
      S(3) => \b_assign_reg_132[4]_i_4__2_n_0\,
      S(2) => \b_assign_reg_132[4]_i_5__2_n_0\,
      S(1) => \b_assign_reg_132[4]_i_6__2_n_0\,
      S(0) => \b_assign_reg_132[4]_i_7__2_n_0\
    );
\b_assign_reg_132_reg[4]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \b_assign_reg_132_reg[4]_i_2__3_n_0\,
      CO(2) => \b_assign_reg_132_reg[4]_i_2__3_n_1\,
      CO(1) => \b_assign_reg_132_reg[4]_i_2__3_n_2\,
      CO(0) => \b_assign_reg_132_reg[4]_i_2__3_n_3\,
      CYINIT => \b_assign_reg_132[4]_i_3__3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(4 downto 1),
      S(3) => \b_assign_reg_132[4]_i_4__3_n_0\,
      S(2) => \b_assign_reg_132[4]_i_5__3_n_0\,
      S(1) => \b_assign_reg_132[4]_i_6__3_n_0\,
      S(0) => \b_assign_reg_132[4]_i_7__3_n_0\
    );
\b_assign_reg_132_reg[4]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \b_assign_reg_132_reg[4]_i_2__4_n_0\,
      CO(2) => \b_assign_reg_132_reg[4]_i_2__4_n_1\,
      CO(1) => \b_assign_reg_132_reg[4]_i_2__4_n_2\,
      CO(0) => \b_assign_reg_132_reg[4]_i_2__4_n_3\,
      CYINIT => \b_assign_reg_132[4]_i_3__4_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(4 downto 1),
      S(3) => \b_assign_reg_132[4]_i_4__4_n_0\,
      S(2) => \b_assign_reg_132[4]_i_5__4_n_0\,
      S(1) => \b_assign_reg_132[4]_i_6__4_n_0\,
      S(0) => \b_assign_reg_132[4]_i_7__4_n_0\
    );
\b_assign_reg_132_reg[4]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \b_assign_reg_132_reg[4]_i_2__5_n_0\,
      CO(2) => \b_assign_reg_132_reg[4]_i_2__5_n_1\,
      CO(1) => \b_assign_reg_132_reg[4]_i_2__5_n_2\,
      CO(0) => \b_assign_reg_132_reg[4]_i_2__5_n_3\,
      CYINIT => \b_assign_reg_132[4]_i_3__5_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(4 downto 1),
      S(3) => \b_assign_reg_132[4]_i_4__5_n_0\,
      S(2) => \b_assign_reg_132[4]_i_5__5_n_0\,
      S(1) => \b_assign_reg_132[4]_i_6__5_n_0\,
      S(0) => \b_assign_reg_132[4]_i_7__5_n_0\
    );
\b_assign_reg_132_reg[4]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \b_assign_reg_132_reg[4]_i_2__6_n_0\,
      CO(2) => \b_assign_reg_132_reg[4]_i_2__6_n_1\,
      CO(1) => \b_assign_reg_132_reg[4]_i_2__6_n_2\,
      CO(0) => \b_assign_reg_132_reg[4]_i_2__6_n_3\,
      CYINIT => \b_assign_reg_132[4]_i_3__6_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(4 downto 1),
      S(3) => \b_assign_reg_132[4]_i_4__6_n_0\,
      S(2) => \b_assign_reg_132[4]_i_5__6_n_0\,
      S(1) => \b_assign_reg_132[4]_i_6__6_n_0\,
      S(0) => \b_assign_reg_132[4]_i_7__6_n_0\
    );
\b_assign_reg_132_reg[4]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \b_assign_reg_132_reg[4]_i_2__7_n_0\,
      CO(2) => \b_assign_reg_132_reg[4]_i_2__7_n_1\,
      CO(1) => \b_assign_reg_132_reg[4]_i_2__7_n_2\,
      CO(0) => \b_assign_reg_132_reg[4]_i_2__7_n_3\,
      CYINIT => \b_assign_reg_132[4]_i_3__7_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(4 downto 1),
      S(3) => \b_assign_reg_132[4]_i_4__7_n_0\,
      S(2) => \b_assign_reg_132[4]_i_5__7_n_0\,
      S(1) => \b_assign_reg_132[4]_i_6__7_n_0\,
      S(0) => \b_assign_reg_132[4]_i_7__7_n_0\
    );
\b_assign_reg_132_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[4]_i_2_n_0\,
      CO(3) => \b_assign_reg_132_reg[8]_i_2_n_0\,
      CO(2) => \b_assign_reg_132_reg[8]_i_2_n_1\,
      CO(1) => \b_assign_reg_132_reg[8]_i_2_n_2\,
      CO(0) => \b_assign_reg_132_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_594/tmp_5_fu_60_p2\(8 downto 5),
      S(3) => \b_assign_reg_132[8]_i_3_n_0\,
      S(2) => \b_assign_reg_132[8]_i_4_n_0\,
      S(1) => \b_assign_reg_132[8]_i_5_n_0\,
      S(0) => \b_assign_reg_132[8]_i_6_n_0\
    );
\b_assign_reg_132_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[4]_i_2__0_n_0\,
      CO(3) => \b_assign_reg_132_reg[8]_i_2__0_n_0\,
      CO(2) => \b_assign_reg_132_reg[8]_i_2__0_n_1\,
      CO(1) => \b_assign_reg_132_reg[8]_i_2__0_n_2\,
      CO(0) => \b_assign_reg_132_reg[8]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_601/tmp_5_fu_60_p2\(8 downto 5),
      S(3) => \b_assign_reg_132[8]_i_3__0_n_0\,
      S(2) => \b_assign_reg_132[8]_i_4__0_n_0\,
      S(1) => \b_assign_reg_132[8]_i_5__0_n_0\,
      S(0) => \b_assign_reg_132[8]_i_6__0_n_0\
    );
\b_assign_reg_132_reg[8]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[4]_i_2__1_n_0\,
      CO(3) => \b_assign_reg_132_reg[8]_i_2__1_n_0\,
      CO(2) => \b_assign_reg_132_reg[8]_i_2__1_n_1\,
      CO(1) => \b_assign_reg_132_reg[8]_i_2__1_n_2\,
      CO(0) => \b_assign_reg_132_reg[8]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_608/tmp_5_fu_60_p2\(8 downto 5),
      S(3) => \b_assign_reg_132[8]_i_3__1_n_0\,
      S(2) => \b_assign_reg_132[8]_i_4__1_n_0\,
      S(1) => \b_assign_reg_132[8]_i_5__1_n_0\,
      S(0) => \b_assign_reg_132[8]_i_6__1_n_0\
    );
\b_assign_reg_132_reg[8]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[4]_i_2__2_n_0\,
      CO(3) => \b_assign_reg_132_reg[8]_i_2__2_n_0\,
      CO(2) => \b_assign_reg_132_reg[8]_i_2__2_n_1\,
      CO(1) => \b_assign_reg_132_reg[8]_i_2__2_n_2\,
      CO(0) => \b_assign_reg_132_reg[8]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_615/tmp_5_fu_60_p2\(8 downto 5),
      S(3) => \b_assign_reg_132[8]_i_3__2_n_0\,
      S(2) => \b_assign_reg_132[8]_i_4__2_n_0\,
      S(1) => \b_assign_reg_132[8]_i_5__2_n_0\,
      S(0) => \b_assign_reg_132[8]_i_6__2_n_0\
    );
\b_assign_reg_132_reg[8]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[4]_i_2__3_n_0\,
      CO(3) => \b_assign_reg_132_reg[8]_i_2__3_n_0\,
      CO(2) => \b_assign_reg_132_reg[8]_i_2__3_n_1\,
      CO(1) => \b_assign_reg_132_reg[8]_i_2__3_n_2\,
      CO(0) => \b_assign_reg_132_reg[8]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_622/tmp_5_fu_60_p2\(8 downto 5),
      S(3) => \b_assign_reg_132[8]_i_3__3_n_0\,
      S(2) => \b_assign_reg_132[8]_i_4__3_n_0\,
      S(1) => \b_assign_reg_132[8]_i_5__3_n_0\,
      S(0) => \b_assign_reg_132[8]_i_6__3_n_0\
    );
\b_assign_reg_132_reg[8]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[4]_i_2__4_n_0\,
      CO(3) => \b_assign_reg_132_reg[8]_i_2__4_n_0\,
      CO(2) => \b_assign_reg_132_reg[8]_i_2__4_n_1\,
      CO(1) => \b_assign_reg_132_reg[8]_i_2__4_n_2\,
      CO(0) => \b_assign_reg_132_reg[8]_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_630/tmp_5_fu_60_p2\(8 downto 5),
      S(3) => \b_assign_reg_132[8]_i_3__4_n_0\,
      S(2) => \b_assign_reg_132[8]_i_4__4_n_0\,
      S(1) => \b_assign_reg_132[8]_i_5__4_n_0\,
      S(0) => \b_assign_reg_132[8]_i_6__4_n_0\
    );
\b_assign_reg_132_reg[8]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[4]_i_2__5_n_0\,
      CO(3) => \b_assign_reg_132_reg[8]_i_2__5_n_0\,
      CO(2) => \b_assign_reg_132_reg[8]_i_2__5_n_1\,
      CO(1) => \b_assign_reg_132_reg[8]_i_2__5_n_2\,
      CO(0) => \b_assign_reg_132_reg[8]_i_2__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_638/tmp_5_fu_60_p2\(8 downto 5),
      S(3) => \b_assign_reg_132[8]_i_3__5_n_0\,
      S(2) => \b_assign_reg_132[8]_i_4__5_n_0\,
      S(1) => \b_assign_reg_132[8]_i_5__5_n_0\,
      S(0) => \b_assign_reg_132[8]_i_6__5_n_0\
    );
\b_assign_reg_132_reg[8]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[4]_i_2__6_n_0\,
      CO(3) => \b_assign_reg_132_reg[8]_i_2__6_n_0\,
      CO(2) => \b_assign_reg_132_reg[8]_i_2__6_n_1\,
      CO(1) => \b_assign_reg_132_reg[8]_i_2__6_n_2\,
      CO(0) => \b_assign_reg_132_reg[8]_i_2__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_645/tmp_5_fu_60_p2\(8 downto 5),
      S(3) => \b_assign_reg_132[8]_i_3__6_n_0\,
      S(2) => \b_assign_reg_132[8]_i_4__6_n_0\,
      S(1) => \b_assign_reg_132[8]_i_5__6_n_0\,
      S(0) => \b_assign_reg_132[8]_i_6__6_n_0\
    );
\b_assign_reg_132_reg[8]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[4]_i_2__7_n_0\,
      CO(3) => \b_assign_reg_132_reg[8]_i_2__7_n_0\,
      CO(2) => \b_assign_reg_132_reg[8]_i_2__7_n_1\,
      CO(1) => \b_assign_reg_132_reg[8]_i_2__7_n_2\,
      CO(0) => \b_assign_reg_132_reg[8]_i_2__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_653/tmp_5_fu_60_p2\(8 downto 5),
      S(3) => \b_assign_reg_132[8]_i_3__7_n_0\,
      S(2) => \b_assign_reg_132[8]_i_4__7_n_0\,
      S(1) => \b_assign_reg_132[8]_i_5__7_n_0\,
      S(0) => \b_assign_reg_132[8]_i_6__7_n_0\
    );
\ctrl_read_reg_1533[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ctrl(0),
      I1 => ap_start,
      I2 => Q(0),
      I3 => ctrl_read_reg_1533,
      O => \ctrl_read_reg_1533_reg[0]\
    );
\inStream_V_dest_V_0_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
int_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFAAAAAAAA"
    )
        port map (
      I0 => ap_done,
      I1 => int_ap_done_i_2_n_0,
      I2 => s_axi_CTRL_ARVALID,
      I3 => \^s_axi_ctrl_rvalid\,
      I4 => ap_rst_n,
      I5 => int_ap_done,
      O => int_ap_done_i_1_n_0
    );
int_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => int_ap_done_i_3_n_0,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => s_axi_CTRL_ARADDR(1),
      I3 => s_axi_CTRL_ARADDR(2),
      I4 => s_axi_CTRL_ARADDR(0),
      I5 => s_axi_CTRL_ARADDR(6),
      O => int_ap_done_i_2_n_0
    );
int_ap_done_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARADDR(5),
      O => int_ap_done_i_3_n_0
    );
int_ap_done_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_0,
      Q => int_ap_done,
      R => \^ap_rst_n_inv\
    );
int_ap_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBBF888"
    )
        port map (
      I0 => int_auto_restart_reg_n_0,
      I1 => ap_done,
      I2 => int_ap_start1,
      I3 => s_axi_CTRL_WDATA(0),
      I4 => ap_start,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => Q(2),
      I1 => \^ap_cs_fsm_reg[0]\,
      I2 => \outStream_V_strb_V_1_state_reg[1]\(0),
      I3 => \outStream_V_user_V_1_state_reg[1]\(0),
      I4 => \outStream_V_keep_V_1_state_reg[1]\(0),
      O => ap_done
    );
int_ap_start_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \int_ctrl[31]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => s_axi_CTRL_WSTRB(0),
      I5 => \waddr_reg_n_0_[3]\,
      O => int_ap_start1
    );
int_ap_start_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \outStream_V_dest_V_1_state_reg[1]\(0),
      I1 => \outStream_V_id_V_1_state_reg[1]\(0),
      I2 => \outStream_V_last_V_1_state_reg[1]\(0),
      I3 => \outStream_V_data_V_1_state_reg[1]\(0),
      O => \^ap_cs_fsm_reg[0]\
    );
int_ap_start_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => ap_start,
      R => \^ap_rst_n_inv\
    );
int_auto_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => int_ap_start1,
      I2 => int_auto_restart_reg_n_0,
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => int_auto_restart_reg_n_0,
      R => \^ap_rst_n_inv\
    );
\int_ctrl[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ctrl(0),
      O => int_ctrl0(0)
    );
\int_ctrl[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_0_[10]\,
      O => int_ctrl0(10)
    );
\int_ctrl[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_0_[11]\,
      O => int_ctrl0(11)
    );
\int_ctrl[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_0_[12]\,
      O => int_ctrl0(12)
    );
\int_ctrl[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_0_[13]\,
      O => int_ctrl0(13)
    );
\int_ctrl[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_0_[14]\,
      O => int_ctrl0(14)
    );
\int_ctrl[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_0_[15]\,
      O => int_ctrl0(15)
    );
\int_ctrl[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_0_[16]\,
      O => int_ctrl0(16)
    );
\int_ctrl[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_0_[17]\,
      O => int_ctrl0(17)
    );
\int_ctrl[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_0_[18]\,
      O => int_ctrl0(18)
    );
\int_ctrl[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_0_[19]\,
      O => int_ctrl0(19)
    );
\int_ctrl[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ctrl_reg_n_0_[1]\,
      O => int_ctrl0(1)
    );
\int_ctrl[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_0_[20]\,
      O => int_ctrl0(20)
    );
\int_ctrl[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_0_[21]\,
      O => int_ctrl0(21)
    );
\int_ctrl[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_0_[22]\,
      O => int_ctrl0(22)
    );
\int_ctrl[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_0_[23]\,
      O => int_ctrl0(23)
    );
\int_ctrl[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_0_[24]\,
      O => int_ctrl0(24)
    );
\int_ctrl[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_0_[25]\,
      O => int_ctrl0(25)
    );
\int_ctrl[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_0_[26]\,
      O => int_ctrl0(26)
    );
\int_ctrl[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_0_[27]\,
      O => int_ctrl0(27)
    );
\int_ctrl[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_0_[28]\,
      O => int_ctrl0(28)
    );
\int_ctrl[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_0_[29]\,
      O => int_ctrl0(29)
    );
\int_ctrl[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ctrl_reg_n_0_[2]\,
      O => int_ctrl0(2)
    );
\int_ctrl[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_0_[30]\,
      O => int_ctrl0(30)
    );
\int_ctrl[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \int_ctrl[31]_i_3_n_0\,
      I4 => \waddr_reg_n_0_[6]\,
      O => \int_ctrl[31]_i_1_n_0\
    );
\int_ctrl[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_0_[31]\,
      O => int_ctrl0(31)
    );
\int_ctrl[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => wstate(0),
      I4 => wstate(1),
      I5 => s_axi_CTRL_WVALID,
      O => \int_ctrl[31]_i_3_n_0\
    );
\int_ctrl[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ctrl_reg_n_0_[3]\,
      O => int_ctrl0(3)
    );
\int_ctrl[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ctrl_reg_n_0_[4]\,
      O => int_ctrl0(4)
    );
\int_ctrl[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ctrl_reg_n_0_[5]\,
      O => int_ctrl0(5)
    );
\int_ctrl[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ctrl_reg_n_0_[6]\,
      O => int_ctrl0(6)
    );
\int_ctrl[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ctrl_reg_n_0_[7]\,
      O => int_ctrl0(7)
    );
\int_ctrl[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_0_[8]\,
      O => int_ctrl0(8)
    );
\int_ctrl[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_0_[9]\,
      O => int_ctrl0(9)
    );
\int_ctrl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(0),
      Q => ctrl(0),
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(10),
      Q => \int_ctrl_reg_n_0_[10]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(11),
      Q => \int_ctrl_reg_n_0_[11]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(12),
      Q => \int_ctrl_reg_n_0_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(13),
      Q => \int_ctrl_reg_n_0_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(14),
      Q => \int_ctrl_reg_n_0_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(15),
      Q => \int_ctrl_reg_n_0_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(16),
      Q => \int_ctrl_reg_n_0_[16]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(17),
      Q => \int_ctrl_reg_n_0_[17]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(18),
      Q => \int_ctrl_reg_n_0_[18]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(19),
      Q => \int_ctrl_reg_n_0_[19]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(1),
      Q => \int_ctrl_reg_n_0_[1]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(20),
      Q => \int_ctrl_reg_n_0_[20]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(21),
      Q => \int_ctrl_reg_n_0_[21]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(22),
      Q => \int_ctrl_reg_n_0_[22]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(23),
      Q => \int_ctrl_reg_n_0_[23]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(24),
      Q => \int_ctrl_reg_n_0_[24]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(25),
      Q => \int_ctrl_reg_n_0_[25]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(26),
      Q => \int_ctrl_reg_n_0_[26]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(27),
      Q => \int_ctrl_reg_n_0_[27]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(28),
      Q => \int_ctrl_reg_n_0_[28]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(29),
      Q => \int_ctrl_reg_n_0_[29]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(2),
      Q => \int_ctrl_reg_n_0_[2]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(30),
      Q => \int_ctrl_reg_n_0_[30]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(31),
      Q => \int_ctrl_reg_n_0_[31]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(3),
      Q => \int_ctrl_reg_n_0_[3]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(4),
      Q => \int_ctrl_reg_n_0_[4]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(5),
      Q => \int_ctrl_reg_n_0_[5]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(6),
      Q => \int_ctrl_reg_n_0_[6]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(7),
      Q => \int_ctrl_reg_n_0_[7]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(8),
      Q => \int_ctrl_reg_n_0_[8]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(9),
      Q => \int_ctrl_reg_n_0_[9]\,
      R => \^ap_rst_n_inv\
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_gie_i_2_n_0,
      I2 => s_axi_CTRL_WSTRB(0),
      I3 => \waddr_reg_n_0_[3]\,
      I4 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => int_gie_i_3_n_0,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \waddr_reg_n_0_[2]\,
      O => int_gie_i_2_n_0
    );
int_gie_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => wstate(1),
      I2 => wstate(0),
      I3 => \waddr_reg_n_0_[1]\,
      I4 => \waddr_reg_n_0_[0]\,
      O => int_gie_i_3_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => \^ap_rst_n_inv\
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_ier9_out,
      I2 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => int_ier9_out,
      I2 => p_0_in,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \int_ctrl[31]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => s_axi_CTRL_WSTRB(0),
      O => int_ier9_out
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => p_0_in,
      R => \^ap_rst_n_inv\
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_0_[0]\,
      I3 => ap_done,
      I4 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => int_gie_i_2_n_0,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => s_axi_CTRL_WSTRB(0),
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => int_isr6_out,
      I2 => p_0_in,
      I3 => ap_done,
      I4 => p_1_in,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => p_1_in,
      R => \^ap_rst_n_inv\
    );
\int_kernel_0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_kernel_0_reg[31]_0\(0),
      O => int_kernel_00(0)
    );
\int_kernel_0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_0(10),
      O => int_kernel_00(10)
    );
\int_kernel_0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_0(11),
      O => int_kernel_00(11)
    );
\int_kernel_0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_0(12),
      O => int_kernel_00(12)
    );
\int_kernel_0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_0(13),
      O => int_kernel_00(13)
    );
\int_kernel_0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_0(14),
      O => int_kernel_00(14)
    );
\int_kernel_0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_0(15),
      O => int_kernel_00(15)
    );
\int_kernel_0[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_0(16),
      O => int_kernel_00(16)
    );
\int_kernel_0[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_0(17),
      O => int_kernel_00(17)
    );
\int_kernel_0[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_0(18),
      O => int_kernel_00(18)
    );
\int_kernel_0[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_0(19),
      O => int_kernel_00(19)
    );
\int_kernel_0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_0(1),
      O => int_kernel_00(1)
    );
\int_kernel_0[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_0(20),
      O => int_kernel_00(20)
    );
\int_kernel_0[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_0(21),
      O => int_kernel_00(21)
    );
\int_kernel_0[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_0(22),
      O => int_kernel_00(22)
    );
\int_kernel_0[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_0(23),
      O => int_kernel_00(23)
    );
\int_kernel_0[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_0(24),
      O => int_kernel_00(24)
    );
\int_kernel_0[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_0(25),
      O => int_kernel_00(25)
    );
\int_kernel_0[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_0(26),
      O => int_kernel_00(26)
    );
\int_kernel_0[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_0(27),
      O => int_kernel_00(27)
    );
\int_kernel_0[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_0(28),
      O => int_kernel_00(28)
    );
\int_kernel_0[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_0(29),
      O => int_kernel_00(29)
    );
\int_kernel_0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_0(2),
      O => int_kernel_00(2)
    );
\int_kernel_0[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_0(30),
      O => int_kernel_00(30)
    );
\int_kernel_0[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \int_ctrl[31]_i_3_n_0\,
      I4 => \waddr_reg_n_0_[6]\,
      O => \int_kernel_0[31]_i_1_n_0\
    );
\int_kernel_0[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      O => int_kernel_00(31)
    );
\int_kernel_0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_0(3),
      O => int_kernel_00(3)
    );
\int_kernel_0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_0(4),
      O => int_kernel_00(4)
    );
\int_kernel_0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_0(5),
      O => int_kernel_00(5)
    );
\int_kernel_0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_0(6),
      O => int_kernel_00(6)
    );
\int_kernel_0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_0(7),
      O => int_kernel_00(7)
    );
\int_kernel_0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_0(8),
      O => int_kernel_00(8)
    );
\int_kernel_0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_0(9),
      O => int_kernel_00(9)
    );
\int_kernel_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(0),
      Q => \^int_kernel_0_reg[31]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_kernel_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(10),
      Q => kernel_0(10),
      R => \^ap_rst_n_inv\
    );
\int_kernel_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(11),
      Q => kernel_0(11),
      R => \^ap_rst_n_inv\
    );
\int_kernel_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(12),
      Q => kernel_0(12),
      R => \^ap_rst_n_inv\
    );
\int_kernel_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(13),
      Q => kernel_0(13),
      R => \^ap_rst_n_inv\
    );
\int_kernel_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(14),
      Q => kernel_0(14),
      R => \^ap_rst_n_inv\
    );
\int_kernel_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(15),
      Q => kernel_0(15),
      R => \^ap_rst_n_inv\
    );
\int_kernel_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(16),
      Q => kernel_0(16),
      R => \^ap_rst_n_inv\
    );
\int_kernel_0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(17),
      Q => kernel_0(17),
      R => \^ap_rst_n_inv\
    );
\int_kernel_0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(18),
      Q => kernel_0(18),
      R => \^ap_rst_n_inv\
    );
\int_kernel_0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(19),
      Q => kernel_0(19),
      R => \^ap_rst_n_inv\
    );
\int_kernel_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(1),
      Q => kernel_0(1),
      R => \^ap_rst_n_inv\
    );
\int_kernel_0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(20),
      Q => kernel_0(20),
      R => \^ap_rst_n_inv\
    );
\int_kernel_0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(21),
      Q => kernel_0(21),
      R => \^ap_rst_n_inv\
    );
\int_kernel_0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(22),
      Q => kernel_0(22),
      R => \^ap_rst_n_inv\
    );
\int_kernel_0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(23),
      Q => kernel_0(23),
      R => \^ap_rst_n_inv\
    );
\int_kernel_0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(24),
      Q => kernel_0(24),
      R => \^ap_rst_n_inv\
    );
\int_kernel_0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(25),
      Q => kernel_0(25),
      R => \^ap_rst_n_inv\
    );
\int_kernel_0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(26),
      Q => kernel_0(26),
      R => \^ap_rst_n_inv\
    );
\int_kernel_0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(27),
      Q => kernel_0(27),
      R => \^ap_rst_n_inv\
    );
\int_kernel_0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(28),
      Q => kernel_0(28),
      R => \^ap_rst_n_inv\
    );
\int_kernel_0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(29),
      Q => kernel_0(29),
      R => \^ap_rst_n_inv\
    );
\int_kernel_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(2),
      Q => kernel_0(2),
      R => \^ap_rst_n_inv\
    );
\int_kernel_0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(30),
      Q => kernel_0(30),
      R => \^ap_rst_n_inv\
    );
\int_kernel_0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(31),
      Q => \^int_kernel_0_reg[31]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_kernel_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(3),
      Q => kernel_0(3),
      R => \^ap_rst_n_inv\
    );
\int_kernel_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(4),
      Q => kernel_0(4),
      R => \^ap_rst_n_inv\
    );
\int_kernel_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(5),
      Q => kernel_0(5),
      R => \^ap_rst_n_inv\
    );
\int_kernel_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(6),
      Q => kernel_0(6),
      R => \^ap_rst_n_inv\
    );
\int_kernel_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(7),
      Q => kernel_0(7),
      R => \^ap_rst_n_inv\
    );
\int_kernel_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(8),
      Q => kernel_0(8),
      R => \^ap_rst_n_inv\
    );
\int_kernel_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_0[31]_i_1_n_0\,
      D => int_kernel_00(9),
      Q => kernel_0(9),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^b_assign_reg_132_reg[31]_0\(0),
      O => int_kernel_10(0)
    );
\int_kernel_1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_1(10),
      O => int_kernel_10(10)
    );
\int_kernel_1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_1(11),
      O => int_kernel_10(11)
    );
\int_kernel_1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_1(12),
      O => int_kernel_10(12)
    );
\int_kernel_1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_1(13),
      O => int_kernel_10(13)
    );
\int_kernel_1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_1(14),
      O => int_kernel_10(14)
    );
\int_kernel_1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_1(15),
      O => int_kernel_10(15)
    );
\int_kernel_1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_1(16),
      O => int_kernel_10(16)
    );
\int_kernel_1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_1(17),
      O => int_kernel_10(17)
    );
\int_kernel_1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_1(18),
      O => int_kernel_10(18)
    );
\int_kernel_1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_1(19),
      O => int_kernel_10(19)
    );
\int_kernel_1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_1(1),
      O => int_kernel_10(1)
    );
\int_kernel_1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_1(20),
      O => int_kernel_10(20)
    );
\int_kernel_1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_1(21),
      O => int_kernel_10(21)
    );
\int_kernel_1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_1(22),
      O => int_kernel_10(22)
    );
\int_kernel_1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_1(23),
      O => int_kernel_10(23)
    );
\int_kernel_1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_1(24),
      O => int_kernel_10(24)
    );
\int_kernel_1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_1(25),
      O => int_kernel_10(25)
    );
\int_kernel_1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_1(26),
      O => int_kernel_10(26)
    );
\int_kernel_1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_1(27),
      O => int_kernel_10(27)
    );
\int_kernel_1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_1(28),
      O => int_kernel_10(28)
    );
\int_kernel_1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_1(29),
      O => int_kernel_10(29)
    );
\int_kernel_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_1(2),
      O => int_kernel_10(2)
    );
\int_kernel_1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_1(30),
      O => int_kernel_10(30)
    );
\int_kernel_1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \int_ctrl[31]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \waddr_reg_n_0_[4]\,
      O => \int_kernel_1[31]_i_1_n_0\
    );
\int_kernel_1[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^int_kernel_1_reg[31]_0\(0),
      O => int_kernel_10(31)
    );
\int_kernel_1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_1(3),
      O => int_kernel_10(3)
    );
\int_kernel_1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_1(4),
      O => int_kernel_10(4)
    );
\int_kernel_1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_1(5),
      O => int_kernel_10(5)
    );
\int_kernel_1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_1(6),
      O => int_kernel_10(6)
    );
\int_kernel_1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_1(7),
      O => int_kernel_10(7)
    );
\int_kernel_1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_1(8),
      O => int_kernel_10(8)
    );
\int_kernel_1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_1(9),
      O => int_kernel_10(9)
    );
\int_kernel_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(0),
      Q => \^b_assign_reg_132_reg[31]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(10),
      Q => kernel_1(10),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(11),
      Q => kernel_1(11),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(12),
      Q => kernel_1(12),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(13),
      Q => kernel_1(13),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(14),
      Q => kernel_1(14),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(15),
      Q => kernel_1(15),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(16),
      Q => kernel_1(16),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(17),
      Q => kernel_1(17),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(18),
      Q => kernel_1(18),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(19),
      Q => kernel_1(19),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(1),
      Q => kernel_1(1),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(20),
      Q => kernel_1(20),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(21),
      Q => kernel_1(21),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(22),
      Q => kernel_1(22),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(23),
      Q => kernel_1(23),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(24),
      Q => kernel_1(24),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(25),
      Q => kernel_1(25),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(26),
      Q => kernel_1(26),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(27),
      Q => kernel_1(27),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(28),
      Q => kernel_1(28),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(29),
      Q => kernel_1(29),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(2),
      Q => kernel_1(2),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(30),
      Q => kernel_1(30),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(31),
      Q => \^int_kernel_1_reg[31]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(3),
      Q => kernel_1(3),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(4),
      Q => kernel_1(4),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(5),
      Q => kernel_1(5),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(6),
      Q => kernel_1(6),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(7),
      Q => kernel_1(7),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(8),
      Q => kernel_1(8),
      R => \^ap_rst_n_inv\
    );
\int_kernel_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_1[31]_i_1_n_0\,
      D => int_kernel_10(9),
      Q => kernel_1(9),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^b_assign_reg_132_reg[31]_1\(0),
      O => int_kernel_20(0)
    );
\int_kernel_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_2(10),
      O => int_kernel_20(10)
    );
\int_kernel_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_2(11),
      O => int_kernel_20(11)
    );
\int_kernel_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_2(12),
      O => int_kernel_20(12)
    );
\int_kernel_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_2(13),
      O => int_kernel_20(13)
    );
\int_kernel_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_2(14),
      O => int_kernel_20(14)
    );
\int_kernel_2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_2(15),
      O => int_kernel_20(15)
    );
\int_kernel_2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_2(16),
      O => int_kernel_20(16)
    );
\int_kernel_2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_2(17),
      O => int_kernel_20(17)
    );
\int_kernel_2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_2(18),
      O => int_kernel_20(18)
    );
\int_kernel_2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_2(19),
      O => int_kernel_20(19)
    );
\int_kernel_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_2(1),
      O => int_kernel_20(1)
    );
\int_kernel_2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_2(20),
      O => int_kernel_20(20)
    );
\int_kernel_2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_2(21),
      O => int_kernel_20(21)
    );
\int_kernel_2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_2(22),
      O => int_kernel_20(22)
    );
\int_kernel_2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_2(23),
      O => int_kernel_20(23)
    );
\int_kernel_2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_2(24),
      O => int_kernel_20(24)
    );
\int_kernel_2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_2(25),
      O => int_kernel_20(25)
    );
\int_kernel_2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_2(26),
      O => int_kernel_20(26)
    );
\int_kernel_2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_2(27),
      O => int_kernel_20(27)
    );
\int_kernel_2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_2(28),
      O => int_kernel_20(28)
    );
\int_kernel_2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_2(29),
      O => int_kernel_20(29)
    );
\int_kernel_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_2(2),
      O => int_kernel_20(2)
    );
\int_kernel_2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_2(30),
      O => int_kernel_20(30)
    );
\int_kernel_2[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \int_ctrl[31]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \waddr_reg_n_0_[4]\,
      O => \int_kernel_2[31]_i_1_n_0\
    );
\int_kernel_2[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^int_kernel_2_reg[31]_0\(0),
      O => int_kernel_20(31)
    );
\int_kernel_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_2(3),
      O => int_kernel_20(3)
    );
\int_kernel_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_2(4),
      O => int_kernel_20(4)
    );
\int_kernel_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_2(5),
      O => int_kernel_20(5)
    );
\int_kernel_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_2(6),
      O => int_kernel_20(6)
    );
\int_kernel_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_2(7),
      O => int_kernel_20(7)
    );
\int_kernel_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_2(8),
      O => int_kernel_20(8)
    );
\int_kernel_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_2(9),
      O => int_kernel_20(9)
    );
\int_kernel_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(0),
      Q => \^b_assign_reg_132_reg[31]_1\(0),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(10),
      Q => kernel_2(10),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(11),
      Q => kernel_2(11),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(12),
      Q => kernel_2(12),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(13),
      Q => kernel_2(13),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(14),
      Q => kernel_2(14),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(15),
      Q => kernel_2(15),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(16),
      Q => kernel_2(16),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(17),
      Q => kernel_2(17),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(18),
      Q => kernel_2(18),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(19),
      Q => kernel_2(19),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(1),
      Q => kernel_2(1),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(20),
      Q => kernel_2(20),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(21),
      Q => kernel_2(21),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(22),
      Q => kernel_2(22),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(23),
      Q => kernel_2(23),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(24),
      Q => kernel_2(24),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(25),
      Q => kernel_2(25),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(26),
      Q => kernel_2(26),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(27),
      Q => kernel_2(27),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(28),
      Q => kernel_2(28),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(29),
      Q => kernel_2(29),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(2),
      Q => kernel_2(2),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(30),
      Q => kernel_2(30),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(31),
      Q => \^int_kernel_2_reg[31]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(3),
      Q => kernel_2(3),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(4),
      Q => kernel_2(4),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(5),
      Q => kernel_2(5),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(6),
      Q => kernel_2(6),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(7),
      Q => kernel_2(7),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(8),
      Q => kernel_2(8),
      R => \^ap_rst_n_inv\
    );
\int_kernel_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_2[31]_i_1_n_0\,
      D => int_kernel_20(9),
      Q => kernel_2(9),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^b_assign_reg_132_reg[31]_2\(0),
      O => int_kernel_30(0)
    );
\int_kernel_3[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_3(10),
      O => int_kernel_30(10)
    );
\int_kernel_3[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_3(11),
      O => int_kernel_30(11)
    );
\int_kernel_3[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_3(12),
      O => int_kernel_30(12)
    );
\int_kernel_3[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_3(13),
      O => int_kernel_30(13)
    );
\int_kernel_3[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_3(14),
      O => int_kernel_30(14)
    );
\int_kernel_3[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_3(15),
      O => int_kernel_30(15)
    );
\int_kernel_3[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_3(16),
      O => int_kernel_30(16)
    );
\int_kernel_3[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_3(17),
      O => int_kernel_30(17)
    );
\int_kernel_3[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_3(18),
      O => int_kernel_30(18)
    );
\int_kernel_3[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_3(19),
      O => int_kernel_30(19)
    );
\int_kernel_3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_3(1),
      O => int_kernel_30(1)
    );
\int_kernel_3[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_3(20),
      O => int_kernel_30(20)
    );
\int_kernel_3[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_3(21),
      O => int_kernel_30(21)
    );
\int_kernel_3[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_3(22),
      O => int_kernel_30(22)
    );
\int_kernel_3[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_3(23),
      O => int_kernel_30(23)
    );
\int_kernel_3[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_3(24),
      O => int_kernel_30(24)
    );
\int_kernel_3[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_3(25),
      O => int_kernel_30(25)
    );
\int_kernel_3[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_3(26),
      O => int_kernel_30(26)
    );
\int_kernel_3[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_3(27),
      O => int_kernel_30(27)
    );
\int_kernel_3[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_3(28),
      O => int_kernel_30(28)
    );
\int_kernel_3[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_3(29),
      O => int_kernel_30(29)
    );
\int_kernel_3[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_3(2),
      O => int_kernel_30(2)
    );
\int_kernel_3[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_3(30),
      O => int_kernel_30(30)
    );
\int_kernel_3[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \int_ctrl[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[6]\,
      I4 => \waddr_reg_n_0_[5]\,
      O => \int_kernel_3[31]_i_1_n_0\
    );
\int_kernel_3[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^int_kernel_3_reg[31]_0\(0),
      O => int_kernel_30(31)
    );
\int_kernel_3[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_3(3),
      O => int_kernel_30(3)
    );
\int_kernel_3[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_3(4),
      O => int_kernel_30(4)
    );
\int_kernel_3[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_3(5),
      O => int_kernel_30(5)
    );
\int_kernel_3[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_3(6),
      O => int_kernel_30(6)
    );
\int_kernel_3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_3(7),
      O => int_kernel_30(7)
    );
\int_kernel_3[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_3(8),
      O => int_kernel_30(8)
    );
\int_kernel_3[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_3(9),
      O => int_kernel_30(9)
    );
\int_kernel_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(0),
      Q => \^b_assign_reg_132_reg[31]_2\(0),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(10),
      Q => kernel_3(10),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(11),
      Q => kernel_3(11),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(12),
      Q => kernel_3(12),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(13),
      Q => kernel_3(13),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(14),
      Q => kernel_3(14),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(15),
      Q => kernel_3(15),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(16),
      Q => kernel_3(16),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(17),
      Q => kernel_3(17),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(18),
      Q => kernel_3(18),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(19),
      Q => kernel_3(19),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(1),
      Q => kernel_3(1),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(20),
      Q => kernel_3(20),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(21),
      Q => kernel_3(21),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(22),
      Q => kernel_3(22),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(23),
      Q => kernel_3(23),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(24),
      Q => kernel_3(24),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(25),
      Q => kernel_3(25),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(26),
      Q => kernel_3(26),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(27),
      Q => kernel_3(27),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(28),
      Q => kernel_3(28),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(29),
      Q => kernel_3(29),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(2),
      Q => kernel_3(2),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(30),
      Q => kernel_3(30),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(31),
      Q => \^int_kernel_3_reg[31]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(3),
      Q => kernel_3(3),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(4),
      Q => kernel_3(4),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(5),
      Q => kernel_3(5),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(6),
      Q => kernel_3(6),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(7),
      Q => kernel_3(7),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(8),
      Q => kernel_3(8),
      R => \^ap_rst_n_inv\
    );
\int_kernel_3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_3[31]_i_1_n_0\,
      D => int_kernel_30(9),
      Q => kernel_3(9),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^b_assign_reg_132_reg[31]_3\(0),
      O => int_kernel_40(0)
    );
\int_kernel_4[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_4(10),
      O => int_kernel_40(10)
    );
\int_kernel_4[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_4(11),
      O => int_kernel_40(11)
    );
\int_kernel_4[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_4(12),
      O => int_kernel_40(12)
    );
\int_kernel_4[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_4(13),
      O => int_kernel_40(13)
    );
\int_kernel_4[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_4(14),
      O => int_kernel_40(14)
    );
\int_kernel_4[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_4(15),
      O => int_kernel_40(15)
    );
\int_kernel_4[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_4(16),
      O => int_kernel_40(16)
    );
\int_kernel_4[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_4(17),
      O => int_kernel_40(17)
    );
\int_kernel_4[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_4(18),
      O => int_kernel_40(18)
    );
\int_kernel_4[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_4(19),
      O => int_kernel_40(19)
    );
\int_kernel_4[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_4(1),
      O => int_kernel_40(1)
    );
\int_kernel_4[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_4(20),
      O => int_kernel_40(20)
    );
\int_kernel_4[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_4(21),
      O => int_kernel_40(21)
    );
\int_kernel_4[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_4(22),
      O => int_kernel_40(22)
    );
\int_kernel_4[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_4(23),
      O => int_kernel_40(23)
    );
\int_kernel_4[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_4(24),
      O => int_kernel_40(24)
    );
\int_kernel_4[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_4(25),
      O => int_kernel_40(25)
    );
\int_kernel_4[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_4(26),
      O => int_kernel_40(26)
    );
\int_kernel_4[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_4(27),
      O => int_kernel_40(27)
    );
\int_kernel_4[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_4(28),
      O => int_kernel_40(28)
    );
\int_kernel_4[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_4(29),
      O => int_kernel_40(29)
    );
\int_kernel_4[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_4(2),
      O => int_kernel_40(2)
    );
\int_kernel_4[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_4(30),
      O => int_kernel_40(30)
    );
\int_kernel_4[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \int_ctrl[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[6]\,
      I4 => \waddr_reg_n_0_[5]\,
      O => \int_kernel_4[31]_i_1_n_0\
    );
\int_kernel_4[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^int_kernel_4_reg[31]_0\(0),
      O => int_kernel_40(31)
    );
\int_kernel_4[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_4(3),
      O => int_kernel_40(3)
    );
\int_kernel_4[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_4(4),
      O => int_kernel_40(4)
    );
\int_kernel_4[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_4(5),
      O => int_kernel_40(5)
    );
\int_kernel_4[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_4(6),
      O => int_kernel_40(6)
    );
\int_kernel_4[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_4(7),
      O => int_kernel_40(7)
    );
\int_kernel_4[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_4(8),
      O => int_kernel_40(8)
    );
\int_kernel_4[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_4(9),
      O => int_kernel_40(9)
    );
\int_kernel_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(0),
      Q => \^b_assign_reg_132_reg[31]_3\(0),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(10),
      Q => kernel_4(10),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(11),
      Q => kernel_4(11),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(12),
      Q => kernel_4(12),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(13),
      Q => kernel_4(13),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(14),
      Q => kernel_4(14),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(15),
      Q => kernel_4(15),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(16),
      Q => kernel_4(16),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(17),
      Q => kernel_4(17),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(18),
      Q => kernel_4(18),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(19),
      Q => kernel_4(19),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(1),
      Q => kernel_4(1),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(20),
      Q => kernel_4(20),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(21),
      Q => kernel_4(21),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(22),
      Q => kernel_4(22),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(23),
      Q => kernel_4(23),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(24),
      Q => kernel_4(24),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(25),
      Q => kernel_4(25),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(26),
      Q => kernel_4(26),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(27),
      Q => kernel_4(27),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(28),
      Q => kernel_4(28),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(29),
      Q => kernel_4(29),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(2),
      Q => kernel_4(2),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(30),
      Q => kernel_4(30),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(31),
      Q => \^int_kernel_4_reg[31]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(3),
      Q => kernel_4(3),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(4),
      Q => kernel_4(4),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(5),
      Q => kernel_4(5),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(6),
      Q => kernel_4(6),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(7),
      Q => kernel_4(7),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(8),
      Q => kernel_4(8),
      R => \^ap_rst_n_inv\
    );
\int_kernel_4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_4[31]_i_1_n_0\,
      D => int_kernel_40(9),
      Q => kernel_4(9),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^b_assign_reg_132_reg[31]_4\(0),
      O => int_kernel_50(0)
    );
\int_kernel_5[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_5(10),
      O => int_kernel_50(10)
    );
\int_kernel_5[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_5(11),
      O => int_kernel_50(11)
    );
\int_kernel_5[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_5(12),
      O => int_kernel_50(12)
    );
\int_kernel_5[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_5(13),
      O => int_kernel_50(13)
    );
\int_kernel_5[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_5(14),
      O => int_kernel_50(14)
    );
\int_kernel_5[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_5(15),
      O => int_kernel_50(15)
    );
\int_kernel_5[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_5(16),
      O => int_kernel_50(16)
    );
\int_kernel_5[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_5(17),
      O => int_kernel_50(17)
    );
\int_kernel_5[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_5(18),
      O => int_kernel_50(18)
    );
\int_kernel_5[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_5(19),
      O => int_kernel_50(19)
    );
\int_kernel_5[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_5(1),
      O => int_kernel_50(1)
    );
\int_kernel_5[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_5(20),
      O => int_kernel_50(20)
    );
\int_kernel_5[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_5(21),
      O => int_kernel_50(21)
    );
\int_kernel_5[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_5(22),
      O => int_kernel_50(22)
    );
\int_kernel_5[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_5(23),
      O => int_kernel_50(23)
    );
\int_kernel_5[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_5(24),
      O => int_kernel_50(24)
    );
\int_kernel_5[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_5(25),
      O => int_kernel_50(25)
    );
\int_kernel_5[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_5(26),
      O => int_kernel_50(26)
    );
\int_kernel_5[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_5(27),
      O => int_kernel_50(27)
    );
\int_kernel_5[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_5(28),
      O => int_kernel_50(28)
    );
\int_kernel_5[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_5(29),
      O => int_kernel_50(29)
    );
\int_kernel_5[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_5(2),
      O => int_kernel_50(2)
    );
\int_kernel_5[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_5(30),
      O => int_kernel_50(30)
    );
\int_kernel_5[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \int_ctrl[31]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \waddr_reg_n_0_[4]\,
      O => \int_kernel_5[31]_i_1_n_0\
    );
\int_kernel_5[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^int_kernel_5_reg[31]_0\(0),
      O => int_kernel_50(31)
    );
\int_kernel_5[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_5(3),
      O => int_kernel_50(3)
    );
\int_kernel_5[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_5(4),
      O => int_kernel_50(4)
    );
\int_kernel_5[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_5(5),
      O => int_kernel_50(5)
    );
\int_kernel_5[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_5(6),
      O => int_kernel_50(6)
    );
\int_kernel_5[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_5(7),
      O => int_kernel_50(7)
    );
\int_kernel_5[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_5(8),
      O => int_kernel_50(8)
    );
\int_kernel_5[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_5(9),
      O => int_kernel_50(9)
    );
\int_kernel_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(0),
      Q => \^b_assign_reg_132_reg[31]_4\(0),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(10),
      Q => kernel_5(10),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(11),
      Q => kernel_5(11),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(12),
      Q => kernel_5(12),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(13),
      Q => kernel_5(13),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(14),
      Q => kernel_5(14),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(15),
      Q => kernel_5(15),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(16),
      Q => kernel_5(16),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(17),
      Q => kernel_5(17),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(18),
      Q => kernel_5(18),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(19),
      Q => kernel_5(19),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(1),
      Q => kernel_5(1),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(20),
      Q => kernel_5(20),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(21),
      Q => kernel_5(21),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(22),
      Q => kernel_5(22),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(23),
      Q => kernel_5(23),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(24),
      Q => kernel_5(24),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(25),
      Q => kernel_5(25),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(26),
      Q => kernel_5(26),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(27),
      Q => kernel_5(27),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(28),
      Q => kernel_5(28),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(29),
      Q => kernel_5(29),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(2),
      Q => kernel_5(2),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(30),
      Q => kernel_5(30),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(31),
      Q => \^int_kernel_5_reg[31]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(3),
      Q => kernel_5(3),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(4),
      Q => kernel_5(4),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(5),
      Q => kernel_5(5),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(6),
      Q => kernel_5(6),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(7),
      Q => kernel_5(7),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(8),
      Q => kernel_5(8),
      R => \^ap_rst_n_inv\
    );
\int_kernel_5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_5[31]_i_1_n_0\,
      D => int_kernel_50(9),
      Q => kernel_5(9),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^b_assign_reg_132_reg[31]_5\(0),
      O => int_kernel_60(0)
    );
\int_kernel_6[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_6(10),
      O => int_kernel_60(10)
    );
\int_kernel_6[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_6(11),
      O => int_kernel_60(11)
    );
\int_kernel_6[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_6(12),
      O => int_kernel_60(12)
    );
\int_kernel_6[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_6(13),
      O => int_kernel_60(13)
    );
\int_kernel_6[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_6(14),
      O => int_kernel_60(14)
    );
\int_kernel_6[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_6(15),
      O => int_kernel_60(15)
    );
\int_kernel_6[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_6(16),
      O => int_kernel_60(16)
    );
\int_kernel_6[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_6(17),
      O => int_kernel_60(17)
    );
\int_kernel_6[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_6(18),
      O => int_kernel_60(18)
    );
\int_kernel_6[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_6(19),
      O => int_kernel_60(19)
    );
\int_kernel_6[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_6(1),
      O => int_kernel_60(1)
    );
\int_kernel_6[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_6(20),
      O => int_kernel_60(20)
    );
\int_kernel_6[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_6(21),
      O => int_kernel_60(21)
    );
\int_kernel_6[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_6(22),
      O => int_kernel_60(22)
    );
\int_kernel_6[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_6(23),
      O => int_kernel_60(23)
    );
\int_kernel_6[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_6(24),
      O => int_kernel_60(24)
    );
\int_kernel_6[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_6(25),
      O => int_kernel_60(25)
    );
\int_kernel_6[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_6(26),
      O => int_kernel_60(26)
    );
\int_kernel_6[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_6(27),
      O => int_kernel_60(27)
    );
\int_kernel_6[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_6(28),
      O => int_kernel_60(28)
    );
\int_kernel_6[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_6(29),
      O => int_kernel_60(29)
    );
\int_kernel_6[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_6(2),
      O => int_kernel_60(2)
    );
\int_kernel_6[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_6(30),
      O => int_kernel_60(30)
    );
\int_kernel_6[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \int_ctrl[31]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \waddr_reg_n_0_[4]\,
      O => \int_kernel_6[31]_i_1_n_0\
    );
\int_kernel_6[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^int_kernel_6_reg[31]_0\(0),
      O => int_kernel_60(31)
    );
\int_kernel_6[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_6(3),
      O => int_kernel_60(3)
    );
\int_kernel_6[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_6(4),
      O => int_kernel_60(4)
    );
\int_kernel_6[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_6(5),
      O => int_kernel_60(5)
    );
\int_kernel_6[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_6(6),
      O => int_kernel_60(6)
    );
\int_kernel_6[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_6(7),
      O => int_kernel_60(7)
    );
\int_kernel_6[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_6(8),
      O => int_kernel_60(8)
    );
\int_kernel_6[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_6(9),
      O => int_kernel_60(9)
    );
\int_kernel_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(0),
      Q => \^b_assign_reg_132_reg[31]_5\(0),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(10),
      Q => kernel_6(10),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(11),
      Q => kernel_6(11),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(12),
      Q => kernel_6(12),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(13),
      Q => kernel_6(13),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(14),
      Q => kernel_6(14),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(15),
      Q => kernel_6(15),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(16),
      Q => kernel_6(16),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(17),
      Q => kernel_6(17),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(18),
      Q => kernel_6(18),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(19),
      Q => kernel_6(19),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(1),
      Q => kernel_6(1),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(20),
      Q => kernel_6(20),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(21),
      Q => kernel_6(21),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(22),
      Q => kernel_6(22),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(23),
      Q => kernel_6(23),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(24),
      Q => kernel_6(24),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(25),
      Q => kernel_6(25),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(26),
      Q => kernel_6(26),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(27),
      Q => kernel_6(27),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(28),
      Q => kernel_6(28),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(29),
      Q => kernel_6(29),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(2),
      Q => kernel_6(2),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(30),
      Q => kernel_6(30),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(31),
      Q => \^int_kernel_6_reg[31]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(3),
      Q => kernel_6(3),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(4),
      Q => kernel_6(4),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(5),
      Q => kernel_6(5),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(6),
      Q => kernel_6(6),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(7),
      Q => kernel_6(7),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(8),
      Q => kernel_6(8),
      R => \^ap_rst_n_inv\
    );
\int_kernel_6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_6[31]_i_1_n_0\,
      D => int_kernel_60(9),
      Q => kernel_6(9),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^b_assign_reg_132_reg[31]_6\(0),
      O => int_kernel_70(0)
    );
\int_kernel_7[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_7(10),
      O => int_kernel_70(10)
    );
\int_kernel_7[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_7(11),
      O => int_kernel_70(11)
    );
\int_kernel_7[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_7(12),
      O => int_kernel_70(12)
    );
\int_kernel_7[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_7(13),
      O => int_kernel_70(13)
    );
\int_kernel_7[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_7(14),
      O => int_kernel_70(14)
    );
\int_kernel_7[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_7(15),
      O => int_kernel_70(15)
    );
\int_kernel_7[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_7(16),
      O => int_kernel_70(16)
    );
\int_kernel_7[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_7(17),
      O => int_kernel_70(17)
    );
\int_kernel_7[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_7(18),
      O => int_kernel_70(18)
    );
\int_kernel_7[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_7(19),
      O => int_kernel_70(19)
    );
\int_kernel_7[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_7(1),
      O => int_kernel_70(1)
    );
\int_kernel_7[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_7(20),
      O => int_kernel_70(20)
    );
\int_kernel_7[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_7(21),
      O => int_kernel_70(21)
    );
\int_kernel_7[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_7(22),
      O => int_kernel_70(22)
    );
\int_kernel_7[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_7(23),
      O => int_kernel_70(23)
    );
\int_kernel_7[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_7(24),
      O => int_kernel_70(24)
    );
\int_kernel_7[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_7(25),
      O => int_kernel_70(25)
    );
\int_kernel_7[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_7(26),
      O => int_kernel_70(26)
    );
\int_kernel_7[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_7(27),
      O => int_kernel_70(27)
    );
\int_kernel_7[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_7(28),
      O => int_kernel_70(28)
    );
\int_kernel_7[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_7(29),
      O => int_kernel_70(29)
    );
\int_kernel_7[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_7(2),
      O => int_kernel_70(2)
    );
\int_kernel_7[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_7(30),
      O => int_kernel_70(30)
    );
\int_kernel_7[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \int_ctrl[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[6]\,
      I4 => \waddr_reg_n_0_[5]\,
      O => \int_kernel_7[31]_i_1_n_0\
    );
\int_kernel_7[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^int_kernel_7_reg[31]_0\(0),
      O => int_kernel_70(31)
    );
\int_kernel_7[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_7(3),
      O => int_kernel_70(3)
    );
\int_kernel_7[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_7(4),
      O => int_kernel_70(4)
    );
\int_kernel_7[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_7(5),
      O => int_kernel_70(5)
    );
\int_kernel_7[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_7(6),
      O => int_kernel_70(6)
    );
\int_kernel_7[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_7(7),
      O => int_kernel_70(7)
    );
\int_kernel_7[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_7(8),
      O => int_kernel_70(8)
    );
\int_kernel_7[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_7(9),
      O => int_kernel_70(9)
    );
\int_kernel_7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(0),
      Q => \^b_assign_reg_132_reg[31]_6\(0),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(10),
      Q => kernel_7(10),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(11),
      Q => kernel_7(11),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(12),
      Q => kernel_7(12),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(13),
      Q => kernel_7(13),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(14),
      Q => kernel_7(14),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(15),
      Q => kernel_7(15),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(16),
      Q => kernel_7(16),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(17),
      Q => kernel_7(17),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(18),
      Q => kernel_7(18),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(19),
      Q => kernel_7(19),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(1),
      Q => kernel_7(1),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(20),
      Q => kernel_7(20),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(21),
      Q => kernel_7(21),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(22),
      Q => kernel_7(22),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(23),
      Q => kernel_7(23),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(24),
      Q => kernel_7(24),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(25),
      Q => kernel_7(25),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(26),
      Q => kernel_7(26),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(27),
      Q => kernel_7(27),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(28),
      Q => kernel_7(28),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(29),
      Q => kernel_7(29),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(2),
      Q => kernel_7(2),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(30),
      Q => kernel_7(30),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(31),
      Q => \^int_kernel_7_reg[31]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(3),
      Q => kernel_7(3),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(4),
      Q => kernel_7(4),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(5),
      Q => kernel_7(5),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(6),
      Q => kernel_7(6),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(7),
      Q => kernel_7(7),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(8),
      Q => kernel_7(8),
      R => \^ap_rst_n_inv\
    );
\int_kernel_7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_7[31]_i_1_n_0\,
      D => int_kernel_70(9),
      Q => kernel_7(9),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^b_assign_reg_132_reg[31]_7\(0),
      O => int_kernel_80(0)
    );
\int_kernel_8[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_8(10),
      O => int_kernel_80(10)
    );
\int_kernel_8[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_8(11),
      O => int_kernel_80(11)
    );
\int_kernel_8[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_8(12),
      O => int_kernel_80(12)
    );
\int_kernel_8[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_8(13),
      O => int_kernel_80(13)
    );
\int_kernel_8[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_8(14),
      O => int_kernel_80(14)
    );
\int_kernel_8[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_8(15),
      O => int_kernel_80(15)
    );
\int_kernel_8[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_8(16),
      O => int_kernel_80(16)
    );
\int_kernel_8[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_8(17),
      O => int_kernel_80(17)
    );
\int_kernel_8[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_8(18),
      O => int_kernel_80(18)
    );
\int_kernel_8[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_8(19),
      O => int_kernel_80(19)
    );
\int_kernel_8[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_8(1),
      O => int_kernel_80(1)
    );
\int_kernel_8[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_8(20),
      O => int_kernel_80(20)
    );
\int_kernel_8[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_8(21),
      O => int_kernel_80(21)
    );
\int_kernel_8[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_8(22),
      O => int_kernel_80(22)
    );
\int_kernel_8[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => kernel_8(23),
      O => int_kernel_80(23)
    );
\int_kernel_8[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_8(24),
      O => int_kernel_80(24)
    );
\int_kernel_8[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_8(25),
      O => int_kernel_80(25)
    );
\int_kernel_8[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_8(26),
      O => int_kernel_80(26)
    );
\int_kernel_8[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_8(27),
      O => int_kernel_80(27)
    );
\int_kernel_8[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_8(28),
      O => int_kernel_80(28)
    );
\int_kernel_8[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_8(29),
      O => int_kernel_80(29)
    );
\int_kernel_8[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_8(2),
      O => int_kernel_80(2)
    );
\int_kernel_8[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => kernel_8(30),
      O => int_kernel_80(30)
    );
\int_kernel_8[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \int_ctrl[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[6]\,
      I4 => \waddr_reg_n_0_[5]\,
      O => \int_kernel_8[31]_i_1_n_0\
    );
\int_kernel_8[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^int_kernel_8_reg[31]_0\(0),
      O => int_kernel_80(31)
    );
\int_kernel_8[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_8(3),
      O => int_kernel_80(3)
    );
\int_kernel_8[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_8(4),
      O => int_kernel_80(4)
    );
\int_kernel_8[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_8(5),
      O => int_kernel_80(5)
    );
\int_kernel_8[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_8(6),
      O => int_kernel_80(6)
    );
\int_kernel_8[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => kernel_8(7),
      O => int_kernel_80(7)
    );
\int_kernel_8[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_8(8),
      O => int_kernel_80(8)
    );
\int_kernel_8[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => kernel_8(9),
      O => int_kernel_80(9)
    );
\int_kernel_8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(0),
      Q => \^b_assign_reg_132_reg[31]_7\(0),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(10),
      Q => kernel_8(10),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(11),
      Q => kernel_8(11),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(12),
      Q => kernel_8(12),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(13),
      Q => kernel_8(13),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(14),
      Q => kernel_8(14),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(15),
      Q => kernel_8(15),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(16),
      Q => kernel_8(16),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(17),
      Q => kernel_8(17),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(18),
      Q => kernel_8(18),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(19),
      Q => kernel_8(19),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(1),
      Q => kernel_8(1),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(20),
      Q => kernel_8(20),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(21),
      Q => kernel_8(21),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(22),
      Q => kernel_8(22),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(23),
      Q => kernel_8(23),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(24),
      Q => kernel_8(24),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(25),
      Q => kernel_8(25),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(26),
      Q => kernel_8(26),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(27),
      Q => kernel_8(27),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(28),
      Q => kernel_8(28),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(29),
      Q => kernel_8(29),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(2),
      Q => kernel_8(2),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(30),
      Q => kernel_8(30),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(31),
      Q => \^int_kernel_8_reg[31]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(3),
      Q => kernel_8(3),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(4),
      Q => kernel_8(4),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(5),
      Q => kernel_8(5),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(6),
      Q => kernel_8(6),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(7),
      Q => kernel_8(7),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(8),
      Q => kernel_8(8),
      R => \^ap_rst_n_inv\
    );
\int_kernel_8_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernel_8[31]_i_1_n_0\,
      D => int_kernel_80(9),
      Q => kernel_8(9),
      R => \^ap_rst_n_inv\
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_0,
      I1 => p_1_in,
      I2 => \int_isr_reg_n_0_[0]\,
      O => interrupt
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => \rdata[0]_i_2_n_0\,
      I1 => \rdata[0]_i_3_n_0\,
      I2 => \rdata[1]_i_4_n_0\,
      I3 => ar_hs,
      I4 => \^s_axi_ctrl_rdata\(0),
      O => \rdata[0]_i_1_n_0\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22E222E2FFFF22E2"
    )
        port map (
      I0 => \rdata_reg[0]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[0]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(2),
      I5 => s_axi_CTRL_ARADDR(0),
      O => \rdata[0]_i_2_n_0\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA8A8A8AAAAAA"
    )
        port map (
      I0 => \rdata[0]_i_6_n_0\,
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => \int_isr_reg_n_0_[0]\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => int_gie_reg_n_0,
      O => \rdata[0]_i_3_n_0\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^b_assign_reg_132_reg[31]_7\(0),
      I1 => \^b_assign_reg_132_reg[31]_6\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^b_assign_reg_132_reg[31]_5\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^b_assign_reg_132_reg[31]_4\(0),
      O => \rdata[0]_i_5_n_0\
    );
\rdata[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(0),
      O => \rdata[0]_i_6_n_0\
    );
\rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_kernel_0_reg[31]_0\(0),
      I1 => ctrl(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \int_ier_reg_n_0_[0]\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => ap_start,
      O => \rdata[0]_i_7_n_0\
    );
\rdata[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^b_assign_reg_132_reg[31]_3\(0),
      I1 => \^b_assign_reg_132_reg[31]_2\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^b_assign_reg_132_reg[31]_1\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^b_assign_reg_132_reg[31]_0\(0),
      O => \rdata[0]_i_8_n_0\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[10]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[10]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[10]_i_4_n_0\,
      O => \rdata[10]_i_1_n_0\
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_8(10),
      I1 => kernel_7(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_6(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_5(10),
      O => \rdata[10]_i_2_n_0\
    );
\rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_4(10),
      I1 => kernel_3(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_2(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_1(10),
      O => \rdata[10]_i_3_n_0\
    );
\rdata[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[10]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => kernel_0(10),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[10]_i_4_n_0\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[11]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[11]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[11]_i_4_n_0\,
      O => \rdata[11]_i_1_n_0\
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_8(11),
      I1 => kernel_7(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_6(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_5(11),
      O => \rdata[11]_i_2_n_0\
    );
\rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_4(11),
      I1 => kernel_3(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_2(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_1(11),
      O => \rdata[11]_i_3_n_0\
    );
\rdata[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[11]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => kernel_0(11),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[11]_i_4_n_0\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[12]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[12]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[12]_i_4_n_0\,
      O => \rdata[12]_i_1_n_0\
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_8(12),
      I1 => kernel_7(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_6(12),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_5(12),
      O => \rdata[12]_i_2_n_0\
    );
\rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_4(12),
      I1 => kernel_3(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_2(12),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_1(12),
      O => \rdata[12]_i_3_n_0\
    );
\rdata[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[12]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => kernel_0(12),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[12]_i_4_n_0\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[13]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[13]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[13]_i_4_n_0\,
      O => \rdata[13]_i_1_n_0\
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_8(13),
      I1 => kernel_7(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_6(13),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_5(13),
      O => \rdata[13]_i_2_n_0\
    );
\rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_4(13),
      I1 => kernel_3(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_2(13),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_1(13),
      O => \rdata[13]_i_3_n_0\
    );
\rdata[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[13]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => kernel_0(13),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[13]_i_4_n_0\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[14]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[14]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[14]_i_4_n_0\,
      O => \rdata[14]_i_1_n_0\
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_8(14),
      I1 => kernel_7(14),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_6(14),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_5(14),
      O => \rdata[14]_i_2_n_0\
    );
\rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_4(14),
      I1 => kernel_3(14),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_2(14),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_1(14),
      O => \rdata[14]_i_3_n_0\
    );
\rdata[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[14]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => kernel_0(14),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[14]_i_4_n_0\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[15]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[15]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[15]_i_4_n_0\,
      O => \rdata[15]_i_1_n_0\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_8(15),
      I1 => kernel_7(15),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_6(15),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_5(15),
      O => \rdata[15]_i_2_n_0\
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_4(15),
      I1 => kernel_3(15),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_2(15),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_1(15),
      O => \rdata[15]_i_3_n_0\
    );
\rdata[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[15]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => kernel_0(15),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[15]_i_4_n_0\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[16]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[16]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[16]_i_4_n_0\,
      O => \rdata[16]_i_1_n_0\
    );
\rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_8(16),
      I1 => kernel_7(16),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_6(16),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_5(16),
      O => \rdata[16]_i_2_n_0\
    );
\rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_4(16),
      I1 => kernel_3(16),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_2(16),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_1(16),
      O => \rdata[16]_i_3_n_0\
    );
\rdata[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[16]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => kernel_0(16),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[16]_i_4_n_0\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[17]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[17]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[17]_i_4_n_0\,
      O => \rdata[17]_i_1_n_0\
    );
\rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_8(17),
      I1 => kernel_7(17),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_6(17),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_5(17),
      O => \rdata[17]_i_2_n_0\
    );
\rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_4(17),
      I1 => kernel_3(17),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_2(17),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_1(17),
      O => \rdata[17]_i_3_n_0\
    );
\rdata[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[17]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => kernel_0(17),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[17]_i_4_n_0\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[18]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[18]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[18]_i_4_n_0\,
      O => \rdata[18]_i_1_n_0\
    );
\rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_8(18),
      I1 => kernel_7(18),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_6(18),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_5(18),
      O => \rdata[18]_i_2_n_0\
    );
\rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_4(18),
      I1 => kernel_3(18),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_2(18),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_1(18),
      O => \rdata[18]_i_3_n_0\
    );
\rdata[18]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[18]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => kernel_0(18),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[18]_i_4_n_0\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[19]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[19]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[19]_i_4_n_0\,
      O => \rdata[19]_i_1_n_0\
    );
\rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_8(19),
      I1 => kernel_7(19),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_6(19),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_5(19),
      O => \rdata[19]_i_2_n_0\
    );
\rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_4(19),
      I1 => kernel_3(19),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_2(19),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_1(19),
      O => \rdata[19]_i_3_n_0\
    );
\rdata[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[19]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => kernel_0(19),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[19]_i_4_n_0\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => \rdata[1]_i_2_n_0\,
      I1 => \rdata[1]_i_3_n_0\,
      I2 => \rdata[1]_i_4_n_0\,
      I3 => ar_hs,
      I4 => \^s_axi_ctrl_rdata\(1),
      O => \rdata[1]_i_1_n_0\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22E222E2FFFF22E2"
    )
        port map (
      I0 => \rdata_reg[1]_i_5_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[1]_i_6_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(2),
      I5 => s_axi_CTRL_ARADDR(0),
      O => \rdata[1]_i_2_n_0\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444444444"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(0),
      I1 => s_axi_CTRL_ARADDR(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => p_1_in,
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata[1]_i_3_n_0\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEC"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(1),
      O => \rdata[1]_i_4_n_0\
    );
\rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_8(1),
      I1 => kernel_7(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_6(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_5(1),
      O => \rdata[1]_i_6_n_0\
    );
\rdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_0(1),
      I1 => \int_ctrl_reg_n_0_[1]\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => p_0_in,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => int_ap_done,
      O => \rdata[1]_i_7_n_0\
    );
\rdata[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_4(1),
      I1 => kernel_3(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_2(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_1(1),
      O => \rdata[1]_i_8_n_0\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[20]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[20]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[20]_i_4_n_0\,
      O => \rdata[20]_i_1_n_0\
    );
\rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_8(20),
      I1 => kernel_7(20),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_6(20),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_5(20),
      O => \rdata[20]_i_2_n_0\
    );
\rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_4(20),
      I1 => kernel_3(20),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_2(20),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_1(20),
      O => \rdata[20]_i_3_n_0\
    );
\rdata[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[20]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => kernel_0(20),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[20]_i_4_n_0\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[21]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[21]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[21]_i_4_n_0\,
      O => \rdata[21]_i_1_n_0\
    );
\rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_8(21),
      I1 => kernel_7(21),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_6(21),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_5(21),
      O => \rdata[21]_i_2_n_0\
    );
\rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_4(21),
      I1 => kernel_3(21),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_2(21),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_1(21),
      O => \rdata[21]_i_3_n_0\
    );
\rdata[21]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[21]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => kernel_0(21),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[21]_i_4_n_0\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[22]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[22]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[22]_i_4_n_0\,
      O => \rdata[22]_i_1_n_0\
    );
\rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_8(22),
      I1 => kernel_7(22),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_6(22),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_5(22),
      O => \rdata[22]_i_2_n_0\
    );
\rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_4(22),
      I1 => kernel_3(22),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_2(22),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_1(22),
      O => \rdata[22]_i_3_n_0\
    );
\rdata[22]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[22]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => kernel_0(22),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[22]_i_4_n_0\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[23]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[23]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[23]_i_4_n_0\,
      O => \rdata[23]_i_1_n_0\
    );
\rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_8(23),
      I1 => kernel_7(23),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_6(23),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_5(23),
      O => \rdata[23]_i_2_n_0\
    );
\rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_4(23),
      I1 => kernel_3(23),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_2(23),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_1(23),
      O => \rdata[23]_i_3_n_0\
    );
\rdata[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[23]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => kernel_0(23),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[23]_i_4_n_0\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[24]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[24]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[24]_i_4_n_0\,
      O => \rdata[24]_i_1_n_0\
    );
\rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_8(24),
      I1 => kernel_7(24),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_6(24),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_5(24),
      O => \rdata[24]_i_2_n_0\
    );
\rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_4(24),
      I1 => kernel_3(24),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_2(24),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_1(24),
      O => \rdata[24]_i_3_n_0\
    );
\rdata[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[24]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => kernel_0(24),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[24]_i_4_n_0\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[25]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[25]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[25]_i_4_n_0\,
      O => \rdata[25]_i_1_n_0\
    );
\rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_8(25),
      I1 => kernel_7(25),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_6(25),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_5(25),
      O => \rdata[25]_i_2_n_0\
    );
\rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_4(25),
      I1 => kernel_3(25),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_2(25),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_1(25),
      O => \rdata[25]_i_3_n_0\
    );
\rdata[25]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[25]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => kernel_0(25),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[25]_i_4_n_0\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[26]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[26]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[26]_i_4_n_0\,
      O => \rdata[26]_i_1_n_0\
    );
\rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_8(26),
      I1 => kernel_7(26),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_6(26),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_5(26),
      O => \rdata[26]_i_2_n_0\
    );
\rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_4(26),
      I1 => kernel_3(26),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_2(26),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_1(26),
      O => \rdata[26]_i_3_n_0\
    );
\rdata[26]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[26]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => kernel_0(26),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[26]_i_4_n_0\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[27]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[27]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[27]_i_4_n_0\,
      O => \rdata[27]_i_1_n_0\
    );
\rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_8(27),
      I1 => kernel_7(27),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_6(27),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_5(27),
      O => \rdata[27]_i_2_n_0\
    );
\rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_4(27),
      I1 => kernel_3(27),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_2(27),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_1(27),
      O => \rdata[27]_i_3_n_0\
    );
\rdata[27]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[27]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => kernel_0(27),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[27]_i_4_n_0\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[28]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[28]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[28]_i_4_n_0\,
      O => \rdata[28]_i_1_n_0\
    );
\rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_8(28),
      I1 => kernel_7(28),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_6(28),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_5(28),
      O => \rdata[28]_i_2_n_0\
    );
\rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_4(28),
      I1 => kernel_3(28),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_2(28),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_1(28),
      O => \rdata[28]_i_3_n_0\
    );
\rdata[28]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[28]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => kernel_0(28),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[28]_i_4_n_0\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[29]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[29]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[29]_i_4_n_0\,
      O => \rdata[29]_i_1_n_0\
    );
\rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_8(29),
      I1 => kernel_7(29),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_6(29),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_5(29),
      O => \rdata[29]_i_2_n_0\
    );
\rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_4(29),
      I1 => kernel_3(29),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_2(29),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_1(29),
      O => \rdata[29]_i_3_n_0\
    );
\rdata[29]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[29]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => kernel_0(29),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[29]_i_4_n_0\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[2]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[2]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[2]_i_4_n_0\,
      O => \rdata[2]_i_1_n_0\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_8(2),
      I1 => kernel_7(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_6(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_5(2),
      O => \rdata[2]_i_2_n_0\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_4(2),
      I1 => kernel_3(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_2(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_1(2),
      O => \rdata[2]_i_3_n_0\
    );
\rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
        port map (
      I0 => kernel_0(2),
      I1 => \int_ctrl_reg_n_0_[2]\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => ap_start,
      I4 => Q(0),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata[2]_i_4_n_0\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[30]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[30]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[30]_i_4_n_0\,
      O => \rdata[30]_i_1_n_0\
    );
\rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_8(30),
      I1 => kernel_7(30),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_6(30),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_5(30),
      O => \rdata[30]_i_2_n_0\
    );
\rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_4(30),
      I1 => kernel_3(30),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_2(30),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_1(30),
      O => \rdata[30]_i_3_n_0\
    );
\rdata[30]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[30]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => kernel_0(30),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[30]_i_4_n_0\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE0000000000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => s_axi_CTRL_ARADDR(2),
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => ap_rst_n,
      I4 => \^s_axi_ctrl_rvalid\,
      I5 => s_axi_CTRL_ARVALID,
      O => \rdata[31]_i_1_n_0\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^s_axi_ctrl_rvalid\,
      I2 => ap_rst_n,
      O => ar_hs
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[31]_i_6_n_0\,
      O => \rdata[31]_i_3_n_0\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_kernel_8_reg[31]_0\(0),
      I1 => \^int_kernel_7_reg[31]_0\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_kernel_6_reg[31]_0\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_kernel_5_reg[31]_0\(0),
      O => \rdata[31]_i_4_n_0\
    );
\rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_kernel_4_reg[31]_0\(0),
      I1 => \^int_kernel_3_reg[31]_0\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_kernel_2_reg[31]_0\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_kernel_1_reg[31]_0\(0),
      O => \rdata[31]_i_5_n_0\
    );
\rdata[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[31]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^int_kernel_0_reg[31]_0\(1),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[31]_i_6_n_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[3]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[3]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[3]_i_4_n_0\,
      O => \rdata[3]_i_1_n_0\
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_8(3),
      I1 => kernel_7(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_6(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_5(3),
      O => \rdata[3]_i_2_n_0\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_4(3),
      I1 => kernel_3(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_2(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_1(3),
      O => \rdata[3]_i_3_n_0\
    );
\rdata[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => kernel_0(3),
      I1 => \int_ctrl_reg_n_0_[3]\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => ap_done,
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[3]_i_4_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[4]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[4]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[4]_i_4_n_0\,
      O => \rdata[4]_i_1_n_0\
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_8(4),
      I1 => kernel_7(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_6(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_5(4),
      O => \rdata[4]_i_2_n_0\
    );
\rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_4(4),
      I1 => kernel_3(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_2(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_1(4),
      O => \rdata[4]_i_3_n_0\
    );
\rdata[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[4]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => kernel_0(4),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[4]_i_4_n_0\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[5]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[5]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[5]_i_4_n_0\,
      O => \rdata[5]_i_1_n_0\
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_8(5),
      I1 => kernel_7(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_6(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_5(5),
      O => \rdata[5]_i_2_n_0\
    );
\rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_4(5),
      I1 => kernel_3(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_2(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_1(5),
      O => \rdata[5]_i_3_n_0\
    );
\rdata[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[5]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => kernel_0(5),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[5]_i_4_n_0\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[6]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[6]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[6]_i_4_n_0\,
      O => \rdata[6]_i_1_n_0\
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_8(6),
      I1 => kernel_7(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_6(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_5(6),
      O => \rdata[6]_i_2_n_0\
    );
\rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_4(6),
      I1 => kernel_3(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_2(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_1(6),
      O => \rdata[6]_i_3_n_0\
    );
\rdata[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[6]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => kernel_0(6),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[6]_i_4_n_0\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[7]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[7]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[7]_i_4_n_0\,
      O => \rdata[7]_i_1_n_0\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_8(7),
      I1 => kernel_7(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_6(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_5(7),
      O => \rdata[7]_i_2_n_0\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_4(7),
      I1 => kernel_3(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_2(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_1(7),
      O => \rdata[7]_i_3_n_0\
    );
\rdata[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => kernel_0(7),
      I1 => \int_ctrl_reg_n_0_[7]\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => int_auto_restart_reg_n_0,
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[7]_i_4_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[8]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[8]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[8]_i_4_n_0\,
      O => \rdata[8]_i_1_n_0\
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_8(8),
      I1 => kernel_7(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_6(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_5(8),
      O => \rdata[8]_i_2_n_0\
    );
\rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_4(8),
      I1 => kernel_3(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_2(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_1(8),
      O => \rdata[8]_i_3_n_0\
    );
\rdata[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[8]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => kernel_0(8),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[8]_i_4_n_0\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[9]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[9]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[9]_i_4_n_0\,
      O => \rdata[9]_i_1_n_0\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_8(9),
      I1 => kernel_7(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_6(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_5(9),
      O => \rdata[9]_i_2_n_0\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => kernel_4(9),
      I1 => kernel_3(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => kernel_2(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => kernel_1(9),
      O => \rdata[9]_i_3_n_0\
    );
\rdata[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[9]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => kernel_0(9),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[9]_i_4_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[0]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(0),
      R => '0'
    );
\rdata_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_7_n_0\,
      I1 => \rdata[0]_i_8_n_0\,
      O => \rdata_reg[0]_i_4_n_0\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[10]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(10),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[11]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(11),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[12]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(12),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[13]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(13),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[14]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(14),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[15]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(15),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[16]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(16),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[17]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(17),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[18]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(18),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[19]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(19),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[1]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(1),
      R => '0'
    );
\rdata_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_7_n_0\,
      I1 => \rdata[1]_i_8_n_0\,
      O => \rdata_reg[1]_i_5_n_0\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[20]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(20),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[21]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(21),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[22]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(22),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[23]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(23),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[24]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(24),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[25]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(25),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[26]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(26),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[27]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(27),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[28]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(28),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[29]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(29),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[2]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(2),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[30]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(30),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[31]_i_3_n_0\,
      Q => \^s_axi_ctrl_rdata\(31),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[3]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(3),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(4),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(5),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(6),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[7]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(7),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(8),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[9]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(9),
      R => \rdata[31]_i_1_n_0\
    );
\rstate[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => s_axi_CTRL_RREADY,
      I2 => \^s_axi_ctrl_rvalid\,
      O => \rstate[0]_i_1_n_0\
    );
\rstate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[0]_i_1_n_0\,
      Q => \^s_axi_ctrl_rvalid\,
      R => \^ap_rst_n_inv\
    );
s_axi_CTRL_ARREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^s_axi_ctrl_rvalid\,
      O => s_axi_CTRL_ARREADY
    );
s_axi_CTRL_AWREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => wstate(0),
      I1 => ap_rst_n,
      I2 => wstate(1),
      O => s_axi_CTRL_AWREADY
    );
s_axi_CTRL_BVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_CTRL_BVALID
    );
s_axi_CTRL_WREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(0),
      I1 => wstate(1),
      O => s_axi_CTRL_WREADY
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => s_axi_CTRL_AWVALID,
      I1 => wstate(1),
      I2 => ap_rst_n,
      I3 => wstate(0),
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(5),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(6),
      Q => \waddr_reg_n_0_[6]\,
      R => '0'
    );
\wstate[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005C"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_AWVALID,
      I2 => wstate(0),
      I3 => wstate(1),
      O => \wstate[0]_i_1_n_0\
    );
\wstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"202C"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => wstate(1),
      I2 => wstate(0),
      I3 => s_axi_CTRL_BREADY,
      O => \wstate[1]_i_1_n_0\
    );
\wstate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[0]_i_1_n_0\,
      Q => wstate(0),
      R => \^ap_rst_n_inv\
    );
\wstate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[1]_i_1_n_0\,
      Q => wstate(1),
      R => \^ap_rst_n_inv\
    );
\x_reg_328[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3303444444444444"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter00,
      I1 => \x_reg_328_reg[0]_0\,
      I2 => \x_reg_328_reg[2]_0\,
      I3 => \x_reg_328_reg[1]_0\,
      I4 => p_63_in,
      I5 => ap_enable_reg_pp0_iter0,
      O => \x_reg_328_reg[0]\
    );
\x_reg_328[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33ECFFAAFFAAFFAA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter00,
      I1 => \x_reg_328_reg[0]_0\,
      I2 => \x_reg_328_reg[2]_0\,
      I3 => \x_reg_328_reg[1]_0\,
      I4 => p_63_in,
      I5 => ap_enable_reg_pp0_iter0,
      O => \x_reg_328_reg[1]\
    );
\x_reg_328[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CD0505050505050"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter00,
      I1 => \x_reg_328_reg[0]_0\,
      I2 => \x_reg_328_reg[2]_0\,
      I3 => \x_reg_328_reg[1]_0\,
      I4 => p_63_in,
      I5 => ap_enable_reg_pp0_iter0,
      O => \x_reg_328_reg[2]\
    );
\x_reg_328[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      O => ap_enable_reg_pp0_iter00
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0 is
  port (
    \buff1_reg__0_0\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[6]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[5]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[4]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[3]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[2]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[1]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[0]\ : out STD_LOGIC;
    \buff1_reg__0_1\ : out STD_LOGIC;
    ap_enable_reg_pp3_iter3_reg_rep : out STD_LOGIC;
    \tmp_1_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp3_iter1_reg : in STD_LOGIC;
    icmp_reg_1717 : in STD_LOGIC;
    \inStream_V_data_V_0_state_reg[0]\ : in STD_LOGIC;
    \exitcond_flatten8_reg_1708_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp3_iter10_p_i_reg_1732_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter11_reg : in STD_LOGIC;
    ap_enable_reg_pp3_iter10 : in STD_LOGIC;
    \ap_pipeline_reg_pp3_iter9_p_i_reg_1732_reg[0]\ : in STD_LOGIC;
    \outStream_V_data_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal \^ap_enable_reg_pp3_iter3_reg_rep\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \^buff1_reg__0_0\ : STD_LOGIC;
  signal \^buff1_reg__0_1\ : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_653/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_653/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_653/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_653/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_653/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_653/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_653/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_653/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_653/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_653/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_653/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_653/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_653/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_653/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[16]_srl3 ";
begin
  ap_enable_reg_pp3_iter3_reg_rep <= \^ap_enable_reg_pp3_iter3_reg_rep\;
  \buff1_reg__0_0\ <= \^buff1_reg__0_0\;
  \buff1_reg__0_1\ <= \^buff1_reg__0_1\;
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \b_assign_reg_132_reg[31]\(17),
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \b_assign_reg_132_reg[31]\(18),
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \b_assign_reg_132_reg[31]\(19),
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \b_assign_reg_132_reg[31]\(20),
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \b_assign_reg_132_reg[31]\(21),
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \b_assign_reg_132_reg[31]\(22),
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \b_assign_reg_132_reg[31]\(23),
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \b_assign_reg_132_reg[31]\(24),
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \b_assign_reg_132_reg[31]\(25),
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \b_assign_reg_132_reg[31]\(26),
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \b_assign_reg_132_reg[31]\(27),
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \b_assign_reg_132_reg[31]\(28),
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \b_assign_reg_132_reg[31]\(29),
      Q => a_reg0(29),
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \b_assign_reg_132_reg[31]\(30),
      Q => a_reg0(30),
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \b_assign_reg_132_reg[31]\(31),
      Q => a_reg0(31),
      R => '0'
    );
ap_enable_reg_pp3_iter3_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000044F4"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter10_p_i_reg_1732_reg[0]\,
      I1 => ap_enable_reg_pp3_iter11_reg,
      I2 => ap_enable_reg_pp3_iter10,
      I3 => \ap_pipeline_reg_pp3_iter9_p_i_reg_1732_reg[0]\,
      I4 => \outStream_V_data_V_1_state_reg[1]\(0),
      O => \^ap_enable_reg_pp3_iter3_reg_rep\
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \b_assign_reg_132_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^buff1_reg__0_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^buff1_reg__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^buff1_reg__0_0\,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
buff0_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[7]\(0),
      I1 => \^buff1_reg__0_1\,
      O => \^buff1_reg__0_0\
    );
buff0_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter1_reg,
      I1 => icmp_reg_1717,
      I2 => \inStream_V_data_V_0_state_reg[0]\,
      I3 => \exitcond_flatten8_reg_1708_reg[0]\,
      I4 => \^ap_enable_reg_pp3_iter3_reg_rep\,
      O => \^buff1_reg__0_1\
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^buff1_reg__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^buff1_reg__0_0\,
      CEP => \^buff1_reg__0_0\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_reg0(31),
      B(16) => a_reg0(31),
      B(15) => a_reg0(31),
      B(14 downto 0) => a_reg0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => \^buff1_reg__0_0\,
      CEA2 => \^buff1_reg__0_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^buff1_reg__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^buff1_reg__0_0\,
      CEP => \^buff1_reg__0_0\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \buff2_reg__0_n_105\,
      Q => \tmp_1_reg_137_reg[21]\(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \buff2_reg__0_n_95\,
      Q => \tmp_1_reg_137_reg[21]\(10),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^buff1_reg__0_0\,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \tmp_1_reg_137_reg[0]\
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \buff2_reg__0_n_94\,
      Q => \tmp_1_reg_137_reg[21]\(11),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^buff1_reg__0_0\,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \tmp_1_reg_137_reg[1]\
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \buff2_reg__0_n_93\,
      Q => \tmp_1_reg_137_reg[21]\(12),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^buff1_reg__0_0\,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \tmp_1_reg_137_reg[2]\
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \buff2_reg__0_n_92\,
      Q => \tmp_1_reg_137_reg[21]\(13),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^buff1_reg__0_0\,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \tmp_1_reg_137_reg[3]\
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \buff2_reg__0_n_91\,
      Q => \tmp_1_reg_137_reg[21]\(14),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^buff1_reg__0_0\,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => \tmp_1_reg_137_reg[4]\
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^buff1_reg__0_0\,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => \tmp_1_reg_137_reg[5]\
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^buff1_reg__0_0\,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => \tmp_1_reg_137_reg[6]\
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \buff2_reg__0_n_104\,
      Q => \tmp_1_reg_137_reg[21]\(1),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \buff2_reg__0_n_103\,
      Q => \tmp_1_reg_137_reg[21]\(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \buff2_reg__0_n_102\,
      Q => \tmp_1_reg_137_reg[21]\(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \buff2_reg__0_n_101\,
      Q => \tmp_1_reg_137_reg[21]\(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \buff2_reg__0_n_100\,
      Q => \tmp_1_reg_137_reg[21]\(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \buff2_reg__0_n_99\,
      Q => \tmp_1_reg_137_reg[21]\(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \buff2_reg__0_n_98\,
      Q => \tmp_1_reg_137_reg[21]\(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \buff2_reg__0_n_97\,
      Q => \tmp_1_reg_137_reg[21]\(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \buff2_reg__0_n_96\,
      Q => \tmp_1_reg_137_reg[21]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_10 is
  port (
    \tmp_1_reg_137_reg[6]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[5]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[4]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[3]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[2]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[1]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[0]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_57_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_10 : entity is "cnn_conv_d4x4_k3xbkb_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_10 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_645/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_645/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_645/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_645/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_645/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_645/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_645/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_645/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_645/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_645/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_645/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_645/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_645/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_645/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[16]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(17),
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(18),
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(19),
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(20),
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(21),
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(22),
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(23),
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(24),
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(25),
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(26),
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(27),
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(28),
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(29),
      Q => a_reg0(29),
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(30),
      Q => a_reg0(30),
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(31),
      Q => a_reg0(31),
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \b_assign_reg_132_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_57_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_57_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_57_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_57_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_57_in,
      CEP => p_57_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_reg0(31),
      B(16) => a_reg0(31),
      B(15) => a_reg0(31),
      B(14 downto 0) => a_reg0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_57_in,
      CEA2 => p_57_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_57_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_57_in,
      CEP => p_57_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_105\,
      Q => \tmp_1_reg_137_reg[21]\(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_95\,
      Q => \tmp_1_reg_137_reg[21]\(10),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \tmp_1_reg_137_reg[0]\
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_94\,
      Q => \tmp_1_reg_137_reg[21]\(11),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \tmp_1_reg_137_reg[1]\
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_93\,
      Q => \tmp_1_reg_137_reg[21]\(12),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \tmp_1_reg_137_reg[2]\
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_92\,
      Q => \tmp_1_reg_137_reg[21]\(13),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \tmp_1_reg_137_reg[3]\
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_91\,
      Q => \tmp_1_reg_137_reg[21]\(14),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => \tmp_1_reg_137_reg[4]\
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => \tmp_1_reg_137_reg[5]\
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => \tmp_1_reg_137_reg[6]\
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_104\,
      Q => \tmp_1_reg_137_reg[21]\(1),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_103\,
      Q => \tmp_1_reg_137_reg[21]\(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_102\,
      Q => \tmp_1_reg_137_reg[21]\(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_101\,
      Q => \tmp_1_reg_137_reg[21]\(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_100\,
      Q => \tmp_1_reg_137_reg[21]\(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_99\,
      Q => \tmp_1_reg_137_reg[21]\(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_98\,
      Q => \tmp_1_reg_137_reg[21]\(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_97\,
      Q => \tmp_1_reg_137_reg[21]\(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_96\,
      Q => \tmp_1_reg_137_reg[21]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_12 is
  port (
    \tmp_1_reg_137_reg[6]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[5]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[4]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[3]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[2]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[1]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[0]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_57_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_12 : entity is "cnn_conv_d4x4_k3xbkb_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_12 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_638/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_638/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_638/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_638/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_638/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_638/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_638/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_638/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_638/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_638/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_638/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_638/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_638/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_638/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[16]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(17),
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(18),
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(19),
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(20),
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(21),
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(22),
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(23),
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(24),
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(25),
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(26),
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(27),
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(28),
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(29),
      Q => a_reg0(29),
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(30),
      Q => a_reg0(30),
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(31),
      Q => a_reg0(31),
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \b_assign_reg_132_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_57_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_57_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_57_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_57_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_57_in,
      CEP => p_57_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_reg0(31),
      B(16) => a_reg0(31),
      B(15) => a_reg0(31),
      B(14 downto 0) => a_reg0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_57_in,
      CEA2 => p_57_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_57_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_57_in,
      CEP => p_57_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_105\,
      Q => \tmp_1_reg_137_reg[21]\(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_95\,
      Q => \tmp_1_reg_137_reg[21]\(10),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \tmp_1_reg_137_reg[0]\
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_94\,
      Q => \tmp_1_reg_137_reg[21]\(11),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \tmp_1_reg_137_reg[1]\
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_93\,
      Q => \tmp_1_reg_137_reg[21]\(12),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \tmp_1_reg_137_reg[2]\
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_92\,
      Q => \tmp_1_reg_137_reg[21]\(13),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \tmp_1_reg_137_reg[3]\
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_91\,
      Q => \tmp_1_reg_137_reg[21]\(14),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => \tmp_1_reg_137_reg[4]\
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => \tmp_1_reg_137_reg[5]\
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => \tmp_1_reg_137_reg[6]\
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_104\,
      Q => \tmp_1_reg_137_reg[21]\(1),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_103\,
      Q => \tmp_1_reg_137_reg[21]\(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_102\,
      Q => \tmp_1_reg_137_reg[21]\(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_101\,
      Q => \tmp_1_reg_137_reg[21]\(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_100\,
      Q => \tmp_1_reg_137_reg[21]\(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_99\,
      Q => \tmp_1_reg_137_reg[21]\(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_98\,
      Q => \tmp_1_reg_137_reg[21]\(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_97\,
      Q => \tmp_1_reg_137_reg[21]\(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_96\,
      Q => \tmp_1_reg_137_reg[21]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_14 is
  port (
    \tmp_1_reg_137_reg[6]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[5]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[4]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[3]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[2]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[1]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[0]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_57_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_14 : entity is "cnn_conv_d4x4_k3xbkb_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_14 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_630/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_630/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_630/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_630/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_630/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_630/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_630/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_630/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_630/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_630/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_630/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_630/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_630/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_630/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[16]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(17),
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(18),
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(19),
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(20),
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(21),
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(22),
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(23),
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(24),
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(25),
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(26),
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(27),
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(28),
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(29),
      Q => a_reg0(29),
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(30),
      Q => a_reg0(30),
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(31),
      Q => a_reg0(31),
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \b_assign_reg_132_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_57_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_57_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_57_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_57_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_57_in,
      CEP => p_57_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_reg0(31),
      B(16) => a_reg0(31),
      B(15) => a_reg0(31),
      B(14 downto 0) => a_reg0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_57_in,
      CEA2 => p_57_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_57_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_57_in,
      CEP => p_57_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_105\,
      Q => \tmp_1_reg_137_reg[21]\(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_95\,
      Q => \tmp_1_reg_137_reg[21]\(10),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \tmp_1_reg_137_reg[0]\
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_94\,
      Q => \tmp_1_reg_137_reg[21]\(11),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \tmp_1_reg_137_reg[1]\
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_93\,
      Q => \tmp_1_reg_137_reg[21]\(12),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \tmp_1_reg_137_reg[2]\
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_92\,
      Q => \tmp_1_reg_137_reg[21]\(13),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \tmp_1_reg_137_reg[3]\
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_91\,
      Q => \tmp_1_reg_137_reg[21]\(14),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => \tmp_1_reg_137_reg[4]\
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => \tmp_1_reg_137_reg[5]\
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => \tmp_1_reg_137_reg[6]\
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_104\,
      Q => \tmp_1_reg_137_reg[21]\(1),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_103\,
      Q => \tmp_1_reg_137_reg[21]\(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_102\,
      Q => \tmp_1_reg_137_reg[21]\(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_101\,
      Q => \tmp_1_reg_137_reg[21]\(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_100\,
      Q => \tmp_1_reg_137_reg[21]\(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_99\,
      Q => \tmp_1_reg_137_reg[21]\(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_98\,
      Q => \tmp_1_reg_137_reg[21]\(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_97\,
      Q => \tmp_1_reg_137_reg[21]\(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_96\,
      Q => \tmp_1_reg_137_reg[21]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_16 is
  port (
    \tmp_1_reg_137_reg[6]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[5]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[4]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[3]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[2]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[1]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[0]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_57_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_16 : entity is "cnn_conv_d4x4_k3xbkb_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_16 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_622/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_622/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_622/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_622/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_622/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_622/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_622/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_622/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_622/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_622/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_622/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_622/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_622/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_622/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[16]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(17),
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(18),
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(19),
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(20),
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(21),
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(22),
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(23),
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(24),
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(25),
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(26),
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(27),
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(28),
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(29),
      Q => a_reg0(29),
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(30),
      Q => a_reg0(30),
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(31),
      Q => a_reg0(31),
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \b_assign_reg_132_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_57_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_57_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_57_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_57_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_57_in,
      CEP => p_57_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_reg0(31),
      B(16) => a_reg0(31),
      B(15) => a_reg0(31),
      B(14 downto 0) => a_reg0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_57_in,
      CEA2 => p_57_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_57_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_57_in,
      CEP => p_57_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_105\,
      Q => \tmp_1_reg_137_reg[21]\(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_95\,
      Q => \tmp_1_reg_137_reg[21]\(10),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \tmp_1_reg_137_reg[0]\
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_94\,
      Q => \tmp_1_reg_137_reg[21]\(11),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \tmp_1_reg_137_reg[1]\
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_93\,
      Q => \tmp_1_reg_137_reg[21]\(12),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \tmp_1_reg_137_reg[2]\
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_92\,
      Q => \tmp_1_reg_137_reg[21]\(13),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \tmp_1_reg_137_reg[3]\
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_91\,
      Q => \tmp_1_reg_137_reg[21]\(14),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => \tmp_1_reg_137_reg[4]\
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => \tmp_1_reg_137_reg[5]\
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => \tmp_1_reg_137_reg[6]\
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_104\,
      Q => \tmp_1_reg_137_reg[21]\(1),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_103\,
      Q => \tmp_1_reg_137_reg[21]\(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_102\,
      Q => \tmp_1_reg_137_reg[21]\(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_101\,
      Q => \tmp_1_reg_137_reg[21]\(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_100\,
      Q => \tmp_1_reg_137_reg[21]\(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_99\,
      Q => \tmp_1_reg_137_reg[21]\(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_98\,
      Q => \tmp_1_reg_137_reg[21]\(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_97\,
      Q => \tmp_1_reg_137_reg[21]\(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_96\,
      Q => \tmp_1_reg_137_reg[21]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_18 is
  port (
    \tmp_1_reg_137_reg[6]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[5]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[4]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[3]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[2]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[1]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[0]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_57_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_18 : entity is "cnn_conv_d4x4_k3xbkb_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_18 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_615/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_615/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_615/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_615/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_615/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_615/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_615/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_615/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_615/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_615/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_615/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_615/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_615/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_615/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[16]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(17),
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(18),
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(19),
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(20),
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(21),
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(22),
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(23),
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(24),
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(25),
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(26),
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(27),
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(28),
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(29),
      Q => a_reg0(29),
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(30),
      Q => a_reg0(30),
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(31),
      Q => a_reg0(31),
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \b_assign_reg_132_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_57_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_57_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_57_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_57_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_57_in,
      CEP => p_57_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_reg0(31),
      B(16) => a_reg0(31),
      B(15) => a_reg0(31),
      B(14 downto 0) => a_reg0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_57_in,
      CEA2 => p_57_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_57_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_57_in,
      CEP => p_57_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_105\,
      Q => \tmp_1_reg_137_reg[21]\(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_95\,
      Q => \tmp_1_reg_137_reg[21]\(10),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \tmp_1_reg_137_reg[0]\
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_94\,
      Q => \tmp_1_reg_137_reg[21]\(11),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \tmp_1_reg_137_reg[1]\
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_93\,
      Q => \tmp_1_reg_137_reg[21]\(12),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \tmp_1_reg_137_reg[2]\
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_92\,
      Q => \tmp_1_reg_137_reg[21]\(13),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \tmp_1_reg_137_reg[3]\
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_91\,
      Q => \tmp_1_reg_137_reg[21]\(14),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => \tmp_1_reg_137_reg[4]\
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => \tmp_1_reg_137_reg[5]\
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => \tmp_1_reg_137_reg[6]\
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_104\,
      Q => \tmp_1_reg_137_reg[21]\(1),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_103\,
      Q => \tmp_1_reg_137_reg[21]\(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_102\,
      Q => \tmp_1_reg_137_reg[21]\(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_101\,
      Q => \tmp_1_reg_137_reg[21]\(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_100\,
      Q => \tmp_1_reg_137_reg[21]\(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_99\,
      Q => \tmp_1_reg_137_reg[21]\(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_98\,
      Q => \tmp_1_reg_137_reg[21]\(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_97\,
      Q => \tmp_1_reg_137_reg[21]\(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_96\,
      Q => \tmp_1_reg_137_reg[21]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_20 is
  port (
    \tmp_1_reg_137_reg[6]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[5]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[4]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[3]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[2]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[1]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[0]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_57_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_20 : entity is "cnn_conv_d4x4_k3xbkb_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_20 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_608/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_608/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_608/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_608/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_608/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_608/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_608/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_608/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_608/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_608/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_608/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_608/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_608/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_608/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[16]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(17),
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(18),
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(19),
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(20),
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(21),
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(22),
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(23),
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(24),
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(25),
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(26),
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(27),
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(28),
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(29),
      Q => a_reg0(29),
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(30),
      Q => a_reg0(30),
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(31),
      Q => a_reg0(31),
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \b_assign_reg_132_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_57_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_57_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_57_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_57_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_57_in,
      CEP => p_57_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_reg0(31),
      B(16) => a_reg0(31),
      B(15) => a_reg0(31),
      B(14 downto 0) => a_reg0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_57_in,
      CEA2 => p_57_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_57_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_57_in,
      CEP => p_57_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_105\,
      Q => \tmp_1_reg_137_reg[21]\(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_95\,
      Q => \tmp_1_reg_137_reg[21]\(10),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \tmp_1_reg_137_reg[0]\
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_94\,
      Q => \tmp_1_reg_137_reg[21]\(11),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \tmp_1_reg_137_reg[1]\
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_93\,
      Q => \tmp_1_reg_137_reg[21]\(12),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \tmp_1_reg_137_reg[2]\
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_92\,
      Q => \tmp_1_reg_137_reg[21]\(13),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \tmp_1_reg_137_reg[3]\
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_91\,
      Q => \tmp_1_reg_137_reg[21]\(14),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => \tmp_1_reg_137_reg[4]\
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => \tmp_1_reg_137_reg[5]\
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => \tmp_1_reg_137_reg[6]\
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_104\,
      Q => \tmp_1_reg_137_reg[21]\(1),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_103\,
      Q => \tmp_1_reg_137_reg[21]\(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_102\,
      Q => \tmp_1_reg_137_reg[21]\(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_101\,
      Q => \tmp_1_reg_137_reg[21]\(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_100\,
      Q => \tmp_1_reg_137_reg[21]\(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_99\,
      Q => \tmp_1_reg_137_reg[21]\(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_98\,
      Q => \tmp_1_reg_137_reg[21]\(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_97\,
      Q => \tmp_1_reg_137_reg[21]\(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_96\,
      Q => \tmp_1_reg_137_reg[21]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_22 is
  port (
    \tmp_1_reg_137_reg[6]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[5]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[4]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[3]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[2]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[1]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[0]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_57_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_22 : entity is "cnn_conv_d4x4_k3xbkb_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_22 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_601/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_601/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_601/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_601/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_601/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_601/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_601/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_601/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_601/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_601/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_601/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_601/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_601/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_601/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[16]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(17),
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(18),
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(19),
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(20),
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(21),
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(22),
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(23),
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(24),
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(25),
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(26),
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(27),
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(28),
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(29),
      Q => a_reg0(29),
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(30),
      Q => a_reg0(30),
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(31),
      Q => a_reg0(31),
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \b_assign_reg_132_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_57_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_57_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_57_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_57_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_57_in,
      CEP => p_57_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_reg0(31),
      B(16) => a_reg0(31),
      B(15) => a_reg0(31),
      B(14 downto 0) => a_reg0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_57_in,
      CEA2 => p_57_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_57_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_57_in,
      CEP => p_57_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_105\,
      Q => \tmp_1_reg_137_reg[21]\(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_95\,
      Q => \tmp_1_reg_137_reg[21]\(10),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \tmp_1_reg_137_reg[0]\
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_94\,
      Q => \tmp_1_reg_137_reg[21]\(11),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \tmp_1_reg_137_reg[1]\
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_93\,
      Q => \tmp_1_reg_137_reg[21]\(12),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \tmp_1_reg_137_reg[2]\
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_92\,
      Q => \tmp_1_reg_137_reg[21]\(13),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \tmp_1_reg_137_reg[3]\
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_91\,
      Q => \tmp_1_reg_137_reg[21]\(14),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => \tmp_1_reg_137_reg[4]\
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => \tmp_1_reg_137_reg[5]\
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => \tmp_1_reg_137_reg[6]\
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_104\,
      Q => \tmp_1_reg_137_reg[21]\(1),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_103\,
      Q => \tmp_1_reg_137_reg[21]\(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_102\,
      Q => \tmp_1_reg_137_reg[21]\(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_101\,
      Q => \tmp_1_reg_137_reg[21]\(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_100\,
      Q => \tmp_1_reg_137_reg[21]\(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_99\,
      Q => \tmp_1_reg_137_reg[21]\(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_98\,
      Q => \tmp_1_reg_137_reg[21]\(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_97\,
      Q => \tmp_1_reg_137_reg[21]\(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_96\,
      Q => \tmp_1_reg_137_reg[21]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_24 is
  port (
    \tmp_1_reg_137_reg[6]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[5]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[4]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[3]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[2]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[1]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[0]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_57_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_24 : entity is "cnn_conv_d4x4_k3xbkb_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_24 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_594/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_594/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_594/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_594/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_594/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_594/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_594/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_594/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_594/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_594/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_594/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_594/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_594/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_594/cnn_conv_d4x4_k3xbkb_U0/cnn_conv_d4x4_k3xbkb_MulnS_0_U/buff3_reg[16]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(17),
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(18),
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(19),
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(20),
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(21),
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(22),
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(23),
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(24),
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(25),
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(26),
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(27),
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(28),
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(29),
      Q => a_reg0(29),
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(30),
      Q => a_reg0(30),
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \b_assign_reg_132_reg[31]\(31),
      Q => a_reg0(31),
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \b_assign_reg_132_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_57_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_57_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_57_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_57_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_57_in,
      CEP => p_57_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_reg0(31),
      B(16) => a_reg0(31),
      B(15) => a_reg0(31),
      B(14 downto 0) => a_reg0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_57_in,
      CEA2 => p_57_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_57_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_57_in,
      CEP => p_57_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_105\,
      Q => \tmp_1_reg_137_reg[21]\(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_95\,
      Q => \tmp_1_reg_137_reg[21]\(10),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \tmp_1_reg_137_reg[0]\
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_94\,
      Q => \tmp_1_reg_137_reg[21]\(11),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \tmp_1_reg_137_reg[1]\
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_93\,
      Q => \tmp_1_reg_137_reg[21]\(12),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \tmp_1_reg_137_reg[2]\
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_92\,
      Q => \tmp_1_reg_137_reg[21]\(13),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \tmp_1_reg_137_reg[3]\
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_91\,
      Q => \tmp_1_reg_137_reg[21]\(14),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => \tmp_1_reg_137_reg[4]\
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => \tmp_1_reg_137_reg[5]\
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => \tmp_1_reg_137_reg[6]\
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_104\,
      Q => \tmp_1_reg_137_reg[21]\(1),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_103\,
      Q => \tmp_1_reg_137_reg[21]\(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_102\,
      Q => \tmp_1_reg_137_reg[21]\(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_101\,
      Q => \tmp_1_reg_137_reg[21]\(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_100\,
      Q => \tmp_1_reg_137_reg[21]\(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_99\,
      Q => \tmp_1_reg_137_reg[21]\(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_98\,
      Q => \tmp_1_reg_137_reg[21]\(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_97\,
      Q => \tmp_1_reg_137_reg[21]\(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \buff2_reg__0_n_96\,
      Q => \tmp_1_reg_137_reg[21]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xcud is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \lineBuffer_0_2_s_reg_550_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \lineBuffer_0_3_8_fu_180_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_13_reg_1736 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lineBuffer_0_3_5_fu_176_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xcud;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xcud is
begin
\window_0_1_fu_164[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(0),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(0),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(0),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(0),
      I5 => tmp_13_reg_1736(1),
      O => D(0)
    );
\window_0_1_fu_164[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(10),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(10),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(10),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(10),
      I5 => tmp_13_reg_1736(1),
      O => D(10)
    );
\window_0_1_fu_164[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(11),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(11),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(11),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(11),
      I5 => tmp_13_reg_1736(1),
      O => D(11)
    );
\window_0_1_fu_164[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(12),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(12),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(12),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(12),
      I5 => tmp_13_reg_1736(1),
      O => D(12)
    );
\window_0_1_fu_164[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(13),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(13),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(13),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(13),
      I5 => tmp_13_reg_1736(1),
      O => D(13)
    );
\window_0_1_fu_164[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(14),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(14),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(14),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(14),
      I5 => tmp_13_reg_1736(1),
      O => D(14)
    );
\window_0_1_fu_164[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(15),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(15),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(15),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(15),
      I5 => tmp_13_reg_1736(1),
      O => D(15)
    );
\window_0_1_fu_164[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(16),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(16),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(16),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(16),
      I5 => tmp_13_reg_1736(1),
      O => D(16)
    );
\window_0_1_fu_164[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(17),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(17),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(17),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(17),
      I5 => tmp_13_reg_1736(1),
      O => D(17)
    );
\window_0_1_fu_164[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(18),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(18),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(18),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(18),
      I5 => tmp_13_reg_1736(1),
      O => D(18)
    );
\window_0_1_fu_164[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(19),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(19),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(19),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(19),
      I5 => tmp_13_reg_1736(1),
      O => D(19)
    );
\window_0_1_fu_164[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(1),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(1),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(1),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(1),
      I5 => tmp_13_reg_1736(1),
      O => D(1)
    );
\window_0_1_fu_164[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(20),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(20),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(20),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(20),
      I5 => tmp_13_reg_1736(1),
      O => D(20)
    );
\window_0_1_fu_164[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(21),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(21),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(21),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(21),
      I5 => tmp_13_reg_1736(1),
      O => D(21)
    );
\window_0_1_fu_164[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(22),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(22),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(22),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(22),
      I5 => tmp_13_reg_1736(1),
      O => D(22)
    );
\window_0_1_fu_164[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(23),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(23),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(23),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(23),
      I5 => tmp_13_reg_1736(1),
      O => D(23)
    );
\window_0_1_fu_164[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(24),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(24),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(24),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(24),
      I5 => tmp_13_reg_1736(1),
      O => D(24)
    );
\window_0_1_fu_164[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(25),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(25),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(25),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(25),
      I5 => tmp_13_reg_1736(1),
      O => D(25)
    );
\window_0_1_fu_164[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(26),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(26),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(26),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(26),
      I5 => tmp_13_reg_1736(1),
      O => D(26)
    );
\window_0_1_fu_164[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(27),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(27),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(27),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(27),
      I5 => tmp_13_reg_1736(1),
      O => D(27)
    );
\window_0_1_fu_164[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(28),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(28),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(28),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(28),
      I5 => tmp_13_reg_1736(1),
      O => D(28)
    );
\window_0_1_fu_164[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(29),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(29),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(29),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(29),
      I5 => tmp_13_reg_1736(1),
      O => D(29)
    );
\window_0_1_fu_164[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(2),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(2),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(2),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(2),
      I5 => tmp_13_reg_1736(1),
      O => D(2)
    );
\window_0_1_fu_164[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(30),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(30),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(30),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(30),
      I5 => tmp_13_reg_1736(1),
      O => D(30)
    );
\window_0_1_fu_164[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(31),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(31),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(31),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(31),
      I5 => tmp_13_reg_1736(1),
      O => D(31)
    );
\window_0_1_fu_164[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(3),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(3),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(3),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(3),
      I5 => tmp_13_reg_1736(1),
      O => D(3)
    );
\window_0_1_fu_164[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(4),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(4),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(4),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(4),
      I5 => tmp_13_reg_1736(1),
      O => D(4)
    );
\window_0_1_fu_164[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(5),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(5),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(5),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(5),
      I5 => tmp_13_reg_1736(1),
      O => D(5)
    );
\window_0_1_fu_164[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(6),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(6),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(6),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(6),
      I5 => tmp_13_reg_1736(1),
      O => D(6)
    );
\window_0_1_fu_164[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(7),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(7),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(7),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(7),
      I5 => tmp_13_reg_1736(1),
      O => D(7)
    );
\window_0_1_fu_164[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(8),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(8),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(8),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(8),
      I5 => tmp_13_reg_1736(1),
      O => D(8)
    );
\window_0_1_fu_164[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(9),
      I1 => \lineBuffer_0_2_s_reg_550_reg[31]\(9),
      I2 => \lineBuffer_0_3_8_fu_180_reg[31]\(9),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_0_3_5_fu_176_reg[31]\(9),
      I5 => tmp_13_reg_1736(1),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xcud_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \lineBuffer_0_3_8_fu_180_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \lineBuffer_0_3_3_reg_540_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_enable_reg_pp3_iter2_reg_rep__1\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter1_reg : in STD_LOGIC;
    \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_enable_reg_pp3_iter2_reg_rep__0\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter1_reg_0 : in STD_LOGIC;
    \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\ : in STD_LOGIC;
    \lineBuffer_0_3_reg_304_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \lineBuffer_1_3_3_reg_500_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \lineBuffer_1_2_3_reg_510_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \lineBuffer_1_3_17_reg_520_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_13_reg_1736 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lineBuffer_1_3_1_reg_530_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xcud_0 : entity is "cnn_conv_d4x4_k3xcud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xcud_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xcud_0 is
  signal \^linebuffer_0_3_8_fu_180_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \lineBuffer_0_3_8_fu_180_reg[31]\(31 downto 0) <= \^linebuffer_0_3_8_fu_180_reg[31]\(31 downto 0);
\lineBuffer_0_2_s_reg_550[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(0),
      I4 => Q(0),
      O => D(0)
    );
\lineBuffer_0_2_s_reg_550[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(10),
      I4 => Q(10),
      O => D(10)
    );
\lineBuffer_0_2_s_reg_550[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(11),
      I4 => Q(11),
      O => D(11)
    );
\lineBuffer_0_2_s_reg_550[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(12),
      I4 => Q(12),
      O => D(12)
    );
\lineBuffer_0_2_s_reg_550[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(13),
      I4 => Q(13),
      O => D(13)
    );
\lineBuffer_0_2_s_reg_550[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(14),
      I4 => Q(14),
      O => D(14)
    );
\lineBuffer_0_2_s_reg_550[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(15),
      I4 => Q(15),
      O => D(15)
    );
\lineBuffer_0_2_s_reg_550[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(16),
      I4 => Q(16),
      O => D(16)
    );
\lineBuffer_0_2_s_reg_550[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(17),
      I4 => Q(17),
      O => D(17)
    );
\lineBuffer_0_2_s_reg_550[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(18),
      I4 => Q(18),
      O => D(18)
    );
\lineBuffer_0_2_s_reg_550[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(19),
      I4 => Q(19),
      O => D(19)
    );
\lineBuffer_0_2_s_reg_550[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(1),
      I4 => Q(1),
      O => D(1)
    );
\lineBuffer_0_2_s_reg_550[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(20),
      I4 => Q(20),
      O => D(20)
    );
\lineBuffer_0_2_s_reg_550[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(21),
      I4 => Q(21),
      O => D(21)
    );
\lineBuffer_0_2_s_reg_550[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(22),
      I4 => Q(22),
      O => D(22)
    );
\lineBuffer_0_2_s_reg_550[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(23),
      I4 => Q(23),
      O => D(23)
    );
\lineBuffer_0_2_s_reg_550[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(24),
      I4 => Q(24),
      O => D(24)
    );
\lineBuffer_0_2_s_reg_550[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(25),
      I4 => Q(25),
      O => D(25)
    );
\lineBuffer_0_2_s_reg_550[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(26),
      I4 => Q(26),
      O => D(26)
    );
\lineBuffer_0_2_s_reg_550[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(27),
      I4 => Q(27),
      O => D(27)
    );
\lineBuffer_0_2_s_reg_550[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(28),
      I4 => Q(28),
      O => D(28)
    );
\lineBuffer_0_2_s_reg_550[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(29),
      I4 => Q(29),
      O => D(29)
    );
\lineBuffer_0_2_s_reg_550[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(2),
      I4 => Q(2),
      O => D(2)
    );
\lineBuffer_0_2_s_reg_550[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(30),
      I4 => Q(30),
      O => D(30)
    );
\lineBuffer_0_2_s_reg_550[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(31),
      I4 => Q(31),
      O => D(31)
    );
\lineBuffer_0_2_s_reg_550[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(3),
      I4 => Q(3),
      O => D(3)
    );
\lineBuffer_0_2_s_reg_550[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(4),
      I4 => Q(4),
      O => D(4)
    );
\lineBuffer_0_2_s_reg_550[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(5),
      I4 => Q(5),
      O => D(5)
    );
\lineBuffer_0_2_s_reg_550[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(6),
      I4 => Q(6),
      O => D(6)
    );
\lineBuffer_0_2_s_reg_550[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(7),
      I4 => Q(7),
      O => D(7)
    );
\lineBuffer_0_2_s_reg_550[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(8),
      I4 => Q(8),
      O => D(8)
    );
\lineBuffer_0_2_s_reg_550[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1\,
      I1 => ap_enable_reg_pp3_iter1_reg,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(9),
      I4 => Q(9),
      O => D(9)
    );
\lineBuffer_0_3_15_reg_1750[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(0),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(0),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(0),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(0),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(0)
    );
\lineBuffer_0_3_15_reg_1750[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(10),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(10),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(10),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(10),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(10)
    );
\lineBuffer_0_3_15_reg_1750[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(11),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(11),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(11),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(11),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(11)
    );
\lineBuffer_0_3_15_reg_1750[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(12),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(12),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(12),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(12),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(12)
    );
\lineBuffer_0_3_15_reg_1750[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(13),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(13),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(13),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(13),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(13)
    );
\lineBuffer_0_3_15_reg_1750[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(14),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(14),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(14),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(14),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(14)
    );
\lineBuffer_0_3_15_reg_1750[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(15),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(15),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(15),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(15),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(15)
    );
\lineBuffer_0_3_15_reg_1750[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(16),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(16),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(16),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(16),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(16)
    );
\lineBuffer_0_3_15_reg_1750[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(17),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(17),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(17),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(17),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(17)
    );
\lineBuffer_0_3_15_reg_1750[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(18),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(18),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(18),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(18),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(18)
    );
\lineBuffer_0_3_15_reg_1750[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(19),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(19),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(19),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(19),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(19)
    );
\lineBuffer_0_3_15_reg_1750[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(1),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(1),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(1),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(1),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(1)
    );
\lineBuffer_0_3_15_reg_1750[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(20),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(20),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(20),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(20),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(20)
    );
\lineBuffer_0_3_15_reg_1750[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(21),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(21),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(21),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(21),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(21)
    );
\lineBuffer_0_3_15_reg_1750[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(22),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(22),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(22),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(22),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(22)
    );
\lineBuffer_0_3_15_reg_1750[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(23),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(23),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(23),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(23),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(23)
    );
\lineBuffer_0_3_15_reg_1750[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(24),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(24),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(24),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(24),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(24)
    );
\lineBuffer_0_3_15_reg_1750[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(25),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(25),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(25),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(25),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(25)
    );
\lineBuffer_0_3_15_reg_1750[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(26),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(26),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(26),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(26),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(26)
    );
\lineBuffer_0_3_15_reg_1750[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(27),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(27),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(27),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(27),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(27)
    );
\lineBuffer_0_3_15_reg_1750[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(28),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(28),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(28),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(28),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(28)
    );
\lineBuffer_0_3_15_reg_1750[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(29),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(29),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(29),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(29),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(29)
    );
\lineBuffer_0_3_15_reg_1750[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(2),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(2),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(2),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(2),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(2)
    );
\lineBuffer_0_3_15_reg_1750[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(30),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(30),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(30),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(30),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(30)
    );
\lineBuffer_0_3_15_reg_1750[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(31),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(31),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(31),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(31),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(31)
    );
\lineBuffer_0_3_15_reg_1750[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(3),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(3),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(3),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(3),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(3)
    );
\lineBuffer_0_3_15_reg_1750[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(4),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(4),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(4),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(4),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(4)
    );
\lineBuffer_0_3_15_reg_1750[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(5),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(5),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(5),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(5),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(5)
    );
\lineBuffer_0_3_15_reg_1750[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(6),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(6),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(6),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(6),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(6)
    );
\lineBuffer_0_3_15_reg_1750[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(7),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(7),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(7),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(7),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(7)
    );
\lineBuffer_0_3_15_reg_1750[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(8),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(8),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(8),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(8),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(8)
    );
\lineBuffer_0_3_15_reg_1750[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_500_reg[31]\(9),
      I1 => \lineBuffer_1_2_3_reg_510_reg[31]\(9),
      I2 => \lineBuffer_1_3_17_reg_520_reg[31]\(9),
      I3 => tmp_13_reg_1736(0),
      I4 => \lineBuffer_1_3_1_reg_530_reg[31]\(9),
      I5 => tmp_13_reg_1736(1),
      O => \^linebuffer_0_3_8_fu_180_reg[31]\(9)
    );
\lineBuffer_0_3_3_reg_540[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(0),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(0),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(0)
    );
\lineBuffer_0_3_3_reg_540[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(10),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(10),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(10)
    );
\lineBuffer_0_3_3_reg_540[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(11),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(11),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(11)
    );
\lineBuffer_0_3_3_reg_540[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(12),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(12),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(12)
    );
\lineBuffer_0_3_3_reg_540[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(13),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(13),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(13)
    );
\lineBuffer_0_3_3_reg_540[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(14),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(14),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(14)
    );
\lineBuffer_0_3_3_reg_540[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(15),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(15),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(15)
    );
\lineBuffer_0_3_3_reg_540[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(16),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(16),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(16)
    );
\lineBuffer_0_3_3_reg_540[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(17),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(17),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(17)
    );
\lineBuffer_0_3_3_reg_540[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(18),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(18),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(18)
    );
\lineBuffer_0_3_3_reg_540[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(19),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(19),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(19)
    );
\lineBuffer_0_3_3_reg_540[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(1),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(1),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(1)
    );
\lineBuffer_0_3_3_reg_540[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(20),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(20),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(20)
    );
\lineBuffer_0_3_3_reg_540[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(21),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(21),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(21)
    );
\lineBuffer_0_3_3_reg_540[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(22),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(22),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(22)
    );
\lineBuffer_0_3_3_reg_540[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(23),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(23),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(23)
    );
\lineBuffer_0_3_3_reg_540[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(24),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(24),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(24)
    );
\lineBuffer_0_3_3_reg_540[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(25),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(25),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(25)
    );
\lineBuffer_0_3_3_reg_540[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(26),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(26),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(26)
    );
\lineBuffer_0_3_3_reg_540[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(27),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(27),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(27)
    );
\lineBuffer_0_3_3_reg_540[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(28),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(28),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(28)
    );
\lineBuffer_0_3_3_reg_540[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(29),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(29),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(29)
    );
\lineBuffer_0_3_3_reg_540[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(2),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(2),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(2)
    );
\lineBuffer_0_3_3_reg_540[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(30),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(30),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(30)
    );
\lineBuffer_0_3_3_reg_540[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(31),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(31),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(31)
    );
\lineBuffer_0_3_3_reg_540[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(3),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(3),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(3)
    );
\lineBuffer_0_3_3_reg_540[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(4),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(4),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(4)
    );
\lineBuffer_0_3_3_reg_540[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(5),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(5),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(5)
    );
\lineBuffer_0_3_3_reg_540[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(6),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(6),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(6)
    );
\lineBuffer_0_3_3_reg_540[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(7),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(7),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(7)
    );
\lineBuffer_0_3_3_reg_540[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(8),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(8),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(8)
    );
\lineBuffer_0_3_3_reg_540[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0\,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \^linebuffer_0_3_8_fu_180_reg[31]\(9),
      I4 => \lineBuffer_0_3_reg_304_reg[31]\(9),
      O => \lineBuffer_0_3_3_reg_540_reg[31]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_1_reg_137_reg[6]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[5]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[4]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[3]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[2]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[1]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[0]\ : out STD_LOGIC;
    \buff1_reg__0\ : out STD_LOGIC;
    ap_enable_reg_pp3_iter3_reg_rep : out STD_LOGIC;
    \tmp_1_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp3_iter1_reg : in STD_LOGIC;
    icmp_reg_1717 : in STD_LOGIC;
    \inStream_V_data_V_0_state_reg[0]\ : in STD_LOGIC;
    \exitcond_flatten8_reg_1708_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp3_iter10_p_i_reg_1732_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter11_reg : in STD_LOGIC;
    ap_enable_reg_pp3_iter10 : in STD_LOGIC;
    \ap_pipeline_reg_pp3_iter9_p_i_reg_1732_reg[0]\ : in STD_LOGIC;
    \outStream_V_data_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb is
begin
cnn_conv_d4x4_k3xbkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter10 => ap_enable_reg_pp3_iter10,
      ap_enable_reg_pp3_iter11_reg => ap_enable_reg_pp3_iter11_reg,
      ap_enable_reg_pp3_iter1_reg => ap_enable_reg_pp3_iter1_reg,
      ap_enable_reg_pp3_iter3_reg_rep => ap_enable_reg_pp3_iter3_reg_rep,
      \ap_pipeline_reg_pp3_iter10_p_i_reg_1732_reg[0]\ => \ap_pipeline_reg_pp3_iter10_p_i_reg_1732_reg[0]\,
      \ap_pipeline_reg_pp3_iter9_p_i_reg_1732_reg[0]\ => \ap_pipeline_reg_pp3_iter9_p_i_reg_1732_reg[0]\,
      \b_assign_reg_132_reg[31]\(31 downto 0) => \b_assign_reg_132_reg[31]\(31 downto 0),
      \buff1_reg__0_0\ => E(0),
      \buff1_reg__0_1\ => \buff1_reg__0\,
      \exitcond_flatten8_reg_1708_reg[0]\ => \exitcond_flatten8_reg_1708_reg[0]\,
      icmp_reg_1717 => icmp_reg_1717,
      \inStream_V_data_V_0_state_reg[0]\ => \inStream_V_data_V_0_state_reg[0]\,
      \outStream_V_data_V_1_state_reg[1]\(0) => \outStream_V_data_V_1_state_reg[1]\(0),
      \tmp_1_reg_137_reg[0]\ => \tmp_1_reg_137_reg[0]\,
      \tmp_1_reg_137_reg[1]\ => \tmp_1_reg_137_reg[1]\,
      \tmp_1_reg_137_reg[21]\(14 downto 0) => \tmp_1_reg_137_reg[21]\(14 downto 0),
      \tmp_1_reg_137_reg[2]\ => \tmp_1_reg_137_reg[2]\,
      \tmp_1_reg_137_reg[3]\ => \tmp_1_reg_137_reg[3]\,
      \tmp_1_reg_137_reg[4]\ => \tmp_1_reg_137_reg[4]\,
      \tmp_1_reg_137_reg[5]\ => \tmp_1_reg_137_reg[5]\,
      \tmp_1_reg_137_reg[6]\ => \tmp_1_reg_137_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_11 is
  port (
    \tmp_1_reg_137_reg[6]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[5]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[4]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[3]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[2]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[1]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[0]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_57_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_11 : entity is "cnn_conv_d4x4_k3xbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_11 is
begin
cnn_conv_d4x4_k3xbkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_12
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \b_assign_reg_132_reg[31]\(31 downto 0) => \b_assign_reg_132_reg[31]\(31 downto 0),
      p_57_in => p_57_in,
      \tmp_1_reg_137_reg[0]\ => \tmp_1_reg_137_reg[0]\,
      \tmp_1_reg_137_reg[1]\ => \tmp_1_reg_137_reg[1]\,
      \tmp_1_reg_137_reg[21]\(14 downto 0) => \tmp_1_reg_137_reg[21]\(14 downto 0),
      \tmp_1_reg_137_reg[2]\ => \tmp_1_reg_137_reg[2]\,
      \tmp_1_reg_137_reg[3]\ => \tmp_1_reg_137_reg[3]\,
      \tmp_1_reg_137_reg[4]\ => \tmp_1_reg_137_reg[4]\,
      \tmp_1_reg_137_reg[5]\ => \tmp_1_reg_137_reg[5]\,
      \tmp_1_reg_137_reg[6]\ => \tmp_1_reg_137_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_13 is
  port (
    \tmp_1_reg_137_reg[6]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[5]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[4]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[3]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[2]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[1]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[0]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_57_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_13 : entity is "cnn_conv_d4x4_k3xbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_13 is
begin
cnn_conv_d4x4_k3xbkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_14
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \b_assign_reg_132_reg[31]\(31 downto 0) => \b_assign_reg_132_reg[31]\(31 downto 0),
      p_57_in => p_57_in,
      \tmp_1_reg_137_reg[0]\ => \tmp_1_reg_137_reg[0]\,
      \tmp_1_reg_137_reg[1]\ => \tmp_1_reg_137_reg[1]\,
      \tmp_1_reg_137_reg[21]\(14 downto 0) => \tmp_1_reg_137_reg[21]\(14 downto 0),
      \tmp_1_reg_137_reg[2]\ => \tmp_1_reg_137_reg[2]\,
      \tmp_1_reg_137_reg[3]\ => \tmp_1_reg_137_reg[3]\,
      \tmp_1_reg_137_reg[4]\ => \tmp_1_reg_137_reg[4]\,
      \tmp_1_reg_137_reg[5]\ => \tmp_1_reg_137_reg[5]\,
      \tmp_1_reg_137_reg[6]\ => \tmp_1_reg_137_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_15 is
  port (
    \tmp_1_reg_137_reg[6]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[5]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[4]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[3]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[2]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[1]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[0]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_57_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_15 : entity is "cnn_conv_d4x4_k3xbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_15 is
begin
cnn_conv_d4x4_k3xbkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_16
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \b_assign_reg_132_reg[31]\(31 downto 0) => \b_assign_reg_132_reg[31]\(31 downto 0),
      p_57_in => p_57_in,
      \tmp_1_reg_137_reg[0]\ => \tmp_1_reg_137_reg[0]\,
      \tmp_1_reg_137_reg[1]\ => \tmp_1_reg_137_reg[1]\,
      \tmp_1_reg_137_reg[21]\(14 downto 0) => \tmp_1_reg_137_reg[21]\(14 downto 0),
      \tmp_1_reg_137_reg[2]\ => \tmp_1_reg_137_reg[2]\,
      \tmp_1_reg_137_reg[3]\ => \tmp_1_reg_137_reg[3]\,
      \tmp_1_reg_137_reg[4]\ => \tmp_1_reg_137_reg[4]\,
      \tmp_1_reg_137_reg[5]\ => \tmp_1_reg_137_reg[5]\,
      \tmp_1_reg_137_reg[6]\ => \tmp_1_reg_137_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_17 is
  port (
    \tmp_1_reg_137_reg[6]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[5]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[4]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[3]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[2]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[1]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[0]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_57_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_17 : entity is "cnn_conv_d4x4_k3xbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_17 is
begin
cnn_conv_d4x4_k3xbkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_18
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \b_assign_reg_132_reg[31]\(31 downto 0) => \b_assign_reg_132_reg[31]\(31 downto 0),
      p_57_in => p_57_in,
      \tmp_1_reg_137_reg[0]\ => \tmp_1_reg_137_reg[0]\,
      \tmp_1_reg_137_reg[1]\ => \tmp_1_reg_137_reg[1]\,
      \tmp_1_reg_137_reg[21]\(14 downto 0) => \tmp_1_reg_137_reg[21]\(14 downto 0),
      \tmp_1_reg_137_reg[2]\ => \tmp_1_reg_137_reg[2]\,
      \tmp_1_reg_137_reg[3]\ => \tmp_1_reg_137_reg[3]\,
      \tmp_1_reg_137_reg[4]\ => \tmp_1_reg_137_reg[4]\,
      \tmp_1_reg_137_reg[5]\ => \tmp_1_reg_137_reg[5]\,
      \tmp_1_reg_137_reg[6]\ => \tmp_1_reg_137_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_19 is
  port (
    \tmp_1_reg_137_reg[6]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[5]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[4]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[3]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[2]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[1]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[0]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_57_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_19 : entity is "cnn_conv_d4x4_k3xbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_19 is
begin
cnn_conv_d4x4_k3xbkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_20
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \b_assign_reg_132_reg[31]\(31 downto 0) => \b_assign_reg_132_reg[31]\(31 downto 0),
      p_57_in => p_57_in,
      \tmp_1_reg_137_reg[0]\ => \tmp_1_reg_137_reg[0]\,
      \tmp_1_reg_137_reg[1]\ => \tmp_1_reg_137_reg[1]\,
      \tmp_1_reg_137_reg[21]\(14 downto 0) => \tmp_1_reg_137_reg[21]\(14 downto 0),
      \tmp_1_reg_137_reg[2]\ => \tmp_1_reg_137_reg[2]\,
      \tmp_1_reg_137_reg[3]\ => \tmp_1_reg_137_reg[3]\,
      \tmp_1_reg_137_reg[4]\ => \tmp_1_reg_137_reg[4]\,
      \tmp_1_reg_137_reg[5]\ => \tmp_1_reg_137_reg[5]\,
      \tmp_1_reg_137_reg[6]\ => \tmp_1_reg_137_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_21 is
  port (
    \tmp_1_reg_137_reg[6]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[5]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[4]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[3]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[2]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[1]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[0]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_57_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_21 : entity is "cnn_conv_d4x4_k3xbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_21 is
begin
cnn_conv_d4x4_k3xbkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_22
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \b_assign_reg_132_reg[31]\(31 downto 0) => \b_assign_reg_132_reg[31]\(31 downto 0),
      p_57_in => p_57_in,
      \tmp_1_reg_137_reg[0]\ => \tmp_1_reg_137_reg[0]\,
      \tmp_1_reg_137_reg[1]\ => \tmp_1_reg_137_reg[1]\,
      \tmp_1_reg_137_reg[21]\(14 downto 0) => \tmp_1_reg_137_reg[21]\(14 downto 0),
      \tmp_1_reg_137_reg[2]\ => \tmp_1_reg_137_reg[2]\,
      \tmp_1_reg_137_reg[3]\ => \tmp_1_reg_137_reg[3]\,
      \tmp_1_reg_137_reg[4]\ => \tmp_1_reg_137_reg[4]\,
      \tmp_1_reg_137_reg[5]\ => \tmp_1_reg_137_reg[5]\,
      \tmp_1_reg_137_reg[6]\ => \tmp_1_reg_137_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_23 is
  port (
    \tmp_1_reg_137_reg[6]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[5]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[4]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[3]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[2]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[1]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[0]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_57_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_23 : entity is "cnn_conv_d4x4_k3xbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_23 is
begin
cnn_conv_d4x4_k3xbkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_24
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \b_assign_reg_132_reg[31]\(31 downto 0) => \b_assign_reg_132_reg[31]\(31 downto 0),
      p_57_in => p_57_in,
      \tmp_1_reg_137_reg[0]\ => \tmp_1_reg_137_reg[0]\,
      \tmp_1_reg_137_reg[1]\ => \tmp_1_reg_137_reg[1]\,
      \tmp_1_reg_137_reg[21]\(14 downto 0) => \tmp_1_reg_137_reg[21]\(14 downto 0),
      \tmp_1_reg_137_reg[2]\ => \tmp_1_reg_137_reg[2]\,
      \tmp_1_reg_137_reg[3]\ => \tmp_1_reg_137_reg[3]\,
      \tmp_1_reg_137_reg[4]\ => \tmp_1_reg_137_reg[4]\,
      \tmp_1_reg_137_reg[5]\ => \tmp_1_reg_137_reg[5]\,
      \tmp_1_reg_137_reg[6]\ => \tmp_1_reg_137_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_9 is
  port (
    \tmp_1_reg_137_reg[6]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[5]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[4]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[3]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[2]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[1]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[0]\ : out STD_LOGIC;
    \tmp_1_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_57_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_9 : entity is "cnn_conv_d4x4_k3xbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_9 is
begin
cnn_conv_d4x4_k3xbkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_MulnS_0_10
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \b_assign_reg_132_reg[31]\(31 downto 0) => \b_assign_reg_132_reg[31]\(31 downto 0),
      p_57_in => p_57_in,
      \tmp_1_reg_137_reg[0]\ => \tmp_1_reg_137_reg[0]\,
      \tmp_1_reg_137_reg[1]\ => \tmp_1_reg_137_reg[1]\,
      \tmp_1_reg_137_reg[21]\(14 downto 0) => \tmp_1_reg_137_reg[21]\(14 downto 0),
      \tmp_1_reg_137_reg[2]\ => \tmp_1_reg_137_reg[2]\,
      \tmp_1_reg_137_reg[3]\ => \tmp_1_reg_137_reg[3]\,
      \tmp_1_reg_137_reg[4]\ => \tmp_1_reg_137_reg[4]\,
      \tmp_1_reg_137_reg[5]\ => \tmp_1_reg_137_reg[5]\,
      \tmp_1_reg_137_reg[6]\ => \tmp_1_reg_137_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul is
  port (
    ap_pipeline_reg_pp0_iter6_a_read_reg_122 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_pipeline_reg_pp0_iter6_b_read_reg_117 : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_1_reg_137 : out STD_LOGIC_VECTOR ( 21 downto 0 );
    tmp_8_fu_103_p2 : out STD_LOGIC_VECTOR ( 20 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_fu_88_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_57_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernel_0_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_3_fu_38_p2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    D : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul is
  signal a_assign_fu_44_p3 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal a_assign_reg_127 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \a_assign_reg_127[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0\ : STD_LOGIC;
  signal \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal b_assign_reg_132 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cnn_conv_d4x4_k3xbkb_U0_n_0 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_1 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_10 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_11 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_12 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_13 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_14 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_15 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_16 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_17 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_18 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_19 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_2 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_20 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_21 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_3 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_4 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_5 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_6 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_7 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_8 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_9 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \tmp6_reg_1790_reg[11]_i_11_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[11]_i_11_n_1\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[11]_i_11_n_2\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[11]_i_11_n_3\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[15]_i_11_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[15]_i_11_n_1\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[15]_i_11_n_2\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[15]_i_11_n_3\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[19]_i_11_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[19]_i_11_n_1\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[19]_i_11_n_2\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[19]_i_11_n_3\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[23]_i_13_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[23]_i_13_n_1\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[23]_i_13_n_2\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[23]_i_13_n_3\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[7]_i_11_n_1\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[7]_i_11_n_2\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[7]_i_11_n_3\ : STD_LOGIC;
  signal \^tmp_1_reg_137\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \NLW_tmp6_reg_1790_reg[23]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp6_reg_1790_reg[23]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \a_assign_reg_127[10]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \a_assign_reg_127[11]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \a_assign_reg_127[12]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \a_assign_reg_127[13]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \a_assign_reg_127[14]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \a_assign_reg_127[15]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \a_assign_reg_127[16]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \a_assign_reg_127[17]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \a_assign_reg_127[18]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \a_assign_reg_127[19]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \a_assign_reg_127[20]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \a_assign_reg_127[21]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \a_assign_reg_127[22]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \a_assign_reg_127[23]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \a_assign_reg_127[24]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \a_assign_reg_127[25]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \a_assign_reg_127[26]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \a_assign_reg_127[27]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \a_assign_reg_127[28]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \a_assign_reg_127[29]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \a_assign_reg_127[2]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \a_assign_reg_127[30]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \a_assign_reg_127[31]_i_1__2\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \a_assign_reg_127[3]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \a_assign_reg_127[4]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \a_assign_reg_127[5]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \a_assign_reg_127[6]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \a_assign_reg_127[7]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \a_assign_reg_127[8]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \a_assign_reg_127[9]_i_1\ : label is "soft_lutpair315";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_594/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_594/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_594/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_594/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 ";
begin
  ap_pipeline_reg_pp0_iter6_a_read_reg_122(0) <= \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0);
  ap_pipeline_reg_pp0_iter6_b_read_reg_117(0) <= \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0);
  tmp_1_reg_137(21 downto 0) <= \^tmp_1_reg_137\(21 downto 0);
\a_assign_reg_127[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(9),
      I1 => Q(10),
      I2 => Q(31),
      O => a_assign_fu_44_p3(10)
    );
\a_assign_reg_127[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(10),
      I1 => Q(11),
      I2 => Q(31),
      O => a_assign_fu_44_p3(11)
    );
\a_assign_reg_127[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(11),
      I1 => Q(12),
      I2 => Q(31),
      O => a_assign_fu_44_p3(12)
    );
\a_assign_reg_127[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(12),
      I1 => Q(13),
      I2 => Q(31),
      O => a_assign_fu_44_p3(13)
    );
\a_assign_reg_127[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(13),
      I1 => Q(14),
      I2 => Q(31),
      O => a_assign_fu_44_p3(14)
    );
\a_assign_reg_127[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(14),
      I1 => Q(15),
      I2 => Q(31),
      O => a_assign_fu_44_p3(15)
    );
\a_assign_reg_127[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(15),
      I1 => Q(16),
      I2 => Q(31),
      O => a_assign_fu_44_p3(16)
    );
\a_assign_reg_127[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(16),
      I1 => Q(17),
      I2 => Q(31),
      O => a_assign_fu_44_p3(17)
    );
\a_assign_reg_127[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(17),
      I1 => Q(18),
      I2 => Q(31),
      O => a_assign_fu_44_p3(18)
    );
\a_assign_reg_127[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(18),
      I1 => Q(19),
      I2 => Q(31),
      O => a_assign_fu_44_p3(19)
    );
\a_assign_reg_127[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(0),
      I1 => Q(1),
      I2 => Q(31),
      O => a_assign_fu_44_p3(1)
    );
\a_assign_reg_127[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(19),
      I1 => Q(20),
      I2 => Q(31),
      O => a_assign_fu_44_p3(20)
    );
\a_assign_reg_127[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(20),
      I1 => Q(21),
      I2 => Q(31),
      O => a_assign_fu_44_p3(21)
    );
\a_assign_reg_127[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(21),
      I1 => Q(22),
      I2 => Q(31),
      O => a_assign_fu_44_p3(22)
    );
\a_assign_reg_127[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(22),
      I1 => Q(23),
      I2 => Q(31),
      O => a_assign_fu_44_p3(23)
    );
\a_assign_reg_127[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(23),
      I1 => Q(24),
      I2 => Q(31),
      O => a_assign_fu_44_p3(24)
    );
\a_assign_reg_127[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(24),
      I1 => Q(25),
      I2 => Q(31),
      O => a_assign_fu_44_p3(25)
    );
\a_assign_reg_127[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(25),
      I1 => Q(26),
      I2 => Q(31),
      O => a_assign_fu_44_p3(26)
    );
\a_assign_reg_127[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(26),
      I1 => Q(27),
      I2 => Q(31),
      O => a_assign_fu_44_p3(27)
    );
\a_assign_reg_127[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(27),
      I1 => Q(28),
      I2 => Q(31),
      O => a_assign_fu_44_p3(28)
    );
\a_assign_reg_127[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(28),
      I1 => Q(29),
      I2 => Q(31),
      O => a_assign_fu_44_p3(29)
    );
\a_assign_reg_127[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(1),
      I1 => Q(2),
      I2 => Q(31),
      O => a_assign_fu_44_p3(2)
    );
\a_assign_reg_127[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(29),
      I1 => Q(30),
      I2 => Q(31),
      O => a_assign_fu_44_p3(30)
    );
\a_assign_reg_127[31]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(31),
      I1 => tmp_3_fu_38_p2(30),
      O => \a_assign_reg_127[31]_i_1__2_n_0\
    );
\a_assign_reg_127[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(2),
      I1 => Q(3),
      I2 => Q(31),
      O => a_assign_fu_44_p3(3)
    );
\a_assign_reg_127[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(3),
      I1 => Q(4),
      I2 => Q(31),
      O => a_assign_fu_44_p3(4)
    );
\a_assign_reg_127[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(4),
      I1 => Q(5),
      I2 => Q(31),
      O => a_assign_fu_44_p3(5)
    );
\a_assign_reg_127[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(5),
      I1 => Q(6),
      I2 => Q(31),
      O => a_assign_fu_44_p3(6)
    );
\a_assign_reg_127[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(6),
      I1 => Q(7),
      I2 => Q(31),
      O => a_assign_fu_44_p3(7)
    );
\a_assign_reg_127[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(7),
      I1 => Q(8),
      I2 => Q(31),
      O => a_assign_fu_44_p3(8)
    );
\a_assign_reg_127[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(8),
      I1 => Q(9),
      I2 => Q(31),
      O => a_assign_fu_44_p3(9)
    );
\a_assign_reg_127_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => Q(0),
      Q => a_assign_reg_127(0),
      R => '0'
    );
\a_assign_reg_127_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(10),
      Q => a_assign_reg_127(10),
      R => '0'
    );
\a_assign_reg_127_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(11),
      Q => a_assign_reg_127(11),
      R => '0'
    );
\a_assign_reg_127_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(12),
      Q => a_assign_reg_127(12),
      R => '0'
    );
\a_assign_reg_127_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(13),
      Q => a_assign_reg_127(13),
      R => '0'
    );
\a_assign_reg_127_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(14),
      Q => a_assign_reg_127(14),
      R => '0'
    );
\a_assign_reg_127_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(15),
      Q => a_assign_reg_127(15),
      R => '0'
    );
\a_assign_reg_127_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(16),
      Q => a_assign_reg_127(16),
      R => '0'
    );
\a_assign_reg_127_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(17),
      Q => a_assign_reg_127(17),
      R => '0'
    );
\a_assign_reg_127_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(18),
      Q => a_assign_reg_127(18),
      R => '0'
    );
\a_assign_reg_127_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(19),
      Q => a_assign_reg_127(19),
      R => '0'
    );
\a_assign_reg_127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(1),
      Q => a_assign_reg_127(1),
      R => '0'
    );
\a_assign_reg_127_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(20),
      Q => a_assign_reg_127(20),
      R => '0'
    );
\a_assign_reg_127_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(21),
      Q => a_assign_reg_127(21),
      R => '0'
    );
\a_assign_reg_127_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(22),
      Q => a_assign_reg_127(22),
      R => '0'
    );
\a_assign_reg_127_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(23),
      Q => a_assign_reg_127(23),
      R => '0'
    );
\a_assign_reg_127_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(24),
      Q => a_assign_reg_127(24),
      R => '0'
    );
\a_assign_reg_127_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(25),
      Q => a_assign_reg_127(25),
      R => '0'
    );
\a_assign_reg_127_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(26),
      Q => a_assign_reg_127(26),
      R => '0'
    );
\a_assign_reg_127_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(27),
      Q => a_assign_reg_127(27),
      R => '0'
    );
\a_assign_reg_127_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(28),
      Q => a_assign_reg_127(28),
      R => '0'
    );
\a_assign_reg_127_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(29),
      Q => a_assign_reg_127(29),
      R => '0'
    );
\a_assign_reg_127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(2),
      Q => a_assign_reg_127(2),
      R => '0'
    );
\a_assign_reg_127_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(30),
      Q => a_assign_reg_127(30),
      R => '0'
    );
\a_assign_reg_127_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \a_assign_reg_127[31]_i_1__2_n_0\,
      Q => a_assign_reg_127(31),
      R => '0'
    );
\a_assign_reg_127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(3),
      Q => a_assign_reg_127(3),
      R => '0'
    );
\a_assign_reg_127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(4),
      Q => a_assign_reg_127(4),
      R => '0'
    );
\a_assign_reg_127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(5),
      Q => a_assign_reg_127(5),
      R => '0'
    );
\a_assign_reg_127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(6),
      Q => a_assign_reg_127(6),
      R => '0'
    );
\a_assign_reg_127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(7),
      Q => a_assign_reg_127(7),
      R => '0'
    );
\a_assign_reg_127_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(8),
      Q => a_assign_reg_127(8),
      R => '0'
    );
\a_assign_reg_127_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(9),
      Q => a_assign_reg_127(9),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => Q(31),
      Q => \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0\
    );
\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => \int_kernel_0_reg[31]\(1),
      Q => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0\
    );
\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0\,
      Q => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0\,
      Q => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      R => '0'
    );
\b_assign_reg_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_0_reg[31]\(0),
      Q => b_assign_reg_132(0),
      R => '0'
    );
\b_assign_reg_132_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(9),
      Q => b_assign_reg_132(10),
      R => '0'
    );
\b_assign_reg_132_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(10),
      Q => b_assign_reg_132(11),
      R => '0'
    );
\b_assign_reg_132_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(11),
      Q => b_assign_reg_132(12),
      R => '0'
    );
\b_assign_reg_132_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(12),
      Q => b_assign_reg_132(13),
      R => '0'
    );
\b_assign_reg_132_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(13),
      Q => b_assign_reg_132(14),
      R => '0'
    );
\b_assign_reg_132_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(14),
      Q => b_assign_reg_132(15),
      R => '0'
    );
\b_assign_reg_132_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(15),
      Q => b_assign_reg_132(16),
      R => '0'
    );
\b_assign_reg_132_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(16),
      Q => b_assign_reg_132(17),
      R => '0'
    );
\b_assign_reg_132_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(17),
      Q => b_assign_reg_132(18),
      R => '0'
    );
\b_assign_reg_132_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(18),
      Q => b_assign_reg_132(19),
      R => '0'
    );
\b_assign_reg_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(0),
      Q => b_assign_reg_132(1),
      R => '0'
    );
\b_assign_reg_132_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(19),
      Q => b_assign_reg_132(20),
      R => '0'
    );
\b_assign_reg_132_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(20),
      Q => b_assign_reg_132(21),
      R => '0'
    );
\b_assign_reg_132_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(21),
      Q => b_assign_reg_132(22),
      R => '0'
    );
\b_assign_reg_132_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(22),
      Q => b_assign_reg_132(23),
      R => '0'
    );
\b_assign_reg_132_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(23),
      Q => b_assign_reg_132(24),
      R => '0'
    );
\b_assign_reg_132_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(24),
      Q => b_assign_reg_132(25),
      R => '0'
    );
\b_assign_reg_132_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(25),
      Q => b_assign_reg_132(26),
      R => '0'
    );
\b_assign_reg_132_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(26),
      Q => b_assign_reg_132(27),
      R => '0'
    );
\b_assign_reg_132_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(27),
      Q => b_assign_reg_132(28),
      R => '0'
    );
\b_assign_reg_132_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(28),
      Q => b_assign_reg_132(29),
      R => '0'
    );
\b_assign_reg_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(1),
      Q => b_assign_reg_132(2),
      R => '0'
    );
\b_assign_reg_132_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(29),
      Q => b_assign_reg_132(30),
      R => '0'
    );
\b_assign_reg_132_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(30),
      Q => b_assign_reg_132(31),
      R => '0'
    );
\b_assign_reg_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(2),
      Q => b_assign_reg_132(3),
      R => '0'
    );
\b_assign_reg_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(3),
      Q => b_assign_reg_132(4),
      R => '0'
    );
\b_assign_reg_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(4),
      Q => b_assign_reg_132(5),
      R => '0'
    );
\b_assign_reg_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(5),
      Q => b_assign_reg_132(6),
      R => '0'
    );
\b_assign_reg_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(6),
      Q => b_assign_reg_132(7),
      R => '0'
    );
\b_assign_reg_132_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(7),
      Q => b_assign_reg_132(8),
      R => '0'
    );
\b_assign_reg_132_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(8),
      Q => b_assign_reg_132(9),
      R => '0'
    );
cnn_conv_d4x4_k3xbkb_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_23
     port map (
      Q(31 downto 0) => a_assign_reg_127(31 downto 0),
      ap_clk => ap_clk,
      \b_assign_reg_132_reg[31]\(31 downto 0) => b_assign_reg_132(31 downto 0),
      p_57_in => p_57_in,
      \tmp_1_reg_137_reg[0]\ => cnn_conv_d4x4_k3xbkb_U0_n_6,
      \tmp_1_reg_137_reg[1]\ => cnn_conv_d4x4_k3xbkb_U0_n_5,
      \tmp_1_reg_137_reg[21]\(14) => cnn_conv_d4x4_k3xbkb_U0_n_7,
      \tmp_1_reg_137_reg[21]\(13) => cnn_conv_d4x4_k3xbkb_U0_n_8,
      \tmp_1_reg_137_reg[21]\(12) => cnn_conv_d4x4_k3xbkb_U0_n_9,
      \tmp_1_reg_137_reg[21]\(11) => cnn_conv_d4x4_k3xbkb_U0_n_10,
      \tmp_1_reg_137_reg[21]\(10) => cnn_conv_d4x4_k3xbkb_U0_n_11,
      \tmp_1_reg_137_reg[21]\(9) => cnn_conv_d4x4_k3xbkb_U0_n_12,
      \tmp_1_reg_137_reg[21]\(8) => cnn_conv_d4x4_k3xbkb_U0_n_13,
      \tmp_1_reg_137_reg[21]\(7) => cnn_conv_d4x4_k3xbkb_U0_n_14,
      \tmp_1_reg_137_reg[21]\(6) => cnn_conv_d4x4_k3xbkb_U0_n_15,
      \tmp_1_reg_137_reg[21]\(5) => cnn_conv_d4x4_k3xbkb_U0_n_16,
      \tmp_1_reg_137_reg[21]\(4) => cnn_conv_d4x4_k3xbkb_U0_n_17,
      \tmp_1_reg_137_reg[21]\(3) => cnn_conv_d4x4_k3xbkb_U0_n_18,
      \tmp_1_reg_137_reg[21]\(2) => cnn_conv_d4x4_k3xbkb_U0_n_19,
      \tmp_1_reg_137_reg[21]\(1) => cnn_conv_d4x4_k3xbkb_U0_n_20,
      \tmp_1_reg_137_reg[21]\(0) => cnn_conv_d4x4_k3xbkb_U0_n_21,
      \tmp_1_reg_137_reg[2]\ => cnn_conv_d4x4_k3xbkb_U0_n_4,
      \tmp_1_reg_137_reg[3]\ => cnn_conv_d4x4_k3xbkb_U0_n_3,
      \tmp_1_reg_137_reg[4]\ => cnn_conv_d4x4_k3xbkb_U0_n_2,
      \tmp_1_reg_137_reg[5]\ => cnn_conv_d4x4_k3xbkb_U0_n_1,
      \tmp_1_reg_137_reg[6]\ => cnn_conv_d4x4_k3xbkb_U0_n_0
    );
\tmp6_reg_1790[11]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(8),
      O => p_0_in(8)
    );
\tmp6_reg_1790[11]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(7),
      O => p_0_in(7)
    );
\tmp6_reg_1790[11]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(6),
      O => p_0_in(6)
    );
\tmp6_reg_1790[11]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(5),
      O => p_0_in(5)
    );
\tmp6_reg_1790[15]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(12),
      O => p_0_in(12)
    );
\tmp6_reg_1790[15]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(11),
      O => p_0_in(11)
    );
\tmp6_reg_1790[15]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(10),
      O => p_0_in(10)
    );
\tmp6_reg_1790[15]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(9),
      O => p_0_in(9)
    );
\tmp6_reg_1790[19]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(16),
      O => p_0_in(16)
    );
\tmp6_reg_1790[19]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(15),
      O => p_0_in(15)
    );
\tmp6_reg_1790[19]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(14),
      O => p_0_in(14)
    );
\tmp6_reg_1790[19]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(13),
      O => p_0_in(13)
    );
\tmp6_reg_1790[23]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      O => tmp_fu_88_p2(0)
    );
\tmp6_reg_1790[23]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(21),
      O => p_0_in(21)
    );
\tmp6_reg_1790[23]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(20),
      O => p_0_in(20)
    );
\tmp6_reg_1790[23]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(19),
      O => p_0_in(19)
    );
\tmp6_reg_1790[23]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(18),
      O => p_0_in(18)
    );
\tmp6_reg_1790[23]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(17),
      O => p_0_in(17)
    );
\tmp6_reg_1790[7]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(0),
      O => p_0_in(0)
    );
\tmp6_reg_1790[7]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(4),
      O => p_0_in(4)
    );
\tmp6_reg_1790[7]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(3),
      O => p_0_in(3)
    );
\tmp6_reg_1790[7]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(2),
      O => p_0_in(2)
    );
\tmp6_reg_1790[7]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(1),
      O => p_0_in(1)
    );
\tmp6_reg_1790_reg[11]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp6_reg_1790_reg[7]_i_11_n_0\,
      CO(3) => \tmp6_reg_1790_reg[11]_i_11_n_0\,
      CO(2) => \tmp6_reg_1790_reg[11]_i_11_n_1\,
      CO(1) => \tmp6_reg_1790_reg[11]_i_11_n_2\,
      CO(0) => \tmp6_reg_1790_reg[11]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2(7 downto 4),
      S(3 downto 0) => p_0_in(8 downto 5)
    );
\tmp6_reg_1790_reg[15]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp6_reg_1790_reg[11]_i_11_n_0\,
      CO(3) => \tmp6_reg_1790_reg[15]_i_11_n_0\,
      CO(2) => \tmp6_reg_1790_reg[15]_i_11_n_1\,
      CO(1) => \tmp6_reg_1790_reg[15]_i_11_n_2\,
      CO(0) => \tmp6_reg_1790_reg[15]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2(11 downto 8),
      S(3 downto 0) => p_0_in(12 downto 9)
    );
\tmp6_reg_1790_reg[19]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp6_reg_1790_reg[15]_i_11_n_0\,
      CO(3) => \tmp6_reg_1790_reg[19]_i_11_n_0\,
      CO(2) => \tmp6_reg_1790_reg[19]_i_11_n_1\,
      CO(1) => \tmp6_reg_1790_reg[19]_i_11_n_2\,
      CO(0) => \tmp6_reg_1790_reg[19]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2(15 downto 12),
      S(3 downto 0) => p_0_in(16 downto 13)
    );
\tmp6_reg_1790_reg[23]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp6_reg_1790_reg[23]_i_13_n_0\,
      CO(3 downto 2) => \NLW_tmp6_reg_1790_reg[23]_i_10_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \NLW_tmp6_reg_1790_reg[23]_i_10_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp6_reg_1790_reg[23]_i_10_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_8_fu_103_p2(20),
      S(3 downto 1) => B"001",
      S(0) => p_0_in(21)
    );
\tmp6_reg_1790_reg[23]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp6_reg_1790_reg[19]_i_11_n_0\,
      CO(3) => \tmp6_reg_1790_reg[23]_i_13_n_0\,
      CO(2) => \tmp6_reg_1790_reg[23]_i_13_n_1\,
      CO(1) => \tmp6_reg_1790_reg[23]_i_13_n_2\,
      CO(0) => \tmp6_reg_1790_reg[23]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2(19 downto 16),
      S(3 downto 0) => p_0_in(20 downto 17)
    );
\tmp6_reg_1790_reg[7]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp6_reg_1790_reg[7]_i_11_n_0\,
      CO(2) => \tmp6_reg_1790_reg[7]_i_11_n_1\,
      CO(1) => \tmp6_reg_1790_reg[7]_i_11_n_2\,
      CO(0) => \tmp6_reg_1790_reg[7]_i_11_n_3\,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2(3 downto 0),
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\tmp_1_reg_137_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_6,
      Q => \^tmp_1_reg_137\(0),
      R => '0'
    );
\tmp_1_reg_137_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_18,
      Q => \^tmp_1_reg_137\(10),
      R => '0'
    );
\tmp_1_reg_137_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_17,
      Q => \^tmp_1_reg_137\(11),
      R => '0'
    );
\tmp_1_reg_137_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_16,
      Q => \^tmp_1_reg_137\(12),
      R => '0'
    );
\tmp_1_reg_137_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_15,
      Q => \^tmp_1_reg_137\(13),
      R => '0'
    );
\tmp_1_reg_137_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_14,
      Q => \^tmp_1_reg_137\(14),
      R => '0'
    );
\tmp_1_reg_137_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_13,
      Q => \^tmp_1_reg_137\(15),
      R => '0'
    );
\tmp_1_reg_137_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_12,
      Q => \^tmp_1_reg_137\(16),
      R => '0'
    );
\tmp_1_reg_137_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_11,
      Q => \^tmp_1_reg_137\(17),
      R => '0'
    );
\tmp_1_reg_137_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_10,
      Q => \^tmp_1_reg_137\(18),
      R => '0'
    );
\tmp_1_reg_137_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_9,
      Q => \^tmp_1_reg_137\(19),
      R => '0'
    );
\tmp_1_reg_137_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_5,
      Q => \^tmp_1_reg_137\(1),
      R => '0'
    );
\tmp_1_reg_137_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_8,
      Q => \^tmp_1_reg_137\(20),
      R => '0'
    );
\tmp_1_reg_137_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_7,
      Q => \^tmp_1_reg_137\(21),
      R => '0'
    );
\tmp_1_reg_137_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_4,
      Q => \^tmp_1_reg_137\(2),
      R => '0'
    );
\tmp_1_reg_137_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_3,
      Q => \^tmp_1_reg_137\(3),
      R => '0'
    );
\tmp_1_reg_137_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_2,
      Q => \^tmp_1_reg_137\(4),
      R => '0'
    );
\tmp_1_reg_137_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_1,
      Q => \^tmp_1_reg_137\(5),
      R => '0'
    );
\tmp_1_reg_137_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_0,
      Q => \^tmp_1_reg_137\(6),
      R => '0'
    );
\tmp_1_reg_137_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_21,
      Q => \^tmp_1_reg_137\(7),
      R => '0'
    );
\tmp_1_reg_137_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_20,
      Q => \^tmp_1_reg_137\(8),
      R => '0'
    );
\tmp_1_reg_137_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_19,
      Q => \^tmp_1_reg_137\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_1 is
  port (
    tmp6_fu_1417_p2 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p_57_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    kernel_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_pipeline_reg_pp0_iter6_b_read_reg_117 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_pipeline_reg_pp0_iter6_a_read_reg_122 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_3_fu_38_p2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    D : in STD_LOGIC_VECTOR ( 30 downto 0 );
    tmp_fu_88_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_1_reg_137 : in STD_LOGIC_VECTOR ( 21 downto 0 );
    tmp_8_fu_103_p2 : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_1 : entity is "fixed_point_mul";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_1 is
  signal a_assign_fu_44_p3 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal a_assign_reg_127 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \a_assign_reg_127[31]_i_1__3_n_0\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter6_a_read_reg_122_0 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal ap_pipeline_reg_pp0_iter6_b_read_reg_117_1 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal b_assign_reg_132 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cnn_conv_d4x4_k3xbkb_U0_n_0 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_1 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_10 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_11 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_12 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_13 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_14 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_15 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_16 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_17 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_18 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_19 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_2 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_20 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_21 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_3 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_4 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_5 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_6 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_7 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_8 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_9 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_601_ap_return : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \tmp6_reg_1790[11]_i_6_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790[11]_i_7_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790[11]_i_8_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790[11]_i_9_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790[15]_i_6_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790[15]_i_7_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790[15]_i_8_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790[15]_i_9_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790[19]_i_6_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790[19]_i_7_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790[19]_i_8_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790[19]_i_9_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790[23]_i_2_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790[23]_i_5_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790[23]_i_6_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790[23]_i_7_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790[3]_i_7_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790[3]_i_8_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790[3]_i_9_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790[7]_i_8_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790[7]_i_9_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[11]_i_10_n_1\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[11]_i_10_n_2\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[11]_i_10_n_3\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[15]_i_10_n_1\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[15]_i_10_n_2\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[15]_i_10_n_3\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[19]_i_10_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[19]_i_10_n_1\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[19]_i_10_n_2\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[19]_i_10_n_3\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[23]_i_8_n_2\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[23]_i_9_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[23]_i_9_n_1\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[23]_i_9_n_2\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[23]_i_9_n_3\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp6_reg_1790_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp_1_reg_137_2 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal tmp_8_fu_103_p2_3 : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal tmp_fu_88_p2_4 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \NLW_tmp6_reg_1790_reg[23]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp6_reg_1790_reg[23]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp6_reg_1790_reg[23]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \a_assign_reg_127[10]_i_1__0\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \a_assign_reg_127[11]_i_1__0\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \a_assign_reg_127[12]_i_1__0\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \a_assign_reg_127[13]_i_1__0\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \a_assign_reg_127[14]_i_1__0\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \a_assign_reg_127[15]_i_1__0\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \a_assign_reg_127[16]_i_1__0\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \a_assign_reg_127[17]_i_1__0\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \a_assign_reg_127[18]_i_1__0\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \a_assign_reg_127[19]_i_1__0\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \a_assign_reg_127[20]_i_1__0\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \a_assign_reg_127[21]_i_1__0\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \a_assign_reg_127[22]_i_1__0\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \a_assign_reg_127[23]_i_1__0\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \a_assign_reg_127[24]_i_1__0\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \a_assign_reg_127[25]_i_1__0\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \a_assign_reg_127[26]_i_1__0\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \a_assign_reg_127[27]_i_1__0\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \a_assign_reg_127[28]_i_1__0\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \a_assign_reg_127[29]_i_1__0\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \a_assign_reg_127[2]_i_1__0\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \a_assign_reg_127[30]_i_1__0\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \a_assign_reg_127[31]_i_1__3\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \a_assign_reg_127[3]_i_1__0\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \a_assign_reg_127[4]_i_1__0\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \a_assign_reg_127[5]_i_1__0\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \a_assign_reg_127[6]_i_1__0\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \a_assign_reg_127[7]_i_1__0\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \a_assign_reg_127[8]_i_1__0\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \a_assign_reg_127[9]_i_1__0\ : label is "soft_lutpair330";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_601/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_601/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_601/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_601/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 ";
begin
\a_assign_reg_127[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(9),
      I1 => Q(10),
      I2 => Q(31),
      O => a_assign_fu_44_p3(10)
    );
\a_assign_reg_127[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(10),
      I1 => Q(11),
      I2 => Q(31),
      O => a_assign_fu_44_p3(11)
    );
\a_assign_reg_127[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(11),
      I1 => Q(12),
      I2 => Q(31),
      O => a_assign_fu_44_p3(12)
    );
\a_assign_reg_127[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(12),
      I1 => Q(13),
      I2 => Q(31),
      O => a_assign_fu_44_p3(13)
    );
\a_assign_reg_127[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(13),
      I1 => Q(14),
      I2 => Q(31),
      O => a_assign_fu_44_p3(14)
    );
\a_assign_reg_127[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(14),
      I1 => Q(15),
      I2 => Q(31),
      O => a_assign_fu_44_p3(15)
    );
\a_assign_reg_127[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(15),
      I1 => Q(16),
      I2 => Q(31),
      O => a_assign_fu_44_p3(16)
    );
\a_assign_reg_127[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(16),
      I1 => Q(17),
      I2 => Q(31),
      O => a_assign_fu_44_p3(17)
    );
\a_assign_reg_127[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(17),
      I1 => Q(18),
      I2 => Q(31),
      O => a_assign_fu_44_p3(18)
    );
\a_assign_reg_127[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(18),
      I1 => Q(19),
      I2 => Q(31),
      O => a_assign_fu_44_p3(19)
    );
\a_assign_reg_127[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(0),
      I1 => Q(1),
      I2 => Q(31),
      O => a_assign_fu_44_p3(1)
    );
\a_assign_reg_127[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(19),
      I1 => Q(20),
      I2 => Q(31),
      O => a_assign_fu_44_p3(20)
    );
\a_assign_reg_127[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(20),
      I1 => Q(21),
      I2 => Q(31),
      O => a_assign_fu_44_p3(21)
    );
\a_assign_reg_127[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(21),
      I1 => Q(22),
      I2 => Q(31),
      O => a_assign_fu_44_p3(22)
    );
\a_assign_reg_127[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(22),
      I1 => Q(23),
      I2 => Q(31),
      O => a_assign_fu_44_p3(23)
    );
\a_assign_reg_127[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(23),
      I1 => Q(24),
      I2 => Q(31),
      O => a_assign_fu_44_p3(24)
    );
\a_assign_reg_127[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(24),
      I1 => Q(25),
      I2 => Q(31),
      O => a_assign_fu_44_p3(25)
    );
\a_assign_reg_127[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(25),
      I1 => Q(26),
      I2 => Q(31),
      O => a_assign_fu_44_p3(26)
    );
\a_assign_reg_127[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(26),
      I1 => Q(27),
      I2 => Q(31),
      O => a_assign_fu_44_p3(27)
    );
\a_assign_reg_127[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(27),
      I1 => Q(28),
      I2 => Q(31),
      O => a_assign_fu_44_p3(28)
    );
\a_assign_reg_127[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(28),
      I1 => Q(29),
      I2 => Q(31),
      O => a_assign_fu_44_p3(29)
    );
\a_assign_reg_127[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(1),
      I1 => Q(2),
      I2 => Q(31),
      O => a_assign_fu_44_p3(2)
    );
\a_assign_reg_127[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(29),
      I1 => Q(30),
      I2 => Q(31),
      O => a_assign_fu_44_p3(30)
    );
\a_assign_reg_127[31]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(31),
      I1 => tmp_3_fu_38_p2(30),
      O => \a_assign_reg_127[31]_i_1__3_n_0\
    );
\a_assign_reg_127[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(2),
      I1 => Q(3),
      I2 => Q(31),
      O => a_assign_fu_44_p3(3)
    );
\a_assign_reg_127[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(3),
      I1 => Q(4),
      I2 => Q(31),
      O => a_assign_fu_44_p3(4)
    );
\a_assign_reg_127[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(4),
      I1 => Q(5),
      I2 => Q(31),
      O => a_assign_fu_44_p3(5)
    );
\a_assign_reg_127[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(5),
      I1 => Q(6),
      I2 => Q(31),
      O => a_assign_fu_44_p3(6)
    );
\a_assign_reg_127[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(6),
      I1 => Q(7),
      I2 => Q(31),
      O => a_assign_fu_44_p3(7)
    );
\a_assign_reg_127[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(7),
      I1 => Q(8),
      I2 => Q(31),
      O => a_assign_fu_44_p3(8)
    );
\a_assign_reg_127[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(8),
      I1 => Q(9),
      I2 => Q(31),
      O => a_assign_fu_44_p3(9)
    );
\a_assign_reg_127_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => Q(0),
      Q => a_assign_reg_127(0),
      R => '0'
    );
\a_assign_reg_127_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(10),
      Q => a_assign_reg_127(10),
      R => '0'
    );
\a_assign_reg_127_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(11),
      Q => a_assign_reg_127(11),
      R => '0'
    );
\a_assign_reg_127_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(12),
      Q => a_assign_reg_127(12),
      R => '0'
    );
\a_assign_reg_127_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(13),
      Q => a_assign_reg_127(13),
      R => '0'
    );
\a_assign_reg_127_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(14),
      Q => a_assign_reg_127(14),
      R => '0'
    );
\a_assign_reg_127_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(15),
      Q => a_assign_reg_127(15),
      R => '0'
    );
\a_assign_reg_127_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(16),
      Q => a_assign_reg_127(16),
      R => '0'
    );
\a_assign_reg_127_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(17),
      Q => a_assign_reg_127(17),
      R => '0'
    );
\a_assign_reg_127_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(18),
      Q => a_assign_reg_127(18),
      R => '0'
    );
\a_assign_reg_127_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(19),
      Q => a_assign_reg_127(19),
      R => '0'
    );
\a_assign_reg_127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(1),
      Q => a_assign_reg_127(1),
      R => '0'
    );
\a_assign_reg_127_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(20),
      Q => a_assign_reg_127(20),
      R => '0'
    );
\a_assign_reg_127_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(21),
      Q => a_assign_reg_127(21),
      R => '0'
    );
\a_assign_reg_127_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(22),
      Q => a_assign_reg_127(22),
      R => '0'
    );
\a_assign_reg_127_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(23),
      Q => a_assign_reg_127(23),
      R => '0'
    );
\a_assign_reg_127_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(24),
      Q => a_assign_reg_127(24),
      R => '0'
    );
\a_assign_reg_127_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(25),
      Q => a_assign_reg_127(25),
      R => '0'
    );
\a_assign_reg_127_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(26),
      Q => a_assign_reg_127(26),
      R => '0'
    );
\a_assign_reg_127_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(27),
      Q => a_assign_reg_127(27),
      R => '0'
    );
\a_assign_reg_127_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(28),
      Q => a_assign_reg_127(28),
      R => '0'
    );
\a_assign_reg_127_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(29),
      Q => a_assign_reg_127(29),
      R => '0'
    );
\a_assign_reg_127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(2),
      Q => a_assign_reg_127(2),
      R => '0'
    );
\a_assign_reg_127_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(30),
      Q => a_assign_reg_127(30),
      R => '0'
    );
\a_assign_reg_127_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \a_assign_reg_127[31]_i_1__3_n_0\,
      Q => a_assign_reg_127(31),
      R => '0'
    );
\a_assign_reg_127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(3),
      Q => a_assign_reg_127(3),
      R => '0'
    );
\a_assign_reg_127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(4),
      Q => a_assign_reg_127(4),
      R => '0'
    );
\a_assign_reg_127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(5),
      Q => a_assign_reg_127(5),
      R => '0'
    );
\a_assign_reg_127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(6),
      Q => a_assign_reg_127(6),
      R => '0'
    );
\a_assign_reg_127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(7),
      Q => a_assign_reg_127(7),
      R => '0'
    );
\a_assign_reg_127_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(8),
      Q => a_assign_reg_127(8),
      R => '0'
    );
\a_assign_reg_127_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(9),
      Q => a_assign_reg_127(9),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => Q(31),
      Q => \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0\
    );
\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => kernel_1(1),
      Q => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0\
    );
\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0\,
      Q => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0\,
      Q => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      R => '0'
    );
\b_assign_reg_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => kernel_1(0),
      Q => b_assign_reg_132(0),
      R => '0'
    );
\b_assign_reg_132_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(9),
      Q => b_assign_reg_132(10),
      R => '0'
    );
\b_assign_reg_132_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(10),
      Q => b_assign_reg_132(11),
      R => '0'
    );
\b_assign_reg_132_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(11),
      Q => b_assign_reg_132(12),
      R => '0'
    );
\b_assign_reg_132_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(12),
      Q => b_assign_reg_132(13),
      R => '0'
    );
\b_assign_reg_132_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(13),
      Q => b_assign_reg_132(14),
      R => '0'
    );
\b_assign_reg_132_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(14),
      Q => b_assign_reg_132(15),
      R => '0'
    );
\b_assign_reg_132_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(15),
      Q => b_assign_reg_132(16),
      R => '0'
    );
\b_assign_reg_132_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(16),
      Q => b_assign_reg_132(17),
      R => '0'
    );
\b_assign_reg_132_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(17),
      Q => b_assign_reg_132(18),
      R => '0'
    );
\b_assign_reg_132_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(18),
      Q => b_assign_reg_132(19),
      R => '0'
    );
\b_assign_reg_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(0),
      Q => b_assign_reg_132(1),
      R => '0'
    );
\b_assign_reg_132_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(19),
      Q => b_assign_reg_132(20),
      R => '0'
    );
\b_assign_reg_132_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(20),
      Q => b_assign_reg_132(21),
      R => '0'
    );
\b_assign_reg_132_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(21),
      Q => b_assign_reg_132(22),
      R => '0'
    );
\b_assign_reg_132_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(22),
      Q => b_assign_reg_132(23),
      R => '0'
    );
\b_assign_reg_132_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(23),
      Q => b_assign_reg_132(24),
      R => '0'
    );
\b_assign_reg_132_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(24),
      Q => b_assign_reg_132(25),
      R => '0'
    );
\b_assign_reg_132_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(25),
      Q => b_assign_reg_132(26),
      R => '0'
    );
\b_assign_reg_132_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(26),
      Q => b_assign_reg_132(27),
      R => '0'
    );
\b_assign_reg_132_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(27),
      Q => b_assign_reg_132(28),
      R => '0'
    );
\b_assign_reg_132_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(28),
      Q => b_assign_reg_132(29),
      R => '0'
    );
\b_assign_reg_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(1),
      Q => b_assign_reg_132(2),
      R => '0'
    );
\b_assign_reg_132_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(29),
      Q => b_assign_reg_132(30),
      R => '0'
    );
\b_assign_reg_132_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(30),
      Q => b_assign_reg_132(31),
      R => '0'
    );
\b_assign_reg_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(2),
      Q => b_assign_reg_132(3),
      R => '0'
    );
\b_assign_reg_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(3),
      Q => b_assign_reg_132(4),
      R => '0'
    );
\b_assign_reg_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(4),
      Q => b_assign_reg_132(5),
      R => '0'
    );
\b_assign_reg_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(5),
      Q => b_assign_reg_132(6),
      R => '0'
    );
\b_assign_reg_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(6),
      Q => b_assign_reg_132(7),
      R => '0'
    );
\b_assign_reg_132_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(7),
      Q => b_assign_reg_132(8),
      R => '0'
    );
\b_assign_reg_132_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(8),
      Q => b_assign_reg_132(9),
      R => '0'
    );
cnn_conv_d4x4_k3xbkb_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_21
     port map (
      Q(31 downto 0) => a_assign_reg_127(31 downto 0),
      ap_clk => ap_clk,
      \b_assign_reg_132_reg[31]\(31 downto 0) => b_assign_reg_132(31 downto 0),
      p_57_in => p_57_in,
      \tmp_1_reg_137_reg[0]\ => cnn_conv_d4x4_k3xbkb_U0_n_6,
      \tmp_1_reg_137_reg[1]\ => cnn_conv_d4x4_k3xbkb_U0_n_5,
      \tmp_1_reg_137_reg[21]\(14) => cnn_conv_d4x4_k3xbkb_U0_n_7,
      \tmp_1_reg_137_reg[21]\(13) => cnn_conv_d4x4_k3xbkb_U0_n_8,
      \tmp_1_reg_137_reg[21]\(12) => cnn_conv_d4x4_k3xbkb_U0_n_9,
      \tmp_1_reg_137_reg[21]\(11) => cnn_conv_d4x4_k3xbkb_U0_n_10,
      \tmp_1_reg_137_reg[21]\(10) => cnn_conv_d4x4_k3xbkb_U0_n_11,
      \tmp_1_reg_137_reg[21]\(9) => cnn_conv_d4x4_k3xbkb_U0_n_12,
      \tmp_1_reg_137_reg[21]\(8) => cnn_conv_d4x4_k3xbkb_U0_n_13,
      \tmp_1_reg_137_reg[21]\(7) => cnn_conv_d4x4_k3xbkb_U0_n_14,
      \tmp_1_reg_137_reg[21]\(6) => cnn_conv_d4x4_k3xbkb_U0_n_15,
      \tmp_1_reg_137_reg[21]\(5) => cnn_conv_d4x4_k3xbkb_U0_n_16,
      \tmp_1_reg_137_reg[21]\(4) => cnn_conv_d4x4_k3xbkb_U0_n_17,
      \tmp_1_reg_137_reg[21]\(3) => cnn_conv_d4x4_k3xbkb_U0_n_18,
      \tmp_1_reg_137_reg[21]\(2) => cnn_conv_d4x4_k3xbkb_U0_n_19,
      \tmp_1_reg_137_reg[21]\(1) => cnn_conv_d4x4_k3xbkb_U0_n_20,
      \tmp_1_reg_137_reg[21]\(0) => cnn_conv_d4x4_k3xbkb_U0_n_21,
      \tmp_1_reg_137_reg[2]\ => cnn_conv_d4x4_k3xbkb_U0_n_4,
      \tmp_1_reg_137_reg[3]\ => cnn_conv_d4x4_k3xbkb_U0_n_3,
      \tmp_1_reg_137_reg[4]\ => cnn_conv_d4x4_k3xbkb_U0_n_2,
      \tmp_1_reg_137_reg[5]\ => cnn_conv_d4x4_k3xbkb_U0_n_1,
      \tmp_1_reg_137_reg[6]\ => cnn_conv_d4x4_k3xbkb_U0_n_0
    );
\tmp6_reg_1790[11]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(8),
      O => p_0_in(8)
    );
\tmp6_reg_1790[11]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(7),
      O => p_0_in(7)
    );
\tmp6_reg_1790[11]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(6),
      O => p_0_in(6)
    );
\tmp6_reg_1790[11]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(5),
      O => p_0_in(5)
    );
\tmp6_reg_1790[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(11),
      I1 => tmp_1_reg_137_2(11),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_601_ap_return(11)
    );
\tmp6_reg_1790[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(10),
      I1 => tmp_1_reg_137_2(10),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_601_ap_return(10)
    );
\tmp6_reg_1790[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(9),
      I1 => tmp_1_reg_137_2(9),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_601_ap_return(9)
    );
\tmp6_reg_1790[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(8),
      I1 => tmp_1_reg_137_2(8),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_601_ap_return(8)
    );
\tmp6_reg_1790[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(11),
      I2 => tmp_8_fu_103_p2_3(11),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(11),
      I5 => tmp_8_fu_103_p2(10),
      O => \tmp6_reg_1790[11]_i_6_n_0\
    );
\tmp6_reg_1790[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(10),
      I2 => tmp_8_fu_103_p2_3(10),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(10),
      I5 => tmp_8_fu_103_p2(9),
      O => \tmp6_reg_1790[11]_i_7_n_0\
    );
\tmp6_reg_1790[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(9),
      I2 => tmp_8_fu_103_p2_3(9),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(9),
      I5 => tmp_8_fu_103_p2(8),
      O => \tmp6_reg_1790[11]_i_8_n_0\
    );
\tmp6_reg_1790[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(8),
      I2 => tmp_8_fu_103_p2_3(8),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(8),
      I5 => tmp_8_fu_103_p2(7),
      O => \tmp6_reg_1790[11]_i_9_n_0\
    );
\tmp6_reg_1790[15]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(12),
      O => p_0_in(12)
    );
\tmp6_reg_1790[15]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(11),
      O => p_0_in(11)
    );
\tmp6_reg_1790[15]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(10),
      O => p_0_in(10)
    );
\tmp6_reg_1790[15]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(9),
      O => p_0_in(9)
    );
\tmp6_reg_1790[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(15),
      I1 => tmp_1_reg_137_2(15),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_601_ap_return(15)
    );
\tmp6_reg_1790[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(14),
      I1 => tmp_1_reg_137_2(14),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_601_ap_return(14)
    );
\tmp6_reg_1790[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(13),
      I1 => tmp_1_reg_137_2(13),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_601_ap_return(13)
    );
\tmp6_reg_1790[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(12),
      I1 => tmp_1_reg_137_2(12),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_601_ap_return(12)
    );
\tmp6_reg_1790[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(15),
      I2 => tmp_8_fu_103_p2_3(15),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(15),
      I5 => tmp_8_fu_103_p2(14),
      O => \tmp6_reg_1790[15]_i_6_n_0\
    );
\tmp6_reg_1790[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(14),
      I2 => tmp_8_fu_103_p2_3(14),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(14),
      I5 => tmp_8_fu_103_p2(13),
      O => \tmp6_reg_1790[15]_i_7_n_0\
    );
\tmp6_reg_1790[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(13),
      I2 => tmp_8_fu_103_p2_3(13),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(13),
      I5 => tmp_8_fu_103_p2(12),
      O => \tmp6_reg_1790[15]_i_8_n_0\
    );
\tmp6_reg_1790[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(12),
      I2 => tmp_8_fu_103_p2_3(12),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(12),
      I5 => tmp_8_fu_103_p2(11),
      O => \tmp6_reg_1790[15]_i_9_n_0\
    );
\tmp6_reg_1790[19]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(16),
      O => p_0_in(16)
    );
\tmp6_reg_1790[19]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(15),
      O => p_0_in(15)
    );
\tmp6_reg_1790[19]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(14),
      O => p_0_in(14)
    );
\tmp6_reg_1790[19]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(13),
      O => p_0_in(13)
    );
\tmp6_reg_1790[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(19),
      I1 => tmp_1_reg_137_2(19),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_601_ap_return(19)
    );
\tmp6_reg_1790[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(18),
      I1 => tmp_1_reg_137_2(18),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_601_ap_return(18)
    );
\tmp6_reg_1790[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(17),
      I1 => tmp_1_reg_137_2(17),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_601_ap_return(17)
    );
\tmp6_reg_1790[19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(16),
      I1 => tmp_1_reg_137_2(16),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_601_ap_return(16)
    );
\tmp6_reg_1790[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(19),
      I2 => tmp_8_fu_103_p2_3(19),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(19),
      I5 => tmp_8_fu_103_p2(18),
      O => \tmp6_reg_1790[19]_i_6_n_0\
    );
\tmp6_reg_1790[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(18),
      I2 => tmp_8_fu_103_p2_3(18),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(18),
      I5 => tmp_8_fu_103_p2(17),
      O => \tmp6_reg_1790[19]_i_7_n_0\
    );
\tmp6_reg_1790[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(17),
      I2 => tmp_8_fu_103_p2_3(17),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(17),
      I5 => tmp_8_fu_103_p2(16),
      O => \tmp6_reg_1790[19]_i_8_n_0\
    );
\tmp6_reg_1790[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(16),
      I2 => tmp_8_fu_103_p2_3(16),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(16),
      I5 => tmp_8_fu_103_p2(15),
      O => \tmp6_reg_1790[19]_i_9_n_0\
    );
\tmp6_reg_1790[23]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I1 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => tmp_fu_88_p2_4(31)
    );
\tmp6_reg_1790[23]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(21),
      O => p_0_in(21)
    );
\tmp6_reg_1790[23]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(20),
      O => p_0_in(20)
    );
\tmp6_reg_1790[23]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(19),
      O => p_0_in(19)
    );
\tmp6_reg_1790[23]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(18),
      O => p_0_in(18)
    );
\tmp6_reg_1790[23]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(17),
      O => p_0_in(17)
    );
\tmp6_reg_1790[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => \tmp6_reg_1790_reg[23]_i_8_n_2\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I2 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => \tmp6_reg_1790[23]_i_2_n_0\
    );
\tmp6_reg_1790[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(21),
      I1 => tmp_1_reg_137_2(21),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_601_ap_return(21)
    );
\tmp6_reg_1790[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(20),
      I1 => tmp_1_reg_137_2(20),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_601_ap_return(20)
    );
\tmp6_reg_1790[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"141414EB14EB1414"
    )
        port map (
      I0 => \tmp6_reg_1790_reg[23]_i_8_n_2\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I2 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      I3 => CO(0),
      I4 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(0),
      I5 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      O => \tmp6_reg_1790[23]_i_5_n_0\
    );
\tmp6_reg_1790[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(21),
      I2 => tmp_8_fu_103_p2_3(21),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(21),
      I5 => tmp_8_fu_103_p2(20),
      O => \tmp6_reg_1790[23]_i_6_n_0\
    );
\tmp6_reg_1790[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(20),
      I2 => tmp_8_fu_103_p2_3(20),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(20),
      I5 => tmp_8_fu_103_p2(19),
      O => \tmp6_reg_1790[23]_i_7_n_0\
    );
\tmp6_reg_1790[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(3),
      I1 => tmp_1_reg_137_2(3),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_601_ap_return(3)
    );
\tmp6_reg_1790[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(2),
      I1 => tmp_1_reg_137_2(2),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_601_ap_return(2)
    );
\tmp6_reg_1790[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(1),
      I1 => tmp_1_reg_137_2(1),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_601_ap_return(1)
    );
\tmp6_reg_1790[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_1_reg_137_2(0),
      O => grp_fixed_point_mul_fu_601_ap_return(0)
    );
\tmp6_reg_1790[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(3),
      I2 => tmp_8_fu_103_p2_3(3),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(3),
      I5 => tmp_8_fu_103_p2(2),
      O => \tmp6_reg_1790[3]_i_6_n_0\
    );
\tmp6_reg_1790[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(2),
      I2 => tmp_8_fu_103_p2_3(2),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(2),
      I5 => tmp_8_fu_103_p2(1),
      O => \tmp6_reg_1790[3]_i_7_n_0\
    );
\tmp6_reg_1790[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(1),
      I2 => tmp_8_fu_103_p2_3(1),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(1),
      I5 => tmp_8_fu_103_p2(0),
      O => \tmp6_reg_1790[3]_i_8_n_0\
    );
\tmp6_reg_1790[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_137_2(0),
      I1 => tmp_1_reg_137(0),
      O => \tmp6_reg_1790[3]_i_9_n_0\
    );
\tmp6_reg_1790[7]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(0),
      O => p_0_in(0)
    );
\tmp6_reg_1790[7]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(4),
      O => p_0_in(4)
    );
\tmp6_reg_1790[7]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(3),
      O => p_0_in(3)
    );
\tmp6_reg_1790[7]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(2),
      O => p_0_in(2)
    );
\tmp6_reg_1790[7]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(1),
      O => p_0_in(1)
    );
\tmp6_reg_1790[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(7),
      I1 => tmp_1_reg_137_2(7),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_601_ap_return(7)
    );
\tmp6_reg_1790[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(6),
      I1 => tmp_1_reg_137_2(6),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_601_ap_return(6)
    );
\tmp6_reg_1790[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(5),
      I1 => tmp_1_reg_137_2(5),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_601_ap_return(5)
    );
\tmp6_reg_1790[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(4),
      I1 => tmp_1_reg_137_2(4),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_601_ap_return(4)
    );
\tmp6_reg_1790[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(7),
      I2 => tmp_8_fu_103_p2_3(7),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(7),
      I5 => tmp_8_fu_103_p2(6),
      O => \tmp6_reg_1790[7]_i_6_n_0\
    );
\tmp6_reg_1790[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(6),
      I2 => tmp_8_fu_103_p2_3(6),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(6),
      I5 => tmp_8_fu_103_p2(5),
      O => \tmp6_reg_1790[7]_i_7_n_0\
    );
\tmp6_reg_1790[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(5),
      I2 => tmp_8_fu_103_p2_3(5),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(5),
      I5 => tmp_8_fu_103_p2(4),
      O => \tmp6_reg_1790[7]_i_8_n_0\
    );
\tmp6_reg_1790[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(4),
      I2 => tmp_8_fu_103_p2_3(4),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(4),
      I5 => tmp_8_fu_103_p2(3),
      O => \tmp6_reg_1790[7]_i_9_n_0\
    );
\tmp6_reg_1790_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp6_reg_1790_reg[7]_i_1_n_0\,
      CO(3) => \tmp6_reg_1790_reg[11]_i_1_n_0\,
      CO(2) => \tmp6_reg_1790_reg[11]_i_1_n_1\,
      CO(1) => \tmp6_reg_1790_reg[11]_i_1_n_2\,
      CO(0) => \tmp6_reg_1790_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => grp_fixed_point_mul_fu_601_ap_return(11 downto 8),
      O(3 downto 0) => tmp6_fu_1417_p2(11 downto 8),
      S(3) => \tmp6_reg_1790[11]_i_6_n_0\,
      S(2) => \tmp6_reg_1790[11]_i_7_n_0\,
      S(1) => \tmp6_reg_1790[11]_i_8_n_0\,
      S(0) => \tmp6_reg_1790[11]_i_9_n_0\
    );
\tmp6_reg_1790_reg[11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp6_reg_1790_reg[7]_i_10_n_0\,
      CO(3) => \tmp6_reg_1790_reg[11]_i_10_n_0\,
      CO(2) => \tmp6_reg_1790_reg[11]_i_10_n_1\,
      CO(1) => \tmp6_reg_1790_reg[11]_i_10_n_2\,
      CO(0) => \tmp6_reg_1790_reg[11]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2_3(8 downto 5),
      S(3 downto 0) => p_0_in(8 downto 5)
    );
\tmp6_reg_1790_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp6_reg_1790_reg[11]_i_1_n_0\,
      CO(3) => \tmp6_reg_1790_reg[15]_i_1_n_0\,
      CO(2) => \tmp6_reg_1790_reg[15]_i_1_n_1\,
      CO(1) => \tmp6_reg_1790_reg[15]_i_1_n_2\,
      CO(0) => \tmp6_reg_1790_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => grp_fixed_point_mul_fu_601_ap_return(15 downto 12),
      O(3 downto 0) => tmp6_fu_1417_p2(15 downto 12),
      S(3) => \tmp6_reg_1790[15]_i_6_n_0\,
      S(2) => \tmp6_reg_1790[15]_i_7_n_0\,
      S(1) => \tmp6_reg_1790[15]_i_8_n_0\,
      S(0) => \tmp6_reg_1790[15]_i_9_n_0\
    );
\tmp6_reg_1790_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp6_reg_1790_reg[11]_i_10_n_0\,
      CO(3) => \tmp6_reg_1790_reg[15]_i_10_n_0\,
      CO(2) => \tmp6_reg_1790_reg[15]_i_10_n_1\,
      CO(1) => \tmp6_reg_1790_reg[15]_i_10_n_2\,
      CO(0) => \tmp6_reg_1790_reg[15]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2_3(12 downto 9),
      S(3 downto 0) => p_0_in(12 downto 9)
    );
\tmp6_reg_1790_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp6_reg_1790_reg[15]_i_1_n_0\,
      CO(3) => \tmp6_reg_1790_reg[19]_i_1_n_0\,
      CO(2) => \tmp6_reg_1790_reg[19]_i_1_n_1\,
      CO(1) => \tmp6_reg_1790_reg[19]_i_1_n_2\,
      CO(0) => \tmp6_reg_1790_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => grp_fixed_point_mul_fu_601_ap_return(19 downto 16),
      O(3 downto 0) => tmp6_fu_1417_p2(19 downto 16),
      S(3) => \tmp6_reg_1790[19]_i_6_n_0\,
      S(2) => \tmp6_reg_1790[19]_i_7_n_0\,
      S(1) => \tmp6_reg_1790[19]_i_8_n_0\,
      S(0) => \tmp6_reg_1790[19]_i_9_n_0\
    );
\tmp6_reg_1790_reg[19]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp6_reg_1790_reg[15]_i_10_n_0\,
      CO(3) => \tmp6_reg_1790_reg[19]_i_10_n_0\,
      CO(2) => \tmp6_reg_1790_reg[19]_i_10_n_1\,
      CO(1) => \tmp6_reg_1790_reg[19]_i_10_n_2\,
      CO(0) => \tmp6_reg_1790_reg[19]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2_3(16 downto 13),
      S(3 downto 0) => p_0_in(16 downto 13)
    );
\tmp6_reg_1790_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp6_reg_1790_reg[19]_i_1_n_0\,
      CO(3) => \NLW_tmp6_reg_1790_reg[23]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp6_reg_1790_reg[23]_i_1_n_1\,
      CO(1) => \tmp6_reg_1790_reg[23]_i_1_n_2\,
      CO(0) => \tmp6_reg_1790_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp6_reg_1790[23]_i_2_n_0\,
      DI(1 downto 0) => grp_fixed_point_mul_fu_601_ap_return(21 downto 20),
      O(3 downto 0) => tmp6_fu_1417_p2(23 downto 20),
      S(3) => '1',
      S(2) => \tmp6_reg_1790[23]_i_5_n_0\,
      S(1) => \tmp6_reg_1790[23]_i_6_n_0\,
      S(0) => \tmp6_reg_1790[23]_i_7_n_0\
    );
\tmp6_reg_1790_reg[23]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp6_reg_1790_reg[23]_i_9_n_0\,
      CO(3 downto 2) => \NLW_tmp6_reg_1790_reg[23]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp6_reg_1790_reg[23]_i_8_n_2\,
      CO(0) => \NLW_tmp6_reg_1790_reg[23]_i_8_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp6_reg_1790_reg[23]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_8_fu_103_p2_3(21),
      S(3 downto 1) => B"001",
      S(0) => p_0_in(21)
    );
\tmp6_reg_1790_reg[23]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp6_reg_1790_reg[19]_i_10_n_0\,
      CO(3) => \tmp6_reg_1790_reg[23]_i_9_n_0\,
      CO(2) => \tmp6_reg_1790_reg[23]_i_9_n_1\,
      CO(1) => \tmp6_reg_1790_reg[23]_i_9_n_2\,
      CO(0) => \tmp6_reg_1790_reg[23]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2_3(20 downto 17),
      S(3 downto 0) => p_0_in(20 downto 17)
    );
\tmp6_reg_1790_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp6_reg_1790_reg[3]_i_1_n_0\,
      CO(2) => \tmp6_reg_1790_reg[3]_i_1_n_1\,
      CO(1) => \tmp6_reg_1790_reg[3]_i_1_n_2\,
      CO(0) => \tmp6_reg_1790_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => grp_fixed_point_mul_fu_601_ap_return(3 downto 0),
      O(3 downto 0) => tmp6_fu_1417_p2(3 downto 0),
      S(3) => \tmp6_reg_1790[3]_i_6_n_0\,
      S(2) => \tmp6_reg_1790[3]_i_7_n_0\,
      S(1) => \tmp6_reg_1790[3]_i_8_n_0\,
      S(0) => \tmp6_reg_1790[3]_i_9_n_0\
    );
\tmp6_reg_1790_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp6_reg_1790_reg[3]_i_1_n_0\,
      CO(3) => \tmp6_reg_1790_reg[7]_i_1_n_0\,
      CO(2) => \tmp6_reg_1790_reg[7]_i_1_n_1\,
      CO(1) => \tmp6_reg_1790_reg[7]_i_1_n_2\,
      CO(0) => \tmp6_reg_1790_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => grp_fixed_point_mul_fu_601_ap_return(7 downto 4),
      O(3 downto 0) => tmp6_fu_1417_p2(7 downto 4),
      S(3) => \tmp6_reg_1790[7]_i_6_n_0\,
      S(2) => \tmp6_reg_1790[7]_i_7_n_0\,
      S(1) => \tmp6_reg_1790[7]_i_8_n_0\,
      S(0) => \tmp6_reg_1790[7]_i_9_n_0\
    );
\tmp6_reg_1790_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp6_reg_1790_reg[7]_i_10_n_0\,
      CO(2) => \tmp6_reg_1790_reg[7]_i_10_n_1\,
      CO(1) => \tmp6_reg_1790_reg[7]_i_10_n_2\,
      CO(0) => \tmp6_reg_1790_reg[7]_i_10_n_3\,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2_3(4 downto 1),
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\tmp_1_reg_137_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_6,
      Q => tmp_1_reg_137_2(0),
      R => '0'
    );
\tmp_1_reg_137_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_18,
      Q => tmp_1_reg_137_2(10),
      R => '0'
    );
\tmp_1_reg_137_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_17,
      Q => tmp_1_reg_137_2(11),
      R => '0'
    );
\tmp_1_reg_137_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_16,
      Q => tmp_1_reg_137_2(12),
      R => '0'
    );
\tmp_1_reg_137_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_15,
      Q => tmp_1_reg_137_2(13),
      R => '0'
    );
\tmp_1_reg_137_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_14,
      Q => tmp_1_reg_137_2(14),
      R => '0'
    );
\tmp_1_reg_137_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_13,
      Q => tmp_1_reg_137_2(15),
      R => '0'
    );
\tmp_1_reg_137_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_12,
      Q => tmp_1_reg_137_2(16),
      R => '0'
    );
\tmp_1_reg_137_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_11,
      Q => tmp_1_reg_137_2(17),
      R => '0'
    );
\tmp_1_reg_137_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_10,
      Q => tmp_1_reg_137_2(18),
      R => '0'
    );
\tmp_1_reg_137_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_9,
      Q => tmp_1_reg_137_2(19),
      R => '0'
    );
\tmp_1_reg_137_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_5,
      Q => tmp_1_reg_137_2(1),
      R => '0'
    );
\tmp_1_reg_137_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_8,
      Q => tmp_1_reg_137_2(20),
      R => '0'
    );
\tmp_1_reg_137_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_7,
      Q => tmp_1_reg_137_2(21),
      R => '0'
    );
\tmp_1_reg_137_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_4,
      Q => tmp_1_reg_137_2(2),
      R => '0'
    );
\tmp_1_reg_137_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_3,
      Q => tmp_1_reg_137_2(3),
      R => '0'
    );
\tmp_1_reg_137_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_2,
      Q => tmp_1_reg_137_2(4),
      R => '0'
    );
\tmp_1_reg_137_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_1,
      Q => tmp_1_reg_137_2(5),
      R => '0'
    );
\tmp_1_reg_137_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_0,
      Q => tmp_1_reg_137_2(6),
      R => '0'
    );
\tmp_1_reg_137_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_21,
      Q => tmp_1_reg_137_2(7),
      R => '0'
    );
\tmp_1_reg_137_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_20,
      Q => tmp_1_reg_137_2(8),
      R => '0'
    );
\tmp_1_reg_137_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_19,
      Q => tmp_1_reg_137_2(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_2 is
  port (
    ap_pipeline_reg_pp0_iter6_a_read_reg_122 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_pipeline_reg_pp0_iter6_b_read_reg_117 : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_1_reg_137 : out STD_LOGIC_VECTOR ( 21 downto 0 );
    tmp_8_fu_103_p2 : out STD_LOGIC_VECTOR ( 20 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_fu_88_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_57_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    kernel_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_3_fu_38_p2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    D : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_2 : entity is "fixed_point_mul";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_2 is
  signal a_assign_fu_44_p3 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal a_assign_reg_127 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \a_assign_reg_127[31]_i_1__4_n_0\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0\ : STD_LOGIC;
  signal \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal b_assign_reg_132 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cnn_conv_d4x4_k3xbkb_U0_n_0 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_1 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_10 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_11 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_12 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_13 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_14 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_15 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_16 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_17 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_18 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_19 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_2 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_20 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_21 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_3 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_4 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_5 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_6 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_7 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_8 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_9 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \tmp8_reg_1795_reg[11]_i_25_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[11]_i_25_n_1\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[11]_i_25_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[11]_i_25_n_3\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[15]_i_25_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[15]_i_25_n_1\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[15]_i_25_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[15]_i_25_n_3\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_32_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_32_n_1\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_32_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_32_n_3\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_39_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_39_n_1\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_39_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_39_n_3\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[7]_i_26_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[7]_i_26_n_1\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[7]_i_26_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[7]_i_26_n_3\ : STD_LOGIC;
  signal \^tmp_1_reg_137\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \NLW_tmp8_reg_1795_reg[23]_i_29_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp8_reg_1795_reg[23]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \a_assign_reg_127[10]_i_1__1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \a_assign_reg_127[11]_i_1__1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \a_assign_reg_127[12]_i_1__1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \a_assign_reg_127[13]_i_1__1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \a_assign_reg_127[14]_i_1__1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \a_assign_reg_127[15]_i_1__1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \a_assign_reg_127[16]_i_1__1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \a_assign_reg_127[17]_i_1__1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \a_assign_reg_127[18]_i_1__1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \a_assign_reg_127[19]_i_1__1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \a_assign_reg_127[20]_i_1__1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \a_assign_reg_127[21]_i_1__1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \a_assign_reg_127[22]_i_1__1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \a_assign_reg_127[23]_i_1__1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \a_assign_reg_127[24]_i_1__1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \a_assign_reg_127[25]_i_1__1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \a_assign_reg_127[26]_i_1__1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \a_assign_reg_127[27]_i_1__1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \a_assign_reg_127[28]_i_1__1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \a_assign_reg_127[29]_i_1__1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \a_assign_reg_127[2]_i_1__1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \a_assign_reg_127[30]_i_1__1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \a_assign_reg_127[31]_i_1__4\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \a_assign_reg_127[3]_i_1__1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \a_assign_reg_127[4]_i_1__1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \a_assign_reg_127[5]_i_1__1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \a_assign_reg_127[6]_i_1__1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \a_assign_reg_127[7]_i_1__1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \a_assign_reg_127[8]_i_1__1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \a_assign_reg_127[9]_i_1__1\ : label is "soft_lutpair346";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_608/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_608/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_608/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_608/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 ";
begin
  ap_pipeline_reg_pp0_iter6_a_read_reg_122(0) <= \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0);
  ap_pipeline_reg_pp0_iter6_b_read_reg_117(0) <= \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0);
  tmp_1_reg_137(21 downto 0) <= \^tmp_1_reg_137\(21 downto 0);
\a_assign_reg_127[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(9),
      I1 => Q(10),
      I2 => Q(31),
      O => a_assign_fu_44_p3(10)
    );
\a_assign_reg_127[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(10),
      I1 => Q(11),
      I2 => Q(31),
      O => a_assign_fu_44_p3(11)
    );
\a_assign_reg_127[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(11),
      I1 => Q(12),
      I2 => Q(31),
      O => a_assign_fu_44_p3(12)
    );
\a_assign_reg_127[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(12),
      I1 => Q(13),
      I2 => Q(31),
      O => a_assign_fu_44_p3(13)
    );
\a_assign_reg_127[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(13),
      I1 => Q(14),
      I2 => Q(31),
      O => a_assign_fu_44_p3(14)
    );
\a_assign_reg_127[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(14),
      I1 => Q(15),
      I2 => Q(31),
      O => a_assign_fu_44_p3(15)
    );
\a_assign_reg_127[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(15),
      I1 => Q(16),
      I2 => Q(31),
      O => a_assign_fu_44_p3(16)
    );
\a_assign_reg_127[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(16),
      I1 => Q(17),
      I2 => Q(31),
      O => a_assign_fu_44_p3(17)
    );
\a_assign_reg_127[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(17),
      I1 => Q(18),
      I2 => Q(31),
      O => a_assign_fu_44_p3(18)
    );
\a_assign_reg_127[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(18),
      I1 => Q(19),
      I2 => Q(31),
      O => a_assign_fu_44_p3(19)
    );
\a_assign_reg_127[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(0),
      I1 => Q(1),
      I2 => Q(31),
      O => a_assign_fu_44_p3(1)
    );
\a_assign_reg_127[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(19),
      I1 => Q(20),
      I2 => Q(31),
      O => a_assign_fu_44_p3(20)
    );
\a_assign_reg_127[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(20),
      I1 => Q(21),
      I2 => Q(31),
      O => a_assign_fu_44_p3(21)
    );
\a_assign_reg_127[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(21),
      I1 => Q(22),
      I2 => Q(31),
      O => a_assign_fu_44_p3(22)
    );
\a_assign_reg_127[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(22),
      I1 => Q(23),
      I2 => Q(31),
      O => a_assign_fu_44_p3(23)
    );
\a_assign_reg_127[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(23),
      I1 => Q(24),
      I2 => Q(31),
      O => a_assign_fu_44_p3(24)
    );
\a_assign_reg_127[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(24),
      I1 => Q(25),
      I2 => Q(31),
      O => a_assign_fu_44_p3(25)
    );
\a_assign_reg_127[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(25),
      I1 => Q(26),
      I2 => Q(31),
      O => a_assign_fu_44_p3(26)
    );
\a_assign_reg_127[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(26),
      I1 => Q(27),
      I2 => Q(31),
      O => a_assign_fu_44_p3(27)
    );
\a_assign_reg_127[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(27),
      I1 => Q(28),
      I2 => Q(31),
      O => a_assign_fu_44_p3(28)
    );
\a_assign_reg_127[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(28),
      I1 => Q(29),
      I2 => Q(31),
      O => a_assign_fu_44_p3(29)
    );
\a_assign_reg_127[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(1),
      I1 => Q(2),
      I2 => Q(31),
      O => a_assign_fu_44_p3(2)
    );
\a_assign_reg_127[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(29),
      I1 => Q(30),
      I2 => Q(31),
      O => a_assign_fu_44_p3(30)
    );
\a_assign_reg_127[31]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(31),
      I1 => tmp_3_fu_38_p2(30),
      O => \a_assign_reg_127[31]_i_1__4_n_0\
    );
\a_assign_reg_127[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(2),
      I1 => Q(3),
      I2 => Q(31),
      O => a_assign_fu_44_p3(3)
    );
\a_assign_reg_127[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(3),
      I1 => Q(4),
      I2 => Q(31),
      O => a_assign_fu_44_p3(4)
    );
\a_assign_reg_127[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(4),
      I1 => Q(5),
      I2 => Q(31),
      O => a_assign_fu_44_p3(5)
    );
\a_assign_reg_127[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(5),
      I1 => Q(6),
      I2 => Q(31),
      O => a_assign_fu_44_p3(6)
    );
\a_assign_reg_127[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(6),
      I1 => Q(7),
      I2 => Q(31),
      O => a_assign_fu_44_p3(7)
    );
\a_assign_reg_127[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(7),
      I1 => Q(8),
      I2 => Q(31),
      O => a_assign_fu_44_p3(8)
    );
\a_assign_reg_127[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(8),
      I1 => Q(9),
      I2 => Q(31),
      O => a_assign_fu_44_p3(9)
    );
\a_assign_reg_127_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => Q(0),
      Q => a_assign_reg_127(0),
      R => '0'
    );
\a_assign_reg_127_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(10),
      Q => a_assign_reg_127(10),
      R => '0'
    );
\a_assign_reg_127_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(11),
      Q => a_assign_reg_127(11),
      R => '0'
    );
\a_assign_reg_127_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(12),
      Q => a_assign_reg_127(12),
      R => '0'
    );
\a_assign_reg_127_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(13),
      Q => a_assign_reg_127(13),
      R => '0'
    );
\a_assign_reg_127_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(14),
      Q => a_assign_reg_127(14),
      R => '0'
    );
\a_assign_reg_127_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(15),
      Q => a_assign_reg_127(15),
      R => '0'
    );
\a_assign_reg_127_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(16),
      Q => a_assign_reg_127(16),
      R => '0'
    );
\a_assign_reg_127_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(17),
      Q => a_assign_reg_127(17),
      R => '0'
    );
\a_assign_reg_127_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(18),
      Q => a_assign_reg_127(18),
      R => '0'
    );
\a_assign_reg_127_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(19),
      Q => a_assign_reg_127(19),
      R => '0'
    );
\a_assign_reg_127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(1),
      Q => a_assign_reg_127(1),
      R => '0'
    );
\a_assign_reg_127_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(20),
      Q => a_assign_reg_127(20),
      R => '0'
    );
\a_assign_reg_127_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(21),
      Q => a_assign_reg_127(21),
      R => '0'
    );
\a_assign_reg_127_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(22),
      Q => a_assign_reg_127(22),
      R => '0'
    );
\a_assign_reg_127_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(23),
      Q => a_assign_reg_127(23),
      R => '0'
    );
\a_assign_reg_127_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(24),
      Q => a_assign_reg_127(24),
      R => '0'
    );
\a_assign_reg_127_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(25),
      Q => a_assign_reg_127(25),
      R => '0'
    );
\a_assign_reg_127_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(26),
      Q => a_assign_reg_127(26),
      R => '0'
    );
\a_assign_reg_127_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(27),
      Q => a_assign_reg_127(27),
      R => '0'
    );
\a_assign_reg_127_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(28),
      Q => a_assign_reg_127(28),
      R => '0'
    );
\a_assign_reg_127_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(29),
      Q => a_assign_reg_127(29),
      R => '0'
    );
\a_assign_reg_127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(2),
      Q => a_assign_reg_127(2),
      R => '0'
    );
\a_assign_reg_127_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(30),
      Q => a_assign_reg_127(30),
      R => '0'
    );
\a_assign_reg_127_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \a_assign_reg_127[31]_i_1__4_n_0\,
      Q => a_assign_reg_127(31),
      R => '0'
    );
\a_assign_reg_127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(3),
      Q => a_assign_reg_127(3),
      R => '0'
    );
\a_assign_reg_127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(4),
      Q => a_assign_reg_127(4),
      R => '0'
    );
\a_assign_reg_127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(5),
      Q => a_assign_reg_127(5),
      R => '0'
    );
\a_assign_reg_127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(6),
      Q => a_assign_reg_127(6),
      R => '0'
    );
\a_assign_reg_127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(7),
      Q => a_assign_reg_127(7),
      R => '0'
    );
\a_assign_reg_127_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(8),
      Q => a_assign_reg_127(8),
      R => '0'
    );
\a_assign_reg_127_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(9),
      Q => a_assign_reg_127(9),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => Q(31),
      Q => \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0\
    );
\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => kernel_2(1),
      Q => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0\
    );
\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0\,
      Q => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0\,
      Q => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      R => '0'
    );
\b_assign_reg_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => kernel_2(0),
      Q => b_assign_reg_132(0),
      R => '0'
    );
\b_assign_reg_132_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(9),
      Q => b_assign_reg_132(10),
      R => '0'
    );
\b_assign_reg_132_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(10),
      Q => b_assign_reg_132(11),
      R => '0'
    );
\b_assign_reg_132_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(11),
      Q => b_assign_reg_132(12),
      R => '0'
    );
\b_assign_reg_132_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(12),
      Q => b_assign_reg_132(13),
      R => '0'
    );
\b_assign_reg_132_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(13),
      Q => b_assign_reg_132(14),
      R => '0'
    );
\b_assign_reg_132_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(14),
      Q => b_assign_reg_132(15),
      R => '0'
    );
\b_assign_reg_132_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(15),
      Q => b_assign_reg_132(16),
      R => '0'
    );
\b_assign_reg_132_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(16),
      Q => b_assign_reg_132(17),
      R => '0'
    );
\b_assign_reg_132_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(17),
      Q => b_assign_reg_132(18),
      R => '0'
    );
\b_assign_reg_132_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(18),
      Q => b_assign_reg_132(19),
      R => '0'
    );
\b_assign_reg_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(0),
      Q => b_assign_reg_132(1),
      R => '0'
    );
\b_assign_reg_132_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(19),
      Q => b_assign_reg_132(20),
      R => '0'
    );
\b_assign_reg_132_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(20),
      Q => b_assign_reg_132(21),
      R => '0'
    );
\b_assign_reg_132_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(21),
      Q => b_assign_reg_132(22),
      R => '0'
    );
\b_assign_reg_132_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(22),
      Q => b_assign_reg_132(23),
      R => '0'
    );
\b_assign_reg_132_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(23),
      Q => b_assign_reg_132(24),
      R => '0'
    );
\b_assign_reg_132_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(24),
      Q => b_assign_reg_132(25),
      R => '0'
    );
\b_assign_reg_132_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(25),
      Q => b_assign_reg_132(26),
      R => '0'
    );
\b_assign_reg_132_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(26),
      Q => b_assign_reg_132(27),
      R => '0'
    );
\b_assign_reg_132_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(27),
      Q => b_assign_reg_132(28),
      R => '0'
    );
\b_assign_reg_132_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(28),
      Q => b_assign_reg_132(29),
      R => '0'
    );
\b_assign_reg_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(1),
      Q => b_assign_reg_132(2),
      R => '0'
    );
\b_assign_reg_132_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(29),
      Q => b_assign_reg_132(30),
      R => '0'
    );
\b_assign_reg_132_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(30),
      Q => b_assign_reg_132(31),
      R => '0'
    );
\b_assign_reg_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(2),
      Q => b_assign_reg_132(3),
      R => '0'
    );
\b_assign_reg_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(3),
      Q => b_assign_reg_132(4),
      R => '0'
    );
\b_assign_reg_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(4),
      Q => b_assign_reg_132(5),
      R => '0'
    );
\b_assign_reg_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(5),
      Q => b_assign_reg_132(6),
      R => '0'
    );
\b_assign_reg_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(6),
      Q => b_assign_reg_132(7),
      R => '0'
    );
\b_assign_reg_132_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(7),
      Q => b_assign_reg_132(8),
      R => '0'
    );
\b_assign_reg_132_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(8),
      Q => b_assign_reg_132(9),
      R => '0'
    );
cnn_conv_d4x4_k3xbkb_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_19
     port map (
      Q(31 downto 0) => a_assign_reg_127(31 downto 0),
      ap_clk => ap_clk,
      \b_assign_reg_132_reg[31]\(31 downto 0) => b_assign_reg_132(31 downto 0),
      p_57_in => p_57_in,
      \tmp_1_reg_137_reg[0]\ => cnn_conv_d4x4_k3xbkb_U0_n_6,
      \tmp_1_reg_137_reg[1]\ => cnn_conv_d4x4_k3xbkb_U0_n_5,
      \tmp_1_reg_137_reg[21]\(14) => cnn_conv_d4x4_k3xbkb_U0_n_7,
      \tmp_1_reg_137_reg[21]\(13) => cnn_conv_d4x4_k3xbkb_U0_n_8,
      \tmp_1_reg_137_reg[21]\(12) => cnn_conv_d4x4_k3xbkb_U0_n_9,
      \tmp_1_reg_137_reg[21]\(11) => cnn_conv_d4x4_k3xbkb_U0_n_10,
      \tmp_1_reg_137_reg[21]\(10) => cnn_conv_d4x4_k3xbkb_U0_n_11,
      \tmp_1_reg_137_reg[21]\(9) => cnn_conv_d4x4_k3xbkb_U0_n_12,
      \tmp_1_reg_137_reg[21]\(8) => cnn_conv_d4x4_k3xbkb_U0_n_13,
      \tmp_1_reg_137_reg[21]\(7) => cnn_conv_d4x4_k3xbkb_U0_n_14,
      \tmp_1_reg_137_reg[21]\(6) => cnn_conv_d4x4_k3xbkb_U0_n_15,
      \tmp_1_reg_137_reg[21]\(5) => cnn_conv_d4x4_k3xbkb_U0_n_16,
      \tmp_1_reg_137_reg[21]\(4) => cnn_conv_d4x4_k3xbkb_U0_n_17,
      \tmp_1_reg_137_reg[21]\(3) => cnn_conv_d4x4_k3xbkb_U0_n_18,
      \tmp_1_reg_137_reg[21]\(2) => cnn_conv_d4x4_k3xbkb_U0_n_19,
      \tmp_1_reg_137_reg[21]\(1) => cnn_conv_d4x4_k3xbkb_U0_n_20,
      \tmp_1_reg_137_reg[21]\(0) => cnn_conv_d4x4_k3xbkb_U0_n_21,
      \tmp_1_reg_137_reg[2]\ => cnn_conv_d4x4_k3xbkb_U0_n_4,
      \tmp_1_reg_137_reg[3]\ => cnn_conv_d4x4_k3xbkb_U0_n_3,
      \tmp_1_reg_137_reg[4]\ => cnn_conv_d4x4_k3xbkb_U0_n_2,
      \tmp_1_reg_137_reg[5]\ => cnn_conv_d4x4_k3xbkb_U0_n_1,
      \tmp_1_reg_137_reg[6]\ => cnn_conv_d4x4_k3xbkb_U0_n_0
    );
\tmp8_reg_1795[11]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(8),
      O => p_0_in(8)
    );
\tmp8_reg_1795[11]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(7),
      O => p_0_in(7)
    );
\tmp8_reg_1795[11]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(6),
      O => p_0_in(6)
    );
\tmp8_reg_1795[11]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(5),
      O => p_0_in(5)
    );
\tmp8_reg_1795[15]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(12),
      O => p_0_in(12)
    );
\tmp8_reg_1795[15]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(11),
      O => p_0_in(11)
    );
\tmp8_reg_1795[15]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(10),
      O => p_0_in(10)
    );
\tmp8_reg_1795[15]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(9),
      O => p_0_in(9)
    );
\tmp8_reg_1795[23]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      O => tmp_fu_88_p2(0)
    );
\tmp8_reg_1795[23]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(21),
      O => p_0_in(21)
    );
\tmp8_reg_1795[23]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(20),
      O => p_0_in(20)
    );
\tmp8_reg_1795[23]_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(19),
      O => p_0_in(19)
    );
\tmp8_reg_1795[23]_i_48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(18),
      O => p_0_in(18)
    );
\tmp8_reg_1795[23]_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(17),
      O => p_0_in(17)
    );
\tmp8_reg_1795[23]_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(16),
      O => p_0_in(16)
    );
\tmp8_reg_1795[23]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(15),
      O => p_0_in(15)
    );
\tmp8_reg_1795[23]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(14),
      O => p_0_in(14)
    );
\tmp8_reg_1795[23]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(13),
      O => p_0_in(13)
    );
\tmp8_reg_1795[7]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(0),
      O => p_0_in(0)
    );
\tmp8_reg_1795[7]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(4),
      O => p_0_in(4)
    );
\tmp8_reg_1795[7]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(3),
      O => p_0_in(3)
    );
\tmp8_reg_1795[7]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(2),
      O => p_0_in(2)
    );
\tmp8_reg_1795[7]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(1),
      O => p_0_in(1)
    );
\tmp8_reg_1795_reg[11]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_1795_reg[7]_i_26_n_0\,
      CO(3) => \tmp8_reg_1795_reg[11]_i_25_n_0\,
      CO(2) => \tmp8_reg_1795_reg[11]_i_25_n_1\,
      CO(1) => \tmp8_reg_1795_reg[11]_i_25_n_2\,
      CO(0) => \tmp8_reg_1795_reg[11]_i_25_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2(7 downto 4),
      S(3 downto 0) => p_0_in(8 downto 5)
    );
\tmp8_reg_1795_reg[15]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_1795_reg[11]_i_25_n_0\,
      CO(3) => \tmp8_reg_1795_reg[15]_i_25_n_0\,
      CO(2) => \tmp8_reg_1795_reg[15]_i_25_n_1\,
      CO(1) => \tmp8_reg_1795_reg[15]_i_25_n_2\,
      CO(0) => \tmp8_reg_1795_reg[15]_i_25_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2(11 downto 8),
      S(3 downto 0) => p_0_in(12 downto 9)
    );
\tmp8_reg_1795_reg[23]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_1795_reg[23]_i_32_n_0\,
      CO(3 downto 2) => \NLW_tmp8_reg_1795_reg[23]_i_29_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \NLW_tmp8_reg_1795_reg[23]_i_29_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp8_reg_1795_reg[23]_i_29_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_8_fu_103_p2(20),
      S(3 downto 1) => B"001",
      S(0) => p_0_in(21)
    );
\tmp8_reg_1795_reg[23]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_1795_reg[23]_i_39_n_0\,
      CO(3) => \tmp8_reg_1795_reg[23]_i_32_n_0\,
      CO(2) => \tmp8_reg_1795_reg[23]_i_32_n_1\,
      CO(1) => \tmp8_reg_1795_reg[23]_i_32_n_2\,
      CO(0) => \tmp8_reg_1795_reg[23]_i_32_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2(19 downto 16),
      S(3 downto 0) => p_0_in(20 downto 17)
    );
\tmp8_reg_1795_reg[23]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_1795_reg[15]_i_25_n_0\,
      CO(3) => \tmp8_reg_1795_reg[23]_i_39_n_0\,
      CO(2) => \tmp8_reg_1795_reg[23]_i_39_n_1\,
      CO(1) => \tmp8_reg_1795_reg[23]_i_39_n_2\,
      CO(0) => \tmp8_reg_1795_reg[23]_i_39_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2(15 downto 12),
      S(3 downto 0) => p_0_in(16 downto 13)
    );
\tmp8_reg_1795_reg[7]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp8_reg_1795_reg[7]_i_26_n_0\,
      CO(2) => \tmp8_reg_1795_reg[7]_i_26_n_1\,
      CO(1) => \tmp8_reg_1795_reg[7]_i_26_n_2\,
      CO(0) => \tmp8_reg_1795_reg[7]_i_26_n_3\,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2(3 downto 0),
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\tmp_1_reg_137_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_6,
      Q => \^tmp_1_reg_137\(0),
      R => '0'
    );
\tmp_1_reg_137_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_18,
      Q => \^tmp_1_reg_137\(10),
      R => '0'
    );
\tmp_1_reg_137_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_17,
      Q => \^tmp_1_reg_137\(11),
      R => '0'
    );
\tmp_1_reg_137_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_16,
      Q => \^tmp_1_reg_137\(12),
      R => '0'
    );
\tmp_1_reg_137_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_15,
      Q => \^tmp_1_reg_137\(13),
      R => '0'
    );
\tmp_1_reg_137_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_14,
      Q => \^tmp_1_reg_137\(14),
      R => '0'
    );
\tmp_1_reg_137_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_13,
      Q => \^tmp_1_reg_137\(15),
      R => '0'
    );
\tmp_1_reg_137_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_12,
      Q => \^tmp_1_reg_137\(16),
      R => '0'
    );
\tmp_1_reg_137_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_11,
      Q => \^tmp_1_reg_137\(17),
      R => '0'
    );
\tmp_1_reg_137_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_10,
      Q => \^tmp_1_reg_137\(18),
      R => '0'
    );
\tmp_1_reg_137_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_9,
      Q => \^tmp_1_reg_137\(19),
      R => '0'
    );
\tmp_1_reg_137_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_5,
      Q => \^tmp_1_reg_137\(1),
      R => '0'
    );
\tmp_1_reg_137_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_8,
      Q => \^tmp_1_reg_137\(20),
      R => '0'
    );
\tmp_1_reg_137_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_7,
      Q => \^tmp_1_reg_137\(21),
      R => '0'
    );
\tmp_1_reg_137_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_4,
      Q => \^tmp_1_reg_137\(2),
      R => '0'
    );
\tmp_1_reg_137_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_3,
      Q => \^tmp_1_reg_137\(3),
      R => '0'
    );
\tmp_1_reg_137_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_2,
      Q => \^tmp_1_reg_137\(4),
      R => '0'
    );
\tmp_1_reg_137_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_1,
      Q => \^tmp_1_reg_137\(5),
      R => '0'
    );
\tmp_1_reg_137_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_0,
      Q => \^tmp_1_reg_137\(6),
      R => '0'
    );
\tmp_1_reg_137_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_21,
      Q => \^tmp_1_reg_137\(7),
      R => '0'
    );
\tmp_1_reg_137_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_20,
      Q => \^tmp_1_reg_137\(8),
      R => '0'
    );
\tmp_1_reg_137_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_19,
      Q => \^tmp_1_reg_137\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    p_57_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    kernel_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp99_cast_fu_1437_p1 : in STD_LOGIC_VECTOR ( 22 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_3_fu_38_p2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \int_kernel_3_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_3 : entity is "fixed_point_mul";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_3 is
  signal a_assign_fu_44_p3 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal a_assign_reg_127 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \a_assign_reg_127[31]_i_1__5_n_0\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter6_a_read_reg_122 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal ap_pipeline_reg_pp0_iter6_b_read_reg_117 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal b_assign_reg_132 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cnn_conv_d4x4_k3xbkb_U0_n_0 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_1 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_10 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_11 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_12 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_13 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_14 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_15 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_16 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_17 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_18 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_19 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_2 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_20 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_21 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_3 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_4 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_5 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_6 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_7 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_8 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_9 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_615_ap_return : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \tmp8_reg_1795[11]_i_6_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[11]_i_7_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[11]_i_8_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[11]_i_9_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[15]_i_6_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[15]_i_7_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[15]_i_8_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[15]_i_9_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[19]_i_6_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[19]_i_7_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[19]_i_8_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[19]_i_9_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[23]_i_7_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[23]_i_8_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[23]_i_9_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[3]_i_7_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[3]_i_8_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[3]_i_9_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[7]_i_8_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[7]_i_9_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[11]_i_10_n_1\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[11]_i_10_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[11]_i_10_n_3\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[15]_i_10_n_1\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[15]_i_10_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[15]_i_10_n_3\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[19]_i_10_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[19]_i_10_n_1\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[19]_i_10_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[19]_i_10_n_3\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_17_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_18_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_18_n_1\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_18_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_18_n_3\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp_1_reg_137 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal tmp_8_fu_103_p2 : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal \NLW_tmp8_reg_1795_reg[23]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp8_reg_1795_reg[23]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp8_reg_1795_reg[24]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp8_reg_1795_reg[24]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \a_assign_reg_127[10]_i_1__2\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \a_assign_reg_127[11]_i_1__2\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \a_assign_reg_127[12]_i_1__2\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \a_assign_reg_127[13]_i_1__2\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \a_assign_reg_127[14]_i_1__2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \a_assign_reg_127[15]_i_1__2\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \a_assign_reg_127[16]_i_1__2\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \a_assign_reg_127[17]_i_1__2\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \a_assign_reg_127[18]_i_1__2\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \a_assign_reg_127[19]_i_1__2\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \a_assign_reg_127[20]_i_1__2\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \a_assign_reg_127[21]_i_1__2\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \a_assign_reg_127[22]_i_1__2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \a_assign_reg_127[23]_i_1__2\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \a_assign_reg_127[24]_i_1__2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \a_assign_reg_127[25]_i_1__2\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \a_assign_reg_127[26]_i_1__2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \a_assign_reg_127[27]_i_1__2\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \a_assign_reg_127[28]_i_1__2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \a_assign_reg_127[29]_i_1__2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \a_assign_reg_127[2]_i_1__2\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \a_assign_reg_127[30]_i_1__2\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \a_assign_reg_127[31]_i_1__5\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \a_assign_reg_127[3]_i_1__2\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \a_assign_reg_127[4]_i_1__2\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \a_assign_reg_127[5]_i_1__2\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \a_assign_reg_127[6]_i_1__2\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \a_assign_reg_127[7]_i_1__2\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \a_assign_reg_127[8]_i_1__2\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \a_assign_reg_127[9]_i_1__2\ : label is "soft_lutpair360";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_615/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_615/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_615/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_615/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 ";
begin
\a_assign_reg_127[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(9),
      I1 => Q(10),
      I2 => Q(31),
      O => a_assign_fu_44_p3(10)
    );
\a_assign_reg_127[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(10),
      I1 => Q(11),
      I2 => Q(31),
      O => a_assign_fu_44_p3(11)
    );
\a_assign_reg_127[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(11),
      I1 => Q(12),
      I2 => Q(31),
      O => a_assign_fu_44_p3(12)
    );
\a_assign_reg_127[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(12),
      I1 => Q(13),
      I2 => Q(31),
      O => a_assign_fu_44_p3(13)
    );
\a_assign_reg_127[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(13),
      I1 => Q(14),
      I2 => Q(31),
      O => a_assign_fu_44_p3(14)
    );
\a_assign_reg_127[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(14),
      I1 => Q(15),
      I2 => Q(31),
      O => a_assign_fu_44_p3(15)
    );
\a_assign_reg_127[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(15),
      I1 => Q(16),
      I2 => Q(31),
      O => a_assign_fu_44_p3(16)
    );
\a_assign_reg_127[17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(16),
      I1 => Q(17),
      I2 => Q(31),
      O => a_assign_fu_44_p3(17)
    );
\a_assign_reg_127[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(17),
      I1 => Q(18),
      I2 => Q(31),
      O => a_assign_fu_44_p3(18)
    );
\a_assign_reg_127[19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(18),
      I1 => Q(19),
      I2 => Q(31),
      O => a_assign_fu_44_p3(19)
    );
\a_assign_reg_127[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(0),
      I1 => Q(1),
      I2 => Q(31),
      O => a_assign_fu_44_p3(1)
    );
\a_assign_reg_127[20]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(19),
      I1 => Q(20),
      I2 => Q(31),
      O => a_assign_fu_44_p3(20)
    );
\a_assign_reg_127[21]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(20),
      I1 => Q(21),
      I2 => Q(31),
      O => a_assign_fu_44_p3(21)
    );
\a_assign_reg_127[22]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(21),
      I1 => Q(22),
      I2 => Q(31),
      O => a_assign_fu_44_p3(22)
    );
\a_assign_reg_127[23]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(22),
      I1 => Q(23),
      I2 => Q(31),
      O => a_assign_fu_44_p3(23)
    );
\a_assign_reg_127[24]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(23),
      I1 => Q(24),
      I2 => Q(31),
      O => a_assign_fu_44_p3(24)
    );
\a_assign_reg_127[25]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(24),
      I1 => Q(25),
      I2 => Q(31),
      O => a_assign_fu_44_p3(25)
    );
\a_assign_reg_127[26]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(25),
      I1 => Q(26),
      I2 => Q(31),
      O => a_assign_fu_44_p3(26)
    );
\a_assign_reg_127[27]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(26),
      I1 => Q(27),
      I2 => Q(31),
      O => a_assign_fu_44_p3(27)
    );
\a_assign_reg_127[28]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(27),
      I1 => Q(28),
      I2 => Q(31),
      O => a_assign_fu_44_p3(28)
    );
\a_assign_reg_127[29]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(28),
      I1 => Q(29),
      I2 => Q(31),
      O => a_assign_fu_44_p3(29)
    );
\a_assign_reg_127[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(1),
      I1 => Q(2),
      I2 => Q(31),
      O => a_assign_fu_44_p3(2)
    );
\a_assign_reg_127[30]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(29),
      I1 => Q(30),
      I2 => Q(31),
      O => a_assign_fu_44_p3(30)
    );
\a_assign_reg_127[31]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(31),
      I1 => tmp_3_fu_38_p2(30),
      O => \a_assign_reg_127[31]_i_1__5_n_0\
    );
\a_assign_reg_127[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(2),
      I1 => Q(3),
      I2 => Q(31),
      O => a_assign_fu_44_p3(3)
    );
\a_assign_reg_127[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(3),
      I1 => Q(4),
      I2 => Q(31),
      O => a_assign_fu_44_p3(4)
    );
\a_assign_reg_127[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(4),
      I1 => Q(5),
      I2 => Q(31),
      O => a_assign_fu_44_p3(5)
    );
\a_assign_reg_127[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(5),
      I1 => Q(6),
      I2 => Q(31),
      O => a_assign_fu_44_p3(6)
    );
\a_assign_reg_127[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(6),
      I1 => Q(7),
      I2 => Q(31),
      O => a_assign_fu_44_p3(7)
    );
\a_assign_reg_127[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(7),
      I1 => Q(8),
      I2 => Q(31),
      O => a_assign_fu_44_p3(8)
    );
\a_assign_reg_127[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(8),
      I1 => Q(9),
      I2 => Q(31),
      O => a_assign_fu_44_p3(9)
    );
\a_assign_reg_127_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => Q(0),
      Q => a_assign_reg_127(0),
      R => '0'
    );
\a_assign_reg_127_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(10),
      Q => a_assign_reg_127(10),
      R => '0'
    );
\a_assign_reg_127_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(11),
      Q => a_assign_reg_127(11),
      R => '0'
    );
\a_assign_reg_127_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(12),
      Q => a_assign_reg_127(12),
      R => '0'
    );
\a_assign_reg_127_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(13),
      Q => a_assign_reg_127(13),
      R => '0'
    );
\a_assign_reg_127_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(14),
      Q => a_assign_reg_127(14),
      R => '0'
    );
\a_assign_reg_127_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(15),
      Q => a_assign_reg_127(15),
      R => '0'
    );
\a_assign_reg_127_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(16),
      Q => a_assign_reg_127(16),
      R => '0'
    );
\a_assign_reg_127_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(17),
      Q => a_assign_reg_127(17),
      R => '0'
    );
\a_assign_reg_127_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(18),
      Q => a_assign_reg_127(18),
      R => '0'
    );
\a_assign_reg_127_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(19),
      Q => a_assign_reg_127(19),
      R => '0'
    );
\a_assign_reg_127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(1),
      Q => a_assign_reg_127(1),
      R => '0'
    );
\a_assign_reg_127_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(20),
      Q => a_assign_reg_127(20),
      R => '0'
    );
\a_assign_reg_127_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(21),
      Q => a_assign_reg_127(21),
      R => '0'
    );
\a_assign_reg_127_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(22),
      Q => a_assign_reg_127(22),
      R => '0'
    );
\a_assign_reg_127_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(23),
      Q => a_assign_reg_127(23),
      R => '0'
    );
\a_assign_reg_127_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(24),
      Q => a_assign_reg_127(24),
      R => '0'
    );
\a_assign_reg_127_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(25),
      Q => a_assign_reg_127(25),
      R => '0'
    );
\a_assign_reg_127_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(26),
      Q => a_assign_reg_127(26),
      R => '0'
    );
\a_assign_reg_127_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(27),
      Q => a_assign_reg_127(27),
      R => '0'
    );
\a_assign_reg_127_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(28),
      Q => a_assign_reg_127(28),
      R => '0'
    );
\a_assign_reg_127_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(29),
      Q => a_assign_reg_127(29),
      R => '0'
    );
\a_assign_reg_127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(2),
      Q => a_assign_reg_127(2),
      R => '0'
    );
\a_assign_reg_127_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(30),
      Q => a_assign_reg_127(30),
      R => '0'
    );
\a_assign_reg_127_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \a_assign_reg_127[31]_i_1__5_n_0\,
      Q => a_assign_reg_127(31),
      R => '0'
    );
\a_assign_reg_127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(3),
      Q => a_assign_reg_127(3),
      R => '0'
    );
\a_assign_reg_127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(4),
      Q => a_assign_reg_127(4),
      R => '0'
    );
\a_assign_reg_127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(5),
      Q => a_assign_reg_127(5),
      R => '0'
    );
\a_assign_reg_127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(6),
      Q => a_assign_reg_127(6),
      R => '0'
    );
\a_assign_reg_127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(7),
      Q => a_assign_reg_127(7),
      R => '0'
    );
\a_assign_reg_127_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(8),
      Q => a_assign_reg_127(8),
      R => '0'
    );
\a_assign_reg_127_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(9),
      Q => a_assign_reg_127(9),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => Q(31),
      Q => \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0\
    );
\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => kernel_3(1),
      Q => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0\
    );
\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0\,
      Q => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0\,
      Q => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      R => '0'
    );
\b_assign_reg_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => kernel_3(0),
      Q => b_assign_reg_132(0),
      R => '0'
    );
\b_assign_reg_132_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_3_reg[31]\(9),
      Q => b_assign_reg_132(10),
      R => '0'
    );
\b_assign_reg_132_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_3_reg[31]\(10),
      Q => b_assign_reg_132(11),
      R => '0'
    );
\b_assign_reg_132_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_3_reg[31]\(11),
      Q => b_assign_reg_132(12),
      R => '0'
    );
\b_assign_reg_132_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_3_reg[31]\(12),
      Q => b_assign_reg_132(13),
      R => '0'
    );
\b_assign_reg_132_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_3_reg[31]\(13),
      Q => b_assign_reg_132(14),
      R => '0'
    );
\b_assign_reg_132_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_3_reg[31]\(14),
      Q => b_assign_reg_132(15),
      R => '0'
    );
\b_assign_reg_132_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_3_reg[31]\(15),
      Q => b_assign_reg_132(16),
      R => '0'
    );
\b_assign_reg_132_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_3_reg[31]\(16),
      Q => b_assign_reg_132(17),
      R => '0'
    );
\b_assign_reg_132_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_3_reg[31]\(17),
      Q => b_assign_reg_132(18),
      R => '0'
    );
\b_assign_reg_132_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_3_reg[31]\(18),
      Q => b_assign_reg_132(19),
      R => '0'
    );
\b_assign_reg_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_3_reg[31]\(0),
      Q => b_assign_reg_132(1),
      R => '0'
    );
\b_assign_reg_132_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_3_reg[31]\(19),
      Q => b_assign_reg_132(20),
      R => '0'
    );
\b_assign_reg_132_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_3_reg[31]\(20),
      Q => b_assign_reg_132(21),
      R => '0'
    );
\b_assign_reg_132_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_3_reg[31]\(21),
      Q => b_assign_reg_132(22),
      R => '0'
    );
\b_assign_reg_132_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_3_reg[31]\(22),
      Q => b_assign_reg_132(23),
      R => '0'
    );
\b_assign_reg_132_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_3_reg[31]\(23),
      Q => b_assign_reg_132(24),
      R => '0'
    );
\b_assign_reg_132_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_3_reg[31]\(24),
      Q => b_assign_reg_132(25),
      R => '0'
    );
\b_assign_reg_132_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_3_reg[31]\(25),
      Q => b_assign_reg_132(26),
      R => '0'
    );
\b_assign_reg_132_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_3_reg[31]\(26),
      Q => b_assign_reg_132(27),
      R => '0'
    );
\b_assign_reg_132_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_3_reg[31]\(27),
      Q => b_assign_reg_132(28),
      R => '0'
    );
\b_assign_reg_132_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_3_reg[31]\(28),
      Q => b_assign_reg_132(29),
      R => '0'
    );
\b_assign_reg_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_3_reg[31]\(1),
      Q => b_assign_reg_132(2),
      R => '0'
    );
\b_assign_reg_132_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_3_reg[31]\(29),
      Q => b_assign_reg_132(30),
      R => '0'
    );
\b_assign_reg_132_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_3_reg[31]\(30),
      Q => b_assign_reg_132(31),
      R => '0'
    );
\b_assign_reg_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_3_reg[31]\(2),
      Q => b_assign_reg_132(3),
      R => '0'
    );
\b_assign_reg_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_3_reg[31]\(3),
      Q => b_assign_reg_132(4),
      R => '0'
    );
\b_assign_reg_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_3_reg[31]\(4),
      Q => b_assign_reg_132(5),
      R => '0'
    );
\b_assign_reg_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_3_reg[31]\(5),
      Q => b_assign_reg_132(6),
      R => '0'
    );
\b_assign_reg_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_3_reg[31]\(6),
      Q => b_assign_reg_132(7),
      R => '0'
    );
\b_assign_reg_132_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_3_reg[31]\(7),
      Q => b_assign_reg_132(8),
      R => '0'
    );
\b_assign_reg_132_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_3_reg[31]\(8),
      Q => b_assign_reg_132(9),
      R => '0'
    );
cnn_conv_d4x4_k3xbkb_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_17
     port map (
      Q(31 downto 0) => a_assign_reg_127(31 downto 0),
      ap_clk => ap_clk,
      \b_assign_reg_132_reg[31]\(31 downto 0) => b_assign_reg_132(31 downto 0),
      p_57_in => p_57_in,
      \tmp_1_reg_137_reg[0]\ => cnn_conv_d4x4_k3xbkb_U0_n_6,
      \tmp_1_reg_137_reg[1]\ => cnn_conv_d4x4_k3xbkb_U0_n_5,
      \tmp_1_reg_137_reg[21]\(14) => cnn_conv_d4x4_k3xbkb_U0_n_7,
      \tmp_1_reg_137_reg[21]\(13) => cnn_conv_d4x4_k3xbkb_U0_n_8,
      \tmp_1_reg_137_reg[21]\(12) => cnn_conv_d4x4_k3xbkb_U0_n_9,
      \tmp_1_reg_137_reg[21]\(11) => cnn_conv_d4x4_k3xbkb_U0_n_10,
      \tmp_1_reg_137_reg[21]\(10) => cnn_conv_d4x4_k3xbkb_U0_n_11,
      \tmp_1_reg_137_reg[21]\(9) => cnn_conv_d4x4_k3xbkb_U0_n_12,
      \tmp_1_reg_137_reg[21]\(8) => cnn_conv_d4x4_k3xbkb_U0_n_13,
      \tmp_1_reg_137_reg[21]\(7) => cnn_conv_d4x4_k3xbkb_U0_n_14,
      \tmp_1_reg_137_reg[21]\(6) => cnn_conv_d4x4_k3xbkb_U0_n_15,
      \tmp_1_reg_137_reg[21]\(5) => cnn_conv_d4x4_k3xbkb_U0_n_16,
      \tmp_1_reg_137_reg[21]\(4) => cnn_conv_d4x4_k3xbkb_U0_n_17,
      \tmp_1_reg_137_reg[21]\(3) => cnn_conv_d4x4_k3xbkb_U0_n_18,
      \tmp_1_reg_137_reg[21]\(2) => cnn_conv_d4x4_k3xbkb_U0_n_19,
      \tmp_1_reg_137_reg[21]\(1) => cnn_conv_d4x4_k3xbkb_U0_n_20,
      \tmp_1_reg_137_reg[21]\(0) => cnn_conv_d4x4_k3xbkb_U0_n_21,
      \tmp_1_reg_137_reg[2]\ => cnn_conv_d4x4_k3xbkb_U0_n_4,
      \tmp_1_reg_137_reg[3]\ => cnn_conv_d4x4_k3xbkb_U0_n_3,
      \tmp_1_reg_137_reg[4]\ => cnn_conv_d4x4_k3xbkb_U0_n_2,
      \tmp_1_reg_137_reg[5]\ => cnn_conv_d4x4_k3xbkb_U0_n_1,
      \tmp_1_reg_137_reg[6]\ => cnn_conv_d4x4_k3xbkb_U0_n_0
    );
\tmp8_reg_1795[11]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(8),
      O => p_0_in(8)
    );
\tmp8_reg_1795[11]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(7),
      O => p_0_in(7)
    );
\tmp8_reg_1795[11]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(6),
      O => p_0_in(6)
    );
\tmp8_reg_1795[11]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(5),
      O => p_0_in(5)
    );
\tmp8_reg_1795[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2(11),
      I1 => tmp_1_reg_137(11),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      O => grp_fixed_point_mul_fu_615_ap_return(11)
    );
\tmp8_reg_1795[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2(10),
      I1 => tmp_1_reg_137(10),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      O => grp_fixed_point_mul_fu_615_ap_return(10)
    );
\tmp8_reg_1795[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2(9),
      I1 => tmp_1_reg_137(9),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      O => grp_fixed_point_mul_fu_615_ap_return(9)
    );
\tmp8_reg_1795[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2(8),
      I1 => tmp_1_reg_137(8),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      O => grp_fixed_point_mul_fu_615_ap_return(8)
    );
\tmp8_reg_1795[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"096FF690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I2 => tmp_1_reg_137(11),
      I3 => tmp_8_fu_103_p2(11),
      I4 => tmp99_cast_fu_1437_p1(11),
      O => \tmp8_reg_1795[11]_i_6_n_0\
    );
\tmp8_reg_1795[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"096FF690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I2 => tmp_1_reg_137(10),
      I3 => tmp_8_fu_103_p2(10),
      I4 => tmp99_cast_fu_1437_p1(10),
      O => \tmp8_reg_1795[11]_i_7_n_0\
    );
\tmp8_reg_1795[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"096FF690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I2 => tmp_1_reg_137(9),
      I3 => tmp_8_fu_103_p2(9),
      I4 => tmp99_cast_fu_1437_p1(9),
      O => \tmp8_reg_1795[11]_i_8_n_0\
    );
\tmp8_reg_1795[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"096FF690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I2 => tmp_1_reg_137(8),
      I3 => tmp_8_fu_103_p2(8),
      I4 => tmp99_cast_fu_1437_p1(8),
      O => \tmp8_reg_1795[11]_i_9_n_0\
    );
\tmp8_reg_1795[15]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(12),
      O => p_0_in(12)
    );
\tmp8_reg_1795[15]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(11),
      O => p_0_in(11)
    );
\tmp8_reg_1795[15]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(10),
      O => p_0_in(10)
    );
\tmp8_reg_1795[15]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(9),
      O => p_0_in(9)
    );
\tmp8_reg_1795[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2(15),
      I1 => tmp_1_reg_137(15),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      O => grp_fixed_point_mul_fu_615_ap_return(15)
    );
\tmp8_reg_1795[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2(14),
      I1 => tmp_1_reg_137(14),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      O => grp_fixed_point_mul_fu_615_ap_return(14)
    );
\tmp8_reg_1795[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2(13),
      I1 => tmp_1_reg_137(13),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      O => grp_fixed_point_mul_fu_615_ap_return(13)
    );
\tmp8_reg_1795[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2(12),
      I1 => tmp_1_reg_137(12),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      O => grp_fixed_point_mul_fu_615_ap_return(12)
    );
\tmp8_reg_1795[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"096FF690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I2 => tmp_1_reg_137(15),
      I3 => tmp_8_fu_103_p2(15),
      I4 => tmp99_cast_fu_1437_p1(15),
      O => \tmp8_reg_1795[15]_i_6_n_0\
    );
\tmp8_reg_1795[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"096FF690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I2 => tmp_1_reg_137(14),
      I3 => tmp_8_fu_103_p2(14),
      I4 => tmp99_cast_fu_1437_p1(14),
      O => \tmp8_reg_1795[15]_i_7_n_0\
    );
\tmp8_reg_1795[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"096FF690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I2 => tmp_1_reg_137(13),
      I3 => tmp_8_fu_103_p2(13),
      I4 => tmp99_cast_fu_1437_p1(13),
      O => \tmp8_reg_1795[15]_i_8_n_0\
    );
\tmp8_reg_1795[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"096FF690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I2 => tmp_1_reg_137(12),
      I3 => tmp_8_fu_103_p2(12),
      I4 => tmp99_cast_fu_1437_p1(12),
      O => \tmp8_reg_1795[15]_i_9_n_0\
    );
\tmp8_reg_1795[19]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(16),
      O => p_0_in(16)
    );
\tmp8_reg_1795[19]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(15),
      O => p_0_in(15)
    );
\tmp8_reg_1795[19]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(14),
      O => p_0_in(14)
    );
\tmp8_reg_1795[19]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(13),
      O => p_0_in(13)
    );
\tmp8_reg_1795[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2(19),
      I1 => tmp_1_reg_137(19),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      O => grp_fixed_point_mul_fu_615_ap_return(19)
    );
\tmp8_reg_1795[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2(18),
      I1 => tmp_1_reg_137(18),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      O => grp_fixed_point_mul_fu_615_ap_return(18)
    );
\tmp8_reg_1795[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2(17),
      I1 => tmp_1_reg_137(17),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      O => grp_fixed_point_mul_fu_615_ap_return(17)
    );
\tmp8_reg_1795[19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2(16),
      I1 => tmp_1_reg_137(16),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      O => grp_fixed_point_mul_fu_615_ap_return(16)
    );
\tmp8_reg_1795[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"096FF690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I2 => tmp_1_reg_137(19),
      I3 => tmp_8_fu_103_p2(19),
      I4 => tmp99_cast_fu_1437_p1(19),
      O => \tmp8_reg_1795[19]_i_6_n_0\
    );
\tmp8_reg_1795[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"096FF690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I2 => tmp_1_reg_137(18),
      I3 => tmp_8_fu_103_p2(18),
      I4 => tmp99_cast_fu_1437_p1(18),
      O => \tmp8_reg_1795[19]_i_7_n_0\
    );
\tmp8_reg_1795[19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"096FF690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I2 => tmp_1_reg_137(17),
      I3 => tmp_8_fu_103_p2(17),
      I4 => tmp99_cast_fu_1437_p1(17),
      O => \tmp8_reg_1795[19]_i_8_n_0\
    );
\tmp8_reg_1795[19]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"096FF690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I2 => tmp_1_reg_137(16),
      I3 => tmp_8_fu_103_p2(16),
      I4 => tmp99_cast_fu_1437_p1(16),
      O => \tmp8_reg_1795[19]_i_9_n_0\
    );
\tmp8_reg_1795[23]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(21),
      O => p_0_in(21)
    );
\tmp8_reg_1795[23]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(20),
      O => p_0_in(20)
    );
\tmp8_reg_1795[23]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(19),
      O => p_0_in(19)
    );
\tmp8_reg_1795[23]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(18),
      O => p_0_in(18)
    );
\tmp8_reg_1795[23]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(17),
      O => p_0_in(17)
    );
\tmp8_reg_1795[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2(21),
      I1 => tmp_1_reg_137(21),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      O => grp_fixed_point_mul_fu_615_ap_return(21)
    );
\tmp8_reg_1795[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2(20),
      I1 => tmp_1_reg_137(20),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      O => grp_fixed_point_mul_fu_615_ap_return(20)
    );
\tmp8_reg_1795[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A99A"
    )
        port map (
      I0 => tmp99_cast_fu_1437_p1(22),
      I1 => \tmp8_reg_1795_reg[23]_i_17_n_2\,
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      O => \tmp8_reg_1795[23]_i_7_n_0\
    );
\tmp8_reg_1795[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"096FF690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I2 => tmp_1_reg_137(21),
      I3 => tmp_8_fu_103_p2(21),
      I4 => tmp99_cast_fu_1437_p1(21),
      O => \tmp8_reg_1795[23]_i_8_n_0\
    );
\tmp8_reg_1795[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"096FF690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I2 => tmp_1_reg_137(20),
      I3 => tmp_8_fu_103_p2(20),
      I4 => tmp99_cast_fu_1437_p1(20),
      O => \tmp8_reg_1795[23]_i_9_n_0\
    );
\tmp8_reg_1795[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2(3),
      I1 => tmp_1_reg_137(3),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      O => grp_fixed_point_mul_fu_615_ap_return(3)
    );
\tmp8_reg_1795[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2(2),
      I1 => tmp_1_reg_137(2),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      O => grp_fixed_point_mul_fu_615_ap_return(2)
    );
\tmp8_reg_1795[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2(1),
      I1 => tmp_1_reg_137(1),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      O => grp_fixed_point_mul_fu_615_ap_return(1)
    );
\tmp8_reg_1795[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_1_reg_137(0),
      O => grp_fixed_point_mul_fu_615_ap_return(0)
    );
\tmp8_reg_1795[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"096FF690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I2 => tmp_1_reg_137(3),
      I3 => tmp_8_fu_103_p2(3),
      I4 => tmp99_cast_fu_1437_p1(3),
      O => \tmp8_reg_1795[3]_i_6_n_0\
    );
\tmp8_reg_1795[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"096FF690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I2 => tmp_1_reg_137(2),
      I3 => tmp_8_fu_103_p2(2),
      I4 => tmp99_cast_fu_1437_p1(2),
      O => \tmp8_reg_1795[3]_i_7_n_0\
    );
\tmp8_reg_1795[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"096FF690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I2 => tmp_1_reg_137(1),
      I3 => tmp_8_fu_103_p2(1),
      I4 => tmp99_cast_fu_1437_p1(1),
      O => \tmp8_reg_1795[3]_i_8_n_0\
    );
\tmp8_reg_1795[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_137(0),
      I1 => tmp99_cast_fu_1437_p1(0),
      O => \tmp8_reg_1795[3]_i_9_n_0\
    );
\tmp8_reg_1795[7]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(0),
      O => p_0_in(0)
    );
\tmp8_reg_1795[7]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(4),
      O => p_0_in(4)
    );
\tmp8_reg_1795[7]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(3),
      O => p_0_in(3)
    );
\tmp8_reg_1795[7]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(2),
      O => p_0_in(2)
    );
\tmp8_reg_1795[7]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(1),
      O => p_0_in(1)
    );
\tmp8_reg_1795[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2(7),
      I1 => tmp_1_reg_137(7),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      O => grp_fixed_point_mul_fu_615_ap_return(7)
    );
\tmp8_reg_1795[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2(6),
      I1 => tmp_1_reg_137(6),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      O => grp_fixed_point_mul_fu_615_ap_return(6)
    );
\tmp8_reg_1795[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2(5),
      I1 => tmp_1_reg_137(5),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      O => grp_fixed_point_mul_fu_615_ap_return(5)
    );
\tmp8_reg_1795[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2(4),
      I1 => tmp_1_reg_137(4),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      O => grp_fixed_point_mul_fu_615_ap_return(4)
    );
\tmp8_reg_1795[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"096FF690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I2 => tmp_1_reg_137(7),
      I3 => tmp_8_fu_103_p2(7),
      I4 => tmp99_cast_fu_1437_p1(7),
      O => \tmp8_reg_1795[7]_i_6_n_0\
    );
\tmp8_reg_1795[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"096FF690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I2 => tmp_1_reg_137(6),
      I3 => tmp_8_fu_103_p2(6),
      I4 => tmp99_cast_fu_1437_p1(6),
      O => \tmp8_reg_1795[7]_i_7_n_0\
    );
\tmp8_reg_1795[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"096FF690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I2 => tmp_1_reg_137(5),
      I3 => tmp_8_fu_103_p2(5),
      I4 => tmp99_cast_fu_1437_p1(5),
      O => \tmp8_reg_1795[7]_i_8_n_0\
    );
\tmp8_reg_1795[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"096FF690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      I2 => tmp_1_reg_137(4),
      I3 => tmp_8_fu_103_p2(4),
      I4 => tmp99_cast_fu_1437_p1(4),
      O => \tmp8_reg_1795[7]_i_9_n_0\
    );
\tmp8_reg_1795_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_1795_reg[7]_i_1_n_0\,
      CO(3) => \tmp8_reg_1795_reg[11]_i_1_n_0\,
      CO(2) => \tmp8_reg_1795_reg[11]_i_1_n_1\,
      CO(1) => \tmp8_reg_1795_reg[11]_i_1_n_2\,
      CO(0) => \tmp8_reg_1795_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => grp_fixed_point_mul_fu_615_ap_return(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3) => \tmp8_reg_1795[11]_i_6_n_0\,
      S(2) => \tmp8_reg_1795[11]_i_7_n_0\,
      S(1) => \tmp8_reg_1795[11]_i_8_n_0\,
      S(0) => \tmp8_reg_1795[11]_i_9_n_0\
    );
\tmp8_reg_1795_reg[11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_1795_reg[7]_i_10_n_0\,
      CO(3) => \tmp8_reg_1795_reg[11]_i_10_n_0\,
      CO(2) => \tmp8_reg_1795_reg[11]_i_10_n_1\,
      CO(1) => \tmp8_reg_1795_reg[11]_i_10_n_2\,
      CO(0) => \tmp8_reg_1795_reg[11]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2(8 downto 5),
      S(3 downto 0) => p_0_in(8 downto 5)
    );
\tmp8_reg_1795_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_1795_reg[11]_i_1_n_0\,
      CO(3) => \tmp8_reg_1795_reg[15]_i_1_n_0\,
      CO(2) => \tmp8_reg_1795_reg[15]_i_1_n_1\,
      CO(1) => \tmp8_reg_1795_reg[15]_i_1_n_2\,
      CO(0) => \tmp8_reg_1795_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => grp_fixed_point_mul_fu_615_ap_return(15 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3) => \tmp8_reg_1795[15]_i_6_n_0\,
      S(2) => \tmp8_reg_1795[15]_i_7_n_0\,
      S(1) => \tmp8_reg_1795[15]_i_8_n_0\,
      S(0) => \tmp8_reg_1795[15]_i_9_n_0\
    );
\tmp8_reg_1795_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_1795_reg[11]_i_10_n_0\,
      CO(3) => \tmp8_reg_1795_reg[15]_i_10_n_0\,
      CO(2) => \tmp8_reg_1795_reg[15]_i_10_n_1\,
      CO(1) => \tmp8_reg_1795_reg[15]_i_10_n_2\,
      CO(0) => \tmp8_reg_1795_reg[15]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2(12 downto 9),
      S(3 downto 0) => p_0_in(12 downto 9)
    );
\tmp8_reg_1795_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_1795_reg[15]_i_1_n_0\,
      CO(3) => \tmp8_reg_1795_reg[19]_i_1_n_0\,
      CO(2) => \tmp8_reg_1795_reg[19]_i_1_n_1\,
      CO(1) => \tmp8_reg_1795_reg[19]_i_1_n_2\,
      CO(0) => \tmp8_reg_1795_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => grp_fixed_point_mul_fu_615_ap_return(19 downto 16),
      O(3 downto 0) => D(19 downto 16),
      S(3) => \tmp8_reg_1795[19]_i_6_n_0\,
      S(2) => \tmp8_reg_1795[19]_i_7_n_0\,
      S(1) => \tmp8_reg_1795[19]_i_8_n_0\,
      S(0) => \tmp8_reg_1795[19]_i_9_n_0\
    );
\tmp8_reg_1795_reg[19]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_1795_reg[15]_i_10_n_0\,
      CO(3) => \tmp8_reg_1795_reg[19]_i_10_n_0\,
      CO(2) => \tmp8_reg_1795_reg[19]_i_10_n_1\,
      CO(1) => \tmp8_reg_1795_reg[19]_i_10_n_2\,
      CO(0) => \tmp8_reg_1795_reg[19]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2(16 downto 13),
      S(3 downto 0) => p_0_in(16 downto 13)
    );
\tmp8_reg_1795_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_1795_reg[19]_i_1_n_0\,
      CO(3) => \tmp8_reg_1795_reg[23]_i_1_n_0\,
      CO(2) => \tmp8_reg_1795_reg[23]_i_1_n_1\,
      CO(1) => \tmp8_reg_1795_reg[23]_i_1_n_2\,
      CO(0) => \tmp8_reg_1795_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => tmp99_cast_fu_1437_p1(22),
      DI(2) => DI(0),
      DI(1 downto 0) => grp_fixed_point_mul_fu_615_ap_return(21 downto 20),
      O(3 downto 0) => D(23 downto 20),
      S(3) => S(0),
      S(2) => \tmp8_reg_1795[23]_i_7_n_0\,
      S(1) => \tmp8_reg_1795[23]_i_8_n_0\,
      S(0) => \tmp8_reg_1795[23]_i_9_n_0\
    );
\tmp8_reg_1795_reg[23]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_1795_reg[23]_i_18_n_0\,
      CO(3 downto 2) => \NLW_tmp8_reg_1795_reg[23]_i_17_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp8_reg_1795_reg[23]_i_17_n_2\,
      CO(0) => \NLW_tmp8_reg_1795_reg[23]_i_17_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp8_reg_1795_reg[23]_i_17_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_8_fu_103_p2(21),
      S(3 downto 1) => B"001",
      S(0) => p_0_in(21)
    );
\tmp8_reg_1795_reg[23]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_1795_reg[19]_i_10_n_0\,
      CO(3) => \tmp8_reg_1795_reg[23]_i_18_n_0\,
      CO(2) => \tmp8_reg_1795_reg[23]_i_18_n_1\,
      CO(1) => \tmp8_reg_1795_reg[23]_i_18_n_2\,
      CO(0) => \tmp8_reg_1795_reg[23]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2(20 downto 17),
      S(3 downto 0) => p_0_in(20 downto 17)
    );
\tmp8_reg_1795_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_1795_reg[23]_i_1_n_0\,
      CO(3 downto 0) => \NLW_tmp8_reg_1795_reg[24]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp8_reg_1795_reg[24]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => D(24),
      S(3 downto 0) => B"0001"
    );
\tmp8_reg_1795_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp8_reg_1795_reg[3]_i_1_n_0\,
      CO(2) => \tmp8_reg_1795_reg[3]_i_1_n_1\,
      CO(1) => \tmp8_reg_1795_reg[3]_i_1_n_2\,
      CO(0) => \tmp8_reg_1795_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => grp_fixed_point_mul_fu_615_ap_return(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => \tmp8_reg_1795[3]_i_6_n_0\,
      S(2) => \tmp8_reg_1795[3]_i_7_n_0\,
      S(1) => \tmp8_reg_1795[3]_i_8_n_0\,
      S(0) => \tmp8_reg_1795[3]_i_9_n_0\
    );
\tmp8_reg_1795_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_1795_reg[3]_i_1_n_0\,
      CO(3) => \tmp8_reg_1795_reg[7]_i_1_n_0\,
      CO(2) => \tmp8_reg_1795_reg[7]_i_1_n_1\,
      CO(1) => \tmp8_reg_1795_reg[7]_i_1_n_2\,
      CO(0) => \tmp8_reg_1795_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => grp_fixed_point_mul_fu_615_ap_return(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3) => \tmp8_reg_1795[7]_i_6_n_0\,
      S(2) => \tmp8_reg_1795[7]_i_7_n_0\,
      S(1) => \tmp8_reg_1795[7]_i_8_n_0\,
      S(0) => \tmp8_reg_1795[7]_i_9_n_0\
    );
\tmp8_reg_1795_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp8_reg_1795_reg[7]_i_10_n_0\,
      CO(2) => \tmp8_reg_1795_reg[7]_i_10_n_1\,
      CO(1) => \tmp8_reg_1795_reg[7]_i_10_n_2\,
      CO(0) => \tmp8_reg_1795_reg[7]_i_10_n_3\,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2(4 downto 1),
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\tmp_1_reg_137_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_6,
      Q => tmp_1_reg_137(0),
      R => '0'
    );
\tmp_1_reg_137_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_18,
      Q => tmp_1_reg_137(10),
      R => '0'
    );
\tmp_1_reg_137_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_17,
      Q => tmp_1_reg_137(11),
      R => '0'
    );
\tmp_1_reg_137_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_16,
      Q => tmp_1_reg_137(12),
      R => '0'
    );
\tmp_1_reg_137_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_15,
      Q => tmp_1_reg_137(13),
      R => '0'
    );
\tmp_1_reg_137_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_14,
      Q => tmp_1_reg_137(14),
      R => '0'
    );
\tmp_1_reg_137_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_13,
      Q => tmp_1_reg_137(15),
      R => '0'
    );
\tmp_1_reg_137_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_12,
      Q => tmp_1_reg_137(16),
      R => '0'
    );
\tmp_1_reg_137_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_11,
      Q => tmp_1_reg_137(17),
      R => '0'
    );
\tmp_1_reg_137_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_10,
      Q => tmp_1_reg_137(18),
      R => '0'
    );
\tmp_1_reg_137_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_9,
      Q => tmp_1_reg_137(19),
      R => '0'
    );
\tmp_1_reg_137_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_5,
      Q => tmp_1_reg_137(1),
      R => '0'
    );
\tmp_1_reg_137_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_8,
      Q => tmp_1_reg_137(20),
      R => '0'
    );
\tmp_1_reg_137_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_7,
      Q => tmp_1_reg_137(21),
      R => '0'
    );
\tmp_1_reg_137_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_4,
      Q => tmp_1_reg_137(2),
      R => '0'
    );
\tmp_1_reg_137_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_3,
      Q => tmp_1_reg_137(3),
      R => '0'
    );
\tmp_1_reg_137_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_2,
      Q => tmp_1_reg_137(4),
      R => '0'
    );
\tmp_1_reg_137_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_1,
      Q => tmp_1_reg_137(5),
      R => '0'
    );
\tmp_1_reg_137_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_0,
      Q => tmp_1_reg_137(6),
      R => '0'
    );
\tmp_1_reg_137_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_21,
      Q => tmp_1_reg_137(7),
      R => '0'
    );
\tmp_1_reg_137_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_20,
      Q => tmp_1_reg_137(8),
      R => '0'
    );
\tmp_1_reg_137_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_19,
      Q => tmp_1_reg_137(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp5_reg_1785_reg[23]\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    tmp95_cast_fu_1399_p1 : out STD_LOGIC_VECTOR ( 22 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_8_fu_103_p2 : out STD_LOGIC_VECTOR ( 20 downto 0 );
    tmp_fu_88_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_57_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    kernel_4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_1_reg_137_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_1_reg_137_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_1_reg_137_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_1_reg_137_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_1_reg_137_reg[21]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_1_reg_137 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_enable_reg_pp3_iter3_reg_rep : in STD_LOGIC;
    \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0\ : in STD_LOGIC;
    \window_1_0_reg_582_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_1_reg_137_reg[21]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_pipeline_reg_pp0_iter6_b_read_reg_117 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_pipeline_reg_pp0_iter6_a_read_reg_122 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep\ : in STD_LOGIC;
    tmp_3_fu_38_p2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \int_kernel_4_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_enable_reg_pp3_iter3_reg_rep_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_4 : entity is "fixed_point_mul";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_4 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal a_assign_fu_44_p3 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal a_assign_reg_127 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \a_assign_reg_127[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter6_a_read_reg_122_0 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal ap_pipeline_reg_pp0_iter6_b_read_reg_117_1 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal b_assign_reg_132 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cnn_conv_d4x4_k3xbkb_U0_n_0 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_1 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_10 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_11 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_12 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_13 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_14 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_15 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_16 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_17 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_18 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_19 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_2 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_20 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_21 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_3 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_4 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_5 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_6 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_7 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_8 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_9 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_622_ap_return : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \tmp5_reg_1785[23]_i_20_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[23]_i_23_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[3]_i_23_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[11]_i_15_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[11]_i_15_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[11]_i_15_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[11]_i_15_n_3\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[11]_i_34_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[11]_i_34_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[11]_i_34_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[11]_i_34_n_3\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[15]_i_15_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[15]_i_15_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[15]_i_15_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[15]_i_15_n_3\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[15]_i_34_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[15]_i_34_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[15]_i_34_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[15]_i_34_n_3\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[19]_i_15_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[19]_i_15_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[19]_i_15_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[19]_i_15_n_3\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[19]_i_34_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[19]_i_34_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[19]_i_34_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[19]_i_34_n_3\ : STD_LOGIC;
  signal \^tmp5_reg_1785_reg[23]\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \tmp5_reg_1785_reg[23]_i_13_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[23]_i_13_n_3\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[23]_i_36_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[23]_i_37_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[23]_i_37_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[23]_i_37_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[23]_i_37_n_3\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[3]_i_15_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[3]_i_15_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[3]_i_15_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[3]_i_15_n_3\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[7]_i_15_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[7]_i_15_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[7]_i_15_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[7]_i_15_n_3\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[7]_i_36_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[7]_i_36_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[7]_i_36_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[7]_i_36_n_3\ : STD_LOGIC;
  signal tmp_1_reg_137_2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^tmp_8_fu_103_p2\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \NLW_tmp5_reg_1785_reg[23]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_tmp5_reg_1785_reg[23]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp5_reg_1785_reg[23]_i_36_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp5_reg_1785_reg[23]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_622/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_622/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_622/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_622/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 ";
begin
  D(0) <= \^d\(0);
  \tmp5_reg_1785_reg[23]\(20 downto 0) <= \^tmp5_reg_1785_reg[23]\(20 downto 0);
  tmp_8_fu_103_p2(20 downto 0) <= \^tmp_8_fu_103_p2\(20 downto 0);
\a_assign_reg_127[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp3_iter3_reg_rep,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep\,
      I3 => \window_1_0_reg_582_reg[31]\(0),
      O => a_assign_fu_44_p3(0)
    );
\a_assign_reg_127[10]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(9),
      I1 => Q(10),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_0_reg_582_reg[31]\(10),
      I4 => Q(31),
      I5 => \window_1_0_reg_582_reg[31]\(31),
      O => a_assign_fu_44_p3(10)
    );
\a_assign_reg_127[11]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(10),
      I1 => Q(11),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_0_reg_582_reg[31]\(11),
      I4 => Q(31),
      I5 => \window_1_0_reg_582_reg[31]\(31),
      O => a_assign_fu_44_p3(11)
    );
\a_assign_reg_127[12]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(11),
      I1 => Q(12),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_0_reg_582_reg[31]\(12),
      I4 => Q(31),
      I5 => \window_1_0_reg_582_reg[31]\(31),
      O => a_assign_fu_44_p3(12)
    );
\a_assign_reg_127[13]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(12),
      I1 => Q(13),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_0_reg_582_reg[31]\(13),
      I4 => Q(31),
      I5 => \window_1_0_reg_582_reg[31]\(31),
      O => a_assign_fu_44_p3(13)
    );
\a_assign_reg_127[14]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(13),
      I1 => Q(14),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_0_reg_582_reg[31]\(14),
      I4 => Q(31),
      I5 => \window_1_0_reg_582_reg[31]\(31),
      O => a_assign_fu_44_p3(14)
    );
\a_assign_reg_127[15]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(14),
      I1 => Q(15),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_0_reg_582_reg[31]\(15),
      I4 => Q(31),
      I5 => \window_1_0_reg_582_reg[31]\(31),
      O => a_assign_fu_44_p3(15)
    );
\a_assign_reg_127[16]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(15),
      I1 => Q(16),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_0_reg_582_reg[31]\(16),
      I4 => Q(31),
      I5 => \window_1_0_reg_582_reg[31]\(31),
      O => a_assign_fu_44_p3(16)
    );
\a_assign_reg_127[17]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(16),
      I1 => Q(17),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_0_reg_582_reg[31]\(17),
      I4 => Q(31),
      I5 => \window_1_0_reg_582_reg[31]\(31),
      O => a_assign_fu_44_p3(17)
    );
\a_assign_reg_127[18]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(17),
      I1 => Q(18),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_0_reg_582_reg[31]\(18),
      I4 => Q(31),
      I5 => \window_1_0_reg_582_reg[31]\(31),
      O => a_assign_fu_44_p3(18)
    );
\a_assign_reg_127[19]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(18),
      I1 => Q(19),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_0_reg_582_reg[31]\(19),
      I4 => Q(31),
      I5 => \window_1_0_reg_582_reg[31]\(31),
      O => a_assign_fu_44_p3(19)
    );
\a_assign_reg_127[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(0),
      I1 => Q(1),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_0_reg_582_reg[31]\(1),
      I4 => Q(31),
      I5 => \window_1_0_reg_582_reg[31]\(31),
      O => a_assign_fu_44_p3(1)
    );
\a_assign_reg_127[20]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(19),
      I1 => Q(20),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_0_reg_582_reg[31]\(20),
      I4 => Q(31),
      I5 => \window_1_0_reg_582_reg[31]\(31),
      O => a_assign_fu_44_p3(20)
    );
\a_assign_reg_127[21]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(20),
      I1 => Q(21),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_0_reg_582_reg[31]\(21),
      I4 => Q(31),
      I5 => \window_1_0_reg_582_reg[31]\(31),
      O => a_assign_fu_44_p3(21)
    );
\a_assign_reg_127[22]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(21),
      I1 => Q(22),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_0_reg_582_reg[31]\(22),
      I4 => Q(31),
      I5 => \window_1_0_reg_582_reg[31]\(31),
      O => a_assign_fu_44_p3(22)
    );
\a_assign_reg_127[23]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(22),
      I1 => Q(23),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_0_reg_582_reg[31]\(23),
      I4 => Q(31),
      I5 => \window_1_0_reg_582_reg[31]\(31),
      O => a_assign_fu_44_p3(23)
    );
\a_assign_reg_127[24]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(23),
      I1 => Q(24),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_0_reg_582_reg[31]\(24),
      I4 => Q(31),
      I5 => \window_1_0_reg_582_reg[31]\(31),
      O => a_assign_fu_44_p3(24)
    );
\a_assign_reg_127[25]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(24),
      I1 => Q(25),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_0_reg_582_reg[31]\(25),
      I4 => Q(31),
      I5 => \window_1_0_reg_582_reg[31]\(31),
      O => a_assign_fu_44_p3(25)
    );
\a_assign_reg_127[26]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(25),
      I1 => Q(26),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_0_reg_582_reg[31]\(26),
      I4 => Q(31),
      I5 => \window_1_0_reg_582_reg[31]\(31),
      O => a_assign_fu_44_p3(26)
    );
\a_assign_reg_127[27]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(26),
      I1 => Q(27),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_0_reg_582_reg[31]\(27),
      I4 => Q(31),
      I5 => \window_1_0_reg_582_reg[31]\(31),
      O => a_assign_fu_44_p3(27)
    );
\a_assign_reg_127[28]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(27),
      I1 => Q(28),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_0_reg_582_reg[31]\(28),
      I4 => Q(31),
      I5 => \window_1_0_reg_582_reg[31]\(31),
      O => a_assign_fu_44_p3(28)
    );
\a_assign_reg_127[29]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(28),
      I1 => Q(29),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_0_reg_582_reg[31]\(29),
      I4 => Q(31),
      I5 => \window_1_0_reg_582_reg[31]\(31),
      O => a_assign_fu_44_p3(29)
    );
\a_assign_reg_127[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(1),
      I1 => Q(2),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_0_reg_582_reg[31]\(2),
      I4 => Q(31),
      I5 => \window_1_0_reg_582_reg[31]\(31),
      O => a_assign_fu_44_p3(2)
    );
\a_assign_reg_127[30]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(29),
      I1 => Q(30),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_0_reg_582_reg[31]\(30),
      I4 => Q(31),
      I5 => \window_1_0_reg_582_reg[31]\(31),
      O => a_assign_fu_44_p3(30)
    );
\a_assign_reg_127[31]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A0000"
    )
        port map (
      I0 => \window_1_0_reg_582_reg[31]\(31),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep,
      I3 => Q(31),
      I4 => tmp_3_fu_38_p2(30),
      O => \a_assign_reg_127[31]_i_1__1_n_0\
    );
\a_assign_reg_127[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(2),
      I1 => Q(3),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_0_reg_582_reg[31]\(3),
      I4 => Q(31),
      I5 => \window_1_0_reg_582_reg[31]\(31),
      O => a_assign_fu_44_p3(3)
    );
\a_assign_reg_127[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(3),
      I1 => Q(4),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_0_reg_582_reg[31]\(4),
      I4 => Q(31),
      I5 => \window_1_0_reg_582_reg[31]\(31),
      O => a_assign_fu_44_p3(4)
    );
\a_assign_reg_127[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(4),
      I1 => Q(5),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_0_reg_582_reg[31]\(5),
      I4 => Q(31),
      I5 => \window_1_0_reg_582_reg[31]\(31),
      O => a_assign_fu_44_p3(5)
    );
\a_assign_reg_127[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(5),
      I1 => Q(6),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_0_reg_582_reg[31]\(6),
      I4 => Q(31),
      I5 => \window_1_0_reg_582_reg[31]\(31),
      O => a_assign_fu_44_p3(6)
    );
\a_assign_reg_127[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(6),
      I1 => Q(7),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_0_reg_582_reg[31]\(7),
      I4 => Q(31),
      I5 => \window_1_0_reg_582_reg[31]\(31),
      O => a_assign_fu_44_p3(7)
    );
\a_assign_reg_127[8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(7),
      I1 => Q(8),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_0_reg_582_reg[31]\(8),
      I4 => Q(31),
      I5 => \window_1_0_reg_582_reg[31]\(31),
      O => a_assign_fu_44_p3(8)
    );
\a_assign_reg_127[9]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(8),
      I1 => Q(9),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_0_reg_582_reg[31]\(9),
      I4 => Q(31),
      I5 => \window_1_0_reg_582_reg[31]\(31),
      O => a_assign_fu_44_p3(9)
    );
\a_assign_reg_127_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(0),
      Q => a_assign_reg_127(0),
      R => '0'
    );
\a_assign_reg_127_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(10),
      Q => a_assign_reg_127(10),
      R => '0'
    );
\a_assign_reg_127_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(11),
      Q => a_assign_reg_127(11),
      R => '0'
    );
\a_assign_reg_127_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(12),
      Q => a_assign_reg_127(12),
      R => '0'
    );
\a_assign_reg_127_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(13),
      Q => a_assign_reg_127(13),
      R => '0'
    );
\a_assign_reg_127_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(14),
      Q => a_assign_reg_127(14),
      R => '0'
    );
\a_assign_reg_127_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(15),
      Q => a_assign_reg_127(15),
      R => '0'
    );
\a_assign_reg_127_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(16),
      Q => a_assign_reg_127(16),
      R => '0'
    );
\a_assign_reg_127_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(17),
      Q => a_assign_reg_127(17),
      R => '0'
    );
\a_assign_reg_127_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(18),
      Q => a_assign_reg_127(18),
      R => '0'
    );
\a_assign_reg_127_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(19),
      Q => a_assign_reg_127(19),
      R => '0'
    );
\a_assign_reg_127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(1),
      Q => a_assign_reg_127(1),
      R => '0'
    );
\a_assign_reg_127_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(20),
      Q => a_assign_reg_127(20),
      R => '0'
    );
\a_assign_reg_127_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(21),
      Q => a_assign_reg_127(21),
      R => '0'
    );
\a_assign_reg_127_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(22),
      Q => a_assign_reg_127(22),
      R => '0'
    );
\a_assign_reg_127_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(23),
      Q => a_assign_reg_127(23),
      R => '0'
    );
\a_assign_reg_127_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(24),
      Q => a_assign_reg_127(24),
      R => '0'
    );
\a_assign_reg_127_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(25),
      Q => a_assign_reg_127(25),
      R => '0'
    );
\a_assign_reg_127_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(26),
      Q => a_assign_reg_127(26),
      R => '0'
    );
\a_assign_reg_127_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(27),
      Q => a_assign_reg_127(27),
      R => '0'
    );
\a_assign_reg_127_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(28),
      Q => a_assign_reg_127(28),
      R => '0'
    );
\a_assign_reg_127_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(29),
      Q => a_assign_reg_127(29),
      R => '0'
    );
\a_assign_reg_127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(2),
      Q => a_assign_reg_127(2),
      R => '0'
    );
\a_assign_reg_127_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(30),
      Q => a_assign_reg_127(30),
      R => '0'
    );
\a_assign_reg_127_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \a_assign_reg_127[31]_i_1__1_n_0\,
      Q => a_assign_reg_127(31),
      R => '0'
    );
\a_assign_reg_127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(3),
      Q => a_assign_reg_127(3),
      R => '0'
    );
\a_assign_reg_127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(4),
      Q => a_assign_reg_127(4),
      R => '0'
    );
\a_assign_reg_127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(5),
      Q => a_assign_reg_127(5),
      R => '0'
    );
\a_assign_reg_127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(6),
      Q => a_assign_reg_127(6),
      R => '0'
    );
\a_assign_reg_127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(7),
      Q => a_assign_reg_127(7),
      R => '0'
    );
\a_assign_reg_127_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(8),
      Q => a_assign_reg_127(8),
      R => '0'
    );
\a_assign_reg_127_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(9),
      Q => a_assign_reg_127(9),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => \^d\(0),
      Q => \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0\
    );
\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => kernel_4(1),
      Q => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0\
    );
\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0\,
      Q => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0\,
      Q => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      R => '0'
    );
\b_assign_reg_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => kernel_4(0),
      Q => b_assign_reg_132(0),
      R => '0'
    );
\b_assign_reg_132_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_4_reg[31]\(9),
      Q => b_assign_reg_132(10),
      R => '0'
    );
\b_assign_reg_132_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_4_reg[31]\(10),
      Q => b_assign_reg_132(11),
      R => '0'
    );
\b_assign_reg_132_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_4_reg[31]\(11),
      Q => b_assign_reg_132(12),
      R => '0'
    );
\b_assign_reg_132_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_4_reg[31]\(12),
      Q => b_assign_reg_132(13),
      R => '0'
    );
\b_assign_reg_132_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_4_reg[31]\(13),
      Q => b_assign_reg_132(14),
      R => '0'
    );
\b_assign_reg_132_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_4_reg[31]\(14),
      Q => b_assign_reg_132(15),
      R => '0'
    );
\b_assign_reg_132_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_4_reg[31]\(15),
      Q => b_assign_reg_132(16),
      R => '0'
    );
\b_assign_reg_132_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_4_reg[31]\(16),
      Q => b_assign_reg_132(17),
      R => '0'
    );
\b_assign_reg_132_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_4_reg[31]\(17),
      Q => b_assign_reg_132(18),
      R => '0'
    );
\b_assign_reg_132_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_4_reg[31]\(18),
      Q => b_assign_reg_132(19),
      R => '0'
    );
\b_assign_reg_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_4_reg[31]\(0),
      Q => b_assign_reg_132(1),
      R => '0'
    );
\b_assign_reg_132_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_4_reg[31]\(19),
      Q => b_assign_reg_132(20),
      R => '0'
    );
\b_assign_reg_132_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_4_reg[31]\(20),
      Q => b_assign_reg_132(21),
      R => '0'
    );
\b_assign_reg_132_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_4_reg[31]\(21),
      Q => b_assign_reg_132(22),
      R => '0'
    );
\b_assign_reg_132_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_4_reg[31]\(22),
      Q => b_assign_reg_132(23),
      R => '0'
    );
\b_assign_reg_132_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_4_reg[31]\(23),
      Q => b_assign_reg_132(24),
      R => '0'
    );
\b_assign_reg_132_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_4_reg[31]\(24),
      Q => b_assign_reg_132(25),
      R => '0'
    );
\b_assign_reg_132_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_4_reg[31]\(25),
      Q => b_assign_reg_132(26),
      R => '0'
    );
\b_assign_reg_132_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_4_reg[31]\(26),
      Q => b_assign_reg_132(27),
      R => '0'
    );
\b_assign_reg_132_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_4_reg[31]\(27),
      Q => b_assign_reg_132(28),
      R => '0'
    );
\b_assign_reg_132_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_4_reg[31]\(28),
      Q => b_assign_reg_132(29),
      R => '0'
    );
\b_assign_reg_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_4_reg[31]\(1),
      Q => b_assign_reg_132(2),
      R => '0'
    );
\b_assign_reg_132_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_4_reg[31]\(29),
      Q => b_assign_reg_132(30),
      R => '0'
    );
\b_assign_reg_132_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_4_reg[31]\(30),
      Q => b_assign_reg_132(31),
      R => '0'
    );
\b_assign_reg_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_4_reg[31]\(2),
      Q => b_assign_reg_132(3),
      R => '0'
    );
\b_assign_reg_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_4_reg[31]\(3),
      Q => b_assign_reg_132(4),
      R => '0'
    );
\b_assign_reg_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_4_reg[31]\(4),
      Q => b_assign_reg_132(5),
      R => '0'
    );
\b_assign_reg_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_4_reg[31]\(5),
      Q => b_assign_reg_132(6),
      R => '0'
    );
\b_assign_reg_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_4_reg[31]\(6),
      Q => b_assign_reg_132(7),
      R => '0'
    );
\b_assign_reg_132_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_4_reg[31]\(7),
      Q => b_assign_reg_132(8),
      R => '0'
    );
\b_assign_reg_132_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_4_reg[31]\(8),
      Q => b_assign_reg_132(9),
      R => '0'
    );
cnn_conv_d4x4_k3xbkb_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_15
     port map (
      Q(31 downto 0) => a_assign_reg_127(31 downto 0),
      ap_clk => ap_clk,
      \b_assign_reg_132_reg[31]\(31 downto 0) => b_assign_reg_132(31 downto 0),
      p_57_in => p_57_in,
      \tmp_1_reg_137_reg[0]\ => cnn_conv_d4x4_k3xbkb_U0_n_6,
      \tmp_1_reg_137_reg[1]\ => cnn_conv_d4x4_k3xbkb_U0_n_5,
      \tmp_1_reg_137_reg[21]\(14) => cnn_conv_d4x4_k3xbkb_U0_n_7,
      \tmp_1_reg_137_reg[21]\(13) => cnn_conv_d4x4_k3xbkb_U0_n_8,
      \tmp_1_reg_137_reg[21]\(12) => cnn_conv_d4x4_k3xbkb_U0_n_9,
      \tmp_1_reg_137_reg[21]\(11) => cnn_conv_d4x4_k3xbkb_U0_n_10,
      \tmp_1_reg_137_reg[21]\(10) => cnn_conv_d4x4_k3xbkb_U0_n_11,
      \tmp_1_reg_137_reg[21]\(9) => cnn_conv_d4x4_k3xbkb_U0_n_12,
      \tmp_1_reg_137_reg[21]\(8) => cnn_conv_d4x4_k3xbkb_U0_n_13,
      \tmp_1_reg_137_reg[21]\(7) => cnn_conv_d4x4_k3xbkb_U0_n_14,
      \tmp_1_reg_137_reg[21]\(6) => cnn_conv_d4x4_k3xbkb_U0_n_15,
      \tmp_1_reg_137_reg[21]\(5) => cnn_conv_d4x4_k3xbkb_U0_n_16,
      \tmp_1_reg_137_reg[21]\(4) => cnn_conv_d4x4_k3xbkb_U0_n_17,
      \tmp_1_reg_137_reg[21]\(3) => cnn_conv_d4x4_k3xbkb_U0_n_18,
      \tmp_1_reg_137_reg[21]\(2) => cnn_conv_d4x4_k3xbkb_U0_n_19,
      \tmp_1_reg_137_reg[21]\(1) => cnn_conv_d4x4_k3xbkb_U0_n_20,
      \tmp_1_reg_137_reg[21]\(0) => cnn_conv_d4x4_k3xbkb_U0_n_21,
      \tmp_1_reg_137_reg[2]\ => cnn_conv_d4x4_k3xbkb_U0_n_4,
      \tmp_1_reg_137_reg[3]\ => cnn_conv_d4x4_k3xbkb_U0_n_3,
      \tmp_1_reg_137_reg[4]\ => cnn_conv_d4x4_k3xbkb_U0_n_2,
      \tmp_1_reg_137_reg[5]\ => cnn_conv_d4x4_k3xbkb_U0_n_1,
      \tmp_1_reg_137_reg[6]\ => cnn_conv_d4x4_k3xbkb_U0_n_0
    );
\tmp5_reg_1785[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => \^tmp_8_fu_103_p2\(10),
      I1 => \^tmp5_reg_1785_reg[23]\(10),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_622_ap_return(11)
    );
\tmp5_reg_1785[11]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => \^tmp_8_fu_103_p2\(9),
      I1 => \^tmp5_reg_1785_reg[23]\(9),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_622_ap_return(10)
    );
\tmp5_reg_1785[11]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => \^tmp_8_fu_103_p2\(8),
      I1 => \^tmp5_reg_1785_reg[23]\(8),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_622_ap_return(9)
    );
\tmp5_reg_1785[11]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => \^tmp_8_fu_103_p2\(7),
      I1 => \^tmp5_reg_1785_reg[23]\(7),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_622_ap_return(8)
    );
\tmp5_reg_1785[11]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp5_reg_1785_reg[23]\(7),
      O => p_0_in(8)
    );
\tmp5_reg_1785[11]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp5_reg_1785_reg[23]\(6),
      O => p_0_in(7)
    );
\tmp5_reg_1785[11]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp5_reg_1785_reg[23]\(5),
      O => p_0_in(6)
    );
\tmp5_reg_1785[11]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp5_reg_1785_reg[23]\(4),
      O => p_0_in(5)
    );
\tmp5_reg_1785[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => \^tmp_8_fu_103_p2\(14),
      I1 => \^tmp5_reg_1785_reg[23]\(14),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_622_ap_return(15)
    );
\tmp5_reg_1785[15]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => \^tmp_8_fu_103_p2\(13),
      I1 => \^tmp5_reg_1785_reg[23]\(13),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_622_ap_return(14)
    );
\tmp5_reg_1785[15]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => \^tmp_8_fu_103_p2\(12),
      I1 => \^tmp5_reg_1785_reg[23]\(12),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_622_ap_return(13)
    );
\tmp5_reg_1785[15]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => \^tmp_8_fu_103_p2\(11),
      I1 => \^tmp5_reg_1785_reg[23]\(11),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_622_ap_return(12)
    );
\tmp5_reg_1785[15]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp5_reg_1785_reg[23]\(11),
      O => p_0_in(12)
    );
\tmp5_reg_1785[15]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp5_reg_1785_reg[23]\(10),
      O => p_0_in(11)
    );
\tmp5_reg_1785[15]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp5_reg_1785_reg[23]\(9),
      O => p_0_in(10)
    );
\tmp5_reg_1785[15]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp5_reg_1785_reg[23]\(8),
      O => p_0_in(9)
    );
\tmp5_reg_1785[19]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => \^tmp_8_fu_103_p2\(18),
      I1 => \^tmp5_reg_1785_reg[23]\(18),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_622_ap_return(19)
    );
\tmp5_reg_1785[19]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => \^tmp_8_fu_103_p2\(17),
      I1 => \^tmp5_reg_1785_reg[23]\(17),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_622_ap_return(18)
    );
\tmp5_reg_1785[19]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => \^tmp_8_fu_103_p2\(16),
      I1 => \^tmp5_reg_1785_reg[23]\(16),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_622_ap_return(17)
    );
\tmp5_reg_1785[19]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => \^tmp_8_fu_103_p2\(15),
      I1 => \^tmp5_reg_1785_reg[23]\(15),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_622_ap_return(16)
    );
\tmp5_reg_1785[19]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp5_reg_1785_reg[23]\(15),
      O => p_0_in(16)
    );
\tmp5_reg_1785[19]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp5_reg_1785_reg[23]\(14),
      O => p_0_in(15)
    );
\tmp5_reg_1785[19]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp5_reg_1785_reg[23]\(13),
      O => p_0_in(14)
    );
\tmp5_reg_1785[19]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp5_reg_1785_reg[23]\(12),
      O => p_0_in(13)
    );
\tmp5_reg_1785[23]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => \tmp5_reg_1785_reg[23]_i_36_n_2\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I2 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => \tmp5_reg_1785[23]_i_20_n_0\
    );
\tmp5_reg_1785[23]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => \^tmp_8_fu_103_p2\(20),
      I1 => \^tmp5_reg_1785_reg[23]\(20),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_622_ap_return(21)
    );
\tmp5_reg_1785[23]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => \^tmp_8_fu_103_p2\(19),
      I1 => \^tmp5_reg_1785_reg[23]\(19),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_622_ap_return(20)
    );
\tmp5_reg_1785[23]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"141414EB14EB1414"
    )
        port map (
      I0 => \tmp5_reg_1785_reg[23]_i_36_n_2\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I2 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      I3 => \tmp_1_reg_137_reg[21]_1\(0),
      I4 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(0),
      I5 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      O => \tmp5_reg_1785[23]_i_23_n_0\
    );
\tmp5_reg_1785[23]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I1 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => tmp_fu_88_p2(0)
    );
\tmp5_reg_1785[23]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp5_reg_1785_reg[23]\(20),
      O => p_0_in(21)
    );
\tmp5_reg_1785[23]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp5_reg_1785_reg[23]\(19),
      O => p_0_in(20)
    );
\tmp5_reg_1785[23]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp5_reg_1785_reg[23]\(18),
      O => p_0_in(19)
    );
\tmp5_reg_1785[23]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp5_reg_1785_reg[23]\(17),
      O => p_0_in(18)
    );
\tmp5_reg_1785[23]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp5_reg_1785_reg[23]\(16),
      O => p_0_in(17)
    );
\tmp5_reg_1785[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => \^tmp_8_fu_103_p2\(2),
      I1 => \^tmp5_reg_1785_reg[23]\(2),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_622_ap_return(3)
    );
\tmp5_reg_1785[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => \^tmp_8_fu_103_p2\(1),
      I1 => \^tmp5_reg_1785_reg[23]\(1),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_622_ap_return(2)
    );
\tmp5_reg_1785[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => \^tmp_8_fu_103_p2\(0),
      I1 => \^tmp5_reg_1785_reg[23]\(0),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_622_ap_return(1)
    );
\tmp5_reg_1785[3]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_1_reg_137_2(0),
      O => grp_fixed_point_mul_fu_622_ap_return(0)
    );
\tmp5_reg_1785[3]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_137_2(0),
      I1 => tmp_1_reg_137(0),
      O => \tmp5_reg_1785[3]_i_23_n_0\
    );
\tmp5_reg_1785[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => \^tmp_8_fu_103_p2\(6),
      I1 => \^tmp5_reg_1785_reg[23]\(6),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_622_ap_return(7)
    );
\tmp5_reg_1785[7]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => \^tmp_8_fu_103_p2\(5),
      I1 => \^tmp5_reg_1785_reg[23]\(5),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_622_ap_return(6)
    );
\tmp5_reg_1785[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => \^tmp_8_fu_103_p2\(4),
      I1 => \^tmp5_reg_1785_reg[23]\(4),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_622_ap_return(5)
    );
\tmp5_reg_1785[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => \^tmp_8_fu_103_p2\(3),
      I1 => \^tmp5_reg_1785_reg[23]\(3),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_622_ap_return(4)
    );
\tmp5_reg_1785[7]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(0),
      O => p_0_in(0)
    );
\tmp5_reg_1785[7]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp5_reg_1785_reg[23]\(3),
      O => p_0_in(4)
    );
\tmp5_reg_1785[7]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp5_reg_1785_reg[23]\(2),
      O => p_0_in(3)
    );
\tmp5_reg_1785[7]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp5_reg_1785_reg[23]\(1),
      O => p_0_in(2)
    );
\tmp5_reg_1785[7]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp5_reg_1785_reg[23]\(0),
      O => p_0_in(1)
    );
\tmp5_reg_1785_reg[11]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[7]_i_15_n_0\,
      CO(3) => \tmp5_reg_1785_reg[11]_i_15_n_0\,
      CO(2) => \tmp5_reg_1785_reg[11]_i_15_n_1\,
      CO(1) => \tmp5_reg_1785_reg[11]_i_15_n_2\,
      CO(0) => \tmp5_reg_1785_reg[11]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => grp_fixed_point_mul_fu_622_ap_return(11 downto 8),
      O(3 downto 0) => tmp95_cast_fu_1399_p1(11 downto 8),
      S(3 downto 0) => \tmp_1_reg_137_reg[11]_0\(3 downto 0)
    );
\tmp5_reg_1785_reg[11]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[7]_i_36_n_0\,
      CO(3) => \tmp5_reg_1785_reg[11]_i_34_n_0\,
      CO(2) => \tmp5_reg_1785_reg[11]_i_34_n_1\,
      CO(1) => \tmp5_reg_1785_reg[11]_i_34_n_2\,
      CO(0) => \tmp5_reg_1785_reg[11]_i_34_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^tmp_8_fu_103_p2\(7 downto 4),
      S(3 downto 0) => p_0_in(8 downto 5)
    );
\tmp5_reg_1785_reg[15]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[11]_i_15_n_0\,
      CO(3) => \tmp5_reg_1785_reg[15]_i_15_n_0\,
      CO(2) => \tmp5_reg_1785_reg[15]_i_15_n_1\,
      CO(1) => \tmp5_reg_1785_reg[15]_i_15_n_2\,
      CO(0) => \tmp5_reg_1785_reg[15]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => grp_fixed_point_mul_fu_622_ap_return(15 downto 12),
      O(3 downto 0) => tmp95_cast_fu_1399_p1(15 downto 12),
      S(3 downto 0) => \tmp_1_reg_137_reg[15]_0\(3 downto 0)
    );
\tmp5_reg_1785_reg[15]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[11]_i_34_n_0\,
      CO(3) => \tmp5_reg_1785_reg[15]_i_34_n_0\,
      CO(2) => \tmp5_reg_1785_reg[15]_i_34_n_1\,
      CO(1) => \tmp5_reg_1785_reg[15]_i_34_n_2\,
      CO(0) => \tmp5_reg_1785_reg[15]_i_34_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^tmp_8_fu_103_p2\(11 downto 8),
      S(3 downto 0) => p_0_in(12 downto 9)
    );
\tmp5_reg_1785_reg[19]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[15]_i_15_n_0\,
      CO(3) => \tmp5_reg_1785_reg[19]_i_15_n_0\,
      CO(2) => \tmp5_reg_1785_reg[19]_i_15_n_1\,
      CO(1) => \tmp5_reg_1785_reg[19]_i_15_n_2\,
      CO(0) => \tmp5_reg_1785_reg[19]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => grp_fixed_point_mul_fu_622_ap_return(19 downto 16),
      O(3 downto 0) => tmp95_cast_fu_1399_p1(19 downto 16),
      S(3 downto 0) => \tmp_1_reg_137_reg[19]_0\(3 downto 0)
    );
\tmp5_reg_1785_reg[19]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[15]_i_34_n_0\,
      CO(3) => \tmp5_reg_1785_reg[19]_i_34_n_0\,
      CO(2) => \tmp5_reg_1785_reg[19]_i_34_n_1\,
      CO(1) => \tmp5_reg_1785_reg[19]_i_34_n_2\,
      CO(0) => \tmp5_reg_1785_reg[19]_i_34_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^tmp_8_fu_103_p2\(15 downto 12),
      S(3 downto 0) => p_0_in(16 downto 13)
    );
\tmp5_reg_1785_reg[23]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[19]_i_15_n_0\,
      CO(3) => CO(0),
      CO(2) => \NLW_tmp5_reg_1785_reg[23]_i_13_CO_UNCONNECTED\(2),
      CO(1) => \tmp5_reg_1785_reg[23]_i_13_n_2\,
      CO(0) => \tmp5_reg_1785_reg[23]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp5_reg_1785[23]_i_20_n_0\,
      DI(1 downto 0) => grp_fixed_point_mul_fu_622_ap_return(21 downto 20),
      O(3) => \NLW_tmp5_reg_1785_reg[23]_i_13_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp95_cast_fu_1399_p1(22 downto 20),
      S(3) => '1',
      S(2) => \tmp5_reg_1785[23]_i_23_n_0\,
      S(1 downto 0) => \tmp_1_reg_137_reg[21]_0\(1 downto 0)
    );
\tmp5_reg_1785_reg[23]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[23]_i_37_n_0\,
      CO(3 downto 2) => \NLW_tmp5_reg_1785_reg[23]_i_36_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp5_reg_1785_reg[23]_i_36_n_2\,
      CO(0) => \NLW_tmp5_reg_1785_reg[23]_i_36_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp5_reg_1785_reg[23]_i_36_O_UNCONNECTED\(3 downto 1),
      O(0) => \^tmp_8_fu_103_p2\(20),
      S(3 downto 1) => B"001",
      S(0) => p_0_in(21)
    );
\tmp5_reg_1785_reg[23]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[19]_i_34_n_0\,
      CO(3) => \tmp5_reg_1785_reg[23]_i_37_n_0\,
      CO(2) => \tmp5_reg_1785_reg[23]_i_37_n_1\,
      CO(1) => \tmp5_reg_1785_reg[23]_i_37_n_2\,
      CO(0) => \tmp5_reg_1785_reg[23]_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^tmp_8_fu_103_p2\(19 downto 16),
      S(3 downto 0) => p_0_in(20 downto 17)
    );
\tmp5_reg_1785_reg[3]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp5_reg_1785_reg[3]_i_15_n_0\,
      CO(2) => \tmp5_reg_1785_reg[3]_i_15_n_1\,
      CO(1) => \tmp5_reg_1785_reg[3]_i_15_n_2\,
      CO(0) => \tmp5_reg_1785_reg[3]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => grp_fixed_point_mul_fu_622_ap_return(3 downto 0),
      O(3 downto 0) => tmp95_cast_fu_1399_p1(3 downto 0),
      S(3 downto 1) => S(2 downto 0),
      S(0) => \tmp5_reg_1785[3]_i_23_n_0\
    );
\tmp5_reg_1785_reg[7]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[3]_i_15_n_0\,
      CO(3) => \tmp5_reg_1785_reg[7]_i_15_n_0\,
      CO(2) => \tmp5_reg_1785_reg[7]_i_15_n_1\,
      CO(1) => \tmp5_reg_1785_reg[7]_i_15_n_2\,
      CO(0) => \tmp5_reg_1785_reg[7]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => grp_fixed_point_mul_fu_622_ap_return(7 downto 4),
      O(3 downto 0) => tmp95_cast_fu_1399_p1(7 downto 4),
      S(3 downto 0) => \tmp_1_reg_137_reg[7]_0\(3 downto 0)
    );
\tmp5_reg_1785_reg[7]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp5_reg_1785_reg[7]_i_36_n_0\,
      CO(2) => \tmp5_reg_1785_reg[7]_i_36_n_1\,
      CO(1) => \tmp5_reg_1785_reg[7]_i_36_n_2\,
      CO(0) => \tmp5_reg_1785_reg[7]_i_36_n_3\,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^tmp_8_fu_103_p2\(3 downto 0),
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\tmp_1_reg_137_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_6,
      Q => tmp_1_reg_137_2(0),
      R => '0'
    );
\tmp_1_reg_137_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_18,
      Q => \^tmp5_reg_1785_reg[23]\(9),
      R => '0'
    );
\tmp_1_reg_137_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_17,
      Q => \^tmp5_reg_1785_reg[23]\(10),
      R => '0'
    );
\tmp_1_reg_137_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_16,
      Q => \^tmp5_reg_1785_reg[23]\(11),
      R => '0'
    );
\tmp_1_reg_137_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_15,
      Q => \^tmp5_reg_1785_reg[23]\(12),
      R => '0'
    );
\tmp_1_reg_137_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_14,
      Q => \^tmp5_reg_1785_reg[23]\(13),
      R => '0'
    );
\tmp_1_reg_137_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_13,
      Q => \^tmp5_reg_1785_reg[23]\(14),
      R => '0'
    );
\tmp_1_reg_137_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_12,
      Q => \^tmp5_reg_1785_reg[23]\(15),
      R => '0'
    );
\tmp_1_reg_137_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_11,
      Q => \^tmp5_reg_1785_reg[23]\(16),
      R => '0'
    );
\tmp_1_reg_137_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_10,
      Q => \^tmp5_reg_1785_reg[23]\(17),
      R => '0'
    );
\tmp_1_reg_137_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_9,
      Q => \^tmp5_reg_1785_reg[23]\(18),
      R => '0'
    );
\tmp_1_reg_137_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_5,
      Q => \^tmp5_reg_1785_reg[23]\(0),
      R => '0'
    );
\tmp_1_reg_137_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_8,
      Q => \^tmp5_reg_1785_reg[23]\(19),
      R => '0'
    );
\tmp_1_reg_137_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_7,
      Q => \^tmp5_reg_1785_reg[23]\(20),
      R => '0'
    );
\tmp_1_reg_137_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_4,
      Q => \^tmp5_reg_1785_reg[23]\(1),
      R => '0'
    );
\tmp_1_reg_137_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_3,
      Q => \^tmp5_reg_1785_reg[23]\(2),
      R => '0'
    );
\tmp_1_reg_137_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_2,
      Q => \^tmp5_reg_1785_reg[23]\(3),
      R => '0'
    );
\tmp_1_reg_137_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_1,
      Q => \^tmp5_reg_1785_reg[23]\(4),
      R => '0'
    );
\tmp_1_reg_137_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_0,
      Q => \^tmp5_reg_1785_reg[23]\(5),
      R => '0'
    );
\tmp_1_reg_137_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_21,
      Q => \^tmp5_reg_1785_reg[23]\(6),
      R => '0'
    );
\tmp_1_reg_137_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_20,
      Q => \^tmp5_reg_1785_reg[23]\(7),
      R => '0'
    );
\tmp_1_reg_137_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_19,
      Q => \^tmp5_reg_1785_reg[23]\(8),
      R => '0'
    );
\window_1_0_read_as_fu_168[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(31),
      I1 => ap_enable_reg_pp3_iter3_reg_rep,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \window_1_0_reg_582_reg[31]\(31),
      O => \^d\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_5 is
  port (
    ap_pipeline_reg_pp0_iter6_a_read_reg_122 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_pipeline_reg_pp0_iter6_b_read_reg_117 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp5_reg_1785_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp5_reg_1785_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp5_reg_1785_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp5_reg_1785_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp5_reg_1785_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp5_reg_1785_reg[23]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp5_reg_1785_reg[23]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_57_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    kernel_5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_fu_88_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_1_reg_137_reg[21]_0\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    tmp_8_fu_103_p2 : in STD_LOGIC_VECTOR ( 20 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_enable_reg_pp3_iter3_reg_rep : in STD_LOGIC;
    \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0\ : in STD_LOGIC;
    \window_1_1_reg_571_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep\ : in STD_LOGIC;
    tmp_3_fu_38_p2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    D : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_enable_reg_pp3_iter3_reg_rep_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_5 : entity is "fixed_point_mul";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_5 is
  signal a_assign_fu_44_p3 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal a_assign_reg_127 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \a_assign_reg_127[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0\ : STD_LOGIC;
  signal \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal b_assign_reg_132 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cnn_conv_d4x4_k3xbkb_U0_n_0 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_1 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_10 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_11 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_12 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_13 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_14 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_15 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_16 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_17 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_18 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_19 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_2 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_20 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_21 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_3 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_4 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_5 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_6 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_7 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_8 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_9 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \tmp5_reg_1785_reg[11]_i_35_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[11]_i_35_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[11]_i_35_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[11]_i_35_n_3\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[15]_i_35_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[15]_i_35_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[15]_i_35_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[15]_i_35_n_3\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[19]_i_35_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[19]_i_35_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[19]_i_35_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[19]_i_35_n_3\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[23]_i_41_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[23]_i_41_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[23]_i_41_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[23]_i_41_n_3\ : STD_LOGIC;
  signal \^tmp5_reg_1785_reg[3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tmp5_reg_1785_reg[7]_i_37_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[7]_i_37_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[7]_i_37_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[7]_i_37_n_3\ : STD_LOGIC;
  signal tmp_1_reg_137 : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal tmp_8_fu_103_p2_0 : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal tmp_fu_88_p2_1 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal window_1_1_phi_fu_574_p4 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \NLW_tmp5_reg_1785_reg[23]_i_38_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp5_reg_1785_reg[23]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_630/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_630/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_630/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_630/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 ";
begin
  ap_pipeline_reg_pp0_iter6_a_read_reg_122(0) <= \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0);
  ap_pipeline_reg_pp0_iter6_b_read_reg_117(0) <= \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0);
  \tmp5_reg_1785_reg[3]\(0) <= \^tmp5_reg_1785_reg[3]\(0);
\a_assign_reg_127[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp3_iter3_reg_rep,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep\,
      I3 => \window_1_1_reg_571_reg[31]\(0),
      O => a_assign_fu_44_p3(0)
    );
\a_assign_reg_127[10]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(9),
      I1 => Q(10),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_1_reg_571_reg[31]\(10),
      I4 => Q(31),
      I5 => \window_1_1_reg_571_reg[31]\(31),
      O => a_assign_fu_44_p3(10)
    );
\a_assign_reg_127[11]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(10),
      I1 => Q(11),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_1_reg_571_reg[31]\(11),
      I4 => Q(31),
      I5 => \window_1_1_reg_571_reg[31]\(31),
      O => a_assign_fu_44_p3(11)
    );
\a_assign_reg_127[12]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(11),
      I1 => Q(12),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_1_reg_571_reg[31]\(12),
      I4 => Q(31),
      I5 => \window_1_1_reg_571_reg[31]\(31),
      O => a_assign_fu_44_p3(12)
    );
\a_assign_reg_127[13]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(12),
      I1 => Q(13),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_1_reg_571_reg[31]\(13),
      I4 => Q(31),
      I5 => \window_1_1_reg_571_reg[31]\(31),
      O => a_assign_fu_44_p3(13)
    );
\a_assign_reg_127[14]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(13),
      I1 => Q(14),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_1_reg_571_reg[31]\(14),
      I4 => Q(31),
      I5 => \window_1_1_reg_571_reg[31]\(31),
      O => a_assign_fu_44_p3(14)
    );
\a_assign_reg_127[15]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(14),
      I1 => Q(15),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_1_reg_571_reg[31]\(15),
      I4 => Q(31),
      I5 => \window_1_1_reg_571_reg[31]\(31),
      O => a_assign_fu_44_p3(15)
    );
\a_assign_reg_127[16]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(15),
      I1 => Q(16),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_1_reg_571_reg[31]\(16),
      I4 => Q(31),
      I5 => \window_1_1_reg_571_reg[31]\(31),
      O => a_assign_fu_44_p3(16)
    );
\a_assign_reg_127[17]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(16),
      I1 => Q(17),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_1_reg_571_reg[31]\(17),
      I4 => Q(31),
      I5 => \window_1_1_reg_571_reg[31]\(31),
      O => a_assign_fu_44_p3(17)
    );
\a_assign_reg_127[18]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(17),
      I1 => Q(18),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_1_reg_571_reg[31]\(18),
      I4 => Q(31),
      I5 => \window_1_1_reg_571_reg[31]\(31),
      O => a_assign_fu_44_p3(18)
    );
\a_assign_reg_127[19]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(18),
      I1 => Q(19),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_1_reg_571_reg[31]\(19),
      I4 => Q(31),
      I5 => \window_1_1_reg_571_reg[31]\(31),
      O => a_assign_fu_44_p3(19)
    );
\a_assign_reg_127[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(0),
      I1 => Q(1),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_1_reg_571_reg[31]\(1),
      I4 => Q(31),
      I5 => \window_1_1_reg_571_reg[31]\(31),
      O => a_assign_fu_44_p3(1)
    );
\a_assign_reg_127[20]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(19),
      I1 => Q(20),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_1_reg_571_reg[31]\(20),
      I4 => Q(31),
      I5 => \window_1_1_reg_571_reg[31]\(31),
      O => a_assign_fu_44_p3(20)
    );
\a_assign_reg_127[21]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(20),
      I1 => Q(21),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_1_reg_571_reg[31]\(21),
      I4 => Q(31),
      I5 => \window_1_1_reg_571_reg[31]\(31),
      O => a_assign_fu_44_p3(21)
    );
\a_assign_reg_127[22]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(21),
      I1 => Q(22),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_1_reg_571_reg[31]\(22),
      I4 => Q(31),
      I5 => \window_1_1_reg_571_reg[31]\(31),
      O => a_assign_fu_44_p3(22)
    );
\a_assign_reg_127[23]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(22),
      I1 => Q(23),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_1_reg_571_reg[31]\(23),
      I4 => Q(31),
      I5 => \window_1_1_reg_571_reg[31]\(31),
      O => a_assign_fu_44_p3(23)
    );
\a_assign_reg_127[24]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(23),
      I1 => Q(24),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_1_reg_571_reg[31]\(24),
      I4 => Q(31),
      I5 => \window_1_1_reg_571_reg[31]\(31),
      O => a_assign_fu_44_p3(24)
    );
\a_assign_reg_127[25]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(24),
      I1 => Q(25),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_1_reg_571_reg[31]\(25),
      I4 => Q(31),
      I5 => \window_1_1_reg_571_reg[31]\(31),
      O => a_assign_fu_44_p3(25)
    );
\a_assign_reg_127[26]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(25),
      I1 => Q(26),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_1_reg_571_reg[31]\(26),
      I4 => Q(31),
      I5 => \window_1_1_reg_571_reg[31]\(31),
      O => a_assign_fu_44_p3(26)
    );
\a_assign_reg_127[27]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(26),
      I1 => Q(27),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_1_reg_571_reg[31]\(27),
      I4 => Q(31),
      I5 => \window_1_1_reg_571_reg[31]\(31),
      O => a_assign_fu_44_p3(27)
    );
\a_assign_reg_127[28]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(27),
      I1 => Q(28),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_1_reg_571_reg[31]\(28),
      I4 => Q(31),
      I5 => \window_1_1_reg_571_reg[31]\(31),
      O => a_assign_fu_44_p3(28)
    );
\a_assign_reg_127[29]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(28),
      I1 => Q(29),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_1_reg_571_reg[31]\(29),
      I4 => Q(31),
      I5 => \window_1_1_reg_571_reg[31]\(31),
      O => a_assign_fu_44_p3(29)
    );
\a_assign_reg_127[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(1),
      I1 => Q(2),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_1_reg_571_reg[31]\(2),
      I4 => Q(31),
      I5 => \window_1_1_reg_571_reg[31]\(31),
      O => a_assign_fu_44_p3(2)
    );
\a_assign_reg_127[30]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(29),
      I1 => Q(30),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_1_reg_571_reg[31]\(30),
      I4 => Q(31),
      I5 => \window_1_1_reg_571_reg[31]\(31),
      O => a_assign_fu_44_p3(30)
    );
\a_assign_reg_127[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A0000"
    )
        port map (
      I0 => \window_1_1_reg_571_reg[31]\(31),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep,
      I3 => Q(31),
      I4 => tmp_3_fu_38_p2(30),
      O => \a_assign_reg_127[31]_i_1__0_n_0\
    );
\a_assign_reg_127[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(2),
      I1 => Q(3),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_1_reg_571_reg[31]\(3),
      I4 => Q(31),
      I5 => \window_1_1_reg_571_reg[31]\(31),
      O => a_assign_fu_44_p3(3)
    );
\a_assign_reg_127[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(3),
      I1 => Q(4),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_1_reg_571_reg[31]\(4),
      I4 => Q(31),
      I5 => \window_1_1_reg_571_reg[31]\(31),
      O => a_assign_fu_44_p3(4)
    );
\a_assign_reg_127[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(4),
      I1 => Q(5),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_1_reg_571_reg[31]\(5),
      I4 => Q(31),
      I5 => \window_1_1_reg_571_reg[31]\(31),
      O => a_assign_fu_44_p3(5)
    );
\a_assign_reg_127[6]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(5),
      I1 => Q(6),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_1_reg_571_reg[31]\(6),
      I4 => Q(31),
      I5 => \window_1_1_reg_571_reg[31]\(31),
      O => a_assign_fu_44_p3(6)
    );
\a_assign_reg_127[7]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(6),
      I1 => Q(7),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_1_reg_571_reg[31]\(7),
      I4 => Q(31),
      I5 => \window_1_1_reg_571_reg[31]\(31),
      O => a_assign_fu_44_p3(7)
    );
\a_assign_reg_127[8]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(7),
      I1 => Q(8),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_1_reg_571_reg[31]\(8),
      I4 => Q(31),
      I5 => \window_1_1_reg_571_reg[31]\(31),
      O => a_assign_fu_44_p3(8)
    );
\a_assign_reg_127[9]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(8),
      I1 => Q(9),
      I2 => ap_enable_reg_pp3_iter3_reg_rep_0,
      I3 => \window_1_1_reg_571_reg[31]\(9),
      I4 => Q(31),
      I5 => \window_1_1_reg_571_reg[31]\(31),
      O => a_assign_fu_44_p3(9)
    );
\a_assign_reg_127_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(0),
      Q => a_assign_reg_127(0),
      R => '0'
    );
\a_assign_reg_127_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(10),
      Q => a_assign_reg_127(10),
      R => '0'
    );
\a_assign_reg_127_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(11),
      Q => a_assign_reg_127(11),
      R => '0'
    );
\a_assign_reg_127_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(12),
      Q => a_assign_reg_127(12),
      R => '0'
    );
\a_assign_reg_127_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(13),
      Q => a_assign_reg_127(13),
      R => '0'
    );
\a_assign_reg_127_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(14),
      Q => a_assign_reg_127(14),
      R => '0'
    );
\a_assign_reg_127_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(15),
      Q => a_assign_reg_127(15),
      R => '0'
    );
\a_assign_reg_127_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(16),
      Q => a_assign_reg_127(16),
      R => '0'
    );
\a_assign_reg_127_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(17),
      Q => a_assign_reg_127(17),
      R => '0'
    );
\a_assign_reg_127_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(18),
      Q => a_assign_reg_127(18),
      R => '0'
    );
\a_assign_reg_127_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(19),
      Q => a_assign_reg_127(19),
      R => '0'
    );
\a_assign_reg_127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(1),
      Q => a_assign_reg_127(1),
      R => '0'
    );
\a_assign_reg_127_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(20),
      Q => a_assign_reg_127(20),
      R => '0'
    );
\a_assign_reg_127_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(21),
      Q => a_assign_reg_127(21),
      R => '0'
    );
\a_assign_reg_127_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(22),
      Q => a_assign_reg_127(22),
      R => '0'
    );
\a_assign_reg_127_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(23),
      Q => a_assign_reg_127(23),
      R => '0'
    );
\a_assign_reg_127_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(24),
      Q => a_assign_reg_127(24),
      R => '0'
    );
\a_assign_reg_127_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(25),
      Q => a_assign_reg_127(25),
      R => '0'
    );
\a_assign_reg_127_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(26),
      Q => a_assign_reg_127(26),
      R => '0'
    );
\a_assign_reg_127_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(27),
      Q => a_assign_reg_127(27),
      R => '0'
    );
\a_assign_reg_127_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(28),
      Q => a_assign_reg_127(28),
      R => '0'
    );
\a_assign_reg_127_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(29),
      Q => a_assign_reg_127(29),
      R => '0'
    );
\a_assign_reg_127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(2),
      Q => a_assign_reg_127(2),
      R => '0'
    );
\a_assign_reg_127_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(30),
      Q => a_assign_reg_127(30),
      R => '0'
    );
\a_assign_reg_127_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \a_assign_reg_127[31]_i_1__0_n_0\,
      Q => a_assign_reg_127(31),
      R => '0'
    );
\a_assign_reg_127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(3),
      Q => a_assign_reg_127(3),
      R => '0'
    );
\a_assign_reg_127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(4),
      Q => a_assign_reg_127(4),
      R => '0'
    );
\a_assign_reg_127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(5),
      Q => a_assign_reg_127(5),
      R => '0'
    );
\a_assign_reg_127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(6),
      Q => a_assign_reg_127(6),
      R => '0'
    );
\a_assign_reg_127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(7),
      Q => a_assign_reg_127(7),
      R => '0'
    );
\a_assign_reg_127_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(8),
      Q => a_assign_reg_127(8),
      R => '0'
    );
\a_assign_reg_127_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(9),
      Q => a_assign_reg_127(9),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => window_1_1_phi_fu_574_p4(31),
      Q => \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0\
    );
\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(31),
      I1 => ap_enable_reg_pp3_iter3_reg_rep,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \window_1_1_reg_571_reg[31]\(31),
      O => window_1_1_phi_fu_574_p4(31)
    );
\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => kernel_5(1),
      Q => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0\
    );
\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0\,
      Q => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0\,
      Q => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      R => '0'
    );
\b_assign_reg_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => kernel_5(0),
      Q => b_assign_reg_132(0),
      R => '0'
    );
\b_assign_reg_132_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(9),
      Q => b_assign_reg_132(10),
      R => '0'
    );
\b_assign_reg_132_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(10),
      Q => b_assign_reg_132(11),
      R => '0'
    );
\b_assign_reg_132_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(11),
      Q => b_assign_reg_132(12),
      R => '0'
    );
\b_assign_reg_132_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(12),
      Q => b_assign_reg_132(13),
      R => '0'
    );
\b_assign_reg_132_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(13),
      Q => b_assign_reg_132(14),
      R => '0'
    );
\b_assign_reg_132_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(14),
      Q => b_assign_reg_132(15),
      R => '0'
    );
\b_assign_reg_132_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(15),
      Q => b_assign_reg_132(16),
      R => '0'
    );
\b_assign_reg_132_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(16),
      Q => b_assign_reg_132(17),
      R => '0'
    );
\b_assign_reg_132_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(17),
      Q => b_assign_reg_132(18),
      R => '0'
    );
\b_assign_reg_132_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(18),
      Q => b_assign_reg_132(19),
      R => '0'
    );
\b_assign_reg_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(0),
      Q => b_assign_reg_132(1),
      R => '0'
    );
\b_assign_reg_132_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(19),
      Q => b_assign_reg_132(20),
      R => '0'
    );
\b_assign_reg_132_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(20),
      Q => b_assign_reg_132(21),
      R => '0'
    );
\b_assign_reg_132_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(21),
      Q => b_assign_reg_132(22),
      R => '0'
    );
\b_assign_reg_132_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(22),
      Q => b_assign_reg_132(23),
      R => '0'
    );
\b_assign_reg_132_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(23),
      Q => b_assign_reg_132(24),
      R => '0'
    );
\b_assign_reg_132_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(24),
      Q => b_assign_reg_132(25),
      R => '0'
    );
\b_assign_reg_132_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(25),
      Q => b_assign_reg_132(26),
      R => '0'
    );
\b_assign_reg_132_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(26),
      Q => b_assign_reg_132(27),
      R => '0'
    );
\b_assign_reg_132_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(27),
      Q => b_assign_reg_132(28),
      R => '0'
    );
\b_assign_reg_132_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(28),
      Q => b_assign_reg_132(29),
      R => '0'
    );
\b_assign_reg_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(1),
      Q => b_assign_reg_132(2),
      R => '0'
    );
\b_assign_reg_132_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(29),
      Q => b_assign_reg_132(30),
      R => '0'
    );
\b_assign_reg_132_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(30),
      Q => b_assign_reg_132(31),
      R => '0'
    );
\b_assign_reg_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(2),
      Q => b_assign_reg_132(3),
      R => '0'
    );
\b_assign_reg_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(3),
      Q => b_assign_reg_132(4),
      R => '0'
    );
\b_assign_reg_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(4),
      Q => b_assign_reg_132(5),
      R => '0'
    );
\b_assign_reg_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(5),
      Q => b_assign_reg_132(6),
      R => '0'
    );
\b_assign_reg_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(6),
      Q => b_assign_reg_132(7),
      R => '0'
    );
\b_assign_reg_132_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(7),
      Q => b_assign_reg_132(8),
      R => '0'
    );
\b_assign_reg_132_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(8),
      Q => b_assign_reg_132(9),
      R => '0'
    );
cnn_conv_d4x4_k3xbkb_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_13
     port map (
      Q(31 downto 0) => a_assign_reg_127(31 downto 0),
      ap_clk => ap_clk,
      \b_assign_reg_132_reg[31]\(31 downto 0) => b_assign_reg_132(31 downto 0),
      p_57_in => p_57_in,
      \tmp_1_reg_137_reg[0]\ => cnn_conv_d4x4_k3xbkb_U0_n_6,
      \tmp_1_reg_137_reg[1]\ => cnn_conv_d4x4_k3xbkb_U0_n_5,
      \tmp_1_reg_137_reg[21]\(14) => cnn_conv_d4x4_k3xbkb_U0_n_7,
      \tmp_1_reg_137_reg[21]\(13) => cnn_conv_d4x4_k3xbkb_U0_n_8,
      \tmp_1_reg_137_reg[21]\(12) => cnn_conv_d4x4_k3xbkb_U0_n_9,
      \tmp_1_reg_137_reg[21]\(11) => cnn_conv_d4x4_k3xbkb_U0_n_10,
      \tmp_1_reg_137_reg[21]\(10) => cnn_conv_d4x4_k3xbkb_U0_n_11,
      \tmp_1_reg_137_reg[21]\(9) => cnn_conv_d4x4_k3xbkb_U0_n_12,
      \tmp_1_reg_137_reg[21]\(8) => cnn_conv_d4x4_k3xbkb_U0_n_13,
      \tmp_1_reg_137_reg[21]\(7) => cnn_conv_d4x4_k3xbkb_U0_n_14,
      \tmp_1_reg_137_reg[21]\(6) => cnn_conv_d4x4_k3xbkb_U0_n_15,
      \tmp_1_reg_137_reg[21]\(5) => cnn_conv_d4x4_k3xbkb_U0_n_16,
      \tmp_1_reg_137_reg[21]\(4) => cnn_conv_d4x4_k3xbkb_U0_n_17,
      \tmp_1_reg_137_reg[21]\(3) => cnn_conv_d4x4_k3xbkb_U0_n_18,
      \tmp_1_reg_137_reg[21]\(2) => cnn_conv_d4x4_k3xbkb_U0_n_19,
      \tmp_1_reg_137_reg[21]\(1) => cnn_conv_d4x4_k3xbkb_U0_n_20,
      \tmp_1_reg_137_reg[21]\(0) => cnn_conv_d4x4_k3xbkb_U0_n_21,
      \tmp_1_reg_137_reg[2]\ => cnn_conv_d4x4_k3xbkb_U0_n_4,
      \tmp_1_reg_137_reg[3]\ => cnn_conv_d4x4_k3xbkb_U0_n_3,
      \tmp_1_reg_137_reg[4]\ => cnn_conv_d4x4_k3xbkb_U0_n_2,
      \tmp_1_reg_137_reg[5]\ => cnn_conv_d4x4_k3xbkb_U0_n_1,
      \tmp_1_reg_137_reg[6]\ => cnn_conv_d4x4_k3xbkb_U0_n_0
    );
\tmp5_reg_1785[11]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2(0),
      I1 => \tmp_1_reg_137_reg[21]_0\(10),
      I2 => tmp_8_fu_103_p2(10),
      I3 => tmp_fu_88_p2_1(31),
      I4 => tmp_1_reg_137(11),
      I5 => tmp_8_fu_103_p2_0(11),
      O => \tmp5_reg_1785_reg[11]\(3)
    );
\tmp5_reg_1785[11]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2(0),
      I1 => \tmp_1_reg_137_reg[21]_0\(9),
      I2 => tmp_8_fu_103_p2(9),
      I3 => tmp_fu_88_p2_1(31),
      I4 => tmp_1_reg_137(10),
      I5 => tmp_8_fu_103_p2_0(10),
      O => \tmp5_reg_1785_reg[11]\(2)
    );
\tmp5_reg_1785[11]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2(0),
      I1 => \tmp_1_reg_137_reg[21]_0\(8),
      I2 => tmp_8_fu_103_p2(8),
      I3 => tmp_fu_88_p2_1(31),
      I4 => tmp_1_reg_137(9),
      I5 => tmp_8_fu_103_p2_0(9),
      O => \tmp5_reg_1785_reg[11]\(1)
    );
\tmp5_reg_1785[11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2(0),
      I1 => \tmp_1_reg_137_reg[21]_0\(7),
      I2 => tmp_8_fu_103_p2(7),
      I3 => tmp_fu_88_p2_1(31),
      I4 => tmp_1_reg_137(8),
      I5 => tmp_8_fu_103_p2_0(8),
      O => \tmp5_reg_1785_reg[11]\(0)
    );
\tmp5_reg_1785[11]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(8),
      O => p_0_in(8)
    );
\tmp5_reg_1785[11]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(7),
      O => p_0_in(7)
    );
\tmp5_reg_1785[11]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(6),
      O => p_0_in(6)
    );
\tmp5_reg_1785[11]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(5),
      O => p_0_in(5)
    );
\tmp5_reg_1785[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2(0),
      I1 => \tmp_1_reg_137_reg[21]_0\(14),
      I2 => tmp_8_fu_103_p2(14),
      I3 => tmp_fu_88_p2_1(31),
      I4 => tmp_1_reg_137(15),
      I5 => tmp_8_fu_103_p2_0(15),
      O => \tmp5_reg_1785_reg[15]\(3)
    );
\tmp5_reg_1785[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2(0),
      I1 => \tmp_1_reg_137_reg[21]_0\(13),
      I2 => tmp_8_fu_103_p2(13),
      I3 => tmp_fu_88_p2_1(31),
      I4 => tmp_1_reg_137(14),
      I5 => tmp_8_fu_103_p2_0(14),
      O => \tmp5_reg_1785_reg[15]\(2)
    );
\tmp5_reg_1785[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2(0),
      I1 => \tmp_1_reg_137_reg[21]_0\(12),
      I2 => tmp_8_fu_103_p2(12),
      I3 => tmp_fu_88_p2_1(31),
      I4 => tmp_1_reg_137(13),
      I5 => tmp_8_fu_103_p2_0(13),
      O => \tmp5_reg_1785_reg[15]\(1)
    );
\tmp5_reg_1785[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2(0),
      I1 => \tmp_1_reg_137_reg[21]_0\(11),
      I2 => tmp_8_fu_103_p2(11),
      I3 => tmp_fu_88_p2_1(31),
      I4 => tmp_1_reg_137(12),
      I5 => tmp_8_fu_103_p2_0(12),
      O => \tmp5_reg_1785_reg[15]\(0)
    );
\tmp5_reg_1785[15]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(12),
      O => p_0_in(12)
    );
\tmp5_reg_1785[15]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(11),
      O => p_0_in(11)
    );
\tmp5_reg_1785[15]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(10),
      O => p_0_in(10)
    );
\tmp5_reg_1785[15]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(9),
      O => p_0_in(9)
    );
\tmp5_reg_1785[19]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2(0),
      I1 => \tmp_1_reg_137_reg[21]_0\(18),
      I2 => tmp_8_fu_103_p2(18),
      I3 => tmp_fu_88_p2_1(31),
      I4 => tmp_1_reg_137(19),
      I5 => tmp_8_fu_103_p2_0(19),
      O => \tmp5_reg_1785_reg[19]\(3)
    );
\tmp5_reg_1785[19]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2(0),
      I1 => \tmp_1_reg_137_reg[21]_0\(17),
      I2 => tmp_8_fu_103_p2(17),
      I3 => tmp_fu_88_p2_1(31),
      I4 => tmp_1_reg_137(18),
      I5 => tmp_8_fu_103_p2_0(18),
      O => \tmp5_reg_1785_reg[19]\(2)
    );
\tmp5_reg_1785[19]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2(0),
      I1 => \tmp_1_reg_137_reg[21]_0\(16),
      I2 => tmp_8_fu_103_p2(16),
      I3 => tmp_fu_88_p2_1(31),
      I4 => tmp_1_reg_137(17),
      I5 => tmp_8_fu_103_p2_0(17),
      O => \tmp5_reg_1785_reg[19]\(1)
    );
\tmp5_reg_1785[19]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2(0),
      I1 => \tmp_1_reg_137_reg[21]_0\(15),
      I2 => tmp_8_fu_103_p2(15),
      I3 => tmp_fu_88_p2_1(31),
      I4 => tmp_1_reg_137(16),
      I5 => tmp_8_fu_103_p2_0(16),
      O => \tmp5_reg_1785_reg[19]\(0)
    );
\tmp5_reg_1785[19]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(16),
      O => p_0_in(16)
    );
\tmp5_reg_1785[19]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(15),
      O => p_0_in(15)
    );
\tmp5_reg_1785[19]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(14),
      O => p_0_in(14)
    );
\tmp5_reg_1785[19]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(13),
      O => p_0_in(13)
    );
\tmp5_reg_1785[23]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2(0),
      I1 => \tmp_1_reg_137_reg[21]_0\(20),
      I2 => tmp_8_fu_103_p2(20),
      I3 => tmp_fu_88_p2_1(31),
      I4 => tmp_1_reg_137(21),
      I5 => tmp_8_fu_103_p2_0(21),
      O => \tmp5_reg_1785_reg[23]\(1)
    );
\tmp5_reg_1785[23]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2(0),
      I1 => \tmp_1_reg_137_reg[21]_0\(19),
      I2 => tmp_8_fu_103_p2(19),
      I3 => tmp_fu_88_p2_1(31),
      I4 => tmp_1_reg_137(20),
      I5 => tmp_8_fu_103_p2_0(20),
      O => \tmp5_reg_1785_reg[23]\(0)
    );
\tmp5_reg_1785[23]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      O => tmp_fu_88_p2_1(31)
    );
\tmp5_reg_1785[23]_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(21),
      O => p_0_in(21)
    );
\tmp5_reg_1785[23]_i_48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(20),
      O => p_0_in(20)
    );
\tmp5_reg_1785[23]_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(19),
      O => p_0_in(19)
    );
\tmp5_reg_1785[23]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(18),
      O => p_0_in(18)
    );
\tmp5_reg_1785[23]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(17),
      O => p_0_in(17)
    );
\tmp5_reg_1785[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2(0),
      I1 => \tmp_1_reg_137_reg[21]_0\(2),
      I2 => tmp_8_fu_103_p2(2),
      I3 => tmp_fu_88_p2_1(31),
      I4 => tmp_1_reg_137(3),
      I5 => tmp_8_fu_103_p2_0(3),
      O => S(2)
    );
\tmp5_reg_1785[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2(0),
      I1 => \tmp_1_reg_137_reg[21]_0\(1),
      I2 => tmp_8_fu_103_p2(1),
      I3 => tmp_fu_88_p2_1(31),
      I4 => tmp_1_reg_137(2),
      I5 => tmp_8_fu_103_p2_0(2),
      O => S(1)
    );
\tmp5_reg_1785[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2(0),
      I1 => \tmp_1_reg_137_reg[21]_0\(0),
      I2 => tmp_8_fu_103_p2(0),
      I3 => tmp_fu_88_p2_1(31),
      I4 => tmp_1_reg_137(1),
      I5 => tmp_8_fu_103_p2_0(1),
      O => S(0)
    );
\tmp5_reg_1785[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2(0),
      I1 => \tmp_1_reg_137_reg[21]_0\(6),
      I2 => tmp_8_fu_103_p2(6),
      I3 => tmp_fu_88_p2_1(31),
      I4 => tmp_1_reg_137(7),
      I5 => tmp_8_fu_103_p2_0(7),
      O => \tmp5_reg_1785_reg[7]\(3)
    );
\tmp5_reg_1785[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2(0),
      I1 => \tmp_1_reg_137_reg[21]_0\(5),
      I2 => tmp_8_fu_103_p2(5),
      I3 => tmp_fu_88_p2_1(31),
      I4 => tmp_1_reg_137(6),
      I5 => tmp_8_fu_103_p2_0(6),
      O => \tmp5_reg_1785_reg[7]\(2)
    );
\tmp5_reg_1785[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2(0),
      I1 => \tmp_1_reg_137_reg[21]_0\(4),
      I2 => tmp_8_fu_103_p2(4),
      I3 => tmp_fu_88_p2_1(31),
      I4 => tmp_1_reg_137(5),
      I5 => tmp_8_fu_103_p2_0(5),
      O => \tmp5_reg_1785_reg[7]\(1)
    );
\tmp5_reg_1785[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2(0),
      I1 => \tmp_1_reg_137_reg[21]_0\(3),
      I2 => tmp_8_fu_103_p2(3),
      I3 => tmp_fu_88_p2_1(31),
      I4 => tmp_1_reg_137(4),
      I5 => tmp_8_fu_103_p2_0(4),
      O => \tmp5_reg_1785_reg[7]\(0)
    );
\tmp5_reg_1785[7]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp5_reg_1785_reg[3]\(0),
      O => p_0_in(0)
    );
\tmp5_reg_1785[7]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(4),
      O => p_0_in(4)
    );
\tmp5_reg_1785[7]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(3),
      O => p_0_in(3)
    );
\tmp5_reg_1785[7]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(2),
      O => p_0_in(2)
    );
\tmp5_reg_1785[7]_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137(1),
      O => p_0_in(1)
    );
\tmp5_reg_1785_reg[11]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[7]_i_37_n_0\,
      CO(3) => \tmp5_reg_1785_reg[11]_i_35_n_0\,
      CO(2) => \tmp5_reg_1785_reg[11]_i_35_n_1\,
      CO(1) => \tmp5_reg_1785_reg[11]_i_35_n_2\,
      CO(0) => \tmp5_reg_1785_reg[11]_i_35_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2_0(8 downto 5),
      S(3 downto 0) => p_0_in(8 downto 5)
    );
\tmp5_reg_1785_reg[15]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[11]_i_35_n_0\,
      CO(3) => \tmp5_reg_1785_reg[15]_i_35_n_0\,
      CO(2) => \tmp5_reg_1785_reg[15]_i_35_n_1\,
      CO(1) => \tmp5_reg_1785_reg[15]_i_35_n_2\,
      CO(0) => \tmp5_reg_1785_reg[15]_i_35_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2_0(12 downto 9),
      S(3 downto 0) => p_0_in(12 downto 9)
    );
\tmp5_reg_1785_reg[19]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[15]_i_35_n_0\,
      CO(3) => \tmp5_reg_1785_reg[19]_i_35_n_0\,
      CO(2) => \tmp5_reg_1785_reg[19]_i_35_n_1\,
      CO(1) => \tmp5_reg_1785_reg[19]_i_35_n_2\,
      CO(0) => \tmp5_reg_1785_reg[19]_i_35_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2_0(16 downto 13),
      S(3 downto 0) => p_0_in(16 downto 13)
    );
\tmp5_reg_1785_reg[23]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[23]_i_41_n_0\,
      CO(3 downto 2) => \NLW_tmp5_reg_1785_reg[23]_i_38_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp5_reg_1785_reg[23]_0\(0),
      CO(0) => \NLW_tmp5_reg_1785_reg[23]_i_38_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp5_reg_1785_reg[23]_i_38_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_8_fu_103_p2_0(21),
      S(3 downto 1) => B"001",
      S(0) => p_0_in(21)
    );
\tmp5_reg_1785_reg[23]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[19]_i_35_n_0\,
      CO(3) => \tmp5_reg_1785_reg[23]_i_41_n_0\,
      CO(2) => \tmp5_reg_1785_reg[23]_i_41_n_1\,
      CO(1) => \tmp5_reg_1785_reg[23]_i_41_n_2\,
      CO(0) => \tmp5_reg_1785_reg[23]_i_41_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2_0(20 downto 17),
      S(3 downto 0) => p_0_in(20 downto 17)
    );
\tmp5_reg_1785_reg[7]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp5_reg_1785_reg[7]_i_37_n_0\,
      CO(2) => \tmp5_reg_1785_reg[7]_i_37_n_1\,
      CO(1) => \tmp5_reg_1785_reg[7]_i_37_n_2\,
      CO(0) => \tmp5_reg_1785_reg[7]_i_37_n_3\,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2_0(4 downto 1),
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\tmp_1_reg_137_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_6,
      Q => \^tmp5_reg_1785_reg[3]\(0),
      R => '0'
    );
\tmp_1_reg_137_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_18,
      Q => tmp_1_reg_137(10),
      R => '0'
    );
\tmp_1_reg_137_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_17,
      Q => tmp_1_reg_137(11),
      R => '0'
    );
\tmp_1_reg_137_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_16,
      Q => tmp_1_reg_137(12),
      R => '0'
    );
\tmp_1_reg_137_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_15,
      Q => tmp_1_reg_137(13),
      R => '0'
    );
\tmp_1_reg_137_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_14,
      Q => tmp_1_reg_137(14),
      R => '0'
    );
\tmp_1_reg_137_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_13,
      Q => tmp_1_reg_137(15),
      R => '0'
    );
\tmp_1_reg_137_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_12,
      Q => tmp_1_reg_137(16),
      R => '0'
    );
\tmp_1_reg_137_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_11,
      Q => tmp_1_reg_137(17),
      R => '0'
    );
\tmp_1_reg_137_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_10,
      Q => tmp_1_reg_137(18),
      R => '0'
    );
\tmp_1_reg_137_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_9,
      Q => tmp_1_reg_137(19),
      R => '0'
    );
\tmp_1_reg_137_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_5,
      Q => tmp_1_reg_137(1),
      R => '0'
    );
\tmp_1_reg_137_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_8,
      Q => tmp_1_reg_137(20),
      R => '0'
    );
\tmp_1_reg_137_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_7,
      Q => tmp_1_reg_137(21),
      R => '0'
    );
\tmp_1_reg_137_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_4,
      Q => tmp_1_reg_137(2),
      R => '0'
    );
\tmp_1_reg_137_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_3,
      Q => tmp_1_reg_137(3),
      R => '0'
    );
\tmp_1_reg_137_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_2,
      Q => tmp_1_reg_137(4),
      R => '0'
    );
\tmp_1_reg_137_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_1,
      Q => tmp_1_reg_137(5),
      R => '0'
    );
\tmp_1_reg_137_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_0,
      Q => tmp_1_reg_137(6),
      R => '0'
    );
\tmp_1_reg_137_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_21,
      Q => tmp_1_reg_137(7),
      R => '0'
    );
\tmp_1_reg_137_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_20,
      Q => tmp_1_reg_137(8),
      R => '0'
    );
\tmp_1_reg_137_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_19,
      Q => tmp_1_reg_137(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_6 is
  port (
    ap_pipeline_reg_pp0_iter6_a_read_reg_122 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_pipeline_reg_pp0_iter6_b_read_reg_117 : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_1_reg_137 : out STD_LOGIC_VECTOR ( 21 downto 0 );
    tmp_8_fu_103_p2 : out STD_LOGIC_VECTOR ( 20 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_fu_88_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_57_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    kernel_6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_3_fu_38_p2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    D : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_6 : entity is "fixed_point_mul";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_6 is
  signal a_assign_fu_44_p3 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal a_assign_reg_127 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \a_assign_reg_127[31]_i_1__6_n_0\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0\ : STD_LOGIC;
  signal \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal b_assign_reg_132 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cnn_conv_d4x4_k3xbkb_U0_n_0 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_1 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_10 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_11 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_12 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_13 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_14 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_15 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_16 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_17 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_18 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_19 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_2 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_20 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_21 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_3 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_4 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_5 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_6 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_7 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_8 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_9 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \tmp5_reg_1785_reg[11]_i_17_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[11]_i_17_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[11]_i_17_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[11]_i_17_n_3\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[15]_i_17_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[15]_i_17_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[15]_i_17_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[15]_i_17_n_3\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[19]_i_17_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[19]_i_17_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[19]_i_17_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[19]_i_17_n_3\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[23]_i_19_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[23]_i_19_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[23]_i_19_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[23]_i_19_n_3\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[7]_i_17_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[7]_i_17_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[7]_i_17_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[7]_i_17_n_3\ : STD_LOGIC;
  signal \^tmp_1_reg_137\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \NLW_tmp5_reg_1785_reg[23]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp5_reg_1785_reg[23]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \a_assign_reg_127[10]_i_1__5\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \a_assign_reg_127[11]_i_1__5\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \a_assign_reg_127[12]_i_1__5\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \a_assign_reg_127[13]_i_1__5\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \a_assign_reg_127[14]_i_1__5\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \a_assign_reg_127[15]_i_1__5\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \a_assign_reg_127[16]_i_1__5\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \a_assign_reg_127[17]_i_1__5\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \a_assign_reg_127[18]_i_1__5\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \a_assign_reg_127[19]_i_1__5\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \a_assign_reg_127[20]_i_1__5\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \a_assign_reg_127[21]_i_1__5\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \a_assign_reg_127[22]_i_1__5\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \a_assign_reg_127[23]_i_1__5\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \a_assign_reg_127[24]_i_1__5\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \a_assign_reg_127[25]_i_1__5\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \a_assign_reg_127[26]_i_1__5\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \a_assign_reg_127[27]_i_1__5\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \a_assign_reg_127[28]_i_1__5\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \a_assign_reg_127[29]_i_1__5\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \a_assign_reg_127[2]_i_1__5\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \a_assign_reg_127[30]_i_1__5\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \a_assign_reg_127[31]_i_1__6\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \a_assign_reg_127[3]_i_1__5\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \a_assign_reg_127[4]_i_1__5\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \a_assign_reg_127[5]_i_1__5\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \a_assign_reg_127[6]_i_1__5\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \a_assign_reg_127[7]_i_1__5\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \a_assign_reg_127[8]_i_1__5\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \a_assign_reg_127[9]_i_1__5\ : label is "soft_lutpair376";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_638/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_638/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_638/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_638/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 ";
begin
  ap_pipeline_reg_pp0_iter6_a_read_reg_122(0) <= \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0);
  ap_pipeline_reg_pp0_iter6_b_read_reg_117(0) <= \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0);
  tmp_1_reg_137(21 downto 0) <= \^tmp_1_reg_137\(21 downto 0);
\a_assign_reg_127[10]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(9),
      I1 => Q(10),
      I2 => Q(31),
      O => a_assign_fu_44_p3(10)
    );
\a_assign_reg_127[11]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(10),
      I1 => Q(11),
      I2 => Q(31),
      O => a_assign_fu_44_p3(11)
    );
\a_assign_reg_127[12]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(11),
      I1 => Q(12),
      I2 => Q(31),
      O => a_assign_fu_44_p3(12)
    );
\a_assign_reg_127[13]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(12),
      I1 => Q(13),
      I2 => Q(31),
      O => a_assign_fu_44_p3(13)
    );
\a_assign_reg_127[14]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(13),
      I1 => Q(14),
      I2 => Q(31),
      O => a_assign_fu_44_p3(14)
    );
\a_assign_reg_127[15]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(14),
      I1 => Q(15),
      I2 => Q(31),
      O => a_assign_fu_44_p3(15)
    );
\a_assign_reg_127[16]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(15),
      I1 => Q(16),
      I2 => Q(31),
      O => a_assign_fu_44_p3(16)
    );
\a_assign_reg_127[17]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(16),
      I1 => Q(17),
      I2 => Q(31),
      O => a_assign_fu_44_p3(17)
    );
\a_assign_reg_127[18]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(17),
      I1 => Q(18),
      I2 => Q(31),
      O => a_assign_fu_44_p3(18)
    );
\a_assign_reg_127[19]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(18),
      I1 => Q(19),
      I2 => Q(31),
      O => a_assign_fu_44_p3(19)
    );
\a_assign_reg_127[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(0),
      I1 => Q(1),
      I2 => Q(31),
      O => a_assign_fu_44_p3(1)
    );
\a_assign_reg_127[20]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(19),
      I1 => Q(20),
      I2 => Q(31),
      O => a_assign_fu_44_p3(20)
    );
\a_assign_reg_127[21]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(20),
      I1 => Q(21),
      I2 => Q(31),
      O => a_assign_fu_44_p3(21)
    );
\a_assign_reg_127[22]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(21),
      I1 => Q(22),
      I2 => Q(31),
      O => a_assign_fu_44_p3(22)
    );
\a_assign_reg_127[23]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(22),
      I1 => Q(23),
      I2 => Q(31),
      O => a_assign_fu_44_p3(23)
    );
\a_assign_reg_127[24]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(23),
      I1 => Q(24),
      I2 => Q(31),
      O => a_assign_fu_44_p3(24)
    );
\a_assign_reg_127[25]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(24),
      I1 => Q(25),
      I2 => Q(31),
      O => a_assign_fu_44_p3(25)
    );
\a_assign_reg_127[26]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(25),
      I1 => Q(26),
      I2 => Q(31),
      O => a_assign_fu_44_p3(26)
    );
\a_assign_reg_127[27]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(26),
      I1 => Q(27),
      I2 => Q(31),
      O => a_assign_fu_44_p3(27)
    );
\a_assign_reg_127[28]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(27),
      I1 => Q(28),
      I2 => Q(31),
      O => a_assign_fu_44_p3(28)
    );
\a_assign_reg_127[29]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(28),
      I1 => Q(29),
      I2 => Q(31),
      O => a_assign_fu_44_p3(29)
    );
\a_assign_reg_127[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(1),
      I1 => Q(2),
      I2 => Q(31),
      O => a_assign_fu_44_p3(2)
    );
\a_assign_reg_127[30]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(29),
      I1 => Q(30),
      I2 => Q(31),
      O => a_assign_fu_44_p3(30)
    );
\a_assign_reg_127[31]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(31),
      I1 => tmp_3_fu_38_p2(30),
      O => \a_assign_reg_127[31]_i_1__6_n_0\
    );
\a_assign_reg_127[3]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(2),
      I1 => Q(3),
      I2 => Q(31),
      O => a_assign_fu_44_p3(3)
    );
\a_assign_reg_127[4]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(3),
      I1 => Q(4),
      I2 => Q(31),
      O => a_assign_fu_44_p3(4)
    );
\a_assign_reg_127[5]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(4),
      I1 => Q(5),
      I2 => Q(31),
      O => a_assign_fu_44_p3(5)
    );
\a_assign_reg_127[6]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(5),
      I1 => Q(6),
      I2 => Q(31),
      O => a_assign_fu_44_p3(6)
    );
\a_assign_reg_127[7]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(6),
      I1 => Q(7),
      I2 => Q(31),
      O => a_assign_fu_44_p3(7)
    );
\a_assign_reg_127[8]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(7),
      I1 => Q(8),
      I2 => Q(31),
      O => a_assign_fu_44_p3(8)
    );
\a_assign_reg_127[9]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(8),
      I1 => Q(9),
      I2 => Q(31),
      O => a_assign_fu_44_p3(9)
    );
\a_assign_reg_127_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => Q(0),
      Q => a_assign_reg_127(0),
      R => '0'
    );
\a_assign_reg_127_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(10),
      Q => a_assign_reg_127(10),
      R => '0'
    );
\a_assign_reg_127_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(11),
      Q => a_assign_reg_127(11),
      R => '0'
    );
\a_assign_reg_127_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(12),
      Q => a_assign_reg_127(12),
      R => '0'
    );
\a_assign_reg_127_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(13),
      Q => a_assign_reg_127(13),
      R => '0'
    );
\a_assign_reg_127_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(14),
      Q => a_assign_reg_127(14),
      R => '0'
    );
\a_assign_reg_127_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(15),
      Q => a_assign_reg_127(15),
      R => '0'
    );
\a_assign_reg_127_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(16),
      Q => a_assign_reg_127(16),
      R => '0'
    );
\a_assign_reg_127_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(17),
      Q => a_assign_reg_127(17),
      R => '0'
    );
\a_assign_reg_127_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(18),
      Q => a_assign_reg_127(18),
      R => '0'
    );
\a_assign_reg_127_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(19),
      Q => a_assign_reg_127(19),
      R => '0'
    );
\a_assign_reg_127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(1),
      Q => a_assign_reg_127(1),
      R => '0'
    );
\a_assign_reg_127_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(20),
      Q => a_assign_reg_127(20),
      R => '0'
    );
\a_assign_reg_127_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(21),
      Q => a_assign_reg_127(21),
      R => '0'
    );
\a_assign_reg_127_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(22),
      Q => a_assign_reg_127(22),
      R => '0'
    );
\a_assign_reg_127_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(23),
      Q => a_assign_reg_127(23),
      R => '0'
    );
\a_assign_reg_127_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(24),
      Q => a_assign_reg_127(24),
      R => '0'
    );
\a_assign_reg_127_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(25),
      Q => a_assign_reg_127(25),
      R => '0'
    );
\a_assign_reg_127_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(26),
      Q => a_assign_reg_127(26),
      R => '0'
    );
\a_assign_reg_127_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(27),
      Q => a_assign_reg_127(27),
      R => '0'
    );
\a_assign_reg_127_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(28),
      Q => a_assign_reg_127(28),
      R => '0'
    );
\a_assign_reg_127_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(29),
      Q => a_assign_reg_127(29),
      R => '0'
    );
\a_assign_reg_127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(2),
      Q => a_assign_reg_127(2),
      R => '0'
    );
\a_assign_reg_127_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(30),
      Q => a_assign_reg_127(30),
      R => '0'
    );
\a_assign_reg_127_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \a_assign_reg_127[31]_i_1__6_n_0\,
      Q => a_assign_reg_127(31),
      R => '0'
    );
\a_assign_reg_127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(3),
      Q => a_assign_reg_127(3),
      R => '0'
    );
\a_assign_reg_127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(4),
      Q => a_assign_reg_127(4),
      R => '0'
    );
\a_assign_reg_127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(5),
      Q => a_assign_reg_127(5),
      R => '0'
    );
\a_assign_reg_127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(6),
      Q => a_assign_reg_127(6),
      R => '0'
    );
\a_assign_reg_127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(7),
      Q => a_assign_reg_127(7),
      R => '0'
    );
\a_assign_reg_127_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(8),
      Q => a_assign_reg_127(8),
      R => '0'
    );
\a_assign_reg_127_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(9),
      Q => a_assign_reg_127(9),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => Q(31),
      Q => \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0\
    );
\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => kernel_6(1),
      Q => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0\
    );
\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0\,
      Q => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0\,
      Q => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      R => '0'
    );
\b_assign_reg_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => kernel_6(0),
      Q => b_assign_reg_132(0),
      R => '0'
    );
\b_assign_reg_132_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(9),
      Q => b_assign_reg_132(10),
      R => '0'
    );
\b_assign_reg_132_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(10),
      Q => b_assign_reg_132(11),
      R => '0'
    );
\b_assign_reg_132_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(11),
      Q => b_assign_reg_132(12),
      R => '0'
    );
\b_assign_reg_132_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(12),
      Q => b_assign_reg_132(13),
      R => '0'
    );
\b_assign_reg_132_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(13),
      Q => b_assign_reg_132(14),
      R => '0'
    );
\b_assign_reg_132_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(14),
      Q => b_assign_reg_132(15),
      R => '0'
    );
\b_assign_reg_132_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(15),
      Q => b_assign_reg_132(16),
      R => '0'
    );
\b_assign_reg_132_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(16),
      Q => b_assign_reg_132(17),
      R => '0'
    );
\b_assign_reg_132_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(17),
      Q => b_assign_reg_132(18),
      R => '0'
    );
\b_assign_reg_132_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(18),
      Q => b_assign_reg_132(19),
      R => '0'
    );
\b_assign_reg_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(0),
      Q => b_assign_reg_132(1),
      R => '0'
    );
\b_assign_reg_132_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(19),
      Q => b_assign_reg_132(20),
      R => '0'
    );
\b_assign_reg_132_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(20),
      Q => b_assign_reg_132(21),
      R => '0'
    );
\b_assign_reg_132_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(21),
      Q => b_assign_reg_132(22),
      R => '0'
    );
\b_assign_reg_132_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(22),
      Q => b_assign_reg_132(23),
      R => '0'
    );
\b_assign_reg_132_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(23),
      Q => b_assign_reg_132(24),
      R => '0'
    );
\b_assign_reg_132_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(24),
      Q => b_assign_reg_132(25),
      R => '0'
    );
\b_assign_reg_132_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(25),
      Q => b_assign_reg_132(26),
      R => '0'
    );
\b_assign_reg_132_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(26),
      Q => b_assign_reg_132(27),
      R => '0'
    );
\b_assign_reg_132_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(27),
      Q => b_assign_reg_132(28),
      R => '0'
    );
\b_assign_reg_132_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(28),
      Q => b_assign_reg_132(29),
      R => '0'
    );
\b_assign_reg_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(1),
      Q => b_assign_reg_132(2),
      R => '0'
    );
\b_assign_reg_132_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(29),
      Q => b_assign_reg_132(30),
      R => '0'
    );
\b_assign_reg_132_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(30),
      Q => b_assign_reg_132(31),
      R => '0'
    );
\b_assign_reg_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(2),
      Q => b_assign_reg_132(3),
      R => '0'
    );
\b_assign_reg_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(3),
      Q => b_assign_reg_132(4),
      R => '0'
    );
\b_assign_reg_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(4),
      Q => b_assign_reg_132(5),
      R => '0'
    );
\b_assign_reg_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(5),
      Q => b_assign_reg_132(6),
      R => '0'
    );
\b_assign_reg_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(6),
      Q => b_assign_reg_132(7),
      R => '0'
    );
\b_assign_reg_132_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(7),
      Q => b_assign_reg_132(8),
      R => '0'
    );
\b_assign_reg_132_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => D(8),
      Q => b_assign_reg_132(9),
      R => '0'
    );
cnn_conv_d4x4_k3xbkb_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_11
     port map (
      Q(31 downto 0) => a_assign_reg_127(31 downto 0),
      ap_clk => ap_clk,
      \b_assign_reg_132_reg[31]\(31 downto 0) => b_assign_reg_132(31 downto 0),
      p_57_in => p_57_in,
      \tmp_1_reg_137_reg[0]\ => cnn_conv_d4x4_k3xbkb_U0_n_6,
      \tmp_1_reg_137_reg[1]\ => cnn_conv_d4x4_k3xbkb_U0_n_5,
      \tmp_1_reg_137_reg[21]\(14) => cnn_conv_d4x4_k3xbkb_U0_n_7,
      \tmp_1_reg_137_reg[21]\(13) => cnn_conv_d4x4_k3xbkb_U0_n_8,
      \tmp_1_reg_137_reg[21]\(12) => cnn_conv_d4x4_k3xbkb_U0_n_9,
      \tmp_1_reg_137_reg[21]\(11) => cnn_conv_d4x4_k3xbkb_U0_n_10,
      \tmp_1_reg_137_reg[21]\(10) => cnn_conv_d4x4_k3xbkb_U0_n_11,
      \tmp_1_reg_137_reg[21]\(9) => cnn_conv_d4x4_k3xbkb_U0_n_12,
      \tmp_1_reg_137_reg[21]\(8) => cnn_conv_d4x4_k3xbkb_U0_n_13,
      \tmp_1_reg_137_reg[21]\(7) => cnn_conv_d4x4_k3xbkb_U0_n_14,
      \tmp_1_reg_137_reg[21]\(6) => cnn_conv_d4x4_k3xbkb_U0_n_15,
      \tmp_1_reg_137_reg[21]\(5) => cnn_conv_d4x4_k3xbkb_U0_n_16,
      \tmp_1_reg_137_reg[21]\(4) => cnn_conv_d4x4_k3xbkb_U0_n_17,
      \tmp_1_reg_137_reg[21]\(3) => cnn_conv_d4x4_k3xbkb_U0_n_18,
      \tmp_1_reg_137_reg[21]\(2) => cnn_conv_d4x4_k3xbkb_U0_n_19,
      \tmp_1_reg_137_reg[21]\(1) => cnn_conv_d4x4_k3xbkb_U0_n_20,
      \tmp_1_reg_137_reg[21]\(0) => cnn_conv_d4x4_k3xbkb_U0_n_21,
      \tmp_1_reg_137_reg[2]\ => cnn_conv_d4x4_k3xbkb_U0_n_4,
      \tmp_1_reg_137_reg[3]\ => cnn_conv_d4x4_k3xbkb_U0_n_3,
      \tmp_1_reg_137_reg[4]\ => cnn_conv_d4x4_k3xbkb_U0_n_2,
      \tmp_1_reg_137_reg[5]\ => cnn_conv_d4x4_k3xbkb_U0_n_1,
      \tmp_1_reg_137_reg[6]\ => cnn_conv_d4x4_k3xbkb_U0_n_0
    );
\tmp5_reg_1785[11]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(8),
      O => p_0_in(8)
    );
\tmp5_reg_1785[11]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(7),
      O => p_0_in(7)
    );
\tmp5_reg_1785[11]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(6),
      O => p_0_in(6)
    );
\tmp5_reg_1785[11]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(5),
      O => p_0_in(5)
    );
\tmp5_reg_1785[15]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(12),
      O => p_0_in(12)
    );
\tmp5_reg_1785[15]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(11),
      O => p_0_in(11)
    );
\tmp5_reg_1785[15]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(10),
      O => p_0_in(10)
    );
\tmp5_reg_1785[15]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(9),
      O => p_0_in(9)
    );
\tmp5_reg_1785[19]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(16),
      O => p_0_in(16)
    );
\tmp5_reg_1785[19]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(15),
      O => p_0_in(15)
    );
\tmp5_reg_1785[19]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(14),
      O => p_0_in(14)
    );
\tmp5_reg_1785[19]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(13),
      O => p_0_in(13)
    );
\tmp5_reg_1785[23]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      O => tmp_fu_88_p2(0)
    );
\tmp5_reg_1785[23]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(21),
      O => p_0_in(21)
    );
\tmp5_reg_1785[23]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(20),
      O => p_0_in(20)
    );
\tmp5_reg_1785[23]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(19),
      O => p_0_in(19)
    );
\tmp5_reg_1785[23]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(18),
      O => p_0_in(18)
    );
\tmp5_reg_1785[23]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(17),
      O => p_0_in(17)
    );
\tmp5_reg_1785[7]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(0),
      O => p_0_in(0)
    );
\tmp5_reg_1785[7]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(4),
      O => p_0_in(4)
    );
\tmp5_reg_1785[7]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(3),
      O => p_0_in(3)
    );
\tmp5_reg_1785[7]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(2),
      O => p_0_in(2)
    );
\tmp5_reg_1785[7]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_1_reg_137\(1),
      O => p_0_in(1)
    );
\tmp5_reg_1785_reg[11]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[7]_i_17_n_0\,
      CO(3) => \tmp5_reg_1785_reg[11]_i_17_n_0\,
      CO(2) => \tmp5_reg_1785_reg[11]_i_17_n_1\,
      CO(1) => \tmp5_reg_1785_reg[11]_i_17_n_2\,
      CO(0) => \tmp5_reg_1785_reg[11]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2(7 downto 4),
      S(3 downto 0) => p_0_in(8 downto 5)
    );
\tmp5_reg_1785_reg[15]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[11]_i_17_n_0\,
      CO(3) => \tmp5_reg_1785_reg[15]_i_17_n_0\,
      CO(2) => \tmp5_reg_1785_reg[15]_i_17_n_1\,
      CO(1) => \tmp5_reg_1785_reg[15]_i_17_n_2\,
      CO(0) => \tmp5_reg_1785_reg[15]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2(11 downto 8),
      S(3 downto 0) => p_0_in(12 downto 9)
    );
\tmp5_reg_1785_reg[19]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[15]_i_17_n_0\,
      CO(3) => \tmp5_reg_1785_reg[19]_i_17_n_0\,
      CO(2) => \tmp5_reg_1785_reg[19]_i_17_n_1\,
      CO(1) => \tmp5_reg_1785_reg[19]_i_17_n_2\,
      CO(0) => \tmp5_reg_1785_reg[19]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2(15 downto 12),
      S(3 downto 0) => p_0_in(16 downto 13)
    );
\tmp5_reg_1785_reg[23]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[23]_i_19_n_0\,
      CO(3 downto 2) => \NLW_tmp5_reg_1785_reg[23]_i_16_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \NLW_tmp5_reg_1785_reg[23]_i_16_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp5_reg_1785_reg[23]_i_16_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_8_fu_103_p2(20),
      S(3 downto 1) => B"001",
      S(0) => p_0_in(21)
    );
\tmp5_reg_1785_reg[23]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[19]_i_17_n_0\,
      CO(3) => \tmp5_reg_1785_reg[23]_i_19_n_0\,
      CO(2) => \tmp5_reg_1785_reg[23]_i_19_n_1\,
      CO(1) => \tmp5_reg_1785_reg[23]_i_19_n_2\,
      CO(0) => \tmp5_reg_1785_reg[23]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2(19 downto 16),
      S(3 downto 0) => p_0_in(20 downto 17)
    );
\tmp5_reg_1785_reg[7]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp5_reg_1785_reg[7]_i_17_n_0\,
      CO(2) => \tmp5_reg_1785_reg[7]_i_17_n_1\,
      CO(1) => \tmp5_reg_1785_reg[7]_i_17_n_2\,
      CO(0) => \tmp5_reg_1785_reg[7]_i_17_n_3\,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2(3 downto 0),
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\tmp_1_reg_137_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_6,
      Q => \^tmp_1_reg_137\(0),
      R => '0'
    );
\tmp_1_reg_137_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_18,
      Q => \^tmp_1_reg_137\(10),
      R => '0'
    );
\tmp_1_reg_137_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_17,
      Q => \^tmp_1_reg_137\(11),
      R => '0'
    );
\tmp_1_reg_137_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_16,
      Q => \^tmp_1_reg_137\(12),
      R => '0'
    );
\tmp_1_reg_137_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_15,
      Q => \^tmp_1_reg_137\(13),
      R => '0'
    );
\tmp_1_reg_137_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_14,
      Q => \^tmp_1_reg_137\(14),
      R => '0'
    );
\tmp_1_reg_137_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_13,
      Q => \^tmp_1_reg_137\(15),
      R => '0'
    );
\tmp_1_reg_137_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_12,
      Q => \^tmp_1_reg_137\(16),
      R => '0'
    );
\tmp_1_reg_137_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_11,
      Q => \^tmp_1_reg_137\(17),
      R => '0'
    );
\tmp_1_reg_137_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_10,
      Q => \^tmp_1_reg_137\(18),
      R => '0'
    );
\tmp_1_reg_137_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_9,
      Q => \^tmp_1_reg_137\(19),
      R => '0'
    );
\tmp_1_reg_137_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_5,
      Q => \^tmp_1_reg_137\(1),
      R => '0'
    );
\tmp_1_reg_137_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_8,
      Q => \^tmp_1_reg_137\(20),
      R => '0'
    );
\tmp_1_reg_137_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_7,
      Q => \^tmp_1_reg_137\(21),
      R => '0'
    );
\tmp_1_reg_137_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_4,
      Q => \^tmp_1_reg_137\(2),
      R => '0'
    );
\tmp_1_reg_137_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_3,
      Q => \^tmp_1_reg_137\(3),
      R => '0'
    );
\tmp_1_reg_137_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_2,
      Q => \^tmp_1_reg_137\(4),
      R => '0'
    );
\tmp_1_reg_137_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_1,
      Q => \^tmp_1_reg_137\(5),
      R => '0'
    );
\tmp_1_reg_137_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_0,
      Q => \^tmp_1_reg_137\(6),
      R => '0'
    );
\tmp_1_reg_137_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_21,
      Q => \^tmp_1_reg_137\(7),
      R => '0'
    );
\tmp_1_reg_137_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_20,
      Q => \^tmp_1_reg_137\(8),
      R => '0'
    );
\tmp_1_reg_137_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_19,
      Q => \^tmp_1_reg_137\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_7 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp94_cast_fu_1381_p1 : out STD_LOGIC_VECTOR ( 22 downto 0 );
    \tmp5_reg_1785_reg[24]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \a_assign_reg_127_reg[1]_0\ : out STD_LOGIC;
    p_57_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    kernel_7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tmp_fu_88_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_1_reg_137 : in STD_LOGIC_VECTOR ( 21 downto 0 );
    tmp_8_fu_103_p2 : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_enable_reg_pp3_iter3_reg_rep : in STD_LOGIC;
    \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0\ : in STD_LOGIC;
    \window_2_0_reg_560_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep\ : in STD_LOGIC;
    \tmp_1_reg_137_reg[21]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_pipeline_reg_pp0_iter6_b_read_reg_117 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_pipeline_reg_pp0_iter6_a_read_reg_122 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_3_fu_38_p2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \int_kernel_7_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_7 : entity is "fixed_point_mul";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_7 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal a_assign_fu_44_p3 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal a_assign_reg_127 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \a_assign_reg_127[31]_i_1_n_0\ : STD_LOGIC;
  signal \^a_assign_reg_127_reg[1]_0\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter6_a_read_reg_122_0 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal ap_pipeline_reg_pp0_iter6_b_read_reg_117_1 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal b_assign_reg_132 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cnn_conv_d4x4_k3xbkb_U0_n_0 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_1 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_10 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_11 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_12 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_13 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_14 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_15 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_16 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_17 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_18 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_19 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_2 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_20 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_21 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_3 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_4 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_5 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_6 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_7 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_8 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_9 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_645_ap_return : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \tmp5_reg_1785[11]_i_11_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[11]_i_12_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[11]_i_13_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[11]_i_14_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[15]_i_11_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[15]_i_12_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[15]_i_13_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[15]_i_14_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[19]_i_11_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[19]_i_12_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[19]_i_13_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[19]_i_14_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[23]_i_10_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[23]_i_11_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[23]_i_12_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[23]_i_3_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[23]_i_7_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[3]_i_11_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[3]_i_12_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[3]_i_13_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[3]_i_14_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[7]_i_11_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[7]_i_12_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[7]_i_13_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[7]_i_14_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[11]_i_16_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[11]_i_16_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[11]_i_16_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[11]_i_16_n_3\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[15]_i_16_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[15]_i_16_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[15]_i_16_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[15]_i_16_n_3\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[19]_i_16_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[19]_i_16_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[19]_i_16_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[19]_i_16_n_3\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[23]_i_14_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[23]_i_15_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[23]_i_15_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[23]_i_15_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[23]_i_15_n_3\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[7]_i_16_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[7]_i_16_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[7]_i_16_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[7]_i_16_n_3\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \^tmp94_cast_fu_1381_p1\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal tmp_1_reg_137_2 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal tmp_8_fu_103_p2_3 : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal tmp_fu_88_p2_4 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \NLW_tmp5_reg_1785_reg[23]_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp5_reg_1785_reg[23]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp5_reg_1785_reg[23]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_tmp5_reg_1785_reg[23]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp5_reg_1785_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp5_reg_1785_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_645/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_645/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_645/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_645/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 ";
begin
  D(0) <= \^d\(0);
  \a_assign_reg_127_reg[1]_0\ <= \^a_assign_reg_127_reg[1]_0\;
  tmp94_cast_fu_1381_p1(22 downto 0) <= \^tmp94_cast_fu_1381_p1\(22 downto 0);
\a_assign_reg_127[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp3_iter3_reg_rep,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep\,
      I3 => \window_2_0_reg_560_reg[31]\(0),
      O => a_assign_fu_44_p3(0)
    );
\a_assign_reg_127[10]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(9),
      I1 => Q(10),
      I2 => \^a_assign_reg_127_reg[1]_0\,
      I3 => \window_2_0_reg_560_reg[31]\(10),
      I4 => Q(31),
      I5 => \window_2_0_reg_560_reg[31]\(31),
      O => a_assign_fu_44_p3(10)
    );
\a_assign_reg_127[11]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(10),
      I1 => Q(11),
      I2 => \^a_assign_reg_127_reg[1]_0\,
      I3 => \window_2_0_reg_560_reg[31]\(11),
      I4 => Q(31),
      I5 => \window_2_0_reg_560_reg[31]\(31),
      O => a_assign_fu_44_p3(11)
    );
\a_assign_reg_127[12]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(11),
      I1 => Q(12),
      I2 => \^a_assign_reg_127_reg[1]_0\,
      I3 => \window_2_0_reg_560_reg[31]\(12),
      I4 => Q(31),
      I5 => \window_2_0_reg_560_reg[31]\(31),
      O => a_assign_fu_44_p3(12)
    );
\a_assign_reg_127[13]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(12),
      I1 => Q(13),
      I2 => \^a_assign_reg_127_reg[1]_0\,
      I3 => \window_2_0_reg_560_reg[31]\(13),
      I4 => Q(31),
      I5 => \window_2_0_reg_560_reg[31]\(31),
      O => a_assign_fu_44_p3(13)
    );
\a_assign_reg_127[14]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(13),
      I1 => Q(14),
      I2 => \^a_assign_reg_127_reg[1]_0\,
      I3 => \window_2_0_reg_560_reg[31]\(14),
      I4 => Q(31),
      I5 => \window_2_0_reg_560_reg[31]\(31),
      O => a_assign_fu_44_p3(14)
    );
\a_assign_reg_127[15]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(14),
      I1 => Q(15),
      I2 => \^a_assign_reg_127_reg[1]_0\,
      I3 => \window_2_0_reg_560_reg[31]\(15),
      I4 => Q(31),
      I5 => \window_2_0_reg_560_reg[31]\(31),
      O => a_assign_fu_44_p3(15)
    );
\a_assign_reg_127[16]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(15),
      I1 => Q(16),
      I2 => \^a_assign_reg_127_reg[1]_0\,
      I3 => \window_2_0_reg_560_reg[31]\(16),
      I4 => Q(31),
      I5 => \window_2_0_reg_560_reg[31]\(31),
      O => a_assign_fu_44_p3(16)
    );
\a_assign_reg_127[17]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(16),
      I1 => Q(17),
      I2 => \^a_assign_reg_127_reg[1]_0\,
      I3 => \window_2_0_reg_560_reg[31]\(17),
      I4 => Q(31),
      I5 => \window_2_0_reg_560_reg[31]\(31),
      O => a_assign_fu_44_p3(17)
    );
\a_assign_reg_127[18]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(17),
      I1 => Q(18),
      I2 => \^a_assign_reg_127_reg[1]_0\,
      I3 => \window_2_0_reg_560_reg[31]\(18),
      I4 => Q(31),
      I5 => \window_2_0_reg_560_reg[31]\(31),
      O => a_assign_fu_44_p3(18)
    );
\a_assign_reg_127[19]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(18),
      I1 => Q(19),
      I2 => \^a_assign_reg_127_reg[1]_0\,
      I3 => \window_2_0_reg_560_reg[31]\(19),
      I4 => Q(31),
      I5 => \window_2_0_reg_560_reg[31]\(31),
      O => a_assign_fu_44_p3(19)
    );
\a_assign_reg_127[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(0),
      I1 => Q(1),
      I2 => \^a_assign_reg_127_reg[1]_0\,
      I3 => \window_2_0_reg_560_reg[31]\(1),
      I4 => Q(31),
      I5 => \window_2_0_reg_560_reg[31]\(31),
      O => a_assign_fu_44_p3(1)
    );
\a_assign_reg_127[20]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(19),
      I1 => Q(20),
      I2 => \^a_assign_reg_127_reg[1]_0\,
      I3 => \window_2_0_reg_560_reg[31]\(20),
      I4 => Q(31),
      I5 => \window_2_0_reg_560_reg[31]\(31),
      O => a_assign_fu_44_p3(20)
    );
\a_assign_reg_127[21]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(20),
      I1 => Q(21),
      I2 => \^a_assign_reg_127_reg[1]_0\,
      I3 => \window_2_0_reg_560_reg[31]\(21),
      I4 => Q(31),
      I5 => \window_2_0_reg_560_reg[31]\(31),
      O => a_assign_fu_44_p3(21)
    );
\a_assign_reg_127[22]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(21),
      I1 => Q(22),
      I2 => \^a_assign_reg_127_reg[1]_0\,
      I3 => \window_2_0_reg_560_reg[31]\(22),
      I4 => Q(31),
      I5 => \window_2_0_reg_560_reg[31]\(31),
      O => a_assign_fu_44_p3(22)
    );
\a_assign_reg_127[23]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(22),
      I1 => Q(23),
      I2 => \^a_assign_reg_127_reg[1]_0\,
      I3 => \window_2_0_reg_560_reg[31]\(23),
      I4 => Q(31),
      I5 => \window_2_0_reg_560_reg[31]\(31),
      O => a_assign_fu_44_p3(23)
    );
\a_assign_reg_127[24]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(23),
      I1 => Q(24),
      I2 => \^a_assign_reg_127_reg[1]_0\,
      I3 => \window_2_0_reg_560_reg[31]\(24),
      I4 => Q(31),
      I5 => \window_2_0_reg_560_reg[31]\(31),
      O => a_assign_fu_44_p3(24)
    );
\a_assign_reg_127[25]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(24),
      I1 => Q(25),
      I2 => \^a_assign_reg_127_reg[1]_0\,
      I3 => \window_2_0_reg_560_reg[31]\(25),
      I4 => Q(31),
      I5 => \window_2_0_reg_560_reg[31]\(31),
      O => a_assign_fu_44_p3(25)
    );
\a_assign_reg_127[26]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(25),
      I1 => Q(26),
      I2 => \^a_assign_reg_127_reg[1]_0\,
      I3 => \window_2_0_reg_560_reg[31]\(26),
      I4 => Q(31),
      I5 => \window_2_0_reg_560_reg[31]\(31),
      O => a_assign_fu_44_p3(26)
    );
\a_assign_reg_127[27]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(26),
      I1 => Q(27),
      I2 => \^a_assign_reg_127_reg[1]_0\,
      I3 => \window_2_0_reg_560_reg[31]\(27),
      I4 => Q(31),
      I5 => \window_2_0_reg_560_reg[31]\(31),
      O => a_assign_fu_44_p3(27)
    );
\a_assign_reg_127[28]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(27),
      I1 => Q(28),
      I2 => \^a_assign_reg_127_reg[1]_0\,
      I3 => \window_2_0_reg_560_reg[31]\(28),
      I4 => Q(31),
      I5 => \window_2_0_reg_560_reg[31]\(31),
      O => a_assign_fu_44_p3(28)
    );
\a_assign_reg_127[29]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(28),
      I1 => Q(29),
      I2 => \^a_assign_reg_127_reg[1]_0\,
      I3 => \window_2_0_reg_560_reg[31]\(29),
      I4 => Q(31),
      I5 => \window_2_0_reg_560_reg[31]\(31),
      O => a_assign_fu_44_p3(29)
    );
\a_assign_reg_127[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(1),
      I1 => Q(2),
      I2 => \^a_assign_reg_127_reg[1]_0\,
      I3 => \window_2_0_reg_560_reg[31]\(2),
      I4 => Q(31),
      I5 => \window_2_0_reg_560_reg[31]\(31),
      O => a_assign_fu_44_p3(2)
    );
\a_assign_reg_127[30]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(29),
      I1 => Q(30),
      I2 => \^a_assign_reg_127_reg[1]_0\,
      I3 => \window_2_0_reg_560_reg[31]\(30),
      I4 => Q(31),
      I5 => \window_2_0_reg_560_reg[31]\(31),
      O => a_assign_fu_44_p3(30)
    );
\a_assign_reg_127[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter3_reg_rep,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep\,
      O => \^a_assign_reg_127_reg[1]_0\
    );
\a_assign_reg_127[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A0000"
    )
        port map (
      I0 => \window_2_0_reg_560_reg[31]\(31),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep,
      I3 => Q(31),
      I4 => tmp_3_fu_38_p2(30),
      O => \a_assign_reg_127[31]_i_1_n_0\
    );
\a_assign_reg_127[3]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(2),
      I1 => Q(3),
      I2 => \^a_assign_reg_127_reg[1]_0\,
      I3 => \window_2_0_reg_560_reg[31]\(3),
      I4 => Q(31),
      I5 => \window_2_0_reg_560_reg[31]\(31),
      O => a_assign_fu_44_p3(3)
    );
\a_assign_reg_127[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(3),
      I1 => Q(4),
      I2 => \^a_assign_reg_127_reg[1]_0\,
      I3 => \window_2_0_reg_560_reg[31]\(4),
      I4 => Q(31),
      I5 => \window_2_0_reg_560_reg[31]\(31),
      O => a_assign_fu_44_p3(4)
    );
\a_assign_reg_127[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(4),
      I1 => Q(5),
      I2 => \^a_assign_reg_127_reg[1]_0\,
      I3 => \window_2_0_reg_560_reg[31]\(5),
      I4 => Q(31),
      I5 => \window_2_0_reg_560_reg[31]\(31),
      O => a_assign_fu_44_p3(5)
    );
\a_assign_reg_127[6]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(5),
      I1 => Q(6),
      I2 => \^a_assign_reg_127_reg[1]_0\,
      I3 => \window_2_0_reg_560_reg[31]\(6),
      I4 => Q(31),
      I5 => \window_2_0_reg_560_reg[31]\(31),
      O => a_assign_fu_44_p3(6)
    );
\a_assign_reg_127[7]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(6),
      I1 => Q(7),
      I2 => \^a_assign_reg_127_reg[1]_0\,
      I3 => \window_2_0_reg_560_reg[31]\(7),
      I4 => Q(31),
      I5 => \window_2_0_reg_560_reg[31]\(31),
      O => a_assign_fu_44_p3(7)
    );
\a_assign_reg_127[8]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(7),
      I1 => Q(8),
      I2 => \^a_assign_reg_127_reg[1]_0\,
      I3 => \window_2_0_reg_560_reg[31]\(8),
      I4 => Q(31),
      I5 => \window_2_0_reg_560_reg[31]\(31),
      O => a_assign_fu_44_p3(8)
    );
\a_assign_reg_127[9]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => tmp_3_fu_38_p2(8),
      I1 => Q(9),
      I2 => \^a_assign_reg_127_reg[1]_0\,
      I3 => \window_2_0_reg_560_reg[31]\(9),
      I4 => Q(31),
      I5 => \window_2_0_reg_560_reg[31]\(31),
      O => a_assign_fu_44_p3(9)
    );
\a_assign_reg_127_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(0),
      Q => a_assign_reg_127(0),
      R => '0'
    );
\a_assign_reg_127_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(10),
      Q => a_assign_reg_127(10),
      R => '0'
    );
\a_assign_reg_127_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(11),
      Q => a_assign_reg_127(11),
      R => '0'
    );
\a_assign_reg_127_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(12),
      Q => a_assign_reg_127(12),
      R => '0'
    );
\a_assign_reg_127_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(13),
      Q => a_assign_reg_127(13),
      R => '0'
    );
\a_assign_reg_127_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(14),
      Q => a_assign_reg_127(14),
      R => '0'
    );
\a_assign_reg_127_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(15),
      Q => a_assign_reg_127(15),
      R => '0'
    );
\a_assign_reg_127_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(16),
      Q => a_assign_reg_127(16),
      R => '0'
    );
\a_assign_reg_127_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(17),
      Q => a_assign_reg_127(17),
      R => '0'
    );
\a_assign_reg_127_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(18),
      Q => a_assign_reg_127(18),
      R => '0'
    );
\a_assign_reg_127_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(19),
      Q => a_assign_reg_127(19),
      R => '0'
    );
\a_assign_reg_127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(1),
      Q => a_assign_reg_127(1),
      R => '0'
    );
\a_assign_reg_127_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(20),
      Q => a_assign_reg_127(20),
      R => '0'
    );
\a_assign_reg_127_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(21),
      Q => a_assign_reg_127(21),
      R => '0'
    );
\a_assign_reg_127_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(22),
      Q => a_assign_reg_127(22),
      R => '0'
    );
\a_assign_reg_127_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(23),
      Q => a_assign_reg_127(23),
      R => '0'
    );
\a_assign_reg_127_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(24),
      Q => a_assign_reg_127(24),
      R => '0'
    );
\a_assign_reg_127_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(25),
      Q => a_assign_reg_127(25),
      R => '0'
    );
\a_assign_reg_127_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(26),
      Q => a_assign_reg_127(26),
      R => '0'
    );
\a_assign_reg_127_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(27),
      Q => a_assign_reg_127(27),
      R => '0'
    );
\a_assign_reg_127_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(28),
      Q => a_assign_reg_127(28),
      R => '0'
    );
\a_assign_reg_127_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(29),
      Q => a_assign_reg_127(29),
      R => '0'
    );
\a_assign_reg_127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(2),
      Q => a_assign_reg_127(2),
      R => '0'
    );
\a_assign_reg_127_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(30),
      Q => a_assign_reg_127(30),
      R => '0'
    );
\a_assign_reg_127_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \a_assign_reg_127[31]_i_1_n_0\,
      Q => a_assign_reg_127(31),
      R => '0'
    );
\a_assign_reg_127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(3),
      Q => a_assign_reg_127(3),
      R => '0'
    );
\a_assign_reg_127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(4),
      Q => a_assign_reg_127(4),
      R => '0'
    );
\a_assign_reg_127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(5),
      Q => a_assign_reg_127(5),
      R => '0'
    );
\a_assign_reg_127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(6),
      Q => a_assign_reg_127(6),
      R => '0'
    );
\a_assign_reg_127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(7),
      Q => a_assign_reg_127(7),
      R => '0'
    );
\a_assign_reg_127_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(8),
      Q => a_assign_reg_127(8),
      R => '0'
    );
\a_assign_reg_127_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => a_assign_fu_44_p3(9),
      Q => a_assign_reg_127(9),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => \^d\(0),
      Q => \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0\
    );
\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_57_in,
      CLK => ap_clk,
      D => kernel_7(1),
      Q => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0\
    );
\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0\,
      Q => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0\,
      Q => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      R => '0'
    );
\b_assign_reg_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => kernel_7(0),
      Q => b_assign_reg_132(0),
      R => '0'
    );
\b_assign_reg_132_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_7_reg[31]\(9),
      Q => b_assign_reg_132(10),
      R => '0'
    );
\b_assign_reg_132_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_7_reg[31]\(10),
      Q => b_assign_reg_132(11),
      R => '0'
    );
\b_assign_reg_132_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_7_reg[31]\(11),
      Q => b_assign_reg_132(12),
      R => '0'
    );
\b_assign_reg_132_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_7_reg[31]\(12),
      Q => b_assign_reg_132(13),
      R => '0'
    );
\b_assign_reg_132_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_7_reg[31]\(13),
      Q => b_assign_reg_132(14),
      R => '0'
    );
\b_assign_reg_132_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_7_reg[31]\(14),
      Q => b_assign_reg_132(15),
      R => '0'
    );
\b_assign_reg_132_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_7_reg[31]\(15),
      Q => b_assign_reg_132(16),
      R => '0'
    );
\b_assign_reg_132_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_7_reg[31]\(16),
      Q => b_assign_reg_132(17),
      R => '0'
    );
\b_assign_reg_132_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_7_reg[31]\(17),
      Q => b_assign_reg_132(18),
      R => '0'
    );
\b_assign_reg_132_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_7_reg[31]\(18),
      Q => b_assign_reg_132(19),
      R => '0'
    );
\b_assign_reg_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_7_reg[31]\(0),
      Q => b_assign_reg_132(1),
      R => '0'
    );
\b_assign_reg_132_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_7_reg[31]\(19),
      Q => b_assign_reg_132(20),
      R => '0'
    );
\b_assign_reg_132_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_7_reg[31]\(20),
      Q => b_assign_reg_132(21),
      R => '0'
    );
\b_assign_reg_132_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_7_reg[31]\(21),
      Q => b_assign_reg_132(22),
      R => '0'
    );
\b_assign_reg_132_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_7_reg[31]\(22),
      Q => b_assign_reg_132(23),
      R => '0'
    );
\b_assign_reg_132_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_7_reg[31]\(23),
      Q => b_assign_reg_132(24),
      R => '0'
    );
\b_assign_reg_132_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_7_reg[31]\(24),
      Q => b_assign_reg_132(25),
      R => '0'
    );
\b_assign_reg_132_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_7_reg[31]\(25),
      Q => b_assign_reg_132(26),
      R => '0'
    );
\b_assign_reg_132_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_7_reg[31]\(26),
      Q => b_assign_reg_132(27),
      R => '0'
    );
\b_assign_reg_132_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_7_reg[31]\(27),
      Q => b_assign_reg_132(28),
      R => '0'
    );
\b_assign_reg_132_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_7_reg[31]\(28),
      Q => b_assign_reg_132(29),
      R => '0'
    );
\b_assign_reg_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_7_reg[31]\(1),
      Q => b_assign_reg_132(2),
      R => '0'
    );
\b_assign_reg_132_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_7_reg[31]\(29),
      Q => b_assign_reg_132(30),
      R => '0'
    );
\b_assign_reg_132_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_7_reg[31]\(30),
      Q => b_assign_reg_132(31),
      R => '0'
    );
\b_assign_reg_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_7_reg[31]\(2),
      Q => b_assign_reg_132(3),
      R => '0'
    );
\b_assign_reg_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_7_reg[31]\(3),
      Q => b_assign_reg_132(4),
      R => '0'
    );
\b_assign_reg_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_7_reg[31]\(4),
      Q => b_assign_reg_132(5),
      R => '0'
    );
\b_assign_reg_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_7_reg[31]\(5),
      Q => b_assign_reg_132(6),
      R => '0'
    );
\b_assign_reg_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_7_reg[31]\(6),
      Q => b_assign_reg_132(7),
      R => '0'
    );
\b_assign_reg_132_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_7_reg[31]\(7),
      Q => b_assign_reg_132(8),
      R => '0'
    );
\b_assign_reg_132_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \int_kernel_7_reg[31]\(8),
      Q => b_assign_reg_132(9),
      R => '0'
    );
cnn_conv_d4x4_k3xbkb_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb_9
     port map (
      Q(31 downto 0) => a_assign_reg_127(31 downto 0),
      ap_clk => ap_clk,
      \b_assign_reg_132_reg[31]\(31 downto 0) => b_assign_reg_132(31 downto 0),
      p_57_in => p_57_in,
      \tmp_1_reg_137_reg[0]\ => cnn_conv_d4x4_k3xbkb_U0_n_6,
      \tmp_1_reg_137_reg[1]\ => cnn_conv_d4x4_k3xbkb_U0_n_5,
      \tmp_1_reg_137_reg[21]\(14) => cnn_conv_d4x4_k3xbkb_U0_n_7,
      \tmp_1_reg_137_reg[21]\(13) => cnn_conv_d4x4_k3xbkb_U0_n_8,
      \tmp_1_reg_137_reg[21]\(12) => cnn_conv_d4x4_k3xbkb_U0_n_9,
      \tmp_1_reg_137_reg[21]\(11) => cnn_conv_d4x4_k3xbkb_U0_n_10,
      \tmp_1_reg_137_reg[21]\(10) => cnn_conv_d4x4_k3xbkb_U0_n_11,
      \tmp_1_reg_137_reg[21]\(9) => cnn_conv_d4x4_k3xbkb_U0_n_12,
      \tmp_1_reg_137_reg[21]\(8) => cnn_conv_d4x4_k3xbkb_U0_n_13,
      \tmp_1_reg_137_reg[21]\(7) => cnn_conv_d4x4_k3xbkb_U0_n_14,
      \tmp_1_reg_137_reg[21]\(6) => cnn_conv_d4x4_k3xbkb_U0_n_15,
      \tmp_1_reg_137_reg[21]\(5) => cnn_conv_d4x4_k3xbkb_U0_n_16,
      \tmp_1_reg_137_reg[21]\(4) => cnn_conv_d4x4_k3xbkb_U0_n_17,
      \tmp_1_reg_137_reg[21]\(3) => cnn_conv_d4x4_k3xbkb_U0_n_18,
      \tmp_1_reg_137_reg[21]\(2) => cnn_conv_d4x4_k3xbkb_U0_n_19,
      \tmp_1_reg_137_reg[21]\(1) => cnn_conv_d4x4_k3xbkb_U0_n_20,
      \tmp_1_reg_137_reg[21]\(0) => cnn_conv_d4x4_k3xbkb_U0_n_21,
      \tmp_1_reg_137_reg[2]\ => cnn_conv_d4x4_k3xbkb_U0_n_4,
      \tmp_1_reg_137_reg[3]\ => cnn_conv_d4x4_k3xbkb_U0_n_3,
      \tmp_1_reg_137_reg[4]\ => cnn_conv_d4x4_k3xbkb_U0_n_2,
      \tmp_1_reg_137_reg[5]\ => cnn_conv_d4x4_k3xbkb_U0_n_1,
      \tmp_1_reg_137_reg[6]\ => cnn_conv_d4x4_k3xbkb_U0_n_0
    );
\tmp5_reg_1785[11]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(8),
      I1 => tmp_1_reg_137_2(8),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_645_ap_return(8)
    );
\tmp5_reg_1785[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(11),
      I2 => tmp_8_fu_103_p2_3(11),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(11),
      I5 => tmp_8_fu_103_p2(10),
      O => \tmp5_reg_1785[11]_i_11_n_0\
    );
\tmp5_reg_1785[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(10),
      I2 => tmp_8_fu_103_p2_3(10),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(10),
      I5 => tmp_8_fu_103_p2(9),
      O => \tmp5_reg_1785[11]_i_12_n_0\
    );
\tmp5_reg_1785[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(9),
      I2 => tmp_8_fu_103_p2_3(9),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(9),
      I5 => tmp_8_fu_103_p2(8),
      O => \tmp5_reg_1785[11]_i_13_n_0\
    );
\tmp5_reg_1785[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(8),
      I2 => tmp_8_fu_103_p2_3(8),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(8),
      I5 => tmp_8_fu_103_p2(7),
      O => \tmp5_reg_1785[11]_i_14_n_0\
    );
\tmp5_reg_1785[11]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(8),
      O => p_0_in(8)
    );
\tmp5_reg_1785[11]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(7),
      O => p_0_in(7)
    );
\tmp5_reg_1785[11]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(6),
      O => p_0_in(6)
    );
\tmp5_reg_1785[11]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(5),
      O => p_0_in(5)
    );
\tmp5_reg_1785[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(11),
      I1 => tmp_1_reg_137_2(11),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_645_ap_return(11)
    );
\tmp5_reg_1785[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(10),
      I1 => tmp_1_reg_137_2(10),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_645_ap_return(10)
    );
\tmp5_reg_1785[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(9),
      I1 => tmp_1_reg_137_2(9),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_645_ap_return(9)
    );
\tmp5_reg_1785[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(12),
      I1 => tmp_1_reg_137_2(12),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_645_ap_return(12)
    );
\tmp5_reg_1785[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(15),
      I2 => tmp_8_fu_103_p2_3(15),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(15),
      I5 => tmp_8_fu_103_p2(14),
      O => \tmp5_reg_1785[15]_i_11_n_0\
    );
\tmp5_reg_1785[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(14),
      I2 => tmp_8_fu_103_p2_3(14),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(14),
      I5 => tmp_8_fu_103_p2(13),
      O => \tmp5_reg_1785[15]_i_12_n_0\
    );
\tmp5_reg_1785[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(13),
      I2 => tmp_8_fu_103_p2_3(13),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(13),
      I5 => tmp_8_fu_103_p2(12),
      O => \tmp5_reg_1785[15]_i_13_n_0\
    );
\tmp5_reg_1785[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(12),
      I2 => tmp_8_fu_103_p2_3(12),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(12),
      I5 => tmp_8_fu_103_p2(11),
      O => \tmp5_reg_1785[15]_i_14_n_0\
    );
\tmp5_reg_1785[15]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(12),
      O => p_0_in(12)
    );
\tmp5_reg_1785[15]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(11),
      O => p_0_in(11)
    );
\tmp5_reg_1785[15]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(10),
      O => p_0_in(10)
    );
\tmp5_reg_1785[15]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(9),
      O => p_0_in(9)
    );
\tmp5_reg_1785[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(15),
      I1 => tmp_1_reg_137_2(15),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_645_ap_return(15)
    );
\tmp5_reg_1785[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(14),
      I1 => tmp_1_reg_137_2(14),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_645_ap_return(14)
    );
\tmp5_reg_1785[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(13),
      I1 => tmp_1_reg_137_2(13),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_645_ap_return(13)
    );
\tmp5_reg_1785[19]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(16),
      I1 => tmp_1_reg_137_2(16),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_645_ap_return(16)
    );
\tmp5_reg_1785[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(19),
      I2 => tmp_8_fu_103_p2_3(19),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(19),
      I5 => tmp_8_fu_103_p2(18),
      O => \tmp5_reg_1785[19]_i_11_n_0\
    );
\tmp5_reg_1785[19]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(18),
      I2 => tmp_8_fu_103_p2_3(18),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(18),
      I5 => tmp_8_fu_103_p2(17),
      O => \tmp5_reg_1785[19]_i_12_n_0\
    );
\tmp5_reg_1785[19]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(17),
      I2 => tmp_8_fu_103_p2_3(17),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(17),
      I5 => tmp_8_fu_103_p2(16),
      O => \tmp5_reg_1785[19]_i_13_n_0\
    );
\tmp5_reg_1785[19]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(16),
      I2 => tmp_8_fu_103_p2_3(16),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(16),
      I5 => tmp_8_fu_103_p2(15),
      O => \tmp5_reg_1785[19]_i_14_n_0\
    );
\tmp5_reg_1785[19]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(16),
      O => p_0_in(16)
    );
\tmp5_reg_1785[19]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(15),
      O => p_0_in(15)
    );
\tmp5_reg_1785[19]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(14),
      O => p_0_in(14)
    );
\tmp5_reg_1785[19]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(13),
      O => p_0_in(13)
    );
\tmp5_reg_1785[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(19),
      I1 => tmp_1_reg_137_2(19),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_645_ap_return(19)
    );
\tmp5_reg_1785[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(18),
      I1 => tmp_1_reg_137_2(18),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_645_ap_return(18)
    );
\tmp5_reg_1785[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(17),
      I1 => tmp_1_reg_137_2(17),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_645_ap_return(17)
    );
\tmp5_reg_1785[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"141414EB14EB1414"
    )
        port map (
      I0 => \tmp5_reg_1785_reg[23]_i_14_n_2\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I2 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      I3 => \tmp_1_reg_137_reg[21]_0\(0),
      I4 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(0),
      I5 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      O => \tmp5_reg_1785[23]_i_10_n_0\
    );
\tmp5_reg_1785[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(21),
      I2 => tmp_8_fu_103_p2_3(21),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(21),
      I5 => tmp_8_fu_103_p2(20),
      O => \tmp5_reg_1785[23]_i_11_n_0\
    );
\tmp5_reg_1785[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(20),
      I2 => tmp_8_fu_103_p2_3(20),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(20),
      I5 => tmp_8_fu_103_p2(19),
      O => \tmp5_reg_1785[23]_i_12_n_0\
    );
\tmp5_reg_1785[23]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I1 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => tmp_fu_88_p2_4(31)
    );
\tmp5_reg_1785[23]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(21),
      O => p_0_in(21)
    );
\tmp5_reg_1785[23]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(20),
      O => p_0_in(20)
    );
\tmp5_reg_1785[23]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(19),
      O => p_0_in(19)
    );
\tmp5_reg_1785[23]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(18),
      O => p_0_in(18)
    );
\tmp5_reg_1785[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp5_reg_1785_reg[23]_i_2_n_0\,
      I1 => \ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]_0\(0),
      O => \tmp5_reg_1785[23]_i_3_n_0\
    );
\tmp5_reg_1785[23]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(17),
      O => p_0_in(17)
    );
\tmp5_reg_1785[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => \tmp5_reg_1785_reg[23]_i_14_n_2\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I2 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => \tmp5_reg_1785[23]_i_7_n_0\
    );
\tmp5_reg_1785[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(21),
      I1 => tmp_1_reg_137_2(21),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_645_ap_return(21)
    );
\tmp5_reg_1785[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(20),
      I1 => tmp_1_reg_137_2(20),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_645_ap_return(20)
    );
\tmp5_reg_1785[3]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_1_reg_137_2(0),
      O => grp_fixed_point_mul_fu_645_ap_return(0)
    );
\tmp5_reg_1785[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(3),
      I2 => tmp_8_fu_103_p2_3(3),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(3),
      I5 => tmp_8_fu_103_p2(2),
      O => \tmp5_reg_1785[3]_i_11_n_0\
    );
\tmp5_reg_1785[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(2),
      I2 => tmp_8_fu_103_p2_3(2),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(2),
      I5 => tmp_8_fu_103_p2(1),
      O => \tmp5_reg_1785[3]_i_12_n_0\
    );
\tmp5_reg_1785[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(1),
      I2 => tmp_8_fu_103_p2_3(1),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(1),
      I5 => tmp_8_fu_103_p2(0),
      O => \tmp5_reg_1785[3]_i_13_n_0\
    );
\tmp5_reg_1785[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_137_2(0),
      I1 => tmp_1_reg_137(0),
      O => \tmp5_reg_1785[3]_i_14_n_0\
    );
\tmp5_reg_1785[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(3),
      I1 => tmp_1_reg_137_2(3),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_645_ap_return(3)
    );
\tmp5_reg_1785[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(2),
      I1 => tmp_1_reg_137_2(2),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_645_ap_return(2)
    );
\tmp5_reg_1785[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(1),
      I1 => tmp_1_reg_137_2(1),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_645_ap_return(1)
    );
\tmp5_reg_1785[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(4),
      I1 => tmp_1_reg_137_2(4),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_645_ap_return(4)
    );
\tmp5_reg_1785[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(7),
      I2 => tmp_8_fu_103_p2_3(7),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(7),
      I5 => tmp_8_fu_103_p2(6),
      O => \tmp5_reg_1785[7]_i_11_n_0\
    );
\tmp5_reg_1785[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(6),
      I2 => tmp_8_fu_103_p2_3(6),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(6),
      I5 => tmp_8_fu_103_p2(5),
      O => \tmp5_reg_1785[7]_i_12_n_0\
    );
\tmp5_reg_1785[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(5),
      I2 => tmp_8_fu_103_p2_3(5),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(5),
      I5 => tmp_8_fu_103_p2(4),
      O => \tmp5_reg_1785[7]_i_13_n_0\
    );
\tmp5_reg_1785[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(4),
      I2 => tmp_8_fu_103_p2_3(4),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(4),
      I5 => tmp_8_fu_103_p2(3),
      O => \tmp5_reg_1785[7]_i_14_n_0\
    );
\tmp5_reg_1785[7]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(0),
      O => p_0_in(0)
    );
\tmp5_reg_1785[7]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(4),
      O => p_0_in(4)
    );
\tmp5_reg_1785[7]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(3),
      O => p_0_in(3)
    );
\tmp5_reg_1785[7]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(2),
      O => p_0_in(2)
    );
\tmp5_reg_1785[7]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(1),
      O => p_0_in(1)
    );
\tmp5_reg_1785[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(7),
      I1 => tmp_1_reg_137_2(7),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_645_ap_return(7)
    );
\tmp5_reg_1785[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(6),
      I1 => tmp_1_reg_137_2(6),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_645_ap_return(6)
    );
\tmp5_reg_1785[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(5),
      I1 => tmp_1_reg_137_2(5),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_645_ap_return(5)
    );
\tmp5_reg_1785_reg[11]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[7]_i_16_n_0\,
      CO(3) => \tmp5_reg_1785_reg[11]_i_16_n_0\,
      CO(2) => \tmp5_reg_1785_reg[11]_i_16_n_1\,
      CO(1) => \tmp5_reg_1785_reg[11]_i_16_n_2\,
      CO(0) => \tmp5_reg_1785_reg[11]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2_3(8 downto 5),
      S(3 downto 0) => p_0_in(8 downto 5)
    );
\tmp5_reg_1785_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[7]_i_2_n_0\,
      CO(3) => \tmp5_reg_1785_reg[11]_i_2_n_0\,
      CO(2) => \tmp5_reg_1785_reg[11]_i_2_n_1\,
      CO(1) => \tmp5_reg_1785_reg[11]_i_2_n_2\,
      CO(0) => \tmp5_reg_1785_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => grp_fixed_point_mul_fu_645_ap_return(11 downto 8),
      O(3 downto 0) => \^tmp94_cast_fu_1381_p1\(11 downto 8),
      S(3) => \tmp5_reg_1785[11]_i_11_n_0\,
      S(2) => \tmp5_reg_1785[11]_i_12_n_0\,
      S(1) => \tmp5_reg_1785[11]_i_13_n_0\,
      S(0) => \tmp5_reg_1785[11]_i_14_n_0\
    );
\tmp5_reg_1785_reg[15]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[11]_i_16_n_0\,
      CO(3) => \tmp5_reg_1785_reg[15]_i_16_n_0\,
      CO(2) => \tmp5_reg_1785_reg[15]_i_16_n_1\,
      CO(1) => \tmp5_reg_1785_reg[15]_i_16_n_2\,
      CO(0) => \tmp5_reg_1785_reg[15]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2_3(12 downto 9),
      S(3 downto 0) => p_0_in(12 downto 9)
    );
\tmp5_reg_1785_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[11]_i_2_n_0\,
      CO(3) => \tmp5_reg_1785_reg[15]_i_2_n_0\,
      CO(2) => \tmp5_reg_1785_reg[15]_i_2_n_1\,
      CO(1) => \tmp5_reg_1785_reg[15]_i_2_n_2\,
      CO(0) => \tmp5_reg_1785_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => grp_fixed_point_mul_fu_645_ap_return(15 downto 12),
      O(3 downto 0) => \^tmp94_cast_fu_1381_p1\(15 downto 12),
      S(3) => \tmp5_reg_1785[15]_i_11_n_0\,
      S(2) => \tmp5_reg_1785[15]_i_12_n_0\,
      S(1) => \tmp5_reg_1785[15]_i_13_n_0\,
      S(0) => \tmp5_reg_1785[15]_i_14_n_0\
    );
\tmp5_reg_1785_reg[19]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[15]_i_16_n_0\,
      CO(3) => \tmp5_reg_1785_reg[19]_i_16_n_0\,
      CO(2) => \tmp5_reg_1785_reg[19]_i_16_n_1\,
      CO(1) => \tmp5_reg_1785_reg[19]_i_16_n_2\,
      CO(0) => \tmp5_reg_1785_reg[19]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2_3(16 downto 13),
      S(3 downto 0) => p_0_in(16 downto 13)
    );
\tmp5_reg_1785_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[15]_i_2_n_0\,
      CO(3) => \tmp5_reg_1785_reg[19]_i_2_n_0\,
      CO(2) => \tmp5_reg_1785_reg[19]_i_2_n_1\,
      CO(1) => \tmp5_reg_1785_reg[19]_i_2_n_2\,
      CO(0) => \tmp5_reg_1785_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => grp_fixed_point_mul_fu_645_ap_return(19 downto 16),
      O(3 downto 0) => \^tmp94_cast_fu_1381_p1\(19 downto 16),
      S(3) => \tmp5_reg_1785[19]_i_11_n_0\,
      S(2) => \tmp5_reg_1785[19]_i_12_n_0\,
      S(1) => \tmp5_reg_1785[19]_i_13_n_0\,
      S(0) => \tmp5_reg_1785[19]_i_14_n_0\
    );
\tmp5_reg_1785_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => \tmp5_reg_1785_reg[23]_i_1_n_0\,
      CO(2) => \tmp5_reg_1785_reg[23]_i_1_n_1\,
      CO(1) => \tmp5_reg_1785_reg[23]_i_1_n_2\,
      CO(0) => \tmp5_reg_1785_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp5_reg_1785_reg[23]_i_2_n_0\,
      DI(2 downto 0) => \^tmp94_cast_fu_1381_p1\(22 downto 20),
      O(3 downto 0) => \tmp5_reg_1785_reg[24]\(3 downto 0),
      S(3) => \tmp5_reg_1785[23]_i_3_n_0\,
      S(2 downto 0) => S(2 downto 0)
    );
\tmp5_reg_1785_reg[23]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[23]_i_15_n_0\,
      CO(3 downto 2) => \NLW_tmp5_reg_1785_reg[23]_i_14_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp5_reg_1785_reg[23]_i_14_n_2\,
      CO(0) => \NLW_tmp5_reg_1785_reg[23]_i_14_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp5_reg_1785_reg[23]_i_14_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_8_fu_103_p2_3(21),
      S(3 downto 1) => B"001",
      S(0) => p_0_in(21)
    );
\tmp5_reg_1785_reg[23]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[19]_i_16_n_0\,
      CO(3) => \tmp5_reg_1785_reg[23]_i_15_n_0\,
      CO(2) => \tmp5_reg_1785_reg[23]_i_15_n_1\,
      CO(1) => \tmp5_reg_1785_reg[23]_i_15_n_2\,
      CO(0) => \tmp5_reg_1785_reg[23]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2_3(20 downto 17),
      S(3 downto 0) => p_0_in(20 downto 17)
    );
\tmp5_reg_1785_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[19]_i_2_n_0\,
      CO(3) => \tmp5_reg_1785_reg[23]_i_2_n_0\,
      CO(2) => \NLW_tmp5_reg_1785_reg[23]_i_2_CO_UNCONNECTED\(2),
      CO(1) => \tmp5_reg_1785_reg[23]_i_2_n_2\,
      CO(0) => \tmp5_reg_1785_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp5_reg_1785[23]_i_7_n_0\,
      DI(1 downto 0) => grp_fixed_point_mul_fu_645_ap_return(21 downto 20),
      O(3) => \NLW_tmp5_reg_1785_reg[23]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => \^tmp94_cast_fu_1381_p1\(22 downto 20),
      S(3) => '1',
      S(2) => \tmp5_reg_1785[23]_i_10_n_0\,
      S(1) => \tmp5_reg_1785[23]_i_11_n_0\,
      S(0) => \tmp5_reg_1785[23]_i_12_n_0\
    );
\tmp5_reg_1785_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[23]_i_1_n_0\,
      CO(3 downto 0) => \NLW_tmp5_reg_1785_reg[24]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp5_reg_1785_reg[24]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \tmp5_reg_1785_reg[24]\(4),
      S(3 downto 0) => B"0001"
    );
\tmp5_reg_1785_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp5_reg_1785_reg[3]_i_2_n_0\,
      CO(2) => \tmp5_reg_1785_reg[3]_i_2_n_1\,
      CO(1) => \tmp5_reg_1785_reg[3]_i_2_n_2\,
      CO(0) => \tmp5_reg_1785_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => grp_fixed_point_mul_fu_645_ap_return(3 downto 0),
      O(3 downto 0) => \^tmp94_cast_fu_1381_p1\(3 downto 0),
      S(3) => \tmp5_reg_1785[3]_i_11_n_0\,
      S(2) => \tmp5_reg_1785[3]_i_12_n_0\,
      S(1) => \tmp5_reg_1785[3]_i_13_n_0\,
      S(0) => \tmp5_reg_1785[3]_i_14_n_0\
    );
\tmp5_reg_1785_reg[7]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp5_reg_1785_reg[7]_i_16_n_0\,
      CO(2) => \tmp5_reg_1785_reg[7]_i_16_n_1\,
      CO(1) => \tmp5_reg_1785_reg[7]_i_16_n_2\,
      CO(0) => \tmp5_reg_1785_reg[7]_i_16_n_3\,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2_3(4 downto 1),
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\tmp5_reg_1785_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[3]_i_2_n_0\,
      CO(3) => \tmp5_reg_1785_reg[7]_i_2_n_0\,
      CO(2) => \tmp5_reg_1785_reg[7]_i_2_n_1\,
      CO(1) => \tmp5_reg_1785_reg[7]_i_2_n_2\,
      CO(0) => \tmp5_reg_1785_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => grp_fixed_point_mul_fu_645_ap_return(7 downto 4),
      O(3 downto 0) => \^tmp94_cast_fu_1381_p1\(7 downto 4),
      S(3) => \tmp5_reg_1785[7]_i_11_n_0\,
      S(2) => \tmp5_reg_1785[7]_i_12_n_0\,
      S(1) => \tmp5_reg_1785[7]_i_13_n_0\,
      S(0) => \tmp5_reg_1785[7]_i_14_n_0\
    );
\tmp_1_reg_137_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_6,
      Q => tmp_1_reg_137_2(0),
      R => '0'
    );
\tmp_1_reg_137_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_18,
      Q => tmp_1_reg_137_2(10),
      R => '0'
    );
\tmp_1_reg_137_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_17,
      Q => tmp_1_reg_137_2(11),
      R => '0'
    );
\tmp_1_reg_137_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_16,
      Q => tmp_1_reg_137_2(12),
      R => '0'
    );
\tmp_1_reg_137_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_15,
      Q => tmp_1_reg_137_2(13),
      R => '0'
    );
\tmp_1_reg_137_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_14,
      Q => tmp_1_reg_137_2(14),
      R => '0'
    );
\tmp_1_reg_137_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_13,
      Q => tmp_1_reg_137_2(15),
      R => '0'
    );
\tmp_1_reg_137_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_12,
      Q => tmp_1_reg_137_2(16),
      R => '0'
    );
\tmp_1_reg_137_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_11,
      Q => tmp_1_reg_137_2(17),
      R => '0'
    );
\tmp_1_reg_137_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_10,
      Q => tmp_1_reg_137_2(18),
      R => '0'
    );
\tmp_1_reg_137_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_9,
      Q => tmp_1_reg_137_2(19),
      R => '0'
    );
\tmp_1_reg_137_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_5,
      Q => tmp_1_reg_137_2(1),
      R => '0'
    );
\tmp_1_reg_137_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_8,
      Q => tmp_1_reg_137_2(20),
      R => '0'
    );
\tmp_1_reg_137_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_7,
      Q => tmp_1_reg_137_2(21),
      R => '0'
    );
\tmp_1_reg_137_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_4,
      Q => tmp_1_reg_137_2(2),
      R => '0'
    );
\tmp_1_reg_137_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_3,
      Q => tmp_1_reg_137_2(3),
      R => '0'
    );
\tmp_1_reg_137_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_2,
      Q => tmp_1_reg_137_2(4),
      R => '0'
    );
\tmp_1_reg_137_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_1,
      Q => tmp_1_reg_137_2(5),
      R => '0'
    );
\tmp_1_reg_137_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_0,
      Q => tmp_1_reg_137_2(6),
      R => '0'
    );
\tmp_1_reg_137_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_21,
      Q => tmp_1_reg_137_2(7),
      R => '0'
    );
\tmp_1_reg_137_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_20,
      Q => tmp_1_reg_137_2(8),
      R => '0'
    );
\tmp_1_reg_137_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => cnn_conv_d4x4_k3xbkb_U0_n_19,
      Q => tmp_1_reg_137_2(9),
      R => '0'
    );
\window_2_0_read_as_fu_172[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(31),
      I1 => ap_enable_reg_pp3_iter3_reg_rep,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0\,
      I3 => \window_2_0_reg_560_reg[31]\(31),
      O => \^d\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_8 is
  port (
    p_57_in : out STD_LOGIC;
    tmp99_cast_fu_1437_p1 : out STD_LOGIC_VECTOR ( 22 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \buff1_reg__0\ : out STD_LOGIC;
    ap_enable_reg_pp3_iter3_reg_rep : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    kernel_8 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_fu_88_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_1_reg_137 : in STD_LOGIC_VECTOR ( 21 downto 0 );
    tmp_8_fu_103_p2 : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp3_iter1_reg : in STD_LOGIC;
    icmp_reg_1717 : in STD_LOGIC;
    \inStream_V_data_V_0_state_reg[0]\ : in STD_LOGIC;
    \exitcond_flatten8_reg_1708_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp3_iter10_p_i_reg_1732_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter11_reg : in STD_LOGIC;
    ap_enable_reg_pp3_iter10 : in STD_LOGIC;
    \ap_pipeline_reg_pp3_iter9_p_i_reg_1732_reg[0]\ : in STD_LOGIC;
    \outStream_V_data_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_pipeline_reg_pp0_iter6_b_read_reg_117 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_pipeline_reg_pp0_iter6_a_read_reg_122 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_3_fu_38_p2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    D : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_8 : entity is "fixed_point_mul";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_8 is
  signal a_assign_fu_44_p3 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal a_assign_reg_127 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \a_assign_reg_127[31]_i_1__7_n_0\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0\ : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter6_a_read_reg_122_0 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal ap_pipeline_reg_pp0_iter6_b_read_reg_117_1 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal b_assign_reg_132 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cnn_conv_d4x4_k3xbkb_U0_n_1 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_10 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_11 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_12 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_13 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_14 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_15 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_16 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_17 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_18 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_19 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_2 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_20 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_21 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_22 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_23 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_24 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_3 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_4 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_5 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_6 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xbkb_U0_n_7 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_653_ap_return : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \^p_57_in\ : STD_LOGIC;
  signal \tmp8_reg_1795[11]_i_20_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[11]_i_21_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[11]_i_22_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[11]_i_23_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[15]_i_20_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[15]_i_21_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[15]_i_22_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[15]_i_23_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[23]_i_11_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[23]_i_14_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[23]_i_15_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[23]_i_16_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[23]_i_23_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[23]_i_24_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[23]_i_25_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[23]_i_26_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[3]_i_15_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[3]_i_16_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[3]_i_17_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[3]_i_18_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[7]_i_21_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[7]_i_22_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[7]_i_23_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[7]_i_24_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[11]_i_11_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[11]_i_11_n_1\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[11]_i_11_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[11]_i_11_n_3\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[11]_i_24_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[11]_i_24_n_1\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[11]_i_24_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[11]_i_24_n_3\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[15]_i_11_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[15]_i_11_n_1\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[15]_i_11_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[15]_i_11_n_3\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[15]_i_24_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[15]_i_24_n_1\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[15]_i_24_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[15]_i_24_n_3\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_10_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_10_n_1\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_10_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_10_n_3\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_27_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_28_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_28_n_1\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_28_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_28_n_3\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_38_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_38_n_1\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_38_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[23]_i_38_n_3\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[3]_i_10_n_1\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[3]_i_10_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[3]_i_10_n_3\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[7]_i_11_n_1\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[7]_i_11_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[7]_i_11_n_3\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[7]_i_25_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[7]_i_25_n_1\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[7]_i_25_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1795_reg[7]_i_25_n_3\ : STD_LOGIC;
  signal \^tmp99_cast_fu_1437_p1\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal tmp_1_reg_137_2 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal tmp_8_fu_103_p2_3 : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal tmp_fu_88_p2_4 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \NLW_tmp8_reg_1795_reg[23]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_tmp8_reg_1795_reg[23]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp8_reg_1795_reg[23]_i_27_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp8_reg_1795_reg[23]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \a_assign_reg_127[10]_i_1__7\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \a_assign_reg_127[11]_i_1__7\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \a_assign_reg_127[12]_i_1__7\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \a_assign_reg_127[13]_i_1__7\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \a_assign_reg_127[14]_i_1__7\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \a_assign_reg_127[15]_i_1__7\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \a_assign_reg_127[16]_i_1__7\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \a_assign_reg_127[17]_i_1__7\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \a_assign_reg_127[18]_i_1__7\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \a_assign_reg_127[19]_i_1__7\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \a_assign_reg_127[20]_i_1__7\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \a_assign_reg_127[21]_i_1__7\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \a_assign_reg_127[22]_i_1__7\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \a_assign_reg_127[23]_i_1__7\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \a_assign_reg_127[24]_i_1__7\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \a_assign_reg_127[25]_i_1__7\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \a_assign_reg_127[26]_i_1__7\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \a_assign_reg_127[27]_i_1__7\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \a_assign_reg_127[28]_i_1__7\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \a_assign_reg_127[29]_i_1__7\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \a_assign_reg_127[2]_i_1__7\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \a_assign_reg_127[30]_i_1__7\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \a_assign_reg_127[31]_i_1__7\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \a_assign_reg_127[3]_i_1__7\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \a_assign_reg_127[4]_i_1__7\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \a_assign_reg_127[5]_i_1__7\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \a_assign_reg_127[6]_i_1__7\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \a_assign_reg_127[7]_i_1__7\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \a_assign_reg_127[8]_i_1__7\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \a_assign_reg_127[9]_i_1__7\ : label is "soft_lutpair391";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_653/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_653/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_653/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_653/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 ";
begin
  p_57_in <= \^p_57_in\;
  tmp99_cast_fu_1437_p1(22 downto 0) <= \^tmp99_cast_fu_1437_p1\(22 downto 0);
\a_assign_reg_127[10]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(9),
      I1 => Q(10),
      I2 => Q(31),
      O => a_assign_fu_44_p3(10)
    );
\a_assign_reg_127[11]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(10),
      I1 => Q(11),
      I2 => Q(31),
      O => a_assign_fu_44_p3(11)
    );
\a_assign_reg_127[12]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(11),
      I1 => Q(12),
      I2 => Q(31),
      O => a_assign_fu_44_p3(12)
    );
\a_assign_reg_127[13]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(12),
      I1 => Q(13),
      I2 => Q(31),
      O => a_assign_fu_44_p3(13)
    );
\a_assign_reg_127[14]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(13),
      I1 => Q(14),
      I2 => Q(31),
      O => a_assign_fu_44_p3(14)
    );
\a_assign_reg_127[15]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(14),
      I1 => Q(15),
      I2 => Q(31),
      O => a_assign_fu_44_p3(15)
    );
\a_assign_reg_127[16]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(15),
      I1 => Q(16),
      I2 => Q(31),
      O => a_assign_fu_44_p3(16)
    );
\a_assign_reg_127[17]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(16),
      I1 => Q(17),
      I2 => Q(31),
      O => a_assign_fu_44_p3(17)
    );
\a_assign_reg_127[18]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(17),
      I1 => Q(18),
      I2 => Q(31),
      O => a_assign_fu_44_p3(18)
    );
\a_assign_reg_127[19]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(18),
      I1 => Q(19),
      I2 => Q(31),
      O => a_assign_fu_44_p3(19)
    );
\a_assign_reg_127[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(0),
      I1 => Q(1),
      I2 => Q(31),
      O => a_assign_fu_44_p3(1)
    );
\a_assign_reg_127[20]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(19),
      I1 => Q(20),
      I2 => Q(31),
      O => a_assign_fu_44_p3(20)
    );
\a_assign_reg_127[21]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(20),
      I1 => Q(21),
      I2 => Q(31),
      O => a_assign_fu_44_p3(21)
    );
\a_assign_reg_127[22]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(21),
      I1 => Q(22),
      I2 => Q(31),
      O => a_assign_fu_44_p3(22)
    );
\a_assign_reg_127[23]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(22),
      I1 => Q(23),
      I2 => Q(31),
      O => a_assign_fu_44_p3(23)
    );
\a_assign_reg_127[24]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(23),
      I1 => Q(24),
      I2 => Q(31),
      O => a_assign_fu_44_p3(24)
    );
\a_assign_reg_127[25]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(24),
      I1 => Q(25),
      I2 => Q(31),
      O => a_assign_fu_44_p3(25)
    );
\a_assign_reg_127[26]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(25),
      I1 => Q(26),
      I2 => Q(31),
      O => a_assign_fu_44_p3(26)
    );
\a_assign_reg_127[27]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(26),
      I1 => Q(27),
      I2 => Q(31),
      O => a_assign_fu_44_p3(27)
    );
\a_assign_reg_127[28]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(27),
      I1 => Q(28),
      I2 => Q(31),
      O => a_assign_fu_44_p3(28)
    );
\a_assign_reg_127[29]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(28),
      I1 => Q(29),
      I2 => Q(31),
      O => a_assign_fu_44_p3(29)
    );
\a_assign_reg_127[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(1),
      I1 => Q(2),
      I2 => Q(31),
      O => a_assign_fu_44_p3(2)
    );
\a_assign_reg_127[30]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(29),
      I1 => Q(30),
      I2 => Q(31),
      O => a_assign_fu_44_p3(30)
    );
\a_assign_reg_127[31]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(31),
      I1 => tmp_3_fu_38_p2(30),
      O => \a_assign_reg_127[31]_i_1__7_n_0\
    );
\a_assign_reg_127[3]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(2),
      I1 => Q(3),
      I2 => Q(31),
      O => a_assign_fu_44_p3(3)
    );
\a_assign_reg_127[4]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(3),
      I1 => Q(4),
      I2 => Q(31),
      O => a_assign_fu_44_p3(4)
    );
\a_assign_reg_127[5]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(4),
      I1 => Q(5),
      I2 => Q(31),
      O => a_assign_fu_44_p3(5)
    );
\a_assign_reg_127[6]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(5),
      I1 => Q(6),
      I2 => Q(31),
      O => a_assign_fu_44_p3(6)
    );
\a_assign_reg_127[7]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(6),
      I1 => Q(7),
      I2 => Q(31),
      O => a_assign_fu_44_p3(7)
    );
\a_assign_reg_127[8]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(7),
      I1 => Q(8),
      I2 => Q(31),
      O => a_assign_fu_44_p3(8)
    );
\a_assign_reg_127[9]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_3_fu_38_p2(8),
      I1 => Q(9),
      I2 => Q(31),
      O => a_assign_fu_44_p3(9)
    );
\a_assign_reg_127_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => Q(0),
      Q => a_assign_reg_127(0),
      R => '0'
    );
\a_assign_reg_127_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => a_assign_fu_44_p3(10),
      Q => a_assign_reg_127(10),
      R => '0'
    );
\a_assign_reg_127_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => a_assign_fu_44_p3(11),
      Q => a_assign_reg_127(11),
      R => '0'
    );
\a_assign_reg_127_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => a_assign_fu_44_p3(12),
      Q => a_assign_reg_127(12),
      R => '0'
    );
\a_assign_reg_127_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => a_assign_fu_44_p3(13),
      Q => a_assign_reg_127(13),
      R => '0'
    );
\a_assign_reg_127_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => a_assign_fu_44_p3(14),
      Q => a_assign_reg_127(14),
      R => '0'
    );
\a_assign_reg_127_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => a_assign_fu_44_p3(15),
      Q => a_assign_reg_127(15),
      R => '0'
    );
\a_assign_reg_127_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => a_assign_fu_44_p3(16),
      Q => a_assign_reg_127(16),
      R => '0'
    );
\a_assign_reg_127_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => a_assign_fu_44_p3(17),
      Q => a_assign_reg_127(17),
      R => '0'
    );
\a_assign_reg_127_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => a_assign_fu_44_p3(18),
      Q => a_assign_reg_127(18),
      R => '0'
    );
\a_assign_reg_127_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => a_assign_fu_44_p3(19),
      Q => a_assign_reg_127(19),
      R => '0'
    );
\a_assign_reg_127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => a_assign_fu_44_p3(1),
      Q => a_assign_reg_127(1),
      R => '0'
    );
\a_assign_reg_127_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => a_assign_fu_44_p3(20),
      Q => a_assign_reg_127(20),
      R => '0'
    );
\a_assign_reg_127_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => a_assign_fu_44_p3(21),
      Q => a_assign_reg_127(21),
      R => '0'
    );
\a_assign_reg_127_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => a_assign_fu_44_p3(22),
      Q => a_assign_reg_127(22),
      R => '0'
    );
\a_assign_reg_127_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => a_assign_fu_44_p3(23),
      Q => a_assign_reg_127(23),
      R => '0'
    );
\a_assign_reg_127_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => a_assign_fu_44_p3(24),
      Q => a_assign_reg_127(24),
      R => '0'
    );
\a_assign_reg_127_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => a_assign_fu_44_p3(25),
      Q => a_assign_reg_127(25),
      R => '0'
    );
\a_assign_reg_127_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => a_assign_fu_44_p3(26),
      Q => a_assign_reg_127(26),
      R => '0'
    );
\a_assign_reg_127_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => a_assign_fu_44_p3(27),
      Q => a_assign_reg_127(27),
      R => '0'
    );
\a_assign_reg_127_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => a_assign_fu_44_p3(28),
      Q => a_assign_reg_127(28),
      R => '0'
    );
\a_assign_reg_127_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => a_assign_fu_44_p3(29),
      Q => a_assign_reg_127(29),
      R => '0'
    );
\a_assign_reg_127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => a_assign_fu_44_p3(2),
      Q => a_assign_reg_127(2),
      R => '0'
    );
\a_assign_reg_127_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => a_assign_fu_44_p3(30),
      Q => a_assign_reg_127(30),
      R => '0'
    );
\a_assign_reg_127_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => \a_assign_reg_127[31]_i_1__7_n_0\,
      Q => a_assign_reg_127(31),
      R => '0'
    );
\a_assign_reg_127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => a_assign_fu_44_p3(3),
      Q => a_assign_reg_127(3),
      R => '0'
    );
\a_assign_reg_127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => a_assign_fu_44_p3(4),
      Q => a_assign_reg_127(4),
      R => '0'
    );
\a_assign_reg_127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => a_assign_fu_44_p3(5),
      Q => a_assign_reg_127(5),
      R => '0'
    );
\a_assign_reg_127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => a_assign_fu_44_p3(6),
      Q => a_assign_reg_127(6),
      R => '0'
    );
\a_assign_reg_127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => a_assign_fu_44_p3(7),
      Q => a_assign_reg_127(7),
      R => '0'
    );
\a_assign_reg_127_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => a_assign_fu_44_p3(8),
      Q => a_assign_reg_127(8),
      R => '0'
    );
\a_assign_reg_127_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => a_assign_fu_44_p3(9),
      Q => a_assign_reg_127(9),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^p_57_in\,
      CLK => ap_clk,
      D => Q(31),
      Q => \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0\
    );
\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^p_57_in\,
      CLK => ap_clk,
      D => kernel_8(1),
      Q => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0\
    );
\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0\,
      Q => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0\,
      Q => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      R => '0'
    );
\b_assign_reg_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => kernel_8(0),
      Q => b_assign_reg_132(0),
      R => '0'
    );
\b_assign_reg_132_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => D(9),
      Q => b_assign_reg_132(10),
      R => '0'
    );
\b_assign_reg_132_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => D(10),
      Q => b_assign_reg_132(11),
      R => '0'
    );
\b_assign_reg_132_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => D(11),
      Q => b_assign_reg_132(12),
      R => '0'
    );
\b_assign_reg_132_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => D(12),
      Q => b_assign_reg_132(13),
      R => '0'
    );
\b_assign_reg_132_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => D(13),
      Q => b_assign_reg_132(14),
      R => '0'
    );
\b_assign_reg_132_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => D(14),
      Q => b_assign_reg_132(15),
      R => '0'
    );
\b_assign_reg_132_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => D(15),
      Q => b_assign_reg_132(16),
      R => '0'
    );
\b_assign_reg_132_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => D(16),
      Q => b_assign_reg_132(17),
      R => '0'
    );
\b_assign_reg_132_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => D(17),
      Q => b_assign_reg_132(18),
      R => '0'
    );
\b_assign_reg_132_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => D(18),
      Q => b_assign_reg_132(19),
      R => '0'
    );
\b_assign_reg_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => D(0),
      Q => b_assign_reg_132(1),
      R => '0'
    );
\b_assign_reg_132_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => D(19),
      Q => b_assign_reg_132(20),
      R => '0'
    );
\b_assign_reg_132_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => D(20),
      Q => b_assign_reg_132(21),
      R => '0'
    );
\b_assign_reg_132_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => D(21),
      Q => b_assign_reg_132(22),
      R => '0'
    );
\b_assign_reg_132_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => D(22),
      Q => b_assign_reg_132(23),
      R => '0'
    );
\b_assign_reg_132_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => D(23),
      Q => b_assign_reg_132(24),
      R => '0'
    );
\b_assign_reg_132_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => D(24),
      Q => b_assign_reg_132(25),
      R => '0'
    );
\b_assign_reg_132_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => D(25),
      Q => b_assign_reg_132(26),
      R => '0'
    );
\b_assign_reg_132_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => D(26),
      Q => b_assign_reg_132(27),
      R => '0'
    );
\b_assign_reg_132_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => D(27),
      Q => b_assign_reg_132(28),
      R => '0'
    );
\b_assign_reg_132_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => D(28),
      Q => b_assign_reg_132(29),
      R => '0'
    );
\b_assign_reg_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => D(1),
      Q => b_assign_reg_132(2),
      R => '0'
    );
\b_assign_reg_132_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => D(29),
      Q => b_assign_reg_132(30),
      R => '0'
    );
\b_assign_reg_132_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => D(30),
      Q => b_assign_reg_132(31),
      R => '0'
    );
\b_assign_reg_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => D(2),
      Q => b_assign_reg_132(3),
      R => '0'
    );
\b_assign_reg_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => D(3),
      Q => b_assign_reg_132(4),
      R => '0'
    );
\b_assign_reg_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => D(4),
      Q => b_assign_reg_132(5),
      R => '0'
    );
\b_assign_reg_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => D(5),
      Q => b_assign_reg_132(6),
      R => '0'
    );
\b_assign_reg_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => D(6),
      Q => b_assign_reg_132(7),
      R => '0'
    );
\b_assign_reg_132_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => D(7),
      Q => b_assign_reg_132(8),
      R => '0'
    );
\b_assign_reg_132_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => D(8),
      Q => b_assign_reg_132(9),
      R => '0'
    );
cnn_conv_d4x4_k3xbkb_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xbkb
     port map (
      E(0) => \^p_57_in\,
      Q(31 downto 0) => a_assign_reg_127(31 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter10 => ap_enable_reg_pp3_iter10,
      ap_enable_reg_pp3_iter11_reg => ap_enable_reg_pp3_iter11_reg,
      ap_enable_reg_pp3_iter1_reg => ap_enable_reg_pp3_iter1_reg,
      ap_enable_reg_pp3_iter3_reg_rep => ap_enable_reg_pp3_iter3_reg_rep,
      \ap_pipeline_reg_pp3_iter10_p_i_reg_1732_reg[0]\ => \ap_pipeline_reg_pp3_iter10_p_i_reg_1732_reg[0]\,
      \ap_pipeline_reg_pp3_iter9_p_i_reg_1732_reg[0]\ => \ap_pipeline_reg_pp3_iter9_p_i_reg_1732_reg[0]\,
      \b_assign_reg_132_reg[31]\(31 downto 0) => b_assign_reg_132(31 downto 0),
      \buff1_reg__0\ => \buff1_reg__0\,
      \exitcond_flatten8_reg_1708_reg[0]\ => \exitcond_flatten8_reg_1708_reg[0]\,
      icmp_reg_1717 => icmp_reg_1717,
      \inStream_V_data_V_0_state_reg[0]\ => \inStream_V_data_V_0_state_reg[0]\,
      \outStream_V_data_V_1_state_reg[1]\(0) => \outStream_V_data_V_1_state_reg[1]\(0),
      \tmp_1_reg_137_reg[0]\ => cnn_conv_d4x4_k3xbkb_U0_n_7,
      \tmp_1_reg_137_reg[1]\ => cnn_conv_d4x4_k3xbkb_U0_n_6,
      \tmp_1_reg_137_reg[21]\(14) => cnn_conv_d4x4_k3xbkb_U0_n_10,
      \tmp_1_reg_137_reg[21]\(13) => cnn_conv_d4x4_k3xbkb_U0_n_11,
      \tmp_1_reg_137_reg[21]\(12) => cnn_conv_d4x4_k3xbkb_U0_n_12,
      \tmp_1_reg_137_reg[21]\(11) => cnn_conv_d4x4_k3xbkb_U0_n_13,
      \tmp_1_reg_137_reg[21]\(10) => cnn_conv_d4x4_k3xbkb_U0_n_14,
      \tmp_1_reg_137_reg[21]\(9) => cnn_conv_d4x4_k3xbkb_U0_n_15,
      \tmp_1_reg_137_reg[21]\(8) => cnn_conv_d4x4_k3xbkb_U0_n_16,
      \tmp_1_reg_137_reg[21]\(7) => cnn_conv_d4x4_k3xbkb_U0_n_17,
      \tmp_1_reg_137_reg[21]\(6) => cnn_conv_d4x4_k3xbkb_U0_n_18,
      \tmp_1_reg_137_reg[21]\(5) => cnn_conv_d4x4_k3xbkb_U0_n_19,
      \tmp_1_reg_137_reg[21]\(4) => cnn_conv_d4x4_k3xbkb_U0_n_20,
      \tmp_1_reg_137_reg[21]\(3) => cnn_conv_d4x4_k3xbkb_U0_n_21,
      \tmp_1_reg_137_reg[21]\(2) => cnn_conv_d4x4_k3xbkb_U0_n_22,
      \tmp_1_reg_137_reg[21]\(1) => cnn_conv_d4x4_k3xbkb_U0_n_23,
      \tmp_1_reg_137_reg[21]\(0) => cnn_conv_d4x4_k3xbkb_U0_n_24,
      \tmp_1_reg_137_reg[2]\ => cnn_conv_d4x4_k3xbkb_U0_n_5,
      \tmp_1_reg_137_reg[3]\ => cnn_conv_d4x4_k3xbkb_U0_n_4,
      \tmp_1_reg_137_reg[4]\ => cnn_conv_d4x4_k3xbkb_U0_n_3,
      \tmp_1_reg_137_reg[5]\ => cnn_conv_d4x4_k3xbkb_U0_n_2,
      \tmp_1_reg_137_reg[6]\ => cnn_conv_d4x4_k3xbkb_U0_n_1
    );
\tmp8_reg_1795[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(11),
      I1 => tmp_1_reg_137_2(11),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_653_ap_return(11)
    );
\tmp8_reg_1795[11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(10),
      I1 => tmp_1_reg_137_2(10),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_653_ap_return(10)
    );
\tmp8_reg_1795[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(9),
      I1 => tmp_1_reg_137_2(9),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_653_ap_return(9)
    );
\tmp8_reg_1795[11]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(8),
      I1 => tmp_1_reg_137_2(8),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_653_ap_return(8)
    );
\tmp8_reg_1795[11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(11),
      I2 => tmp_8_fu_103_p2_3(11),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(11),
      I5 => tmp_8_fu_103_p2(10),
      O => \tmp8_reg_1795[11]_i_20_n_0\
    );
\tmp8_reg_1795[11]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(10),
      I2 => tmp_8_fu_103_p2_3(10),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(10),
      I5 => tmp_8_fu_103_p2(9),
      O => \tmp8_reg_1795[11]_i_21_n_0\
    );
\tmp8_reg_1795[11]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(9),
      I2 => tmp_8_fu_103_p2_3(9),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(9),
      I5 => tmp_8_fu_103_p2(8),
      O => \tmp8_reg_1795[11]_i_22_n_0\
    );
\tmp8_reg_1795[11]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(8),
      I2 => tmp_8_fu_103_p2_3(8),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(8),
      I5 => tmp_8_fu_103_p2(7),
      O => \tmp8_reg_1795[11]_i_23_n_0\
    );
\tmp8_reg_1795[11]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(8),
      O => p_0_in(8)
    );
\tmp8_reg_1795[11]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(7),
      O => p_0_in(7)
    );
\tmp8_reg_1795[11]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(6),
      O => p_0_in(6)
    );
\tmp8_reg_1795[11]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(5),
      O => p_0_in(5)
    );
\tmp8_reg_1795[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(15),
      I1 => tmp_1_reg_137_2(15),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_653_ap_return(15)
    );
\tmp8_reg_1795[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(14),
      I1 => tmp_1_reg_137_2(14),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_653_ap_return(14)
    );
\tmp8_reg_1795[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(13),
      I1 => tmp_1_reg_137_2(13),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_653_ap_return(13)
    );
\tmp8_reg_1795[15]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(12),
      I1 => tmp_1_reg_137_2(12),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_653_ap_return(12)
    );
\tmp8_reg_1795[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(15),
      I2 => tmp_8_fu_103_p2_3(15),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(15),
      I5 => tmp_8_fu_103_p2(14),
      O => \tmp8_reg_1795[15]_i_20_n_0\
    );
\tmp8_reg_1795[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(14),
      I2 => tmp_8_fu_103_p2_3(14),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(14),
      I5 => tmp_8_fu_103_p2(13),
      O => \tmp8_reg_1795[15]_i_21_n_0\
    );
\tmp8_reg_1795[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(13),
      I2 => tmp_8_fu_103_p2_3(13),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(13),
      I5 => tmp_8_fu_103_p2(12),
      O => \tmp8_reg_1795[15]_i_22_n_0\
    );
\tmp8_reg_1795[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(12),
      I2 => tmp_8_fu_103_p2_3(12),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(12),
      I5 => tmp_8_fu_103_p2(11),
      O => \tmp8_reg_1795[15]_i_23_n_0\
    );
\tmp8_reg_1795[15]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(12),
      O => p_0_in(12)
    );
\tmp8_reg_1795[15]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(11),
      O => p_0_in(11)
    );
\tmp8_reg_1795[15]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(10),
      O => p_0_in(10)
    );
\tmp8_reg_1795[15]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(9),
      O => p_0_in(9)
    );
\tmp8_reg_1795[23]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => \tmp8_reg_1795_reg[23]_i_27_n_2\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I2 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => \tmp8_reg_1795[23]_i_11_n_0\
    );
\tmp8_reg_1795[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(21),
      I1 => tmp_1_reg_137_2(21),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_653_ap_return(21)
    );
\tmp8_reg_1795[23]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(20),
      I1 => tmp_1_reg_137_2(20),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_653_ap_return(20)
    );
\tmp8_reg_1795[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"141414EB14EB1414"
    )
        port map (
      I0 => \tmp8_reg_1795_reg[23]_i_27_n_2\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I2 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      I3 => CO(0),
      I4 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(0),
      I5 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      O => \tmp8_reg_1795[23]_i_14_n_0\
    );
\tmp8_reg_1795[23]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(21),
      I2 => tmp_8_fu_103_p2_3(21),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(21),
      I5 => tmp_8_fu_103_p2(20),
      O => \tmp8_reg_1795[23]_i_15_n_0\
    );
\tmp8_reg_1795[23]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(20),
      I2 => tmp_8_fu_103_p2_3(20),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(20),
      I5 => tmp_8_fu_103_p2(19),
      O => \tmp8_reg_1795[23]_i_16_n_0\
    );
\tmp8_reg_1795[23]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(19),
      I1 => tmp_1_reg_137_2(19),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_653_ap_return(19)
    );
\tmp8_reg_1795[23]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(18),
      I1 => tmp_1_reg_137_2(18),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_653_ap_return(18)
    );
\tmp8_reg_1795[23]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(17),
      I1 => tmp_1_reg_137_2(17),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_653_ap_return(17)
    );
\tmp8_reg_1795[23]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(16),
      I1 => tmp_1_reg_137_2(16),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_653_ap_return(16)
    );
\tmp8_reg_1795[23]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(19),
      I2 => tmp_8_fu_103_p2_3(19),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(19),
      I5 => tmp_8_fu_103_p2(18),
      O => \tmp8_reg_1795[23]_i_23_n_0\
    );
\tmp8_reg_1795[23]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(18),
      I2 => tmp_8_fu_103_p2_3(18),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(18),
      I5 => tmp_8_fu_103_p2(17),
      O => \tmp8_reg_1795[23]_i_24_n_0\
    );
\tmp8_reg_1795[23]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(17),
      I2 => tmp_8_fu_103_p2_3(17),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(17),
      I5 => tmp_8_fu_103_p2(16),
      O => \tmp8_reg_1795[23]_i_25_n_0\
    );
\tmp8_reg_1795[23]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(16),
      I2 => tmp_8_fu_103_p2_3(16),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(16),
      I5 => tmp_8_fu_103_p2(15),
      O => \tmp8_reg_1795[23]_i_26_n_0\
    );
\tmp8_reg_1795[23]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I1 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => tmp_fu_88_p2_4(31)
    );
\tmp8_reg_1795[23]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(21),
      O => p_0_in(21)
    );
\tmp8_reg_1795[23]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(20),
      O => p_0_in(20)
    );
\tmp8_reg_1795[23]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(19),
      O => p_0_in(19)
    );
\tmp8_reg_1795[23]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(18),
      O => p_0_in(18)
    );
\tmp8_reg_1795[23]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(17),
      O => p_0_in(17)
    );
\tmp8_reg_1795[23]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(16),
      O => p_0_in(16)
    );
\tmp8_reg_1795[23]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(15),
      O => p_0_in(15)
    );
\tmp8_reg_1795[23]_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(14),
      O => p_0_in(14)
    );
\tmp8_reg_1795[23]_i_53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(13),
      O => p_0_in(13)
    );
\tmp8_reg_1795[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp99_cast_fu_1437_p1\(22),
      I1 => \tmp8_reg_1795_reg[23]_i_2_n_0\,
      O => S(0)
    );
\tmp8_reg_1795[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(3),
      I1 => tmp_1_reg_137_2(3),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_653_ap_return(3)
    );
\tmp8_reg_1795[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(2),
      I1 => tmp_1_reg_137_2(2),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_653_ap_return(2)
    );
\tmp8_reg_1795[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(1),
      I1 => tmp_1_reg_137_2(1),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_653_ap_return(1)
    );
\tmp8_reg_1795[3]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_1_reg_137_2(0),
      O => grp_fixed_point_mul_fu_653_ap_return(0)
    );
\tmp8_reg_1795[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(3),
      I2 => tmp_8_fu_103_p2_3(3),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(3),
      I5 => tmp_8_fu_103_p2(2),
      O => \tmp8_reg_1795[3]_i_15_n_0\
    );
\tmp8_reg_1795[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(2),
      I2 => tmp_8_fu_103_p2_3(2),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(2),
      I5 => tmp_8_fu_103_p2(1),
      O => \tmp8_reg_1795[3]_i_16_n_0\
    );
\tmp8_reg_1795[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(1),
      I2 => tmp_8_fu_103_p2_3(1),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(1),
      I5 => tmp_8_fu_103_p2(0),
      O => \tmp8_reg_1795[3]_i_17_n_0\
    );
\tmp8_reg_1795[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_137_2(0),
      I1 => tmp_1_reg_137(0),
      O => \tmp8_reg_1795[3]_i_18_n_0\
    );
\tmp8_reg_1795[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(7),
      I1 => tmp_1_reg_137_2(7),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_653_ap_return(7)
    );
\tmp8_reg_1795[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(6),
      I1 => tmp_1_reg_137_2(6),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_653_ap_return(6)
    );
\tmp8_reg_1795[7]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(5),
      I1 => tmp_1_reg_137_2(5),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_653_ap_return(5)
    );
\tmp8_reg_1795[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => tmp_8_fu_103_p2_3(4),
      I1 => tmp_1_reg_137_2(4),
      I2 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(31),
      I3 => ap_pipeline_reg_pp0_iter6_a_read_reg_122_0(31),
      O => grp_fixed_point_mul_fu_653_ap_return(4)
    );
\tmp8_reg_1795[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(7),
      I2 => tmp_8_fu_103_p2_3(7),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(7),
      I5 => tmp_8_fu_103_p2(6),
      O => \tmp8_reg_1795[7]_i_21_n_0\
    );
\tmp8_reg_1795[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(6),
      I2 => tmp_8_fu_103_p2_3(6),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(6),
      I5 => tmp_8_fu_103_p2(5),
      O => \tmp8_reg_1795[7]_i_22_n_0\
    );
\tmp8_reg_1795[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(5),
      I2 => tmp_8_fu_103_p2_3(5),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(5),
      I5 => tmp_8_fu_103_p2(4),
      O => \tmp8_reg_1795[7]_i_23_n_0\
    );
\tmp8_reg_1795[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => tmp_fu_88_p2_4(31),
      I1 => tmp_1_reg_137_2(4),
      I2 => tmp_8_fu_103_p2_3(4),
      I3 => tmp_fu_88_p2(0),
      I4 => tmp_1_reg_137(4),
      I5 => tmp_8_fu_103_p2(3),
      O => \tmp8_reg_1795[7]_i_24_n_0\
    );
\tmp8_reg_1795[7]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(0),
      O => p_0_in(0)
    );
\tmp8_reg_1795[7]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(4),
      O => p_0_in(4)
    );
\tmp8_reg_1795[7]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(3),
      O => p_0_in(3)
    );
\tmp8_reg_1795[7]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(2),
      O => p_0_in(2)
    );
\tmp8_reg_1795[7]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_reg_137_2(1),
      O => p_0_in(1)
    );
\tmp8_reg_1795_reg[11]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_1795_reg[7]_i_11_n_0\,
      CO(3) => \tmp8_reg_1795_reg[11]_i_11_n_0\,
      CO(2) => \tmp8_reg_1795_reg[11]_i_11_n_1\,
      CO(1) => \tmp8_reg_1795_reg[11]_i_11_n_2\,
      CO(0) => \tmp8_reg_1795_reg[11]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => grp_fixed_point_mul_fu_653_ap_return(11 downto 8),
      O(3 downto 0) => \^tmp99_cast_fu_1437_p1\(11 downto 8),
      S(3) => \tmp8_reg_1795[11]_i_20_n_0\,
      S(2) => \tmp8_reg_1795[11]_i_21_n_0\,
      S(1) => \tmp8_reg_1795[11]_i_22_n_0\,
      S(0) => \tmp8_reg_1795[11]_i_23_n_0\
    );
\tmp8_reg_1795_reg[11]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_1795_reg[7]_i_25_n_0\,
      CO(3) => \tmp8_reg_1795_reg[11]_i_24_n_0\,
      CO(2) => \tmp8_reg_1795_reg[11]_i_24_n_1\,
      CO(1) => \tmp8_reg_1795_reg[11]_i_24_n_2\,
      CO(0) => \tmp8_reg_1795_reg[11]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2_3(8 downto 5),
      S(3 downto 0) => p_0_in(8 downto 5)
    );
\tmp8_reg_1795_reg[15]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_1795_reg[11]_i_11_n_0\,
      CO(3) => \tmp8_reg_1795_reg[15]_i_11_n_0\,
      CO(2) => \tmp8_reg_1795_reg[15]_i_11_n_1\,
      CO(1) => \tmp8_reg_1795_reg[15]_i_11_n_2\,
      CO(0) => \tmp8_reg_1795_reg[15]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => grp_fixed_point_mul_fu_653_ap_return(15 downto 12),
      O(3 downto 0) => \^tmp99_cast_fu_1437_p1\(15 downto 12),
      S(3) => \tmp8_reg_1795[15]_i_20_n_0\,
      S(2) => \tmp8_reg_1795[15]_i_21_n_0\,
      S(1) => \tmp8_reg_1795[15]_i_22_n_0\,
      S(0) => \tmp8_reg_1795[15]_i_23_n_0\
    );
\tmp8_reg_1795_reg[15]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_1795_reg[11]_i_24_n_0\,
      CO(3) => \tmp8_reg_1795_reg[15]_i_24_n_0\,
      CO(2) => \tmp8_reg_1795_reg[15]_i_24_n_1\,
      CO(1) => \tmp8_reg_1795_reg[15]_i_24_n_2\,
      CO(0) => \tmp8_reg_1795_reg[15]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2_3(12 downto 9),
      S(3 downto 0) => p_0_in(12 downto 9)
    );
\tmp8_reg_1795_reg[23]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_1795_reg[15]_i_11_n_0\,
      CO(3) => \tmp8_reg_1795_reg[23]_i_10_n_0\,
      CO(2) => \tmp8_reg_1795_reg[23]_i_10_n_1\,
      CO(1) => \tmp8_reg_1795_reg[23]_i_10_n_2\,
      CO(0) => \tmp8_reg_1795_reg[23]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => grp_fixed_point_mul_fu_653_ap_return(19 downto 16),
      O(3 downto 0) => \^tmp99_cast_fu_1437_p1\(19 downto 16),
      S(3) => \tmp8_reg_1795[23]_i_23_n_0\,
      S(2) => \tmp8_reg_1795[23]_i_24_n_0\,
      S(1) => \tmp8_reg_1795[23]_i_25_n_0\,
      S(0) => \tmp8_reg_1795[23]_i_26_n_0\
    );
\tmp8_reg_1795_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_1795_reg[23]_i_10_n_0\,
      CO(3) => \tmp8_reg_1795_reg[23]_i_2_n_0\,
      CO(2) => \NLW_tmp8_reg_1795_reg[23]_i_2_CO_UNCONNECTED\(2),
      CO(1) => \tmp8_reg_1795_reg[23]_i_2_n_2\,
      CO(0) => \tmp8_reg_1795_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp8_reg_1795[23]_i_11_n_0\,
      DI(1 downto 0) => grp_fixed_point_mul_fu_653_ap_return(21 downto 20),
      O(3) => \NLW_tmp8_reg_1795_reg[23]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => \^tmp99_cast_fu_1437_p1\(22 downto 20),
      S(3) => '1',
      S(2) => \tmp8_reg_1795[23]_i_14_n_0\,
      S(1) => \tmp8_reg_1795[23]_i_15_n_0\,
      S(0) => \tmp8_reg_1795[23]_i_16_n_0\
    );
\tmp8_reg_1795_reg[23]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_1795_reg[23]_i_28_n_0\,
      CO(3 downto 2) => \NLW_tmp8_reg_1795_reg[23]_i_27_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp8_reg_1795_reg[23]_i_27_n_2\,
      CO(0) => \NLW_tmp8_reg_1795_reg[23]_i_27_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp8_reg_1795_reg[23]_i_27_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_8_fu_103_p2_3(21),
      S(3 downto 1) => B"001",
      S(0) => p_0_in(21)
    );
\tmp8_reg_1795_reg[23]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_1795_reg[23]_i_38_n_0\,
      CO(3) => \tmp8_reg_1795_reg[23]_i_28_n_0\,
      CO(2) => \tmp8_reg_1795_reg[23]_i_28_n_1\,
      CO(1) => \tmp8_reg_1795_reg[23]_i_28_n_2\,
      CO(0) => \tmp8_reg_1795_reg[23]_i_28_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2_3(20 downto 17),
      S(3 downto 0) => p_0_in(20 downto 17)
    );
\tmp8_reg_1795_reg[23]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_1795_reg[15]_i_24_n_0\,
      CO(3) => \tmp8_reg_1795_reg[23]_i_38_n_0\,
      CO(2) => \tmp8_reg_1795_reg[23]_i_38_n_1\,
      CO(1) => \tmp8_reg_1795_reg[23]_i_38_n_2\,
      CO(0) => \tmp8_reg_1795_reg[23]_i_38_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2_3(16 downto 13),
      S(3 downto 0) => p_0_in(16 downto 13)
    );
\tmp8_reg_1795_reg[3]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp8_reg_1795_reg[3]_i_10_n_0\,
      CO(2) => \tmp8_reg_1795_reg[3]_i_10_n_1\,
      CO(1) => \tmp8_reg_1795_reg[3]_i_10_n_2\,
      CO(0) => \tmp8_reg_1795_reg[3]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => grp_fixed_point_mul_fu_653_ap_return(3 downto 0),
      O(3 downto 0) => \^tmp99_cast_fu_1437_p1\(3 downto 0),
      S(3) => \tmp8_reg_1795[3]_i_15_n_0\,
      S(2) => \tmp8_reg_1795[3]_i_16_n_0\,
      S(1) => \tmp8_reg_1795[3]_i_17_n_0\,
      S(0) => \tmp8_reg_1795[3]_i_18_n_0\
    );
\tmp8_reg_1795_reg[7]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_1795_reg[3]_i_10_n_0\,
      CO(3) => \tmp8_reg_1795_reg[7]_i_11_n_0\,
      CO(2) => \tmp8_reg_1795_reg[7]_i_11_n_1\,
      CO(1) => \tmp8_reg_1795_reg[7]_i_11_n_2\,
      CO(0) => \tmp8_reg_1795_reg[7]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => grp_fixed_point_mul_fu_653_ap_return(7 downto 4),
      O(3 downto 0) => \^tmp99_cast_fu_1437_p1\(7 downto 4),
      S(3) => \tmp8_reg_1795[7]_i_21_n_0\,
      S(2) => \tmp8_reg_1795[7]_i_22_n_0\,
      S(1) => \tmp8_reg_1795[7]_i_23_n_0\,
      S(0) => \tmp8_reg_1795[7]_i_24_n_0\
    );
\tmp8_reg_1795_reg[7]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp8_reg_1795_reg[7]_i_25_n_0\,
      CO(2) => \tmp8_reg_1795_reg[7]_i_25_n_1\,
      CO(1) => \tmp8_reg_1795_reg[7]_i_25_n_2\,
      CO(0) => \tmp8_reg_1795_reg[7]_i_25_n_3\,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_8_fu_103_p2_3(4 downto 1),
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\tmp_1_reg_137_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => cnn_conv_d4x4_k3xbkb_U0_n_7,
      Q => tmp_1_reg_137_2(0),
      R => '0'
    );
\tmp_1_reg_137_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => cnn_conv_d4x4_k3xbkb_U0_n_21,
      Q => tmp_1_reg_137_2(10),
      R => '0'
    );
\tmp_1_reg_137_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => cnn_conv_d4x4_k3xbkb_U0_n_20,
      Q => tmp_1_reg_137_2(11),
      R => '0'
    );
\tmp_1_reg_137_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => cnn_conv_d4x4_k3xbkb_U0_n_19,
      Q => tmp_1_reg_137_2(12),
      R => '0'
    );
\tmp_1_reg_137_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => cnn_conv_d4x4_k3xbkb_U0_n_18,
      Q => tmp_1_reg_137_2(13),
      R => '0'
    );
\tmp_1_reg_137_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => cnn_conv_d4x4_k3xbkb_U0_n_17,
      Q => tmp_1_reg_137_2(14),
      R => '0'
    );
\tmp_1_reg_137_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => cnn_conv_d4x4_k3xbkb_U0_n_16,
      Q => tmp_1_reg_137_2(15),
      R => '0'
    );
\tmp_1_reg_137_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => cnn_conv_d4x4_k3xbkb_U0_n_15,
      Q => tmp_1_reg_137_2(16),
      R => '0'
    );
\tmp_1_reg_137_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => cnn_conv_d4x4_k3xbkb_U0_n_14,
      Q => tmp_1_reg_137_2(17),
      R => '0'
    );
\tmp_1_reg_137_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => cnn_conv_d4x4_k3xbkb_U0_n_13,
      Q => tmp_1_reg_137_2(18),
      R => '0'
    );
\tmp_1_reg_137_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => cnn_conv_d4x4_k3xbkb_U0_n_12,
      Q => tmp_1_reg_137_2(19),
      R => '0'
    );
\tmp_1_reg_137_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => cnn_conv_d4x4_k3xbkb_U0_n_6,
      Q => tmp_1_reg_137_2(1),
      R => '0'
    );
\tmp_1_reg_137_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => cnn_conv_d4x4_k3xbkb_U0_n_11,
      Q => tmp_1_reg_137_2(20),
      R => '0'
    );
\tmp_1_reg_137_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => cnn_conv_d4x4_k3xbkb_U0_n_10,
      Q => tmp_1_reg_137_2(21),
      R => '0'
    );
\tmp_1_reg_137_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => cnn_conv_d4x4_k3xbkb_U0_n_5,
      Q => tmp_1_reg_137_2(2),
      R => '0'
    );
\tmp_1_reg_137_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => cnn_conv_d4x4_k3xbkb_U0_n_4,
      Q => tmp_1_reg_137_2(3),
      R => '0'
    );
\tmp_1_reg_137_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => cnn_conv_d4x4_k3xbkb_U0_n_3,
      Q => tmp_1_reg_137_2(4),
      R => '0'
    );
\tmp_1_reg_137_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => cnn_conv_d4x4_k3xbkb_U0_n_2,
      Q => tmp_1_reg_137_2(5),
      R => '0'
    );
\tmp_1_reg_137_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => cnn_conv_d4x4_k3xbkb_U0_n_1,
      Q => tmp_1_reg_137_2(6),
      R => '0'
    );
\tmp_1_reg_137_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => cnn_conv_d4x4_k3xbkb_U0_n_24,
      Q => tmp_1_reg_137_2(7),
      R => '0'
    );
\tmp_1_reg_137_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => cnn_conv_d4x4_k3xbkb_U0_n_23,
      Q => tmp_1_reg_137_2(8),
      R => '0'
    );
\tmp_1_reg_137_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_57_in\,
      D => cnn_conv_d4x4_k3xbkb_U0_n_22,
      Q => tmp_1_reg_137_2(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    inStream_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    inStream_TVALID : in STD_LOGIC;
    inStream_TREADY : out STD_LOGIC;
    inStream_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    inStream_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    inStream_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    inStream_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    inStream_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    inStream_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    outStream_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    outStream_TVALID : out STD_LOGIC;
    outStream_TREADY : in STD_LOGIC;
    outStream_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    outStream_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    outStream_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    outStream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    outStream_TID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    outStream_TDEST : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is 7;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is "9'b000000010";
  attribute ap_ST_fsm_pp1_stage0 : string;
  attribute ap_ST_fsm_pp1_stage0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is "9'b000001000";
  attribute ap_ST_fsm_pp3_stage0 : string;
  attribute ap_ST_fsm_pp3_stage0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is "9'b010000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is "9'b000000001";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is "9'b100000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is "9'b000000100";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is "9'b000010000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is "9'b000100000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is "9'b001000000";
  attribute ap_const_int64_8 : integer;
  attribute ap_const_int64_8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is 8;
  attribute ap_const_lv27_0 : string;
  attribute ap_const_lv27_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is "27'b000000000000000000000000000";
  attribute ap_const_lv28_1 : string;
  attribute ap_const_lv28_1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is "28'b0000000000000000000000000001";
  attribute ap_const_lv2_0 : string;
  attribute ap_const_lv2_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is "2'b00";
  attribute ap_const_lv2_1 : string;
  attribute ap_const_lv2_1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is "2'b01";
  attribute ap_const_lv2_2 : string;
  attribute ap_const_lv2_2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is "2'b10";
  attribute ap_const_lv2_3 : string;
  attribute ap_const_lv2_3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is "2'b11";
  attribute ap_const_lv32_0 : integer;
  attribute ap_const_lv32_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is 0;
  attribute ap_const_lv32_1 : integer;
  attribute ap_const_lv32_1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is 1;
  attribute ap_const_lv32_1A : integer;
  attribute ap_const_lv32_1A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is 26;
  attribute ap_const_lv32_1F : integer;
  attribute ap_const_lv32_1F of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is 31;
  attribute ap_const_lv32_2 : integer;
  attribute ap_const_lv32_2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is 2;
  attribute ap_const_lv32_3 : integer;
  attribute ap_const_lv32_3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is 3;
  attribute ap_const_lv32_4 : integer;
  attribute ap_const_lv32_4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is 4;
  attribute ap_const_lv32_5 : integer;
  attribute ap_const_lv32_5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is 5;
  attribute ap_const_lv32_6 : integer;
  attribute ap_const_lv32_6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is 6;
  attribute ap_const_lv32_7 : integer;
  attribute ap_const_lv32_7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is 7;
  attribute ap_const_lv32_8 : integer;
  attribute ap_const_lv32_8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is 8;
  attribute ap_const_lv3_0 : string;
  attribute ap_const_lv3_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is "3'b000";
  attribute ap_const_lv3_1 : string;
  attribute ap_const_lv3_1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is "3'b001";
  attribute ap_const_lv3_2 : string;
  attribute ap_const_lv3_2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is "3'b010";
  attribute ap_const_lv3_4 : string;
  attribute ap_const_lv3_4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is "3'b100";
  attribute ap_const_lv4_0 : string;
  attribute ap_const_lv4_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is "4'b0000";
  attribute ap_const_lv4_F : string;
  attribute ap_const_lv4_F of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is "4'b1111";
  attribute ap_const_lv5_0 : string;
  attribute ap_const_lv5_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is "5'b00000";
  attribute ap_const_lv5_1 : string;
  attribute ap_const_lv5_1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is "5'b00001";
  attribute ap_const_lv5_10 : string;
  attribute ap_const_lv5_10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is "5'b10000";
  attribute ap_const_lv6_0 : string;
  attribute ap_const_lv6_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is "6'b000000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_3__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_3__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_3__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_3__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_3__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_4__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_4__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_4__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_4__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_4__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_5__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_5__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_5__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_5__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_5__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_6__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_6__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_6__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_6__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_6__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_6__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_6__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_6__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_3__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_3__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_3__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_3__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_3__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_3__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_4__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_4__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_4__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_4__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_4__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_4__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_5__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_5__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_5__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_5__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_5__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_5__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_6__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_6__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_6__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_6__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_6__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_6__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_6__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_6__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_3__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_3__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_3__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_3__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_3__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_3__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_3__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_4__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_4__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_4__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_4__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_4__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_4__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_4__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_5__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_5__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_5__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_5__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_5__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_5__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_5__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_6__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_6__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_6__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_6__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_6__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_6__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_6__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_6__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_3__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_3__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_3__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_3__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_3__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_3__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_3__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_4__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_4__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_4__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_4__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_4__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_4__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_4__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_5__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_5__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_5__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_5__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_5__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_5__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_5__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_6__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_6__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_6__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_6__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_6__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_6__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_6__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_6__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_3__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_3__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_3__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_3__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_3__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_3__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_3__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_4__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_4__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_4__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_4__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_4__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_4__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_4__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_5__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_5__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_5__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_5__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_5__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_5__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_5__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_6__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_6__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_6__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_6__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_6__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_6__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_6__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_6__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_3__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_3__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_3__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_3__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_3__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_3__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_4__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_4__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_4__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_4__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_4__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_4__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_5__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_5__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_5__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_5__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_5__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_5__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_5__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_3__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_3__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_3__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_3__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_4__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_4__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_4__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_4__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_4__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_5__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_5__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_5__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_5__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_5__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_6__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_6__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_6__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_6__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_6__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_6__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_6__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_7__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_7__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_7__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_7__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_7__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_7__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_7__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_3__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_3__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_3__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_3__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_4__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_4__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_4__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_4__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_5__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_5__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_5__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_5__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_5__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_6__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_6__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_6__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_6__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_6__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_6__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_6__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__0_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__0_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__1_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__1_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__2_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__2_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__3_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__3_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__4_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__4_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__5_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__5_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__6_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__6_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__7_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__7_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__0_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__0_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__1_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__1_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__2_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__2_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__3_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__3_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__4_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__4_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__5_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__5_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__6_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__6_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__7_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__7_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__0_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__0_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__1_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__1_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__2_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__2_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__3_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__3_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__4_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__4_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__5_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__5_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__6_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__6_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__7_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__7_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__0_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__0_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__1_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__1_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__2_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__2_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__3_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__3_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__4_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__4_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__5_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__5_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__6_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__6_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__7_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__7_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__0_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__0_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__1_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__1_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__2_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__2_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__3_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__3_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__4_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__4_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__5_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__5_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__6_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__6_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__7_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__7_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_2__0_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_2__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_2__1_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_2__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_2__2_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_2__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_2__3_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_2__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_2__4_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_2__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_2__5_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_2__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_2__6_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_2__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_2__7_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_2__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__0_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__1_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__1_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__2_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__2_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__3_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__3_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__4_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__4_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__5_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__5_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__6_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__6_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__7_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__7_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__0_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__1_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__1_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__2_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__2_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__3_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__3_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__4_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__4_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__4_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__5_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__5_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__5_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__6_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__6_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__6_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__7_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__7_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__7_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_3_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state22 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_condition_988 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter0_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter11_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter11_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp3_iter2_reg_rep_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter3_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter3_reg_rep_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter3_rep_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter4_reg_r_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter5_reg_r_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter6_reg_r_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter7_reg_r_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter8_reg_r_n_0 : STD_LOGIC;
  signal \ap_enable_reg_pp3_iter8_reg_srl5___ap_enable_reg_pp3_iter8_reg_r_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp3_iter9_reg_ap_enable_reg_pp3_iter9_reg_r_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter9_reg_gate_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter9_reg_r_n_0 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter6_a_read_reg_122 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal ap_pipeline_reg_pp0_iter6_a_read_reg_122_20 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal ap_pipeline_reg_pp0_iter6_a_read_reg_122_26 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal ap_pipeline_reg_pp0_iter6_a_read_reg_122_31 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal ap_pipeline_reg_pp0_iter6_b_read_reg_117 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal ap_pipeline_reg_pp0_iter6_b_read_reg_117_19 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal ap_pipeline_reg_pp0_iter6_b_read_reg_117_25 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal ap_pipeline_reg_pp0_iter6_b_read_reg_117_30 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \ap_pipeline_reg_pp3_iter10_p_i_reg_1732_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ap_pipeline_reg_pp3_iter7_p_i_reg_1732_reg[0]_srl6_n_0\ : STD_LOGIC;
  signal ap_pipeline_reg_pp3_iter8_p_i_reg_1732 : STD_LOGIC;
  signal \ap_pipeline_reg_pp3_iter9_p_i_reg_1732_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal b_assign_fu_66_p3 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal b_assign_fu_66_p3_10 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal b_assign_fu_66_p3_11 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal b_assign_fu_66_p3_12 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal b_assign_fu_66_p3_13 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal b_assign_fu_66_p3_14 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal b_assign_fu_66_p3_15 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal b_assign_fu_66_p3_8 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal b_assign_fu_66_p3_9 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_0 : STD_LOGIC;
  signal cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_1 : STD_LOGIC;
  signal cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_10 : STD_LOGIC;
  signal cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_109 : STD_LOGIC;
  signal cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_11 : STD_LOGIC;
  signal cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_12 : STD_LOGIC;
  signal cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_142 : STD_LOGIC;
  signal cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_175 : STD_LOGIC;
  signal cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_2 : STD_LOGIC;
  signal cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_208 : STD_LOGIC;
  signal cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_241 : STD_LOGIC;
  signal cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_274 : STD_LOGIC;
  signal cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_43 : STD_LOGIC;
  signal cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_6 : STD_LOGIC;
  signal cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_76 : STD_LOGIC;
  signal cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_9 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_0 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_1 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_10 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_11 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_12 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_13 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_14 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_15 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_16 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_17 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_18 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_19 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_2 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_20 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_21 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_22 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_23 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_24 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_25 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_26 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_27 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_28 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_29 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_3 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_30 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_31 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_4 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_5 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_6 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_64 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_65 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_66 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_67 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_68 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_69 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_7 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_70 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_71 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_72 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_73 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_74 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_75 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_76 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_77 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_78 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_79 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_8 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_80 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_81 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_82 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_83 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_84 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_85 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_86 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_87 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_88 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_89 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_9 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_90 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_91 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_92 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_93 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_94 : STD_LOGIC;
  signal cnn_conv_d4x4_k3xcud_U4_n_95 : STD_LOGIC;
  signal \cond_reg_1542[0]_i_1_n_0\ : STD_LOGIC;
  signal \cond_reg_1542_reg_n_0_[0]\ : STD_LOGIC;
  signal ctrl_read_reg_1533 : STD_LOGIC;
  signal \exitcond1_reg_1538[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond1_reg_1538_reg_n_0_[0]\ : STD_LOGIC;
  signal \exitcond4_reg_1563[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond4_reg_1563_reg_n_0_[0]\ : STD_LOGIC;
  signal \exitcond_flatten8_reg_1708[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_flatten8_reg_1708_reg_n_0_[0]\ : STD_LOGIC;
  signal grp_fixed_point_mul_fu_594_n_45 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_608_n_45 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_622_n_45 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_630_n_10 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_630_n_11 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_630_n_12 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_630_n_13 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_630_n_14 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_630_n_15 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_630_n_16 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_630_n_17 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_630_n_18 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_630_n_19 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_630_n_20 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_630_n_21 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_630_n_22 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_630_n_23 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_630_n_24 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_630_n_3 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_630_n_4 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_630_n_5 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_630_n_6 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_630_n_7 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_630_n_8 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_630_n_9 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_638_n_45 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_645_n_29 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_653_n_24 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_653_n_25 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_653_n_26 : STD_LOGIC;
  signal icmp_fu_1008_p2 : STD_LOGIC;
  signal icmp_reg_1717 : STD_LOGIC;
  signal \icmp_reg_1717[0]_i_1_n_0\ : STD_LOGIC;
  signal \^instream_tready\ : STD_LOGIC;
  signal inStream_V_data_V_0_ack_in : STD_LOGIC;
  signal inStream_V_data_V_0_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal inStream_V_data_V_0_load_A : STD_LOGIC;
  signal inStream_V_data_V_0_load_B : STD_LOGIC;
  signal inStream_V_data_V_0_payload_A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal inStream_V_data_V_0_payload_B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal inStream_V_data_V_0_sel : STD_LOGIC;
  signal inStream_V_data_V_0_sel0 : STD_LOGIC;
  signal inStream_V_data_V_0_sel_rd_i_1_n_0 : STD_LOGIC;
  signal inStream_V_data_V_0_sel_wr : STD_LOGIC;
  signal inStream_V_data_V_0_sel_wr_i_1_n_0 : STD_LOGIC;
  signal inStream_V_data_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \inStream_V_data_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \inStream_V_data_V_0_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \inStream_V_data_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal inStream_V_dest_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \inStream_V_dest_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \inStream_V_dest_V_0_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \inStream_V_dest_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal indvar_flatten6_reg_467 : STD_LOGIC;
  signal indvar_flatten6_reg_4670 : STD_LOGIC;
  signal \indvar_flatten6_reg_467_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal indvar_flatten_next7_fu_989_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal indvar_flatten_next_fu_802_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal indvar_flatten_reg_398 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \indvar_flatten_reg_398[2]_i_1_n_0\ : STD_LOGIC;
  signal kernel_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_7 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_8 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lineBuffer_0_2_reg_316 : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[0]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[10]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[11]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[12]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[13]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[14]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[15]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[16]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[17]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[18]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[19]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[1]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[20]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[21]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[22]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[23]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[24]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[25]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[26]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[27]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[28]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[29]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[2]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[30]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[31]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[3]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[4]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[5]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[6]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[7]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[8]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_316_reg_n_0_[9]\ : STD_LOGIC;
  signal lineBuffer_0_2_s_reg_550 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lineBuffer_0_2_s_reg_5501 : STD_LOGIC;
  signal lineBuffer_0_3_15_fu_1203_p6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lineBuffer_0_3_15_reg_1750 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lineBuffer_0_3_3_reg_540 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lineBuffer_0_3_5_fu_176 : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[0]\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[10]\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[11]\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[12]\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[13]\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[14]\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[15]\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[16]\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[17]\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[18]\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[19]\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[1]\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[20]\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[21]\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[22]\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[23]\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[24]\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[25]\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[26]\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[27]\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[28]\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[29]\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[2]\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[30]\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[31]\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[3]\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[4]\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[5]\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[6]\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[7]\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[8]\ : STD_LOGIC;
  signal \lineBuffer_0_3_5_fu_176_reg_n_0_[9]\ : STD_LOGIC;
  signal lineBuffer_0_3_8_fu_180 : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[0]\ : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[10]\ : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[11]\ : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[12]\ : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[13]\ : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[14]\ : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[15]\ : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[16]\ : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[17]\ : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[18]\ : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[19]\ : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[1]\ : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[20]\ : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[21]\ : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[22]\ : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[23]\ : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[24]\ : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[25]\ : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[26]\ : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[27]\ : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[28]\ : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[29]\ : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[2]\ : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[30]\ : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[31]\ : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[3]\ : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[4]\ : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[5]\ : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[6]\ : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[7]\ : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[8]\ : STD_LOGIC;
  signal \lineBuffer_0_3_8_fu_180_reg_n_0_[9]\ : STD_LOGIC;
  signal lineBuffer_0_3_reg_304 : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[0]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[10]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[11]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[12]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[13]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[14]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[15]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[16]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[17]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[18]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[19]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[1]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[20]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[21]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[22]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[23]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[24]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[25]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[26]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[27]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[28]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[29]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[2]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[30]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[31]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[3]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[4]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[5]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[6]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[7]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[8]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_304_reg_n_0_[9]\ : STD_LOGIC;
  signal lineBuffer_1_2_3_reg_510 : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[0]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[10]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[11]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[12]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[13]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[14]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[15]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[16]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[17]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[18]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[19]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[1]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[20]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[21]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[22]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[23]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[24]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[25]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[26]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[27]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[28]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[29]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[2]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[30]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[31]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[3]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[4]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[5]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[6]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[7]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[8]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510[9]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[0]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[10]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[11]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[12]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[13]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[14]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[15]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[16]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[17]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[18]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[19]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[1]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[20]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[21]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[22]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[23]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[24]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[25]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[26]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[27]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[28]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[29]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[2]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[30]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[31]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[3]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[4]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[5]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[6]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[7]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[8]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_510_reg_n_0_[9]\ : STD_LOGIC;
  signal lineBuffer_1_2_reg_351 : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[0]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[10]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[11]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[12]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[13]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[14]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[15]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[16]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[17]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[18]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[19]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[1]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[20]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[21]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[22]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[23]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[24]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[25]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[26]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[27]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[28]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[29]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[2]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[30]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[31]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[3]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[4]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[5]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[6]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[7]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[8]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_351_reg_n_0_[9]\ : STD_LOGIC;
  signal lineBuffer_1_3_17_reg_520 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \lineBuffer_1_3_17_reg_520[0]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[10]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[11]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[12]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[13]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[14]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[15]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[16]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[17]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[18]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[19]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[1]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[20]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[21]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[22]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[23]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[24]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[25]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[26]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[27]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[28]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[29]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[2]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[30]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[31]_i_2_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[3]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[4]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[5]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[6]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[7]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[8]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_520[9]_i_1_n_0\ : STD_LOGIC;
  signal lineBuffer_1_3_1_reg_530 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \lineBuffer_1_3_1_reg_530[0]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[10]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[11]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[12]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[13]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[14]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[15]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[16]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[17]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[18]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[19]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[1]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[20]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[21]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[22]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[23]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[24]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[25]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[26]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[27]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[28]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[29]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[2]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[30]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[31]_i_2_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[3]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[4]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[5]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[6]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[7]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[8]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_530[9]_i_1_n_0\ : STD_LOGIC;
  signal lineBuffer_1_3_3_reg_500 : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[0]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[10]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[11]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[12]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[13]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[14]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[15]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[16]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[17]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[18]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[19]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[1]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[20]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[21]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[22]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[23]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[24]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[25]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[26]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[27]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[28]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[29]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[2]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[30]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[31]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[3]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[4]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[5]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[6]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[7]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[8]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500[9]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[0]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[10]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[11]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[12]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[13]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[14]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[15]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[16]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[17]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[18]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[19]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[1]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[20]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[21]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[22]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[23]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[24]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[25]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[26]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[27]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[28]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[29]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[2]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[30]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[31]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[3]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[4]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[5]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[6]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[7]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[8]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_500_reg_n_0_[9]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[0]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[10]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[11]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[12]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[13]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[14]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[15]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[16]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[17]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[18]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[19]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[1]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[20]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[21]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[22]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[23]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[24]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[25]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[26]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[27]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[28]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[29]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[2]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[30]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[31]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[3]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[4]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[5]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[6]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[7]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[8]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_363_reg_n_0_[9]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[0]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[10]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[11]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[12]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[13]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[14]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[15]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[16]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[17]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[18]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[19]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[1]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[20]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[21]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[22]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[23]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[24]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[25]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[26]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[27]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[28]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[29]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[2]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[30]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[31]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[3]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[4]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[5]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[6]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[7]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[8]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_375_reg_n_0_[9]\ : STD_LOGIC;
  signal lineBuffer_1_3_reg_339 : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[0]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[10]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[11]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[12]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[13]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[14]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[15]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[16]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[17]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[18]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[19]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[1]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[20]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[21]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[22]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[23]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[24]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[25]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[26]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[27]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[28]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[29]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[2]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[30]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[31]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[3]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[4]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[5]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[6]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[7]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[8]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_339_reg_n_0_[9]\ : STD_LOGIC;
  signal \^outstream_tdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^outstream_tvalid\ : STD_LOGIC;
  signal outStream_V_data_V_1_ack_in : STD_LOGIC;
  signal outStream_V_data_V_1_load_A : STD_LOGIC;
  signal outStream_V_data_V_1_load_B : STD_LOGIC;
  signal outStream_V_data_V_1_payload_A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \outStream_V_data_V_1_payload_A[11]_i_10_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_2_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_3_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_4_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_5_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_7_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_8_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_9_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_10_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_2_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_3_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_4_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_5_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_7_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_8_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_9_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_10_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_2_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_3_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_4_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_5_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_7_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_8_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_9_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_2_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_3_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_4_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_5_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[25]_i_10_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[25]_i_11_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[25]_i_12_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[25]_i_13_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[25]_i_14_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[25]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[25]_i_5_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[25]_i_6_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[25]_i_7_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[25]_i_9_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[3]_i_10_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[3]_i_2_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[3]_i_3_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[3]_i_4_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[3]_i_5_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[3]_i_7_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[3]_i_8_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[3]_i_9_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_10_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_2_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_3_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_4_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_5_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_7_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_8_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_9_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_6_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_6_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_6_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_6_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_6_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_6_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_6_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[25]_i_3_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[25]_i_3_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[25]_i_4_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[25]_i_8_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[25]_i_8_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[25]_i_8_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[25]_i_8_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[3]_i_6_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[3]_i_6_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[3]_i_6_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_6_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal outStream_V_data_V_1_payload_B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \outStream_V_data_V_1_payload_B[25]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_B[31]_i_1_n_0\ : STD_LOGIC;
  signal outStream_V_data_V_1_sel : STD_LOGIC;
  signal outStream_V_data_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal outStream_V_data_V_1_sel_wr : STD_LOGIC;
  signal outStream_V_data_V_1_sel_wr040_out : STD_LOGIC;
  signal outStream_V_data_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal \outStream_V_data_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal outStream_V_dest_V_1_ack_in : STD_LOGIC;
  signal \outStream_V_dest_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_dest_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal outStream_V_id_V_1_ack_in : STD_LOGIC;
  signal \outStream_V_id_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_id_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_id_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal outStream_V_keep_V_1_ack_in : STD_LOGIC;
  signal \outStream_V_keep_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_keep_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_keep_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal outStream_V_last_V_1_ack_in : STD_LOGIC;
  signal outStream_V_last_V_1_load_A : STD_LOGIC;
  signal outStream_V_last_V_1_load_B : STD_LOGIC;
  signal outStream_V_last_V_1_payload_A : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_11_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_14_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_16_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_17_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_19_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_20_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_21_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_22_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_23_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_24_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_25_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_26_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_27_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_28_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_29_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_2_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_30_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_31_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_32_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_33_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_34_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_35_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_36_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_37_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_38_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_39_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_3_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_40_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_41_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_42_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_43_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_44_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_45_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_46_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_47_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_48_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_49_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_4_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_5_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_10_n_1\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_10_n_2\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_12_n_1\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_13_n_2\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_13_n_3\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_15_n_1\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_15_n_2\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_15_n_3\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_18_n_1\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_18_n_2\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_18_n_3\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_8_n_1\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_8_n_2\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_9_n_1\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_9_n_2\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal outStream_V_last_V_1_payload_B : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal outStream_V_last_V_1_sel : STD_LOGIC;
  signal outStream_V_last_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal outStream_V_last_V_1_sel_wr : STD_LOGIC;
  signal outStream_V_last_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal \outStream_V_last_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal outStream_V_strb_V_1_ack_in : STD_LOGIC;
  signal \outStream_V_strb_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_strb_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_strb_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal outStream_V_user_V_1_ack_in : STD_LOGIC;
  signal \outStream_V_user_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_user_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_user_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_57_in : STD_LOGIC;
  signal p_63_in : STD_LOGIC;
  signal p_66_in : STD_LOGIC;
  signal p_i_fu_1120_p2 : STD_LOGIC;
  signal p_i_reg_1732 : STD_LOGIC;
  signal \p_i_reg_1732[0]_i_1_n_0\ : STD_LOGIC;
  signal readCount_1_fu_192 : STD_LOGIC;
  signal readCount_1_fu_1920 : STD_LOGIC;
  signal \readCount_1_fu_192[0]_i_10_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[0]_i_11_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[0]_i_13_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[0]_i_14_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[0]_i_15_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[0]_i_16_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[0]_i_18_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[0]_i_19_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[0]_i_20_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[0]_i_21_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[0]_i_22_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[0]_i_23_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[0]_i_24_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[0]_i_25_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[0]_i_26_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[0]_i_5_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[0]_i_6_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[0]_i_7_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[0]_i_8_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[12]_i_2_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[12]_i_3_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[12]_i_4_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[12]_i_5_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[16]_i_2_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[16]_i_3_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[16]_i_4_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[16]_i_5_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[20]_i_2_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[20]_i_3_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[20]_i_4_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[20]_i_5_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[24]_i_2_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[24]_i_3_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[24]_i_4_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[24]_i_5_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[28]_i_2_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[28]_i_3_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[28]_i_4_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[28]_i_5_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[4]_i_2_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[4]_i_3_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[4]_i_4_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[4]_i_5_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[8]_i_2_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[8]_i_3_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[8]_i_4_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192[8]_i_5_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[0]_i_12_n_1\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[0]_i_17_n_1\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[0]_i_17_n_2\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[0]_i_17_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[0]_i_9_n_1\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[0]_i_9_n_2\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg_n_0_[0]\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg_n_0_[1]\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg_n_0_[2]\ : STD_LOGIC;
  signal \readCount_1_fu_192_reg_n_0_[3]\ : STD_LOGIC;
  signal result_4_2_2_i_cast1_fu_1485_p1 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal tmp5_fu_1403_p2 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal tmp5_reg_1785 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \tmp5_reg_1785[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[11]_i_6_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[15]_i_6_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[19]_i_3_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[19]_i_4_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[19]_i_5_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[19]_i_6_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[23]_i_4_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[23]_i_5_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[23]_i_6_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp5_reg_1785_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp6_fu_1417_p2 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tmp6_reg_1790 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tmp8_fu_1445_p2 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal tmp8_reg_1795 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \tmp8_reg_1795[23]_i_3_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1795[24]_i_1_n_0\ : STD_LOGIC;
  signal tmp94_cast_fu_1381_p1 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal tmp95_cast_fu_1399_p1 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal tmp99_cast_fu_1437_p1 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal tmp9_fu_1469_p2 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal tmp_10_reg_1703 : STD_LOGIC;
  signal \tmp_10_reg_1703[0]_i_1_n_0\ : STD_LOGIC;
  signal tmp_13_reg_1736 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tmp_13_reg_1736[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_13_reg_1736[1]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_13_reg_1736[1]_i_2_n_0\ : STD_LOGIC;
  signal tmp_14_fu_998_p4 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal tmp_1_reg_137 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal tmp_1_reg_137_18 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal tmp_1_reg_137_23 : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal tmp_1_reg_137_24 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp_1_reg_137_29 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal tmp_3_fu_38_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal tmp_3_fu_38_p2_0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal tmp_3_fu_38_p2_1 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal tmp_3_fu_38_p2_2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal tmp_3_fu_38_p2_3 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal tmp_3_fu_38_p2_4 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal tmp_3_fu_38_p2_5 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal tmp_3_fu_38_p2_6 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal tmp_3_fu_38_p2_7 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal tmp_8_fu_103_p2 : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal tmp_8_fu_103_p2_17 : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal tmp_8_fu_103_p2_22 : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal tmp_8_fu_103_p2_28 : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal tmp_9_reg_1572 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tmp_9_reg_1572[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_1572[1]_i_1_n_0\ : STD_LOGIC;
  signal tmp_fu_88_p2 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal tmp_fu_88_p2_16 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal tmp_fu_88_p2_21 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal tmp_fu_88_p2_27 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal windowRightCol_0_fu_1190_p6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_0_0_fu_160 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_0_0_read_as_fu_156 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_0_1_fu_164 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_1_0_phi_fu_585_p4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_1_0_read_as_fu_168 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_1_0_reg_582 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \window_1_0_reg_582[0]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_582[10]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_582[11]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_582[12]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_582[13]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_582[14]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_582[15]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_582[16]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_582[17]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_582[18]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_582[19]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_582[1]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_582[20]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_582[21]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_582[22]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_582[23]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_582[24]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_582[25]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_582[26]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_582[27]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_582[28]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_582[29]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_582[2]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_582[30]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_582[31]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_582[3]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_582[4]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_582[5]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_582[6]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_582[7]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_582[8]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_582[9]_i_1_n_0\ : STD_LOGIC;
  signal window_1_1_1_reg_444 : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[0]\ : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[10]\ : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[11]\ : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[12]\ : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[13]\ : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[14]\ : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[15]\ : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[16]\ : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[17]\ : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[18]\ : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[19]\ : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[1]\ : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[20]\ : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[21]\ : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[22]\ : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[23]\ : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[24]\ : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[25]\ : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[26]\ : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[27]\ : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[28]\ : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[29]\ : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[2]\ : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[30]\ : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[31]\ : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[3]\ : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[4]\ : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[5]\ : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[6]\ : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[7]\ : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[8]\ : STD_LOGIC;
  signal \window_1_1_1_reg_444_reg_n_0_[9]\ : STD_LOGIC;
  signal window_1_1_2_fu_888_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_1_1_reg_571 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \window_1_1_reg_571[0]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_571[10]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_571[11]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_571[12]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_571[13]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_571[14]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_571[15]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_571[16]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_571[17]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_571[18]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_571[19]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_571[1]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_571[20]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_571[21]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_571[22]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_571[23]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_571[24]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_571[25]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_571[26]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_571[27]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_571[28]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_571[29]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_571[2]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_571[30]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_571[31]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_571[3]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_571[4]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_571[5]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_571[6]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_571[7]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_571[8]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_571[9]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_432[31]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[0]\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[10]\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[11]\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[12]\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[13]\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[14]\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[15]\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[16]\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[17]\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[18]\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[19]\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[1]\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[20]\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[21]\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[22]\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[23]\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[24]\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[25]\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[26]\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[27]\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[28]\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[29]\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[2]\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[30]\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[31]\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[3]\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[4]\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[5]\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[6]\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[7]\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[8]\ : STD_LOGIC;
  signal \window_1_2_1_reg_432_reg_n_0_[9]\ : STD_LOGIC;
  signal window_2_0_phi_fu_563_p4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_2_0_read_as_fu_172 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_2_0_reg_560 : STD_LOGIC;
  signal \window_2_0_reg_560[0]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560[10]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560[11]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560[12]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560[13]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560[14]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560[15]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560[16]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560[17]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560[18]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560[19]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560[1]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560[20]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560[21]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560[22]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560[23]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560[24]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560[25]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560[26]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560[27]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560[28]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560[29]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560[2]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560[30]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560[31]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560[3]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560[4]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560[5]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560[6]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560[7]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560[8]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560[9]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[0]\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[10]\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[11]\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[12]\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[13]\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[14]\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[15]\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[16]\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[17]\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[18]\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[19]\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[1]\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[20]\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[21]\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[22]\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[23]\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[24]\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[25]\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[26]\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[27]\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[28]\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[29]\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[2]\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[30]\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[31]\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[3]\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[4]\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[5]\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[6]\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[7]\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[8]\ : STD_LOGIC;
  signal \window_2_0_reg_560_reg_n_0_[9]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420[31]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[0]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[10]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[11]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[12]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[13]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[14]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[15]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[16]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[17]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[18]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[19]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[1]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[20]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[21]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[22]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[23]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[24]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[25]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[26]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[27]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[28]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[29]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[2]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[30]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[31]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[3]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[4]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[5]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[6]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[7]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[8]\ : STD_LOGIC;
  signal \window_2_1_1_reg_420_reg_n_0_[9]\ : STD_LOGIC;
  signal window_2_1_2_reg_1721 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \window_2_1_2_reg_1721[31]_i_1_n_0\ : STD_LOGIC;
  signal window_2_1_fu_184 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \window_2_1_fu_184[31]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_fu_184[31]_i_3_n_0\ : STD_LOGIC;
  signal window_2_2_2_fu_152 : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[0]\ : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[10]\ : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[11]\ : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[12]\ : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[13]\ : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[14]\ : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[15]\ : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[16]\ : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[17]\ : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[18]\ : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[19]\ : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[1]\ : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[20]\ : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[21]\ : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[22]\ : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[23]\ : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[24]\ : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[25]\ : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[26]\ : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[27]\ : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[28]\ : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[29]\ : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[2]\ : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[30]\ : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[31]\ : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[3]\ : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[4]\ : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[5]\ : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[6]\ : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[7]\ : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[8]\ : STD_LOGIC;
  signal \window_2_2_2_fu_152_reg_n_0_[9]\ : STD_LOGIC;
  signal writeCount_1_fu_188 : STD_LOGIC;
  signal \writeCount_1_fu_188[0]_i_4_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188[0]_i_5_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188[0]_i_6_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188[0]_i_7_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188[12]_i_2_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188[12]_i_3_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188[12]_i_4_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188[12]_i_5_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188[16]_i_2_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188[16]_i_3_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188[16]_i_4_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188[16]_i_5_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188[20]_i_2_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188[20]_i_3_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188[20]_i_4_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188[20]_i_5_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188[24]_i_2_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188[24]_i_3_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188[24]_i_4_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188[24]_i_5_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188[28]_i_2_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188[28]_i_3_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188[28]_i_4_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188[28]_i_5_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188[4]_i_2_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188[4]_i_3_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188[4]_i_4_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188[4]_i_5_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188[8]_i_2_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188[8]_i_3_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188[8]_i_4_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188[8]_i_5_n_0\ : STD_LOGIC;
  signal writeCount_1_fu_188_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \writeCount_1_fu_188_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \writeCount_1_fu_188_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal writeCount_fu_1454_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal x1_reg_387 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \x1_reg_387[0]_i_1_n_0\ : STD_LOGIC;
  signal \x1_reg_387[1]_i_1_n_0\ : STD_LOGIC;
  signal \x1_reg_387[2]_i_1_n_0\ : STD_LOGIC;
  signal x4_reg_456 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal x_3_fu_860_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal x_assign_mid2_fu_1034_p3 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal x_assign_reg_489 : STD_LOGIC;
  signal x_assign_reg_4890 : STD_LOGIC;
  signal \x_assign_reg_489[0]_i_1_n_0\ : STD_LOGIC;
  signal \x_assign_reg_489[1]_i_1_n_0\ : STD_LOGIC;
  signal \x_assign_reg_489[2]_i_2_n_0\ : STD_LOGIC;
  signal \x_assign_reg_489_reg_n_0_[0]\ : STD_LOGIC;
  signal \x_assign_reg_489_reg_n_0_[2]\ : STD_LOGIC;
  signal \x_reg_328_reg_n_0_[0]\ : STD_LOGIC;
  signal \x_reg_328_reg_n_0_[1]\ : STD_LOGIC;
  signal \x_reg_328_reg_n_0_[2]\ : STD_LOGIC;
  signal y3_reg_409 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \y3_reg_409[0]_i_1_n_0\ : STD_LOGIC;
  signal \y3_reg_409[1]_i_1_n_0\ : STD_LOGIC;
  signal y_assign_reg_478 : STD_LOGIC;
  signal \y_assign_reg_478[0]_i_1_n_0\ : STD_LOGIC;
  signal \y_assign_reg_478[1]_i_1_n_0\ : STD_LOGIC;
  signal \y_assign_reg_478[2]_i_1_n_0\ : STD_LOGIC;
  signal \y_assign_reg_478_reg_n_0_[0]\ : STD_LOGIC;
  signal \y_assign_reg_478_reg_n_0_[1]\ : STD_LOGIC;
  signal \y_assign_reg_478_reg_n_0_[2]\ : STD_LOGIC;
  signal \NLW_a_assign_reg_127_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_a_assign_reg_127_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_a_assign_reg_127_reg[31]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_a_assign_reg_127_reg[31]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_a_assign_reg_127_reg[31]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_a_assign_reg_127_reg[31]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_a_assign_reg_127_reg[31]_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_a_assign_reg_127_reg[31]_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_a_assign_reg_127_reg[31]_i_2__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_a_assign_reg_127_reg[31]_i_2__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_a_assign_reg_127_reg[31]_i_2__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_a_assign_reg_127_reg[31]_i_2__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_a_assign_reg_127_reg[31]_i_2__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_a_assign_reg_127_reg[31]_i_2__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_a_assign_reg_127_reg[31]_i_2__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_a_assign_reg_127_reg[31]_i_2__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_a_assign_reg_127_reg[31]_i_2__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_a_assign_reg_127_reg[31]_i_2__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_outStream_V_data_V_1_payload_A_reg[25]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_outStream_V_data_V_1_payload_A_reg[25]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_outStream_V_data_V_1_payload_A_reg[25]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_outStream_V_data_V_1_payload_A_reg[25]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_outStream_V_last_V_1_payload_A_reg[0]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_outStream_V_last_V_1_payload_A_reg[0]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_readCount_1_fu_192_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_readCount_1_fu_192_reg[0]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_readCount_1_fu_192_reg[0]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_readCount_1_fu_192_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_readCount_1_fu_192_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_readCount_1_fu_192_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_writeCount_1_fu_188_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_3\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_2\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1\ : label is "soft_lutpair432";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of ap_enable_reg_pp3_iter2_reg : label is "ap_enable_reg_pp3_iter2_reg";
  attribute ORIG_CELL_NAME of ap_enable_reg_pp3_iter2_reg_rep : label is "ap_enable_reg_pp3_iter2_reg";
  attribute ORIG_CELL_NAME of \ap_enable_reg_pp3_iter2_reg_rep__0\ : label is "ap_enable_reg_pp3_iter2_reg";
  attribute ORIG_CELL_NAME of \ap_enable_reg_pp3_iter2_reg_rep__1\ : label is "ap_enable_reg_pp3_iter2_reg";
  attribute ORIG_CELL_NAME of ap_enable_reg_pp3_iter3_reg : label is "ap_enable_reg_pp3_iter3_reg";
  attribute ORIG_CELL_NAME of ap_enable_reg_pp3_iter3_reg_rep : label is "ap_enable_reg_pp3_iter3_reg";
  attribute srl_name : string;
  attribute srl_name of \ap_enable_reg_pp3_iter8_reg_srl5___ap_enable_reg_pp3_iter8_reg_r\ : label is "inst/ap_enable_reg_pp3_iter8_reg_srl5___ap_enable_reg_pp3_iter8_reg_r";
  attribute ORIG_CELL_NAME of \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]\ : label is "ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]";
  attribute ORIG_CELL_NAME of \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep\ : label is "ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]";
  attribute ORIG_CELL_NAME of \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\ : label is "ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]";
  attribute ORIG_CELL_NAME of \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\ : label is "ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]";
  attribute ORIG_CELL_NAME of \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]\ : label is "ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]";
  attribute ORIG_CELL_NAME of \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep\ : label is "ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]";
  attribute ORIG_CELL_NAME of \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0\ : label is "ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_pipeline_reg_pp3_iter7_p_i_reg_1732_reg[0]_srl6\ : label is "inst/\ap_pipeline_reg_pp3_iter7_p_i_reg_1732_reg ";
  attribute srl_name of \ap_pipeline_reg_pp3_iter7_p_i_reg_1732_reg[0]_srl6\ : label is "inst/\ap_pipeline_reg_pp3_iter7_p_i_reg_1732_reg[0]_srl6 ";
  attribute SOFT_HLUTNM of \exitcond_flatten8_reg_1708[0]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of inStream_V_data_V_0_sel_rd_i_1 : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of inStream_V_data_V_0_sel_wr_i_1 : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \inStream_V_data_V_0_state[1]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \inStream_V_dest_V_0_state[1]_i_2\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \inStream_V_dest_V_0_state[1]_i_4\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \indvar_flatten6_reg_467[0]_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \indvar_flatten6_reg_467[1]_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \indvar_flatten6_reg_467[2]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \indvar_flatten6_reg_467[3]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \indvar_flatten6_reg_467[4]_i_3\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_398[1]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_398[2]_i_2\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[0]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[10]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[11]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[12]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[13]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[14]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[15]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[16]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[17]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[18]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[19]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[1]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[20]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[21]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[22]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[23]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[24]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[25]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[26]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[27]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[28]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[29]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[2]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[30]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[31]_i_2\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[3]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[4]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[5]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[6]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[7]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[8]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_339[9]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \outStream_TDATA[0]_INST_0\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \outStream_TDATA[10]_INST_0\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \outStream_TDATA[11]_INST_0\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \outStream_TDATA[12]_INST_0\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \outStream_TDATA[13]_INST_0\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \outStream_TDATA[14]_INST_0\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \outStream_TDATA[15]_INST_0\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \outStream_TDATA[16]_INST_0\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \outStream_TDATA[17]_INST_0\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \outStream_TDATA[18]_INST_0\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \outStream_TDATA[19]_INST_0\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \outStream_TDATA[1]_INST_0\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \outStream_TDATA[21]_INST_0\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \outStream_TDATA[22]_INST_0\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \outStream_TDATA[23]_INST_0\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \outStream_TDATA[24]_INST_0\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \outStream_TDATA[25]_INST_0\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \outStream_TDATA[26]_INST_0\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \outStream_TDATA[2]_INST_0\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \outStream_TDATA[3]_INST_0\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \outStream_TDATA[4]_INST_0\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \outStream_TDATA[5]_INST_0\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \outStream_TDATA[6]_INST_0\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \outStream_TDATA[7]_INST_0\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \outStream_TDATA[8]_INST_0\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \outStream_TDATA[9]_INST_0\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \outStream_TLAST[0]_INST_0\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of outStream_V_data_V_1_sel_rd_i_1 : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of outStream_V_data_V_1_sel_wr_i_1 : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \outStream_V_data_V_1_state[1]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \outStream_V_last_V_1_payload_A[0]_i_6\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \outStream_V_last_V_1_payload_B[0]_i_2\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of outStream_V_last_V_1_sel_rd_i_1 : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of outStream_V_last_V_1_sel_wr_i_1 : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \outStream_V_last_V_1_state[1]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \outStream_V_user_V_1_state[1]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \tmp_9_reg_1572[1]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[0]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[10]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[11]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[12]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[13]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[14]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[15]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[16]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[17]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[18]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[19]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[1]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[20]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[21]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[22]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[23]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[24]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[25]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[26]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[27]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[28]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[29]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[2]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[30]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[31]_i_2\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[3]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[4]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[5]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[6]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[7]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[8]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \window_2_1_fu_184[9]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \x4_reg_456[1]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \x_assign_reg_489[0]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \x_assign_reg_489[2]_i_3\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \x_reg_328[2]_i_3\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \y3_reg_409[1]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \y_assign_reg_478[0]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \y_assign_reg_478[2]_i_2\ : label is "soft_lutpair419";
begin
  inStream_TREADY <= \^instream_tready\;
  outStream_TDATA(31) <= \^outstream_tdata\(31);
  outStream_TDATA(30) <= \^outstream_tdata\(31);
  outStream_TDATA(29) <= \^outstream_tdata\(31);
  outStream_TDATA(28) <= \^outstream_tdata\(31);
  outStream_TDATA(27) <= \^outstream_tdata\(31);
  outStream_TDATA(26) <= \^outstream_tdata\(31);
  outStream_TDATA(25 downto 0) <= \^outstream_tdata\(25 downto 0);
  outStream_TDEST(5) <= \<const0>\;
  outStream_TDEST(4) <= \<const0>\;
  outStream_TDEST(3) <= \<const0>\;
  outStream_TDEST(2) <= \<const0>\;
  outStream_TDEST(1) <= \<const0>\;
  outStream_TDEST(0) <= \<const0>\;
  outStream_TID(4) <= \<const0>\;
  outStream_TID(3) <= \<const0>\;
  outStream_TID(2) <= \<const0>\;
  outStream_TID(1) <= \<const0>\;
  outStream_TID(0) <= \<const0>\;
  outStream_TKEEP(3) <= \<const1>\;
  outStream_TKEEP(2) <= \<const1>\;
  outStream_TKEEP(1) <= \<const1>\;
  outStream_TKEEP(0) <= \<const1>\;
  outStream_TSTRB(3) <= \<const0>\;
  outStream_TSTRB(2) <= \<const0>\;
  outStream_TSTRB(1) <= \<const0>\;
  outStream_TSTRB(0) <= \<const0>\;
  outStream_TUSER(1) <= \<const0>\;
  outStream_TUSER(0) <= \<const0>\;
  outStream_TVALID <= \^outstream_tvalid\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\a_assign_reg_127[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(12),
      O => \a_assign_reg_127[12]_i_3_n_0\
    );
\a_assign_reg_127[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(12),
      O => \a_assign_reg_127[12]_i_3__0_n_0\
    );
\a_assign_reg_127[12]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(12),
      O => \a_assign_reg_127[12]_i_3__1_n_0\
    );
\a_assign_reg_127[12]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(12),
      O => \a_assign_reg_127[12]_i_3__2_n_0\
    );
\a_assign_reg_127[12]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(12),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(12),
      O => \a_assign_reg_127[12]_i_3__3_n_0\
    );
\a_assign_reg_127[12]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(12),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(12),
      O => \a_assign_reg_127[12]_i_3__4_n_0\
    );
\a_assign_reg_127[12]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(12),
      O => \a_assign_reg_127[12]_i_3__5_n_0\
    );
\a_assign_reg_127[12]_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[12]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(12),
      O => \a_assign_reg_127[12]_i_3__6_n_0\
    );
\a_assign_reg_127[12]_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(12),
      O => \a_assign_reg_127[12]_i_3__7_n_0\
    );
\a_assign_reg_127[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(11),
      O => \a_assign_reg_127[12]_i_4_n_0\
    );
\a_assign_reg_127[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(11),
      O => \a_assign_reg_127[12]_i_4__0_n_0\
    );
\a_assign_reg_127[12]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(11),
      O => \a_assign_reg_127[12]_i_4__1_n_0\
    );
\a_assign_reg_127[12]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(11),
      O => \a_assign_reg_127[12]_i_4__2_n_0\
    );
\a_assign_reg_127[12]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(11),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(11),
      O => \a_assign_reg_127[12]_i_4__3_n_0\
    );
\a_assign_reg_127[12]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(11),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(11),
      O => \a_assign_reg_127[12]_i_4__4_n_0\
    );
\a_assign_reg_127[12]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(11),
      O => \a_assign_reg_127[12]_i_4__5_n_0\
    );
\a_assign_reg_127[12]_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[11]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(11),
      O => \a_assign_reg_127[12]_i_4__6_n_0\
    );
\a_assign_reg_127[12]_i_4__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(11),
      O => \a_assign_reg_127[12]_i_4__7_n_0\
    );
\a_assign_reg_127[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(10),
      O => \a_assign_reg_127[12]_i_5_n_0\
    );
\a_assign_reg_127[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(10),
      O => \a_assign_reg_127[12]_i_5__0_n_0\
    );
\a_assign_reg_127[12]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(10),
      O => \a_assign_reg_127[12]_i_5__1_n_0\
    );
\a_assign_reg_127[12]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(10),
      O => \a_assign_reg_127[12]_i_5__2_n_0\
    );
\a_assign_reg_127[12]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(10),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(10),
      O => \a_assign_reg_127[12]_i_5__3_n_0\
    );
\a_assign_reg_127[12]_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(10),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(10),
      O => \a_assign_reg_127[12]_i_5__4_n_0\
    );
\a_assign_reg_127[12]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(10),
      O => \a_assign_reg_127[12]_i_5__5_n_0\
    );
\a_assign_reg_127[12]_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[10]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(10),
      O => \a_assign_reg_127[12]_i_5__6_n_0\
    );
\a_assign_reg_127[12]_i_5__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(10),
      O => \a_assign_reg_127[12]_i_5__7_n_0\
    );
\a_assign_reg_127[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(9),
      O => \a_assign_reg_127[12]_i_6_n_0\
    );
\a_assign_reg_127[12]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(9),
      O => \a_assign_reg_127[12]_i_6__0_n_0\
    );
\a_assign_reg_127[12]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(9),
      O => \a_assign_reg_127[12]_i_6__1_n_0\
    );
\a_assign_reg_127[12]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(9),
      O => \a_assign_reg_127[12]_i_6__2_n_0\
    );
\a_assign_reg_127[12]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(9),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(9),
      O => \a_assign_reg_127[12]_i_6__3_n_0\
    );
\a_assign_reg_127[12]_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(9),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(9),
      O => \a_assign_reg_127[12]_i_6__4_n_0\
    );
\a_assign_reg_127[12]_i_6__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(9),
      O => \a_assign_reg_127[12]_i_6__5_n_0\
    );
\a_assign_reg_127[12]_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[9]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(9),
      O => \a_assign_reg_127[12]_i_6__6_n_0\
    );
\a_assign_reg_127[12]_i_6__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(9),
      O => \a_assign_reg_127[12]_i_6__7_n_0\
    );
\a_assign_reg_127[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(16),
      O => \a_assign_reg_127[16]_i_3_n_0\
    );
\a_assign_reg_127[16]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(16),
      O => \a_assign_reg_127[16]_i_3__0_n_0\
    );
\a_assign_reg_127[16]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(16),
      O => \a_assign_reg_127[16]_i_3__1_n_0\
    );
\a_assign_reg_127[16]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(16),
      O => \a_assign_reg_127[16]_i_3__2_n_0\
    );
\a_assign_reg_127[16]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(16),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(16),
      O => \a_assign_reg_127[16]_i_3__3_n_0\
    );
\a_assign_reg_127[16]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(16),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(16),
      O => \a_assign_reg_127[16]_i_3__4_n_0\
    );
\a_assign_reg_127[16]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(16),
      O => \a_assign_reg_127[16]_i_3__5_n_0\
    );
\a_assign_reg_127[16]_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[16]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(16),
      O => \a_assign_reg_127[16]_i_3__6_n_0\
    );
\a_assign_reg_127[16]_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(16),
      O => \a_assign_reg_127[16]_i_3__7_n_0\
    );
\a_assign_reg_127[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(15),
      O => \a_assign_reg_127[16]_i_4_n_0\
    );
\a_assign_reg_127[16]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(15),
      O => \a_assign_reg_127[16]_i_4__0_n_0\
    );
\a_assign_reg_127[16]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(15),
      O => \a_assign_reg_127[16]_i_4__1_n_0\
    );
\a_assign_reg_127[16]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(15),
      O => \a_assign_reg_127[16]_i_4__2_n_0\
    );
\a_assign_reg_127[16]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(15),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(15),
      O => \a_assign_reg_127[16]_i_4__3_n_0\
    );
\a_assign_reg_127[16]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(15),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(15),
      O => \a_assign_reg_127[16]_i_4__4_n_0\
    );
\a_assign_reg_127[16]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(15),
      O => \a_assign_reg_127[16]_i_4__5_n_0\
    );
\a_assign_reg_127[16]_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[15]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(15),
      O => \a_assign_reg_127[16]_i_4__6_n_0\
    );
\a_assign_reg_127[16]_i_4__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(15),
      O => \a_assign_reg_127[16]_i_4__7_n_0\
    );
\a_assign_reg_127[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(14),
      O => \a_assign_reg_127[16]_i_5_n_0\
    );
\a_assign_reg_127[16]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(14),
      O => \a_assign_reg_127[16]_i_5__0_n_0\
    );
\a_assign_reg_127[16]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(14),
      O => \a_assign_reg_127[16]_i_5__1_n_0\
    );
\a_assign_reg_127[16]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(14),
      O => \a_assign_reg_127[16]_i_5__2_n_0\
    );
\a_assign_reg_127[16]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(14),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(14),
      O => \a_assign_reg_127[16]_i_5__3_n_0\
    );
\a_assign_reg_127[16]_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(14),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(14),
      O => \a_assign_reg_127[16]_i_5__4_n_0\
    );
\a_assign_reg_127[16]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(14),
      O => \a_assign_reg_127[16]_i_5__5_n_0\
    );
\a_assign_reg_127[16]_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[14]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(14),
      O => \a_assign_reg_127[16]_i_5__6_n_0\
    );
\a_assign_reg_127[16]_i_5__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(14),
      O => \a_assign_reg_127[16]_i_5__7_n_0\
    );
\a_assign_reg_127[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(13),
      O => \a_assign_reg_127[16]_i_6_n_0\
    );
\a_assign_reg_127[16]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(13),
      O => \a_assign_reg_127[16]_i_6__0_n_0\
    );
\a_assign_reg_127[16]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(13),
      O => \a_assign_reg_127[16]_i_6__1_n_0\
    );
\a_assign_reg_127[16]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(13),
      O => \a_assign_reg_127[16]_i_6__2_n_0\
    );
\a_assign_reg_127[16]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(13),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(13),
      O => \a_assign_reg_127[16]_i_6__3_n_0\
    );
\a_assign_reg_127[16]_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(13),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(13),
      O => \a_assign_reg_127[16]_i_6__4_n_0\
    );
\a_assign_reg_127[16]_i_6__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(13),
      O => \a_assign_reg_127[16]_i_6__5_n_0\
    );
\a_assign_reg_127[16]_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[13]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(13),
      O => \a_assign_reg_127[16]_i_6__6_n_0\
    );
\a_assign_reg_127[16]_i_6__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(13),
      O => \a_assign_reg_127[16]_i_6__7_n_0\
    );
\a_assign_reg_127[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(20),
      O => \a_assign_reg_127[20]_i_3_n_0\
    );
\a_assign_reg_127[20]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(20),
      O => \a_assign_reg_127[20]_i_3__0_n_0\
    );
\a_assign_reg_127[20]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(20),
      O => \a_assign_reg_127[20]_i_3__1_n_0\
    );
\a_assign_reg_127[20]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(20),
      O => \a_assign_reg_127[20]_i_3__2_n_0\
    );
\a_assign_reg_127[20]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(20),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(20),
      O => \a_assign_reg_127[20]_i_3__3_n_0\
    );
\a_assign_reg_127[20]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(20),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(20),
      O => \a_assign_reg_127[20]_i_3__4_n_0\
    );
\a_assign_reg_127[20]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(20),
      O => \a_assign_reg_127[20]_i_3__5_n_0\
    );
\a_assign_reg_127[20]_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[20]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(20),
      O => \a_assign_reg_127[20]_i_3__6_n_0\
    );
\a_assign_reg_127[20]_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(20),
      O => \a_assign_reg_127[20]_i_3__7_n_0\
    );
\a_assign_reg_127[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(19),
      O => \a_assign_reg_127[20]_i_4_n_0\
    );
\a_assign_reg_127[20]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(19),
      O => \a_assign_reg_127[20]_i_4__0_n_0\
    );
\a_assign_reg_127[20]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(19),
      O => \a_assign_reg_127[20]_i_4__1_n_0\
    );
\a_assign_reg_127[20]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(19),
      O => \a_assign_reg_127[20]_i_4__2_n_0\
    );
\a_assign_reg_127[20]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(19),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(19),
      O => \a_assign_reg_127[20]_i_4__3_n_0\
    );
\a_assign_reg_127[20]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(19),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(19),
      O => \a_assign_reg_127[20]_i_4__4_n_0\
    );
\a_assign_reg_127[20]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(19),
      O => \a_assign_reg_127[20]_i_4__5_n_0\
    );
\a_assign_reg_127[20]_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[19]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(19),
      O => \a_assign_reg_127[20]_i_4__6_n_0\
    );
\a_assign_reg_127[20]_i_4__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(19),
      O => \a_assign_reg_127[20]_i_4__7_n_0\
    );
\a_assign_reg_127[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(18),
      O => \a_assign_reg_127[20]_i_5_n_0\
    );
\a_assign_reg_127[20]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(18),
      O => \a_assign_reg_127[20]_i_5__0_n_0\
    );
\a_assign_reg_127[20]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(18),
      O => \a_assign_reg_127[20]_i_5__1_n_0\
    );
\a_assign_reg_127[20]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(18),
      O => \a_assign_reg_127[20]_i_5__2_n_0\
    );
\a_assign_reg_127[20]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(18),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(18),
      O => \a_assign_reg_127[20]_i_5__3_n_0\
    );
\a_assign_reg_127[20]_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(18),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(18),
      O => \a_assign_reg_127[20]_i_5__4_n_0\
    );
\a_assign_reg_127[20]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(18),
      O => \a_assign_reg_127[20]_i_5__5_n_0\
    );
\a_assign_reg_127[20]_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[18]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(18),
      O => \a_assign_reg_127[20]_i_5__6_n_0\
    );
\a_assign_reg_127[20]_i_5__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(18),
      O => \a_assign_reg_127[20]_i_5__7_n_0\
    );
\a_assign_reg_127[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(17),
      O => \a_assign_reg_127[20]_i_6_n_0\
    );
\a_assign_reg_127[20]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(17),
      O => \a_assign_reg_127[20]_i_6__0_n_0\
    );
\a_assign_reg_127[20]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(17),
      O => \a_assign_reg_127[20]_i_6__1_n_0\
    );
\a_assign_reg_127[20]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(17),
      O => \a_assign_reg_127[20]_i_6__2_n_0\
    );
\a_assign_reg_127[20]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(17),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(17),
      O => \a_assign_reg_127[20]_i_6__3_n_0\
    );
\a_assign_reg_127[20]_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(17),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(17),
      O => \a_assign_reg_127[20]_i_6__4_n_0\
    );
\a_assign_reg_127[20]_i_6__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(17),
      O => \a_assign_reg_127[20]_i_6__5_n_0\
    );
\a_assign_reg_127[20]_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[17]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(17),
      O => \a_assign_reg_127[20]_i_6__6_n_0\
    );
\a_assign_reg_127[20]_i_6__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(17),
      O => \a_assign_reg_127[20]_i_6__7_n_0\
    );
\a_assign_reg_127[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(24),
      O => \a_assign_reg_127[24]_i_3_n_0\
    );
\a_assign_reg_127[24]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(24),
      O => \a_assign_reg_127[24]_i_3__0_n_0\
    );
\a_assign_reg_127[24]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(24),
      O => \a_assign_reg_127[24]_i_3__1_n_0\
    );
\a_assign_reg_127[24]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(24),
      O => \a_assign_reg_127[24]_i_3__2_n_0\
    );
\a_assign_reg_127[24]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(24),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(24),
      O => \a_assign_reg_127[24]_i_3__3_n_0\
    );
\a_assign_reg_127[24]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(24),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(24),
      O => \a_assign_reg_127[24]_i_3__4_n_0\
    );
\a_assign_reg_127[24]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(24),
      O => \a_assign_reg_127[24]_i_3__5_n_0\
    );
\a_assign_reg_127[24]_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[24]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(24),
      O => \a_assign_reg_127[24]_i_3__6_n_0\
    );
\a_assign_reg_127[24]_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(24),
      O => \a_assign_reg_127[24]_i_3__7_n_0\
    );
\a_assign_reg_127[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(23),
      O => \a_assign_reg_127[24]_i_4_n_0\
    );
\a_assign_reg_127[24]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(23),
      O => \a_assign_reg_127[24]_i_4__0_n_0\
    );
\a_assign_reg_127[24]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(23),
      O => \a_assign_reg_127[24]_i_4__1_n_0\
    );
\a_assign_reg_127[24]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(23),
      O => \a_assign_reg_127[24]_i_4__2_n_0\
    );
\a_assign_reg_127[24]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(23),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(23),
      O => \a_assign_reg_127[24]_i_4__3_n_0\
    );
\a_assign_reg_127[24]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(23),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(23),
      O => \a_assign_reg_127[24]_i_4__4_n_0\
    );
\a_assign_reg_127[24]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(23),
      O => \a_assign_reg_127[24]_i_4__5_n_0\
    );
\a_assign_reg_127[24]_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[23]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(23),
      O => \a_assign_reg_127[24]_i_4__6_n_0\
    );
\a_assign_reg_127[24]_i_4__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(23),
      O => \a_assign_reg_127[24]_i_4__7_n_0\
    );
\a_assign_reg_127[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(22),
      O => \a_assign_reg_127[24]_i_5_n_0\
    );
\a_assign_reg_127[24]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(22),
      O => \a_assign_reg_127[24]_i_5__0_n_0\
    );
\a_assign_reg_127[24]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(22),
      O => \a_assign_reg_127[24]_i_5__1_n_0\
    );
\a_assign_reg_127[24]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(22),
      O => \a_assign_reg_127[24]_i_5__2_n_0\
    );
\a_assign_reg_127[24]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(22),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(22),
      O => \a_assign_reg_127[24]_i_5__3_n_0\
    );
\a_assign_reg_127[24]_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(22),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(22),
      O => \a_assign_reg_127[24]_i_5__4_n_0\
    );
\a_assign_reg_127[24]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(22),
      O => \a_assign_reg_127[24]_i_5__5_n_0\
    );
\a_assign_reg_127[24]_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[22]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(22),
      O => \a_assign_reg_127[24]_i_5__6_n_0\
    );
\a_assign_reg_127[24]_i_5__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(22),
      O => \a_assign_reg_127[24]_i_5__7_n_0\
    );
\a_assign_reg_127[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(21),
      O => \a_assign_reg_127[24]_i_6_n_0\
    );
\a_assign_reg_127[24]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(21),
      O => \a_assign_reg_127[24]_i_6__0_n_0\
    );
\a_assign_reg_127[24]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(21),
      O => \a_assign_reg_127[24]_i_6__1_n_0\
    );
\a_assign_reg_127[24]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(21),
      O => \a_assign_reg_127[24]_i_6__2_n_0\
    );
\a_assign_reg_127[24]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(21),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(21),
      O => \a_assign_reg_127[24]_i_6__3_n_0\
    );
\a_assign_reg_127[24]_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(21),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(21),
      O => \a_assign_reg_127[24]_i_6__4_n_0\
    );
\a_assign_reg_127[24]_i_6__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(21),
      O => \a_assign_reg_127[24]_i_6__5_n_0\
    );
\a_assign_reg_127[24]_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[21]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(21),
      O => \a_assign_reg_127[24]_i_6__6_n_0\
    );
\a_assign_reg_127[24]_i_6__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(21),
      O => \a_assign_reg_127[24]_i_6__7_n_0\
    );
\a_assign_reg_127[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(28),
      O => \a_assign_reg_127[28]_i_3_n_0\
    );
\a_assign_reg_127[28]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(28),
      O => \a_assign_reg_127[28]_i_3__0_n_0\
    );
\a_assign_reg_127[28]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(28),
      O => \a_assign_reg_127[28]_i_3__1_n_0\
    );
\a_assign_reg_127[28]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(28),
      O => \a_assign_reg_127[28]_i_3__2_n_0\
    );
\a_assign_reg_127[28]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(28),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(28),
      O => \a_assign_reg_127[28]_i_3__3_n_0\
    );
\a_assign_reg_127[28]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(28),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(28),
      O => \a_assign_reg_127[28]_i_3__4_n_0\
    );
\a_assign_reg_127[28]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(28),
      O => \a_assign_reg_127[28]_i_3__5_n_0\
    );
\a_assign_reg_127[28]_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[28]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(28),
      O => \a_assign_reg_127[28]_i_3__6_n_0\
    );
\a_assign_reg_127[28]_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(28),
      O => \a_assign_reg_127[28]_i_3__7_n_0\
    );
\a_assign_reg_127[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(27),
      O => \a_assign_reg_127[28]_i_4_n_0\
    );
\a_assign_reg_127[28]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(27),
      O => \a_assign_reg_127[28]_i_4__0_n_0\
    );
\a_assign_reg_127[28]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(27),
      O => \a_assign_reg_127[28]_i_4__1_n_0\
    );
\a_assign_reg_127[28]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(27),
      O => \a_assign_reg_127[28]_i_4__2_n_0\
    );
\a_assign_reg_127[28]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(27),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(27),
      O => \a_assign_reg_127[28]_i_4__3_n_0\
    );
\a_assign_reg_127[28]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(27),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(27),
      O => \a_assign_reg_127[28]_i_4__4_n_0\
    );
\a_assign_reg_127[28]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(27),
      O => \a_assign_reg_127[28]_i_4__5_n_0\
    );
\a_assign_reg_127[28]_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[27]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(27),
      O => \a_assign_reg_127[28]_i_4__6_n_0\
    );
\a_assign_reg_127[28]_i_4__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(27),
      O => \a_assign_reg_127[28]_i_4__7_n_0\
    );
\a_assign_reg_127[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(26),
      O => \a_assign_reg_127[28]_i_5_n_0\
    );
\a_assign_reg_127[28]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(26),
      O => \a_assign_reg_127[28]_i_5__0_n_0\
    );
\a_assign_reg_127[28]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(26),
      O => \a_assign_reg_127[28]_i_5__1_n_0\
    );
\a_assign_reg_127[28]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(26),
      O => \a_assign_reg_127[28]_i_5__2_n_0\
    );
\a_assign_reg_127[28]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(26),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(26),
      O => \a_assign_reg_127[28]_i_5__3_n_0\
    );
\a_assign_reg_127[28]_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(26),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(26),
      O => \a_assign_reg_127[28]_i_5__4_n_0\
    );
\a_assign_reg_127[28]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(26),
      O => \a_assign_reg_127[28]_i_5__5_n_0\
    );
\a_assign_reg_127[28]_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[26]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(26),
      O => \a_assign_reg_127[28]_i_5__6_n_0\
    );
\a_assign_reg_127[28]_i_5__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(26),
      O => \a_assign_reg_127[28]_i_5__7_n_0\
    );
\a_assign_reg_127[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(25),
      O => \a_assign_reg_127[28]_i_6_n_0\
    );
\a_assign_reg_127[28]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(25),
      O => \a_assign_reg_127[28]_i_6__0_n_0\
    );
\a_assign_reg_127[28]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(25),
      O => \a_assign_reg_127[28]_i_6__1_n_0\
    );
\a_assign_reg_127[28]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(25),
      O => \a_assign_reg_127[28]_i_6__2_n_0\
    );
\a_assign_reg_127[28]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(25),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(25),
      O => \a_assign_reg_127[28]_i_6__3_n_0\
    );
\a_assign_reg_127[28]_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(25),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(25),
      O => \a_assign_reg_127[28]_i_6__4_n_0\
    );
\a_assign_reg_127[28]_i_6__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(25),
      O => \a_assign_reg_127[28]_i_6__5_n_0\
    );
\a_assign_reg_127[28]_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[25]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(25),
      O => \a_assign_reg_127[28]_i_6__6_n_0\
    );
\a_assign_reg_127[28]_i_6__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(25),
      O => \a_assign_reg_127[28]_i_6__7_n_0\
    );
\a_assign_reg_127[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(31),
      O => \a_assign_reg_127[31]_i_3_n_0\
    );
\a_assign_reg_127[31]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(31),
      O => \a_assign_reg_127[31]_i_3__0_n_0\
    );
\a_assign_reg_127[31]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(31),
      O => \a_assign_reg_127[31]_i_3__1_n_0\
    );
\a_assign_reg_127[31]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(31),
      O => \a_assign_reg_127[31]_i_3__2_n_0\
    );
\a_assign_reg_127[31]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(31),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(31),
      O => \a_assign_reg_127[31]_i_3__3_n_0\
    );
\a_assign_reg_127[31]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(31),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(31),
      O => \a_assign_reg_127[31]_i_3__4_n_0\
    );
\a_assign_reg_127[31]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(31),
      O => \a_assign_reg_127[31]_i_3__5_n_0\
    );
\a_assign_reg_127[31]_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[31]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(31),
      O => \a_assign_reg_127[31]_i_3__6_n_0\
    );
\a_assign_reg_127[31]_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(31),
      O => \a_assign_reg_127[31]_i_3__7_n_0\
    );
\a_assign_reg_127[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(30),
      O => \a_assign_reg_127[31]_i_4_n_0\
    );
\a_assign_reg_127[31]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(30),
      O => \a_assign_reg_127[31]_i_4__0_n_0\
    );
\a_assign_reg_127[31]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(30),
      O => \a_assign_reg_127[31]_i_4__1_n_0\
    );
\a_assign_reg_127[31]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(30),
      O => \a_assign_reg_127[31]_i_4__2_n_0\
    );
\a_assign_reg_127[31]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(30),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(30),
      O => \a_assign_reg_127[31]_i_4__3_n_0\
    );
\a_assign_reg_127[31]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(30),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(30),
      O => \a_assign_reg_127[31]_i_4__4_n_0\
    );
\a_assign_reg_127[31]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(30),
      O => \a_assign_reg_127[31]_i_4__5_n_0\
    );
\a_assign_reg_127[31]_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[30]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(30),
      O => \a_assign_reg_127[31]_i_4__6_n_0\
    );
\a_assign_reg_127[31]_i_4__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(30),
      O => \a_assign_reg_127[31]_i_4__7_n_0\
    );
\a_assign_reg_127[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(29),
      O => \a_assign_reg_127[31]_i_5_n_0\
    );
\a_assign_reg_127[31]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(29),
      O => \a_assign_reg_127[31]_i_5__0_n_0\
    );
\a_assign_reg_127[31]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(29),
      O => \a_assign_reg_127[31]_i_5__1_n_0\
    );
\a_assign_reg_127[31]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(29),
      O => \a_assign_reg_127[31]_i_5__2_n_0\
    );
\a_assign_reg_127[31]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(29),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(29),
      O => \a_assign_reg_127[31]_i_5__3_n_0\
    );
\a_assign_reg_127[31]_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(29),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(29),
      O => \a_assign_reg_127[31]_i_5__4_n_0\
    );
\a_assign_reg_127[31]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(29),
      O => \a_assign_reg_127[31]_i_5__5_n_0\
    );
\a_assign_reg_127[31]_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[29]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(29),
      O => \a_assign_reg_127[31]_i_5__6_n_0\
    );
\a_assign_reg_127[31]_i_5__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(29),
      O => \a_assign_reg_127[31]_i_5__7_n_0\
    );
\a_assign_reg_127[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(0),
      O => \a_assign_reg_127[4]_i_3_n_0\
    );
\a_assign_reg_127[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(0),
      O => \a_assign_reg_127[4]_i_3__0_n_0\
    );
\a_assign_reg_127[4]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(0),
      O => \a_assign_reg_127[4]_i_3__1_n_0\
    );
\a_assign_reg_127[4]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(0),
      O => \a_assign_reg_127[4]_i_3__2_n_0\
    );
\a_assign_reg_127[4]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(0),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(0),
      O => \a_assign_reg_127[4]_i_3__3_n_0\
    );
\a_assign_reg_127[4]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(0),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(0),
      O => \a_assign_reg_127[4]_i_3__4_n_0\
    );
\a_assign_reg_127[4]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(0),
      O => \a_assign_reg_127[4]_i_3__5_n_0\
    );
\a_assign_reg_127[4]_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[0]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(0),
      O => \a_assign_reg_127[4]_i_3__6_n_0\
    );
\a_assign_reg_127[4]_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(0),
      O => \a_assign_reg_127[4]_i_3__7_n_0\
    );
\a_assign_reg_127[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(4),
      O => \a_assign_reg_127[4]_i_4_n_0\
    );
\a_assign_reg_127[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(4),
      O => \a_assign_reg_127[4]_i_4__0_n_0\
    );
\a_assign_reg_127[4]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(4),
      O => \a_assign_reg_127[4]_i_4__1_n_0\
    );
\a_assign_reg_127[4]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(4),
      O => \a_assign_reg_127[4]_i_4__2_n_0\
    );
\a_assign_reg_127[4]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(4),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(4),
      O => \a_assign_reg_127[4]_i_4__3_n_0\
    );
\a_assign_reg_127[4]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(4),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(4),
      O => \a_assign_reg_127[4]_i_4__4_n_0\
    );
\a_assign_reg_127[4]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(4),
      O => \a_assign_reg_127[4]_i_4__5_n_0\
    );
\a_assign_reg_127[4]_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[4]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(4),
      O => \a_assign_reg_127[4]_i_4__6_n_0\
    );
\a_assign_reg_127[4]_i_4__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(4),
      O => \a_assign_reg_127[4]_i_4__7_n_0\
    );
\a_assign_reg_127[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(3),
      O => \a_assign_reg_127[4]_i_5_n_0\
    );
\a_assign_reg_127[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(3),
      O => \a_assign_reg_127[4]_i_5__0_n_0\
    );
\a_assign_reg_127[4]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(3),
      O => \a_assign_reg_127[4]_i_5__1_n_0\
    );
\a_assign_reg_127[4]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(3),
      O => \a_assign_reg_127[4]_i_5__2_n_0\
    );
\a_assign_reg_127[4]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(3),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(3),
      O => \a_assign_reg_127[4]_i_5__3_n_0\
    );
\a_assign_reg_127[4]_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(3),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(3),
      O => \a_assign_reg_127[4]_i_5__4_n_0\
    );
\a_assign_reg_127[4]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(3),
      O => \a_assign_reg_127[4]_i_5__5_n_0\
    );
\a_assign_reg_127[4]_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[3]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(3),
      O => \a_assign_reg_127[4]_i_5__6_n_0\
    );
\a_assign_reg_127[4]_i_5__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(3),
      O => \a_assign_reg_127[4]_i_5__7_n_0\
    );
\a_assign_reg_127[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(2),
      O => \a_assign_reg_127[4]_i_6_n_0\
    );
\a_assign_reg_127[4]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(2),
      O => \a_assign_reg_127[4]_i_6__0_n_0\
    );
\a_assign_reg_127[4]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(2),
      O => \a_assign_reg_127[4]_i_6__1_n_0\
    );
\a_assign_reg_127[4]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(2),
      O => \a_assign_reg_127[4]_i_6__2_n_0\
    );
\a_assign_reg_127[4]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(2),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(2),
      O => \a_assign_reg_127[4]_i_6__3_n_0\
    );
\a_assign_reg_127[4]_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(2),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(2),
      O => \a_assign_reg_127[4]_i_6__4_n_0\
    );
\a_assign_reg_127[4]_i_6__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(2),
      O => \a_assign_reg_127[4]_i_6__5_n_0\
    );
\a_assign_reg_127[4]_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[2]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(2),
      O => \a_assign_reg_127[4]_i_6__6_n_0\
    );
\a_assign_reg_127[4]_i_6__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(2),
      O => \a_assign_reg_127[4]_i_6__7_n_0\
    );
\a_assign_reg_127[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(1),
      O => \a_assign_reg_127[4]_i_7_n_0\
    );
\a_assign_reg_127[4]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(1),
      O => \a_assign_reg_127[4]_i_7__0_n_0\
    );
\a_assign_reg_127[4]_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(1),
      O => \a_assign_reg_127[4]_i_7__1_n_0\
    );
\a_assign_reg_127[4]_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(1),
      O => \a_assign_reg_127[4]_i_7__2_n_0\
    );
\a_assign_reg_127[4]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(1),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(1),
      O => \a_assign_reg_127[4]_i_7__3_n_0\
    );
\a_assign_reg_127[4]_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(1),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(1),
      O => \a_assign_reg_127[4]_i_7__4_n_0\
    );
\a_assign_reg_127[4]_i_7__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(1),
      O => \a_assign_reg_127[4]_i_7__5_n_0\
    );
\a_assign_reg_127[4]_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[1]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(1),
      O => \a_assign_reg_127[4]_i_7__6_n_0\
    );
\a_assign_reg_127[4]_i_7__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(1),
      O => \a_assign_reg_127[4]_i_7__7_n_0\
    );
\a_assign_reg_127[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(8),
      O => \a_assign_reg_127[8]_i_3_n_0\
    );
\a_assign_reg_127[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(8),
      O => \a_assign_reg_127[8]_i_3__0_n_0\
    );
\a_assign_reg_127[8]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(8),
      O => \a_assign_reg_127[8]_i_3__1_n_0\
    );
\a_assign_reg_127[8]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(8),
      O => \a_assign_reg_127[8]_i_3__2_n_0\
    );
\a_assign_reg_127[8]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(8),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(8),
      O => \a_assign_reg_127[8]_i_3__3_n_0\
    );
\a_assign_reg_127[8]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(8),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(8),
      O => \a_assign_reg_127[8]_i_3__4_n_0\
    );
\a_assign_reg_127[8]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(8),
      O => \a_assign_reg_127[8]_i_3__5_n_0\
    );
\a_assign_reg_127[8]_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[8]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(8),
      O => \a_assign_reg_127[8]_i_3__6_n_0\
    );
\a_assign_reg_127[8]_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(8),
      O => \a_assign_reg_127[8]_i_3__7_n_0\
    );
\a_assign_reg_127[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(7),
      O => \a_assign_reg_127[8]_i_4_n_0\
    );
\a_assign_reg_127[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(7),
      O => \a_assign_reg_127[8]_i_4__0_n_0\
    );
\a_assign_reg_127[8]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(7),
      O => \a_assign_reg_127[8]_i_4__1_n_0\
    );
\a_assign_reg_127[8]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(7),
      O => \a_assign_reg_127[8]_i_4__2_n_0\
    );
\a_assign_reg_127[8]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(7),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(7),
      O => \a_assign_reg_127[8]_i_4__3_n_0\
    );
\a_assign_reg_127[8]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(7),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(7),
      O => \a_assign_reg_127[8]_i_4__4_n_0\
    );
\a_assign_reg_127[8]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(7),
      O => \a_assign_reg_127[8]_i_4__5_n_0\
    );
\a_assign_reg_127[8]_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[7]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(7),
      O => \a_assign_reg_127[8]_i_4__6_n_0\
    );
\a_assign_reg_127[8]_i_4__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(7),
      O => \a_assign_reg_127[8]_i_4__7_n_0\
    );
\a_assign_reg_127[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(6),
      O => \a_assign_reg_127[8]_i_5_n_0\
    );
\a_assign_reg_127[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(6),
      O => \a_assign_reg_127[8]_i_5__0_n_0\
    );
\a_assign_reg_127[8]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(6),
      O => \a_assign_reg_127[8]_i_5__1_n_0\
    );
\a_assign_reg_127[8]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(6),
      O => \a_assign_reg_127[8]_i_5__2_n_0\
    );
\a_assign_reg_127[8]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(6),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(6),
      O => \a_assign_reg_127[8]_i_5__3_n_0\
    );
\a_assign_reg_127[8]_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(6),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(6),
      O => \a_assign_reg_127[8]_i_5__4_n_0\
    );
\a_assign_reg_127[8]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(6),
      O => \a_assign_reg_127[8]_i_5__5_n_0\
    );
\a_assign_reg_127[8]_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[6]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(6),
      O => \a_assign_reg_127[8]_i_5__6_n_0\
    );
\a_assign_reg_127[8]_i_5__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(6),
      O => \a_assign_reg_127[8]_i_5__7_n_0\
    );
\a_assign_reg_127[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_read_as_fu_156(5),
      O => \a_assign_reg_127[8]_i_6_n_0\
    );
\a_assign_reg_127[8]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_0_fu_160(5),
      O => \a_assign_reg_127[8]_i_6__0_n_0\
    );
\a_assign_reg_127[8]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_0_1_fu_164(5),
      O => \a_assign_reg_127[8]_i_6__1_n_0\
    );
\a_assign_reg_127[8]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_1_0_read_as_fu_168(5),
      O => \a_assign_reg_127[8]_i_6__2_n_0\
    );
\a_assign_reg_127[8]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_0_reg_582(5),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => window_1_1_reg_571(5),
      O => \a_assign_reg_127[8]_i_6__3_n_0\
    );
\a_assign_reg_127[8]_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => window_1_1_reg_571(5),
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => lineBuffer_0_3_15_reg_1750(5),
      O => \a_assign_reg_127[8]_i_6__4_n_0\
    );
\a_assign_reg_127[8]_i_6__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_0_read_as_fu_172(5),
      O => \a_assign_reg_127[8]_i_6__5_n_0\
    );
\a_assign_reg_127[8]_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \window_2_0_reg_560_reg_n_0_[5]\,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I2 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I3 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(5),
      O => \a_assign_reg_127[8]_i_6__6_n_0\
    );
\a_assign_reg_127[8]_i_6__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => window_2_1_2_reg_1721(5),
      O => \a_assign_reg_127[8]_i_6__7_n_0\
    );
\a_assign_reg_127_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[8]_i_2_n_0\,
      CO(3) => \a_assign_reg_127_reg[12]_i_2_n_0\,
      CO(2) => \a_assign_reg_127_reg[12]_i_2_n_1\,
      CO(1) => \a_assign_reg_127_reg[12]_i_2_n_2\,
      CO(0) => \a_assign_reg_127_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2(12 downto 9),
      S(3) => \a_assign_reg_127[12]_i_3_n_0\,
      S(2) => \a_assign_reg_127[12]_i_4_n_0\,
      S(1) => \a_assign_reg_127[12]_i_5_n_0\,
      S(0) => \a_assign_reg_127[12]_i_6_n_0\
    );
\a_assign_reg_127_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[8]_i_2__0_n_0\,
      CO(3) => \a_assign_reg_127_reg[12]_i_2__0_n_0\,
      CO(2) => \a_assign_reg_127_reg[12]_i_2__0_n_1\,
      CO(1) => \a_assign_reg_127_reg[12]_i_2__0_n_2\,
      CO(0) => \a_assign_reg_127_reg[12]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_0(12 downto 9),
      S(3) => \a_assign_reg_127[12]_i_3__0_n_0\,
      S(2) => \a_assign_reg_127[12]_i_4__0_n_0\,
      S(1) => \a_assign_reg_127[12]_i_5__0_n_0\,
      S(0) => \a_assign_reg_127[12]_i_6__0_n_0\
    );
\a_assign_reg_127_reg[12]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[8]_i_2__1_n_0\,
      CO(3) => \a_assign_reg_127_reg[12]_i_2__1_n_0\,
      CO(2) => \a_assign_reg_127_reg[12]_i_2__1_n_1\,
      CO(1) => \a_assign_reg_127_reg[12]_i_2__1_n_2\,
      CO(0) => \a_assign_reg_127_reg[12]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_1(12 downto 9),
      S(3) => \a_assign_reg_127[12]_i_3__1_n_0\,
      S(2) => \a_assign_reg_127[12]_i_4__1_n_0\,
      S(1) => \a_assign_reg_127[12]_i_5__1_n_0\,
      S(0) => \a_assign_reg_127[12]_i_6__1_n_0\
    );
\a_assign_reg_127_reg[12]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[8]_i_2__2_n_0\,
      CO(3) => \a_assign_reg_127_reg[12]_i_2__2_n_0\,
      CO(2) => \a_assign_reg_127_reg[12]_i_2__2_n_1\,
      CO(1) => \a_assign_reg_127_reg[12]_i_2__2_n_2\,
      CO(0) => \a_assign_reg_127_reg[12]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_2(12 downto 9),
      S(3) => \a_assign_reg_127[12]_i_3__2_n_0\,
      S(2) => \a_assign_reg_127[12]_i_4__2_n_0\,
      S(1) => \a_assign_reg_127[12]_i_5__2_n_0\,
      S(0) => \a_assign_reg_127[12]_i_6__2_n_0\
    );
\a_assign_reg_127_reg[12]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[8]_i_2__3_n_0\,
      CO(3) => \a_assign_reg_127_reg[12]_i_2__3_n_0\,
      CO(2) => \a_assign_reg_127_reg[12]_i_2__3_n_1\,
      CO(1) => \a_assign_reg_127_reg[12]_i_2__3_n_2\,
      CO(0) => \a_assign_reg_127_reg[12]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_3(12 downto 9),
      S(3) => \a_assign_reg_127[12]_i_3__3_n_0\,
      S(2) => \a_assign_reg_127[12]_i_4__3_n_0\,
      S(1) => \a_assign_reg_127[12]_i_5__3_n_0\,
      S(0) => \a_assign_reg_127[12]_i_6__3_n_0\
    );
\a_assign_reg_127_reg[12]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[8]_i_2__4_n_0\,
      CO(3) => \a_assign_reg_127_reg[12]_i_2__4_n_0\,
      CO(2) => \a_assign_reg_127_reg[12]_i_2__4_n_1\,
      CO(1) => \a_assign_reg_127_reg[12]_i_2__4_n_2\,
      CO(0) => \a_assign_reg_127_reg[12]_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_4(12 downto 9),
      S(3) => \a_assign_reg_127[12]_i_3__4_n_0\,
      S(2) => \a_assign_reg_127[12]_i_4__4_n_0\,
      S(1) => \a_assign_reg_127[12]_i_5__4_n_0\,
      S(0) => \a_assign_reg_127[12]_i_6__4_n_0\
    );
\a_assign_reg_127_reg[12]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[8]_i_2__5_n_0\,
      CO(3) => \a_assign_reg_127_reg[12]_i_2__5_n_0\,
      CO(2) => \a_assign_reg_127_reg[12]_i_2__5_n_1\,
      CO(1) => \a_assign_reg_127_reg[12]_i_2__5_n_2\,
      CO(0) => \a_assign_reg_127_reg[12]_i_2__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_5(12 downto 9),
      S(3) => \a_assign_reg_127[12]_i_3__5_n_0\,
      S(2) => \a_assign_reg_127[12]_i_4__5_n_0\,
      S(1) => \a_assign_reg_127[12]_i_5__5_n_0\,
      S(0) => \a_assign_reg_127[12]_i_6__5_n_0\
    );
\a_assign_reg_127_reg[12]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[8]_i_2__6_n_0\,
      CO(3) => \a_assign_reg_127_reg[12]_i_2__6_n_0\,
      CO(2) => \a_assign_reg_127_reg[12]_i_2__6_n_1\,
      CO(1) => \a_assign_reg_127_reg[12]_i_2__6_n_2\,
      CO(0) => \a_assign_reg_127_reg[12]_i_2__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_6(12 downto 9),
      S(3) => \a_assign_reg_127[12]_i_3__6_n_0\,
      S(2) => \a_assign_reg_127[12]_i_4__6_n_0\,
      S(1) => \a_assign_reg_127[12]_i_5__6_n_0\,
      S(0) => \a_assign_reg_127[12]_i_6__6_n_0\
    );
\a_assign_reg_127_reg[12]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[8]_i_2__7_n_0\,
      CO(3) => \a_assign_reg_127_reg[12]_i_2__7_n_0\,
      CO(2) => \a_assign_reg_127_reg[12]_i_2__7_n_1\,
      CO(1) => \a_assign_reg_127_reg[12]_i_2__7_n_2\,
      CO(0) => \a_assign_reg_127_reg[12]_i_2__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_7(12 downto 9),
      S(3) => \a_assign_reg_127[12]_i_3__7_n_0\,
      S(2) => \a_assign_reg_127[12]_i_4__7_n_0\,
      S(1) => \a_assign_reg_127[12]_i_5__7_n_0\,
      S(0) => \a_assign_reg_127[12]_i_6__7_n_0\
    );
\a_assign_reg_127_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[12]_i_2_n_0\,
      CO(3) => \a_assign_reg_127_reg[16]_i_2_n_0\,
      CO(2) => \a_assign_reg_127_reg[16]_i_2_n_1\,
      CO(1) => \a_assign_reg_127_reg[16]_i_2_n_2\,
      CO(0) => \a_assign_reg_127_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2(16 downto 13),
      S(3) => \a_assign_reg_127[16]_i_3_n_0\,
      S(2) => \a_assign_reg_127[16]_i_4_n_0\,
      S(1) => \a_assign_reg_127[16]_i_5_n_0\,
      S(0) => \a_assign_reg_127[16]_i_6_n_0\
    );
\a_assign_reg_127_reg[16]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[12]_i_2__0_n_0\,
      CO(3) => \a_assign_reg_127_reg[16]_i_2__0_n_0\,
      CO(2) => \a_assign_reg_127_reg[16]_i_2__0_n_1\,
      CO(1) => \a_assign_reg_127_reg[16]_i_2__0_n_2\,
      CO(0) => \a_assign_reg_127_reg[16]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_0(16 downto 13),
      S(3) => \a_assign_reg_127[16]_i_3__0_n_0\,
      S(2) => \a_assign_reg_127[16]_i_4__0_n_0\,
      S(1) => \a_assign_reg_127[16]_i_5__0_n_0\,
      S(0) => \a_assign_reg_127[16]_i_6__0_n_0\
    );
\a_assign_reg_127_reg[16]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[12]_i_2__1_n_0\,
      CO(3) => \a_assign_reg_127_reg[16]_i_2__1_n_0\,
      CO(2) => \a_assign_reg_127_reg[16]_i_2__1_n_1\,
      CO(1) => \a_assign_reg_127_reg[16]_i_2__1_n_2\,
      CO(0) => \a_assign_reg_127_reg[16]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_1(16 downto 13),
      S(3) => \a_assign_reg_127[16]_i_3__1_n_0\,
      S(2) => \a_assign_reg_127[16]_i_4__1_n_0\,
      S(1) => \a_assign_reg_127[16]_i_5__1_n_0\,
      S(0) => \a_assign_reg_127[16]_i_6__1_n_0\
    );
\a_assign_reg_127_reg[16]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[12]_i_2__2_n_0\,
      CO(3) => \a_assign_reg_127_reg[16]_i_2__2_n_0\,
      CO(2) => \a_assign_reg_127_reg[16]_i_2__2_n_1\,
      CO(1) => \a_assign_reg_127_reg[16]_i_2__2_n_2\,
      CO(0) => \a_assign_reg_127_reg[16]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_2(16 downto 13),
      S(3) => \a_assign_reg_127[16]_i_3__2_n_0\,
      S(2) => \a_assign_reg_127[16]_i_4__2_n_0\,
      S(1) => \a_assign_reg_127[16]_i_5__2_n_0\,
      S(0) => \a_assign_reg_127[16]_i_6__2_n_0\
    );
\a_assign_reg_127_reg[16]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[12]_i_2__3_n_0\,
      CO(3) => \a_assign_reg_127_reg[16]_i_2__3_n_0\,
      CO(2) => \a_assign_reg_127_reg[16]_i_2__3_n_1\,
      CO(1) => \a_assign_reg_127_reg[16]_i_2__3_n_2\,
      CO(0) => \a_assign_reg_127_reg[16]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_3(16 downto 13),
      S(3) => \a_assign_reg_127[16]_i_3__3_n_0\,
      S(2) => \a_assign_reg_127[16]_i_4__3_n_0\,
      S(1) => \a_assign_reg_127[16]_i_5__3_n_0\,
      S(0) => \a_assign_reg_127[16]_i_6__3_n_0\
    );
\a_assign_reg_127_reg[16]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[12]_i_2__4_n_0\,
      CO(3) => \a_assign_reg_127_reg[16]_i_2__4_n_0\,
      CO(2) => \a_assign_reg_127_reg[16]_i_2__4_n_1\,
      CO(1) => \a_assign_reg_127_reg[16]_i_2__4_n_2\,
      CO(0) => \a_assign_reg_127_reg[16]_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_4(16 downto 13),
      S(3) => \a_assign_reg_127[16]_i_3__4_n_0\,
      S(2) => \a_assign_reg_127[16]_i_4__4_n_0\,
      S(1) => \a_assign_reg_127[16]_i_5__4_n_0\,
      S(0) => \a_assign_reg_127[16]_i_6__4_n_0\
    );
\a_assign_reg_127_reg[16]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[12]_i_2__5_n_0\,
      CO(3) => \a_assign_reg_127_reg[16]_i_2__5_n_0\,
      CO(2) => \a_assign_reg_127_reg[16]_i_2__5_n_1\,
      CO(1) => \a_assign_reg_127_reg[16]_i_2__5_n_2\,
      CO(0) => \a_assign_reg_127_reg[16]_i_2__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_5(16 downto 13),
      S(3) => \a_assign_reg_127[16]_i_3__5_n_0\,
      S(2) => \a_assign_reg_127[16]_i_4__5_n_0\,
      S(1) => \a_assign_reg_127[16]_i_5__5_n_0\,
      S(0) => \a_assign_reg_127[16]_i_6__5_n_0\
    );
\a_assign_reg_127_reg[16]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[12]_i_2__6_n_0\,
      CO(3) => \a_assign_reg_127_reg[16]_i_2__6_n_0\,
      CO(2) => \a_assign_reg_127_reg[16]_i_2__6_n_1\,
      CO(1) => \a_assign_reg_127_reg[16]_i_2__6_n_2\,
      CO(0) => \a_assign_reg_127_reg[16]_i_2__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_6(16 downto 13),
      S(3) => \a_assign_reg_127[16]_i_3__6_n_0\,
      S(2) => \a_assign_reg_127[16]_i_4__6_n_0\,
      S(1) => \a_assign_reg_127[16]_i_5__6_n_0\,
      S(0) => \a_assign_reg_127[16]_i_6__6_n_0\
    );
\a_assign_reg_127_reg[16]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[12]_i_2__7_n_0\,
      CO(3) => \a_assign_reg_127_reg[16]_i_2__7_n_0\,
      CO(2) => \a_assign_reg_127_reg[16]_i_2__7_n_1\,
      CO(1) => \a_assign_reg_127_reg[16]_i_2__7_n_2\,
      CO(0) => \a_assign_reg_127_reg[16]_i_2__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_7(16 downto 13),
      S(3) => \a_assign_reg_127[16]_i_3__7_n_0\,
      S(2) => \a_assign_reg_127[16]_i_4__7_n_0\,
      S(1) => \a_assign_reg_127[16]_i_5__7_n_0\,
      S(0) => \a_assign_reg_127[16]_i_6__7_n_0\
    );
\a_assign_reg_127_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[16]_i_2_n_0\,
      CO(3) => \a_assign_reg_127_reg[20]_i_2_n_0\,
      CO(2) => \a_assign_reg_127_reg[20]_i_2_n_1\,
      CO(1) => \a_assign_reg_127_reg[20]_i_2_n_2\,
      CO(0) => \a_assign_reg_127_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2(20 downto 17),
      S(3) => \a_assign_reg_127[20]_i_3_n_0\,
      S(2) => \a_assign_reg_127[20]_i_4_n_0\,
      S(1) => \a_assign_reg_127[20]_i_5_n_0\,
      S(0) => \a_assign_reg_127[20]_i_6_n_0\
    );
\a_assign_reg_127_reg[20]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[16]_i_2__0_n_0\,
      CO(3) => \a_assign_reg_127_reg[20]_i_2__0_n_0\,
      CO(2) => \a_assign_reg_127_reg[20]_i_2__0_n_1\,
      CO(1) => \a_assign_reg_127_reg[20]_i_2__0_n_2\,
      CO(0) => \a_assign_reg_127_reg[20]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_0(20 downto 17),
      S(3) => \a_assign_reg_127[20]_i_3__0_n_0\,
      S(2) => \a_assign_reg_127[20]_i_4__0_n_0\,
      S(1) => \a_assign_reg_127[20]_i_5__0_n_0\,
      S(0) => \a_assign_reg_127[20]_i_6__0_n_0\
    );
\a_assign_reg_127_reg[20]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[16]_i_2__1_n_0\,
      CO(3) => \a_assign_reg_127_reg[20]_i_2__1_n_0\,
      CO(2) => \a_assign_reg_127_reg[20]_i_2__1_n_1\,
      CO(1) => \a_assign_reg_127_reg[20]_i_2__1_n_2\,
      CO(0) => \a_assign_reg_127_reg[20]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_1(20 downto 17),
      S(3) => \a_assign_reg_127[20]_i_3__1_n_0\,
      S(2) => \a_assign_reg_127[20]_i_4__1_n_0\,
      S(1) => \a_assign_reg_127[20]_i_5__1_n_0\,
      S(0) => \a_assign_reg_127[20]_i_6__1_n_0\
    );
\a_assign_reg_127_reg[20]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[16]_i_2__2_n_0\,
      CO(3) => \a_assign_reg_127_reg[20]_i_2__2_n_0\,
      CO(2) => \a_assign_reg_127_reg[20]_i_2__2_n_1\,
      CO(1) => \a_assign_reg_127_reg[20]_i_2__2_n_2\,
      CO(0) => \a_assign_reg_127_reg[20]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_2(20 downto 17),
      S(3) => \a_assign_reg_127[20]_i_3__2_n_0\,
      S(2) => \a_assign_reg_127[20]_i_4__2_n_0\,
      S(1) => \a_assign_reg_127[20]_i_5__2_n_0\,
      S(0) => \a_assign_reg_127[20]_i_6__2_n_0\
    );
\a_assign_reg_127_reg[20]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[16]_i_2__3_n_0\,
      CO(3) => \a_assign_reg_127_reg[20]_i_2__3_n_0\,
      CO(2) => \a_assign_reg_127_reg[20]_i_2__3_n_1\,
      CO(1) => \a_assign_reg_127_reg[20]_i_2__3_n_2\,
      CO(0) => \a_assign_reg_127_reg[20]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_3(20 downto 17),
      S(3) => \a_assign_reg_127[20]_i_3__3_n_0\,
      S(2) => \a_assign_reg_127[20]_i_4__3_n_0\,
      S(1) => \a_assign_reg_127[20]_i_5__3_n_0\,
      S(0) => \a_assign_reg_127[20]_i_6__3_n_0\
    );
\a_assign_reg_127_reg[20]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[16]_i_2__4_n_0\,
      CO(3) => \a_assign_reg_127_reg[20]_i_2__4_n_0\,
      CO(2) => \a_assign_reg_127_reg[20]_i_2__4_n_1\,
      CO(1) => \a_assign_reg_127_reg[20]_i_2__4_n_2\,
      CO(0) => \a_assign_reg_127_reg[20]_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_4(20 downto 17),
      S(3) => \a_assign_reg_127[20]_i_3__4_n_0\,
      S(2) => \a_assign_reg_127[20]_i_4__4_n_0\,
      S(1) => \a_assign_reg_127[20]_i_5__4_n_0\,
      S(0) => \a_assign_reg_127[20]_i_6__4_n_0\
    );
\a_assign_reg_127_reg[20]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[16]_i_2__5_n_0\,
      CO(3) => \a_assign_reg_127_reg[20]_i_2__5_n_0\,
      CO(2) => \a_assign_reg_127_reg[20]_i_2__5_n_1\,
      CO(1) => \a_assign_reg_127_reg[20]_i_2__5_n_2\,
      CO(0) => \a_assign_reg_127_reg[20]_i_2__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_5(20 downto 17),
      S(3) => \a_assign_reg_127[20]_i_3__5_n_0\,
      S(2) => \a_assign_reg_127[20]_i_4__5_n_0\,
      S(1) => \a_assign_reg_127[20]_i_5__5_n_0\,
      S(0) => \a_assign_reg_127[20]_i_6__5_n_0\
    );
\a_assign_reg_127_reg[20]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[16]_i_2__6_n_0\,
      CO(3) => \a_assign_reg_127_reg[20]_i_2__6_n_0\,
      CO(2) => \a_assign_reg_127_reg[20]_i_2__6_n_1\,
      CO(1) => \a_assign_reg_127_reg[20]_i_2__6_n_2\,
      CO(0) => \a_assign_reg_127_reg[20]_i_2__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_6(20 downto 17),
      S(3) => \a_assign_reg_127[20]_i_3__6_n_0\,
      S(2) => \a_assign_reg_127[20]_i_4__6_n_0\,
      S(1) => \a_assign_reg_127[20]_i_5__6_n_0\,
      S(0) => \a_assign_reg_127[20]_i_6__6_n_0\
    );
\a_assign_reg_127_reg[20]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[16]_i_2__7_n_0\,
      CO(3) => \a_assign_reg_127_reg[20]_i_2__7_n_0\,
      CO(2) => \a_assign_reg_127_reg[20]_i_2__7_n_1\,
      CO(1) => \a_assign_reg_127_reg[20]_i_2__7_n_2\,
      CO(0) => \a_assign_reg_127_reg[20]_i_2__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_7(20 downto 17),
      S(3) => \a_assign_reg_127[20]_i_3__7_n_0\,
      S(2) => \a_assign_reg_127[20]_i_4__7_n_0\,
      S(1) => \a_assign_reg_127[20]_i_5__7_n_0\,
      S(0) => \a_assign_reg_127[20]_i_6__7_n_0\
    );
\a_assign_reg_127_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[20]_i_2_n_0\,
      CO(3) => \a_assign_reg_127_reg[24]_i_2_n_0\,
      CO(2) => \a_assign_reg_127_reg[24]_i_2_n_1\,
      CO(1) => \a_assign_reg_127_reg[24]_i_2_n_2\,
      CO(0) => \a_assign_reg_127_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2(24 downto 21),
      S(3) => \a_assign_reg_127[24]_i_3_n_0\,
      S(2) => \a_assign_reg_127[24]_i_4_n_0\,
      S(1) => \a_assign_reg_127[24]_i_5_n_0\,
      S(0) => \a_assign_reg_127[24]_i_6_n_0\
    );
\a_assign_reg_127_reg[24]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[20]_i_2__0_n_0\,
      CO(3) => \a_assign_reg_127_reg[24]_i_2__0_n_0\,
      CO(2) => \a_assign_reg_127_reg[24]_i_2__0_n_1\,
      CO(1) => \a_assign_reg_127_reg[24]_i_2__0_n_2\,
      CO(0) => \a_assign_reg_127_reg[24]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_0(24 downto 21),
      S(3) => \a_assign_reg_127[24]_i_3__0_n_0\,
      S(2) => \a_assign_reg_127[24]_i_4__0_n_0\,
      S(1) => \a_assign_reg_127[24]_i_5__0_n_0\,
      S(0) => \a_assign_reg_127[24]_i_6__0_n_0\
    );
\a_assign_reg_127_reg[24]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[20]_i_2__1_n_0\,
      CO(3) => \a_assign_reg_127_reg[24]_i_2__1_n_0\,
      CO(2) => \a_assign_reg_127_reg[24]_i_2__1_n_1\,
      CO(1) => \a_assign_reg_127_reg[24]_i_2__1_n_2\,
      CO(0) => \a_assign_reg_127_reg[24]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_1(24 downto 21),
      S(3) => \a_assign_reg_127[24]_i_3__1_n_0\,
      S(2) => \a_assign_reg_127[24]_i_4__1_n_0\,
      S(1) => \a_assign_reg_127[24]_i_5__1_n_0\,
      S(0) => \a_assign_reg_127[24]_i_6__1_n_0\
    );
\a_assign_reg_127_reg[24]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[20]_i_2__2_n_0\,
      CO(3) => \a_assign_reg_127_reg[24]_i_2__2_n_0\,
      CO(2) => \a_assign_reg_127_reg[24]_i_2__2_n_1\,
      CO(1) => \a_assign_reg_127_reg[24]_i_2__2_n_2\,
      CO(0) => \a_assign_reg_127_reg[24]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_2(24 downto 21),
      S(3) => \a_assign_reg_127[24]_i_3__2_n_0\,
      S(2) => \a_assign_reg_127[24]_i_4__2_n_0\,
      S(1) => \a_assign_reg_127[24]_i_5__2_n_0\,
      S(0) => \a_assign_reg_127[24]_i_6__2_n_0\
    );
\a_assign_reg_127_reg[24]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[20]_i_2__3_n_0\,
      CO(3) => \a_assign_reg_127_reg[24]_i_2__3_n_0\,
      CO(2) => \a_assign_reg_127_reg[24]_i_2__3_n_1\,
      CO(1) => \a_assign_reg_127_reg[24]_i_2__3_n_2\,
      CO(0) => \a_assign_reg_127_reg[24]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_3(24 downto 21),
      S(3) => \a_assign_reg_127[24]_i_3__3_n_0\,
      S(2) => \a_assign_reg_127[24]_i_4__3_n_0\,
      S(1) => \a_assign_reg_127[24]_i_5__3_n_0\,
      S(0) => \a_assign_reg_127[24]_i_6__3_n_0\
    );
\a_assign_reg_127_reg[24]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[20]_i_2__4_n_0\,
      CO(3) => \a_assign_reg_127_reg[24]_i_2__4_n_0\,
      CO(2) => \a_assign_reg_127_reg[24]_i_2__4_n_1\,
      CO(1) => \a_assign_reg_127_reg[24]_i_2__4_n_2\,
      CO(0) => \a_assign_reg_127_reg[24]_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_4(24 downto 21),
      S(3) => \a_assign_reg_127[24]_i_3__4_n_0\,
      S(2) => \a_assign_reg_127[24]_i_4__4_n_0\,
      S(1) => \a_assign_reg_127[24]_i_5__4_n_0\,
      S(0) => \a_assign_reg_127[24]_i_6__4_n_0\
    );
\a_assign_reg_127_reg[24]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[20]_i_2__5_n_0\,
      CO(3) => \a_assign_reg_127_reg[24]_i_2__5_n_0\,
      CO(2) => \a_assign_reg_127_reg[24]_i_2__5_n_1\,
      CO(1) => \a_assign_reg_127_reg[24]_i_2__5_n_2\,
      CO(0) => \a_assign_reg_127_reg[24]_i_2__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_5(24 downto 21),
      S(3) => \a_assign_reg_127[24]_i_3__5_n_0\,
      S(2) => \a_assign_reg_127[24]_i_4__5_n_0\,
      S(1) => \a_assign_reg_127[24]_i_5__5_n_0\,
      S(0) => \a_assign_reg_127[24]_i_6__5_n_0\
    );
\a_assign_reg_127_reg[24]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[20]_i_2__6_n_0\,
      CO(3) => \a_assign_reg_127_reg[24]_i_2__6_n_0\,
      CO(2) => \a_assign_reg_127_reg[24]_i_2__6_n_1\,
      CO(1) => \a_assign_reg_127_reg[24]_i_2__6_n_2\,
      CO(0) => \a_assign_reg_127_reg[24]_i_2__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_6(24 downto 21),
      S(3) => \a_assign_reg_127[24]_i_3__6_n_0\,
      S(2) => \a_assign_reg_127[24]_i_4__6_n_0\,
      S(1) => \a_assign_reg_127[24]_i_5__6_n_0\,
      S(0) => \a_assign_reg_127[24]_i_6__6_n_0\
    );
\a_assign_reg_127_reg[24]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[20]_i_2__7_n_0\,
      CO(3) => \a_assign_reg_127_reg[24]_i_2__7_n_0\,
      CO(2) => \a_assign_reg_127_reg[24]_i_2__7_n_1\,
      CO(1) => \a_assign_reg_127_reg[24]_i_2__7_n_2\,
      CO(0) => \a_assign_reg_127_reg[24]_i_2__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_7(24 downto 21),
      S(3) => \a_assign_reg_127[24]_i_3__7_n_0\,
      S(2) => \a_assign_reg_127[24]_i_4__7_n_0\,
      S(1) => \a_assign_reg_127[24]_i_5__7_n_0\,
      S(0) => \a_assign_reg_127[24]_i_6__7_n_0\
    );
\a_assign_reg_127_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[24]_i_2_n_0\,
      CO(3) => \a_assign_reg_127_reg[28]_i_2_n_0\,
      CO(2) => \a_assign_reg_127_reg[28]_i_2_n_1\,
      CO(1) => \a_assign_reg_127_reg[28]_i_2_n_2\,
      CO(0) => \a_assign_reg_127_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2(28 downto 25),
      S(3) => \a_assign_reg_127[28]_i_3_n_0\,
      S(2) => \a_assign_reg_127[28]_i_4_n_0\,
      S(1) => \a_assign_reg_127[28]_i_5_n_0\,
      S(0) => \a_assign_reg_127[28]_i_6_n_0\
    );
\a_assign_reg_127_reg[28]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[24]_i_2__0_n_0\,
      CO(3) => \a_assign_reg_127_reg[28]_i_2__0_n_0\,
      CO(2) => \a_assign_reg_127_reg[28]_i_2__0_n_1\,
      CO(1) => \a_assign_reg_127_reg[28]_i_2__0_n_2\,
      CO(0) => \a_assign_reg_127_reg[28]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_0(28 downto 25),
      S(3) => \a_assign_reg_127[28]_i_3__0_n_0\,
      S(2) => \a_assign_reg_127[28]_i_4__0_n_0\,
      S(1) => \a_assign_reg_127[28]_i_5__0_n_0\,
      S(0) => \a_assign_reg_127[28]_i_6__0_n_0\
    );
\a_assign_reg_127_reg[28]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[24]_i_2__1_n_0\,
      CO(3) => \a_assign_reg_127_reg[28]_i_2__1_n_0\,
      CO(2) => \a_assign_reg_127_reg[28]_i_2__1_n_1\,
      CO(1) => \a_assign_reg_127_reg[28]_i_2__1_n_2\,
      CO(0) => \a_assign_reg_127_reg[28]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_1(28 downto 25),
      S(3) => \a_assign_reg_127[28]_i_3__1_n_0\,
      S(2) => \a_assign_reg_127[28]_i_4__1_n_0\,
      S(1) => \a_assign_reg_127[28]_i_5__1_n_0\,
      S(0) => \a_assign_reg_127[28]_i_6__1_n_0\
    );
\a_assign_reg_127_reg[28]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[24]_i_2__2_n_0\,
      CO(3) => \a_assign_reg_127_reg[28]_i_2__2_n_0\,
      CO(2) => \a_assign_reg_127_reg[28]_i_2__2_n_1\,
      CO(1) => \a_assign_reg_127_reg[28]_i_2__2_n_2\,
      CO(0) => \a_assign_reg_127_reg[28]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_2(28 downto 25),
      S(3) => \a_assign_reg_127[28]_i_3__2_n_0\,
      S(2) => \a_assign_reg_127[28]_i_4__2_n_0\,
      S(1) => \a_assign_reg_127[28]_i_5__2_n_0\,
      S(0) => \a_assign_reg_127[28]_i_6__2_n_0\
    );
\a_assign_reg_127_reg[28]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[24]_i_2__3_n_0\,
      CO(3) => \a_assign_reg_127_reg[28]_i_2__3_n_0\,
      CO(2) => \a_assign_reg_127_reg[28]_i_2__3_n_1\,
      CO(1) => \a_assign_reg_127_reg[28]_i_2__3_n_2\,
      CO(0) => \a_assign_reg_127_reg[28]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_3(28 downto 25),
      S(3) => \a_assign_reg_127[28]_i_3__3_n_0\,
      S(2) => \a_assign_reg_127[28]_i_4__3_n_0\,
      S(1) => \a_assign_reg_127[28]_i_5__3_n_0\,
      S(0) => \a_assign_reg_127[28]_i_6__3_n_0\
    );
\a_assign_reg_127_reg[28]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[24]_i_2__4_n_0\,
      CO(3) => \a_assign_reg_127_reg[28]_i_2__4_n_0\,
      CO(2) => \a_assign_reg_127_reg[28]_i_2__4_n_1\,
      CO(1) => \a_assign_reg_127_reg[28]_i_2__4_n_2\,
      CO(0) => \a_assign_reg_127_reg[28]_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_4(28 downto 25),
      S(3) => \a_assign_reg_127[28]_i_3__4_n_0\,
      S(2) => \a_assign_reg_127[28]_i_4__4_n_0\,
      S(1) => \a_assign_reg_127[28]_i_5__4_n_0\,
      S(0) => \a_assign_reg_127[28]_i_6__4_n_0\
    );
\a_assign_reg_127_reg[28]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[24]_i_2__5_n_0\,
      CO(3) => \a_assign_reg_127_reg[28]_i_2__5_n_0\,
      CO(2) => \a_assign_reg_127_reg[28]_i_2__5_n_1\,
      CO(1) => \a_assign_reg_127_reg[28]_i_2__5_n_2\,
      CO(0) => \a_assign_reg_127_reg[28]_i_2__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_5(28 downto 25),
      S(3) => \a_assign_reg_127[28]_i_3__5_n_0\,
      S(2) => \a_assign_reg_127[28]_i_4__5_n_0\,
      S(1) => \a_assign_reg_127[28]_i_5__5_n_0\,
      S(0) => \a_assign_reg_127[28]_i_6__5_n_0\
    );
\a_assign_reg_127_reg[28]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[24]_i_2__6_n_0\,
      CO(3) => \a_assign_reg_127_reg[28]_i_2__6_n_0\,
      CO(2) => \a_assign_reg_127_reg[28]_i_2__6_n_1\,
      CO(1) => \a_assign_reg_127_reg[28]_i_2__6_n_2\,
      CO(0) => \a_assign_reg_127_reg[28]_i_2__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_6(28 downto 25),
      S(3) => \a_assign_reg_127[28]_i_3__6_n_0\,
      S(2) => \a_assign_reg_127[28]_i_4__6_n_0\,
      S(1) => \a_assign_reg_127[28]_i_5__6_n_0\,
      S(0) => \a_assign_reg_127[28]_i_6__6_n_0\
    );
\a_assign_reg_127_reg[28]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[24]_i_2__7_n_0\,
      CO(3) => \a_assign_reg_127_reg[28]_i_2__7_n_0\,
      CO(2) => \a_assign_reg_127_reg[28]_i_2__7_n_1\,
      CO(1) => \a_assign_reg_127_reg[28]_i_2__7_n_2\,
      CO(0) => \a_assign_reg_127_reg[28]_i_2__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_7(28 downto 25),
      S(3) => \a_assign_reg_127[28]_i_3__7_n_0\,
      S(2) => \a_assign_reg_127[28]_i_4__7_n_0\,
      S(1) => \a_assign_reg_127[28]_i_5__7_n_0\,
      S(0) => \a_assign_reg_127[28]_i_6__7_n_0\
    );
\a_assign_reg_127_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_a_assign_reg_127_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \a_assign_reg_127_reg[31]_i_2_n_2\,
      CO(0) => \a_assign_reg_127_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_a_assign_reg_127_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_3_fu_38_p2(31 downto 29),
      S(3) => '0',
      S(2) => \a_assign_reg_127[31]_i_3_n_0\,
      S(1) => \a_assign_reg_127[31]_i_4_n_0\,
      S(0) => \a_assign_reg_127[31]_i_5_n_0\
    );
\a_assign_reg_127_reg[31]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[28]_i_2__0_n_0\,
      CO(3 downto 2) => \NLW_a_assign_reg_127_reg[31]_i_2__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \a_assign_reg_127_reg[31]_i_2__0_n_2\,
      CO(0) => \a_assign_reg_127_reg[31]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_a_assign_reg_127_reg[31]_i_2__0_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_3_fu_38_p2_0(31 downto 29),
      S(3) => '0',
      S(2) => \a_assign_reg_127[31]_i_3__0_n_0\,
      S(1) => \a_assign_reg_127[31]_i_4__0_n_0\,
      S(0) => \a_assign_reg_127[31]_i_5__0_n_0\
    );
\a_assign_reg_127_reg[31]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[28]_i_2__1_n_0\,
      CO(3 downto 2) => \NLW_a_assign_reg_127_reg[31]_i_2__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \a_assign_reg_127_reg[31]_i_2__1_n_2\,
      CO(0) => \a_assign_reg_127_reg[31]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_a_assign_reg_127_reg[31]_i_2__1_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_3_fu_38_p2_1(31 downto 29),
      S(3) => '0',
      S(2) => \a_assign_reg_127[31]_i_3__1_n_0\,
      S(1) => \a_assign_reg_127[31]_i_4__1_n_0\,
      S(0) => \a_assign_reg_127[31]_i_5__1_n_0\
    );
\a_assign_reg_127_reg[31]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[28]_i_2__2_n_0\,
      CO(3 downto 2) => \NLW_a_assign_reg_127_reg[31]_i_2__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \a_assign_reg_127_reg[31]_i_2__2_n_2\,
      CO(0) => \a_assign_reg_127_reg[31]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_a_assign_reg_127_reg[31]_i_2__2_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_3_fu_38_p2_2(31 downto 29),
      S(3) => '0',
      S(2) => \a_assign_reg_127[31]_i_3__2_n_0\,
      S(1) => \a_assign_reg_127[31]_i_4__2_n_0\,
      S(0) => \a_assign_reg_127[31]_i_5__2_n_0\
    );
\a_assign_reg_127_reg[31]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[28]_i_2__3_n_0\,
      CO(3 downto 2) => \NLW_a_assign_reg_127_reg[31]_i_2__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \a_assign_reg_127_reg[31]_i_2__3_n_2\,
      CO(0) => \a_assign_reg_127_reg[31]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_a_assign_reg_127_reg[31]_i_2__3_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_3_fu_38_p2_3(31 downto 29),
      S(3) => '0',
      S(2) => \a_assign_reg_127[31]_i_3__3_n_0\,
      S(1) => \a_assign_reg_127[31]_i_4__3_n_0\,
      S(0) => \a_assign_reg_127[31]_i_5__3_n_0\
    );
\a_assign_reg_127_reg[31]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[28]_i_2__4_n_0\,
      CO(3 downto 2) => \NLW_a_assign_reg_127_reg[31]_i_2__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \a_assign_reg_127_reg[31]_i_2__4_n_2\,
      CO(0) => \a_assign_reg_127_reg[31]_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_a_assign_reg_127_reg[31]_i_2__4_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_3_fu_38_p2_4(31 downto 29),
      S(3) => '0',
      S(2) => \a_assign_reg_127[31]_i_3__4_n_0\,
      S(1) => \a_assign_reg_127[31]_i_4__4_n_0\,
      S(0) => \a_assign_reg_127[31]_i_5__4_n_0\
    );
\a_assign_reg_127_reg[31]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[28]_i_2__5_n_0\,
      CO(3 downto 2) => \NLW_a_assign_reg_127_reg[31]_i_2__5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \a_assign_reg_127_reg[31]_i_2__5_n_2\,
      CO(0) => \a_assign_reg_127_reg[31]_i_2__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_a_assign_reg_127_reg[31]_i_2__5_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_3_fu_38_p2_5(31 downto 29),
      S(3) => '0',
      S(2) => \a_assign_reg_127[31]_i_3__5_n_0\,
      S(1) => \a_assign_reg_127[31]_i_4__5_n_0\,
      S(0) => \a_assign_reg_127[31]_i_5__5_n_0\
    );
\a_assign_reg_127_reg[31]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[28]_i_2__6_n_0\,
      CO(3 downto 2) => \NLW_a_assign_reg_127_reg[31]_i_2__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \a_assign_reg_127_reg[31]_i_2__6_n_2\,
      CO(0) => \a_assign_reg_127_reg[31]_i_2__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_a_assign_reg_127_reg[31]_i_2__6_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_3_fu_38_p2_6(31 downto 29),
      S(3) => '0',
      S(2) => \a_assign_reg_127[31]_i_3__6_n_0\,
      S(1) => \a_assign_reg_127[31]_i_4__6_n_0\,
      S(0) => \a_assign_reg_127[31]_i_5__6_n_0\
    );
\a_assign_reg_127_reg[31]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[28]_i_2__7_n_0\,
      CO(3 downto 2) => \NLW_a_assign_reg_127_reg[31]_i_2__7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \a_assign_reg_127_reg[31]_i_2__7_n_2\,
      CO(0) => \a_assign_reg_127_reg[31]_i_2__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_a_assign_reg_127_reg[31]_i_2__7_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_3_fu_38_p2_7(31 downto 29),
      S(3) => '0',
      S(2) => \a_assign_reg_127[31]_i_3__7_n_0\,
      S(1) => \a_assign_reg_127[31]_i_4__7_n_0\,
      S(0) => \a_assign_reg_127[31]_i_5__7_n_0\
    );
\a_assign_reg_127_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \a_assign_reg_127_reg[4]_i_2_n_0\,
      CO(2) => \a_assign_reg_127_reg[4]_i_2_n_1\,
      CO(1) => \a_assign_reg_127_reg[4]_i_2_n_2\,
      CO(0) => \a_assign_reg_127_reg[4]_i_2_n_3\,
      CYINIT => \a_assign_reg_127[4]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2(4 downto 1),
      S(3) => \a_assign_reg_127[4]_i_4_n_0\,
      S(2) => \a_assign_reg_127[4]_i_5_n_0\,
      S(1) => \a_assign_reg_127[4]_i_6_n_0\,
      S(0) => \a_assign_reg_127[4]_i_7_n_0\
    );
\a_assign_reg_127_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \a_assign_reg_127_reg[4]_i_2__0_n_0\,
      CO(2) => \a_assign_reg_127_reg[4]_i_2__0_n_1\,
      CO(1) => \a_assign_reg_127_reg[4]_i_2__0_n_2\,
      CO(0) => \a_assign_reg_127_reg[4]_i_2__0_n_3\,
      CYINIT => \a_assign_reg_127[4]_i_3__0_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_0(4 downto 1),
      S(3) => \a_assign_reg_127[4]_i_4__0_n_0\,
      S(2) => \a_assign_reg_127[4]_i_5__0_n_0\,
      S(1) => \a_assign_reg_127[4]_i_6__0_n_0\,
      S(0) => \a_assign_reg_127[4]_i_7__0_n_0\
    );
\a_assign_reg_127_reg[4]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \a_assign_reg_127_reg[4]_i_2__1_n_0\,
      CO(2) => \a_assign_reg_127_reg[4]_i_2__1_n_1\,
      CO(1) => \a_assign_reg_127_reg[4]_i_2__1_n_2\,
      CO(0) => \a_assign_reg_127_reg[4]_i_2__1_n_3\,
      CYINIT => \a_assign_reg_127[4]_i_3__1_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_1(4 downto 1),
      S(3) => \a_assign_reg_127[4]_i_4__1_n_0\,
      S(2) => \a_assign_reg_127[4]_i_5__1_n_0\,
      S(1) => \a_assign_reg_127[4]_i_6__1_n_0\,
      S(0) => \a_assign_reg_127[4]_i_7__1_n_0\
    );
\a_assign_reg_127_reg[4]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \a_assign_reg_127_reg[4]_i_2__2_n_0\,
      CO(2) => \a_assign_reg_127_reg[4]_i_2__2_n_1\,
      CO(1) => \a_assign_reg_127_reg[4]_i_2__2_n_2\,
      CO(0) => \a_assign_reg_127_reg[4]_i_2__2_n_3\,
      CYINIT => \a_assign_reg_127[4]_i_3__2_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_2(4 downto 1),
      S(3) => \a_assign_reg_127[4]_i_4__2_n_0\,
      S(2) => \a_assign_reg_127[4]_i_5__2_n_0\,
      S(1) => \a_assign_reg_127[4]_i_6__2_n_0\,
      S(0) => \a_assign_reg_127[4]_i_7__2_n_0\
    );
\a_assign_reg_127_reg[4]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \a_assign_reg_127_reg[4]_i_2__3_n_0\,
      CO(2) => \a_assign_reg_127_reg[4]_i_2__3_n_1\,
      CO(1) => \a_assign_reg_127_reg[4]_i_2__3_n_2\,
      CO(0) => \a_assign_reg_127_reg[4]_i_2__3_n_3\,
      CYINIT => \a_assign_reg_127[4]_i_3__3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_3(4 downto 1),
      S(3) => \a_assign_reg_127[4]_i_4__3_n_0\,
      S(2) => \a_assign_reg_127[4]_i_5__3_n_0\,
      S(1) => \a_assign_reg_127[4]_i_6__3_n_0\,
      S(0) => \a_assign_reg_127[4]_i_7__3_n_0\
    );
\a_assign_reg_127_reg[4]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \a_assign_reg_127_reg[4]_i_2__4_n_0\,
      CO(2) => \a_assign_reg_127_reg[4]_i_2__4_n_1\,
      CO(1) => \a_assign_reg_127_reg[4]_i_2__4_n_2\,
      CO(0) => \a_assign_reg_127_reg[4]_i_2__4_n_3\,
      CYINIT => \a_assign_reg_127[4]_i_3__4_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_4(4 downto 1),
      S(3) => \a_assign_reg_127[4]_i_4__4_n_0\,
      S(2) => \a_assign_reg_127[4]_i_5__4_n_0\,
      S(1) => \a_assign_reg_127[4]_i_6__4_n_0\,
      S(0) => \a_assign_reg_127[4]_i_7__4_n_0\
    );
\a_assign_reg_127_reg[4]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \a_assign_reg_127_reg[4]_i_2__5_n_0\,
      CO(2) => \a_assign_reg_127_reg[4]_i_2__5_n_1\,
      CO(1) => \a_assign_reg_127_reg[4]_i_2__5_n_2\,
      CO(0) => \a_assign_reg_127_reg[4]_i_2__5_n_3\,
      CYINIT => \a_assign_reg_127[4]_i_3__5_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_5(4 downto 1),
      S(3) => \a_assign_reg_127[4]_i_4__5_n_0\,
      S(2) => \a_assign_reg_127[4]_i_5__5_n_0\,
      S(1) => \a_assign_reg_127[4]_i_6__5_n_0\,
      S(0) => \a_assign_reg_127[4]_i_7__5_n_0\
    );
\a_assign_reg_127_reg[4]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \a_assign_reg_127_reg[4]_i_2__6_n_0\,
      CO(2) => \a_assign_reg_127_reg[4]_i_2__6_n_1\,
      CO(1) => \a_assign_reg_127_reg[4]_i_2__6_n_2\,
      CO(0) => \a_assign_reg_127_reg[4]_i_2__6_n_3\,
      CYINIT => \a_assign_reg_127[4]_i_3__6_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_6(4 downto 1),
      S(3) => \a_assign_reg_127[4]_i_4__6_n_0\,
      S(2) => \a_assign_reg_127[4]_i_5__6_n_0\,
      S(1) => \a_assign_reg_127[4]_i_6__6_n_0\,
      S(0) => \a_assign_reg_127[4]_i_7__6_n_0\
    );
\a_assign_reg_127_reg[4]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \a_assign_reg_127_reg[4]_i_2__7_n_0\,
      CO(2) => \a_assign_reg_127_reg[4]_i_2__7_n_1\,
      CO(1) => \a_assign_reg_127_reg[4]_i_2__7_n_2\,
      CO(0) => \a_assign_reg_127_reg[4]_i_2__7_n_3\,
      CYINIT => \a_assign_reg_127[4]_i_3__7_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_7(4 downto 1),
      S(3) => \a_assign_reg_127[4]_i_4__7_n_0\,
      S(2) => \a_assign_reg_127[4]_i_5__7_n_0\,
      S(1) => \a_assign_reg_127[4]_i_6__7_n_0\,
      S(0) => \a_assign_reg_127[4]_i_7__7_n_0\
    );
\a_assign_reg_127_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[4]_i_2_n_0\,
      CO(3) => \a_assign_reg_127_reg[8]_i_2_n_0\,
      CO(2) => \a_assign_reg_127_reg[8]_i_2_n_1\,
      CO(1) => \a_assign_reg_127_reg[8]_i_2_n_2\,
      CO(0) => \a_assign_reg_127_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2(8 downto 5),
      S(3) => \a_assign_reg_127[8]_i_3_n_0\,
      S(2) => \a_assign_reg_127[8]_i_4_n_0\,
      S(1) => \a_assign_reg_127[8]_i_5_n_0\,
      S(0) => \a_assign_reg_127[8]_i_6_n_0\
    );
\a_assign_reg_127_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[4]_i_2__0_n_0\,
      CO(3) => \a_assign_reg_127_reg[8]_i_2__0_n_0\,
      CO(2) => \a_assign_reg_127_reg[8]_i_2__0_n_1\,
      CO(1) => \a_assign_reg_127_reg[8]_i_2__0_n_2\,
      CO(0) => \a_assign_reg_127_reg[8]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_0(8 downto 5),
      S(3) => \a_assign_reg_127[8]_i_3__0_n_0\,
      S(2) => \a_assign_reg_127[8]_i_4__0_n_0\,
      S(1) => \a_assign_reg_127[8]_i_5__0_n_0\,
      S(0) => \a_assign_reg_127[8]_i_6__0_n_0\
    );
\a_assign_reg_127_reg[8]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[4]_i_2__1_n_0\,
      CO(3) => \a_assign_reg_127_reg[8]_i_2__1_n_0\,
      CO(2) => \a_assign_reg_127_reg[8]_i_2__1_n_1\,
      CO(1) => \a_assign_reg_127_reg[8]_i_2__1_n_2\,
      CO(0) => \a_assign_reg_127_reg[8]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_1(8 downto 5),
      S(3) => \a_assign_reg_127[8]_i_3__1_n_0\,
      S(2) => \a_assign_reg_127[8]_i_4__1_n_0\,
      S(1) => \a_assign_reg_127[8]_i_5__1_n_0\,
      S(0) => \a_assign_reg_127[8]_i_6__1_n_0\
    );
\a_assign_reg_127_reg[8]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[4]_i_2__2_n_0\,
      CO(3) => \a_assign_reg_127_reg[8]_i_2__2_n_0\,
      CO(2) => \a_assign_reg_127_reg[8]_i_2__2_n_1\,
      CO(1) => \a_assign_reg_127_reg[8]_i_2__2_n_2\,
      CO(0) => \a_assign_reg_127_reg[8]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_2(8 downto 5),
      S(3) => \a_assign_reg_127[8]_i_3__2_n_0\,
      S(2) => \a_assign_reg_127[8]_i_4__2_n_0\,
      S(1) => \a_assign_reg_127[8]_i_5__2_n_0\,
      S(0) => \a_assign_reg_127[8]_i_6__2_n_0\
    );
\a_assign_reg_127_reg[8]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[4]_i_2__3_n_0\,
      CO(3) => \a_assign_reg_127_reg[8]_i_2__3_n_0\,
      CO(2) => \a_assign_reg_127_reg[8]_i_2__3_n_1\,
      CO(1) => \a_assign_reg_127_reg[8]_i_2__3_n_2\,
      CO(0) => \a_assign_reg_127_reg[8]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_3(8 downto 5),
      S(3) => \a_assign_reg_127[8]_i_3__3_n_0\,
      S(2) => \a_assign_reg_127[8]_i_4__3_n_0\,
      S(1) => \a_assign_reg_127[8]_i_5__3_n_0\,
      S(0) => \a_assign_reg_127[8]_i_6__3_n_0\
    );
\a_assign_reg_127_reg[8]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[4]_i_2__4_n_0\,
      CO(3) => \a_assign_reg_127_reg[8]_i_2__4_n_0\,
      CO(2) => \a_assign_reg_127_reg[8]_i_2__4_n_1\,
      CO(1) => \a_assign_reg_127_reg[8]_i_2__4_n_2\,
      CO(0) => \a_assign_reg_127_reg[8]_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_4(8 downto 5),
      S(3) => \a_assign_reg_127[8]_i_3__4_n_0\,
      S(2) => \a_assign_reg_127[8]_i_4__4_n_0\,
      S(1) => \a_assign_reg_127[8]_i_5__4_n_0\,
      S(0) => \a_assign_reg_127[8]_i_6__4_n_0\
    );
\a_assign_reg_127_reg[8]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[4]_i_2__5_n_0\,
      CO(3) => \a_assign_reg_127_reg[8]_i_2__5_n_0\,
      CO(2) => \a_assign_reg_127_reg[8]_i_2__5_n_1\,
      CO(1) => \a_assign_reg_127_reg[8]_i_2__5_n_2\,
      CO(0) => \a_assign_reg_127_reg[8]_i_2__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_5(8 downto 5),
      S(3) => \a_assign_reg_127[8]_i_3__5_n_0\,
      S(2) => \a_assign_reg_127[8]_i_4__5_n_0\,
      S(1) => \a_assign_reg_127[8]_i_5__5_n_0\,
      S(0) => \a_assign_reg_127[8]_i_6__5_n_0\
    );
\a_assign_reg_127_reg[8]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[4]_i_2__6_n_0\,
      CO(3) => \a_assign_reg_127_reg[8]_i_2__6_n_0\,
      CO(2) => \a_assign_reg_127_reg[8]_i_2__6_n_1\,
      CO(1) => \a_assign_reg_127_reg[8]_i_2__6_n_2\,
      CO(0) => \a_assign_reg_127_reg[8]_i_2__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_6(8 downto 5),
      S(3) => \a_assign_reg_127[8]_i_3__6_n_0\,
      S(2) => \a_assign_reg_127[8]_i_4__6_n_0\,
      S(1) => \a_assign_reg_127[8]_i_5__6_n_0\,
      S(0) => \a_assign_reg_127[8]_i_6__6_n_0\
    );
\a_assign_reg_127_reg[8]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[4]_i_2__7_n_0\,
      CO(3) => \a_assign_reg_127_reg[8]_i_2__7_n_0\,
      CO(2) => \a_assign_reg_127_reg[8]_i_2__7_n_1\,
      CO(1) => \a_assign_reg_127_reg[8]_i_2__7_n_2\,
      CO(0) => \a_assign_reg_127_reg[8]_i_2__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_3_fu_38_p2_7(8 downto 5),
      S(3) => \a_assign_reg_127[8]_i_3__7_n_0\,
      S(2) => \a_assign_reg_127[8]_i_4__7_n_0\,
      S(1) => \a_assign_reg_127[8]_i_5__7_n_0\,
      S(0) => \a_assign_reg_127[8]_i_6__7_n_0\
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \x_reg_328_reg_n_0_[0]\,
      I1 => \x_reg_328_reg_n_0_[2]\,
      I2 => \x_reg_328_reg_n_0_[1]\,
      O => \ap_CS_fsm[1]_i_2_n_0\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \exitcond1_reg_1538_reg_n_0_[0]\,
      O => \ap_CS_fsm[1]_i_3_n_0\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \x_reg_328_reg_n_0_[0]\,
      I2 => \x_reg_328_reg_n_0_[2]\,
      I3 => \x_reg_328_reg_n_0_[1]\,
      I4 => p_63_in,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => \ap_CS_fsm[3]_i_2_n_0\,
      I3 => \ap_CS_fsm[3]_i_3_n_0\,
      I4 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => x1_reg_387(1),
      I1 => x1_reg_387(0),
      I2 => x1_reg_387(2),
      O => \ap_CS_fsm[3]_i_2_n_0\
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \exitcond4_reg_1563_reg_n_0_[0]\,
      O => \ap_CS_fsm[3]_i_3_n_0\
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \ap_CS_fsm[4]_i_2_n_0\,
      I2 => x1_reg_387(1),
      I3 => x1_reg_387(0),
      I4 => x1_reg_387(2),
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \exitcond4_reg_1563_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp1_stage0,
      O => \ap_CS_fsm[4]_i_2_n_0\
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => indvar_flatten_reg_398(2),
      I2 => indvar_flatten_reg_398(1),
      I3 => indvar_flatten_reg_398(0),
      I4 => ap_CS_fsm_state8,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => indvar_flatten_reg_398(0),
      I2 => indvar_flatten_reg_398(1),
      I3 => indvar_flatten_reg_398(2),
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => \ap_CS_fsm[8]_i_3_n_0\,
      I2 => ap_CS_fsm_pp3_stage0,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \ap_CS_fsm[8]_i_2_n_0\,
      I1 => ap_CS_fsm_state22,
      I2 => \ap_CS_fsm[8]_i_3_n_0\,
      I3 => ap_CS_fsm_pp3_stage0,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => outStream_V_keep_V_1_ack_in,
      I1 => outStream_V_user_V_1_ack_in,
      I2 => outStream_V_strb_V_1_ack_in,
      I3 => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_6,
      O => \ap_CS_fsm[8]_i_2_n_0\
    );
\ap_CS_fsm[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002333300020002"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2_reg_rep_n_0,
      I1 => grp_fixed_point_mul_fu_653_n_25,
      I2 => ap_enable_reg_pp3_iter1_reg_n_0,
      I3 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I4 => ap_enable_reg_pp3_iter10,
      I5 => ap_enable_reg_pp3_iter11_reg_n_0,
      O => \ap_CS_fsm[8]_i_3_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp1_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_pp3_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state22,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_9,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_10,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0E000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_CS_fsm_state4,
      I2 => ap_rst_n,
      I3 => \ap_CS_fsm[3]_i_2_n_0\,
      I4 => \ap_CS_fsm[4]_i_2_n_0\,
      O => ap_enable_reg_pp1_iter0_i_1_n_0
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter0_i_1_n_0,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFDFD0000FDFD"
    )
        port map (
      I0 => x1_reg_387(2),
      I1 => x1_reg_387(0),
      I2 => x1_reg_387(1),
      I3 => ap_CS_fsm_state4,
      I4 => \ap_CS_fsm[4]_i_2_n_0\,
      I5 => ap_enable_reg_pp1_iter1,
      O => ap_enable_reg_pp1_iter1_i_1_n_0
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter1_i_1_n_0,
      Q => ap_enable_reg_pp1_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E000E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => ap_CS_fsm_state9,
      I2 => ap_rst_n,
      I3 => \exitcond_flatten8_reg_1708[0]_i_1_n_0\,
      I4 => ap_CS_fsm_pp3_stage0,
      I5 => grp_fixed_point_mul_fu_653_n_25,
      O => ap_enable_reg_pp3_iter0_i_1_n_0
    );
ap_enable_reg_pp3_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp3_iter0_i_1_n_0,
      Q => ap_enable_reg_pp3_iter0,
      R => '0'
    );
ap_enable_reg_pp3_iter10_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => ap_enable_reg_pp3_iter9_reg_gate_n_0,
      Q => ap_enable_reg_pp3_iter10,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter11_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C0A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter10,
      I1 => ap_enable_reg_pp3_iter11_reg_n_0,
      I2 => ap_rst_n,
      I3 => ap_CS_fsm_state9,
      I4 => grp_fixed_point_mul_fu_653_n_25,
      O => ap_enable_reg_pp3_iter11_i_1_n_0
    );
ap_enable_reg_pp3_iter11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp3_iter11_i_1_n_0,
      Q => ap_enable_reg_pp3_iter11_reg_n_0,
      R => '0'
    );
ap_enable_reg_pp3_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C000C0A0A000C0"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => ap_enable_reg_pp3_iter1_reg_n_0,
      I2 => ap_rst_n,
      I3 => ap_CS_fsm_state9,
      I4 => ap_CS_fsm_pp3_stage0,
      I5 => grp_fixed_point_mul_fu_653_n_25,
      O => ap_enable_reg_pp3_iter1_i_1_n_0
    );
ap_enable_reg_pp3_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp3_iter1_i_1_n_0,
      Q => ap_enable_reg_pp3_iter1_reg_n_0,
      R => '0'
    );
ap_enable_reg_pp3_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => ap_enable_reg_pp3_iter1_reg_n_0,
      Q => ap_enable_reg_pp3_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter2_reg_rep: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => ap_enable_reg_pp3_iter1_reg_n_0,
      Q => ap_enable_reg_pp3_iter2_reg_rep_n_0,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp3_iter2_reg_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => ap_enable_reg_pp3_iter1_reg_n_0,
      Q => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp3_iter2_reg_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => ap_enable_reg_pp3_iter1_reg_n_0,
      Q => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E200E2000000"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2_reg_rep_n_0,
      I1 => grp_fixed_point_mul_fu_653_n_25,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => ap_rst_n,
      I4 => ap_enable_reg_pp3_iter1_reg_n_0,
      I5 => grp_fixed_point_mul_fu_653_n_26,
      O => ap_enable_reg_pp3_iter3_i_1_n_0
    );
ap_enable_reg_pp3_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp3_iter3_i_1_n_0,
      Q => ap_enable_reg_pp3_iter3,
      R => '0'
    );
ap_enable_reg_pp3_iter3_reg_rep: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp3_iter3_rep_i_1_n_0,
      Q => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      R => '0'
    );
ap_enable_reg_pp3_iter3_rep_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E200E2000000"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2_reg_rep_n_0,
      I1 => grp_fixed_point_mul_fu_653_n_25,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => ap_rst_n,
      I4 => ap_enable_reg_pp3_iter1_reg_n_0,
      I5 => grp_fixed_point_mul_fu_653_n_26,
      O => ap_enable_reg_pp3_iter3_rep_i_1_n_0
    );
ap_enable_reg_pp3_iter4_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => '1',
      Q => ap_enable_reg_pp3_iter4_reg_r_n_0,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter5_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => ap_enable_reg_pp3_iter4_reg_r_n_0,
      Q => ap_enable_reg_pp3_iter5_reg_r_n_0,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter6_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => ap_enable_reg_pp3_iter5_reg_r_n_0,
      Q => ap_enable_reg_pp3_iter6_reg_r_n_0,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter7_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => ap_enable_reg_pp3_iter6_reg_r_n_0,
      Q => ap_enable_reg_pp3_iter7_reg_r_n_0,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter8_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => ap_enable_reg_pp3_iter7_reg_r_n_0,
      Q => ap_enable_reg_pp3_iter8_reg_r_n_0,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp3_iter8_reg_srl5___ap_enable_reg_pp3_iter8_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_condition_988,
      CLK => ap_clk,
      D => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      Q => \ap_enable_reg_pp3_iter8_reg_srl5___ap_enable_reg_pp3_iter8_reg_r_n_0\
    );
ap_enable_reg_pp3_iter9_reg_ap_enable_reg_pp3_iter9_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => \ap_enable_reg_pp3_iter8_reg_srl5___ap_enable_reg_pp3_iter8_reg_r_n_0\,
      Q => ap_enable_reg_pp3_iter9_reg_ap_enable_reg_pp3_iter9_reg_r_n_0,
      R => '0'
    );
ap_enable_reg_pp3_iter9_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter9_reg_ap_enable_reg_pp3_iter9_reg_r_n_0,
      I1 => ap_enable_reg_pp3_iter9_reg_r_n_0,
      O => ap_enable_reg_pp3_iter9_reg_gate_n_0
    );
ap_enable_reg_pp3_iter9_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => ap_enable_reg_pp3_iter8_reg_r_n_0,
      Q => ap_enable_reg_pp3_iter9_reg_r_n_0,
      R => ap_rst_n_inv
    );
\ap_pipeline_reg_pp3_iter10_p_i_reg_1732_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => \ap_pipeline_reg_pp3_iter9_p_i_reg_1732_reg_n_0_[0]\,
      Q => \ap_pipeline_reg_pp3_iter10_p_i_reg_1732_reg_n_0_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      Q => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      Q => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      R => '0'
    );
\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      Q => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      R => '0'
    );
\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      Q => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      Q => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      Q => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      Q => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(0),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(0),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(10),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(10),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(11),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(11),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(12),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(12),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(13),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(13),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(14),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(14),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(15),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(15),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(16),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(16),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(17),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(17),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(18),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(18),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(19),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(19),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(1),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(1),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(20),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(20),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(21),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(21),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(22),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(22),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(23),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(23),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(24),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(24),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(25),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(25),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(26),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(26),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(27),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(27),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(28),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(28),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(29),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(29),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(2),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(2),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(30),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(30),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(31),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(31),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(3),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(3),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(4),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(4),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(5),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(5),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(6),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(6),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(7),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(7),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(8),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(8),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1721(9),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(9),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter7_p_i_reg_1732_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_condition_988,
      CLK => ap_clk,
      D => p_i_reg_1732,
      Q => \ap_pipeline_reg_pp3_iter7_p_i_reg_1732_reg[0]_srl6_n_0\
    );
\ap_pipeline_reg_pp3_iter8_p_i_reg_1732_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => \ap_pipeline_reg_pp3_iter7_p_i_reg_1732_reg[0]_srl6_n_0\,
      Q => ap_pipeline_reg_pp3_iter8_p_i_reg_1732,
      R => '0'
    );
\ap_pipeline_reg_pp3_iter9_p_i_reg_1732[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      O => ap_condition_988
    );
\ap_pipeline_reg_pp3_iter9_p_i_reg_1732_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => ap_pipeline_reg_pp3_iter8_p_i_reg_1732,
      Q => \ap_pipeline_reg_pp3_iter9_p_i_reg_1732_reg_n_0_[0]\,
      R => '0'
    );
cnn_conv_d4x4_k3x3_CTRL_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3_CTRL_s_axi
     port map (
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      Q(2) => ap_CS_fsm_state22,
      Q(1) => ap_CS_fsm_pp0_stage0,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \ap_CS_fsm_reg[0]\ => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_6,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_9,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_10,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \b_assign_reg_132_reg[31]\(30) => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_12,
      \b_assign_reg_132_reg[31]\(29 downto 0) => b_assign_fu_66_p3_15(30 downto 1),
      \b_assign_reg_132_reg[31]_0\(31) => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_43,
      \b_assign_reg_132_reg[31]_0\(30 downto 1) => b_assign_fu_66_p3_14(30 downto 1),
      \b_assign_reg_132_reg[31]_0\(0) => kernel_1(0),
      \b_assign_reg_132_reg[31]_1\(31) => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_76,
      \b_assign_reg_132_reg[31]_1\(30 downto 1) => b_assign_fu_66_p3_13(30 downto 1),
      \b_assign_reg_132_reg[31]_1\(0) => kernel_2(0),
      \b_assign_reg_132_reg[31]_2\(31) => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_109,
      \b_assign_reg_132_reg[31]_2\(30 downto 1) => b_assign_fu_66_p3_12(30 downto 1),
      \b_assign_reg_132_reg[31]_2\(0) => kernel_3(0),
      \b_assign_reg_132_reg[31]_3\(31) => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_142,
      \b_assign_reg_132_reg[31]_3\(30 downto 1) => b_assign_fu_66_p3_11(30 downto 1),
      \b_assign_reg_132_reg[31]_3\(0) => kernel_4(0),
      \b_assign_reg_132_reg[31]_4\(31) => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_175,
      \b_assign_reg_132_reg[31]_4\(30 downto 1) => b_assign_fu_66_p3_10(30 downto 1),
      \b_assign_reg_132_reg[31]_4\(0) => kernel_5(0),
      \b_assign_reg_132_reg[31]_5\(31) => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_208,
      \b_assign_reg_132_reg[31]_5\(30 downto 1) => b_assign_fu_66_p3_9(30 downto 1),
      \b_assign_reg_132_reg[31]_5\(0) => kernel_6(0),
      \b_assign_reg_132_reg[31]_6\(31) => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_241,
      \b_assign_reg_132_reg[31]_6\(30 downto 1) => b_assign_fu_66_p3_8(30 downto 1),
      \b_assign_reg_132_reg[31]_6\(0) => kernel_7(0),
      \b_assign_reg_132_reg[31]_7\(31) => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_274,
      \b_assign_reg_132_reg[31]_7\(30 downto 1) => b_assign_fu_66_p3(30 downto 1),
      \b_assign_reg_132_reg[31]_7\(0) => kernel_8(0),
      ctrl_read_reg_1533 => ctrl_read_reg_1533,
      \ctrl_read_reg_1533_reg[0]\ => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_11,
      \inStream_V_data_V_0_state_reg[0]\ => \ap_CS_fsm[1]_i_3_n_0\,
      \int_kernel_0_reg[31]_0\(1) => kernel_0(31),
      \int_kernel_0_reg[31]_0\(0) => kernel_0(0),
      \int_kernel_1_reg[31]_0\(0) => kernel_1(31),
      \int_kernel_2_reg[31]_0\(0) => kernel_2(31),
      \int_kernel_3_reg[31]_0\(0) => kernel_3(31),
      \int_kernel_4_reg[31]_0\(0) => kernel_4(31),
      \int_kernel_5_reg[31]_0\(0) => kernel_5(31),
      \int_kernel_6_reg[31]_0\(0) => kernel_6(31),
      \int_kernel_7_reg[31]_0\(0) => kernel_7(31),
      \int_kernel_8_reg[31]_0\(0) => kernel_8(31),
      interrupt => interrupt,
      \outStream_V_data_V_1_state_reg[1]\(0) => outStream_V_data_V_1_ack_in,
      \outStream_V_dest_V_1_state_reg[1]\(0) => outStream_V_dest_V_1_ack_in,
      \outStream_V_id_V_1_state_reg[1]\(0) => outStream_V_id_V_1_ack_in,
      \outStream_V_keep_V_1_state_reg[1]\(0) => outStream_V_keep_V_1_ack_in,
      \outStream_V_last_V_1_state_reg[1]\(0) => outStream_V_last_V_1_ack_in,
      \outStream_V_strb_V_1_state_reg[1]\(0) => outStream_V_strb_V_1_ack_in,
      \outStream_V_user_V_1_state_reg[1]\(0) => outStream_V_user_V_1_ack_in,
      p_63_in => p_63_in,
      s_axi_CTRL_ARADDR(6 downto 0) => s_axi_CTRL_ARADDR(6 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(6 downto 0) => s_axi_CTRL_AWADDR(6 downto 0),
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 0) => s_axi_CTRL_RDATA(31 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      \x_reg_328_reg[0]\ => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_2,
      \x_reg_328_reg[0]_0\ => \x_reg_328_reg_n_0_[0]\,
      \x_reg_328_reg[0]_1\ => \ap_CS_fsm[1]_i_2_n_0\,
      \x_reg_328_reg[1]\ => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_1,
      \x_reg_328_reg[1]_0\ => \x_reg_328_reg_n_0_[1]\,
      \x_reg_328_reg[2]\ => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_0,
      \x_reg_328_reg[2]_0\ => \x_reg_328_reg_n_0_[2]\
    );
cnn_conv_d4x4_k3xcud_U3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xcud
     port map (
      D(31 downto 0) => windowRightCol_0_fu_1190_p6(31 downto 0),
      Q(31 downto 0) => lineBuffer_0_3_3_reg_540(31 downto 0),
      \lineBuffer_0_2_s_reg_550_reg[31]\(31 downto 0) => lineBuffer_0_2_s_reg_550(31 downto 0),
      \lineBuffer_0_3_5_fu_176_reg[31]\(31) => \lineBuffer_0_3_5_fu_176_reg_n_0_[31]\,
      \lineBuffer_0_3_5_fu_176_reg[31]\(30) => \lineBuffer_0_3_5_fu_176_reg_n_0_[30]\,
      \lineBuffer_0_3_5_fu_176_reg[31]\(29) => \lineBuffer_0_3_5_fu_176_reg_n_0_[29]\,
      \lineBuffer_0_3_5_fu_176_reg[31]\(28) => \lineBuffer_0_3_5_fu_176_reg_n_0_[28]\,
      \lineBuffer_0_3_5_fu_176_reg[31]\(27) => \lineBuffer_0_3_5_fu_176_reg_n_0_[27]\,
      \lineBuffer_0_3_5_fu_176_reg[31]\(26) => \lineBuffer_0_3_5_fu_176_reg_n_0_[26]\,
      \lineBuffer_0_3_5_fu_176_reg[31]\(25) => \lineBuffer_0_3_5_fu_176_reg_n_0_[25]\,
      \lineBuffer_0_3_5_fu_176_reg[31]\(24) => \lineBuffer_0_3_5_fu_176_reg_n_0_[24]\,
      \lineBuffer_0_3_5_fu_176_reg[31]\(23) => \lineBuffer_0_3_5_fu_176_reg_n_0_[23]\,
      \lineBuffer_0_3_5_fu_176_reg[31]\(22) => \lineBuffer_0_3_5_fu_176_reg_n_0_[22]\,
      \lineBuffer_0_3_5_fu_176_reg[31]\(21) => \lineBuffer_0_3_5_fu_176_reg_n_0_[21]\,
      \lineBuffer_0_3_5_fu_176_reg[31]\(20) => \lineBuffer_0_3_5_fu_176_reg_n_0_[20]\,
      \lineBuffer_0_3_5_fu_176_reg[31]\(19) => \lineBuffer_0_3_5_fu_176_reg_n_0_[19]\,
      \lineBuffer_0_3_5_fu_176_reg[31]\(18) => \lineBuffer_0_3_5_fu_176_reg_n_0_[18]\,
      \lineBuffer_0_3_5_fu_176_reg[31]\(17) => \lineBuffer_0_3_5_fu_176_reg_n_0_[17]\,
      \lineBuffer_0_3_5_fu_176_reg[31]\(16) => \lineBuffer_0_3_5_fu_176_reg_n_0_[16]\,
      \lineBuffer_0_3_5_fu_176_reg[31]\(15) => \lineBuffer_0_3_5_fu_176_reg_n_0_[15]\,
      \lineBuffer_0_3_5_fu_176_reg[31]\(14) => \lineBuffer_0_3_5_fu_176_reg_n_0_[14]\,
      \lineBuffer_0_3_5_fu_176_reg[31]\(13) => \lineBuffer_0_3_5_fu_176_reg_n_0_[13]\,
      \lineBuffer_0_3_5_fu_176_reg[31]\(12) => \lineBuffer_0_3_5_fu_176_reg_n_0_[12]\,
      \lineBuffer_0_3_5_fu_176_reg[31]\(11) => \lineBuffer_0_3_5_fu_176_reg_n_0_[11]\,
      \lineBuffer_0_3_5_fu_176_reg[31]\(10) => \lineBuffer_0_3_5_fu_176_reg_n_0_[10]\,
      \lineBuffer_0_3_5_fu_176_reg[31]\(9) => \lineBuffer_0_3_5_fu_176_reg_n_0_[9]\,
      \lineBuffer_0_3_5_fu_176_reg[31]\(8) => \lineBuffer_0_3_5_fu_176_reg_n_0_[8]\,
      \lineBuffer_0_3_5_fu_176_reg[31]\(7) => \lineBuffer_0_3_5_fu_176_reg_n_0_[7]\,
      \lineBuffer_0_3_5_fu_176_reg[31]\(6) => \lineBuffer_0_3_5_fu_176_reg_n_0_[6]\,
      \lineBuffer_0_3_5_fu_176_reg[31]\(5) => \lineBuffer_0_3_5_fu_176_reg_n_0_[5]\,
      \lineBuffer_0_3_5_fu_176_reg[31]\(4) => \lineBuffer_0_3_5_fu_176_reg_n_0_[4]\,
      \lineBuffer_0_3_5_fu_176_reg[31]\(3) => \lineBuffer_0_3_5_fu_176_reg_n_0_[3]\,
      \lineBuffer_0_3_5_fu_176_reg[31]\(2) => \lineBuffer_0_3_5_fu_176_reg_n_0_[2]\,
      \lineBuffer_0_3_5_fu_176_reg[31]\(1) => \lineBuffer_0_3_5_fu_176_reg_n_0_[1]\,
      \lineBuffer_0_3_5_fu_176_reg[31]\(0) => \lineBuffer_0_3_5_fu_176_reg_n_0_[0]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(31) => \lineBuffer_0_3_8_fu_180_reg_n_0_[31]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(30) => \lineBuffer_0_3_8_fu_180_reg_n_0_[30]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(29) => \lineBuffer_0_3_8_fu_180_reg_n_0_[29]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(28) => \lineBuffer_0_3_8_fu_180_reg_n_0_[28]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(27) => \lineBuffer_0_3_8_fu_180_reg_n_0_[27]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(26) => \lineBuffer_0_3_8_fu_180_reg_n_0_[26]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(25) => \lineBuffer_0_3_8_fu_180_reg_n_0_[25]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(24) => \lineBuffer_0_3_8_fu_180_reg_n_0_[24]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(23) => \lineBuffer_0_3_8_fu_180_reg_n_0_[23]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(22) => \lineBuffer_0_3_8_fu_180_reg_n_0_[22]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(21) => \lineBuffer_0_3_8_fu_180_reg_n_0_[21]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(20) => \lineBuffer_0_3_8_fu_180_reg_n_0_[20]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(19) => \lineBuffer_0_3_8_fu_180_reg_n_0_[19]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(18) => \lineBuffer_0_3_8_fu_180_reg_n_0_[18]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(17) => \lineBuffer_0_3_8_fu_180_reg_n_0_[17]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(16) => \lineBuffer_0_3_8_fu_180_reg_n_0_[16]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(15) => \lineBuffer_0_3_8_fu_180_reg_n_0_[15]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(14) => \lineBuffer_0_3_8_fu_180_reg_n_0_[14]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(13) => \lineBuffer_0_3_8_fu_180_reg_n_0_[13]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(12) => \lineBuffer_0_3_8_fu_180_reg_n_0_[12]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(11) => \lineBuffer_0_3_8_fu_180_reg_n_0_[11]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(10) => \lineBuffer_0_3_8_fu_180_reg_n_0_[10]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(9) => \lineBuffer_0_3_8_fu_180_reg_n_0_[9]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(8) => \lineBuffer_0_3_8_fu_180_reg_n_0_[8]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(7) => \lineBuffer_0_3_8_fu_180_reg_n_0_[7]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(6) => \lineBuffer_0_3_8_fu_180_reg_n_0_[6]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(5) => \lineBuffer_0_3_8_fu_180_reg_n_0_[5]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(4) => \lineBuffer_0_3_8_fu_180_reg_n_0_[4]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(3) => \lineBuffer_0_3_8_fu_180_reg_n_0_[3]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(2) => \lineBuffer_0_3_8_fu_180_reg_n_0_[2]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(1) => \lineBuffer_0_3_8_fu_180_reg_n_0_[1]\,
      \lineBuffer_0_3_8_fu_180_reg[31]\(0) => \lineBuffer_0_3_8_fu_180_reg_n_0_[0]\,
      tmp_13_reg_1736(1 downto 0) => tmp_13_reg_1736(1 downto 0)
    );
cnn_conv_d4x4_k3xcud_U4: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3xcud_0
     port map (
      D(31) => cnn_conv_d4x4_k3xcud_U4_n_0,
      D(30) => cnn_conv_d4x4_k3xcud_U4_n_1,
      D(29) => cnn_conv_d4x4_k3xcud_U4_n_2,
      D(28) => cnn_conv_d4x4_k3xcud_U4_n_3,
      D(27) => cnn_conv_d4x4_k3xcud_U4_n_4,
      D(26) => cnn_conv_d4x4_k3xcud_U4_n_5,
      D(25) => cnn_conv_d4x4_k3xcud_U4_n_6,
      D(24) => cnn_conv_d4x4_k3xcud_U4_n_7,
      D(23) => cnn_conv_d4x4_k3xcud_U4_n_8,
      D(22) => cnn_conv_d4x4_k3xcud_U4_n_9,
      D(21) => cnn_conv_d4x4_k3xcud_U4_n_10,
      D(20) => cnn_conv_d4x4_k3xcud_U4_n_11,
      D(19) => cnn_conv_d4x4_k3xcud_U4_n_12,
      D(18) => cnn_conv_d4x4_k3xcud_U4_n_13,
      D(17) => cnn_conv_d4x4_k3xcud_U4_n_14,
      D(16) => cnn_conv_d4x4_k3xcud_U4_n_15,
      D(15) => cnn_conv_d4x4_k3xcud_U4_n_16,
      D(14) => cnn_conv_d4x4_k3xcud_U4_n_17,
      D(13) => cnn_conv_d4x4_k3xcud_U4_n_18,
      D(12) => cnn_conv_d4x4_k3xcud_U4_n_19,
      D(11) => cnn_conv_d4x4_k3xcud_U4_n_20,
      D(10) => cnn_conv_d4x4_k3xcud_U4_n_21,
      D(9) => cnn_conv_d4x4_k3xcud_U4_n_22,
      D(8) => cnn_conv_d4x4_k3xcud_U4_n_23,
      D(7) => cnn_conv_d4x4_k3xcud_U4_n_24,
      D(6) => cnn_conv_d4x4_k3xcud_U4_n_25,
      D(5) => cnn_conv_d4x4_k3xcud_U4_n_26,
      D(4) => cnn_conv_d4x4_k3xcud_U4_n_27,
      D(3) => cnn_conv_d4x4_k3xcud_U4_n_28,
      D(2) => cnn_conv_d4x4_k3xcud_U4_n_29,
      D(1) => cnn_conv_d4x4_k3xcud_U4_n_30,
      D(0) => cnn_conv_d4x4_k3xcud_U4_n_31,
      Q(31) => \lineBuffer_0_2_reg_316_reg_n_0_[31]\,
      Q(30) => \lineBuffer_0_2_reg_316_reg_n_0_[30]\,
      Q(29) => \lineBuffer_0_2_reg_316_reg_n_0_[29]\,
      Q(28) => \lineBuffer_0_2_reg_316_reg_n_0_[28]\,
      Q(27) => \lineBuffer_0_2_reg_316_reg_n_0_[27]\,
      Q(26) => \lineBuffer_0_2_reg_316_reg_n_0_[26]\,
      Q(25) => \lineBuffer_0_2_reg_316_reg_n_0_[25]\,
      Q(24) => \lineBuffer_0_2_reg_316_reg_n_0_[24]\,
      Q(23) => \lineBuffer_0_2_reg_316_reg_n_0_[23]\,
      Q(22) => \lineBuffer_0_2_reg_316_reg_n_0_[22]\,
      Q(21) => \lineBuffer_0_2_reg_316_reg_n_0_[21]\,
      Q(20) => \lineBuffer_0_2_reg_316_reg_n_0_[20]\,
      Q(19) => \lineBuffer_0_2_reg_316_reg_n_0_[19]\,
      Q(18) => \lineBuffer_0_2_reg_316_reg_n_0_[18]\,
      Q(17) => \lineBuffer_0_2_reg_316_reg_n_0_[17]\,
      Q(16) => \lineBuffer_0_2_reg_316_reg_n_0_[16]\,
      Q(15) => \lineBuffer_0_2_reg_316_reg_n_0_[15]\,
      Q(14) => \lineBuffer_0_2_reg_316_reg_n_0_[14]\,
      Q(13) => \lineBuffer_0_2_reg_316_reg_n_0_[13]\,
      Q(12) => \lineBuffer_0_2_reg_316_reg_n_0_[12]\,
      Q(11) => \lineBuffer_0_2_reg_316_reg_n_0_[11]\,
      Q(10) => \lineBuffer_0_2_reg_316_reg_n_0_[10]\,
      Q(9) => \lineBuffer_0_2_reg_316_reg_n_0_[9]\,
      Q(8) => \lineBuffer_0_2_reg_316_reg_n_0_[8]\,
      Q(7) => \lineBuffer_0_2_reg_316_reg_n_0_[7]\,
      Q(6) => \lineBuffer_0_2_reg_316_reg_n_0_[6]\,
      Q(5) => \lineBuffer_0_2_reg_316_reg_n_0_[5]\,
      Q(4) => \lineBuffer_0_2_reg_316_reg_n_0_[4]\,
      Q(3) => \lineBuffer_0_2_reg_316_reg_n_0_[3]\,
      Q(2) => \lineBuffer_0_2_reg_316_reg_n_0_[2]\,
      Q(1) => \lineBuffer_0_2_reg_316_reg_n_0_[1]\,
      Q(0) => \lineBuffer_0_2_reg_316_reg_n_0_[0]\,
      ap_enable_reg_pp3_iter1_reg => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      ap_enable_reg_pp3_iter1_reg_0 => \tmp_13_reg_1736[1]_i_2_n_0\,
      \ap_enable_reg_pp3_iter2_reg_rep__0\ => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      \ap_enable_reg_pp3_iter2_reg_rep__1\ => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0\ => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1\ => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      \lineBuffer_0_3_3_reg_540_reg[31]\(31) => cnn_conv_d4x4_k3xcud_U4_n_64,
      \lineBuffer_0_3_3_reg_540_reg[31]\(30) => cnn_conv_d4x4_k3xcud_U4_n_65,
      \lineBuffer_0_3_3_reg_540_reg[31]\(29) => cnn_conv_d4x4_k3xcud_U4_n_66,
      \lineBuffer_0_3_3_reg_540_reg[31]\(28) => cnn_conv_d4x4_k3xcud_U4_n_67,
      \lineBuffer_0_3_3_reg_540_reg[31]\(27) => cnn_conv_d4x4_k3xcud_U4_n_68,
      \lineBuffer_0_3_3_reg_540_reg[31]\(26) => cnn_conv_d4x4_k3xcud_U4_n_69,
      \lineBuffer_0_3_3_reg_540_reg[31]\(25) => cnn_conv_d4x4_k3xcud_U4_n_70,
      \lineBuffer_0_3_3_reg_540_reg[31]\(24) => cnn_conv_d4x4_k3xcud_U4_n_71,
      \lineBuffer_0_3_3_reg_540_reg[31]\(23) => cnn_conv_d4x4_k3xcud_U4_n_72,
      \lineBuffer_0_3_3_reg_540_reg[31]\(22) => cnn_conv_d4x4_k3xcud_U4_n_73,
      \lineBuffer_0_3_3_reg_540_reg[31]\(21) => cnn_conv_d4x4_k3xcud_U4_n_74,
      \lineBuffer_0_3_3_reg_540_reg[31]\(20) => cnn_conv_d4x4_k3xcud_U4_n_75,
      \lineBuffer_0_3_3_reg_540_reg[31]\(19) => cnn_conv_d4x4_k3xcud_U4_n_76,
      \lineBuffer_0_3_3_reg_540_reg[31]\(18) => cnn_conv_d4x4_k3xcud_U4_n_77,
      \lineBuffer_0_3_3_reg_540_reg[31]\(17) => cnn_conv_d4x4_k3xcud_U4_n_78,
      \lineBuffer_0_3_3_reg_540_reg[31]\(16) => cnn_conv_d4x4_k3xcud_U4_n_79,
      \lineBuffer_0_3_3_reg_540_reg[31]\(15) => cnn_conv_d4x4_k3xcud_U4_n_80,
      \lineBuffer_0_3_3_reg_540_reg[31]\(14) => cnn_conv_d4x4_k3xcud_U4_n_81,
      \lineBuffer_0_3_3_reg_540_reg[31]\(13) => cnn_conv_d4x4_k3xcud_U4_n_82,
      \lineBuffer_0_3_3_reg_540_reg[31]\(12) => cnn_conv_d4x4_k3xcud_U4_n_83,
      \lineBuffer_0_3_3_reg_540_reg[31]\(11) => cnn_conv_d4x4_k3xcud_U4_n_84,
      \lineBuffer_0_3_3_reg_540_reg[31]\(10) => cnn_conv_d4x4_k3xcud_U4_n_85,
      \lineBuffer_0_3_3_reg_540_reg[31]\(9) => cnn_conv_d4x4_k3xcud_U4_n_86,
      \lineBuffer_0_3_3_reg_540_reg[31]\(8) => cnn_conv_d4x4_k3xcud_U4_n_87,
      \lineBuffer_0_3_3_reg_540_reg[31]\(7) => cnn_conv_d4x4_k3xcud_U4_n_88,
      \lineBuffer_0_3_3_reg_540_reg[31]\(6) => cnn_conv_d4x4_k3xcud_U4_n_89,
      \lineBuffer_0_3_3_reg_540_reg[31]\(5) => cnn_conv_d4x4_k3xcud_U4_n_90,
      \lineBuffer_0_3_3_reg_540_reg[31]\(4) => cnn_conv_d4x4_k3xcud_U4_n_91,
      \lineBuffer_0_3_3_reg_540_reg[31]\(3) => cnn_conv_d4x4_k3xcud_U4_n_92,
      \lineBuffer_0_3_3_reg_540_reg[31]\(2) => cnn_conv_d4x4_k3xcud_U4_n_93,
      \lineBuffer_0_3_3_reg_540_reg[31]\(1) => cnn_conv_d4x4_k3xcud_U4_n_94,
      \lineBuffer_0_3_3_reg_540_reg[31]\(0) => cnn_conv_d4x4_k3xcud_U4_n_95,
      \lineBuffer_0_3_8_fu_180_reg[31]\(31 downto 0) => lineBuffer_0_3_15_fu_1203_p6(31 downto 0),
      \lineBuffer_0_3_reg_304_reg[31]\(31) => \lineBuffer_0_3_reg_304_reg_n_0_[31]\,
      \lineBuffer_0_3_reg_304_reg[31]\(30) => \lineBuffer_0_3_reg_304_reg_n_0_[30]\,
      \lineBuffer_0_3_reg_304_reg[31]\(29) => \lineBuffer_0_3_reg_304_reg_n_0_[29]\,
      \lineBuffer_0_3_reg_304_reg[31]\(28) => \lineBuffer_0_3_reg_304_reg_n_0_[28]\,
      \lineBuffer_0_3_reg_304_reg[31]\(27) => \lineBuffer_0_3_reg_304_reg_n_0_[27]\,
      \lineBuffer_0_3_reg_304_reg[31]\(26) => \lineBuffer_0_3_reg_304_reg_n_0_[26]\,
      \lineBuffer_0_3_reg_304_reg[31]\(25) => \lineBuffer_0_3_reg_304_reg_n_0_[25]\,
      \lineBuffer_0_3_reg_304_reg[31]\(24) => \lineBuffer_0_3_reg_304_reg_n_0_[24]\,
      \lineBuffer_0_3_reg_304_reg[31]\(23) => \lineBuffer_0_3_reg_304_reg_n_0_[23]\,
      \lineBuffer_0_3_reg_304_reg[31]\(22) => \lineBuffer_0_3_reg_304_reg_n_0_[22]\,
      \lineBuffer_0_3_reg_304_reg[31]\(21) => \lineBuffer_0_3_reg_304_reg_n_0_[21]\,
      \lineBuffer_0_3_reg_304_reg[31]\(20) => \lineBuffer_0_3_reg_304_reg_n_0_[20]\,
      \lineBuffer_0_3_reg_304_reg[31]\(19) => \lineBuffer_0_3_reg_304_reg_n_0_[19]\,
      \lineBuffer_0_3_reg_304_reg[31]\(18) => \lineBuffer_0_3_reg_304_reg_n_0_[18]\,
      \lineBuffer_0_3_reg_304_reg[31]\(17) => \lineBuffer_0_3_reg_304_reg_n_0_[17]\,
      \lineBuffer_0_3_reg_304_reg[31]\(16) => \lineBuffer_0_3_reg_304_reg_n_0_[16]\,
      \lineBuffer_0_3_reg_304_reg[31]\(15) => \lineBuffer_0_3_reg_304_reg_n_0_[15]\,
      \lineBuffer_0_3_reg_304_reg[31]\(14) => \lineBuffer_0_3_reg_304_reg_n_0_[14]\,
      \lineBuffer_0_3_reg_304_reg[31]\(13) => \lineBuffer_0_3_reg_304_reg_n_0_[13]\,
      \lineBuffer_0_3_reg_304_reg[31]\(12) => \lineBuffer_0_3_reg_304_reg_n_0_[12]\,
      \lineBuffer_0_3_reg_304_reg[31]\(11) => \lineBuffer_0_3_reg_304_reg_n_0_[11]\,
      \lineBuffer_0_3_reg_304_reg[31]\(10) => \lineBuffer_0_3_reg_304_reg_n_0_[10]\,
      \lineBuffer_0_3_reg_304_reg[31]\(9) => \lineBuffer_0_3_reg_304_reg_n_0_[9]\,
      \lineBuffer_0_3_reg_304_reg[31]\(8) => \lineBuffer_0_3_reg_304_reg_n_0_[8]\,
      \lineBuffer_0_3_reg_304_reg[31]\(7) => \lineBuffer_0_3_reg_304_reg_n_0_[7]\,
      \lineBuffer_0_3_reg_304_reg[31]\(6) => \lineBuffer_0_3_reg_304_reg_n_0_[6]\,
      \lineBuffer_0_3_reg_304_reg[31]\(5) => \lineBuffer_0_3_reg_304_reg_n_0_[5]\,
      \lineBuffer_0_3_reg_304_reg[31]\(4) => \lineBuffer_0_3_reg_304_reg_n_0_[4]\,
      \lineBuffer_0_3_reg_304_reg[31]\(3) => \lineBuffer_0_3_reg_304_reg_n_0_[3]\,
      \lineBuffer_0_3_reg_304_reg[31]\(2) => \lineBuffer_0_3_reg_304_reg_n_0_[2]\,
      \lineBuffer_0_3_reg_304_reg[31]\(1) => \lineBuffer_0_3_reg_304_reg_n_0_[1]\,
      \lineBuffer_0_3_reg_304_reg[31]\(0) => \lineBuffer_0_3_reg_304_reg_n_0_[0]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(31) => \lineBuffer_1_2_3_reg_510_reg_n_0_[31]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(30) => \lineBuffer_1_2_3_reg_510_reg_n_0_[30]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(29) => \lineBuffer_1_2_3_reg_510_reg_n_0_[29]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(28) => \lineBuffer_1_2_3_reg_510_reg_n_0_[28]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(27) => \lineBuffer_1_2_3_reg_510_reg_n_0_[27]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(26) => \lineBuffer_1_2_3_reg_510_reg_n_0_[26]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(25) => \lineBuffer_1_2_3_reg_510_reg_n_0_[25]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(24) => \lineBuffer_1_2_3_reg_510_reg_n_0_[24]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(23) => \lineBuffer_1_2_3_reg_510_reg_n_0_[23]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(22) => \lineBuffer_1_2_3_reg_510_reg_n_0_[22]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(21) => \lineBuffer_1_2_3_reg_510_reg_n_0_[21]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(20) => \lineBuffer_1_2_3_reg_510_reg_n_0_[20]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(19) => \lineBuffer_1_2_3_reg_510_reg_n_0_[19]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(18) => \lineBuffer_1_2_3_reg_510_reg_n_0_[18]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(17) => \lineBuffer_1_2_3_reg_510_reg_n_0_[17]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(16) => \lineBuffer_1_2_3_reg_510_reg_n_0_[16]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(15) => \lineBuffer_1_2_3_reg_510_reg_n_0_[15]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(14) => \lineBuffer_1_2_3_reg_510_reg_n_0_[14]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(13) => \lineBuffer_1_2_3_reg_510_reg_n_0_[13]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(12) => \lineBuffer_1_2_3_reg_510_reg_n_0_[12]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(11) => \lineBuffer_1_2_3_reg_510_reg_n_0_[11]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(10) => \lineBuffer_1_2_3_reg_510_reg_n_0_[10]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(9) => \lineBuffer_1_2_3_reg_510_reg_n_0_[9]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(8) => \lineBuffer_1_2_3_reg_510_reg_n_0_[8]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(7) => \lineBuffer_1_2_3_reg_510_reg_n_0_[7]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(6) => \lineBuffer_1_2_3_reg_510_reg_n_0_[6]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(5) => \lineBuffer_1_2_3_reg_510_reg_n_0_[5]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(4) => \lineBuffer_1_2_3_reg_510_reg_n_0_[4]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(3) => \lineBuffer_1_2_3_reg_510_reg_n_0_[3]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(2) => \lineBuffer_1_2_3_reg_510_reg_n_0_[2]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(1) => \lineBuffer_1_2_3_reg_510_reg_n_0_[1]\,
      \lineBuffer_1_2_3_reg_510_reg[31]\(0) => \lineBuffer_1_2_3_reg_510_reg_n_0_[0]\,
      \lineBuffer_1_3_17_reg_520_reg[31]\(31 downto 0) => lineBuffer_1_3_17_reg_520(31 downto 0),
      \lineBuffer_1_3_1_reg_530_reg[31]\(31 downto 0) => lineBuffer_1_3_1_reg_530(31 downto 0),
      \lineBuffer_1_3_3_reg_500_reg[31]\(31) => \lineBuffer_1_3_3_reg_500_reg_n_0_[31]\,
      \lineBuffer_1_3_3_reg_500_reg[31]\(30) => \lineBuffer_1_3_3_reg_500_reg_n_0_[30]\,
      \lineBuffer_1_3_3_reg_500_reg[31]\(29) => \lineBuffer_1_3_3_reg_500_reg_n_0_[29]\,
      \lineBuffer_1_3_3_reg_500_reg[31]\(28) => \lineBuffer_1_3_3_reg_500_reg_n_0_[28]\,
      \lineBuffer_1_3_3_reg_500_reg[31]\(27) => \lineBuffer_1_3_3_reg_500_reg_n_0_[27]\,
      \lineBuffer_1_3_3_reg_500_reg[31]\(26) => \lineBuffer_1_3_3_reg_500_reg_n_0_[26]\,
      \lineBuffer_1_3_3_reg_500_reg[31]\(25) => \lineBuffer_1_3_3_reg_500_reg_n_0_[25]\,
      \lineBuffer_1_3_3_reg_500_reg[31]\(24) => \lineBuffer_1_3_3_reg_500_reg_n_0_[24]\,
      \lineBuffer_1_3_3_reg_500_reg[31]\(23) => \lineBuffer_1_3_3_reg_500_reg_n_0_[23]\,
      \lineBuffer_1_3_3_reg_500_reg[31]\(22) => \lineBuffer_1_3_3_reg_500_reg_n_0_[22]\,
      \lineBuffer_1_3_3_reg_500_reg[31]\(21) => \lineBuffer_1_3_3_reg_500_reg_n_0_[21]\,
      \lineBuffer_1_3_3_reg_500_reg[31]\(20) => \lineBuffer_1_3_3_reg_500_reg_n_0_[20]\,
      \lineBuffer_1_3_3_reg_500_reg[31]\(19) => \lineBuffer_1_3_3_reg_500_reg_n_0_[19]\,
      \lineBuffer_1_3_3_reg_500_reg[31]\(18) => \lineBuffer_1_3_3_reg_500_reg_n_0_[18]\,
      \lineBuffer_1_3_3_reg_500_reg[31]\(17) => \lineBuffer_1_3_3_reg_500_reg_n_0_[17]\,
      \lineBuffer_1_3_3_reg_500_reg[31]\(16) => \lineBuffer_1_3_3_reg_500_reg_n_0_[16]\,
      \lineBuffer_1_3_3_reg_500_reg[31]\(15) => \lineBuffer_1_3_3_reg_500_reg_n_0_[15]\,
      \lineBuffer_1_3_3_reg_500_reg[31]\(14) => \lineBuffer_1_3_3_reg_500_reg_n_0_[14]\,
      \lineBuffer_1_3_3_reg_500_reg[31]\(13) => \lineBuffer_1_3_3_reg_500_reg_n_0_[13]\,
      \lineBuffer_1_3_3_reg_500_reg[31]\(12) => \lineBuffer_1_3_3_reg_500_reg_n_0_[12]\,
      \lineBuffer_1_3_3_reg_500_reg[31]\(11) => \lineBuffer_1_3_3_reg_500_reg_n_0_[11]\,
      \lineBuffer_1_3_3_reg_500_reg[31]\(10) => \lineBuffer_1_3_3_reg_500_reg_n_0_[10]\,
      \lineBuffer_1_3_3_reg_500_reg[31]\(9) => \lineBuffer_1_3_3_reg_500_reg_n_0_[9]\,
      \lineBuffer_1_3_3_reg_500_reg[31]\(8) => \lineBuffer_1_3_3_reg_500_reg_n_0_[8]\,
      \lineBuffer_1_3_3_reg_500_reg[31]\(7) => \lineBuffer_1_3_3_reg_500_reg_n_0_[7]\,
      \lineBuffer_1_3_3_reg_500_reg[31]\(6) => \lineBuffer_1_3_3_reg_500_reg_n_0_[6]\,
      \lineBuffer_1_3_3_reg_500_reg[31]\(5) => \lineBuffer_1_3_3_reg_500_reg_n_0_[5]\,
      \lineBuffer_1_3_3_reg_500_reg[31]\(4) => \lineBuffer_1_3_3_reg_500_reg_n_0_[4]\,
      \lineBuffer_1_3_3_reg_500_reg[31]\(3) => \lineBuffer_1_3_3_reg_500_reg_n_0_[3]\,
      \lineBuffer_1_3_3_reg_500_reg[31]\(2) => \lineBuffer_1_3_3_reg_500_reg_n_0_[2]\,
      \lineBuffer_1_3_3_reg_500_reg[31]\(1) => \lineBuffer_1_3_3_reg_500_reg_n_0_[1]\,
      \lineBuffer_1_3_3_reg_500_reg[31]\(0) => \lineBuffer_1_3_3_reg_500_reg_n_0_[0]\,
      tmp_13_reg_1736(1 downto 0) => tmp_13_reg_1736(1 downto 0)
    );
\cond_reg_1542[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F08CCCC"
    )
        port map (
      I0 => \x_reg_328_reg_n_0_[2]\,
      I1 => \cond_reg_1542_reg_n_0_[0]\,
      I2 => \x_reg_328_reg_n_0_[0]\,
      I3 => \x_reg_328_reg_n_0_[1]\,
      I4 => p_63_in,
      O => \cond_reg_1542[0]_i_1_n_0\
    );
\cond_reg_1542_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cond_reg_1542[0]_i_1_n_0\,
      Q => \cond_reg_1542_reg_n_0_[0]\,
      R => '0'
    );
\ctrl_read_reg_1533_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_11,
      Q => ctrl_read_reg_1533,
      R => '0'
    );
\exitcond1_reg_1538[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \x_reg_328_reg_n_0_[1]\,
      I1 => \x_reg_328_reg_n_0_[2]\,
      I2 => \x_reg_328_reg_n_0_[0]\,
      I3 => p_63_in,
      I4 => \exitcond1_reg_1538_reg_n_0_[0]\,
      O => \exitcond1_reg_1538[0]_i_1_n_0\
    );
\exitcond1_reg_1538_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond1_reg_1538[0]_i_1_n_0\,
      Q => \exitcond1_reg_1538_reg_n_0_[0]\,
      R => '0'
    );
\exitcond4_reg_1563[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888B8"
    )
        port map (
      I0 => \exitcond4_reg_1563_reg_n_0_[0]\,
      I1 => \ap_CS_fsm[4]_i_2_n_0\,
      I2 => x1_reg_387(2),
      I3 => x1_reg_387(0),
      I4 => x1_reg_387(1),
      O => \exitcond4_reg_1563[0]_i_1_n_0\
    );
\exitcond4_reg_1563_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond4_reg_1563[0]_i_1_n_0\,
      Q => \exitcond4_reg_1563_reg_n_0_[0]\,
      R => '0'
    );
\exitcond_flatten8_reg_1708[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \indvar_flatten6_reg_467_reg__0\(1),
      I1 => \indvar_flatten6_reg_467_reg__0\(0),
      I2 => \indvar_flatten6_reg_467_reg__0\(2),
      I3 => \indvar_flatten6_reg_467_reg__0\(4),
      I4 => \indvar_flatten6_reg_467_reg__0\(3),
      O => \exitcond_flatten8_reg_1708[0]_i_1_n_0\
    );
\exitcond_flatten8_reg_1708_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \exitcond_flatten8_reg_1708[0]_i_1_n_0\,
      Q => \exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      R => '0'
    );
grp_fixed_point_mul_fu_594: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul
     port map (
      CO(0) => grp_fixed_point_mul_fu_594_n_45,
      D(30) => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_12,
      D(29 downto 0) => b_assign_fu_66_p3_15(30 downto 1),
      Q(31 downto 0) => window_0_0_read_as_fu_156(31 downto 0),
      ap_clk => ap_clk,
      ap_pipeline_reg_pp0_iter6_a_read_reg_122(0) => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      ap_pipeline_reg_pp0_iter6_b_read_reg_117(0) => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      \int_kernel_0_reg[31]\(1) => kernel_0(31),
      \int_kernel_0_reg[31]\(0) => kernel_0(0),
      p_57_in => p_57_in,
      tmp_1_reg_137(21 downto 0) => tmp_1_reg_137(21 downto 0),
      tmp_3_fu_38_p2(30 downto 0) => tmp_3_fu_38_p2(31 downto 1),
      tmp_8_fu_103_p2(20 downto 0) => tmp_8_fu_103_p2(21 downto 1),
      tmp_fu_88_p2(0) => tmp_fu_88_p2(31)
    );
grp_fixed_point_mul_fu_601: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_1
     port map (
      CO(0) => grp_fixed_point_mul_fu_594_n_45,
      D(30) => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_43,
      D(29 downto 0) => b_assign_fu_66_p3_14(30 downto 1),
      Q(31 downto 0) => window_0_0_fu_160(31 downto 0),
      ap_clk => ap_clk,
      ap_pipeline_reg_pp0_iter6_a_read_reg_122(0) => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      ap_pipeline_reg_pp0_iter6_b_read_reg_117(0) => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      kernel_1(1) => kernel_1(31),
      kernel_1(0) => kernel_1(0),
      p_57_in => p_57_in,
      tmp6_fu_1417_p2(23 downto 0) => tmp6_fu_1417_p2(23 downto 0),
      tmp_1_reg_137(21 downto 0) => tmp_1_reg_137(21 downto 0),
      tmp_3_fu_38_p2(30 downto 0) => tmp_3_fu_38_p2_0(31 downto 1),
      tmp_8_fu_103_p2(20 downto 0) => tmp_8_fu_103_p2(21 downto 1),
      tmp_fu_88_p2(0) => tmp_fu_88_p2(31)
    );
grp_fixed_point_mul_fu_608: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_2
     port map (
      CO(0) => grp_fixed_point_mul_fu_608_n_45,
      D(30) => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_76,
      D(29 downto 0) => b_assign_fu_66_p3_13(30 downto 1),
      Q(31 downto 0) => window_0_1_fu_164(31 downto 0),
      ap_clk => ap_clk,
      ap_pipeline_reg_pp0_iter6_a_read_reg_122(0) => ap_pipeline_reg_pp0_iter6_a_read_reg_122_20(31),
      ap_pipeline_reg_pp0_iter6_b_read_reg_117(0) => ap_pipeline_reg_pp0_iter6_b_read_reg_117_19(31),
      kernel_2(1) => kernel_2(31),
      kernel_2(0) => kernel_2(0),
      p_57_in => p_57_in,
      tmp_1_reg_137(21 downto 0) => tmp_1_reg_137_18(21 downto 0),
      tmp_3_fu_38_p2(30 downto 0) => tmp_3_fu_38_p2_1(31 downto 1),
      tmp_8_fu_103_p2(20 downto 0) => tmp_8_fu_103_p2_17(21 downto 1),
      tmp_fu_88_p2(0) => tmp_fu_88_p2_16(31)
    );
grp_fixed_point_mul_fu_615: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_3
     port map (
      D(24 downto 0) => tmp8_fu_1445_p2(24 downto 0),
      DI(0) => \tmp8_reg_1795[23]_i_3_n_0\,
      Q(31 downto 0) => window_1_0_read_as_fu_168(31 downto 0),
      S(0) => grp_fixed_point_mul_fu_653_n_24,
      ap_clk => ap_clk,
      \int_kernel_3_reg[31]\(30) => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_109,
      \int_kernel_3_reg[31]\(29 downto 0) => b_assign_fu_66_p3_12(30 downto 1),
      kernel_3(1) => kernel_3(31),
      kernel_3(0) => kernel_3(0),
      p_57_in => p_57_in,
      tmp99_cast_fu_1437_p1(22 downto 0) => tmp99_cast_fu_1437_p1(22 downto 0),
      tmp_3_fu_38_p2(30 downto 0) => tmp_3_fu_38_p2_2(31 downto 1)
    );
grp_fixed_point_mul_fu_622: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_4
     port map (
      CO(0) => grp_fixed_point_mul_fu_622_n_45,
      D(0) => window_1_0_phi_fu_585_p4(31),
      Q(31 downto 0) => window_1_1_reg_571(31 downto 0),
      S(2) => grp_fixed_point_mul_fu_630_n_3,
      S(1) => grp_fixed_point_mul_fu_630_n_4,
      S(0) => grp_fixed_point_mul_fu_630_n_5,
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter3_reg_rep => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      ap_enable_reg_pp3_iter3_reg_rep_0 => grp_fixed_point_mul_fu_645_n_29,
      ap_pipeline_reg_pp0_iter6_a_read_reg_122(0) => ap_pipeline_reg_pp0_iter6_a_read_reg_122_26(31),
      ap_pipeline_reg_pp0_iter6_b_read_reg_117(0) => ap_pipeline_reg_pp0_iter6_b_read_reg_117_25(31),
      \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep\ => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0\ => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      \int_kernel_4_reg[31]\(30) => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_142,
      \int_kernel_4_reg[31]\(29 downto 0) => b_assign_fu_66_p3_11(30 downto 1),
      kernel_4(1) => kernel_4(31),
      kernel_4(0) => kernel_4(0),
      p_57_in => p_57_in,
      \tmp5_reg_1785_reg[23]\(20 downto 0) => tmp_1_reg_137_23(21 downto 1),
      tmp95_cast_fu_1399_p1(22 downto 0) => tmp95_cast_fu_1399_p1(22 downto 0),
      tmp_1_reg_137(0) => tmp_1_reg_137_24(0),
      \tmp_1_reg_137_reg[11]_0\(3) => grp_fixed_point_mul_fu_630_n_10,
      \tmp_1_reg_137_reg[11]_0\(2) => grp_fixed_point_mul_fu_630_n_11,
      \tmp_1_reg_137_reg[11]_0\(1) => grp_fixed_point_mul_fu_630_n_12,
      \tmp_1_reg_137_reg[11]_0\(0) => grp_fixed_point_mul_fu_630_n_13,
      \tmp_1_reg_137_reg[15]_0\(3) => grp_fixed_point_mul_fu_630_n_14,
      \tmp_1_reg_137_reg[15]_0\(2) => grp_fixed_point_mul_fu_630_n_15,
      \tmp_1_reg_137_reg[15]_0\(1) => grp_fixed_point_mul_fu_630_n_16,
      \tmp_1_reg_137_reg[15]_0\(0) => grp_fixed_point_mul_fu_630_n_17,
      \tmp_1_reg_137_reg[19]_0\(3) => grp_fixed_point_mul_fu_630_n_18,
      \tmp_1_reg_137_reg[19]_0\(2) => grp_fixed_point_mul_fu_630_n_19,
      \tmp_1_reg_137_reg[19]_0\(1) => grp_fixed_point_mul_fu_630_n_20,
      \tmp_1_reg_137_reg[19]_0\(0) => grp_fixed_point_mul_fu_630_n_21,
      \tmp_1_reg_137_reg[21]_0\(1) => grp_fixed_point_mul_fu_630_n_22,
      \tmp_1_reg_137_reg[21]_0\(0) => grp_fixed_point_mul_fu_630_n_23,
      \tmp_1_reg_137_reg[21]_1\(0) => grp_fixed_point_mul_fu_630_n_24,
      \tmp_1_reg_137_reg[7]_0\(3) => grp_fixed_point_mul_fu_630_n_6,
      \tmp_1_reg_137_reg[7]_0\(2) => grp_fixed_point_mul_fu_630_n_7,
      \tmp_1_reg_137_reg[7]_0\(1) => grp_fixed_point_mul_fu_630_n_8,
      \tmp_1_reg_137_reg[7]_0\(0) => grp_fixed_point_mul_fu_630_n_9,
      tmp_3_fu_38_p2(30 downto 0) => tmp_3_fu_38_p2_3(31 downto 1),
      tmp_8_fu_103_p2(20 downto 0) => tmp_8_fu_103_p2_22(21 downto 1),
      tmp_fu_88_p2(0) => tmp_fu_88_p2_21(31),
      \window_1_0_reg_582_reg[31]\(31 downto 0) => window_1_0_reg_582(31 downto 0)
    );
grp_fixed_point_mul_fu_630: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_5
     port map (
      D(30) => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_175,
      D(29 downto 0) => b_assign_fu_66_p3_10(30 downto 1),
      Q(31 downto 0) => lineBuffer_0_3_15_reg_1750(31 downto 0),
      S(2) => grp_fixed_point_mul_fu_630_n_3,
      S(1) => grp_fixed_point_mul_fu_630_n_4,
      S(0) => grp_fixed_point_mul_fu_630_n_5,
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter3_reg_rep => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      ap_enable_reg_pp3_iter3_reg_rep_0 => grp_fixed_point_mul_fu_645_n_29,
      ap_pipeline_reg_pp0_iter6_a_read_reg_122(0) => ap_pipeline_reg_pp0_iter6_a_read_reg_122_26(31),
      ap_pipeline_reg_pp0_iter6_b_read_reg_117(0) => ap_pipeline_reg_pp0_iter6_b_read_reg_117_25(31),
      \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep\ => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0\ => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      kernel_5(1) => kernel_5(31),
      kernel_5(0) => kernel_5(0),
      p_57_in => p_57_in,
      \tmp5_reg_1785_reg[11]\(3) => grp_fixed_point_mul_fu_630_n_10,
      \tmp5_reg_1785_reg[11]\(2) => grp_fixed_point_mul_fu_630_n_11,
      \tmp5_reg_1785_reg[11]\(1) => grp_fixed_point_mul_fu_630_n_12,
      \tmp5_reg_1785_reg[11]\(0) => grp_fixed_point_mul_fu_630_n_13,
      \tmp5_reg_1785_reg[15]\(3) => grp_fixed_point_mul_fu_630_n_14,
      \tmp5_reg_1785_reg[15]\(2) => grp_fixed_point_mul_fu_630_n_15,
      \tmp5_reg_1785_reg[15]\(1) => grp_fixed_point_mul_fu_630_n_16,
      \tmp5_reg_1785_reg[15]\(0) => grp_fixed_point_mul_fu_630_n_17,
      \tmp5_reg_1785_reg[19]\(3) => grp_fixed_point_mul_fu_630_n_18,
      \tmp5_reg_1785_reg[19]\(2) => grp_fixed_point_mul_fu_630_n_19,
      \tmp5_reg_1785_reg[19]\(1) => grp_fixed_point_mul_fu_630_n_20,
      \tmp5_reg_1785_reg[19]\(0) => grp_fixed_point_mul_fu_630_n_21,
      \tmp5_reg_1785_reg[23]\(1) => grp_fixed_point_mul_fu_630_n_22,
      \tmp5_reg_1785_reg[23]\(0) => grp_fixed_point_mul_fu_630_n_23,
      \tmp5_reg_1785_reg[23]_0\(0) => grp_fixed_point_mul_fu_630_n_24,
      \tmp5_reg_1785_reg[3]\(0) => tmp_1_reg_137_24(0),
      \tmp5_reg_1785_reg[7]\(3) => grp_fixed_point_mul_fu_630_n_6,
      \tmp5_reg_1785_reg[7]\(2) => grp_fixed_point_mul_fu_630_n_7,
      \tmp5_reg_1785_reg[7]\(1) => grp_fixed_point_mul_fu_630_n_8,
      \tmp5_reg_1785_reg[7]\(0) => grp_fixed_point_mul_fu_630_n_9,
      \tmp_1_reg_137_reg[21]_0\(20 downto 0) => tmp_1_reg_137_23(21 downto 1),
      tmp_3_fu_38_p2(30 downto 0) => tmp_3_fu_38_p2_4(31 downto 1),
      tmp_8_fu_103_p2(20 downto 0) => tmp_8_fu_103_p2_22(21 downto 1),
      tmp_fu_88_p2(0) => tmp_fu_88_p2_21(31),
      \window_1_1_reg_571_reg[31]\(31 downto 0) => window_1_1_reg_571(31 downto 0)
    );
grp_fixed_point_mul_fu_638: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_6
     port map (
      CO(0) => grp_fixed_point_mul_fu_638_n_45,
      D(30) => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_208,
      D(29 downto 0) => b_assign_fu_66_p3_9(30 downto 1),
      Q(31 downto 0) => window_2_0_read_as_fu_172(31 downto 0),
      ap_clk => ap_clk,
      ap_pipeline_reg_pp0_iter6_a_read_reg_122(0) => ap_pipeline_reg_pp0_iter6_a_read_reg_122_31(31),
      ap_pipeline_reg_pp0_iter6_b_read_reg_117(0) => ap_pipeline_reg_pp0_iter6_b_read_reg_117_30(31),
      kernel_6(1) => kernel_6(31),
      kernel_6(0) => kernel_6(0),
      p_57_in => p_57_in,
      tmp_1_reg_137(21 downto 0) => tmp_1_reg_137_29(21 downto 0),
      tmp_3_fu_38_p2(30 downto 0) => tmp_3_fu_38_p2_5(31 downto 1),
      tmp_8_fu_103_p2(20 downto 0) => tmp_8_fu_103_p2_28(21 downto 1),
      tmp_fu_88_p2(0) => tmp_fu_88_p2_27(31)
    );
grp_fixed_point_mul_fu_645: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_7
     port map (
      CO(0) => \tmp5_reg_1785_reg[19]_i_1_n_0\,
      D(0) => window_2_0_phi_fu_563_p4(31),
      Q(31 downto 0) => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(31 downto 0),
      S(2) => \tmp5_reg_1785[23]_i_4_n_0\,
      S(1) => \tmp5_reg_1785[23]_i_5_n_0\,
      S(0) => \tmp5_reg_1785[23]_i_6_n_0\,
      \a_assign_reg_127_reg[1]_0\ => grp_fixed_point_mul_fu_645_n_29,
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter3_reg_rep => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      ap_pipeline_reg_pp0_iter6_a_read_reg_122(0) => ap_pipeline_reg_pp0_iter6_a_read_reg_122_31(31),
      ap_pipeline_reg_pp0_iter6_b_read_reg_117(0) => ap_pipeline_reg_pp0_iter6_b_read_reg_117_30(31),
      \ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]_0\(0) => grp_fixed_point_mul_fu_622_n_45,
      \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep\ => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0\ => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      \int_kernel_7_reg[31]\(30) => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_241,
      \int_kernel_7_reg[31]\(29 downto 0) => b_assign_fu_66_p3_8(30 downto 1),
      kernel_7(1) => kernel_7(31),
      kernel_7(0) => kernel_7(0),
      p_57_in => p_57_in,
      \tmp5_reg_1785_reg[24]\(4 downto 0) => tmp5_fu_1403_p2(24 downto 20),
      tmp94_cast_fu_1381_p1(22 downto 0) => tmp94_cast_fu_1381_p1(22 downto 0),
      tmp_1_reg_137(21 downto 0) => tmp_1_reg_137_29(21 downto 0),
      \tmp_1_reg_137_reg[21]_0\(0) => grp_fixed_point_mul_fu_638_n_45,
      tmp_3_fu_38_p2(30 downto 0) => tmp_3_fu_38_p2_6(31 downto 1),
      tmp_8_fu_103_p2(20 downto 0) => tmp_8_fu_103_p2_28(21 downto 1),
      tmp_fu_88_p2(0) => tmp_fu_88_p2_27(31),
      \window_2_0_reg_560_reg[31]\(31) => \window_2_0_reg_560_reg_n_0_[31]\,
      \window_2_0_reg_560_reg[31]\(30) => \window_2_0_reg_560_reg_n_0_[30]\,
      \window_2_0_reg_560_reg[31]\(29) => \window_2_0_reg_560_reg_n_0_[29]\,
      \window_2_0_reg_560_reg[31]\(28) => \window_2_0_reg_560_reg_n_0_[28]\,
      \window_2_0_reg_560_reg[31]\(27) => \window_2_0_reg_560_reg_n_0_[27]\,
      \window_2_0_reg_560_reg[31]\(26) => \window_2_0_reg_560_reg_n_0_[26]\,
      \window_2_0_reg_560_reg[31]\(25) => \window_2_0_reg_560_reg_n_0_[25]\,
      \window_2_0_reg_560_reg[31]\(24) => \window_2_0_reg_560_reg_n_0_[24]\,
      \window_2_0_reg_560_reg[31]\(23) => \window_2_0_reg_560_reg_n_0_[23]\,
      \window_2_0_reg_560_reg[31]\(22) => \window_2_0_reg_560_reg_n_0_[22]\,
      \window_2_0_reg_560_reg[31]\(21) => \window_2_0_reg_560_reg_n_0_[21]\,
      \window_2_0_reg_560_reg[31]\(20) => \window_2_0_reg_560_reg_n_0_[20]\,
      \window_2_0_reg_560_reg[31]\(19) => \window_2_0_reg_560_reg_n_0_[19]\,
      \window_2_0_reg_560_reg[31]\(18) => \window_2_0_reg_560_reg_n_0_[18]\,
      \window_2_0_reg_560_reg[31]\(17) => \window_2_0_reg_560_reg_n_0_[17]\,
      \window_2_0_reg_560_reg[31]\(16) => \window_2_0_reg_560_reg_n_0_[16]\,
      \window_2_0_reg_560_reg[31]\(15) => \window_2_0_reg_560_reg_n_0_[15]\,
      \window_2_0_reg_560_reg[31]\(14) => \window_2_0_reg_560_reg_n_0_[14]\,
      \window_2_0_reg_560_reg[31]\(13) => \window_2_0_reg_560_reg_n_0_[13]\,
      \window_2_0_reg_560_reg[31]\(12) => \window_2_0_reg_560_reg_n_0_[12]\,
      \window_2_0_reg_560_reg[31]\(11) => \window_2_0_reg_560_reg_n_0_[11]\,
      \window_2_0_reg_560_reg[31]\(10) => \window_2_0_reg_560_reg_n_0_[10]\,
      \window_2_0_reg_560_reg[31]\(9) => \window_2_0_reg_560_reg_n_0_[9]\,
      \window_2_0_reg_560_reg[31]\(8) => \window_2_0_reg_560_reg_n_0_[8]\,
      \window_2_0_reg_560_reg[31]\(7) => \window_2_0_reg_560_reg_n_0_[7]\,
      \window_2_0_reg_560_reg[31]\(6) => \window_2_0_reg_560_reg_n_0_[6]\,
      \window_2_0_reg_560_reg[31]\(5) => \window_2_0_reg_560_reg_n_0_[5]\,
      \window_2_0_reg_560_reg[31]\(4) => \window_2_0_reg_560_reg_n_0_[4]\,
      \window_2_0_reg_560_reg[31]\(3) => \window_2_0_reg_560_reg_n_0_[3]\,
      \window_2_0_reg_560_reg[31]\(2) => \window_2_0_reg_560_reg_n_0_[2]\,
      \window_2_0_reg_560_reg[31]\(1) => \window_2_0_reg_560_reg_n_0_[1]\,
      \window_2_0_reg_560_reg[31]\(0) => \window_2_0_reg_560_reg_n_0_[0]\
    );
grp_fixed_point_mul_fu_653: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fixed_point_mul_8
     port map (
      CO(0) => grp_fixed_point_mul_fu_608_n_45,
      D(30) => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_274,
      D(29 downto 0) => b_assign_fu_66_p3(30 downto 1),
      Q(31 downto 0) => window_2_1_2_reg_1721(31 downto 0),
      S(0) => grp_fixed_point_mul_fu_653_n_24,
      \ap_CS_fsm_reg[7]\(0) => ap_CS_fsm_pp3_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter10 => ap_enable_reg_pp3_iter10,
      ap_enable_reg_pp3_iter11_reg => ap_enable_reg_pp3_iter11_reg_n_0,
      ap_enable_reg_pp3_iter1_reg => ap_enable_reg_pp3_iter1_reg_n_0,
      ap_enable_reg_pp3_iter3_reg_rep => grp_fixed_point_mul_fu_653_n_26,
      ap_pipeline_reg_pp0_iter6_a_read_reg_122(0) => ap_pipeline_reg_pp0_iter6_a_read_reg_122_20(31),
      ap_pipeline_reg_pp0_iter6_b_read_reg_117(0) => ap_pipeline_reg_pp0_iter6_b_read_reg_117_19(31),
      \ap_pipeline_reg_pp3_iter10_p_i_reg_1732_reg[0]\ => \ap_pipeline_reg_pp3_iter10_p_i_reg_1732_reg_n_0_[0]\,
      \ap_pipeline_reg_pp3_iter9_p_i_reg_1732_reg[0]\ => \ap_pipeline_reg_pp3_iter9_p_i_reg_1732_reg_n_0_[0]\,
      \buff1_reg__0\ => grp_fixed_point_mul_fu_653_n_25,
      \exitcond_flatten8_reg_1708_reg[0]\ => \exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      icmp_reg_1717 => icmp_reg_1717,
      \inStream_V_data_V_0_state_reg[0]\ => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      kernel_8(1) => kernel_8(31),
      kernel_8(0) => kernel_8(0),
      \outStream_V_data_V_1_state_reg[1]\(0) => outStream_V_data_V_1_ack_in,
      p_57_in => p_57_in,
      tmp99_cast_fu_1437_p1(22 downto 0) => tmp99_cast_fu_1437_p1(22 downto 0),
      tmp_1_reg_137(21 downto 0) => tmp_1_reg_137_18(21 downto 0),
      tmp_3_fu_38_p2(30 downto 0) => tmp_3_fu_38_p2_7(31 downto 1),
      tmp_8_fu_103_p2(20 downto 0) => tmp_8_fu_103_p2_17(21 downto 1),
      tmp_fu_88_p2(0) => tmp_fu_88_p2_16(31)
    );
\icmp_reg_1717[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => icmp_fu_1008_p2,
      I1 => \exitcond_flatten8_reg_1708[0]_i_1_n_0\,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => grp_fixed_point_mul_fu_653_n_25,
      I4 => icmp_reg_1717,
      O => \icmp_reg_1717[0]_i_1_n_0\
    );
\icmp_reg_1717_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_reg_1717[0]_i_1_n_0\,
      Q => icmp_reg_1717,
      R => '0'
    );
\inStream_V_data_V_0_payload_A[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_wr,
      I1 => inStream_V_data_V_0_ack_in,
      I2 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      O => inStream_V_data_V_0_load_A
    );
\inStream_V_data_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(0),
      Q => inStream_V_data_V_0_payload_A(0),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(10),
      Q => inStream_V_data_V_0_payload_A(10),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(11),
      Q => inStream_V_data_V_0_payload_A(11),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(12),
      Q => inStream_V_data_V_0_payload_A(12),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(13),
      Q => inStream_V_data_V_0_payload_A(13),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(14),
      Q => inStream_V_data_V_0_payload_A(14),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(15),
      Q => inStream_V_data_V_0_payload_A(15),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(16),
      Q => inStream_V_data_V_0_payload_A(16),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(17),
      Q => inStream_V_data_V_0_payload_A(17),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(18),
      Q => inStream_V_data_V_0_payload_A(18),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(19),
      Q => inStream_V_data_V_0_payload_A(19),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(1),
      Q => inStream_V_data_V_0_payload_A(1),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(20),
      Q => inStream_V_data_V_0_payload_A(20),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(21),
      Q => inStream_V_data_V_0_payload_A(21),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(22),
      Q => inStream_V_data_V_0_payload_A(22),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(23),
      Q => inStream_V_data_V_0_payload_A(23),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(24),
      Q => inStream_V_data_V_0_payload_A(24),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(25),
      Q => inStream_V_data_V_0_payload_A(25),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(26),
      Q => inStream_V_data_V_0_payload_A(26),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(27),
      Q => inStream_V_data_V_0_payload_A(27),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(28),
      Q => inStream_V_data_V_0_payload_A(28),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(29),
      Q => inStream_V_data_V_0_payload_A(29),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(2),
      Q => inStream_V_data_V_0_payload_A(2),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(30),
      Q => inStream_V_data_V_0_payload_A(30),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(31),
      Q => inStream_V_data_V_0_payload_A(31),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(3),
      Q => inStream_V_data_V_0_payload_A(3),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(4),
      Q => inStream_V_data_V_0_payload_A(4),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(5),
      Q => inStream_V_data_V_0_payload_A(5),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(6),
      Q => inStream_V_data_V_0_payload_A(6),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(7),
      Q => inStream_V_data_V_0_payload_A(7),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(8),
      Q => inStream_V_data_V_0_payload_A(8),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(9),
      Q => inStream_V_data_V_0_payload_A(9),
      R => '0'
    );
\inStream_V_data_V_0_payload_B[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_wr,
      I1 => inStream_V_data_V_0_ack_in,
      I2 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      O => inStream_V_data_V_0_load_B
    );
\inStream_V_data_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(0),
      Q => inStream_V_data_V_0_payload_B(0),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(10),
      Q => inStream_V_data_V_0_payload_B(10),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(11),
      Q => inStream_V_data_V_0_payload_B(11),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(12),
      Q => inStream_V_data_V_0_payload_B(12),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(13),
      Q => inStream_V_data_V_0_payload_B(13),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(14),
      Q => inStream_V_data_V_0_payload_B(14),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(15),
      Q => inStream_V_data_V_0_payload_B(15),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(16),
      Q => inStream_V_data_V_0_payload_B(16),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(17),
      Q => inStream_V_data_V_0_payload_B(17),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(18),
      Q => inStream_V_data_V_0_payload_B(18),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(19),
      Q => inStream_V_data_V_0_payload_B(19),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(1),
      Q => inStream_V_data_V_0_payload_B(1),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(20),
      Q => inStream_V_data_V_0_payload_B(20),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(21),
      Q => inStream_V_data_V_0_payload_B(21),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(22),
      Q => inStream_V_data_V_0_payload_B(22),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(23),
      Q => inStream_V_data_V_0_payload_B(23),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(24),
      Q => inStream_V_data_V_0_payload_B(24),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(25),
      Q => inStream_V_data_V_0_payload_B(25),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(26),
      Q => inStream_V_data_V_0_payload_B(26),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(27),
      Q => inStream_V_data_V_0_payload_B(27),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(28),
      Q => inStream_V_data_V_0_payload_B(28),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(29),
      Q => inStream_V_data_V_0_payload_B(29),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(2),
      Q => inStream_V_data_V_0_payload_B(2),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(30),
      Q => inStream_V_data_V_0_payload_B(30),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(31),
      Q => inStream_V_data_V_0_payload_B(31),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(3),
      Q => inStream_V_data_V_0_payload_B(3),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(4),
      Q => inStream_V_data_V_0_payload_B(4),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(5),
      Q => inStream_V_data_V_0_payload_B(5),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(6),
      Q => inStream_V_data_V_0_payload_B(6),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(7),
      Q => inStream_V_data_V_0_payload_B(7),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(8),
      Q => inStream_V_data_V_0_payload_B(8),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(9),
      Q => inStream_V_data_V_0_payload_B(9),
      R => '0'
    );
inStream_V_data_V_0_sel_rd_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inStream_V_data_V_0_sel0,
      I1 => inStream_V_data_V_0_sel,
      O => inStream_V_data_V_0_sel_rd_i_1_n_0
    );
inStream_V_data_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_V_data_V_0_sel_rd_i_1_n_0,
      Q => inStream_V_data_V_0_sel,
      R => ap_rst_n_inv
    );
inStream_V_data_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => inStream_V_data_V_0_ack_in,
      I1 => inStream_TVALID,
      I2 => inStream_V_data_V_0_sel_wr,
      O => inStream_V_data_V_0_sel_wr_i_1_n_0
    );
inStream_V_data_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_V_data_V_0_sel_wr_i_1_n_0,
      Q => inStream_V_data_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\inStream_V_data_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCC088"
    )
        port map (
      I0 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I1 => ap_rst_n,
      I2 => inStream_TVALID,
      I3 => inStream_V_data_V_0_ack_in,
      I4 => \inStream_V_data_V_0_state[1]_i_2_n_0\,
      O => \inStream_V_data_V_0_state[0]_i_1_n_0\
    );
\inStream_V_data_V_0_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => inStream_TVALID,
      I1 => inStream_V_data_V_0_ack_in,
      I2 => \inStream_V_data_V_0_state[1]_i_2_n_0\,
      O => inStream_V_data_V_0_state(1)
    );
\inStream_V_data_V_0_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF000000"
    )
        port map (
      I0 => \exitcond1_reg_1538_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I4 => \inStream_V_dest_V_0_state[1]_i_4_n_0\,
      I5 => \window_2_1_fu_184[31]_i_3_n_0\,
      O => \inStream_V_data_V_0_state[1]_i_2_n_0\
    );
\inStream_V_data_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \inStream_V_data_V_0_state[0]_i_1_n_0\,
      Q => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      R => '0'
    );
\inStream_V_data_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_V_data_V_0_state(1),
      Q => inStream_V_data_V_0_ack_in,
      R => ap_rst_n_inv
    );
\inStream_V_dest_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2AA0000"
    )
        port map (
      I0 => \inStream_V_dest_V_0_state_reg_n_0_[0]\,
      I1 => inStream_V_data_V_0_sel0,
      I2 => inStream_TVALID,
      I3 => \^instream_tready\,
      I4 => ap_rst_n,
      O => \inStream_V_dest_V_0_state[0]_i_1_n_0\
    );
\inStream_V_dest_V_0_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \inStream_V_dest_V_0_state_reg_n_0_[0]\,
      I1 => inStream_V_data_V_0_sel0,
      I2 => inStream_TVALID,
      I3 => \^instream_tready\,
      O => inStream_V_dest_V_0_state(1)
    );
\inStream_V_dest_V_0_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBFBBBBBBB"
    )
        port map (
      I0 => \window_2_1_fu_184[31]_i_3_n_0\,
      I1 => \inStream_V_dest_V_0_state[1]_i_4_n_0\,
      I2 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \exitcond1_reg_1538_reg_n_0_[0]\,
      O => inStream_V_data_V_0_sel0
    );
\inStream_V_dest_V_0_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \exitcond4_reg_1563_reg_n_0_[0]\,
      O => \inStream_V_dest_V_0_state[1]_i_4_n_0\
    );
\inStream_V_dest_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \inStream_V_dest_V_0_state[0]_i_1_n_0\,
      Q => \inStream_V_dest_V_0_state_reg_n_0_[0]\,
      R => '0'
    );
\inStream_V_dest_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_V_dest_V_0_state(1),
      Q => \^instream_tready\,
      R => ap_rst_n_inv
    );
\indvar_flatten6_reg_467[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \indvar_flatten6_reg_467_reg__0\(0),
      O => indvar_flatten_next7_fu_989_p2(0)
    );
\indvar_flatten6_reg_467[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten6_reg_467_reg__0\(0),
      I1 => \indvar_flatten6_reg_467_reg__0\(1),
      O => indvar_flatten_next7_fu_989_p2(1)
    );
\indvar_flatten6_reg_467[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \indvar_flatten6_reg_467_reg__0\(2),
      I1 => \indvar_flatten6_reg_467_reg__0\(1),
      I2 => \indvar_flatten6_reg_467_reg__0\(0),
      O => indvar_flatten_next7_fu_989_p2(2)
    );
\indvar_flatten6_reg_467[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \indvar_flatten6_reg_467_reg__0\(3),
      I1 => \indvar_flatten6_reg_467_reg__0\(0),
      I2 => \indvar_flatten6_reg_467_reg__0\(1),
      I3 => \indvar_flatten6_reg_467_reg__0\(2),
      O => indvar_flatten_next7_fu_989_p2(3)
    );
\indvar_flatten6_reg_467[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => grp_fixed_point_mul_fu_653_n_25,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => \exitcond_flatten8_reg_1708[0]_i_1_n_0\,
      I4 => ap_CS_fsm_state9,
      O => indvar_flatten6_reg_467
    );
\indvar_flatten6_reg_467[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => grp_fixed_point_mul_fu_653_n_25,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => \exitcond_flatten8_reg_1708[0]_i_1_n_0\,
      O => indvar_flatten6_reg_4670
    );
\indvar_flatten6_reg_467[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \indvar_flatten6_reg_467_reg__0\(4),
      I1 => \indvar_flatten6_reg_467_reg__0\(2),
      I2 => \indvar_flatten6_reg_467_reg__0\(1),
      I3 => \indvar_flatten6_reg_467_reg__0\(0),
      I4 => \indvar_flatten6_reg_467_reg__0\(3),
      O => indvar_flatten_next7_fu_989_p2(4)
    );
\indvar_flatten6_reg_467_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_reg_4670,
      D => indvar_flatten_next7_fu_989_p2(0),
      Q => \indvar_flatten6_reg_467_reg__0\(0),
      R => indvar_flatten6_reg_467
    );
\indvar_flatten6_reg_467_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_reg_4670,
      D => indvar_flatten_next7_fu_989_p2(1),
      Q => \indvar_flatten6_reg_467_reg__0\(1),
      R => indvar_flatten6_reg_467
    );
\indvar_flatten6_reg_467_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_reg_4670,
      D => indvar_flatten_next7_fu_989_p2(2),
      Q => \indvar_flatten6_reg_467_reg__0\(2),
      R => indvar_flatten6_reg_467
    );
\indvar_flatten6_reg_467_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_reg_4670,
      D => indvar_flatten_next7_fu_989_p2(3),
      Q => \indvar_flatten6_reg_467_reg__0\(3),
      R => indvar_flatten6_reg_467
    );
\indvar_flatten6_reg_467_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_reg_4670,
      D => indvar_flatten_next7_fu_989_p2(4),
      Q => \indvar_flatten6_reg_467_reg__0\(4),
      R => indvar_flatten6_reg_467
    );
\indvar_flatten_reg_398[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_398(0),
      O => indvar_flatten_next_fu_802_p2(0)
    );
\indvar_flatten_reg_398[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten_reg_398(0),
      I1 => indvar_flatten_reg_398(1),
      O => indvar_flatten_next_fu_802_p2(1)
    );
\indvar_flatten_reg_398[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => indvar_flatten_reg_398(0),
      I2 => indvar_flatten_reg_398(1),
      I3 => indvar_flatten_reg_398(2),
      O => \indvar_flatten_reg_398[2]_i_1_n_0\
    );
\indvar_flatten_reg_398[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => indvar_flatten_reg_398(2),
      I1 => indvar_flatten_reg_398(1),
      I2 => indvar_flatten_reg_398(0),
      O => indvar_flatten_next_fu_802_p2(2)
    );
\indvar_flatten_reg_398_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_398[2]_i_1_n_0\,
      D => indvar_flatten_next_fu_802_p2(0),
      Q => indvar_flatten_reg_398(0),
      R => ap_CS_fsm_state7
    );
\indvar_flatten_reg_398_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_398[2]_i_1_n_0\,
      D => indvar_flatten_next_fu_802_p2(1),
      Q => indvar_flatten_reg_398(1),
      R => ap_CS_fsm_state7
    );
\indvar_flatten_reg_398_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_398[2]_i_1_n_0\,
      D => indvar_flatten_next_fu_802_p2(2),
      Q => indvar_flatten_reg_398(2),
      R => ap_CS_fsm_state7
    );
\lineBuffer_0_2_reg_316[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \cond_reg_1542_reg_n_0_[0]\,
      I1 => \exitcond1_reg_1538_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      O => lineBuffer_0_2_reg_316
    );
\lineBuffer_0_2_reg_316_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(0),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[0]\,
      R => '0'
    );
\lineBuffer_0_2_reg_316_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(10),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[10]\,
      R => '0'
    );
\lineBuffer_0_2_reg_316_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(11),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[11]\,
      R => '0'
    );
\lineBuffer_0_2_reg_316_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(12),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[12]\,
      R => '0'
    );
\lineBuffer_0_2_reg_316_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(13),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[13]\,
      R => '0'
    );
\lineBuffer_0_2_reg_316_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(14),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[14]\,
      R => '0'
    );
\lineBuffer_0_2_reg_316_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(15),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[15]\,
      R => '0'
    );
\lineBuffer_0_2_reg_316_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(16),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[16]\,
      R => '0'
    );
\lineBuffer_0_2_reg_316_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(17),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[17]\,
      R => '0'
    );
\lineBuffer_0_2_reg_316_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(18),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[18]\,
      R => '0'
    );
\lineBuffer_0_2_reg_316_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(19),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[19]\,
      R => '0'
    );
\lineBuffer_0_2_reg_316_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(1),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[1]\,
      R => '0'
    );
\lineBuffer_0_2_reg_316_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(20),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[20]\,
      R => '0'
    );
\lineBuffer_0_2_reg_316_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(21),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[21]\,
      R => '0'
    );
\lineBuffer_0_2_reg_316_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(22),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[22]\,
      R => '0'
    );
\lineBuffer_0_2_reg_316_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(23),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[23]\,
      R => '0'
    );
\lineBuffer_0_2_reg_316_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(24),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[24]\,
      R => '0'
    );
\lineBuffer_0_2_reg_316_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(25),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[25]\,
      R => '0'
    );
\lineBuffer_0_2_reg_316_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(26),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[26]\,
      R => '0'
    );
\lineBuffer_0_2_reg_316_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(27),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[27]\,
      R => '0'
    );
\lineBuffer_0_2_reg_316_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(28),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[28]\,
      R => '0'
    );
\lineBuffer_0_2_reg_316_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(29),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[29]\,
      R => '0'
    );
\lineBuffer_0_2_reg_316_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(2),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[2]\,
      R => '0'
    );
\lineBuffer_0_2_reg_316_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(30),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[30]\,
      R => '0'
    );
\lineBuffer_0_2_reg_316_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(31),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[31]\,
      R => '0'
    );
\lineBuffer_0_2_reg_316_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(3),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[3]\,
      R => '0'
    );
\lineBuffer_0_2_reg_316_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(4),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[4]\,
      R => '0'
    );
\lineBuffer_0_2_reg_316_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(5),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[5]\,
      R => '0'
    );
\lineBuffer_0_2_reg_316_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(6),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[6]\,
      R => '0'
    );
\lineBuffer_0_2_reg_316_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(7),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[7]\,
      R => '0'
    );
\lineBuffer_0_2_reg_316_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(8),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[8]\,
      R => '0'
    );
\lineBuffer_0_2_reg_316_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_316,
      D => inStream_V_data_V_0_data_out(9),
      Q => \lineBuffer_0_2_reg_316_reg_n_0_[9]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_550[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFFD00000200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => tmp_13_reg_1736(1),
      I4 => tmp_13_reg_1736(0),
      I5 => ap_CS_fsm_state9,
      O => lineBuffer_1_2_3_reg_510
    );
\lineBuffer_0_2_s_reg_550_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_31,
      Q => lineBuffer_0_2_s_reg_550(0),
      R => '0'
    );
\lineBuffer_0_2_s_reg_550_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_21,
      Q => lineBuffer_0_2_s_reg_550(10),
      R => '0'
    );
\lineBuffer_0_2_s_reg_550_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_20,
      Q => lineBuffer_0_2_s_reg_550(11),
      R => '0'
    );
\lineBuffer_0_2_s_reg_550_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_19,
      Q => lineBuffer_0_2_s_reg_550(12),
      R => '0'
    );
\lineBuffer_0_2_s_reg_550_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_18,
      Q => lineBuffer_0_2_s_reg_550(13),
      R => '0'
    );
\lineBuffer_0_2_s_reg_550_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_17,
      Q => lineBuffer_0_2_s_reg_550(14),
      R => '0'
    );
\lineBuffer_0_2_s_reg_550_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_16,
      Q => lineBuffer_0_2_s_reg_550(15),
      R => '0'
    );
\lineBuffer_0_2_s_reg_550_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_15,
      Q => lineBuffer_0_2_s_reg_550(16),
      R => '0'
    );
\lineBuffer_0_2_s_reg_550_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_14,
      Q => lineBuffer_0_2_s_reg_550(17),
      R => '0'
    );
\lineBuffer_0_2_s_reg_550_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_13,
      Q => lineBuffer_0_2_s_reg_550(18),
      R => '0'
    );
\lineBuffer_0_2_s_reg_550_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_12,
      Q => lineBuffer_0_2_s_reg_550(19),
      R => '0'
    );
\lineBuffer_0_2_s_reg_550_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_30,
      Q => lineBuffer_0_2_s_reg_550(1),
      R => '0'
    );
\lineBuffer_0_2_s_reg_550_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_11,
      Q => lineBuffer_0_2_s_reg_550(20),
      R => '0'
    );
\lineBuffer_0_2_s_reg_550_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_10,
      Q => lineBuffer_0_2_s_reg_550(21),
      R => '0'
    );
\lineBuffer_0_2_s_reg_550_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_9,
      Q => lineBuffer_0_2_s_reg_550(22),
      R => '0'
    );
\lineBuffer_0_2_s_reg_550_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_8,
      Q => lineBuffer_0_2_s_reg_550(23),
      R => '0'
    );
\lineBuffer_0_2_s_reg_550_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_7,
      Q => lineBuffer_0_2_s_reg_550(24),
      R => '0'
    );
\lineBuffer_0_2_s_reg_550_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_6,
      Q => lineBuffer_0_2_s_reg_550(25),
      R => '0'
    );
\lineBuffer_0_2_s_reg_550_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_5,
      Q => lineBuffer_0_2_s_reg_550(26),
      R => '0'
    );
\lineBuffer_0_2_s_reg_550_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_4,
      Q => lineBuffer_0_2_s_reg_550(27),
      R => '0'
    );
\lineBuffer_0_2_s_reg_550_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_3,
      Q => lineBuffer_0_2_s_reg_550(28),
      R => '0'
    );
\lineBuffer_0_2_s_reg_550_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_2,
      Q => lineBuffer_0_2_s_reg_550(29),
      R => '0'
    );
\lineBuffer_0_2_s_reg_550_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_29,
      Q => lineBuffer_0_2_s_reg_550(2),
      R => '0'
    );
\lineBuffer_0_2_s_reg_550_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_1,
      Q => lineBuffer_0_2_s_reg_550(30),
      R => '0'
    );
\lineBuffer_0_2_s_reg_550_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_0,
      Q => lineBuffer_0_2_s_reg_550(31),
      R => '0'
    );
\lineBuffer_0_2_s_reg_550_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_28,
      Q => lineBuffer_0_2_s_reg_550(3),
      R => '0'
    );
\lineBuffer_0_2_s_reg_550_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_27,
      Q => lineBuffer_0_2_s_reg_550(4),
      R => '0'
    );
\lineBuffer_0_2_s_reg_550_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_26,
      Q => lineBuffer_0_2_s_reg_550(5),
      R => '0'
    );
\lineBuffer_0_2_s_reg_550_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_25,
      Q => lineBuffer_0_2_s_reg_550(6),
      R => '0'
    );
\lineBuffer_0_2_s_reg_550_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_24,
      Q => lineBuffer_0_2_s_reg_550(7),
      R => '0'
    );
\lineBuffer_0_2_s_reg_550_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_23,
      Q => lineBuffer_0_2_s_reg_550(8),
      R => '0'
    );
\lineBuffer_0_2_s_reg_550_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => cnn_conv_d4x4_k3xcud_U4_n_22,
      Q => lineBuffer_0_2_s_reg_550(9),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(0),
      Q => lineBuffer_0_3_15_reg_1750(0),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(10),
      Q => lineBuffer_0_3_15_reg_1750(10),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(11),
      Q => lineBuffer_0_3_15_reg_1750(11),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(12),
      Q => lineBuffer_0_3_15_reg_1750(12),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(13),
      Q => lineBuffer_0_3_15_reg_1750(13),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(14),
      Q => lineBuffer_0_3_15_reg_1750(14),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(15),
      Q => lineBuffer_0_3_15_reg_1750(15),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(16),
      Q => lineBuffer_0_3_15_reg_1750(16),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(17),
      Q => lineBuffer_0_3_15_reg_1750(17),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(18),
      Q => lineBuffer_0_3_15_reg_1750(18),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(19),
      Q => lineBuffer_0_3_15_reg_1750(19),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(1),
      Q => lineBuffer_0_3_15_reg_1750(1),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(20),
      Q => lineBuffer_0_3_15_reg_1750(20),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(21),
      Q => lineBuffer_0_3_15_reg_1750(21),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(22),
      Q => lineBuffer_0_3_15_reg_1750(22),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(23),
      Q => lineBuffer_0_3_15_reg_1750(23),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(24),
      Q => lineBuffer_0_3_15_reg_1750(24),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(25),
      Q => lineBuffer_0_3_15_reg_1750(25),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(26),
      Q => lineBuffer_0_3_15_reg_1750(26),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(27),
      Q => lineBuffer_0_3_15_reg_1750(27),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(28),
      Q => lineBuffer_0_3_15_reg_1750(28),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(29),
      Q => lineBuffer_0_3_15_reg_1750(29),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(2),
      Q => lineBuffer_0_3_15_reg_1750(2),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(30),
      Q => lineBuffer_0_3_15_reg_1750(30),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(31),
      Q => lineBuffer_0_3_15_reg_1750(31),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(3),
      Q => lineBuffer_0_3_15_reg_1750(3),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(4),
      Q => lineBuffer_0_3_15_reg_1750(4),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(5),
      Q => lineBuffer_0_3_15_reg_1750(5),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(6),
      Q => lineBuffer_0_3_15_reg_1750(6),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(7),
      Q => lineBuffer_0_3_15_reg_1750(7),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(8),
      Q => lineBuffer_0_3_15_reg_1750(8),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1750_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => lineBuffer_0_3_15_fu_1203_p6(9),
      Q => lineBuffer_0_3_15_reg_1750(9),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFDFD02000000"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => tmp_13_reg_1736(1),
      I4 => tmp_13_reg_1736(0),
      I5 => ap_CS_fsm_state9,
      O => lineBuffer_1_3_3_reg_500
    );
\lineBuffer_0_3_3_reg_540_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_95,
      Q => lineBuffer_0_3_3_reg_540(0),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_85,
      Q => lineBuffer_0_3_3_reg_540(10),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_84,
      Q => lineBuffer_0_3_3_reg_540(11),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_83,
      Q => lineBuffer_0_3_3_reg_540(12),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_82,
      Q => lineBuffer_0_3_3_reg_540(13),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_81,
      Q => lineBuffer_0_3_3_reg_540(14),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_80,
      Q => lineBuffer_0_3_3_reg_540(15),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_79,
      Q => lineBuffer_0_3_3_reg_540(16),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_78,
      Q => lineBuffer_0_3_3_reg_540(17),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_77,
      Q => lineBuffer_0_3_3_reg_540(18),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_76,
      Q => lineBuffer_0_3_3_reg_540(19),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_94,
      Q => lineBuffer_0_3_3_reg_540(1),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_75,
      Q => lineBuffer_0_3_3_reg_540(20),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_74,
      Q => lineBuffer_0_3_3_reg_540(21),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_73,
      Q => lineBuffer_0_3_3_reg_540(22),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_72,
      Q => lineBuffer_0_3_3_reg_540(23),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_71,
      Q => lineBuffer_0_3_3_reg_540(24),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_70,
      Q => lineBuffer_0_3_3_reg_540(25),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_69,
      Q => lineBuffer_0_3_3_reg_540(26),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_68,
      Q => lineBuffer_0_3_3_reg_540(27),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_67,
      Q => lineBuffer_0_3_3_reg_540(28),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_66,
      Q => lineBuffer_0_3_3_reg_540(29),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_93,
      Q => lineBuffer_0_3_3_reg_540(2),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_65,
      Q => lineBuffer_0_3_3_reg_540(30),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_64,
      Q => lineBuffer_0_3_3_reg_540(31),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_92,
      Q => lineBuffer_0_3_3_reg_540(3),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_91,
      Q => lineBuffer_0_3_3_reg_540(4),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_90,
      Q => lineBuffer_0_3_3_reg_540(5),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_89,
      Q => lineBuffer_0_3_3_reg_540(6),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_88,
      Q => lineBuffer_0_3_3_reg_540(7),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_87,
      Q => lineBuffer_0_3_3_reg_540(8),
      R => '0'
    );
\lineBuffer_0_3_3_reg_540_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => cnn_conv_d4x4_k3xcud_U4_n_86,
      Q => lineBuffer_0_3_3_reg_540(9),
      R => '0'
    );
\lineBuffer_0_3_5_fu_176[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2_reg_rep_n_0,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I3 => tmp_13_reg_1736(0),
      I4 => tmp_13_reg_1736(1),
      O => lineBuffer_0_3_5_fu_176
    );
\lineBuffer_0_3_5_fu_176[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter1_reg_n_0,
      I1 => icmp_reg_1717,
      I2 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I3 => \exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I4 => grp_fixed_point_mul_fu_653_n_26,
      O => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\
    );
\lineBuffer_0_3_5_fu_176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(0),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[0]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_176_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(10),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[10]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_176_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(11),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[11]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_176_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(12),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[12]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_176_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(13),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[13]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_176_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(14),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[14]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_176_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(15),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[15]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_176_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(16),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[16]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_176_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(17),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[17]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_176_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(18),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[18]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_176_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(19),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[19]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_176_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(1),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[1]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_176_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(20),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[20]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_176_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(21),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[21]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_176_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(22),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[22]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_176_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(23),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[23]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_176_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(24),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[24]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_176_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(25),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[25]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_176_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(26),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[26]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_176_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(27),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[27]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_176_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(28),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[28]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_176_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(29),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[29]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_176_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(2),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[2]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_176_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(30),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[30]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_176_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(31),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[31]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_176_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(3),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[3]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_176_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(4),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[4]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_176_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(5),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[5]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_176_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(6),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[6]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_176_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(7),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[7]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_176_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(8),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[8]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_176_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_5_fu_176,
      D => lineBuffer_0_3_15_fu_1203_p6(9),
      Q => \lineBuffer_0_3_5_fu_176_reg_n_0_[9]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2_reg_rep_n_0,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      I3 => tmp_13_reg_1736(1),
      I4 => tmp_13_reg_1736(0),
      O => lineBuffer_0_3_8_fu_180
    );
\lineBuffer_0_3_8_fu_180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(0),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[0]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(10),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[10]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(11),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[11]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(12),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[12]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(13),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[13]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(14),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[14]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(15),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[15]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(16),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[16]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(17),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[17]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(18),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[18]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(19),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[19]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(1),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[1]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(20),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[20]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(21),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[21]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(22),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[22]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(23),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[23]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(24),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[24]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(25),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[25]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(26),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[26]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(27),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[27]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(28),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[28]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(29),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[29]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(2),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[2]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(30),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[30]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(31),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[31]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(3),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[3]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(4),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[4]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(5),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[5]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(6),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[6]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(7),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[7]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(8),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[8]\,
      R => '0'
    );
\lineBuffer_0_3_8_fu_180_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_8_fu_180,
      D => lineBuffer_0_3_15_fu_1203_p6(9),
      Q => \lineBuffer_0_3_8_fu_180_reg_n_0_[9]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \exitcond1_reg_1538_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I4 => \cond_reg_1542_reg_n_0_[0]\,
      O => lineBuffer_0_3_reg_304
    );
\lineBuffer_0_3_reg_304_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(0),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[0]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(10),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[10]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(11),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[11]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(12),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[12]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(13),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[13]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(14),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[14]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(15),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[15]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(16),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[16]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(17),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[17]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(18),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[18]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(19),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[19]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(1),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[1]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(20),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[20]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(21),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[21]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(22),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[22]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(23),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[23]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(24),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[24]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(25),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[25]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(26),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[26]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(27),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[27]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(28),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[28]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(29),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[29]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(2),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[2]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(30),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[30]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(31),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[31]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(3),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[3]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(4),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[4]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(5),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[5]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(6),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[6]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(7),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[7]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(8),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[8]\,
      R => '0'
    );
\lineBuffer_0_3_reg_304_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_304,
      D => inStream_V_data_V_0_data_out(9),
      Q => \lineBuffer_0_3_reg_304_reg_n_0_[9]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(0),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[0]\,
      O => \lineBuffer_1_2_3_reg_510[0]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(10),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[10]\,
      O => \lineBuffer_1_2_3_reg_510[10]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(11),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[11]\,
      O => \lineBuffer_1_2_3_reg_510[11]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(12),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[12]\,
      O => \lineBuffer_1_2_3_reg_510[12]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(13),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[13]\,
      O => \lineBuffer_1_2_3_reg_510[13]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(14),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[14]\,
      O => \lineBuffer_1_2_3_reg_510[14]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(15),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[15]\,
      O => \lineBuffer_1_2_3_reg_510[15]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(16),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[16]\,
      O => \lineBuffer_1_2_3_reg_510[16]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(17),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[17]\,
      O => \lineBuffer_1_2_3_reg_510[17]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(18),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[18]\,
      O => \lineBuffer_1_2_3_reg_510[18]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(19),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[19]\,
      O => \lineBuffer_1_2_3_reg_510[19]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(1),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[1]\,
      O => \lineBuffer_1_2_3_reg_510[1]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(20),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[20]\,
      O => \lineBuffer_1_2_3_reg_510[20]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(21),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[21]\,
      O => \lineBuffer_1_2_3_reg_510[21]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(22),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[22]\,
      O => \lineBuffer_1_2_3_reg_510[22]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(23),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[23]\,
      O => \lineBuffer_1_2_3_reg_510[23]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(24),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[24]\,
      O => \lineBuffer_1_2_3_reg_510[24]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(25),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[25]\,
      O => \lineBuffer_1_2_3_reg_510[25]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(26),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[26]\,
      O => \lineBuffer_1_2_3_reg_510[26]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(27),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[27]\,
      O => \lineBuffer_1_2_3_reg_510[27]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(28),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[28]\,
      O => \lineBuffer_1_2_3_reg_510[28]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(29),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[29]\,
      O => \lineBuffer_1_2_3_reg_510[29]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(2),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[2]\,
      O => \lineBuffer_1_2_3_reg_510[2]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(30),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[30]\,
      O => \lineBuffer_1_2_3_reg_510[30]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(31),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[31]\,
      O => \lineBuffer_1_2_3_reg_510[31]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(3),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[3]\,
      O => \lineBuffer_1_2_3_reg_510[3]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(4),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[4]\,
      O => \lineBuffer_1_2_3_reg_510[4]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(5),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[5]\,
      O => \lineBuffer_1_2_3_reg_510[5]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(6),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[6]\,
      O => \lineBuffer_1_2_3_reg_510[6]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(7),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[7]\,
      O => \lineBuffer_1_2_3_reg_510[7]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(8),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[8]\,
      O => \lineBuffer_1_2_3_reg_510[8]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__1_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__1_n_0\,
      I3 => window_2_1_fu_184(9),
      I4 => \lineBuffer_1_2_reg_351_reg_n_0_[9]\,
      O => \lineBuffer_1_2_3_reg_510[9]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_510_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[0]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[0]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[10]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[10]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[11]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[11]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[12]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[12]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[13]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[13]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[14]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[14]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[15]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[15]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[16]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[16]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[17]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[17]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[18]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[18]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[19]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[19]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[1]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[1]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[20]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[20]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[21]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[21]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[22]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[22]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[23]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[23]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[24]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[24]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[25]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[25]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[26]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[26]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[27]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[27]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[28]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[28]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[29]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[29]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[2]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[2]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[30]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[30]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[31]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[31]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[3]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[3]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[4]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[4]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[5]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[5]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[6]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[6]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[7]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[7]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[8]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[8]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_510_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_510,
      D => \lineBuffer_1_2_3_reg_510[9]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_510_reg_n_0_[9]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => tmp_9_reg_1572(1),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \exitcond4_reg_1563_reg_n_0_[0]\,
      I5 => tmp_9_reg_1572(0),
      O => lineBuffer_1_2_reg_351
    );
\lineBuffer_1_2_reg_351_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(0),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[0]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(10),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[10]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(11),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[11]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(12),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[12]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(13),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[13]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(14),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[14]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(15),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[15]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(16),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[16]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(17),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[17]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(18),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[18]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(19),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[19]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(1),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[1]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(20),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[20]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(21),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[21]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(22),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[22]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(23),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[23]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(24),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[24]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(25),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[25]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(26),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[26]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(27),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[27]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(28),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[28]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(29),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[29]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(2),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[2]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(30),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[30]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(31),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[31]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(3),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[3]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(4),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[4]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(5),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[5]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(6),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[6]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(7),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[7]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(8),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[8]\,
      R => '0'
    );
\lineBuffer_1_2_reg_351_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_351,
      D => inStream_V_data_V_0_data_out(9),
      Q => \lineBuffer_1_2_reg_351_reg_n_0_[9]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_520[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(0),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[0]\,
      O => \lineBuffer_1_3_17_reg_520[0]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(10),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[10]\,
      O => \lineBuffer_1_3_17_reg_520[10]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(11),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[11]\,
      O => \lineBuffer_1_3_17_reg_520[11]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(12),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[12]\,
      O => \lineBuffer_1_3_17_reg_520[12]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(13),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[13]\,
      O => \lineBuffer_1_3_17_reg_520[13]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(14),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[14]\,
      O => \lineBuffer_1_3_17_reg_520[14]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(15),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[15]\,
      O => \lineBuffer_1_3_17_reg_520[15]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(16),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[16]\,
      O => \lineBuffer_1_3_17_reg_520[16]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(17),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[17]\,
      O => \lineBuffer_1_3_17_reg_520[17]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(18),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[18]\,
      O => \lineBuffer_1_3_17_reg_520[18]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(19),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[19]\,
      O => \lineBuffer_1_3_17_reg_520[19]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(1),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[1]\,
      O => \lineBuffer_1_3_17_reg_520[1]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(20),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[20]\,
      O => \lineBuffer_1_3_17_reg_520[20]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(21),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[21]\,
      O => \lineBuffer_1_3_17_reg_520[21]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(22),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[22]\,
      O => \lineBuffer_1_3_17_reg_520[22]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(23),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[23]\,
      O => \lineBuffer_1_3_17_reg_520[23]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(24),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[24]\,
      O => \lineBuffer_1_3_17_reg_520[24]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(25),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[25]\,
      O => \lineBuffer_1_3_17_reg_520[25]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(26),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[26]\,
      O => \lineBuffer_1_3_17_reg_520[26]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(27),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[27]\,
      O => \lineBuffer_1_3_17_reg_520[27]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(28),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[28]\,
      O => \lineBuffer_1_3_17_reg_520[28]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(29),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[29]\,
      O => \lineBuffer_1_3_17_reg_520[29]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(2),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[2]\,
      O => \lineBuffer_1_3_17_reg_520[2]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(30),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[30]\,
      O => \lineBuffer_1_3_17_reg_520[30]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFFD00000200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => tmp_13_reg_1736(0),
      I4 => tmp_13_reg_1736(1),
      I5 => ap_CS_fsm_state9,
      O => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(31),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[31]\,
      O => \lineBuffer_1_3_17_reg_520[31]_i_2_n_0\
    );
\lineBuffer_1_3_17_reg_520[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(3),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[3]\,
      O => \lineBuffer_1_3_17_reg_520[3]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(4),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[4]\,
      O => \lineBuffer_1_3_17_reg_520[4]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(5),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[5]\,
      O => \lineBuffer_1_3_17_reg_520[5]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(6),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[6]\,
      O => \lineBuffer_1_3_17_reg_520[6]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(7),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[7]\,
      O => \lineBuffer_1_3_17_reg_520[7]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(8),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[8]\,
      O => \lineBuffer_1_3_17_reg_520[8]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(9),
      I4 => \lineBuffer_1_3_5_reg_363_reg_n_0_[9]\,
      O => \lineBuffer_1_3_17_reg_520[9]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_520_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[0]_i_1_n_0\,
      Q => lineBuffer_1_3_17_reg_520(0),
      R => '0'
    );
\lineBuffer_1_3_17_reg_520_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[10]_i_1_n_0\,
      Q => lineBuffer_1_3_17_reg_520(10),
      R => '0'
    );
\lineBuffer_1_3_17_reg_520_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[11]_i_1_n_0\,
      Q => lineBuffer_1_3_17_reg_520(11),
      R => '0'
    );
\lineBuffer_1_3_17_reg_520_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[12]_i_1_n_0\,
      Q => lineBuffer_1_3_17_reg_520(12),
      R => '0'
    );
\lineBuffer_1_3_17_reg_520_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[13]_i_1_n_0\,
      Q => lineBuffer_1_3_17_reg_520(13),
      R => '0'
    );
\lineBuffer_1_3_17_reg_520_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[14]_i_1_n_0\,
      Q => lineBuffer_1_3_17_reg_520(14),
      R => '0'
    );
\lineBuffer_1_3_17_reg_520_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[15]_i_1_n_0\,
      Q => lineBuffer_1_3_17_reg_520(15),
      R => '0'
    );
\lineBuffer_1_3_17_reg_520_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[16]_i_1_n_0\,
      Q => lineBuffer_1_3_17_reg_520(16),
      R => '0'
    );
\lineBuffer_1_3_17_reg_520_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[17]_i_1_n_0\,
      Q => lineBuffer_1_3_17_reg_520(17),
      R => '0'
    );
\lineBuffer_1_3_17_reg_520_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[18]_i_1_n_0\,
      Q => lineBuffer_1_3_17_reg_520(18),
      R => '0'
    );
\lineBuffer_1_3_17_reg_520_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[19]_i_1_n_0\,
      Q => lineBuffer_1_3_17_reg_520(19),
      R => '0'
    );
\lineBuffer_1_3_17_reg_520_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[1]_i_1_n_0\,
      Q => lineBuffer_1_3_17_reg_520(1),
      R => '0'
    );
\lineBuffer_1_3_17_reg_520_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[20]_i_1_n_0\,
      Q => lineBuffer_1_3_17_reg_520(20),
      R => '0'
    );
\lineBuffer_1_3_17_reg_520_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[21]_i_1_n_0\,
      Q => lineBuffer_1_3_17_reg_520(21),
      R => '0'
    );
\lineBuffer_1_3_17_reg_520_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[22]_i_1_n_0\,
      Q => lineBuffer_1_3_17_reg_520(22),
      R => '0'
    );
\lineBuffer_1_3_17_reg_520_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[23]_i_1_n_0\,
      Q => lineBuffer_1_3_17_reg_520(23),
      R => '0'
    );
\lineBuffer_1_3_17_reg_520_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[24]_i_1_n_0\,
      Q => lineBuffer_1_3_17_reg_520(24),
      R => '0'
    );
\lineBuffer_1_3_17_reg_520_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[25]_i_1_n_0\,
      Q => lineBuffer_1_3_17_reg_520(25),
      R => '0'
    );
\lineBuffer_1_3_17_reg_520_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[26]_i_1_n_0\,
      Q => lineBuffer_1_3_17_reg_520(26),
      R => '0'
    );
\lineBuffer_1_3_17_reg_520_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[27]_i_1_n_0\,
      Q => lineBuffer_1_3_17_reg_520(27),
      R => '0'
    );
\lineBuffer_1_3_17_reg_520_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[28]_i_1_n_0\,
      Q => lineBuffer_1_3_17_reg_520(28),
      R => '0'
    );
\lineBuffer_1_3_17_reg_520_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[29]_i_1_n_0\,
      Q => lineBuffer_1_3_17_reg_520(29),
      R => '0'
    );
\lineBuffer_1_3_17_reg_520_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[2]_i_1_n_0\,
      Q => lineBuffer_1_3_17_reg_520(2),
      R => '0'
    );
\lineBuffer_1_3_17_reg_520_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[30]_i_1_n_0\,
      Q => lineBuffer_1_3_17_reg_520(30),
      R => '0'
    );
\lineBuffer_1_3_17_reg_520_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[31]_i_2_n_0\,
      Q => lineBuffer_1_3_17_reg_520(31),
      R => '0'
    );
\lineBuffer_1_3_17_reg_520_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[3]_i_1_n_0\,
      Q => lineBuffer_1_3_17_reg_520(3),
      R => '0'
    );
\lineBuffer_1_3_17_reg_520_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[4]_i_1_n_0\,
      Q => lineBuffer_1_3_17_reg_520(4),
      R => '0'
    );
\lineBuffer_1_3_17_reg_520_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[5]_i_1_n_0\,
      Q => lineBuffer_1_3_17_reg_520(5),
      R => '0'
    );
\lineBuffer_1_3_17_reg_520_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[6]_i_1_n_0\,
      Q => lineBuffer_1_3_17_reg_520(6),
      R => '0'
    );
\lineBuffer_1_3_17_reg_520_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[7]_i_1_n_0\,
      Q => lineBuffer_1_3_17_reg_520(7),
      R => '0'
    );
\lineBuffer_1_3_17_reg_520_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[8]_i_1_n_0\,
      Q => lineBuffer_1_3_17_reg_520(8),
      R => '0'
    );
\lineBuffer_1_3_17_reg_520_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_520[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_520[9]_i_1_n_0\,
      Q => lineBuffer_1_3_17_reg_520(9),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(0),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[0]\,
      O => \lineBuffer_1_3_1_reg_530[0]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(10),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[10]\,
      O => \lineBuffer_1_3_1_reg_530[10]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(11),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[11]\,
      O => \lineBuffer_1_3_1_reg_530[11]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(12),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[12]\,
      O => \lineBuffer_1_3_1_reg_530[12]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(13),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[13]\,
      O => \lineBuffer_1_3_1_reg_530[13]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(14),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[14]\,
      O => \lineBuffer_1_3_1_reg_530[14]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(15),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[15]\,
      O => \lineBuffer_1_3_1_reg_530[15]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(16),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[16]\,
      O => \lineBuffer_1_3_1_reg_530[16]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(17),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[17]\,
      O => \lineBuffer_1_3_1_reg_530[17]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(18),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[18]\,
      O => \lineBuffer_1_3_1_reg_530[18]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(19),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[19]\,
      O => \lineBuffer_1_3_1_reg_530[19]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(1),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[1]\,
      O => \lineBuffer_1_3_1_reg_530[1]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(20),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[20]\,
      O => \lineBuffer_1_3_1_reg_530[20]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(21),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[21]\,
      O => \lineBuffer_1_3_1_reg_530[21]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(22),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[22]\,
      O => \lineBuffer_1_3_1_reg_530[22]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(23),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[23]\,
      O => \lineBuffer_1_3_1_reg_530[23]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(24),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[24]\,
      O => \lineBuffer_1_3_1_reg_530[24]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(25),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[25]\,
      O => \lineBuffer_1_3_1_reg_530[25]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(26),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[26]\,
      O => \lineBuffer_1_3_1_reg_530[26]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(27),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[27]\,
      O => \lineBuffer_1_3_1_reg_530[27]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(28),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[28]\,
      O => \lineBuffer_1_3_1_reg_530[28]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(29),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[29]\,
      O => \lineBuffer_1_3_1_reg_530[29]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(2),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[2]\,
      O => \lineBuffer_1_3_1_reg_530[2]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(30),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[30]\,
      O => \lineBuffer_1_3_1_reg_530[30]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFF00000002"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => tmp_13_reg_1736(1),
      I4 => tmp_13_reg_1736(0),
      I5 => ap_CS_fsm_state9,
      O => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(31),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[31]\,
      O => \lineBuffer_1_3_1_reg_530[31]_i_2_n_0\
    );
\lineBuffer_1_3_1_reg_530[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(3),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[3]\,
      O => \lineBuffer_1_3_1_reg_530[3]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(4),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[4]\,
      O => \lineBuffer_1_3_1_reg_530[4]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(5),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[5]\,
      O => \lineBuffer_1_3_1_reg_530[5]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(6),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[6]\,
      O => \lineBuffer_1_3_1_reg_530[6]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(7),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[7]\,
      O => \lineBuffer_1_3_1_reg_530[7]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(8),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[8]\,
      O => \lineBuffer_1_3_1_reg_530[8]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I3 => window_2_1_fu_184(9),
      I4 => \lineBuffer_1_3_8_reg_375_reg_n_0_[9]\,
      O => \lineBuffer_1_3_1_reg_530[9]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_530_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[0]_i_1_n_0\,
      Q => lineBuffer_1_3_1_reg_530(0),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[10]_i_1_n_0\,
      Q => lineBuffer_1_3_1_reg_530(10),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[11]_i_1_n_0\,
      Q => lineBuffer_1_3_1_reg_530(11),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[12]_i_1_n_0\,
      Q => lineBuffer_1_3_1_reg_530(12),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[13]_i_1_n_0\,
      Q => lineBuffer_1_3_1_reg_530(13),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[14]_i_1_n_0\,
      Q => lineBuffer_1_3_1_reg_530(14),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[15]_i_1_n_0\,
      Q => lineBuffer_1_3_1_reg_530(15),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[16]_i_1_n_0\,
      Q => lineBuffer_1_3_1_reg_530(16),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[17]_i_1_n_0\,
      Q => lineBuffer_1_3_1_reg_530(17),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[18]_i_1_n_0\,
      Q => lineBuffer_1_3_1_reg_530(18),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[19]_i_1_n_0\,
      Q => lineBuffer_1_3_1_reg_530(19),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[1]_i_1_n_0\,
      Q => lineBuffer_1_3_1_reg_530(1),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[20]_i_1_n_0\,
      Q => lineBuffer_1_3_1_reg_530(20),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[21]_i_1_n_0\,
      Q => lineBuffer_1_3_1_reg_530(21),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[22]_i_1_n_0\,
      Q => lineBuffer_1_3_1_reg_530(22),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[23]_i_1_n_0\,
      Q => lineBuffer_1_3_1_reg_530(23),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[24]_i_1_n_0\,
      Q => lineBuffer_1_3_1_reg_530(24),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[25]_i_1_n_0\,
      Q => lineBuffer_1_3_1_reg_530(25),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[26]_i_1_n_0\,
      Q => lineBuffer_1_3_1_reg_530(26),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[27]_i_1_n_0\,
      Q => lineBuffer_1_3_1_reg_530(27),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[28]_i_1_n_0\,
      Q => lineBuffer_1_3_1_reg_530(28),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[29]_i_1_n_0\,
      Q => lineBuffer_1_3_1_reg_530(29),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[2]_i_1_n_0\,
      Q => lineBuffer_1_3_1_reg_530(2),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[30]_i_1_n_0\,
      Q => lineBuffer_1_3_1_reg_530(30),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[31]_i_2_n_0\,
      Q => lineBuffer_1_3_1_reg_530(31),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[3]_i_1_n_0\,
      Q => lineBuffer_1_3_1_reg_530(3),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[4]_i_1_n_0\,
      Q => lineBuffer_1_3_1_reg_530(4),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[5]_i_1_n_0\,
      Q => lineBuffer_1_3_1_reg_530(5),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[6]_i_1_n_0\,
      Q => lineBuffer_1_3_1_reg_530(6),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[7]_i_1_n_0\,
      Q => lineBuffer_1_3_1_reg_530(7),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[8]_i_1_n_0\,
      Q => lineBuffer_1_3_1_reg_530(8),
      R => '0'
    );
\lineBuffer_1_3_1_reg_530_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_530[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_530[9]_i_1_n_0\,
      Q => lineBuffer_1_3_1_reg_530(9),
      R => '0'
    );
\lineBuffer_1_3_3_reg_500[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(0),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[0]\,
      O => \lineBuffer_1_3_3_reg_500[0]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(10),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[10]\,
      O => \lineBuffer_1_3_3_reg_500[10]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(11),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[11]\,
      O => \lineBuffer_1_3_3_reg_500[11]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(12),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[12]\,
      O => \lineBuffer_1_3_3_reg_500[12]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(13),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[13]\,
      O => \lineBuffer_1_3_3_reg_500[13]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(14),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[14]\,
      O => \lineBuffer_1_3_3_reg_500[14]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(15),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[15]\,
      O => \lineBuffer_1_3_3_reg_500[15]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(16),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[16]\,
      O => \lineBuffer_1_3_3_reg_500[16]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(17),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[17]\,
      O => \lineBuffer_1_3_3_reg_500[17]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(18),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[18]\,
      O => \lineBuffer_1_3_3_reg_500[18]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(19),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[19]\,
      O => \lineBuffer_1_3_3_reg_500[19]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(1),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[1]\,
      O => \lineBuffer_1_3_3_reg_500[1]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(20),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[20]\,
      O => \lineBuffer_1_3_3_reg_500[20]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(21),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[21]\,
      O => \lineBuffer_1_3_3_reg_500[21]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(22),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[22]\,
      O => \lineBuffer_1_3_3_reg_500[22]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(23),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[23]\,
      O => \lineBuffer_1_3_3_reg_500[23]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(24),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[24]\,
      O => \lineBuffer_1_3_3_reg_500[24]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(25),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[25]\,
      O => \lineBuffer_1_3_3_reg_500[25]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(26),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[26]\,
      O => \lineBuffer_1_3_3_reg_500[26]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(27),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[27]\,
      O => \lineBuffer_1_3_3_reg_500[27]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(28),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[28]\,
      O => \lineBuffer_1_3_3_reg_500[28]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(29),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[29]\,
      O => \lineBuffer_1_3_3_reg_500[29]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(2),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[2]\,
      O => \lineBuffer_1_3_3_reg_500[2]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(30),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[30]\,
      O => \lineBuffer_1_3_3_reg_500[30]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(31),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[31]\,
      O => \lineBuffer_1_3_3_reg_500[31]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(3),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[3]\,
      O => \lineBuffer_1_3_3_reg_500[3]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(4),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[4]\,
      O => \lineBuffer_1_3_3_reg_500[4]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(5),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[5]\,
      O => \lineBuffer_1_3_3_reg_500[5]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(6),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[6]\,
      O => \lineBuffer_1_3_3_reg_500[6]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(7),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[7]\,
      O => \lineBuffer_1_3_3_reg_500[7]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(8),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[8]\,
      O => \lineBuffer_1_3_3_reg_500[8]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0200"
    )
        port map (
      I0 => \ap_enable_reg_pp3_iter2_reg_rep__0_n_0\,
      I1 => \lineBuffer_0_3_5_fu_176[31]_i_2_n_0\,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_2_1_fu_184(9),
      I4 => \lineBuffer_1_3_reg_339_reg_n_0_[9]\,
      O => \lineBuffer_1_3_3_reg_500[9]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_500_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[0]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[0]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_500_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[10]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[10]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_500_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[11]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[11]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_500_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[12]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[12]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_500_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[13]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[13]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_500_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[14]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[14]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_500_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[15]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[15]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_500_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[16]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[16]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_500_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[17]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[17]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_500_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[18]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[18]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_500_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[19]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[19]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_500_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[1]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[1]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_500_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[20]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[20]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_500_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[21]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[21]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_500_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[22]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[22]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_500_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[23]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[23]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_500_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[24]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[24]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_500_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[25]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[25]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_500_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[26]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[26]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_500_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[27]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[27]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_500_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[28]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[28]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_500_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[29]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[29]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_500_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[2]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[2]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_500_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[30]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[30]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_500_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[31]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[31]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_500_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[3]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[3]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_500_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[4]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[4]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_500_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[5]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[5]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_500_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[6]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[6]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_500_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[7]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[7]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_500_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[8]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[8]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_500_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_500,
      D => \lineBuffer_1_3_3_reg_500[9]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_500_reg_n_0_[9]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => tmp_9_reg_1572(1),
      I1 => tmp_9_reg_1572(0),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp1_iter1,
      I5 => \exitcond4_reg_1563_reg_n_0_[0]\,
      O => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\
    );
\lineBuffer_1_3_5_reg_363_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(0),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[0]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(10),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[10]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(11),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[11]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(12),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[12]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(13),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[13]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(14),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[14]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(15),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[15]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(16),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[16]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(17),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[17]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(18),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[18]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(19),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[19]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(1),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[1]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(20),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[20]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(21),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[21]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(22),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[22]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(23),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[23]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(24),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[24]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(25),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[25]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(26),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[26]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(27),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[27]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(28),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[28]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(29),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[29]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(2),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[2]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(30),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[30]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(31),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[31]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(3),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[3]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(4),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[4]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(5),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[5]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(6),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[6]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(7),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[7]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(8),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[8]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_363_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_363[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(9),
      Q => \lineBuffer_1_3_5_reg_363_reg_n_0_[9]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => tmp_9_reg_1572(1),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \exitcond4_reg_1563_reg_n_0_[0]\,
      I5 => tmp_9_reg_1572(0),
      O => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\
    );
\lineBuffer_1_3_8_reg_375_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(0),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[0]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(10),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[10]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(11),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[11]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(12),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[12]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(13),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[13]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(14),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[14]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(15),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[15]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(16),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[16]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(17),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[17]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(18),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[18]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(19),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[19]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(1),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[1]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(20),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[20]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(21),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[21]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(22),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[22]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(23),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[23]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(24),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[24]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(25),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[25]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(26),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[26]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(27),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[27]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(28),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[28]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(29),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[29]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(2),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[2]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(30),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[30]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(31),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[31]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(3),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[3]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(4),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[4]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(5),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[5]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(6),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[6]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(7),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[7]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(8),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[8]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_375_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_375[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(9),
      Q => \lineBuffer_1_3_8_reg_375_reg_n_0_[9]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(0),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(0),
      O => inStream_V_data_V_0_data_out(0)
    );
\lineBuffer_1_3_reg_339[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(10),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(10),
      O => inStream_V_data_V_0_data_out(10)
    );
\lineBuffer_1_3_reg_339[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(11),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(11),
      O => inStream_V_data_V_0_data_out(11)
    );
\lineBuffer_1_3_reg_339[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(12),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(12),
      O => inStream_V_data_V_0_data_out(12)
    );
\lineBuffer_1_3_reg_339[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(13),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(13),
      O => inStream_V_data_V_0_data_out(13)
    );
\lineBuffer_1_3_reg_339[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(14),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(14),
      O => inStream_V_data_V_0_data_out(14)
    );
\lineBuffer_1_3_reg_339[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(15),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(15),
      O => inStream_V_data_V_0_data_out(15)
    );
\lineBuffer_1_3_reg_339[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(16),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(16),
      O => inStream_V_data_V_0_data_out(16)
    );
\lineBuffer_1_3_reg_339[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(17),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(17),
      O => inStream_V_data_V_0_data_out(17)
    );
\lineBuffer_1_3_reg_339[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(18),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(18),
      O => inStream_V_data_V_0_data_out(18)
    );
\lineBuffer_1_3_reg_339[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(19),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(19),
      O => inStream_V_data_V_0_data_out(19)
    );
\lineBuffer_1_3_reg_339[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(1),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(1),
      O => inStream_V_data_V_0_data_out(1)
    );
\lineBuffer_1_3_reg_339[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(20),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(20),
      O => inStream_V_data_V_0_data_out(20)
    );
\lineBuffer_1_3_reg_339[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(21),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(21),
      O => inStream_V_data_V_0_data_out(21)
    );
\lineBuffer_1_3_reg_339[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(22),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(22),
      O => inStream_V_data_V_0_data_out(22)
    );
\lineBuffer_1_3_reg_339[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(23),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(23),
      O => inStream_V_data_V_0_data_out(23)
    );
\lineBuffer_1_3_reg_339[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(24),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(24),
      O => inStream_V_data_V_0_data_out(24)
    );
\lineBuffer_1_3_reg_339[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(25),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(25),
      O => inStream_V_data_V_0_data_out(25)
    );
\lineBuffer_1_3_reg_339[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(26),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(26),
      O => inStream_V_data_V_0_data_out(26)
    );
\lineBuffer_1_3_reg_339[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(27),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(27),
      O => inStream_V_data_V_0_data_out(27)
    );
\lineBuffer_1_3_reg_339[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(28),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(28),
      O => inStream_V_data_V_0_data_out(28)
    );
\lineBuffer_1_3_reg_339[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(29),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(29),
      O => inStream_V_data_V_0_data_out(29)
    );
\lineBuffer_1_3_reg_339[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(2),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(2),
      O => inStream_V_data_V_0_data_out(2)
    );
\lineBuffer_1_3_reg_339[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(30),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(30),
      O => inStream_V_data_V_0_data_out(30)
    );
\lineBuffer_1_3_reg_339[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => tmp_9_reg_1572(1),
      I1 => tmp_9_reg_1572(0),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp1_iter1,
      I5 => \exitcond4_reg_1563_reg_n_0_[0]\,
      O => lineBuffer_1_3_reg_339
    );
\lineBuffer_1_3_reg_339[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(31),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(31),
      O => inStream_V_data_V_0_data_out(31)
    );
\lineBuffer_1_3_reg_339[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(3),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(3),
      O => inStream_V_data_V_0_data_out(3)
    );
\lineBuffer_1_3_reg_339[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(4),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(4),
      O => inStream_V_data_V_0_data_out(4)
    );
\lineBuffer_1_3_reg_339[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(5),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(5),
      O => inStream_V_data_V_0_data_out(5)
    );
\lineBuffer_1_3_reg_339[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(6),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(6),
      O => inStream_V_data_V_0_data_out(6)
    );
\lineBuffer_1_3_reg_339[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(7),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(7),
      O => inStream_V_data_V_0_data_out(7)
    );
\lineBuffer_1_3_reg_339[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(8),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(8),
      O => inStream_V_data_V_0_data_out(8)
    );
\lineBuffer_1_3_reg_339[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(9),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(9),
      O => inStream_V_data_V_0_data_out(9)
    );
\lineBuffer_1_3_reg_339_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(0),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[0]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(10),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[10]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(11),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[11]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(12),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[12]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(13),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[13]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(14),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[14]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(15),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[15]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(16),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[16]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(17),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[17]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(18),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[18]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(19),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[19]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(1),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[1]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(20),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[20]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(21),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[21]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(22),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[22]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(23),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[23]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(24),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[24]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(25),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[25]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(26),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[26]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(27),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[27]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(28),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[28]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(29),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[29]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(2),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[2]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(30),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[30]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(31),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[31]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(3),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[3]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(4),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[4]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(5),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[5]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(6),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[6]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(7),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[7]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(8),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[8]\,
      R => '0'
    );
\lineBuffer_1_3_reg_339_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_339,
      D => inStream_V_data_V_0_data_out(9),
      Q => \lineBuffer_1_3_reg_339_reg_n_0_[9]\,
      R => '0'
    );
\outStream_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(0),
      I1 => outStream_V_data_V_1_payload_A(0),
      I2 => outStream_V_data_V_1_sel,
      O => \^outstream_tdata\(0)
    );
\outStream_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(10),
      I1 => outStream_V_data_V_1_payload_A(10),
      I2 => outStream_V_data_V_1_sel,
      O => \^outstream_tdata\(10)
    );
\outStream_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(11),
      I1 => outStream_V_data_V_1_payload_A(11),
      I2 => outStream_V_data_V_1_sel,
      O => \^outstream_tdata\(11)
    );
\outStream_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(12),
      I1 => outStream_V_data_V_1_payload_A(12),
      I2 => outStream_V_data_V_1_sel,
      O => \^outstream_tdata\(12)
    );
\outStream_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(13),
      I1 => outStream_V_data_V_1_payload_A(13),
      I2 => outStream_V_data_V_1_sel,
      O => \^outstream_tdata\(13)
    );
\outStream_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(14),
      I1 => outStream_V_data_V_1_payload_A(14),
      I2 => outStream_V_data_V_1_sel,
      O => \^outstream_tdata\(14)
    );
\outStream_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(15),
      I1 => outStream_V_data_V_1_payload_A(15),
      I2 => outStream_V_data_V_1_sel,
      O => \^outstream_tdata\(15)
    );
\outStream_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(16),
      I1 => outStream_V_data_V_1_payload_A(16),
      I2 => outStream_V_data_V_1_sel,
      O => \^outstream_tdata\(16)
    );
\outStream_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(17),
      I1 => outStream_V_data_V_1_payload_A(17),
      I2 => outStream_V_data_V_1_sel,
      O => \^outstream_tdata\(17)
    );
\outStream_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(18),
      I1 => outStream_V_data_V_1_payload_A(18),
      I2 => outStream_V_data_V_1_sel,
      O => \^outstream_tdata\(18)
    );
\outStream_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(19),
      I1 => outStream_V_data_V_1_payload_A(19),
      I2 => outStream_V_data_V_1_sel,
      O => \^outstream_tdata\(19)
    );
\outStream_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(1),
      I1 => outStream_V_data_V_1_payload_A(1),
      I2 => outStream_V_data_V_1_sel,
      O => \^outstream_tdata\(1)
    );
\outStream_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(20),
      I1 => outStream_V_data_V_1_payload_A(20),
      I2 => outStream_V_data_V_1_sel,
      O => \^outstream_tdata\(20)
    );
\outStream_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(21),
      I1 => outStream_V_data_V_1_payload_A(21),
      I2 => outStream_V_data_V_1_sel,
      O => \^outstream_tdata\(21)
    );
\outStream_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(22),
      I1 => outStream_V_data_V_1_payload_A(22),
      I2 => outStream_V_data_V_1_sel,
      O => \^outstream_tdata\(22)
    );
\outStream_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(23),
      I1 => outStream_V_data_V_1_payload_A(23),
      I2 => outStream_V_data_V_1_sel,
      O => \^outstream_tdata\(23)
    );
\outStream_TDATA[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(24),
      I1 => outStream_V_data_V_1_payload_A(24),
      I2 => outStream_V_data_V_1_sel,
      O => \^outstream_tdata\(24)
    );
\outStream_TDATA[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(25),
      I1 => outStream_V_data_V_1_payload_A(25),
      I2 => outStream_V_data_V_1_sel,
      O => \^outstream_tdata\(25)
    );
\outStream_TDATA[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(31),
      I1 => outStream_V_data_V_1_payload_A(31),
      I2 => outStream_V_data_V_1_sel,
      O => \^outstream_tdata\(31)
    );
\outStream_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(2),
      I1 => outStream_V_data_V_1_payload_A(2),
      I2 => outStream_V_data_V_1_sel,
      O => \^outstream_tdata\(2)
    );
\outStream_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(3),
      I1 => outStream_V_data_V_1_payload_A(3),
      I2 => outStream_V_data_V_1_sel,
      O => \^outstream_tdata\(3)
    );
\outStream_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(4),
      I1 => outStream_V_data_V_1_payload_A(4),
      I2 => outStream_V_data_V_1_sel,
      O => \^outstream_tdata\(4)
    );
\outStream_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(5),
      I1 => outStream_V_data_V_1_payload_A(5),
      I2 => outStream_V_data_V_1_sel,
      O => \^outstream_tdata\(5)
    );
\outStream_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(6),
      I1 => outStream_V_data_V_1_payload_A(6),
      I2 => outStream_V_data_V_1_sel,
      O => \^outstream_tdata\(6)
    );
\outStream_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(7),
      I1 => outStream_V_data_V_1_payload_A(7),
      I2 => outStream_V_data_V_1_sel,
      O => \^outstream_tdata\(7)
    );
\outStream_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(8),
      I1 => outStream_V_data_V_1_payload_A(8),
      I2 => outStream_V_data_V_1_sel,
      O => \^outstream_tdata\(8)
    );
\outStream_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(9),
      I1 => outStream_V_data_V_1_payload_A(9),
      I2 => outStream_V_data_V_1_sel,
      O => \^outstream_tdata\(9)
    );
\outStream_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => outStream_V_last_V_1_payload_B,
      I1 => outStream_V_last_V_1_sel,
      I2 => outStream_V_last_V_1_payload_A,
      O => outStream_TLAST(0)
    );
\outStream_V_data_V_1_payload_A[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp6_reg_1790(8),
      I1 => tmp8_reg_1795(8),
      O => \outStream_V_data_V_1_payload_A[11]_i_10_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_reg_1785(11),
      I1 => tmp9_fu_1469_p2(11),
      O => \outStream_V_data_V_1_payload_A[11]_i_2_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_reg_1785(10),
      I1 => tmp9_fu_1469_p2(10),
      O => \outStream_V_data_V_1_payload_A[11]_i_3_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_reg_1785(9),
      I1 => tmp9_fu_1469_p2(9),
      O => \outStream_V_data_V_1_payload_A[11]_i_4_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_reg_1785(8),
      I1 => tmp9_fu_1469_p2(8),
      O => \outStream_V_data_V_1_payload_A[11]_i_5_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp6_reg_1790(11),
      I1 => tmp8_reg_1795(11),
      O => \outStream_V_data_V_1_payload_A[11]_i_7_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp6_reg_1790(10),
      I1 => tmp8_reg_1795(10),
      O => \outStream_V_data_V_1_payload_A[11]_i_8_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp6_reg_1790(9),
      I1 => tmp8_reg_1795(9),
      O => \outStream_V_data_V_1_payload_A[11]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp6_reg_1790(12),
      I1 => tmp8_reg_1795(12),
      O => \outStream_V_data_V_1_payload_A[15]_i_10_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_reg_1785(15),
      I1 => tmp9_fu_1469_p2(15),
      O => \outStream_V_data_V_1_payload_A[15]_i_2_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_reg_1785(14),
      I1 => tmp9_fu_1469_p2(14),
      O => \outStream_V_data_V_1_payload_A[15]_i_3_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_reg_1785(13),
      I1 => tmp9_fu_1469_p2(13),
      O => \outStream_V_data_V_1_payload_A[15]_i_4_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_reg_1785(12),
      I1 => tmp9_fu_1469_p2(12),
      O => \outStream_V_data_V_1_payload_A[15]_i_5_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp6_reg_1790(15),
      I1 => tmp8_reg_1795(15),
      O => \outStream_V_data_V_1_payload_A[15]_i_7_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp6_reg_1790(14),
      I1 => tmp8_reg_1795(14),
      O => \outStream_V_data_V_1_payload_A[15]_i_8_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp6_reg_1790(13),
      I1 => tmp8_reg_1795(13),
      O => \outStream_V_data_V_1_payload_A[15]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp6_reg_1790(16),
      I1 => tmp8_reg_1795(16),
      O => \outStream_V_data_V_1_payload_A[19]_i_10_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_reg_1785(19),
      I1 => tmp9_fu_1469_p2(19),
      O => \outStream_V_data_V_1_payload_A[19]_i_2_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_reg_1785(18),
      I1 => tmp9_fu_1469_p2(18),
      O => \outStream_V_data_V_1_payload_A[19]_i_3_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_reg_1785(17),
      I1 => tmp9_fu_1469_p2(17),
      O => \outStream_V_data_V_1_payload_A[19]_i_4_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_reg_1785(16),
      I1 => tmp9_fu_1469_p2(16),
      O => \outStream_V_data_V_1_payload_A[19]_i_5_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp6_reg_1790(19),
      I1 => tmp8_reg_1795(19),
      O => \outStream_V_data_V_1_payload_A[19]_i_7_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp6_reg_1790(18),
      I1 => tmp8_reg_1795(18),
      O => \outStream_V_data_V_1_payload_A[19]_i_8_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp6_reg_1790(17),
      I1 => tmp8_reg_1795(17),
      O => \outStream_V_data_V_1_payload_A[19]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_reg_1785(23),
      I1 => tmp9_fu_1469_p2(23),
      O => \outStream_V_data_V_1_payload_A[23]_i_2_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_reg_1785(22),
      I1 => tmp9_fu_1469_p2(22),
      O => \outStream_V_data_V_1_payload_A[23]_i_3_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_reg_1785(21),
      I1 => tmp9_fu_1469_p2(21),
      O => \outStream_V_data_V_1_payload_A[23]_i_4_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_reg_1785(20),
      I1 => tmp9_fu_1469_p2(20),
      O => \outStream_V_data_V_1_payload_A[23]_i_5_n_0\
    );
\outStream_V_data_V_1_payload_A[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000D00"
    )
        port map (
      I0 => \outStream_V_data_V_1_state_reg_n_0_[0]\,
      I1 => outStream_V_data_V_1_ack_in,
      I2 => outStream_V_data_V_1_sel_wr,
      I3 => tmp_10_reg_1703,
      I4 => \outStream_V_data_V_1_payload_A_reg[25]_i_3_n_1\,
      O => \outStream_V_data_V_1_payload_A[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_A[25]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp8_reg_1795(23),
      O => \outStream_V_data_V_1_payload_A[25]_i_10_n_0\
    );
\outStream_V_data_V_1_payload_A[25]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp8_reg_1795(23),
      I1 => tmp6_reg_1790(23),
      O => \outStream_V_data_V_1_payload_A[25]_i_11_n_0\
    );
\outStream_V_data_V_1_payload_A[25]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp6_reg_1790(22),
      I1 => tmp8_reg_1795(22),
      O => \outStream_V_data_V_1_payload_A[25]_i_12_n_0\
    );
\outStream_V_data_V_1_payload_A[25]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp6_reg_1790(21),
      I1 => tmp8_reg_1795(21),
      O => \outStream_V_data_V_1_payload_A[25]_i_13_n_0\
    );
\outStream_V_data_V_1_payload_A[25]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp6_reg_1790(20),
      I1 => tmp8_reg_1795(20),
      O => \outStream_V_data_V_1_payload_A[25]_i_14_n_0\
    );
\outStream_V_data_V_1_payload_A[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => outStream_V_data_V_1_sel_wr,
      I1 => outStream_V_data_V_1_ack_in,
      I2 => \outStream_V_data_V_1_state_reg_n_0_[0]\,
      O => outStream_V_data_V_1_load_A
    );
\outStream_V_data_V_1_payload_A[25]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp9_fu_1469_p2(24),
      O => \outStream_V_data_V_1_payload_A[25]_i_5_n_0\
    );
\outStream_V_data_V_1_payload_A[25]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp9_fu_1469_p2(24),
      I1 => \outStream_V_data_V_1_payload_A_reg[25]_i_4_n_2\,
      O => \outStream_V_data_V_1_payload_A[25]_i_6_n_0\
    );
\outStream_V_data_V_1_payload_A[25]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp9_fu_1469_p2(24),
      I1 => tmp5_reg_1785(24),
      O => \outStream_V_data_V_1_payload_A[25]_i_7_n_0\
    );
\outStream_V_data_V_1_payload_A[25]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp8_reg_1795(23),
      I1 => tmp8_reg_1795(24),
      O => \outStream_V_data_V_1_payload_A[25]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1FFF1F101000101"
    )
        port map (
      I0 => \outStream_V_data_V_1_payload_A_reg[25]_i_3_n_1\,
      I1 => tmp_10_reg_1703,
      I2 => outStream_V_data_V_1_sel_wr,
      I3 => outStream_V_data_V_1_ack_in,
      I4 => \outStream_V_data_V_1_state_reg_n_0_[0]\,
      I5 => outStream_V_data_V_1_payload_A(31),
      O => \outStream_V_data_V_1_payload_A[31]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_A[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp6_reg_1790(0),
      I1 => tmp8_reg_1795(0),
      O => \outStream_V_data_V_1_payload_A[3]_i_10_n_0\
    );
\outStream_V_data_V_1_payload_A[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_reg_1785(3),
      I1 => tmp9_fu_1469_p2(3),
      O => \outStream_V_data_V_1_payload_A[3]_i_2_n_0\
    );
\outStream_V_data_V_1_payload_A[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_reg_1785(2),
      I1 => tmp9_fu_1469_p2(2),
      O => \outStream_V_data_V_1_payload_A[3]_i_3_n_0\
    );
\outStream_V_data_V_1_payload_A[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_reg_1785(1),
      I1 => tmp9_fu_1469_p2(1),
      O => \outStream_V_data_V_1_payload_A[3]_i_4_n_0\
    );
\outStream_V_data_V_1_payload_A[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_reg_1785(0),
      I1 => tmp9_fu_1469_p2(0),
      O => \outStream_V_data_V_1_payload_A[3]_i_5_n_0\
    );
\outStream_V_data_V_1_payload_A[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp6_reg_1790(3),
      I1 => tmp8_reg_1795(3),
      O => \outStream_V_data_V_1_payload_A[3]_i_7_n_0\
    );
\outStream_V_data_V_1_payload_A[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp6_reg_1790(2),
      I1 => tmp8_reg_1795(2),
      O => \outStream_V_data_V_1_payload_A[3]_i_8_n_0\
    );
\outStream_V_data_V_1_payload_A[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp6_reg_1790(1),
      I1 => tmp8_reg_1795(1),
      O => \outStream_V_data_V_1_payload_A[3]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp6_reg_1790(4),
      I1 => tmp8_reg_1795(4),
      O => \outStream_V_data_V_1_payload_A[7]_i_10_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_reg_1785(7),
      I1 => tmp9_fu_1469_p2(7),
      O => \outStream_V_data_V_1_payload_A[7]_i_2_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_reg_1785(6),
      I1 => tmp9_fu_1469_p2(6),
      O => \outStream_V_data_V_1_payload_A[7]_i_3_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_reg_1785(5),
      I1 => tmp9_fu_1469_p2(5),
      O => \outStream_V_data_V_1_payload_A[7]_i_4_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp5_reg_1785(4),
      I1 => tmp9_fu_1469_p2(4),
      O => \outStream_V_data_V_1_payload_A[7]_i_5_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp6_reg_1790(7),
      I1 => tmp8_reg_1795(7),
      O => \outStream_V_data_V_1_payload_A[7]_i_7_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp6_reg_1790(6),
      I1 => tmp8_reg_1795(6),
      O => \outStream_V_data_V_1_payload_A[7]_i_8_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp6_reg_1790(5),
      I1 => tmp8_reg_1795(5),
      O => \outStream_V_data_V_1_payload_A[7]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => result_4_2_2_i_cast1_fu_1485_p1(0),
      Q => outStream_V_data_V_1_payload_A(0),
      R => \outStream_V_data_V_1_payload_A[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => result_4_2_2_i_cast1_fu_1485_p1(10),
      Q => outStream_V_data_V_1_payload_A(10),
      R => \outStream_V_data_V_1_payload_A[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => result_4_2_2_i_cast1_fu_1485_p1(11),
      Q => outStream_V_data_V_1_payload_A(11),
      R => \outStream_V_data_V_1_payload_A[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[7]_i_1_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[11]_i_1_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[11]_i_1_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[11]_i_1_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp5_reg_1785(11 downto 8),
      O(3 downto 0) => result_4_2_2_i_cast1_fu_1485_p1(11 downto 8),
      S(3) => \outStream_V_data_V_1_payload_A[11]_i_2_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[11]_i_3_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[11]_i_4_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[11]_i_5_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[7]_i_6_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[11]_i_6_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[11]_i_6_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[11]_i_6_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[11]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp6_reg_1790(11 downto 8),
      O(3 downto 0) => tmp9_fu_1469_p2(11 downto 8),
      S(3) => \outStream_V_data_V_1_payload_A[11]_i_7_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[11]_i_8_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[11]_i_9_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[11]_i_10_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => result_4_2_2_i_cast1_fu_1485_p1(12),
      Q => outStream_V_data_V_1_payload_A(12),
      R => \outStream_V_data_V_1_payload_A[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => result_4_2_2_i_cast1_fu_1485_p1(13),
      Q => outStream_V_data_V_1_payload_A(13),
      R => \outStream_V_data_V_1_payload_A[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => result_4_2_2_i_cast1_fu_1485_p1(14),
      Q => outStream_V_data_V_1_payload_A(14),
      R => \outStream_V_data_V_1_payload_A[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => result_4_2_2_i_cast1_fu_1485_p1(15),
      Q => outStream_V_data_V_1_payload_A(15),
      R => \outStream_V_data_V_1_payload_A[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[11]_i_1_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[15]_i_1_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[15]_i_1_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[15]_i_1_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp5_reg_1785(15 downto 12),
      O(3 downto 0) => result_4_2_2_i_cast1_fu_1485_p1(15 downto 12),
      S(3) => \outStream_V_data_V_1_payload_A[15]_i_2_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[15]_i_3_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[15]_i_4_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[15]_i_5_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[11]_i_6_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[15]_i_6_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[15]_i_6_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[15]_i_6_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[15]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp6_reg_1790(15 downto 12),
      O(3 downto 0) => tmp9_fu_1469_p2(15 downto 12),
      S(3) => \outStream_V_data_V_1_payload_A[15]_i_7_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[15]_i_8_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[15]_i_9_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[15]_i_10_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => result_4_2_2_i_cast1_fu_1485_p1(16),
      Q => outStream_V_data_V_1_payload_A(16),
      R => \outStream_V_data_V_1_payload_A[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => result_4_2_2_i_cast1_fu_1485_p1(17),
      Q => outStream_V_data_V_1_payload_A(17),
      R => \outStream_V_data_V_1_payload_A[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => result_4_2_2_i_cast1_fu_1485_p1(18),
      Q => outStream_V_data_V_1_payload_A(18),
      R => \outStream_V_data_V_1_payload_A[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => result_4_2_2_i_cast1_fu_1485_p1(19),
      Q => outStream_V_data_V_1_payload_A(19),
      R => \outStream_V_data_V_1_payload_A[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[15]_i_1_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[19]_i_1_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[19]_i_1_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[19]_i_1_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp5_reg_1785(19 downto 16),
      O(3 downto 0) => result_4_2_2_i_cast1_fu_1485_p1(19 downto 16),
      S(3) => \outStream_V_data_V_1_payload_A[19]_i_2_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[19]_i_3_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[19]_i_4_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[19]_i_5_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[19]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[15]_i_6_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[19]_i_6_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[19]_i_6_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[19]_i_6_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[19]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp6_reg_1790(19 downto 16),
      O(3 downto 0) => tmp9_fu_1469_p2(19 downto 16),
      S(3) => \outStream_V_data_V_1_payload_A[19]_i_7_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[19]_i_8_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[19]_i_9_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[19]_i_10_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => result_4_2_2_i_cast1_fu_1485_p1(1),
      Q => outStream_V_data_V_1_payload_A(1),
      R => \outStream_V_data_V_1_payload_A[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => result_4_2_2_i_cast1_fu_1485_p1(20),
      Q => outStream_V_data_V_1_payload_A(20),
      R => \outStream_V_data_V_1_payload_A[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => result_4_2_2_i_cast1_fu_1485_p1(21),
      Q => outStream_V_data_V_1_payload_A(21),
      R => \outStream_V_data_V_1_payload_A[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => result_4_2_2_i_cast1_fu_1485_p1(22),
      Q => outStream_V_data_V_1_payload_A(22),
      R => \outStream_V_data_V_1_payload_A[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => result_4_2_2_i_cast1_fu_1485_p1(23),
      Q => outStream_V_data_V_1_payload_A(23),
      R => \outStream_V_data_V_1_payload_A[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[19]_i_1_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[23]_i_1_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[23]_i_1_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[23]_i_1_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp5_reg_1785(23 downto 20),
      O(3 downto 0) => result_4_2_2_i_cast1_fu_1485_p1(23 downto 20),
      S(3) => \outStream_V_data_V_1_payload_A[23]_i_2_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[23]_i_3_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[23]_i_4_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[23]_i_5_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => result_4_2_2_i_cast1_fu_1485_p1(24),
      Q => outStream_V_data_V_1_payload_A(24),
      R => \outStream_V_data_V_1_payload_A[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => result_4_2_2_i_cast1_fu_1485_p1(25),
      Q => outStream_V_data_V_1_payload_A(25),
      R => \outStream_V_data_V_1_payload_A[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[25]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[23]_i_1_n_0\,
      CO(3) => \NLW_outStream_V_data_V_1_payload_A_reg[25]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \outStream_V_data_V_1_payload_A_reg[25]_i_3_n_1\,
      CO(1) => \NLW_outStream_V_data_V_1_payload_A_reg[25]_i_3_CO_UNCONNECTED\(1),
      CO(0) => \outStream_V_data_V_1_payload_A_reg[25]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => tmp9_fu_1469_p2(24),
      DI(0) => \outStream_V_data_V_1_payload_A[25]_i_5_n_0\,
      O(3 downto 2) => \NLW_outStream_V_data_V_1_payload_A_reg[25]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => result_4_2_2_i_cast1_fu_1485_p1(25 downto 24),
      S(3 downto 2) => B"01",
      S(1) => \outStream_V_data_V_1_payload_A[25]_i_6_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[25]_i_7_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[25]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[25]_i_8_n_0\,
      CO(3 downto 2) => \NLW_outStream_V_data_V_1_payload_A_reg[25]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \outStream_V_data_V_1_payload_A_reg[25]_i_4_n_2\,
      CO(0) => \NLW_outStream_V_data_V_1_payload_A_reg[25]_i_4_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp8_reg_1795(23),
      O(3 downto 1) => \NLW_outStream_V_data_V_1_payload_A_reg[25]_i_4_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp9_fu_1469_p2(24),
      S(3 downto 1) => B"001",
      S(0) => \outStream_V_data_V_1_payload_A[25]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[25]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[19]_i_6_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[25]_i_8_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[25]_i_8_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[25]_i_8_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[25]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \outStream_V_data_V_1_payload_A[25]_i_10_n_0\,
      DI(2 downto 0) => tmp6_reg_1790(22 downto 20),
      O(3 downto 0) => tmp9_fu_1469_p2(23 downto 20),
      S(3) => \outStream_V_data_V_1_payload_A[25]_i_11_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[25]_i_12_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[25]_i_13_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[25]_i_14_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => result_4_2_2_i_cast1_fu_1485_p1(2),
      Q => outStream_V_data_V_1_payload_A(2),
      R => \outStream_V_data_V_1_payload_A[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_data_V_1_payload_A[31]_i_1_n_0\,
      Q => outStream_V_data_V_1_payload_A(31),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => result_4_2_2_i_cast1_fu_1485_p1(3),
      Q => outStream_V_data_V_1_payload_A(3),
      R => \outStream_V_data_V_1_payload_A[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \outStream_V_data_V_1_payload_A_reg[3]_i_1_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[3]_i_1_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[3]_i_1_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp5_reg_1785(3 downto 0),
      O(3 downto 0) => result_4_2_2_i_cast1_fu_1485_p1(3 downto 0),
      S(3) => \outStream_V_data_V_1_payload_A[3]_i_2_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[3]_i_3_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[3]_i_4_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[3]_i_5_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[3]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \outStream_V_data_V_1_payload_A_reg[3]_i_6_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[3]_i_6_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[3]_i_6_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[3]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp6_reg_1790(3 downto 0),
      O(3 downto 0) => tmp9_fu_1469_p2(3 downto 0),
      S(3) => \outStream_V_data_V_1_payload_A[3]_i_7_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[3]_i_8_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[3]_i_9_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[3]_i_10_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => result_4_2_2_i_cast1_fu_1485_p1(4),
      Q => outStream_V_data_V_1_payload_A(4),
      R => \outStream_V_data_V_1_payload_A[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => result_4_2_2_i_cast1_fu_1485_p1(5),
      Q => outStream_V_data_V_1_payload_A(5),
      R => \outStream_V_data_V_1_payload_A[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => result_4_2_2_i_cast1_fu_1485_p1(6),
      Q => outStream_V_data_V_1_payload_A(6),
      R => \outStream_V_data_V_1_payload_A[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => result_4_2_2_i_cast1_fu_1485_p1(7),
      Q => outStream_V_data_V_1_payload_A(7),
      R => \outStream_V_data_V_1_payload_A[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[3]_i_1_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[7]_i_1_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[7]_i_1_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[7]_i_1_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp5_reg_1785(7 downto 4),
      O(3 downto 0) => result_4_2_2_i_cast1_fu_1485_p1(7 downto 4),
      S(3) => \outStream_V_data_V_1_payload_A[7]_i_2_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[7]_i_3_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[7]_i_4_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[7]_i_5_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[3]_i_6_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[7]_i_6_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[7]_i_6_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[7]_i_6_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[7]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp6_reg_1790(7 downto 4),
      O(3 downto 0) => tmp9_fu_1469_p2(7 downto 4),
      S(3) => \outStream_V_data_V_1_payload_A[7]_i_7_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[7]_i_8_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[7]_i_9_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[7]_i_10_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => result_4_2_2_i_cast1_fu_1485_p1(8),
      Q => outStream_V_data_V_1_payload_A(8),
      R => \outStream_V_data_V_1_payload_A[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => result_4_2_2_i_cast1_fu_1485_p1(9),
      Q => outStream_V_data_V_1_payload_A(9),
      R => \outStream_V_data_V_1_payload_A[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_B[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D000"
    )
        port map (
      I0 => \outStream_V_data_V_1_state_reg_n_0_[0]\,
      I1 => outStream_V_data_V_1_ack_in,
      I2 => outStream_V_data_V_1_sel_wr,
      I3 => tmp_10_reg_1703,
      I4 => \outStream_V_data_V_1_payload_A_reg[25]_i_3_n_1\,
      O => \outStream_V_data_V_1_payload_B[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_B[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => outStream_V_data_V_1_sel_wr,
      I1 => outStream_V_data_V_1_ack_in,
      I2 => \outStream_V_data_V_1_state_reg_n_0_[0]\,
      O => outStream_V_data_V_1_load_B
    );
\outStream_V_data_V_1_payload_B[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFF1F1F10001010"
    )
        port map (
      I0 => \outStream_V_data_V_1_payload_A_reg[25]_i_3_n_1\,
      I1 => tmp_10_reg_1703,
      I2 => outStream_V_data_V_1_sel_wr,
      I3 => outStream_V_data_V_1_ack_in,
      I4 => \outStream_V_data_V_1_state_reg_n_0_[0]\,
      I5 => outStream_V_data_V_1_payload_B(31),
      O => \outStream_V_data_V_1_payload_B[31]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => result_4_2_2_i_cast1_fu_1485_p1(0),
      Q => outStream_V_data_V_1_payload_B(0),
      R => \outStream_V_data_V_1_payload_B[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => result_4_2_2_i_cast1_fu_1485_p1(10),
      Q => outStream_V_data_V_1_payload_B(10),
      R => \outStream_V_data_V_1_payload_B[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => result_4_2_2_i_cast1_fu_1485_p1(11),
      Q => outStream_V_data_V_1_payload_B(11),
      R => \outStream_V_data_V_1_payload_B[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => result_4_2_2_i_cast1_fu_1485_p1(12),
      Q => outStream_V_data_V_1_payload_B(12),
      R => \outStream_V_data_V_1_payload_B[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => result_4_2_2_i_cast1_fu_1485_p1(13),
      Q => outStream_V_data_V_1_payload_B(13),
      R => \outStream_V_data_V_1_payload_B[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => result_4_2_2_i_cast1_fu_1485_p1(14),
      Q => outStream_V_data_V_1_payload_B(14),
      R => \outStream_V_data_V_1_payload_B[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => result_4_2_2_i_cast1_fu_1485_p1(15),
      Q => outStream_V_data_V_1_payload_B(15),
      R => \outStream_V_data_V_1_payload_B[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => result_4_2_2_i_cast1_fu_1485_p1(16),
      Q => outStream_V_data_V_1_payload_B(16),
      R => \outStream_V_data_V_1_payload_B[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => result_4_2_2_i_cast1_fu_1485_p1(17),
      Q => outStream_V_data_V_1_payload_B(17),
      R => \outStream_V_data_V_1_payload_B[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => result_4_2_2_i_cast1_fu_1485_p1(18),
      Q => outStream_V_data_V_1_payload_B(18),
      R => \outStream_V_data_V_1_payload_B[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => result_4_2_2_i_cast1_fu_1485_p1(19),
      Q => outStream_V_data_V_1_payload_B(19),
      R => \outStream_V_data_V_1_payload_B[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => result_4_2_2_i_cast1_fu_1485_p1(1),
      Q => outStream_V_data_V_1_payload_B(1),
      R => \outStream_V_data_V_1_payload_B[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => result_4_2_2_i_cast1_fu_1485_p1(20),
      Q => outStream_V_data_V_1_payload_B(20),
      R => \outStream_V_data_V_1_payload_B[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => result_4_2_2_i_cast1_fu_1485_p1(21),
      Q => outStream_V_data_V_1_payload_B(21),
      R => \outStream_V_data_V_1_payload_B[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => result_4_2_2_i_cast1_fu_1485_p1(22),
      Q => outStream_V_data_V_1_payload_B(22),
      R => \outStream_V_data_V_1_payload_B[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => result_4_2_2_i_cast1_fu_1485_p1(23),
      Q => outStream_V_data_V_1_payload_B(23),
      R => \outStream_V_data_V_1_payload_B[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => result_4_2_2_i_cast1_fu_1485_p1(24),
      Q => outStream_V_data_V_1_payload_B(24),
      R => \outStream_V_data_V_1_payload_B[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => result_4_2_2_i_cast1_fu_1485_p1(25),
      Q => outStream_V_data_V_1_payload_B(25),
      R => \outStream_V_data_V_1_payload_B[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => result_4_2_2_i_cast1_fu_1485_p1(2),
      Q => outStream_V_data_V_1_payload_B(2),
      R => \outStream_V_data_V_1_payload_B[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_data_V_1_payload_B[31]_i_1_n_0\,
      Q => outStream_V_data_V_1_payload_B(31),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => result_4_2_2_i_cast1_fu_1485_p1(3),
      Q => outStream_V_data_V_1_payload_B(3),
      R => \outStream_V_data_V_1_payload_B[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => result_4_2_2_i_cast1_fu_1485_p1(4),
      Q => outStream_V_data_V_1_payload_B(4),
      R => \outStream_V_data_V_1_payload_B[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => result_4_2_2_i_cast1_fu_1485_p1(5),
      Q => outStream_V_data_V_1_payload_B(5),
      R => \outStream_V_data_V_1_payload_B[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => result_4_2_2_i_cast1_fu_1485_p1(6),
      Q => outStream_V_data_V_1_payload_B(6),
      R => \outStream_V_data_V_1_payload_B[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => result_4_2_2_i_cast1_fu_1485_p1(7),
      Q => outStream_V_data_V_1_payload_B(7),
      R => \outStream_V_data_V_1_payload_B[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => result_4_2_2_i_cast1_fu_1485_p1(8),
      Q => outStream_V_data_V_1_payload_B(8),
      R => \outStream_V_data_V_1_payload_B[25]_i_1_n_0\
    );
\outStream_V_data_V_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => result_4_2_2_i_cast1_fu_1485_p1(9),
      Q => outStream_V_data_V_1_payload_B(9),
      R => \outStream_V_data_V_1_payload_B[25]_i_1_n_0\
    );
outStream_V_data_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \outStream_V_data_V_1_state_reg_n_0_[0]\,
      I1 => outStream_TREADY,
      I2 => outStream_V_data_V_1_sel,
      O => outStream_V_data_V_1_sel_rd_i_1_n_0
    );
outStream_V_data_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_data_V_1_sel_rd_i_1_n_0,
      Q => outStream_V_data_V_1_sel,
      R => ap_rst_n_inv
    );
outStream_V_data_V_1_sel_wr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outStream_V_data_V_1_sel_wr040_out,
      I1 => outStream_V_data_V_1_sel_wr,
      O => outStream_V_data_V_1_sel_wr_i_1_n_0
    );
outStream_V_data_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_data_V_1_sel_wr_i_1_n_0,
      Q => outStream_V_data_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\outStream_V_data_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAA8888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => outStream_V_data_V_1_sel_wr040_out,
      I2 => outStream_V_data_V_1_ack_in,
      I3 => outStream_TREADY,
      I4 => \outStream_V_data_V_1_state_reg_n_0_[0]\,
      O => \outStream_V_data_V_1_state[0]_i_1_n_0\
    );
\outStream_V_data_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4FF"
    )
        port map (
      I0 => outStream_V_data_V_1_sel_wr040_out,
      I1 => outStream_V_data_V_1_ack_in,
      I2 => outStream_TREADY,
      I3 => \outStream_V_data_V_1_state_reg_n_0_[0]\,
      O => \outStream_V_data_V_1_state[1]_i_1_n_0\
    );
\outStream_V_data_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_data_V_1_state[0]_i_1_n_0\,
      Q => \outStream_V_data_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\outStream_V_data_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_data_V_1_state[1]_i_1_n_0\,
      Q => outStream_V_data_V_1_ack_in,
      R => ap_rst_n_inv
    );
\outStream_V_dest_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4C0000"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \^outstream_tvalid\,
      I2 => outStream_V_dest_V_1_ack_in,
      I3 => outStream_V_data_V_1_sel_wr040_out,
      I4 => ap_rst_n,
      O => \outStream_V_dest_V_1_state[0]_i_1_n_0\
    );
\outStream_V_dest_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \^outstream_tvalid\,
      I2 => outStream_V_dest_V_1_ack_in,
      I3 => outStream_V_data_V_1_sel_wr040_out,
      O => \outStream_V_dest_V_1_state[1]_i_1_n_0\
    );
\outStream_V_dest_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_dest_V_1_state[0]_i_1_n_0\,
      Q => \^outstream_tvalid\,
      R => '0'
    );
\outStream_V_dest_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_dest_V_1_state[1]_i_1_n_0\,
      Q => outStream_V_dest_V_1_ack_in,
      R => ap_rst_n_inv
    );
\outStream_V_id_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4C0000"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \outStream_V_id_V_1_state_reg_n_0_[0]\,
      I2 => outStream_V_id_V_1_ack_in,
      I3 => outStream_V_data_V_1_sel_wr040_out,
      I4 => ap_rst_n,
      O => \outStream_V_id_V_1_state[0]_i_1_n_0\
    );
\outStream_V_id_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \outStream_V_id_V_1_state_reg_n_0_[0]\,
      I2 => outStream_V_id_V_1_ack_in,
      I3 => outStream_V_data_V_1_sel_wr040_out,
      O => \outStream_V_id_V_1_state[1]_i_1_n_0\
    );
\outStream_V_id_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_id_V_1_state[0]_i_1_n_0\,
      Q => \outStream_V_id_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\outStream_V_id_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_id_V_1_state[1]_i_1_n_0\,
      Q => outStream_V_id_V_1_ack_in,
      R => ap_rst_n_inv
    );
\outStream_V_keep_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4C0000"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \outStream_V_keep_V_1_state_reg_n_0_[0]\,
      I2 => outStream_V_keep_V_1_ack_in,
      I3 => outStream_V_data_V_1_sel_wr040_out,
      I4 => ap_rst_n,
      O => \outStream_V_keep_V_1_state[0]_i_1_n_0\
    );
\outStream_V_keep_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \outStream_V_keep_V_1_state_reg_n_0_[0]\,
      I2 => outStream_V_keep_V_1_ack_in,
      I3 => outStream_V_data_V_1_sel_wr040_out,
      O => \outStream_V_keep_V_1_state[1]_i_1_n_0\
    );
\outStream_V_keep_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_keep_V_1_state[0]_i_1_n_0\,
      Q => \outStream_V_keep_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\outStream_V_keep_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_keep_V_1_state[1]_i_1_n_0\,
      Q => outStream_V_keep_V_1_ack_in,
      R => ap_rst_n_inv
    );
\outStream_V_last_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \outStream_V_last_V_1_payload_A[0]_i_2_n_0\,
      I1 => \outStream_V_last_V_1_payload_A[0]_i_3_n_0\,
      I2 => \outStream_V_last_V_1_payload_A[0]_i_4_n_0\,
      I3 => \outStream_V_last_V_1_payload_A[0]_i_5_n_0\,
      I4 => outStream_V_last_V_1_load_A,
      I5 => outStream_V_last_V_1_payload_A,
      O => \outStream_V_last_V_1_payload_A[0]_i_1_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => writeCount_fu_1454_p2(26),
      I1 => writeCount_fu_1454_p2(14),
      I2 => writeCount_fu_1454_p2(30),
      I3 => writeCount_fu_1454_p2(27),
      O => \outStream_V_last_V_1_payload_A[0]_i_11_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(0),
      I1 => writeCount_fu_1454_p2(5),
      I2 => writeCount_fu_1454_p2(1),
      I3 => writeCount_fu_1454_p2(15),
      O => \outStream_V_last_V_1_payload_A[0]_i_14_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => writeCount_fu_1454_p2(23),
      I1 => writeCount_fu_1454_p2(7),
      I2 => writeCount_fu_1454_p2(25),
      I3 => writeCount_fu_1454_p2(13),
      O => \outStream_V_last_V_1_payload_A[0]_i_16_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => writeCount_fu_1454_p2(2),
      I1 => writeCount_fu_1454_p2(17),
      I2 => writeCount_fu_1454_p2(4),
      I3 => writeCount_fu_1454_p2(3),
      O => \outStream_V_last_V_1_payload_A[0]_i_17_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(8),
      O => \outStream_V_last_V_1_payload_A[0]_i_19_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => writeCount_fu_1454_p2(8),
      I1 => writeCount_fu_1454_p2(28),
      I2 => writeCount_fu_1454_p2(11),
      I3 => writeCount_fu_1454_p2(24),
      I4 => \outStream_V_last_V_1_payload_A[0]_i_11_n_0\,
      O => \outStream_V_last_V_1_payload_A[0]_i_2_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(7),
      O => \outStream_V_last_V_1_payload_A[0]_i_20_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(6),
      O => \outStream_V_last_V_1_payload_A[0]_i_21_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(5),
      O => \outStream_V_last_V_1_payload_A[0]_i_22_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(28),
      O => \outStream_V_last_V_1_payload_A[0]_i_23_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(27),
      O => \outStream_V_last_V_1_payload_A[0]_i_24_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(26),
      O => \outStream_V_last_V_1_payload_A[0]_i_25_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(25),
      O => \outStream_V_last_V_1_payload_A[0]_i_26_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(12),
      O => \outStream_V_last_V_1_payload_A[0]_i_27_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(11),
      O => \outStream_V_last_V_1_payload_A[0]_i_28_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(10),
      O => \outStream_V_last_V_1_payload_A[0]_i_29_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => writeCount_fu_1454_p2(22),
      I1 => writeCount_fu_1454_p2(16),
      I2 => writeCount_fu_1454_p2(10),
      I3 => writeCount_fu_1454_p2(31),
      I4 => \outStream_V_last_V_1_payload_A[0]_i_14_n_0\,
      O => \outStream_V_last_V_1_payload_A[0]_i_3_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(9),
      O => \outStream_V_last_V_1_payload_A[0]_i_30_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(24),
      O => \outStream_V_last_V_1_payload_A[0]_i_31_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(23),
      O => \outStream_V_last_V_1_payload_A[0]_i_32_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(22),
      O => \outStream_V_last_V_1_payload_A[0]_i_33_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(21),
      O => \outStream_V_last_V_1_payload_A[0]_i_34_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(16),
      O => \outStream_V_last_V_1_payload_A[0]_i_35_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(15),
      O => \outStream_V_last_V_1_payload_A[0]_i_36_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(14),
      O => \outStream_V_last_V_1_payload_A[0]_i_37_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(13),
      O => \outStream_V_last_V_1_payload_A[0]_i_38_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(31),
      O => \outStream_V_last_V_1_payload_A[0]_i_39_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => writeCount_fu_1454_p2(12),
      I1 => writeCount_fu_1454_p2(6),
      I2 => writeCount_fu_1454_p2(21),
      I3 => writeCount_fu_1454_p2(19),
      I4 => \outStream_V_last_V_1_payload_A[0]_i_16_n_0\,
      O => \outStream_V_last_V_1_payload_A[0]_i_4_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(30),
      O => \outStream_V_last_V_1_payload_A[0]_i_40_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(29),
      O => \outStream_V_last_V_1_payload_A[0]_i_41_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(20),
      O => \outStream_V_last_V_1_payload_A[0]_i_42_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(19),
      O => \outStream_V_last_V_1_payload_A[0]_i_43_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(18),
      O => \outStream_V_last_V_1_payload_A[0]_i_44_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(17),
      O => \outStream_V_last_V_1_payload_A[0]_i_45_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(4),
      O => \outStream_V_last_V_1_payload_A[0]_i_46_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(3),
      O => \outStream_V_last_V_1_payload_A[0]_i_47_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(2),
      O => \outStream_V_last_V_1_payload_A[0]_i_48_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(1),
      O => \outStream_V_last_V_1_payload_A[0]_i_49_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => writeCount_fu_1454_p2(20),
      I1 => writeCount_fu_1454_p2(18),
      I2 => writeCount_fu_1454_p2(9),
      I3 => writeCount_fu_1454_p2(29),
      I4 => \outStream_V_last_V_1_payload_A[0]_i_17_n_0\,
      O => \outStream_V_last_V_1_payload_A[0]_i_5_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => outStream_V_last_V_1_sel_wr,
      I1 => outStream_V_last_V_1_ack_in,
      I2 => \outStream_V_last_V_1_state_reg_n_0_[0]\,
      O => outStream_V_last_V_1_load_A
    );
\outStream_V_last_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_last_V_1_payload_A[0]_i_1_n_0\,
      Q => outStream_V_last_V_1_payload_A,
      R => '0'
    );
\outStream_V_last_V_1_payload_A_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_last_V_1_payload_A_reg[0]_i_15_n_0\,
      CO(3) => \outStream_V_last_V_1_payload_A_reg[0]_i_10_n_0\,
      CO(2) => \outStream_V_last_V_1_payload_A_reg[0]_i_10_n_1\,
      CO(1) => \outStream_V_last_V_1_payload_A_reg[0]_i_10_n_2\,
      CO(0) => \outStream_V_last_V_1_payload_A_reg[0]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => writeCount_fu_1454_p2(24 downto 21),
      S(3) => \outStream_V_last_V_1_payload_A[0]_i_31_n_0\,
      S(2) => \outStream_V_last_V_1_payload_A[0]_i_32_n_0\,
      S(1) => \outStream_V_last_V_1_payload_A[0]_i_33_n_0\,
      S(0) => \outStream_V_last_V_1_payload_A[0]_i_34_n_0\
    );
\outStream_V_last_V_1_payload_A_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_last_V_1_payload_A_reg[0]_i_9_n_0\,
      CO(3) => \outStream_V_last_V_1_payload_A_reg[0]_i_12_n_0\,
      CO(2) => \outStream_V_last_V_1_payload_A_reg[0]_i_12_n_1\,
      CO(1) => \outStream_V_last_V_1_payload_A_reg[0]_i_12_n_2\,
      CO(0) => \outStream_V_last_V_1_payload_A_reg[0]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => writeCount_fu_1454_p2(16 downto 13),
      S(3) => \outStream_V_last_V_1_payload_A[0]_i_35_n_0\,
      S(2) => \outStream_V_last_V_1_payload_A[0]_i_36_n_0\,
      S(1) => \outStream_V_last_V_1_payload_A[0]_i_37_n_0\,
      S(0) => \outStream_V_last_V_1_payload_A[0]_i_38_n_0\
    );
\outStream_V_last_V_1_payload_A_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_last_V_1_payload_A_reg[0]_i_8_n_0\,
      CO(3 downto 2) => \NLW_outStream_V_last_V_1_payload_A_reg[0]_i_13_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \outStream_V_last_V_1_payload_A_reg[0]_i_13_n_2\,
      CO(0) => \outStream_V_last_V_1_payload_A_reg[0]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_outStream_V_last_V_1_payload_A_reg[0]_i_13_O_UNCONNECTED\(3),
      O(2 downto 0) => writeCount_fu_1454_p2(31 downto 29),
      S(3) => '0',
      S(2) => \outStream_V_last_V_1_payload_A[0]_i_39_n_0\,
      S(1) => \outStream_V_last_V_1_payload_A[0]_i_40_n_0\,
      S(0) => \outStream_V_last_V_1_payload_A[0]_i_41_n_0\
    );
\outStream_V_last_V_1_payload_A_reg[0]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_last_V_1_payload_A_reg[0]_i_12_n_0\,
      CO(3) => \outStream_V_last_V_1_payload_A_reg[0]_i_15_n_0\,
      CO(2) => \outStream_V_last_V_1_payload_A_reg[0]_i_15_n_1\,
      CO(1) => \outStream_V_last_V_1_payload_A_reg[0]_i_15_n_2\,
      CO(0) => \outStream_V_last_V_1_payload_A_reg[0]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => writeCount_fu_1454_p2(20 downto 17),
      S(3) => \outStream_V_last_V_1_payload_A[0]_i_42_n_0\,
      S(2) => \outStream_V_last_V_1_payload_A[0]_i_43_n_0\,
      S(1) => \outStream_V_last_V_1_payload_A[0]_i_44_n_0\,
      S(0) => \outStream_V_last_V_1_payload_A[0]_i_45_n_0\
    );
\outStream_V_last_V_1_payload_A_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \outStream_V_last_V_1_payload_A_reg[0]_i_18_n_0\,
      CO(2) => \outStream_V_last_V_1_payload_A_reg[0]_i_18_n_1\,
      CO(1) => \outStream_V_last_V_1_payload_A_reg[0]_i_18_n_2\,
      CO(0) => \outStream_V_last_V_1_payload_A_reg[0]_i_18_n_3\,
      CYINIT => writeCount_1_fu_188_reg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => writeCount_fu_1454_p2(4 downto 1),
      S(3) => \outStream_V_last_V_1_payload_A[0]_i_46_n_0\,
      S(2) => \outStream_V_last_V_1_payload_A[0]_i_47_n_0\,
      S(1) => \outStream_V_last_V_1_payload_A[0]_i_48_n_0\,
      S(0) => \outStream_V_last_V_1_payload_A[0]_i_49_n_0\
    );
\outStream_V_last_V_1_payload_A_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_last_V_1_payload_A_reg[0]_i_18_n_0\,
      CO(3) => \outStream_V_last_V_1_payload_A_reg[0]_i_7_n_0\,
      CO(2) => \outStream_V_last_V_1_payload_A_reg[0]_i_7_n_1\,
      CO(1) => \outStream_V_last_V_1_payload_A_reg[0]_i_7_n_2\,
      CO(0) => \outStream_V_last_V_1_payload_A_reg[0]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => writeCount_fu_1454_p2(8 downto 5),
      S(3) => \outStream_V_last_V_1_payload_A[0]_i_19_n_0\,
      S(2) => \outStream_V_last_V_1_payload_A[0]_i_20_n_0\,
      S(1) => \outStream_V_last_V_1_payload_A[0]_i_21_n_0\,
      S(0) => \outStream_V_last_V_1_payload_A[0]_i_22_n_0\
    );
\outStream_V_last_V_1_payload_A_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_last_V_1_payload_A_reg[0]_i_10_n_0\,
      CO(3) => \outStream_V_last_V_1_payload_A_reg[0]_i_8_n_0\,
      CO(2) => \outStream_V_last_V_1_payload_A_reg[0]_i_8_n_1\,
      CO(1) => \outStream_V_last_V_1_payload_A_reg[0]_i_8_n_2\,
      CO(0) => \outStream_V_last_V_1_payload_A_reg[0]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => writeCount_fu_1454_p2(28 downto 25),
      S(3) => \outStream_V_last_V_1_payload_A[0]_i_23_n_0\,
      S(2) => \outStream_V_last_V_1_payload_A[0]_i_24_n_0\,
      S(1) => \outStream_V_last_V_1_payload_A[0]_i_25_n_0\,
      S(0) => \outStream_V_last_V_1_payload_A[0]_i_26_n_0\
    );
\outStream_V_last_V_1_payload_A_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_last_V_1_payload_A_reg[0]_i_7_n_0\,
      CO(3) => \outStream_V_last_V_1_payload_A_reg[0]_i_9_n_0\,
      CO(2) => \outStream_V_last_V_1_payload_A_reg[0]_i_9_n_1\,
      CO(1) => \outStream_V_last_V_1_payload_A_reg[0]_i_9_n_2\,
      CO(0) => \outStream_V_last_V_1_payload_A_reg[0]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => writeCount_fu_1454_p2(12 downto 9),
      S(3) => \outStream_V_last_V_1_payload_A[0]_i_27_n_0\,
      S(2) => \outStream_V_last_V_1_payload_A[0]_i_28_n_0\,
      S(1) => \outStream_V_last_V_1_payload_A[0]_i_29_n_0\,
      S(0) => \outStream_V_last_V_1_payload_A[0]_i_30_n_0\
    );
\outStream_V_last_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \outStream_V_last_V_1_payload_A[0]_i_2_n_0\,
      I1 => \outStream_V_last_V_1_payload_A[0]_i_3_n_0\,
      I2 => \outStream_V_last_V_1_payload_A[0]_i_4_n_0\,
      I3 => \outStream_V_last_V_1_payload_A[0]_i_5_n_0\,
      I4 => outStream_V_last_V_1_load_B,
      I5 => outStream_V_last_V_1_payload_B,
      O => \outStream_V_last_V_1_payload_B[0]_i_1_n_0\
    );
\outStream_V_last_V_1_payload_B[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => outStream_V_last_V_1_sel_wr,
      I1 => outStream_V_last_V_1_ack_in,
      I2 => \outStream_V_last_V_1_state_reg_n_0_[0]\,
      O => outStream_V_last_V_1_load_B
    );
\outStream_V_last_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_last_V_1_payload_B[0]_i_1_n_0\,
      Q => outStream_V_last_V_1_payload_B,
      R => '0'
    );
outStream_V_last_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \outStream_V_last_V_1_state_reg_n_0_[0]\,
      I1 => outStream_TREADY,
      I2 => outStream_V_last_V_1_sel,
      O => outStream_V_last_V_1_sel_rd_i_1_n_0
    );
outStream_V_last_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_last_V_1_sel_rd_i_1_n_0,
      Q => outStream_V_last_V_1_sel,
      R => ap_rst_n_inv
    );
outStream_V_last_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => outStream_V_data_V_1_sel_wr040_out,
      I1 => outStream_V_last_V_1_ack_in,
      I2 => outStream_V_last_V_1_sel_wr,
      O => outStream_V_last_V_1_sel_wr_i_1_n_0
    );
outStream_V_last_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_last_V_1_sel_wr_i_1_n_0,
      Q => outStream_V_last_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\outStream_V_last_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAA8080"
    )
        port map (
      I0 => ap_rst_n,
      I1 => outStream_V_data_V_1_sel_wr040_out,
      I2 => outStream_V_last_V_1_ack_in,
      I3 => outStream_TREADY,
      I4 => \outStream_V_last_V_1_state_reg_n_0_[0]\,
      O => \outStream_V_last_V_1_state[0]_i_1_n_0\
    );
\outStream_V_last_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4FF"
    )
        port map (
      I0 => outStream_V_data_V_1_sel_wr040_out,
      I1 => outStream_V_last_V_1_ack_in,
      I2 => outStream_TREADY,
      I3 => \outStream_V_last_V_1_state_reg_n_0_[0]\,
      O => \outStream_V_last_V_1_state[1]_i_1_n_0\
    );
\outStream_V_last_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_last_V_1_state[0]_i_1_n_0\,
      Q => \outStream_V_last_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\outStream_V_last_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_last_V_1_state[1]_i_1_n_0\,
      Q => outStream_V_last_V_1_ack_in,
      R => ap_rst_n_inv
    );
\outStream_V_strb_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4C0000"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \outStream_V_strb_V_1_state_reg_n_0_[0]\,
      I2 => outStream_V_strb_V_1_ack_in,
      I3 => outStream_V_data_V_1_sel_wr040_out,
      I4 => ap_rst_n,
      O => \outStream_V_strb_V_1_state[0]_i_1_n_0\
    );
\outStream_V_strb_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \outStream_V_strb_V_1_state_reg_n_0_[0]\,
      I2 => outStream_V_strb_V_1_ack_in,
      I3 => outStream_V_data_V_1_sel_wr040_out,
      O => \outStream_V_strb_V_1_state[1]_i_1_n_0\
    );
\outStream_V_strb_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_strb_V_1_state[0]_i_1_n_0\,
      Q => \outStream_V_strb_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\outStream_V_strb_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_strb_V_1_state[1]_i_1_n_0\,
      Q => outStream_V_strb_V_1_ack_in,
      R => ap_rst_n_inv
    );
\outStream_V_user_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4C0000"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \outStream_V_user_V_1_state_reg_n_0_[0]\,
      I2 => outStream_V_user_V_1_ack_in,
      I3 => outStream_V_data_V_1_sel_wr040_out,
      I4 => ap_rst_n,
      O => \outStream_V_user_V_1_state[0]_i_1_n_0\
    );
\outStream_V_user_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \outStream_V_user_V_1_state_reg_n_0_[0]\,
      I2 => outStream_V_user_V_1_ack_in,
      I3 => outStream_V_data_V_1_sel_wr040_out,
      O => \outStream_V_user_V_1_state[1]_i_1_n_0\
    );
\outStream_V_user_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_user_V_1_state[0]_i_1_n_0\,
      Q => \outStream_V_user_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\outStream_V_user_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_user_V_1_state[1]_i_1_n_0\,
      Q => outStream_V_user_V_1_ack_in,
      R => ap_rst_n_inv
    );
\p_i_reg_1732[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => p_i_fu_1120_p2,
      I1 => \exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => grp_fixed_point_mul_fu_653_n_25,
      I4 => p_i_reg_1732,
      O => \p_i_reg_1732[0]_i_1_n_0\
    );
\p_i_reg_1732[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF9FFF9FFFF"
    )
        port map (
      I0 => x_assign_mid2_fu_1034_p3(1),
      I1 => \x_assign_reg_489_reg_n_0_[0]\,
      I2 => \x_assign_reg_489_reg_n_0_[2]\,
      I3 => \y_assign_reg_478_reg_n_0_[2]\,
      I4 => \y_assign_reg_478_reg_n_0_[1]\,
      I5 => \y_assign_reg_478_reg_n_0_[0]\,
      O => p_i_fu_1120_p2
    );
\p_i_reg_1732_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_i_reg_1732[0]_i_1_n_0\,
      Q => p_i_reg_1732,
      R => '0'
    );
\readCount_1_fu_192[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00000000"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => grp_fixed_point_mul_fu_653_n_25,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => \exitcond_flatten8_reg_1708[0]_i_1_n_0\,
      I4 => icmp_fu_1008_p2,
      I5 => ap_CS_fsm_state9,
      O => readCount_1_fu_192
    );
\readCount_1_fu_192[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_14_fu_998_p4(27),
      I1 => tmp_14_fu_998_p4(26),
      O => \readCount_1_fu_192[0]_i_10_n_0\
    );
\readCount_1_fu_192[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_14_fu_998_p4(25),
      I1 => tmp_14_fu_998_p4(24),
      O => \readCount_1_fu_192[0]_i_11_n_0\
    );
\readCount_1_fu_192[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_14_fu_998_p4(23),
      I1 => tmp_14_fu_998_p4(22),
      O => \readCount_1_fu_192[0]_i_13_n_0\
    );
\readCount_1_fu_192[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_14_fu_998_p4(21),
      I1 => tmp_14_fu_998_p4(20),
      O => \readCount_1_fu_192[0]_i_14_n_0\
    );
\readCount_1_fu_192[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_14_fu_998_p4(19),
      I1 => tmp_14_fu_998_p4(18),
      O => \readCount_1_fu_192[0]_i_15_n_0\
    );
\readCount_1_fu_192[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_14_fu_998_p4(17),
      I1 => tmp_14_fu_998_p4(16),
      O => \readCount_1_fu_192[0]_i_16_n_0\
    );
\readCount_1_fu_192[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_14_fu_998_p4(15),
      I1 => tmp_14_fu_998_p4(14),
      O => \readCount_1_fu_192[0]_i_18_n_0\
    );
\readCount_1_fu_192[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_14_fu_998_p4(13),
      I1 => tmp_14_fu_998_p4(12),
      O => \readCount_1_fu_192[0]_i_19_n_0\
    );
\readCount_1_fu_192[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => grp_fixed_point_mul_fu_653_n_25,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => \exitcond_flatten8_reg_1708[0]_i_1_n_0\,
      I4 => icmp_fu_1008_p2,
      O => readCount_1_fu_1920
    );
\readCount_1_fu_192[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_14_fu_998_p4(11),
      I1 => tmp_14_fu_998_p4(10),
      O => \readCount_1_fu_192[0]_i_20_n_0\
    );
\readCount_1_fu_192[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_14_fu_998_p4(9),
      I1 => tmp_14_fu_998_p4(8),
      O => \readCount_1_fu_192[0]_i_21_n_0\
    );
\readCount_1_fu_192[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_14_fu_998_p4(0),
      I1 => tmp_14_fu_998_p4(1),
      O => \readCount_1_fu_192[0]_i_22_n_0\
    );
\readCount_1_fu_192[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_14_fu_998_p4(7),
      I1 => tmp_14_fu_998_p4(6),
      O => \readCount_1_fu_192[0]_i_23_n_0\
    );
\readCount_1_fu_192[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_14_fu_998_p4(5),
      I1 => tmp_14_fu_998_p4(4),
      O => \readCount_1_fu_192[0]_i_24_n_0\
    );
\readCount_1_fu_192[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_14_fu_998_p4(3),
      I1 => tmp_14_fu_998_p4(2),
      O => \readCount_1_fu_192[0]_i_25_n_0\
    );
\readCount_1_fu_192[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_14_fu_998_p4(0),
      I1 => tmp_14_fu_998_p4(1),
      O => \readCount_1_fu_192[0]_i_26_n_0\
    );
\readCount_1_fu_192[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \readCount_1_fu_192_reg_n_0_[3]\,
      O => \readCount_1_fu_192[0]_i_5_n_0\
    );
\readCount_1_fu_192[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \readCount_1_fu_192_reg_n_0_[2]\,
      O => \readCount_1_fu_192[0]_i_6_n_0\
    );
\readCount_1_fu_192[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \readCount_1_fu_192_reg_n_0_[1]\,
      O => \readCount_1_fu_192[0]_i_7_n_0\
    );
\readCount_1_fu_192[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \readCount_1_fu_192_reg_n_0_[0]\,
      O => \readCount_1_fu_192[0]_i_8_n_0\
    );
\readCount_1_fu_192[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_14_fu_998_p4(11),
      O => \readCount_1_fu_192[12]_i_2_n_0\
    );
\readCount_1_fu_192[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_14_fu_998_p4(10),
      O => \readCount_1_fu_192[12]_i_3_n_0\
    );
\readCount_1_fu_192[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_14_fu_998_p4(9),
      O => \readCount_1_fu_192[12]_i_4_n_0\
    );
\readCount_1_fu_192[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_14_fu_998_p4(8),
      O => \readCount_1_fu_192[12]_i_5_n_0\
    );
\readCount_1_fu_192[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_14_fu_998_p4(15),
      O => \readCount_1_fu_192[16]_i_2_n_0\
    );
\readCount_1_fu_192[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_14_fu_998_p4(14),
      O => \readCount_1_fu_192[16]_i_3_n_0\
    );
\readCount_1_fu_192[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_14_fu_998_p4(13),
      O => \readCount_1_fu_192[16]_i_4_n_0\
    );
\readCount_1_fu_192[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_14_fu_998_p4(12),
      O => \readCount_1_fu_192[16]_i_5_n_0\
    );
\readCount_1_fu_192[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_14_fu_998_p4(19),
      O => \readCount_1_fu_192[20]_i_2_n_0\
    );
\readCount_1_fu_192[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_14_fu_998_p4(18),
      O => \readCount_1_fu_192[20]_i_3_n_0\
    );
\readCount_1_fu_192[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_14_fu_998_p4(17),
      O => \readCount_1_fu_192[20]_i_4_n_0\
    );
\readCount_1_fu_192[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_14_fu_998_p4(16),
      O => \readCount_1_fu_192[20]_i_5_n_0\
    );
\readCount_1_fu_192[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_14_fu_998_p4(23),
      O => \readCount_1_fu_192[24]_i_2_n_0\
    );
\readCount_1_fu_192[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_14_fu_998_p4(22),
      O => \readCount_1_fu_192[24]_i_3_n_0\
    );
\readCount_1_fu_192[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_14_fu_998_p4(21),
      O => \readCount_1_fu_192[24]_i_4_n_0\
    );
\readCount_1_fu_192[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_14_fu_998_p4(20),
      O => \readCount_1_fu_192[24]_i_5_n_0\
    );
\readCount_1_fu_192[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_14_fu_998_p4(27),
      O => \readCount_1_fu_192[28]_i_2_n_0\
    );
\readCount_1_fu_192[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_14_fu_998_p4(26),
      O => \readCount_1_fu_192[28]_i_3_n_0\
    );
\readCount_1_fu_192[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_14_fu_998_p4(25),
      O => \readCount_1_fu_192[28]_i_4_n_0\
    );
\readCount_1_fu_192[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_14_fu_998_p4(24),
      O => \readCount_1_fu_192[28]_i_5_n_0\
    );
\readCount_1_fu_192[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_14_fu_998_p4(3),
      O => \readCount_1_fu_192[4]_i_2_n_0\
    );
\readCount_1_fu_192[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_14_fu_998_p4(2),
      O => \readCount_1_fu_192[4]_i_3_n_0\
    );
\readCount_1_fu_192[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_14_fu_998_p4(1),
      O => \readCount_1_fu_192[4]_i_4_n_0\
    );
\readCount_1_fu_192[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_14_fu_998_p4(0),
      O => \readCount_1_fu_192[4]_i_5_n_0\
    );
\readCount_1_fu_192[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_14_fu_998_p4(7),
      O => \readCount_1_fu_192[8]_i_2_n_0\
    );
\readCount_1_fu_192[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_14_fu_998_p4(6),
      O => \readCount_1_fu_192[8]_i_3_n_0\
    );
\readCount_1_fu_192[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_14_fu_998_p4(5),
      O => \readCount_1_fu_192[8]_i_4_n_0\
    );
\readCount_1_fu_192[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_14_fu_998_p4(4),
      O => \readCount_1_fu_192[8]_i_5_n_0\
    );
\readCount_1_fu_192_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[0]_i_3_n_7\,
      Q => \readCount_1_fu_192_reg_n_0_[0]\,
      R => readCount_1_fu_192
    );
\readCount_1_fu_192_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \readCount_1_fu_192_reg[0]_i_17_n_0\,
      CO(3) => \readCount_1_fu_192_reg[0]_i_12_n_0\,
      CO(2) => \readCount_1_fu_192_reg[0]_i_12_n_1\,
      CO(1) => \readCount_1_fu_192_reg[0]_i_12_n_2\,
      CO(0) => \readCount_1_fu_192_reg[0]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_readCount_1_fu_192_reg[0]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \readCount_1_fu_192[0]_i_18_n_0\,
      S(2) => \readCount_1_fu_192[0]_i_19_n_0\,
      S(1) => \readCount_1_fu_192[0]_i_20_n_0\,
      S(0) => \readCount_1_fu_192[0]_i_21_n_0\
    );
\readCount_1_fu_192_reg[0]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \readCount_1_fu_192_reg[0]_i_17_n_0\,
      CO(2) => \readCount_1_fu_192_reg[0]_i_17_n_1\,
      CO(1) => \readCount_1_fu_192_reg[0]_i_17_n_2\,
      CO(0) => \readCount_1_fu_192_reg[0]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \readCount_1_fu_192[0]_i_22_n_0\,
      O(3 downto 0) => \NLW_readCount_1_fu_192_reg[0]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \readCount_1_fu_192[0]_i_23_n_0\,
      S(2) => \readCount_1_fu_192[0]_i_24_n_0\,
      S(1) => \readCount_1_fu_192[0]_i_25_n_0\,
      S(0) => \readCount_1_fu_192[0]_i_26_n_0\
    );
\readCount_1_fu_192_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \readCount_1_fu_192_reg[0]_i_3_n_0\,
      CO(2) => \readCount_1_fu_192_reg[0]_i_3_n_1\,
      CO(1) => \readCount_1_fu_192_reg[0]_i_3_n_2\,
      CO(0) => \readCount_1_fu_192_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \readCount_1_fu_192_reg[0]_i_3_n_4\,
      O(2) => \readCount_1_fu_192_reg[0]_i_3_n_5\,
      O(1) => \readCount_1_fu_192_reg[0]_i_3_n_6\,
      O(0) => \readCount_1_fu_192_reg[0]_i_3_n_7\,
      S(3) => \readCount_1_fu_192[0]_i_5_n_0\,
      S(2) => \readCount_1_fu_192[0]_i_6_n_0\,
      S(1) => \readCount_1_fu_192[0]_i_7_n_0\,
      S(0) => \readCount_1_fu_192[0]_i_8_n_0\
    );
\readCount_1_fu_192_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \readCount_1_fu_192_reg[0]_i_9_n_0\,
      CO(3 downto 2) => \NLW_readCount_1_fu_192_reg[0]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_fu_1008_p2,
      CO(0) => \readCount_1_fu_192_reg[0]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => tmp_14_fu_998_p4(27),
      DI(0) => '0',
      O(3 downto 0) => \NLW_readCount_1_fu_192_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \readCount_1_fu_192[0]_i_10_n_0\,
      S(0) => \readCount_1_fu_192[0]_i_11_n_0\
    );
\readCount_1_fu_192_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \readCount_1_fu_192_reg[0]_i_12_n_0\,
      CO(3) => \readCount_1_fu_192_reg[0]_i_9_n_0\,
      CO(2) => \readCount_1_fu_192_reg[0]_i_9_n_1\,
      CO(1) => \readCount_1_fu_192_reg[0]_i_9_n_2\,
      CO(0) => \readCount_1_fu_192_reg[0]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_readCount_1_fu_192_reg[0]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \readCount_1_fu_192[0]_i_13_n_0\,
      S(2) => \readCount_1_fu_192[0]_i_14_n_0\,
      S(1) => \readCount_1_fu_192[0]_i_15_n_0\,
      S(0) => \readCount_1_fu_192[0]_i_16_n_0\
    );
\readCount_1_fu_192_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[8]_i_1_n_5\,
      Q => tmp_14_fu_998_p4(6),
      R => readCount_1_fu_192
    );
\readCount_1_fu_192_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[8]_i_1_n_4\,
      Q => tmp_14_fu_998_p4(7),
      R => readCount_1_fu_192
    );
\readCount_1_fu_192_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[12]_i_1_n_7\,
      Q => tmp_14_fu_998_p4(8),
      R => readCount_1_fu_192
    );
\readCount_1_fu_192_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \readCount_1_fu_192_reg[8]_i_1_n_0\,
      CO(3) => \readCount_1_fu_192_reg[12]_i_1_n_0\,
      CO(2) => \readCount_1_fu_192_reg[12]_i_1_n_1\,
      CO(1) => \readCount_1_fu_192_reg[12]_i_1_n_2\,
      CO(0) => \readCount_1_fu_192_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \readCount_1_fu_192_reg[12]_i_1_n_4\,
      O(2) => \readCount_1_fu_192_reg[12]_i_1_n_5\,
      O(1) => \readCount_1_fu_192_reg[12]_i_1_n_6\,
      O(0) => \readCount_1_fu_192_reg[12]_i_1_n_7\,
      S(3) => \readCount_1_fu_192[12]_i_2_n_0\,
      S(2) => \readCount_1_fu_192[12]_i_3_n_0\,
      S(1) => \readCount_1_fu_192[12]_i_4_n_0\,
      S(0) => \readCount_1_fu_192[12]_i_5_n_0\
    );
\readCount_1_fu_192_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[12]_i_1_n_6\,
      Q => tmp_14_fu_998_p4(9),
      R => readCount_1_fu_192
    );
\readCount_1_fu_192_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[12]_i_1_n_5\,
      Q => tmp_14_fu_998_p4(10),
      R => readCount_1_fu_192
    );
\readCount_1_fu_192_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[12]_i_1_n_4\,
      Q => tmp_14_fu_998_p4(11),
      R => readCount_1_fu_192
    );
\readCount_1_fu_192_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[16]_i_1_n_7\,
      Q => tmp_14_fu_998_p4(12),
      R => readCount_1_fu_192
    );
\readCount_1_fu_192_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \readCount_1_fu_192_reg[12]_i_1_n_0\,
      CO(3) => \readCount_1_fu_192_reg[16]_i_1_n_0\,
      CO(2) => \readCount_1_fu_192_reg[16]_i_1_n_1\,
      CO(1) => \readCount_1_fu_192_reg[16]_i_1_n_2\,
      CO(0) => \readCount_1_fu_192_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \readCount_1_fu_192_reg[16]_i_1_n_4\,
      O(2) => \readCount_1_fu_192_reg[16]_i_1_n_5\,
      O(1) => \readCount_1_fu_192_reg[16]_i_1_n_6\,
      O(0) => \readCount_1_fu_192_reg[16]_i_1_n_7\,
      S(3) => \readCount_1_fu_192[16]_i_2_n_0\,
      S(2) => \readCount_1_fu_192[16]_i_3_n_0\,
      S(1) => \readCount_1_fu_192[16]_i_4_n_0\,
      S(0) => \readCount_1_fu_192[16]_i_5_n_0\
    );
\readCount_1_fu_192_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[16]_i_1_n_6\,
      Q => tmp_14_fu_998_p4(13),
      R => readCount_1_fu_192
    );
\readCount_1_fu_192_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[16]_i_1_n_5\,
      Q => tmp_14_fu_998_p4(14),
      R => readCount_1_fu_192
    );
\readCount_1_fu_192_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[16]_i_1_n_4\,
      Q => tmp_14_fu_998_p4(15),
      R => readCount_1_fu_192
    );
\readCount_1_fu_192_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[0]_i_3_n_6\,
      Q => \readCount_1_fu_192_reg_n_0_[1]\,
      S => readCount_1_fu_192
    );
\readCount_1_fu_192_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[20]_i_1_n_7\,
      Q => tmp_14_fu_998_p4(16),
      R => readCount_1_fu_192
    );
\readCount_1_fu_192_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \readCount_1_fu_192_reg[16]_i_1_n_0\,
      CO(3) => \readCount_1_fu_192_reg[20]_i_1_n_0\,
      CO(2) => \readCount_1_fu_192_reg[20]_i_1_n_1\,
      CO(1) => \readCount_1_fu_192_reg[20]_i_1_n_2\,
      CO(0) => \readCount_1_fu_192_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \readCount_1_fu_192_reg[20]_i_1_n_4\,
      O(2) => \readCount_1_fu_192_reg[20]_i_1_n_5\,
      O(1) => \readCount_1_fu_192_reg[20]_i_1_n_6\,
      O(0) => \readCount_1_fu_192_reg[20]_i_1_n_7\,
      S(3) => \readCount_1_fu_192[20]_i_2_n_0\,
      S(2) => \readCount_1_fu_192[20]_i_3_n_0\,
      S(1) => \readCount_1_fu_192[20]_i_4_n_0\,
      S(0) => \readCount_1_fu_192[20]_i_5_n_0\
    );
\readCount_1_fu_192_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[20]_i_1_n_6\,
      Q => tmp_14_fu_998_p4(17),
      R => readCount_1_fu_192
    );
\readCount_1_fu_192_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[20]_i_1_n_5\,
      Q => tmp_14_fu_998_p4(18),
      R => readCount_1_fu_192
    );
\readCount_1_fu_192_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[20]_i_1_n_4\,
      Q => tmp_14_fu_998_p4(19),
      R => readCount_1_fu_192
    );
\readCount_1_fu_192_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[24]_i_1_n_7\,
      Q => tmp_14_fu_998_p4(20),
      R => readCount_1_fu_192
    );
\readCount_1_fu_192_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \readCount_1_fu_192_reg[20]_i_1_n_0\,
      CO(3) => \readCount_1_fu_192_reg[24]_i_1_n_0\,
      CO(2) => \readCount_1_fu_192_reg[24]_i_1_n_1\,
      CO(1) => \readCount_1_fu_192_reg[24]_i_1_n_2\,
      CO(0) => \readCount_1_fu_192_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \readCount_1_fu_192_reg[24]_i_1_n_4\,
      O(2) => \readCount_1_fu_192_reg[24]_i_1_n_5\,
      O(1) => \readCount_1_fu_192_reg[24]_i_1_n_6\,
      O(0) => \readCount_1_fu_192_reg[24]_i_1_n_7\,
      S(3) => \readCount_1_fu_192[24]_i_2_n_0\,
      S(2) => \readCount_1_fu_192[24]_i_3_n_0\,
      S(1) => \readCount_1_fu_192[24]_i_4_n_0\,
      S(0) => \readCount_1_fu_192[24]_i_5_n_0\
    );
\readCount_1_fu_192_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[24]_i_1_n_6\,
      Q => tmp_14_fu_998_p4(21),
      R => readCount_1_fu_192
    );
\readCount_1_fu_192_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[24]_i_1_n_5\,
      Q => tmp_14_fu_998_p4(22),
      R => readCount_1_fu_192
    );
\readCount_1_fu_192_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[24]_i_1_n_4\,
      Q => tmp_14_fu_998_p4(23),
      R => readCount_1_fu_192
    );
\readCount_1_fu_192_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[28]_i_1_n_7\,
      Q => tmp_14_fu_998_p4(24),
      R => readCount_1_fu_192
    );
\readCount_1_fu_192_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \readCount_1_fu_192_reg[24]_i_1_n_0\,
      CO(3) => \NLW_readCount_1_fu_192_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \readCount_1_fu_192_reg[28]_i_1_n_1\,
      CO(1) => \readCount_1_fu_192_reg[28]_i_1_n_2\,
      CO(0) => \readCount_1_fu_192_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \readCount_1_fu_192_reg[28]_i_1_n_4\,
      O(2) => \readCount_1_fu_192_reg[28]_i_1_n_5\,
      O(1) => \readCount_1_fu_192_reg[28]_i_1_n_6\,
      O(0) => \readCount_1_fu_192_reg[28]_i_1_n_7\,
      S(3) => \readCount_1_fu_192[28]_i_2_n_0\,
      S(2) => \readCount_1_fu_192[28]_i_3_n_0\,
      S(1) => \readCount_1_fu_192[28]_i_4_n_0\,
      S(0) => \readCount_1_fu_192[28]_i_5_n_0\
    );
\readCount_1_fu_192_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[28]_i_1_n_6\,
      Q => tmp_14_fu_998_p4(25),
      R => readCount_1_fu_192
    );
\readCount_1_fu_192_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[0]_i_3_n_5\,
      Q => \readCount_1_fu_192_reg_n_0_[2]\,
      S => readCount_1_fu_192
    );
\readCount_1_fu_192_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[28]_i_1_n_5\,
      Q => tmp_14_fu_998_p4(26),
      R => readCount_1_fu_192
    );
\readCount_1_fu_192_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[28]_i_1_n_4\,
      Q => tmp_14_fu_998_p4(27),
      R => readCount_1_fu_192
    );
\readCount_1_fu_192_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[0]_i_3_n_4\,
      Q => \readCount_1_fu_192_reg_n_0_[3]\,
      R => readCount_1_fu_192
    );
\readCount_1_fu_192_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[4]_i_1_n_7\,
      Q => tmp_14_fu_998_p4(0),
      R => readCount_1_fu_192
    );
\readCount_1_fu_192_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \readCount_1_fu_192_reg[0]_i_3_n_0\,
      CO(3) => \readCount_1_fu_192_reg[4]_i_1_n_0\,
      CO(2) => \readCount_1_fu_192_reg[4]_i_1_n_1\,
      CO(1) => \readCount_1_fu_192_reg[4]_i_1_n_2\,
      CO(0) => \readCount_1_fu_192_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \readCount_1_fu_192_reg[4]_i_1_n_4\,
      O(2) => \readCount_1_fu_192_reg[4]_i_1_n_5\,
      O(1) => \readCount_1_fu_192_reg[4]_i_1_n_6\,
      O(0) => \readCount_1_fu_192_reg[4]_i_1_n_7\,
      S(3) => \readCount_1_fu_192[4]_i_2_n_0\,
      S(2) => \readCount_1_fu_192[4]_i_3_n_0\,
      S(1) => \readCount_1_fu_192[4]_i_4_n_0\,
      S(0) => \readCount_1_fu_192[4]_i_5_n_0\
    );
\readCount_1_fu_192_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[4]_i_1_n_6\,
      Q => tmp_14_fu_998_p4(1),
      R => readCount_1_fu_192
    );
\readCount_1_fu_192_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[4]_i_1_n_5\,
      Q => tmp_14_fu_998_p4(2),
      R => readCount_1_fu_192
    );
\readCount_1_fu_192_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[4]_i_1_n_4\,
      Q => tmp_14_fu_998_p4(3),
      R => readCount_1_fu_192
    );
\readCount_1_fu_192_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[8]_i_1_n_7\,
      Q => tmp_14_fu_998_p4(4),
      R => readCount_1_fu_192
    );
\readCount_1_fu_192_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \readCount_1_fu_192_reg[4]_i_1_n_0\,
      CO(3) => \readCount_1_fu_192_reg[8]_i_1_n_0\,
      CO(2) => \readCount_1_fu_192_reg[8]_i_1_n_1\,
      CO(1) => \readCount_1_fu_192_reg[8]_i_1_n_2\,
      CO(0) => \readCount_1_fu_192_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \readCount_1_fu_192_reg[8]_i_1_n_4\,
      O(2) => \readCount_1_fu_192_reg[8]_i_1_n_5\,
      O(1) => \readCount_1_fu_192_reg[8]_i_1_n_6\,
      O(0) => \readCount_1_fu_192_reg[8]_i_1_n_7\,
      S(3) => \readCount_1_fu_192[8]_i_2_n_0\,
      S(2) => \readCount_1_fu_192[8]_i_3_n_0\,
      S(1) => \readCount_1_fu_192[8]_i_4_n_0\,
      S(0) => \readCount_1_fu_192[8]_i_5_n_0\
    );
\readCount_1_fu_192_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1920,
      D => \readCount_1_fu_192_reg[8]_i_1_n_6\,
      Q => tmp_14_fu_998_p4(5),
      R => readCount_1_fu_192
    );
\tmp5_reg_1785[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp94_cast_fu_1381_p1(11),
      I1 => tmp95_cast_fu_1399_p1(11),
      O => \tmp5_reg_1785[11]_i_3_n_0\
    );
\tmp5_reg_1785[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp94_cast_fu_1381_p1(10),
      I1 => tmp95_cast_fu_1399_p1(10),
      O => \tmp5_reg_1785[11]_i_4_n_0\
    );
\tmp5_reg_1785[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp94_cast_fu_1381_p1(9),
      I1 => tmp95_cast_fu_1399_p1(9),
      O => \tmp5_reg_1785[11]_i_5_n_0\
    );
\tmp5_reg_1785[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp94_cast_fu_1381_p1(8),
      I1 => tmp95_cast_fu_1399_p1(8),
      O => \tmp5_reg_1785[11]_i_6_n_0\
    );
\tmp5_reg_1785[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp94_cast_fu_1381_p1(15),
      I1 => tmp95_cast_fu_1399_p1(15),
      O => \tmp5_reg_1785[15]_i_3_n_0\
    );
\tmp5_reg_1785[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp94_cast_fu_1381_p1(14),
      I1 => tmp95_cast_fu_1399_p1(14),
      O => \tmp5_reg_1785[15]_i_4_n_0\
    );
\tmp5_reg_1785[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp94_cast_fu_1381_p1(13),
      I1 => tmp95_cast_fu_1399_p1(13),
      O => \tmp5_reg_1785[15]_i_5_n_0\
    );
\tmp5_reg_1785[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp94_cast_fu_1381_p1(12),
      I1 => tmp95_cast_fu_1399_p1(12),
      O => \tmp5_reg_1785[15]_i_6_n_0\
    );
\tmp5_reg_1785[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp94_cast_fu_1381_p1(19),
      I1 => tmp95_cast_fu_1399_p1(19),
      O => \tmp5_reg_1785[19]_i_3_n_0\
    );
\tmp5_reg_1785[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp94_cast_fu_1381_p1(18),
      I1 => tmp95_cast_fu_1399_p1(18),
      O => \tmp5_reg_1785[19]_i_4_n_0\
    );
\tmp5_reg_1785[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp94_cast_fu_1381_p1(17),
      I1 => tmp95_cast_fu_1399_p1(17),
      O => \tmp5_reg_1785[19]_i_5_n_0\
    );
\tmp5_reg_1785[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp94_cast_fu_1381_p1(16),
      I1 => tmp95_cast_fu_1399_p1(16),
      O => \tmp5_reg_1785[19]_i_6_n_0\
    );
\tmp5_reg_1785[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp94_cast_fu_1381_p1(22),
      I1 => tmp95_cast_fu_1399_p1(22),
      O => \tmp5_reg_1785[23]_i_4_n_0\
    );
\tmp5_reg_1785[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp94_cast_fu_1381_p1(21),
      I1 => tmp95_cast_fu_1399_p1(21),
      O => \tmp5_reg_1785[23]_i_5_n_0\
    );
\tmp5_reg_1785[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp94_cast_fu_1381_p1(20),
      I1 => tmp95_cast_fu_1399_p1(20),
      O => \tmp5_reg_1785[23]_i_6_n_0\
    );
\tmp5_reg_1785[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp94_cast_fu_1381_p1(3),
      I1 => tmp95_cast_fu_1399_p1(3),
      O => \tmp5_reg_1785[3]_i_3_n_0\
    );
\tmp5_reg_1785[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp94_cast_fu_1381_p1(2),
      I1 => tmp95_cast_fu_1399_p1(2),
      O => \tmp5_reg_1785[3]_i_4_n_0\
    );
\tmp5_reg_1785[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp94_cast_fu_1381_p1(1),
      I1 => tmp95_cast_fu_1399_p1(1),
      O => \tmp5_reg_1785[3]_i_5_n_0\
    );
\tmp5_reg_1785[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp94_cast_fu_1381_p1(0),
      I1 => tmp95_cast_fu_1399_p1(0),
      O => \tmp5_reg_1785[3]_i_6_n_0\
    );
\tmp5_reg_1785[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp94_cast_fu_1381_p1(7),
      I1 => tmp95_cast_fu_1399_p1(7),
      O => \tmp5_reg_1785[7]_i_3_n_0\
    );
\tmp5_reg_1785[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp94_cast_fu_1381_p1(6),
      I1 => tmp95_cast_fu_1399_p1(6),
      O => \tmp5_reg_1785[7]_i_4_n_0\
    );
\tmp5_reg_1785[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp94_cast_fu_1381_p1(5),
      I1 => tmp95_cast_fu_1399_p1(5),
      O => \tmp5_reg_1785[7]_i_5_n_0\
    );
\tmp5_reg_1785[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp94_cast_fu_1381_p1(4),
      I1 => tmp95_cast_fu_1399_p1(4),
      O => \tmp5_reg_1785[7]_i_6_n_0\
    );
\tmp5_reg_1785_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp5_fu_1403_p2(0),
      Q => tmp5_reg_1785(0),
      R => '0'
    );
\tmp5_reg_1785_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp5_fu_1403_p2(10),
      Q => tmp5_reg_1785(10),
      R => '0'
    );
\tmp5_reg_1785_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp5_fu_1403_p2(11),
      Q => tmp5_reg_1785(11),
      R => '0'
    );
\tmp5_reg_1785_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[7]_i_1_n_0\,
      CO(3) => \tmp5_reg_1785_reg[11]_i_1_n_0\,
      CO(2) => \tmp5_reg_1785_reg[11]_i_1_n_1\,
      CO(1) => \tmp5_reg_1785_reg[11]_i_1_n_2\,
      CO(0) => \tmp5_reg_1785_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp94_cast_fu_1381_p1(11 downto 8),
      O(3 downto 0) => tmp5_fu_1403_p2(11 downto 8),
      S(3) => \tmp5_reg_1785[11]_i_3_n_0\,
      S(2) => \tmp5_reg_1785[11]_i_4_n_0\,
      S(1) => \tmp5_reg_1785[11]_i_5_n_0\,
      S(0) => \tmp5_reg_1785[11]_i_6_n_0\
    );
\tmp5_reg_1785_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp5_fu_1403_p2(12),
      Q => tmp5_reg_1785(12),
      R => '0'
    );
\tmp5_reg_1785_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp5_fu_1403_p2(13),
      Q => tmp5_reg_1785(13),
      R => '0'
    );
\tmp5_reg_1785_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp5_fu_1403_p2(14),
      Q => tmp5_reg_1785(14),
      R => '0'
    );
\tmp5_reg_1785_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp5_fu_1403_p2(15),
      Q => tmp5_reg_1785(15),
      R => '0'
    );
\tmp5_reg_1785_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[11]_i_1_n_0\,
      CO(3) => \tmp5_reg_1785_reg[15]_i_1_n_0\,
      CO(2) => \tmp5_reg_1785_reg[15]_i_1_n_1\,
      CO(1) => \tmp5_reg_1785_reg[15]_i_1_n_2\,
      CO(0) => \tmp5_reg_1785_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp94_cast_fu_1381_p1(15 downto 12),
      O(3 downto 0) => tmp5_fu_1403_p2(15 downto 12),
      S(3) => \tmp5_reg_1785[15]_i_3_n_0\,
      S(2) => \tmp5_reg_1785[15]_i_4_n_0\,
      S(1) => \tmp5_reg_1785[15]_i_5_n_0\,
      S(0) => \tmp5_reg_1785[15]_i_6_n_0\
    );
\tmp5_reg_1785_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp5_fu_1403_p2(16),
      Q => tmp5_reg_1785(16),
      R => '0'
    );
\tmp5_reg_1785_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp5_fu_1403_p2(17),
      Q => tmp5_reg_1785(17),
      R => '0'
    );
\tmp5_reg_1785_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp5_fu_1403_p2(18),
      Q => tmp5_reg_1785(18),
      R => '0'
    );
\tmp5_reg_1785_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp5_fu_1403_p2(19),
      Q => tmp5_reg_1785(19),
      R => '0'
    );
\tmp5_reg_1785_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[15]_i_1_n_0\,
      CO(3) => \tmp5_reg_1785_reg[19]_i_1_n_0\,
      CO(2) => \tmp5_reg_1785_reg[19]_i_1_n_1\,
      CO(1) => \tmp5_reg_1785_reg[19]_i_1_n_2\,
      CO(0) => \tmp5_reg_1785_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp94_cast_fu_1381_p1(19 downto 16),
      O(3 downto 0) => tmp5_fu_1403_p2(19 downto 16),
      S(3) => \tmp5_reg_1785[19]_i_3_n_0\,
      S(2) => \tmp5_reg_1785[19]_i_4_n_0\,
      S(1) => \tmp5_reg_1785[19]_i_5_n_0\,
      S(0) => \tmp5_reg_1785[19]_i_6_n_0\
    );
\tmp5_reg_1785_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp5_fu_1403_p2(1),
      Q => tmp5_reg_1785(1),
      R => '0'
    );
\tmp5_reg_1785_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp5_fu_1403_p2(20),
      Q => tmp5_reg_1785(20),
      R => '0'
    );
\tmp5_reg_1785_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp5_fu_1403_p2(21),
      Q => tmp5_reg_1785(21),
      R => '0'
    );
\tmp5_reg_1785_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp5_fu_1403_p2(22),
      Q => tmp5_reg_1785(22),
      R => '0'
    );
\tmp5_reg_1785_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp5_fu_1403_p2(23),
      Q => tmp5_reg_1785(23),
      R => '0'
    );
\tmp5_reg_1785_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp5_fu_1403_p2(24),
      Q => tmp5_reg_1785(24),
      R => '0'
    );
\tmp5_reg_1785_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp5_fu_1403_p2(2),
      Q => tmp5_reg_1785(2),
      R => '0'
    );
\tmp5_reg_1785_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp5_fu_1403_p2(3),
      Q => tmp5_reg_1785(3),
      R => '0'
    );
\tmp5_reg_1785_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp5_reg_1785_reg[3]_i_1_n_0\,
      CO(2) => \tmp5_reg_1785_reg[3]_i_1_n_1\,
      CO(1) => \tmp5_reg_1785_reg[3]_i_1_n_2\,
      CO(0) => \tmp5_reg_1785_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp94_cast_fu_1381_p1(3 downto 0),
      O(3 downto 0) => tmp5_fu_1403_p2(3 downto 0),
      S(3) => \tmp5_reg_1785[3]_i_3_n_0\,
      S(2) => \tmp5_reg_1785[3]_i_4_n_0\,
      S(1) => \tmp5_reg_1785[3]_i_5_n_0\,
      S(0) => \tmp5_reg_1785[3]_i_6_n_0\
    );
\tmp5_reg_1785_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp5_fu_1403_p2(4),
      Q => tmp5_reg_1785(4),
      R => '0'
    );
\tmp5_reg_1785_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp5_fu_1403_p2(5),
      Q => tmp5_reg_1785(5),
      R => '0'
    );
\tmp5_reg_1785_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp5_fu_1403_p2(6),
      Q => tmp5_reg_1785(6),
      R => '0'
    );
\tmp5_reg_1785_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp5_fu_1403_p2(7),
      Q => tmp5_reg_1785(7),
      R => '0'
    );
\tmp5_reg_1785_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_1785_reg[3]_i_1_n_0\,
      CO(3) => \tmp5_reg_1785_reg[7]_i_1_n_0\,
      CO(2) => \tmp5_reg_1785_reg[7]_i_1_n_1\,
      CO(1) => \tmp5_reg_1785_reg[7]_i_1_n_2\,
      CO(0) => \tmp5_reg_1785_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp94_cast_fu_1381_p1(7 downto 4),
      O(3 downto 0) => tmp5_fu_1403_p2(7 downto 4),
      S(3) => \tmp5_reg_1785[7]_i_3_n_0\,
      S(2) => \tmp5_reg_1785[7]_i_4_n_0\,
      S(1) => \tmp5_reg_1785[7]_i_5_n_0\,
      S(0) => \tmp5_reg_1785[7]_i_6_n_0\
    );
\tmp5_reg_1785_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp5_fu_1403_p2(8),
      Q => tmp5_reg_1785(8),
      R => '0'
    );
\tmp5_reg_1785_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp5_fu_1403_p2(9),
      Q => tmp5_reg_1785(9),
      R => '0'
    );
\tmp6_reg_1790_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp6_fu_1417_p2(0),
      Q => tmp6_reg_1790(0),
      R => '0'
    );
\tmp6_reg_1790_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp6_fu_1417_p2(10),
      Q => tmp6_reg_1790(10),
      R => '0'
    );
\tmp6_reg_1790_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp6_fu_1417_p2(11),
      Q => tmp6_reg_1790(11),
      R => '0'
    );
\tmp6_reg_1790_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp6_fu_1417_p2(12),
      Q => tmp6_reg_1790(12),
      R => '0'
    );
\tmp6_reg_1790_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp6_fu_1417_p2(13),
      Q => tmp6_reg_1790(13),
      R => '0'
    );
\tmp6_reg_1790_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp6_fu_1417_p2(14),
      Q => tmp6_reg_1790(14),
      R => '0'
    );
\tmp6_reg_1790_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp6_fu_1417_p2(15),
      Q => tmp6_reg_1790(15),
      R => '0'
    );
\tmp6_reg_1790_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp6_fu_1417_p2(16),
      Q => tmp6_reg_1790(16),
      R => '0'
    );
\tmp6_reg_1790_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp6_fu_1417_p2(17),
      Q => tmp6_reg_1790(17),
      R => '0'
    );
\tmp6_reg_1790_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp6_fu_1417_p2(18),
      Q => tmp6_reg_1790(18),
      R => '0'
    );
\tmp6_reg_1790_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp6_fu_1417_p2(19),
      Q => tmp6_reg_1790(19),
      R => '0'
    );
\tmp6_reg_1790_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp6_fu_1417_p2(1),
      Q => tmp6_reg_1790(1),
      R => '0'
    );
\tmp6_reg_1790_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp6_fu_1417_p2(20),
      Q => tmp6_reg_1790(20),
      R => '0'
    );
\tmp6_reg_1790_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp6_fu_1417_p2(21),
      Q => tmp6_reg_1790(21),
      R => '0'
    );
\tmp6_reg_1790_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp6_fu_1417_p2(22),
      Q => tmp6_reg_1790(22),
      R => '0'
    );
\tmp6_reg_1790_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp6_fu_1417_p2(23),
      Q => tmp6_reg_1790(23),
      R => '0'
    );
\tmp6_reg_1790_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp6_fu_1417_p2(2),
      Q => tmp6_reg_1790(2),
      R => '0'
    );
\tmp6_reg_1790_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp6_fu_1417_p2(3),
      Q => tmp6_reg_1790(3),
      R => '0'
    );
\tmp6_reg_1790_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp6_fu_1417_p2(4),
      Q => tmp6_reg_1790(4),
      R => '0'
    );
\tmp6_reg_1790_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp6_fu_1417_p2(5),
      Q => tmp6_reg_1790(5),
      R => '0'
    );
\tmp6_reg_1790_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp6_fu_1417_p2(6),
      Q => tmp6_reg_1790(6),
      R => '0'
    );
\tmp6_reg_1790_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp6_fu_1417_p2(7),
      Q => tmp6_reg_1790(7),
      R => '0'
    );
\tmp6_reg_1790_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp6_fu_1417_p2(8),
      Q => tmp6_reg_1790(8),
      R => '0'
    );
\tmp6_reg_1790_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp6_fu_1417_p2(9),
      Q => tmp6_reg_1790(9),
      R => '0'
    );
\tmp8_reg_1795[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp99_cast_fu_1437_p1(22),
      O => \tmp8_reg_1795[23]_i_3_n_0\
    );
\tmp8_reg_1795[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => ap_pipeline_reg_pp3_iter8_p_i_reg_1732,
      O => \tmp8_reg_1795[24]_i_1_n_0\
    );
\tmp8_reg_1795_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp8_fu_1445_p2(0),
      Q => tmp8_reg_1795(0),
      R => '0'
    );
\tmp8_reg_1795_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp8_fu_1445_p2(10),
      Q => tmp8_reg_1795(10),
      R => '0'
    );
\tmp8_reg_1795_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp8_fu_1445_p2(11),
      Q => tmp8_reg_1795(11),
      R => '0'
    );
\tmp8_reg_1795_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp8_fu_1445_p2(12),
      Q => tmp8_reg_1795(12),
      R => '0'
    );
\tmp8_reg_1795_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp8_fu_1445_p2(13),
      Q => tmp8_reg_1795(13),
      R => '0'
    );
\tmp8_reg_1795_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp8_fu_1445_p2(14),
      Q => tmp8_reg_1795(14),
      R => '0'
    );
\tmp8_reg_1795_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp8_fu_1445_p2(15),
      Q => tmp8_reg_1795(15),
      R => '0'
    );
\tmp8_reg_1795_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp8_fu_1445_p2(16),
      Q => tmp8_reg_1795(16),
      R => '0'
    );
\tmp8_reg_1795_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp8_fu_1445_p2(17),
      Q => tmp8_reg_1795(17),
      R => '0'
    );
\tmp8_reg_1795_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp8_fu_1445_p2(18),
      Q => tmp8_reg_1795(18),
      R => '0'
    );
\tmp8_reg_1795_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp8_fu_1445_p2(19),
      Q => tmp8_reg_1795(19),
      R => '0'
    );
\tmp8_reg_1795_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp8_fu_1445_p2(1),
      Q => tmp8_reg_1795(1),
      R => '0'
    );
\tmp8_reg_1795_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp8_fu_1445_p2(20),
      Q => tmp8_reg_1795(20),
      R => '0'
    );
\tmp8_reg_1795_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp8_fu_1445_p2(21),
      Q => tmp8_reg_1795(21),
      R => '0'
    );
\tmp8_reg_1795_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp8_fu_1445_p2(22),
      Q => tmp8_reg_1795(22),
      R => '0'
    );
\tmp8_reg_1795_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp8_fu_1445_p2(23),
      Q => tmp8_reg_1795(23),
      R => '0'
    );
\tmp8_reg_1795_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp8_fu_1445_p2(24),
      Q => tmp8_reg_1795(24),
      R => '0'
    );
\tmp8_reg_1795_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp8_fu_1445_p2(2),
      Q => tmp8_reg_1795(2),
      R => '0'
    );
\tmp8_reg_1795_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp8_fu_1445_p2(3),
      Q => tmp8_reg_1795(3),
      R => '0'
    );
\tmp8_reg_1795_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp8_fu_1445_p2(4),
      Q => tmp8_reg_1795(4),
      R => '0'
    );
\tmp8_reg_1795_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp8_fu_1445_p2(5),
      Q => tmp8_reg_1795(5),
      R => '0'
    );
\tmp8_reg_1795_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp8_fu_1445_p2(6),
      Q => tmp8_reg_1795(6),
      R => '0'
    );
\tmp8_reg_1795_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp8_fu_1445_p2(7),
      Q => tmp8_reg_1795(7),
      R => '0'
    );
\tmp8_reg_1795_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp8_fu_1445_p2(8),
      Q => tmp8_reg_1795(8),
      R => '0'
    );
\tmp8_reg_1795_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp8_reg_1795[24]_i_1_n_0\,
      D => tmp8_fu_1445_p2(9),
      Q => tmp8_reg_1795(9),
      R => '0'
    );
\tmp_10_reg_1703[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ctrl_read_reg_1533,
      I1 => ap_CS_fsm_state9,
      I2 => tmp_10_reg_1703,
      O => \tmp_10_reg_1703[0]_i_1_n_0\
    );
\tmp_10_reg_1703_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_10_reg_1703[0]_i_1_n_0\,
      Q => tmp_10_reg_1703,
      R => '0'
    );
\tmp_13_reg_1736[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \x_assign_reg_489_reg_n_0_[0]\,
      I1 => \exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I4 => tmp_13_reg_1736(0),
      O => \tmp_13_reg_1736[0]_i_1_n_0\
    );
\tmp_13_reg_1736[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => x_assign_mid2_fu_1034_p3(1),
      I1 => \exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => \tmp_13_reg_1736[1]_i_2_n_0\,
      I4 => tmp_13_reg_1736(1),
      O => \tmp_13_reg_1736[1]_i_1_n_0\
    );
\tmp_13_reg_1736[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter1_reg_n_0,
      I1 => icmp_reg_1717,
      I2 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I3 => \exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I4 => grp_fixed_point_mul_fu_653_n_26,
      O => \tmp_13_reg_1736[1]_i_2_n_0\
    );
\tmp_13_reg_1736_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_13_reg_1736[0]_i_1_n_0\,
      Q => tmp_13_reg_1736(0),
      R => '0'
    );
\tmp_13_reg_1736_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_13_reg_1736[1]_i_1_n_0\,
      Q => tmp_13_reg_1736(1),
      R => '0'
    );
\tmp_9_reg_1572[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCE00CC"
    )
        port map (
      I0 => x1_reg_387(2),
      I1 => x1_reg_387(0),
      I2 => x1_reg_387(1),
      I3 => \ap_CS_fsm[4]_i_2_n_0\,
      I4 => tmp_9_reg_1572(0),
      O => \tmp_9_reg_1572[0]_i_1_n_0\
    );
\tmp_9_reg_1572[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF200F0"
    )
        port map (
      I0 => x1_reg_387(2),
      I1 => x1_reg_387(0),
      I2 => x1_reg_387(1),
      I3 => \ap_CS_fsm[4]_i_2_n_0\,
      I4 => tmp_9_reg_1572(1),
      O => \tmp_9_reg_1572[1]_i_1_n_0\
    );
\tmp_9_reg_1572_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_9_reg_1572[0]_i_1_n_0\,
      Q => tmp_9_reg_1572(0),
      R => '0'
    );
\tmp_9_reg_1572_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_9_reg_1572[1]_i_1_n_0\,
      Q => tmp_9_reg_1572(1),
      R => '0'
    );
\window_0_0_fu_160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(0),
      Q => window_0_0_fu_160(0),
      R => '0'
    );
\window_0_0_fu_160_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(10),
      Q => window_0_0_fu_160(10),
      R => '0'
    );
\window_0_0_fu_160_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(11),
      Q => window_0_0_fu_160(11),
      R => '0'
    );
\window_0_0_fu_160_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(12),
      Q => window_0_0_fu_160(12),
      R => '0'
    );
\window_0_0_fu_160_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(13),
      Q => window_0_0_fu_160(13),
      R => '0'
    );
\window_0_0_fu_160_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(14),
      Q => window_0_0_fu_160(14),
      R => '0'
    );
\window_0_0_fu_160_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(15),
      Q => window_0_0_fu_160(15),
      R => '0'
    );
\window_0_0_fu_160_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(16),
      Q => window_0_0_fu_160(16),
      R => '0'
    );
\window_0_0_fu_160_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(17),
      Q => window_0_0_fu_160(17),
      R => '0'
    );
\window_0_0_fu_160_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(18),
      Q => window_0_0_fu_160(18),
      R => '0'
    );
\window_0_0_fu_160_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(19),
      Q => window_0_0_fu_160(19),
      R => '0'
    );
\window_0_0_fu_160_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(1),
      Q => window_0_0_fu_160(1),
      R => '0'
    );
\window_0_0_fu_160_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(20),
      Q => window_0_0_fu_160(20),
      R => '0'
    );
\window_0_0_fu_160_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(21),
      Q => window_0_0_fu_160(21),
      R => '0'
    );
\window_0_0_fu_160_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(22),
      Q => window_0_0_fu_160(22),
      R => '0'
    );
\window_0_0_fu_160_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(23),
      Q => window_0_0_fu_160(23),
      R => '0'
    );
\window_0_0_fu_160_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(24),
      Q => window_0_0_fu_160(24),
      R => '0'
    );
\window_0_0_fu_160_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(25),
      Q => window_0_0_fu_160(25),
      R => '0'
    );
\window_0_0_fu_160_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(26),
      Q => window_0_0_fu_160(26),
      R => '0'
    );
\window_0_0_fu_160_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(27),
      Q => window_0_0_fu_160(27),
      R => '0'
    );
\window_0_0_fu_160_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(28),
      Q => window_0_0_fu_160(28),
      R => '0'
    );
\window_0_0_fu_160_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(29),
      Q => window_0_0_fu_160(29),
      R => '0'
    );
\window_0_0_fu_160_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(2),
      Q => window_0_0_fu_160(2),
      R => '0'
    );
\window_0_0_fu_160_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(30),
      Q => window_0_0_fu_160(30),
      R => '0'
    );
\window_0_0_fu_160_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(31),
      Q => window_0_0_fu_160(31),
      R => '0'
    );
\window_0_0_fu_160_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(3),
      Q => window_0_0_fu_160(3),
      R => '0'
    );
\window_0_0_fu_160_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(4),
      Q => window_0_0_fu_160(4),
      R => '0'
    );
\window_0_0_fu_160_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(5),
      Q => window_0_0_fu_160(5),
      R => '0'
    );
\window_0_0_fu_160_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(6),
      Q => window_0_0_fu_160(6),
      R => '0'
    );
\window_0_0_fu_160_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(7),
      Q => window_0_0_fu_160(7),
      R => '0'
    );
\window_0_0_fu_160_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(8),
      Q => window_0_0_fu_160(8),
      R => '0'
    );
\window_0_0_fu_160_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_1_fu_164(9),
      Q => window_0_0_fu_160(9),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(0),
      Q => window_0_0_read_as_fu_156(0),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(10),
      Q => window_0_0_read_as_fu_156(10),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(11),
      Q => window_0_0_read_as_fu_156(11),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(12),
      Q => window_0_0_read_as_fu_156(12),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(13),
      Q => window_0_0_read_as_fu_156(13),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(14),
      Q => window_0_0_read_as_fu_156(14),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(15),
      Q => window_0_0_read_as_fu_156(15),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(16),
      Q => window_0_0_read_as_fu_156(16),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(17),
      Q => window_0_0_read_as_fu_156(17),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(18),
      Q => window_0_0_read_as_fu_156(18),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(19),
      Q => window_0_0_read_as_fu_156(19),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(1),
      Q => window_0_0_read_as_fu_156(1),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(20),
      Q => window_0_0_read_as_fu_156(20),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(21),
      Q => window_0_0_read_as_fu_156(21),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(22),
      Q => window_0_0_read_as_fu_156(22),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(23),
      Q => window_0_0_read_as_fu_156(23),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(24),
      Q => window_0_0_read_as_fu_156(24),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(25),
      Q => window_0_0_read_as_fu_156(25),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(26),
      Q => window_0_0_read_as_fu_156(26),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(27),
      Q => window_0_0_read_as_fu_156(27),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(28),
      Q => window_0_0_read_as_fu_156(28),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(29),
      Q => window_0_0_read_as_fu_156(29),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(2),
      Q => window_0_0_read_as_fu_156(2),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(30),
      Q => window_0_0_read_as_fu_156(30),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(31),
      Q => window_0_0_read_as_fu_156(31),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(3),
      Q => window_0_0_read_as_fu_156(3),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(4),
      Q => window_0_0_read_as_fu_156(4),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(5),
      Q => window_0_0_read_as_fu_156(5),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(6),
      Q => window_0_0_read_as_fu_156(6),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(7),
      Q => window_0_0_read_as_fu_156(7),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(8),
      Q => window_0_0_read_as_fu_156(8),
      R => '0'
    );
\window_0_0_read_as_fu_156_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_0_0_fu_160(9),
      Q => window_0_0_read_as_fu_156(9),
      R => '0'
    );
\window_0_1_fu_164[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2_reg_rep_n_0,
      I1 => grp_fixed_point_mul_fu_653_n_25,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708_reg[0]_rep_n_0\,
      O => lineBuffer_0_2_s_reg_5501
    );
\window_0_1_fu_164_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(0),
      Q => window_0_1_fu_164(0),
      R => '0'
    );
\window_0_1_fu_164_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(10),
      Q => window_0_1_fu_164(10),
      R => '0'
    );
\window_0_1_fu_164_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(11),
      Q => window_0_1_fu_164(11),
      R => '0'
    );
\window_0_1_fu_164_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(12),
      Q => window_0_1_fu_164(12),
      R => '0'
    );
\window_0_1_fu_164_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(13),
      Q => window_0_1_fu_164(13),
      R => '0'
    );
\window_0_1_fu_164_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(14),
      Q => window_0_1_fu_164(14),
      R => '0'
    );
\window_0_1_fu_164_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(15),
      Q => window_0_1_fu_164(15),
      R => '0'
    );
\window_0_1_fu_164_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(16),
      Q => window_0_1_fu_164(16),
      R => '0'
    );
\window_0_1_fu_164_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(17),
      Q => window_0_1_fu_164(17),
      R => '0'
    );
\window_0_1_fu_164_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(18),
      Q => window_0_1_fu_164(18),
      R => '0'
    );
\window_0_1_fu_164_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(19),
      Q => window_0_1_fu_164(19),
      R => '0'
    );
\window_0_1_fu_164_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(1),
      Q => window_0_1_fu_164(1),
      R => '0'
    );
\window_0_1_fu_164_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(20),
      Q => window_0_1_fu_164(20),
      R => '0'
    );
\window_0_1_fu_164_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(21),
      Q => window_0_1_fu_164(21),
      R => '0'
    );
\window_0_1_fu_164_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(22),
      Q => window_0_1_fu_164(22),
      R => '0'
    );
\window_0_1_fu_164_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(23),
      Q => window_0_1_fu_164(23),
      R => '0'
    );
\window_0_1_fu_164_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(24),
      Q => window_0_1_fu_164(24),
      R => '0'
    );
\window_0_1_fu_164_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(25),
      Q => window_0_1_fu_164(25),
      R => '0'
    );
\window_0_1_fu_164_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(26),
      Q => window_0_1_fu_164(26),
      R => '0'
    );
\window_0_1_fu_164_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(27),
      Q => window_0_1_fu_164(27),
      R => '0'
    );
\window_0_1_fu_164_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(28),
      Q => window_0_1_fu_164(28),
      R => '0'
    );
\window_0_1_fu_164_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(29),
      Q => window_0_1_fu_164(29),
      R => '0'
    );
\window_0_1_fu_164_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(2),
      Q => window_0_1_fu_164(2),
      R => '0'
    );
\window_0_1_fu_164_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(30),
      Q => window_0_1_fu_164(30),
      R => '0'
    );
\window_0_1_fu_164_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(31),
      Q => window_0_1_fu_164(31),
      R => '0'
    );
\window_0_1_fu_164_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(3),
      Q => window_0_1_fu_164(3),
      R => '0'
    );
\window_0_1_fu_164_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(4),
      Q => window_0_1_fu_164(4),
      R => '0'
    );
\window_0_1_fu_164_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(5),
      Q => window_0_1_fu_164(5),
      R => '0'
    );
\window_0_1_fu_164_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(6),
      Q => window_0_1_fu_164(6),
      R => '0'
    );
\window_0_1_fu_164_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(7),
      Q => window_0_1_fu_164(7),
      R => '0'
    );
\window_0_1_fu_164_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(8),
      Q => window_0_1_fu_164(8),
      R => '0'
    );
\window_0_1_fu_164_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5501,
      D => windowRightCol_0_fu_1190_p6(9),
      Q => window_0_1_fu_164(9),
      R => '0'
    );
\window_1_0_read_as_fu_168[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => window_1_1_reg_571(0),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_1_0_reg_582(0),
      O => window_1_0_phi_fu_585_p4(0)
    );
\window_1_0_read_as_fu_168[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => window_1_1_reg_571(10),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_1_0_reg_582(10),
      O => window_1_0_phi_fu_585_p4(10)
    );
\window_1_0_read_as_fu_168[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => window_1_1_reg_571(11),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_1_0_reg_582(11),
      O => window_1_0_phi_fu_585_p4(11)
    );
\window_1_0_read_as_fu_168[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => window_1_1_reg_571(12),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_1_0_reg_582(12),
      O => window_1_0_phi_fu_585_p4(12)
    );
\window_1_0_read_as_fu_168[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => window_1_1_reg_571(13),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_1_0_reg_582(13),
      O => window_1_0_phi_fu_585_p4(13)
    );
\window_1_0_read_as_fu_168[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => window_1_1_reg_571(14),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_1_0_reg_582(14),
      O => window_1_0_phi_fu_585_p4(14)
    );
\window_1_0_read_as_fu_168[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => window_1_1_reg_571(15),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_1_0_reg_582(15),
      O => window_1_0_phi_fu_585_p4(15)
    );
\window_1_0_read_as_fu_168[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => window_1_1_reg_571(16),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_1_0_reg_582(16),
      O => window_1_0_phi_fu_585_p4(16)
    );
\window_1_0_read_as_fu_168[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => window_1_1_reg_571(17),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_1_0_reg_582(17),
      O => window_1_0_phi_fu_585_p4(17)
    );
\window_1_0_read_as_fu_168[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => window_1_1_reg_571(18),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_1_0_reg_582(18),
      O => window_1_0_phi_fu_585_p4(18)
    );
\window_1_0_read_as_fu_168[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => window_1_1_reg_571(19),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_1_0_reg_582(19),
      O => window_1_0_phi_fu_585_p4(19)
    );
\window_1_0_read_as_fu_168[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => window_1_1_reg_571(1),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_1_0_reg_582(1),
      O => window_1_0_phi_fu_585_p4(1)
    );
\window_1_0_read_as_fu_168[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => window_1_1_reg_571(20),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_1_0_reg_582(20),
      O => window_1_0_phi_fu_585_p4(20)
    );
\window_1_0_read_as_fu_168[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => window_1_1_reg_571(21),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_1_0_reg_582(21),
      O => window_1_0_phi_fu_585_p4(21)
    );
\window_1_0_read_as_fu_168[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => window_1_1_reg_571(22),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_1_0_reg_582(22),
      O => window_1_0_phi_fu_585_p4(22)
    );
\window_1_0_read_as_fu_168[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => window_1_1_reg_571(23),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_1_0_reg_582(23),
      O => window_1_0_phi_fu_585_p4(23)
    );
\window_1_0_read_as_fu_168[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => window_1_1_reg_571(24),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_1_0_reg_582(24),
      O => window_1_0_phi_fu_585_p4(24)
    );
\window_1_0_read_as_fu_168[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => window_1_1_reg_571(25),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_1_0_reg_582(25),
      O => window_1_0_phi_fu_585_p4(25)
    );
\window_1_0_read_as_fu_168[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => window_1_1_reg_571(26),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_1_0_reg_582(26),
      O => window_1_0_phi_fu_585_p4(26)
    );
\window_1_0_read_as_fu_168[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => window_1_1_reg_571(27),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_1_0_reg_582(27),
      O => window_1_0_phi_fu_585_p4(27)
    );
\window_1_0_read_as_fu_168[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => window_1_1_reg_571(28),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_1_0_reg_582(28),
      O => window_1_0_phi_fu_585_p4(28)
    );
\window_1_0_read_as_fu_168[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => window_1_1_reg_571(29),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_1_0_reg_582(29),
      O => window_1_0_phi_fu_585_p4(29)
    );
\window_1_0_read_as_fu_168[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => window_1_1_reg_571(2),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_1_0_reg_582(2),
      O => window_1_0_phi_fu_585_p4(2)
    );
\window_1_0_read_as_fu_168[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => window_1_1_reg_571(30),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_1_0_reg_582(30),
      O => window_1_0_phi_fu_585_p4(30)
    );
\window_1_0_read_as_fu_168[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2_reg_rep_n_0,
      I1 => grp_fixed_point_mul_fu_653_n_25,
      O => p_66_in
    );
\window_1_0_read_as_fu_168[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => window_1_1_reg_571(3),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_1_0_reg_582(3),
      O => window_1_0_phi_fu_585_p4(3)
    );
\window_1_0_read_as_fu_168[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => window_1_1_reg_571(4),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_1_0_reg_582(4),
      O => window_1_0_phi_fu_585_p4(4)
    );
\window_1_0_read_as_fu_168[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => window_1_1_reg_571(5),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_1_0_reg_582(5),
      O => window_1_0_phi_fu_585_p4(5)
    );
\window_1_0_read_as_fu_168[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => window_1_1_reg_571(6),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_1_0_reg_582(6),
      O => window_1_0_phi_fu_585_p4(6)
    );
\window_1_0_read_as_fu_168[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => window_1_1_reg_571(7),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_1_0_reg_582(7),
      O => window_1_0_phi_fu_585_p4(7)
    );
\window_1_0_read_as_fu_168[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => window_1_1_reg_571(8),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_1_0_reg_582(8),
      O => window_1_0_phi_fu_585_p4(8)
    );
\window_1_0_read_as_fu_168[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => window_1_1_reg_571(9),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => window_1_0_reg_582(9),
      O => window_1_0_phi_fu_585_p4(9)
    );
\window_1_0_read_as_fu_168_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(0),
      Q => window_1_0_read_as_fu_168(0),
      R => '0'
    );
\window_1_0_read_as_fu_168_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(10),
      Q => window_1_0_read_as_fu_168(10),
      R => '0'
    );
\window_1_0_read_as_fu_168_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(11),
      Q => window_1_0_read_as_fu_168(11),
      R => '0'
    );
\window_1_0_read_as_fu_168_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(12),
      Q => window_1_0_read_as_fu_168(12),
      R => '0'
    );
\window_1_0_read_as_fu_168_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(13),
      Q => window_1_0_read_as_fu_168(13),
      R => '0'
    );
\window_1_0_read_as_fu_168_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(14),
      Q => window_1_0_read_as_fu_168(14),
      R => '0'
    );
\window_1_0_read_as_fu_168_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(15),
      Q => window_1_0_read_as_fu_168(15),
      R => '0'
    );
\window_1_0_read_as_fu_168_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(16),
      Q => window_1_0_read_as_fu_168(16),
      R => '0'
    );
\window_1_0_read_as_fu_168_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(17),
      Q => window_1_0_read_as_fu_168(17),
      R => '0'
    );
\window_1_0_read_as_fu_168_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(18),
      Q => window_1_0_read_as_fu_168(18),
      R => '0'
    );
\window_1_0_read_as_fu_168_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(19),
      Q => window_1_0_read_as_fu_168(19),
      R => '0'
    );
\window_1_0_read_as_fu_168_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(1),
      Q => window_1_0_read_as_fu_168(1),
      R => '0'
    );
\window_1_0_read_as_fu_168_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(20),
      Q => window_1_0_read_as_fu_168(20),
      R => '0'
    );
\window_1_0_read_as_fu_168_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(21),
      Q => window_1_0_read_as_fu_168(21),
      R => '0'
    );
\window_1_0_read_as_fu_168_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(22),
      Q => window_1_0_read_as_fu_168(22),
      R => '0'
    );
\window_1_0_read_as_fu_168_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(23),
      Q => window_1_0_read_as_fu_168(23),
      R => '0'
    );
\window_1_0_read_as_fu_168_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(24),
      Q => window_1_0_read_as_fu_168(24),
      R => '0'
    );
\window_1_0_read_as_fu_168_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(25),
      Q => window_1_0_read_as_fu_168(25),
      R => '0'
    );
\window_1_0_read_as_fu_168_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(26),
      Q => window_1_0_read_as_fu_168(26),
      R => '0'
    );
\window_1_0_read_as_fu_168_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(27),
      Q => window_1_0_read_as_fu_168(27),
      R => '0'
    );
\window_1_0_read_as_fu_168_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(28),
      Q => window_1_0_read_as_fu_168(28),
      R => '0'
    );
\window_1_0_read_as_fu_168_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(29),
      Q => window_1_0_read_as_fu_168(29),
      R => '0'
    );
\window_1_0_read_as_fu_168_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(2),
      Q => window_1_0_read_as_fu_168(2),
      R => '0'
    );
\window_1_0_read_as_fu_168_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(30),
      Q => window_1_0_read_as_fu_168(30),
      R => '0'
    );
\window_1_0_read_as_fu_168_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(31),
      Q => window_1_0_read_as_fu_168(31),
      R => '0'
    );
\window_1_0_read_as_fu_168_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(3),
      Q => window_1_0_read_as_fu_168(3),
      R => '0'
    );
\window_1_0_read_as_fu_168_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(4),
      Q => window_1_0_read_as_fu_168(4),
      R => '0'
    );
\window_1_0_read_as_fu_168_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(5),
      Q => window_1_0_read_as_fu_168(5),
      R => '0'
    );
\window_1_0_read_as_fu_168_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(6),
      Q => window_1_0_read_as_fu_168(6),
      R => '0'
    );
\window_1_0_read_as_fu_168_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(7),
      Q => window_1_0_read_as_fu_168(7),
      R => '0'
    );
\window_1_0_read_as_fu_168_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(8),
      Q => window_1_0_read_as_fu_168(8),
      R => '0'
    );
\window_1_0_read_as_fu_168_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_1_0_phi_fu_585_p4(9),
      Q => window_1_0_read_as_fu_168(9),
      R => '0'
    );
\window_1_0_reg_582[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[0]\,
      I4 => window_1_1_reg_571(0),
      O => \window_1_0_reg_582[0]_i_1_n_0\
    );
\window_1_0_reg_582[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[10]\,
      I4 => window_1_1_reg_571(10),
      O => \window_1_0_reg_582[10]_i_1_n_0\
    );
\window_1_0_reg_582[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[11]\,
      I4 => window_1_1_reg_571(11),
      O => \window_1_0_reg_582[11]_i_1_n_0\
    );
\window_1_0_reg_582[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[12]\,
      I4 => window_1_1_reg_571(12),
      O => \window_1_0_reg_582[12]_i_1_n_0\
    );
\window_1_0_reg_582[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[13]\,
      I4 => window_1_1_reg_571(13),
      O => \window_1_0_reg_582[13]_i_1_n_0\
    );
\window_1_0_reg_582[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[14]\,
      I4 => window_1_1_reg_571(14),
      O => \window_1_0_reg_582[14]_i_1_n_0\
    );
\window_1_0_reg_582[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[15]\,
      I4 => window_1_1_reg_571(15),
      O => \window_1_0_reg_582[15]_i_1_n_0\
    );
\window_1_0_reg_582[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[16]\,
      I4 => window_1_1_reg_571(16),
      O => \window_1_0_reg_582[16]_i_1_n_0\
    );
\window_1_0_reg_582[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[17]\,
      I4 => window_1_1_reg_571(17),
      O => \window_1_0_reg_582[17]_i_1_n_0\
    );
\window_1_0_reg_582[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[18]\,
      I4 => window_1_1_reg_571(18),
      O => \window_1_0_reg_582[18]_i_1_n_0\
    );
\window_1_0_reg_582[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[19]\,
      I4 => window_1_1_reg_571(19),
      O => \window_1_0_reg_582[19]_i_1_n_0\
    );
\window_1_0_reg_582[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[1]\,
      I4 => window_1_1_reg_571(1),
      O => \window_1_0_reg_582[1]_i_1_n_0\
    );
\window_1_0_reg_582[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[20]\,
      I4 => window_1_1_reg_571(20),
      O => \window_1_0_reg_582[20]_i_1_n_0\
    );
\window_1_0_reg_582[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[21]\,
      I4 => window_1_1_reg_571(21),
      O => \window_1_0_reg_582[21]_i_1_n_0\
    );
\window_1_0_reg_582[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[22]\,
      I4 => window_1_1_reg_571(22),
      O => \window_1_0_reg_582[22]_i_1_n_0\
    );
\window_1_0_reg_582[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[23]\,
      I4 => window_1_1_reg_571(23),
      O => \window_1_0_reg_582[23]_i_1_n_0\
    );
\window_1_0_reg_582[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[24]\,
      I4 => window_1_1_reg_571(24),
      O => \window_1_0_reg_582[24]_i_1_n_0\
    );
\window_1_0_reg_582[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[25]\,
      I4 => window_1_1_reg_571(25),
      O => \window_1_0_reg_582[25]_i_1_n_0\
    );
\window_1_0_reg_582[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[26]\,
      I4 => window_1_1_reg_571(26),
      O => \window_1_0_reg_582[26]_i_1_n_0\
    );
\window_1_0_reg_582[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[27]\,
      I4 => window_1_1_reg_571(27),
      O => \window_1_0_reg_582[27]_i_1_n_0\
    );
\window_1_0_reg_582[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[28]\,
      I4 => window_1_1_reg_571(28),
      O => \window_1_0_reg_582[28]_i_1_n_0\
    );
\window_1_0_reg_582[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[29]\,
      I4 => window_1_1_reg_571(29),
      O => \window_1_0_reg_582[29]_i_1_n_0\
    );
\window_1_0_reg_582[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[2]\,
      I4 => window_1_1_reg_571(2),
      O => \window_1_0_reg_582[2]_i_1_n_0\
    );
\window_1_0_reg_582[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[30]\,
      I4 => window_1_1_reg_571(30),
      O => \window_1_0_reg_582[30]_i_1_n_0\
    );
\window_1_0_reg_582[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[31]\,
      I4 => window_1_1_reg_571(31),
      O => \window_1_0_reg_582[31]_i_1_n_0\
    );
\window_1_0_reg_582[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[3]\,
      I4 => window_1_1_reg_571(3),
      O => \window_1_0_reg_582[3]_i_1_n_0\
    );
\window_1_0_reg_582[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[4]\,
      I4 => window_1_1_reg_571(4),
      O => \window_1_0_reg_582[4]_i_1_n_0\
    );
\window_1_0_reg_582[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[5]\,
      I4 => window_1_1_reg_571(5),
      O => \window_1_0_reg_582[5]_i_1_n_0\
    );
\window_1_0_reg_582[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[6]\,
      I4 => window_1_1_reg_571(6),
      O => \window_1_0_reg_582[6]_i_1_n_0\
    );
\window_1_0_reg_582[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[7]\,
      I4 => window_1_1_reg_571(7),
      O => \window_1_0_reg_582[7]_i_1_n_0\
    );
\window_1_0_reg_582[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[8]\,
      I4 => window_1_1_reg_571(8),
      O => \window_1_0_reg_582[8]_i_1_n_0\
    );
\window_1_0_reg_582[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_1_1_reg_444_reg_n_0_[9]\,
      I4 => window_1_1_reg_571(9),
      O => \window_1_0_reg_582[9]_i_1_n_0\
    );
\window_1_0_reg_582_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[0]_i_1_n_0\,
      Q => window_1_0_reg_582(0),
      R => '0'
    );
\window_1_0_reg_582_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[10]_i_1_n_0\,
      Q => window_1_0_reg_582(10),
      R => '0'
    );
\window_1_0_reg_582_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[11]_i_1_n_0\,
      Q => window_1_0_reg_582(11),
      R => '0'
    );
\window_1_0_reg_582_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[12]_i_1_n_0\,
      Q => window_1_0_reg_582(12),
      R => '0'
    );
\window_1_0_reg_582_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[13]_i_1_n_0\,
      Q => window_1_0_reg_582(13),
      R => '0'
    );
\window_1_0_reg_582_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[14]_i_1_n_0\,
      Q => window_1_0_reg_582(14),
      R => '0'
    );
\window_1_0_reg_582_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[15]_i_1_n_0\,
      Q => window_1_0_reg_582(15),
      R => '0'
    );
\window_1_0_reg_582_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[16]_i_1_n_0\,
      Q => window_1_0_reg_582(16),
      R => '0'
    );
\window_1_0_reg_582_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[17]_i_1_n_0\,
      Q => window_1_0_reg_582(17),
      R => '0'
    );
\window_1_0_reg_582_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[18]_i_1_n_0\,
      Q => window_1_0_reg_582(18),
      R => '0'
    );
\window_1_0_reg_582_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[19]_i_1_n_0\,
      Q => window_1_0_reg_582(19),
      R => '0'
    );
\window_1_0_reg_582_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[1]_i_1_n_0\,
      Q => window_1_0_reg_582(1),
      R => '0'
    );
\window_1_0_reg_582_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[20]_i_1_n_0\,
      Q => window_1_0_reg_582(20),
      R => '0'
    );
\window_1_0_reg_582_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[21]_i_1_n_0\,
      Q => window_1_0_reg_582(21),
      R => '0'
    );
\window_1_0_reg_582_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[22]_i_1_n_0\,
      Q => window_1_0_reg_582(22),
      R => '0'
    );
\window_1_0_reg_582_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[23]_i_1_n_0\,
      Q => window_1_0_reg_582(23),
      R => '0'
    );
\window_1_0_reg_582_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[24]_i_1_n_0\,
      Q => window_1_0_reg_582(24),
      R => '0'
    );
\window_1_0_reg_582_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[25]_i_1_n_0\,
      Q => window_1_0_reg_582(25),
      R => '0'
    );
\window_1_0_reg_582_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[26]_i_1_n_0\,
      Q => window_1_0_reg_582(26),
      R => '0'
    );
\window_1_0_reg_582_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[27]_i_1_n_0\,
      Q => window_1_0_reg_582(27),
      R => '0'
    );
\window_1_0_reg_582_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[28]_i_1_n_0\,
      Q => window_1_0_reg_582(28),
      R => '0'
    );
\window_1_0_reg_582_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[29]_i_1_n_0\,
      Q => window_1_0_reg_582(29),
      R => '0'
    );
\window_1_0_reg_582_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[2]_i_1_n_0\,
      Q => window_1_0_reg_582(2),
      R => '0'
    );
\window_1_0_reg_582_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[30]_i_1_n_0\,
      Q => window_1_0_reg_582(30),
      R => '0'
    );
\window_1_0_reg_582_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[31]_i_1_n_0\,
      Q => window_1_0_reg_582(31),
      R => '0'
    );
\window_1_0_reg_582_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[3]_i_1_n_0\,
      Q => window_1_0_reg_582(3),
      R => '0'
    );
\window_1_0_reg_582_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[4]_i_1_n_0\,
      Q => window_1_0_reg_582(4),
      R => '0'
    );
\window_1_0_reg_582_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[5]_i_1_n_0\,
      Q => window_1_0_reg_582(5),
      R => '0'
    );
\window_1_0_reg_582_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[6]_i_1_n_0\,
      Q => window_1_0_reg_582(6),
      R => '0'
    );
\window_1_0_reg_582_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[7]_i_1_n_0\,
      Q => window_1_0_reg_582(7),
      R => '0'
    );
\window_1_0_reg_582_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[8]_i_1_n_0\,
      Q => window_1_0_reg_582(8),
      R => '0'
    );
\window_1_0_reg_582_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_0_reg_582[9]_i_1_n_0\,
      Q => window_1_0_reg_582(9),
      R => '0'
    );
\window_1_1_1_reg_444[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14000000"
    )
        port map (
      I0 => y3_reg_409(1),
      I1 => y3_reg_409(0),
      I2 => x4_reg_456(1),
      I3 => \indvar_flatten_reg_398[2]_i_1_n_0\,
      I4 => x4_reg_456(0),
      O => window_1_1_1_reg_444
    );
\window_1_1_1_reg_444_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(0),
      Q => \window_1_1_1_reg_444_reg_n_0_[0]\,
      R => '0'
    );
\window_1_1_1_reg_444_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(10),
      Q => \window_1_1_1_reg_444_reg_n_0_[10]\,
      R => '0'
    );
\window_1_1_1_reg_444_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(11),
      Q => \window_1_1_1_reg_444_reg_n_0_[11]\,
      R => '0'
    );
\window_1_1_1_reg_444_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(12),
      Q => \window_1_1_1_reg_444_reg_n_0_[12]\,
      R => '0'
    );
\window_1_1_1_reg_444_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(13),
      Q => \window_1_1_1_reg_444_reg_n_0_[13]\,
      R => '0'
    );
\window_1_1_1_reg_444_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(14),
      Q => \window_1_1_1_reg_444_reg_n_0_[14]\,
      R => '0'
    );
\window_1_1_1_reg_444_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(15),
      Q => \window_1_1_1_reg_444_reg_n_0_[15]\,
      R => '0'
    );
\window_1_1_1_reg_444_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(16),
      Q => \window_1_1_1_reg_444_reg_n_0_[16]\,
      R => '0'
    );
\window_1_1_1_reg_444_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(17),
      Q => \window_1_1_1_reg_444_reg_n_0_[17]\,
      R => '0'
    );
\window_1_1_1_reg_444_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(18),
      Q => \window_1_1_1_reg_444_reg_n_0_[18]\,
      R => '0'
    );
\window_1_1_1_reg_444_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(19),
      Q => \window_1_1_1_reg_444_reg_n_0_[19]\,
      R => '0'
    );
\window_1_1_1_reg_444_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(1),
      Q => \window_1_1_1_reg_444_reg_n_0_[1]\,
      R => '0'
    );
\window_1_1_1_reg_444_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(20),
      Q => \window_1_1_1_reg_444_reg_n_0_[20]\,
      R => '0'
    );
\window_1_1_1_reg_444_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(21),
      Q => \window_1_1_1_reg_444_reg_n_0_[21]\,
      R => '0'
    );
\window_1_1_1_reg_444_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(22),
      Q => \window_1_1_1_reg_444_reg_n_0_[22]\,
      R => '0'
    );
\window_1_1_1_reg_444_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(23),
      Q => \window_1_1_1_reg_444_reg_n_0_[23]\,
      R => '0'
    );
\window_1_1_1_reg_444_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(24),
      Q => \window_1_1_1_reg_444_reg_n_0_[24]\,
      R => '0'
    );
\window_1_1_1_reg_444_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(25),
      Q => \window_1_1_1_reg_444_reg_n_0_[25]\,
      R => '0'
    );
\window_1_1_1_reg_444_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(26),
      Q => \window_1_1_1_reg_444_reg_n_0_[26]\,
      R => '0'
    );
\window_1_1_1_reg_444_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(27),
      Q => \window_1_1_1_reg_444_reg_n_0_[27]\,
      R => '0'
    );
\window_1_1_1_reg_444_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(28),
      Q => \window_1_1_1_reg_444_reg_n_0_[28]\,
      R => '0'
    );
\window_1_1_1_reg_444_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(29),
      Q => \window_1_1_1_reg_444_reg_n_0_[29]\,
      R => '0'
    );
\window_1_1_1_reg_444_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(2),
      Q => \window_1_1_1_reg_444_reg_n_0_[2]\,
      R => '0'
    );
\window_1_1_1_reg_444_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(30),
      Q => \window_1_1_1_reg_444_reg_n_0_[30]\,
      R => '0'
    );
\window_1_1_1_reg_444_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(31),
      Q => \window_1_1_1_reg_444_reg_n_0_[31]\,
      R => '0'
    );
\window_1_1_1_reg_444_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(3),
      Q => \window_1_1_1_reg_444_reg_n_0_[3]\,
      R => '0'
    );
\window_1_1_1_reg_444_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(4),
      Q => \window_1_1_1_reg_444_reg_n_0_[4]\,
      R => '0'
    );
\window_1_1_1_reg_444_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(5),
      Q => \window_1_1_1_reg_444_reg_n_0_[5]\,
      R => '0'
    );
\window_1_1_1_reg_444_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(6),
      Q => \window_1_1_1_reg_444_reg_n_0_[6]\,
      R => '0'
    );
\window_1_1_1_reg_444_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(7),
      Q => \window_1_1_1_reg_444_reg_n_0_[7]\,
      R => '0'
    );
\window_1_1_1_reg_444_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(8),
      Q => \window_1_1_1_reg_444_reg_n_0_[8]\,
      R => '0'
    );
\window_1_1_1_reg_444_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_1_1_1_reg_444,
      D => window_1_1_2_fu_888_p3(9),
      Q => \window_1_1_1_reg_444_reg_n_0_[9]\,
      R => '0'
    );
\window_1_1_reg_571[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[0]\,
      I4 => lineBuffer_0_3_15_reg_1750(0),
      O => \window_1_1_reg_571[0]_i_1_n_0\
    );
\window_1_1_reg_571[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[10]\,
      I4 => lineBuffer_0_3_15_reg_1750(10),
      O => \window_1_1_reg_571[10]_i_1_n_0\
    );
\window_1_1_reg_571[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[11]\,
      I4 => lineBuffer_0_3_15_reg_1750(11),
      O => \window_1_1_reg_571[11]_i_1_n_0\
    );
\window_1_1_reg_571[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[12]\,
      I4 => lineBuffer_0_3_15_reg_1750(12),
      O => \window_1_1_reg_571[12]_i_1_n_0\
    );
\window_1_1_reg_571[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[13]\,
      I4 => lineBuffer_0_3_15_reg_1750(13),
      O => \window_1_1_reg_571[13]_i_1_n_0\
    );
\window_1_1_reg_571[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[14]\,
      I4 => lineBuffer_0_3_15_reg_1750(14),
      O => \window_1_1_reg_571[14]_i_1_n_0\
    );
\window_1_1_reg_571[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[15]\,
      I4 => lineBuffer_0_3_15_reg_1750(15),
      O => \window_1_1_reg_571[15]_i_1_n_0\
    );
\window_1_1_reg_571[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[16]\,
      I4 => lineBuffer_0_3_15_reg_1750(16),
      O => \window_1_1_reg_571[16]_i_1_n_0\
    );
\window_1_1_reg_571[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[17]\,
      I4 => lineBuffer_0_3_15_reg_1750(17),
      O => \window_1_1_reg_571[17]_i_1_n_0\
    );
\window_1_1_reg_571[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[18]\,
      I4 => lineBuffer_0_3_15_reg_1750(18),
      O => \window_1_1_reg_571[18]_i_1_n_0\
    );
\window_1_1_reg_571[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[19]\,
      I4 => lineBuffer_0_3_15_reg_1750(19),
      O => \window_1_1_reg_571[19]_i_1_n_0\
    );
\window_1_1_reg_571[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[1]\,
      I4 => lineBuffer_0_3_15_reg_1750(1),
      O => \window_1_1_reg_571[1]_i_1_n_0\
    );
\window_1_1_reg_571[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[20]\,
      I4 => lineBuffer_0_3_15_reg_1750(20),
      O => \window_1_1_reg_571[20]_i_1_n_0\
    );
\window_1_1_reg_571[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[21]\,
      I4 => lineBuffer_0_3_15_reg_1750(21),
      O => \window_1_1_reg_571[21]_i_1_n_0\
    );
\window_1_1_reg_571[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[22]\,
      I4 => lineBuffer_0_3_15_reg_1750(22),
      O => \window_1_1_reg_571[22]_i_1_n_0\
    );
\window_1_1_reg_571[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[23]\,
      I4 => lineBuffer_0_3_15_reg_1750(23),
      O => \window_1_1_reg_571[23]_i_1_n_0\
    );
\window_1_1_reg_571[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[24]\,
      I4 => lineBuffer_0_3_15_reg_1750(24),
      O => \window_1_1_reg_571[24]_i_1_n_0\
    );
\window_1_1_reg_571[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[25]\,
      I4 => lineBuffer_0_3_15_reg_1750(25),
      O => \window_1_1_reg_571[25]_i_1_n_0\
    );
\window_1_1_reg_571[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[26]\,
      I4 => lineBuffer_0_3_15_reg_1750(26),
      O => \window_1_1_reg_571[26]_i_1_n_0\
    );
\window_1_1_reg_571[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[27]\,
      I4 => lineBuffer_0_3_15_reg_1750(27),
      O => \window_1_1_reg_571[27]_i_1_n_0\
    );
\window_1_1_reg_571[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[28]\,
      I4 => lineBuffer_0_3_15_reg_1750(28),
      O => \window_1_1_reg_571[28]_i_1_n_0\
    );
\window_1_1_reg_571[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[29]\,
      I4 => lineBuffer_0_3_15_reg_1750(29),
      O => \window_1_1_reg_571[29]_i_1_n_0\
    );
\window_1_1_reg_571[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[2]\,
      I4 => lineBuffer_0_3_15_reg_1750(2),
      O => \window_1_1_reg_571[2]_i_1_n_0\
    );
\window_1_1_reg_571[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[30]\,
      I4 => lineBuffer_0_3_15_reg_1750(30),
      O => \window_1_1_reg_571[30]_i_1_n_0\
    );
\window_1_1_reg_571[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => ap_CS_fsm_state9,
      O => window_2_0_reg_560
    );
\window_1_1_reg_571[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[31]\,
      I4 => lineBuffer_0_3_15_reg_1750(31),
      O => \window_1_1_reg_571[31]_i_2_n_0\
    );
\window_1_1_reg_571[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[3]\,
      I4 => lineBuffer_0_3_15_reg_1750(3),
      O => \window_1_1_reg_571[3]_i_1_n_0\
    );
\window_1_1_reg_571[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[4]\,
      I4 => lineBuffer_0_3_15_reg_1750(4),
      O => \window_1_1_reg_571[4]_i_1_n_0\
    );
\window_1_1_reg_571[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[5]\,
      I4 => lineBuffer_0_3_15_reg_1750(5),
      O => \window_1_1_reg_571[5]_i_1_n_0\
    );
\window_1_1_reg_571[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[6]\,
      I4 => lineBuffer_0_3_15_reg_1750(6),
      O => \window_1_1_reg_571[6]_i_1_n_0\
    );
\window_1_1_reg_571[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[7]\,
      I4 => lineBuffer_0_3_15_reg_1750(7),
      O => \window_1_1_reg_571[7]_i_1_n_0\
    );
\window_1_1_reg_571[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[8]\,
      I4 => lineBuffer_0_3_15_reg_1750(8),
      O => \window_1_1_reg_571[8]_i_1_n_0\
    );
\window_1_1_reg_571[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_1_2_1_reg_432_reg_n_0_[9]\,
      I4 => lineBuffer_0_3_15_reg_1750(9),
      O => \window_1_1_reg_571[9]_i_1_n_0\
    );
\window_1_1_reg_571_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[0]_i_1_n_0\,
      Q => window_1_1_reg_571(0),
      R => '0'
    );
\window_1_1_reg_571_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[10]_i_1_n_0\,
      Q => window_1_1_reg_571(10),
      R => '0'
    );
\window_1_1_reg_571_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[11]_i_1_n_0\,
      Q => window_1_1_reg_571(11),
      R => '0'
    );
\window_1_1_reg_571_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[12]_i_1_n_0\,
      Q => window_1_1_reg_571(12),
      R => '0'
    );
\window_1_1_reg_571_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[13]_i_1_n_0\,
      Q => window_1_1_reg_571(13),
      R => '0'
    );
\window_1_1_reg_571_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[14]_i_1_n_0\,
      Q => window_1_1_reg_571(14),
      R => '0'
    );
\window_1_1_reg_571_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[15]_i_1_n_0\,
      Q => window_1_1_reg_571(15),
      R => '0'
    );
\window_1_1_reg_571_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[16]_i_1_n_0\,
      Q => window_1_1_reg_571(16),
      R => '0'
    );
\window_1_1_reg_571_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[17]_i_1_n_0\,
      Q => window_1_1_reg_571(17),
      R => '0'
    );
\window_1_1_reg_571_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[18]_i_1_n_0\,
      Q => window_1_1_reg_571(18),
      R => '0'
    );
\window_1_1_reg_571_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[19]_i_1_n_0\,
      Q => window_1_1_reg_571(19),
      R => '0'
    );
\window_1_1_reg_571_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[1]_i_1_n_0\,
      Q => window_1_1_reg_571(1),
      R => '0'
    );
\window_1_1_reg_571_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[20]_i_1_n_0\,
      Q => window_1_1_reg_571(20),
      R => '0'
    );
\window_1_1_reg_571_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[21]_i_1_n_0\,
      Q => window_1_1_reg_571(21),
      R => '0'
    );
\window_1_1_reg_571_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[22]_i_1_n_0\,
      Q => window_1_1_reg_571(22),
      R => '0'
    );
\window_1_1_reg_571_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[23]_i_1_n_0\,
      Q => window_1_1_reg_571(23),
      R => '0'
    );
\window_1_1_reg_571_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[24]_i_1_n_0\,
      Q => window_1_1_reg_571(24),
      R => '0'
    );
\window_1_1_reg_571_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[25]_i_1_n_0\,
      Q => window_1_1_reg_571(25),
      R => '0'
    );
\window_1_1_reg_571_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[26]_i_1_n_0\,
      Q => window_1_1_reg_571(26),
      R => '0'
    );
\window_1_1_reg_571_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[27]_i_1_n_0\,
      Q => window_1_1_reg_571(27),
      R => '0'
    );
\window_1_1_reg_571_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[28]_i_1_n_0\,
      Q => window_1_1_reg_571(28),
      R => '0'
    );
\window_1_1_reg_571_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[29]_i_1_n_0\,
      Q => window_1_1_reg_571(29),
      R => '0'
    );
\window_1_1_reg_571_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[2]_i_1_n_0\,
      Q => window_1_1_reg_571(2),
      R => '0'
    );
\window_1_1_reg_571_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[30]_i_1_n_0\,
      Q => window_1_1_reg_571(30),
      R => '0'
    );
\window_1_1_reg_571_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[31]_i_2_n_0\,
      Q => window_1_1_reg_571(31),
      R => '0'
    );
\window_1_1_reg_571_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[3]_i_1_n_0\,
      Q => window_1_1_reg_571(3),
      R => '0'
    );
\window_1_1_reg_571_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[4]_i_1_n_0\,
      Q => window_1_1_reg_571(4),
      R => '0'
    );
\window_1_1_reg_571_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[5]_i_1_n_0\,
      Q => window_1_1_reg_571(5),
      R => '0'
    );
\window_1_1_reg_571_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[6]_i_1_n_0\,
      Q => window_1_1_reg_571(6),
      R => '0'
    );
\window_1_1_reg_571_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[7]_i_1_n_0\,
      Q => window_1_1_reg_571(7),
      R => '0'
    );
\window_1_1_reg_571_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[8]_i_1_n_0\,
      Q => window_1_1_reg_571(8),
      R => '0'
    );
\window_1_1_reg_571_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_1_1_reg_571[9]_i_1_n_0\,
      Q => window_1_1_reg_571(9),
      R => '0'
    );
\window_1_2_1_reg_432[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \indvar_flatten_reg_398[2]_i_1_n_0\,
      I1 => y3_reg_409(1),
      I2 => y3_reg_409(0),
      I3 => x4_reg_456(0),
      O => \window_1_2_1_reg_432[31]_i_1_n_0\
    );
\window_1_2_1_reg_432_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(0),
      Q => \window_1_2_1_reg_432_reg_n_0_[0]\,
      R => '0'
    );
\window_1_2_1_reg_432_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(10),
      Q => \window_1_2_1_reg_432_reg_n_0_[10]\,
      R => '0'
    );
\window_1_2_1_reg_432_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(11),
      Q => \window_1_2_1_reg_432_reg_n_0_[11]\,
      R => '0'
    );
\window_1_2_1_reg_432_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(12),
      Q => \window_1_2_1_reg_432_reg_n_0_[12]\,
      R => '0'
    );
\window_1_2_1_reg_432_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(13),
      Q => \window_1_2_1_reg_432_reg_n_0_[13]\,
      R => '0'
    );
\window_1_2_1_reg_432_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(14),
      Q => \window_1_2_1_reg_432_reg_n_0_[14]\,
      R => '0'
    );
\window_1_2_1_reg_432_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(15),
      Q => \window_1_2_1_reg_432_reg_n_0_[15]\,
      R => '0'
    );
\window_1_2_1_reg_432_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(16),
      Q => \window_1_2_1_reg_432_reg_n_0_[16]\,
      R => '0'
    );
\window_1_2_1_reg_432_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(17),
      Q => \window_1_2_1_reg_432_reg_n_0_[17]\,
      R => '0'
    );
\window_1_2_1_reg_432_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(18),
      Q => \window_1_2_1_reg_432_reg_n_0_[18]\,
      R => '0'
    );
\window_1_2_1_reg_432_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(19),
      Q => \window_1_2_1_reg_432_reg_n_0_[19]\,
      R => '0'
    );
\window_1_2_1_reg_432_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(1),
      Q => \window_1_2_1_reg_432_reg_n_0_[1]\,
      R => '0'
    );
\window_1_2_1_reg_432_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(20),
      Q => \window_1_2_1_reg_432_reg_n_0_[20]\,
      R => '0'
    );
\window_1_2_1_reg_432_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(21),
      Q => \window_1_2_1_reg_432_reg_n_0_[21]\,
      R => '0'
    );
\window_1_2_1_reg_432_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(22),
      Q => \window_1_2_1_reg_432_reg_n_0_[22]\,
      R => '0'
    );
\window_1_2_1_reg_432_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(23),
      Q => \window_1_2_1_reg_432_reg_n_0_[23]\,
      R => '0'
    );
\window_1_2_1_reg_432_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(24),
      Q => \window_1_2_1_reg_432_reg_n_0_[24]\,
      R => '0'
    );
\window_1_2_1_reg_432_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(25),
      Q => \window_1_2_1_reg_432_reg_n_0_[25]\,
      R => '0'
    );
\window_1_2_1_reg_432_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(26),
      Q => \window_1_2_1_reg_432_reg_n_0_[26]\,
      R => '0'
    );
\window_1_2_1_reg_432_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(27),
      Q => \window_1_2_1_reg_432_reg_n_0_[27]\,
      R => '0'
    );
\window_1_2_1_reg_432_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(28),
      Q => \window_1_2_1_reg_432_reg_n_0_[28]\,
      R => '0'
    );
\window_1_2_1_reg_432_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(29),
      Q => \window_1_2_1_reg_432_reg_n_0_[29]\,
      R => '0'
    );
\window_1_2_1_reg_432_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(2),
      Q => \window_1_2_1_reg_432_reg_n_0_[2]\,
      R => '0'
    );
\window_1_2_1_reg_432_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(30),
      Q => \window_1_2_1_reg_432_reg_n_0_[30]\,
      R => '0'
    );
\window_1_2_1_reg_432_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(31),
      Q => \window_1_2_1_reg_432_reg_n_0_[31]\,
      R => '0'
    );
\window_1_2_1_reg_432_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(3),
      Q => \window_1_2_1_reg_432_reg_n_0_[3]\,
      R => '0'
    );
\window_1_2_1_reg_432_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(4),
      Q => \window_1_2_1_reg_432_reg_n_0_[4]\,
      R => '0'
    );
\window_1_2_1_reg_432_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(5),
      Q => \window_1_2_1_reg_432_reg_n_0_[5]\,
      R => '0'
    );
\window_1_2_1_reg_432_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(6),
      Q => \window_1_2_1_reg_432_reg_n_0_[6]\,
      R => '0'
    );
\window_1_2_1_reg_432_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(7),
      Q => \window_1_2_1_reg_432_reg_n_0_[7]\,
      R => '0'
    );
\window_1_2_1_reg_432_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(8),
      Q => \window_1_2_1_reg_432_reg_n_0_[8]\,
      R => '0'
    );
\window_1_2_1_reg_432_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_432[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(9),
      Q => \window_1_2_1_reg_432_reg_n_0_[9]\,
      R => '0'
    );
\window_2_0_read_as_fu_172[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(0),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => \window_2_0_reg_560_reg_n_0_[0]\,
      O => window_2_0_phi_fu_563_p4(0)
    );
\window_2_0_read_as_fu_172[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(10),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => \window_2_0_reg_560_reg_n_0_[10]\,
      O => window_2_0_phi_fu_563_p4(10)
    );
\window_2_0_read_as_fu_172[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(11),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => \window_2_0_reg_560_reg_n_0_[11]\,
      O => window_2_0_phi_fu_563_p4(11)
    );
\window_2_0_read_as_fu_172[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(12),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => \window_2_0_reg_560_reg_n_0_[12]\,
      O => window_2_0_phi_fu_563_p4(12)
    );
\window_2_0_read_as_fu_172[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(13),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => \window_2_0_reg_560_reg_n_0_[13]\,
      O => window_2_0_phi_fu_563_p4(13)
    );
\window_2_0_read_as_fu_172[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(14),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => \window_2_0_reg_560_reg_n_0_[14]\,
      O => window_2_0_phi_fu_563_p4(14)
    );
\window_2_0_read_as_fu_172[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(15),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => \window_2_0_reg_560_reg_n_0_[15]\,
      O => window_2_0_phi_fu_563_p4(15)
    );
\window_2_0_read_as_fu_172[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(16),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => \window_2_0_reg_560_reg_n_0_[16]\,
      O => window_2_0_phi_fu_563_p4(16)
    );
\window_2_0_read_as_fu_172[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(17),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => \window_2_0_reg_560_reg_n_0_[17]\,
      O => window_2_0_phi_fu_563_p4(17)
    );
\window_2_0_read_as_fu_172[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(18),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => \window_2_0_reg_560_reg_n_0_[18]\,
      O => window_2_0_phi_fu_563_p4(18)
    );
\window_2_0_read_as_fu_172[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(19),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => \window_2_0_reg_560_reg_n_0_[19]\,
      O => window_2_0_phi_fu_563_p4(19)
    );
\window_2_0_read_as_fu_172[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(1),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => \window_2_0_reg_560_reg_n_0_[1]\,
      O => window_2_0_phi_fu_563_p4(1)
    );
\window_2_0_read_as_fu_172[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(20),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => \window_2_0_reg_560_reg_n_0_[20]\,
      O => window_2_0_phi_fu_563_p4(20)
    );
\window_2_0_read_as_fu_172[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(21),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => \window_2_0_reg_560_reg_n_0_[21]\,
      O => window_2_0_phi_fu_563_p4(21)
    );
\window_2_0_read_as_fu_172[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(22),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => \window_2_0_reg_560_reg_n_0_[22]\,
      O => window_2_0_phi_fu_563_p4(22)
    );
\window_2_0_read_as_fu_172[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(23),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => \window_2_0_reg_560_reg_n_0_[23]\,
      O => window_2_0_phi_fu_563_p4(23)
    );
\window_2_0_read_as_fu_172[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(24),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => \window_2_0_reg_560_reg_n_0_[24]\,
      O => window_2_0_phi_fu_563_p4(24)
    );
\window_2_0_read_as_fu_172[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(25),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => \window_2_0_reg_560_reg_n_0_[25]\,
      O => window_2_0_phi_fu_563_p4(25)
    );
\window_2_0_read_as_fu_172[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(26),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => \window_2_0_reg_560_reg_n_0_[26]\,
      O => window_2_0_phi_fu_563_p4(26)
    );
\window_2_0_read_as_fu_172[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(27),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => \window_2_0_reg_560_reg_n_0_[27]\,
      O => window_2_0_phi_fu_563_p4(27)
    );
\window_2_0_read_as_fu_172[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(28),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => \window_2_0_reg_560_reg_n_0_[28]\,
      O => window_2_0_phi_fu_563_p4(28)
    );
\window_2_0_read_as_fu_172[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(29),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => \window_2_0_reg_560_reg_n_0_[29]\,
      O => window_2_0_phi_fu_563_p4(29)
    );
\window_2_0_read_as_fu_172[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(2),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => \window_2_0_reg_560_reg_n_0_[2]\,
      O => window_2_0_phi_fu_563_p4(2)
    );
\window_2_0_read_as_fu_172[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(30),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => \window_2_0_reg_560_reg_n_0_[30]\,
      O => window_2_0_phi_fu_563_p4(30)
    );
\window_2_0_read_as_fu_172[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(3),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => \window_2_0_reg_560_reg_n_0_[3]\,
      O => window_2_0_phi_fu_563_p4(3)
    );
\window_2_0_read_as_fu_172[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(4),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => \window_2_0_reg_560_reg_n_0_[4]\,
      O => window_2_0_phi_fu_563_p4(4)
    );
\window_2_0_read_as_fu_172[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(5),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => \window_2_0_reg_560_reg_n_0_[5]\,
      O => window_2_0_phi_fu_563_p4(5)
    );
\window_2_0_read_as_fu_172[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(6),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => \window_2_0_reg_560_reg_n_0_[6]\,
      O => window_2_0_phi_fu_563_p4(6)
    );
\window_2_0_read_as_fu_172[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(7),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => \window_2_0_reg_560_reg_n_0_[7]\,
      O => window_2_0_phi_fu_563_p4(7)
    );
\window_2_0_read_as_fu_172[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(8),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => \window_2_0_reg_560_reg_n_0_[8]\,
      O => window_2_0_phi_fu_563_p4(8)
    );
\window_2_0_read_as_fu_172[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(9),
      I1 => ap_enable_reg_pp3_iter3_reg_rep_n_0,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg[0]_rep__0_n_0\,
      I3 => \window_2_0_reg_560_reg_n_0_[9]\,
      O => window_2_0_phi_fu_563_p4(9)
    );
\window_2_0_read_as_fu_172_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(0),
      Q => window_2_0_read_as_fu_172(0),
      R => '0'
    );
\window_2_0_read_as_fu_172_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(10),
      Q => window_2_0_read_as_fu_172(10),
      R => '0'
    );
\window_2_0_read_as_fu_172_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(11),
      Q => window_2_0_read_as_fu_172(11),
      R => '0'
    );
\window_2_0_read_as_fu_172_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(12),
      Q => window_2_0_read_as_fu_172(12),
      R => '0'
    );
\window_2_0_read_as_fu_172_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(13),
      Q => window_2_0_read_as_fu_172(13),
      R => '0'
    );
\window_2_0_read_as_fu_172_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(14),
      Q => window_2_0_read_as_fu_172(14),
      R => '0'
    );
\window_2_0_read_as_fu_172_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(15),
      Q => window_2_0_read_as_fu_172(15),
      R => '0'
    );
\window_2_0_read_as_fu_172_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(16),
      Q => window_2_0_read_as_fu_172(16),
      R => '0'
    );
\window_2_0_read_as_fu_172_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(17),
      Q => window_2_0_read_as_fu_172(17),
      R => '0'
    );
\window_2_0_read_as_fu_172_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(18),
      Q => window_2_0_read_as_fu_172(18),
      R => '0'
    );
\window_2_0_read_as_fu_172_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(19),
      Q => window_2_0_read_as_fu_172(19),
      R => '0'
    );
\window_2_0_read_as_fu_172_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(1),
      Q => window_2_0_read_as_fu_172(1),
      R => '0'
    );
\window_2_0_read_as_fu_172_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(20),
      Q => window_2_0_read_as_fu_172(20),
      R => '0'
    );
\window_2_0_read_as_fu_172_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(21),
      Q => window_2_0_read_as_fu_172(21),
      R => '0'
    );
\window_2_0_read_as_fu_172_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(22),
      Q => window_2_0_read_as_fu_172(22),
      R => '0'
    );
\window_2_0_read_as_fu_172_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(23),
      Q => window_2_0_read_as_fu_172(23),
      R => '0'
    );
\window_2_0_read_as_fu_172_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(24),
      Q => window_2_0_read_as_fu_172(24),
      R => '0'
    );
\window_2_0_read_as_fu_172_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(25),
      Q => window_2_0_read_as_fu_172(25),
      R => '0'
    );
\window_2_0_read_as_fu_172_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(26),
      Q => window_2_0_read_as_fu_172(26),
      R => '0'
    );
\window_2_0_read_as_fu_172_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(27),
      Q => window_2_0_read_as_fu_172(27),
      R => '0'
    );
\window_2_0_read_as_fu_172_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(28),
      Q => window_2_0_read_as_fu_172(28),
      R => '0'
    );
\window_2_0_read_as_fu_172_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(29),
      Q => window_2_0_read_as_fu_172(29),
      R => '0'
    );
\window_2_0_read_as_fu_172_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(2),
      Q => window_2_0_read_as_fu_172(2),
      R => '0'
    );
\window_2_0_read_as_fu_172_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(30),
      Q => window_2_0_read_as_fu_172(30),
      R => '0'
    );
\window_2_0_read_as_fu_172_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(31),
      Q => window_2_0_read_as_fu_172(31),
      R => '0'
    );
\window_2_0_read_as_fu_172_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(3),
      Q => window_2_0_read_as_fu_172(3),
      R => '0'
    );
\window_2_0_read_as_fu_172_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(4),
      Q => window_2_0_read_as_fu_172(4),
      R => '0'
    );
\window_2_0_read_as_fu_172_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(5),
      Q => window_2_0_read_as_fu_172(5),
      R => '0'
    );
\window_2_0_read_as_fu_172_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(6),
      Q => window_2_0_read_as_fu_172(6),
      R => '0'
    );
\window_2_0_read_as_fu_172_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(7),
      Q => window_2_0_read_as_fu_172(7),
      R => '0'
    );
\window_2_0_read_as_fu_172_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(8),
      Q => window_2_0_read_as_fu_172(8),
      R => '0'
    );
\window_2_0_read_as_fu_172_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => window_2_0_phi_fu_563_p4(9),
      Q => window_2_0_read_as_fu_172(9),
      R => '0'
    );
\window_2_0_reg_560[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[0]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(0),
      O => \window_2_0_reg_560[0]_i_1_n_0\
    );
\window_2_0_reg_560[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[10]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(10),
      O => \window_2_0_reg_560[10]_i_1_n_0\
    );
\window_2_0_reg_560[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[11]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(11),
      O => \window_2_0_reg_560[11]_i_1_n_0\
    );
\window_2_0_reg_560[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[12]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(12),
      O => \window_2_0_reg_560[12]_i_1_n_0\
    );
\window_2_0_reg_560[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[13]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(13),
      O => \window_2_0_reg_560[13]_i_1_n_0\
    );
\window_2_0_reg_560[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[14]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(14),
      O => \window_2_0_reg_560[14]_i_1_n_0\
    );
\window_2_0_reg_560[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[15]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(15),
      O => \window_2_0_reg_560[15]_i_1_n_0\
    );
\window_2_0_reg_560[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[16]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(16),
      O => \window_2_0_reg_560[16]_i_1_n_0\
    );
\window_2_0_reg_560[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[17]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(17),
      O => \window_2_0_reg_560[17]_i_1_n_0\
    );
\window_2_0_reg_560[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[18]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(18),
      O => \window_2_0_reg_560[18]_i_1_n_0\
    );
\window_2_0_reg_560[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[19]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(19),
      O => \window_2_0_reg_560[19]_i_1_n_0\
    );
\window_2_0_reg_560[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[1]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(1),
      O => \window_2_0_reg_560[1]_i_1_n_0\
    );
\window_2_0_reg_560[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[20]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(20),
      O => \window_2_0_reg_560[20]_i_1_n_0\
    );
\window_2_0_reg_560[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[21]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(21),
      O => \window_2_0_reg_560[21]_i_1_n_0\
    );
\window_2_0_reg_560[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[22]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(22),
      O => \window_2_0_reg_560[22]_i_1_n_0\
    );
\window_2_0_reg_560[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[23]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(23),
      O => \window_2_0_reg_560[23]_i_1_n_0\
    );
\window_2_0_reg_560[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[24]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(24),
      O => \window_2_0_reg_560[24]_i_1_n_0\
    );
\window_2_0_reg_560[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[25]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(25),
      O => \window_2_0_reg_560[25]_i_1_n_0\
    );
\window_2_0_reg_560[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[26]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(26),
      O => \window_2_0_reg_560[26]_i_1_n_0\
    );
\window_2_0_reg_560[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[27]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(27),
      O => \window_2_0_reg_560[27]_i_1_n_0\
    );
\window_2_0_reg_560[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[28]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(28),
      O => \window_2_0_reg_560[28]_i_1_n_0\
    );
\window_2_0_reg_560[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[29]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(29),
      O => \window_2_0_reg_560[29]_i_1_n_0\
    );
\window_2_0_reg_560[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[2]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(2),
      O => \window_2_0_reg_560[2]_i_1_n_0\
    );
\window_2_0_reg_560[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[30]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(30),
      O => \window_2_0_reg_560[30]_i_1_n_0\
    );
\window_2_0_reg_560[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[31]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(31),
      O => \window_2_0_reg_560[31]_i_1_n_0\
    );
\window_2_0_reg_560[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[3]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(3),
      O => \window_2_0_reg_560[3]_i_1_n_0\
    );
\window_2_0_reg_560[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[4]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(4),
      O => \window_2_0_reg_560[4]_i_1_n_0\
    );
\window_2_0_reg_560[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[5]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(5),
      O => \window_2_0_reg_560[5]_i_1_n_0\
    );
\window_2_0_reg_560[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[6]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(6),
      O => \window_2_0_reg_560[6]_i_1_n_0\
    );
\window_2_0_reg_560[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[7]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(7),
      O => \window_2_0_reg_560[7]_i_1_n_0\
    );
\window_2_0_reg_560[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[8]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(8),
      O => \window_2_0_reg_560[8]_i_1_n_0\
    );
\window_2_0_reg_560[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10EF00"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \window_2_1_1_reg_420_reg_n_0_[9]\,
      I4 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721(9),
      O => \window_2_0_reg_560[9]_i_1_n_0\
    );
\window_2_0_reg_560_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[0]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[0]\,
      R => '0'
    );
\window_2_0_reg_560_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[10]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[10]\,
      R => '0'
    );
\window_2_0_reg_560_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[11]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[11]\,
      R => '0'
    );
\window_2_0_reg_560_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[12]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[12]\,
      R => '0'
    );
\window_2_0_reg_560_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[13]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[13]\,
      R => '0'
    );
\window_2_0_reg_560_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[14]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[14]\,
      R => '0'
    );
\window_2_0_reg_560_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[15]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[15]\,
      R => '0'
    );
\window_2_0_reg_560_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[16]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[16]\,
      R => '0'
    );
\window_2_0_reg_560_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[17]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[17]\,
      R => '0'
    );
\window_2_0_reg_560_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[18]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[18]\,
      R => '0'
    );
\window_2_0_reg_560_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[19]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[19]\,
      R => '0'
    );
\window_2_0_reg_560_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[1]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[1]\,
      R => '0'
    );
\window_2_0_reg_560_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[20]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[20]\,
      R => '0'
    );
\window_2_0_reg_560_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[21]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[21]\,
      R => '0'
    );
\window_2_0_reg_560_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[22]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[22]\,
      R => '0'
    );
\window_2_0_reg_560_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[23]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[23]\,
      R => '0'
    );
\window_2_0_reg_560_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[24]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[24]\,
      R => '0'
    );
\window_2_0_reg_560_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[25]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[25]\,
      R => '0'
    );
\window_2_0_reg_560_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[26]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[26]\,
      R => '0'
    );
\window_2_0_reg_560_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[27]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[27]\,
      R => '0'
    );
\window_2_0_reg_560_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[28]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[28]\,
      R => '0'
    );
\window_2_0_reg_560_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[29]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[29]\,
      R => '0'
    );
\window_2_0_reg_560_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[2]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[2]\,
      R => '0'
    );
\window_2_0_reg_560_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[30]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[30]\,
      R => '0'
    );
\window_2_0_reg_560_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[31]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[31]\,
      R => '0'
    );
\window_2_0_reg_560_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[3]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[3]\,
      R => '0'
    );
\window_2_0_reg_560_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[4]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[4]\,
      R => '0'
    );
\window_2_0_reg_560_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[5]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[5]\,
      R => '0'
    );
\window_2_0_reg_560_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[6]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[6]\,
      R => '0'
    );
\window_2_0_reg_560_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[7]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[7]\,
      R => '0'
    );
\window_2_0_reg_560_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[8]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[8]\,
      R => '0'
    );
\window_2_0_reg_560_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_560,
      D => \window_2_0_reg_560[9]_i_1_n_0\,
      Q => \window_2_0_reg_560_reg_n_0_[9]\,
      R => '0'
    );
\window_2_1_1_reg_420[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB000000"
    )
        port map (
      I0 => y3_reg_409(1),
      I1 => y3_reg_409(0),
      I2 => x4_reg_456(1),
      I3 => \indvar_flatten_reg_398[2]_i_1_n_0\,
      I4 => x4_reg_456(0),
      O => \window_2_1_1_reg_420[31]_i_1_n_0\
    );
\window_2_1_1_reg_420_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(0),
      Q => \window_2_1_1_reg_420_reg_n_0_[0]\,
      R => '0'
    );
\window_2_1_1_reg_420_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(10),
      Q => \window_2_1_1_reg_420_reg_n_0_[10]\,
      R => '0'
    );
\window_2_1_1_reg_420_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(11),
      Q => \window_2_1_1_reg_420_reg_n_0_[11]\,
      R => '0'
    );
\window_2_1_1_reg_420_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(12),
      Q => \window_2_1_1_reg_420_reg_n_0_[12]\,
      R => '0'
    );
\window_2_1_1_reg_420_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(13),
      Q => \window_2_1_1_reg_420_reg_n_0_[13]\,
      R => '0'
    );
\window_2_1_1_reg_420_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(14),
      Q => \window_2_1_1_reg_420_reg_n_0_[14]\,
      R => '0'
    );
\window_2_1_1_reg_420_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(15),
      Q => \window_2_1_1_reg_420_reg_n_0_[15]\,
      R => '0'
    );
\window_2_1_1_reg_420_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(16),
      Q => \window_2_1_1_reg_420_reg_n_0_[16]\,
      R => '0'
    );
\window_2_1_1_reg_420_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(17),
      Q => \window_2_1_1_reg_420_reg_n_0_[17]\,
      R => '0'
    );
\window_2_1_1_reg_420_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(18),
      Q => \window_2_1_1_reg_420_reg_n_0_[18]\,
      R => '0'
    );
\window_2_1_1_reg_420_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(19),
      Q => \window_2_1_1_reg_420_reg_n_0_[19]\,
      R => '0'
    );
\window_2_1_1_reg_420_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(1),
      Q => \window_2_1_1_reg_420_reg_n_0_[1]\,
      R => '0'
    );
\window_2_1_1_reg_420_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(20),
      Q => \window_2_1_1_reg_420_reg_n_0_[20]\,
      R => '0'
    );
\window_2_1_1_reg_420_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(21),
      Q => \window_2_1_1_reg_420_reg_n_0_[21]\,
      R => '0'
    );
\window_2_1_1_reg_420_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(22),
      Q => \window_2_1_1_reg_420_reg_n_0_[22]\,
      R => '0'
    );
\window_2_1_1_reg_420_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(23),
      Q => \window_2_1_1_reg_420_reg_n_0_[23]\,
      R => '0'
    );
\window_2_1_1_reg_420_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(24),
      Q => \window_2_1_1_reg_420_reg_n_0_[24]\,
      R => '0'
    );
\window_2_1_1_reg_420_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(25),
      Q => \window_2_1_1_reg_420_reg_n_0_[25]\,
      R => '0'
    );
\window_2_1_1_reg_420_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(26),
      Q => \window_2_1_1_reg_420_reg_n_0_[26]\,
      R => '0'
    );
\window_2_1_1_reg_420_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(27),
      Q => \window_2_1_1_reg_420_reg_n_0_[27]\,
      R => '0'
    );
\window_2_1_1_reg_420_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(28),
      Q => \window_2_1_1_reg_420_reg_n_0_[28]\,
      R => '0'
    );
\window_2_1_1_reg_420_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(29),
      Q => \window_2_1_1_reg_420_reg_n_0_[29]\,
      R => '0'
    );
\window_2_1_1_reg_420_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(2),
      Q => \window_2_1_1_reg_420_reg_n_0_[2]\,
      R => '0'
    );
\window_2_1_1_reg_420_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(30),
      Q => \window_2_1_1_reg_420_reg_n_0_[30]\,
      R => '0'
    );
\window_2_1_1_reg_420_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(31),
      Q => \window_2_1_1_reg_420_reg_n_0_[31]\,
      R => '0'
    );
\window_2_1_1_reg_420_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(3),
      Q => \window_2_1_1_reg_420_reg_n_0_[3]\,
      R => '0'
    );
\window_2_1_1_reg_420_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(4),
      Q => \window_2_1_1_reg_420_reg_n_0_[4]\,
      R => '0'
    );
\window_2_1_1_reg_420_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(5),
      Q => \window_2_1_1_reg_420_reg_n_0_[5]\,
      R => '0'
    );
\window_2_1_1_reg_420_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(6),
      Q => \window_2_1_1_reg_420_reg_n_0_[6]\,
      R => '0'
    );
\window_2_1_1_reg_420_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(7),
      Q => \window_2_1_1_reg_420_reg_n_0_[7]\,
      R => '0'
    );
\window_2_1_1_reg_420_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(8),
      Q => \window_2_1_1_reg_420_reg_n_0_[8]\,
      R => '0'
    );
\window_2_1_1_reg_420_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_1_reg_420[31]_i_1_n_0\,
      D => window_1_1_2_fu_888_p3(9),
      Q => \window_2_1_1_reg_420_reg_n_0_[9]\,
      R => '0'
    );
\window_2_1_2_reg_1721[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => ap_enable_reg_pp3_iter1_reg_n_0,
      O => \window_2_1_2_reg_1721[31]_i_1_n_0\
    );
\window_2_1_2_reg_1721_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(0),
      Q => window_2_1_2_reg_1721(0),
      R => '0'
    );
\window_2_1_2_reg_1721_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(10),
      Q => window_2_1_2_reg_1721(10),
      R => '0'
    );
\window_2_1_2_reg_1721_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(11),
      Q => window_2_1_2_reg_1721(11),
      R => '0'
    );
\window_2_1_2_reg_1721_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(12),
      Q => window_2_1_2_reg_1721(12),
      R => '0'
    );
\window_2_1_2_reg_1721_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(13),
      Q => window_2_1_2_reg_1721(13),
      R => '0'
    );
\window_2_1_2_reg_1721_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(14),
      Q => window_2_1_2_reg_1721(14),
      R => '0'
    );
\window_2_1_2_reg_1721_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(15),
      Q => window_2_1_2_reg_1721(15),
      R => '0'
    );
\window_2_1_2_reg_1721_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(16),
      Q => window_2_1_2_reg_1721(16),
      R => '0'
    );
\window_2_1_2_reg_1721_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(17),
      Q => window_2_1_2_reg_1721(17),
      R => '0'
    );
\window_2_1_2_reg_1721_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(18),
      Q => window_2_1_2_reg_1721(18),
      R => '0'
    );
\window_2_1_2_reg_1721_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(19),
      Q => window_2_1_2_reg_1721(19),
      R => '0'
    );
\window_2_1_2_reg_1721_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(1),
      Q => window_2_1_2_reg_1721(1),
      R => '0'
    );
\window_2_1_2_reg_1721_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(20),
      Q => window_2_1_2_reg_1721(20),
      R => '0'
    );
\window_2_1_2_reg_1721_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(21),
      Q => window_2_1_2_reg_1721(21),
      R => '0'
    );
\window_2_1_2_reg_1721_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(22),
      Q => window_2_1_2_reg_1721(22),
      R => '0'
    );
\window_2_1_2_reg_1721_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(23),
      Q => window_2_1_2_reg_1721(23),
      R => '0'
    );
\window_2_1_2_reg_1721_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(24),
      Q => window_2_1_2_reg_1721(24),
      R => '0'
    );
\window_2_1_2_reg_1721_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(25),
      Q => window_2_1_2_reg_1721(25),
      R => '0'
    );
\window_2_1_2_reg_1721_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(26),
      Q => window_2_1_2_reg_1721(26),
      R => '0'
    );
\window_2_1_2_reg_1721_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(27),
      Q => window_2_1_2_reg_1721(27),
      R => '0'
    );
\window_2_1_2_reg_1721_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(28),
      Q => window_2_1_2_reg_1721(28),
      R => '0'
    );
\window_2_1_2_reg_1721_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(29),
      Q => window_2_1_2_reg_1721(29),
      R => '0'
    );
\window_2_1_2_reg_1721_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(2),
      Q => window_2_1_2_reg_1721(2),
      R => '0'
    );
\window_2_1_2_reg_1721_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(30),
      Q => window_2_1_2_reg_1721(30),
      R => '0'
    );
\window_2_1_2_reg_1721_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(31),
      Q => window_2_1_2_reg_1721(31),
      R => '0'
    );
\window_2_1_2_reg_1721_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(3),
      Q => window_2_1_2_reg_1721(3),
      R => '0'
    );
\window_2_1_2_reg_1721_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(4),
      Q => window_2_1_2_reg_1721(4),
      R => '0'
    );
\window_2_1_2_reg_1721_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(5),
      Q => window_2_1_2_reg_1721(5),
      R => '0'
    );
\window_2_1_2_reg_1721_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(6),
      Q => window_2_1_2_reg_1721(6),
      R => '0'
    );
\window_2_1_2_reg_1721_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(7),
      Q => window_2_1_2_reg_1721(7),
      R => '0'
    );
\window_2_1_2_reg_1721_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(8),
      Q => window_2_1_2_reg_1721(8),
      R => '0'
    );
\window_2_1_2_reg_1721_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1721[31]_i_1_n_0\,
      D => window_2_1_fu_184(9),
      Q => window_2_1_2_reg_1721(9),
      R => '0'
    );
\window_2_1_fu_184[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(0),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(0),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[0]\,
      O => p_1_in(0)
    );
\window_2_1_fu_184[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(10),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(10),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[10]\,
      O => p_1_in(10)
    );
\window_2_1_fu_184[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(11),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(11),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[11]\,
      O => p_1_in(11)
    );
\window_2_1_fu_184[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(12),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(12),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[12]\,
      O => p_1_in(12)
    );
\window_2_1_fu_184[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(13),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(13),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[13]\,
      O => p_1_in(13)
    );
\window_2_1_fu_184[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(14),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(14),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[14]\,
      O => p_1_in(14)
    );
\window_2_1_fu_184[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(15),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(15),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[15]\,
      O => p_1_in(15)
    );
\window_2_1_fu_184[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(16),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(16),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[16]\,
      O => p_1_in(16)
    );
\window_2_1_fu_184[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(17),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(17),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[17]\,
      O => p_1_in(17)
    );
\window_2_1_fu_184[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(18),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(18),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[18]\,
      O => p_1_in(18)
    );
\window_2_1_fu_184[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(19),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(19),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[19]\,
      O => p_1_in(19)
    );
\window_2_1_fu_184[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(1),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(1),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[1]\,
      O => p_1_in(1)
    );
\window_2_1_fu_184[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(20),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(20),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[20]\,
      O => p_1_in(20)
    );
\window_2_1_fu_184[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(21),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(21),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[21]\,
      O => p_1_in(21)
    );
\window_2_1_fu_184[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(22),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(22),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[22]\,
      O => p_1_in(22)
    );
\window_2_1_fu_184[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(23),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(23),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[23]\,
      O => p_1_in(23)
    );
\window_2_1_fu_184[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(24),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(24),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[24]\,
      O => p_1_in(24)
    );
\window_2_1_fu_184[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(25),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(25),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[25]\,
      O => p_1_in(25)
    );
\window_2_1_fu_184[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(26),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(26),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[26]\,
      O => p_1_in(26)
    );
\window_2_1_fu_184[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(27),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(27),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[27]\,
      O => p_1_in(27)
    );
\window_2_1_fu_184[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(28),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(28),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[28]\,
      O => p_1_in(28)
    );
\window_2_1_fu_184[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(29),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(29),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[29]\,
      O => p_1_in(29)
    );
\window_2_1_fu_184[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(2),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(2),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[2]\,
      O => p_1_in(2)
    );
\window_2_1_fu_184[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(30),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(30),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[30]\,
      O => p_1_in(30)
    );
\window_2_1_fu_184[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => \window_2_1_fu_184[31]_i_3_n_0\,
      O => \window_2_1_fu_184[31]_i_1_n_0\
    );
\window_2_1_fu_184[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(31),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(31),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[31]\,
      O => p_1_in(31)
    );
\window_2_1_fu_184[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => icmp_reg_1717,
      I1 => \exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => ap_enable_reg_pp3_iter1_reg_n_0,
      I4 => grp_fixed_point_mul_fu_653_n_25,
      O => \window_2_1_fu_184[31]_i_3_n_0\
    );
\window_2_1_fu_184[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(3),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(3),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[3]\,
      O => p_1_in(3)
    );
\window_2_1_fu_184[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(4),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(4),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[4]\,
      O => p_1_in(4)
    );
\window_2_1_fu_184[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(5),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(5),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[5]\,
      O => p_1_in(5)
    );
\window_2_1_fu_184[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(6),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(6),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[6]\,
      O => p_1_in(6)
    );
\window_2_1_fu_184[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(7),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(7),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[7]\,
      O => p_1_in(7)
    );
\window_2_1_fu_184[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(8),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(8),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[8]\,
      O => p_1_in(8)
    );
\window_2_1_fu_184[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(9),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(9),
      I3 => \window_2_1_fu_184[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_152_reg_n_0_[9]\,
      O => p_1_in(9)
    );
\window_2_1_fu_184_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(0),
      Q => window_2_1_fu_184(0),
      R => '0'
    );
\window_2_1_fu_184_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(10),
      Q => window_2_1_fu_184(10),
      R => '0'
    );
\window_2_1_fu_184_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(11),
      Q => window_2_1_fu_184(11),
      R => '0'
    );
\window_2_1_fu_184_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(12),
      Q => window_2_1_fu_184(12),
      R => '0'
    );
\window_2_1_fu_184_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(13),
      Q => window_2_1_fu_184(13),
      R => '0'
    );
\window_2_1_fu_184_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(14),
      Q => window_2_1_fu_184(14),
      R => '0'
    );
\window_2_1_fu_184_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(15),
      Q => window_2_1_fu_184(15),
      R => '0'
    );
\window_2_1_fu_184_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(16),
      Q => window_2_1_fu_184(16),
      R => '0'
    );
\window_2_1_fu_184_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(17),
      Q => window_2_1_fu_184(17),
      R => '0'
    );
\window_2_1_fu_184_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(18),
      Q => window_2_1_fu_184(18),
      R => '0'
    );
\window_2_1_fu_184_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(19),
      Q => window_2_1_fu_184(19),
      R => '0'
    );
\window_2_1_fu_184_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(1),
      Q => window_2_1_fu_184(1),
      R => '0'
    );
\window_2_1_fu_184_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(20),
      Q => window_2_1_fu_184(20),
      R => '0'
    );
\window_2_1_fu_184_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(21),
      Q => window_2_1_fu_184(21),
      R => '0'
    );
\window_2_1_fu_184_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(22),
      Q => window_2_1_fu_184(22),
      R => '0'
    );
\window_2_1_fu_184_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(23),
      Q => window_2_1_fu_184(23),
      R => '0'
    );
\window_2_1_fu_184_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(24),
      Q => window_2_1_fu_184(24),
      R => '0'
    );
\window_2_1_fu_184_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(25),
      Q => window_2_1_fu_184(25),
      R => '0'
    );
\window_2_1_fu_184_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(26),
      Q => window_2_1_fu_184(26),
      R => '0'
    );
\window_2_1_fu_184_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(27),
      Q => window_2_1_fu_184(27),
      R => '0'
    );
\window_2_1_fu_184_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(28),
      Q => window_2_1_fu_184(28),
      R => '0'
    );
\window_2_1_fu_184_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(29),
      Q => window_2_1_fu_184(29),
      R => '0'
    );
\window_2_1_fu_184_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(2),
      Q => window_2_1_fu_184(2),
      R => '0'
    );
\window_2_1_fu_184_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(30),
      Q => window_2_1_fu_184(30),
      R => '0'
    );
\window_2_1_fu_184_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(31),
      Q => window_2_1_fu_184(31),
      R => '0'
    );
\window_2_1_fu_184_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(3),
      Q => window_2_1_fu_184(3),
      R => '0'
    );
\window_2_1_fu_184_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(4),
      Q => window_2_1_fu_184(4),
      R => '0'
    );
\window_2_1_fu_184_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(5),
      Q => window_2_1_fu_184(5),
      R => '0'
    );
\window_2_1_fu_184_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(6),
      Q => window_2_1_fu_184(6),
      R => '0'
    );
\window_2_1_fu_184_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(7),
      Q => window_2_1_fu_184(7),
      R => '0'
    );
\window_2_1_fu_184_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(8),
      Q => window_2_1_fu_184(8),
      R => '0'
    );
\window_2_1_fu_184_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_184[31]_i_1_n_0\,
      D => p_1_in(9),
      Q => window_2_1_fu_184(9),
      R => '0'
    );
\window_2_2_2_fu_152[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[0]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[0]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[0]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[0]\,
      O => window_1_1_2_fu_888_p3(0)
    );
\window_2_2_2_fu_152[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[10]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[10]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[10]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[10]\,
      O => window_1_1_2_fu_888_p3(10)
    );
\window_2_2_2_fu_152[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[11]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[11]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[11]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[11]\,
      O => window_1_1_2_fu_888_p3(11)
    );
\window_2_2_2_fu_152[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[12]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[12]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[12]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[12]\,
      O => window_1_1_2_fu_888_p3(12)
    );
\window_2_2_2_fu_152[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[13]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[13]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[13]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[13]\,
      O => window_1_1_2_fu_888_p3(13)
    );
\window_2_2_2_fu_152[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[14]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[14]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[14]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[14]\,
      O => window_1_1_2_fu_888_p3(14)
    );
\window_2_2_2_fu_152[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[15]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[15]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[15]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[15]\,
      O => window_1_1_2_fu_888_p3(15)
    );
\window_2_2_2_fu_152[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[16]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[16]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[16]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[16]\,
      O => window_1_1_2_fu_888_p3(16)
    );
\window_2_2_2_fu_152[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[17]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[17]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[17]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[17]\,
      O => window_1_1_2_fu_888_p3(17)
    );
\window_2_2_2_fu_152[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[18]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[18]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[18]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[18]\,
      O => window_1_1_2_fu_888_p3(18)
    );
\window_2_2_2_fu_152[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[19]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[19]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[19]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[19]\,
      O => window_1_1_2_fu_888_p3(19)
    );
\window_2_2_2_fu_152[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[1]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[1]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[1]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[1]\,
      O => window_1_1_2_fu_888_p3(1)
    );
\window_2_2_2_fu_152[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[20]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[20]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[20]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[20]\,
      O => window_1_1_2_fu_888_p3(20)
    );
\window_2_2_2_fu_152[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[21]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[21]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[21]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[21]\,
      O => window_1_1_2_fu_888_p3(21)
    );
\window_2_2_2_fu_152[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[22]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[22]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[22]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[22]\,
      O => window_1_1_2_fu_888_p3(22)
    );
\window_2_2_2_fu_152[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[23]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[23]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[23]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[23]\,
      O => window_1_1_2_fu_888_p3(23)
    );
\window_2_2_2_fu_152[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[24]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[24]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[24]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[24]\,
      O => window_1_1_2_fu_888_p3(24)
    );
\window_2_2_2_fu_152[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[25]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[25]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[25]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[25]\,
      O => window_1_1_2_fu_888_p3(25)
    );
\window_2_2_2_fu_152[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[26]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[26]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[26]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[26]\,
      O => window_1_1_2_fu_888_p3(26)
    );
\window_2_2_2_fu_152[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[27]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[27]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[27]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[27]\,
      O => window_1_1_2_fu_888_p3(27)
    );
\window_2_2_2_fu_152[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[28]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[28]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[28]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[28]\,
      O => window_1_1_2_fu_888_p3(28)
    );
\window_2_2_2_fu_152[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[29]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[29]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[29]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[29]\,
      O => window_1_1_2_fu_888_p3(29)
    );
\window_2_2_2_fu_152[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[2]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[2]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[2]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[2]\,
      O => window_1_1_2_fu_888_p3(2)
    );
\window_2_2_2_fu_152[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[30]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[30]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[30]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[30]\,
      O => window_1_1_2_fu_888_p3(30)
    );
\window_2_2_2_fu_152[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008A"
    )
        port map (
      I0 => \indvar_flatten_reg_398[2]_i_1_n_0\,
      I1 => y3_reg_409(1),
      I2 => y3_reg_409(0),
      I3 => x4_reg_456(0),
      O => window_2_2_2_fu_152
    );
\window_2_2_2_fu_152[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[31]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[31]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[31]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[31]\,
      O => window_1_1_2_fu_888_p3(31)
    );
\window_2_2_2_fu_152[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[3]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[3]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[3]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[3]\,
      O => window_1_1_2_fu_888_p3(3)
    );
\window_2_2_2_fu_152[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[4]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[4]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[4]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[4]\,
      O => window_1_1_2_fu_888_p3(4)
    );
\window_2_2_2_fu_152[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[5]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[5]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[5]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[5]\,
      O => window_1_1_2_fu_888_p3(5)
    );
\window_2_2_2_fu_152[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[6]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[6]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[6]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[6]\,
      O => window_1_1_2_fu_888_p3(6)
    );
\window_2_2_2_fu_152[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[7]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[7]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[7]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[7]\,
      O => window_1_1_2_fu_888_p3(7)
    );
\window_2_2_2_fu_152[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[8]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[8]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[8]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[8]\,
      O => window_1_1_2_fu_888_p3(8)
    );
\window_2_2_2_fu_152[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \lineBuffer_0_2_reg_316_reg_n_0_[9]\,
      I1 => \lineBuffer_0_3_reg_304_reg_n_0_[9]\,
      I2 => \y3_reg_409[0]_i_1_n_0\,
      I3 => \lineBuffer_1_2_reg_351_reg_n_0_[9]\,
      I4 => x4_reg_456(0),
      I5 => \lineBuffer_1_3_reg_339_reg_n_0_[9]\,
      O => window_1_1_2_fu_888_p3(9)
    );
\window_2_2_2_fu_152_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(0),
      Q => \window_2_2_2_fu_152_reg_n_0_[0]\,
      R => '0'
    );
\window_2_2_2_fu_152_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(10),
      Q => \window_2_2_2_fu_152_reg_n_0_[10]\,
      R => '0'
    );
\window_2_2_2_fu_152_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(11),
      Q => \window_2_2_2_fu_152_reg_n_0_[11]\,
      R => '0'
    );
\window_2_2_2_fu_152_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(12),
      Q => \window_2_2_2_fu_152_reg_n_0_[12]\,
      R => '0'
    );
\window_2_2_2_fu_152_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(13),
      Q => \window_2_2_2_fu_152_reg_n_0_[13]\,
      R => '0'
    );
\window_2_2_2_fu_152_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(14),
      Q => \window_2_2_2_fu_152_reg_n_0_[14]\,
      R => '0'
    );
\window_2_2_2_fu_152_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(15),
      Q => \window_2_2_2_fu_152_reg_n_0_[15]\,
      R => '0'
    );
\window_2_2_2_fu_152_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(16),
      Q => \window_2_2_2_fu_152_reg_n_0_[16]\,
      R => '0'
    );
\window_2_2_2_fu_152_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(17),
      Q => \window_2_2_2_fu_152_reg_n_0_[17]\,
      R => '0'
    );
\window_2_2_2_fu_152_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(18),
      Q => \window_2_2_2_fu_152_reg_n_0_[18]\,
      R => '0'
    );
\window_2_2_2_fu_152_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(19),
      Q => \window_2_2_2_fu_152_reg_n_0_[19]\,
      R => '0'
    );
\window_2_2_2_fu_152_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(1),
      Q => \window_2_2_2_fu_152_reg_n_0_[1]\,
      R => '0'
    );
\window_2_2_2_fu_152_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(20),
      Q => \window_2_2_2_fu_152_reg_n_0_[20]\,
      R => '0'
    );
\window_2_2_2_fu_152_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(21),
      Q => \window_2_2_2_fu_152_reg_n_0_[21]\,
      R => '0'
    );
\window_2_2_2_fu_152_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(22),
      Q => \window_2_2_2_fu_152_reg_n_0_[22]\,
      R => '0'
    );
\window_2_2_2_fu_152_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(23),
      Q => \window_2_2_2_fu_152_reg_n_0_[23]\,
      R => '0'
    );
\window_2_2_2_fu_152_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(24),
      Q => \window_2_2_2_fu_152_reg_n_0_[24]\,
      R => '0'
    );
\window_2_2_2_fu_152_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(25),
      Q => \window_2_2_2_fu_152_reg_n_0_[25]\,
      R => '0'
    );
\window_2_2_2_fu_152_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(26),
      Q => \window_2_2_2_fu_152_reg_n_0_[26]\,
      R => '0'
    );
\window_2_2_2_fu_152_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(27),
      Q => \window_2_2_2_fu_152_reg_n_0_[27]\,
      R => '0'
    );
\window_2_2_2_fu_152_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(28),
      Q => \window_2_2_2_fu_152_reg_n_0_[28]\,
      R => '0'
    );
\window_2_2_2_fu_152_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(29),
      Q => \window_2_2_2_fu_152_reg_n_0_[29]\,
      R => '0'
    );
\window_2_2_2_fu_152_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(2),
      Q => \window_2_2_2_fu_152_reg_n_0_[2]\,
      R => '0'
    );
\window_2_2_2_fu_152_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(30),
      Q => \window_2_2_2_fu_152_reg_n_0_[30]\,
      R => '0'
    );
\window_2_2_2_fu_152_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(31),
      Q => \window_2_2_2_fu_152_reg_n_0_[31]\,
      R => '0'
    );
\window_2_2_2_fu_152_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(3),
      Q => \window_2_2_2_fu_152_reg_n_0_[3]\,
      R => '0'
    );
\window_2_2_2_fu_152_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(4),
      Q => \window_2_2_2_fu_152_reg_n_0_[4]\,
      R => '0'
    );
\window_2_2_2_fu_152_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(5),
      Q => \window_2_2_2_fu_152_reg_n_0_[5]\,
      R => '0'
    );
\window_2_2_2_fu_152_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(6),
      Q => \window_2_2_2_fu_152_reg_n_0_[6]\,
      R => '0'
    );
\window_2_2_2_fu_152_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(7),
      Q => \window_2_2_2_fu_152_reg_n_0_[7]\,
      R => '0'
    );
\window_2_2_2_fu_152_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(8),
      Q => \window_2_2_2_fu_152_reg_n_0_[8]\,
      R => '0'
    );
\window_2_2_2_fu_152_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_152,
      D => window_1_1_2_fu_888_p3(9),
      Q => \window_2_2_2_fu_152_reg_n_0_[9]\,
      R => '0'
    );
\writeCount_1_fu_188[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => outStream_V_data_V_1_sel_wr040_out,
      O => writeCount_1_fu_188
    );
\writeCount_1_fu_188[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter9_p_i_reg_1732_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp3_iter10,
      I2 => grp_fixed_point_mul_fu_653_n_25,
      O => outStream_V_data_V_1_sel_wr040_out
    );
\writeCount_1_fu_188[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(3),
      O => \writeCount_1_fu_188[0]_i_4_n_0\
    );
\writeCount_1_fu_188[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(2),
      O => \writeCount_1_fu_188[0]_i_5_n_0\
    );
\writeCount_1_fu_188[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(1),
      O => \writeCount_1_fu_188[0]_i_6_n_0\
    );
\writeCount_1_fu_188[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(0),
      O => \writeCount_1_fu_188[0]_i_7_n_0\
    );
\writeCount_1_fu_188[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(15),
      O => \writeCount_1_fu_188[12]_i_2_n_0\
    );
\writeCount_1_fu_188[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(14),
      O => \writeCount_1_fu_188[12]_i_3_n_0\
    );
\writeCount_1_fu_188[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(13),
      O => \writeCount_1_fu_188[12]_i_4_n_0\
    );
\writeCount_1_fu_188[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(12),
      O => \writeCount_1_fu_188[12]_i_5_n_0\
    );
\writeCount_1_fu_188[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(19),
      O => \writeCount_1_fu_188[16]_i_2_n_0\
    );
\writeCount_1_fu_188[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(18),
      O => \writeCount_1_fu_188[16]_i_3_n_0\
    );
\writeCount_1_fu_188[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(17),
      O => \writeCount_1_fu_188[16]_i_4_n_0\
    );
\writeCount_1_fu_188[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(16),
      O => \writeCount_1_fu_188[16]_i_5_n_0\
    );
\writeCount_1_fu_188[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(23),
      O => \writeCount_1_fu_188[20]_i_2_n_0\
    );
\writeCount_1_fu_188[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(22),
      O => \writeCount_1_fu_188[20]_i_3_n_0\
    );
\writeCount_1_fu_188[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(21),
      O => \writeCount_1_fu_188[20]_i_4_n_0\
    );
\writeCount_1_fu_188[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(20),
      O => \writeCount_1_fu_188[20]_i_5_n_0\
    );
\writeCount_1_fu_188[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(27),
      O => \writeCount_1_fu_188[24]_i_2_n_0\
    );
\writeCount_1_fu_188[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(26),
      O => \writeCount_1_fu_188[24]_i_3_n_0\
    );
\writeCount_1_fu_188[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(25),
      O => \writeCount_1_fu_188[24]_i_4_n_0\
    );
\writeCount_1_fu_188[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(24),
      O => \writeCount_1_fu_188[24]_i_5_n_0\
    );
\writeCount_1_fu_188[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(31),
      O => \writeCount_1_fu_188[28]_i_2_n_0\
    );
\writeCount_1_fu_188[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(30),
      O => \writeCount_1_fu_188[28]_i_3_n_0\
    );
\writeCount_1_fu_188[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(29),
      O => \writeCount_1_fu_188[28]_i_4_n_0\
    );
\writeCount_1_fu_188[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(28),
      O => \writeCount_1_fu_188[28]_i_5_n_0\
    );
\writeCount_1_fu_188[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(7),
      O => \writeCount_1_fu_188[4]_i_2_n_0\
    );
\writeCount_1_fu_188[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(6),
      O => \writeCount_1_fu_188[4]_i_3_n_0\
    );
\writeCount_1_fu_188[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(5),
      O => \writeCount_1_fu_188[4]_i_4_n_0\
    );
\writeCount_1_fu_188[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(4),
      O => \writeCount_1_fu_188[4]_i_5_n_0\
    );
\writeCount_1_fu_188[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(11),
      O => \writeCount_1_fu_188[8]_i_2_n_0\
    );
\writeCount_1_fu_188[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(10),
      O => \writeCount_1_fu_188[8]_i_3_n_0\
    );
\writeCount_1_fu_188[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(9),
      O => \writeCount_1_fu_188[8]_i_4_n_0\
    );
\writeCount_1_fu_188[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_188_reg(8),
      O => \writeCount_1_fu_188[8]_i_5_n_0\
    );
\writeCount_1_fu_188_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[0]_i_3_n_7\,
      Q => writeCount_1_fu_188_reg(0),
      R => writeCount_1_fu_188
    );
\writeCount_1_fu_188_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \writeCount_1_fu_188_reg[0]_i_3_n_0\,
      CO(2) => \writeCount_1_fu_188_reg[0]_i_3_n_1\,
      CO(1) => \writeCount_1_fu_188_reg[0]_i_3_n_2\,
      CO(0) => \writeCount_1_fu_188_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \writeCount_1_fu_188_reg[0]_i_3_n_4\,
      O(2) => \writeCount_1_fu_188_reg[0]_i_3_n_5\,
      O(1) => \writeCount_1_fu_188_reg[0]_i_3_n_6\,
      O(0) => \writeCount_1_fu_188_reg[0]_i_3_n_7\,
      S(3) => \writeCount_1_fu_188[0]_i_4_n_0\,
      S(2) => \writeCount_1_fu_188[0]_i_5_n_0\,
      S(1) => \writeCount_1_fu_188[0]_i_6_n_0\,
      S(0) => \writeCount_1_fu_188[0]_i_7_n_0\
    );
\writeCount_1_fu_188_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[8]_i_1_n_5\,
      Q => writeCount_1_fu_188_reg(10),
      R => writeCount_1_fu_188
    );
\writeCount_1_fu_188_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[8]_i_1_n_4\,
      Q => writeCount_1_fu_188_reg(11),
      R => writeCount_1_fu_188
    );
\writeCount_1_fu_188_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[12]_i_1_n_7\,
      Q => writeCount_1_fu_188_reg(12),
      R => writeCount_1_fu_188
    );
\writeCount_1_fu_188_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \writeCount_1_fu_188_reg[8]_i_1_n_0\,
      CO(3) => \writeCount_1_fu_188_reg[12]_i_1_n_0\,
      CO(2) => \writeCount_1_fu_188_reg[12]_i_1_n_1\,
      CO(1) => \writeCount_1_fu_188_reg[12]_i_1_n_2\,
      CO(0) => \writeCount_1_fu_188_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \writeCount_1_fu_188_reg[12]_i_1_n_4\,
      O(2) => \writeCount_1_fu_188_reg[12]_i_1_n_5\,
      O(1) => \writeCount_1_fu_188_reg[12]_i_1_n_6\,
      O(0) => \writeCount_1_fu_188_reg[12]_i_1_n_7\,
      S(3) => \writeCount_1_fu_188[12]_i_2_n_0\,
      S(2) => \writeCount_1_fu_188[12]_i_3_n_0\,
      S(1) => \writeCount_1_fu_188[12]_i_4_n_0\,
      S(0) => \writeCount_1_fu_188[12]_i_5_n_0\
    );
\writeCount_1_fu_188_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[12]_i_1_n_6\,
      Q => writeCount_1_fu_188_reg(13),
      R => writeCount_1_fu_188
    );
\writeCount_1_fu_188_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[12]_i_1_n_5\,
      Q => writeCount_1_fu_188_reg(14),
      R => writeCount_1_fu_188
    );
\writeCount_1_fu_188_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[12]_i_1_n_4\,
      Q => writeCount_1_fu_188_reg(15),
      R => writeCount_1_fu_188
    );
\writeCount_1_fu_188_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[16]_i_1_n_7\,
      Q => writeCount_1_fu_188_reg(16),
      R => writeCount_1_fu_188
    );
\writeCount_1_fu_188_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \writeCount_1_fu_188_reg[12]_i_1_n_0\,
      CO(3) => \writeCount_1_fu_188_reg[16]_i_1_n_0\,
      CO(2) => \writeCount_1_fu_188_reg[16]_i_1_n_1\,
      CO(1) => \writeCount_1_fu_188_reg[16]_i_1_n_2\,
      CO(0) => \writeCount_1_fu_188_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \writeCount_1_fu_188_reg[16]_i_1_n_4\,
      O(2) => \writeCount_1_fu_188_reg[16]_i_1_n_5\,
      O(1) => \writeCount_1_fu_188_reg[16]_i_1_n_6\,
      O(0) => \writeCount_1_fu_188_reg[16]_i_1_n_7\,
      S(3) => \writeCount_1_fu_188[16]_i_2_n_0\,
      S(2) => \writeCount_1_fu_188[16]_i_3_n_0\,
      S(1) => \writeCount_1_fu_188[16]_i_4_n_0\,
      S(0) => \writeCount_1_fu_188[16]_i_5_n_0\
    );
\writeCount_1_fu_188_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[16]_i_1_n_6\,
      Q => writeCount_1_fu_188_reg(17),
      R => writeCount_1_fu_188
    );
\writeCount_1_fu_188_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[16]_i_1_n_5\,
      Q => writeCount_1_fu_188_reg(18),
      R => writeCount_1_fu_188
    );
\writeCount_1_fu_188_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[16]_i_1_n_4\,
      Q => writeCount_1_fu_188_reg(19),
      R => writeCount_1_fu_188
    );
\writeCount_1_fu_188_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[0]_i_3_n_6\,
      Q => writeCount_1_fu_188_reg(1),
      R => writeCount_1_fu_188
    );
\writeCount_1_fu_188_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[20]_i_1_n_7\,
      Q => writeCount_1_fu_188_reg(20),
      R => writeCount_1_fu_188
    );
\writeCount_1_fu_188_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \writeCount_1_fu_188_reg[16]_i_1_n_0\,
      CO(3) => \writeCount_1_fu_188_reg[20]_i_1_n_0\,
      CO(2) => \writeCount_1_fu_188_reg[20]_i_1_n_1\,
      CO(1) => \writeCount_1_fu_188_reg[20]_i_1_n_2\,
      CO(0) => \writeCount_1_fu_188_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \writeCount_1_fu_188_reg[20]_i_1_n_4\,
      O(2) => \writeCount_1_fu_188_reg[20]_i_1_n_5\,
      O(1) => \writeCount_1_fu_188_reg[20]_i_1_n_6\,
      O(0) => \writeCount_1_fu_188_reg[20]_i_1_n_7\,
      S(3) => \writeCount_1_fu_188[20]_i_2_n_0\,
      S(2) => \writeCount_1_fu_188[20]_i_3_n_0\,
      S(1) => \writeCount_1_fu_188[20]_i_4_n_0\,
      S(0) => \writeCount_1_fu_188[20]_i_5_n_0\
    );
\writeCount_1_fu_188_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[20]_i_1_n_6\,
      Q => writeCount_1_fu_188_reg(21),
      R => writeCount_1_fu_188
    );
\writeCount_1_fu_188_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[20]_i_1_n_5\,
      Q => writeCount_1_fu_188_reg(22),
      R => writeCount_1_fu_188
    );
\writeCount_1_fu_188_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[20]_i_1_n_4\,
      Q => writeCount_1_fu_188_reg(23),
      R => writeCount_1_fu_188
    );
\writeCount_1_fu_188_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[24]_i_1_n_7\,
      Q => writeCount_1_fu_188_reg(24),
      R => writeCount_1_fu_188
    );
\writeCount_1_fu_188_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \writeCount_1_fu_188_reg[20]_i_1_n_0\,
      CO(3) => \writeCount_1_fu_188_reg[24]_i_1_n_0\,
      CO(2) => \writeCount_1_fu_188_reg[24]_i_1_n_1\,
      CO(1) => \writeCount_1_fu_188_reg[24]_i_1_n_2\,
      CO(0) => \writeCount_1_fu_188_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \writeCount_1_fu_188_reg[24]_i_1_n_4\,
      O(2) => \writeCount_1_fu_188_reg[24]_i_1_n_5\,
      O(1) => \writeCount_1_fu_188_reg[24]_i_1_n_6\,
      O(0) => \writeCount_1_fu_188_reg[24]_i_1_n_7\,
      S(3) => \writeCount_1_fu_188[24]_i_2_n_0\,
      S(2) => \writeCount_1_fu_188[24]_i_3_n_0\,
      S(1) => \writeCount_1_fu_188[24]_i_4_n_0\,
      S(0) => \writeCount_1_fu_188[24]_i_5_n_0\
    );
\writeCount_1_fu_188_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[24]_i_1_n_6\,
      Q => writeCount_1_fu_188_reg(25),
      R => writeCount_1_fu_188
    );
\writeCount_1_fu_188_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[24]_i_1_n_5\,
      Q => writeCount_1_fu_188_reg(26),
      R => writeCount_1_fu_188
    );
\writeCount_1_fu_188_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[24]_i_1_n_4\,
      Q => writeCount_1_fu_188_reg(27),
      R => writeCount_1_fu_188
    );
\writeCount_1_fu_188_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[28]_i_1_n_7\,
      Q => writeCount_1_fu_188_reg(28),
      R => writeCount_1_fu_188
    );
\writeCount_1_fu_188_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \writeCount_1_fu_188_reg[24]_i_1_n_0\,
      CO(3) => \NLW_writeCount_1_fu_188_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \writeCount_1_fu_188_reg[28]_i_1_n_1\,
      CO(1) => \writeCount_1_fu_188_reg[28]_i_1_n_2\,
      CO(0) => \writeCount_1_fu_188_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \writeCount_1_fu_188_reg[28]_i_1_n_4\,
      O(2) => \writeCount_1_fu_188_reg[28]_i_1_n_5\,
      O(1) => \writeCount_1_fu_188_reg[28]_i_1_n_6\,
      O(0) => \writeCount_1_fu_188_reg[28]_i_1_n_7\,
      S(3) => \writeCount_1_fu_188[28]_i_2_n_0\,
      S(2) => \writeCount_1_fu_188[28]_i_3_n_0\,
      S(1) => \writeCount_1_fu_188[28]_i_4_n_0\,
      S(0) => \writeCount_1_fu_188[28]_i_5_n_0\
    );
\writeCount_1_fu_188_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[28]_i_1_n_6\,
      Q => writeCount_1_fu_188_reg(29),
      R => writeCount_1_fu_188
    );
\writeCount_1_fu_188_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[0]_i_3_n_5\,
      Q => writeCount_1_fu_188_reg(2),
      R => writeCount_1_fu_188
    );
\writeCount_1_fu_188_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[28]_i_1_n_5\,
      Q => writeCount_1_fu_188_reg(30),
      R => writeCount_1_fu_188
    );
\writeCount_1_fu_188_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[28]_i_1_n_4\,
      Q => writeCount_1_fu_188_reg(31),
      R => writeCount_1_fu_188
    );
\writeCount_1_fu_188_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[0]_i_3_n_4\,
      Q => writeCount_1_fu_188_reg(3),
      R => writeCount_1_fu_188
    );
\writeCount_1_fu_188_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[4]_i_1_n_7\,
      Q => writeCount_1_fu_188_reg(4),
      R => writeCount_1_fu_188
    );
\writeCount_1_fu_188_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \writeCount_1_fu_188_reg[0]_i_3_n_0\,
      CO(3) => \writeCount_1_fu_188_reg[4]_i_1_n_0\,
      CO(2) => \writeCount_1_fu_188_reg[4]_i_1_n_1\,
      CO(1) => \writeCount_1_fu_188_reg[4]_i_1_n_2\,
      CO(0) => \writeCount_1_fu_188_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \writeCount_1_fu_188_reg[4]_i_1_n_4\,
      O(2) => \writeCount_1_fu_188_reg[4]_i_1_n_5\,
      O(1) => \writeCount_1_fu_188_reg[4]_i_1_n_6\,
      O(0) => \writeCount_1_fu_188_reg[4]_i_1_n_7\,
      S(3) => \writeCount_1_fu_188[4]_i_2_n_0\,
      S(2) => \writeCount_1_fu_188[4]_i_3_n_0\,
      S(1) => \writeCount_1_fu_188[4]_i_4_n_0\,
      S(0) => \writeCount_1_fu_188[4]_i_5_n_0\
    );
\writeCount_1_fu_188_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[4]_i_1_n_6\,
      Q => writeCount_1_fu_188_reg(5),
      R => writeCount_1_fu_188
    );
\writeCount_1_fu_188_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[4]_i_1_n_5\,
      Q => writeCount_1_fu_188_reg(6),
      R => writeCount_1_fu_188
    );
\writeCount_1_fu_188_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[4]_i_1_n_4\,
      Q => writeCount_1_fu_188_reg(7),
      R => writeCount_1_fu_188
    );
\writeCount_1_fu_188_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[8]_i_1_n_7\,
      Q => writeCount_1_fu_188_reg(8),
      R => writeCount_1_fu_188
    );
\writeCount_1_fu_188_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \writeCount_1_fu_188_reg[4]_i_1_n_0\,
      CO(3) => \writeCount_1_fu_188_reg[8]_i_1_n_0\,
      CO(2) => \writeCount_1_fu_188_reg[8]_i_1_n_1\,
      CO(1) => \writeCount_1_fu_188_reg[8]_i_1_n_2\,
      CO(0) => \writeCount_1_fu_188_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \writeCount_1_fu_188_reg[8]_i_1_n_4\,
      O(2) => \writeCount_1_fu_188_reg[8]_i_1_n_5\,
      O(1) => \writeCount_1_fu_188_reg[8]_i_1_n_6\,
      O(0) => \writeCount_1_fu_188_reg[8]_i_1_n_7\,
      S(3) => \writeCount_1_fu_188[8]_i_2_n_0\,
      S(2) => \writeCount_1_fu_188[8]_i_3_n_0\,
      S(1) => \writeCount_1_fu_188[8]_i_4_n_0\,
      S(0) => \writeCount_1_fu_188[8]_i_5_n_0\
    );
\writeCount_1_fu_188_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr040_out,
      D => \writeCount_1_fu_188_reg[8]_i_1_n_6\,
      Q => writeCount_1_fu_188_reg(9),
      R => writeCount_1_fu_188
    );
\x1_reg_387[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A6A2A6A6"
    )
        port map (
      I0 => x1_reg_387(0),
      I1 => ap_enable_reg_pp1_iter0,
      I2 => \ap_CS_fsm[4]_i_2_n_0\,
      I3 => x1_reg_387(1),
      I4 => x1_reg_387(2),
      I5 => ap_CS_fsm_state4,
      O => \x1_reg_387[0]_i_1_n_0\
    );
\x1_reg_387[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C6CC"
    )
        port map (
      I0 => x1_reg_387(0),
      I1 => x1_reg_387(1),
      I2 => \ap_CS_fsm[4]_i_2_n_0\,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => ap_CS_fsm_state4,
      O => \x1_reg_387[1]_i_1_n_0\
    );
\x1_reg_387[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA6AAAAA"
    )
        port map (
      I0 => x1_reg_387(2),
      I1 => x1_reg_387(0),
      I2 => x1_reg_387(1),
      I3 => \ap_CS_fsm[4]_i_2_n_0\,
      I4 => ap_enable_reg_pp1_iter0,
      I5 => ap_CS_fsm_state4,
      O => \x1_reg_387[2]_i_1_n_0\
    );
\x1_reg_387_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \x1_reg_387[0]_i_1_n_0\,
      Q => x1_reg_387(0),
      R => '0'
    );
\x1_reg_387_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \x1_reg_387[1]_i_1_n_0\,
      Q => x1_reg_387(1),
      R => '0'
    );
\x1_reg_387_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \x1_reg_387[2]_i_1_n_0\,
      Q => x1_reg_387(2),
      R => '0'
    );
\x4_reg_456[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x4_reg_456(0),
      O => x_3_fu_860_p2(0)
    );
\x4_reg_456[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => x4_reg_456(1),
      I1 => x4_reg_456(0),
      O => x_3_fu_860_p2(1)
    );
\x4_reg_456_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_398[2]_i_1_n_0\,
      D => x_3_fu_860_p2(0),
      Q => x4_reg_456(0),
      S => ap_CS_fsm_state7
    );
\x4_reg_456_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_398[2]_i_1_n_0\,
      D => x_3_fu_860_p2(1),
      Q => x4_reg_456(1),
      R => ap_CS_fsm_state7
    );
\x_assign_reg_489[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0040"
    )
        port map (
      I0 => \exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => ap_enable_reg_pp3_iter1_reg_n_0,
      I3 => grp_fixed_point_mul_fu_653_n_25,
      I4 => \x_assign_reg_489_reg_n_0_[0]\,
      O => \x_assign_reg_489[0]_i_1_n_0\
    );
\x_assign_reg_489[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00002000"
    )
        port map (
      I0 => \x_assign_reg_489_reg_n_0_[0]\,
      I1 => grp_fixed_point_mul_fu_653_n_25,
      I2 => ap_enable_reg_pp3_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp3_stage0,
      I4 => \exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I5 => x_assign_mid2_fu_1034_p3(1),
      O => \x_assign_reg_489[1]_i_1_n_0\
    );
\x_assign_reg_489[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => \exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => ap_enable_reg_pp3_iter1_reg_n_0,
      I4 => grp_fixed_point_mul_fu_653_n_25,
      O => x_assign_reg_489
    );
\x_assign_reg_489[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F80"
    )
        port map (
      I0 => \x_assign_reg_489_reg_n_0_[0]\,
      I1 => x_assign_mid2_fu_1034_p3(1),
      I2 => x_assign_reg_4890,
      I3 => \x_assign_reg_489_reg_n_0_[2]\,
      O => \x_assign_reg_489[2]_i_2_n_0\
    );
\x_assign_reg_489[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => grp_fixed_point_mul_fu_653_n_25,
      I1 => ap_enable_reg_pp3_iter1_reg_n_0,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => \exitcond_flatten8_reg_1708_reg_n_0_[0]\,
      O => x_assign_reg_4890
    );
\x_assign_reg_489_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \x_assign_reg_489[0]_i_1_n_0\,
      Q => \x_assign_reg_489_reg_n_0_[0]\,
      R => x_assign_reg_489
    );
\x_assign_reg_489_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \x_assign_reg_489[1]_i_1_n_0\,
      Q => x_assign_mid2_fu_1034_p3(1),
      R => x_assign_reg_489
    );
\x_assign_reg_489_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \x_assign_reg_489[2]_i_2_n_0\,
      Q => \x_assign_reg_489_reg_n_0_[2]\,
      R => x_assign_reg_489
    );
\x_reg_328[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \exitcond1_reg_1538_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      O => p_63_in
    );
\x_reg_328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_2,
      Q => \x_reg_328_reg_n_0_[0]\,
      R => '0'
    );
\x_reg_328_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_1,
      Q => \x_reg_328_reg_n_0_[1]\,
      R => '0'
    );
\x_reg_328_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cnn_conv_d4x4_k3x3_CTRL_s_axi_U_n_0,
      Q => \x_reg_328_reg_n_0_[2]\,
      R => '0'
    );
\y3_reg_409[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => y3_reg_409(0),
      I1 => x4_reg_456(0),
      I2 => x4_reg_456(1),
      O => \y3_reg_409[0]_i_1_n_0\
    );
\y3_reg_409[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => y3_reg_409(1),
      I1 => x4_reg_456(1),
      I2 => x4_reg_456(0),
      I3 => y3_reg_409(0),
      O => \y3_reg_409[1]_i_1_n_0\
    );
\y3_reg_409_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_398[2]_i_1_n_0\,
      D => \y3_reg_409[0]_i_1_n_0\,
      Q => y3_reg_409(0),
      S => ap_CS_fsm_state7
    );
\y3_reg_409_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_398[2]_i_1_n_0\,
      D => \y3_reg_409[1]_i_1_n_0\,
      Q => y3_reg_409(1),
      R => ap_CS_fsm_state7
    );
\y_assign_reg_478[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFF0200"
    )
        port map (
      I0 => \x_assign_reg_489_reg_n_0_[2]\,
      I1 => x_assign_mid2_fu_1034_p3(1),
      I2 => \x_assign_reg_489_reg_n_0_[0]\,
      I3 => x_assign_reg_4890,
      I4 => \y_assign_reg_478_reg_n_0_[0]\,
      O => \y_assign_reg_478[0]_i_1_n_0\
    );
\y_assign_reg_478[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00080000"
    )
        port map (
      I0 => \y_assign_reg_478_reg_n_0_[0]\,
      I1 => x_assign_reg_4890,
      I2 => \x_assign_reg_489_reg_n_0_[0]\,
      I3 => x_assign_mid2_fu_1034_p3(1),
      I4 => \x_assign_reg_489_reg_n_0_[2]\,
      I5 => \y_assign_reg_478_reg_n_0_[1]\,
      O => \y_assign_reg_478[1]_i_1_n_0\
    );
\y_assign_reg_478[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \y_assign_reg_478_reg_n_0_[0]\,
      I1 => \y_assign_reg_478_reg_n_0_[1]\,
      I2 => y_assign_reg_478,
      I3 => \y_assign_reg_478_reg_n_0_[2]\,
      O => \y_assign_reg_478[2]_i_1_n_0\
    );
\y_assign_reg_478[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => x_assign_reg_4890,
      I1 => \x_assign_reg_489_reg_n_0_[0]\,
      I2 => x_assign_mid2_fu_1034_p3(1),
      I3 => \x_assign_reg_489_reg_n_0_[2]\,
      O => y_assign_reg_478
    );
\y_assign_reg_478_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \y_assign_reg_478[0]_i_1_n_0\,
      Q => \y_assign_reg_478_reg_n_0_[0]\,
      R => x_assign_reg_489
    );
\y_assign_reg_478_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \y_assign_reg_478[1]_i_1_n_0\,
      Q => \y_assign_reg_478_reg_n_0_[1]\,
      R => x_assign_reg_489
    );
\y_assign_reg_478_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \y_assign_reg_478[2]_i_1_n_0\,
      Q => \y_assign_reg_478_reg_n_0_[2]\,
      R => x_assign_reg_489
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    inStream_TVALID : in STD_LOGIC;
    inStream_TREADY : out STD_LOGIC;
    inStream_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    inStream_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    inStream_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    inStream_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    inStream_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    inStream_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    inStream_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    outStream_TVALID : out STD_LOGIC;
    outStream_TREADY : in STD_LOGIC;
    outStream_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    outStream_TDEST : out STD_LOGIC_VECTOR ( 5 downto 0 );
    outStream_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    outStream_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    outStream_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    outStream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    outStream_TID : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_cnn_conv_d4x4_k3x3_0_0,cnn_conv_d4x4_k3x3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "cnn_conv_d4x4_k3x3,Vivado 2016.4";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of inst : label is 7;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of inst : label is "9'b000000010";
  attribute ap_ST_fsm_pp1_stage0 : string;
  attribute ap_ST_fsm_pp1_stage0 of inst : label is "9'b000001000";
  attribute ap_ST_fsm_pp3_stage0 : string;
  attribute ap_ST_fsm_pp3_stage0 of inst : label is "9'b010000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "9'b000000001";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of inst : label is "9'b100000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "9'b000000100";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "9'b000010000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "9'b000100000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "9'b001000000";
  attribute ap_const_int64_8 : integer;
  attribute ap_const_int64_8 of inst : label is 8;
  attribute ap_const_lv27_0 : string;
  attribute ap_const_lv27_0 of inst : label is "27'b000000000000000000000000000";
  attribute ap_const_lv28_1 : string;
  attribute ap_const_lv28_1 of inst : label is "28'b0000000000000000000000000001";
  attribute ap_const_lv2_0 : string;
  attribute ap_const_lv2_0 of inst : label is "2'b00";
  attribute ap_const_lv2_1 : string;
  attribute ap_const_lv2_1 of inst : label is "2'b01";
  attribute ap_const_lv2_2 : string;
  attribute ap_const_lv2_2 of inst : label is "2'b10";
  attribute ap_const_lv2_3 : string;
  attribute ap_const_lv2_3 of inst : label is "2'b11";
  attribute ap_const_lv32_0 : integer;
  attribute ap_const_lv32_0 of inst : label is 0;
  attribute ap_const_lv32_1 : integer;
  attribute ap_const_lv32_1 of inst : label is 1;
  attribute ap_const_lv32_1A : integer;
  attribute ap_const_lv32_1A of inst : label is 26;
  attribute ap_const_lv32_1F : integer;
  attribute ap_const_lv32_1F of inst : label is 31;
  attribute ap_const_lv32_2 : integer;
  attribute ap_const_lv32_2 of inst : label is 2;
  attribute ap_const_lv32_3 : integer;
  attribute ap_const_lv32_3 of inst : label is 3;
  attribute ap_const_lv32_4 : integer;
  attribute ap_const_lv32_4 of inst : label is 4;
  attribute ap_const_lv32_5 : integer;
  attribute ap_const_lv32_5 of inst : label is 5;
  attribute ap_const_lv32_6 : integer;
  attribute ap_const_lv32_6 of inst : label is 6;
  attribute ap_const_lv32_7 : integer;
  attribute ap_const_lv32_7 of inst : label is 7;
  attribute ap_const_lv32_8 : integer;
  attribute ap_const_lv32_8 of inst : label is 8;
  attribute ap_const_lv3_0 : string;
  attribute ap_const_lv3_0 of inst : label is "3'b000";
  attribute ap_const_lv3_1 : string;
  attribute ap_const_lv3_1 of inst : label is "3'b001";
  attribute ap_const_lv3_2 : string;
  attribute ap_const_lv3_2 of inst : label is "3'b010";
  attribute ap_const_lv3_4 : string;
  attribute ap_const_lv3_4 of inst : label is "3'b100";
  attribute ap_const_lv4_0 : string;
  attribute ap_const_lv4_0 of inst : label is "4'b0000";
  attribute ap_const_lv4_F : string;
  attribute ap_const_lv4_F of inst : label is "4'b1111";
  attribute ap_const_lv5_0 : string;
  attribute ap_const_lv5_0 of inst : label is "5'b00000";
  attribute ap_const_lv5_1 : string;
  attribute ap_const_lv5_1 of inst : label is "5'b00001";
  attribute ap_const_lv5_10 : string;
  attribute ap_const_lv5_10 of inst : label is "5'b10000";
  attribute ap_const_lv6_0 : string;
  attribute ap_const_lv6_0 of inst : label is "6'b000000";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_conv_d4x4_k3x3
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      inStream_TDATA(31 downto 0) => inStream_TDATA(31 downto 0),
      inStream_TDEST(5 downto 0) => inStream_TDEST(5 downto 0),
      inStream_TID(4 downto 0) => inStream_TID(4 downto 0),
      inStream_TKEEP(3 downto 0) => inStream_TKEEP(3 downto 0),
      inStream_TLAST(0) => inStream_TLAST(0),
      inStream_TREADY => inStream_TREADY,
      inStream_TSTRB(3 downto 0) => inStream_TSTRB(3 downto 0),
      inStream_TUSER(1 downto 0) => inStream_TUSER(1 downto 0),
      inStream_TVALID => inStream_TVALID,
      interrupt => interrupt,
      outStream_TDATA(31 downto 0) => outStream_TDATA(31 downto 0),
      outStream_TDEST(5 downto 0) => outStream_TDEST(5 downto 0),
      outStream_TID(4 downto 0) => outStream_TID(4 downto 0),
      outStream_TKEEP(3 downto 0) => outStream_TKEEP(3 downto 0),
      outStream_TLAST(0) => outStream_TLAST(0),
      outStream_TREADY => outStream_TREADY,
      outStream_TSTRB(3 downto 0) => outStream_TSTRB(3 downto 0),
      outStream_TUSER(1 downto 0) => outStream_TUSER(1 downto 0),
      outStream_TVALID => outStream_TVALID,
      s_axi_CTRL_ARADDR(6 downto 0) => s_axi_CTRL_ARADDR(6 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(6 downto 0) => s_axi_CTRL_AWADDR(6 downto 0),
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BRESP(1 downto 0) => s_axi_CTRL_BRESP(1 downto 0),
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 0) => s_axi_CTRL_RDATA(31 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RRESP(1 downto 0) => s_axi_CTRL_RRESP(1 downto 0),
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID
    );
end STRUCTURE;
