# OpenCL GEMM issue shape

Scalar / packed paths in `src/opencl/kernels/case33_gemm_xor.cl`. Select with `--ocl-issue`.

The OpenCL register tile can be `4x4`, `4x8`, `8x8`, or `8x16`. Pearl requires
at least 32 cells per hash tile, so the `4x4` path assigns one work-item to a
semantic `4x8` hash tile. It processes the two four-column halves sequentially
with a reused 4x4 accumulator and folds both halves directly into one private
message before BLAKE3. No inter-work-item exchange is required. The `4x4`
path stores four B columns per register tile; wider paths store eight or sixteen.

Packed B has no column-group dimension. Within each K-group, every `tc` stores
its `NR` rank-4 column values consecutively:

```text
[macro_column][K_block][K_group][tc][column][rank4]
```

All register tiles use column-major work-item order. Within each row-tile run,
adjacent work-items share a column tile and walk consecutive row tiles, making
each B load uniform across those work-items. Packing and the existing `vload4`
loads are unchanged.

| Mode | Flag | Inner loop |
|------|------|------------|
| **auto** (default) | `--ocl-issue auto` | Same nest as accelerated/scalar path chosen by `--ocl-dot` |
| **broadcast** | `--ocl-issue broadcast` | Force cpm: `cpm += aval * bscalar` (`CASE32_NO_DPI`) |
| **packed** | `--ocl-issue packed` | Per-C `dot4` / DP4A into `acc[j,i]` (still uses `--ocl-dot` cascade) |

`broadcast` / scalar fallback pass `-DCASE32_NO_DPI=1` so Intel cannot auto-enable KHR DPI and silently switch to packed dots.

### Dot backend (`--ocl-dot`)

Separate from issue shape. `build_kernel_` builds an ordered candidate list and takes the first that compiles.

| Mode | Flag | Candidates |
|------|------|------------|
| **auto** (default) | `--ocl-dot auto` | AMD: sudot4 â†?sdot4 â†?KHR (if advertised) â†?scalar; others: KHR (if advertised) â†?scalar |
| **sudot** | `--ocl-dot sudot` | sudot4 â†?scalar |
| **sdot4** | `--ocl-dot sdot4` | sdot4 â†?scalar |
| **khr** | `--ocl-dot khr` | KHR (if advertised) â†?scalar |
| **force-khr** | `--ocl-dot force-khr` | forced KHR â†?scalar |
| **asm** | `--ocl-dot asm` | experimental `v_dot4c` â†?scalar |
| **off** | `--ocl-dot off` | scalar only |

Asm is opt-in only; it is not part of `auto`.

### cpm type (`--ocl-cpm-type`)

| Type | Flag | Acc tile |
|------|------|----------|
| **float** (default) | `--ocl-cpm-type float` | `float4 mad`, flush to int32 each KR |
| **int** | `--ocl-cpm-type int` | int8â†’int32 lanes, `int4` mul+add |

Only applies on the cpm nest (auto scalar fallback or `--ocl-issue broadcast`).

### LDS staging (`--ocl-lds`)

Optional `__local` A/B panel staging with work-group barriers (`CASE32_USE_LDS`). Default **off**.

On most GPUs this **regressed** scan throughput: barrier + globalâ†’local copy cost outweighed reuse. Prefer leaving it off unless a device shows a clear win in an A/B test.

## packed

```text
for each of NR columns:
  for each of MR rows:
    acc[j,i] += dot4(A[i][k:k+4], B[j][k:k+4])
```

## broadcast / cpm

```text
cvec += avec * bscalar    // mad(float4, float, float4)
```

| Parameter | Value | Role |
|-----------|------:|------|
| `VWM` | 4 | vector along M (`aval`) |
| `VWN` | 4 | four N columns; each B lane is a scalar broadcast |
| K-step | 4 | packed `char4` lanes |

## Compare

```bash
# default auto (on Intel without DPI â†?cpm float)
./cppminer --backend opencl --mock --cpu-gen --ocl-tile 4x8 --m 8 --n 8 --batch-size 32

# force cpm (same nest as beignet-fix scalar)
./cppminer --backend opencl --mock --cpu-gen --ocl-tile 4x8 --m 8 --n 8 --batch-size 32 \
  --ocl-issue broadcast

# force packed dots
./cppminer --backend opencl --mock --cpu-gen --ocl-tile 4x8 --m 8 --n 8 --batch-size 32 \
  --ocl-issue packed
```

Wait for `[ocl] attempt timing: â€?GMAC/s`. Look for `clblast cpm float` in the backend line and `private=â€?B/WI` from the kernel mem print.

Broadcast+float issue may improve performance on GPUs that are weak in int but strong in float. UHD 630 (no DPI) is fastest with broadcast+float (~115 GH/s vs ~100 GH/s packed scalar). AMD/NVIDIA with hardware DPI typically see a large gain from `dot_acc_sat` / packed issue.

### Intel XMX (DPAS) (`--ocl-dot dpas`)

Opt-in, no fallback: `--ocl-dot dpas` builds `case33_gemm_xor.cl` with `-DCASE32_DPAS=8|16` on
`intel_sub_group_i8_i8_matrix_mad_k32` (`cl_intel_subgroup_matrix_multiply_accumulate`) and
refuses any device that does not expose the extension. It needs the 8x16 hash tile, so
`--ocl-dot dpas` switches the *auto* tile to 8x16 (an explicit `--ocl-tile` other than 8x16 is
refused). The Intel auto default stays 4x8 + KHR dot until the DPAS lane layout has been
confirmed on Xe-HPG and Xe2 hardware; it will then become the Intel default where available.

- Sub-group size: the spec requires the device's minimum sub-group size: 8 on Xe-HPG (Arc
  A-series, Arrow Lake-H), 16 on Xe2 (Battlemage, Lunar Lake). Taken from
  `CL_DEVICE_SUB_GROUP_SIZES_INTEL`, falling back to `CL_DEVICE_IP_VERSION_INTEL`.
  `--list-devices` prints a `DPAS:` line for capable devices.
- Work split: one sub-group owns `TM x TN` 8x16 hash tiles (default 4x1 on SG 8, 4x2 on SG 16,
  256 WIs per 128x128 macro block); operands come from the default coalesced prepack.
- Self-test: `CP_OCL_DPAS_SELFTEST=1` (with `--align-test`) multiplies known matrices through
  the kernel's own layout helpers and prints `PASS`/`FAIL` per candidate A layout; then the
  align-test compares every GEMM milestone word with the CPU reference.

| Env | Meaning |
|-----|---------|
| `CP_OCL_DPAS_SELFTEST=1` | run the layout self-test before adopting the kernel |
| `CP_OCL_DPAS_SG=8\|16` | force the sub-group size (spec: must be the minimum size) |
| `CP_OCL_DPAS_AK=0\|1` | SG 16 A packing: 0 = k 2*lane..+1 (default), 1 = alternative |
| `CP_OCL_DPAS_TM`, `CP_OCL_DPAS_TN` | hash tiles per sub-group (powers of two, TM*TN <= SG) |
| `CP_OCL_DPAS_FORCE=1` | build even if the device reports no XMX units (the driver may emulate DPAS slowly) |
| `CP_OCL_DPAS_EMULATE=8\|16` | AMD only: functional model of the builtins (validates plumbing, not Intel) |
