library IEEE;
use IEEE.std_logic_1164.all;

entity s_MIPS is port
(
	CLK	: in std_logic;
	KEY	: in std_logic_vector(3 downto 0);
);
end s_MIPS;

architecture behavior of s_MIPS is

	signal P_CLK : std_logic;
	signal RST : std_logic;

begin

	P_CLK := '0';
	RST := '0';

	process(CLK, KEY)
	begin
		if ((CLK'event and CLK = '1') and KEY(0) = '1') then
			P_CLK <= '1';
		elsif ((CLK'event and CLK = '1') and KEY(0) = '1') then
			P_CLK <= '0';
		end if;

		if ((CLK'event and CLK = '1') and KEY(1) = '1') then
			RST <= '1';
		elsif ((CLK'event and CLK = '1') and KEY(1) = '1') then
			RST <= '0';
		end if;
	end process;

end behavior;
