#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "D:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002075b59ecc0 .scope module, "altera_avalon_sc_fifo" "altera_avalon_sc_fifo" 2 21;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "in_data";
    .port_info 3 /INPUT 1 "in_valid";
    .port_info 4 /INPUT 1 "in_startofpacket";
    .port_info 5 /INPUT 1 "in_endofpacket";
    .port_info 6 /INPUT 1 "in_empty";
    .port_info 7 /INPUT 1 "in_error";
    .port_info 8 /INPUT 1 "in_channel";
    .port_info 9 /OUTPUT 1 "in_ready";
    .port_info 10 /OUTPUT 8 "out_data";
    .port_info 11 /OUTPUT 1 "out_valid";
    .port_info 12 /OUTPUT 1 "out_startofpacket";
    .port_info 13 /OUTPUT 1 "out_endofpacket";
    .port_info 14 /OUTPUT 1 "out_empty";
    .port_info 15 /OUTPUT 1 "out_error";
    .port_info 16 /OUTPUT 1 "out_channel";
    .port_info 17 /INPUT 1 "out_ready";
    .port_info 18 /INPUT 2 "csr_address";
    .port_info 19 /INPUT 1 "csr_write";
    .port_info 20 /INPUT 1 "csr_read";
    .port_info 21 /INPUT 32 "csr_writedata";
    .port_info 22 /OUTPUT 32 "csr_readdata";
    .port_info 23 /OUTPUT 1 "almost_full_data";
    .port_info 24 /OUTPUT 1 "almost_empty_data";
P_000002075b4f2510 .param/l "ADDR_WIDTH" 1 2 96, +C4<00000000000000000000000000000100>;
P_000002075b4f2548 .param/l "BITS_PER_SYMBOL" 0 2 27, +C4<00000000000000000000000000001000>;
P_000002075b4f2580 .param/l "CHANNEL_WIDTH" 0 2 29, +C4<00000000000000000000000000000000>;
P_000002075b4f25b8 .param/l "DATA_WIDTH" 0 2 55, +C4<0000000000000000000000000000000000000000000000000000000000001000>;
P_000002075b4f25f0 .param/l "DEPTH" 1 2 97, +C4<00000000000000000000000000010000>;
P_000002075b4f2628 .param/l "EMPTY_LATENCY" 0 2 49, +C4<00000000000000000000000000000011>;
P_000002075b4f2660 .param/l "EMPTY_WIDTH" 0 2 56, +C4<00000000000000000000000000000000>;
P_000002075b4f2698 .param/l "ERROR_WIDTH" 0 2 30, +C4<00000000000000000000000000000000>;
P_000002075b4f26d0 .param/l "FIFO_DEPTH" 0 2 28, +C4<00000000000000000000000000010000>;
P_000002075b4f2708 .param/l "PAYLOAD_WIDTH" 1 2 99, +C4<0000000000000000000000000000000000000000000000000000000000000001000>;
P_000002075b4f2740 .param/l "PKT_SIGNALS_WIDTH" 1 2 98, +C4<000000000000000000000000000000010>;
P_000002075b4f2778 .param/l "SYMBOLS_PER_BEAT" 0 2 26, +C4<00000000000000000000000000000001>;
P_000002075b4f27b0 .param/l "USE_ALMOST_EMPTY_IF" 0 2 35, +C4<00000000000000000000000000000000>;
P_000002075b4f27e8 .param/l "USE_ALMOST_FULL_IF" 0 2 34, +C4<00000000000000000000000000000000>;
P_000002075b4f2820 .param/l "USE_FILL_LEVEL" 0 2 32, +C4<00000000000000000000000000000000>;
P_000002075b4f2858 .param/l "USE_MEMORY_BLOCKS" 0 2 50, +C4<00000000000000000000000000000001>;
P_000002075b4f2890 .param/l "USE_PACKETS" 0 2 31, +C4<00000000000000000000000000000000>;
P_000002075b4f28c8 .param/l "USE_STORE_FORWARD" 0 2 33, +C4<00000000000000000000000000000000>;
L_000002075b585ad0 .functor AND 1, L_000002075b647c00, v000002075b5fba70_0, C4<1>, C4<1>;
L_000002075b5fd1a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002075b647ea0 .functor AND 1, L_000002075b585ad0, L_000002075b5fd1a0, C4<1>, C4<1>;
o000002075b5a05c8 .functor BUFZ 1, C4<z>; HiZ drive
L_000002075b647110 .functor AND 1, L_000002075b646df0, o000002075b5a05c8, C4<1>, C4<1>;
o000002075b5a0958 .functor BUFZ 1, C4<z>; HiZ drive
L_000002075b647c00 .functor OR 1, o000002075b5a0958, L_000002075b646c10, C4<0>, C4<0>;
L_000002075b647f10 .functor BUFT 4, L_000002075b5fb2f0, C4<0000>, C4<0000>, C4<0000>;
v000002075b59bb40_0 .net *"_ivl_11", 0 0, L_000002075b585ad0;  1 drivers
v000002075b59bc80_0 .net *"_ivl_19", 0 0, L_000002075b646c10;  1 drivers
v000002075b59b960_0 .net *"_ivl_4", 3 0, L_000002075b5fb2f0;  1 drivers
L_000002075b5fd158 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002075b59bbe0_0 .net "almost_empty_data", 0 0, L_000002075b5fd158;  1 drivers
L_000002075b5fd110 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002075b59bd20_0 .net "almost_full_data", 0 0, L_000002075b5fd110;  1 drivers
o000002075b5a0208 .functor BUFZ 1, C4<z>; HiZ drive
v000002075b59bf00_0 .net "clk", 0 0, o000002075b5a0208;  0 drivers
o000002075b5a0238 .functor BUFZ 2, C4<zz>; HiZ drive
v000002075b59b000_0 .net "csr_address", 1 0, o000002075b5a0238;  0 drivers
o000002075b5a0268 .functor BUFZ 1, C4<z>; HiZ drive
v000002075b59bdc0_0 .net "csr_read", 0 0, o000002075b5a0268;  0 drivers
v000002075b59be60_0 .var "csr_readdata", 31 0;
o000002075b5a02c8 .functor BUFZ 1, C4<z>; HiZ drive
v000002075b59b0a0_0 .net "csr_write", 0 0, o000002075b5a02c8;  0 drivers
o000002075b5a02f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002075b5fc3d0_0 .net "csr_writedata", 31 0, o000002075b5a02f8;  0 drivers
L_000002075b5fd230 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002075b5fbe30_0 .net "curr_sop_ptr", 3 0, L_000002075b5fd230;  1 drivers
L_000002075b5fd1e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002075b5fc970_0 .net "drop_on_error", 0 0, L_000002075b5fd1e8;  1 drivers
v000002075b5fb7f0_0 .var "empty", 0 0;
v000002075b5fb6b0_0 .var "fill_level", 4 0;
v000002075b5fbd90_0 .var "full", 0 0;
o000002075b5a0418 .functor BUFZ 1, C4<z>; HiZ drive
v000002075b5fbed0_0 .net "in_channel", 0 0, o000002075b5a0418;  0 drivers
o000002075b5a0448 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002075b5fb110_0 .net "in_data", 7 0, o000002075b5a0448;  0 drivers
o000002075b5a0478 .functor BUFZ 1, C4<z>; HiZ drive
v000002075b5fb610_0 .net "in_empty", 0 0, o000002075b5a0478;  0 drivers
o000002075b5a04a8 .functor BUFZ 1, C4<z>; HiZ drive
v000002075b5fc470_0 .net "in_endofpacket", 0 0, o000002075b5a04a8;  0 drivers
o000002075b5a04d8 .functor BUFZ 1, C4<z>; HiZ drive
v000002075b5fc790_0 .net "in_error", 0 0, o000002075b5a04d8;  0 drivers
v000002075b5fb250_0 .net "in_packet_signals", 1 0, L_000002075b5fcd30;  1 drivers
v000002075b5fc510_0 .net "in_payload", 7 0, L_000002075b586630;  1 drivers
v000002075b5fb750_0 .net "in_ready", 0 0, L_000002075b646df0;  1 drivers
o000002075b5a0598 .functor BUFZ 1, C4<z>; HiZ drive
v000002075b5fbf70_0 .net "in_startofpacket", 0 0, o000002075b5a0598;  0 drivers
v000002075b5fce70_0 .net "in_valid", 0 0, o000002075b5a05c8;  0 drivers
v000002075b5fb930_0 .net "incremented_rd_ptr", 3 0, L_000002075b5fb1b0;  1 drivers
v000002075b5fca10_0 .net "incremented_wr_ptr", 3 0, L_000002075b5fb4d0;  1 drivers
v000002075b5fb9d0_0 .var "internal_out_payload", 7 0;
v000002075b5fb890_0 .net "internal_out_ready", 0 0, L_000002075b647c00;  1 drivers
v000002075b5fba70_0 .var "internal_out_valid", 0 0;
v000002075b5fc330 .array "mem", 0 15, 7 0;
v000002075b5fb430_0 .net "mem_rd_ptr", 3 0, L_000002075b585a60;  1 drivers
v000002075b5fc830_0 .var "next_empty", 0 0;
v000002075b5fb390_0 .var "next_full", 0 0;
v000002075b5fc010_0 .net "next_rd_ptr", 3 0, L_000002075b646530;  1 drivers
v000002075b5fc0b0_0 .net "next_wr_ptr", 3 0, L_000002075b647f10;  1 drivers
v000002075b5fc6f0_0 .net "ok_to_forward", 0 0, L_000002075b5fd1a0;  1 drivers
v000002075b5fc150_0 .net "out_channel", 0 0, L_000002075b5864e0;  1 drivers
v000002075b5fbbb0_0 .net "out_data", 7 0, L_000002075b5859f0;  1 drivers
v000002075b5fc650_0 .net "out_empty", 0 0, L_000002075b585ec0;  1 drivers
v000002075b5fcab0_0 .net "out_endofpacket", 0 0, L_000002075b5fcdd0;  1 drivers
v000002075b5fcbf0_0 .net "out_error", 0 0, L_000002075b586010;  1 drivers
L_000002075b5fd038 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002075b5fcf10_0 .net "out_packet_signals", 1 0, L_000002075b5fd038;  1 drivers
v000002075b5fc8d0_0 .var "out_payload", 7 0;
v000002075b5fbb10_0 .net "out_ready", 0 0, o000002075b5a0958;  0 drivers
v000002075b5fc5b0_0 .net "out_startofpacket", 0 0, L_000002075b5fb070;  1 drivers
v000002075b5fbc50_0 .var "out_valid", 0 0;
v000002075b5fcb50_0 .var "rd_ptr", 3 0;
v000002075b5fb570_0 .net "read", 0 0, L_000002075b647ea0;  1 drivers
o000002075b5a0a48 .functor BUFZ 1, C4<z>; HiZ drive
v000002075b5fcc90_0 .net "reset", 0 0, o000002075b5a0a48;  0 drivers
v000002075b5fbcf0_0 .var "sop_ptr", 3 0;
v000002075b5fc1f0_0 .var "wr_ptr", 3 0;
v000002075b5fc290_0 .net "write", 0 0, L_000002075b647110;  1 drivers
L_000002075b5fd080 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
L_000002075b5fb4d0 .arith/sum 4, v000002075b5fc1f0_0, L_000002075b5fd080;
L_000002075b5fd0c8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
L_000002075b5fb1b0 .arith/sum 4, v000002075b5fcb50_0, L_000002075b5fd0c8;
L_000002075b5fb2f0 .functor MUXZ 4, v000002075b5fc1f0_0, L_000002075b5fb4d0, L_000002075b647110, C4<>;
L_000002075b646530 .functor MUXZ 4, v000002075b5fcb50_0, L_000002075b5fb1b0, L_000002075b647ea0, C4<>;
L_000002075b646df0 .reduce/nor v000002075b5fbd90_0;
L_000002075b646c10 .reduce/nor v000002075b5fbc50_0;
S_000002075b59fe60 .scope generate, "gen_blk11" "gen_blk11" 2 338, 2 338 0, S_000002075b59ecc0;
 .timescale -9 -9;
v000002075b59b1e0_0 .net/2u *"_ivl_0", 3 0, L_000002075b5fd080;  1 drivers
v000002075b59b5a0_0 .net/2u *"_ivl_2", 3 0, L_000002075b5fd0c8;  1 drivers
E_000002075b597400 .event posedge, v000002075b5fcc90_0, v000002075b59bf00_0;
S_000002075b5dd060 .scope generate, "gen_blk13" "gen_blk13" 2 437, 2 437 0, S_000002075b59ecc0;
 .timescale -9 -9;
E_000002075b597a80/0 .event anyedge, v000002075b5fbd90_0, v000002075b5fb7f0_0, v000002075b5fb570_0, v000002075b5fc290_0;
E_000002075b597a80/1 .event anyedge, v000002075b5fb930_0, v000002075b5fc1f0_0, v000002075b5fc970_0, v000002075b5fbe30_0;
E_000002075b597a80/2 .event anyedge, v000002075b5fcb50_0, v000002075b5fca10_0, v000002075b5fc010_0;
E_000002075b597a80 .event/or E_000002075b597a80/0, E_000002075b597a80/1, E_000002075b597a80/2;
S_000002075b5dd1f0 .scope generate, "gen_blk14" "gen_blk14" 2 532, 2 532 0, S_000002075b59ecc0;
 .timescale -9 -9;
S_000002075b5dd380 .scope generate, "gen_blk15" "gen_blk15" 2 576, 2 576 0, S_000002075b59ecc0;
 .timescale -9 -9;
S_000002075b5dd510 .scope generate, "gen_blk16_else" "gen_blk16_else" 2 618, 2 618 0, S_000002075b59ecc0;
 .timescale -9 -9;
E_000002075b5974c0 .event "_ivl_0";
S_000002075b5dd6a0 .scope generate, "gen_blk19_else2" "gen_blk19_else2" 2 752, 2 752 0, S_000002075b59ecc0;
 .timescale -9 -9;
S_000002075b5dd830 .scope generate, "gen_blk1_else" "gen_blk1_else" 2 175, 2 175 0, S_000002075b59ecc0;
 .timescale -9 -9;
L_000002075b585ec0 .functor BUFZ 1, o000002075b5a04d8, C4<0>, C4<0>, C4<0>;
L_000002075b585e50 .functor BUFZ 2, L_000002075b5fd038, C4<00>, C4<00>, C4<00>;
v000002075b59b640_0 .net *"_ivl_8", 1 0, L_000002075b585e50;  1 drivers
L_000002075b5fcd30 .concat [ 1 1 0 0], o000002075b5a04a8, o000002075b5a0598;
L_000002075b5fb070 .part L_000002075b585e50, 1, 1;
L_000002075b5fcdd0 .part L_000002075b585e50, 0, 1;
S_000002075b5dd9c0 .scope generate, "gen_blk20_else" "gen_blk20_else" 2 801, 2 801 0, S_000002075b59ecc0;
 .timescale -9 -9;
S_000002075b5ddb50 .scope generate, "genblk1" "genblk1" 2 889, 2 889 0, S_000002075b5dd9c0;
 .timescale -9 -9;
S_000002075b5ddce0 .scope generate, "gen_blk2_else" "gen_blk2_else" 2 187, 2 187 0, S_000002075b59ecc0;
 .timescale -9 -9;
S_000002075b5dde70 .scope generate, "gen_blk6_else" "gen_blk6_else" 2 214, 2 214 0, S_000002075b5ddce0;
 .timescale -9 -9;
L_000002075b586010 .functor BUFZ 1, o000002075b5a04d8, C4<0>, C4<0>, C4<0>;
S_000002075b5de000 .scope generate, "gen_blk8_else" "gen_blk8_else" 2 227, 2 227 0, S_000002075b5dde70;
 .timescale -9 -9;
L_000002075b5864e0 .functor BUFZ 1, o000002075b5a0418, C4<0>, C4<0>, C4<0>;
L_000002075b586630 .functor BUFZ 8, o000002075b5a0448, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002075b5859f0 .functor BUFZ 8, v000002075b5fc8d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_000002075b5de190 .scope generate, "gen_blk9" "gen_blk9" 2 256, 2 256 0, S_000002075b59ecc0;
 .timescale -9 -9;
L_000002075b585a60 .functor BUFZ 4, L_000002075b646530, C4<0000>, C4<0000>, C4<0000>;
S_000002075b5de320 .scope generate, "gen_blk10_else" "gen_blk10_else" 2 258, 2 258 0, S_000002075b5de190;
 .timescale -9 -9;
E_000002075b597680 .event posedge, v000002075b59bf00_0;
S_000002075b5de4b0 .scope generate, "genblk10" "genblk10" 2 693, 2 693 0, S_000002075b59ecc0;
 .timescale -9 -9;
S_000002075b5de640 .scope generate, "genblk9" "genblk9" 2 686, 2 686 0, S_000002075b59ecc0;
 .timescale -9 -9;
S_000002075b5fa9c0 .scope function.vec4.u32, "log2ceil" "log2ceil" 2 900, 2 900 0, S_000002075b59ecc0;
 .timescale -9 -9;
v000002075b59b6e0_0 .var "i", 31 0;
; Variable log2ceil is vec4 return value of scope S_000002075b5fa9c0
v000002075b59b8c0_0 .var/i "val", 31 0;
TD_altera_avalon_sc_fifo.log2ceil ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002075b59b6e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2ceil (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v000002075b59b6e0_0;
    %load/vec4 v000002075b59b8c0_0;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %retload/vec4 0; Load log2ceil (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2ceil (store_vec4_to_lval)
    %load/vec4 v000002075b59b6e0_0;
    %parti/s 31, 0, 2;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002075b59b6e0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_000002075b5de320;
T_1 ;
    %wait E_000002075b597680;
    %load/vec4 v000002075b5fce70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v000002075b5fb750_0;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000002075b5fc510_0;
    %load/vec4 v000002075b5fc1f0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002075b5fc330, 0, 4;
T_1.0 ;
    %load/vec4 v000002075b5fb430_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002075b5fc330, 4;
    %assign/vec4 v000002075b5fb9d0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000002075b59fe60;
T_2 ;
    %wait E_000002075b597400;
    %load/vec4 v000002075b5fcc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002075b5fc1f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002075b5fcb50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002075b5fc0b0_0;
    %assign/vec4 v000002075b5fc1f0_0, 0;
    %load/vec4 v000002075b5fc010_0;
    %assign/vec4 v000002075b5fcb50_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002075b5dd060;
T_3 ;
    %wait E_000002075b597a80;
    %load/vec4 v000002075b5fbd90_0;
    %store/vec4 v000002075b5fb390_0, 0, 1;
    %load/vec4 v000002075b5fb7f0_0;
    %store/vec4 v000002075b5fc830_0, 0, 1;
    %load/vec4 v000002075b5fb570_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v000002075b5fc290_0;
    %nor/r;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002075b5fb390_0, 0, 1;
    %load/vec4 v000002075b5fb930_0;
    %load/vec4 v000002075b5fc1f0_0;
    %cmp/e;
    %jmp/0xz  T_3.3, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002075b5fc830_0, 0, 1;
T_3.3 ;
T_3.0 ;
    %load/vec4 v000002075b5fc290_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.7, 9;
    %load/vec4 v000002075b5fb570_0;
    %nor/r;
    %and;
T_3.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %load/vec4 v000002075b5fc970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002075b5fc830_0, 0, 1;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v000002075b5fbe30_0;
    %load/vec4 v000002075b5fcb50_0;
    %cmp/e;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002075b5fc830_0, 0, 1;
T_3.10 ;
T_3.9 ;
    %load/vec4 v000002075b5fca10_0;
    %load/vec4 v000002075b5fcb50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_3.14, 4;
    %load/vec4 v000002075b5fc970_0;
    %nor/r;
    %and;
T_3.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002075b5fb390_0, 0, 1;
T_3.12 ;
T_3.5 ;
    %load/vec4 v000002075b5fc290_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.18, 10;
    %load/vec4 v000002075b5fb570_0;
    %and;
T_3.18;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.17, 9;
    %load/vec4 v000002075b5fc970_0;
    %and;
T_3.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %load/vec4 v000002075b5fbe30_0;
    %load/vec4 v000002075b5fc010_0;
    %cmp/e;
    %jmp/0xz  T_3.19, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002075b5fc830_0, 0, 1;
T_3.19 ;
T_3.15 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002075b5dd060;
T_4 ;
    %wait E_000002075b597400;
    %load/vec4 v000002075b5fcc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002075b5fb7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002075b5fbd90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002075b5fc830_0;
    %assign/vec4 v000002075b5fb7f0_0, 0;
    %load/vec4 v000002075b5fb390_0;
    %assign/vec4 v000002075b5fbd90_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002075b5dd1f0;
T_5 ;
    %wait E_000002075b597400;
    %load/vec4 v000002075b5fcc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002075b5fba70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002075b5fb7f0_0;
    %nor/r;
    %load/vec4 v000002075b5fc6f0_0;
    %and;
    %load/vec4 v000002075b5fc970_0;
    %inv;
    %and;
    %assign/vec4 v000002075b5fba70_0, 0;
    %load/vec4 v000002075b5fb570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000002075b5fb930_0;
    %load/vec4 v000002075b5fc1f0_0;
    %cmp/e;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002075b5fba70_0, 0;
T_5.4 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002075b5dd380;
T_6 ;
    %wait E_000002075b597400;
    %load/vec4 v000002075b5fcc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002075b5fbc50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002075b5fc8d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002075b5fb890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000002075b5fba70_0;
    %load/vec4 v000002075b5fc6f0_0;
    %and;
    %assign/vec4 v000002075b5fbc50_0, 0;
    %load/vec4 v000002075b5fb9d0_0;
    %assign/vec4 v000002075b5fc8d0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002075b5dd510;
T_7 ;
    %wait E_000002075b5974c0;
    %jmp T_7;
    .thread T_7;
    .scope S_000002075b5dd6a0;
T_8 ;
    %wait E_000002075b597400;
    %load/vec4 v000002075b5fcc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002075b59be60_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002075b59bdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002075b59be60_0, 0;
    %load/vec4 v000002075b59b000_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v000002075b5fb6b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002075b59be60_0, 0;
T_8.4 ;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002075b59ecc0;
T_9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002075b5fbcf0_0, 0, 4;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "altera_avalon_sc_fifo.v";
