# wbgenplus

A **WishBoneÂ³** bus device generator for VHDL, written in Python. Automatically produces VHDL interfaces to WishBone buses, saving manual boilerplate coding time.

---

## ğŸ”§ Features

- Generates **VHDL entity/architecture/package/stub** files for custom WishBoneÂ³ bus peripherals.
- Also generates matching register layouts as C header files for firmware/software use
- Python-basedâ€”no manual VHDL template editing required
- interfaces are described as XML structures
- Ideal for FPGA/ASIC projects using WishBone interconnects

---

## ğŸ› ï¸ Requirements

- Python 3.7+
- No external dependencies (pure Python tool)

---

## ğŸš€ Installation

Clone the repo:
```bash
git clone https://github.com/mkreider/wbgenplus.git
cd wbgenplus
```

Run wbgenplus on the included example XMLs to get started
