MIPS Architecture üíæ
-------

![cpuwithcompletepipeline](https://github.com/edoardottt/images/blob/main/asm-snippets/mips.png)
Ref: https://en.wikipedia.org/wiki/MIPS_architecture

I wrote these files while I was attending the *Computer's Architecture* course held by Professor Sterbini in Sapienza University of Rome.  

Syllabus:

  - Computer Abstractions and Technology
  - Operations of the Computer Hardware
  - Operands of the Computer Hardware
  - Logical Operations
  - Parallelism and Instructions: Synchronization
  - Arithmetic for Computers
  - Parallelism and Computer Arithmetic
  - The Processor Logic Design
  - Pipelining
  - Data Hazards: Forwarding vs. Stalling
  - Control Hazards
  - Exceptions
  - Memory Hierarchy
  - Caches
  - Measuring and Improving Cache Performance
  - Virtual Memory
  - Cache Coherence
  - Storage and Other I/O Topics
  - Disk Storage
  - Flash Storage
  - Connecting Processors, Memory, and I/O Devices
  - Interfacing I/O Devices to the Processor, Memory, and Operating System


Download ‚¨áÔ∏è
-------

```console
git clone https://github.com/edoardottt/asm-snippets
```

Contributing ü§ù
------

If you spot an error just open an [issue](https://github.com/edoardottt/asm-snippets).

License üìù
-------

This repository is [unlicensed](https://github.com/edoardottt/asm-snippets/blob/master/LICENSE).  
[edoardoottavianelli.it](https://www.edoardoottavianelli.it) to contact me.
