<!DOCTYPE html html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
"http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">

<head>
    <title>Verilog documentation</title>

    <link rel="stylesheet" href="https://yarnpkg.com/en/package/normalize.css">

    <!-- see https://github.com/wavedrom/wavedrom -->
    <script src="https://cdnjs.cloudflare.com/ajax/libs/wavedrom/2.6.8/skins/default.js" type="text/javascript"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/wavedrom/2.6.8/wavedrom.min.js" type="text/javascript"></script>

    <link href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.22.0/themes/prism.css" rel="stylesheet" />
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.22.0/components/prism-core.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.22.0/plugins/autoloader/prism-autoloader.min.js"></script>

    <style>
    pre { line-height: 125%; margin: 0; }
td.linenos pre { color: #000000; background-color: #f0f0f0; padding-left: 5px; padding-right: 5px; }
span.linenos { color: #000000; background-color: #f0f0f0; padding-left: 5px; padding-right: 5px; }
td.linenos pre.special { color: #000000; background-color: #ffffc0; padding-left: 5px; padding-right: 5px; }
span.linenos.special { color: #000000; background-color: #ffffc0; padding-left: 5px; padding-right: 5px; }
.codehilite .hll { background-color: #ffffcc }
.codehilite .c { color: #408080; font-style: italic } /* Comment */
.codehilite .err { border: 1px solid #FF0000 } /* Error */
.codehilite .k { color: #008000; font-weight: bold } /* Keyword */
.codehilite .o { color: #666666 } /* Operator */
.codehilite .ch { color: #408080; font-style: italic } /* Comment.Hashbang */
.codehilite .cm { color: #408080; font-style: italic } /* Comment.Multiline */
.codehilite .cp { color: #BC7A00 } /* Comment.Preproc */
.codehilite .cpf { color: #408080; font-style: italic } /* Comment.PreprocFile */
.codehilite .c1 { color: #408080; font-style: italic } /* Comment.Single */
.codehilite .cs { color: #408080; font-style: italic } /* Comment.Special */
.codehilite .gd { color: #A00000 } /* Generic.Deleted */
.codehilite .ge { font-style: italic } /* Generic.Emph */
.codehilite .gr { color: #FF0000 } /* Generic.Error */
.codehilite .gh { color: #000080; font-weight: bold } /* Generic.Heading */
.codehilite .gi { color: #00A000 } /* Generic.Inserted */
.codehilite .go { color: #888888 } /* Generic.Output */
.codehilite .gp { color: #000080; font-weight: bold } /* Generic.Prompt */
.codehilite .gs { font-weight: bold } /* Generic.Strong */
.codehilite .gu { color: #800080; font-weight: bold } /* Generic.Subheading */
.codehilite .gt { color: #0044DD } /* Generic.Traceback */
.codehilite .kc { color: #008000; font-weight: bold } /* Keyword.Constant */
.codehilite .kd { color: #008000; font-weight: bold } /* Keyword.Declaration */
.codehilite .kn { color: #008000; font-weight: bold } /* Keyword.Namespace */
.codehilite .kp { color: #008000 } /* Keyword.Pseudo */
.codehilite .kr { color: #008000; font-weight: bold } /* Keyword.Reserved */
.codehilite .kt { color: #B00040 } /* Keyword.Type */
.codehilite .m { color: #666666 } /* Literal.Number */
.codehilite .s { color: #BA2121 } /* Literal.String */
.codehilite .na { color: #7D9029 } /* Name.Attribute */
.codehilite .nb { color: #008000 } /* Name.Builtin */
.codehilite .nc { color: #0000FF; font-weight: bold } /* Name.Class */
.codehilite .no { color: #880000 } /* Name.Constant */
.codehilite .nd { color: #AA22FF } /* Name.Decorator */
.codehilite .ni { color: #999999; font-weight: bold } /* Name.Entity */
.codehilite .ne { color: #D2413A; font-weight: bold } /* Name.Exception */
.codehilite .nf { color: #0000FF } /* Name.Function */
.codehilite .nl { color: #A0A000 } /* Name.Label */
.codehilite .nn { color: #0000FF; font-weight: bold } /* Name.Namespace */
.codehilite .nt { color: #008000; font-weight: bold } /* Name.Tag */
.codehilite .nv { color: #19177C } /* Name.Variable */
.codehilite .ow { color: #AA22FF; font-weight: bold } /* Operator.Word */
.codehilite .w { color: #bbbbbb } /* Text.Whitespace */
.codehilite .mb { color: #666666 } /* Literal.Number.Bin */
.codehilite .mf { color: #666666 } /* Literal.Number.Float */
.codehilite .mh { color: #666666 } /* Literal.Number.Hex */
.codehilite .mi { color: #666666 } /* Literal.Number.Integer */
.codehilite .mo { color: #666666 } /* Literal.Number.Oct */
.codehilite .sa { color: #BA2121 } /* Literal.String.Affix */
.codehilite .sb { color: #BA2121 } /* Literal.String.Backtick */
.codehilite .sc { color: #BA2121 } /* Literal.String.Char */
.codehilite .dl { color: #BA2121 } /* Literal.String.Delimiter */
.codehilite .sd { color: #BA2121; font-style: italic } /* Literal.String.Doc */
.codehilite .s2 { color: #BA2121 } /* Literal.String.Double */
.codehilite .se { color: #BB6622; font-weight: bold } /* Literal.String.Escape */
.codehilite .sh { color: #BA2121 } /* Literal.String.Heredoc */
.codehilite .si { color: #BB6688; font-weight: bold } /* Literal.String.Interpol */
.codehilite .sx { color: #008000 } /* Literal.String.Other */
.codehilite .sr { color: #BB6688 } /* Literal.String.Regex */
.codehilite .s1 { color: #BA2121 } /* Literal.String.Single */
.codehilite .ss { color: #19177C } /* Literal.String.Symbol */
.codehilite .bp { color: #008000 } /* Name.Builtin.Pseudo */
.codehilite .fm { color: #0000FF } /* Name.Function.Magic */
.codehilite .vc { color: #19177C } /* Name.Variable.Class */
.codehilite .vg { color: #19177C } /* Name.Variable.Global */
.codehilite .vi { color: #19177C } /* Name.Variable.Instance */
.codehilite .vm { color: #19177C } /* Name.Variable.Magic */
.codehilite .il { color: #666666 } /* Literal.Number.Integer.Long */
    </style>

    <style>
p {font-family: Verdana, Geneva, sans-serif;}

 /* The sidebar menu */
.sidenav {
  height: 100%; /* Full-height: remove this if you want "auto" height */
  width: 15rem; /* Set the width of the sidebar */
  position: fixed; /* Fixed Sidebar (stay in place on scroll) */
  z-index: 1; /* Stay on top */
  top: 0; /* Stay at the top */
  left: 0;
  background-color: #f0f0f0;
  overflow-x: hidden; /* Disable horizontal scroll */
  padding-top: 1rem;
}

/* The navigation menu links */
.sidenav a {
  padding: 6px 8px 6px 0.5rem;
  text-decoration: none;
  font-size: 1rem;
  color: black;
  display: block;
}

/* When you mouse over the navigation links, change their color */
.sidenav a:hover {
  color: blue;
  background-color: #e0e0e0;
}

/* Active/current link */
.sidenav a:active {
  color: #e0e0e0;
  background-color: blue;
}

/* Style page content */
.main {
  margin-left: 15rem; /* Same as the width of the sidebar */
  padding: 0px 10px;
}

/* On smaller screens, where height is less than 450px,
 * change the style of the sidebar (less padding and a smaller font size)
 */
@media screen and (max-height: 450px) {
  .sidenav {padding-top: 0.5rem;}
  .sidenav a {font-size: 0.5rem;}
}
</style>
</head>

<body onload="WaveDrom.ProcessAll()">
<div class="sidenav">
    <h3>- gates/builtin</h3>
    <a href="#module_gates/builtin/INV.sv">INV</a>
    <a href="#module_gates/builtin/Inv.sv">Inv</a>
    <a href="#module_gates/builtin/MUX2.sv">MUX2</a>
    <a href="#module_gates/builtin/Mux2.sv">Mux2</a>
    <a href="#module_gates/builtin/NAND2.sv">NAND2</a>
    <a href="#module_gates/builtin/NAnd2.sv">NAnd2</a>
    <h3>- gates/cmos</h3>
    <a href="#module_gates/cmos/AND2.sv">AND2</a>
    <a href="#module_gates/cmos/INV.sv">INV</a>
    <a href="#module_gates/cmos/Inv.sv">Inv</a>
    <a href="#module_gates/cmos/MUX2.sv">MUX2</a>
    <a href="#module_gates/cmos/Mux2.sv">Mux2</a>
    <a href="#module_gates/cmos/NAND2.sv">NAND2</a>
    <a href="#module_gates/cmos/NAnd2.sv">NAnd2</a>
    <a href="#module_gates/cmos/NOR2.sv">NOR2</a>
    <a href="#module_gates/cmos/NOr2.sv">NOr2</a>
    <h3>- gates/generic</h3>
    <a href="#module_gates/generic/AOI22.sv">AOI22</a>
    <a href="#module_gates/generic/Dff.sv">Dff</a>
    <a href="#module_gates/generic/INV.sv">INV</a>
    <a href="#module_gates/generic/MUX2.sv">MUX2</a>
    <a href="#module_gates/generic/MUX4.sv">MUX4</a>
    <a href="#module_gates/generic/Mux2.sv">Mux2</a>
    <a href="#module_gates/generic/Mux4.sv">Mux4</a>
    <a href="#module_gates/generic/NAND2.sv">NAND2</a>
    <h3>- parts</h3>
    <a href="#module_parts/FullAdderAOI.sv">FullAdderAOI</a>
    <a href="#module_parts/RippleCarryAdder.sv">RippleCarryAdder</a>
</div>
<div class="main">
<h3 id="module_gates/builtin/INV.sv">
Module "INV", gates/builtin/INV.sv
</h3>

<h4>Parameters:</h4>
<ul>
    <li>
    WIDTH
    </li>

</ul>

<h4>Ports:</h4>
<ul>
    <li>
    <pre>in       input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>out      output   wire [WIDTH-1:0]</pre>
     out = ~in
    </li>

</ul>

<p>Inverter.</p>
<script type="WaveDrom">
{ assign:[
  ["out",
    ["~", "in"]
  ]
]}
</script>

<p>Wrapper around Inv.</p>
<p>Source code:</p>
<pre><code class="lang-verilog">module INV #(
    parameter WIDTH = 1
)(
    input  wire [WIDTH-1:0] in,
    output wire [WIDTH-1:0] out // out = ~in
);
    Inv#(WIDTH) inv_(.in(in), .out(out));
endmodule</code></pre>


<hr />
<h3 id="module_gates/builtin/Inv.sv">
Module "Inv", gates/builtin/Inv.sv
</h3>

<h4>Parameters:</h4>
<ul>
    <li>
    WIDTH
    </li>

</ul>

<h4>Ports:</h4>
<ul>
    <li>
    <pre>in       input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>out      output   wire [WIDTH-1:0]</pre>
     out = ~in
    </li>

</ul>

<p>Inverter.</p>
<script type="WaveDrom">
{ assign:[
  ["out",
    ["~", "in"]
  ]
]}
</script>
<p>Source code:</p>
<pre><code class="lang-verilog">module Inv #(
    parameter WIDTH = 1
)(
    input  wire [WIDTH-1:0] in,
    output wire [WIDTH-1:0] out // out = ~in
);
    not /*(strength)*/ /*#(2 delays)*/ not_(out, in);

endmodule</code></pre>


<hr />
<h3 id="module_gates/builtin/MUX2.sv">
Module "MUX2", gates/builtin/MUX2.sv
</h3>

<h4>Parameters:</h4>
<ul>
    <li>
    WIDTH
    </li>

</ul>

<h4>Ports:</h4>
<ul>
    <li>
    <pre>in1      input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>in2      input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>sel      input    wire</pre>
    </li>

    <li>
    <pre>out      output   wire [WIDTH-1:0]</pre>
    </li>

</ul>

<p>2:1 Multiplexer</p>
<p>Source code:</p>
<pre><code class="lang-verilog">module MUX2 #(
    parameter WIDTH = 1
)(
    input  wire [WIDTH-1:0]  in1,
    input  wire [WIDTH-1:0]  in2,
    input  wire              sel,
    output wire [WIDTH-1:0]  out
);

    Mux2#(WIDTH) mux2_(.in1(in1), .in2(in2), .sel(sel), .out(out));

endmodule</code></pre>


<hr />
<h3 id="module_gates/builtin/Mux2.sv">
Module "Mux2", gates/builtin/Mux2.sv
</h3>

<h4>Parameters:</h4>
<ul>
    <li>
    WIDTH
    </li>

</ul>

<h4>Ports:</h4>
<ul>
    <li>
    <pre>in1      input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>in2      input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>sel      input    wire</pre>
    </li>

    <li>
    <pre>out      output   wire [WIDTH-1:0]</pre>
    </li>

</ul>

<p>Multiplexer made with NAND</p>
<p>Author: Igor Lesik 2020.</p>
<script type="WaveDrom">
{ assign:[
  ["out",
    ["~&",
      ["~&", "in1", "sel"],
      ["~&", "in2", "~sel"]
    ]
  ]
]}
</script>

<pre> 
                 +------+
                 |      |
 in1 +-----------+ NAND |
                 |      |o+-+    +------+
 sel +-----+-----+      |   |    |      |
           |     |      |   |    |      |
           |     +------+   +----+ NAND |
           |                     |      |o+----+ out
           |     +------+   +----+      |
           |     |      |   |    |      |
           +---+o| NAND |   |    |      |
                 |      |o+-+    +------+
 in2 +-----------+      |
                 |      |
                 +------+
 </pre>
<p>Source code:</p>
<pre><code class="lang-verilog">module Mux2 #(
    parameter WIDTH = 1
)(
    input  wire [WIDTH-1:0]  in1,
    input  wire [WIDTH-1:0]  in2,
    input  wire              sel,
    output wire [WIDTH-1:0]  out
);

    wire [WIDTH-1:0] o1, o2;
    NAND2#(WIDTH) nand1_(.out(o1), .in1(in1), .in2({WIDTH{sel}}));
    NAND2#(WIDTH) nand2_(.out(o2), .in1(in2), .in2({WIDTH{~sel}}));
    NAND2#(WIDTH) nand3_(.out(out), .in1(o1), .in2(o2));

endmodule</code></pre>


<hr />
<h3 id="module_gates/builtin/NAND2.sv">
Module "NAND2", gates/builtin/NAND2.sv
</h3>

<h4>Parameters:</h4>
<ul>
    <li>
    WIDTH
    </li>

</ul>

<h4>Ports:</h4>
<ul>
    <li>
    <pre>in1      input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>in2      input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>out      output   wire [WIDTH-1:0]</pre>
    </li>

</ul>

<p>2-input NAND.</p>
<script type="WaveDrom">
{ assign:[
  ["out",
    ["~&", "in1", "in2"]
  ]
]}
</script>
<p>Source code:</p>
<pre><code class="lang-verilog">module NAND2 #(
    parameter WIDTH = 1
)(
    input  wire [WIDTH-1:0] in1,
    input  wire [WIDTH-1:0] in2,
    output wire [WIDTH-1:0] out
);

    NAnd2#(WIDTH) nand_(.in1(in1), .in2(in2), .out(out));

endmodule</code></pre>


<hr />
<h3 id="module_gates/builtin/NAnd2.sv">
Module "NAnd2", gates/builtin/NAnd2.sv
</h3>

<h4>Parameters:</h4>
<ul>
    <li>
    WIDTH
    </li>

</ul>

<h4>Ports:</h4>
<ul>
    <li>
    <pre>in1      input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>in2      input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>out      output   wire [WIDTH-1:0]</pre>
    </li>

</ul>

<p>2-input NAND.</p>
<script type="WaveDrom">
{ assign:[
  ["out",
    ["~&", "in1", "in2"]
  ]
]}
</script>
<p>Source code:</p>
<pre><code class="lang-verilog">module NAnd2 #(
    parameter WIDTH = 1
)(
    input  wire [WIDTH-1:0] in1,
    input  wire [WIDTH-1:0] in2,
    output wire [WIDTH-1:0] out
);

    nand /*(strength)*/ /*#(3 delays)*/ nand_(out, in1, in2);

endmodule</code></pre>


<hr />
<h3 id="module_gates/cmos/AND2.sv">
Module "AND2", gates/cmos/AND2.sv
</h3>

<h4>Parameters:</h4>
<ul>
</ul>

<h4>Ports:</h4>
<ul>
    <li>
    <pre>in1      input    wire</pre>
    </li>

    <li>
    <pre>in2      input    wire</pre>
    </li>

    <li>
    <pre>out      output   wire</pre>
    </li>

</ul>

<p>2-input AND.</p>
<script type="WaveDrom">
{ assign:[
  ["out",
    ["&", "in1", "in2"]
  ]
]}
</script>
<p>Source code:</p>
<pre><code class="lang-verilog">module AND2 (
    input  wire in1,
    input  wire in2,
    output wire out
);
    wire nand_output;
    NAnd2 nand2_(.in1(in1), .in2(in2), .out(nand_output));
    Inv   inv_  (.in(nand_output), .out(out));

endmodule</code></pre>


<hr />
<h3 id="module_gates/cmos/INV.sv">
Module "INV", gates/cmos/INV.sv
</h3>

<h4>Parameters:</h4>
<ul>
    <li>
    WIDTH
    </li>

</ul>

<h4>Ports:</h4>
<ul>
    <li>
    <pre>in       input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>out      output   wire [WIDTH-1:0]</pre>
     out = ~in
    </li>

</ul>

<p>Inverter.</p>
<script type="WaveDrom">
{ assign:[
  ["out",
    ["~", "in"]
  ]
]}
</script>

<p>Uses Inv.</p>
<p>Source code:</p>
<pre><code class="lang-verilog">module INV #(
    parameter WIDTH = 1
)(
    input  wire [WIDTH-1:0] in,
    output wire [WIDTH-1:0] out // out = ~in
);
    genvar i;
    generate
    for (i = 0; i < WIDTH; i = i + 1) begin
        Inv inv_(.in(in[i]), .out(out[i]));
    end
    endgenerate

endmodule</code></pre>


<hr />
<h3 id="module_gates/cmos/Inv.sv">
Module "Inv", gates/cmos/Inv.sv
</h3>

<h4>Parameters:</h4>
<ul>
</ul>

<h4>Ports:</h4>
<ul>
    <li>
    <pre>in       input    wire</pre>
    </li>

    <li>
    <pre>out      output   wire</pre>
     out = ~in
    </li>

</ul>

<p>CMOS Inverter gate.</p>
<script type="WaveDrom">
{ assign:[
  ["out",
    ["~", "in"]
  ]
]}
</script>

<p>Use Verilog keywords <code>pmos</code> and <code>nmos</code> to define 2 transistors:</p>
<div class="codehilite"><pre><span></span><code> <span class="k">pmos</span> <span class="n">p1</span> <span class="p">(</span><span class="n">out</span><span class="p">,</span> <span class="n">vdd</span><span class="p">,</span> <span class="n">in</span><span class="p">);</span> <span class="c1">// out = HI(vdd) if in is LO</span>
 <span class="k">nmos</span> <span class="n">n1</span> <span class="p">(</span><span class="n">out</span><span class="p">,</span> <span class="n">gnd</span><span class="p">,</span> <span class="n">in</span><span class="p">);</span> <span class="c1">// out = LO(gnd) if in is HI</span>
</code></pre></div>

<p>See book by Yamin Li, Computer principles and design in Verilog HDL.</p>
<pre>
          +-------+-----+ vdd
                  |
              +   |
            + +---+
      +----o| |      p1
      |     + +---+
      |       +   |
      |           |
 +----+           +------+
      |           |
      |       +   |
      |     + +---+
      +-----+ |     n1
            + +---+
              +   |
                  |
                  |
        +---------+----+ gnd
</pre>
<p>Source code:</p>
<pre><code class="lang-verilog">module Inv (
    input  wire in,
    output wire out // out = ~in
);
    supply1 vdd; // logic 1 (power)
    supply0 gnd; // logic 0 (ground)

    // pmos (drain, source, gate);
    pmos p1 (out, vdd, in);

    // nmos (drain, source, gate);
    nmos n1 (out, gnd, in);

endmodule</code></pre>


<hr />
<h3 id="module_gates/cmos/MUX2.sv">
Module "MUX2", gates/cmos/MUX2.sv
</h3>

<h4>Parameters:</h4>
<ul>
    <li>
    WIDTH
    </li>

</ul>

<h4>Ports:</h4>
<ul>
    <li>
    <pre>in1      input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>in2      input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>sel      input    wire</pre>
    </li>

    <li>
    <pre>out      output   wire [WIDTH-1:0]</pre>
    </li>

</ul>

<p>2:1 Multiplexer.</p>
<p>Source code:</p>
<pre><code class="lang-verilog">module MUX2  #(
    parameter WIDTH = 1
)(
    input  wire [WIDTH-1:0] in1,
    input  wire [WIDTH-1:0] in2,
    input  wire             sel,
    output wire [WIDTH-1:0] out
);

    genvar i;
    generate
    for (i = 0; i < WIDTH; i = i + 1) begin
        Mux2 mux2_(.in1(in1[i]), .in2(in2[i]), .sel(sel), .out(out[i]));
    end
    endgenerate

endmodule</code></pre>


<hr />
<h3 id="module_gates/cmos/Mux2.sv">
Module "Mux2", gates/cmos/Mux2.sv
</h3>

<h4>Parameters:</h4>
<ul>
</ul>

<h4>Ports:</h4>
<ul>
    <li>
    <pre>in1      input    wire</pre>
    </li>

    <li>
    <pre>in2      input    wire</pre>
    </li>

    <li>
    <pre>sel      input    wire</pre>
    </li>

    <li>
    <pre>out      output   wire</pre>
    </li>

</ul>

<p>2:1 Multiplexer.</p>
<pre>
   ---------+-------------+------ vdd
            |             |
   in1 +--o| p1  in2 +--o| p3
            |             |      pmos is open when gate 0
            |             |
  ~sel +--o| p2  sel +--o| p4
            |             |
            +-------------+---------INV----->
            |             |
   sel +---| n1 ~sel +--o| n3
            |             |      nmos is open when gate 1
            |             |
   in1 +---| n2  in2 +---| n4
            |             |
            |             |
          --+-------------+------ gnd
</pre>
<p>Source code:</p>
<pre><code class="lang-verilog">module Mux2 (
    input  wire in1,
    input  wire in2,
    input  wire sel,
    output wire out
);

    supply1 vdd;
    supply0 gnd;

    wire nsel;
    INV inv_sel_(.in(sel), .out(nsel));

    wire o;
    INV inv_out_(.in(o), .out(out));

    wire p1_p2, p3_p4, n1_n2, n3_n4;

    // pmos drain source gate
    pmos p1(p1_p2,  vdd,   in1);
    pmos p2(o,    p1_p2,   nsel);

    pmos p3(p3_p4,  vdd,   in2);
    pmos p4(o,    p3_p4,   sel);

    // nmos drain source gate
    nmos n1(o,    n1_n2,   sel);
    nmos n2(n1_n2,  gnd,   in1);

    nmos n3(o,    n3_n4,  nsel);
    nmos n4(n3_n4,  gnd,   in2);

endmodule</code></pre>


<hr />
<h3 id="module_gates/cmos/NAND2.sv">
Module "NAND2", gates/cmos/NAND2.sv
</h3>

<h4>Parameters:</h4>
<ul>
    <li>
    WIDTH
    </li>

</ul>

<h4>Ports:</h4>
<ul>
    <li>
    <pre>in1      input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>in2      input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>out      output   wire [WIDTH-1:0]</pre>
    </li>

</ul>

<p>2-input NAND.</p>
<script type="WaveDrom">
{ assign:[
  ["out",
    ["~&", "in1", "in2"]
  ]
]}
</script>

<p>Uses NAnd2</p>
<p>Source code:</p>
<pre><code class="lang-verilog">module NAND2  #(
    parameter WIDTH = 1
)(
    input  wire [WIDTH-1:0] in1,
    input  wire [WIDTH-1:0] in2,
    output wire [WIDTH-1:0] out
);

    genvar i;
    generate
    for (i = 0; i < WIDTH; i = i + 1) begin
        NAnd2 nand2_(.in1(in1[i]), .in2(in2[i]), .out(out[i]));
    end
    endgenerate

endmodule</code></pre>


<hr />
<h3 id="module_gates/cmos/NAnd2.sv">
Module "NAnd2", gates/cmos/NAnd2.sv
</h3>

<h4>Parameters:</h4>
<ul>
</ul>

<h4>Ports:</h4>
<ul>
    <li>
    <pre>in1      input    wire</pre>
    </li>

    <li>
    <pre>in2      input    wire</pre>
    </li>

    <li>
    <pre>out      output   wire</pre>
    </li>

</ul>

<p>2-input NAND.</p>
<script type="WaveDrom">
{ assign:[
  ["out",
    ["~&", "in1", "in2"]
  ]
]}
</script>

<pre>
   ---------+-------------+------ vdd
            |             |
      +--o| p1      +--o| p2
      |     |       |     |
      |     +-------------+------ out
      |             |     |
 in1 -+-----------------| n1
                    |     |
 in2 ---------------+---| n2
                          |
                  --------+------ gnd
</pre>
<p>Source code:</p>
<pre><code class="lang-verilog">module NAnd2 (
    input  wire in1,
    input  wire in2,
    output wire out
);

    supply1 vdd;
    supply0 gnd;

    wire w_n; // connects 2 nmos transistors

    // pmos drain source gate
    pmos p1(out,  vdd,   in1);
    pmos p2(out,  vdd,   in2);

    // nmos drain source gate
    nmos n1(out,  w_n,   in1);
    nmos n2(w_n,  gnd,   in2);

endmodule</code></pre>


<hr />
<h3 id="module_gates/cmos/NOR2.sv">
Module "NOR2", gates/cmos/NOR2.sv
</h3>

<h4>Parameters:</h4>
<ul>
</ul>

<h4>Ports:</h4>
<ul>
    <li>
    <pre>in1      input    wire</pre>
    </li>

    <li>
    <pre>in2      input    wire</pre>
    </li>

    <li>
    <pre>out      output   wire</pre>
    </li>

</ul>

<p>2-input NOR</p>
<script type="WaveDrom">
{ assign:[
  ["out",
    ["~|", "in1", "in2"]
  ]
]}
</script>

<p>Wrapper around NOr2 </p>
<p>Source code:</p>
<pre><code class="lang-verilog">module NOR2 (
    input  wire in1,
    input  wire in2,
    output wire out
);

    NOr2 nor2_(.in1(in1), .in2(in2), .out(out));

endmodule</code></pre>


<hr />
<h3 id="module_gates/cmos/NOr2.sv">
Module "NOr2", gates/cmos/NOr2.sv
</h3>

<h4>Parameters:</h4>
<ul>
</ul>

<h4>Ports:</h4>
<ul>
    <li>
    <pre>in1      input    wire</pre>
    </li>

    <li>
    <pre>in2      input    wire</pre>
    </li>

    <li>
    <pre>out      output   wire</pre>
    </li>

</ul>

<p>2-input NOR</p>
<script type="WaveDrom">
{ assign:[
  ["out",
    ["~|", "in1", "in2"]
  ]
]}
</script>

<pre> 
             -------------+------ vdd
                          |
 in1 ---+--------------o| p1
        |                 |
 in2 -------------+----o| p2
        |         |       |
        |    +------------+------ out
        |    |    |       |
        +--| n1   +-----| n2
             |            |
          ---+------------+---- gnd
</pre>
<p>Source code:</p>
<pre><code class="lang-verilog">module NOr2 (
    input  wire in1,
    input  wire in2,
    output wire out
);

    supply1 vdd;
    supply0 gnd;

    wire w_p; // connects 2 pmos transistors

    // nmos drain source gate
    pmos n1(out,  gnd,   in1);
    pmos n2(out,  gnd,   in2);

    // pmos drain source gate
    pmos p1(w_p,  vdd,   in1);
    pmos p2(out,  w_p,   in2);

endmodule</code></pre>


<hr />
<h3 id="module_gates/generic/AOI22.sv">
Module "AOI22", gates/generic/AOI22.sv
</h3>

<h4>Parameters:</h4>
<ul>
    <li>
    WIDTH
    </li>

</ul>

<h4>Ports:</h4>
<ul>
    <li>
    <pre>in1      input    wire [WIDTH-1:0]</pre>
     to be AND-ed with in2
    </li>

    <li>
    <pre>in2      input    wire [WIDTH-1:0]</pre>
     to be AND-ed with in1
    </li>

    <li>
    <pre>in3      input    wire [WIDTH-1:0]</pre>
     to be AND-ed with in4
    </li>

    <li>
    <pre>in4      input    wire [WIDTH-1:0]</pre>
     to be AND-ed with in3
    </li>

    <li>
    <pre>out      output   wire [WIDTH-1:0]</pre>
     NOR the results of two ANDs
    </li>

</ul>

<p>Complex gate And-Or-Invertor.</p>
<pre>
 in1 ----------+--\
               AND +----+
 in2 ----------+--/|    |
                   |NOR |o-----
 in3 ----------+--\|    |
               AND +----+
 in4 ----------+--/
</pre>

<script type="WaveDrom">
{ assign:[
  ["out",
    ["~|",
      ["&", "in1", "in2"],
      ["&", "in3", "in4"]
    ]
  ]
]}
</script>
<p>Source code:</p>
<pre><code class="lang-verilog">module AOI22 #(
    parameter WIDTH = 1
)(
    input  wire [WIDTH-1:0] in1, // to be AND-ed with in2
    input  wire [WIDTH-1:0] in2, // to be AND-ed with in1
    input  wire [WIDTH-1:0] in3, // to be AND-ed with in4
    input  wire [WIDTH-1:0] in4, // to be AND-ed with in3
    output wire [WIDTH-1:0] out  // NOR the results of two ANDs
);

    assign out = ~((in1 & in2) | (in3 & in4));

endmodule</code></pre>


<hr />
<h3 id="module_gates/generic/Dff.sv">
Module "Dff", gates/generic/Dff.sv
</h3>

<h4>Parameters:</h4>
<ul>
    <li>
    WIDTH
    </li>

</ul>

<h4>Ports:</h4>
<ul>
    <li>
    <pre>clk      input    wire</pre>
    </li>

    <li>
    <pre>in       input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>out      output   reg [WIDTH-1:0]</pre>
    </li>

</ul>

<p>@file
 @brief     Rising edge triggered D Flip Flop
 @author    Igor Lesik
 @copyright Igor Lesik 2014</p>
<p>Source code:</p>
<pre><code class="lang-verilog">module Dff #(
    parameter WIDTH = 1
)(
    input  wire             clk,
    input  wire [WIDTH-1:0] in,
    output reg  [WIDTH-1:0] out
);
  
always_ff @(posedge clk)
    out[WIDTH-1:0] <= in[WIDTH-1:0];

`ifdef DFF_RANDOMIZE_INITIAL_VALUE
initial begin
    out = $urandom_range(2**WIDTH - 1, 0);
end
`endif

endmodule</code></pre>


<hr />
<h3 id="module_gates/generic/INV.sv">
Module "INV", gates/generic/INV.sv
</h3>

<h4>Parameters:</h4>
<ul>
    <li>
    WIDTH
    </li>

</ul>

<h4>Ports:</h4>
<ul>
    <li>
    <pre>in       input    wire [WIDTH-1:0]</pre>
     to be inverted
    </li>

    <li>
    <pre>out      output   wire [WIDTH-1:0]</pre>
     out is inverted in
    </li>

</ul>

<p>Inverter.</p>
<script type="WaveDrom">
{ assign:[
  ["out",
    ["~", "in"]
  ]
]}
</script>
<p>Source code:</p>
<pre><code class="lang-verilog">module INV #(
    parameter WIDTH = 1
)(
    input  wire [WIDTH-1:0] in,  // to be inverted
    output wire [WIDTH-1:0] out  // out is inverted in
);

    assign out = ~in;

endmodule</code></pre>


<hr />
<h3 id="module_gates/generic/MUX2.sv">
Module "MUX2", gates/generic/MUX2.sv
</h3>

<h4>Parameters:</h4>
<ul>
    <li>
    WIDTH
    </li>

</ul>

<h4>Ports:</h4>
<ul>
    <li>
    <pre>in1      input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>in2      input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>sel      input    wire</pre>
    </li>

    <li>
    <pre>out      output   wire [WIDTH-1:0]</pre>
    </li>

</ul>

<p>2:1 Multiplexer</p>
<p>Source code:</p>
<pre><code class="lang-verilog">module MUX2 #(
    parameter WIDTH = 1
)(
    input  wire [WIDTH-1:0]  in1,
    input  wire [WIDTH-1:0]  in2,
    input  wire              sel,
    output wire [WIDTH-1:0]  out
);

    Mux2#(WIDTH) mux2_(.in1(in1), .in2(in2), .sel(sel), .out(out));

endmodule</code></pre>


<hr />
<h3 id="module_gates/generic/MUX4.sv">
Module "MUX4", gates/generic/MUX4.sv
</h3>

<h4>Parameters:</h4>
<ul>
    <li>
    WIDTH
    </li>

</ul>

<h4>Ports:</h4>
<ul>
    <li>
    <pre>in1      input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>in2      input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>in3      input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>in4      input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>sel      input    wire [1:0]</pre>
    </li>

    <li>
    <pre>out      output   wire [WIDTH-1:0]</pre>
    </li>

</ul>

<p>4:1 Multiplexer</p>
<p>Source code:</p>
<pre><code class="lang-verilog">module MUX4 #(
    parameter WIDTH = 1
)(
    input  wire [WIDTH-1:0]  in1,
    input  wire [WIDTH-1:0]  in2,
    input  wire [WIDTH-1:0]  in3,
    input  wire [WIDTH-1:0]  in4,
    input  wire [1:0]        sel,
    output wire [WIDTH-1:0]  out
);

    Mux4#(WIDTH) mux4_(.in1, .in2, .in3, .in4, .sel, .out);

endmodule</code></pre>


<hr />
<h3 id="module_gates/generic/Mux2.sv">
Module "Mux2", gates/generic/Mux2.sv
</h3>

<h4>Parameters:</h4>
<ul>
    <li>
    WIDTH
    </li>

</ul>

<h4>Ports:</h4>
<ul>
    <li>
    <pre>in1      input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>in2      input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>sel      input    wire</pre>
    </li>

    <li>
    <pre>out      output   wire [WIDTH-1:0]</pre>
    </li>

</ul>

<p>2:1 Multiplexer.</p>
<p>Author: Igor Lesik 2014.</p>
<!--script type="WaveDrom">
{ assign:[
  ["out",
    ["?", "sel", "in1", "in2"]
  ]
]}
</script-->

<pre>
          +-----+
in1 ------| 1   |
          | MUX |--- out   
in2 ------| 0   |
          +--+--+
        sel  |
</pre>
<p>Source code:</p>
<pre><code class="lang-verilog">module Mux2 #(
    parameter WIDTH = 1
)(
    input  wire [WIDTH-1:0]  in1,
    input  wire [WIDTH-1:0]  in2,
    input  wire              sel,
    output wire [WIDTH-1:0]  out
);

    assign out = (sel == 1) ? in1 : in2;

endmodule</code></pre>


<hr />
<h3 id="module_gates/generic/Mux4.sv">
Module "Mux4", gates/generic/Mux4.sv
</h3>

<h4>Parameters:</h4>
<ul>
    <li>
    WIDTH
    </li>

</ul>

<h4>Ports:</h4>
<ul>
    <li>
    <pre>in1      input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>in2      input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>in3      input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>in4      input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>sel      input    wire [1:0]</pre>
    </li>

    <li>
    <pre>out      output   wire [WIDTH-1:0]</pre>
    </li>

</ul>

<p>4:1 Multiplexer
Author: Igor Lesik 2014</p>
<p>Source code:</p>
<pre><code class="lang-verilog">module Mux4 #(
    parameter WIDTH = 1
)(
    input  wire [WIDTH-1:0]  in1,
    input  wire [WIDTH-1:0]  in2,
    input  wire [WIDTH-1:0]  in3,
    input  wire [WIDTH-1:0]  in4,
    input  wire [1:0]        sel,
    output wire [WIDTH-1:0]  out
);

assign out = (sel == 0) ? in1 :
             (sel == 1) ? in2 :
             (sel == 2) ? in3 : in4;
/*
 assign Z =    (~S1 & ~S0 & I0)
              | (~S1 &  S0 & I1)
              | ( S1 & ~S0 & I2)
              | ( S1 &  S0 & I3);*/
endmodule</code></pre>


<hr />
<h3 id="module_gates/generic/NAND2.sv">
Module "NAND2", gates/generic/NAND2.sv
</h3>

<h4>Parameters:</h4>
<ul>
    <li>
    WIDTH
    </li>

</ul>

<h4>Ports:</h4>
<ul>
    <li>
    <pre>in1      input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>in2      input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>out      output   wire [WIDTH-1:0]</pre>
    </li>

</ul>

<p>2-input NAND.</p>
<script type="WaveDrom">
{ assign:[
  ["out",
    ["~&", "in1", "in2"]
  ]
]}
</script>
<p>Source code:</p>
<pre><code class="lang-verilog">module NAND2 #(
    parameter WIDTH = 1
)(
    input  wire [WIDTH-1:0] in1,
    input  wire [WIDTH-1:0] in2,
    output wire [WIDTH-1:0] out
);

    assign out = ~(in1 & in2);

endmodule</code></pre>


<hr />
<h3 id="module_parts/FullAdderAOI.sv">
Module "FullAdderAOI", parts/FullAdderAOI.sv
</h3>

<h4>Parameters:</h4>
<ul>
</ul>

<h4>Ports:</h4>
<ul>
    <li>
    <pre>in1      input    wire</pre>
    </li>

    <li>
    <pre>in2      input    wire</pre>
    </li>

    <li>
    <pre>ci       input    wire</pre>
     carry in
    </li>

    <li>
    <pre>sum      output   wire</pre>
    </li>

    <li>
    <pre>co       output   wire</pre>
     carry out
    </li>

</ul>

<p>Full Adder using And-Or-Invert (AOI) logic.</p>
<p>Author: Igor Lesik 2020.</p>
<p>AOI logic is a technique of using equivalent Boolean logic expressions
to reduce the number of gates required for a particular expression.
This, in turn, reduces capacitance and consequently propagation times.</p>
<p>For this design, AOI logic has been applied to the calculation of the <em>Sum</em> bit:</p>
<p>Sumₖ = Aₖ ⊕ Bₖ ⊕ Cₖ = (Aₖ + Bₖ + Cₖ)~Cₖ₊₁ + AₖBₖCₖ</p>
<p>where Cₖ₊₁ = AₖBₖ + Cₖ(Aₖ + Bₖ)</p>
<p>Instead of using two XOR gates to implement the Sum bit,
the circuit takes advantage of the fact that ~Cₖ₊₁ already computed
and uses fewer gates to calculate the rest of the expression.</p>
<script type="WaveDrom">
{ assign:[
  ["co_n",
    ["~|", ["&",["|","in1","in2"],"ci"], ["&","in1","in2"]]
  ],
  ["co",
    ["~", "co_n"]
  ],
  ["sum_n",
    ["~|", ["&",["|","in1","in2","ci"],"co_n"], ["&","in1","in2","ci"]]
  ],
  ["sum",
    ["~", "sum_n"]
  ]
]}
</script>
<p>Source code:</p>
<pre><code class="lang-verilog">module FullAdderAOI (
    input  wire in1,
    input  wire in2,
    input  wire ci,  // carry in
    output wire sum,
    output wire co   // carry out
);

     wire co_n, sum_n;

     assign co = ~co_n;
     assign sum = ~sum_n;

     AOI22 aoi_co_(.out(co_n), .in1(in1|in2), .in2(ci), .in3(in1), .in4(in2));

     AOI22 aoi_sum_(.out(sum_n), .in1(co_n), .in2(in1|in2|ci), .in3(in1), .in4(in2 & ci));

endmodule</code></pre>


<hr />
<h3 id="module_parts/RippleCarryAdder.sv">
Module "RippleCarryAdder", parts/RippleCarryAdder.sv
</h3>

<h4>Parameters:</h4>
<ul>
    <li>
    WIDTH
    </li>

</ul>

<h4>Ports:</h4>
<ul>
    <li>
    <pre>in1      input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>in2      input    wire [WIDTH-1:0]</pre>
    </li>

    <li>
    <pre>ci       input    wire</pre>
    </li>

    <li>
    <pre>co       output   wire</pre>
    </li>

    <li>
    <pre>sum      output   wire [WIDTH-1:0]</pre>
    </li>

</ul>

<ul>
<li><a href="https://www.computer.org/csdl/pds/api/csdl/proceedings/download-article/12OmNyfvpTj/pdf">Fast Ripple-Carry Adders in Standard-Cell CMOS VLSI</a>
 -<a href="http://web.engr.uky.edu/~elias/projects/10.pdf">CMOS Binary Full Adder, A Survey of Possible Implementations</a></li>
</ul>
<p>Source code:</p>
<pre><code class="lang-verilog">module RippleCarryAdder #(
    parameter WIDTH
)(
    input  wire [WIDTH-1:0] in1,
    input  wire [WIDTH-1:0] in2,
    input  wire             ci,
    output wire             co,
    output wire [WIDTH-1:0] sum
);

    /* verilator lint_off UNOPTFLAT */
    wire [WIDTH:0] carry;
    /* verilator lint_on UNOPTFLAT */
    assign carry[0] = ci;
    assign co = carry[WIDTH];

    genvar i;
    generate
        for (i = 0; i < WIDTH; i++) begin : fa_gen
            FullAdderAOI fa_(
                .in1(in1[i]),
                .in2(in2[i]),
                .ci (carry[i]),
                .sum(sum[i]),
                .co (carry[i+1])
            );
        end
    endgenerate

endmodule</code></pre>


<hr /></div>
</body></html>
