{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1751458861060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Include File Quartus II 64-Bit " "Running Quartus II 64-Bit Create Include File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1751458861060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 02 17:51:00 2025 " "Processing started: Wed Jul 02 17:51:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1751458861060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1751458861060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c TopLevel --generate_inc_file=D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/cpu_fpga.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c TopLevel --generate_inc_file=D:/Academics/Projects/co502/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/cpu_fpga.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1751458861060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC_PLUS_4_MA pc_plus_4_ma cpu.v(61) " "Verilog HDL Declaration information at cpu.v(61): object \"PC_PLUS_4_MA\" differs only in case from object \"pc_plus_4_ma\" in the same scope" {  } { { "cpu.v" "" { Text "d:/academics/projects/co502/e19-co502-rv32im-pipeline-implementation-group1/cpu/cpu.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1751458863215 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "imem.v(21) " "Verilog HDL information at imem.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "./IF_stage/imem/imem.v" "" { Text "d:/academics/projects/co502/e19-co502-rv32im-pipeline-implementation-group1/cpu/IF_stage/imem/imem.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1751458863258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Include File 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Create Include File was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4581 " "Peak virtual memory: 4581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1751458863595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 02 17:51:03 2025 " "Processing ended: Wed Jul 02 17:51:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1751458863595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1751458863595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1751458863595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1751458863595 ""}
