{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685716240978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685716240984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 15:30:40 2023 " "Processing started: Fri Jun 02 15:30:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685716240984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716240984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KeyBoardReader -c KeyBoardReader " "Command: quartus_map --read_settings_files=on --write_settings_files=off KeyBoardReader -c KeyBoardReader" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716240984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685716241639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685716241639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/usbport/usbport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/usbport/usbport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UsbPort-bdf_type " "Found design unit 1: UsbPort-bdf_type" {  } { { "../UsbPort/usbport.vhd" "" { Text "C:/ISEL/LIC/UsbPort/usbport.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255244 ""} { "Info" "ISGN_ENTITY_NAME" "1 UsbPort " "Found entity 1: UsbPort" {  } { { "../UsbPort/usbport.vhd" "" { Text "C:/ISEL/LIC/UsbPort/usbport.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716255244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/outputbuffer/registo4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/outputbuffer/registo4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registo4-logic " "Found design unit 1: Registo4-logic" {  } { { "../OutputBuffer/Registo4.vhd" "" { Text "C:/ISEL/LIC/OutputBuffer/Registo4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255247 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registo4 " "Found entity 1: Registo4" {  } { { "../OutputBuffer/Registo4.vhd" "" { Text "C:/ISEL/LIC/OutputBuffer/Registo4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716255247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/outputbuffer/outputbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/outputbuffer/outputbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputBuffer-OutputBuffer_arq " "Found design unit 1: OutputBuffer-OutputBuffer_arq" {  } { { "../OutputBuffer/OutputBuffer.vhd" "" { Text "C:/ISEL/LIC/OutputBuffer/OutputBuffer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255251 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputBuffer " "Found entity 1: OutputBuffer" {  } { { "../OutputBuffer/OutputBuffer.vhd" "" { Text "C:/ISEL/LIC/OutputBuffer/OutputBuffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716255251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/outputbuffer/buffercontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/outputbuffer/buffercontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BufferControl-behavioral " "Found design unit 1: BufferControl-behavioral" {  } { { "../OutputBuffer/BufferControl.vhd" "" { Text "C:/ISEL/LIC/OutputBuffer/BufferControl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255255 ""} { "Info" "ISGN_ENTITY_NAME" "1 BufferControl " "Found entity 1: BufferControl" {  } { { "../OutputBuffer/BufferControl.vhd" "" { Text "C:/ISEL/LIC/OutputBuffer/BufferControl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716255255 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../RingBuffer/somador.vhd " "Can't analyze file -- file ../RingBuffer/somador.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1685716255258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/ringbuffercontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/ringbuffercontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RingBufferControl-behavioral " "Found design unit 1: RingBufferControl-behavioral" {  } { { "../RingBuffer/RingBufferControl.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/RingBufferControl.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255262 ""} { "Info" "ISGN_ENTITY_NAME" "1 RingBufferControl " "Found entity 1: RingBufferControl" {  } { { "../RingBuffer/RingBufferControl.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/RingBufferControl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716255262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/ringbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/ringbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ringBuffer-logic " "Found design unit 1: ringBuffer-logic" {  } { { "../RingBuffer/RingBuffer.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/RingBuffer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255265 ""} { "Info" "ISGN_ENTITY_NAME" "1 ringBuffer " "Found entity 1: ringBuffer" {  } { { "../RingBuffer/RingBuffer.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/RingBuffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716255265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/registo3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/registo3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registo3-logic " "Found design unit 1: Registo3-logic" {  } { { "../RingBuffer/Registo3.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Registo3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255268 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registo3 " "Found entity 1: Registo3" {  } { { "../RingBuffer/Registo3.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Registo3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716255268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behavioral " "Found design unit 1: RAM-behavioral" {  } { { "../RingBuffer/Ram.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Ram.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255272 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RingBuffer/Ram.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Ram.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716255272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-arq_mux21 " "Found design unit 1: mux21-arq_mux21" {  } { { "../RingBuffer/mux21.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/mux21.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255275 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "../RingBuffer/mux21.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/mux21.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716255275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/memoryadresscontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/memoryadresscontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoryAdressControl-arq_memoryAdressControl " "Found design unit 1: memoryAdressControl-arq_memoryAdressControl" {  } { { "../RingBuffer/memoryAdressControl.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/memoryAdressControl.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255278 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoryAdressControl " "Found entity 1: memoryAdressControl" {  } { { "../RingBuffer/memoryAdressControl.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/memoryAdressControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716255278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HA-logic " "Found design unit 1: HA-logic" {  } { { "../RingBuffer/HA.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/HA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255281 ""} { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "../RingBuffer/HA.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/HA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716255281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-logic " "Found design unit 1: FA-logic" {  } { { "../RingBuffer/FA.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/FA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255285 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "../RingBuffer/FA.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/FA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716255285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador-logic " "Found design unit 1: Contador-logic" {  } { { "../RingBuffer/Contador.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Contador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255288 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "../RingBuffer/Contador.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Contador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716255288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/addsub3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/addsub3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddSub3-logic " "Found design unit 1: AddSub3-logic" {  } { { "../RingBuffer/AddSub3.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/AddSub3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255291 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddSub3 " "Found entity 1: AddSub3" {  } { { "../RingBuffer/AddSub3.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/AddSub3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716255291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/adder3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/adder3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder3-logic " "Found design unit 1: Adder3-logic" {  } { { "../RingBuffer/Adder3.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Adder3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255294 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder3 " "Found entity 1: Adder3" {  } { { "../RingBuffer/Adder3.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Adder3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716255294 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux41 ../KeyScan/Mux41.vhd " "Entity \"Mux41\" obtained from \"../KeyScan/Mux41.vhd\" instead of from Quartus Prime megafunction library" {  } { { "../KeyScan/Mux41.vhd" "" { Text "C:/ISEL/LIC/KeyScan/Mux41.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1685716255297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/keyscan/mux41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/keyscan/mux41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux41-logic " "Found design unit 1: Mux41-logic" {  } { { "../KeyScan/Mux41.vhd" "" { Text "C:/ISEL/LIC/KeyScan/Mux41.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255298 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux41 " "Found entity 1: Mux41" {  } { { "../KeyScan/Mux41.vhd" "" { Text "C:/ISEL/LIC/KeyScan/Mux41.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716255298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/keyscan/keyscan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/keyscan/keyscan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyScan-logic " "Found design unit 1: KeyScan-logic" {  } { { "../KeyScan/KeyScan.vhd" "" { Text "C:/ISEL/LIC/KeyScan/KeyScan.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255301 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyScan " "Found entity 1: KeyScan" {  } { { "../KeyScan/KeyScan.vhd" "" { Text "C:/ISEL/LIC/KeyScan/KeyScan.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716255301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/keyscan/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/keyscan/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-logicFunction " "Found design unit 1: FFD-logicFunction" {  } { { "../KeyScan/FFD.vhd" "" { Text "C:/ISEL/LIC/KeyScan/FFD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255304 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "../KeyScan/FFD.vhd" "" { Text "C:/ISEL/LIC/KeyScan/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716255304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/keyscan/dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/keyscan/dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEC-arq_DEC " "Found design unit 1: DEC-arq_DEC" {  } { { "../KeyScan/DEC.vhd" "" { Text "C:/ISEL/LIC/KeyScan/DEC.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255307 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEC " "Found entity 1: DEC" {  } { { "../KeyScan/DEC.vhd" "" { Text "C:/ISEL/LIC/KeyScan/DEC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716255307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/keyscan/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/keyscan/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-logic " "Found design unit 1: Counter-logic" {  } { { "../KeyScan/Counter.vhd" "" { Text "C:/ISEL/LIC/KeyScan/Counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255310 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../KeyScan/Counter.vhd" "" { Text "C:/ISEL/LIC/KeyScan/Counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716255310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/keycontrol/keycontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/keycontrol/keycontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyControl-behavioral " "Found design unit 1: KeyControl-behavioral" {  } { { "../KeyControl/KeyControl.vhd" "" { Text "C:/ISEL/LIC/KeyControl/KeyControl.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255314 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyControl " "Found entity 1: KeyControl" {  } { { "../KeyControl/KeyControl.vhd" "" { Text "C:/ISEL/LIC/KeyControl/KeyControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716255314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/keydecoder/keydecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/keydecoder/keydecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyDecoder-logic " "Found design unit 1: KeyDecoder-logic" {  } { { "../KeyDecoder/KeyDecoder.vhd" "" { Text "C:/ISEL/LIC/KeyDecoder/KeyDecoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255318 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyDecoder " "Found entity 1: KeyDecoder" {  } { { "../KeyDecoder/KeyDecoder.vhd" "" { Text "C:/ISEL/LIC/KeyDecoder/KeyDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716255318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLKDIV-bhv " "Found design unit 1: CLKDIV-bhv" {  } { { "CLKDIV.vhd" "" { Text "C:/ISEL/LIC/KeyBoardReader/CLKDIV.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255321 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLKDIV " "Found entity 1: CLKDIV" {  } { { "CLKDIV.vhd" "" { Text "C:/ISEL/LIC/KeyBoardReader/CLKDIV.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716255321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardreader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboardreader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyBoardReader-logic " "Found design unit 1: KeyBoardReader-logic" {  } { { "KeyBoardReader.vhd" "" { Text "C:/ISEL/LIC/KeyBoardReader/KeyBoardReader.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255325 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyBoardReader " "Found entity 1: KeyBoardReader" {  } { { "KeyBoardReader.vhd" "" { Text "C:/ISEL/LIC/KeyBoardReader/KeyBoardReader.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716255325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardreader_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboardreader_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyBoardReader_tb-KeyBoardReader_tb_arch " "Found design unit 1: KeyBoardReader_tb-KeyBoardReader_tb_arch" {  } { { "KeyBoardReader_tb.vhd" "" { Text "C:/ISEL/LIC/KeyBoardReader/KeyBoardReader_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255329 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyBoardReader_tb " "Found entity 1: KeyBoardReader_tb" {  } { { "KeyBoardReader_tb.vhd" "" { Text "C:/ISEL/LIC/KeyBoardReader/KeyBoardReader_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716255329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716255329 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "KeyBoardReader " "Elaborating entity \"KeyBoardReader\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685716255437 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sout\[7..6\] KeyBoardReader.vhd(82) " "Using initial value X (don't care) for net \"sout\[7..6\]\" at KeyBoardReader.vhd(82)" {  } { { "KeyBoardReader.vhd" "" { Text "C:/ISEL/LIC/KeyBoardReader/KeyBoardReader.vhd" 82 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716255441 "|KeyBoardReader"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sout\[4\] KeyBoardReader.vhd(82) " "Using initial value X (don't care) for net \"sout\[4\]\" at KeyBoardReader.vhd(82)" {  } { { "KeyBoardReader.vhd" "" { Text "C:/ISEL/LIC/KeyBoardReader/KeyBoardReader.vhd" 82 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716255441 "|KeyBoardReader"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UsbPort UsbPort:Uusbport " "Elaborating entity \"UsbPort\" for hierarchy \"UsbPort:Uusbport\"" {  } { { "KeyBoardReader.vhd" "Uusbport" { Text "C:/ISEL/LIC/KeyBoardReader/KeyBoardReader.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716255459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\"" {  } { { "../UsbPort/usbport.vhd" "b2v_inst" { Text "C:/ISEL/LIC/UsbPort/usbport.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716255494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst " "Elaborated megafunction instantiation \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\"" {  } { { "../UsbPort/usbport.vhd" "" { Text "C:/ISEL/LIC/UsbPort/usbport.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716255507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst " "Instantiated megafunction \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type sld_virtual_jtag " "Parameter \"lpm_type\" = \"sld_virtual_jtag\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685716255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685716255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685716255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 8 " "Parameter \"sld_ir_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685716255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action UNUSED " "Parameter \"sld_sim_action\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685716255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685716255507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685716255507 ""}  } { { "../UsbPort/usbport.vhd" "" { Text "C:/ISEL/LIC/UsbPort/usbport.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685716255507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716255537 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst " "Elaborated megafunction instantiation \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "../UsbPort/usbport.vhd" "" { Text "C:/ISEL/LIC/UsbPort/usbport.vhd" 80 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716255550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716255553 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst " "Elaborated megafunction instantiation \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "../UsbPort/usbport.vhd" "" { Text "C:/ISEL/LIC/UsbPort/usbport.vhd" 80 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716255567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716255699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716255874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyDecoder KeyDecoder:UKeyDecoder " "Elaborating entity \"KeyDecoder\" for hierarchy \"KeyDecoder:UKeyDecoder\"" {  } { { "KeyBoardReader.vhd" "UKeyDecoder" { Text "C:/ISEL/LIC/KeyBoardReader/KeyBoardReader.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716255941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyScan KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan " "Elaborating entity \"KeyScan\" for hierarchy \"KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\"" {  } { { "../KeyDecoder/KeyDecoder.vhd" "UKeyScan" { Text "C:/ISEL/LIC/KeyDecoder/KeyDecoder.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716255954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|Counter:UCounter " "Elaborating entity \"Counter\" for hierarchy \"KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|Counter:UCounter\"" {  } { { "../KeyScan/KeyScan.vhd" "UCounter" { Text "C:/ISEL/LIC/KeyScan/KeyScan.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716255968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|Counter:UCounter\|FFD:FF0 " "Elaborating entity \"FFD\" for hierarchy \"KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|Counter:UCounter\|FFD:FF0\"" {  } { { "../KeyScan/Counter.vhd" "FF0" { Text "C:/ISEL/LIC/KeyScan/Counter.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716255985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|DEC:UDEC " "Elaborating entity \"DEC\" for hierarchy \"KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|DEC:UDEC\"" {  } { { "../KeyScan/KeyScan.vhd" "UDEC" { Text "C:/ISEL/LIC/KeyScan/KeyScan.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716256006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux41 KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|Mux41:UMux " "Elaborating entity \"Mux41\" for hierarchy \"KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|Mux41:UMux\"" {  } { { "../KeyScan/KeyScan.vhd" "UMux" { Text "C:/ISEL/LIC/KeyScan/KeyScan.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716256020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyControl KeyDecoder:UKeyDecoder\|KeyControl:UKeyControl " "Elaborating entity \"KeyControl\" for hierarchy \"KeyDecoder:UKeyDecoder\|KeyControl:UKeyControl\"" {  } { { "../KeyDecoder/KeyDecoder.vhd" "UKeyControl" { Text "C:/ISEL/LIC/KeyDecoder/KeyDecoder.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716256034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ringBuffer ringBuffer:URingBuffer " "Elaborating entity \"ringBuffer\" for hierarchy \"ringBuffer:URingBuffer\"" {  } { { "KeyBoardReader.vhd" "URingBuffer" { Text "C:/ISEL/LIC/KeyBoardReader/KeyBoardReader.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716256048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RingBufferControl ringBuffer:URingBuffer\|RingBufferControl:URingBufferControl " "Elaborating entity \"RingBufferControl\" for hierarchy \"ringBuffer:URingBuffer\|RingBufferControl:URingBufferControl\"" {  } { { "../RingBuffer/RingBuffer.vhd" "URingBufferControl" { Text "C:/ISEL/LIC/RingBuffer/RingBuffer.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716256064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryAdressControl ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl " "Elaborating entity \"memoryAdressControl\" for hierarchy \"ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\"" {  } { { "../RingBuffer/RingBuffer.vhd" "UmemoryAdressControl" { Text "C:/ISEL/LIC/RingBuffer/RingBuffer.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716256082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registo3 ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|Registo3:URegisto3 " "Elaborating entity \"Registo3\" for hierarchy \"ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|Registo3:URegisto3\"" {  } { { "../RingBuffer/memoryAdressControl.vhd" "URegisto3" { Text "C:/ISEL/LIC/RingBuffer/memoryAdressControl.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716256097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub3 ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|AddSub3:UAddSub3 " "Elaborating entity \"AddSub3\" for hierarchy \"ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|AddSub3:UAddSub3\"" {  } { { "../RingBuffer/memoryAdressControl.vhd" "UAddSub3" { Text "C:/ISEL/LIC/RingBuffer/memoryAdressControl.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716256115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder3 ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|AddSub3:UAddSub3\|Adder3:UAdder3 " "Elaborating entity \"Adder3\" for hierarchy \"ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|AddSub3:UAddSub3\|Adder3:UAdder3\"" {  } { { "../RingBuffer/AddSub3.vhd" "UAdder3" { Text "C:/ISEL/LIC/RingBuffer/AddSub3.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716256127 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CO Adder3.vhd(10) " "VHDL Signal Declaration warning at Adder3.vhd(10): used implicit default value for signal \"CO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../RingBuffer/Adder3.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Adder3.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685716256127 "|KeyBoardReader|ringBuffer:URingBuffer|memoryAdressControl:UmemoryAdressControl|AddSub3:UAddSub3|Adder3:UAdder3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|AddSub3:UAddSub3\|Adder3:UAdder3\|FA:FA0 " "Elaborating entity \"FA\" for hierarchy \"ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|AddSub3:UAddSub3\|Adder3:UAdder3\|FA:FA0\"" {  } { { "../RingBuffer/Adder3.vhd" "FA0" { Text "C:/ISEL/LIC/RingBuffer/Adder3.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716256140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|AddSub3:UAddSub3\|Adder3:UAdder3\|FA:FA0\|HA:HA0 " "Elaborating entity \"HA\" for hierarchy \"ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|AddSub3:UAddSub3\|Adder3:UAdder3\|FA:FA0\|HA:HA0\"" {  } { { "../RingBuffer/FA.vhd" "HA0" { Text "C:/ISEL/LIC/RingBuffer/FA.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716256152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|Contador:UIDXGET " "Elaborating entity \"Contador\" for hierarchy \"ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|Contador:UIDXGET\"" {  } { { "../RingBuffer/memoryAdressControl.vhd" "UIDXGET" { Text "C:/ISEL/LIC/RingBuffer/memoryAdressControl.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716256181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|mux21:Umux21 " "Elaborating entity \"mux21\" for hierarchy \"ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|mux21:Umux21\"" {  } { { "../RingBuffer/memoryAdressControl.vhd" "Umux21" { Text "C:/ISEL/LIC/RingBuffer/memoryAdressControl.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716256200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM ringBuffer:URingBuffer\|RAM:Uram " "Elaborating entity \"RAM\" for hierarchy \"ringBuffer:URingBuffer\|RAM:Uram\"" {  } { { "../RingBuffer/RingBuffer.vhd" "Uram" { Text "C:/ISEL/LIC/RingBuffer/RingBuffer.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716256212 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram Ram.vhd(43) " "VHDL Process Statement warning at Ram.vhd(43): signal \"ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RingBuffer/Ram.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Ram.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685716256212 "|KeyBoardReader|ringBuffer:URingBuffer|RAM:Uram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din Ram.vhd(46) " "VHDL Process Statement warning at Ram.vhd(46): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RingBuffer/Ram.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Ram.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685716256213 "|KeyBoardReader|ringBuffer:URingBuffer|RAM:Uram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputBuffer OutputBuffer:UOutputBuffer " "Elaborating entity \"OutputBuffer\" for hierarchy \"OutputBuffer:UOutputBuffer\"" {  } { { "KeyBoardReader.vhd" "UOutputBuffer" { Text "C:/ISEL/LIC/KeyBoardReader/KeyBoardReader.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716256224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferControl OutputBuffer:UOutputBuffer\|BufferControl:UBufferControl " "Elaborating entity \"BufferControl\" for hierarchy \"OutputBuffer:UOutputBuffer\|BufferControl:UBufferControl\"" {  } { { "../OutputBuffer/OutputBuffer.vhd" "UBufferControl" { Text "C:/ISEL/LIC/OutputBuffer/OutputBuffer.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716256235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registo4 OutputBuffer:UOutputBuffer\|Registo4:UOutputRegister " "Elaborating entity \"Registo4\" for hierarchy \"OutputBuffer:UOutputBuffer\|Registo4:UOutputRegister\"" {  } { { "../OutputBuffer/OutputBuffer.vhd" "UOutputRegister" { Text "C:/ISEL/LIC/OutputBuffer/OutputBuffer.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716256250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDIV CLKDIV:UCLKDIV " "Elaborating entity \"CLKDIV\" for hierarchy \"CLKDIV:UCLKDIV\"" {  } { { "KeyBoardReader.vhd" "UCLKDIV" { Text "C:/ISEL/LIC/KeyBoardReader/KeyBoardReader.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716256275 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1685716256616 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.06.02.15:31:02 Progress: Loading sld064e097f/alt_sld_fab_wrapper_hw.tcl " "2023.06.02.15:31:02 Progress: Loading sld064e097f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716262394 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716266028 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716266234 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716270002 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716270146 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716270296 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716270486 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716270494 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716270496 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1685716271234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld064e097f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld064e097f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld064e097f/alt_sld_fab.v" "" { Text "C:/ISEL/LIC/KeyBoardReader/db/ip/sld064e097f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716271578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716271578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld064e097f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld064e097f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld064e097f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/ISEL/LIC/KeyBoardReader/db/ip/sld064e097f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716271703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716271703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld064e097f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld064e097f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld064e097f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/ISEL/LIC/KeyBoardReader/db/ip/sld064e097f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716271708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716271708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld064e097f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld064e097f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld064e097f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/ISEL/LIC/KeyBoardReader/db/ip/sld064e097f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716271795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716271795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld064e097f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld064e097f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld064e097f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/ISEL/LIC/KeyBoardReader/db/ip/sld064e097f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716271919 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld064e097f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/ISEL/LIC/KeyBoardReader/db/ip/sld064e097f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716271919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716271919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld064e097f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld064e097f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld064e097f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/ISEL/LIC/KeyBoardReader/db/ip/sld064e097f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716272006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716272006 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1685716273929 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716274232 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685716274776 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685716276026 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716276026 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "331 " "Implemented 331 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685716276146 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685716276146 ""} { "Info" "ICUT_CUT_TM_LCELLS" "307 " "Implemented 307 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685716276146 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685716276146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685716276183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 15:31:16 2023 " "Processing ended: Fri Jun 02 15:31:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685716276183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685716276183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685716276183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716276183 ""}
