##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for myADC_SEQ_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. myADC_SEQ_IntClock:R)
		5.3::Critical Path Report for (myADC_SEQ_IntClock:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (myADC_SEQ_IntClock:R vs. myADC_SEQ_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK                   | Frequency: 135.50 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                       | N/A                    | Target: 0.10 MHz   | 
Clock: CyIMO                       | N/A                    | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                   | N/A                    | Target: 24.00 MHz  | 
Clock: myADC_SEQ_IntClock          | Frequency: 35.06 MHz   | Target: 1.60 MHz   | 
Clock: myADC_SEQ_IntClock(routed)  | N/A                    | Target: 1.60 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK           CyBUS_CLK           41666.7          34306       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           myADC_SEQ_IntClock  41666.7          34306       N/A              N/A         N/A              N/A         N/A              N/A         
myADC_SEQ_IntClock  CyBUS_CLK           41666.7          34287       N/A              N/A         N/A              N/A         N/A              N/A         
myADC_SEQ_IntClock  myADC_SEQ_IntClock  625000           596474      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name  Clock to Out  Clock Name:Phase  
---------  ------------  ----------------  


-------------------------3.3::Pad to Pad
----------------------------------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 135.50 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_173/q
Path End       : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34287p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_173/clock_0                                            macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_173/q                                    macrocell74   1250   1250  34287  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell75   2620   3870  34287  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell75         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for myADC_SEQ_IntClock
************************************************
Clock: myADC_SEQ_IntClock
Frequency: 35.06 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 596474p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25016
-------------------------------------   ----- 
End-of-path arrival time (ps)           25016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell11   9117  25016  596474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0             macrocell11         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34306p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell75   1250   1250  34306  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell75   2600   3850  34306  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell75         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. myADC_SEQ_IntClock:R)
********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_173/main_0
Capture Clock  : Net_173/clock_0
Path slack     : 34306p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#15 vs. myADC_SEQ_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell75   1250   1250  34306  RISE       1
Net_173/main_0                          macrocell74   2601   3851  34306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_173/clock_0                                            macrocell74         0      0  RISE       1


5.3::Critical Path Report for (myADC_SEQ_IntClock:R vs. CyBUS_CLK:R)
********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_173/q
Path End       : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34287p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_173/clock_0                                            macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_173/q                                    macrocell74   1250   1250  34287  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell75   2620   3870  34287  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell75         0      0  RISE       1


5.4::Critical Path Report for (myADC_SEQ_IntClock:R vs. myADC_SEQ_IntClock:R)
*****************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 596474p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25016
-------------------------------------   ----- 
End-of-path arrival time (ps)           25016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell11   9117  25016  596474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0             macrocell11         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_173/q
Path End       : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34287p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_173/clock_0                                            macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_173/q                                    macrocell74   1250   1250  34287  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell75   2620   3870  34287  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell75         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_173/main_0
Capture Clock  : Net_173/clock_0
Path slack     : 34306p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#15 vs. myADC_SEQ_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell75   1250   1250  34306  RISE       1
Net_173/main_0                          macrocell74   2601   3851  34306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_173/clock_0                                            macrocell74         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \myADC_SEQ:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \myADC_SEQ:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34306p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#15 vs. myADC_SEQ_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell75   1250   1250  34306  RISE       1
\myADC_SEQ:bSAR_SEQ:nrq_reg\/main_0     macrocell76   2601   3851  34306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:nrq_reg\/clock_0                       macrocell76         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34306p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell75   1250   1250  34306  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell75   2600   3850  34306  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell75         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:Sync:genblk1[0]:INST\/out
Path End       : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34819p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3338
-------------------------------------   ---- 
End-of-path arrival time (ps)           3338
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:Sync:genblk1[0]:INST\/clock                      synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\myADC_SEQ:Sync:genblk1[0]:INST\/out         synccell      1020   1020  34819  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell75   2318   3338  34819  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell75         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 596474p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25016
-------------------------------------   ----- 
End-of-path arrival time (ps)           25016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell11   9117  25016  596474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0             macrocell11         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 596474p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25016
-------------------------------------   ----- 
End-of-path arrival time (ps)           25016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell18   9117  25016  596474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/clock_0             macrocell18         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 596479p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25011
-------------------------------------   ----- 
End-of-path arrival time (ps)           25011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell29   9113  25011  596479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/clock_0            macrocell29         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 596479p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25011
-------------------------------------   ----- 
End-of-path arrival time (ps)           25011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell37   9113  25011  596479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/clock_0            macrocell37         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 596479p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25011
-------------------------------------   ----- 
End-of-path arrival time (ps)           25011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell73   9113  25011  596479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/clock_0            macrocell73         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 596488p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25002
-------------------------------------   ----- 
End-of-path arrival time (ps)           25002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell46   9103  25002  596488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/clock_0            macrocell46         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 597317p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24173
-------------------------------------   ----- 
End-of-path arrival time (ps)           24173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell19   8274  24173  597317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/clock_0             macrocell19         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 597317p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24173
-------------------------------------   ----- 
End-of-path arrival time (ps)           24173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell22   8274  24173  597317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/clock_0            macrocell22         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 597317p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24173
-------------------------------------   ----- 
End-of-path arrival time (ps)           24173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell40   8274  24173  597317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/clock_0            macrocell40         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 597317p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24173
-------------------------------------   ----- 
End-of-path arrival time (ps)           24173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell54   8274  24173  597317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/clock_0            macrocell54         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 597529p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23961
-------------------------------------   ----- 
End-of-path arrival time (ps)           23961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell16   8062  23961  597529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0             macrocell16         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 597529p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23961
-------------------------------------   ----- 
End-of-path arrival time (ps)           23961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell41   8062  23961  597529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/clock_0            macrocell41         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 597529p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23961
-------------------------------------   ----- 
End-of-path arrival time (ps)           23961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell72   8062  23961  597529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/clock_0            macrocell72         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 597530p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23960
-------------------------------------   ----- 
End-of-path arrival time (ps)           23960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell32   8061  23960  597530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/clock_0            macrocell32         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 597530p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23960
-------------------------------------   ----- 
End-of-path arrival time (ps)           23960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell50   8061  23960  597530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/clock_0            macrocell50         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 597530p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23960
-------------------------------------   ----- 
End-of-path arrival time (ps)           23960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell60   8061  23960  597530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/clock_0            macrocell60         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 597530p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23960
-------------------------------------   ----- 
End-of-path arrival time (ps)           23960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell63   8061  23960  597530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/clock_0            macrocell63         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 598178p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23312
-------------------------------------   ----- 
End-of-path arrival time (ps)           23312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell13   7413  23312  598178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/clock_0             macrocell13         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 598178p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23312
-------------------------------------   ----- 
End-of-path arrival time (ps)           23312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell20   7413  23312  598178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/clock_0            macrocell20         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 598178p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23312
-------------------------------------   ----- 
End-of-path arrival time (ps)           23312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell23   7413  23312  598178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/clock_0            macrocell23         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 598178p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23312
-------------------------------------   ----- 
End-of-path arrival time (ps)           23312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell45   7413  23312  598178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/clock_0            macrocell45         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 598183p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23307
-------------------------------------   ----- 
End-of-path arrival time (ps)           23307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell30   7408  23307  598183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/clock_0            macrocell30         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 598183p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23307
-------------------------------------   ----- 
End-of-path arrival time (ps)           23307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell53   7408  23307  598183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/clock_0            macrocell53         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 598183p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23307
-------------------------------------   ----- 
End-of-path arrival time (ps)           23307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell59   7408  23307  598183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/clock_0            macrocell59         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 598193p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23297
-------------------------------------   ----- 
End-of-path arrival time (ps)           23297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell10   7399  23297  598193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/clock_0             macrocell10         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 598193p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23297
-------------------------------------   ----- 
End-of-path arrival time (ps)           23297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell35   7399  23297  598193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/clock_0            macrocell35         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 598193p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23297
-------------------------------------   ----- 
End-of-path arrival time (ps)           23297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell51   7399  23297  598193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/clock_0            macrocell51         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 598193p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23297
-------------------------------------   ----- 
End-of-path arrival time (ps)           23297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell71   7399  23297  598193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/clock_0            macrocell71         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 598589p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22901
-------------------------------------   ----- 
End-of-path arrival time (ps)           22901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell31   7002  22901  598589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/clock_0            macrocell31         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 598589p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22901
-------------------------------------   ----- 
End-of-path arrival time (ps)           22901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell64   7002  22901  598589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/clock_0            macrocell64         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 598589p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22901
-------------------------------------   ----- 
End-of-path arrival time (ps)           22901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell65   7002  22901  598589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/clock_0            macrocell65         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 598594p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22896
-------------------------------------   ----- 
End-of-path arrival time (ps)           22896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell12   6997  22896  598594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/clock_0             macrocell12         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 598594p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22896
-------------------------------------   ----- 
End-of-path arrival time (ps)           22896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell33   6997  22896  598594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/clock_0            macrocell33         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 598594p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22896
-------------------------------------   ----- 
End-of-path arrival time (ps)           22896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell55   6997  22896  598594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/clock_0            macrocell55         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 599039p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22451
-------------------------------------   ----- 
End-of-path arrival time (ps)           22451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell14   6553  22451  599039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/clock_0             macrocell14         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 599039p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22451
-------------------------------------   ----- 
End-of-path arrival time (ps)           22451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell42   6553  22451  599039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/clock_0            macrocell42         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 599039p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22451
-------------------------------------   ----- 
End-of-path arrival time (ps)           22451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell69   6553  22451  599039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/clock_0            macrocell69         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 599322p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22168
-------------------------------------   ----- 
End-of-path arrival time (ps)           22168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell38   6269  22168  599322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/clock_0            macrocell38         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 599322p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22168
-------------------------------------   ----- 
End-of-path arrival time (ps)           22168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell56   6269  22168  599322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/clock_0            macrocell56         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 599322p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22168
-------------------------------------   ----- 
End-of-path arrival time (ps)           22168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell61   6269  22168  599322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/clock_0            macrocell61         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 599322p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22168
-------------------------------------   ----- 
End-of-path arrival time (ps)           22168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell66   6269  22168  599322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/clock_0            macrocell66         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 599702p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21788
-------------------------------------   ----- 
End-of-path arrival time (ps)           21788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell34   5889  21788  599702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/clock_0            macrocell34         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 599702p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21788
-------------------------------------   ----- 
End-of-path arrival time (ps)           21788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell52   5889  21788  599702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/clock_0            macrocell52         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 599854p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21636
-------------------------------------   ----- 
End-of-path arrival time (ps)           21636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell26   5737  21636  599854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/clock_0            macrocell26         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 599854p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21636
-------------------------------------   ----- 
End-of-path arrival time (ps)           21636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell47   5737  21636  599854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/clock_0            macrocell47         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 599854p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21636
-------------------------------------   ----- 
End-of-path arrival time (ps)           21636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell49   5737  21636  599854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/clock_0            macrocell49         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 599854p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21636
-------------------------------------   ----- 
End-of-path arrival time (ps)           21636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell57   5737  21636  599854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/clock_0            macrocell57         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 600245p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21245
-------------------------------------   ----- 
End-of-path arrival time (ps)           21245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell17   5346  21245  600245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/clock_0             macrocell17         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 600245p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21245
-------------------------------------   ----- 
End-of-path arrival time (ps)           21245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell24   5346  21245  600245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/clock_0            macrocell24         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 600245p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21245
-------------------------------------   ----- 
End-of-path arrival time (ps)           21245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell70   5346  21245  600245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/clock_0            macrocell70         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 601077p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20413
-------------------------------------   ----- 
End-of-path arrival time (ps)           20413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell15   4514  20413  601077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/clock_0             macrocell15         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 601077p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20413
-------------------------------------   ----- 
End-of-path arrival time (ps)           20413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell43   4514  20413  601077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/clock_0            macrocell43         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 601077p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20413
-------------------------------------   ----- 
End-of-path arrival time (ps)           20413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell68   4514  20413  601077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/clock_0            macrocell68         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 601537p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19953
-------------------------------------   ----- 
End-of-path arrival time (ps)           19953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell39   4054  19953  601537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/clock_0            macrocell39         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 601537p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19953
-------------------------------------   ----- 
End-of-path arrival time (ps)           19953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell58   4054  19953  601537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/clock_0            macrocell58         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 601537p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19953
-------------------------------------   ----- 
End-of-path arrival time (ps)           19953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell25   4054  19953  601537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/clock_0            macrocell25         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 601537p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19953
-------------------------------------   ----- 
End-of-path arrival time (ps)           19953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell27   4054  19953  601537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/clock_0            macrocell27         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 601537p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19953
-------------------------------------   ----- 
End-of-path arrival time (ps)           19953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell28   4054  19953  601537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/clock_0            macrocell28         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 601537p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19953
-------------------------------------   ----- 
End-of-path arrival time (ps)           19953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell36   4054  19953  601537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/clock_0            macrocell36         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 601573p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19917
-------------------------------------   ----- 
End-of-path arrival time (ps)           19917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell48   4019  19917  601573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/clock_0            macrocell48         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 601573p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19917
-------------------------------------   ----- 
End-of-path arrival time (ps)           19917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell62   4019  19917  601573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/clock_0            macrocell62         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 601573p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19917
-------------------------------------   ----- 
End-of-path arrival time (ps)           19917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell67   4019  19917  601573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/clock_0            macrocell67         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 601576p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19914
-------------------------------------   ----- 
End-of-path arrival time (ps)           19914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell21   4015  19914  601576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/clock_0            macrocell21         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 601576p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19914
-------------------------------------   ----- 
End-of-path arrival time (ps)           19914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q              macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    5662   6912  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  10262  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2287  12549  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  15899  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell44   4015  19914  601576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/clock_0            macrocell44         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 608460p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13030
-------------------------------------   ----- 
End-of-path arrival time (ps)           13030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell46  11780  13030  608460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/clock_0            macrocell46         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 608872p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12618
-------------------------------------   ----- 
End-of-path arrival time (ps)           12618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell46  11368  12618  608872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/clock_0            macrocell46         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 608983p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12507
-------------------------------------   ----- 
End-of-path arrival time (ps)           12507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q        macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell19  11257  12507  608983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/clock_0             macrocell19         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 608983p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12507
-------------------------------------   ----- 
End-of-path arrival time (ps)           12507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell22  11257  12507  608983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/clock_0            macrocell22         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 608983p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12507
-------------------------------------   ----- 
End-of-path arrival time (ps)           12507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell40  11257  12507  608983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/clock_0            macrocell40         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 608983p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12507
-------------------------------------   ----- 
End-of-path arrival time (ps)           12507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell54  11257  12507  608983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/clock_0            macrocell54         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 609395p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12095
-------------------------------------   ----- 
End-of-path arrival time (ps)           12095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell29  10845  12095  609395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/clock_0            macrocell29         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609395p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12095
-------------------------------------   ----- 
End-of-path arrival time (ps)           12095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell37  10845  12095  609395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/clock_0            macrocell37         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 609395p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12095
-------------------------------------   ----- 
End-of-path arrival time (ps)           12095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell73  10845  12095  609395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/clock_0            macrocell73         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 609396p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12094
-------------------------------------   ----- 
End-of-path arrival time (ps)           12094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell11  10844  12094  609396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0             macrocell11         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 609396p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12094
-------------------------------------   ----- 
End-of-path arrival time (ps)           12094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell18  10844  12094  609396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/clock_0             macrocell18         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 609403p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12087
-------------------------------------   ----- 
End-of-path arrival time (ps)           12087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q        macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell11  10837  12087  609403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0             macrocell11         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 609403p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12087
-------------------------------------   ----- 
End-of-path arrival time (ps)           12087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q        macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell18  10837  12087  609403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/clock_0             macrocell18         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 609780p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11710
-------------------------------------   ----- 
End-of-path arrival time (ps)           11710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell19  10460  11710  609780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/clock_0             macrocell19         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 609780p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11710
-------------------------------------   ----- 
End-of-path arrival time (ps)           11710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell22  10460  11710  609780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/clock_0            macrocell22         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 609780p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11710
-------------------------------------   ----- 
End-of-path arrival time (ps)           11710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell40  10460  11710  609780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/clock_0            macrocell40         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 609780p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11710
-------------------------------------   ----- 
End-of-path arrival time (ps)           11710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell54  10460  11710  609780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/clock_0            macrocell54         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 609803p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11687
-------------------------------------   ----- 
End-of-path arrival time (ps)           11687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell29  10437  11687  609803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/clock_0            macrocell29         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609803p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11687
-------------------------------------   ----- 
End-of-path arrival time (ps)           11687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell37  10437  11687  609803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/clock_0            macrocell37         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 609803p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11687
-------------------------------------   ----- 
End-of-path arrival time (ps)           11687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell73  10437  11687  609803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/clock_0            macrocell73         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 609824p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11666
-------------------------------------   ----- 
End-of-path arrival time (ps)           11666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell26  10416  11666  609824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/clock_0            macrocell26         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 609824p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11666
-------------------------------------   ----- 
End-of-path arrival time (ps)           11666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell47  10416  11666  609824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/clock_0            macrocell47         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609824p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11666
-------------------------------------   ----- 
End-of-path arrival time (ps)           11666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell49  10416  11666  609824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/clock_0            macrocell49         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 609824p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11666
-------------------------------------   ----- 
End-of-path arrival time (ps)           11666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell57  10416  11666  609824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/clock_0            macrocell57         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610306p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11184
-------------------------------------   ----- 
End-of-path arrival time (ps)           11184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell31   9934  11184  610306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/clock_0            macrocell31         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610306p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11184
-------------------------------------   ----- 
End-of-path arrival time (ps)           11184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell64   9934  11184  610306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/clock_0            macrocell64         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 610306p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11184
-------------------------------------   ----- 
End-of-path arrival time (ps)           11184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell65   9934  11184  610306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/clock_0            macrocell65         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610386p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11104
-------------------------------------   ----- 
End-of-path arrival time (ps)           11104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell38   9854  11104  610386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/clock_0            macrocell38         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 610386p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11104
-------------------------------------   ----- 
End-of-path arrival time (ps)           11104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell56   9854  11104  610386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/clock_0            macrocell56         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 610386p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11104
-------------------------------------   ----- 
End-of-path arrival time (ps)           11104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell61   9854  11104  610386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/clock_0            macrocell61         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 610386p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11104
-------------------------------------   ----- 
End-of-path arrival time (ps)           11104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell66   9854  11104  610386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/clock_0            macrocell66         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 610771p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10719
-------------------------------------   ----- 
End-of-path arrival time (ps)           10719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q        macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell12   9469  10719  610771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/clock_0             macrocell12         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 610771p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10719
-------------------------------------   ----- 
End-of-path arrival time (ps)           10719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell33   9469  10719  610771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/clock_0            macrocell33         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 610771p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10719
-------------------------------------   ----- 
End-of-path arrival time (ps)           10719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell55   9469  10719  610771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/clock_0            macrocell55         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610772p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10718
-------------------------------------   ----- 
End-of-path arrival time (ps)           10718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell31   9468  10718  610772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/clock_0            macrocell31         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610772p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10718
-------------------------------------   ----- 
End-of-path arrival time (ps)           10718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell64   9468  10718  610772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/clock_0            macrocell64         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 610772p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10718
-------------------------------------   ----- 
End-of-path arrival time (ps)           10718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell65   9468  10718  610772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/clock_0            macrocell65         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:CtrlReg\/control_1
Path End       : \myADC_SEQ:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \myADC_SEQ:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 610857p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -4060
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10083
-------------------------------------   ----- 
End-of-path arrival time (ps)           10083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:CtrlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\myADC_SEQ:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  610857  RISE       1
\myADC_SEQ:bSAR_SEQ:cnt_enable\/main_1      macrocell3     2636   3846  610857  RISE       1
\myADC_SEQ:bSAR_SEQ:cnt_enable\/q           macrocell3     3350   7196  610857  RISE       1
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/enable  count7cell     2887  10083  610857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 610867p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10623
-------------------------------------   ----- 
End-of-path arrival time (ps)           10623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q        macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell12   9373  10623  610867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/clock_0             macrocell12         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 610867p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10623
-------------------------------------   ----- 
End-of-path arrival time (ps)           10623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell33   9373  10623  610867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/clock_0            macrocell33         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 610867p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10623
-------------------------------------   ----- 
End-of-path arrival time (ps)           10623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell55   9373  10623  610867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/clock_0            macrocell55         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611118p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10372
-------------------------------------   ----- 
End-of-path arrival time (ps)           10372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell30   9122  10372  611118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/clock_0            macrocell30         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611118p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10372
-------------------------------------   ----- 
End-of-path arrival time (ps)           10372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell53   9122  10372  611118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/clock_0            macrocell53         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611118p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10372
-------------------------------------   ----- 
End-of-path arrival time (ps)           10372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell59   9122  10372  611118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/clock_0            macrocell59         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 611122p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10368
-------------------------------------   ----- 
End-of-path arrival time (ps)           10368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q        macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell10   9118  10368  611122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/clock_0             macrocell10         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 611122p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10368
-------------------------------------   ----- 
End-of-path arrival time (ps)           10368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell35   9118  10368  611122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/clock_0            macrocell35         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611122p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10368
-------------------------------------   ----- 
End-of-path arrival time (ps)           10368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell51   9118  10368  611122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/clock_0            macrocell51         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611122p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10368
-------------------------------------   ----- 
End-of-path arrival time (ps)           10368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell71   9118  10368  611122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/clock_0            macrocell71         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 611122p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10368
-------------------------------------   ----- 
End-of-path arrival time (ps)           10368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q        macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell14   9118  10368  611122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/clock_0             macrocell14         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611122p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10368
-------------------------------------   ----- 
End-of-path arrival time (ps)           10368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell42   9118  10368  611122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/clock_0            macrocell42         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 611122p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10368
-------------------------------------   ----- 
End-of-path arrival time (ps)           10368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell69   9118  10368  611122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/clock_0            macrocell69         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 611136p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10354
-------------------------------------   ----- 
End-of-path arrival time (ps)           10354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q        macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell13   9104  10354  611136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/clock_0             macrocell13         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 611136p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10354
-------------------------------------   ----- 
End-of-path arrival time (ps)           10354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell20   9104  10354  611136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/clock_0            macrocell20         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611136p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10354
-------------------------------------   ----- 
End-of-path arrival time (ps)           10354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell23   9104  10354  611136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/clock_0            macrocell23         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 611136p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10354
-------------------------------------   ----- 
End-of-path arrival time (ps)           10354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell45   9104  10354  611136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/clock_0            macrocell45         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611141p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10349
-------------------------------------   ----- 
End-of-path arrival time (ps)           10349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell30   9099  10349  611141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/clock_0            macrocell30         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611141p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10349
-------------------------------------   ----- 
End-of-path arrival time (ps)           10349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell53   9099  10349  611141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/clock_0            macrocell53         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611141p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10349
-------------------------------------   ----- 
End-of-path arrival time (ps)           10349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell59   9099  10349  611141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/clock_0            macrocell59         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 611312p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10178
-------------------------------------   ----- 
End-of-path arrival time (ps)           10178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell38   8928  10178  611312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/clock_0            macrocell38         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 611312p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10178
-------------------------------------   ----- 
End-of-path arrival time (ps)           10178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell56   8928  10178  611312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/clock_0            macrocell56         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 611312p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10178
-------------------------------------   ----- 
End-of-path arrival time (ps)           10178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell61   8928  10178  611312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/clock_0            macrocell61         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 611312p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10178
-------------------------------------   ----- 
End-of-path arrival time (ps)           10178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell66   8928  10178  611312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/clock_0            macrocell66         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 611315p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10175
-------------------------------------   ----- 
End-of-path arrival time (ps)           10175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell26   8925  10175  611315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/clock_0            macrocell26         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611315p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10175
-------------------------------------   ----- 
End-of-path arrival time (ps)           10175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell47   8925  10175  611315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/clock_0            macrocell47         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611315p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10175
-------------------------------------   ----- 
End-of-path arrival time (ps)           10175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell49   8925  10175  611315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/clock_0            macrocell49         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 611315p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10175
-------------------------------------   ----- 
End-of-path arrival time (ps)           10175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell57   8925  10175  611315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/clock_0            macrocell57         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 611503p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9987
-------------------------------------   ---- 
End-of-path arrival time (ps)           9987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell26   8737   9987  611503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/clock_0            macrocell26         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611503p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9987
-------------------------------------   ---- 
End-of-path arrival time (ps)           9987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell47   8737   9987  611503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/clock_0            macrocell47         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611503p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9987
-------------------------------------   ---- 
End-of-path arrival time (ps)           9987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell49   8737   9987  611503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/clock_0            macrocell49         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 611503p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9987
-------------------------------------   ---- 
End-of-path arrival time (ps)           9987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell57   8737   9987  611503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/clock_0            macrocell57         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 611511p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9979
-------------------------------------   ---- 
End-of-path arrival time (ps)           9979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell14   8729   9979  611511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/clock_0             macrocell14         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611511p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9979
-------------------------------------   ---- 
End-of-path arrival time (ps)           9979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell42   8729   9979  611511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/clock_0            macrocell42         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 611511p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9979
-------------------------------------   ---- 
End-of-path arrival time (ps)           9979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell69   8729   9979  611511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/clock_0            macrocell69         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 611518p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9972
-------------------------------------   ---- 
End-of-path arrival time (ps)           9972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell10   8722   9972  611518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/clock_0             macrocell10         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 611518p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9972
-------------------------------------   ---- 
End-of-path arrival time (ps)           9972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell35   8722   9972  611518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/clock_0            macrocell35         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611518p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9972
-------------------------------------   ---- 
End-of-path arrival time (ps)           9972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell51   8722   9972  611518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/clock_0            macrocell51         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611518p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9972
-------------------------------------   ---- 
End-of-path arrival time (ps)           9972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell71   8722   9972  611518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/clock_0            macrocell71         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611523p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9967
-------------------------------------   ---- 
End-of-path arrival time (ps)           9967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell30   8717   9967  611523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/clock_0            macrocell30         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611523p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9967
-------------------------------------   ---- 
End-of-path arrival time (ps)           9967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell53   8717   9967  611523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/clock_0            macrocell53         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611523p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9967
-------------------------------------   ---- 
End-of-path arrival time (ps)           9967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell59   8717   9967  611523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/clock_0            macrocell59         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 611535p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9955
-------------------------------------   ---- 
End-of-path arrival time (ps)           9955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell13   8705   9955  611535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/clock_0             macrocell13         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 611535p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9955
-------------------------------------   ---- 
End-of-path arrival time (ps)           9955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell20   8705   9955  611535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/clock_0            macrocell20         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611535p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9955
-------------------------------------   ---- 
End-of-path arrival time (ps)           9955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell23   8705   9955  611535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/clock_0            macrocell23         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 611535p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9955
-------------------------------------   ---- 
End-of-path arrival time (ps)           9955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell45   8705   9955  611535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/clock_0            macrocell45         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 611576p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9914
-------------------------------------   ---- 
End-of-path arrival time (ps)           9914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell48   8664   9914  611576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/clock_0            macrocell48         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 611576p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9914
-------------------------------------   ---- 
End-of-path arrival time (ps)           9914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell62   8664   9914  611576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/clock_0            macrocell62         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611576p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9914
-------------------------------------   ---- 
End-of-path arrival time (ps)           9914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell67   8664   9914  611576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/clock_0            macrocell67         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611899p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9591
-------------------------------------   ---- 
End-of-path arrival time (ps)           9591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell29   8341   9591  611899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/clock_0            macrocell29         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611899p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9591
-------------------------------------   ---- 
End-of-path arrival time (ps)           9591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell37   8341   9591  611899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/clock_0            macrocell37         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 611899p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9591
-------------------------------------   ---- 
End-of-path arrival time (ps)           9591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell73   8341   9591  611899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/clock_0            macrocell73         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 611906p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9584
-------------------------------------   ---- 
End-of-path arrival time (ps)           9584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q        macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell19   8334   9584  611906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/clock_0             macrocell19         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 611906p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9584
-------------------------------------   ---- 
End-of-path arrival time (ps)           9584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell22   8334   9584  611906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/clock_0            macrocell22         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611906p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9584
-------------------------------------   ---- 
End-of-path arrival time (ps)           9584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell40   8334   9584  611906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/clock_0            macrocell40         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 611906p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9584
-------------------------------------   ---- 
End-of-path arrival time (ps)           9584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell54   8334   9584  611906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/clock_0            macrocell54         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 612033p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9457
-------------------------------------   ---- 
End-of-path arrival time (ps)           9457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q        macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell11   8207   9457  612033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0             macrocell11         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 612033p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9457
-------------------------------------   ---- 
End-of-path arrival time (ps)           9457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q        macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell18   8207   9457  612033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/clock_0             macrocell18         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 612051p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9439
-------------------------------------   ---- 
End-of-path arrival time (ps)           9439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell32   8189   9439  612051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/clock_0            macrocell32         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 612051p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9439
-------------------------------------   ---- 
End-of-path arrival time (ps)           9439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell50   8189   9439  612051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/clock_0            macrocell50         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 612051p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9439
-------------------------------------   ---- 
End-of-path arrival time (ps)           9439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell60   8189   9439  612051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/clock_0            macrocell60         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 612051p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9439
-------------------------------------   ---- 
End-of-path arrival time (ps)           9439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell63   8189   9439  612051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/clock_0            macrocell63         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 612053p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9437
-------------------------------------   ---- 
End-of-path arrival time (ps)           9437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell38   8187   9437  612053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/clock_0            macrocell38         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 612053p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9437
-------------------------------------   ---- 
End-of-path arrival time (ps)           9437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell56   8187   9437  612053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/clock_0            macrocell56         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 612053p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9437
-------------------------------------   ---- 
End-of-path arrival time (ps)           9437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell61   8187   9437  612053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/clock_0            macrocell61         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 612053p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9437
-------------------------------------   ---- 
End-of-path arrival time (ps)           9437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell66   8187   9437  612053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/clock_0            macrocell66         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 612137p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9353
-------------------------------------   ---- 
End-of-path arrival time (ps)           9353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell21   8103   9353  612137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/clock_0            macrocell21         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 612137p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9353
-------------------------------------   ---- 
End-of-path arrival time (ps)           9353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell44   8103   9353  612137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/clock_0            macrocell44         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 612310p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9180
-------------------------------------   ---- 
End-of-path arrival time (ps)           9180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q        macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell16   7930   9180  612310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0             macrocell16         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 612310p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9180
-------------------------------------   ---- 
End-of-path arrival time (ps)           9180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell41   7930   9180  612310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/clock_0            macrocell41         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 612310p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9180
-------------------------------------   ---- 
End-of-path arrival time (ps)           9180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell72   7930   9180  612310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/clock_0            macrocell72         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 612435p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9055
-------------------------------------   ---- 
End-of-path arrival time (ps)           9055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell31   7805   9055  612435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/clock_0            macrocell31         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 612435p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9055
-------------------------------------   ---- 
End-of-path arrival time (ps)           9055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell64   7805   9055  612435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/clock_0            macrocell64         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 612435p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9055
-------------------------------------   ---- 
End-of-path arrival time (ps)           9055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell65   7805   9055  612435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/clock_0            macrocell65         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 612436p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9054
-------------------------------------   ---- 
End-of-path arrival time (ps)           9054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q        macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell12   7804   9054  612436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/clock_0             macrocell12         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 612436p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9054
-------------------------------------   ---- 
End-of-path arrival time (ps)           9054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell33   7804   9054  612436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/clock_0            macrocell33         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612436p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9054
-------------------------------------   ---- 
End-of-path arrival time (ps)           9054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell55   7804   9054  612436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/clock_0            macrocell55         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 612516p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8974
-------------------------------------   ---- 
End-of-path arrival time (ps)           8974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q        macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell16   7724   8974  612516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0             macrocell16         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 612516p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8974
-------------------------------------   ---- 
End-of-path arrival time (ps)           8974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell41   7724   8974  612516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/clock_0            macrocell41         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 612516p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8974
-------------------------------------   ---- 
End-of-path arrival time (ps)           8974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell72   7724   8974  612516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/clock_0            macrocell72         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 612521p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8969
-------------------------------------   ---- 
End-of-path arrival time (ps)           8969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell32   7719   8969  612521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/clock_0            macrocell32         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 612521p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8969
-------------------------------------   ---- 
End-of-path arrival time (ps)           8969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell50   7719   8969  612521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/clock_0            macrocell50         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 612521p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8969
-------------------------------------   ---- 
End-of-path arrival time (ps)           8969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell60   7719   8969  612521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/clock_0            macrocell60         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 612521p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8969
-------------------------------------   ---- 
End-of-path arrival time (ps)           8969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell63   7719   8969  612521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/clock_0            macrocell63         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 612561p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8929
-------------------------------------   ---- 
End-of-path arrival time (ps)           8929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell46   7679   8929  612561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/clock_0            macrocell46         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612578p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8912
-------------------------------------   ---- 
End-of-path arrival time (ps)           8912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell25   7662   8912  612578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/clock_0            macrocell25         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 612578p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8912
-------------------------------------   ---- 
End-of-path arrival time (ps)           8912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell27   7662   8912  612578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/clock_0            macrocell27         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 612578p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8912
-------------------------------------   ---- 
End-of-path arrival time (ps)           8912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell28   7662   8912  612578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/clock_0            macrocell28         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 612578p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8912
-------------------------------------   ---- 
End-of-path arrival time (ps)           8912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell36   7662   8912  612578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/clock_0            macrocell36         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 612578p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8912
-------------------------------------   ---- 
End-of-path arrival time (ps)           8912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell39   7662   8912  612578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/clock_0            macrocell39         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 612578p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8912
-------------------------------------   ---- 
End-of-path arrival time (ps)           8912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell58   7662   8912  612578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/clock_0            macrocell58         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 612592p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8898
-------------------------------------   ---- 
End-of-path arrival time (ps)           8898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q        macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell17   7648   8898  612592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/clock_0             macrocell17         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 612592p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8898
-------------------------------------   ---- 
End-of-path arrival time (ps)           8898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell24   7648   8898  612592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/clock_0            macrocell24         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 612592p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8898
-------------------------------------   ---- 
End-of-path arrival time (ps)           8898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell70   7648   8898  612592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/clock_0            macrocell70         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 612598p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8892
-------------------------------------   ---- 
End-of-path arrival time (ps)           8892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell34   7642   8892  612598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/clock_0            macrocell34         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 612598p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8892
-------------------------------------   ---- 
End-of-path arrival time (ps)           8892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell52   7642   8892  612598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/clock_0            macrocell52         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 612612p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8878
-------------------------------------   ---- 
End-of-path arrival time (ps)           8878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell21   7628   8878  612612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/clock_0            macrocell21         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 612612p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8878
-------------------------------------   ---- 
End-of-path arrival time (ps)           8878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell44   7628   8878  612612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/clock_0            macrocell44         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 612670p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8820
-------------------------------------   ---- 
End-of-path arrival time (ps)           8820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell26   7570   8820  612670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/clock_0            macrocell26         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 612670p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8820
-------------------------------------   ---- 
End-of-path arrival time (ps)           8820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell47   7570   8820  612670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/clock_0            macrocell47         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 612670p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8820
-------------------------------------   ---- 
End-of-path arrival time (ps)           8820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell49   7570   8820  612670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/clock_0            macrocell49         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 612670p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8820
-------------------------------------   ---- 
End-of-path arrival time (ps)           8820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell57   7570   8820  612670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/clock_0            macrocell57         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 612672p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8818
-------------------------------------   ---- 
End-of-path arrival time (ps)           8818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell38   7568   8818  612672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/clock_0            macrocell38         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 612672p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8818
-------------------------------------   ---- 
End-of-path arrival time (ps)           8818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell56   7568   8818  612672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/clock_0            macrocell56         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 612672p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8818
-------------------------------------   ---- 
End-of-path arrival time (ps)           8818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell61   7568   8818  612672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/clock_0            macrocell61         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 612672p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8818
-------------------------------------   ---- 
End-of-path arrival time (ps)           8818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell66   7568   8818  612672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/clock_0            macrocell66         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 612818p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8672
-------------------------------------   ---- 
End-of-path arrival time (ps)           8672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell31   7422   8672  612818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/clock_0            macrocell31         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 612818p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8672
-------------------------------------   ---- 
End-of-path arrival time (ps)           8672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell64   7422   8672  612818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/clock_0            macrocell64         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 612818p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8672
-------------------------------------   ---- 
End-of-path arrival time (ps)           8672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell65   7422   8672  612818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/clock_0            macrocell65         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 612887p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8603
-------------------------------------   ---- 
End-of-path arrival time (ps)           8603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q        macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell11   7353   8603  612887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0             macrocell11         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 612887p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8603
-------------------------------------   ---- 
End-of-path arrival time (ps)           8603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q        macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell18   7353   8603  612887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/clock_0             macrocell18         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 612890p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8600
-------------------------------------   ---- 
End-of-path arrival time (ps)           8600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell29   7350   8600  612890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/clock_0            macrocell29         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 612890p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8600
-------------------------------------   ---- 
End-of-path arrival time (ps)           8600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell37   7350   8600  612890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/clock_0            macrocell37         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 612890p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8600
-------------------------------------   ---- 
End-of-path arrival time (ps)           8600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell73   7350   8600  612890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/clock_0            macrocell73         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 612908p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8582
-------------------------------------   ---- 
End-of-path arrival time (ps)           8582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell46   7332   8582  612908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/clock_0            macrocell46         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 612964p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8526
-------------------------------------   ---- 
End-of-path arrival time (ps)           8526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell39   7276   8526  612964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/clock_0            macrocell39         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 612964p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8526
-------------------------------------   ---- 
End-of-path arrival time (ps)           8526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell58   7276   8526  612964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/clock_0            macrocell58         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612971p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8519
-------------------------------------   ---- 
End-of-path arrival time (ps)           8519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell25   7269   8519  612971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/clock_0            macrocell25         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 612971p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8519
-------------------------------------   ---- 
End-of-path arrival time (ps)           8519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell27   7269   8519  612971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/clock_0            macrocell27         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 612971p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8519
-------------------------------------   ---- 
End-of-path arrival time (ps)           8519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell28   7269   8519  612971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/clock_0            macrocell28         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 612971p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8519
-------------------------------------   ---- 
End-of-path arrival time (ps)           8519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell36   7269   8519  612971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/clock_0            macrocell36         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 612975p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8515
-------------------------------------   ---- 
End-of-path arrival time (ps)           8515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell34   7265   8515  612975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/clock_0            macrocell34         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 612975p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8515
-------------------------------------   ---- 
End-of-path arrival time (ps)           8515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell52   7265   8515  612975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/clock_0            macrocell52         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 612988p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8502
-------------------------------------   ---- 
End-of-path arrival time (ps)           8502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell17   7252   8502  612988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/clock_0             macrocell17         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 612988p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8502
-------------------------------------   ---- 
End-of-path arrival time (ps)           8502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell24   7252   8502  612988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/clock_0            macrocell24         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 612988p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8502
-------------------------------------   ---- 
End-of-path arrival time (ps)           8502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell70   7252   8502  612988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/clock_0            macrocell70         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 613038p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8452
-------------------------------------   ---- 
End-of-path arrival time (ps)           8452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell48   7202   8452  613038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/clock_0            macrocell48         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 613038p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8452
-------------------------------------   ---- 
End-of-path arrival time (ps)           8452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell62   7202   8452  613038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/clock_0            macrocell62         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 613038p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8452
-------------------------------------   ---- 
End-of-path arrival time (ps)           8452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell67   7202   8452  613038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/clock_0            macrocell67         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 613180p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8310
-------------------------------------   ---- 
End-of-path arrival time (ps)           8310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell31   7060   8310  613180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/clock_0            macrocell31         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 613180p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8310
-------------------------------------   ---- 
End-of-path arrival time (ps)           8310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell64   7060   8310  613180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/clock_0            macrocell64         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 613180p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8310
-------------------------------------   ---- 
End-of-path arrival time (ps)           8310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell65   7060   8310  613180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/clock_0            macrocell65         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 613183p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8307
-------------------------------------   ---- 
End-of-path arrival time (ps)           8307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q        macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell15   7057   8307  613183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/clock_0             macrocell15         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 613183p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8307
-------------------------------------   ---- 
End-of-path arrival time (ps)           8307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell43   7057   8307  613183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/clock_0            macrocell43         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 613183p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8307
-------------------------------------   ---- 
End-of-path arrival time (ps)           8307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell68   7057   8307  613183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/clock_0            macrocell68         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 613185p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8305
-------------------------------------   ---- 
End-of-path arrival time (ps)           8305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q        macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell12   7055   8305  613185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/clock_0             macrocell12         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 613185p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8305
-------------------------------------   ---- 
End-of-path arrival time (ps)           8305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell33   7055   8305  613185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/clock_0            macrocell33         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 613185p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8305
-------------------------------------   ---- 
End-of-path arrival time (ps)           8305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell55   7055   8305  613185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/clock_0            macrocell55         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 613210p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8280
-------------------------------------   ---- 
End-of-path arrival time (ps)           8280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell38   7030   8280  613210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/clock_0            macrocell38         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 613210p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8280
-------------------------------------   ---- 
End-of-path arrival time (ps)           8280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell56   7030   8280  613210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/clock_0            macrocell56         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 613210p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8280
-------------------------------------   ---- 
End-of-path arrival time (ps)           8280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell61   7030   8280  613210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/clock_0            macrocell61         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 613210p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8280
-------------------------------------   ---- 
End-of-path arrival time (ps)           8280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell66   7030   8280  613210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/clock_0            macrocell66         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 613213p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8277
-------------------------------------   ---- 
End-of-path arrival time (ps)           8277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell26   7027   8277  613213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/clock_0            macrocell26         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 613213p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8277
-------------------------------------   ---- 
End-of-path arrival time (ps)           8277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell47   7027   8277  613213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/clock_0            macrocell47         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 613213p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8277
-------------------------------------   ---- 
End-of-path arrival time (ps)           8277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell49   7027   8277  613213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/clock_0            macrocell49         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 613213p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8277
-------------------------------------   ---- 
End-of-path arrival time (ps)           8277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell57   7027   8277  613213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/clock_0            macrocell57         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 613226p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8264
-------------------------------------   ---- 
End-of-path arrival time (ps)           8264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q        macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell19   7014   8264  613226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/clock_0             macrocell19         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 613226p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8264
-------------------------------------   ---- 
End-of-path arrival time (ps)           8264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell22   7014   8264  613226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/clock_0            macrocell22         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 613226p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8264
-------------------------------------   ---- 
End-of-path arrival time (ps)           8264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell40   7014   8264  613226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/clock_0            macrocell40         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613226p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8264
-------------------------------------   ---- 
End-of-path arrival time (ps)           8264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell54   7014   8264  613226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/clock_0            macrocell54         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 613236p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8254
-------------------------------------   ---- 
End-of-path arrival time (ps)           8254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell48   7004   8254  613236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/clock_0            macrocell48         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 613236p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8254
-------------------------------------   ---- 
End-of-path arrival time (ps)           8254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell62   7004   8254  613236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/clock_0            macrocell62         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 613236p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8254
-------------------------------------   ---- 
End-of-path arrival time (ps)           8254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell67   7004   8254  613236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/clock_0            macrocell67         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 613401p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8089
-------------------------------------   ---- 
End-of-path arrival time (ps)           8089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q        macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell12   6839   8089  613401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/clock_0             macrocell12         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 613401p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8089
-------------------------------------   ---- 
End-of-path arrival time (ps)           8089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell33   6839   8089  613401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/clock_0            macrocell33         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 613401p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8089
-------------------------------------   ---- 
End-of-path arrival time (ps)           8089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell55   6839   8089  613401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/clock_0            macrocell55         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 613708p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7782
-------------------------------------   ---- 
End-of-path arrival time (ps)           7782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q        macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell19   6532   7782  613708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/clock_0             macrocell19         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 613708p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7782
-------------------------------------   ---- 
End-of-path arrival time (ps)           7782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell22   6532   7782  613708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/clock_0            macrocell22         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 613708p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7782
-------------------------------------   ---- 
End-of-path arrival time (ps)           7782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell40   6532   7782  613708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/clock_0            macrocell40         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613708p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7782
-------------------------------------   ---- 
End-of-path arrival time (ps)           7782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell54   6532   7782  613708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/clock_0            macrocell54         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 613753p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7737
-------------------------------------   ---- 
End-of-path arrival time (ps)           7737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q        macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell11   6487   7737  613753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0             macrocell11         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 613753p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7737
-------------------------------------   ---- 
End-of-path arrival time (ps)           7737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q        macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell18   6487   7737  613753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/clock_0             macrocell18         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 613785p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7705
-------------------------------------   ---- 
End-of-path arrival time (ps)           7705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell21   6455   7705  613785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/clock_0            macrocell21         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 613785p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7705
-------------------------------------   ---- 
End-of-path arrival time (ps)           7705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell44   6455   7705  613785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/clock_0            macrocell44         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 614017p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7473
-------------------------------------   ---- 
End-of-path arrival time (ps)           7473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q        macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell15   6223   7473  614017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/clock_0             macrocell15         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 614017p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7473
-------------------------------------   ---- 
End-of-path arrival time (ps)           7473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell43   6223   7473  614017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/clock_0            macrocell43         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614017p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7473
-------------------------------------   ---- 
End-of-path arrival time (ps)           7473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell68   6223   7473  614017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/clock_0            macrocell68         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 614124p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7366
-------------------------------------   ---- 
End-of-path arrival time (ps)           7366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell31   6116   7366  614124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_21\/clock_0            macrocell31         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614124p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7366
-------------------------------------   ---- 
End-of-path arrival time (ps)           7366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell64   6116   7366  614124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_54\/clock_0            macrocell64         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 614124p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7366
-------------------------------------   ---- 
End-of-path arrival time (ps)           7366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell65   6116   7366  614124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_55\/clock_0            macrocell65         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 614125p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7365
-------------------------------------   ---- 
End-of-path arrival time (ps)           7365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell46   6115   7365  614125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/clock_0            macrocell46         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 614132p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7358
-------------------------------------   ---- 
End-of-path arrival time (ps)           7358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell29   6108   7358  614132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/clock_0            macrocell29         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 614132p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7358
-------------------------------------   ---- 
End-of-path arrival time (ps)           7358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell37   6108   7358  614132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/clock_0            macrocell37         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 614132p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7358
-------------------------------------   ---- 
End-of-path arrival time (ps)           7358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell73   6108   7358  614132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/clock_0            macrocell73         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 614167p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7323
-------------------------------------   ---- 
End-of-path arrival time (ps)           7323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q        macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell16   6073   7323  614167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0             macrocell16         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 614167p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7323
-------------------------------------   ---- 
End-of-path arrival time (ps)           7323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell41   6073   7323  614167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/clock_0            macrocell41         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 614167p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7323
-------------------------------------   ---- 
End-of-path arrival time (ps)           7323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell72   6073   7323  614167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/clock_0            macrocell72         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 614169p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7321
-------------------------------------   ---- 
End-of-path arrival time (ps)           7321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell32   6071   7321  614169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/clock_0            macrocell32         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 614169p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7321
-------------------------------------   ---- 
End-of-path arrival time (ps)           7321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell50   6071   7321  614169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/clock_0            macrocell50         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 614169p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7321
-------------------------------------   ---- 
End-of-path arrival time (ps)           7321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell60   6071   7321  614169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/clock_0            macrocell60         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 614169p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7321
-------------------------------------   ---- 
End-of-path arrival time (ps)           7321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell63   6071   7321  614169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/clock_0            macrocell63         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 614248p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7242
-------------------------------------   ---- 
End-of-path arrival time (ps)           7242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q        macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell15   5992   7242  614248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/clock_0             macrocell15         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 614248p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7242
-------------------------------------   ---- 
End-of-path arrival time (ps)           7242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell43   5992   7242  614248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/clock_0            macrocell43         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614248p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7242
-------------------------------------   ---- 
End-of-path arrival time (ps)           7242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell68   5992   7242  614248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/clock_0            macrocell68         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 614403p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7087
-------------------------------------   ---- 
End-of-path arrival time (ps)           7087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell15   5837   7087  614403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/clock_0             macrocell15         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 614403p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7087
-------------------------------------   ---- 
End-of-path arrival time (ps)           7087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell43   5837   7087  614403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/clock_0            macrocell43         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614403p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7087
-------------------------------------   ---- 
End-of-path arrival time (ps)           7087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell68   5837   7087  614403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/clock_0            macrocell68         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 614549p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6941
-------------------------------------   ---- 
End-of-path arrival time (ps)           6941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell25   5691   6941  614549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/clock_0            macrocell25         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 614549p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6941
-------------------------------------   ---- 
End-of-path arrival time (ps)           6941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell27   5691   6941  614549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/clock_0            macrocell27         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 614549p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6941
-------------------------------------   ---- 
End-of-path arrival time (ps)           6941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell28   5691   6941  614549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/clock_0            macrocell28         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 614549p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6941
-------------------------------------   ---- 
End-of-path arrival time (ps)           6941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell36   5691   6941  614549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/clock_0            macrocell36         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 614560p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6930
-------------------------------------   ---- 
End-of-path arrival time (ps)           6930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell34   5680   6930  614560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/clock_0            macrocell34         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 614560p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6930
-------------------------------------   ---- 
End-of-path arrival time (ps)           6930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell52   5680   6930  614560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/clock_0            macrocell52         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 614561p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6929
-------------------------------------   ---- 
End-of-path arrival time (ps)           6929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q        macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell17   5679   6929  614561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/clock_0             macrocell17         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 614561p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6929
-------------------------------------   ---- 
End-of-path arrival time (ps)           6929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell24   5679   6929  614561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/clock_0            macrocell24         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 614561p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6929
-------------------------------------   ---- 
End-of-path arrival time (ps)           6929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell70   5679   6929  614561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/clock_0            macrocell70         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 614585p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6905
-------------------------------------   ---- 
End-of-path arrival time (ps)           6905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q        macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell16   5655   6905  614585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0             macrocell16         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 614585p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6905
-------------------------------------   ---- 
End-of-path arrival time (ps)           6905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell41   5655   6905  614585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/clock_0            macrocell41         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 614585p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6905
-------------------------------------   ---- 
End-of-path arrival time (ps)           6905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell72   5655   6905  614585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/clock_0            macrocell72         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 614586p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6904
-------------------------------------   ---- 
End-of-path arrival time (ps)           6904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell30   5654   6904  614586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/clock_0            macrocell30         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 614586p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6904
-------------------------------------   ---- 
End-of-path arrival time (ps)           6904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell53   5654   6904  614586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/clock_0            macrocell53         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 614586p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6904
-------------------------------------   ---- 
End-of-path arrival time (ps)           6904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell59   5654   6904  614586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/clock_0            macrocell59         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 614589p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6901
-------------------------------------   ---- 
End-of-path arrival time (ps)           6901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q        macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell13   5651   6901  614589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/clock_0             macrocell13         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 614589p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6901
-------------------------------------   ---- 
End-of-path arrival time (ps)           6901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell20   5651   6901  614589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/clock_0            macrocell20         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 614589p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6901
-------------------------------------   ---- 
End-of-path arrival time (ps)           6901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell23   5651   6901  614589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/clock_0            macrocell23         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 614589p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6901
-------------------------------------   ---- 
End-of-path arrival time (ps)           6901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell45   5651   6901  614589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/clock_0            macrocell45         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 614590p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6900
-------------------------------------   ---- 
End-of-path arrival time (ps)           6900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell32   5650   6900  614590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/clock_0            macrocell32         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 614590p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6900
-------------------------------------   ---- 
End-of-path arrival time (ps)           6900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell50   5650   6900  614590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/clock_0            macrocell50         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 614590p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6900
-------------------------------------   ---- 
End-of-path arrival time (ps)           6900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell60   5650   6900  614590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/clock_0            macrocell60         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 614590p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6900
-------------------------------------   ---- 
End-of-path arrival time (ps)           6900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell63   5650   6900  614590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/clock_0            macrocell63         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 614606p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6884
-------------------------------------   ---- 
End-of-path arrival time (ps)           6884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q        macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell10   5634   6884  614606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/clock_0             macrocell10         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 614606p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6884
-------------------------------------   ---- 
End-of-path arrival time (ps)           6884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell35   5634   6884  614606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/clock_0            macrocell35         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 614606p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6884
-------------------------------------   ---- 
End-of-path arrival time (ps)           6884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell51   5634   6884  614606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/clock_0            macrocell51         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 614606p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6884
-------------------------------------   ---- 
End-of-path arrival time (ps)           6884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell71   5634   6884  614606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/clock_0            macrocell71         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 614617p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6873
-------------------------------------   ---- 
End-of-path arrival time (ps)           6873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell48   5623   6873  614617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/clock_0            macrocell48         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 614617p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6873
-------------------------------------   ---- 
End-of-path arrival time (ps)           6873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell62   5623   6873  614617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/clock_0            macrocell62         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 614617p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6873
-------------------------------------   ---- 
End-of-path arrival time (ps)           6873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell67   5623   6873  614617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/clock_0            macrocell67         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 614655p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6835
-------------------------------------   ---- 
End-of-path arrival time (ps)           6835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q        macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell19   5585   6835  614655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_9\/clock_0             macrocell19         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 614655p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6835
-------------------------------------   ---- 
End-of-path arrival time (ps)           6835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell22   5585   6835  614655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_12\/clock_0            macrocell22         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 614655p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6835
-------------------------------------   ---- 
End-of-path arrival time (ps)           6835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell40   5585   6835  614655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_30\/clock_0            macrocell40         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 614655p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6835
-------------------------------------   ---- 
End-of-path arrival time (ps)           6835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell54   5585   6835  614655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_44\/clock_0            macrocell54         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614665p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6825
-------------------------------------   ---- 
End-of-path arrival time (ps)           6825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q        macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell11   5575   6825  614665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_1\/clock_0             macrocell11         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 614665p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6825
-------------------------------------   ---- 
End-of-path arrival time (ps)           6825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q        macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell18   5575   6825  614665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_8\/clock_0             macrocell18         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 614666p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6824
-------------------------------------   ---- 
End-of-path arrival time (ps)           6824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell29   5574   6824  614666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_19\/clock_0            macrocell29         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 614666p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6824
-------------------------------------   ---- 
End-of-path arrival time (ps)           6824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell37   5574   6824  614666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_27\/clock_0            macrocell37         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 614666p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6824
-------------------------------------   ---- 
End-of-path arrival time (ps)           6824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell73   5574   6824  614666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_63\/clock_0            macrocell73         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 614668p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6822
-------------------------------------   ---- 
End-of-path arrival time (ps)           6822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  597902  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell5    4882   6822  614668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 614687p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6803
-------------------------------------   ---- 
End-of-path arrival time (ps)           6803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell12   5553   6803  614687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_2\/clock_0             macrocell12         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 614687p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6803
-------------------------------------   ---- 
End-of-path arrival time (ps)           6803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell33   5553   6803  614687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_23\/clock_0            macrocell33         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 614687p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6803
-------------------------------------   ---- 
End-of-path arrival time (ps)           6803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell55   5553   6803  614687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_45\/clock_0            macrocell55         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 614987p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6503
-------------------------------------   ---- 
End-of-path arrival time (ps)           6503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell46   5253   6503  614987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_36\/clock_0            macrocell46         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:CtrlReg\/control_1
Path End       : \myADC_SEQ:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \myADC_SEQ:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 615037p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -5360
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4603
-------------------------------------   ---- 
End-of-path arrival time (ps)           4603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:CtrlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\myADC_SEQ:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  610857  RISE       1
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/load  count7cell     3393   4603  615037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 615135p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6355
-------------------------------------   ---- 
End-of-path arrival time (ps)           6355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell38   5105   6355  615135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_28\/clock_0            macrocell38         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 615135p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6355
-------------------------------------   ---- 
End-of-path arrival time (ps)           6355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell56   5105   6355  615135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_46\/clock_0            macrocell56         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 615135p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6355
-------------------------------------   ---- 
End-of-path arrival time (ps)           6355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell61   5105   6355  615135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_51\/clock_0            macrocell61         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615135p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6355
-------------------------------------   ---- 
End-of-path arrival time (ps)           6355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell66   5105   6355  615135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_56\/clock_0            macrocell66         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 615138p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6352
-------------------------------------   ---- 
End-of-path arrival time (ps)           6352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell26   5102   6352  615138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_16\/clock_0            macrocell26         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 615138p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6352
-------------------------------------   ---- 
End-of-path arrival time (ps)           6352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell47   5102   6352  615138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_37\/clock_0            macrocell47         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 615138p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6352
-------------------------------------   ---- 
End-of-path arrival time (ps)           6352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell49   5102   6352  615138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_39\/clock_0            macrocell49         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 615138p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6352
-------------------------------------   ---- 
End-of-path arrival time (ps)           6352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell57   5102   6352  615138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_47\/clock_0            macrocell57         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 615435p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6055
-------------------------------------   ---- 
End-of-path arrival time (ps)           6055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q        macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell14   4805   6055  615435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/clock_0             macrocell14         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 615435p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6055
-------------------------------------   ---- 
End-of-path arrival time (ps)           6055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell42   4805   6055  615435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/clock_0            macrocell42         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 615435p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6055
-------------------------------------   ---- 
End-of-path arrival time (ps)           6055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell69   4805   6055  615435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/clock_0            macrocell69         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 615522p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5968
-------------------------------------   ---- 
End-of-path arrival time (ps)           5968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q        macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell14   4718   5968  615522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/clock_0             macrocell14         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 615522p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5968
-------------------------------------   ---- 
End-of-path arrival time (ps)           5968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell42   4718   5968  615522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/clock_0            macrocell42         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 615522p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5968
-------------------------------------   ---- 
End-of-path arrival time (ps)           5968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell69   4718   5968  615522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/clock_0            macrocell69         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 615541p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5949
-------------------------------------   ---- 
End-of-path arrival time (ps)           5949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q        macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell13   4699   5949  615541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/clock_0             macrocell13         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 615541p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5949
-------------------------------------   ---- 
End-of-path arrival time (ps)           5949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell20   4699   5949  615541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/clock_0            macrocell20         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 615541p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5949
-------------------------------------   ---- 
End-of-path arrival time (ps)           5949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell23   4699   5949  615541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/clock_0            macrocell23         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 615541p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5949
-------------------------------------   ---- 
End-of-path arrival time (ps)           5949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell45   4699   5949  615541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/clock_0            macrocell45         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 615567p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5923
-------------------------------------   ---- 
End-of-path arrival time (ps)           5923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q        macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell10   4673   5923  615567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/clock_0             macrocell10         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 615567p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5923
-------------------------------------   ---- 
End-of-path arrival time (ps)           5923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell35   4673   5923  615567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/clock_0            macrocell35         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 615567p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5923
-------------------------------------   ---- 
End-of-path arrival time (ps)           5923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell51   4673   5923  615567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/clock_0            macrocell51         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 615567p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5923
-------------------------------------   ---- 
End-of-path arrival time (ps)           5923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell71   4673   5923  615567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/clock_0            macrocell71         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 615617p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5873
-------------------------------------   ---- 
End-of-path arrival time (ps)           5873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell21   4623   5873  615617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/clock_0            macrocell21         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 615617p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5873
-------------------------------------   ---- 
End-of-path arrival time (ps)           5873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell44   4623   5873  615617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/clock_0            macrocell44         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 615686p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5804
-------------------------------------   ---- 
End-of-path arrival time (ps)           5804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q        macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell14   4554   5804  615686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/clock_0             macrocell14         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 615686p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5804
-------------------------------------   ---- 
End-of-path arrival time (ps)           5804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell42   4554   5804  615686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/clock_0            macrocell42         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 615686p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5804
-------------------------------------   ---- 
End-of-path arrival time (ps)           5804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell69   4554   5804  615686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/clock_0            macrocell69         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 615699p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5791
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q        macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell13   4541   5791  615699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/clock_0             macrocell13         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 615699p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5791
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell20   4541   5791  615699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/clock_0            macrocell20         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 615699p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5791
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell23   4541   5791  615699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/clock_0            macrocell23         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 615699p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5791
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell45   4541   5791  615699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/clock_0            macrocell45         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 615847p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5643
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q        macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell10   4393   5643  615847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/clock_0             macrocell10         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 615847p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5643
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell35   4393   5643  615847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/clock_0            macrocell35         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 615847p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5643
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell51   4393   5643  615847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/clock_0            macrocell51         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 615847p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5643
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell71   4393   5643  615847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/clock_0            macrocell71         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 615858p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5632
-------------------------------------   ---- 
End-of-path arrival time (ps)           5632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell30   4382   5632  615858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/clock_0            macrocell30         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 615858p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5632
-------------------------------------   ---- 
End-of-path arrival time (ps)           5632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell53   4382   5632  615858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/clock_0            macrocell53         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 615858p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5632
-------------------------------------   ---- 
End-of-path arrival time (ps)           5632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell59   4382   5632  615858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/clock_0            macrocell59         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 615876p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5614
-------------------------------------   ---- 
End-of-path arrival time (ps)           5614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q        macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell14   4364   5614  615876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_4\/clock_0             macrocell14         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 615876p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5614
-------------------------------------   ---- 
End-of-path arrival time (ps)           5614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell42   4364   5614  615876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_32\/clock_0            macrocell42         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 615876p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5614
-------------------------------------   ---- 
End-of-path arrival time (ps)           5614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell69   4364   5614  615876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_59\/clock_0            macrocell69         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 615877p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5613
-------------------------------------   ---- 
End-of-path arrival time (ps)           5613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q        macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell10   4363   5613  615877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_0\/clock_0             macrocell10         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 615877p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5613
-------------------------------------   ---- 
End-of-path arrival time (ps)           5613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell35   4363   5613  615877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_25\/clock_0            macrocell35         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 615877p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5613
-------------------------------------   ---- 
End-of-path arrival time (ps)           5613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell51   4363   5613  615877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_41\/clock_0            macrocell51         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 615877p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5613
-------------------------------------   ---- 
End-of-path arrival time (ps)           5613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell71   4363   5613  615877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_61\/clock_0            macrocell71         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 615897p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell30   4343   5593  615897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_20\/clock_0            macrocell30         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 615897p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell53   4343   5593  615897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_43\/clock_0            macrocell53         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 615897p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell59   4343   5593  615897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_49\/clock_0            macrocell59         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 615897p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q        macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell13   4343   5593  615897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_3\/clock_0             macrocell13         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 615897p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell20   4343   5593  615897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_10\/clock_0            macrocell20         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 615897p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell23   4343   5593  615897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_13\/clock_0            macrocell23         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 615897p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell45   4343   5593  615897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_35\/clock_0            macrocell45         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 615900p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5590
-------------------------------------   ---- 
End-of-path arrival time (ps)           5590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q        macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell15   4340   5590  615900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/clock_0             macrocell15         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 615900p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5590
-------------------------------------   ---- 
End-of-path arrival time (ps)           5590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell43   4340   5590  615900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/clock_0            macrocell43         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 615900p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5590
-------------------------------------   ---- 
End-of-path arrival time (ps)           5590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell68   4340   5590  615900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/clock_0            macrocell68         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 615991p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5499
-------------------------------------   ---- 
End-of-path arrival time (ps)           5499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  598799  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell6    3559   5499  615991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 615991p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5499
-------------------------------------   ---- 
End-of-path arrival time (ps)           5499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  598816  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell4    3559   5499  615991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 616069p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5421
-------------------------------------   ---- 
End-of-path arrival time (ps)           5421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  598816  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell7    3481   5421  616069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 616129p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  598771  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell9    3421   5361  616129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 616176p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5314
-------------------------------------   ---- 
End-of-path arrival time (ps)           5314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  598811  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell8    3374   5314  616176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 616244p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5246
-------------------------------------   ---- 
End-of-path arrival time (ps)           5246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q        macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell15   3996   5246  616244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_5\/clock_0             macrocell15         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 616244p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5246
-------------------------------------   ---- 
End-of-path arrival time (ps)           5246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell43   3996   5246  616244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_33\/clock_0            macrocell43         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 616244p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5246
-------------------------------------   ---- 
End-of-path arrival time (ps)           5246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell68   3996   5246  616244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_58\/clock_0            macrocell68         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 616373p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell34   3867   5117  616373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/clock_0            macrocell34         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 616373p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell52   3867   5117  616373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/clock_0            macrocell52         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 616376p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell39   3864   5114  616376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/clock_0            macrocell39         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 616376p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell58   3864   5114  616376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/clock_0            macrocell58         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 616463p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q        macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell16   3777   5027  616463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0             macrocell16         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 616463p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell41   3777   5027  616463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/clock_0            macrocell41         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 616463p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell72   3777   5027  616463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/clock_0            macrocell72         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 616466p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell32   3774   5024  616466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/clock_0            macrocell32         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 616466p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell50   3774   5024  616466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/clock_0            macrocell50         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 616466p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell60   3774   5024  616466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/clock_0            macrocell60         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 616466p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell63   3774   5024  616466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/clock_0            macrocell63         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 616485p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell48   3755   5005  616485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/clock_0            macrocell48         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 616485p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell62   3755   5005  616485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/clock_0            macrocell62         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 616485p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell67   3755   5005  616485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/clock_0            macrocell67         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 616495p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4995
-------------------------------------   ---- 
End-of-path arrival time (ps)           4995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell25   3745   4995  616495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/clock_0            macrocell25         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 616495p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4995
-------------------------------------   ---- 
End-of-path arrival time (ps)           4995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell27   3745   4995  616495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/clock_0            macrocell27         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 616495p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4995
-------------------------------------   ---- 
End-of-path arrival time (ps)           4995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell28   3745   4995  616495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/clock_0            macrocell28         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 616495p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4995
-------------------------------------   ---- 
End-of-path arrival time (ps)           4995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell36   3745   4995  616495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/clock_0            macrocell36         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 616498p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4992
-------------------------------------   ---- 
End-of-path arrival time (ps)           4992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell34   3742   4992  616498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/clock_0            macrocell34         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 616498p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4992
-------------------------------------   ---- 
End-of-path arrival time (ps)           4992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell52   3742   4992  616498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/clock_0            macrocell52         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 616501p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q        macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell17   3739   4989  616501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/clock_0             macrocell17         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 616501p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell24   3739   4989  616501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/clock_0            macrocell24         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 616501p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell70   3739   4989  616501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/clock_0            macrocell70         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 616503p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q        macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell17   3737   4987  616503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/clock_0             macrocell17         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 616503p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell24   3737   4987  616503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/clock_0            macrocell24         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 616503p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  596710  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell70   3737   4987  616503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/clock_0            macrocell70         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 616505p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell25   3735   4985  616505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/clock_0            macrocell25         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 616505p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell27   3735   4985  616505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/clock_0            macrocell27         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 616505p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell28   3735   4985  616505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/clock_0            macrocell28         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 616505p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell36   3735   4985  616505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/clock_0            macrocell36         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 616517p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4973
-------------------------------------   ---- 
End-of-path arrival time (ps)           4973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell21   3723   4973  616517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/clock_0            macrocell21         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 616517p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4973
-------------------------------------   ---- 
End-of-path arrival time (ps)           4973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  596474  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell44   3723   4973  616517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/clock_0            macrocell44         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 616786p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4704
-------------------------------------   ---- 
End-of-path arrival time (ps)           4704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell39   3454   4704  616786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/clock_0            macrocell39         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 616786p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4704
-------------------------------------   ---- 
End-of-path arrival time (ps)           4704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  596648  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell58   3454   4704  616786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/clock_0            macrocell58         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 616847p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell32   3393   4643  616847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_22\/clock_0            macrocell32         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 616847p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell50   3393   4643  616847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_40\/clock_0            macrocell50         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 616847p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell60   3393   4643  616847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_50\/clock_0            macrocell60         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 616847p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell63   3393   4643  616847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_53\/clock_0            macrocell63         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 616850p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell21   3390   4640  616850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_11\/clock_0            macrocell21         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 616850p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell44   3390   4640  616850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_34\/clock_0            macrocell44         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 616852p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell48   3388   4638  616852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_38\/clock_0            macrocell48         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 616852p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell62   3388   4638  616852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_52\/clock_0            macrocell62         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 616852p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell67   3388   4638  616852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_57\/clock_0            macrocell67         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 616976p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell34   3264   4514  616976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_24\/clock_0            macrocell34         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 616976p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell52   3264   4514  616976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_42\/clock_0            macrocell52         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 616981p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q        macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell17   3259   4509  616981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_7\/clock_0             macrocell17         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 616981p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell24   3259   4509  616981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_14\/clock_0            macrocell24         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 616981p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell70   3259   4509  616981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_60\/clock_0            macrocell70         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 616982p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell39   3258   4508  616982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/clock_0            macrocell39         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 616982p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell58   3258   4508  616982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/clock_0            macrocell58         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 616983p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4507
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell25   3257   4507  616983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_15\/clock_0            macrocell25         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 616983p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4507
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell27   3257   4507  616983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_17\/clock_0            macrocell27         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 616983p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4507
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell28   3257   4507  616983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_18\/clock_0            macrocell28         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 616983p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4507
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  597815  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell36   3257   4507  616983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_26\/clock_0            macrocell36         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 617146p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell16   3094   4344  617146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_6\/clock_0             macrocell16         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 617146p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell41   3094   4344  617146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_31\/clock_0            macrocell41         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 617146p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  596865  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell72   3094   4344  617146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_62\/clock_0            macrocell72         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 617941p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell39   2299   3549  617941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_29\/clock_0            macrocell39         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 617941p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  598443  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell58   2299   3549  617941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:AMuxHw_2_Decoder_one_hot_48\/clock_0            macrocell58         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:nrq_reg\/q
Path End       : Net_173/main_1
Capture Clock  : Net_173/clock_0
Path slack     : 617954p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:nrq_reg\/clock_0                       macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\myADC_SEQ:bSAR_SEQ:nrq_reg\/q  macrocell76   1250   1250  617954  RISE       1
Net_173/main_1                  macrocell74   2286   3536  617954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_173/clock_0                                            macrocell74         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_173/clk_en
Capture Clock  : Net_173/clock_0
Path slack     : 618337p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -2100
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:CtrlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\myADC_SEQ:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  618337  RISE       1
Net_173/clk_en                          macrocell74    3353   4563  618337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_173/clock_0                                            macrocell74         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:CtrlReg\/control_0
Path End       : \myADC_SEQ:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \myADC_SEQ:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 618337p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -2100
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:CtrlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\myADC_SEQ:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  618337  RISE       1
\myADC_SEQ:bSAR_SEQ:nrq_reg\/clk_en     macrocell76    3353   4563  618337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:nrq_reg\/clock_0                       macrocell76         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:CtrlReg\/control_0
Path End       : \myADC_SEQ:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \myADC_SEQ:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 618340p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -2100
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:CtrlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\myADC_SEQ:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  618337  RISE       1
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     3350   4560  618340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_173/q
Path End       : \myADC_SEQ:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \myADC_SEQ:bSAR_SEQ:EOCSts\/clock
Path slack     : 619190p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                           -500
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5310
-------------------------------------   ---- 
End-of-path arrival time (ps)           5310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_173/clock_0                                            macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
Net_173/q                             macrocell74   1250   1250  619190  RISE       1
\myADC_SEQ:bSAR_SEQ:EOCSts\/status_0  statuscell1   4060   5310  619190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:EOCSts\/clock                          statuscell1         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \myADC_SEQ:bSAR_SEQ:CtrlReg\/control_0
Path End       : \myADC_SEQ:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \myADC_SEQ:bSAR_SEQ:EOCSts\/clock
Path slack     : 619399p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (myADC_SEQ_IntClock:R#1 vs. myADC_SEQ_IntClock:R#2)   625000
- Setup time                                                          -2100
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3501
-------------------------------------   ---- 
End-of-path arrival time (ps)           3501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:CtrlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\myADC_SEQ:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  618337  RISE       1
\myADC_SEQ:bSAR_SEQ:EOCSts\/clk_en      statuscell1    2291   3501  619399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\myADC_SEQ:bSAR_SEQ:EOCSts\/clock                          statuscell1         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

