(set-logic ALL)
(declare-var n (BitVec 32))
(declare-var x (BitVec 32))
(declare-var y (BitVec 32))
(declare-var n! (BitVec 32))
(declare-var x! (BitVec 32))
(declare-var y! (BitVec 32))
(synth-fun inv-f((parameter0 (BitVec 32))(parameter1 (BitVec 32))(parameter2 (BitVec 32)))Bool) 
(constraint (=> (and (= n (_ bv0 32)) (and (bvuge x (_ bv0 32)) (and (bvuge y (_ bv0 32)) (= x y) ) ) )(inv-f n x y )))
(constraint (=> (and (inv-f n x y ) (or (and (= x n) (and (= n! n) (and (= x! x) (= y! y) ) ) ) (and (not (= x n)) (and (= n! n) (and (= x! (bvsub x (_ bv1 32))) (= y! (bvsub y (_ bv1 32))) ) ) ) ) )(inv-f n! x! y! )))
(constraint (=> (inv-f n x y )(=> (= x n)(= y n))))
(check-synth)

