verilog xil_defaultlib --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../XadcFirTrap_Fifo.gen/sources_1/bd/pynq_bd/ipshared/ec67/hdl" --include "../../../../XadcFirTrap_Fifo.gen/sources_1/bd/pynq_bd/ipshared/ee60/hdl" --include "../../../../XadcFirTrap_Fifo.gen/sources_1/bd/pynq_bd/ipshared/7698" --include "../../../../XadcFirTrap_Fifo.gen/sources_1/bd/pynq_bd/ipshared/f0b6/hdl/verilog" --include "../../../../XadcFirTrap_Fifo.gen/sources_1/bd/pynq_bd/ipshared/66be/hdl/verilog" \
"../../../bd/pynq_bd/ip/pynq_bd_processing_system7_0_0/sim/pynq_bd_processing_system7_0_0.v" \
"../../../bd/pynq_bd/ip/pynq_bd_clk_wiz_0_0/pynq_bd_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/pynq_bd/ip/pynq_bd_clk_wiz_0_0/pynq_bd_clk_wiz_0_0.v" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/sim/bd_48aa.v" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_0/sim/bd_48aa_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../XadcFirTrap_Fifo.gen/sources_1/bd/pynq_bd/ipshared/ec67/hdl" --include "../../../../XadcFirTrap_Fifo.gen/sources_1/bd/pynq_bd/ipshared/ee60/hdl" --include "../../../../XadcFirTrap_Fifo.gen/sources_1/bd/pynq_bd/ipshared/7698" --include "../../../../XadcFirTrap_Fifo.gen/sources_1/bd/pynq_bd/ipshared/f0b6/hdl/verilog" --include "../../../../XadcFirTrap_Fifo.gen/sources_1/bd/pynq_bd/ipshared/66be/hdl/verilog" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_2/sim/bd_48aa_arinsw_0.sv" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_3/sim/bd_48aa_rinsw_0.sv" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_4/sim/bd_48aa_awinsw_0.sv" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_5/sim/bd_48aa_winsw_0.sv" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_6/sim/bd_48aa_binsw_0.sv" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_7/sim/bd_48aa_aroutsw_0.sv" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_8/sim/bd_48aa_routsw_0.sv" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_9/sim/bd_48aa_awoutsw_0.sv" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_10/sim/bd_48aa_woutsw_0.sv" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_11/sim/bd_48aa_boutsw_0.sv" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_12/sim/bd_48aa_arni_0.sv" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_13/sim/bd_48aa_rni_0.sv" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_14/sim/bd_48aa_awni_0.sv" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_15/sim/bd_48aa_wni_0.sv" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_16/sim/bd_48aa_bni_0.sv" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_17/sim/bd_48aa_s00mmu_0.sv" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_18/sim/bd_48aa_s00tr_0.sv" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_19/sim/bd_48aa_s00sic_0.sv" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_20/sim/bd_48aa_s00a2s_0.sv" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_21/sim/bd_48aa_sarn_0.sv" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_22/sim/bd_48aa_srn_0.sv" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_23/sim/bd_48aa_sawn_0.sv" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_24/sim/bd_48aa_swn_0.sv" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_25/sim/bd_48aa_sbn_0.sv" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_26/sim/bd_48aa_m01s2a_0.sv" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_27/sim/bd_48aa_m01arn_0.sv" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_28/sim/bd_48aa_m01rn_0.sv" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_29/sim/bd_48aa_m01awn_0.sv" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_30/sim/bd_48aa_m01wn_0.sv" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_31/sim/bd_48aa_m01bn_0.sv" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/bd_0/ip/ip_32/sim/bd_48aa_m01e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../XadcFirTrap_Fifo.gen/sources_1/bd/pynq_bd/ipshared/ec67/hdl" --include "../../../../XadcFirTrap_Fifo.gen/sources_1/bd/pynq_bd/ipshared/ee60/hdl" --include "../../../../XadcFirTrap_Fifo.gen/sources_1/bd/pynq_bd/ipshared/7698" --include "../../../../XadcFirTrap_Fifo.gen/sources_1/bd/pynq_bd/ipshared/f0b6/hdl/verilog" --include "../../../../XadcFirTrap_Fifo.gen/sources_1/bd/pynq_bd/ipshared/66be/hdl/verilog" \
"../../../bd/pynq_bd/ip/pynq_bd_axi_smc_0/sim/pynq_bd_axi_smc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
