[{"name":"柯開維","email":"kwke@ntut.edu.tw","latestUpdate":"2012-09-03 11:14:55","objective":"１.數系：數位系統所使用之各種數系及其轉換之方法２.布氏代數：了解布氏代數的基本運算法和定律，及認識基本邏輯 及邏輯閘３.　　布氏代數之簡化：介紹各種布氏代數之簡化方法４.組合邏輯：布氏代數及邏輯閘，計分析各種組合邏輯電路５.可程式邏輯陣列：介紹ＰＬＡ，ＰＡＬ，ＦＰＧＡ等之設計方法６.正反器：介紹各種正反器電路及了解其基特性７.同步與非同步序向邏輯電路：介紹各種同步與非同步序向電路分析與設計之方法 ８. VHDL","schedule":"Course outline (Coverage/objective):\n====================================\nweek 1-2: Number Systems, Conversion, Codes and Arithmetic\n?\nweek 3-4: Boolean Algebra, Logic Gates, and Boolean algebra simplification\nweek 5: Karnaugh Map and Quine-McCluskey Minimization and Implementations\nweek 6-7: Combinational Circuit Design Principle – analysis, synthesis, Hazard, and Glitches\nweek 8: Combinational Circuit Design Practices – using MSI, PLD, timing diagram\nweek 9-10: Latches, Flip-Flops, Register and Counters (SSC-based, analysis first)\nweek 11-12: Analysis of Synchronous/clocked Sequential Circuits\nweek 13-15: Design of Synchronous/clocked Sequential Circuits –state assignment and state reduction\nweek 16-17: VHDL and simulation\nweek 18: Summary and final exam\n========================\n* Corresponding titles in Textbook (Chapters 1-16, \\10)\n1.　　Introduction Number Systems and Conversion\n2.　　Boolean Algebra and manipulations\n3.　　Karnaugh Maps\n4.　　Quine-McClusky Method**\n5.　　Multi-Level Gate Circuits\n6.　　Combinational Circuit Design Using Gates\n7.　　Multiplexers, Decoders, and Programmable Logic Devices\n8.　　Latches, Flip-Flops, Registers, and Counters\n9.　　Analysis of Clocked Sequential Circuits\n10.　　Derivation of State Graphs and Tables\n11.　　Reduction of State Tables and State Assignment\n12.　　Sequential Circuit Design\n13.　　CirVHDL Introduction","scorePolicy":"Grading policy: to be announced in class\n1.　　Homeworks and Assignments ( 10 times)  ~  15%\n2.　　Quizs (2 times)  ~  30%\n3.　　Midterm and Final Exam  ~  55%\n4.　　Class participations  ~  5% (extra credits)","materials":"Text book:\nCharles H. Roth, Jr, Fundamentals of Logic Design, 5th Ed.,\nThomson Inc. , 2010. ISBN-10: 0-495-66776-5.\nReferences:\n1.  M. Morris Mano, Digital Design, 3rd Ed., PHI PE, 2002.\n2.  John F. Wakerly, Digital Design Principals and practices, 3rd Ed., 2000.\n3.  Thomas L. Floyd, Digital Fundamentals with VHDL, Prentice Hall, 2003.","foreignLanguageTextbooks":false}]
