{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733482560542 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733482560542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  6 02:56:00 2024 " "Processing started: Fri Dec  6 02:56:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733482560542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733482560542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Reaction-Timer -c Reaction-Timer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Reaction-Timer -c Reaction-Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733482560542 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733482560829 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733482560829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debounce-Behavioral " "Found design unit 1: Debounce-Behavioral" {  } { { "Debounce.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/Debounce.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733482566713 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/Debounce.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733482566713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733482566713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescale.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescale.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PreScale-PreScaling " "Found design unit 1: PreScale-PreScaling" {  } { { "PreScale.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/PreScale.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733482566715 ""} { "Info" "ISGN_ENTITY_NAME" "1 PreScale " "Found entity 1: PreScale" {  } { { "PreScale.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/PreScale.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733482566715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733482566715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file randgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RandGen-Behavioral " "Found design unit 1: RandGen-Behavioral" {  } { { "RandGen.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/RandGen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733482566716 ""} { "Info" "ISGN_ENTITY_NAME" "1 RandGen " "Found entity 1: RandGen" {  } { { "RandGen.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/RandGen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733482566716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733482566716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamefsm.vhd 0 0 " "Found 0 design units, including 0 entities, in source file gamefsm.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733482566718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/micha/onedrive/documents/github/ensc-252/lab3/segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/micha/onedrive/documents/github/ensc-252/lab3/segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SegDecoder-behavorial " "Found design unit 1: SegDecoder-behavorial" {  } { { "../ENSC-252/lab3/SegDecoder.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/SegDecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733482566719 ""} { "Info" "ISGN_ENTITY_NAME" "1 SegDecoder " "Found entity 1: SegDecoder" {  } { { "../ENSC-252/lab3/SegDecoder.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/SegDecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733482566719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733482566719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toptest.vhd 0 0 " "Found 0 design units, including 0 entities, in source file toptest.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733482566720 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" TopTestGame.vhd(231) " "VHDL syntax error at TopTestGame.vhd(231) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "TopTestGame.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/TopTestGame.vhd" 231 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733482566721 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" TopTestGame.vhd(231) " "VHDL syntax error at TopTestGame.vhd(231) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "TopTestGame.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/TopTestGame.vhd" 231 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733482566721 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" TopTestGame.vhd(242) " "VHDL syntax error at TopTestGame.vhd(242) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "TopTestGame.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/TopTestGame.vhd" 242 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733482566721 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" TopTestGame.vhd(242) " "VHDL syntax error at TopTestGame.vhd(242) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "TopTestGame.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/TopTestGame.vhd" 242 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733482566722 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" TopTestGame.vhd(245) " "VHDL syntax error at TopTestGame.vhd(245) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "TopTestGame.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/TopTestGame.vhd" 245 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733482566722 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" TopTestGame.vhd(245) " "VHDL syntax error at TopTestGame.vhd(245) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "TopTestGame.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/TopTestGame.vhd" 245 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733482566722 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" TopTestGame.vhd(248) " "VHDL syntax error at TopTestGame.vhd(248) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "TopTestGame.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/TopTestGame.vhd" 248 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733482566722 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" TopTestGame.vhd(248) " "VHDL syntax error at TopTestGame.vhd(248) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "TopTestGame.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/TopTestGame.vhd" 248 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733482566722 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" TopTestGame.vhd(251) " "VHDL syntax error at TopTestGame.vhd(251) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "TopTestGame.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/TopTestGame.vhd" 251 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733482566722 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" TopTestGame.vhd(251) " "VHDL syntax error at TopTestGame.vhd(251) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "TopTestGame.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/TopTestGame.vhd" 251 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733482566722 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" TopTestGame.vhd(261) " "VHDL syntax error at TopTestGame.vhd(261) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "TopTestGame.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/TopTestGame.vhd" 261 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733482566722 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" TopTestGame.vhd(261) " "VHDL syntax error at TopTestGame.vhd(261) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "TopTestGame.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/TopTestGame.vhd" 261 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733482566722 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" TopTestGame.vhd(264) " "VHDL syntax error at TopTestGame.vhd(264) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "TopTestGame.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/TopTestGame.vhd" 264 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733482566722 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" TopTestGame.vhd(264) " "VHDL syntax error at TopTestGame.vhd(264) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "TopTestGame.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/TopTestGame.vhd" 264 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733482566722 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" TopTestGame.vhd(268) " "VHDL syntax error at TopTestGame.vhd(268) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "TopTestGame.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/TopTestGame.vhd" 268 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733482566722 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" TopTestGame.vhd(268) " "VHDL syntax error at TopTestGame.vhd(268) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "TopTestGame.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/TopTestGame.vhd" 268 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733482566722 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" TopTestGame.vhd(271) " "VHDL syntax error at TopTestGame.vhd(271) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "TopTestGame.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/TopTestGame.vhd" 271 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733482566722 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" TopTestGame.vhd(271) " "VHDL syntax error at TopTestGame.vhd(271) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "TopTestGame.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/TopTestGame.vhd" 271 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733482566722 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" TopTestGame.vhd(274) " "VHDL syntax error at TopTestGame.vhd(274) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "TopTestGame.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/TopTestGame.vhd" 274 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733482566722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toptestgame.vhd 0 0 " "Found 0 design units, including 0 entities, in source file toptestgame.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733482566722 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733482566805 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec  6 02:56:06 2024 " "Processing ended: Fri Dec  6 02:56:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733482566805 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733482566805 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733482566805 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733482566805 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733482567401 ""}
