****************************************
Report : analysis_coverage
	-status_details {violated}
	-sort_by slack
Design : bp_softcore
Version: K-2015.12-SP3-2
Date   : Thu Mar 12 14:17:12 2020
****************************************

Type of Check         Total              Met         Violated         Untested
--------------------------------------------------------------------------------
setup                 14300     13471 ( 94%)       717 (  5%)       112 (  1%)
hold                  14300     14117 ( 99%)        71 (  0%)       112 (  1%)
min_pulse_width       23448     23448 (100%)         0 (  0%)         0 (  0%)
out_setup              1144       232 ( 20%)         0 (  0%)       912 ( 80%)
out_hold               1144       232 ( 20%)         0 (  0%)       912 ( 80%)
--------------------------------------------------------------------------------
All Checks            54336     51500 ( 95%)       788 (  1%)      2048 (  4%)


Constrained                  Related                     Check
Pin                          Pin            Clock        Type              Slack
--------------------------------------------------------------------------------
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__17_/D CLK(rise) core_clk setup   -1.891
core/be/be_mem/dtlb/entry_ram/data_o_reg_25_/D CLK(rise) core_clk setup   -1.889
core/be/be_mem/dtlb/entry_ram/data_o_reg_23_/D CLK(rise) core_clk setup   -1.883
core/be/be_mem/dtlb/entry_ram/data_o_reg_3_/D CLK(rise) core_clk setup    -1.881
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__11_/D CLK(rise) core_clk setup   -1.881
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__32_/D CLK(rise) core_clk setup   -1.878
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__33_/D CLK(rise) core_clk setup   -1.875
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__18_/D CLK(rise) core_clk setup   -1.874
core/be/be_mem/dtlb/entry_ram/data_o_reg_31_/D CLK(rise) core_clk setup   -1.873
core/be/be_mem/dtlb/entry_ram/data_o_reg_30_/D CLK(rise) core_clk setup   -1.872
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__21_/D CLK(rise) core_clk setup   -1.871
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__3_/D CLK(rise) core_clk setup   -1.871
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__31_/D CLK(rise) core_clk setup   -1.870
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__11_/D CLK(rise) core_clk setup   -1.870
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__15_/D CLK(rise) core_clk setup   -1.868
core/be/be_mem/dtlb/entry_ram/data_o_reg_11_/D CLK(rise) core_clk setup   -1.868
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__13_/D CLK(rise) core_clk setup   -1.867
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__20_/D CLK(rise) core_clk setup   -1.867
core/be/be_mem/dtlb/entry_ram/data_o_reg_24_/D CLK(rise) core_clk setup   -1.866
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__8_/D CLK(rise) core_clk setup   -1.866
core/be/be_mem/dtlb/entry_ram/data_o_reg_4_/D CLK(rise) core_clk setup    -1.865
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__1_/D CLK(rise) core_clk setup   -1.865
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__14_/D CLK(rise) core_clk setup   -1.865
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__22_/D CLK(rise) core_clk setup   -1.865
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__2_/D CLK(rise) core_clk setup   -1.864
core/be/be_mem/dtlb/entry_ram/data_o_reg_1_/D CLK(rise) core_clk setup    -1.864
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__18_/D CLK(rise) core_clk setup   -1.863
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__17_/D CLK(rise) core_clk setup   -1.863
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__19_/D CLK(rise) core_clk setup   -1.862
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__26_/D CLK(rise) core_clk setup   -1.862
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__6_/D CLK(rise) core_clk setup   -1.862
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__23_/D CLK(rise) core_clk setup   -1.862
core/be/be_mem/dtlb/entry_ram/data_o_reg_32_/D CLK(rise) core_clk setup   -1.862
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__22_/D CLK(rise) core_clk setup   -1.861
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__4_/D CLK(rise) core_clk setup   -1.861
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__22_/D CLK(rise) core_clk setup   -1.861
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__6_/D CLK(rise) core_clk setup   -1.861
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__2_/D CLK(rise) core_clk setup   -1.860
core/be/be_mem/dtlb/entry_ram/data_o_reg_16_/D CLK(rise) core_clk setup   -1.860
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__7_/D CLK(rise) core_clk setup   -1.860
core/be/be_mem/dtlb/entry_ram/data_o_reg_14_/D CLK(rise) core_clk setup   -1.860
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__2_/D CLK(rise) core_clk setup   -1.860
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__6_/D CLK(rise) core_clk setup   -1.859
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__17_/D CLK(rise) core_clk setup   -1.859
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__9_/D CLK(rise) core_clk setup   -1.859
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__20_/D CLK(rise) core_clk setup   -1.859
core/be/be_mem/dtlb/entry_ram/data_o_reg_20_/D CLK(rise) core_clk setup   -1.858
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__10_/D CLK(rise) core_clk setup   -1.858
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__25_/D CLK(rise) core_clk setup   -1.855
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__29_/D CLK(rise) core_clk setup   -1.855
core/be/be_mem/dtlb/entry_ram/data_o_reg_2_/D CLK(rise) core_clk setup    -1.854
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__29_/D CLK(rise) core_clk setup   -1.854
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__12_/D CLK(rise) core_clk setup   -1.854
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__15_/D CLK(rise) core_clk setup   -1.854
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__14_/D CLK(rise) core_clk setup   -1.854
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__26_/D CLK(rise) core_clk setup   -1.854
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__0_/D CLK(rise) core_clk setup   -1.853
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__2_/D CLK(rise) core_clk setup   -1.853
core/be/be_mem/dtlb/entry_ram/data_o_reg_29_/D CLK(rise) core_clk setup   -1.853
core/be/be_mem/dtlb/entry_ram/data_o_reg_12_/D CLK(rise) core_clk setup   -1.852
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__32_/D CLK(rise) core_clk setup   -1.852
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__0_/D CLK(rise) core_clk setup   -1.852
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__4_/D CLK(rise) core_clk setup   -1.852
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__20_/D CLK(rise) core_clk setup   -1.852
core/be/be_mem/dtlb/entry_ram/data_o_reg_9_/D CLK(rise) core_clk setup    -1.852
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__16_/D CLK(rise) core_clk setup   -1.852
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__30_/D CLK(rise) core_clk setup   -1.851
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__5_/D CLK(rise) core_clk setup   -1.851
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__15_/D CLK(rise) core_clk setup   -1.851
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__1_/D CLK(rise) core_clk setup   -1.851
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__27_/D CLK(rise) core_clk setup   -1.851
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__24_/D CLK(rise) core_clk setup   -1.850
core/be/be_mem/dtlb/entry_ram/data_o_reg_6_/D CLK(rise) core_clk setup    -1.849
core/be/be_mem/dtlb/entry_ram/data_o_reg_22_/D CLK(rise) core_clk setup   -1.849
core/be/be_mem/dtlb/entry_ram/data_o_reg_17_/D CLK(rise) core_clk setup   -1.849
core/be/be_mem/dtlb/entry_ram/data_o_reg_13_/D CLK(rise) core_clk setup   -1.849
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__14_/D CLK(rise) core_clk setup   -1.848
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__9_/D CLK(rise) core_clk setup   -1.848
core/be/be_mem/dtlb/entry_ram/data_o_reg_15_/D CLK(rise) core_clk setup   -1.848
core/be/be_mem/dtlb/entry_ram/data_o_reg_26_/D CLK(rise) core_clk setup   -1.848
core/be/be_mem/dtlb/entry_ram/data_o_reg_10_/D CLK(rise) core_clk setup   -1.847
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__22_/D CLK(rise) core_clk setup   -1.845
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__7_/D CLK(rise) core_clk setup   -1.845
core/be/be_mem/dtlb/entry_ram/data_o_reg_7_/D CLK(rise) core_clk setup    -1.845
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__17_/D CLK(rise) core_clk setup   -1.844
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__19_/D CLK(rise) core_clk setup   -1.844
core/be/be_mem/dtlb/entry_ram/data_o_reg_8_/D CLK(rise) core_clk setup    -1.843
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__11_/D CLK(rise) core_clk setup   -1.843
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__6_/D CLK(rise) core_clk setup   -1.843
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__20_/D CLK(rise) core_clk setup   -1.842
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__32_/D CLK(rise) core_clk setup   -1.842
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__20_/D CLK(rise) core_clk setup   -1.842
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__31_/D CLK(rise) core_clk setup   -1.842
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__28_/D CLK(rise) core_clk setup   -1.842
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__18_/D CLK(rise) core_clk setup   -1.842
core/be/be_mem/dtlb/entry_ram/data_o_reg_18_/D CLK(rise) core_clk setup   -1.842
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__2_/D CLK(rise) core_clk setup   -1.842
core/be/be_mem/dtlb/entry_ram/data_o_reg_19_/D CLK(rise) core_clk setup   -1.841
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__16_/D CLK(rise) core_clk setup   -1.841
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__13_/D CLK(rise) core_clk setup   -1.841
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__8_/D CLK(rise) core_clk setup   -1.841
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__23_/D CLK(rise) core_clk setup   -1.841
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__33_/D CLK(rise) core_clk setup   -1.840
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__18_/D CLK(rise) core_clk setup   -1.840
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__8_/D CLK(rise) core_clk setup   -1.840
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__3_/D CLK(rise) core_clk setup   -1.839
core/be/be_mem/dtlb/entry_ram/data_o_reg_5_/D CLK(rise) core_clk setup    -1.839
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__28_/D CLK(rise) core_clk setup   -1.839
core/be/be_mem/dtlb/entry_ram/data_o_reg_33_/D CLK(rise) core_clk setup   -1.839
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__22_/D CLK(rise) core_clk setup   -1.838
core/be/be_mem/dtlb/entry_ram/data_o_reg_0_/D CLK(rise) core_clk setup    -1.838
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__21_/D CLK(rise) core_clk setup   -1.838
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__0_/D CLK(rise) core_clk setup   -1.837
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__26_/D CLK(rise) core_clk setup   -1.836
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__10_/D CLK(rise) core_clk setup   -1.836
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__15_/D CLK(rise) core_clk setup   -1.836
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__33_/D CLK(rise) core_clk setup   -1.836
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__7_/D CLK(rise) core_clk setup   -1.835
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__32_/D CLK(rise) core_clk setup   -1.835
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__29_/D CLK(rise) core_clk setup   -1.835
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__5_/D CLK(rise) core_clk setup   -1.834
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__23_/D CLK(rise) core_clk setup   -1.834
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__3_/D CLK(rise) core_clk setup   -1.834
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__16_/D CLK(rise) core_clk setup   -1.834
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__0_/D CLK(rise) core_clk setup   -1.833
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__16_/D CLK(rise) core_clk setup   -1.833
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__3_/D CLK(rise) core_clk setup   -1.833
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__1_/D CLK(rise) core_clk setup   -1.833
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__27_/D CLK(rise) core_clk setup   -1.833
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__25_/D CLK(rise) core_clk setup   -1.833
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__4_/D CLK(rise) core_clk setup   -1.833
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__5_/D CLK(rise) core_clk setup   -1.833
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__4_/D CLK(rise) core_clk setup   -1.832
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__20_/D CLK(rise) core_clk setup   -1.832
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__12_/D CLK(rise) core_clk setup   -1.832
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__19_/D CLK(rise) core_clk setup   -1.832
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__28_/D CLK(rise) core_clk setup   -1.832
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__27_/D CLK(rise) core_clk setup   -1.832
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__11_/D CLK(rise) core_clk setup   -1.832
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__3_/D CLK(rise) core_clk setup   -1.831
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__13_/D CLK(rise) core_clk setup   -1.831
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__7_/D CLK(rise) core_clk setup   -1.831
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__6_/D CLK(rise) core_clk setup   -1.831
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__1_/D CLK(rise) core_clk setup   -1.830
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__1_/D CLK(rise) core_clk setup   -1.830
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__28_/D CLK(rise) core_clk setup   -1.830
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__31_/D CLK(rise) core_clk setup   -1.829
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__25_/D CLK(rise) core_clk setup   -1.829
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__19_/D CLK(rise) core_clk setup   -1.829
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__10_/D CLK(rise) core_clk setup   -1.829
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__10_/D CLK(rise) core_clk setup   -1.828
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__18_/D CLK(rise) core_clk setup   -1.828
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__29_/D CLK(rise) core_clk setup   -1.828
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__17_/D CLK(rise) core_clk setup   -1.828
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__30_/D CLK(rise) core_clk setup   -1.828
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__8_/D CLK(rise) core_clk setup   -1.828
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__24_/D CLK(rise) core_clk setup   -1.826
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__31_/D CLK(rise) core_clk setup   -1.826
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__30_/D CLK(rise) core_clk setup   -1.825
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__11_/D CLK(rise) core_clk setup   -1.825
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__9_/D CLK(rise) core_clk setup   -1.825
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__29_/D CLK(rise) core_clk setup   -1.825
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__25_/D CLK(rise) core_clk setup   -1.824
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__3_/D CLK(rise) core_clk setup   -1.824
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__5_/D CLK(rise) core_clk setup   -1.824
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__24_/D CLK(rise) core_clk setup   -1.824
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__0_/D CLK(rise) core_clk setup   -1.824
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__31_/D CLK(rise) core_clk setup   -1.823
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__32_/D CLK(rise) core_clk setup   -1.823
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__4_/D CLK(rise) core_clk setup   -1.822
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__9_/D CLK(rise) core_clk setup   -1.822
core/be/be_mem/dtlb/entry_ram/data_o_reg_21_/D CLK(rise) core_clk setup   -1.822
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__26_/D CLK(rise) core_clk setup   -1.821
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__26_/D CLK(rise) core_clk setup   -1.821
core/be/be_mem/dtlb/entry_ram/data_o_reg_28_/D CLK(rise) core_clk setup   -1.821
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__33_/D CLK(rise) core_clk setup   -1.821
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__32_/D CLK(rise) core_clk setup   -1.820
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__21_/D CLK(rise) core_clk setup   -1.820
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__13_/D CLK(rise) core_clk setup   -1.819
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__24_/D CLK(rise) core_clk setup   -1.818
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__12_/D CLK(rise) core_clk setup   -1.818
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__11_/D CLK(rise) core_clk setup   -1.818
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__12_/D CLK(rise) core_clk setup   -1.818
core/be/be_mem/dtlb/entry_ram/data_o_reg_27_/D CLK(rise) core_clk setup   -1.817
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__5_/D CLK(rise) core_clk setup   -1.816
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__6_/D CLK(rise) core_clk setup   -1.813
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__27_/D CLK(rise) core_clk setup   -1.812
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__1_/D CLK(rise) core_clk setup   -1.812
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__2_/D CLK(rise) core_clk setup   -1.812
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__15_/D CLK(rise) core_clk setup   -1.812
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__12_/D CLK(rise) core_clk setup   -1.812
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__13_/D CLK(rise) core_clk setup   -1.811
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__8_/D CLK(rise) core_clk setup   -1.811
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__13_/D CLK(rise) core_clk setup   -1.811
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__30_/D CLK(rise) core_clk setup   -1.811
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__4_/D CLK(rise) core_clk setup   -1.810
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__0_/D CLK(rise) core_clk setup   -1.808
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__31_/D CLK(rise) core_clk setup   -1.808
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__15_/D CLK(rise) core_clk setup   -1.808
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__24_/D CLK(rise) core_clk setup   -1.808
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__14_/D CLK(rise) core_clk setup   -1.808
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__2_/D CLK(rise) core_clk setup   -1.807
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__17_/D CLK(rise) core_clk setup   -1.807
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__17_/D CLK(rise) core_clk setup   -1.806
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__19_/D CLK(rise) core_clk setup   -1.806
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__6_/D CLK(rise) core_clk setup   -1.806
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__24_/D CLK(rise) core_clk setup   -1.805
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__22_/D CLK(rise) core_clk setup   -1.805
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__25_/D CLK(rise) core_clk setup   -1.805
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__14_/D CLK(rise) core_clk setup   -1.804
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__30_/D CLK(rise) core_clk setup   -1.804
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__9_/D CLK(rise) core_clk setup   -1.804
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__8_/D CLK(rise) core_clk setup   -1.804
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__10_/D CLK(rise) core_clk setup   -1.803
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__27_/D CLK(rise) core_clk setup   -1.803
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__21_/D CLK(rise) core_clk setup   -1.803
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__28_/D CLK(rise) core_clk setup   -1.802
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__7_/D CLK(rise) core_clk setup   -1.802
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__33_/D CLK(rise) core_clk setup   -1.802
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__18_/D CLK(rise) core_clk setup   -1.802
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__26_/D CLK(rise) core_clk setup   -1.801
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__7_/D CLK(rise) core_clk setup   -1.801
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__22_/D CLK(rise) core_clk setup   -1.801
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__12_/D CLK(rise) core_clk setup   -1.800
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__9_/D CLK(rise) core_clk setup   -1.800
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__28_/D CLK(rise) core_clk setup   -1.799
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__29_/D CLK(rise) core_clk setup   -1.799
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__23_/D CLK(rise) core_clk setup   -1.799
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__25_/D CLK(rise) core_clk setup   -1.799
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__4_/D CLK(rise) core_clk setup   -1.799
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__21_/D CLK(rise) core_clk setup   -1.798
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__16_/D CLK(rise) core_clk setup   -1.797
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__19_/D CLK(rise) core_clk setup   -1.796
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__2_/D CLK(rise) core_clk setup   -1.795
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__27_/D CLK(rise) core_clk setup   -1.794
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__23_/D CLK(rise) core_clk setup   -1.793
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__16_/D CLK(rise) core_clk setup   -1.793
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__5_/D CLK(rise) core_clk setup   -1.791
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__26_/D CLK(rise) core_clk setup   -1.790
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__4_/D CLK(rise) core_clk setup   -1.789
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__0_/D CLK(rise) core_clk setup   -1.789
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__11_/D CLK(rise) core_clk setup   -1.787
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__3_/D CLK(rise) core_clk setup   -1.785
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__18_/D CLK(rise) core_clk setup   -1.785
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__11_/D CLK(rise) core_clk setup   -1.783
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__31_/D CLK(rise) core_clk setup   -1.782
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__19_/D CLK(rise) core_clk setup   -1.781
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__25_/D CLK(rise) core_clk setup   -1.780
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__5_/D CLK(rise) core_clk setup   -1.780
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__1_/D CLK(rise) core_clk setup   -1.780
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__16_/D CLK(rise) core_clk setup   -1.780
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__23_/D CLK(rise) core_clk setup   -1.780
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__33_/D CLK(rise) core_clk setup   -1.780
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__25_/D CLK(rise) core_clk setup   -1.780
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__24_/D CLK(rise) core_clk setup   -1.779
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__33_/D CLK(rise) core_clk setup   -1.779
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__1_/D CLK(rise) core_clk setup   -1.779
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__12_/D CLK(rise) core_clk setup   -1.778
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__26_/D CLK(rise) core_clk setup   -1.778
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__28_/D CLK(rise) core_clk setup   -1.778
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__29_/D CLK(rise) core_clk setup   -1.777
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__23_/D CLK(rise) core_clk setup   -1.777
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__33_/D CLK(rise) core_clk setup   -1.776
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__30_/D CLK(rise) core_clk setup   -1.776
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__21_/D CLK(rise) core_clk setup   -1.776
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__30_/D CLK(rise) core_clk setup   -1.775
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__12_/D CLK(rise) core_clk setup   -1.775
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__14_/D CLK(rise) core_clk setup   -1.775
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__31_/D CLK(rise) core_clk setup   -1.775
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__8_/D CLK(rise) core_clk setup   -1.775
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__20_/D CLK(rise) core_clk setup   -1.774
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__10_/D CLK(rise) core_clk setup   -1.774
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__32_/D CLK(rise) core_clk setup   -1.773
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__3_/D CLK(rise) core_clk setup   -1.773
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__6_/D CLK(rise) core_clk setup   -1.772
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__0_/D CLK(rise) core_clk setup   -1.772
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__17_/D CLK(rise) core_clk setup   -1.771
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__29_/D CLK(rise) core_clk setup   -1.771
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__32_/D CLK(rise) core_clk setup   -1.770
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__30_/D CLK(rise) core_clk setup   -1.756
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__10_/D CLK(rise) core_clk setup   -1.753
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__15_/D CLK(rise) core_clk setup   -1.752
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__13_/D CLK(rise) core_clk setup   -1.751
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__9_/D CLK(rise) core_clk setup   -1.751
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__13_/D CLK(rise) core_clk setup   -1.751
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__27_/D CLK(rise) core_clk setup   -1.751
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__24_/D CLK(rise) core_clk setup   -1.750
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__14_/D CLK(rise) core_clk setup   -1.750
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__10_/D CLK(rise) core_clk setup   -1.749
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__22_/D CLK(rise) core_clk setup   -1.749
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__21_/D CLK(rise) core_clk setup   -1.749
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__8_/D CLK(rise) core_clk setup   -1.749
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__16_/D CLK(rise) core_clk setup   -1.749
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__9_/D CLK(rise) core_clk setup   -1.748
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__15_/D CLK(rise) core_clk setup   -1.748
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__7_/D CLK(rise) core_clk setup   -1.748
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__19_/D CLK(rise) core_clk setup   -1.747
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__21_/D CLK(rise) core_clk setup   -1.746
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__14_/D CLK(rise) core_clk setup   -1.746
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__20_/D CLK(rise) core_clk setup   -1.746
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__28_/D CLK(rise) core_clk setup   -1.745
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__27_/D CLK(rise) core_clk setup   -1.743
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__18_/D CLK(rise) core_clk setup   -1.743
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__7_/D CLK(rise) core_clk setup   -1.743
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__5_/D CLK(rise) core_clk setup   -1.742
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__23_/D CLK(rise) core_clk setup   -1.738
core/be/be_mem/dtlb/r_v_reg/data_r_reg_0_/D CLK(rise) core_clk setup      -1.669
core/be/be_mem/dtlb/plru/lru_r_reg_1_/D CLK(rise) core_clk setup          -1.627
core/be/be_mem/dtlb/plru/lru_r_reg_4_/D CLK(rise) core_clk setup          -1.626
core/be/be_mem/dtlb/plru/lru_r_reg_5_/D CLK(rise) core_clk setup          -1.622
core/be/be_mem/dtlb/plru/lru_r_reg_6_/D CLK(rise) core_clk setup          -1.617
core/be/be_mem/dtlb/miss_v_reg/data_r_reg_0_/D CLK(rise) core_clk setup   -1.617
core/be/be_mem/dtlb/plru/lru_r_reg_3_/D CLK(rise) core_clk setup          -1.616
core/be/be_mem/dtlb/plru/lru_r_reg_2_/D CLK(rise) core_clk setup          -1.609
core/be/be_mem/dtlb/plru/lru_r_reg_0_/D CLK(rise) core_clk setup          -1.534
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__60_/D CLK(rise) core_clk setup   -1.308
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__60_/D CLK(rise) core_clk setup   -1.301
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__60_/D CLK(rise) core_clk setup   -1.300
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__60_/D CLK(rise) core_clk setup   -1.298
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__64_/D CLK(rise) core_clk setup   -1.286
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__74_/D CLK(rise) core_clk setup   -1.284
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__69_/D CLK(rise) core_clk setup   -1.279
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__76_/D CLK(rise) core_clk setup   -1.275
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__76_/D CLK(rise) core_clk setup   -1.270
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__68_/D CLK(rise) core_clk setup   -1.270
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__62_/D CLK(rise) core_clk setup   -1.266
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__24_/D CLK(rise) core_clk setup   -1.266
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__23_/D CLK(rise) core_clk setup   -1.263
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__29_/D CLK(rise) core_clk setup   -1.262
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__27_/D CLK(rise) core_clk setup   -1.260
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__52_/D CLK(rise) core_clk setup   -1.259
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__18_/D CLK(rise) core_clk setup   -1.259
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__29_/D CLK(rise) core_clk setup   -1.256
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__27_/D CLK(rise) core_clk setup   -1.255
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__67_/D CLK(rise) core_clk setup   -1.255
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__7_/D CLK(rise) core_clk setup   -1.254
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__55_/D CLK(rise) core_clk setup   -1.252
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__68_/D CLK(rise) core_clk setup   -1.251
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__25_/D CLK(rise) core_clk setup   -1.250
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__61_/D CLK(rise) core_clk setup   -1.250
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__63_/D CLK(rise) core_clk setup   -1.249
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__30_/D CLK(rise) core_clk setup   -1.249
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__49_/D CLK(rise) core_clk setup   -1.249
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__46_/D CLK(rise) core_clk setup   -1.248
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__28_/D CLK(rise) core_clk setup   -1.247
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__49_/D CLK(rise) core_clk setup   -1.247
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__27_/D CLK(rise) core_clk setup   -1.247
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__68_/D CLK(rise) core_clk setup   -1.247
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__50_/D CLK(rise) core_clk setup   -1.246
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__63_/D CLK(rise) core_clk setup   -1.244
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__18_/D CLK(rise) core_clk setup   -1.244
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__24_/D CLK(rise) core_clk setup   -1.243
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__63_/D CLK(rise) core_clk setup   -1.242
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__50_/D CLK(rise) core_clk setup   -1.242
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__54_/D CLK(rise) core_clk setup   -1.242
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__48_/D CLK(rise) core_clk setup   -1.240
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__67_/D CLK(rise) core_clk setup   -1.239
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__25_/D CLK(rise) core_clk setup   -1.239
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__69_/D CLK(rise) core_clk setup   -1.239
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__43_/D CLK(rise) core_clk setup   -1.237
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__67_/D CLK(rise) core_clk setup   -1.236
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__64_/D CLK(rise) core_clk setup   -1.236
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__56_/D CLK(rise) core_clk setup   -1.235
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__62_/D CLK(rise) core_clk setup   -1.234
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__74_/D CLK(rise) core_clk setup   -1.232
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__72_/D CLK(rise) core_clk setup   -1.232
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__29_/D CLK(rise) core_clk setup   -1.230
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__19_/D CLK(rise) core_clk setup   -1.226
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__76_/D CLK(rise) core_clk setup   -1.226
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__51_/D CLK(rise) core_clk setup   -1.226
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__50_/D CLK(rise) core_clk setup   -1.225
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__52_/D CLK(rise) core_clk setup   -1.222
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__76_/D CLK(rise) core_clk setup   -1.221
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__39_/D CLK(rise) core_clk setup   -1.220
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__52_/D CLK(rise) core_clk setup   -1.220
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__49_/D CLK(rise) core_clk setup   -1.219
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__73_/D CLK(rise) core_clk setup   -1.218
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__52_/D CLK(rise) core_clk setup   -1.218
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__55_/D CLK(rise) core_clk setup   -1.216
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__46_/D CLK(rise) core_clk setup   -1.216
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__55_/D CLK(rise) core_clk setup   -1.215
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__75_/D CLK(rise) core_clk setup   -1.215
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__55_/D CLK(rise) core_clk setup   -1.215
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__39_/D CLK(rise) core_clk setup   -1.215
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__47_/D CLK(rise) core_clk setup   -1.214
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__45_/D CLK(rise) core_clk setup   -1.212
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__62_/D CLK(rise) core_clk setup   -1.212
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__43_/D CLK(rise) core_clk setup   -1.212
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__48_/D CLK(rise) core_clk setup   -1.212
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__40_/D CLK(rise) core_clk setup   -1.212
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__42_/D CLK(rise) core_clk setup   -1.211
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__66_/D CLK(rise) core_clk setup   -1.211
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__26_/D CLK(rise) core_clk setup   -1.211
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__9_/D CLK(rise) core_clk setup   -1.211
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__51_/D CLK(rise) core_clk setup   -1.211
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__72_/D CLK(rise) core_clk setup   -1.211
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__59_/D CLK(rise) core_clk setup   -1.210
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__44_/D CLK(rise) core_clk setup   -1.210
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__59_/D CLK(rise) core_clk setup   -1.209
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__24_/D CLK(rise) core_clk setup   -1.209
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__61_/D CLK(rise) core_clk setup   -1.209
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__64_/D CLK(rise) core_clk setup   -1.208
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__42_/D CLK(rise) core_clk setup   -1.208
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__21_/D CLK(rise) core_clk setup   -1.208
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__6_/D CLK(rise) core_clk setup   -1.208
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__57_/D CLK(rise) core_clk setup   -1.208
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__19_/D CLK(rise) core_clk setup   -1.207
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__27_/D CLK(rise) core_clk setup   -1.207
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__59_/D CLK(rise) core_clk setup   -1.207
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__54_/D CLK(rise) core_clk setup   -1.207
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__53_/D CLK(rise) core_clk setup   -1.207
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__73_/D CLK(rise) core_clk setup   -1.207
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__42_/D CLK(rise) core_clk setup   -1.206
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__72_/D CLK(rise) core_clk setup   -1.206
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__56_/D CLK(rise) core_clk setup   -1.206
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__58_/D CLK(rise) core_clk setup   -1.206
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__47_/D CLK(rise) core_clk setup   -1.205
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__74_/D CLK(rise) core_clk setup   -1.205
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__69_/D CLK(rise) core_clk setup   -1.205
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__46_/D CLK(rise) core_clk setup   -1.205
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__53_/D CLK(rise) core_clk setup   -1.205
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__64_/D CLK(rise) core_clk setup   -1.204
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__70_/D CLK(rise) core_clk setup   -1.204
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__22_/D CLK(rise) core_clk setup   -1.204
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__58_/D CLK(rise) core_clk setup   -1.204
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__75_/D CLK(rise) core_clk setup   -1.204
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__19_/D CLK(rise) core_clk setup   -1.204
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__44_/D CLK(rise) core_clk setup   -1.203
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__23_/D CLK(rise) core_clk setup   -1.203
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__28_/D CLK(rise) core_clk setup   -1.203
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__45_/D CLK(rise) core_clk setup   -1.202
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__9_/D CLK(rise) core_clk setup   -1.202
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__77_/D CLK(rise) core_clk setup   -1.202
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__10_/D CLK(rise) core_clk setup   -1.202
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__7_/D CLK(rise) core_clk setup   -1.202
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__31_/D CLK(rise) core_clk setup   -1.202
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__57_/D CLK(rise) core_clk setup   -1.202
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__66_/D CLK(rise) core_clk setup   -1.202
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__47_/D CLK(rise) core_clk setup   -1.201
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__47_/D CLK(rise) core_clk setup   -1.201
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__59_/D CLK(rise) core_clk setup   -1.201
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__43_/D CLK(rise) core_clk setup   -1.201
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__6_/D CLK(rise) core_clk setup   -1.201
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__39_/D CLK(rise) core_clk setup   -1.200
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__65_/D CLK(rise) core_clk setup   -1.200
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__43_/D CLK(rise) core_clk setup   -1.200
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__12_/D CLK(rise) core_clk setup   -1.199
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__51_/D CLK(rise) core_clk setup   -1.198
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__8_/D CLK(rise) core_clk setup   -1.198
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__18_/D CLK(rise) core_clk setup   -1.197
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__46_/D CLK(rise) core_clk setup   -1.196
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__9_/D CLK(rise) core_clk setup   -1.196
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__29_/D CLK(rise) core_clk setup   -1.196
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__68_/D CLK(rise) core_clk setup   -1.195
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__71_/D CLK(rise) core_clk setup   -1.195
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__40_/D CLK(rise) core_clk setup   -1.195
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__56_/D CLK(rise) core_clk setup   -1.193
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__56_/D CLK(rise) core_clk setup   -1.192
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__75_/D CLK(rise) core_clk setup   -1.190
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__54_/D CLK(rise) core_clk setup   -1.190
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__23_/D CLK(rise) core_clk setup   -1.190
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__21_/D CLK(rise) core_clk setup   -1.189
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__45_/D CLK(rise) core_clk setup   -1.189
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__54_/D CLK(rise) core_clk setup   -1.189
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__51_/D CLK(rise) core_clk setup   -1.188
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__23_/D CLK(rise) core_clk setup   -1.187
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__70_/D CLK(rise) core_clk setup   -1.186
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__7_/D CLK(rise) core_clk setup   -1.186
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__53_/D CLK(rise) core_clk setup   -1.186
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__6_/D CLK(rise) core_clk setup   -1.185
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__57_/D CLK(rise) core_clk setup   -1.185
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__28_/D CLK(rise) core_clk setup   -1.185
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__40_/D CLK(rise) core_clk setup   -1.185
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__13_/D CLK(rise) core_clk setup   -1.185
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__48_/D CLK(rise) core_clk setup   -1.185
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__10_/D CLK(rise) core_clk setup   -1.184
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__66_/D CLK(rise) core_clk setup   -1.184
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__49_/D CLK(rise) core_clk setup   -1.184
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__50_/D CLK(rise) core_clk setup   -1.184
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__58_/D CLK(rise) core_clk setup   -1.183
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__44_/D CLK(rise) core_clk setup   -1.182
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__16_/D CLK(rise) core_clk setup   -1.181
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__65_/D CLK(rise) core_clk setup   -1.181
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__41_/D CLK(rise) core_clk setup   -1.180
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__41_/D CLK(rise) core_clk setup   -1.179
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__74_/D CLK(rise) core_clk setup   -1.178
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__45_/D CLK(rise) core_clk setup   -1.172
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__19_/D CLK(rise) core_clk setup   -1.171
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__53_/D CLK(rise) core_clk setup   -1.171
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__21_/D CLK(rise) core_clk setup   -1.171
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__65_/D CLK(rise) core_clk setup   -1.170
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__13_/D CLK(rise) core_clk setup   -1.169
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__58_/D CLK(rise) core_clk setup   -1.169
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__42_/D CLK(rise) core_clk setup   -1.168
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__41_/D CLK(rise) core_clk setup   -1.167
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__75_/D CLK(rise) core_clk setup   -1.165
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__62_/D CLK(rise) core_clk setup   -1.164
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__25_/D CLK(rise) core_clk setup   -1.164
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__18_/D CLK(rise) core_clk setup   -1.158
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__61_/D CLK(rise) core_clk setup   -1.156
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__21_/D CLK(rise) core_clk setup   -1.156
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__17_/D CLK(rise) core_clk setup   -1.155
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__22_/D CLK(rise) core_clk setup   -1.155
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__31_/D CLK(rise) core_clk setup   -1.154
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__16_/D CLK(rise) core_clk setup   -1.154
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__10_/D CLK(rise) core_clk setup   -1.153
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__30_/D CLK(rise) core_clk setup   -1.153
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__26_/D CLK(rise) core_clk setup   -1.151
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__35_/D CLK(rise) core_clk setup   -1.151
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__72_/D CLK(rise) core_clk setup   -1.149
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__34_/D CLK(rise) core_clk setup   -1.148
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__38_/D CLK(rise) core_clk setup   -1.148
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__73_/D CLK(rise) core_clk setup   -1.148
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__14_/D CLK(rise) core_clk setup   -1.147
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__14_/D CLK(rise) core_clk setup   -1.145
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__48_/D CLK(rise) core_clk setup   -1.144
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__66_/D CLK(rise) core_clk setup   -1.144
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__20_/D CLK(rise) core_clk setup   -1.143
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__24_/D CLK(rise) core_clk setup   -1.143
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__57_/D CLK(rise) core_clk setup   -1.143
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__15_/D CLK(rise) core_clk setup   -1.141
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__67_/D CLK(rise) core_clk setup   -1.141
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__40_/D CLK(rise) core_clk setup   -1.140
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__70_/D CLK(rise) core_clk setup   -1.140
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__39_/D CLK(rise) core_clk setup   -1.139
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__35_/D CLK(rise) core_clk setup   -1.139
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__41_/D CLK(rise) core_clk setup   -1.139
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__44_/D CLK(rise) core_clk setup   -1.138
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__65_/D CLK(rise) core_clk setup   -1.137
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__34_/D CLK(rise) core_clk setup   -1.137
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__15_/D CLK(rise) core_clk setup   -1.132
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__38_/D CLK(rise) core_clk setup   -1.132
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__30_/D CLK(rise) core_clk setup   -1.132
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__22_/D CLK(rise) core_clk setup   -1.131
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__25_/D CLK(rise) core_clk setup   -1.131
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__4_/D CLK(rise) core_clk setup   -1.131
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__26_/D CLK(rise) core_clk setup   -1.130
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__22_/D CLK(rise) core_clk setup   -1.126
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__15_/D CLK(rise) core_clk setup   -1.126
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__30_/D CLK(rise) core_clk setup   -1.126
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__31_/D CLK(rise) core_clk setup   -1.125
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__63_/D CLK(rise) core_clk setup   -1.122
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__28_/D CLK(rise) core_clk setup   -1.122
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__31_/D CLK(rise) core_clk setup   -1.120
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__35_/D CLK(rise) core_clk setup   -1.118
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__37_/D CLK(rise) core_clk setup   -1.116
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__36_/D CLK(rise) core_clk setup   -1.114
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__1_/D CLK(rise) core_clk setup   -1.114
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__3_/D CLK(rise) core_clk setup   -1.111
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__77_/D CLK(rise) core_clk setup   -1.111
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__3_/D CLK(rise) core_clk setup   -1.110
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__20_/D CLK(rise) core_clk setup   -1.110
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__33_/D CLK(rise) core_clk setup   -1.110
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__8_/D CLK(rise) core_clk setup   -1.109
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__2_/D CLK(rise) core_clk setup   -1.109
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__13_/D CLK(rise) core_clk setup   -1.109
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__71_/D CLK(rise) core_clk setup   -1.107
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__36_/D CLK(rise) core_clk setup   -1.107
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__11_/D CLK(rise) core_clk setup   -1.107
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__10_/D CLK(rise) core_clk setup   -1.106
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__32_/D CLK(rise) core_clk setup   -1.106
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__5_/D CLK(rise) core_clk setup   -1.106
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__26_/D CLK(rise) core_clk setup   -1.105
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__12_/D CLK(rise) core_clk setup   -1.105
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__34_/D CLK(rise) core_clk setup   -1.105
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__37_/D CLK(rise) core_clk setup   -1.104
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__17_/D CLK(rise) core_clk setup   -1.104
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__8_/D CLK(rise) core_clk setup   -1.102
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__32_/D CLK(rise) core_clk setup   -1.101
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__2_/D CLK(rise) core_clk setup   -1.100
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__20_/D CLK(rise) core_clk setup   -1.100
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__37_/D CLK(rise) core_clk setup   -1.100
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__71_/D CLK(rise) core_clk setup   -1.100
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__38_/D CLK(rise) core_clk setup   -1.099
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__11_/D CLK(rise) core_clk setup   -1.099
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__13_/D CLK(rise) core_clk setup   -1.098
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__16_/D CLK(rise) core_clk setup   -1.098
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__5_/D CLK(rise) core_clk setup   -1.098
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__1_/D CLK(rise) core_clk setup   -1.098
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__4_/D CLK(rise) core_clk setup   -1.098
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__12_/D CLK(rise) core_clk setup   -1.097
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__69_/D CLK(rise) core_clk setup   -1.097
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__33_/D CLK(rise) core_clk setup   -1.097
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__1_/D CLK(rise) core_clk setup   -1.095
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__70_/D CLK(rise) core_clk setup   -1.095
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__14_/D CLK(rise) core_clk setup   -1.095
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__71_/D CLK(rise) core_clk setup   -1.095
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__61_/D CLK(rise) core_clk setup   -1.094
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__36_/D CLK(rise) core_clk setup   -1.094
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__2_/D CLK(rise) core_clk setup   -1.094
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__33_/D CLK(rise) core_clk setup   -1.094
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__32_/D CLK(rise) core_clk setup   -1.093
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__11_/D CLK(rise) core_clk setup   -1.093
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__17_/D CLK(rise) core_clk setup   -1.092
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__73_/D CLK(rise) core_clk setup   -1.092
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__6_/D CLK(rise) core_clk setup   -1.091
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__9_/D CLK(rise) core_clk setup   -1.091
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__3_/D CLK(rise) core_clk setup   -1.090
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__77_/D CLK(rise) core_clk setup   -1.089
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__5_/D CLK(rise) core_clk setup   -1.088
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__4_/D CLK(rise) core_clk setup   -1.087
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__7_/D CLK(rise) core_clk setup   -1.077
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__33_/D CLK(rise) core_clk setup   -1.062
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__35_/D CLK(rise) core_clk setup   -1.057
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__20_/D CLK(rise) core_clk setup   -1.045
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__34_/D CLK(rise) core_clk setup   -1.039
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__77_/D CLK(rise) core_clk setup   -1.036
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__8_/D CLK(rise) core_clk setup   -1.029
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__38_/D CLK(rise) core_clk setup   -1.028
core/fe_cmd_fifo/unhardened_fifo/ft/wptr/ptr_r_reg_1_/D CLK(rise) core_clk setup   -1.028
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__36_/D CLK(rise) core_clk setup   -1.014
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__15_/D CLK(rise) core_clk setup   -1.010
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__16_/D CLK(rise) core_clk setup   -1.010
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__17_/D CLK(rise) core_clk setup   -1.007
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__4_/D CLK(rise) core_clk setup   -1.005
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__3_/D CLK(rise) core_clk setup   -1.004
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__14_/D CLK(rise) core_clk setup   -1.000
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__37_/D CLK(rise) core_clk setup   -0.999
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__11_/D CLK(rise) core_clk setup   -0.993
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__2_/D CLK(rise) core_clk setup   -0.992
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__5_/D CLK(rise) core_clk setup   -0.992
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__32_/D CLK(rise) core_clk setup   -0.989
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__12_/D CLK(rise) core_clk setup   -0.989
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__1_/D CLK(rise) core_clk setup   -0.986
core/be/be_mem/dtlb/vtag_cam/mem_reg_7__26_/D CLK(rise) core_clk setup    -0.971
core/be/be_mem/dtlb/vtag_cam/mem_reg_6__26_/D CLK(rise) core_clk setup    -0.969
core/be/be_mem/dtlb/vtag_cam/mem_reg_2__26_/D CLK(rise) core_clk setup    -0.966
core/be/be_mem/dtlb/vtag_cam/mem_reg_0__26_/D CLK(rise) core_clk setup    -0.958
core/be/be_mem/dtlb/vtag_cam/mem_reg_3__26_/D CLK(rise) core_clk setup    -0.958
core/be/be_mem/dtlb/vtag_cam/mem_reg_4__26_/D CLK(rise) core_clk setup    -0.956
core/be/be_mem/dtlb/vtag_cam/mem_reg_1__26_/D CLK(rise) core_clk setup    -0.955
core/be/be_mem/dtlb/vtag_cam/mem_reg_5__26_/D CLK(rise) core_clk setup    -0.947
core/fe_cmd_fifo/unhardened_fifo/ft/wptr/ptr_r_reg_0_/D CLK(rise) core_clk setup   -0.932
core/fe_cmd_fifo/unhardened_fifo/ft/enq_r_reg/D CLK(rise) core_clk setup   -0.872
core/fe_cmd_fifo/unhardened_fifo/ft/deq_r_reg/D CLK(rise) core_clk setup   -0.855
core/be/be_mem/dtlb/miss_vtag_reg/data_r_reg_26_/D CLK(rise) core_clk setup   -0.831
core/be/be_checker/director/attaboy_pending_reg/data_r_reg_0_/D CLK(rise) core_clk setup   -0.820
core/be/be_checker/director/state_r_reg_0_/D CLK(rise) core_clk setup     -0.813
core/be/be_mem/dtlb/vtag_cam/mem_reg_0__25_/D CLK(rise) core_clk setup    -0.720
core/be/be_mem/dtlb/vtag_cam/mem_reg_2__25_/D CLK(rise) core_clk setup    -0.719
core/be/be_mem/dtlb/vtag_cam/mem_reg_3__25_/D CLK(rise) core_clk setup    -0.713
core/be/be_mem/dtlb/vtag_cam/mem_reg_1__25_/D CLK(rise) core_clk setup    -0.702
core/be/be_mem/dtlb/vtag_cam/mem_reg_7__25_/D CLK(rise) core_clk setup    -0.701
core/be/be_mem/dtlb/miss_vtag_reg/data_r_reg_25_/D CLK(rise) core_clk setup   -0.695
core/be/be_mem/dtlb/vtag_cam/mem_reg_4__25_/D CLK(rise) core_clk setup    -0.690
core/be/be_mem/dtlb/vtag_cam/mem_reg_6__25_/D CLK(rise) core_clk setup    -0.688
core/be/be_mem/dtlb/vtag_cam/mem_reg_5__25_/D CLK(rise) core_clk setup    -0.684
core/be/be_mem/dtlb/vtag_cam/mem_reg_0__23_/D CLK(rise) core_clk setup    -0.592
core/be/be_mem/dtlb/vtag_cam/mem_reg_3__24_/D CLK(rise) core_clk setup    -0.588
core/be/be_mem/dtlb/vtag_cam/mem_reg_2__24_/D CLK(rise) core_clk setup    -0.586
core/be/be_mem/dtlb/vtag_cam/mem_reg_3__23_/D CLK(rise) core_clk setup    -0.585
core/be/be_mem/dtlb/miss_vtag_reg/data_r_reg_24_/D CLK(rise) core_clk setup   -0.582
core/be/be_mem/dtlb/vtag_cam/mem_reg_4__24_/D CLK(rise) core_clk setup    -0.581
core/be/be_mem/dtlb/vtag_cam/mem_reg_7__23_/D CLK(rise) core_clk setup    -0.579
core/be/be_mem/dtlb/vtag_cam/mem_reg_2__23_/D CLK(rise) core_clk setup    -0.577
core/be/be_mem/dtlb/vtag_cam/mem_reg_1__24_/D CLK(rise) core_clk setup    -0.576
core/be/be_mem/dtlb/vtag_cam/mem_reg_6__24_/D CLK(rise) core_clk setup    -0.575
core/be/be_mem/dtlb/vtag_cam/mem_reg_5__24_/D CLK(rise) core_clk setup    -0.574
core/be/be_mem/dtlb/vtag_cam/mem_reg_0__24_/D CLK(rise) core_clk setup    -0.574
core/be/be_mem/dtlb/vtag_cam/mem_reg_7__24_/D CLK(rise) core_clk setup    -0.569
core/be/be_mem/dtlb/miss_vtag_reg/data_r_reg_23_/D CLK(rise) core_clk setup   -0.567
core/be/be_mem/dtlb/vtag_cam/mem_reg_4__23_/D CLK(rise) core_clk setup    -0.566
core/be/be_mem/dtlb/vtag_cam/mem_reg_6__23_/D CLK(rise) core_clk setup    -0.565
core/be/be_mem/dtlb/vtag_cam/mem_reg_5__23_/D CLK(rise) core_clk setup    -0.564
core/be/be_mem/dtlb/vtag_cam/mem_reg_1__23_/D CLK(rise) core_clk setup    -0.563
core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/D CLK(rise) core_clk setup   -0.542
core/be/be_checker/scheduler/issue_status_reg/data_r_reg_0_/D CLK(rise) core_clk setup   -0.459
core/be/be_mem/dtlb/vtag_cam/mem_reg_6__22_/D CLK(rise) core_clk setup    -0.446
core/be/be_mem/dtlb/vtag_cam/mem_reg_5__22_/D CLK(rise) core_clk setup    -0.445
core/be/be_mem/dtlb/vtag_cam/mem_reg_1__22_/D CLK(rise) core_clk setup    -0.439
core/be/be_mem/dtlb/vtag_cam/mem_reg_3__22_/D CLK(rise) core_clk setup    -0.438
core/be/be_mem/dtlb/vtag_cam/mem_reg_0__22_/D CLK(rise) core_clk setup    -0.438
core/be/be_mem/dtlb/vtag_cam/mem_reg_4__22_/D CLK(rise) core_clk setup    -0.438
core/be/be_mem/dtlb/vtag_cam/mem_reg_2__22_/D CLK(rise) core_clk setup    -0.437
core/be/be_mem/dtlb/vtag_cam/mem_reg_7__22_/D CLK(rise) core_clk setup    -0.425
core/be/be_mem/dtlb/miss_vtag_reg/data_r_reg_22_/D CLK(rise) core_clk setup   -0.424
core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/D CLK(rise) core_clk setup   -0.415
core/be/be_calculator/exc_stage_reg/data_r_reg_1_/D CLK(rise) core_clk setup   -0.346
core/be/be_mem/dtlb/vtag_cam/mem_reg_4__21_/D CLK(rise) core_clk setup    -0.315
core/be/be_mem/dtlb/vtag_cam/mem_reg_6__21_/D CLK(rise) core_clk setup    -0.313
core/be/be_mem/dtlb/vtag_cam/mem_reg_0__21_/D CLK(rise) core_clk setup    -0.311
core/be/be_mem/dtlb/miss_vtag_reg/data_r_reg_21_/D CLK(rise) core_clk setup   -0.309
core/be/be_mem/dtlb/vtag_cam/mem_reg_1__21_/D CLK(rise) core_clk setup    -0.303
core/be/be_mem/dtlb/vtag_cam/mem_reg_2__21_/D CLK(rise) core_clk setup    -0.303
core/be/be_mem/dtlb/vtag_cam/mem_reg_5__21_/D CLK(rise) core_clk setup    -0.300
core/be/be_mem/dtlb/vtag_cam/mem_reg_7__21_/D CLK(rise) core_clk setup    -0.299
core/be/be_mem/dtlb/vtag_cam/mem_reg_3__21_/D CLK(rise) core_clk setup    -0.297
core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/D CLK(rise) core_clk setup   -0.223
core/be/be_mem/dtlb/vtag_cam/mem_reg_4__20_/D CLK(rise) core_clk setup    -0.208
core/be/be_mem/dtlb/vtag_cam/mem_reg_6__20_/D CLK(rise) core_clk setup    -0.208
core/be/be_mem/dtlb/vtag_cam/mem_reg_0__20_/D CLK(rise) core_clk setup    -0.199
core/be/be_mem/dtlb/vtag_cam/mem_reg_1__20_/D CLK(rise) core_clk setup    -0.199
core/be/be_mem/dtlb/miss_vtag_reg/data_r_reg_20_/D CLK(rise) core_clk setup   -0.195
core/be/be_mem/dtlb/vtag_cam/mem_reg_3__19_/D CLK(rise) core_clk setup    -0.194
core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/D CLK(rise) core_clk setup   -0.193
core/be/be_mem/dtlb/vtag_cam/mem_reg_5__20_/D CLK(rise) core_clk setup    -0.191
core/be/be_mem/dtlb/vtag_cam/mem_reg_3__20_/D CLK(rise) core_clk setup    -0.191
core/be/be_mem/dtlb/vtag_cam/mem_reg_7__20_/D CLK(rise) core_clk setup    -0.191
core/be/be_mem/dtlb/vtag_cam/mem_reg_2__20_/D CLK(rise) core_clk setup    -0.190
core/be/be_mem/dtlb/vtag_cam/mem_reg_5__19_/D CLK(rise) core_clk setup    -0.188
core/be/be_mem/dtlb/vtag_cam/mem_reg_7__19_/D CLK(rise) core_clk setup    -0.173
core/be/be_mem/dtlb/vtag_cam/mem_reg_2__19_/D CLK(rise) core_clk setup    -0.166
core/be/be_mem/dtlb/vtag_cam/mem_reg_1__19_/D CLK(rise) core_clk setup    -0.166
core/be/be_mem/dtlb/vtag_cam/mem_reg_4__19_/D CLK(rise) core_clk setup    -0.159
core/be/be_mem/dtlb/vtag_cam/mem_reg_0__19_/D CLK(rise) core_clk setup    -0.158
core/be/be_mem/dtlb/vtag_cam/mem_reg_6__19_/D CLK(rise) core_clk setup    -0.156
core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_2_/D CLK(rise) core_clk hold   -0.145
core/fe_queue_fifo/wptr/ptr_r_reg_0_/D CLK(rise) core_clk hold            -0.145
core/be/be_mem/dtlb/miss_vtag_reg/data_r_reg_19_/D CLK(rise) core_clk setup   -0.144
core/fe_queue_fifo/cptr/ptr_r_reg_3_/D CLK(rise) core_clk hold            -0.144
core/fe_queue_fifo/cptr/ptr_r_reg_0_/D CLK(rise) core_clk hold            -0.144
core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_0_/D CLK(rise) core_clk hold   -0.144
core/fe_queue_fifo/wptr/ptr_r_reg_1_/D CLK(rise) core_clk hold            -0.144
core/fe_queue_fifo/cptr/ptr_r_reg_1_/D CLK(rise) core_clk hold            -0.143
core/fe_queue_fifo/wptr/ptr_r_reg_3_/D CLK(rise) core_clk hold            -0.142
core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_3_/D CLK(rise) core_clk hold   -0.142
core/fe_queue_fifo/cptr/ptr_r_reg_2_/D CLK(rise) core_clk hold            -0.140
core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_1_/D CLK(rise) core_clk hold   -0.138
core/fe_queue_fifo/wptr/ptr_r_reg_2_/D CLK(rise) core_clk hold            -0.138
core/be/be_mem/dcache/uncached_load_data_r_reg_58_/D CLK(rise) core_clk hold   -0.073
core/be/be_mem/dcache/uncached_load_data_r_reg_55_/D CLK(rise) core_clk hold   -0.071
core/be/be_mem/dcache/uncached_load_data_r_reg_4_/D CLK(rise) core_clk hold   -0.068
core/be/be_mem/dcache/uncached_load_data_r_reg_18_/D CLK(rise) core_clk hold   -0.065
core/be/be_mem/dcache/uncached_load_data_r_reg_10_/D CLK(rise) core_clk hold   -0.065
core/be/be_mem/dcache/uncached_load_data_r_reg_28_/D CLK(rise) core_clk hold   -0.063
core/be/be_mem/dcache/uncached_load_data_r_reg_7_/D CLK(rise) core_clk hold   -0.062
core/be/be_mem/dcache/uncached_load_data_r_reg_40_/D CLK(rise) core_clk hold   -0.061
core/be/be_mem/dcache/uncached_load_data_r_reg_25_/D CLK(rise) core_clk hold   -0.060
core/be/be_mem/dcache/stat_mem/macro_mem/CSB1 CE1(rise) core_clk hold     -0.060
core/be/be_mem/dcache/uncached_load_data_r_reg_47_/D CLK(rise) core_clk hold   -0.059
core/be/be_mem/dcache/uncached_load_data_r_reg_21_/D CLK(rise) core_clk hold   -0.058
core/be/be_mem/dcache/uncached_load_data_r_reg_2_/D CLK(rise) core_clk hold   -0.056
core/be/be_mem/dcache/uncached_load_data_r_reg_59_/D CLK(rise) core_clk hold   -0.056
core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/D CLK(rise) core_clk setup   -0.055
core/be/be_mem/dcache/uncached_load_data_r_reg_0_/D CLK(rise) core_clk hold   -0.054
core/be/be_mem/dcache/uncached_load_data_r_reg_62_/D CLK(rise) core_clk hold   -0.053
core/be/be_mem/dtlb/vtag_cam/mem_reg_0__18_/D CLK(rise) core_clk setup    -0.052
core/be/be_mem/dcache/uncached_load_data_r_reg_27_/D CLK(rise) core_clk hold   -0.050
core/be/be_mem/dcache/uncached_load_data_r_reg_3_/D CLK(rise) core_clk hold   -0.049
core/be/be_mem/dcache/uncached_load_data_r_reg_53_/D CLK(rise) core_clk hold   -0.048
core/be/be_mem/dcache/uncached_load_data_r_reg_63_/D CLK(rise) core_clk hold   -0.044
core/be/be_mem/dcache/uncached_load_data_r_reg_46_/D CLK(rise) core_clk hold   -0.042
core/be/be_mem/dcache/uncached_load_data_r_reg_16_/D CLK(rise) core_clk hold   -0.042
core/be/be_mem/dcache/uncached_load_data_r_reg_17_/D CLK(rise) core_clk hold   -0.042
core/be/be_mem/dcache/uncached_load_data_r_reg_38_/D CLK(rise) core_clk hold   -0.042
core/be/be_mem/dcache/uncached_load_data_r_reg_39_/D CLK(rise) core_clk hold   -0.042
core/be/be_mem/dcache/uncached_load_data_r_reg_22_/D CLK(rise) core_clk hold   -0.041
core/be/be_mem/dcache/uncached_load_data_r_reg_33_/D CLK(rise) core_clk hold   -0.040
core/be/be_mem/dtlb/vtag_cam/mem_reg_5__18_/D CLK(rise) core_clk setup    -0.039
core/be/be_mem/dcache/uncached_load_data_r_reg_44_/D CLK(rise) core_clk hold   -0.039
core/be/be_mem/dcache/uncached_load_data_r_reg_29_/D CLK(rise) core_clk hold   -0.039
core/be/be_mem/dtlb/vtag_cam/mem_reg_6__18_/D CLK(rise) core_clk setup    -0.039
core/be/be_mem/dtlb/vtag_cam/mem_reg_1__18_/D CLK(rise) core_clk setup    -0.038
core/be/be_mem/dcache/uncached_load_data_r_reg_9_/D CLK(rise) core_clk hold   -0.038
core/be/be_mem/dtlb/vtag_cam/mem_reg_2__18_/D CLK(rise) core_clk setup    -0.037
core/be/be_mem/dcache/uncached_load_data_r_reg_11_/D CLK(rise) core_clk hold   -0.037
core/be/be_mem/dcache/uncached_load_data_r_reg_36_/D CLK(rise) core_clk hold   -0.037
core/be/be_mem/dcache/uncached_load_data_r_reg_32_/D CLK(rise) core_clk hold   -0.037
core/be/be_mem/dcache/uncached_load_data_r_reg_30_/D CLK(rise) core_clk hold   -0.037
core/be/be_mem/dtlb/vtag_cam/mem_reg_7__18_/D CLK(rise) core_clk setup    -0.036
core/be/be_mem/dcache/uncached_load_data_r_reg_5_/D CLK(rise) core_clk hold   -0.035
core/be/be_mem/dcache/uncached_load_data_r_reg_20_/D CLK(rise) core_clk hold   -0.035
core/be/be_mem/dcache/uncached_load_data_r_reg_49_/D CLK(rise) core_clk hold   -0.034
core/be/be_mem/dtlb/vtag_cam/mem_reg_4__18_/D CLK(rise) core_clk setup    -0.034
core/be/be_mem/dtlb/vtag_cam/mem_reg_3__18_/D CLK(rise) core_clk setup    -0.032
core/be/be_mem/dcache/uncached_load_data_r_reg_42_/D CLK(rise) core_clk hold   -0.032
core/be/be_mem/dcache/uncached_load_data_r_reg_41_/D CLK(rise) core_clk hold   -0.032
core/be/be_mem/dtlb/miss_vtag_reg/data_r_reg_18_/D CLK(rise) core_clk setup   -0.032
core/be/be_mem/dcache/uncached_load_data_r_reg_24_/D CLK(rise) core_clk hold   -0.031
core/be/be_mem/dcache/uncached_load_data_r_reg_8_/D CLK(rise) core_clk hold   -0.030
core/be/be_mem/dcache/uncached_load_data_r_reg_34_/D CLK(rise) core_clk hold   -0.030
core/be/be_mem/dcache/uncached_load_data_r_reg_56_/D CLK(rise) core_clk hold   -0.028
core/be/be_mem/dcache/uncached_load_data_r_reg_13_/D CLK(rise) core_clk hold   -0.028
core/be/be_mem/dcache/uncached_load_data_r_reg_48_/D CLK(rise) core_clk hold   -0.027
core/be/be_mem/dcache/uncached_load_data_r_reg_23_/D CLK(rise) core_clk hold   -0.027
core/be/be_mem/dcache/uncached_load_data_r_reg_26_/D CLK(rise) core_clk hold   -0.027
core/be/be_mem/dcache/uncached_load_data_r_reg_15_/D CLK(rise) core_clk hold   -0.026
core/be/be_mem/dcache/uncached_load_data_r_reg_50_/D CLK(rise) core_clk hold   -0.025
core/be/be_mem/dcache/uncached_load_data_r_reg_31_/D CLK(rise) core_clk hold   -0.024
core/be/be_mem/dcache/uncached_load_data_r_reg_60_/D CLK(rise) core_clk hold   -0.022
core/be/be_mem/dcache/uncached_load_data_r_reg_37_/D CLK(rise) core_clk hold   -0.021
core/be/be_mem/dcache/uncached_load_data_r_reg_1_/D CLK(rise) core_clk hold   -0.019
core/be/be_mem/dcache/uncached_load_data_r_reg_19_/D CLK(rise) core_clk hold   -0.018
core/be/be_mem/dcache/uncached_load_data_r_reg_12_/D CLK(rise) core_clk hold   -0.017
core/be/be_mem/dcache/uncached_load_data_r_reg_6_/D CLK(rise) core_clk hold   -0.015
core/be/be_mem/dcache/uncached_load_data_r_reg_14_/D CLK(rise) core_clk hold   -0.013
core/be/be_mem/dcache/uncached_load_data_r_reg_54_/D CLK(rise) core_clk hold   -0.012
core/be/be_mem/dcache/uncached_load_data_r_reg_61_/D CLK(rise) core_clk hold   -0.004
1
