====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 162                                    |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 0                                      |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 1                                      |
| Number of VT Class                                      | 1                                      |
| Number of Clocks                                        | 0                                      |
| Number of Dont Touch Cells                              | 97                                     |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 32 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'samul_v2'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'samul_v2' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'samul_v2_DW01_sub_0'
  Processing 'samul_v2_DW01_add_0'
  Processing 'samul_v2_DW01_add_1'
  Processing 'samul_v2_DW01_add_2'
  Processing 'samul_v2_DW01_add_3'
  Processing 'samul_v2_DW01_add_4'
  Processing 'samul_v2_DW01_add_5'
  Processing 'samul_v2_DW01_add_6'
  Processing 'samul_v2_DW01_add_7'
  Processing 'samul_v2_DW01_add_8'
  Processing 'samul_v2_DW01_add_9'
  Processing 'samul_v2_DW01_add_10'
  Processing 'samul_v2_DW01_add_11'
  Processing 'samul_v2_DW01_add_12'
  Processing 'samul_v2_DW01_add_13'
  Processing 'samul_v2_DW01_add_14'
  Processing 'samul_v2_DW02_mult_0'
  Processing 'samul_v2_DW01_add_15'
  Processing 'samul_v2_DW02_mult_1'
  Processing 'samul_v2_DW02_mult_2'
  Processing 'samul_v2_DW01_add_16'
  Processing 'samul_v2_DW02_mult_3'
  Processing 'samul_v2_DW02_mult_4'
  Processing 'samul_v2_DW01_add_17'
  Processing 'samul_v2_DW02_mult_5'
  Processing 'samul_v2_DW02_mult_6'
  Processing 'samul_v2_DW01_add_18'
  Processing 'samul_v2_DW02_mult_7'
  Processing 'samul_v2_DW02_mult_8'
  Processing 'samul_v2_DW01_add_19'
  Processing 'samul_v2_DW02_mult_9'
  Processing 'samul_v2_DW02_mult_10'
  Processing 'samul_v2_DW01_add_20'
  Processing 'samul_v2_DW02_mult_11'
  Processing 'samul_v2_DW02_mult_12'
  Processing 'samul_v2_DW01_add_21'
  Processing 'samul_v2_DW02_mult_13'
  Processing 'samul_v2_DW02_mult_14'
  Processing 'samul_v2_DW01_add_22'
  Processing 'samul_v2_DW02_mult_15'
  Processing 'samul_v2_DW02_mult_16'
  Processing 'samul_v2_DW01_add_23'
  Processing 'samul_v2_DW02_mult_17'
  Processing 'samul_v2_DW02_mult_18'
  Processing 'samul_v2_DW01_add_24'
  Processing 'samul_v2_DW02_mult_19'
  Processing 'samul_v2_DW02_mult_20'
  Processing 'samul_v2_DW01_add_25'
  Processing 'samul_v2_DW02_mult_21'
  Processing 'samul_v2_DW02_mult_22'
  Processing 'samul_v2_DW01_add_26'
  Processing 'samul_v2_DW02_mult_23'
  Processing 'samul_v2_DW02_mult_24'
  Processing 'samul_v2_DW01_add_27'
  Processing 'samul_v2_DW02_mult_25'
  Processing 'samul_v2_DW02_mult_26'
  Processing 'samul_v2_DW01_add_28'
  Processing 'samul_v2_DW02_mult_27'
  Processing 'samul_v2_DW02_mult_28'
  Processing 'samul_v2_DW01_add_29'
  Processing 'samul_v2_DW02_mult_29'
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'samul_v2'
  Mapping 'samul_v2'
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   50768.2      0.00       0.0     523.1                          
    0:00:06   50768.2      0.00       0.0     523.1                          
    0:00:06   50768.2      0.00       0.0     523.1                          
    0:00:06   50768.2      0.00       0.0     523.1                          
    0:00:06   50768.2      0.00       0.0     523.1                          
    0:00:07   49717.6      0.00       0.0     524.0                          
    0:00:07   49717.6      0.00       0.0     524.0                          
    0:00:07   49717.6      0.00       0.0     524.0                          
    0:00:07   49717.6      0.00       0.0     524.0                          
    0:00:07   49717.6      0.00       0.0     524.0                          
    0:00:07   49752.6      0.00       0.0     185.4                          
    0:00:07   49758.1      0.00       0.0      18.4                          
    0:00:07   49767.3      0.00       0.0       9.3                          
    0:00:07   49769.2      0.00       0.0       0.1                          
    0:00:07   49769.2      0.00       0.0       0.1                          
    0:00:07   49769.2      0.00       0.0       0.1                          
    0:00:07   49769.2      0.00       0.0       0.1                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   49769.2      0.00       0.0       0.1                          
    0:00:07   49769.2      0.00       0.0       0.1                          
    0:00:07   49769.2      0.00       0.0       0.1                          


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   49769.2      0.00       0.0       0.1                          
    0:00:07   49761.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   49761.8      0.00       0.0       0.0                          
    0:00:07   49761.8      0.00       0.0       0.0                          
    0:00:07   47813.5      0.00       0.0       0.0                          
    0:00:07   46151.0      0.00       0.0       0.0                          
    0:00:07   46099.4      0.00       0.0       0.0                          
    0:00:07   46099.4      0.00       0.0       0.0                          
    0:00:07   46099.4      0.00       0.0       0.0                          
    0:00:07   46099.4      0.00       0.0       0.0                          
    0:00:07   46075.4      0.00       0.0       0.0                          
    0:00:07   46075.4      0.00       0.0       0.0                          
    0:00:07   46075.4      0.00       0.0       0.0                          
    0:00:07   46075.4      0.00       0.0       0.0                          
    0:00:07   46075.4      0.00       0.0       0.0                          
    0:00:07   46075.4      0.00       0.0       0.0                          
Loading db file '/home/user37/Downloads/Lab4/ref/models/saed90nm_typ_ht.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
