
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Liberty frontend: /home/bala/OpenRAM/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/syn/RAM128_1RW1R/nl/RAM128_1RW1R.nl.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/syn/RAM128_1RW1R/nl/RAM128_1RW1R.nl.v' to AST representation.
Generating RTLIL representation for module `\RAM128_1RW1R'.
Successfully finished Verilog frontend.
[INFO] Using SDC file '/home/bala/git_stuff/internship/syn/librelane/runs/final/06-yosys-synthesis/synthesis.abc.sdc' for ABCâ€¦

3. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/src/adder.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/src/adder.v' to AST representation.
Storing AST representation for module `$abstract\adder'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/src/alu.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/src/alu.v' to AST representation.
Storing AST representation for module `$abstract\alu'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/src/branch_unit.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/src/branch_unit.v' to AST representation.
Storing AST representation for module `$abstract\branch_unit'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/src/control_unit.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/src/control_unit.v' to AST representation.
Storing AST representation for module `$abstract\control_unit'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/src/data_memory.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/src/data_memory.v' to AST representation.
Storing AST representation for module `$abstract\data_memory'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/src/decode.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/src/decode.v' to AST representation.
Storing AST representation for module `$abstract\decode'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/src/execute.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/src/execute.v' to AST representation.
Storing AST representation for module `$abstract\execute'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/src/fetch.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/src/fetch.v' to AST representation.
Storing AST representation for module `$abstract\fetch'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/src/ff.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/src/ff.v' to AST representation.
Storing AST representation for module `$abstract\ff'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/src/hazard.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/src/hazard.v' to AST representation.
Storing AST representation for module `$abstract\hazard'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/src/imm_ext.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/src/imm_ext.v' to AST representation.
Storing AST representation for module `$abstract\imm_ext'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/src/instr_mem.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/src/instr_mem.v' to AST representation.
Storing AST representation for module `$abstract\instr_mem'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/src/memory.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/src/memory.v' to AST representation.
Storing AST representation for module `$abstract\memory'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/src/mt_cpu.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/src/mt_cpu.v' to AST representation.
Storing AST representation for module `$abstract\mt_cpu'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/src/mt_pc.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/src/mt_pc.v' to AST representation.
Storing AST representation for module `$abstract\mt_pc'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/src/mt_reg_file.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/src/mt_reg_file.v' to AST representation.
Storing AST representation for module `$abstract\mt_reg_file'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/src/mux3.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/src/mux3.v' to AST representation.
Storing AST representation for module `$abstract\mux3'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/src/pl_reg_de.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/src/pl_reg_de.v' to AST representation.
Storing AST representation for module `$abstract\pl_reg_de'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/src/pl_reg_em.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/src/pl_reg_em.v' to AST representation.
Storing AST representation for module `$abstract\pl_reg_em'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/src/pl_reg_fd.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/src/pl_reg_fd.v' to AST representation.
Storing AST representation for module `$abstract\pl_reg_fd'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/src/pl_reg_mw.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/src/pl_reg_mw.v' to AST representation.
Storing AST representation for module `$abstract\pl_reg_mw'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/src/reg_file.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/src/reg_file.v' to AST representation.
Storing AST representation for module `$abstract\reg_file'.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/src/reset_ff.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/src/reset_ff.v' to AST representation.
Storing AST representation for module `$abstract\reset_ff'.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/src/thread_sel.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/src/thread_sel.v' to AST representation.
Storing AST representation for module `$abstract\thread_sel'.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/src/writeback.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/src/writeback.v' to AST representation.
Storing AST representation for module `$abstract\writeback'.
Successfully finished Verilog frontend.

28. Executing Verilog-2005 frontend: /home/bala/git_stuff/internship/src/tgrp_switcher.v
Parsing SystemVerilog input from `/home/bala/git_stuff/internship/src/tgrp_switcher.v' to AST representation.
Storing AST representation for module `$abstract\tgrp_switcher'.
Successfully finished Verilog frontend.

29. Executing HIERARCHY pass (managing design hierarchy).

30. Executing AST frontend in derive mode using pre-parsed AST for module `\mt_cpu'.
Generating RTLIL representation for module `\mt_cpu'.

30.1. Analyzing design hierarchy..
Top module:  \mt_cpu
Parameter \NUM_THREADS = 4

30.2. Executing AST frontend in derive mode using pre-parsed AST for module `\tgrp_switcher'.
Parameter \NUM_THREADS = 4
Generating RTLIL representation for module `$paramod\tgrp_switcher\NUM_THREADS=s32'00000000000000000000000000000100'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \NUM_THREADS = 4

30.3. Executing AST frontend in derive mode using pre-parsed AST for module `\writeback'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \NUM_THREADS = 4
Generating RTLIL representation for module `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\writeback'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \NUM_THREADS = 4

30.4. Executing AST frontend in derive mode using pre-parsed AST for module `\pl_reg_mw'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \NUM_THREADS = 4
Generating RTLIL representation for module `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \DMEM_SIZE = 64
Parameter \NUM_THREADS = 4

30.5. Executing AST frontend in derive mode using pre-parsed AST for module `\memory'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \DMEM_SIZE = 64
Parameter \NUM_THREADS = 4
Generating RTLIL representation for module `$paramod$9bd54d34751587cd62f1f62f651d520dae89b988\memory'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \NUM_THREADS = 4

30.6. Executing AST frontend in derive mode using pre-parsed AST for module `\pl_reg_em'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \NUM_THREADS = 4
Generating RTLIL representation for module `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em'.
Parameter \DATA_WIDTH = 32
Parameter \ADDRESS_WIDTH = 32
Parameter \NUM_THREADS = 4

30.7. Executing AST frontend in derive mode using pre-parsed AST for module `\execute'.
Parameter \DATA_WIDTH = 32
Parameter \ADDRESS_WIDTH = 32
Parameter \NUM_THREADS = 4
Generating RTLIL representation for module `$paramod$9a06a94f5d6d491730ccc224abeb95127ef5a2b5\execute'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \NUM_THREADS = 4

30.8. Executing AST frontend in derive mode using pre-parsed AST for module `\pl_reg_de'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \NUM_THREADS = 4
Generating RTLIL representation for module `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \NUM_THREADS = 4

30.9. Executing AST frontend in derive mode using pre-parsed AST for module `\decode'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \NUM_THREADS = 4
Generating RTLIL representation for module `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\decode'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \NUM_THREADS = 4

30.10. Executing AST frontend in derive mode using pre-parsed AST for module `\pl_reg_fd'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \NUM_THREADS = 4
Generating RTLIL representation for module `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd'.
Parameter \DATA_WIDTH = 32
Parameter \ADDRESS_WIDTH = 32
Parameter \IMEM_SIZE = 1024
Parameter \NUM_THREADS = 4

30.11. Executing AST frontend in derive mode using pre-parsed AST for module `\fetch'.
Parameter \DATA_WIDTH = 32
Parameter \ADDRESS_WIDTH = 32
Parameter \IMEM_SIZE = 1024
Parameter \NUM_THREADS = 4
Generating RTLIL representation for module `$paramod$8d44bebdd17de9d959a4b7b91e4dac5025de3aa9\fetch'.

30.12. Analyzing design hierarchy..
Top module:  \mt_cpu
Used module:     $paramod\tgrp_switcher\NUM_THREADS=s32'00000000000000000000000000000100
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\writeback
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw
Used module:     $paramod$9bd54d34751587cd62f1f62f651d520dae89b988\memory
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em
Used module:     $paramod$9a06a94f5d6d491730ccc224abeb95127ef5a2b5\execute
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\decode
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd
Used module:     $paramod$8d44bebdd17de9d959a4b7b91e4dac5025de3aa9\fetch
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \MEM_SIZE = 1024

30.13. Executing AST frontend in derive mode using pre-parsed AST for module `\instr_mem'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \MEM_SIZE = 1024
Generating RTLIL representation for module `$paramod$52593bf02753086e7d14630480121475a488d2f1\instr_mem'.
Parameter \NUM_THREADS = 4
Parameter \NUM_THREAD_GRPS = 2
Parameter \ADDRESS_WIDTH = 32

30.14. Executing AST frontend in derive mode using pre-parsed AST for module `\mt_pc'.
Parameter \NUM_THREADS = 4
Parameter \NUM_THREAD_GRPS = 2
Parameter \ADDRESS_WIDTH = 32
Generating RTLIL representation for module `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc'.
Parameter \NUM_THREADS = 4

30.15. Executing AST frontend in derive mode using pre-parsed AST for module `\thread_sel'.
Parameter \NUM_THREADS = 4
Generating RTLIL representation for module `$paramod\thread_sel\NUM_THREADS=s32'00000000000000000000000000000100'.

30.16. Executing AST frontend in derive mode using pre-parsed AST for module `\imm_ext'.
Generating RTLIL representation for module `\imm_ext'.
Parameter \NUM_THREADS = 4
Parameter \DATA_WIDTH = 32

30.17. Executing AST frontend in derive mode using pre-parsed AST for module `\mt_reg_file'.
Parameter \NUM_THREADS = 4
Parameter \DATA_WIDTH = 32
Generating RTLIL representation for module `$paramod$943188ca874a7402dfde14ae7640ad1aff1927d6\mt_reg_file'.

30.18. Executing AST frontend in derive mode using pre-parsed AST for module `\control_unit'.
Generating RTLIL representation for module `\control_unit'.
Parameter \DATA_WIDTH = 32

30.19. Executing AST frontend in derive mode using pre-parsed AST for module `\branch_unit'.
Parameter \DATA_WIDTH = 32
Generating RTLIL representation for module `$paramod\branch_unit\DATA_WIDTH=s32'00000000000000000000000000100000'.
Parameter \DATA_WIDTH = 32

30.20. Executing AST frontend in derive mode using pre-parsed AST for module `\alu'.
Parameter \DATA_WIDTH = 32
Generating RTLIL representation for module `$paramod\alu\DATA_WIDTH=s32'00000000000000000000000000100000'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \MEM_SIZE = 64

30.21. Executing AST frontend in derive mode using pre-parsed AST for module `\data_memory'.
Parameter \ADDRESS_WIDTH = 32
Parameter \DATA_WIDTH = 32
Parameter \MEM_SIZE = 64
Generating RTLIL representation for module `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory'.
Parameter \DATA_WIDTH = 32

30.22. Executing AST frontend in derive mode using pre-parsed AST for module `\mux3'.
Parameter \DATA_WIDTH = 32
Generating RTLIL representation for module `$paramod\mux3\DATA_WIDTH=s32'00000000000000000000000000100000'.

30.23. Analyzing design hierarchy..
Top module:  \mt_cpu
Used module:     $paramod\tgrp_switcher\NUM_THREADS=s32'00000000000000000000000000000100
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\writeback
Used module:         $paramod\mux3\DATA_WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw
Used module:     $paramod$9bd54d34751587cd62f1f62f651d520dae89b988\memory
Used module:         $paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em
Used module:     $paramod$9a06a94f5d6d491730ccc224abeb95127ef5a2b5\execute
Used module:         $paramod\branch_unit\DATA_WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\alu\DATA_WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\decode
Used module:         \imm_ext
Used module:         $paramod$943188ca874a7402dfde14ae7640ad1aff1927d6\mt_reg_file
Used module:         \control_unit
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd
Used module:     $paramod$8d44bebdd17de9d959a4b7b91e4dac5025de3aa9\fetch
Used module:         $paramod$52593bf02753086e7d14630480121475a488d2f1\instr_mem
Used module:         $paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc
Used module:         $paramod\thread_sel\NUM_THREADS=s32'00000000000000000000000000000100

30.24. Analyzing design hierarchy..
Top module:  \mt_cpu
Used module:     $paramod\tgrp_switcher\NUM_THREADS=s32'00000000000000000000000000000100
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\writeback
Used module:         $paramod\mux3\DATA_WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw
Used module:     $paramod$9bd54d34751587cd62f1f62f651d520dae89b988\memory
Used module:         $paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em
Used module:     $paramod$9a06a94f5d6d491730ccc224abeb95127ef5a2b5\execute
Used module:         $paramod\branch_unit\DATA_WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\alu\DATA_WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\decode
Used module:         \imm_ext
Used module:         $paramod$943188ca874a7402dfde14ae7640ad1aff1927d6\mt_reg_file
Used module:         \control_unit
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd
Used module:     $paramod$8d44bebdd17de9d959a4b7b91e4dac5025de3aa9\fetch
Used module:         $paramod$52593bf02753086e7d14630480121475a488d2f1\instr_mem
Used module:         $paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc
Used module:         $paramod\thread_sel\NUM_THREADS=s32'00000000000000000000000000000100
Removing unused module `$abstract\tgrp_switcher'.
Removing unused module `$abstract\writeback'.
Removing unused module `$abstract\thread_sel'.
Removing unused module `$abstract\reset_ff'.
Removing unused module `$abstract\reg_file'.
Removing unused module `$abstract\pl_reg_mw'.
Removing unused module `$abstract\pl_reg_fd'.
Removing unused module `$abstract\pl_reg_em'.
Removing unused module `$abstract\pl_reg_de'.
Removing unused module `$abstract\mux3'.
Removing unused module `$abstract\mt_reg_file'.
Removing unused module `$abstract\mt_pc'.
Removing unused module `$abstract\mt_cpu'.
Removing unused module `$abstract\memory'.
Removing unused module `$abstract\instr_mem'.
Removing unused module `$abstract\imm_ext'.
Removing unused module `$abstract\hazard'.
Removing unused module `$abstract\ff'.
Removing unused module `$abstract\fetch'.
Removing unused module `$abstract\execute'.
Removing unused module `$abstract\decode'.
Removing unused module `$abstract\data_memory'.
Removing unused module `$abstract\control_unit'.
Removing unused module `$abstract\branch_unit'.
Removing unused module `$abstract\alu'.
Removing unused module `$abstract\adder'.
Removed 26 unused modules.
Warning: Resizing cell port mt_cpu.tgrp_switch.tid_stalled from 32 bits to 2 bits.
Warning: Resizing cell port mt_cpu.fetch_stage.tid_stalled from 32 bits to 2 bits.
Renaming module mt_cpu to mt_cpu.

31. Generating Graphviz representation of design.
Writing dot description to `/home/bala/git_stuff/internship/syn/librelane/runs/final/06-yosys-synthesis/hierarchy.dot'.
Dumping module mt_cpu to page 1.

32. Executing TRIBUF pass.

33. Executing HIERARCHY pass (managing design hierarchy).

33.1. Analyzing design hierarchy..
Top module:  \mt_cpu
Used module:     $paramod\tgrp_switcher\NUM_THREADS=s32'00000000000000000000000000000100
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\writeback
Used module:         $paramod\mux3\DATA_WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw
Used module:     $paramod$9bd54d34751587cd62f1f62f651d520dae89b988\memory
Used module:         $paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em
Used module:     $paramod$9a06a94f5d6d491730ccc224abeb95127ef5a2b5\execute
Used module:         $paramod\branch_unit\DATA_WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\alu\DATA_WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\decode
Used module:         \imm_ext
Used module:         $paramod$943188ca874a7402dfde14ae7640ad1aff1927d6\mt_reg_file
Used module:         \control_unit
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd
Used module:     $paramod$8d44bebdd17de9d959a4b7b91e4dac5025de3aa9\fetch
Used module:         $paramod$52593bf02753086e7d14630480121475a488d2f1\instr_mem
Used module:         $paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc
Used module:         $paramod\thread_sel\NUM_THREADS=s32'00000000000000000000000000000100

33.2. Analyzing design hierarchy..
Top module:  \mt_cpu
Used module:     $paramod\tgrp_switcher\NUM_THREADS=s32'00000000000000000000000000000100
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\writeback
Used module:         $paramod\mux3\DATA_WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw
Used module:     $paramod$9bd54d34751587cd62f1f62f651d520dae89b988\memory
Used module:         $paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em
Used module:     $paramod$9a06a94f5d6d491730ccc224abeb95127ef5a2b5\execute
Used module:         $paramod\branch_unit\DATA_WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\alu\DATA_WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\decode
Used module:         \imm_ext
Used module:         $paramod$943188ca874a7402dfde14ae7640ad1aff1927d6\mt_reg_file
Used module:         \control_unit
Used module:     $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd
Used module:     $paramod$8d44bebdd17de9d959a4b7b91e4dac5025de3aa9\fetch
Used module:         $paramod$52593bf02753086e7d14630480121475a488d2f1\instr_mem
Used module:         $paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc
Used module:         $paramod\thread_sel\NUM_THREADS=s32'00000000000000000000000000000100
Removed 0 unused modules.

34. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$52593bf02753086e7d14630480121475a488d2f1\instr_mem.$proc$/home/bala/git_stuff/internship/src/instr_mem.v:0$24'.
Cleaned up 0 empty switches.

35. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/bala/git_stuff/internship/src/imm_ext.v:29$118 in module imm_ext.
Marked 1 switch rules as full_case in process $proc$/home/bala/git_stuff/internship/src/thread_sel.v:9$116 in module $paramod\thread_sel\NUM_THREADS=s32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$/home/bala/git_stuff/internship/src/mt_pc.v:32$40 in module $paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.
Marked 1 switch rules as full_case in process $proc$/home/bala/git_stuff/internship/src/pl_reg_fd.v:19$20 in module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd.
Marked 1 switch rules as full_case in process $proc$/home/bala/git_stuff/internship/src/pl_reg_de.v:37$18 in module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.
Marked 1 switch rules as full_case in process $proc$/home/bala/git_stuff/internship/src/pl_reg_em.v:32$12 in module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.
Marked 1 switch rules as full_case in process $proc$/home/bala/git_stuff/internship/src/pl_reg_mw.v:28$10 in module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.
Marked 1 switch rules as full_case in process $proc$/home/bala/git_stuff/internship/src/tgrp_switcher.v:13$8 in module $paramod\tgrp_switcher\NUM_THREADS=s32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$/home/bala/git_stuff/internship/src/mux3.v:9$460 in module $paramod\mux3\DATA_WIDTH=s32'00000000000000000000000000100000.
Removed 1 dead cases from process $proc$/home/bala/git_stuff/internship/src/data_memory.v:69$243 in module $paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.
Marked 4 switch rules as full_case in process $proc$/home/bala/git_stuff/internship/src/data_memory.v:69$243 in module $paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.
Removed 2 dead cases from process $proc$/home/bala/git_stuff/internship/src/data_memory.v:30$240 in module $paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.
Marked 3 switch rules as full_case in process $proc$/home/bala/git_stuff/internship/src/data_memory.v:30$240 in module $paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.
Marked 1 switch rules as full_case in process $proc$/home/bala/git_stuff/internship/src/alu.v:9$153 in module $paramod\alu\DATA_WIDTH=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$/home/bala/git_stuff/internship/src/branch_unit.v:9$146 in module $paramod\branch_unit\DATA_WIDTH=s32'00000000000000000000000000100000.
Removed 1 dead cases from process $proc$/home/bala/git_stuff/internship/src/control_unit.v:49$142 in module control_unit.
Marked 2 switch rules as full_case in process $proc$/home/bala/git_stuff/internship/src/control_unit.v:49$142 in module control_unit.
Marked 1 switch rules as full_case in process $proc$/home/bala/git_stuff/internship/src/control_unit.v:23$141 in module control_unit.
Removed a total of 4 dead cases.

36. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 120 assignments to connections.

37. Executing PROC_INIT pass (extract init attributes).

38. Executing PROC_ARST pass (detect async resets in processes).

39. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~28 debug messages>

40. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\imm_ext.$proc$/home/bala/git_stuff/internship/src/imm_ext.v:29$118'.
     1/1: $1\imm_val[31:0]
Creating decoders for process `$paramod\thread_sel\NUM_THREADS=s32'00000000000000000000000000000100.$proc$/home/bala/git_stuff/internship/src/thread_sel.v:9$116'.
     1/1: $0\tid[1:0]
Creating decoders for process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/src/mt_pc.v:32$40'.
     1/42: $3$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$114
     2/42: $3$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_DATA[31:0]$113
     3/42: $3$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_ADDR[2:0]$112
     4/42: $2$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$95
     5/42: $2$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_DATA[31:0]$94
     6/42: $2$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_ADDR[2:0]$93
     7/42: $2$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$92
     8/42: $2$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_DATA[31:0]$91
     9/42: $2$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_ADDR[2:0]$90
    10/42: $2$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$89
    11/42: $2$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_DATA[31:0]$88
    12/42: $2$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_ADDR[2:0]$87
    13/42: $2$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$101
    14/42: $2$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_DATA[31:0]$100
    15/42: $2$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_ADDR[2:0]$99
    16/42: $2$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$98
    17/42: $2$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_DATA[31:0]$97
    18/42: $2$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_ADDR[2:0]$96
    19/42: $1\i[31:0]
    20/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$71
    21/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$70
    22/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$69
    23/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$68
    24/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$67
    25/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$66
    26/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$65
    27/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$64
    28/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$86
    29/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_DATA[31:0]$85
    30/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_ADDR[2:0]$84
    31/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$83
    32/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_DATA[31:0]$82
    33/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_ADDR[2:0]$81
    34/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$80
    35/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_DATA[31:0]$79
    36/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_ADDR[2:0]$78
    37/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$77
    38/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_DATA[31:0]$76
    39/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_ADDR[2:0]$75
    40/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$74
    41/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_DATA[31:0]$73
    42/42: $1$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_ADDR[2:0]$72
Creating decoders for process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/src/mt_pc.v:27$38'.
Creating decoders for process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd.$proc$/home/bala/git_stuff/internship/src/pl_reg_fd.v:19$20'.
     1/4: $0\tid_d[1:0]
     2/4: $0\instr_d[31:0]
     3/4: $0\pc_plus4_d[31:0]
     4/4: $0\pc_d[31:0]
Creating decoders for process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/src/pl_reg_de.v:37$18'.
     1/16: $0\pc_plus4_e[31:0]
     2/16: $0\imm_val_e[31:0]
     3/16: $0\rd_e[4:0]
     4/16: $0\pc_e[31:0]
     5/16: $0\rd2_e[31:0]
     6/16: $0\rd1_e[31:0]
     7/16: $0\alu_src_a_e[0:0]
     8/16: $0\alu_src_b_e[0:0]
     9/16: $0\funct3_e[2:0]
    10/16: $0\alu_control_e[3:0]
    11/16: $0\branch_e[0:0]
    12/16: $0\jump_e[0:0]
    13/16: $0\mem_write_e[0:0]
    14/16: $0\res_src_e[1:0]
    15/16: $0\reg_write_e[0:0]
    16/16: $0\tid_e[1:0]
Creating decoders for process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.$proc$/home/bala/git_stuff/internship/src/pl_reg_em.v:32$12'.
     1/9: $0\tid_m[1:0]
     2/9: $0\pc_plus4_m[31:0]
     3/9: $0\rd_m[4:0]
     4/9: $0\write_data_m[31:0]
     5/9: $0\alu_result_m[31:0]
     6/9: $0\funct3_m[2:0]
     7/9: $0\result_src_m[1:0]
     8/9: $0\mem_write_m[0:0]
     9/9: $0\reg_write_m[0:0]
Creating decoders for process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.$proc$/home/bala/git_stuff/internship/src/pl_reg_mw.v:28$10'.
     1/7: $0\pc_plus4_w[31:0]
     2/7: $0\read_data_w[31:0]
     3/7: $0\alu_result_w[31:0]
     4/7: $0\result_src_w[1:0]
     5/7: $0\tid_w[1:0]
     6/7: $0\rd_w[4:0]
     7/7: $0\reg_write_w[0:0]
Creating decoders for process `$paramod\tgrp_switcher\NUM_THREADS=s32'00000000000000000000000000000100.$proc$/home/bala/git_stuff/internship/src/tgrp_switcher.v:13$8'.
     1/1: $0\tgrp_reg[0:0]
Creating decoders for process `$paramod\mux3\DATA_WIDTH=s32'00000000000000000000000000100000.$proc$/home/bala/git_stuff/internship/src/mux3.v:9$460'.
     1/1: $1\out[31:0]
Creating decoders for process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
Creating decoders for process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:69$243'.
     1/64: $3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_EN[31:0]$327
     2/64: $3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_DATA[31:0]$326
     3/64: $3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_ADDR[31:0]$325
     4/64: $3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_EN[31:0]$330
     5/64: $3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_DATA[31:0]$329
     6/64: $3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_ADDR[31:0]$328
     7/64: $3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$315
     8/64: $3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_DATA[31:0]$314
     9/64: $3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_ADDR[31:0]$313
    10/64: $3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$324
    11/64: $3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_DATA[31:0]$323
    12/64: $3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_ADDR[31:0]$322
    13/64: $3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$321
    14/64: $3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_DATA[31:0]$320
    15/64: $3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_ADDR[31:0]$319
    16/64: $3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$318
    17/64: $3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_DATA[31:0]$317
    18/64: $3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_ADDR[31:0]$316
    19/64: $2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$301
    20/64: $2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_DATA[31:0]$300
    21/64: $2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_ADDR[31:0]$299
    22/64: $2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$298
    23/64: $2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_DATA[31:0]$297
    24/64: $2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_ADDR[31:0]$296
    25/64: $2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$295
    26/64: $2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_DATA[31:0]$294
    27/64: $2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_ADDR[31:0]$293
    28/64: $2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$292
    29/64: $2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_DATA[31:0]$291
    30/64: $2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_ADDR[31:0]$290
    31/64: $2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$312
    32/64: $2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_ADDR[31:0]$311
    33/64: $2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$310
    34/64: $2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_DATA[31:0]$309
    35/64: $2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_ADDR[31:0]$308
    36/64: $2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_EN[31:0]$307
    37/64: $2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_DATA[31:0]$306
    38/64: $2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_ADDR[31:0]$305
    39/64: $2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_EN[31:0]$304
    40/64: $2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_DATA[31:0]$303
    41/64: $2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_ADDR[31:0]$302
    42/64: $1$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$289
    43/64: $1$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_ADDR[31:0]$288
    44/64: $1$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$287
    45/64: $1$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_DATA[31:0]$286
    46/64: $1$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_ADDR[31:0]$285
    47/64: $1$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_EN[31:0]$284
    48/64: $1$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_DATA[31:0]$283
    49/64: $1$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_ADDR[31:0]$282
    50/64: $1$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_EN[31:0]$281
    51/64: $1$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_DATA[31:0]$280
    52/64: $1$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_ADDR[31:0]$279
    53/64: $1$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$278
    54/64: $1$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_DATA[31:0]$277
    55/64: $1$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_ADDR[31:0]$276
    56/64: $1$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$275
    57/64: $1$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_DATA[31:0]$274
    58/64: $1$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_ADDR[31:0]$273
    59/64: $1$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$272
    60/64: $1$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_DATA[31:0]$271
    61/64: $1$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_ADDR[31:0]$270
    62/64: $1$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$269
    63/64: $1$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_DATA[31:0]$268
    64/64: $1$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_ADDR[31:0]$267
Creating decoders for process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:30$240'.
     1/3: $3\read_data_m[31:0]
     2/3: $2\read_data_m[31:0]
     3/3: $1\read_data_m[31:0]
Creating decoders for process `$paramod\alu\DATA_WIDTH=s32'00000000000000000000000000100000.$proc$/home/bala/git_stuff/internship/src/alu.v:9$153'.
     1/1: $1\res[31:0]
Creating decoders for process `$paramod\branch_unit\DATA_WIDTH=s32'00000000000000000000000000100000.$proc$/home/bala/git_stuff/internship/src/branch_unit.v:9$146'.
     1/1: $1\branch_result[0:0]
Creating decoders for process `\control_unit.$proc$/home/bala/git_stuff/internship/src/control_unit.v:49$142'.
     1/2: $2\alu_controls[3:0]
     2/2: $1\alu_controls[3:0]
Creating decoders for process `\control_unit.$proc$/home/bala/git_stuff/internship/src/control_unit.v:23$141'.
     1/1: $1\controls[10:0]

41. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\imm_ext.\imm_val' from process `\imm_ext.$proc$/home/bala/git_stuff/internship/src/imm_ext.v:29$118'.
No latch inferred for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.\pc' from process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/src/mt_pc.v:27$38'.
No latch inferred for signal `$paramod\mux3\DATA_WIDTH=s32'00000000000000000000000000100000.\out' from process `$paramod\mux3\DATA_WIDTH=s32'00000000000000000000000000100000.$proc$/home/bala/git_stuff/internship/src/mux3.v:9$460'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.\i' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$166_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$167_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$168_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$169_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$170_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$171_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$172_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$173_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$174_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$175_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$176_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$177_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$178_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$179_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$180_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$181_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$182_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$183_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$184_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$185_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$186_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$187_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$188_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$189_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$190_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$191_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$192_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$193_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$194_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$195_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$196_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$197_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$198_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$199_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$200_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$201_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$202_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$203_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$204_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$205_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$206_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$207_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$208_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$209_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$210_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$211_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$212_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$213_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$214_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$215_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$216_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$217_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$218_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$219_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$220_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$221_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$222_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$223_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$224_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$225_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$226_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$227_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$228_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$229_EN' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
No latch inferred for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.\read_data_m' from process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:30$240'.
No latch inferred for signal `$paramod\alu\DATA_WIDTH=s32'00000000000000000000000000100000.\res' from process `$paramod\alu\DATA_WIDTH=s32'00000000000000000000000000100000.$proc$/home/bala/git_stuff/internship/src/alu.v:9$153'.
No latch inferred for signal `$paramod\branch_unit\DATA_WIDTH=s32'00000000000000000000000000100000.\branch_result' from process `$paramod\branch_unit\DATA_WIDTH=s32'00000000000000000000000000100000.$proc$/home/bala/git_stuff/internship/src/branch_unit.v:9$146'.
No latch inferred for signal `\control_unit.\alu_controls' from process `\control_unit.$proc$/home/bala/git_stuff/internship/src/control_unit.v:49$142'.
No latch inferred for signal `\control_unit.\controls' from process `\control_unit.$proc$/home/bala/git_stuff/internship/src/control_unit.v:23$141'.

42. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\thread_sel\NUM_THREADS=s32'00000000000000000000000000000100.\tid' using process `$paramod\thread_sel\NUM_THREADS=s32'00000000000000000000000000000100.$proc$/home/bala/git_stuff/internship/src/thread_sel.v:9$116'.
  created $dff cell `$procdff$1380' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.\i' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/src/mt_pc.v:32$40'.
  created $dff cell `$procdff$1381' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/src/mt_pc.v:32$40'.
  created $dff cell `$procdff$1382' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/src/mt_pc.v:32$40'.
  created $dff cell `$procdff$1383' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/src/mt_pc.v:32$40'.
  created $dff cell `$procdff$1384' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/src/mt_pc.v:32$40'.
  created $dff cell `$procdff$1385' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/src/mt_pc.v:32$40'.
  created $dff cell `$procdff$1386' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/src/mt_pc.v:32$40'.
  created $dff cell `$procdff$1387' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/src/mt_pc.v:32$40'.
  created $dff cell `$procdff$1388' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/src/mt_pc.v:32$40'.
  created $dff cell `$procdff$1389' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_ADDR' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/src/mt_pc.v:32$40'.
  created $dff cell `$procdff$1390' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_DATA' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/src/mt_pc.v:32$40'.
  created $dff cell `$procdff$1391' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/src/mt_pc.v:32$40'.
  created $dff cell `$procdff$1392' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_ADDR' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/src/mt_pc.v:32$40'.
  created $dff cell `$procdff$1393' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_DATA' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/src/mt_pc.v:32$40'.
  created $dff cell `$procdff$1394' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/src/mt_pc.v:32$40'.
  created $dff cell `$procdff$1395' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_ADDR' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/src/mt_pc.v:32$40'.
  created $dff cell `$procdff$1396' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_DATA' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/src/mt_pc.v:32$40'.
  created $dff cell `$procdff$1397' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/src/mt_pc.v:32$40'.
  created $dff cell `$procdff$1398' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_ADDR' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/src/mt_pc.v:32$40'.
  created $dff cell `$procdff$1399' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_DATA' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/src/mt_pc.v:32$40'.
  created $dff cell `$procdff$1400' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/src/mt_pc.v:32$40'.
  created $dff cell `$procdff$1401' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_ADDR' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/src/mt_pc.v:32$40'.
  created $dff cell `$procdff$1402' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_DATA' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/src/mt_pc.v:32$40'.
  created $dff cell `$procdff$1403' with positive edge clock.
Creating register for signal `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN' using process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/src/mt_pc.v:32$40'.
  created $dff cell `$procdff$1404' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd.\pc_d' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd.$proc$/home/bala/git_stuff/internship/src/pl_reg_fd.v:19$20'.
  created $dff cell `$procdff$1405' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd.\pc_plus4_d' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd.$proc$/home/bala/git_stuff/internship/src/pl_reg_fd.v:19$20'.
  created $dff cell `$procdff$1406' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd.\instr_d' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd.$proc$/home/bala/git_stuff/internship/src/pl_reg_fd.v:19$20'.
  created $dff cell `$procdff$1407' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd.\tid_d' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd.$proc$/home/bala/git_stuff/internship/src/pl_reg_fd.v:19$20'.
  created $dff cell `$procdff$1408' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\tid_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/src/pl_reg_de.v:37$18'.
  created $dff cell `$procdff$1409' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\reg_write_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/src/pl_reg_de.v:37$18'.
  created $dff cell `$procdff$1410' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\res_src_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/src/pl_reg_de.v:37$18'.
  created $dff cell `$procdff$1411' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\mem_write_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/src/pl_reg_de.v:37$18'.
  created $dff cell `$procdff$1412' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\jump_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/src/pl_reg_de.v:37$18'.
  created $dff cell `$procdff$1413' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\branch_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/src/pl_reg_de.v:37$18'.
  created $dff cell `$procdff$1414' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\alu_control_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/src/pl_reg_de.v:37$18'.
  created $dff cell `$procdff$1415' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\funct3_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/src/pl_reg_de.v:37$18'.
  created $dff cell `$procdff$1416' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\alu_src_b_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/src/pl_reg_de.v:37$18'.
  created $dff cell `$procdff$1417' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\alu_src_a_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/src/pl_reg_de.v:37$18'.
  created $dff cell `$procdff$1418' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\rd1_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/src/pl_reg_de.v:37$18'.
  created $dff cell `$procdff$1419' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\rd2_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/src/pl_reg_de.v:37$18'.
  created $dff cell `$procdff$1420' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\pc_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/src/pl_reg_de.v:37$18'.
  created $dff cell `$procdff$1421' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\rd_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/src/pl_reg_de.v:37$18'.
  created $dff cell `$procdff$1422' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\imm_val_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/src/pl_reg_de.v:37$18'.
  created $dff cell `$procdff$1423' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.\pc_plus4_e' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/src/pl_reg_de.v:37$18'.
  created $dff cell `$procdff$1424' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.\reg_write_m' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.$proc$/home/bala/git_stuff/internship/src/pl_reg_em.v:32$12'.
  created $dff cell `$procdff$1425' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.\mem_write_m' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.$proc$/home/bala/git_stuff/internship/src/pl_reg_em.v:32$12'.
  created $dff cell `$procdff$1426' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.\result_src_m' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.$proc$/home/bala/git_stuff/internship/src/pl_reg_em.v:32$12'.
  created $dff cell `$procdff$1427' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.\funct3_m' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.$proc$/home/bala/git_stuff/internship/src/pl_reg_em.v:32$12'.
  created $dff cell `$procdff$1428' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.\alu_result_m' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.$proc$/home/bala/git_stuff/internship/src/pl_reg_em.v:32$12'.
  created $dff cell `$procdff$1429' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.\write_data_m' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.$proc$/home/bala/git_stuff/internship/src/pl_reg_em.v:32$12'.
  created $dff cell `$procdff$1430' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.\rd_m' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.$proc$/home/bala/git_stuff/internship/src/pl_reg_em.v:32$12'.
  created $dff cell `$procdff$1431' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.\pc_plus4_m' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.$proc$/home/bala/git_stuff/internship/src/pl_reg_em.v:32$12'.
  created $dff cell `$procdff$1432' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.\tid_m' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.$proc$/home/bala/git_stuff/internship/src/pl_reg_em.v:32$12'.
  created $dff cell `$procdff$1433' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.\reg_write_w' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.$proc$/home/bala/git_stuff/internship/src/pl_reg_mw.v:28$10'.
  created $dff cell `$procdff$1434' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.\rd_w' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.$proc$/home/bala/git_stuff/internship/src/pl_reg_mw.v:28$10'.
  created $dff cell `$procdff$1435' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.\tid_w' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.$proc$/home/bala/git_stuff/internship/src/pl_reg_mw.v:28$10'.
  created $dff cell `$procdff$1436' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.\result_src_w' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.$proc$/home/bala/git_stuff/internship/src/pl_reg_mw.v:28$10'.
  created $dff cell `$procdff$1437' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.\alu_result_w' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.$proc$/home/bala/git_stuff/internship/src/pl_reg_mw.v:28$10'.
  created $dff cell `$procdff$1438' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.\read_data_w' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.$proc$/home/bala/git_stuff/internship/src/pl_reg_mw.v:28$10'.
  created $dff cell `$procdff$1439' with positive edge clock.
Creating register for signal `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.\pc_plus4_w' using process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.$proc$/home/bala/git_stuff/internship/src/pl_reg_mw.v:28$10'.
  created $dff cell `$procdff$1440' with positive edge clock.
Creating register for signal `$paramod\tgrp_switcher\NUM_THREADS=s32'00000000000000000000000000000100.\tgrp_reg' using process `$paramod\tgrp_switcher\NUM_THREADS=s32'00000000000000000000000000000100.$proc$/home/bala/git_stuff/internship/src/tgrp_switcher.v:13$8'.
  created $dff cell `$procdff$1441' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_ADDR' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1442' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_DATA' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1443' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1444' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_ADDR' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1445' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_DATA' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1446' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1447' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_ADDR' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1448' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_DATA' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1449' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1450' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_ADDR' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1451' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_DATA' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1452' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1453' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_ADDR' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1454' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_DATA' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1455' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_EN' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1456' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_ADDR' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1457' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_DATA' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1458' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_EN' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1459' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_ADDR' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1460' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_DATA' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1461' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1462' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_ADDR' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1463' with positive edge clock.
Creating register for signal `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN' using process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:69$243'.
  created $dff cell `$procdff$1464' with positive edge clock.

43. Executing PROC_MEMWR pass (convert process memory writes to cells).

44. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\imm_ext.$proc$/home/bala/git_stuff/internship/src/imm_ext.v:29$118'.
Removing empty process `imm_ext.$proc$/home/bala/git_stuff/internship/src/imm_ext.v:29$118'.
Found and cleaned up 1 empty switch in `$paramod\thread_sel\NUM_THREADS=s32'00000000000000000000000000000100.$proc$/home/bala/git_stuff/internship/src/thread_sel.v:9$116'.
Removing empty process `$paramod\thread_sel\NUM_THREADS=s32'00000000000000000000000000000100.$proc$/home/bala/git_stuff/internship/src/thread_sel.v:9$116'.
Found and cleaned up 3 empty switches in `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/src/mt_pc.v:32$40'.
Removing empty process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/src/mt_pc.v:32$40'.
Removing empty process `$paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.$proc$/home/bala/git_stuff/internship/src/mt_pc.v:27$38'.
Found and cleaned up 2 empty switches in `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd.$proc$/home/bala/git_stuff/internship/src/pl_reg_fd.v:19$20'.
Removing empty process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd.$proc$/home/bala/git_stuff/internship/src/pl_reg_fd.v:19$20'.
Found and cleaned up 2 empty switches in `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/src/pl_reg_de.v:37$18'.
Removing empty process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.$proc$/home/bala/git_stuff/internship/src/pl_reg_de.v:37$18'.
Found and cleaned up 2 empty switches in `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.$proc$/home/bala/git_stuff/internship/src/pl_reg_em.v:32$12'.
Removing empty process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.$proc$/home/bala/git_stuff/internship/src/pl_reg_em.v:32$12'.
Found and cleaned up 2 empty switches in `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.$proc$/home/bala/git_stuff/internship/src/pl_reg_mw.v:28$10'.
Removing empty process `$paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.$proc$/home/bala/git_stuff/internship/src/pl_reg_mw.v:28$10'.
Found and cleaned up 2 empty switches in `$paramod\tgrp_switcher\NUM_THREADS=s32'00000000000000000000000000000100.$proc$/home/bala/git_stuff/internship/src/tgrp_switcher.v:13$8'.
Removing empty process `$paramod\tgrp_switcher\NUM_THREADS=s32'00000000000000000000000000000100.$proc$/home/bala/git_stuff/internship/src/tgrp_switcher.v:13$8'.
Found and cleaned up 1 empty switch in `$paramod\mux3\DATA_WIDTH=s32'00000000000000000000000000100000.$proc$/home/bala/git_stuff/internship/src/mux3.v:9$460'.
Removing empty process `$paramod\mux3\DATA_WIDTH=s32'00000000000000000000000000100000.$proc$/home/bala/git_stuff/internship/src/mux3.v:9$460'.
Removing empty process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:0$395'.
Found and cleaned up 4 empty switches in `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:69$243'.
Removing empty process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:69$243'.
Found and cleaned up 3 empty switches in `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:30$240'.
Removing empty process `$paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.$proc$/home/bala/git_stuff/internship/src/data_memory.v:30$240'.
Found and cleaned up 1 empty switch in `$paramod\alu\DATA_WIDTH=s32'00000000000000000000000000100000.$proc$/home/bala/git_stuff/internship/src/alu.v:9$153'.
Removing empty process `$paramod\alu\DATA_WIDTH=s32'00000000000000000000000000100000.$proc$/home/bala/git_stuff/internship/src/alu.v:9$153'.
Found and cleaned up 1 empty switch in `$paramod\branch_unit\DATA_WIDTH=s32'00000000000000000000000000100000.$proc$/home/bala/git_stuff/internship/src/branch_unit.v:9$146'.
Removing empty process `$paramod\branch_unit\DATA_WIDTH=s32'00000000000000000000000000100000.$proc$/home/bala/git_stuff/internship/src/branch_unit.v:9$146'.
Found and cleaned up 2 empty switches in `\control_unit.$proc$/home/bala/git_stuff/internship/src/control_unit.v:49$142'.
Removing empty process `control_unit.$proc$/home/bala/git_stuff/internship/src/control_unit.v:49$142'.
Found and cleaned up 1 empty switch in `\control_unit.$proc$/home/bala/git_stuff/internship/src/control_unit.v:23$141'.
Removing empty process `control_unit.$proc$/home/bala/git_stuff/internship/src/control_unit.v:23$141'.
Cleaned up 28 empty switches.

45. Executing CHECK pass (checking for obvious problems).
Checking module mt_cpu...
Checking module imm_ext...
Checking module $paramod\thread_sel\NUM_THREADS=s32'00000000000000000000000000000100...
Checking module $paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc...
Checking module $paramod$52593bf02753086e7d14630480121475a488d2f1\instr_mem...
Checking module $paramod$8d44bebdd17de9d959a4b7b91e4dac5025de3aa9\fetch...
Checking module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd...
Checking module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\decode...
Checking module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de...
Checking module $paramod$9a06a94f5d6d491730ccc224abeb95127ef5a2b5\execute...
Checking module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em...
Checking module $paramod$9bd54d34751587cd62f1f62f651d520dae89b988\memory...
Checking module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw...
Checking module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\writeback...
Checking module $paramod\tgrp_switcher\NUM_THREADS=s32'00000000000000000000000000000100...
Checking module $paramod$943188ca874a7402dfde14ae7640ad1aff1927d6\mt_reg_file...
Checking module $paramod\mux3\DATA_WIDTH=s32'00000000000000000000000000100000...
Checking module $paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory...
Checking module $paramod\alu\DATA_WIDTH=s32'00000000000000000000000000100000...
Checking module $paramod\branch_unit\DATA_WIDTH=s32'00000000000000000000000000100000...
Checking module control_unit...
Found and reported 0 problems.

46. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.
Optimizing module imm_ext.
<suppressed ~1 debug messages>
Optimizing module $paramod\thread_sel\NUM_THREADS=s32'00000000000000000000000000000100.
Optimizing module $paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.
Optimizing module $paramod$52593bf02753086e7d14630480121475a488d2f1\instr_mem.
Optimizing module $paramod$8d44bebdd17de9d959a4b7b91e4dac5025de3aa9\fetch.
Optimizing module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd.
<suppressed ~4 debug messages>
Optimizing module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\decode.
Optimizing module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.
<suppressed ~16 debug messages>
Optimizing module $paramod$9a06a94f5d6d491730ccc224abeb95127ef5a2b5\execute.
Optimizing module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.
<suppressed ~9 debug messages>
Optimizing module $paramod$9bd54d34751587cd62f1f62f651d520dae89b988\memory.
Optimizing module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.
<suppressed ~7 debug messages>
Optimizing module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\writeback.
Optimizing module $paramod\tgrp_switcher\NUM_THREADS=s32'00000000000000000000000000000100.
Optimizing module $paramod$943188ca874a7402dfde14ae7640ad1aff1927d6\mt_reg_file.
<suppressed ~13 debug messages>
Optimizing module $paramod\mux3\DATA_WIDTH=s32'00000000000000000000000000100000.
<suppressed ~1 debug messages>
Optimizing module $paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.
<suppressed ~38 debug messages>
Optimizing module $paramod\alu\DATA_WIDTH=s32'00000000000000000000000000100000.
<suppressed ~1 debug messages>
Optimizing module $paramod\branch_unit\DATA_WIDTH=s32'00000000000000000000000000100000.
<suppressed ~1 debug messages>
Optimizing module control_unit.
<suppressed ~1 debug messages>

47. Executing FLATTEN pass (flatten design).
Deleting now unused module imm_ext.
Deleting now unused module $paramod\thread_sel\NUM_THREADS=s32'00000000000000000000000000000100.
Deleting now unused module $paramod$044900e1b4fa5b9559e7811e39900d4884c9d23c\mt_pc.
Deleting now unused module $paramod$52593bf02753086e7d14630480121475a488d2f1\instr_mem.
Deleting now unused module $paramod$8d44bebdd17de9d959a4b7b91e4dac5025de3aa9\fetch.
Deleting now unused module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_fd.
Deleting now unused module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\decode.
Deleting now unused module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_de.
Deleting now unused module $paramod$9a06a94f5d6d491730ccc224abeb95127ef5a2b5\execute.
Deleting now unused module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_em.
Deleting now unused module $paramod$9bd54d34751587cd62f1f62f651d520dae89b988\memory.
Deleting now unused module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\pl_reg_mw.
Deleting now unused module $paramod$cced891c4e5a23031637ced90bfcadfa97fb8a98\writeback.
Deleting now unused module $paramod\tgrp_switcher\NUM_THREADS=s32'00000000000000000000000000000100.
Deleting now unused module $paramod$943188ca874a7402dfde14ae7640ad1aff1927d6\mt_reg_file.
Deleting now unused module $paramod\mux3\DATA_WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod$8f8ad6f66fc1eaece2158e220bf0932247e58fe2\data_memory.
Deleting now unused module $paramod\alu\DATA_WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\branch_unit\DATA_WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module control_unit.
<suppressed ~20 debug messages>

48. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.
<suppressed ~40 debug messages>

49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 56 unused cells and 677 unused wires.
<suppressed ~68 debug messages>

50. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.

51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
<suppressed ~261 debug messages>
Removed a total of 87 cells.

52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mt_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$475.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$478.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$484.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$487.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$493.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$496.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$502.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$508.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$514.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$520.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$526.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$532.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$538.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$544.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$550.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$556.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$562.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$568.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$574.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$580.
    dead port 1/2 on $mux $flatten\fetch_stage.\thread_pc.$procmux$586.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1002.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1004.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1013.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1015.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1026.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1028.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1038.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1040.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1050.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1052.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1060.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1068.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1076.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1084.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1092.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1100.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1108.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1116.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1124.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1132.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1140.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1148.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1156.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1164.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1170.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1176.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1182.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1189.
    dead port 2/2 on $mux $flatten\decode_stage.\cu.$procmux$1357.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1196.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1203.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1210.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1217.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1224.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1304.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$1316.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$856.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$858.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$866.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$868.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$876.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$878.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$886.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$888.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$896.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$898.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$906.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$908.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$919.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$921.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$932.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$934.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$945.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$947.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$958.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$960.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$968.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$970.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$978.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$980.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$991.
    dead port 2/2 on $mux $flatten\memory_stage.\dm.$procmux$993.
Removed 83 multiplexer ports.
<suppressed ~93 debug messages>

53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mt_cpu.
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$499:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\fetch_stage.\thread_pc.$procmux$499_Y
      New ports: A=1'0, B=1'1, Y=$flatten\fetch_stage.\thread_pc.$procmux$499_Y [0]
      New connections: $flatten\fetch_stage.\thread_pc.$procmux$499_Y [31:1] = { $flatten\fetch_stage.\thread_pc.$procmux$499_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$499_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$499_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$499_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$499_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$499_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$499_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$499_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$499_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$499_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$499_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$499_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$499_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$499_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$499_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$499_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$499_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$499_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$499_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$499_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$499_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$499_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$499_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$499_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$499_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$499_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$499_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$499_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$499_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$499_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$499_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$517:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\fetch_stage.\thread_pc.$procmux$517_Y
      New ports: A=1'0, B=1'1, Y=$flatten\fetch_stage.\thread_pc.$procmux$517_Y [0]
      New connections: $flatten\fetch_stage.\thread_pc.$procmux$517_Y [31:1] = { $flatten\fetch_stage.\thread_pc.$procmux$517_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$517_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$517_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$517_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$517_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$517_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$517_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$517_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$517_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$517_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$517_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$517_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$517_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$517_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$517_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$517_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$517_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$517_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$517_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$517_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$517_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$517_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$517_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$517_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$517_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$517_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$517_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$517_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$517_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$517_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$517_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$535:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\fetch_stage.\thread_pc.$procmux$535_Y
      New ports: A=1'0, B=1'1, Y=$flatten\fetch_stage.\thread_pc.$procmux$535_Y [0]
      New connections: $flatten\fetch_stage.\thread_pc.$procmux$535_Y [31:1] = { $flatten\fetch_stage.\thread_pc.$procmux$535_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$535_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$535_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$535_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$535_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$535_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$535_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$535_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$535_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$535_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$535_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$535_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$535_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$535_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$535_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$535_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$535_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$535_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$535_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$535_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$535_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$535_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$535_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$535_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$535_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$535_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$535_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$535_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$535_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$535_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$535_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$571:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\fetch_stage.\thread_pc.$procmux$571_Y
      New ports: A=1'1, B=1'0, Y=$flatten\fetch_stage.\thread_pc.$procmux$571_Y [0]
      New connections: $flatten\fetch_stage.\thread_pc.$procmux$571_Y [31:1] = { $flatten\fetch_stage.\thread_pc.$procmux$571_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$571_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$571_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$571_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$571_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$571_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$571_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$571_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$571_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$571_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$571_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$571_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$571_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$571_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$571_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$571_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$571_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$571_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$571_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$571_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$571_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$571_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$571_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$571_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$571_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$571_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$571_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$571_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$571_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$571_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$571_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$592:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48
      New ports: A=1'0, B=1'1, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0]
      New connections: $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [31:1] = { $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$32_EN[31:0]$48 [0] }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$595:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47
      New ports: A=1'0, B=1'1, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0]
      New connections: $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [31:1] = { $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$31_EN[31:0]$47 [0] }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$598:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46
      New ports: A=1'0, B=1'1, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0]
      New connections: $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [31:1] = { $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$30_EN[31:0]$46 [0] }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$601:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45
      New ports: A=1'0, B=1'1, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0]
      New connections: $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [31:1] = { $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$29_EN[31:0]$45 [0] }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$604:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44
      New ports: A=1'0, B=1'1, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0]
      New connections: $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [31:1] = { $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$28_EN[31:0]$44 [0] }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$607:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43
      New ports: A=1'0, B=1'1, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0]
      New connections: $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [31:1] = { $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$27_EN[31:0]$43 [0] }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$610:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42
      New ports: A=1'0, B=1'1, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0]
      New connections: $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [31:1] = { $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$26_EN[31:0]$42 [0] }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$613:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41
      New ports: A=1'0, B=1'1, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0]
      New connections: $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [31:1] = { $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:37$25_EN[31:0]$41 [0] }
    Consolidated identical input bits for $pmux cell $flatten\memory_stage.\dm.$procmux$1021:
      Old ports: A=32'x, B=128'00000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000, Y=$flatten\memory_stage.\dm.$procmux$1021_Y
      New ports: A=2'x, B=8'00100000, Y={ $flatten\memory_stage.\dm.$procmux$1021_Y [8] $flatten\memory_stage.\dm.$procmux$1021_Y [0] }
      New connections: { $flatten\memory_stage.\dm.$procmux$1021_Y [31:9] $flatten\memory_stage.\dm.$procmux$1021_Y [7:1] } = { $flatten\memory_stage.\dm.$procmux$1021_Y [0] $flatten\memory_stage.\dm.$procmux$1021_Y [0] $flatten\memory_stage.\dm.$procmux$1021_Y [0] $flatten\memory_stage.\dm.$procmux$1021_Y [0] $flatten\memory_stage.\dm.$procmux$1021_Y [0] $flatten\memory_stage.\dm.$procmux$1021_Y [0] $flatten\memory_stage.\dm.$procmux$1021_Y [0] $flatten\memory_stage.\dm.$procmux$1021_Y [0] $flatten\memory_stage.\dm.$procmux$1021_Y [0] $flatten\memory_stage.\dm.$procmux$1021_Y [0] $flatten\memory_stage.\dm.$procmux$1021_Y [0] $flatten\memory_stage.\dm.$procmux$1021_Y [0] $flatten\memory_stage.\dm.$procmux$1021_Y [0] $flatten\memory_stage.\dm.$procmux$1021_Y [0] $flatten\memory_stage.\dm.$procmux$1021_Y [0] $flatten\memory_stage.\dm.$procmux$1021_Y [0] $flatten\memory_stage.\dm.$procmux$1021_Y [8] $flatten\memory_stage.\dm.$procmux$1021_Y [8] $flatten\memory_stage.\dm.$procmux$1021_Y [8] $flatten\memory_stage.\dm.$procmux$1021_Y [8] $flatten\memory_stage.\dm.$procmux$1021_Y [8] $flatten\memory_stage.\dm.$procmux$1021_Y [8] $flatten\memory_stage.\dm.$procmux$1021_Y [8] $flatten\memory_stage.\dm.$procmux$1021_Y [0] $flatten\memory_stage.\dm.$procmux$1021_Y [0] $flatten\memory_stage.\dm.$procmux$1021_Y [0] $flatten\memory_stage.\dm.$procmux$1021_Y [0] $flatten\memory_stage.\dm.$procmux$1021_Y [0] $flatten\memory_stage.\dm.$procmux$1021_Y [0] $flatten\memory_stage.\dm.$procmux$1021_Y [0] }
    New ctrl vector for $pmux cell $flatten\memory_stage.\dm.$procmux$1021: { $flatten\memory_stage.\dm.$procmux$1024_CMP $auto$opt_reduce.cc:134:opt_pmux$1507 }
    Consolidated identical input bits for $pmux cell $flatten\memory_stage.\dm.$procmux$1152:
      Old ports: A=32'11111111111111111111111111111111, B=96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, Y=$flatten\memory_stage.\dm.$procmux$1152_Y
      New ports: A=1'1, B=3'000, Y=$flatten\memory_stage.\dm.$procmux$1152_Y [0]
      New connections: $flatten\memory_stage.\dm.$procmux$1152_Y [31:1] = { $flatten\memory_stage.\dm.$procmux$1152_Y [0] $flatten\memory_stage.\dm.$procmux$1152_Y [0] $flatten\memory_stage.\dm.$procmux$1152_Y [0] $flatten\memory_stage.\dm.$procmux$1152_Y [0] $flatten\memory_stage.\dm.$procmux$1152_Y [0] $flatten\memory_stage.\dm.$procmux$1152_Y [0] $flatten\memory_stage.\dm.$procmux$1152_Y [0] $flatten\memory_stage.\dm.$procmux$1152_Y [0] $flatten\memory_stage.\dm.$procmux$1152_Y [0] $flatten\memory_stage.\dm.$procmux$1152_Y [0] $flatten\memory_stage.\dm.$procmux$1152_Y [0] $flatten\memory_stage.\dm.$procmux$1152_Y [0] $flatten\memory_stage.\dm.$procmux$1152_Y [0] $flatten\memory_stage.\dm.$procmux$1152_Y [0] $flatten\memory_stage.\dm.$procmux$1152_Y [0] $flatten\memory_stage.\dm.$procmux$1152_Y [0] $flatten\memory_stage.\dm.$procmux$1152_Y [0] $flatten\memory_stage.\dm.$procmux$1152_Y [0] $flatten\memory_stage.\dm.$procmux$1152_Y [0] $flatten\memory_stage.\dm.$procmux$1152_Y [0] $flatten\memory_stage.\dm.$procmux$1152_Y [0] $flatten\memory_stage.\dm.$procmux$1152_Y [0] $flatten\memory_stage.\dm.$procmux$1152_Y [0] $flatten\memory_stage.\dm.$procmux$1152_Y [0] $flatten\memory_stage.\dm.$procmux$1152_Y [0] $flatten\memory_stage.\dm.$procmux$1152_Y [0] $flatten\memory_stage.\dm.$procmux$1152_Y [0] $flatten\memory_stage.\dm.$procmux$1152_Y [0] $flatten\memory_stage.\dm.$procmux$1152_Y [0] $flatten\memory_stage.\dm.$procmux$1152_Y [0] $flatten\memory_stage.\dm.$procmux$1152_Y [0] }
    New ctrl vector for $pmux cell $flatten\memory_stage.\dm.$procmux$1152: $auto$opt_reduce.cc:134:opt_pmux$1509
    New ctrl vector for $pmux cell $flatten\memory_stage.\dm.$procmux$1160: $auto$opt_reduce.cc:134:opt_pmux$1511
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1168:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\memory_stage.\dm.$procmux$1168_Y
      New ports: A=1'0, B=1'1, Y=$flatten\memory_stage.\dm.$procmux$1168_Y [0]
      New connections: $flatten\memory_stage.\dm.$procmux$1168_Y [31:1] = { $flatten\memory_stage.\dm.$procmux$1168_Y [0] $flatten\memory_stage.\dm.$procmux$1168_Y [0] $flatten\memory_stage.\dm.$procmux$1168_Y [0] $flatten\memory_stage.\dm.$procmux$1168_Y [0] $flatten\memory_stage.\dm.$procmux$1168_Y [0] $flatten\memory_stage.\dm.$procmux$1168_Y [0] $flatten\memory_stage.\dm.$procmux$1168_Y [0] $flatten\memory_stage.\dm.$procmux$1168_Y [0] $flatten\memory_stage.\dm.$procmux$1168_Y [0] $flatten\memory_stage.\dm.$procmux$1168_Y [0] $flatten\memory_stage.\dm.$procmux$1168_Y [0] $flatten\memory_stage.\dm.$procmux$1168_Y [0] $flatten\memory_stage.\dm.$procmux$1168_Y [0] $flatten\memory_stage.\dm.$procmux$1168_Y [0] $flatten\memory_stage.\dm.$procmux$1168_Y [0] $flatten\memory_stage.\dm.$procmux$1168_Y [0] $flatten\memory_stage.\dm.$procmux$1168_Y [0] $flatten\memory_stage.\dm.$procmux$1168_Y [0] $flatten\memory_stage.\dm.$procmux$1168_Y [0] $flatten\memory_stage.\dm.$procmux$1168_Y [0] $flatten\memory_stage.\dm.$procmux$1168_Y [0] $flatten\memory_stage.\dm.$procmux$1168_Y [0] $flatten\memory_stage.\dm.$procmux$1168_Y [0] $flatten\memory_stage.\dm.$procmux$1168_Y [0] $flatten\memory_stage.\dm.$procmux$1168_Y [0] $flatten\memory_stage.\dm.$procmux$1168_Y [0] $flatten\memory_stage.\dm.$procmux$1168_Y [0] $flatten\memory_stage.\dm.$procmux$1168_Y [0] $flatten\memory_stage.\dm.$procmux$1168_Y [0] $flatten\memory_stage.\dm.$procmux$1168_Y [0] $flatten\memory_stage.\dm.$procmux$1168_Y [0] }
    New ctrl vector for $pmux cell $flatten\decode_stage.\cu.$procmux$1360: { $flatten\decode_stage.\cu.$procmux$1358_CMP $flatten\decode_stage.\cu.$procmux$1364_CMP $auto$opt_reduce.cc:134:opt_pmux$1513 }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$854:
      Old ports: A=0, B=32'11111111111111110000000000000000, Y=$flatten\memory_stage.\dm.$procmux$854_Y
      New ports: A=1'0, B=1'1, Y=$flatten\memory_stage.\dm.$procmux$854_Y [16]
      New connections: { $flatten\memory_stage.\dm.$procmux$854_Y [31:17] $flatten\memory_stage.\dm.$procmux$854_Y [15:0] } = { $flatten\memory_stage.\dm.$procmux$854_Y [16] $flatten\memory_stage.\dm.$procmux$854_Y [16] $flatten\memory_stage.\dm.$procmux$854_Y [16] $flatten\memory_stage.\dm.$procmux$854_Y [16] $flatten\memory_stage.\dm.$procmux$854_Y [16] $flatten\memory_stage.\dm.$procmux$854_Y [16] $flatten\memory_stage.\dm.$procmux$854_Y [16] $flatten\memory_stage.\dm.$procmux$854_Y [16] $flatten\memory_stage.\dm.$procmux$854_Y [16] $flatten\memory_stage.\dm.$procmux$854_Y [16] $flatten\memory_stage.\dm.$procmux$854_Y [16] $flatten\memory_stage.\dm.$procmux$854_Y [16] $flatten\memory_stage.\dm.$procmux$854_Y [16] $flatten\memory_stage.\dm.$procmux$854_Y [16] $flatten\memory_stage.\dm.$procmux$854_Y [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$884:
      Old ports: A=65535, B=0, Y=$flatten\memory_stage.\dm.$procmux$884_Y
      New ports: A=1'1, B=1'0, Y=$flatten\memory_stage.\dm.$procmux$884_Y [0]
      New connections: $flatten\memory_stage.\dm.$procmux$884_Y [31:1] = { 16'0000000000000000 $flatten\memory_stage.\dm.$procmux$884_Y [0] $flatten\memory_stage.\dm.$procmux$884_Y [0] $flatten\memory_stage.\dm.$procmux$884_Y [0] $flatten\memory_stage.\dm.$procmux$884_Y [0] $flatten\memory_stage.\dm.$procmux$884_Y [0] $flatten\memory_stage.\dm.$procmux$884_Y [0] $flatten\memory_stage.\dm.$procmux$884_Y [0] $flatten\memory_stage.\dm.$procmux$884_Y [0] $flatten\memory_stage.\dm.$procmux$884_Y [0] $flatten\memory_stage.\dm.$procmux$884_Y [0] $flatten\memory_stage.\dm.$procmux$884_Y [0] $flatten\memory_stage.\dm.$procmux$884_Y [0] $flatten\memory_stage.\dm.$procmux$884_Y [0] $flatten\memory_stage.\dm.$procmux$884_Y [0] $flatten\memory_stage.\dm.$procmux$884_Y [0] }
    Consolidated identical input bits for $pmux cell $flatten\memory_stage.\dm.$procmux$914:
      Old ports: A=32'x, B=128'00000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, Y=$flatten\memory_stage.\dm.$procmux$914_Y
      New ports: A=2'x, B=8'01000000, Y={ $flatten\memory_stage.\dm.$procmux$914_Y [8] $flatten\memory_stage.\dm.$procmux$914_Y [0] }
      New connections: { $flatten\memory_stage.\dm.$procmux$914_Y [31:9] $flatten\memory_stage.\dm.$procmux$914_Y [7:1] } = { $flatten\memory_stage.\dm.$procmux$914_Y [8] $flatten\memory_stage.\dm.$procmux$914_Y [8] $flatten\memory_stage.\dm.$procmux$914_Y [8] $flatten\memory_stage.\dm.$procmux$914_Y [8] $flatten\memory_stage.\dm.$procmux$914_Y [8] $flatten\memory_stage.\dm.$procmux$914_Y [8] $flatten\memory_stage.\dm.$procmux$914_Y [8] $flatten\memory_stage.\dm.$procmux$914_Y [8] $flatten\memory_stage.\dm.$procmux$914_Y [8] $flatten\memory_stage.\dm.$procmux$914_Y [8] $flatten\memory_stage.\dm.$procmux$914_Y [8] $flatten\memory_stage.\dm.$procmux$914_Y [8] $flatten\memory_stage.\dm.$procmux$914_Y [8] $flatten\memory_stage.\dm.$procmux$914_Y [8] $flatten\memory_stage.\dm.$procmux$914_Y [8] $flatten\memory_stage.\dm.$procmux$914_Y [8] $flatten\memory_stage.\dm.$procmux$914_Y [8] $flatten\memory_stage.\dm.$procmux$914_Y [8] $flatten\memory_stage.\dm.$procmux$914_Y [8] $flatten\memory_stage.\dm.$procmux$914_Y [8] $flatten\memory_stage.\dm.$procmux$914_Y [8] $flatten\memory_stage.\dm.$procmux$914_Y [8] $flatten\memory_stage.\dm.$procmux$914_Y [8] $flatten\memory_stage.\dm.$procmux$914_Y [0] $flatten\memory_stage.\dm.$procmux$914_Y [0] $flatten\memory_stage.\dm.$procmux$914_Y [0] $flatten\memory_stage.\dm.$procmux$914_Y [0] $flatten\memory_stage.\dm.$procmux$914_Y [0] $flatten\memory_stage.\dm.$procmux$914_Y [0] $flatten\memory_stage.\dm.$procmux$914_Y [0] }
    New ctrl vector for $pmux cell $flatten\memory_stage.\dm.$procmux$914: { $flatten\memory_stage.\dm.$procmux$1025_CMP $auto$opt_reduce.cc:134:opt_pmux$1515 }
    Consolidated identical input bits for $pmux cell $flatten\memory_stage.\dm.$procmux$953:
      Old ports: A=32'x, B=128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000, Y=$flatten\memory_stage.\dm.$procmux$953_Y
      New ports: A=2'x, B=8'00000010, Y={ $flatten\memory_stage.\dm.$procmux$953_Y [24] $flatten\memory_stage.\dm.$procmux$953_Y [0] }
      New connections: { $flatten\memory_stage.\dm.$procmux$953_Y [31:25] $flatten\memory_stage.\dm.$procmux$953_Y [23:1] } = { $flatten\memory_stage.\dm.$procmux$953_Y [24] $flatten\memory_stage.\dm.$procmux$953_Y [24] $flatten\memory_stage.\dm.$procmux$953_Y [24] $flatten\memory_stage.\dm.$procmux$953_Y [24] $flatten\memory_stage.\dm.$procmux$953_Y [24] $flatten\memory_stage.\dm.$procmux$953_Y [24] $flatten\memory_stage.\dm.$procmux$953_Y [24] $flatten\memory_stage.\dm.$procmux$953_Y [0] $flatten\memory_stage.\dm.$procmux$953_Y [0] $flatten\memory_stage.\dm.$procmux$953_Y [0] $flatten\memory_stage.\dm.$procmux$953_Y [0] $flatten\memory_stage.\dm.$procmux$953_Y [0] $flatten\memory_stage.\dm.$procmux$953_Y [0] $flatten\memory_stage.\dm.$procmux$953_Y [0] $flatten\memory_stage.\dm.$procmux$953_Y [0] $flatten\memory_stage.\dm.$procmux$953_Y [0] $flatten\memory_stage.\dm.$procmux$953_Y [0] $flatten\memory_stage.\dm.$procmux$953_Y [0] $flatten\memory_stage.\dm.$procmux$953_Y [0] $flatten\memory_stage.\dm.$procmux$953_Y [0] $flatten\memory_stage.\dm.$procmux$953_Y [0] $flatten\memory_stage.\dm.$procmux$953_Y [0] $flatten\memory_stage.\dm.$procmux$953_Y [0] $flatten\memory_stage.\dm.$procmux$953_Y [0] $flatten\memory_stage.\dm.$procmux$953_Y [0] $flatten\memory_stage.\dm.$procmux$953_Y [0] $flatten\memory_stage.\dm.$procmux$953_Y [0] $flatten\memory_stage.\dm.$procmux$953_Y [0] $flatten\memory_stage.\dm.$procmux$953_Y [0] $flatten\memory_stage.\dm.$procmux$953_Y [0] }
    New ctrl vector for $pmux cell $flatten\memory_stage.\dm.$procmux$953: { $auto$opt_reduce.cc:134:opt_pmux$1517 $flatten\memory_stage.\dm.$procmux$1022_CMP }
    Consolidated identical input bits for $pmux cell $flatten\memory_stage.\dm.$procmux$986:
      Old ports: A=32'x, B=128'00000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000, Y=$flatten\memory_stage.\dm.$procmux$986_Y
      New ports: A=2'x, B=8'00001000, Y={ $flatten\memory_stage.\dm.$procmux$986_Y [16] $flatten\memory_stage.\dm.$procmux$986_Y [0] }
      New connections: { $flatten\memory_stage.\dm.$procmux$986_Y [31:17] $flatten\memory_stage.\dm.$procmux$986_Y [15:1] } = { $flatten\memory_stage.\dm.$procmux$986_Y [0] $flatten\memory_stage.\dm.$procmux$986_Y [0] $flatten\memory_stage.\dm.$procmux$986_Y [0] $flatten\memory_stage.\dm.$procmux$986_Y [0] $flatten\memory_stage.\dm.$procmux$986_Y [0] $flatten\memory_stage.\dm.$procmux$986_Y [0] $flatten\memory_stage.\dm.$procmux$986_Y [0] $flatten\memory_stage.\dm.$procmux$986_Y [0] $flatten\memory_stage.\dm.$procmux$986_Y [16] $flatten\memory_stage.\dm.$procmux$986_Y [16] $flatten\memory_stage.\dm.$procmux$986_Y [16] $flatten\memory_stage.\dm.$procmux$986_Y [16] $flatten\memory_stage.\dm.$procmux$986_Y [16] $flatten\memory_stage.\dm.$procmux$986_Y [16] $flatten\memory_stage.\dm.$procmux$986_Y [16] $flatten\memory_stage.\dm.$procmux$986_Y [0] $flatten\memory_stage.\dm.$procmux$986_Y [0] $flatten\memory_stage.\dm.$procmux$986_Y [0] $flatten\memory_stage.\dm.$procmux$986_Y [0] $flatten\memory_stage.\dm.$procmux$986_Y [0] $flatten\memory_stage.\dm.$procmux$986_Y [0] $flatten\memory_stage.\dm.$procmux$986_Y [0] $flatten\memory_stage.\dm.$procmux$986_Y [0] $flatten\memory_stage.\dm.$procmux$986_Y [0] $flatten\memory_stage.\dm.$procmux$986_Y [0] $flatten\memory_stage.\dm.$procmux$986_Y [0] $flatten\memory_stage.\dm.$procmux$986_Y [0] $flatten\memory_stage.\dm.$procmux$986_Y [0] $flatten\memory_stage.\dm.$procmux$986_Y [0] $flatten\memory_stage.\dm.$procmux$986_Y [0] }
    New ctrl vector for $pmux cell $flatten\memory_stage.\dm.$procmux$986: { $flatten\memory_stage.\dm.$procmux$1001_CMP $auto$opt_reduce.cc:134:opt_pmux$1519 }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$472:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\fetch_stage.\thread_pc.$procmux$472_Y
      New ports: A=1'0, B=1'1, Y=$flatten\fetch_stage.\thread_pc.$procmux$472_Y [0]
      New connections: $flatten\fetch_stage.\thread_pc.$procmux$472_Y [31:1] = { $flatten\fetch_stage.\thread_pc.$procmux$472_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$472_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$472_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$472_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$472_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$472_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$472_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$472_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$472_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$472_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$472_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$472_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$472_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$472_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$472_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$472_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$472_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$472_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$472_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$472_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$472_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$472_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$472_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$472_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$472_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$472_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$472_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$472_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$472_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$472_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$472_Y [0] }
  Optimizing cells in module \mt_cpu.
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$553:
      Old ports: A=$flatten\fetch_stage.\thread_pc.$3$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$114, B=0, Y=$flatten\fetch_stage.\thread_pc.$procmux$553_Y
      New ports: A=$flatten\fetch_stage.\thread_pc.$procmux$472_Y [0], B=1'0, Y=$flatten\fetch_stage.\thread_pc.$procmux$553_Y [0]
      New connections: $flatten\fetch_stage.\thread_pc.$procmux$553_Y [31:1] = { $flatten\fetch_stage.\thread_pc.$procmux$553_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$553_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$553_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$553_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$553_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$553_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$553_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$553_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$553_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$553_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$553_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$553_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$553_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$553_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$553_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$553_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$553_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$553_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$553_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$553_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$553_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$553_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$553_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$553_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$553_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$553_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$553_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$553_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$553_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$553_Y [0] $flatten\fetch_stage.\thread_pc.$procmux$553_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$625:
      Old ports: A=$flatten\fetch_stage.\thread_pc.$2$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$98, B=0, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60
      New ports: A=$flatten\fetch_stage.\thread_pc.$procmux$571_Y [0], B=1'0, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0]
      New connections: $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [31:1] = { $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:53$36_EN[31:0]$60 [0] }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$634:
      Old ports: A=$flatten\fetch_stage.\thread_pc.$2$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$95, B=0, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57
      New ports: A=$flatten\fetch_stage.\thread_pc.$procmux$499_Y [0], B=1'0, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0]
      New connections: $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [31:1] = { $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$35_EN[31:0]$57 [0] }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$643:
      Old ports: A=$flatten\fetch_stage.\thread_pc.$2$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$92, B=0, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54
      New ports: A=$flatten\fetch_stage.\thread_pc.$procmux$517_Y [0], B=1'0, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0]
      New connections: $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [31:1] = { $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_EN[31:0]$54 [0] }
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$652:
      Old ports: A=$flatten\fetch_stage.\thread_pc.$2$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$89, B=0, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51
      New ports: A=$flatten\fetch_stage.\thread_pc.$procmux$535_Y [0], B=1'0, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0]
      New connections: $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [31:1] = { $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_EN[31:0]$51 [0] }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1058:
      Old ports: A=0, B=$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$324, Y=$flatten\memory_stage.\dm.$procmux$1058_Y
      New ports: A=2'00, B={ $flatten\memory_stage.\dm.$procmux$953_Y [24] $flatten\memory_stage.\dm.$procmux$953_Y [0] }, Y={ $flatten\memory_stage.\dm.$procmux$1058_Y [24] $flatten\memory_stage.\dm.$procmux$1058_Y [0] }
      New connections: { $flatten\memory_stage.\dm.$procmux$1058_Y [31:25] $flatten\memory_stage.\dm.$procmux$1058_Y [23:1] } = { $flatten\memory_stage.\dm.$procmux$1058_Y [24] $flatten\memory_stage.\dm.$procmux$1058_Y [24] $flatten\memory_stage.\dm.$procmux$1058_Y [24] $flatten\memory_stage.\dm.$procmux$1058_Y [24] $flatten\memory_stage.\dm.$procmux$1058_Y [24] $flatten\memory_stage.\dm.$procmux$1058_Y [24] $flatten\memory_stage.\dm.$procmux$1058_Y [24] $flatten\memory_stage.\dm.$procmux$1058_Y [0] $flatten\memory_stage.\dm.$procmux$1058_Y [0] $flatten\memory_stage.\dm.$procmux$1058_Y [0] $flatten\memory_stage.\dm.$procmux$1058_Y [0] $flatten\memory_stage.\dm.$procmux$1058_Y [0] $flatten\memory_stage.\dm.$procmux$1058_Y [0] $flatten\memory_stage.\dm.$procmux$1058_Y [0] $flatten\memory_stage.\dm.$procmux$1058_Y [0] $flatten\memory_stage.\dm.$procmux$1058_Y [0] $flatten\memory_stage.\dm.$procmux$1058_Y [0] $flatten\memory_stage.\dm.$procmux$1058_Y [0] $flatten\memory_stage.\dm.$procmux$1058_Y [0] $flatten\memory_stage.\dm.$procmux$1058_Y [0] $flatten\memory_stage.\dm.$procmux$1058_Y [0] $flatten\memory_stage.\dm.$procmux$1058_Y [0] $flatten\memory_stage.\dm.$procmux$1058_Y [0] $flatten\memory_stage.\dm.$procmux$1058_Y [0] $flatten\memory_stage.\dm.$procmux$1058_Y [0] $flatten\memory_stage.\dm.$procmux$1058_Y [0] $flatten\memory_stage.\dm.$procmux$1058_Y [0] $flatten\memory_stage.\dm.$procmux$1058_Y [0] $flatten\memory_stage.\dm.$procmux$1058_Y [0] $flatten\memory_stage.\dm.$procmux$1058_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1082:
      Old ports: A=0, B=$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$321, Y=$flatten\memory_stage.\dm.$procmux$1082_Y
      New ports: A=2'00, B={ $flatten\memory_stage.\dm.$procmux$986_Y [16] $flatten\memory_stage.\dm.$procmux$986_Y [0] }, Y={ $flatten\memory_stage.\dm.$procmux$1082_Y [16] $flatten\memory_stage.\dm.$procmux$1082_Y [0] }
      New connections: { $flatten\memory_stage.\dm.$procmux$1082_Y [31:17] $flatten\memory_stage.\dm.$procmux$1082_Y [15:1] } = { $flatten\memory_stage.\dm.$procmux$1082_Y [0] $flatten\memory_stage.\dm.$procmux$1082_Y [0] $flatten\memory_stage.\dm.$procmux$1082_Y [0] $flatten\memory_stage.\dm.$procmux$1082_Y [0] $flatten\memory_stage.\dm.$procmux$1082_Y [0] $flatten\memory_stage.\dm.$procmux$1082_Y [0] $flatten\memory_stage.\dm.$procmux$1082_Y [0] $flatten\memory_stage.\dm.$procmux$1082_Y [0] $flatten\memory_stage.\dm.$procmux$1082_Y [16] $flatten\memory_stage.\dm.$procmux$1082_Y [16] $flatten\memory_stage.\dm.$procmux$1082_Y [16] $flatten\memory_stage.\dm.$procmux$1082_Y [16] $flatten\memory_stage.\dm.$procmux$1082_Y [16] $flatten\memory_stage.\dm.$procmux$1082_Y [16] $flatten\memory_stage.\dm.$procmux$1082_Y [16] $flatten\memory_stage.\dm.$procmux$1082_Y [0] $flatten\memory_stage.\dm.$procmux$1082_Y [0] $flatten\memory_stage.\dm.$procmux$1082_Y [0] $flatten\memory_stage.\dm.$procmux$1082_Y [0] $flatten\memory_stage.\dm.$procmux$1082_Y [0] $flatten\memory_stage.\dm.$procmux$1082_Y [0] $flatten\memory_stage.\dm.$procmux$1082_Y [0] $flatten\memory_stage.\dm.$procmux$1082_Y [0] $flatten\memory_stage.\dm.$procmux$1082_Y [0] $flatten\memory_stage.\dm.$procmux$1082_Y [0] $flatten\memory_stage.\dm.$procmux$1082_Y [0] $flatten\memory_stage.\dm.$procmux$1082_Y [0] $flatten\memory_stage.\dm.$procmux$1082_Y [0] $flatten\memory_stage.\dm.$procmux$1082_Y [0] $flatten\memory_stage.\dm.$procmux$1082_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1106:
      Old ports: A=0, B=$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$318, Y=$flatten\memory_stage.\dm.$procmux$1106_Y
      New ports: A=2'00, B={ $flatten\memory_stage.\dm.$procmux$1021_Y [8] $flatten\memory_stage.\dm.$procmux$1021_Y [0] }, Y={ $flatten\memory_stage.\dm.$procmux$1106_Y [8] $flatten\memory_stage.\dm.$procmux$1106_Y [0] }
      New connections: { $flatten\memory_stage.\dm.$procmux$1106_Y [31:9] $flatten\memory_stage.\dm.$procmux$1106_Y [7:1] } = { $flatten\memory_stage.\dm.$procmux$1106_Y [0] $flatten\memory_stage.\dm.$procmux$1106_Y [0] $flatten\memory_stage.\dm.$procmux$1106_Y [0] $flatten\memory_stage.\dm.$procmux$1106_Y [0] $flatten\memory_stage.\dm.$procmux$1106_Y [0] $flatten\memory_stage.\dm.$procmux$1106_Y [0] $flatten\memory_stage.\dm.$procmux$1106_Y [0] $flatten\memory_stage.\dm.$procmux$1106_Y [0] $flatten\memory_stage.\dm.$procmux$1106_Y [0] $flatten\memory_stage.\dm.$procmux$1106_Y [0] $flatten\memory_stage.\dm.$procmux$1106_Y [0] $flatten\memory_stage.\dm.$procmux$1106_Y [0] $flatten\memory_stage.\dm.$procmux$1106_Y [0] $flatten\memory_stage.\dm.$procmux$1106_Y [0] $flatten\memory_stage.\dm.$procmux$1106_Y [0] $flatten\memory_stage.\dm.$procmux$1106_Y [0] $flatten\memory_stage.\dm.$procmux$1106_Y [8] $flatten\memory_stage.\dm.$procmux$1106_Y [8] $flatten\memory_stage.\dm.$procmux$1106_Y [8] $flatten\memory_stage.\dm.$procmux$1106_Y [8] $flatten\memory_stage.\dm.$procmux$1106_Y [8] $flatten\memory_stage.\dm.$procmux$1106_Y [8] $flatten\memory_stage.\dm.$procmux$1106_Y [8] $flatten\memory_stage.\dm.$procmux$1106_Y [0] $flatten\memory_stage.\dm.$procmux$1106_Y [0] $flatten\memory_stage.\dm.$procmux$1106_Y [0] $flatten\memory_stage.\dm.$procmux$1106_Y [0] $flatten\memory_stage.\dm.$procmux$1106_Y [0] $flatten\memory_stage.\dm.$procmux$1106_Y [0] $flatten\memory_stage.\dm.$procmux$1106_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1130:
      Old ports: A=0, B=$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$315, Y=$flatten\memory_stage.\dm.$procmux$1130_Y
      New ports: A=2'00, B={ $flatten\memory_stage.\dm.$procmux$914_Y [8] $flatten\memory_stage.\dm.$procmux$914_Y [0] }, Y={ $flatten\memory_stage.\dm.$procmux$1130_Y [8] $flatten\memory_stage.\dm.$procmux$1130_Y [0] }
      New connections: { $flatten\memory_stage.\dm.$procmux$1130_Y [31:9] $flatten\memory_stage.\dm.$procmux$1130_Y [7:1] } = { $flatten\memory_stage.\dm.$procmux$1130_Y [8] $flatten\memory_stage.\dm.$procmux$1130_Y [8] $flatten\memory_stage.\dm.$procmux$1130_Y [8] $flatten\memory_stage.\dm.$procmux$1130_Y [8] $flatten\memory_stage.\dm.$procmux$1130_Y [8] $flatten\memory_stage.\dm.$procmux$1130_Y [8] $flatten\memory_stage.\dm.$procmux$1130_Y [8] $flatten\memory_stage.\dm.$procmux$1130_Y [8] $flatten\memory_stage.\dm.$procmux$1130_Y [8] $flatten\memory_stage.\dm.$procmux$1130_Y [8] $flatten\memory_stage.\dm.$procmux$1130_Y [8] $flatten\memory_stage.\dm.$procmux$1130_Y [8] $flatten\memory_stage.\dm.$procmux$1130_Y [8] $flatten\memory_stage.\dm.$procmux$1130_Y [8] $flatten\memory_stage.\dm.$procmux$1130_Y [8] $flatten\memory_stage.\dm.$procmux$1130_Y [8] $flatten\memory_stage.\dm.$procmux$1130_Y [8] $flatten\memory_stage.\dm.$procmux$1130_Y [8] $flatten\memory_stage.\dm.$procmux$1130_Y [8] $flatten\memory_stage.\dm.$procmux$1130_Y [8] $flatten\memory_stage.\dm.$procmux$1130_Y [8] $flatten\memory_stage.\dm.$procmux$1130_Y [8] $flatten\memory_stage.\dm.$procmux$1130_Y [8] $flatten\memory_stage.\dm.$procmux$1130_Y [0] $flatten\memory_stage.\dm.$procmux$1130_Y [0] $flatten\memory_stage.\dm.$procmux$1130_Y [0] $flatten\memory_stage.\dm.$procmux$1130_Y [0] $flatten\memory_stage.\dm.$procmux$1130_Y [0] $flatten\memory_stage.\dm.$procmux$1130_Y [0] $flatten\memory_stage.\dm.$procmux$1130_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1187:
      Old ports: A=0, B=$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_EN[31:0]$330, Y=$flatten\memory_stage.\dm.$procmux$1187_Y
      New ports: A=1'0, B=$flatten\memory_stage.\dm.$procmux$884_Y [0], Y=$flatten\memory_stage.\dm.$procmux$1187_Y [0]
      New connections: $flatten\memory_stage.\dm.$procmux$1187_Y [31:1] = { 16'0000000000000000 $flatten\memory_stage.\dm.$procmux$1187_Y [0] $flatten\memory_stage.\dm.$procmux$1187_Y [0] $flatten\memory_stage.\dm.$procmux$1187_Y [0] $flatten\memory_stage.\dm.$procmux$1187_Y [0] $flatten\memory_stage.\dm.$procmux$1187_Y [0] $flatten\memory_stage.\dm.$procmux$1187_Y [0] $flatten\memory_stage.\dm.$procmux$1187_Y [0] $flatten\memory_stage.\dm.$procmux$1187_Y [0] $flatten\memory_stage.\dm.$procmux$1187_Y [0] $flatten\memory_stage.\dm.$procmux$1187_Y [0] $flatten\memory_stage.\dm.$procmux$1187_Y [0] $flatten\memory_stage.\dm.$procmux$1187_Y [0] $flatten\memory_stage.\dm.$procmux$1187_Y [0] $flatten\memory_stage.\dm.$procmux$1187_Y [0] $flatten\memory_stage.\dm.$procmux$1187_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1208:
      Old ports: A=0, B=$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_EN[31:0]$327, Y=$flatten\memory_stage.\dm.$procmux$1208_Y
      New ports: A=1'0, B=$flatten\memory_stage.\dm.$procmux$854_Y [16], Y=$flatten\memory_stage.\dm.$procmux$1208_Y [16]
      New connections: { $flatten\memory_stage.\dm.$procmux$1208_Y [31:17] $flatten\memory_stage.\dm.$procmux$1208_Y [15:0] } = { $flatten\memory_stage.\dm.$procmux$1208_Y [16] $flatten\memory_stage.\dm.$procmux$1208_Y [16] $flatten\memory_stage.\dm.$procmux$1208_Y [16] $flatten\memory_stage.\dm.$procmux$1208_Y [16] $flatten\memory_stage.\dm.$procmux$1208_Y [16] $flatten\memory_stage.\dm.$procmux$1208_Y [16] $flatten\memory_stage.\dm.$procmux$1208_Y [16] $flatten\memory_stage.\dm.$procmux$1208_Y [16] $flatten\memory_stage.\dm.$procmux$1208_Y [16] $flatten\memory_stage.\dm.$procmux$1208_Y [16] $flatten\memory_stage.\dm.$procmux$1208_Y [16] $flatten\memory_stage.\dm.$procmux$1208_Y [16] $flatten\memory_stage.\dm.$procmux$1208_Y [16] $flatten\memory_stage.\dm.$procmux$1208_Y [16] $flatten\memory_stage.\dm.$procmux$1208_Y [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1227:
      Old ports: A=0, B=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$312, Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266
      New ports: A=1'0, B=$flatten\memory_stage.\dm.$procmux$1152_Y [0], Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0]
      New connections: $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [31:1] = { $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_EN[31:0]$266 [0] }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1233:
      Old ports: A=0, B=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$310, Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264
      New ports: A=1'0, B=$flatten\memory_stage.\dm.$procmux$1168_Y [0], Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0]
      New connections: $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [31:1] = { $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_EN[31:0]$264 [0] }
  Optimizing cells in module \mt_cpu.
    Consolidated identical input bits for $mux cell $flatten\fetch_stage.\thread_pc.$procmux$616:
      Old ports: A=$flatten\fetch_stage.\thread_pc.$2$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$101, B=0, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63
      New ports: A=$flatten\fetch_stage.\thread_pc.$procmux$553_Y [0], B=1'0, Y=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0]
      New connections: $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [31:1] = { $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0] $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:56$37_EN[31:0]$63 [0] }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1242:
      Old ports: A=0, B=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_EN[31:0]$307, Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_EN[31:0]$261
      New ports: A=1'0, B=$flatten\memory_stage.\dm.$procmux$1187_Y [0], Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_EN[31:0]$261 [0]
      New connections: $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_EN[31:0]$261 [31:1] = { 16'0000000000000000 $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_EN[31:0]$261 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_EN[31:0]$261 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_EN[31:0]$261 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_EN[31:0]$261 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_EN[31:0]$261 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_EN[31:0]$261 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_EN[31:0]$261 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_EN[31:0]$261 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_EN[31:0]$261 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_EN[31:0]$261 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_EN[31:0]$261 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_EN[31:0]$261 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_EN[31:0]$261 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_EN[31:0]$261 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_EN[31:0]$261 [0] }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1251:
      Old ports: A=0, B=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_EN[31:0]$304, Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_EN[31:0]$258
      New ports: A=1'0, B=$flatten\memory_stage.\dm.$procmux$1208_Y [16], Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_EN[31:0]$258 [16]
      New connections: { $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_EN[31:0]$258 [31:17] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_EN[31:0]$258 [15:0] } = { $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_EN[31:0]$258 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_EN[31:0]$258 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_EN[31:0]$258 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_EN[31:0]$258 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_EN[31:0]$258 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_EN[31:0]$258 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_EN[31:0]$258 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_EN[31:0]$258 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_EN[31:0]$258 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_EN[31:0]$258 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_EN[31:0]$258 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_EN[31:0]$258 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_EN[31:0]$258 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_EN[31:0]$258 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_EN[31:0]$258 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1260:
      Old ports: A=0, B=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$301, Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255
      New ports: A=2'00, B={ $flatten\memory_stage.\dm.$procmux$1058_Y [24] $flatten\memory_stage.\dm.$procmux$1058_Y [0] }, Y={ $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [24] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [0] }
      New connections: { $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [31:25] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [23:1] } = { $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [24] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [24] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [24] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [24] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [24] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [24] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [24] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [0] }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1269:
      Old ports: A=0, B=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$298, Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252
      New ports: A=2'00, B={ $flatten\memory_stage.\dm.$procmux$1082_Y [16] $flatten\memory_stage.\dm.$procmux$1082_Y [0] }, Y={ $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [0] }
      New connections: { $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [31:17] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [15:1] } = { $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [16] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [0] }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1278:
      Old ports: A=0, B=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$295, Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249
      New ports: A=2'00, B={ $flatten\memory_stage.\dm.$procmux$1106_Y [8] $flatten\memory_stage.\dm.$procmux$1106_Y [0] }, Y={ $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [0] }
      New connections: { $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [31:9] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [7:1] } = { $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [0] }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1287:
      Old ports: A=0, B=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$292, Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246
      New ports: A=2'00, B={ $flatten\memory_stage.\dm.$procmux$1130_Y [8] $flatten\memory_stage.\dm.$procmux$1130_Y [0] }, Y={ $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [0] }
      New connections: { $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [31:9] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [7:1] } = { $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [8] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [0] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [0] }
  Optimizing cells in module \mt_cpu.
Performed a total of 48 changes.

54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

55. Executing OPT_DFF pass (perform DFF optimizations).

56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 0 unused cells and 194 unused wires.
<suppressed ~13 debug messages>

57. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.

58. Rerunning OPT passes. (Maybe there is more to doâ€¦)

59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mt_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~84 debug messages>

60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mt_cpu.
Performed a total of 0 changes.

61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
Removed a total of 0 cells.

62. Executing OPT_DFF pass (perform DFF optimizations).

63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..

64. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.

65. Executing FSM pass (extract and optimize FSM).

65.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register mt_cpu.de.alu_control_e.
Not marking mt_cpu.de.res_src_e as FSM state register:
    Users of register don't seem to benefit from recoding.

65.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\de.alu_control_e' from module `\mt_cpu'.
  found $dff cell for state register: $flatten\de.$procdff$1415
  root of input selection tree: $flatten\de.$0\alu_control_e[3:0]
  found reset state: 4'0000 (guessed from mux tree)
  found ctrl input: \de.clr
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$1513
  found ctrl input: $flatten\decode_stage.\cu.$procmux$1364_CMP
  found ctrl input: $flatten\decode_stage.\cu.$procmux$1358_CMP
  found state code: 4'0000
  found state code: 4'1101
  found ctrl input: $flatten\decode_stage.\cu.$procmux$1349_CMP
  found ctrl input: $flatten\decode_stage.\cu.$procmux$1350_CMP
  found ctrl input: $flatten\decode_stage.\cu.$procmux$1351_CMP
  found ctrl input: $flatten\decode_stage.\cu.$procmux$1352_CMP
  found ctrl input: $flatten\decode_stage.\cu.$procmux$1353_CMP
  found ctrl input: $flatten\decode_stage.\cu.$procmux$1354_CMP
  found ctrl input: $flatten\decode_stage.\cu.$procmux$1355_CMP
  found ctrl input: $flatten\decode_stage.\cu.$procmux$1356_CMP
  found state code: 4'1001
  found state code: 4'1000
  found ctrl input: \fd.instr_d [30]
  found state code: 4'0110
  found state code: 4'0111
  found state code: 4'0101
  found state code: 4'0100
  found state code: 4'0011
  found state code: 4'0010
  found ctrl input: $flatten\decode_stage.\cu.$and$/home/bala/git_stuff/internship/src/control_unit.v:61$143_Y
  found state code: 4'0001
  found ctrl output: $flatten\execute_stage.\main_alu.$procmux$1327_CMP
  found ctrl output: $flatten\execute_stage.\main_alu.$procmux$1328_CMP
  found ctrl output: $flatten\execute_stage.\main_alu.$procmux$1329_CMP
  found ctrl output: $flatten\execute_stage.\main_alu.$procmux$1330_CMP
  found ctrl output: $flatten\execute_stage.\main_alu.$procmux$1331_CMP
  found ctrl output: $flatten\execute_stage.\main_alu.$procmux$1332_CMP
  found ctrl output: $flatten\execute_stage.\main_alu.$procmux$1333_CMP
  found ctrl output: $flatten\execute_stage.\main_alu.$procmux$1334_CMP
  found ctrl output: $flatten\execute_stage.\main_alu.$procmux$1335_CMP
  found ctrl output: $flatten\execute_stage.\main_alu.$procmux$1336_CMP
  found ctrl output: $flatten\execute_stage.\main_alu.$procmux$1337_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$1513 \de.clr $flatten\decode_stage.\cu.$procmux$1364_CMP $flatten\decode_stage.\cu.$procmux$1358_CMP $flatten\decode_stage.\cu.$procmux$1356_CMP $flatten\decode_stage.\cu.$procmux$1355_CMP $flatten\decode_stage.\cu.$procmux$1354_CMP $flatten\decode_stage.\cu.$procmux$1353_CMP $flatten\decode_stage.\cu.$procmux$1352_CMP $flatten\decode_stage.\cu.$procmux$1351_CMP $flatten\decode_stage.\cu.$procmux$1350_CMP $flatten\decode_stage.\cu.$procmux$1349_CMP $flatten\decode_stage.\cu.$and$/home/bala/git_stuff/internship/src/control_unit.v:61$143_Y \fd.instr_d [30] }
  ctrl outputs: { $flatten\execute_stage.\main_alu.$procmux$1337_CMP $flatten\execute_stage.\main_alu.$procmux$1336_CMP $flatten\execute_stage.\main_alu.$procmux$1335_CMP $flatten\execute_stage.\main_alu.$procmux$1334_CMP $flatten\execute_stage.\main_alu.$procmux$1333_CMP $flatten\execute_stage.\main_alu.$procmux$1332_CMP $flatten\execute_stage.\main_alu.$procmux$1331_CMP $flatten\execute_stage.\main_alu.$procmux$1330_CMP $flatten\execute_stage.\main_alu.$procmux$1329_CMP $flatten\execute_stage.\main_alu.$procmux$1328_CMP $flatten\execute_stage.\main_alu.$procmux$1327_CMP $flatten\de.$0\alu_control_e[3:0] }
  transition:     4'0000 14'0000---------- -> INVALID_STATE(4'x) 15'10000000000xxxx  <ignored invalid transition!>
  transition:     4'0000 14'-0-100000000-- -> INVALID_STATE(4'x) 15'10000000000xxxx  <ignored invalid transition!>
  transition:     4'0000 14'-0-11-------0- ->     4'0000 15'100000000000000
  transition:     4'0000 14'-0-11-------1- ->     4'0001 15'100000000000001
  transition:     4'0000 14'-0-1-1-------- ->     4'0010 15'100000000000010
  transition:     4'0000 14'-0-1--1------- ->     4'0011 15'100000000000011
  transition:     4'0000 14'-0-1---1------ ->     4'0100 15'100000000000100
  transition:     4'0000 14'-0-1----1----- ->     4'0101 15'100000000000101
  transition:     4'0000 14'-0-1-----1---0 ->     4'0110 15'100000000000110
  transition:     4'0000 14'-0-1-----1---1 ->     4'0111 15'100000000000111
  transition:     4'0000 14'-0-1------1--- ->     4'1000 15'100000000001000
  transition:     4'0000 14'-0-1-------1-- ->     4'1001 15'100000000001001
  transition:     4'0000 14'-01----------- ->     4'1101 15'100000000001101
  transition:     4'0000 14'10------------ ->     4'0000 15'100000000000000
  transition:     4'0000 14'-1------------ ->     4'0000 15'100000000000000
  transition:     4'1000 14'0000---------- -> INVALID_STATE(4'x) 15'00000000100xxxx  <ignored invalid transition!>
  transition:     4'1000 14'-0-100000000-- -> INVALID_STATE(4'x) 15'00000000100xxxx  <ignored invalid transition!>
  transition:     4'1000 14'-0-11-------0- ->     4'0000 15'000000001000000
  transition:     4'1000 14'-0-11-------1- ->     4'0001 15'000000001000001
  transition:     4'1000 14'-0-1-1-------- ->     4'0010 15'000000001000010
  transition:     4'1000 14'-0-1--1------- ->     4'0011 15'000000001000011
  transition:     4'1000 14'-0-1---1------ ->     4'0100 15'000000001000100
  transition:     4'1000 14'-0-1----1----- ->     4'0101 15'000000001000101
  transition:     4'1000 14'-0-1-----1---0 ->     4'0110 15'000000001000110
  transition:     4'1000 14'-0-1-----1---1 ->     4'0111 15'000000001000111
  transition:     4'1000 14'-0-1------1--- ->     4'1000 15'000000001001000
  transition:     4'1000 14'-0-1-------1-- ->     4'1001 15'000000001001001
  transition:     4'1000 14'-01----------- ->     4'1101 15'000000001001101
  transition:     4'1000 14'10------------ ->     4'0000 15'000000001000000
  transition:     4'1000 14'-1------------ ->     4'0000 15'000000001000000
  transition:     4'0100 14'0000---------- -> INVALID_STATE(4'x) 15'00001000000xxxx  <ignored invalid transition!>
  transition:     4'0100 14'-0-100000000-- -> INVALID_STATE(4'x) 15'00001000000xxxx  <ignored invalid transition!>
  transition:     4'0100 14'-0-11-------0- ->     4'0000 15'000010000000000
  transition:     4'0100 14'-0-11-------1- ->     4'0001 15'000010000000001
  transition:     4'0100 14'-0-1-1-------- ->     4'0010 15'000010000000010
  transition:     4'0100 14'-0-1--1------- ->     4'0011 15'000010000000011
  transition:     4'0100 14'-0-1---1------ ->     4'0100 15'000010000000100
  transition:     4'0100 14'-0-1----1----- ->     4'0101 15'000010000000101
  transition:     4'0100 14'-0-1-----1---0 ->     4'0110 15'000010000000110
  transition:     4'0100 14'-0-1-----1---1 ->     4'0111 15'000010000000111
  transition:     4'0100 14'-0-1------1--- ->     4'1000 15'000010000001000
  transition:     4'0100 14'-0-1-------1-- ->     4'1001 15'000010000001001
  transition:     4'0100 14'-01----------- ->     4'1101 15'000010000001101
  transition:     4'0100 14'10------------ ->     4'0000 15'000010000000000
  transition:     4'0100 14'-1------------ ->     4'0000 15'000010000000000
  transition:     4'0010 14'0000---------- -> INVALID_STATE(4'x) 15'00100000000xxxx  <ignored invalid transition!>
  transition:     4'0010 14'-0-100000000-- -> INVALID_STATE(4'x) 15'00100000000xxxx  <ignored invalid transition!>
  transition:     4'0010 14'-0-11-------0- ->     4'0000 15'001000000000000
  transition:     4'0010 14'-0-11-------1- ->     4'0001 15'001000000000001
  transition:     4'0010 14'-0-1-1-------- ->     4'0010 15'001000000000010
  transition:     4'0010 14'-0-1--1------- ->     4'0011 15'001000000000011
  transition:     4'0010 14'-0-1---1------ ->     4'0100 15'001000000000100
  transition:     4'0010 14'-0-1----1----- ->     4'0101 15'001000000000101
  transition:     4'0010 14'-0-1-----1---0 ->     4'0110 15'001000000000110
  transition:     4'0010 14'-0-1-----1---1 ->     4'0111 15'001000000000111
  transition:     4'0010 14'-0-1------1--- ->     4'1000 15'001000000001000
  transition:     4'0010 14'-0-1-------1-- ->     4'1001 15'001000000001001
  transition:     4'0010 14'-01----------- ->     4'1101 15'001000000001101
  transition:     4'0010 14'10------------ ->     4'0000 15'001000000000000
  transition:     4'0010 14'-1------------ ->     4'0000 15'001000000000000
  transition:     4'0110 14'0000---------- -> INVALID_STATE(4'x) 15'00000010000xxxx  <ignored invalid transition!>
  transition:     4'0110 14'-0-100000000-- -> INVALID_STATE(4'x) 15'00000010000xxxx  <ignored invalid transition!>
  transition:     4'0110 14'-0-11-------0- ->     4'0000 15'000000100000000
  transition:     4'0110 14'-0-11-------1- ->     4'0001 15'000000100000001
  transition:     4'0110 14'-0-1-1-------- ->     4'0010 15'000000100000010
  transition:     4'0110 14'-0-1--1------- ->     4'0011 15'000000100000011
  transition:     4'0110 14'-0-1---1------ ->     4'0100 15'000000100000100
  transition:     4'0110 14'-0-1----1----- ->     4'0101 15'000000100000101
  transition:     4'0110 14'-0-1-----1---0 ->     4'0110 15'000000100000110
  transition:     4'0110 14'-0-1-----1---1 ->     4'0111 15'000000100000111
  transition:     4'0110 14'-0-1------1--- ->     4'1000 15'000000100001000
  transition:     4'0110 14'-0-1-------1-- ->     4'1001 15'000000100001001
  transition:     4'0110 14'-01----------- ->     4'1101 15'000000100001101
  transition:     4'0110 14'10------------ ->     4'0000 15'000000100000000
  transition:     4'0110 14'-1------------ ->     4'0000 15'000000100000000
  transition:     4'0001 14'0000---------- -> INVALID_STATE(4'x) 15'01000000000xxxx  <ignored invalid transition!>
  transition:     4'0001 14'-0-100000000-- -> INVALID_STATE(4'x) 15'01000000000xxxx  <ignored invalid transition!>
  transition:     4'0001 14'-0-11-------0- ->     4'0000 15'010000000000000
  transition:     4'0001 14'-0-11-------1- ->     4'0001 15'010000000000001
  transition:     4'0001 14'-0-1-1-------- ->     4'0010 15'010000000000010
  transition:     4'0001 14'-0-1--1------- ->     4'0011 15'010000000000011
  transition:     4'0001 14'-0-1---1------ ->     4'0100 15'010000000000100
  transition:     4'0001 14'-0-1----1----- ->     4'0101 15'010000000000101
  transition:     4'0001 14'-0-1-----1---0 ->     4'0110 15'010000000000110
  transition:     4'0001 14'-0-1-----1---1 ->     4'0111 15'010000000000111
  transition:     4'0001 14'-0-1------1--- ->     4'1000 15'010000000001000
  transition:     4'0001 14'-0-1-------1-- ->     4'1001 15'010000000001001
  transition:     4'0001 14'-01----------- ->     4'1101 15'010000000001101
  transition:     4'0001 14'10------------ ->     4'0000 15'010000000000000
  transition:     4'0001 14'-1------------ ->     4'0000 15'010000000000000
  transition:     4'1001 14'0000---------- -> INVALID_STATE(4'x) 15'00000000010xxxx  <ignored invalid transition!>
  transition:     4'1001 14'-0-100000000-- -> INVALID_STATE(4'x) 15'00000000010xxxx  <ignored invalid transition!>
  transition:     4'1001 14'-0-11-------0- ->     4'0000 15'000000000100000
  transition:     4'1001 14'-0-11-------1- ->     4'0001 15'000000000100001
  transition:     4'1001 14'-0-1-1-------- ->     4'0010 15'000000000100010
  transition:     4'1001 14'-0-1--1------- ->     4'0011 15'000000000100011
  transition:     4'1001 14'-0-1---1------ ->     4'0100 15'000000000100100
  transition:     4'1001 14'-0-1----1----- ->     4'0101 15'000000000100101
  transition:     4'1001 14'-0-1-----1---0 ->     4'0110 15'000000000100110
  transition:     4'1001 14'-0-1-----1---1 ->     4'0111 15'000000000100111
  transition:     4'1001 14'-0-1------1--- ->     4'1000 15'000000000101000
  transition:     4'1001 14'-0-1-------1-- ->     4'1001 15'000000000101001
  transition:     4'1001 14'-01----------- ->     4'1101 15'000000000101101
  transition:     4'1001 14'10------------ ->     4'0000 15'000000000100000
  transition:     4'1001 14'-1------------ ->     4'0000 15'000000000100000
  transition:     4'0101 14'0000---------- -> INVALID_STATE(4'x) 15'00000100000xxxx  <ignored invalid transition!>
  transition:     4'0101 14'-0-100000000-- -> INVALID_STATE(4'x) 15'00000100000xxxx  <ignored invalid transition!>
  transition:     4'0101 14'-0-11-------0- ->     4'0000 15'000001000000000
  transition:     4'0101 14'-0-11-------1- ->     4'0001 15'000001000000001
  transition:     4'0101 14'-0-1-1-------- ->     4'0010 15'000001000000010
  transition:     4'0101 14'-0-1--1------- ->     4'0011 15'000001000000011
  transition:     4'0101 14'-0-1---1------ ->     4'0100 15'000001000000100
  transition:     4'0101 14'-0-1----1----- ->     4'0101 15'000001000000101
  transition:     4'0101 14'-0-1-----1---0 ->     4'0110 15'000001000000110
  transition:     4'0101 14'-0-1-----1---1 ->     4'0111 15'000001000000111
  transition:     4'0101 14'-0-1------1--- ->     4'1000 15'000001000001000
  transition:     4'0101 14'-0-1-------1-- ->     4'1001 15'000001000001001
  transition:     4'0101 14'-01----------- ->     4'1101 15'000001000001101
  transition:     4'0101 14'10------------ ->     4'0000 15'000001000000000
  transition:     4'0101 14'-1------------ ->     4'0000 15'000001000000000
  transition:     4'1101 14'0000---------- -> INVALID_STATE(4'x) 15'00000000001xxxx  <ignored invalid transition!>
  transition:     4'1101 14'-0-100000000-- -> INVALID_STATE(4'x) 15'00000000001xxxx  <ignored invalid transition!>
  transition:     4'1101 14'-0-11-------0- ->     4'0000 15'000000000010000
  transition:     4'1101 14'-0-11-------1- ->     4'0001 15'000000000010001
  transition:     4'1101 14'-0-1-1-------- ->     4'0010 15'000000000010010
  transition:     4'1101 14'-0-1--1------- ->     4'0011 15'000000000010011
  transition:     4'1101 14'-0-1---1------ ->     4'0100 15'000000000010100
  transition:     4'1101 14'-0-1----1----- ->     4'0101 15'000000000010101
  transition:     4'1101 14'-0-1-----1---0 ->     4'0110 15'000000000010110
  transition:     4'1101 14'-0-1-----1---1 ->     4'0111 15'000000000010111
  transition:     4'1101 14'-0-1------1--- ->     4'1000 15'000000000011000
  transition:     4'1101 14'-0-1-------1-- ->     4'1001 15'000000000011001
  transition:     4'1101 14'-01----------- ->     4'1101 15'000000000011101
  transition:     4'1101 14'10------------ ->     4'0000 15'000000000010000
  transition:     4'1101 14'-1------------ ->     4'0000 15'000000000010000
  transition:     4'0011 14'0000---------- -> INVALID_STATE(4'x) 15'00010000000xxxx  <ignored invalid transition!>
  transition:     4'0011 14'-0-100000000-- -> INVALID_STATE(4'x) 15'00010000000xxxx  <ignored invalid transition!>
  transition:     4'0011 14'-0-11-------0- ->     4'0000 15'000100000000000
  transition:     4'0011 14'-0-11-------1- ->     4'0001 15'000100000000001
  transition:     4'0011 14'-0-1-1-------- ->     4'0010 15'000100000000010
  transition:     4'0011 14'-0-1--1------- ->     4'0011 15'000100000000011
  transition:     4'0011 14'-0-1---1------ ->     4'0100 15'000100000000100
  transition:     4'0011 14'-0-1----1----- ->     4'0101 15'000100000000101
  transition:     4'0011 14'-0-1-----1---0 ->     4'0110 15'000100000000110
  transition:     4'0011 14'-0-1-----1---1 ->     4'0111 15'000100000000111
  transition:     4'0011 14'-0-1------1--- ->     4'1000 15'000100000001000
  transition:     4'0011 14'-0-1-------1-- ->     4'1001 15'000100000001001
  transition:     4'0011 14'-01----------- ->     4'1101 15'000100000001101
  transition:     4'0011 14'10------------ ->     4'0000 15'000100000000000
  transition:     4'0011 14'-1------------ ->     4'0000 15'000100000000000
  transition:     4'0111 14'0000---------- -> INVALID_STATE(4'x) 15'00000001000xxxx  <ignored invalid transition!>
  transition:     4'0111 14'-0-100000000-- -> INVALID_STATE(4'x) 15'00000001000xxxx  <ignored invalid transition!>
  transition:     4'0111 14'-0-11-------0- ->     4'0000 15'000000010000000
  transition:     4'0111 14'-0-11-------1- ->     4'0001 15'000000010000001
  transition:     4'0111 14'-0-1-1-------- ->     4'0010 15'000000010000010
  transition:     4'0111 14'-0-1--1------- ->     4'0011 15'000000010000011
  transition:     4'0111 14'-0-1---1------ ->     4'0100 15'000000010000100
  transition:     4'0111 14'-0-1----1----- ->     4'0101 15'000000010000101
  transition:     4'0111 14'-0-1-----1---0 ->     4'0110 15'000000010000110
  transition:     4'0111 14'-0-1-----1---1 ->     4'0111 15'000000010000111
  transition:     4'0111 14'-0-1------1--- ->     4'1000 15'000000010001000
  transition:     4'0111 14'-0-1-------1-- ->     4'1001 15'000000010001001
  transition:     4'0111 14'-01----------- ->     4'1101 15'000000010001101
  transition:     4'0111 14'10------------ ->     4'0000 15'000000010000000
  transition:     4'0111 14'-1------------ ->     4'0000 15'000000010000000

65.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\de.alu_control_e$1520' from module `\mt_cpu'.

65.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 17 unused cells and 24 unused wires.
<suppressed ~26 debug messages>

65.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\de.alu_control_e$1520' from module `\mt_cpu'.
  Removing unused output signal $flatten\de.$0\alu_control_e[3:0] [0].
  Removing unused output signal $flatten\de.$0\alu_control_e[3:0] [1].
  Removing unused output signal $flatten\de.$0\alu_control_e[3:0] [2].
  Removing unused output signal $flatten\de.$0\alu_control_e[3:0] [3].

65.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\de.alu_control_e$1520' from module `\mt_cpu' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> ----------1
  1000 -> ---------1-
  0100 -> --------1--
  0010 -> -------1---
  0110 -> ------1----
  0001 -> -----1-----
  1001 -> ----1------
  0101 -> ---1-------
  1101 -> --1--------
  0011 -> -1---------
  0111 -> 1----------

65.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\de.alu_control_e$1520' from module `mt_cpu':
-------------------------------------

  Information on FSM $fsm$\de.alu_control_e$1520 (\de.alu_control_e):

  Number of input signals:   14
  Number of output signals:  11
  Number of state bits:      11

  Input signals:
    0: \fd.instr_d [30]
    1: $flatten\decode_stage.\cu.$and$/home/bala/git_stuff/internship/src/control_unit.v:61$143_Y
    2: $flatten\decode_stage.\cu.$procmux$1349_CMP
    3: $flatten\decode_stage.\cu.$procmux$1350_CMP
    4: $flatten\decode_stage.\cu.$procmux$1351_CMP
    5: $flatten\decode_stage.\cu.$procmux$1352_CMP
    6: $flatten\decode_stage.\cu.$procmux$1353_CMP
    7: $flatten\decode_stage.\cu.$procmux$1354_CMP
    8: $flatten\decode_stage.\cu.$procmux$1355_CMP
    9: $flatten\decode_stage.\cu.$procmux$1356_CMP
   10: $flatten\decode_stage.\cu.$procmux$1358_CMP
   11: $flatten\decode_stage.\cu.$procmux$1364_CMP
   12: \de.clr
   13: $auto$opt_reduce.cc:134:opt_pmux$1513

  Output signals:
    0: $flatten\execute_stage.\main_alu.$procmux$1327_CMP
    1: $flatten\execute_stage.\main_alu.$procmux$1328_CMP
    2: $flatten\execute_stage.\main_alu.$procmux$1329_CMP
    3: $flatten\execute_stage.\main_alu.$procmux$1330_CMP
    4: $flatten\execute_stage.\main_alu.$procmux$1331_CMP
    5: $flatten\execute_stage.\main_alu.$procmux$1332_CMP
    6: $flatten\execute_stage.\main_alu.$procmux$1333_CMP
    7: $flatten\execute_stage.\main_alu.$procmux$1334_CMP
    8: $flatten\execute_stage.\main_alu.$procmux$1335_CMP
    9: $flatten\execute_stage.\main_alu.$procmux$1336_CMP
   10: $flatten\execute_stage.\main_alu.$procmux$1337_CMP

  State encoding:
    0: 11'----------1  <RESET STATE>
    1: 11'---------1-
    2: 11'--------1--
    3: 11'-------1---
    4: 11'------1----
    5: 11'-----1-----
    6: 11'----1------
    7: 11'---1-------
    8: 11'--1--------
    9: 11'-1---------
   10: 11'1----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 14'-0-11-------0-   ->     0 11'10000000000
      1:     0 14'10------------   ->     0 11'10000000000
      2:     0 14'-1------------   ->     0 11'10000000000
      3:     0 14'-0-1------1---   ->     1 11'10000000000
      4:     0 14'-0-1---1------   ->     2 11'10000000000
      5:     0 14'-0-1-1--------   ->     3 11'10000000000
      6:     0 14'-0-1-----1---0   ->     4 11'10000000000
      7:     0 14'-0-11-------1-   ->     5 11'10000000000
      8:     0 14'-0-1-------1--   ->     6 11'10000000000
      9:     0 14'-0-1----1-----   ->     7 11'10000000000
     10:     0 14'-01-----------   ->     8 11'10000000000
     11:     0 14'-0-1--1-------   ->     9 11'10000000000
     12:     0 14'-0-1-----1---1   ->    10 11'10000000000
     13:     1 14'-0-11-------0-   ->     0 11'00000000100
     14:     1 14'10------------   ->     0 11'00000000100
     15:     1 14'-1------------   ->     0 11'00000000100
     16:     1 14'-0-1------1---   ->     1 11'00000000100
     17:     1 14'-0-1---1------   ->     2 11'00000000100
     18:     1 14'-0-1-1--------   ->     3 11'00000000100
     19:     1 14'-0-1-----1---0   ->     4 11'00000000100
     20:     1 14'-0-11-------1-   ->     5 11'00000000100
     21:     1 14'-0-1-------1--   ->     6 11'00000000100
     22:     1 14'-0-1----1-----   ->     7 11'00000000100
     23:     1 14'-01-----------   ->     8 11'00000000100
     24:     1 14'-0-1--1-------   ->     9 11'00000000100
     25:     1 14'-0-1-----1---1   ->    10 11'00000000100
     26:     2 14'-0-11-------0-   ->     0 11'00001000000
     27:     2 14'10------------   ->     0 11'00001000000
     28:     2 14'-1------------   ->     0 11'00001000000
     29:     2 14'-0-1------1---   ->     1 11'00001000000
     30:     2 14'-0-1---1------   ->     2 11'00001000000
     31:     2 14'-0-1-1--------   ->     3 11'00001000000
     32:     2 14'-0-1-----1---0   ->     4 11'00001000000
     33:     2 14'-0-11-------1-   ->     5 11'00001000000
     34:     2 14'-0-1-------1--   ->     6 11'00001000000
     35:     2 14'-0-1----1-----   ->     7 11'00001000000
     36:     2 14'-01-----------   ->     8 11'00001000000
     37:     2 14'-0-1--1-------   ->     9 11'00001000000
     38:     2 14'-0-1-----1---1   ->    10 11'00001000000
     39:     3 14'-0-11-------0-   ->     0 11'00100000000
     40:     3 14'10------------   ->     0 11'00100000000
     41:     3 14'-1------------   ->     0 11'00100000000
     42:     3 14'-0-1------1---   ->     1 11'00100000000
     43:     3 14'-0-1---1------   ->     2 11'00100000000
     44:     3 14'-0-1-1--------   ->     3 11'00100000000
     45:     3 14'-0-1-----1---0   ->     4 11'00100000000
     46:     3 14'-0-11-------1-   ->     5 11'00100000000
     47:     3 14'-0-1-------1--   ->     6 11'00100000000
     48:     3 14'-0-1----1-----   ->     7 11'00100000000
     49:     3 14'-01-----------   ->     8 11'00100000000
     50:     3 14'-0-1--1-------   ->     9 11'00100000000
     51:     3 14'-0-1-----1---1   ->    10 11'00100000000
     52:     4 14'-0-11-------0-   ->     0 11'00000010000
     53:     4 14'10------------   ->     0 11'00000010000
     54:     4 14'-1------------   ->     0 11'00000010000
     55:     4 14'-0-1------1---   ->     1 11'00000010000
     56:     4 14'-0-1---1------   ->     2 11'00000010000
     57:     4 14'-0-1-1--------   ->     3 11'00000010000
     58:     4 14'-0-1-----1---0   ->     4 11'00000010000
     59:     4 14'-0-11-------1-   ->     5 11'00000010000
     60:     4 14'-0-1-------1--   ->     6 11'00000010000
     61:     4 14'-0-1----1-----   ->     7 11'00000010000
     62:     4 14'-01-----------   ->     8 11'00000010000
     63:     4 14'-0-1--1-------   ->     9 11'00000010000
     64:     4 14'-0-1-----1---1   ->    10 11'00000010000
     65:     5 14'-0-11-------0-   ->     0 11'01000000000
     66:     5 14'10------------   ->     0 11'01000000000
     67:     5 14'-1------------   ->     0 11'01000000000
     68:     5 14'-0-1------1---   ->     1 11'01000000000
     69:     5 14'-0-1---1------   ->     2 11'01000000000
     70:     5 14'-0-1-1--------   ->     3 11'01000000000
     71:     5 14'-0-1-----1---0   ->     4 11'01000000000
     72:     5 14'-0-11-------1-   ->     5 11'01000000000
     73:     5 14'-0-1-------1--   ->     6 11'01000000000
     74:     5 14'-0-1----1-----   ->     7 11'01000000000
     75:     5 14'-01-----------   ->     8 11'01000000000
     76:     5 14'-0-1--1-------   ->     9 11'01000000000
     77:     5 14'-0-1-----1---1   ->    10 11'01000000000
     78:     6 14'-0-11-------0-   ->     0 11'00000000010
     79:     6 14'10------------   ->     0 11'00000000010
     80:     6 14'-1------------   ->     0 11'00000000010
     81:     6 14'-0-1------1---   ->     1 11'00000000010
     82:     6 14'-0-1---1------   ->     2 11'00000000010
     83:     6 14'-0-1-1--------   ->     3 11'00000000010
     84:     6 14'-0-1-----1---0   ->     4 11'00000000010
     85:     6 14'-0-11-------1-   ->     5 11'00000000010
     86:     6 14'-0-1-------1--   ->     6 11'00000000010
     87:     6 14'-0-1----1-----   ->     7 11'00000000010
     88:     6 14'-01-----------   ->     8 11'00000000010
     89:     6 14'-0-1--1-------   ->     9 11'00000000010
     90:     6 14'-0-1-----1---1   ->    10 11'00000000010
     91:     7 14'-0-11-------0-   ->     0 11'00000100000
     92:     7 14'10------------   ->     0 11'00000100000
     93:     7 14'-1------------   ->     0 11'00000100000
     94:     7 14'-0-1------1---   ->     1 11'00000100000
     95:     7 14'-0-1---1------   ->     2 11'00000100000
     96:     7 14'-0-1-1--------   ->     3 11'00000100000
     97:     7 14'-0-1-----1---0   ->     4 11'00000100000
     98:     7 14'-0-11-------1-   ->     5 11'00000100000
     99:     7 14'-0-1-------1--   ->     6 11'00000100000
    100:     7 14'-0-1----1-----   ->     7 11'00000100000
    101:     7 14'-01-----------   ->     8 11'00000100000
    102:     7 14'-0-1--1-------   ->     9 11'00000100000
    103:     7 14'-0-1-----1---1   ->    10 11'00000100000
    104:     8 14'-0-11-------0-   ->     0 11'00000000001
    105:     8 14'10------------   ->     0 11'00000000001
    106:     8 14'-1------------   ->     0 11'00000000001
    107:     8 14'-0-1------1---   ->     1 11'00000000001
    108:     8 14'-0-1---1------   ->     2 11'00000000001
    109:     8 14'-0-1-1--------   ->     3 11'00000000001
    110:     8 14'-0-1-----1---0   ->     4 11'00000000001
    111:     8 14'-0-11-------1-   ->     5 11'00000000001
    112:     8 14'-0-1-------1--   ->     6 11'00000000001
    113:     8 14'-0-1----1-----   ->     7 11'00000000001
    114:     8 14'-01-----------   ->     8 11'00000000001
    115:     8 14'-0-1--1-------   ->     9 11'00000000001
    116:     8 14'-0-1-----1---1   ->    10 11'00000000001
    117:     9 14'-0-11-------0-   ->     0 11'00010000000
    118:     9 14'10------------   ->     0 11'00010000000
    119:     9 14'-1------------   ->     0 11'00010000000
    120:     9 14'-0-1------1---   ->     1 11'00010000000
    121:     9 14'-0-1---1------   ->     2 11'00010000000
    122:     9 14'-0-1-1--------   ->     3 11'00010000000
    123:     9 14'-0-1-----1---0   ->     4 11'00010000000
    124:     9 14'-0-11-------1-   ->     5 11'00010000000
    125:     9 14'-0-1-------1--   ->     6 11'00010000000
    126:     9 14'-0-1----1-----   ->     7 11'00010000000
    127:     9 14'-01-----------   ->     8 11'00010000000
    128:     9 14'-0-1--1-------   ->     9 11'00010000000
    129:     9 14'-0-1-----1---1   ->    10 11'00010000000
    130:    10 14'-0-11-------0-   ->     0 11'00000001000
    131:    10 14'10------------   ->     0 11'00000001000
    132:    10 14'-1------------   ->     0 11'00000001000
    133:    10 14'-0-1------1---   ->     1 11'00000001000
    134:    10 14'-0-1---1------   ->     2 11'00000001000
    135:    10 14'-0-1-1--------   ->     3 11'00000001000
    136:    10 14'-0-1-----1---0   ->     4 11'00000001000
    137:    10 14'-0-11-------1-   ->     5 11'00000001000
    138:    10 14'-0-1-------1--   ->     6 11'00000001000
    139:    10 14'-0-1----1-----   ->     7 11'00000001000
    140:    10 14'-01-----------   ->     8 11'00000001000
    141:    10 14'-0-1--1-------   ->     9 11'00000001000
    142:    10 14'-0-1-----1---1   ->    10 11'00000001000

-------------------------------------

65.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\de.alu_control_e$1520' from module `\mt_cpu'.

66. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.
<suppressed ~1 debug messages>

67. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
Removed a total of 0 cells.

68. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mt_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~83 debug messages>

69. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mt_cpu.
Performed a total of 0 changes.

70. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
Removed a total of 0 cells.

71. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\tgrp_switch.$procdff$1441 ($dff) from module mt_cpu (D = $flatten\tgrp_switch.$procmux$840_Y, Q = \tgrp_switch.tgrp_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1564 ($sdff) from module mt_cpu (D = $flatten\tgrp_switch.$not$/home/bala/git_stuff/internship/src/tgrp_switcher.v:18$9_Y, Q = \tgrp_switch.tgrp_reg).
Adding SRST signal on $flatten\mw.$procdff$1440 ($dff) from module mt_cpu (D = \em.pc_plus4_m, Q = \mw.pc_plus4_w, rval = 0).
Adding SRST signal on $flatten\mw.$procdff$1439 ($dff) from module mt_cpu (D = \memory_stage.dm.read_data_m, Q = \mw.read_data_w, rval = 0).
Adding SRST signal on $flatten\mw.$procdff$1438 ($dff) from module mt_cpu (D = \em.alu_result_m, Q = \mw.alu_result_w, rval = 0).
Adding SRST signal on $flatten\mw.$procdff$1437 ($dff) from module mt_cpu (D = \em.result_src_m, Q = \mw.result_src_w, rval = 2'00).
Adding SRST signal on $flatten\mw.$procdff$1436 ($dff) from module mt_cpu (D = \em.tid_m, Q = \mw.tid_w, rval = 2'00).
Adding SRST signal on $flatten\mw.$procdff$1435 ($dff) from module mt_cpu (D = \em.rd_m, Q = \mw.rd_w, rval = 5'00000).
Adding SRST signal on $flatten\fetch_stage.\ts.$procdff$1380 ($dff) from module mt_cpu (D = $flatten\fetch_stage.\ts.$add$/home/bala/git_stuff/internship/src/thread_sel.v:14$117_Y [1:0], Q = \fetch_stage.ts.tid, rval = 2'00).
Adding SRST signal on $flatten\fd.$procdff$1408 ($dff) from module mt_cpu (D = \fetch_stage.ts.tid, Q = \fd.tid_d, rval = 2'00).
Adding SRST signal on $flatten\fd.$procdff$1407 ($dff) from module mt_cpu (D = \fd.instr_f, Q = \fd.instr_d, rval = 0).
Adding SRST signal on $flatten\fd.$procdff$1406 ($dff) from module mt_cpu (D = \fd.pc_plus4_f, Q = \fd.pc_plus4_d, rval = 0).
Adding SRST signal on $flatten\fd.$procdff$1405 ($dff) from module mt_cpu (D = { \fetch_stage.thread_pc.pc [31:12] \fetch_stage.i_mem.instr_addr [11:2] \fetch_stage.thread_pc.pc [1:0] }, Q = \fd.pc_d, rval = 0).
Adding SRST signal on $flatten\em.$procdff$1433 ($dff) from module mt_cpu (D = \de.tid_e, Q = \em.tid_m, rval = 2'00).
Adding SRST signal on $flatten\em.$procdff$1432 ($dff) from module mt_cpu (D = \de.pc_plus4_e, Q = \em.pc_plus4_m, rval = 0).
Adding SRST signal on $flatten\em.$procdff$1431 ($dff) from module mt_cpu (D = \de.rd_e, Q = \em.rd_m, rval = 5'00000).
Adding SRST signal on $flatten\em.$procdff$1430 ($dff) from module mt_cpu (D = \de.rd2_e, Q = \em.write_data_m, rval = 0).
Adding SRST signal on $flatten\em.$procdff$1429 ($dff) from module mt_cpu (D = \fetch_stage.thread_pc.pc_target_e, Q = \em.alu_result_m, rval = 0).
Adding SRST signal on $flatten\em.$procdff$1428 ($dff) from module mt_cpu (D = \de.funct3_e, Q = \em.funct3_m, rval = 3'000).
Adding SRST signal on $flatten\em.$procdff$1427 ($dff) from module mt_cpu (D = \de.res_src_e, Q = \em.result_src_m, rval = 2'00).
Adding SRST signal on $flatten\em.$procdff$1426 ($dff) from module mt_cpu (D = \de.mem_write_e, Q = \em.mem_write_m, rval = 1'0).
Adding SRST signal on $flatten\de.$procdff$1424 ($dff) from module mt_cpu (D = \fd.pc_plus4_d, Q = \de.pc_plus4_e, rval = 0).
Adding SRST signal on $flatten\de.$procdff$1423 ($dff) from module mt_cpu (D = \de.imm_val_d, Q = \de.imm_val_e, rval = 0).
Adding SRST signal on $flatten\de.$procdff$1422 ($dff) from module mt_cpu (D = \fd.instr_d [11:7], Q = \de.rd_e, rval = 5'00000).
Adding SRST signal on $flatten\de.$procdff$1421 ($dff) from module mt_cpu (D = \fd.pc_d, Q = \de.pc_e, rval = 0).
Adding SRST signal on $flatten\de.$procdff$1420 ($dff) from module mt_cpu (D = \de.rd2_d, Q = \de.rd2_e, rval = 0).
Adding SRST signal on $flatten\de.$procdff$1419 ($dff) from module mt_cpu (D = \de.rd1_d, Q = \de.rd1_e, rval = 0).
Adding SRST signal on $flatten\de.$procdff$1418 ($dff) from module mt_cpu (D = \decode_stage.cu.controls [4], Q = \de.alu_src_a_e, rval = 1'0).
Adding SRST signal on $flatten\de.$procdff$1417 ($dff) from module mt_cpu (D = \decode_stage.cu.controls [3], Q = \de.alu_src_b_e, rval = 1'0).
Adding SRST signal on $flatten\de.$procdff$1416 ($dff) from module mt_cpu (D = \fd.instr_d [14:12], Q = \de.funct3_e, rval = 3'000).
Adding SRST signal on $flatten\de.$procdff$1414 ($dff) from module mt_cpu (D = \decode_stage.cu.controls [5], Q = \de.branch_e, rval = 1'0).
Adding SRST signal on $flatten\de.$procdff$1413 ($dff) from module mt_cpu (D = \decode_stage.cu.controls [6], Q = \de.jump_e, rval = 1'0).
Adding SRST signal on $flatten\de.$procdff$1412 ($dff) from module mt_cpu (D = \decode_stage.cu.controls [7], Q = \de.mem_write_e, rval = 1'0).
Adding SRST signal on $flatten\de.$procdff$1411 ($dff) from module mt_cpu (D = \decode_stage.cu.controls [9:8], Q = \de.res_src_e, rval = 2'00).
Adding SRST signal on $flatten\de.$procdff$1409 ($dff) from module mt_cpu (D = \fd.tid_d, Q = \de.tid_e, rval = 2'00).

72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 35 unused cells and 60 unused wires.
<suppressed ~36 debug messages>

73. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.

74. Rerunning OPT passes. (Maybe there is more to doâ€¦)

75. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mt_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~53 debug messages>

76. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mt_cpu.
Performed a total of 0 changes.

77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
Removed a total of 0 cells.

78. Executing OPT_DFF pass (perform DFF optimizations).

79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..

80. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.

81. Executing WREDUCE pass (reducing word size of cells).
Removed top 22 address bits (of 32) from memory init port mt_cpu.$flatten\fetch_stage.\i_mem.$meminit$\instr_rom$/home/bala/git_stuff/internship/src/instr_mem.v:0$23 (fetch_stage.i_mem.instr_rom).
Removed top 29 address bits (of 32) from memory init port mt_cpu.$flatten\fetch_stage.\thread_pc.$auto$proc_memwr.cc:45:proc_memwr$1465 (fetch_stage.thread_pc.t_pc).
Removed top 29 address bits (of 32) from memory init port mt_cpu.$flatten\fetch_stage.\thread_pc.$auto$proc_memwr.cc:45:proc_memwr$1466 (fetch_stage.thread_pc.t_pc).
Removed top 29 address bits (of 32) from memory init port mt_cpu.$flatten\fetch_stage.\thread_pc.$auto$proc_memwr.cc:45:proc_memwr$1467 (fetch_stage.thread_pc.t_pc).
Removed top 29 address bits (of 32) from memory init port mt_cpu.$flatten\fetch_stage.\thread_pc.$auto$proc_memwr.cc:45:proc_memwr$1468 (fetch_stage.thread_pc.t_pc).
Removed top 29 address bits (of 32) from memory init port mt_cpu.$flatten\fetch_stage.\thread_pc.$auto$proc_memwr.cc:45:proc_memwr$1469 (fetch_stage.thread_pc.t_pc).
Removed top 29 address bits (of 32) from memory init port mt_cpu.$flatten\fetch_stage.\thread_pc.$auto$proc_memwr.cc:45:proc_memwr$1470 (fetch_stage.thread_pc.t_pc).
Removed top 29 address bits (of 32) from memory init port mt_cpu.$flatten\fetch_stage.\thread_pc.$auto$proc_memwr.cc:45:proc_memwr$1471 (fetch_stage.thread_pc.t_pc).
Removed top 29 address bits (of 32) from memory init port mt_cpu.$flatten\fetch_stage.\thread_pc.$auto$proc_memwr.cc:45:proc_memwr$1472 (fetch_stage.thread_pc.t_pc).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$auto$proc_memwr.cc:45:proc_memwr$1478 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$auto$proc_memwr.cc:45:proc_memwr$1479 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$auto$proc_memwr.cc:45:proc_memwr$1480 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$auto$proc_memwr.cc:45:proc_memwr$1481 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$auto$proc_memwr.cc:45:proc_memwr$1482 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$auto$proc_memwr.cc:45:proc_memwr$1483 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$auto$proc_memwr.cc:45:proc_memwr$1484 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$auto$proc_memwr.cc:45:proc_memwr$1485 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$331 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$332 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$333 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$334 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$335 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$336 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$337 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$338 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$339 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$340 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$341 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$342 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$343 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$344 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$345 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$346 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$347 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$348 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$349 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$350 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$351 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$352 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$353 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$354 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$355 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$356 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$357 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$358 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$359 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$360 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$361 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$362 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$363 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$364 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$365 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$366 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$367 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$368 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$369 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$370 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$371 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$372 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$373 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$374 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$375 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$376 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$377 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$378 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$379 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$380 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$381 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$382 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$383 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$384 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$385 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$386 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$387 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$388 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$389 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$390 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$391 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$392 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$393 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory init port mt_cpu.$flatten\memory_stage.\dm.$meminit$\ram$/home/bala/git_stuff/internship/src/data_memory.v:25$394 (memory_stage.dm.ram).
Removed top 26 address bits (of 32) from memory read port mt_cpu.$flatten\memory_stage.\dm.$memrd$\ram$/home/bala/git_stuff/internship/src/data_memory.v:20$239 (memory_stage.dm.ram).
Removed top 1 bits (of 3) from port B of cell mt_cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1555 ($eq).
Removed top 31 bits (of 32) from port B of cell mt_cpu.$sub$/home/bala/git_stuff/internship/src/mt_cpu.v:109$4 ($sub).
Removed top 30 bits (of 32) from port Y of cell mt_cpu.$sub$/home/bala/git_stuff/internship/src/mt_cpu.v:109$4 ($sub).
Removed top 29 bits (of 32) from port B of cell mt_cpu.$sub$/home/bala/git_stuff/internship/src/mt_cpu.v:376$6 ($sub).
Removed top 29 bits (of 32) from port B of cell mt_cpu.$flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/src/mt_pc.v:47$105 ($sub).
Removed top 1 bits (of 2) from port B of cell mt_cpu.$flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/src/mt_pc.v:48$106 ($sub).
Removed top 29 bits (of 32) from port B of cell mt_cpu.$flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/src/mt_pc.v:48$109 ($sub).
Removed top 29 bits (of 32) from port B of cell mt_cpu.$flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/src/mt_pc.v:49$111 ($sub).
Removed top 29 bits (of 32) from port B of cell mt_cpu.$flatten\fetch_stage.\thread_pc.$add$/home/bala/git_stuff/internship/src/mt_pc.v:62$115 ($add).
Removed top 31 bits (of 32) from port B of cell mt_cpu.$flatten\fetch_stage.\ts.$add$/home/bala/git_stuff/internship/src/thread_sel.v:14$117 ($add).
Removed top 30 bits (of 32) from port Y of cell mt_cpu.$flatten\fetch_stage.\ts.$add$/home/bala/git_stuff/internship/src/thread_sel.v:14$117 ($add).
Removed top 1 bits (of 4) from port B of cell mt_cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1551 ($eq).
Removed top 1 bits (of 4) from port B of cell mt_cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1553 ($eq).
Removed top 1 bits (of 4) from port B of cell mt_cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1538 ($eq).
Removed top 1 bits (of 3) from port B of cell mt_cpu.$flatten\decode_stage.\imex.$procmux$464_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell mt_cpu.$flatten\decode_stage.\imex.$procmux$465_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell mt_cpu.$flatten\decode_stage.\imex.$procmux$466_CMP0 ($eq).
Removed top 1 bits (of 7) from mux cell mt_cpu.$flatten\decode_stage.\rf.$ternary$/home/bala/git_stuff/internship/src/mt_reg_file.v:93$125 ($mux).
Removed top 25 bits (of 32) from mux cell mt_cpu.$flatten\decode_stage.\rf.$ternary$/home/bala/git_stuff/internship/src/mt_reg_file.v:94$126 ($mux).
Removed top 1 bits (of 7) from mux cell mt_cpu.$flatten\decode_stage.\rf.$ternary$/home/bala/git_stuff/internship/src/mt_reg_file.v:95$127 ($mux).
Removed top 25 bits (of 32) from mux cell mt_cpu.$flatten\decode_stage.\rf.$ternary$/home/bala/git_stuff/internship/src/mt_reg_file.v:96$128 ($mux).
Removed top 1 bits (of 3) from port B of cell mt_cpu.$flatten\decode_stage.\cu.$procmux$1353_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell mt_cpu.$flatten\decode_stage.\cu.$procmux$1354_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell mt_cpu.$flatten\decode_stage.\cu.$procmux$1355_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell mt_cpu.$flatten\decode_stage.\cu.$procmux$1358_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell mt_cpu.$flatten\decode_stage.\cu.$procmux$1364_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell mt_cpu.$flatten\decode_stage.\cu.$procmux$1366_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell mt_cpu.$flatten\decode_stage.\cu.$procmux$1367_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell mt_cpu.$flatten\decode_stage.\cu.$procmux$1368_CMP0 ($eq).
Removed top 1 bits (of 11) from mux cell mt_cpu.$flatten\decode_stage.\cu.$procmux$1370 ($pmux).
Removed top 1 bits (of 7) from port B of cell mt_cpu.$flatten\decode_stage.\cu.$procmux$1375_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell mt_cpu.$flatten\decode_stage.\cu.$procmux$1378_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell mt_cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1549 ($eq).
Removed top 31 bits (of 32) from mux cell mt_cpu.$flatten\execute_stage.\main_alu.$ternary$/home/bala/git_stuff/internship/src/alu.v:14$158 ($mux).
Removed top 31 bits (of 32) from mux cell mt_cpu.$flatten\execute_stage.\main_alu.$ternary$/home/bala/git_stuff/internship/src/alu.v:15$160 ($mux).
Removed top 1 bits (of 4) from port B of cell mt_cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1563 ($eq).
Removed top 1 bits (of 3) from port B of cell mt_cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1561 ($eq).
Removed top 1 bits (of 2) from port B of cell mt_cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1559 ($eq).
Removed top 1 bits (of 3) from port B of cell mt_cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1557 ($eq).
Removed top 1 bits (of 3) from port B of cell mt_cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1547 ($eq).
Removed top 16 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/src/data_memory.v:56$242 ($mux).
Removed top 1 bits (of 2) from port B of cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1024_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1153_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1154_CMP0 ($eq).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1230 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1239 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1248 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1257 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1266 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1275 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1284 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1293 ($mux).
Removed top 1 bits (of 3) from port B of cell mt_cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1545 ($eq).
Removed top 1 bits (of 2) from port B of cell mt_cpu.$flatten\writeback_stage.\result_mux.$procmux$848_CMP0 ($eq).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1074 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1098 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1122 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1146 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1160 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1180 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1201 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1222 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$874 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$904 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$943 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$976 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1011 ($mux).
Removed top 26 bits (of 32) from mux cell mt_cpu.$flatten\memory_stage.\dm.$procmux$1048 ($mux).
Removed top 31 bits (of 32) from wire mt_cpu.$flatten\execute_stage.\main_alu.$ternary$/home/bala/git_stuff/internship/src/alu.v:14$158_Y.
Removed top 31 bits (of 32) from wire mt_cpu.$flatten\execute_stage.\main_alu.$ternary$/home/bala/git_stuff/internship/src/alu.v:15$160_Y.
Removed top 30 bits (of 32) from wire mt_cpu.$flatten\fetch_stage.\ts.$add$/home/bala/git_stuff/internship/src/thread_sel.v:14$117_Y.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_ADDR[31:0]$244.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_ADDR[31:0]$247.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_ADDR[31:0]$250.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_ADDR[31:0]$253.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_ADDR[31:0]$256.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_ADDR[31:0]$259.
Removed top 16 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_EN[31:0]$261.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_ADDR[31:0]$262.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_ADDR[31:0]$265.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_ADDR[31:0]$290.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_ADDR[31:0]$293.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_ADDR[31:0]$296.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_ADDR[31:0]$299.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_ADDR[31:0]$302.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_ADDR[31:0]$305.
Removed top 16 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_EN[31:0]$307.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:89$236_ADDR[31:0]$308.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:93$237_ADDR[31:0]$311.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_ADDR[31:0]$313.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_ADDR[31:0]$316.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_ADDR[31:0]$319.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_ADDR[31:0]$322.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:84$234_ADDR[31:0]$325.
Removed top 26 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_ADDR[31:0]$328.
Removed top 16 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:85$235_EN[31:0]$330.
Removed top 17 bits (of 32) from wire mt_cpu.$flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/src/data_memory.v:56$242_Y.

82. Executing PEEPOPT pass (run peephole optimizers).

83. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 0 unused cells and 32 unused wires.
<suppressed ~1 debug messages>

84. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module mt_cpu:
  creating $macc model for $flatten\execute_stage.\main_alu.$add$/home/bala/git_stuff/internship/src/alu.v:11$154 ($add).
  creating $macc model for $flatten\execute_stage.\main_alu.$sub$/home/bala/git_stuff/internship/src/alu.v:12$155 ($sub).
  creating $macc model for $flatten\fetch_stage.\thread_pc.$add$/home/bala/git_stuff/internship/src/mt_pc.v:62$115 ($add).
  creating $macc model for $flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/src/mt_pc.v:47$102 ($sub).
  creating $macc model for $flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/src/mt_pc.v:47$105 ($sub).
  creating $macc model for $flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/src/mt_pc.v:48$106 ($sub).
  creating $macc model for $flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/src/mt_pc.v:48$109 ($sub).
  creating $macc model for $flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/src/mt_pc.v:49$111 ($sub).
  creating $macc model for $flatten\fetch_stage.\ts.$add$/home/bala/git_stuff/internship/src/thread_sel.v:14$117 ($add).
  creating $macc model for $sub$/home/bala/git_stuff/internship/src/mt_cpu.v:109$4 ($sub).
  creating $macc model for $sub$/home/bala/git_stuff/internship/src/mt_cpu.v:376$6 ($sub).
  creating $alu model for $macc $sub$/home/bala/git_stuff/internship/src/mt_cpu.v:376$6.
  creating $alu model for $macc $sub$/home/bala/git_stuff/internship/src/mt_cpu.v:109$4.
  creating $alu model for $macc $flatten\fetch_stage.\ts.$add$/home/bala/git_stuff/internship/src/thread_sel.v:14$117.
  creating $alu model for $macc $flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/src/mt_pc.v:49$111.
  creating $alu model for $macc $flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/src/mt_pc.v:48$109.
  creating $alu model for $macc $flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/src/mt_pc.v:48$106.
  creating $alu model for $macc $flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/src/mt_pc.v:47$105.
  creating $alu model for $macc $flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/src/mt_pc.v:47$102.
  creating $alu model for $macc $flatten\fetch_stage.\thread_pc.$add$/home/bala/git_stuff/internship/src/mt_pc.v:62$115.
  creating $alu model for $macc $flatten\execute_stage.\main_alu.$sub$/home/bala/git_stuff/internship/src/alu.v:12$155.
  creating $alu model for $macc $flatten\execute_stage.\main_alu.$add$/home/bala/git_stuff/internship/src/alu.v:11$154.
  creating $alu model for $flatten\execute_stage.\bu.$lt$/home/bala/git_stuff/internship/src/branch_unit.v:14$149 ($lt): new $alu
  creating $alu model for $flatten\execute_stage.\bu.$lt$/home/bala/git_stuff/internship/src/branch_unit.v:16$151 ($lt): new $alu
  creating $alu model for $flatten\execute_stage.\main_alu.$lt$/home/bala/git_stuff/internship/src/alu.v:14$157 ($lt): new $alu
  creating $alu model for $flatten\execute_stage.\main_alu.$lt$/home/bala/git_stuff/internship/src/alu.v:15$159 ($lt): merged with $flatten\execute_stage.\main_alu.$sub$/home/bala/git_stuff/internship/src/alu.v:12$155.
  creating $alu model for $flatten\execute_stage.\bu.$eq$/home/bala/git_stuff/internship/src/branch_unit.v:12$147 ($eq): merged with $flatten\execute_stage.\bu.$lt$/home/bala/git_stuff/internship/src/branch_unit.v:16$151.
  creating $alu cell for $flatten\execute_stage.\bu.$lt$/home/bala/git_stuff/internship/src/branch_unit.v:16$151, $flatten\execute_stage.\bu.$eq$/home/bala/git_stuff/internship/src/branch_unit.v:12$147: $auto$alumacc.cc:485:replace_alu$1631
  creating $alu cell for $flatten\execute_stage.\bu.$lt$/home/bala/git_stuff/internship/src/branch_unit.v:14$149: $auto$alumacc.cc:485:replace_alu$1638
  creating $alu cell for $flatten\execute_stage.\main_alu.$lt$/home/bala/git_stuff/internship/src/alu.v:14$157: $auto$alumacc.cc:485:replace_alu$1645
  creating $alu cell for $flatten\execute_stage.\main_alu.$add$/home/bala/git_stuff/internship/src/alu.v:11$154: $auto$alumacc.cc:485:replace_alu$1652
  creating $alu cell for $flatten\execute_stage.\main_alu.$sub$/home/bala/git_stuff/internship/src/alu.v:12$155, $flatten\execute_stage.\main_alu.$lt$/home/bala/git_stuff/internship/src/alu.v:15$159: $auto$alumacc.cc:485:replace_alu$1655
  creating $alu cell for $flatten\fetch_stage.\thread_pc.$add$/home/bala/git_stuff/internship/src/mt_pc.v:62$115: $auto$alumacc.cc:485:replace_alu$1660
  creating $alu cell for $flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/src/mt_pc.v:47$102: $auto$alumacc.cc:485:replace_alu$1663
  creating $alu cell for $flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/src/mt_pc.v:47$105: $auto$alumacc.cc:485:replace_alu$1666
  creating $alu cell for $flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/src/mt_pc.v:48$106: $auto$alumacc.cc:485:replace_alu$1669
  creating $alu cell for $flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/src/mt_pc.v:48$109: $auto$alumacc.cc:485:replace_alu$1672
  creating $alu cell for $flatten\fetch_stage.\thread_pc.$sub$/home/bala/git_stuff/internship/src/mt_pc.v:49$111: $auto$alumacc.cc:485:replace_alu$1675
  creating $alu cell for $flatten\fetch_stage.\ts.$add$/home/bala/git_stuff/internship/src/thread_sel.v:14$117: $auto$alumacc.cc:485:replace_alu$1678
  creating $alu cell for $sub$/home/bala/git_stuff/internship/src/mt_cpu.v:109$4: $auto$alumacc.cc:485:replace_alu$1681
  creating $alu cell for $sub$/home/bala/git_stuff/internship/src/mt_cpu.v:376$6: $auto$alumacc.cc:485:replace_alu$1684
  created 14 $alu and 0 $macc cells.

85. Executing SHARE pass (SAT-based resource sharing).
Found 7 cells in module mt_cpu that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\memory_stage.\dm.$memrd$\ram$/home/bala/git_stuff/internship/src/data_memory.v:20$239 ($memrd):
    Found 11 activation_patterns using ctrl signal { $flatten\memory_stage.\dm.$procmux$1321_CMP $flatten\memory_stage.\dm.$procmux$1305_CMP $flatten\memory_stage.\dm.$procmux$1154_CMP $flatten\memory_stage.\dm.$procmux$1153_CMP $flatten\memory_stage.\dm.$procmux$1025_CMP $flatten\memory_stage.\dm.$procmux$1024_CMP $flatten\memory_stage.\dm.$procmux$1022_CMP $flatten\memory_stage.\dm.$procmux$1003_CMP $flatten\memory_stage.\dm.$procmux$1001_CMP }.
    No candidates found.
  Analyzing resource sharing options for $flatten\fetch_stage.\thread_pc.$memrd$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$110 ($memrd):
    Found 1 activation_patterns using ctrl signal { \swap_tgrp \rst }.
    Found 2 candidates: $flatten\fetch_stage.\thread_pc.$memrd$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$107 $flatten\fetch_stage.\thread_pc.$memrd$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$103
    Analyzing resource sharing with $flatten\fetch_stage.\thread_pc.$memrd$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$107 ($memrd):
      Found 1 activation_patterns using ctrl signal { \swap_tgrp \rst }.
      Activation pattern for cell $flatten\fetch_stage.\thread_pc.$memrd$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$110: { \swap_tgrp \rst } = 2'10
      Activation pattern for cell $flatten\fetch_stage.\thread_pc.$memrd$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$107: { \swap_tgrp \rst } = 2'10
      Size of SAT problem: 0 cells, 9 variables, 18 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \swap_tgrp \rst } = 2'10
    Analyzing resource sharing with $flatten\fetch_stage.\thread_pc.$memrd$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$103 ($memrd):
      Found 1 activation_patterns using ctrl signal { \swap_tgrp \rst }.
      Activation pattern for cell $flatten\fetch_stage.\thread_pc.$memrd$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:49$110: { \swap_tgrp \rst } = 2'10
      Activation pattern for cell $flatten\fetch_stage.\thread_pc.$memrd$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$103: { \swap_tgrp \rst } = 2'10
      Size of SAT problem: 0 cells, 9 variables, 18 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \swap_tgrp \rst } = 2'10
  Analyzing resource sharing options for $flatten\fetch_stage.\thread_pc.$memrd$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$107 ($memrd):
    Found 1 activation_patterns using ctrl signal { \swap_tgrp \rst }.
    Found 1 candidates: $flatten\fetch_stage.\thread_pc.$memrd$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$103
    Analyzing resource sharing with $flatten\fetch_stage.\thread_pc.$memrd$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$103 ($memrd):
      Found 1 activation_patterns using ctrl signal { \swap_tgrp \rst }.
      Activation pattern for cell $flatten\fetch_stage.\thread_pc.$memrd$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$107: { \swap_tgrp \rst } = 2'10
      Activation pattern for cell $flatten\fetch_stage.\thread_pc.$memrd$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$103: { \swap_tgrp \rst } = 2'10
      Size of SAT problem: 0 cells, 9 variables, 18 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \swap_tgrp \rst } = 2'10
  Analyzing resource sharing options for $flatten\fetch_stage.\thread_pc.$memrd$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$103 ($memrd):
    Found 1 activation_patterns using ctrl signal { \swap_tgrp \rst }.
    No candidates found.
  Analyzing resource sharing options for $flatten\execute_stage.\main_alu.$sshr$/home/bala/git_stuff/internship/src/alu.v:18$163 ($sshr):
    Found 1 activation_patterns using ctrl signal \de.alu_control_e [10].
    No candidates found.
  Analyzing resource sharing options for $flatten\execute_stage.\main_alu.$shr$/home/bala/git_stuff/internship/src/alu.v:17$162 ($shr):
    Found 1 activation_patterns using ctrl signal \de.alu_control_e [4].
    No candidates found.
  Analyzing resource sharing options for $flatten\execute_stage.\main_alu.$shl$/home/bala/git_stuff/internship/src/alu.v:13$156 ($shl):
    Found 1 activation_patterns using ctrl signal \de.alu_control_e [3].
    No candidates found.

86. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.
<suppressed ~1 debug messages>

87. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
Removed a total of 0 cells.

88. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mt_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~53 debug messages>

89. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mt_cpu.
Performed a total of 0 changes.

90. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
Removed a total of 0 cells.

91. Executing OPT_DFF pass (perform DFF optimizations).

92. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 1 unused cells and 6 unused wires.
<suppressed ~2 debug messages>

93. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.

94. Rerunning OPT passes. (Maybe there is more to doâ€¦)

95. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mt_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~53 debug messages>

96. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mt_cpu.
Performed a total of 0 changes.

97. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
Removed a total of 0 cells.

98. Executing OPT_DFF pass (perform DFF optimizations).

99. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..

100. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.

101. Executing MEMORY pass.

101.1. Executing OPT_MEM pass (optimize memories).
mt_cpu.fetch_stage.i_mem.instr_rom: removing const-1 lane 0
mt_cpu.fetch_stage.i_mem.instr_rom: removing const-1 lane 1
Performed a total of 33 transformations.

101.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 31 transformations.

101.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing mt_cpu.fetch_stage.thread_pc.t_pc write port 0.
  Analyzing mt_cpu.fetch_stage.thread_pc.t_pc write port 1.
  Analyzing mt_cpu.fetch_stage.thread_pc.t_pc write port 2.
  Analyzing mt_cpu.fetch_stage.thread_pc.t_pc write port 3.
  Analyzing mt_cpu.fetch_stage.thread_pc.t_pc write port 4.
  Analyzing mt_cpu.fetch_stage.thread_pc.t_pc write port 5.
  Analyzing mt_cpu.fetch_stage.thread_pc.t_pc write port 6.
  Analyzing mt_cpu.fetch_stage.thread_pc.t_pc write port 7.
  Analyzing mt_cpu.fetch_stage.thread_pc.t_pc write port 8.
  Analyzing mt_cpu.fetch_stage.thread_pc.t_pc write port 9.
  Analyzing mt_cpu.fetch_stage.thread_pc.t_pc write port 10.
  Analyzing mt_cpu.fetch_stage.thread_pc.t_pc write port 11.
  Analyzing mt_cpu.fetch_stage.thread_pc.t_pc write port 12.
  Analyzing mt_cpu.memory_stage.dm.ram write port 0.
  Analyzing mt_cpu.memory_stage.dm.ram write port 1.
  Analyzing mt_cpu.memory_stage.dm.ram write port 2.
  Analyzing mt_cpu.memory_stage.dm.ram write port 3.
  Analyzing mt_cpu.memory_stage.dm.ram write port 4.
  Analyzing mt_cpu.memory_stage.dm.ram write port 5.
  Analyzing mt_cpu.memory_stage.dm.ram write port 6.
  Analyzing mt_cpu.memory_stage.dm.ram write port 7.

101.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

101.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\fetch_stage.i_mem.instr_rom'[0] in module `\mt_cpu': merging output FF to cell.
Checking read port `\fetch_stage.thread_pc.t_pc'[0] in module `\mt_cpu': no output FF found.
Checking read port `\fetch_stage.thread_pc.t_pc'[1] in module `\mt_cpu': no output FF found.
Checking read port `\fetch_stage.thread_pc.t_pc'[2] in module `\mt_cpu': no output FF found.
Checking read port `\fetch_stage.thread_pc.t_pc'[3] in module `\mt_cpu': no output FF found.
Checking read port `\memory_stage.dm.ram'[0] in module `\mt_cpu': no output FF found.
Checking read port address `\fetch_stage.thread_pc.t_pc'[0] in module `\mt_cpu': no address FF found.
Checking read port address `\fetch_stage.thread_pc.t_pc'[1] in module `\mt_cpu': no address FF found.
Checking read port address `\fetch_stage.thread_pc.t_pc'[2] in module `\mt_cpu': no address FF found.
Checking read port address `\fetch_stage.thread_pc.t_pc'[3] in module `\mt_cpu': no address FF found.
Checking read port address `\memory_stage.dm.ram'[0] in module `\mt_cpu': merged address FF to cell.

101.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..

101.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory mt_cpu.fetch_stage.thread_pc.t_pc by address:
Consolidating write ports of memory mt_cpu.fetch_stage.thread_pc.t_pc by address:
  Merging ports 0, 1 (address 3'000).
  Merging ports 0, 2 (address 3'000).
  Merging ports 0, 3 (address 3'000).
  Merging ports 0, 4 (address 3'000).
  Merging ports 6, 7 (address 3'110).
Consolidating write ports of memory mt_cpu.fetch_stage.thread_pc.t_pc by address:
  Merging ports 1, 2 (address 3'101).
Consolidating write ports of memory mt_cpu.fetch_stage.thread_pc.t_pc by address:
Consolidating write ports of memory mt_cpu.memory_stage.dm.ram by address:
  Merging ports 0, 1 (address \em.alu_result_m [7:2]).
  Merging ports 0, 2 (address \em.alu_result_m [7:2]).
  Merging ports 0, 3 (address \em.alu_result_m [7:2]).
  Merging ports 0, 4 (address \em.alu_result_m [7:2]).
  Merging ports 0, 5 (address \em.alu_result_m [7:2]).
  Merging ports 0, 6 (address \em.alu_result_m [7:2]).
  Merging ports 0, 7 (address \em.alu_result_m [7:2]).
Consolidating write ports of memory mt_cpu.fetch_stage.thread_pc.t_pc using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 32: ports 2, 3, 4, 5, 6.
  Common input cone for all EN signals: 22 cells.
  Size of unconstrained SAT problem: 1473 variables, 3871 clauses
  According to SAT solver sharing of port 2 with port 3 is not possible.
  According to SAT solver sharing of port 2 with port 4 is not possible.
  Merging port 5 into port 2.
  According to SAT solver sharing of port 2 with port 6 is not possible.
  According to SAT solver sharing of port 3 with port 4 is not possible.
  Merging port 6 into port 3.

101.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

101.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 22 unused cells and 22 unused wires.
<suppressed ~23 debug messages>

101.10. Executing MEMORY_COLLECT pass (generating $mem cells).

102. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..

103. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.
<suppressed ~103 debug messages>

104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
Removed a total of 0 cells.

105. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1574 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$1574 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1574 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$1574 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$1574 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1574 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$1574 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$1574 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$1574 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$1574 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$1574 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$1574 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$1574 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$1574 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$1574 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$1574 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$1574 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$1574 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$1574 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$1574 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$1574 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$1574 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$1574 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$1574 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$1574 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$1574 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$1574 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$1574 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$1574 ($sdff) from module mt_cpu.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$1574 ($sdff) from module mt_cpu.

106. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 11 unused cells and 93 unused wires.
<suppressed ~12 debug messages>

107. Rerunning OPT passes (Removed registers in this run.)

108. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.
<suppressed ~8 debug messages>

109. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
Removed a total of 0 cells.

110. Executing OPT_DFF pass (perform DFF optimizations).

111. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

112. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \fetch_stage.i_mem.instr_rom in module \mt_cpu:
  created 1024 $dff cells and 0 static cells of width 30.
Extracted data FF from read port 0 of mt_cpu.fetch_stage.i_mem.instr_rom: $\fetch_stage.i_mem.instr_rom$rdreg[0]
  read interface: 1 $dff and 1023 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \fetch_stage.thread_pc.t_pc in module \mt_cpu:
  created 8 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 28 $mux cells.
  write interface: 40 write mux blocks.
Mapping memory \memory_stage.dm.ram in module \mt_cpu:
  created 64 $dff cells and 0 static cells of width 32.
Extracted addr FF from read port 0 of mt_cpu.memory_stage.dm.ram: $\memory_stage.dm.ram$rdreg[0]
  read interface: 1 $dff and 63 $mux cells.
  write interface: 256 write mux blocks.

113. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.
<suppressed ~996 debug messages>

114. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

115. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mt_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $auto$memory_share.cc:453:consolidate_wr_using_sat$1829: $auto$rtlil.cc:2497:ReduceOr$1823 -> 1'1
      Replacing known input bits on port B of cell $auto$memory_share.cc:453:consolidate_wr_using_sat$1837: $auto$rtlil.cc:2497:ReduceOr$1831 -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~304 debug messages>

116. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mt_cpu.
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][39]$3507:
      Old ports: A=30'000000000000000000000010011011, B=30'x, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681
      New ports: A=2'01, B=2'x, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [29:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [1] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [0] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [0] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [0] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [0] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][38]$3504:
      Old ports: A=30'111111111111000000000010000100, B=30'000000011111000000001111101100, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2680
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2680 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2680 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2680 [29:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2680 [22:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2680 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2680 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2680 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2680 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2680 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2680 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2680 [23] 13'1111100000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2680 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2680 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2680 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2680 [3] 4'0100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][37]$3501:
      Old ports: A=30'000000010000000000001000001100, B=30'000100110100000000001111111001, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2678
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2678 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2678 [0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2678 [29:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2678 [1] } = { 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2678 [0] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2678 [0] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2678 [0] 11'00000000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2678 [0] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2678 [0] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2678 [0] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2678 [0] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2678 [0] 2'10 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][36]$3498:
      Old ports: A=30'000000000001100000001000000100, B=30'111111110001100000001100111000, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2677
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2677 [3:2]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2677 [29:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2677 [1:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2677 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2677 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2677 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2677 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2677 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2677 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2677 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2677 [3] 13'0001100000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2677 [3] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2677 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2677 [3] 2'00 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][35]$3495:
      Old ports: A=30'000000000011000000001000100100, B=30'000000000001001000000010000100, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2675
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2675 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2675 [5] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2675 [29:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2675 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2675 [4:0] } = { 10'0000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2675 [5] 3'100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2675 [7] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2675 [5] 7'0000100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][34]$3492:
      Old ports: A=30'000000000000000000000010000100, B=30'000000000010000000001000000100, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2674
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2674 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2674 [7] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2674 [29:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2674 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2674 [6:0] } = { 10'0000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2674 [9] 17'00000000000000100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][33]$3489:
      Old ports: A=30'111111101110011110011100111000, B=30'000000001111000000000111101100, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2672
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2672 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2672 [2] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2672 [29:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2672 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2672 [1:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2672 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2672 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2672 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2672 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2672 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2672 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2672 [4] 4'0111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2672 [2] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2672 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2672 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2672 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2672 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2672 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2672 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2672 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2672 [2] 4'1100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][32]$3486:
      Old ports: A=30'000000000001001000000010000100, B=30'000000000001011110000111100100, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2671
      New ports: A=1'0, B=1'1, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2671 [5]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2671 [29:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2671 [4:0] } = { 13'0000000000010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2671 [5] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2671 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2671 [5] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2671 [5] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2671 [5] 5'00100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][31]$3483:
      Old ports: A=30'000000000101000000000111000100, B=30'000000000000000000000111100100, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$b$2669
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$b$2669 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$b$2669 [5] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$b$2669 [29:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$b$2669 [17:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$b$2669 [4:0] } = { 9'000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$b$2669 [18] 18'000000000011100100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][30]$3480:
      Old ports: A=30'000000001101000000000110101100, B=30'000000000000000000000010000100, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2668
      New ports: A=1'1, B=1'0, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2668 [3]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2668 [29:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2668 [2:0] } = { 8'00000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2668 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2668 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2668 [3] 9'000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2668 [3] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2668 [3] 4'0100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][29]$3477:
      Old ports: A=30'111111111111011010000110100100, B=30'111111101100011011111100111000, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$b$2666
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$b$2666 [3:2]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$b$2666 [29:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$b$2666 [1:0] } = { 7'1111111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$b$2666 [2] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$b$2666 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$b$2666 [2] 5'01101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$b$2666 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$b$2666 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$b$2666 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$b$2666 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$b$2666 [2] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$b$2666 [3] 2'00 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][28]$3474:
      Old ports: A=30'000000000101000000000110100100, B=30'000000000001001000000010000100, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2665
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2665 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2665 [5] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2665 [29:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2665 [14:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2665 [4:0] } = { 9'000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2665 [5] 10'0100000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2665 [5] 7'1000100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][27]$3471:
      Old ports: A=30'000000000000000000000010000100, B=30'000000000001000000000110000100, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$b$2663
      New ports: A=1'0, B=1'1, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$b$2663 [8]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$b$2663 [29:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$b$2663 [7:0] } = { 11'00000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$b$2663 [8] 17'00000000010000100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][26]$3468:
      Old ports: A=30'111111101011010101101100111000, B=30'000000001010000000000101001100, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2662
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2662 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2662 [2] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2662 [29:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2662 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2662 [1:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2662 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2662 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2662 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2662 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2662 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2662 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2662 [4] 4'0101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2662 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2662 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2662 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2662 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2662 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2662 [4] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2662 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2662 [4] 3'100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][25]$3465:
      Old ports: A=30'000000000001001000000010000100, B=30'000000000001010100000101000100, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660
      New ports: A=2'10, B=2'01, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [7:6]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [29:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [5:0] } = { 13'0000000000010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [7:6] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [6] 6'000100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][24]$3462:
      Old ports: A=30'000000000001000000000101000100, B=30'000000000101000000000101100100, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$a$2659
      New ports: A=1'0, B=1'1, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$a$2659 [5]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$a$2659 [29:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$a$2659 [4:0] } = { 9'000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$a$2659 [5] 19'0100000000010100100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][23]$3459:
      Old ports: A=30'000000001001000000000100101100, B=30'000000000000000000000010000100, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$b$2657
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$b$2657 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$b$2657 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$b$2657 [29:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$b$2657 [6:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$b$2657 [2:0] } = { 8'00000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$b$2657 [3] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$b$2657 [3] 9'000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$b$2657 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$b$2657 [3] 4'0100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][22]$3456:
      Old ports: A=30'111111111111010010000100100100, B=30'111111101000010011011100111000, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$a$2656
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$a$2656 [3:2]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$a$2656 [29:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$a$2656 [1:0] } = { 7'1111111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$a$2656 [2] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$a$2656 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$a$2656 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$a$2656 [2] 5'01001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$a$2656 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$a$2656 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$a$2656 [3] 4'1001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$a$2656 [3] 2'00 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][21]$3453:
      Old ports: A=30'000000000101000000000100100100, B=30'000000000001001000000010000100, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$b$2654
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$b$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$b$2654 [5] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$b$2654 [29:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$b$2654 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$b$2654 [4:0] } = { 9'000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$b$2654 [5] 4'0100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$b$2654 [7] 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$b$2654 [5] 6'000100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][20]$3450:
      Old ports: A=30'000000000000000000000010000100, B=30'111111111011000000000100000100, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$a$2653
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$a$2653 [8:7]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$a$2653 [29:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$a$2653 [6:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$a$2653 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$a$2653 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$a$2653 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$a$2653 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$a$2653 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$a$2653 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$a$2653 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$a$2653 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$a$2653 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$a$2653 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$a$2653 [8] 16'0000000000000100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][19]$3447:
      Old ports: A=30'111111100111001101001100111000, B=30'000000000110000000000011001100, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2651
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2651 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2651 [2] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2651 [29:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2651 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2651 [1:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2651 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2651 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2651 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2651 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2651 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2651 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2651 [4] 4'0011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2651 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2651 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2651 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2651 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2651 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2651 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2651 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2651 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2651 [4] 3'100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][18]$3444:
      Old ports: A=30'000000000001001000000010000100, B=30'000000000001001100000011000100, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$a$2650
      New ports: A=1'0, B=1'1, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$a$2650 [6]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$a$2650 [29:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$a$2650 [5:0] } = { 15'000000000001001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$a$2650 [6] 13'0000001000100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][17]$3441:
      Old ports: A=30'111111111011000000000011000100, B=30'000000000101000000000011100100, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2648
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2648 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2648 [5] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2648 [29:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2648 [18:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2648 [4:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2648 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2648 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2648 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2648 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2648 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2648 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2648 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2648 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2648 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2648 [5] 18'100000000001100100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][16]$3438:
      Old ports: A=30'000000101001000111011111000000, B=30'000000000000000000000010000100, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2647
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2647 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2647 [2] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2647 [29:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2647 [5:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2647 [1:0] } = { 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2647 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2647 [6] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2647 [6] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2647 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2647 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2647 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2647 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2647 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2647 [6] 6'100000 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][15]$3435:
      Old ports: A=30'000000101011000110101110000000, B=30'000000100100000111001110100000, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2645
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2645 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2645 [5] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2645 [29:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2645 [10:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2645 [4:0] } = { 8'00000010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2645 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2645 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2645 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2645 [11] 5'00011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2645 [5] 10'0111000000 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][14]$3432:
      Old ports: A=30'000000100100000110001101000000, B=30'000000101001000110011101100000, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$a$2644
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$a$2644 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$a$2644 [5] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$a$2644 [29:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$a$2644 [19:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$a$2644 [4:0] } = { 8'00000010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$a$2644 [5] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$a$2644 [5] 7'0001100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$a$2644 [5] 9'110100000 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][13]$3429:
      Old ports: A=30'000000000011000100011011001000, B=30'000000000010000100101100001000, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2642
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2642 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2642 [6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2642 [29:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2642 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2642 [5:0] } = { 11'00000000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2642 [6] 6'000100 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2642 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2642 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2642 [6] 6'001000 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][12]$3426:
      Old ports: A=30'000000100000000000001100100101, B=30'000000000001000100001000101000, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$a$2641
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$a$2641 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$a$2641 [0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$a$2641 [29:4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$a$2641 [2:1] } = { 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$a$2641 [0] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$a$2641 [3] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$a$2641 [3] 5'00001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$a$2641 [0] 4'0010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$a$2641 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][11]$3423:
      Old ports: A=30'000000000001000101111011101100, B=30'000000100000000000001100001101, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$b$2639
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$b$2639 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$b$2639 [0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$b$2639 [29:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$b$2639 [4:1] } = { 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$b$2639 [0] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$b$2639 [5] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$b$2639 [5] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$b$2639 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$b$2639 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$b$2639 [5] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$b$2639 [0] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$b$2639 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$b$2639 [5] 4'0110 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][10]$3420:
      Old ports: A=30'010000000001000101011010101100, B=30'000000000001000101101011001100, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2638
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2638 [6:5]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2638 [29:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2638 [4:0] } = { 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2638 [5] 16'0000000001000101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2638 [6:5] 8'10101100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][9]$3417:
      Old ports: A=30'000000000001000101001001101100, B=30'000000000001000101011010001100, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2636
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2636 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2636 [5] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2636 [29:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2636 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2636 [4:0] } = { 19'0000000000010001010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2636 [7] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2636 [5] 5'01100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][8]$3414:
      Old ports: A=30'000000000011000100101000101100, B=30'000000000011000100111001001100, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$a$2635
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$a$2635 [6:5]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$a$2635 [29:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$a$2635 [4:0] } = { 19'0000000000110001001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$a$2635 [6] 8'10001100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][7]$3411:
      Old ports: A=30'010000000001000100000111101100, B=30'000000000001000100011000001100, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2633
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2633 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2633 [5] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2633 [29:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2633 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2633 [4:0] } = { 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2633 [5] 17'00000000010001000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2633 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2633 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2633 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2633 [5] 5'01100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][6]$3408:
      Old ports: A=30'000000000011000111110110100100, B=30'000000000001000100000111001100, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$a$2632
      New ports: A=2'10, B=2'01, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$a$2632 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$a$2632 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$a$2632 [29:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$a$2632 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$a$2632 [2:0] } = { 10'0000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$a$2632 [5] 5'10001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$a$2632 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$a$2632 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$a$2632 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$a$2632 [5] 3'011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$a$2632 [3] 4'0100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][5]$3405:
      Old ports: A=30'010000000011000111010101100100, B=30'000000000011000111100110000100, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2630
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2630 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2630 [5] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2630 [29:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2630 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2630 [4:0] } = { 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2630 [5] 16'0000000011000111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2630 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2630 [5] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2630 [5] 5'00100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][4]$3402:
      Old ports: A=30'000000010010000101000100100100, B=30'000000000011000111010101000100, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2629
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2629 [6:5]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2629 [29:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2629 [4:0] } = { 7'0000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2629 [5] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2629 [6] 4'0001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2629 [6] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2629 [6] 8'01000100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][3]$3399:
      Old ports: A=30'111111110000000100100011100100, B=30'111111110000000100110100000100, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$b$2627
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$b$2627 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$b$2627 [5] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$b$2627 [29:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$b$2627 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$b$2627 [4:0] } = { 19'1111111100000001001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$b$2627 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$b$2627 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$b$2627 [5] 5'00100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][2]$3396:
      Old ports: A=30'000000001100000110000010100100, B=30'000000000010000100010011000100, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$a$2626
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$a$2626 [6:5]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$a$2626 [29:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$a$2626 [4:0] } = { 8'00000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$a$2626 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$a$2626 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$a$2626 [6] 5'00001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$a$2626 [5] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$a$2626 [6] 8'00100100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][1]$3393:
      Old ports: A=30'111111111101000000000001100100, B=30'000000000000000000000010000100, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2624
      New ports: A=2'01, B=2'10, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2624 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2624 [5] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2624 [29:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2624 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2624 [4:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2624 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2624 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2624 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2624 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2624 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2624 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2624 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2624 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2624 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2624 [5] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2624 [5] 10'0000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2624 [5] 5'00100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][9][0]$3390:
      Old ports: A=30'000000000001000000000000100100, B=30'000000010000000000000001000100, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623
      New ports: A=2'01, B=2'10, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [6:5]
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [29:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [4:0] } = { 7'0000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [6] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [5] 16'0000000000000100 }
    Consolidated identical input bits for $mux cell $auto$memory_share.cc:433:consolidate_wr_using_sat$1824:
      Old ports: A={ \tgrp_switch.tgrp_reg $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_ADDR[2:0]$49 [1] \fetch_stage.thread_pc.tid_stalled [0] }, B={ \tgrp_switch.tgrp_reg \fetch_stage.ts.tid }, Y=$auto$rtlil.cc:2628:Mux$1825
      New ports: A={ $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:47$33_ADDR[2:0]$49 [1] \fetch_stage.thread_pc.tid_stalled [0] }, B=\fetch_stage.ts.tid, Y=$auto$rtlil.cc:2628:Mux$1825 [1:0]
      New connections: $auto$rtlil.cc:2628:Mux$1825 [2] = \tgrp_switch.tgrp_reg
    Consolidated identical input bits for $mux cell $auto$memory_share.cc:433:consolidate_wr_using_sat$1832:
      Old ports: A={ \tgrp_switch.tgrp_reg $flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_ADDR[2:0]$52 [1:0] }, B={ \tgrp_switch.tgrp_reg \de.tid_e }, Y=$auto$rtlil.cc:2628:Mux$1833
      New ports: A=$flatten\fetch_stage.\thread_pc.$0$memwr$\t_pc$/home/bala/git_stuff/internship/src/mt_pc.v:48$34_ADDR[2:0]$52 [1:0], B=\de.tid_e, Y=$auto$rtlil.cc:2628:Mux$1833 [1:0]
      New connections: $auto$rtlil.cc:2628:Mux$1833 [2] = \tgrp_switch.tgrp_reg
    Consolidated identical input bits for $pmux cell $flatten\decode_stage.\cu.$procmux$1370:
      Old ports: A=10'0100001000, B=80'0000001000000001110001100010010000000xxx0000001100000011101010010010001001011011, Y=\decode_stage.cu.controls [9:0]
      New ports: A=9'100001000, B=72'000001000000011100110001001000000xxx000001100000111010001001000001011011, Y=\decode_stage.cu.controls [8:0]
      New connections: \decode_stage.cu.controls [9] = \decode_stage.cu.controls [6]
    Consolidated identical input bits for $pmux cell $flatten\decode_stage.\imex.$procmux$462:
      Old ports: A={ \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31:20] }, B={ \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31:25] \fd.instr_d [11:7] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [7] \fd.instr_d [30:25] \fd.instr_d [11:8] 1'0 \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [19:12] \fd.instr_d [20] \fd.instr_d [30:21] 1'0 \fd.instr_d [31:12] 12'000000000000 }, Y=\de.imm_val_d
      New ports: A={ \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31:20] }, B={ \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31:25] \fd.instr_d [11:7] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [7] \fd.instr_d [30:25] \fd.instr_d [11:8] 1'0 \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [31] \fd.instr_d [19:12] \fd.instr_d [20] \fd.instr_d [30:21] 1'0 \fd.instr_d [30:12] 12'000000000000 }, Y=\de.imm_val_d [30:0]
      New connections: \de.imm_val_d [31] = \fd.instr_d [31]
    Consolidated identical input bits for $mux cell $flatten\decode_stage.\rf.$ternary$/home/bala/git_stuff/internship/src/mt_reg_file.v:101$139:
      Old ports: A=4'1111, B=4'0000, Y=\decode_stage.rf.rf1_wm
      New ports: A=1'1, B=1'0, Y=\decode_stage.rf.rf1_wm [0]
      New connections: \decode_stage.rf.rf1_wm [3:1] = { \decode_stage.rf.rf1_wm [0] \decode_stage.rf.rf1_wm [0] \decode_stage.rf.rf1_wm [0] }
    Consolidated identical input bits for $mux cell $flatten\decode_stage.\rf.$ternary$/home/bala/git_stuff/internship/src/mt_reg_file.v:102$140:
      Old ports: A=4'0000, B=4'1111, Y=\decode_stage.rf.rf2_wm
      New ports: A=1'0, B=1'1, Y=\decode_stage.rf.rf2_wm [0]
      New connections: \decode_stage.rf.rf2_wm [3:1] = { \decode_stage.rf.rf2_wm [0] \decode_stage.rf.rf2_wm [0] \decode_stage.rf.rf2_wm [0] }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1021:
      Old ports: A=2'10, B=2'00, Y={ $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$318 [15] $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$318 [31] }
      New ports: A=1'1, B=1'0, Y=$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$318 [15]
      New connections: $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$318 [31] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\memory_stage.\dm.$procmux$1299:
      Old ports: A={ 24'000000000000000000000000 \memory_stage.dm.word [7:0] }, B={ 24'000000000000000000000000 \memory_stage.dm.word [15:8] 24'000000000000000000000000 \memory_stage.dm.word [23:16] 24'000000000000000000000000 \memory_stage.dm.word [31:24] }, Y=$flatten\memory_stage.\dm.$3\read_data_m[31:0]
      New ports: A=\memory_stage.dm.word [7:0], B={ \memory_stage.dm.word [15:8] \memory_stage.dm.word [23:16] \memory_stage.dm.word [31:24] }, Y=$flatten\memory_stage.\dm.$3\read_data_m[31:0] [7:0]
      New connections: $flatten\memory_stage.\dm.$3\read_data_m[31:0] [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $pmux cell $flatten\memory_stage.\dm.$procmux$1311:
      Old ports: A={ \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7:0] }, B={ \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [15:7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [23:16] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [31:24] }, Y=$flatten\memory_stage.\dm.$2\read_data_m[31:0]
      New ports: A=\memory_stage.dm.word [7:0], B={ \memory_stage.dm.word [15:8] \memory_stage.dm.word [23:16] \memory_stage.dm.word [31:24] }, Y=$flatten\memory_stage.\dm.$2\read_data_m[31:0] [7:0]
      New connections: $flatten\memory_stage.\dm.$2\read_data_m[31:0] [31:8] = { \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] \memory_stage.dm.word [7] }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$914:
      Old ports: A=2'01, B=2'00, Y={ $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$315 [31] $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$315 [7] }
      New ports: A=1'1, B=1'0, Y=$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$315 [7]
      New connections: $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$315 [31] = 1'0
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$953:
      Old ports: A=2'00, B=2'10, Y={ $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$324 [31] $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$324 [23] }
      New ports: A=1'0, B=1'1, Y=$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$324 [31]
      New connections: $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$324 [23] = 1'0
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$986:
      Old ports: A=2'10, B=2'00, Y={ $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$321 [23] $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$321 [31] }
      New ports: A=1'1, B=1'0, Y=$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$321 [23]
      New connections: $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$321 [31] = 1'0
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/src/data_memory.v:52$241:
      Old ports: A={ \memory_stage.dm.word [15] \memory_stage.dm.word [15] \memory_stage.dm.word [15] \memory_stage.dm.word [15] \memory_stage.dm.word [15] \memory_stage.dm.word [15] \memory_stage.dm.word [15] \memory_stage.dm.word [15] \memory_stage.dm.word [15] \memory_stage.dm.word [15] \memory_stage.dm.word [15] \memory_stage.dm.word [15] \memory_stage.dm.word [15] \memory_stage.dm.word [15] \memory_stage.dm.word [15] \memory_stage.dm.word [15] \memory_stage.dm.word [15:0] }, B={ \memory_stage.dm.word [31] \memory_stage.dm.word [31] \memory_stage.dm.word [31] \memory_stage.dm.word [31] \memory_stage.dm.word [31] \memory_stage.dm.word [31] \memory_stage.dm.word [31] \memory_stage.dm.word [31] \memory_stage.dm.word [31] \memory_stage.dm.word [31] \memory_stage.dm.word [31] \memory_stage.dm.word [31] \memory_stage.dm.word [31] \memory_stage.dm.word [31] \memory_stage.dm.word [31] \memory_stage.dm.word [31] \memory_stage.dm.word [31:16] }, Y=$flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/src/data_memory.v:52$241_Y
      New ports: A=\memory_stage.dm.word [15:0], B=\memory_stage.dm.word [31:16], Y=$flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/src/data_memory.v:52$241_Y [15:0]
      New connections: $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/src/data_memory.v:52$241_Y [31:16] = { $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/src/data_memory.v:52$241_Y [15] $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/src/data_memory.v:52$241_Y [15] $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/src/data_memory.v:52$241_Y [15] $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/src/data_memory.v:52$241_Y [15] $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/src/data_memory.v:52$241_Y [15] $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/src/data_memory.v:52$241_Y [15] $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/src/data_memory.v:52$241_Y [15] $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/src/data_memory.v:52$241_Y [15] $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/src/data_memory.v:52$241_Y [15] $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/src/data_memory.v:52$241_Y [15] $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/src/data_memory.v:52$241_Y [15] $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/src/data_memory.v:52$241_Y [15] $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/src/data_memory.v:52$241_Y [15] $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/src/data_memory.v:52$241_Y [15] $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/src/data_memory.v:52$241_Y [15] $flatten\memory_stage.\dm.$ternary$/home/bala/git_stuff/internship/src/data_memory.v:52$241_Y [15] }
  Optimizing cells in module \mt_cpu.
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$2679:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2680, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2680 [23] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2680 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$a$2680 [3] 2'10 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [0] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [0] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$b$2681 [0] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [3:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [29:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [22:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [1] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [0] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [0] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$2676:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2677, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2678, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2677 [3] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2677 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$a$2677 [3:2] 1'0 }, B={ 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2678 [0] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2678 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][18]$b$2678 [0] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [4:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [29:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [23:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [16:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [1] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [4:3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [0] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [17] 8'00000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [0] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [0] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [4] 1'0 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$2673:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2674, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2675, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2264
      New ports: A={ 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2674 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$a$2674 [7] 1'0 }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2675 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2675 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2675 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][17]$b$2675 [5] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2264 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2264 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2264 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2264 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2264 [5] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2264 [29:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2264 [17:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2264 [14:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2264 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2264 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2264 [4:0] } = { 10'0000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2264 [9] 14'00000000000100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$2670:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2671, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2672, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2671 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2671 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$a$2671 [5] 3'001 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2672 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2672 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2672 [2] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2672 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][16]$b$2672 [2] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263 [6:2] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263 [29:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263 [12:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263 [1:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263 [3:2] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263 [13] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$2667:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2668, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$b$2669, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2261
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2668 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2668 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2668 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$a$2668 [3] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$b$2669 [18] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][15]$b$2669 [5] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2261 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2261 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2261 [6:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2261 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2261 [29:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2261 [17:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2261 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2261 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2261 [2:0] } = { 8'00000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2261 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2261 [18] 15'000000000010100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$2664:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2665, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$b$2666, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2665 [15] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$a$2665 [5] 2'01 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$b$2666 [2] 3'111 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][14]$b$2666 [3:2] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [3:2] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [29:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [18:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [12:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [1:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [2] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [13] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [2] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [3] 2'00 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$2661:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2662, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$b$2663, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2258
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2662 [4] 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2662 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2662 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$a$2662 [2] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$b$2663 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][13]$b$2663 [8] 5'10001 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2258 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2258 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2258 [4:2] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2258 [29:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2258 [17:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2258 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2258 [1:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2258 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2258 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2258 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2258 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2258 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2258 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2258 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2258 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2258 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2258 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2258 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2258 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2258 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2258 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2258 [4] 2'00 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$2658:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$a$2659, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$a$2257
      New ports: A={ 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$a$2659 [5] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [7:6] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$a$2257 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$a$2257 [7:5] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$a$2257 [29:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$a$2257 [13:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$a$2257 [4:0] } = { 9'000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$a$2257 [5] 3'010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$a$2257 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$a$2257 [7] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$a$2257 [6] 5'00100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$2655:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$a$2656, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$b$2657, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$a$2656 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$a$2656 [2] 3'101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$a$2656 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$a$2656 [3:2] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$b$2657 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$b$2657 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$b$2657 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$b$2657 [3] 1'1 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [19:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [5:2] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [29:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [12:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [1:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [13] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [5] 3'000 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$2652:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$a$2653, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$b$2654, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2254
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$a$2653 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$a$2653 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$a$2653 [8:7] 1'0 }, B={ 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$b$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$b$2654 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$b$2654 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][10]$b$2654 [5] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2254 [19:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2254 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2254 [8:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2254 [5] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2254 [29:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2254 [17:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2254 [14:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2254 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2254 [4:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2254 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2254 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2254 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2254 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2254 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2254 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2254 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2254 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2254 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2254 [5] 14'00000000000100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$2649:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$a$2650, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2651, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252
      New ports: A={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$a$2650 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$a$2650 [6] 3'001 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2651 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2651 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2651 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2651 [4] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][9]$b$2651 [2] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [4:2] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [29:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [13:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [1:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [15] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [4] 2'00 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$2646:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2647, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2648, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2647 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2647 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2647 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$a$2647 [2] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2648 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2648 [19] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$b$2648 [5] 1'1 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [6:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [2] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [29:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [18:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [1:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [6] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [8] 5'10000 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$2643:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$a$2644, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2645, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$a$2644 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$a$2644 [5] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$a$2644 [5] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$a$2644 [5] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2645 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2645 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2645 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2645 [11] 3'010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$b$2645 [5] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249 [12:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249 [7:5] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249 [29:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249 [17:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249 [4:0] } = { 8'00000010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249 [11] 12'000111100000 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$2640:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$a$2641, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2642, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2248
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$a$2641 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$a$2641 [0] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$a$2641 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$a$2641 [0] }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2642 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2642 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2642 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][6]$b$2642 [6] 3'010 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2248 [19:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2248 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2248 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2248 [6:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2248 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2248 [0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2248 [29:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2248 [17:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2248 [10:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2248 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2248 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2248 [2:1] } = { 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2248 [0] 6'000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2248 [3] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2248 [6] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2248 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2248 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$2637:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2638, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$b$2639, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2246
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2638 [5] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$a$2638 [6:5] 1'0 }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$b$2639 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$b$2639 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$b$2639 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][5]$b$2639 [0] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2246 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2246 [7:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2246 [0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2246 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2246 [27:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2246 [4:1] } = { 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2246 [0] 4'0000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2246 [7] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2246 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2246 [7:5] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2246 [0] 4'0110 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$2634:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$a$2635, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2636, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2245
      New ports: A={ 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$a$2635 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$a$2635 [6:5] }, B={ 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2636 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2636 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2636 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$b$2636 [5] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2245 [12:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2245 [7:5] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2245 [29:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2245 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2245 [4:0] } = { 10'0000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2245 [11] 13'1000101001100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$2631:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$a$2632, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2633, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2243
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$a$2632 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$a$2632 [5] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$a$2632 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$a$2632 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$a$2632 [3] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2633 [5] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2633 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2633 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2633 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2633 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][3]$b$2633 [5] 1'1 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2243 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2243 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2243 [7:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2243 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2243 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2243 [27:12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2243 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2243 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2243 [2:0] } = { 9'000000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2243 [11] 5'10001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2243 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2243 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2243 [7] 4'0100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$2628:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2629, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2630, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2242
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2629 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2629 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$a$2629 [6:5] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2630 [5] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2630 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2630 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$b$2630 [5] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2242 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2242 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2242 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2242 [7:5] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2242 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2242 [27:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2242 [21:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2242 [12:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2242 [4:0] } = { 9'000000001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2242 [13] 5'00011 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2242 [7:6] 7'0100100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$2625:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$a$2626, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$b$2627, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$a$2626 [6:5] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$a$2626 [6] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$a$2626 [6:5] }, B={ 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$b$2627 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$b$2627 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$b$2627 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$b$2627 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$b$2627 [5] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [8:5] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [29:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [18:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [4:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [13] 12'000010000100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$2622:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2624, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239
      New ports: A={ 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [6:5] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2624 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2624 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2624 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$b$2624 [5] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [7:5] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [29:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [19:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [4:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [20] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [5] 15'000000000000100 }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1058:
      Old ports: A=2'00, B={ $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$324 [31] $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$324 [23] }, Y={ $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$301 [31] $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$301 [23] }
      New ports: A=1'0, B=$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$324 [31], Y=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$301 [31]
      New connections: $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$301 [23] = 1'0
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1082:
      Old ports: A=2'00, B={ $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$321 [23] $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$321 [31] }, Y={ $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$298 [23] $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$298 [31] }
      New ports: A=1'0, B=$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$321 [23], Y=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$298 [23]
      New connections: $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$298 [31] = 1'0
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1106:
      Old ports: A=2'00, B={ $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$318 [15] $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$318 [31] }, Y={ $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$295 [15] $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$295 [31] }
      New ports: A=1'0, B=$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$318 [15], Y=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$295 [15]
      New connections: $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$295 [31] = 1'0
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1130:
      Old ports: A=2'00, B={ $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$315 [31] $flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$315 [7] }, Y={ $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$292 [31] $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$292 [7] }
      New ports: A=1'0, B=$flatten\memory_stage.\dm.$3$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$315 [7], Y=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$292 [7]
      New connections: $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$292 [31] = 1'0
  Optimizing cells in module \mt_cpu.
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$2265:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [0] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [17] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [0] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [0] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [4:2] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [0] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [0] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [3:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [0] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [0] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [24:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [20:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [10:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [7:0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [29:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [16:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [8] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [5] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$2262:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2264, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263 [3:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$a$2263 [6:2] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2264 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2264 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2264 [15] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2264 [9] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2264 [7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][8]$b$2264 [5] 3'001 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [19:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [9:2] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [29:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [17:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [12:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [1:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [13] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [4] 2'00 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$2259:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2261, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [5] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$a$2260 [3:2] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2261 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2261 [18] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2261 [18] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2261 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2261 [6:5] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][7]$b$2261 [3] 1'1 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [21:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [6:2] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [29:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [17:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [12:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [1:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [13] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$2256:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$a$2257, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2258, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$a$2257 [5] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$a$2257 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$a$2257 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$a$2257 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$a$2257 [7:5] 3'001 }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2258 [18] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2258 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2258 [8:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2258 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][6]$b$2258 [4:2] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056 [8:2] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056 [29:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056 [17:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056 [13:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056 [1:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056 [3] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056 [4] 2'00 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$2253:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2254, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2254 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2254 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2254 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2254 [19:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2254 [15] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2254 [8:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$a$2254 [5] 3'001 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [19:18] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [5:2] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [21:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [8:7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [5:2] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [29:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [17:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [12:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [1:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [19] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [13] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [4] 3'000 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$2250:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2053
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [6] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [8] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [6:5] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [2] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [4] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [15:14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$b$2252 [4:2] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2053 [24:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2053 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2053 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2053 [8:2] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2053 [29:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2053 [17:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2053 [13:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2053 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2053 [1:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2053 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2053 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2053 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2053 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2053 [24] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2053 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2053 [8] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2053 [8] 2'00 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$2247:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2248, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2051
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2248 [0] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2248 [19:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2248 [3] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2248 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2248 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2248 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2248 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2248 [6:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2248 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$a$2248 [0] }, B={ 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249 [18] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249 [12:10] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249 [7:5] 2'00 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2051 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2051 [21:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2051 [14:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2051 [8:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2051 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2051 [0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2051 [29:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2051 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2051 [17:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2051 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2051 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2051 [2:1] } = { 12'000000000010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2051 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$2244:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2245, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2246, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2050
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2245 [11] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2245 [12:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2245 [7:5] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2246 [28] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2246 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2246 [7:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2246 [7:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$b$2246 [0] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2050 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2050 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2050 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2050 [12:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2050 [7:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2050 [0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2050 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2050 [27:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2050 [18:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2050 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2050 [9:8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2050 [4:1] } = { 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2050 [0] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2050 [14] 5'00001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2050 [0] 4'0110 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$2241:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2242, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2243, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2048
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2242 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2242 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2242 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2242 [13] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2242 [7:6] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2242 [7:5] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2243 [28] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2243 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2243 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2243 [11:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2243 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2243 [7:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$b$2243 [3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2048 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2048 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2048 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2048 [13:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2048 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2048 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2048 [27:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2048 [21:19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2048 [17:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2048 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2048 [2:0] } = { 8'00000000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2048 [12] 8'00010100 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$2238:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [20] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [5] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [7:5] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [19] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [8:5] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [23:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [20:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [8:5] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [29:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [17:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [4:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [20] 10'0000000100 }
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1260:
      Old ports: A=2'00, B={ $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$301 [31] $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$301 [23] }, Y={ $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [31] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [23] }
      New ports: A=1'0, B=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$301 [31], Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [31]
      New connections: $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:78$233_EN[31:0]$255 [23] = 1'0
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1269:
      Old ports: A=2'00, B={ $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$298 [23] $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$298 [31] }, Y={ $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [23] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [31] }
      New ports: A=1'0, B=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$298 [23], Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [23]
      New connections: $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:77$232_EN[31:0]$252 [31] = 1'0
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1278:
      Old ports: A=2'00, B={ $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$295 [15] $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$295 [31] }, Y={ $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [15] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [31] }
      New ports: A=1'0, B=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$295 [15], Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [15]
      New connections: $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:76$231_EN[31:0]$249 [31] = 1'0
    Consolidated identical input bits for $mux cell $flatten\memory_stage.\dm.$procmux$1287:
      Old ports: A=2'00, B={ $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$292 [31] $flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$292 [7] }, Y={ $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [31] $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [7] }
      New ports: A=1'0, B=$flatten\memory_stage.\dm.$2$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$292 [7], Y=$flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [7]
      New connections: $flatten\memory_stage.\dm.$0$memwr$\ram$/home/bala/git_stuff/internship/src/data_memory.v:75$230_EN[31:0]$246 [31] = 1'0
  Optimizing cells in module \mt_cpu.
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$2058:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [19:18] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [13] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [9:2] 2'00 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [24:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [20:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [10:9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [7:0] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [24:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [11:0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [29:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [12] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [11] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$2055:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1955
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056 [4] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056 [15:14] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$a$2056 [8:2] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [21:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [15] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][3]$b$2057 [6:2] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1955 [23:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1955 [16:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1955 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1955 [8:2] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1955 [29:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1955 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1955 [12:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1955 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1955 [1:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1955 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1955 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1955 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1955 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1955 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1955 [23] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1955 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1955 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1955 [4] 2'00 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$2052:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2053, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1954
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2053 [24:18] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2053 [15:14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2053 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2053 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2053 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$a$2053 [8:2] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [21:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [15] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [8:7] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][2]$b$2054 [5:2] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1954 [24:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1954 [16:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1954 [10:2] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1954 [29:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1954 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1954 [12:11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1954 [1:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1954 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1954 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1954 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1954 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1954 [24] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1954 [9] 3'000 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$2049:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2050, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2051, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1952
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2050 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2050 [0] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2050 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2050 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2050 [14] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2050 [12:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2050 [0] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2050 [7:5] 2'11 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$a$2050 [0] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2051 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2051 [21:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2051 [14:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2051 [8:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2051 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2051 [0] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][1]$b$2051 [0] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1952 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1952 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1952 [21:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1952 [14:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1952 [8:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1952 [3:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1952 [0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1952 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1952 [27:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1952 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1952 [17:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1952 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1952 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1952 [1] } = 12'000000000100
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$2046:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2048, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1951
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [23:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [20:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [14:13] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [11:10] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [8:5] 1'0 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2048 [28] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2048 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2048 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2048 [18] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2048 [13:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$b$2048 [3] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1951 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1951 [23:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1951 [20:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1951 [14:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1951 [3] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1951 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1951 [27:24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1951 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1951 [17:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1951 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1951 [2:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1951 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1951 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1951 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1951 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1951 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1951 [20] 7'0000100 }
  Optimizing cells in module \mt_cpu.
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$1956:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957, B=30'x, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1906
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [24:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [11:0] }, B=22'x, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1906 [24:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1906 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1906 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1906 [11:0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1906 [29:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1906 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1906 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1906 [12] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1906 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1906 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1906 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1906 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1906 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1906 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1906 [11] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$1953:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1954, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1955, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1904
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1954 [24:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1954 [16:13] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$a$1954 [10:2] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1955 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1955 [23:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1955 [16:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1955 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1955 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1955 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][1]$b$1955 [8:2] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1904 [24:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1904 [16:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1904 [11:2] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1904 [29:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1904 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1904 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1904 [1:0] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1904 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1904 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1904 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1904 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1904 [24] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1904 [9] 2'00 }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$1950:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1951, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1952, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1903
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1951 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1951 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1951 [23:22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1951 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1951 [20:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1951 [14:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$a$1951 [3] 2'10 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1952 [28] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1952 [23] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1952 [21:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1952 [14:10] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1952 [8:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1952 [3:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][0]$b$1952 [0] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1903 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1903 [24:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1903 [14:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1903 [3:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1903 [0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1903 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1903 [27:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1903 [17:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1903 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1903 [1] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1903 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1903 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1903 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1903 [24] 5'00000 }
  Optimizing cells in module \mt_cpu.
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$1905:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1906, B=30'x, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1880
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1906 [24:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1906 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1906 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][1]$a$1906 [11:0] }, B=22'x, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1880 [24:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1880 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1880 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1880 [11:0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1880 [29:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1880 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1880 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1880 [12] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1880 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1880 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1880 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1880 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1880 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1880 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1880 [11] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$1902:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1903, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1904, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1879
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1903 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1903 [24:18] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1903 [14:5] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1903 [3:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$a$1903 [0] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1904 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1904 [24:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1904 [16:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1904 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][4][0]$b$1904 [11:2] 1'0 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1879 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1879 [24:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1879 [16:2] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1879 [0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1879 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1879 [27:25] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1879 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1879 [1] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1879 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1879 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1879 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1879 [24] 2'00 }
  Optimizing cells in module \mt_cpu.
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$1878:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1879, B=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1880, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][0]$a$1867
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1879 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1879 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1879 [24:18] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1879 [16:2] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1879 [0] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1880 [24:23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1880 [24:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1880 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1880 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1880 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1880 [13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1880 [11] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$b$1880 [11:0] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][0]$a$1867 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][0]$a$1867 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][0]$a$1867 [24:0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][0]$a$1867 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][0]$a$1867 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][0]$a$1867 [25] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][0]$a$1867 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][0]$a$1867 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][0]$a$1867 [24] }
  Optimizing cells in module \mt_cpu.
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][0]$1866:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][0]$a$1867, B=30'x, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][1][0]$a$1861
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][0]$a$1867 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][0]$a$1867 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][2][0]$a$1867 [24:0] }, B=27'x, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][1][0]$a$1861 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][1][0]$a$1861 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][1][0]$a$1861 [24:0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][1][0]$a$1861 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][1][0]$a$1861 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][1][0]$a$1861 [25] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][1][0]$a$1861 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][1][0]$a$1861 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][1][0]$a$1861 [24] }
  Optimizing cells in module \mt_cpu.
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][1][0]$1860:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][1][0]$a$1861, B=30'x, Y=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][0][0]$a$1858
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][1][0]$a$1861 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][1][0]$a$1861 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][1][0]$a$1861 [24:0] }, B=27'x, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][0][0]$a$1858 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][0][0]$a$1858 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][0][0]$a$1858 [24:0] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][0][0]$a$1858 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][0][0]$a$1858 [27] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][0][0]$a$1858 [25] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][0][0]$a$1858 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][0][0]$a$1858 [24] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][0][0]$a$1858 [24] }
  Optimizing cells in module \mt_cpu.
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][0][0]$1857:
      Old ports: A=$memory\fetch_stage.i_mem.instr_rom$rdmux[0][0][0]$a$1858, B=30'x, Y=$\fetch_stage.i_mem.instr_rom$rdreg[0]$d
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][0][0]$a$1858 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][0][0]$a$1858 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][0][0]$a$1858 [24:0] }, B=27'x, Y={ $\fetch_stage.i_mem.instr_rom$rdreg[0]$d [28] $\fetch_stage.i_mem.instr_rom$rdreg[0]$d [26] $\fetch_stage.i_mem.instr_rom$rdreg[0]$d [24:0] }
      New connections: { $\fetch_stage.i_mem.instr_rom$rdreg[0]$d [29] $\fetch_stage.i_mem.instr_rom$rdreg[0]$d [27] $\fetch_stage.i_mem.instr_rom$rdreg[0]$d [25] } = { $\fetch_stage.i_mem.instr_rom$rdreg[0]$d [24] $\fetch_stage.i_mem.instr_rom$rdreg[0]$d [24] $\fetch_stage.i_mem.instr_rom$rdreg[0]$d [24] }
  Optimizing cells in module \mt_cpu.
Performed a total of 105 changes.

117. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
<suppressed ~129 debug messages>
Removed a total of 43 cells.

118. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $pmux $flatten\execute_stage.\bu.$procmux$1339 in front of them:
        $flatten\execute_stage.\bu.$xor$/home/bala/git_stuff/internship/src/branch_unit.v:16$152
        $flatten\execute_stage.\bu.$xor$/home/bala/git_stuff/internship/src/branch_unit.v:14$150
        $flatten\execute_stage.\bu.$xor$/home/bala/git_stuff/internship/src/branch_unit.v:12$148

119. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $\memory_stage.dm.ram$rdreg[0] ($dff) from module mt_cpu (D = \fetch_stage.thread_pc.pc_target_e [7:2], Q = $\memory_stage.dm.ram$rdreg[0]$q, rval = 6'000000).

120. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 1 unused cells and 2219 unused wires.
<suppressed ~2 debug messages>

121. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.
<suppressed ~36 debug messages>

122. Rerunning OPT passes. (Maybe there is more to doâ€¦)

123. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mt_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~302 debug messages>

124. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mt_cpu.
    New ctrl vector for $pmux cell $flatten\execute_stage.\bu.$procmux$1339: $auto$opt_reduce.cc:134:opt_pmux$6846
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$2622:
      Old ports: A={ 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [18] }
      New ports: A={ 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [22] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [18] = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18]
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][11]$2655:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] 3'101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] }, B={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] 1'1 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [3:2] }
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] 3'101 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] }, B={ 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] 1'1 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [3:2] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][5]$b$2255 [18] = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18]
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][19]$2679:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [15] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [16] 2'10 }, B=7'0010101, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [4] }
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [16] 2'10 }, B=5'00101, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [4] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [7] } = 2'01
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][1]$2625:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] }, B={ 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [8:5] }
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] }, B={ 3'001 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [8:6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [5] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][2]$2628:
      Old ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2242 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2242 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2242 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2242 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2242 [5] }
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2242 [28] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2242 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2242 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2242 [11:10] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][1]$a$2242 [5] = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18]
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][4]$2634:
      Old ports: A={ 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] }, B={ 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2245 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2245 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2245 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2245 [7:5] }
      New ports: A={ 3'010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] }, B={ 2'10 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2245 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2245 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2245 [7:6] }
      New connections: { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2245 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][2]$a$2245 [5] } = { $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] }
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][7]$2643:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [16] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [16] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [16] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [16:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [16:15] 3'010 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [16] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249 [7:5] }
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [16] 2'00 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [16] 2'01 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [16:15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [16:15] 3'010 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249 [19] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249 [7:6] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][3]$b$2249 [5] = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [16]
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][8]$2646:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [15] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [15] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [16] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [15] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [16] 1'1 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [23] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [2] }
      New ports: A={ 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [15] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [16] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [15] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [16] 1'1 }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [14] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [2] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][4]$a$2251 [23] = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][12]$b$2660 [15]
  Optimizing cells in module \mt_cpu.
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$2238:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [29] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [18] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [18] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [19] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [8:5] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [22:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [19:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [8:5] }
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [29] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18] 5'00000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$a$2239 [22] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [19] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][0]$b$2240 [8:6] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [22:21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [19:18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [14:13] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [11:10] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [8:6] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][0]$a$2047 [5] = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][8][0]$a$2623 [18]
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$2265:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [20] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [18] 2'01 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [2] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [20] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [7] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [4] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [18:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [4:0] }
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [20] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [18] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [18] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [2] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [20] }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [22] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [9] 1'1 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [4:3] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [4] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [4] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [22] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [18:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [9] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [7:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [4:0] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [16] = 1'0
  Optimizing cells in module \mt_cpu.
    Consolidated identical input bits for $mux cell $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$2058:
      Old ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [29] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [19:18] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [16] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [9:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [2] 2'00 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [22:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [18:16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [9:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [4:0] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [22:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [12] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [10:0] }
      New ports: A={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [29] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [19:18] 1'0 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [9:5] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$a$2059 [2] 2'00 }, B={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [22:20] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [21] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [18:17] 3'000 $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [9:6] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [8] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][6][4]$b$2060 [4:0] }, Y={ $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [29] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [26] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [22:17] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [15] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [16] $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [10:0] }
      New connections: $memory\fetch_stage.i_mem.instr_rom$rdmux[0][5][2]$a$1957 [12] = 1'0
  Optimizing cells in module \mt_cpu.
Performed a total of 12 changes.

125. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

126. Executing OPT_SHARE pass.

127. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\memory_stage.dm.ram[9]$5318 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[9] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[9]$5318 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[9] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[9]$5318 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[9] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[9]$5318 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[9] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[8]$5316 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[8] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[8]$5316 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[8] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[8]$5316 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[8] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[8]$5316 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[8] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[7]$5314 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[7] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[7]$5314 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[7] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[7]$5314 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[7] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[7]$5314 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[7] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[6]$5312 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[6] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[6]$5312 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[6] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[6]$5312 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[6] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[6]$5312 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[6] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[63]$5426 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[63] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[63]$5426 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[63] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[63]$5426 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[63] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[63]$5426 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[63] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[62]$5424 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[62] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[62]$5424 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[62] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[62]$5424 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[62] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[62]$5424 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[62] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[61]$5422 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[61] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[61]$5422 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[61] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[61]$5422 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[61] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[61]$5422 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[61] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[60]$5420 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[60] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[60]$5420 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[60] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[60]$5420 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[60] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[60]$5420 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[60] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[5]$5310 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[5] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[5]$5310 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[5] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[5]$5310 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[5] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[5]$5310 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[5] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[59]$5418 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[59] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[59]$5418 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[59] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[59]$5418 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[59] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[59]$5418 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[59] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[58]$5416 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[58] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[58]$5416 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[58] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[58]$5416 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[58] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[58]$5416 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[58] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[57]$5414 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[57] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[57]$5414 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[57] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[57]$5414 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[57] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[57]$5414 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[57] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[56]$5412 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[56] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[56]$5412 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[56] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[56]$5412 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[56] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[56]$5412 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[56] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[55]$5410 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[55] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[55]$5410 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[55] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[55]$5410 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[55] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[55]$5410 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[55] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[54]$5408 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[54] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[54]$5408 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[54] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[54]$5408 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[54] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[54]$5408 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[54] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[53]$5406 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[53] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[53]$5406 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[53] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[53]$5406 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[53] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[53]$5406 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[53] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[52]$5404 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[52] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[52]$5404 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[52] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[52]$5404 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[52] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[52]$5404 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[52] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[51]$5402 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[51] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[51]$5402 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[51] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[51]$5402 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[51] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[51]$5402 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[51] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[50]$5400 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[50] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[50]$5400 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[50] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[50]$5400 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[50] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[50]$5400 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[50] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[4]$5308 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[4] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[4]$5308 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[4] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[4]$5308 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[4] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[4]$5308 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[4] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[49]$5398 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[49] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[49]$5398 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[49] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[49]$5398 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[49] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[49]$5398 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[49] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[48]$5396 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[48] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[48]$5396 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[48] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[48]$5396 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[48] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[48]$5396 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[48] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[47]$5394 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[47] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[47]$5394 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[47] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[47]$5394 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[47] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[47]$5394 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[47] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[46]$5392 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[46] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[46]$5392 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[46] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[46]$5392 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[46] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[46]$5392 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[46] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[45]$5390 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[45] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[45]$5390 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[45] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[45]$5390 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[45] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[45]$5390 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[45] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[44]$5388 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[44] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[44]$5388 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[44] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[44]$5388 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[44] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[44]$5388 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[44] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[43]$5386 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[43] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[43]$5386 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[43] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[43]$5386 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[43] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[43]$5386 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[43] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[42]$5384 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[42] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[42]$5384 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[42] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[42]$5384 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[42] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[42]$5384 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[42] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[41]$5382 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[41] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[41]$5382 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[41] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[41]$5382 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[41] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[41]$5382 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[41] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[40]$5380 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[40] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[40]$5380 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[40] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[40]$5380 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[40] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[40]$5380 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[40] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[3]$5306 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[3] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[3]$5306 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[3] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[3]$5306 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[3] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[3]$5306 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[3] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[39]$5378 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[39] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[39]$5378 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[39] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[39]$5378 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[39] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[39]$5378 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[39] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[38]$5376 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[38] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[38]$5376 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[38] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[38]$5376 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[38] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[38]$5376 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[38] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[37]$5374 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[37] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[37]$5374 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[37] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[37]$5374 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[37] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[37]$5374 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[37] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[36]$5372 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[36] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[36]$5372 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[36] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[36]$5372 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[36] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[36]$5372 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[36] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[35]$5370 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[35] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[35]$5370 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[35] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[35]$5370 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[35] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[35]$5370 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[35] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[34]$5368 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[34] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[34]$5368 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[34] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[34]$5368 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[34] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[34]$5368 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[34] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[33]$5366 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[33] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[33]$5366 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[33] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[33]$5366 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[33] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[33]$5366 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[33] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[32]$5364 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[32] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[32]$5364 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[32] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[32]$5364 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[32] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[32]$5364 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[32] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[31]$5362 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[31] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[31]$5362 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[31] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[31]$5362 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[31] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[31]$5362 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[31] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[30]$5360 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[30] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[30]$5360 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[30] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[30]$5360 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[30] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[30]$5360 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[30] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[2]$5304 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[2] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[2]$5304 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[2] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[2]$5304 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[2] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[2]$5304 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[2] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[29]$5358 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[29] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[29]$5358 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[29] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[29]$5358 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[29] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[29]$5358 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[29] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[28]$5356 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[28] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[28]$5356 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[28] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[28]$5356 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[28] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[28]$5356 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[28] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[27]$5354 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[27] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[27]$5354 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[27] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[27]$5354 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[27] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[27]$5354 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[27] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[26]$5352 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[26] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[26]$5352 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[26] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[26]$5352 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[26] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[26]$5352 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[26] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[25]$5350 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[25] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[25]$5350 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[25] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[25]$5350 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[25] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[25]$5350 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[25] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[24]$5348 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[24] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[24]$5348 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[24] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[24]$5348 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[24] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[24]$5348 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[24] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[23]$5346 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[23] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[23]$5346 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[23] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[23]$5346 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[23] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[23]$5346 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[23] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[22]$5344 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[22] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[22]$5344 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[22] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[22]$5344 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[22] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[22]$5344 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[22] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[21]$5342 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[21] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[21]$5342 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[21] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[21]$5342 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[21] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[21]$5342 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[21] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[20]$5340 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[20] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[20]$5340 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[20] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[20]$5340 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[20] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[20]$5340 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[20] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[1]$5302 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[1] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[1]$5302 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[1] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[1]$5302 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[1] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[1]$5302 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[1] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[19]$5338 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[19] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[19]$5338 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[19] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[19]$5338 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[19] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[19]$5338 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[19] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[18]$5336 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[18] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[18]$5336 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[18] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[18]$5336 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[18] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[18]$5336 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[18] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[17]$5334 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[17] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[17]$5334 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[17] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[17]$5334 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[17] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[17]$5334 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[17] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[16]$5332 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[16] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[16]$5332 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[16] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[16]$5332 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[16] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[16]$5332 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[16] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[15]$5330 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[15] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[15]$5330 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[15] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[15]$5330 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[15] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[15]$5330 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[15] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[14]$5328 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[14] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[14]$5328 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[14] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[14]$5328 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[14] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[14]$5328 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[14] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[13]$5326 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[13] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[13]$5326 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[13] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[13]$5326 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[13] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[13]$5326 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[13] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[12]$5324 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[12] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[12]$5324 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[12] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[12]$5324 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[12] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[12]$5324 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[12] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[11]$5322 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[11] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[11]$5322 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[11] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[11]$5322 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[11] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[11]$5322 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[11] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[10]$5320 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[10] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[10]$5320 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[10] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[10]$5320 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[10] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[10]$5320 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[10] [7:0]).
Adding EN signal on $memory\memory_stage.dm.ram[0]$5300 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1815, Q = \memory_stage.dm.ram[0] [23:16]).
Adding EN signal on $memory\memory_stage.dm.ram[0]$5300 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1819, Q = \memory_stage.dm.ram[0] [31:24]).
Adding EN signal on $memory\memory_stage.dm.ram[0]$5300 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1811, Q = \memory_stage.dm.ram[0] [15:8]).
Adding EN signal on $memory\memory_stage.dm.ram[0]$5300 ($dff) from module mt_cpu (D = $auto$rtlil.cc:2628:Mux$1807, Q = \memory_stage.dm.ram[0] [7:0]).
Adding EN signal on $memory\fetch_stage.thread_pc.t_pc[7]$4940 ($dff) from module mt_cpu (D = $memory\fetch_stage.thread_pc.t_pc$wrmux[7][4][0]$y$5299, Q = \fetch_stage.thread_pc.t_pc[7]).
Adding EN signal on $memory\fetch_stage.thread_pc.t_pc[6]$4938 ($dff) from module mt_cpu (D = $memory\fetch_stage.thread_pc.t_pc$wrmux[6][4][0]$y$5273, Q = \fetch_stage.thread_pc.t_pc[6]).
Adding EN signal on $memory\fetch_stage.thread_pc.t_pc[5]$4936 ($dff) from module mt_cpu (D = $memory\fetch_stage.thread_pc.t_pc$wrmux[5][4][0]$y$5241, Q = \fetch_stage.thread_pc.t_pc[5]).
Adding EN signal on $memory\fetch_stage.thread_pc.t_pc[4]$4934 ($dff) from module mt_cpu (D = $memory\fetch_stage.thread_pc.t_pc$wrmux[4][4][0]$y$5215, Q = \fetch_stage.thread_pc.t_pc[4]).
Adding EN signal on $memory\fetch_stage.thread_pc.t_pc[3]$4932 ($dff) from module mt_cpu (D = $memory\fetch_stage.thread_pc.t_pc$wrmux[3][4][0]$y$5175, Q = \fetch_stage.thread_pc.t_pc[3]).
Adding EN signal on $memory\fetch_stage.thread_pc.t_pc[2]$4930 ($dff) from module mt_cpu (D = $memory\fetch_stage.thread_pc.t_pc$wrmux[2][4][0]$y$5149, Q = \fetch_stage.thread_pc.t_pc[2]).
Adding EN signal on $memory\fetch_stage.thread_pc.t_pc[1]$4928 ($dff) from module mt_cpu (D = $memory\fetch_stage.thread_pc.t_pc$wrmux[1][4][0]$y$5111, Q = \fetch_stage.thread_pc.t_pc[1]).
Adding EN signal on $memory\fetch_stage.thread_pc.t_pc[0]$4926 ($dff) from module mt_cpu (D = $memory\fetch_stage.thread_pc.t_pc$wrmux[0][4][0]$y$5079, Q = \fetch_stage.thread_pc.t_pc[0]).

128. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 256 unused cells and 277 unused wires.
<suppressed ~257 debug messages>

129. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.
<suppressed ~17 debug messages>

130. Rerunning OPT passes. (Maybe there is more to doâ€¦)

131. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mt_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~45 debug messages>

132. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mt_cpu.
Performed a total of 0 changes.

133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
Removed a total of 0 cells.

134. Executing OPT_SHARE pass.

135. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $\fetch_stage.i_mem.instr_rom$rdreg[0] ($sdff) from module mt_cpu (D = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$b$2267 [4], Q = \fd.instr_d [3], rval = 1'0).
Adding SRST signal on $\fetch_stage.i_mem.instr_rom$rdreg[0] ($sdff) from module mt_cpu (D = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][7][9]$a$2266 [18], Q = \fd.instr_d [19], rval = 1'0).
Adding SRST signal on $\fetch_stage.i_mem.instr_rom$rdreg[0] ($sdff) from module mt_cpu (D = $memory\fetch_stage.i_mem.instr_rom$rdmux[0][3][0]$a$1879 [12:11], Q = \fd.instr_d [14:13], rval = 2'00).

136. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

137. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.

138. Rerunning OPT passes. (Maybe there is more to doâ€¦)

139. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mt_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

140. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mt_cpu.
Performed a total of 0 changes.

141. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

142. Executing OPT_SHARE pass.

143. Executing OPT_DFF pass (perform DFF optimizations).

144. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

145. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.

146. Rerunning OPT passes. (Maybe there is more to doâ€¦)

147. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mt_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

148. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mt_cpu.
Performed a total of 0 changes.

149. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
Removed a total of 0 cells.

150. Executing OPT_SHARE pass.

151. Executing OPT_DFF pass (perform DFF optimizations).

152. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..

153. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.

154. Executing TECHMAP pass (map to technology primitives).

154.1. Executing Verilog-2005 frontend: /nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

154.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$861f5302217787cd55fd1a501bc728125f176580\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$0ae36a7056fbae1b1191049d3533163e46c0843a\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$2c079635cc3605069ab40b91fe19f62c64fe8509\_90_pmux for cells of type $pmux.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_90_alu for cells of type $alu.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$335cfd09f1afa8139c4aafcbbe5f361887b79c5e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_90_alu for cells of type $alu.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$feecc7a0dbd012970970f2858f15e786e251f677\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$e765c459d3029c22a22a27989e94858fd9ebfa9c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$a5f0941832cc861549e29ccafffe20bfdf2e5528\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$59b03ae2620a41577de8da5f5c97b2919e82362b\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000011110 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
No more expansions possible.
<suppressed ~4713 debug messages>

155. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.
<suppressed ~1764 debug messages>

156. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
<suppressed ~3468 debug messages>
Removed a total of 1156 cells.

157. Executing OPT_DFF pass (perform DFF optimizations).

158. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 159 unused cells and 1688 unused wires.
<suppressed ~160 debug messages>

159. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.
<suppressed ~12 debug messages>

160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
Removed a total of 0 cells.

161. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$17294 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [31], Q = \mw.read_data_w [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17293 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [30], Q = \mw.read_data_w [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17292 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [29], Q = \mw.read_data_w [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17291 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [28], Q = \mw.read_data_w [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17290 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [27], Q = \mw.read_data_w [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17289 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [26], Q = \mw.read_data_w [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17288 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [25], Q = \mw.read_data_w [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17287 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [24], Q = \mw.read_data_w [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17286 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [23], Q = \mw.read_data_w [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17285 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [22], Q = \mw.read_data_w [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17284 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [21], Q = \mw.read_data_w [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17283 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [20], Q = \mw.read_data_w [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17282 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [19], Q = \mw.read_data_w [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17281 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [18], Q = \mw.read_data_w [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17280 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [17], Q = \mw.read_data_w [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17279 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [16], Q = \mw.read_data_w [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17278 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [15], Q = \mw.read_data_w [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17277 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [14], Q = \mw.read_data_w [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17276 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [13], Q = \mw.read_data_w [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17275 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [12], Q = \mw.read_data_w [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17274 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [11], Q = \mw.read_data_w [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17273 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [10], Q = \mw.read_data_w [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17272 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [9], Q = \mw.read_data_w [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17271 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [8], Q = \mw.read_data_w [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17270 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [7], Q = \mw.read_data_w [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17269 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [6], Q = \mw.read_data_w [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17268 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [5], Q = \mw.read_data_w [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17267 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [4], Q = \mw.read_data_w [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17266 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [3], Q = \mw.read_data_w [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17265 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [2], Q = \mw.read_data_w [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17264 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [1], Q = \mw.read_data_w [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17263 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\memory_stage.\dm.$procmux$1319.Y_B [0], Q = \mw.read_data_w [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14503 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\decode_stage.\cu.$procmux$1370.B_AND_S [53], Q = \de.mem_write_e, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14502 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\decode_stage.\cu.$procmux$1370.Y_B [6], Q = \de.jump_e, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14493 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\decode_stage.\cu.$procmux$1370.B_AND_S [23], Q = \de.branch_e, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14488 ($_SDFF_PP0_) from module mt_cpu (D = $flatten\decode_stage.\cu.$procmux$1370.Y_B [4], Q = \de.alu_src_a_e, rval = 1'0).

162. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 36 unused cells and 60 unused wires.
<suppressed ~57 debug messages>

163. Rerunning OPT passes (Removed registers in this run.)

164. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.

165. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
<suppressed ~204 debug messages>
Removed a total of 68 cells.

166. Executing OPT_DFF pass (perform DFF optimizations).

167. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 0 unused cells and 68 unused wires.
<suppressed ~1 debug messages>

168. Executing ABC pass (technology mapping using ABC).

168.1. Extracting gate netlist of module `\mt_cpu' to `<abc-temp-dir>/input.blif'..
Extracted 8019 gates and 10780 wires to a netlist network with 2759 inputs and 910 outputs.

168.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

168.1.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:     4096
ABC RESULTS:               NOT cells:      327
ABC RESULTS:               AND cells:      122
ABC RESULTS:              NAND cells:      139
ABC RESULTS:              XNOR cells:       97
ABC RESULTS:               NOR cells:      159
ABC RESULTS:               XOR cells:      181
ABC RESULTS:             ORNOT cells:      197
ABC RESULTS:                OR cells:      713
ABC RESULTS:            ANDNOT cells:     1903
ABC RESULTS:        internal signals:     7111
ABC RESULTS:           input signals:     2759
ABC RESULTS:          output signals:      910
Removing temp directory.

169. Executing OPT pass (performing simple optimizations).

169.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.
<suppressed ~1939 debug messages>

169.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
<suppressed ~147 debug messages>
Removed a total of 49 cells.

169.3. Executing OPT_DFF pass (perform DFF optimizations).

169.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 8 unused cells and 4884 unused wires.
<suppressed ~20 debug messages>

169.5. Finished fast OPT passes.

170. Executing HIERARCHY pass (managing design hierarchy).

170.1. Analyzing design hierarchy..
Top module:  \mt_cpu

170.2. Analyzing design hierarchy..
Top module:  \mt_cpu
Removed 0 unused modules.

171. Executing CHECK pass (checking for obvious problems).
Checking module mt_cpu...
Found and reported 0 problems.

172. Printing statistics.

=== mt_cpu ===

   Number of wires:               7914
   Number of wire bits:          14089
   Number of public wires:         369
   Number of public wire bits:    6403
   Number of ports:                  5
   Number of port bits:             67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              10693
     $_ANDNOT_                    1902
     $_AND_                        121
     $_DFFE_PP_                   2304
     $_DFF_P_                       11
     $_MUX_                       4096
     $_NAND_                       135
     $_NOR_                        158
     $_NOT_                        319
     $_ORNOT_                      185
     $_OR_                         684
     $_SDFFE_PP0P_                   1
     $_SDFF_PN0_                   363
     $_SDFF_PP0_                   115
     $_XNOR_                        96
     $_XOR_                        181
     $scopeinfo                     20
     RAM128_1RW1R                    2

173. Generating Graphviz representation of design.
Writing dot description to `/home/bala/git_stuff/internship/syn/librelane/runs/final/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module mt_cpu to page 1.

174. Executing OPT pass (performing simple optimizations).

174.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.

174.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
Removed a total of 0 cells.

174.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mt_cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

174.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mt_cpu.
Performed a total of 0 changes.

174.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mt_cpu'.
Removed a total of 0 cells.

174.6. Executing OPT_DFF pass (perform DFF optimizations).

174.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..

174.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mt_cpu.

174.9. Finished OPT passes. (There is nothing left to do.)

175. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 20 unused cells and 234 unused wires.
<suppressed ~254 debug messages>
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/bala/git_stuff/internship/syn/librelane/runs/final/tmp/0c6ad4da2f584451a30c2ef513bc9a4b.lib ",
   "modules": {
      "\\mt_cpu": {
         "num_wires":         7680,
         "num_wire_bits":     10923,
         "num_pub_wires":     135,
         "num_pub_wire_bits": 3237,
         "num_ports":         5,
         "num_port_bits":     67,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         10673,
         "num_cells_by_type": {
            "$_ANDNOT_": 1902,
            "$_AND_": 121,
            "$_DFFE_PP_": 2304,
            "$_DFF_P_": 11,
            "$_MUX_": 4096,
            "$_NAND_": 135,
            "$_NOR_": 158,
            "$_NOT_": 319,
            "$_ORNOT_": 185,
            "$_OR_": 684,
            "$_SDFFE_PP0P_": 1,
            "$_SDFF_PN0_": 363,
            "$_SDFF_PP0_": 115,
            "$_XNOR_": 96,
            "$_XOR_": 181,
            "RAM128_1RW1R": 2
         }
      }
   },
      "design": {
         "num_wires":         7680,
         "num_wire_bits":     10923,
         "num_pub_wires":     135,
         "num_pub_wire_bits": 3237,
         "num_ports":         5,
         "num_port_bits":     67,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         10673,
         "num_cells_by_type": {
            "$_ANDNOT_": 1902,
            "$_AND_": 121,
            "$_DFFE_PP_": 2304,
            "$_DFF_P_": 11,
            "$_MUX_": 4096,
            "$_NAND_": 135,
            "$_NOR_": 158,
            "$_NOT_": 319,
            "$_ORNOT_": 185,
            "$_OR_": 684,
            "$_SDFFE_PP0P_": 1,
            "$_SDFF_PN0_": 363,
            "$_SDFF_PP0_": 115,
            "$_XNOR_": 96,
            "$_XOR_": 181,
            "RAM128_1RW1R": 2
         }
      }
}

176. Printing statistics.

=== mt_cpu ===

   Number of wires:               7680
   Number of wire bits:          10923
   Number of public wires:         135
   Number of public wire bits:    3237
   Number of ports:                  5
   Number of port bits:             67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              10673
     $_ANDNOT_                    1902
     $_AND_                        121
     $_DFFE_PP_                   2304
     $_DFF_P_                       11
     $_MUX_                       4096
     $_NAND_                       135
     $_NOR_                        158
     $_NOT_                        319
     $_ORNOT_                      185
     $_OR_                         684
     $_SDFFE_PP0P_                   1
     $_SDFF_PN0_                   363
     $_SDFF_PP0_                   115
     $_XNOR_                        96
     $_XOR_                        181
     RAM128_1RW1R                    2

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type $_DFF_P_ is unknown!
   Area for cell type $_DFFE_PP_ is unknown!
   Area for cell type $_SDFF_PN0_ is unknown!
   Area for cell type $_SDFF_PP0_ is unknown!
   Area for cell type $_SDFFE_PP0P_ is unknown!
   Area for cell type \RAM128_1RW1R is unknown!

[INFO] Applying tri-state buffer mapping from '/home/bala/OpenRAM/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'â€¦

177. Executing TECHMAP pass (map to technology primitives).

177.1. Executing Verilog-2005 frontend: /home/bala/OpenRAM/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/bala/OpenRAM/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

177.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

178. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/home/bala/OpenRAM/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'â€¦

179. Executing TECHMAP pass (map to technology primitives).

179.1. Executing Verilog-2005 frontend: /home/bala/OpenRAM/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/bala/OpenRAM/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

179.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

180. Executing SIMPLEMAP pass (map simple cells to gate primitives).

181. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

181.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\mt_cpu':
  mapped 2794 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/bala/git_stuff/internship/syn/librelane/runs/final/tmp/0c6ad4da2f584451a30c2ef513bc9a4b.lib ",
   "modules": {
      "\\mt_cpu": {
         "num_wires":         10464,
         "num_wire_bits":     13707,
         "num_pub_wires":     135,
         "num_pub_wire_bits": 3237,
         "num_ports":         5,
         "num_port_bits":     67,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         13457,
         "area":              59429.497600,
         "num_cells_by_type": {
            "$_ANDNOT_": 1902,
            "$_AND_": 121,
            "$_MUX_": 6880,
            "$_NAND_": 135,
            "$_NOR_": 158,
            "$_NOT_": 319,
            "$_ORNOT_": 185,
            "$_OR_": 684,
            "$_XNOR_": 96,
            "$_XOR_": 181,
            "RAM128_1RW1R": 2,
            "sky130_fd_sc_hd__dfxtp_2": 2794
         }
      }
   },
      "design": {
         "num_wires":         10464,
         "num_wire_bits":     13707,
         "num_pub_wires":     135,
         "num_pub_wire_bits": 3237,
         "num_ports":         5,
         "num_port_bits":     67,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         13457,
         "area":              59429.497600,
         "num_cells_by_type": {
            "$_ANDNOT_": 1902,
            "$_AND_": 121,
            "$_MUX_": 6880,
            "$_NAND_": 135,
            "$_NOR_": 158,
            "$_NOT_": 319,
            "$_ORNOT_": 185,
            "$_OR_": 684,
            "$_XNOR_": 96,
            "$_XOR_": 181,
            "RAM128_1RW1R": 2,
            "sky130_fd_sc_hd__dfxtp_2": 2794
         }
      }
}

182. Printing statistics.

=== mt_cpu ===

   Number of wires:              10464
   Number of wire bits:          13707
   Number of public wires:         135
   Number of public wire bits:    3237
   Number of ports:                  5
   Number of port bits:             67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              13457
     $_ANDNOT_                    1902
     $_AND_                        121
     $_MUX_                       6880
     $_NAND_                       135
     $_NOR_                        158
     $_NOT_                        319
     $_ORNOT_                      185
     $_OR_                         684
     $_XNOR_                        96
     $_XOR_                        181
     RAM128_1RW1R                    2
     sky130_fd_sc_hd__dfxtp_2     2794

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type \RAM128_1RW1R is unknown!

   Chip area for module '\mt_cpu': 59429.497600
     of which used for sequential elements: 59429.497600 (100.00%)

[INFO] Using generated ABC script '/home/bala/git_stuff/internship/syn/librelane/runs/final/06-yosys-synthesis/AREA_0.abc'â€¦

183. Executing ABC pass (technology mapping using ABC).

183.1. Extracting gate netlist of module `\mt_cpu' to `/tmp/yosys-abc-tECE2g/input.blif'..
Extracted 10661 gates and 13587 wires to a netlist network with 2924 inputs and 2883 outputs.

183.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-tECE2g/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-tECE2g/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-tECE2g/input.blif 
ABC: + read_lib -w /home/bala/git_stuff/internship/syn/librelane/runs/final/tmp/0c6ad4da2f584451a30c2ef513bc9a4b.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/bala/git_stuff/internship/syn/librelane/runs/final/tmp/0c6ad4da2f584451a30c2ef513bc9a4b.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.06 sec
ABC: Memory =    9.54 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/bala/git_stuff/internship/syn/librelane/runs/final/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + source /home/bala/git_stuff/internship/syn/librelane/runs/final/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =   7592 (  1.5 %)   Cap = 15.0 ff (  9.5 %)   Area =    75797.70 ( 63.1 %)   Delay = 10399.06 ps  (  4.9 %)               
ABC: Path  0 --     113 : 0    9 pi                        A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  22.9 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    6063 : 3  288 sky130_fd_sc_hd__nor3b_2  A =  12.51  Df =7642.7-6439.1 ps  S =10401.5 ps  Cin =  3.4 ff  Cout = 687.0 ff  Cmax =  93.4 ff  G =19206  
ABC: Path  2 --   10608 : 4    1 sky130_fd_sc_hd__a22o_2   A =  10.01  Df =8577.1-6712.3 ps  S = 177.6 ps  Cin =  2.3 ff  Cout =   2.4 ff  Cmax = 301.2 ff  G =   96  
ABC: Path  3 --   10609 : 5    1 sky130_fd_sc_hd__a221o_2  A =  11.26  Df =8711.3-6556.4 ps  S = 191.9 ps  Cin =  2.3 ff  Cout =   2.4 ff  Cmax = 299.4 ff  G =   97  
ABC: Path  4 --   10610 : 5    1 sky130_fd_sc_hd__a221o_2  A =  11.26  Df =8849.0-6403.8 ps  S = 192.1 ps  Cin =  2.3 ff  Cout =   2.4 ff  Cmax = 299.4 ff  G =   97  
ABC: Path  5 --   10611 : 5    1 sky130_fd_sc_hd__a221o_2  A =  11.26  Df =8987.0-6250.2 ps  S = 192.1 ps  Cin =  2.3 ff  Cout =   2.5 ff  Cmax = 299.4 ff  G =  102  
ABC: Path  6 --   10638 : 5    1 sky130_fd_sc_hd__a2111o_2 A =  12.51  Df =9160.4-5741.0 ps  S =  76.4 ps  Cin =  2.4 ff  Cout =   4.7 ff  Cmax = 324.1 ff  G =  183  
ABC: Path  7 --   10639 : 2    2 sky130_fd_sc_hd__nor2_2   A =   6.26  Df =9202.7-5678.8 ps  S =  98.6 ps  Cin =  4.4 ff  Cout =   6.4 ff  Cmax = 141.9 ff  G =  135  
ABC: Path  8 --   10682 : 3    2 sky130_fd_sc_hd__mux2_1   A =  11.26  Df =9500.7-5813.4 ps  S =  80.7 ps  Cin =  2.3 ff  Cout =   7.3 ff  Cmax = 173.0 ff  G =  298  
ABC: Path  9 --   11654 : 4    1 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =9827.8-6012.0 ps  S =  44.7 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 325.0 ff  G =   98  
ABC: Path 10 --   11655 : 4    1 sky130_fd_sc_hd__a31o_2   A =   8.76  Df =10041.4-6134.3 ps  S =  49.0 ps  Cin =  2.4 ff  Cout =   4.6 ff  Cmax = 271.9 ff  G =  188  
ABC: Path 11 --   11658 : 3    1 sky130_fd_sc_hd__a21boi_2 A =  11.26  Df =10399.1-6372.2 ps  S = 412.5 ps  Cin =  3.6 ff  Cout =  33.4 ff  Cmax = 129.1 ff  G =  930  
ABC: Start-point = pi112 (\alu_result_m_i [2]).  End-point = po1839 ($auto$rtlil.cc:2739:MuxGate$35011).
ABC: netlist                       : i/o = 2924/ 2883  lat =    0  nd =  7592  edge =  24866  area =75801.50  delay =16.00  lev = 16
ABC: + write_blif /tmp/yosys-abc-tECE2g/output.blif 

183.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o41ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o32ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:      105
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       42
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:       47
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       63
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:      103
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       63
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      116
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       60
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       38
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       76
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      257
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:      259
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:      128
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      144
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:      325
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:      100
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      358
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       58
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      146
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:       92
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       48
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:      662
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:      854
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      319
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:     2533
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:      237
ABC RESULTS:        internal signals:     7780
ABC RESULTS:           input signals:     2924
ABC RESULTS:          output signals:     2883
Removing temp directory.

184. Executing SETUNDEF pass (replace undef values with defined constants).

185. Executing HILOMAP pass (mapping to constant drivers).

186. Executing SPLITNETS pass (splitting up multi-bit signals).

187. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mt_cpu..
Removed 51 unused cells and 13755 unused wires.
<suppressed ~273 debug messages>

188. Executing INSBUF pass (insert buffer cells for connected wires).
Add mt_cpu/$auto$insbuf.cc:97:execute$44797: \mw.pc_plus4_w[0] -> \pcw [0]
Add mt_cpu/$auto$insbuf.cc:97:execute$44798: \mw.pc_plus4_w[1] -> \pcw [1]

189. Executing CHECK pass (checking for obvious problems).
Checking module mt_cpu...
Found and reported 0 problems.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/bala/git_stuff/internship/syn/librelane/runs/final/tmp/0c6ad4da2f584451a30c2ef513bc9a4b.lib ",
   "modules": {
      "\\mt_cpu": {
         "num_wires":         10459,
         "num_wire_bits":     10521,
         "num_pub_wires":     2954,
         "num_pub_wire_bits": 3016,
         "num_ports":         5,
         "num_port_bits":     67,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         10392,
         "area":              135244.710400,
         "num_cells_by_type": {
            "RAM128_1RW1R": 2,
            "sky130_fd_sc_hd__a2111o_2": 22,
            "sky130_fd_sc_hd__a211o_2": 58,
            "sky130_fd_sc_hd__a211oi_2": 6,
            "sky130_fd_sc_hd__a21bo_2": 23,
            "sky130_fd_sc_hd__a21boi_2": 14,
            "sky130_fd_sc_hd__a21o_2": 146,
            "sky130_fd_sc_hd__a21oi_2": 76,
            "sky130_fd_sc_hd__a221o_2": 854,
            "sky130_fd_sc_hd__a221oi_2": 2,
            "sky130_fd_sc_hd__a22o_2": 662,
            "sky130_fd_sc_hd__a22oi_2": 4,
            "sky130_fd_sc_hd__a2bb2o_2": 38,
            "sky130_fd_sc_hd__a311o_2": 4,
            "sky130_fd_sc_hd__a31o_2": 63,
            "sky130_fd_sc_hd__a31oi_2": 4,
            "sky130_fd_sc_hd__a32o_2": 16,
            "sky130_fd_sc_hd__a41o_2": 8,
            "sky130_fd_sc_hd__and2_2": 237,
            "sky130_fd_sc_hd__and2b_2": 103,
            "sky130_fd_sc_hd__and3_2": 319,
            "sky130_fd_sc_hd__and3b_2": 19,
            "sky130_fd_sc_hd__and4_2": 15,
            "sky130_fd_sc_hd__and4b_2": 23,
            "sky130_fd_sc_hd__and4bb_2": 3,
            "sky130_fd_sc_hd__buf_2": 2,
            "sky130_fd_sc_hd__conb_1": 2,
            "sky130_fd_sc_hd__dfxtp_2": 2794,
            "sky130_fd_sc_hd__inv_2": 116,
            "sky130_fd_sc_hd__mux2_1": 2533,
            "sky130_fd_sc_hd__mux4_2": 105,
            "sky130_fd_sc_hd__nand2_2": 257,
            "sky130_fd_sc_hd__nand2b_2": 47,
            "sky130_fd_sc_hd__nand3_2": 10,
            "sky130_fd_sc_hd__nand3b_2": 1,
            "sky130_fd_sc_hd__nor2_2": 358,
            "sky130_fd_sc_hd__nor3_2": 12,
            "sky130_fd_sc_hd__nor3b_2": 6,
            "sky130_fd_sc_hd__nor4_2": 3,
            "sky130_fd_sc_hd__o2111a_2": 4,
            "sky130_fd_sc_hd__o2111ai_2": 1,
            "sky130_fd_sc_hd__o211a_2": 128,
            "sky130_fd_sc_hd__o211ai_2": 1,
            "sky130_fd_sc_hd__o21a_2": 325,
            "sky130_fd_sc_hd__o21ai_2": 144,
            "sky130_fd_sc_hd__o21ba_2": 21,
            "sky130_fd_sc_hd__o21bai_2": 4,
            "sky130_fd_sc_hd__o221a_2": 92,
            "sky130_fd_sc_hd__o221ai_2": 12,
            "sky130_fd_sc_hd__o22a_2": 100,
            "sky130_fd_sc_hd__o22ai_2": 22,
            "sky130_fd_sc_hd__o2bb2a_2": 48,
            "sky130_fd_sc_hd__o311a_2": 6,
            "sky130_fd_sc_hd__o31a_2": 19,
            "sky130_fd_sc_hd__o31ai_2": 5,
            "sky130_fd_sc_hd__o32a_2": 7,
            "sky130_fd_sc_hd__o32ai_2": 1,
            "sky130_fd_sc_hd__o41a_2": 1,
            "sky130_fd_sc_hd__o41ai_2": 1,
            "sky130_fd_sc_hd__or2_2": 259,
            "sky130_fd_sc_hd__or3_2": 63,
            "sky130_fd_sc_hd__or3b_2": 23,
            "sky130_fd_sc_hd__or4_2": 60,
            "sky130_fd_sc_hd__or4b_2": 8,
            "sky130_fd_sc_hd__or4bb_2": 3,
            "sky130_fd_sc_hd__xnor2_2": 42,
            "sky130_fd_sc_hd__xor2_2": 25
         }
      }
   },
      "design": {
         "num_wires":         10459,
         "num_wire_bits":     10521,
         "num_pub_wires":     2954,
         "num_pub_wire_bits": 3016,
         "num_ports":         5,
         "num_port_bits":     67,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         10392,
         "area":              135244.710400,
         "num_cells_by_type": {
            "RAM128_1RW1R": 2,
            "sky130_fd_sc_hd__a2111o_2": 22,
            "sky130_fd_sc_hd__a211o_2": 58,
            "sky130_fd_sc_hd__a211oi_2": 6,
            "sky130_fd_sc_hd__a21bo_2": 23,
            "sky130_fd_sc_hd__a21boi_2": 14,
            "sky130_fd_sc_hd__a21o_2": 146,
            "sky130_fd_sc_hd__a21oi_2": 76,
            "sky130_fd_sc_hd__a221o_2": 854,
            "sky130_fd_sc_hd__a221oi_2": 2,
            "sky130_fd_sc_hd__a22o_2": 662,
            "sky130_fd_sc_hd__a22oi_2": 4,
            "sky130_fd_sc_hd__a2bb2o_2": 38,
            "sky130_fd_sc_hd__a311o_2": 4,
            "sky130_fd_sc_hd__a31o_2": 63,
            "sky130_fd_sc_hd__a31oi_2": 4,
            "sky130_fd_sc_hd__a32o_2": 16,
            "sky130_fd_sc_hd__a41o_2": 8,
            "sky130_fd_sc_hd__and2_2": 237,
            "sky130_fd_sc_hd__and2b_2": 103,
            "sky130_fd_sc_hd__and3_2": 319,
            "sky130_fd_sc_hd__and3b_2": 19,
            "sky130_fd_sc_hd__and4_2": 15,
            "sky130_fd_sc_hd__and4b_2": 23,
            "sky130_fd_sc_hd__and4bb_2": 3,
            "sky130_fd_sc_hd__buf_2": 2,
            "sky130_fd_sc_hd__conb_1": 2,
            "sky130_fd_sc_hd__dfxtp_2": 2794,
            "sky130_fd_sc_hd__inv_2": 116,
            "sky130_fd_sc_hd__mux2_1": 2533,
            "sky130_fd_sc_hd__mux4_2": 105,
            "sky130_fd_sc_hd__nand2_2": 257,
            "sky130_fd_sc_hd__nand2b_2": 47,
            "sky130_fd_sc_hd__nand3_2": 10,
            "sky130_fd_sc_hd__nand3b_2": 1,
            "sky130_fd_sc_hd__nor2_2": 358,
            "sky130_fd_sc_hd__nor3_2": 12,
            "sky130_fd_sc_hd__nor3b_2": 6,
            "sky130_fd_sc_hd__nor4_2": 3,
            "sky130_fd_sc_hd__o2111a_2": 4,
            "sky130_fd_sc_hd__o2111ai_2": 1,
            "sky130_fd_sc_hd__o211a_2": 128,
            "sky130_fd_sc_hd__o211ai_2": 1,
            "sky130_fd_sc_hd__o21a_2": 325,
            "sky130_fd_sc_hd__o21ai_2": 144,
            "sky130_fd_sc_hd__o21ba_2": 21,
            "sky130_fd_sc_hd__o21bai_2": 4,
            "sky130_fd_sc_hd__o221a_2": 92,
            "sky130_fd_sc_hd__o221ai_2": 12,
            "sky130_fd_sc_hd__o22a_2": 100,
            "sky130_fd_sc_hd__o22ai_2": 22,
            "sky130_fd_sc_hd__o2bb2a_2": 48,
            "sky130_fd_sc_hd__o311a_2": 6,
            "sky130_fd_sc_hd__o31a_2": 19,
            "sky130_fd_sc_hd__o31ai_2": 5,
            "sky130_fd_sc_hd__o32a_2": 7,
            "sky130_fd_sc_hd__o32ai_2": 1,
            "sky130_fd_sc_hd__o41a_2": 1,
            "sky130_fd_sc_hd__o41ai_2": 1,
            "sky130_fd_sc_hd__or2_2": 259,
            "sky130_fd_sc_hd__or3_2": 63,
            "sky130_fd_sc_hd__or3b_2": 23,
            "sky130_fd_sc_hd__or4_2": 60,
            "sky130_fd_sc_hd__or4b_2": 8,
            "sky130_fd_sc_hd__or4bb_2": 3,
            "sky130_fd_sc_hd__xnor2_2": 42,
            "sky130_fd_sc_hd__xor2_2": 25
         }
      }
}

190. Printing statistics.

=== mt_cpu ===

   Number of wires:              10459
   Number of wire bits:          10521
   Number of public wires:        2954
   Number of public wire bits:    3016
   Number of ports:                  5
   Number of port bits:             67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              10392
     RAM128_1RW1R                    2
     sky130_fd_sc_hd__a2111o_2      22
     sky130_fd_sc_hd__a211o_2       58
     sky130_fd_sc_hd__a211oi_2       6
     sky130_fd_sc_hd__a21bo_2       23
     sky130_fd_sc_hd__a21boi_2      14
     sky130_fd_sc_hd__a21o_2       146
     sky130_fd_sc_hd__a21oi_2       76
     sky130_fd_sc_hd__a221o_2      854
     sky130_fd_sc_hd__a221oi_2       2
     sky130_fd_sc_hd__a22o_2       662
     sky130_fd_sc_hd__a22oi_2        4
     sky130_fd_sc_hd__a2bb2o_2      38
     sky130_fd_sc_hd__a311o_2        4
     sky130_fd_sc_hd__a31o_2        63
     sky130_fd_sc_hd__a31oi_2        4
     sky130_fd_sc_hd__a32o_2        16
     sky130_fd_sc_hd__a41o_2         8
     sky130_fd_sc_hd__and2_2       237
     sky130_fd_sc_hd__and2b_2      103
     sky130_fd_sc_hd__and3_2       319
     sky130_fd_sc_hd__and3b_2       19
     sky130_fd_sc_hd__and4_2        15
     sky130_fd_sc_hd__and4b_2       23
     sky130_fd_sc_hd__and4bb_2       3
     sky130_fd_sc_hd__buf_2          2
     sky130_fd_sc_hd__conb_1         2
     sky130_fd_sc_hd__dfxtp_2     2794
     sky130_fd_sc_hd__inv_2        116
     sky130_fd_sc_hd__mux2_1      2533
     sky130_fd_sc_hd__mux4_2       105
     sky130_fd_sc_hd__nand2_2      257
     sky130_fd_sc_hd__nand2b_2      47
     sky130_fd_sc_hd__nand3_2       10
     sky130_fd_sc_hd__nand3b_2       1
     sky130_fd_sc_hd__nor2_2       358
     sky130_fd_sc_hd__nor3_2        12
     sky130_fd_sc_hd__nor3b_2        6
     sky130_fd_sc_hd__nor4_2         3
     sky130_fd_sc_hd__o2111a_2       4
     sky130_fd_sc_hd__o2111ai_2      1
     sky130_fd_sc_hd__o211a_2      128
     sky130_fd_sc_hd__o211ai_2       1
     sky130_fd_sc_hd__o21a_2       325
     sky130_fd_sc_hd__o21ai_2      144
     sky130_fd_sc_hd__o21ba_2       21
     sky130_fd_sc_hd__o21bai_2       4
     sky130_fd_sc_hd__o221a_2       92
     sky130_fd_sc_hd__o221ai_2      12
     sky130_fd_sc_hd__o22a_2       100
     sky130_fd_sc_hd__o22ai_2       22
     sky130_fd_sc_hd__o2bb2a_2      48
     sky130_fd_sc_hd__o311a_2        6
     sky130_fd_sc_hd__o31a_2        19
     sky130_fd_sc_hd__o31ai_2        5
     sky130_fd_sc_hd__o32a_2         7
     sky130_fd_sc_hd__o32ai_2        1
     sky130_fd_sc_hd__o41a_2         1
     sky130_fd_sc_hd__o41ai_2        1
     sky130_fd_sc_hd__or2_2        259
     sky130_fd_sc_hd__or3_2         63
     sky130_fd_sc_hd__or3b_2        23
     sky130_fd_sc_hd__or4_2         60
     sky130_fd_sc_hd__or4b_2         8
     sky130_fd_sc_hd__or4bb_2        3
     sky130_fd_sc_hd__xnor2_2       42
     sky130_fd_sc_hd__xor2_2        25

   Area for cell type \RAM128_1RW1R is unknown!

   Chip area for module '\mt_cpu': 135244.710400
     of which used for sequential elements: 59429.497600 (43.94%)

191. Executing Verilog backend.
Dumping module `\mt_cpu'.

192. Executing JSON backend.
