Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[16:09:20.206225] Configured Lic search path (21.01-s002): 5280@ip-10-0-87-58.eu-central-1.compute.internal

Version: 21.15-s080_1, built Fri Sep 23 05:57:55 PDT 2022
Options: 
Date:    Sun Aug 11 16:09:20 2024
Host:    ip-10-0-112-224.eu-central-1.compute.internal (x86_64 w/Linux 4.14.336-255.557.amzn2.x86_64) (1core*2cpus*1physical cpu*AMD EPYC 7571 512KB) (7896820KB)
PID:     10330
OS:      CentOS Linux release 7.9.2009 (Core)

*** Stack limited to 512 MB. This run may fail due to lack of stack space. ***


[16:09:20.319019] Periodic Lic check successful
[16:09:20.319043] Feature usage summary:
[16:09:20.319043] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (15 seconds elapsed).

WARNING: This version of the tool is 688 days old.
@genus:root: 1> source ../scripts/genus_top.tcl
Sourcing '../scripts/genus_top.tcl' (Sun Aug 11 16:09:42 UTC 2024)...
#@ Begin verbose source ../scripts/genus_top.tcl
@file(genus_top.tcl) 2: set debug_file "debug.txt"
@file(genus_top.tcl) 3: set design(TOPLEVEL) "proj_top" 
@file(genus_top.tcl) 4: set runtype "synthesis"
@file(genus_top.tcl) 7: set mmmc_or_simple "simple"; # "simple" - using "read_libs"
@file(genus_top.tcl) 9: set phys_synth_type "lef" ;  # "none"   - don't read any physical data
@file(genus_top.tcl) 15: source ../scripts/procedures.tcl -quiet
@file(genus_top.tcl) 16: enics_start_stage "start"
*****************************************
*****************************************
**   ENICSINFO: Starting stage start   **
*****************************************
*****************************************
ENICSINFO: Current time is: 11/08/2024 16:09
ENICSINFO: This session is running on Hostname : ip-10-0-112-224.eu-central-1.compute.internal
ENICSINFO: The log file is genus.log120 and the command file is genus.cmd120
ENICSINFO: ----------------------------------
@file(genus_top.tcl) 20: source ../inputs/proj.defines -quiet
@file(genus_top.tcl) 23: source ../inputs/libraries.$TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'design_process_node' = 65
@file(genus_top.tcl) 24: source ../inputs/libraries.$SC_TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'route_design_with_via_in_pin' = true
@file(genus_top.tcl) 25: source ../inputs/libraries.$SRAM_TECHNOLOGY.tcl -quiet
@file(genus_top.tcl) 26: if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    source ../inputs/libraries.$IO_TECHNOLOGY.tcl -quiet
}
@file(genus_top.tcl) 34: set df [open $debug_file a]
@file(genus_top.tcl) 35: puts $df "\n******************************************"
@file(genus_top.tcl) 36: puts $df "* Debug values after everything was loaded *"
@file(genus_top.tcl) 37: puts $df "******************************************"
@file(genus_top.tcl) 38: foreach dic {paths tech tech_files design} {
    foreach key [array names $dic] {
        puts $df "${dic}(${key}) = \t[set ${dic}([set key])]"
    }
}
@file(genus_top.tcl) 44: close $df
@file(genus_top.tcl) 50: set_db source_verbose true ; # Sourcing files will be reported as verbose
  Setting attribute of root '/': 'source_verbose' = true
@file(genus_top.tcl) 51: set_db information_level 9 ; # The log file will report everything
  Setting attribute of root '/': 'information_level' = 9
@file(genus_top.tcl) 52: suppress_messages "PHYS-90"
  Setting attribute of message 'PHYS-90': 'max_print' = 0
@file(genus_top.tcl) 57: enics_start_stage "init_design"
***********************************************
***********************************************
**   ENICSINFO: Starting stage init_design   **
***********************************************
***********************************************
ENICSINFO: Current time is: 11/08/2024 16:09
ENICSINFO: ----------------------------------
@file(genus_top.tcl) 59: if {$mmmc_or_simple=="mmmc"} {
    read_mmmc $design(mmmc_view_file)
} else {
    set_db init_lib_search_path $paths(LIB_paths) 
    suppress_messages $tech(SC_LIB_SUPPRESS_MESSAGES_GENUS)
    read_libs $tech_files(ALL_WC_LIBS)
}
  Setting attribute of root '/': 'init_lib_search_path' = /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/
  Setting attribute of message 'LBR-9': 'max_print' = 0
  Setting attribute of message 'LBR-76': 'max_print' = 0
  Setting attribute of message 'LBR-40': 'max_print' = 0
  Setting attribute of message 'LBR-436': 'max_print' = 0
  Setting attribute of message 'LBR-170': 'max_print' = 0

Threads Configured:2

  Message Summary for Library all 3 libraries:
  ********************************************
  An unsupported construct was detected in this library. [LBR-40]: 258
  ********************************************
 
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'.
@file(genus_top.tcl) 67: suppress_messages "LBR-415"
  Setting attribute of message 'LBR-415': 'max_print' = 0
@file(genus_top.tcl) 72: if {$phys_synth_type == "none"} {
   enics_message "Physical Synthesis is disabled"
   read_qrc $tech_files(QRCTECH_FILE_WC)
} else {
    suppress_messages $tech(SC_LEF_SUPPRESS_MESSAGES_GENUS)
    read_physical -lef $tech_files(ALL_LEFS)
    if {$phys_synth_type == "floorplan"} { 
        # You need to read a .def file for the floorplan to enable physical synthesis 
        read_def $design(floorplan_def)
    }
}
  Setting attribute of message 'PHYS-279': 'max_print' = 0
  Setting attribute of message 'PHYS-129': 'max_print' = 0
  Setting attribute of message 'PHYS-15': 'max_print' = 0
  Setting attribute of message 'PHYS-12': 'max_print' = 0
  Setting attribute of message 'LBR-162': 'max_print' = 0
  Setting attribute of message 'LBR-155': 'max_print' = 0
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lef/sc9_cln65lp_base_lvt.lef' is ignored.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lef/sc9_cln65lp_base_hvt.lef' is ignored.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
  Libraries have 1950 usable logic and 582 usable sequential lib-cells.
@file(genus_top.tcl) 87: enics_start_stage "read_rtl"
********************************************
********************************************
**   ENICSINFO: Starting stage read_rtl   **
********************************************
********************************************
ENICSINFO: Current time is: 11/08/2024 16:09
ENICSINFO: ----------------------------------
@file(genus_top.tcl) 89: set_db init_hdl_search_path $design(hdl_search_paths)
  Setting attribute of root '/': 'init_hdl_search_path' = . /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl
@file(genus_top.tcl) 90: set_db hdl_language v2001 -quiet
@file(genus_top.tcl) 93: suppress_messages "CDFG-250"
  Setting attribute of message 'CDFG-250': 'max_print' = 0
@file(genus_top.tcl) 95: suppress_messages "CWD-19 CWD-36"
  Setting attribute of message 'CWD-19': 'max_print' = 0
  Setting attribute of message 'CWD-36': 'max_print' = 0
@file(genus_top.tcl) 97: suppress_messages "CDFG-771"
  Setting attribute of message 'CDFG-771': 'max_print' = 0
@file(genus_top.tcl) 98: read_hdl -language sv -f $design(read_hdl_list)
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_pkg.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_counter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_top.sv'
@file(genus_top.tcl) 103: enics_start_stage "elaborate"
*********************************************
*********************************************
**   ENICSINFO: Starting stage elaborate   **
*********************************************
*********************************************
ENICSINFO: Current time is: 11/08/2024 16:09
ENICSINFO: ----------------------------------
@file(genus_top.tcl) 105: set_db hdl_track_filename_row_col true -quiet; # helps with debug
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
@file(genus_top.tcl) 106: set_db lp_insert_clock_gating true 
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(genus_top.tcl) 108: elaborate $design(TOPLEVEL) ;#-update
                  INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'proj_top' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_top.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'proj_fm' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
        : A relational expression can evaluate to a constant when a variable is compared to a value which is outside the bounds of the variable.
Info    : Constant relational expression. [CDFG-479]
        : The '<' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-479'.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N130639' at line 73 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 73.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N131695' at line 75 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 75.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][0]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
        : Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][1]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][2]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][3]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][4]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][5]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][6]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][7]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][8]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][9]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][10]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][11]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][12]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][13]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][14]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][15]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][16]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][17]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][18]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][19]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-508'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'in_wdata' is not used in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 17.
        : (In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_5'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'proj_counter' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_counter.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'proj_kmer_buffer' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'proj_hasher' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'k' [33] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 26.
        : Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'k' [33] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 28.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'key' [33] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 30.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'key' [33] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 32.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'signature' [32] doesn't match the width of right hand side [33] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 33.
Info    : Unused module input port. [CDFG-500]
        : Input port 'clk' is not used in module 'proj_hasher' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 9.
Info    : Unused module input port. [CDFG-500]
        : Input port 'rst_n' is not used in module 'proj_hasher' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 10.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_unsigned/b1' is invalid for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=32 B=3 Z=32) at line 33 in the file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_unsigned/b1' is invalid for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=32 B=29 Z=33) at line 29 in the file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_unsigned/b1' is invalid for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=32 B=32 Z=33) at line 27 in the file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' because the 'avoid' attribute on the binding is set to 'true'.
Warning : Module port is wider than connected signal. [CDFG-465]
        : Signal width (8) does not match width of input port 'kmer' (32) of instance 'u_hasher' of module 'proj_hasher' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_top.sv' on line 48.
        : This may cause simulation mismatches between the original and synthesized designs.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'proj_sorter' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'new_position_long' [3] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 54.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Warning : Generated logic differs from the expected logic. [CDFG2G-615]
        : Signal 'smallest_idx_next[0][index]' in module 'proj_sorter' modeled as latch instead of wire in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
        : The logic generated for an always_comb, always_latch or always_ff process may not match the behavior specified in the input HDL.
Warning : Generated logic differs from the expected logic. [CDFG2G-615]
        : Signal 'smallest_idx_next[0][signature]' in module 'proj_sorter' modeled as latch instead of wire in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'smallest_idx_next[0][index]' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
        : Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI) to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI) or 'set_db hdl_latch_keep_feedback true'(CUI) to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'smallest_idx_next[0][signature]' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'proj_extender' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'proj_extender' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv' on line 58.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'proj_extender' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv' on line 58.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Read for variable 'N149398' at line 53 col 24, in Module 'proj_extender' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv' on line 53.
Warning : Connected signal is wider than module port. [CDFG-464]
        : Signal width (16) does not match width of output port 'out_gfm' (8) of instance 'u_extender' of module 'proj_extender' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_top.sv' on line 66.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv' on line 44, column 22, hid = 0.
        : The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic command.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv' on line 44, column 22, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer'.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'kmer' of instance 'u_hasher' of module 'proj_hasher' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_top.sv' on line 48, column 26, hid = 0.
        : Run check_design to check 'Undriven Port(s)/Pin(s)' section for all undriven module input ports. It is better to double confirm with designer if these undriven ports are expected. During syn_gen the undriven ports are controlled by attribute 'hdl_unconnected_value', the default value is 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'out_fragment' in module 'proj_top' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_top.sv' on line 7, column 61, hid = 0.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'proj_top'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         1.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: proj_top, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: proj_top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus_top.tcl) 110: enics_start_stage "post_elaboration"
****************************************************
****************************************************
**   ENICSINFO: Starting stage post_elaboration   **
****************************************************
****************************************************
ENICSINFO: Current time is: 11/08/2024 16:10
ENICSINFO: ----------------------------------
@file(genus_top.tcl) 112: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'proj_top'

No empty modules in design 'proj_top'

  Done Checking the design.
@file(genus_top.tcl) 113: check_design -all > $design(synthesis_reports)/post_elaboration/check_design_post_elab.rpt

@file(genus_top.tcl) 114: if {[check_design -status]} {
    Puts "ENICSINFO: ############# There is an issue with check_design. You better look at it! ###########"
}
@file(genus_top.tcl) 118: write_design -base_name $design(export_dir)/post_elaboartion/$design(TOPLEVEL)
(write_design): Writing Genus content. Constraint interface is 'smsc'
Warning : The design is not fully mapped. [PHYS-93]
        : The original design intent derived from the RTL may no longer be available upon restoration.
Exporting design data for 'proj_top' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_elaboartion/proj_top...
%# Begin write_design (08/11 16:10:11, mem=4970.34M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_elaboartion/proj_top.mmmc.tcl has been written.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:01).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_elaboartion/proj_top.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_elaboartion/proj_top.default_emulate_constraint_mode.sdc has been written
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_elaboartion/proj_top.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_top' (command execution time mm:ss cpu = 00:01, real = 00:03).
.
%# End write_design (08/11 16:10:14, total cpu=08:00:01, real=08:00:03, peak res=857.80M, current mem=4972.34M)
@file(genus_top.tcl) 126: set_db detailed_sdc_messages true ; # helps read_sdc debug
  Setting attribute of root '/': 'detailed_sdc_messages' = true
@file(genus_top.tcl) 127: read_sdc $design(functional_sdc) -stop_on_errors 
            Reading file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../inputs/proj.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.01)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.01)
 "current_design"           - successful      2 , failed      0 (runtime  0.01)
 "get_lib_pins"             - successful      1 , failed      0 (runtime  0.02)
 "get_ports"                - successful      3 , failed      0 (runtime  0.01)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.02)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.01)
 "set_ideal_network"        - successful      2 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.01)
 "set_max_delay"            - successful      1 , failed      0 (runtime  0.01)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:01 (hh:mm:ss)
@file(genus_top.tcl) 128: check_timing_intent
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  04:10:15 pm
  Module:                 proj_top
  Technology libraries:   sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 1
                          physical_cells 
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     
(Pin | Source | Reason)                                                         

{pin:proj_top/u_sorter/smallest_idx_next_reg[0][index][0]/ena} constant:proj_top/0 {Case constant(0)}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][index][1]/ena} constant:proj_top/0 {Case constant(0)}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][index][2]/ena} constant:proj_top/0 {Case constant(0)}
  ... 36 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Timing exceptions with no effect

The following timing exceptions are not currently affecting timing in the       
design.  Either no paths in the design satisfy the exception's path             
specification, or all paths that satisfy the path specification also satisfy an 
exception with a higher priority.  You can improve runtime and memory usage by  
removing these exceptions if they are not truly needed.  To see if there is a   
path in the design that satisfies the path specification for an exception, or   
to see what other exception is overriding an exception because of priority, use 
the command:                                                                    
  report timing -paths [eval [::legacy::get_attribute paths <exception>]]

exception:proj_top/proj.sdc_line_18
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                    39
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 1
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         40

@file(genus_top.tcl) 129: check_timing_intent -verbose > $design(synthesis_reports)/post_elaboration/check_timing_post_elab.rpt
@file(genus_top.tcl) 134: enics_default_cost_groups
@file(genus_top.tcl) 135: enics_report_timing $design(synthesis_reports)
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing arrivals and requireds.
@file(genus_top.tcl) 142: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_min_flops 8
  Setting attribute of design 'proj_top': 'lp_clock_gating_min_flops' = 8
@file(genus_top.tcl) 143: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_style latch 
  Setting attribute of design 'proj_top': 'lp_clock_gating_style' = latch
@file(genus_top.tcl) 148: enics_start_stage "synthesis"
*********************************************
*********************************************
**   ENICSINFO: Starting stage synthesis   **
*********************************************
*********************************************
ENICSINFO: Current time is: 11/08/2024 16:10
ENICSINFO: ----------------------------------
@file(genus_top.tcl) 151: set_db syn_generic_effort low
  Setting attribute of root '/': 'syn_generic_effort' = low
@file(genus_top.tcl) 152: set_db syn_map_effort low
  Setting attribute of root '/': 'syn_map_effort' = low
@file(genus_top.tcl) 153: set_db syn_opt_effort low
  Setting attribute of root '/': 'syn_opt_effort' = low
@file(genus_top.tcl) 154: suppress_messages "ST-110 ST-112"
  Setting attribute of message 'ST-110': 'max_print' = 0
  Setting attribute of message 'ST-112': 'max_print' = 0
@file(genus_top.tcl) 156: if {$phys_synth_type == "floorplan"} {
    # Synthesize to generics and place generics in floorplan
    enics_start_stage "syn_generic"
    syn_generic -physical
    # Map to technology
    enics_start_stage "technology_mapping"
    syn_map -physical
    enics_report_timing $design(synthesis_reports) 
    # Post synthesis optimization
    enics_start_stage "post_syn_opt"
    syn_opt -physical
} else {
    # Synthesize to generics (non physical-aware)
    enics_start_stage "syn_generic"
    syn_generic 
    # Map to technology (non physical-aware)
    enics_start_stage "technology_mapping"
    syn_map 
    enics_report_timing $design(synthesis_reports)
    enics_start_stage "post_syn_opt"
    if {$phys_synth_type == "lef"} {
        syn_opt
    } else {
        syn_opt 
    }
}
***********************************************
***********************************************
**   ENICSINFO: Starting stage syn_generic   **
***********************************************
***********************************************
ENICSINFO: Current time is: 11/08/2024 16:10
ENICSINFO: ----------------------------------
      Running additional step before syn_gen...

Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven signal.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'kmer' of instance 'u_hasher' of module 'proj_hasher'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven input port.
Info    : Undriven module output port. [ELABUTL-128]
        : Assuming a logic '0' value for undriven bits of output port 'out_fragment' in module 'proj_top'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven output port.

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.006s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         6.00 | 
------------------------------------------------------
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-32' truncated to length 4096 from 11780
        : By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. However, this may dramatically increase the size of the log file.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 233 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'u_extender/in_kmer_indices_r_reg[0][0]', 
'u_extender/in_kmer_indices_r_reg[0][1]', 
'u_extender/in_kmer_indices_r_reg[0][2]', 
'u_extender/in_kmer_indices_r_reg[0][3]', 
'u_extender/in_kmer_indices_r_reg[0][4]', 
'u_extender/in_kmer_indices_r_reg[0][5]', 
'u_extender/in_kmer_indices_r_reg[0][6]', 
'u_extender/in_kmer_indices_r_reg[1][0]', 
'u_extender/in_kmer_indices_r_reg[1][1]', 
'u_extender/in_kmer_indices_r_reg[1][2]', 
'u_extender/in_kmer_indices_r_reg[1][3]', 
'u_extender/in_kmer_indices_r_reg[1][4]', 
'u_extender/in_kmer_indices_r_reg[1][5]', 
'u_extender/in_kmer_indices_r_reg[1][6]', 
'u_extender/in_kmer_indices_r_reg[2][0]', 
'u_extender/in_kmer_indices_r_reg[2][1]', 
'u_extender/in_kmer_indices_r_reg[2][2]', 
'u_extender/in_kmer_indices_r_reg[2][3]', 
'u_extender/in_kmer_indices_r_reg[2][4]', 
'u_extender/in_kmer_indices_r_reg[2][5]', 
'u_extender/in_kmer_indices_r_reg[2][6]', 
'u_extender/in_kmer_indices_r_reg[3][0]', 
'u_extender/in_kmer_indices_r_reg[3][1]', 
'u_extender/in_kmer_indices_r_reg[3][2]', 
'u_extender/in_kmer_indices_r_reg[3][3]', 
'u_extender/in_kmer_indices_r_reg[3][4]', 
'u_extender/in_kmer_indices_r_reg[3][5]', 
'u_extender/in_kmer_indices_r_reg[3][6]', 'u_extender/indices_idx_reg[0]', 
'u_extender/indices_idx_reg[1]', 'u_kmer_buffer/kmer_buffer_reg[0]', 
'u_kmer_buffer/kmer_buffer_reg[1]', 'u_kmer_buffer/kmer_buffer_reg[2]', 
'u_kmer_buffer/kmer_buffer_reg[3]', 'u_kmer_buffer/kmer_buffer_reg[4]', 
'u_kmer_buffer/kmer_buffer_reg[5]', 'u_kmer_buffer/kmer_buffer_reg[6]', 
'u_kmer_buffer/kmer_buffer_reg[7]', 
'u_sorter/smallest_idx_curr_reg[0][index][0]', 
'u_sorter/smallest_idx_curr_reg[0][index][1]', 
'u_sorter/smallest_idx_curr_reg[0][index][2]', 
'u_sorter/smallest_idx_curr_reg[0][index][3]', 
'u_sorter/smallest_idx_curr_reg[0][index][4]', 
'u_sorter/smallest_idx_curr_reg[0][index][5]', 
'u_sorter/smallest_idx_curr_reg[0][index][6]', 
'u_sorter/smallest_idx_curr_reg[0][signature][0]', 
'u_sorter/smallest_idx_curr_reg[0][signature][1]', 
'u_sorter/smallest_idx_curr_reg[0][signature][2]', 
'u_sorter/smallest_idx_curr_reg[0][signature][3]', 
'u_sorter/smallest_idx_curr_reg[0][signature][4]', 
'u_sorter/smallest_idx_curr_reg[0][signature][5]', 
'u_sorter/smallest_idx_curr_reg[0][signature][6]', 
'u_sorter/smallest_idx_curr_reg[0][signature][7]', 
'u_sorter/smallest_idx_curr_reg[0][signature][8]', 
'u_sorter/smallest_idx_curr_reg[0][signature][9]', 
'u_sorter/smallest_idx_curr_reg[0][signature][10]', 
'u_sorter/smallest_idx_curr_reg[0][signature][11]', 
'u_sorter/smallest_idx_curr_reg[0][signature][12]', 
'u_sorter/smallest_idx_curr_reg[0][signature][13]', 
'u_sorter/smallest_idx_curr_reg[0][signature][14]', 
'u_sorter/smallest_idx_curr_reg[0][signature][15]', 
'u_sorter/smallest_idx_curr_reg[0][signature][16]', 
'u_sorter/smallest_idx_curr_reg[0][signature][17]', 
'u_sorter/smallest_idx_curr_reg[0][signature][18]', 
'u_sorter/smallest_idx_curr_reg[0][signature][19]', 
'u_sorter/smallest_idx_curr_reg[0][signature][20]', 
'u_sorter/smallest_idx_curr_reg[0][signature][21]', 
'u_sorter/smallest_idx_curr_reg[0][signature][22]', 
'u_sorter/smallest_idx_curr_reg[0][signature][23]', 
'u_sorter/smallest_idx_curr_reg[0][signature][24]', 
'u_sorter/smallest_idx_curr_reg[0][signature][25]', 
'u_sorter/smallest_idx_curr_reg[0][signature][26]', 
'u_sorter/smallest_idx_curr_reg[0][signature][27]', 
'u_sorter/smallest_idx_curr_reg[0][signature][28]', 
'u_sorter/smallest_idx_curr_reg[0][signature][29]', 
'u_sorter/smallest_idx_curr_reg[0][signature][30]', 
'u_sorter/smallest_idx_curr_reg[0][signature][31]', 
'u_sorter/smallest_idx_curr_reg[1][index][0]', 
'u_sorter/smallest_idx_curr_reg[1][index][1]', 
'u_sorter/smallest_idx_curr_reg[1][index][2]', 
'u_sorter/smallest_idx_curr_reg[1][index][3]', 
'u_sorter/smallest_idx_curr_reg[1][index][4]', 
'u_sorter/smallest_idx_curr_reg[1][index][5]', 
'u_sorter/smallest_idx_curr_reg[1][index][6]', 
'u_sorter/smallest_idx_curr_reg[1][signature][0]', 
'u_sorter/sma
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 7 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'u_extender/add_70_64', 'u_extender/ctl_indices_idx_51_25', 
'u_extender/mux_70_31', 
'u_extender/mux_in_kmer_indices_r[indices_idx]_51_25', 
'u_extender/sub_72_43', 'u_hasher', 'u_sorter'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'proj_top' to generic gates using 'low' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:55(00:00:55) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:10:23 (Aug11) |  865.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: proj_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 9, runtime: 0.001s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.002s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed identity transform (accepts: 0, rejects: 2, runtime: 0.001s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed clip mux common data inputs (accepts: 1, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       9 |         1.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |         2.00 | 
| hlo_reconv_opt            |       0 |       0 |         1.00 | 
| hlo_restructure           |       0 |       0 |         0.00 | 
| hlo_common_select_muxopto |       0 |       0 |         0.00 | 
| hlo_identity_transform    |       0 |       2 |         1.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       1 |       0 |         1.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 1 sequential instance. 
Following instance is deleted as they do not drive any primary output:
'u_extender/frag_parts_idx_reg[0]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'u_extender/add_49_77', 'u_extender/mux_47_49'.
              Info: total 9 bmuxes found, 9 are converted to onehot form, and 0 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'proj_top'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'proj_top'.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_out_index_46_32' in design 'CDN_DP_region_0_0'.
	The following set of instances are flattened ( mux_out_index_46_32 mux_27_38 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 14 
MaxCSA: Successfully built Maximal CSA Expression Expr0
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing increment_unsigned_4_7...
        Done timing increment_unsigned_4_7.
      Timing increment_unsigned_4_13...
        Done timing increment_unsigned_4_13.
      Timing increment_unsigned_4_19...
        Done timing increment_unsigned_4_19.
      Timing increment_unsigned_4_25...
        Done timing increment_unsigned_4_25.
      Timing increment_unsigned_4_31...
        Done timing increment_unsigned_4_31.
      Timing increment_unsigned_4_37...
        Done timing increment_unsigned_4_37.
      Timing increment_unsigned_4_43...
        Done timing increment_unsigned_4_43.
CDN_DP_region_0_0 level = 1 loads = 0 drivers = 1 is driven by : CDN_DP_region_3_0 
CDN_DP_region_0_0_c0 in proj_counter: area: 703454220 ,dp = 1 mux = 1 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in proj_counter: area: 617476482 ,dp = 1 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in proj_counter: area: 617476482 ,dp = 1 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in proj_counter: area: 617476482 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in proj_counter: area: 617476482 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in proj_counter: area: 617476482 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in proj_counter: area: 617476482 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c7 in proj_counter: area: 617476482 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_0_0_c7 in proj_counter: area: 617476482 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 617476482.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        703454220          617476482          617476482          617476482          617476482          617476482          617476482          617476482  
##>            WNS         +7167.90           +7167.90           +7167.90           +7167.90           +7167.90           +7167.90           +7167.90           +7167.90  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              703454220 (      )     7167.90 (        )             0 (        )              
##> rewrite                        START              945755118 (+34.44)     7134.10 (  -33.80)             0 (       0)              (a,ar) Expr0_from --> Expr0_to
##>                                  END             1445989230 (+52.89)     7134.10 (   +0.00)             0 (       0)           0  
##>                                  END              703454220 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              703454220 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              703454220 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              703454220 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              703454220 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              687821904 ( -2.22)     7167.90 (   +0.00)             0 (       0)           0  
##>                                  END              687821904 ( -2.22)     7167.90 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              687821904 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              687821904 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              687821904 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              687821904 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              687821904 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              687821904 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              687821904 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              687821904 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              687821904 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              687821904 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              687821904 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              687821904 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              687821904 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              687821904 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              687821904 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              687821904 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              687821904 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              687821904 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              687821904 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              687821904 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              687821904 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              687821904 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>                                  END              687821904 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              687821904 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              687821904 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>                                  END              687821904 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              656557272 ( -4.55)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              617476482 ( -5.95)     7167.90 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              617476482 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              617476482 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              617476482 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              617476482 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>create_score                    START              617476482 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              617476482 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_waddr_92_17' in design 'CDN_DP_region_2_0'.
	The following set of instances are flattened ( mux_waddr_92_17 mux_waddr_94_26 mux_51_25 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 14 
MaxCSA: Successfully built Maximal CSA Expression Expr1
      Timing increment_unsigned_4_55...
        Done timing increment_unsigned_4_55.
      Timing increment_unsigned_4_62...
        Done timing increment_unsigned_4_62.
      Timing increment_unsigned_4_69...
        Done timing increment_unsigned_4_69.
      Timing increment_unsigned_4_76...
        Done timing increment_unsigned_4_76.
      Timing increment_unsigned_4_83...
        Done timing increment_unsigned_4_83.
      Timing increment_unsigned_4_90...
        Done timing increment_unsigned_4_90.
      Timing increment_unsigned_4_97...
        Done timing increment_unsigned_4_97.
CDN_DP_region_2_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_2_0_c0 in proj_fm: area: 844145064 ,dp = 1 mux = 2 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_2_0_c1 in proj_fm: area: 742535010 ,dp = 1 mux = 2 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c2 in proj_fm: area: 742535010 ,dp = 1 mux = 2 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c3 in proj_fm: area: 742535010 ,dp = 1 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c4 in proj_fm: area: 742535010 ,dp = 1 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c5 in proj_fm: area: 742535010 ,dp = 1 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c6 in proj_fm: area: 742535010 ,dp = 1 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c7 in proj_fm: area: 742535010 ,dp = 1 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_2_0_c7 in proj_fm: area: 742535010 ,dp = 1 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 742535010.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        844145064          742535010          742535010          742535010          742535010          742535010          742535010          742535010  
##>            WNS         +7167.90           +7167.90           +7167.90           +7167.90           +7167.90           +7167.90           +7167.90           +7167.90  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              844145064 (      )     7167.90 (        )             0 (        )              
##> rewrite                        START             1086445962 (+28.70)     7123.70 (  -44.20)             0 (       0)              (a,ar) Expr1_from --> Expr1_to
##>                                  END             1586680074 (+46.04)     7123.70 (   +0.00)             0 (       0)           0  
##>                                  END              844145064 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              844145064 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              844145064 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              844145064 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START              844145064 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START              844145064 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              844145064 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>                                  END              844145064 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              844145064 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              828512748 ( -1.85)     7167.90 (   +0.00)             0 (       0)           0  
##>                                  END              828512748 ( -1.85)     7167.90 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              828512748 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              828512748 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              828512748 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              828512748 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              828512748 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              828512748 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              828512748 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              828512748 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              828512748 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              828512748 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              828512748 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              828512748 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START              828512748 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START              828512748 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              828512748 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>                                  END              828512748 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              828512748 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              828512748 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              828512748 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              828512748 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              828512748 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              828512748 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              828512748 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              812880432 ( -1.89)     7167.90 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              812880432 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              812880432 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>                                  END              812880432 ( -1.89)     7167.90 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START              812880432 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START              812880432 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              812880432 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>                                  END              812880432 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              812880432 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              812880432 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>                                  END              812880432 ( -1.89)     7167.90 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              781615800 ( -3.85)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              742535010 ( -5.00)     7167.90 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              742535010 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              742535010 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              742535010 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              742535010 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START              742535010 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START              742535010 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              742535010 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>                                  END              742535010 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>create_score                    START              742535010 ( +0.00)     7167.90 (   +0.00)             0 (       0)              
##>                                  END              742535010 ( +0.00)     7167.90 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_2_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_3_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 4 
MaxCSA: Successfully built Maximal CSA Expression Expr2
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_3_0_c7' to a form more suitable for further optimization.
      Timing increment_unsigned_102...
        Done timing increment_unsigned_102.
      Timing increment_unsigned_102_106...
        Done timing increment_unsigned_102_106.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_3_0_c1' to a form more suitable for further optimization.
      Timing increment_unsigned_102_111...
        Done timing increment_unsigned_102_111.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_3_0_c2' to a form more suitable for further optimization.
      Timing increment_unsigned_102_116...
        Done timing increment_unsigned_102_116.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_3_0_c3' to a form more suitable for further optimization.
      Timing increment_unsigned_102_121...
        Done timing increment_unsigned_102_121.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_3_0_c4' to a form more suitable for further optimization.
      Timing increment_unsigned_102_126...
        Done timing increment_unsigned_102_126.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_3_0_c5' to a form more suitable for further optimization.
      Timing increment_unsigned_102_131...
        Done timing increment_unsigned_102_131.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_3_0_c6' to a form more suitable for further optimization.
      Timing increment_unsigned_102_136...
        Done timing increment_unsigned_102_136.
CDN_DP_region_3_0 level = 0 loads = 1 drivers = 0
CDN_DP_region_3_0_c0 in proj_kmer_buffer: area: 156323160 ,dp = 1 mux = 2 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_3_0_c1 in proj_kmer_buffer: area: 109426212 ,dp = 1 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_3_0_c2 in proj_kmer_buffer: area: 109426212 ,dp = 1 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_3_0_c3 in proj_kmer_buffer: area: 109426212 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_3_0_c4 in proj_kmer_buffer: area: 109426212 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_3_0_c5 in proj_kmer_buffer: area: 109426212 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_3_0_c6 in proj_kmer_buffer: area: 109426212 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_3_0_c7 in proj_kmer_buffer: area: 109426212 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_3_0_c7 in proj_kmer_buffer: area: 109426212 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 109426212.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_3_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        156323160          109426212          109426212          109426212          109426212          109426212          109426212          109426212  
##>            WNS         +8775.50           +8791.80           +8791.80           +8791.80           +8791.80           +8791.80           +8791.80           +8791.80  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_3_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              156323160 (      )     8775.50 (        )             0 (        )              
##> rewrite                        START              195403950 (+25.00)     8724.50 (  -51.00)             0 (       0)              (a,ar) Expr2_from --> Expr2_to
##>                                  END              281381688 (+44.00)     8724.50 (   +0.00)             0 (       0)           0  
##>                                  END              156323160 ( +0.00)     8775.50 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              156323160 ( +0.00)     8775.50 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              156323160 ( +0.00)     8775.50 (   +0.00)             0 (       0)              
##>  rewrite                       START              156323160 ( +0.00)     8775.50 (   +0.00)             0 (       0)              (a,csaa) inc_with_select_version3 --> inc_inv_ci
##>                                  END              125058528 (-20.00)     8791.80 (  +16.30)             0 (       0)           0  
##>                                  END              125058528 (-20.00)     8791.80 (  +16.30)             0 (       0)           0  
##> speculate_in_gdef              START              125058528 ( +0.00)     8791.80 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START              125058528 ( +0.00)     8791.80 (   +0.00)             0 (       0)              
##>                                  END              125058528 ( +0.00)     8791.80 (   +0.00)             0 (       0)           0  
##>                                  END              125058528 ( +0.00)     8791.80 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              125058528 ( +0.00)     8791.80 (   +0.00)             0 (       0)              
##>                                  END              117242370 ( -6.25)     8791.80 (   +0.00)             0 (       0)           0  
##>                                  END              117242370 (-25.00)     8791.80 (  +16.30)             0 (       0)           0  
##>canonicalize_by_names           START              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)              
##>                                  END              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)              
##>                                  END              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)              
##>                                  END              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)              
##>                                  END              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)              
##>                                  END              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)              
##>                                  END              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)              
##>                                  END              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)           0  
##>                                  END              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)              
##>                                  END              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)              
##>                                  END              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)              
##>                                  END              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)              
##>                                  END              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)           0  
##>                                  END              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)              
##>                                  END              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)           0  
##>                                  END              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)              
##>                                  END              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)           0  
##>                                  END              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              117242370 ( +0.00)     8791.80 (   +0.00)             0 (       0)              
##>                                  END              109426212 ( -6.67)     8791.80 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              109426212 ( +0.00)     8791.80 (   +0.00)             0 (       0)              
##>                                  END              109426212 ( +0.00)     8791.80 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              109426212 ( +0.00)     8791.80 (   +0.00)             0 (       0)              
##>                                  END              109426212 ( +0.00)     8791.80 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START              109426212 ( +0.00)     8791.80 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START              109426212 ( +0.00)     8791.80 (   +0.00)             0 (       0)              
##>                                  END              109426212 ( +0.00)     8791.80 (   +0.00)             0 (       0)           0  
##>                                  END              109426212 ( +0.00)     8791.80 (   +0.00)             0 (       0)           0  
##>create_score                    START              109426212 ( +0.00)     8791.80 (   +0.00)             0 (       0)              
##>                                  END              109426212 ( +0.00)     8791.80 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_3_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_3_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Prepare netlist for verification ...
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'proj_top'.
      Removing temporary intermediate hierarchies under proj_top
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: proj_top, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: proj_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         0.00 | 
----------------------------------------------------------
              Optimizing muxes in design 'proj_counter'.
              Optimizing muxes in design 'proj_kmer_buffer'.
              Optimizing muxes in design 'proj_extender'.
              Optimizing muxes in design 'proj_fm'.
              Post blast muxes in design 'proj_counter'.
              Post blast muxes in design 'proj_kmer_buffer'.
              Post blast muxes in design 'proj_fm'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: proj_top, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.010s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |        10.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                                                               Message Text                                                                                                |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-372    |Info    |    6 |Bitwidth mismatch in assignment.                                                                                                                                                                           |
|             |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool.   |
|             |        |      | For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit   |
|             |        |      | assignment.                                                                                                                                                                                               |
| CDFG-464    |Warning |    1 |Connected signal is wider than module port.                                                                                                                                                                |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                                                                                         |
| CDFG-465    |Warning |    1 |Module port is wider than connected signal.                                                                                                                                                                |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                                                                                         |
| CDFG-472    |Warning |    2 |Unreachable statements for case item.                                                                                                                                                                      |
| CDFG-479    |Info    |   33 |Constant relational expression.                                                                                                                                                                            |
|             |        |      |A relational expression can evaluate to a constant when a variable is compared to a value which is outside the bounds of the variable.                                                                     |
| CDFG-500    |Info    |    3 |Unused module input port.                                                                                                                                                                                  |
|             |        |      |(In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.                                                         |
| CDFG-508    |Warning |  257 |Removing unused register.                                                                                                                                                                                  |
|             |        |      |Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.    |
| CDFG-738    |Info    |    3 |Common subexpression eliminated.                                                                                                                                                                           |
| CDFG-739    |Info    |    3 |Common subexpression kept.                                                                                                                                                                                 |
| CDFG-893    |Info    |    3 |Optimized the MUX created for array read / write or variable shifter.                                                                                                                                      |
| CDFG2G-615  |Warning |    2 |Generated logic differs from the expected logic.                                                                                                                                                           |
|             |        |      |The logic generated for an always_comb, always_latch or always_ff process may not match the behavior specified in the input HDL.                                                                           |
| CDFG2G-616  |Info    |    2 |Latch inferred. Check and revisit your RTL if this is not the intended behavior.                                                                                                                           |
|             |        |      |Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI)                                                                                                  |
|             |        |      | to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI) or 'set_db hdl_latch_keep_feedback true'(CUI)                                           |
|             |        |      | to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.                                                                                                     |
| CWD-21      |Info    |    3 |Skipping an invalid binding for a subprogram call.                                                                                                                                                         |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                                                                                                 |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                                            |
| DPOPT-3     |Info    |    3 |Implementing datapath configurations.                                                                                                                                                                      |
| DPOPT-4     |Info    |    3 |Done implementing datapath configurations.                                                                                                                                                                 |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                                              |
| DPOPT-10    |Info    |    2 |Optimized a mux chain.                                                                                                                                                                                     |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                                                                                                        |
| ELAB-2      |Info    |    6 |Elaborating Subdesign.                                                                                                                                                                                     |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                                                                                                   |
| ELABUTL-123 |Warning |    1 |Undriven module output port.                                                                                                                                                                               |
| ELABUTL-125 |Warning |    5 |Undriven signal detected.                                                                                                                                                                                  |
|             |        |      |The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic command.                                                                                |
| ELABUTL-127 |Warning |    1 |Undriven module input port.                                                                                                                                                                                |
|             |        |      |Run check_design to check 'Undriven Port(s)/Pin(s)                                                                                                                                                         |
|             |        |      | ' section for all undriven module input ports. It is better to double confirm with designer if these undriven ports are expected. During syn_gen the undriven ports are controlled by attribute           |
|             |        |      | 'hdl_unconnected_value', the default value is 0.                                                                                                                                                          |
| ELABUTL-128 |Info    |    1 |Undriven module output port.                                                                                                                                                                               |
|             |        |      |The 'hdl_unconnected_value' attribute controls treatment of undriven output port.                                                                                                                          |
| ELABUTL-130 |Info    |    4 |Undriven signal detected.                                                                                                                                                                                  |
|             |        |      |The 'hdl_unconnected_value' attribute controls treatment of undriven signal.                                                                                                                               |
| ELABUTL-131 |Info    |    1 |Undriven module input port.                                                                                                                                                                                |
|             |        |      |The 'hdl_unconnected_value' attribute controls treatment of undriven input port.                                                                                                                           |
| GB-6        |Info    |    1 |A datapath component has been ungrouped.                                                                                                                                                                   |
| GLO-32      |Info    |    2 |Deleting sequential instances not driving any primary outputs.                                                                                                                                             |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the    |
|             |        |      | 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.                                                          |
| GLO-34      |Info    |    2 |Deleting instances not driving any primary outputs.                                                                                                                                                        |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted            |
|             |        |      | hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this          |
|             |        |      | optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                                                                             |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                                                 |
| LBR-412     |Info    |    3 |Created nominal operating condition.                                                                                                                                                                       |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)                            |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                                             |
| MESG-6      |Warning |    1 |Message truncated because it exceeds the maximum length of 4096 characters.                                                                                                                                |
|             |        |      |By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. However, this may  |
|             |        |      | dramatically increase the size of the log file.                                                                                                                                                           |
| PHYS-93     |Warning |    1 |The design is not fully mapped.                                                                                                                                                                            |
|             |        |      |The original design intent derived from the RTL may no longer be available upon restoration.                                                                                                               |
| PHYS-106    |Warning |    2 |Site already defined before, duplicated site will be ignored.                                                                                                                                              |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                                               |
| RTLOPT-40   |Info    |    7 |Transformed datapath macro.                                                                                                                                                                                |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                                                                                              |
| TIM-1000    |Info    |    1 |Multimode clock gating check is disabled.                                                                                                                                                                  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_top'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_27_67' of datapath component 'increment_unsigned_4_7'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_51_49' of datapath component 'increment_unsigned_4_55'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_ADD_UNS_OP' of datapath component 'increment_unsigned_102_106'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance. 
Following instance is deleted as they do not drive any primary output:
'u_extender'.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             2		 11%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         16		 89%
Total flip-flops                        18		100%
Total CG Modules                        0
    Automatically cost grouped 0 clock gate paths.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_top...
          Done structuring (delay-based) proj_top
Multi-threaded Virtual Mapping    (2 threads, 2 of 2 CPUs usable)
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_counter...
          Done structuring (delay-based) logic partition in proj_counter
        Mapping logic partition in proj_counter...
          Structuring (delay-based) logic partition in proj_fm...
          Done structuring (delay-based) logic partition in proj_fm
        Mapping logic partition in proj_fm...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_counter...
          Done structuring (delay-based) logic partition in proj_counter
        Mapping logic partition in proj_counter...
          Structuring (delay-based) logic partition in proj_fm...
          Done structuring (delay-based) logic partition in proj_fm
        Mapping logic partition in proj_fm...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id   |Sev  |Count |                                                                                                   Message Text                                                                                                    |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GB-6   |Info |    3 |A datapath component has been ungrouped.                                                                                                                                                                           |
| GLO-34 |Info |    1 |Deleting instances not driving any primary outputs.                                                                                                                                                                |
|        |     |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical       |
|        |     |      | instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the         |
|        |     |      | 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                                                                                                           |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:   238 ps
Target path end-point (Port: proj_top/out_wait)

          Pin                      Type          Fanout Load Arrival   
                                                        (fF)   (ps)    
-----------------------------------------------------------------------
(clock clk)              <<<  launch                               0 R 
u_counter
  cb_seqi
    out_index_reg[0]/clk                                               
    out_index_reg[0]/q   (u)  unmapped_d_flop         5 18.5           
  cb_seqi/F_mux_out_index_46_32_g7_data1 
  cb_oseqi/cb_seqi_F_mux_out_index_46_32_g7_data1 
    g238/in_1                                                          
    g238/z               (u)  unmapped_nand2          5 19.0           
    g241/in_0                                                          
    g241/z               (u)  unmapped_complex4       4 15.2           
    g227/in_0                                                          
    g227/z               (u)  unmapped_not            3 18.5           
  cb_oseqi/finished_count 
u_counter/finished_count 
u_fm/chg_idx 
  cb_oseqi/chg_idx 
    g134/in_1                                                          
    g134/z               (u)  unmapped_or2            8 29.6           
    g135/in_0                                                          
    g135/z               (u)  unmapped_not            1  4.9           
  cb_oseqi/out_wait 
u_fm/out_wait 
out_wait                 <<<  interconnect                             
                              out port                                 
(proj.sdc_line_17_17_1)       ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                          10000 R 
                              uncertainty                              
-----------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : u_counter/cb_seqi/out_index_reg[0]/clk
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6405ps.
 
Cost Group 'reg2reg' target slack:   236 ps
Target path end-point (Pin: u_counter/out_index_reg[6]/d)

           Pin                        Type          Fanout Load Arrival   
                                                           (fF)   (ps)    
--------------------------------------------------------------------------
(clock clk)                 <<<  launch                               0 R 
u_kmer_buffer
  cb_seqi
    buffer_count_reg[1]/clk                                               
    buffer_count_reg[1]/q   (u)  unmapped_d_flop         3 11.1           
  cb_seqi/g7_in_1 
  cb_oseqi/cb_seqi_g7_in_1 
    g54/in_1                                                              
    g54/z                   (u)  unmapped_nand2          4 15.2           
    g55/in_0                                                              
    g55/z                   (u)  unmapped_not            2  7.4           
  cb_oseqi/full 
u_kmer_buffer/full 
u_counter/start 
  cb_oseqi/start 
    g233/in_0                                                             
    g233/z                  (u)  unmapped_complex2       4 15.2           
    g228/in_0                                                             
    g228/z                  (u)  unmapped_complex2       8 51.8           
    g215/in_0                                                             
    g215/z                  (u)  unmapped_nand2          7 26.6           
    g185/in_0                                                             
    g185/z                  (u)  unmapped_nand2          1  3.7           
    g187/in_0                                                             
    g187/z                  (u)  unmapped_nand2          1  3.8           
  cb_oseqi/cb_seqi_F_mux_out_index_46_32_g1_z 
  cb_seqi/F_mux_out_index_46_32_g1_z 
    g164/data1                                                            
    g164/z                  (u)  unmapped_bmux3          1  3.8           
    g165/data0                                                            
    g165/z                  (u)  unmapped_bmux3          1  3.8           
    out_index_reg[6]/d      <<<  unmapped_d_flop                          
    out_index_reg[6]/clk         setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                          10000 R 
                                 uncertainty                              
--------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : u_kmer_buffer/cb_seqi/buffer_count_reg[1]/clk
End-point    : u_counter/cb_seqi/out_index_reg[6]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7928ps.
 
Cost Group 'in2reg' target slack:   296 ps
Target path end-point (Pin: u_counter/count_enabled_reg/d)

          Pin                           Type          Fanout Load Arrival   
                                                             (fF)   (ps)    
----------------------------------------------------------------------------
(clock clk)                 <<<    launch                               0 R 
(proj.sdc_line_15)                 ext delay                                
rst_n                     (i) (u)  in port                 4  0.0           
u_counter/rst_n (i)
  cb_oseqi/rst_n (i)
    g213/in_1                                                               
    g213/z                  (u)    unmapped_nand2          9 60.8           
    g212/in_1                                                               
    g212/z                  (u)    unmapped_complex2       1  3.8           
  cb_oseqi/cb_seqi_g161_z 
  cb_seqi/g161_z 
    g168/sel0                                                               
    g168/z                  (u)    unmapped_bmux3          1  3.8           
    count_enabled_reg/d     <<<    unmapped_d_flop                          
    count_enabled_reg/clk          setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                        capture                          10000 R 
                                   uncertainty                              
----------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : rst_n
End-point    : u_counter/cb_seqi/count_enabled_reg/d

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

The global mapper estimates a slack for this path of 7625ps.
 

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    18        100.0
Excluded from State Retention      18        100.0
    - Will not convert             18        100.0
      - Preserved                   0          0.0
      - Power intent excluded      18        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 7, CPU_Time 4.991371999999998
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:55(00:00:55) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:10:23 (Aug11) |  865.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:02) |  00:00:04(00:00:07) | 100.0(100.0) |   16:10:30 (Aug11) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:55(00:00:55) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:10:23 (Aug11) |  865.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:02) |  00:00:04(00:00:07) | 100.0(100.0) |   16:10:30 (Aug11) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:10:30 (Aug11) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -       178      1064       865
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       133       705      1105
##>G:Misc                               7
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        8
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'proj_top' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
******************************************************
******************************************************
**   ENICSINFO: Starting stage technology_mapping   **
******************************************************
******************************************************
ENICSINFO: Current time is: 11/08/2024 16:10
ENICSINFO: ----------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Mapping. [SYNTH-4]
        : Mapping 'proj_top' using 'low' effort.
Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:55(00:00:55) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:10:23 (Aug11) |  865.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:02) |  00:00:04(00:00:07) |  41.6( 50.0) |   16:10:30 (Aug11) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:10:30 (Aug11) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:09) |  00:00:07(00:00:07) |  58.4( 50.0) |   16:10:37 (Aug11) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:55(00:00:55) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:10:23 (Aug11) |  865.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:02) |  00:00:04(00:00:07) |  41.6( 50.0) |   16:10:30 (Aug11) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:10:30 (Aug11) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:09) |  00:00:07(00:00:07) |  58.4( 50.0) |   16:10:37 (Aug11) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:10:37 (Aug11) |   1.10 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_top'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_top...
          Done structuring (delay-based) proj_top
Multi-threaded Virtual Mapping    (2 threads, 2 of 2 CPUs usable)
          Structuring (delay-based) logic partition in proj_counter...
          Done structuring (delay-based) logic partition in proj_counter
        Mapping logic partition in proj_counter...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_fm...
          Done structuring (delay-based) logic partition in proj_fm
        Mapping logic partition in proj_fm...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_counter...
          Done structuring (delay-based) logic partition in proj_counter
        Mapping logic partition in proj_counter...
          Structuring (delay-based) logic partition in proj_fm...
          Done structuring (delay-based) logic partition in proj_fm
        Mapping logic partition in proj_fm...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------
|    Id    |Sev  |Count |                Message Text                 |
-----------------------------------------------------------------------
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped. |
| SYNTH-2  |Info |    1 |Done synthesizing.                           |
| SYNTH-4  |Info |    1 |Mapping.                                     |
-----------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:   238 ps
Target path end-point (Port: proj_top/out_wait)

          Pin                      Type          Fanout Load Arrival   
                                                        (fF)   (ps)    
-----------------------------------------------------------------------
(clock clk)              <<<  launch                               0 R 
u_counter
  cb_seqi
    out_index_reg[0]/clk                                               
    out_index_reg[0]/q   (u)  unmapped_d_flop         5 18.5           
  cb_seqi/g238_in_1 
  cb_oseqi/cb_seqi_g238_in_1 
    g238/in_1                                                          
    g238/z               (u)  unmapped_nand2          4 15.2           
    g247/in_0                                                          
    g247/z               (u)  unmapped_complex6       4 15.2           
  cb_oseqi/cb_seqi_g241_z 
  g246/in_0                                                            
  g246/z                 (u)  unmapped_not            3 18.5           
u_counter/finished_count 
u_fm/chg_idx 
  cb_oseqi/chg_idx 
    g134/in_1                                                          
    g134/z               (u)  unmapped_or2            8 29.6           
  cb_oseqi/cb_seqi_g134_z 
  g150/in_0                                                            
  g150/z                 (u)  unmapped_not            1  4.9           
u_fm/out_wait 
out_wait                 <<<  interconnect                             
                              out port                                 
(proj.sdc_line_17_17_1)       ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                          10000 R 
                              uncertainty                              
-----------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : u_counter/cb_seqi/out_index_reg[0]/clk
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6330ps.
 
Cost Group 'reg2reg' target slack:   236 ps
Target path end-point (Pin: u_counter/out_index_reg[6]/d)

          Pin                      Type          Fanout Load Arrival   
                                                        (fF)   (ps)    
-----------------------------------------------------------------------
(clock clk)              <<<  launch                               0 R 
u_counter
  cb_seqi
    out_index_reg[0]/clk                                               
    out_index_reg[0]/q   (u)  unmapped_d_flop         5 19.0           
  cb_seqi/g238_in_1 
  cb_oseqi/cb_seqi_g238_in_1 
    g238/in_1                                                          
    g238/z               (u)  unmapped_nand2          4 14.8           
  cb_oseqi/cb_seqi_g238_z 
  cb_seqi/g238_z 
    g247/in_1                                                          
    g247/z               (u)  unmapped_complex2       3 11.1           
    g329/in_0                                                          
    g329/z               (u)  unmapped_complex2       3 11.1           
    g250/in_1                                                          
    g250/z               (u)  unmapped_complex2       3 11.1           
    g328/in_0                                                          
    g328/z               (u)  unmapped_complex2       2  7.4           
    g308/in_1                                                          
    g308/z               (u)  unmapped_or2            1  3.7           
    g309/in_1                                                          
    g309/z               (u)  unmapped_nand2          1  3.8           
    g300/in_0                                                          
    g300/z               (u)  unmapped_complex2       1  3.7           
    g301/in_1                                                          
    g301/z               (u)  unmapped_nand2          1  3.8           
    g330/data1                                                         
    g330/z               (u)  unmapped_bmux3          1  3.8           
    g331/data0                                                         
    g331/z               (u)  unmapped_bmux3          1  3.8           
    out_index_reg[6]/d   <<<  unmapped_d_flop                          
    out_index_reg[6]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                          10000 R 
                              uncertainty                              
-----------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : u_counter/cb_seqi/out_index_reg[0]/clk
End-point    : u_counter/cb_seqi/out_index_reg[6]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7910ps.
 
Cost Group 'in2reg' target slack:   296 ps
Target path end-point (Pin: u_counter/count_enabled_reg/d)

          Pin                           Type          Fanout Load Arrival   
                                                             (fF)   (ps)    
----------------------------------------------------------------------------
(clock clk)                 <<<    launch                               0 R 
(proj.sdc_line_15)                 ext delay                                
rst_n                     (i) (u)  in port                 4  0.0           
u_counter/rst_n (i)
  cb_seqi/rst_n (i)
    g213/in_1                                                               
    g213/z                  (u)    unmapped_nand2          9 60.8           
    g212/in_0                                                               
    g212/z                  (u)    unmapped_complex2       1  3.8           
    g334/sel0                                                               
    g334/z                  (u)    unmapped_bmux3          1  3.8           
    count_enabled_reg/d     <<<    unmapped_d_flop                          
    count_enabled_reg/clk          setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                        capture                          10000 R 
                                   uncertainty                              
----------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : rst_n
End-point    : u_counter/cb_seqi/count_enabled_reg/d

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

The global mapper estimates a slack for this path of 7629ps.
 
Multi-threaded Technology Mapping (2 threads, 2 of 2 CPUs usable)
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_fm...
          Done restructuring (delay-based) logic partition in proj_fm
        Optimizing logic partition in proj_fm...
          Restructuring (delay-based) logic partition in proj_counter...
          Done restructuring (delay-based) logic partition in proj_counter
        Optimizing logic partition in proj_counter...
          Restructuring (delay-based) logic partition in proj_fm...
          Done restructuring (delay-based) logic partition in proj_fm
        Optimizing logic partition in proj_fm...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_counter...
          Done restructuring (delay-based) logic partition in proj_counter
        Optimizing logic partition in proj_counter...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
         Pin                      Type         Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(clock clk)                  launch                                         0 R 
u_counter
  cb_seqi
    out_index_reg[1]/CK                                       0    +0       0 R 
    out_index_reg[1]/Q       DFFRPQ_X1M_A9TL        4 10.8  168  +357     357 R 
  cb_seqi/g238_in_0 
  cb_oseqi/cb_seqi_g238_in_0 
    g253/A                                                         +0     357   
    g253/Y                   NAND2_X1A_A9TL         2  9.3  192  +164     520 F 
  cb_oseqi/cb_seqi_g238_z 
  cb_seqi/g238_z 
    g459/A                                                         +0     520   
    g459/Y                   INV_X3B_A9TL           1  4.9   68   +73     594 R 
    g447/B                                                         +0     594   
    g447/CO                  ADDH_X1M_A9TL          1  4.9   96  +149     743 R 
    g442/B                                                         +0     743   
    g442/CO                  ADDH_X1M_A9TL          1  4.9   96  +157     900 R 
    g431/B                                                         +0     900   
    g431/CO                  ADDH_X1M_A9TL          2  6.0  110  +165    1065 R 
    g429/B                                                         +0    1065   
    g429/Y                   AND2_X1M_A9TL          3 10.0  166  +194    1259 R 
    g425/B                                                         +0    1259   
    g425/Y                   NAND2_X1M_A9TL         1  3.5  104   +99    1358 F 
    g421/B0                                                        +0    1358   
    g421/Y                   OAI211_X1M_A9TL        1  3.7  198  +127    1485 R 
    g419/B0N                                                       +0    1485   
    g419/Y                   AO21B_X1M_A9TL         1  3.4  111  +110    1595 F 
    g415/A                                                         +0    1595   
    g415/Y                   MXIT2_X0P5M_A9TL       1  3.5  259  +162    1756 R 
    g413/B                                                         +0    1756   
    g413/Y                   NOR2_X1M_A9TL          1  3.4  116  +138    1894 F 
    out_index_reg[6]/D  <<<  DFFRPQ_X1M_A9TL                       +0    1894   
    out_index_reg[6]/CK      setup                            0  +120    2014 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                                    10000 R 
                             uncertainty                          -50    9950 R 
--------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :    7936ps 
Start-point  : u_counter/cb_seqi/out_index_reg[1]/CK
End-point    : u_counter/cb_seqi/out_index_reg[6]/D

          Pin                      Type         Fanout Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock clk)                   launch                                         0 R 
(proj.sdc_line_15)            ext delay                          +2000    2000 R 
rst_n                    (i)  in port                4  0.0    0    +0    2000 R 
u_counter/rst_n (i)
  cb_seqi/rst_n (i)
    g458/A                                                          +0    2000   
    g458/Y                    NAND2_X2M_A9TL         9 23.9  200  +112    2112 F 
    g453/A                                                          +0    2112   
    g453/Y                    NOR2_X1B_A9TL          1  4.1  168  +157    2268 R 
    count_enabled_reg/SE <<<  SDFFRPQ_X1M_A9TL                      +0    2268   
    count_enabled_reg/CK      setup                            0  +285    2553 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                                    10000 R 
                              uncertainty                          -50    9950 R 
---------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :    7397ps 
Start-point  : rst_n
End-point    : u_counter/cb_seqi/count_enabled_reg/SE

(i) : Net is ideal.

         Pin                     Type         Fanout Load Slew Delay Arrival   
                                                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------
(clock clk)                  launch                                        0 R 
u_counter
  cb_seqi
    out_index_reg[1]/CK                                      0    +0       0 R 
    out_index_reg[1]/Q       DFFRPQ_X1M_A9TL       4 10.8  168  +357     357 R 
  cb_seqi/g238_in_0 
  cb_oseqi/cb_seqi_g238_in_0 
    g253/A                                                        +0     357   
    g253/Y                   NAND2_X1A_A9TL        2  9.3  192  +164     520 F 
    g252/A                                                        +0     520   
    g252/Y                   INV_X2M_A9TL          1  3.5   69   +76     597 R 
    g251/D                                                        +0     597   
    g251/Y                   AND4_X0P5M_A9TL       1  4.2  138  +204     801 R 
    g250/A                                                        +0     801   
    g250/Y                   NAND3_X2A_A9TL        4 14.3  187  +146     948 F 
  cb_oseqi/cb_seqi_g241_z 
  g247/A                                                          +0     948   
  g247/Y                     INV_X2M_A9TL          3  8.4   98  +110    1057 R 
u_counter/finished_count 
u_fm/chg_idx 
  cb_oseqi/chg_idx 
    g154/A                                                        +0    1057   
    g154/Y                   OR2_X1P4M_A9TL        8 24.4  240  +220    1277 R 
  cb_oseqi/cb_seqi_g134_z 
  g151/A                                                          +0    1277   
  g151/Y                     INV_X4M_A9TL          1  4.9   60   +54    1331 F 
u_fm/out_wait 
out_wait                <<<  interconnect                   60    +0    1331 F 
                             out port                             +0    1331 F 
(proj.sdc_line_17_17_1)      ext delay                         +2000    3331 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                                   10000 R 
                             uncertainty                         -50    9950 R 
-------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :    6619ps 
Start-point  : u_counter/cb_seqi/out_index_reg[1]/CK
End-point    : out_wait

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                  508        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       reg2out               238     6619             10000 
        in2reg               296     7397             10000 
       reg2reg               236     7936             10000 

 
Global incremental target info
==============================
Cost Group 'reg2out' target slack:   159 ps
Target path end-point (Port: proj_top/out_wait)

         Pin                     Type         Fanout Load Arrival   
                                                     (fF)   (ps)    
--------------------------------------------------------------------
(clock clk)             <<<  launch                             0 R 
u_counter
  cb_seqi
    out_index_reg[1]/CK                                             
    out_index_reg[1]/Q       DFFRPQ_X1M_A9TL       4 10.8           
  cb_seqi/g238_in_0 
  cb_oseqi/cb_seqi_g238_in_0 
    g253/A                                                          
    g253/Y                   NAND2_X1A_A9TL        2  9.3           
    g252/A                                                          
    g252/Y                   INV_X2M_A9TL          1  3.5           
    g251/D                                                          
    g251/Y                   AND4_X0P5M_A9TL       1  4.2           
    g250/A                                                          
    g250/Y                   NAND3_X2A_A9TL        4 14.3           
  cb_oseqi/cb_seqi_g241_z 
  g247/A                                                            
  g247/Y                     INV_X2M_A9TL          3  8.4           
u_counter/finished_count 
u_fm/chg_idx 
  cb_oseqi/chg_idx 
    g154/A                                                          
    g154/Y                   OR2_X1P4M_A9TL        8 24.4           
  cb_oseqi/cb_seqi_g134_z 
  g151/A                                                            
  g151/Y                     INV_X4M_A9TL          1  4.9           
u_fm/out_wait 
out_wait                <<<  interconnect                           
                             out port                               
(proj.sdc_line_17_17_1)      ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                        10000 R 
                             uncertainty                            
--------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : u_counter/cb_seqi/out_index_reg[1]/CK
End-point    : out_wait

The global mapper estimates a slack for this path of 5629ps.
 
Cost Group 'reg2reg' target slack:   157 ps
Target path end-point (Pin: u_counter/out_index_reg[6]/D (DFFRPQ_X1M_A9TL/D))

         Pin                      Type         Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)             <<<  launch                              0 R 
u_counter
  cb_seqi
    out_index_reg[1]/CK                                              
    out_index_reg[1]/Q       DFFRPQ_X1M_A9TL        4 10.8           
  cb_seqi/g238_in_0 
  cb_oseqi/cb_seqi_g238_in_0 
    g253/A                                                           
    g253/Y                   NAND2_X1A_A9TL         2  9.3           
  cb_oseqi/cb_seqi_g238_z 
  cb_seqi/g238_z 
    g459/A                                                           
    g459/Y                   INV_X3B_A9TL           1  4.9           
    g447/B                                                           
    g447/CO                  ADDH_X1M_A9TL          1  4.9           
    g442/B                                                           
    g442/CO                  ADDH_X1M_A9TL          1  4.9           
    g431/B                                                           
    g431/CO                  ADDH_X1M_A9TL          2  6.0           
    g429/B                                                           
    g429/Y                   AND2_X1M_A9TL          3 10.0           
    g425/B                                                           
    g425/Y                   NAND2_X1M_A9TL         1  3.5           
    g421/B0                                                          
    g421/Y                   OAI211_X1M_A9TL        1  3.7           
    g419/B0N                                                         
    g419/Y                   AO21B_X1M_A9TL         1  3.4           
    g415/A                                                           
    g415/Y                   MXIT2_X0P5M_A9TL       1  3.5           
    g413/B                                                           
    g413/Y                   NOR2_X1M_A9TL          1  3.4           
    out_index_reg[6]/D  <<<  DFFRPQ_X1M_A9TL                         
    out_index_reg[6]/CK      setup                                   
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                         10000 R 
                             uncertainty                             
---------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : u_counter/cb_seqi/out_index_reg[1]/CK
End-point    : u_counter/cb_seqi/out_index_reg[6]/D

The global mapper estimates a slack for this path of 6938ps.
 
Cost Group 'in2reg' target slack:   153 ps
Target path end-point (Pin: u_counter/count_enabled_reg/SE (SDFFRPQ_X1M_A9TL/SE))

          Pin                      Type         Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock clk)              <<<  launch                              0 R 
(proj.sdc_line_15)            ext delay                               
rst_n                    (i)  in port                4  0.0           
u_counter/rst_n (i)
  cb_seqi/rst_n (i)
    g458/A                                                            
    g458/Y                    NAND2_X2M_A9TL         9 23.9           
    g453/A                                                            
    g453/Y                    NOR2_X1B_A9TL          1  4.1           
    count_enabled_reg/SE <<<  SDFFRPQ_X1M_A9TL                        
    count_enabled_reg/CK      setup                                   
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                         10000 R 
                              uncertainty                             
----------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : rst_n
End-point    : u_counter/cb_seqi/count_enabled_reg/SE

(i) : Net is ideal.

The global mapper estimates a slack for this path of 7361ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
         Pin                      Type         Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(clock clk)                  launch                                         0 R 
u_counter
  cb_seqi
    out_index_reg[0]/CK                                       0    +0       0 R 
    out_index_reg[0]/Q       DFFRPQ_X1M_A9TL        4 12.8  193  +371     371 R 
  cb_seqi/g238_in_1 
  cb_oseqi/cb_seqi_g238_in_1 
    g253/B                                                         +0     371   
    g253/Y                   NAND2_X1A_A9TL         2  6.2  146  +142     513 F 
  cb_oseqi/cb_seqi_g238_z 
  cb_seqi/g238_z 
    g459/A                                                         +0     513   
    g459/Y                   INV_X1M_A9TL           1  4.9  101  +106     619 R 
    g447/B                                                         +0     619   
    g447/CO                  ADDH_X1M_A9TL          1  4.9   98  +158     777 R 
    g442/B                                                         +0     777   
    g442/CO                  ADDH_X1M_A9TL          1  4.9   98  +158     935 R 
    g431/B                                                         +0     935   
    g431/CO                  ADDH_X1M_A9TL          2  6.0  112  +166    1101 R 
    g429/B                                                         +0    1101   
    g429/Y                   AND2_X1M_A9TL          3  8.8  151  +185    1286 R 
    g425/B                                                         +0    1286   
    g425/Y                   NAND2_X1M_A9TL         1  3.5  104   +95    1381 F 
    g421/B0                                                        +0    1381   
    g421/Y                   OAI211_X1M_A9TL        1  3.7  198  +127    1507 R 
    g419/B0N                                                       +0    1507   
    g419/Y                   AO21B_X1M_A9TL         1  3.4  111  +110    1617 F 
    g415/A                                                         +0    1617   
    g415/Y                   MXIT2_X0P5M_A9TL       1  3.5  259  +162    1779 R 
    g413/B                                                         +0    1779   
    g413/Y                   NOR2_X1M_A9TL          1  3.4  134  +138    1917 F 
    out_index_reg[6]/D  <<<  DFFRPQ_X1M_A9TL                       +0    1917   
    out_index_reg[6]/CK      setup                            0  +127    2043 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                                    10000 R 
                             uncertainty                          -50    9950 R 
--------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :    7907ps 
Start-point  : u_counter/cb_seqi/out_index_reg[0]/CK
End-point    : u_counter/cb_seqi/out_index_reg[6]/D

          Pin                      Type         Fanout Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock clk)                   launch                                         0 R 
(proj.sdc_line_15)            ext delay                          +2000    2000 R 
rst_n                    (i)  in port                4  0.0    0    +0    2000 R 
u_counter/rst_n (i)
  cb_seqi/rst_n (i)
    g458/A                                                          +0    2000   
    g458/Y                    NAND2_X1P4M_A9TL       9 22.7  260  +149    2149 F 
    g453/A                                                          +0    2149   
    g453/Y                    NOR2_X1B_A9TL          1  4.1  178  +176    2325 R 
    count_enabled_reg/SE <<<  SDFFRPQ_X1M_A9TL                      +0    2325   
    count_enabled_reg/CK      setup                            0  +288    2613 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                                    10000 R 
                              uncertainty                          -50    9950 R 
---------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :    7337ps 
Start-point  : rst_n
End-point    : u_counter/cb_seqi/count_enabled_reg/SE

(i) : Net is ideal.

         Pin                     Type         Fanout Load Slew Delay Arrival   
                                                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------
(clock clk)                  launch                                        0 R 
u_counter
  cb_seqi
    out_index_reg[0]/CK                                      0    +0       0 R 
    out_index_reg[0]/Q       DFFRPQ_X1M_A9TL       4 12.8  193  +371     371 R 
  cb_seqi/g238_in_1 
  cb_oseqi/cb_seqi_g238_in_1 
    g253/B                                                        +0     371   
    g253/Y                   NAND2_X1A_A9TL        2  6.2  146  +142     513 F 
    g252/A                                                        +0     513   
    g252/Y                   INV_X1M_A9TL          1  3.5   84   +91     605 R 
    g251/D                                                        +0     605   
    g251/Y                   AND4_X0P5M_A9TL       1  4.2  139  +208     812 R 
    g250/A                                                        +0     812   
    g250/Y                   NAND3_X2A_A9TL        4 12.3  169  +133     946 F 
  cb_oseqi/cb_seqi_g241_z 
  g247/A                                                          +0     946   
  g247/Y                     INV_X1B_A9TL          3  8.2  143  +137    1083 R 
u_counter/finished_count 
u_fm/chg_idx 
  cb_oseqi/chg_idx 
    g154/A                                                        +0    1083   
    g154/Y                   OR2_X1M_A9TL          8 19.5  283  +258    1341 R 
  cb_oseqi/cb_seqi_g134_z 
  g151/A                                                          +0    1341   
  g151/Y                     INV_X1M_A9TL          1  4.9  113  +126    1467 F 
u_fm/out_wait 
out_wait                <<<  interconnect                  113    +0    1467 F 
                             out port                             +0    1467 F 
(proj.sdc_line_17_17_1)      ext delay                         +2000    3467 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                                   10000 R 
                             uncertainty                         -50    9950 R 
-------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :    6483ps 
Start-point  : u_counter/cb_seqi/out_index_reg[0]/CK
End-point    : out_wait

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------
|  Id  |Sev  |Count |                 Message Text                  |
---------------------------------------------------------------------
| PA-7 |Info |   12 |Resetting power analysis results.              |
|      |     |      |All computed switching activities are removed. |
---------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                 494        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       reg2out               159     6483             10000 
        in2reg               153     7337             10000 
       reg2reg               157     7907             10000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    18        100.0
Excluded from State Retention      18        100.0
    - Will not convert             18        100.0
      - Preserved                   0          0.0
      - Power intent excluded      18        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 3, CPU_Time 2.949454000000003
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:55(00:00:55) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:10:23 (Aug11) |  865.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:02) |  00:00:04(00:00:07) |  33.4( 41.2) |   16:10:30 (Aug11) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:10:30 (Aug11) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:09) |  00:00:07(00:00:07) |  46.9( 41.2) |   16:10:37 (Aug11) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:10:37 (Aug11) |   1.10 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:12) |  00:00:02(00:00:03) |  19.7( 17.6) |   16:10:40 (Aug11) |   1.10 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/proj_top/fv_map.fv.json' for netlist 'fv/proj_top/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/proj_top/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/proj_top/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 3, CPU_Time 2.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:55(00:00:55) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:10:23 (Aug11) |  865.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:02) |  00:00:04(00:00:07) |  29.5( 35.0) |   16:10:30 (Aug11) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:10:30 (Aug11) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:09) |  00:00:07(00:00:07) |  41.3( 35.0) |   16:10:37 (Aug11) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:10:37 (Aug11) |   1.10 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:12) |  00:00:02(00:00:03) |  17.4( 15.0) |   16:10:40 (Aug11) |   1.10 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:15) |  00:00:02(00:00:03) |  11.8( 15.0) |   16:10:43 (Aug11) |   1.10 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -9.999999974752427e-7
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:55(00:00:55) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:10:23 (Aug11) |  865.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:02) |  00:00:04(00:00:07) |  29.5( 35.0) |   16:10:30 (Aug11) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:10:30 (Aug11) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:09) |  00:00:07(00:00:07) |  41.3( 35.0) |   16:10:37 (Aug11) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:10:37 (Aug11) |   1.10 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:12) |  00:00:02(00:00:03) |  17.4( 15.0) |   16:10:40 (Aug11) |   1.10 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:15) |  00:00:02(00:00:03) |  11.8( 15.0) |   16:10:43 (Aug11) |   1.10 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:15) | -01:59:51(00:00:00) |  -0.0(  0.0) |   16:10:43 (Aug11) |   1.10 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:proj_top ... 

    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_top
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_top'.
        : The design should have 2 or more clock-gating instances for decloning.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:55(00:00:55) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:10:23 (Aug11) |  865.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:02) |  00:00:04(00:00:07) |  29.5( 35.0) |   16:10:30 (Aug11) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:10:30 (Aug11) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:09) |  00:00:07(00:00:07) |  41.3( 35.0) |   16:10:37 (Aug11) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:10:37 (Aug11) |   1.10 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:12) |  00:00:02(00:00:03) |  17.4( 15.0) |   16:10:40 (Aug11) |   1.10 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:15) |  00:00:02(00:00:03) |  11.8( 15.0) |   16:10:43 (Aug11) |   1.10 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:15) | -01:59:51(00:00:00) |  -0.0(  0.0) |   16:10:43 (Aug11) |   1.10 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:10:43 (Aug11) |   1.10 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                   460        0         0      2722        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                  460        0         0      2722        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                    460        0         0      2722        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 6, CPU_Time 5.999010999999996
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:55(00:00:55) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:10:23 (Aug11) |  865.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:02) |  00:00:04(00:00:07) |  21.8( 26.9) |   16:10:30 (Aug11) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:10:30 (Aug11) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:09) |  00:00:07(00:00:07) |  30.5( 26.9) |   16:10:37 (Aug11) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:10:37 (Aug11) |   1.10 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:12) |  00:00:02(00:00:03) |  12.9( 11.5) |   16:10:40 (Aug11) |   1.10 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:15) |  00:00:02(00:00:03) |   8.7( 11.5) |   16:10:43 (Aug11) |   1.10 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:15) | -01:59:51(00:00:00) |  -0.0(  0.0) |   16:10:43 (Aug11) |   1.10 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:10:43 (Aug11) |   1.10 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:21) |  00:00:05(00:00:06) |  26.2( 23.1) |   16:10:49 (Aug11) |   1.11 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:55(00:00:55) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:10:23 (Aug11) |  865.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:02) |  00:00:04(00:00:07) |  21.8( 26.9) |   16:10:30 (Aug11) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:10:30 (Aug11) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:09) |  00:00:07(00:00:07) |  30.5( 26.9) |   16:10:37 (Aug11) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:10:37 (Aug11) |   1.10 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:12) |  00:00:02(00:00:03) |  12.9( 11.5) |   16:10:40 (Aug11) |   1.10 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:15) |  00:00:02(00:00:03) |   8.7( 11.5) |   16:10:43 (Aug11) |   1.10 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:15) | -01:59:51(00:00:00) |  -0.0(  0.0) |   16:10:43 (Aug11) |   1.10 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:10:43 (Aug11) |   1.10 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:21) |  00:00:05(00:00:06) |  26.2( 23.1) |   16:10:49 (Aug11) |   1.11 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:10:49 (Aug11) |   1.11 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       133       705      1098
##>M:Pre Cleanup                        0         -         -       133       705      1098
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      3         -         -        99       343      1100
##>M:Const Prop                         0      6483         0        99       343      1100
##>M:Cleanup                            6      6573         0        98       324      1106
##>M:MBCI                               0         -         -        98       324      1106
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               3
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       12
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'proj_top'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
************************************************
************************************************
**   ENICSINFO: Starting stage post_syn_opt   **
************************************************
************************************************
ENICSINFO: Current time is: 11/08/2024 16:10
ENICSINFO: ----------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'proj_top' using 'low' effort.
    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_top
Forcing hierarchical CG on for clock_gating declone -hier
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_top'.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                   460        0         0      2722        0        0
-------------------------------------------------------------------------------
 const_prop                  460        0         0         0        0        0
 simp_cc_inputs              445        0         0         0        0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                  445        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                  Message Text                                   |
-------------------------------------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                                                    |
| CFM-5   |Info    |    1 |Wrote formal verification information.                                           |
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded. |
| PA-7    |Info    |    4 |Resetting power analysis results.                                                |
|         |        |      |All computed switching activities are removed.                                   |
| POPT-51 |Info    |    2 |Could not declone clock-gating instances.                                        |
|         |        |      |The design should have 2 or more clock-gating instances for decloning.           |
| SYNTH-5 |Info    |    1 |Done mapping.                                                                    |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                                                        |
-------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'proj_top'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(genus_top.tcl) 188: enics_report_timing $design(synthesis_reports) 
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
@file(genus_top.tcl) 189: set post_synth_reports [list \
    report_area \
    report_gates \
    report_hierarchy \
    report_clock_gating \
    report_design_rules \
    report_dp \
    report_qor \
]
@file(genus_top.tcl) 198: foreach rpt $post_synth_reports {
    enics_message "$rpt" medium
    $rpt
    $rpt > "$design(synthesis_reports)/post_opt/${rpt}.rpt"
}

ENICSINFO: report_area
----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  04:10:51 pm
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

    Instance         Module       Cell Count  Cell Area  Net Area   Total Area 
-------------------------------------------------------------------------------
proj_top                                  93    314.280   130.429      444.709 
  u_counter     proj_counter              53    171.720    73.660      245.380 
  u_fm          proj_fm                   31    110.160    43.261      153.421 
  u_kmer_buffer proj_kmer_buffer           9     32.400     9.180       41.580 

ENICSINFO: report_gates
-----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  04:10:51 pm
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                      
       Gate        Instances   Area                        Library                      
----------------------------------------------------------------------------------------
ADDH_X1M_A9TL              4   18.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X1M_A9TL              5    9.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND4_X0P5M_A9TL            2    5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X1M_A9TL             2    5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO22_X1M_A9TL              4   12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X1M_A9TL              1    1.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQN_X1M_A9TL           1    8.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQ_X1M_A9TL           15  129.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P5B_A9TH             7    7.560    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
INV_X0P5M_A9TL             3    3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1B_A9TL               2    2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1M_A9TL               7    7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X0P7M_A9TL            1    3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1A_A9TL             2    2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1B_A9TL             6    8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1M_A9TL             3    4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1P4M_A9TL           1    2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X2A_A9TL             1    3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X3A_A9TL             1    5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X1M_A9TL             1    2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X3M_A9TL             1    3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1B_A9TL              2    2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1M_A9TL              7   10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X3B_A9TL              1    3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X1M_A9TL            2    5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21B_X0P7M_A9TL          3    8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X1M_A9TL             2    4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X1M_A9TL           1    2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X1M_A9TL               1    2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
SDFFRPQ_X1M_A9TL           2   20.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X0P7M_A9TL           1    3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X0P7M_A9TL            1    3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
----------------------------------------------------------------------------------------
total                     93  314.280                                                   


                    Library                    Instances   Area  Instances % 
-----------------------------------------------------------------------------
sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c         7   7.560         7.5 
sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c        86 306.720        92.5 

                                        
     Type      Instances   Area  Area % 
----------------------------------------
sequential            18 158.760   50.5 
inverter              19  20.520    6.5 
buffer                 1   1.440    0.5 
logic                 55 133.560   42.5 
physical_cells         0   0.000    0.0 
----------------------------------------
total                 93 314.280  100.0 


ENICSINFO: report_hierarchy
---------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  04:10:51 pm
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

 
  Hierarchy Report Format : 
 
    level instance ( module ) <status>
 
    status :    preserve_<value> -- indicating preserve hierachy or inherited_preserve value
           :    blackbox --  indicating  unresolved instance
 
==================================================================

 0 proj_top
  1 u_counter ( proj_counter ) 
  1 u_fm ( proj_fm ) 
  1 u_kmer_buffer ( proj_kmer_buffer ) 

ENICSINFO: report_clock_gating
------------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  04:10:51 pm
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
--------------------------------------------------------------------------
            Category            Number     %    Average Toggle Saving %   
--------------------------------------------------------------------------
 Total Clock Gating Instances        0  100.00                         -  
--------------------------------------------------------------------------
 RC Clock Gating Instances           0    0.00                      0.00  
 Non-RC Clock Gating Instances       0    0.00                      0.00  
--------------------------------------------------------------------------
 RC Gated Flip-flops                 0    0.00                      0.00  
 Non-RC Gated Flip-flops             0    0.00                      0.00  
--------------------------------------------------------------------------
 Total Gated Flip-flops              0    0.00                         -  
 Total Ungated Flip-flops           18  100.00                         -  
 Enable signal is constant           2   11.11                         -  
 Register bank width too small      16   88.89                         -  
--------------------------------------------------------------------------
 Total Flip-flops                   18  100.00                         -  
--------------------------------------------------------------------------


Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     18         18       0 (0.00%)    18 (100.00%) 
--------------------------------------------------------





ENICSINFO: report_design_rules
------------------------------
        Initializing DRC engine.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  04:10:51 pm
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Max_transition design rule: no violations.


Max_capacitance design rule: no violations.


Max_fanout design rule: no violations.




ENICSINFO: report_dp
--------------------
Beginning report datapath command
Command: report datapath 
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  04:10:52 pm
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


      Type       CellArea Percentage 
-------------------------------------
datapath modules     0.00       0.00 
external muxes       0.00       0.00 
others             314.28     100.00 
-------------------------------------
total              314.28     100.00 

Beginning report datapath command

ENICSINFO: report_qor
---------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  04:10:52 pm
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Timing
--------

Clock  Period 
--------------
clk   10000.0 


  Cost    Critical         Violating 
 Group   Path Slack  TNS     Paths   
-------------------------------------
clk        No paths   0.0            
default    No paths   0.0            
in2out     No paths   0.0            
in2reg       7338.2   0.0          0 
reg2out      6556.5   0.0          0 
reg2reg      7872.5   0.0          0 
-------------------------------------
Total                 0.0          0 

Instance Count
--------------
Leaf Instance Count             93 
Physical Instance count          0 
Sequential Instance Count       18 
Combinational Instance Count    75 
Hierarchical Instance Count      3 

Area
----
Cell Area                          314.280
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    314.280
Net Area                           130.429
Total Area (Cell+Physical+Net)     444.709

Max Fanout                         18 (clk)
Min Fanout                         0 (counter_index[0])
Average Fanout                     1.6
Terms to net ratio                 2.3015
Terms to instance ratio            3.3656
Runtime                            80.918645 seconds
Elapsed Runtime                    93 seconds
Genus peak memory usage            6886.38 
Innovus peak memory usage          no_value 
Hostname                           ip-10-0-112-224.eu-central-1.compute.internal
@file(genus_top.tcl) 203: report_timing > $design(export_dir)/post_synth/$design(TOPLEVEL)_worst_timing.rpt
@file(genus_top.tcl) 209: enics_start_stage "export_design"
*************************************************
*************************************************
**   ENICSINFO: Starting stage export_design   **
*************************************************
*************************************************
ENICSINFO: Current time is: 11/08/2024 16:10
ENICSINFO: ----------------------------------
@file(genus_top.tcl) 210: write_db $design(TOPLEVEL) -to_file "$design(export_dir)/post_synth/$design(TOPLEVEL).db" 
Finished exporting design database to file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_synth/proj_top.db' for 'proj_top' (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(genus_top.tcl) 211: write_design -base_name "$design(export_dir)/post_synth/$design(TOPLEVEL)" -innovus
Warning : This command will be obsolete in a next major release. [TUI-37]
        : Option '-innovus' is being obsoleted. Use 'write_db -common' for saving design databases to operate with other Cadence tools. Use 'write_design' in future releases for saving files for operations with non-Cadence tools.

(write_design): Writing Innovus content. Constraint interface is: 'mmmc2'
(write_design): Writing Genus content. Constraint interface is 'smsc'
Exporting design data for 'proj_top' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_synth/proj_top...
%# Begin write_design (08/11 16:10:52, mem=5213.09M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
No loop breaker instances found (cdn_loop_breaker).
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_synth/proj_top.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:01).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_synth/proj_top.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_synth/proj_top.default_emulate_constraint_mode.sdc has been written
Info    : Innovus executable found. [INVS-8] [launch_innovus]
        : Using the Innovus executable specified by the user path (/apps/cadence/INNOVUS/21.15/tools/bin/innovus)
        : The specified Innovus executable will be used for the Innovus batch jobs.

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_synth/proj_top.invs_setup.tcl in an Innovus session.
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_synth/proj_top.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_top' (command execution time mm:ss cpu = 00:05, real = 00:09).
.
%# End write_design (08/11 16:11:01, total cpu=08:00:05, real=08:00:09, peak res=1135.80M, current mem=5226.09M)
@file(genus_top.tcl) 212: write_hdl > $design(postsyn_netlist)
@file(genus_top.tcl) 213: write_sdf > "$design(export_dir)/post_synth/$design(TOPLEVEL).sdf"
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
#@ End verbose source ../scripts/genus_top.tcl

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 527s, ST: 99s, FG: 99s, CPU: 5.4%}, MEM {curr: 5.1G, peak: 6.7G, phys curr: 1.1G, phys peak: 1.1G}, SYS {load: 0.7, cpu: 2, total: 7.5G, free: 3.2G}
Abnormal exit.

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 528s, ST: -0s, FG: -0s, CPU: 5.4%}, MEM {curr: 5.1G, peak: 6.7G, phys curr: 1.1G, phys peak: 1.1G}, SYS {load: 0.7, cpu: 2, total: 7.5G, free: 3.2G}
