-- -------------------------------------------------------------
-- 
-- File Name: hdlsrc\Simple_2_DPRAM_test\Addr_Splitter_input.vhd
-- Created: 2019-10-21 10:42:05
-- 
-- Generated by MATLAB 9.7 and HDL Coder 3.15
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: Addr_Splitter_input
-- Source Path: Simple_2_DPRAM_test/SG_DataPlane/Avalon Data Processing/Left Channel Processing/DPRAM_Blocks/Addr_Splitter_input
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY Addr_Splitter_input IS
  PORT( Input_Read_Addr                   :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
        Addr                              :   OUT   std_logic_vector(3 DOWNTO 0);  -- ufix4
        Sel                               :   OUT   std_logic_vector(1 DOWNTO 0)  -- ufix2
        );
END Addr_Splitter_input;


ARCHITECTURE rtl OF Addr_Splitter_input IS

  -- Signals
  SIGNAL Input_Read_Addr_signed           : signed(31 DOWNTO 0);  -- int32
  SIGNAL Data_Type_Conversion_out1        : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Bit_Slice_out1                   : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL top3Bits                         : unsigned(1 DOWNTO 0);  -- ufix2

BEGIN
  -- Select Line is Sel_Bits, used to choose which Block to write to
  -- 
  -- Addr line contains the local address bits: 0-2^(Addr_Bits) -1
  -- 
  -- Ensure 32 bit unsigned int signal

  Input_Read_Addr_signed <= signed(Input_Read_Addr);

  Data_Type_Conversion_out1 <= unsigned(Input_Read_Addr_signed);

  Bit_Slice_out1 <= Data_Type_Conversion_out1(3 DOWNTO 0);

  Addr <= std_logic_vector(Bit_Slice_out1);

  top3Bits <= Data_Type_Conversion_out1(5 DOWNTO 4);

  Sel <= std_logic_vector(top3Bits);

END rtl;

