// Seed: 352525077
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  id_5 :
  assert property (@(posedge "" & id_4#(
      .id_2(""),
      .id_5(1 - -1),
      .id_3(-1'd0),
      .id_3(1),
      .id_3(1),
      .id_4(-1),
      .id_2(1 == 1),
      .id_2(!1),
      .id_1(-1)
  )) id_2)
  else $unsigned(33);
  ;
endmodule
module module_1 #(
    parameter id_5 = 32'd21,
    parameter id_6 = 32'd93
) (
    input supply0 id_0,
    input uwire id_1,
    input uwire id_2,
    inout wire id_3,
    input wor id_4,
    input uwire _id_5,
    input supply0 _id_6
);
  logic [1 : id_6] id_8;
  logic [1 : id_5] id_9;
  ;
  module_0 modCall_1 (
      id_9,
      id_8,
      id_9
  );
  wand id_10 = -1'b0;
endmodule
