Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Mar 22 04:49:38 2025
| Host         : CANOPUS637 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xczu7ev
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |    16 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             163 |           77 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             162 |           60 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                          Enable Signal                          | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[0].gen_cols[3].LUT_inst/t[1]_i_1__2_n_0  | rst_IBUF_inst/O  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[2].gen_cols[3].LUT_inst/t[1]_i_1__10_n_0 | rst_IBUF_inst/O  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[3].gen_cols[0].LUT_inst/t[1]_i_1__11_n_0 | rst_IBUF_inst/O  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[1].gen_cols[3].LUT_inst/t[1]_i_1__6_n_0  | rst_IBUF_inst/O  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[1].gen_cols[0].LUT_inst/t[1]_i_1__3_n_0  | rst_IBUF_inst/O  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[2].gen_cols[0].LUT_inst/t[1]_i_1__7_n_0  | rst_IBUF_inst/O  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[1].gen_cols[1].LUT_inst/t[1]_i_1__4_n_0  | rst_IBUF_inst/O  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[2].gen_cols[1].LUT_inst/t[1]_i_1__8_n_0  | rst_IBUF_inst/O  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[0].gen_cols[0].LUT_inst/t[1]_i_1_n_0     | rst_IBUF_inst/O  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[2].gen_cols[2].LUT_inst/t[1]_i_1__9_n_0  | rst_IBUF_inst/O  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[3].gen_cols[1].LUT_inst/t[1]_i_1__12_n_0 | rst_IBUF_inst/O  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[0].gen_cols[1].LUT_inst/t[1]_i_1__0_n_0  | rst_IBUF_inst/O  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[0].gen_cols[2].LUT_inst/t[1]_i_1__1_n_0  | rst_IBUF_inst/O  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[3].gen_cols[2].LUT_inst/t[1]_i_1__13_n_0 | rst_IBUF_inst/O  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[1].gen_cols[2].LUT_inst/t[1]_i_1__5_n_0  | rst_IBUF_inst/O  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[3].gen_cols[3].LUT_inst/t[1]_i_1__14_n_0 | rst_IBUF_inst/O  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[1].gen_cols[3].LUT_inst/p_2_in           | rst_IBUF_inst/O  |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[2].gen_cols[0].LUT_inst/p_2_in           | rst_IBUF_inst/O  |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[2].gen_cols[1].LUT_inst/p_2_in           | rst_IBUF_inst/O  |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[2].gen_cols[2].LUT_inst/p_2_in           | rst_IBUF_inst/O  |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[3].gen_cols[1].LUT_inst/p_2_in           | rst_IBUF_inst/O  |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[3].gen_cols[2].LUT_inst/p_2_in           | rst_IBUF_inst/O  |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[3].gen_cols[3].LUT_inst/p_2_in           | rst_IBUF_inst/O  |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[0].gen_cols[3].LUT_inst/p_2_in           | rst_IBUF_inst/O  |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[0].gen_cols[1].LUT_inst/p_2_in           | rst_IBUF_inst/O  |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[1].gen_cols[2].LUT_inst/p_2_in           | rst_IBUF_inst/O  |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[0].gen_cols[0].LUT_inst/p_2_in           | rst_IBUF_inst/O  |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[0].gen_cols[2].LUT_inst/p_2_in           | rst_IBUF_inst/O  |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[1].gen_cols[0].LUT_inst/p_2_in           | rst_IBUF_inst/O  |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[1].gen_cols[1].LUT_inst/p_2_in           | rst_IBUF_inst/O  |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[2].gen_cols[3].LUT_inst/p_2_in           | rst_IBUF_inst/O  |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | u_Array_Input/gen_rows[3].gen_cols[0].LUT_inst/p_2_in           | rst_IBUF_inst/O  |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | u_random_matrix/seed_reg[0]_i_1_n_0                             | rst_IBUF_inst/O  |               11 |             34 |         3.09 |
|  clk_IBUF_BUFG |                                                                 | rst_IBUF_inst/O  |               77 |            163 |         2.12 |
+----------------+-----------------------------------------------------------------+------------------+------------------+----------------+--------------+


