#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Sep 12 10:06:30 2018
# Process ID: 5748
# Current directory: E:/program/vivado_workspace/vga_exp/vga_exp.runs/synth_1
# Command line: vivado.exe -log top_flyinglogo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_flyinglogo.tcl
# Log file: E:/program/vivado_workspace/vga_exp/vga_exp.runs/synth_1/top_flyinglogo.vds
# Journal file: E:/program/vivado_workspace/vga_exp/vga_exp.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_flyinglogo.tcl -notrace
Command: synth_design -top top_flyinglogo -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6472 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 322.164 ; gain = 75.926
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_flyinglogo' [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:4]
	Parameter logo_length bound to: 10'b0001100100 
	Parameter logo_hight bound to: 10'b0001100100 
	Parameter block_length bound to: 10'b0000010100 
	Parameter block_hight bound to: 10'b0000010100 
	Parameter die_length bound to: 10'b0011001000 
	Parameter die_hight bound to: 10'b0011001000 
	Parameter win_length bound to: 10'b0011111010 
	Parameter win_hight bound to: 10'b0010000011 
	Parameter die_x bound to: 10'b0011011100 
	Parameter die_y bound to: 10'b0010001100 
	Parameter win_x bound to: 10'b0011000011 
	Parameter win_y bound to: 10'b0010101111 
	Parameter ball_x bound to: 10'b0110111000 
	Parameter ball_y bound to: 10'b0001010000 
	Parameter ball_r bound to: 10'b0000010100 
INFO: [Synth 8-638] synthesizing module 'dcm_25m' [E:/program/vivado_workspace/vga_exp/vga_exp.runs/synth_1/.Xil/Vivado-5748-ZLR-PC/realtime/dcm_25m_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'dcm_25m' (1#1) [E:/program/vivado_workspace/vga_exp/vga_exp.runs/synth_1/.Xil/Vivado-5748-ZLR-PC/realtime/dcm_25m_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'smile_rom' [E:/program/vivado_workspace/vga_exp/vga_exp.runs/synth_1/.Xil/Vivado-5748-ZLR-PC/realtime/smile_rom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'smile_rom' (2#1) [E:/program/vivado_workspace/vga_exp/vga_exp.runs/synth_1/.Xil/Vivado-5748-ZLR-PC/realtime/smile_rom_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'win_rom' [E:/program/vivado_workspace/vga_exp/vga_exp.runs/synth_1/.Xil/Vivado-5748-ZLR-PC/realtime/win_rom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'win_rom' (3#1) [E:/program/vivado_workspace/vga_exp/vga_exp.runs/synth_1/.Xil/Vivado-5748-ZLR-PC/realtime/win_rom_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (15) of module 'win_rom' [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:108]
INFO: [Synth 8-638] synthesizing module 'die_rom' [E:/program/vivado_workspace/vga_exp/vga_exp.runs/synth_1/.Xil/Vivado-5748-ZLR-PC/realtime/die_rom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'die_rom' (4#1) [E:/program/vivado_workspace/vga_exp/vga_exp.runs/synth_1/.Xil/Vivado-5748-ZLR-PC/realtime/die_rom_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'vga_640x480' [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/vga_timing.v:4]
	Parameter h_frontporch bound to: 96 - type: integer 
	Parameter h_active bound to: 144 - type: integer 
	Parameter h_backporch bound to: 784 - type: integer 
	Parameter h_total bound to: 800 - type: integer 
	Parameter v_frontporch bound to: 2 - type: integer 
	Parameter v_active bound to: 35 - type: integer 
	Parameter v_backporch bound to: 515 - type: integer 
	Parameter v_total bound to: 525 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_640x480' (5#1) [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/vga_timing.v:4]
INFO: [Synth 8-638] synthesizing module 'debounce' [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/debounce.v:3]
INFO: [Synth 8-256] done synthesizing module 'debounce' (6#1) [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/debounce.v:3]
WARNING: [Synth 8-5788] Register rom_addr2_reg in module top_flyinglogo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:108]
WARNING: [Synth 8-5788] Register rom_addr3_reg in module top_flyinglogo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:114]
WARNING: [Synth 8-5788] Register rom_addr_reg in module top_flyinglogo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:102]
INFO: [Synth 8-256] done synthesizing module 'top_flyinglogo' (7#1) [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 362.992 ; gain = 116.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 362.992 ; gain = 116.754
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/program/vivado_workspace/vga_exp/vga_exp.runs/synth_1/.Xil/Vivado-5748-ZLR-PC/dcp9/dcm_25m_in_context.xdc] for cell 'u0'
Finished Parsing XDC File [E:/program/vivado_workspace/vga_exp/vga_exp.runs/synth_1/.Xil/Vivado-5748-ZLR-PC/dcp9/dcm_25m_in_context.xdc] for cell 'u0'
Parsing XDC File [E:/program/vivado_workspace/vga_exp/vga_exp.runs/synth_1/.Xil/Vivado-5748-ZLR-PC/dcp11/smile_rom_in_context.xdc] for cell 'u11'
Finished Parsing XDC File [E:/program/vivado_workspace/vga_exp/vga_exp.runs/synth_1/.Xil/Vivado-5748-ZLR-PC/dcp11/smile_rom_in_context.xdc] for cell 'u11'
Parsing XDC File [E:/program/vivado_workspace/vga_exp/vga_exp.runs/synth_1/.Xil/Vivado-5748-ZLR-PC/dcp13/die_rom_in_context.xdc] for cell 'u13'
Finished Parsing XDC File [E:/program/vivado_workspace/vga_exp/vga_exp.runs/synth_1/.Xil/Vivado-5748-ZLR-PC/dcp13/die_rom_in_context.xdc] for cell 'u13'
Parsing XDC File [E:/program/vivado_workspace/vga_exp/vga_exp.runs/synth_1/.Xil/Vivado-5748-ZLR-PC/dcp15/win_rom_in_context.xdc] for cell 'u12'
Finished Parsing XDC File [E:/program/vivado_workspace/vga_exp/vga_exp.runs/synth_1/.Xil/Vivado-5748-ZLR-PC/dcp15/win_rom_in_context.xdc] for cell 'u12'
Parsing XDC File [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/constrs_1/new/vga_exp.xdc]
Finished Parsing XDC File [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/constrs_1/new/vga_exp.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/constrs_1/new/vga_exp.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_flyinglogo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_flyinglogo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 665.098 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 665.098 ; gain = 418.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 665.098 ; gain = 418.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  E:/program/vivado_workspace/vga_exp/vga_exp.runs/synth_1/.Xil/Vivado-5748-ZLR-PC/dcp9/dcm_25m_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  E:/program/vivado_workspace/vga_exp/vga_exp.runs/synth_1/.Xil/Vivado-5748-ZLR-PC/dcp9/dcm_25m_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u13. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 665.098 ; gain = 418.859
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "y_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element y_cnt_reg was removed.  [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/vga_timing.v:44]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:284]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:337]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:313]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:261]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:420]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:455]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:385]
INFO: [Synth 8-5544] ROM "rom_addr2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_addr3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rom_addr" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element rom_addr2_reg was removed.  [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:108]
WARNING: [Synth 8-6014] Unused sequential element rom_addr3_reg was removed.  [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:114]
WARNING: [Synth 8-6014] Unused sequential element rom_addr_reg was removed.  [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:102]
WARNING: [Synth 8-6014] Unused sequential element speed_cnt_reg was removed.  [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:245]
WARNING: [Synth 8-6014] Unused sequential element block_speed_reg was removed.  [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:258]
WARNING: [Synth 8-6014] Unused sequential element move_speed_reg was removed.  [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:281]
WARNING: [Synth 8-6014] Unused sequential element logo_x_reg was removed.  [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:130]
WARNING: [Synth 8-6014] Unused sequential element logo_y_reg was removed.  [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:130]
WARNING: [Synth 8-6014] Unused sequential element block_y1_reg was removed.  [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:144]
WARNING: [Synth 8-6014] Unused sequential element block_x2_reg was removed.  [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:147]
WARNING: [Synth 8-6014] Unused sequential element block_y3_reg was removed.  [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:150]
INFO: [Synth 8-5544] ROM "rom_addr2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_addr3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_addr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:57 ; elapsed = 00:01:07 . Memory (MB): peak = 665.098 ; gain = 418.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 6     
	   3 Input     10 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_flyinglogo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
Module vga_640x480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element u2/y_cnt_reg was removed.  [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/vga_timing.v:44]
WARNING: [Synth 8-6014] Unused sequential element move_speed_reg was removed.  [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:281]
WARNING: [Synth 8-6014] Unused sequential element logo_y_reg was removed.  [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:130]
WARNING: [Synth 8-6014] Unused sequential element logo_x_reg was removed.  [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:130]
WARNING: [Synth 8-6014] Unused sequential element block_speed_reg was removed.  [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:258]
WARNING: [Synth 8-6014] Unused sequential element block_x2_reg was removed.  [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:147]
WARNING: [Synth 8-6014] Unused sequential element block_y3_reg was removed.  [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:150]
WARNING: [Synth 8-6014] Unused sequential element block_y1_reg was removed.  [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:144]
WARNING: [Synth 8-6014] Unused sequential element rom_addr2_reg was removed.  [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:108]
WARNING: [Synth 8-6014] Unused sequential element rom_addr3_reg was removed.  [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:114]
WARNING: [Synth 8-6014] Unused sequential element rom_addr_reg was removed.  [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:102]
WARNING: [Synth 8-6014] Unused sequential element speed_cnt_reg was removed.  [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v:245]
INFO: [Synth 8-3886] merging instance 'block_y2_reg[0]' (FDCE) to 'block_x1_reg[9]'
INFO: [Synth 8-3886] merging instance 'block_y2_reg[1]' (FDCE) to 'block_x1_reg[9]'
INFO: [Synth 8-3886] merging instance 'block_y2_reg[2]' (FDPE) to 'block_x1_reg[8]'
INFO: [Synth 8-3886] merging instance 'block_y2_reg[3]' (FDCE) to 'block_x1_reg[9]'
INFO: [Synth 8-3886] merging instance 'block_y2_reg[4]' (FDCE) to 'block_x1_reg[9]'
INFO: [Synth 8-3886] merging instance 'block_y2_reg[5]' (FDCE) to 'block_x1_reg[9]'
INFO: [Synth 8-3886] merging instance 'block_y2_reg[6]' (FDCE) to 'block_x1_reg[9]'
INFO: [Synth 8-3886] merging instance 'block_y2_reg[7]' (FDCE) to 'block_x1_reg[9]'
INFO: [Synth 8-3886] merging instance 'block_y2_reg[8]' (FDPE) to 'block_x1_reg[8]'
INFO: [Synth 8-3886] merging instance 'block_y2_reg[9]' (FDCE) to 'block_x1_reg[9]'
INFO: [Synth 8-3886] merging instance 'block_x1_reg[9]' (FDCE) to 'block_x1_reg[7]'
INFO: [Synth 8-3886] merging instance 'block_x1_reg[8]' (FDPE) to 'block_x1_reg[4]'
INFO: [Synth 8-3886] merging instance 'block_x1_reg[7]' (FDCE) to 'block_x1_reg[6]'
INFO: [Synth 8-3886] merging instance 'block_x1_reg[6]' (FDCE) to 'block_x1_reg[5]'
INFO: [Synth 8-3886] merging instance 'block_x1_reg[5]' (FDCE) to 'block_x1_reg[2]'
INFO: [Synth 8-3886] merging instance 'block_x1_reg[3]' (FDPE) to 'block_x1_reg[4]'
INFO: [Synth 8-3886] merging instance 'block_x1_reg[2]' (FDCE) to 'block_x1_reg[1]'
INFO: [Synth 8-3886] merging instance 'block_x1_reg[0]' (FDCE) to 'block_x1_reg[1]'
INFO: [Synth 8-3886] merging instance 'block_x1_reg[1]' (FDCE) to 'block_x3_reg[8]'
INFO: [Synth 8-3886] merging instance 'block_x1_reg[4]' (FDPE) to 'block_x3_reg[9]'
INFO: [Synth 8-3886] merging instance 'block_x3_reg[9]' (FDPE) to 'block_x3_reg[5]'
INFO: [Synth 8-3886] merging instance 'block_x3_reg[8]' (FDCE) to 'block_x3_reg[7]'
INFO: [Synth 8-3886] merging instance 'block_x3_reg[7]' (FDCE) to 'block_x3_reg[6]'
INFO: [Synth 8-3886] merging instance 'block_x3_reg[6]' (FDCE) to 'block_x3_reg[4]'
INFO: [Synth 8-3886] merging instance 'block_x3_reg[5]' (FDPE) to 'block_x3_reg[2]'
INFO: [Synth 8-3886] merging instance 'block_x3_reg[3]' (FDCE) to 'block_x3_reg[4]'
INFO: [Synth 8-3886] merging instance 'block_x3_reg[2]' (FDPE) to 'block_x3_reg[1]'
INFO: [Synth 8-3886] merging instance 'block_x3_reg[0]' (FDCE) to 'block_x3_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\block_x3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\block_x3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\die_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\win_reg[1] )
WARNING: [Synth 8-3332] Sequential element (speed_cnt_reg[7]) is unused and will be removed from module top_flyinglogo.
WARNING: [Synth 8-3332] Sequential element (speed_cnt_reg[6]) is unused and will be removed from module top_flyinglogo.
WARNING: [Synth 8-3332] Sequential element (win_reg[1]) is unused and will be removed from module top_flyinglogo.
WARNING: [Synth 8-3332] Sequential element (die_reg[1]) is unused and will be removed from module top_flyinglogo.
WARNING: [Synth 8-3332] Sequential element (rom_addr2_reg[15]) is unused and will be removed from module top_flyinglogo.
WARNING: [Synth 8-3332] Sequential element (block_x3_reg[4]) is unused and will be removed from module top_flyinglogo.
WARNING: [Synth 8-3332] Sequential element (block_x3_reg[1]) is unused and will be removed from module top_flyinglogo.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:21 . Memory (MB): peak = 665.098 ; gain = 418.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u0/clk_out1' to pin 'u0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:46 ; elapsed = 00:01:58 . Memory (MB): peak = 665.098 ; gain = 418.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:02:02 . Memory (MB): peak = 720.941 ; gain = 474.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:51 ; elapsed = 00:02:02 . Memory (MB): peak = 720.941 ; gain = 474.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:52 ; elapsed = 00:02:04 . Memory (MB): peak = 720.941 ; gain = 474.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:52 ; elapsed = 00:02:04 . Memory (MB): peak = 720.941 ; gain = 474.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:53 ; elapsed = 00:02:04 . Memory (MB): peak = 720.941 ; gain = 474.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:53 ; elapsed = 00:02:04 . Memory (MB): peak = 720.941 ; gain = 474.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:53 ; elapsed = 00:02:04 . Memory (MB): peak = 720.941 ; gain = 474.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:53 ; elapsed = 00:02:04 . Memory (MB): peak = 720.941 ; gain = 474.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |dcm_25m       |         1|
|2     |smile_rom     |         1|
|3     |win_rom       |         1|
|4     |die_rom       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |dcm_25m   |     1|
|2     |die_rom   |     1|
|3     |smile_rom |     1|
|4     |win_rom   |     1|
|5     |CARRY4    |    65|
|6     |LUT1      |    18|
|7     |LUT2      |   102|
|8     |LUT3      |    92|
|9     |LUT4      |    45|
|10    |LUT5      |   111|
|11    |LUT6      |   145|
|12    |FDCE      |    87|
|13    |FDPE      |    26|
|14    |FDRE      |    48|
|15    |IBUF      |     9|
|16    |OBUF      |    14|
+------+----------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   799|
|2     |  u2     |vga_640x480 |   430|
|3     |  u3     |debounce    |     9|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:53 ; elapsed = 00:02:04 . Memory (MB): peak = 720.941 ; gain = 474.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:01:34 . Memory (MB): peak = 720.941 ; gain = 172.598
Synthesis Optimization Complete : Time (s): cpu = 00:01:53 ; elapsed = 00:02:04 . Memory (MB): peak = 720.941 ; gain = 474.703
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

73 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:57 ; elapsed = 00:02:11 . Memory (MB): peak = 720.941 ; gain = 483.773
INFO: [Common 17-1381] The checkpoint 'E:/program/vivado_workspace/vga_exp/vga_exp.runs/synth_1/top_flyinglogo.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 720.941 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep 12 10:08:58 2018...
