ARM GAS  /tmp/ccViB31I.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f0xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB40:
  26              		.file 1 "Core/Src/stm32f0xx_hal_msp.c"
   1:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f0xx_hal_msp.c **** /**
   3:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f0xx_hal_msp.c ****   * @file         stm32f0xx_hal_msp.c
   5:Core/Src/stm32f0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f0xx_hal_msp.c ****   *
  10:Core/Src/stm32f0xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f0xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f0xx_hal_msp.c ****   *
  13:Core/Src/stm32f0xx_hal_msp.c ****   * This software component is licensed by ST under Ultimate Liberty license
  14:Core/Src/stm32f0xx_hal_msp.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  15:Core/Src/stm32f0xx_hal_msp.c ****   * the License. You may obtain a copy of the License at:
  16:Core/Src/stm32f0xx_hal_msp.c ****   *                             www.st.com/SLA0044
  17:Core/Src/stm32f0xx_hal_msp.c ****   *
  18:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f0xx_hal_msp.c ****   */
  20:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f0xx_hal_msp.c **** 
  22:Core/Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f0xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f0xx_hal_msp.c **** 
  26:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f0xx_hal_msp.c **** 
  28:Core/Src/stm32f0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f0xx_hal_msp.c **** 
  31:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  /tmp/ccViB31I.s 			page 2


  33:Core/Src/stm32f0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f0xx_hal_msp.c **** 
  36:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f0xx_hal_msp.c **** 
  38:Core/Src/stm32f0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f0xx_hal_msp.c **** 
  41:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f0xx_hal_msp.c **** 
  43:Core/Src/stm32f0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f0xx_hal_msp.c **** 
  46:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f0xx_hal_msp.c **** 
  48:Core/Src/stm32f0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f0xx_hal_msp.c **** 
  51:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f0xx_hal_msp.c **** 
  53:Core/Src/stm32f0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f0xx_hal_msp.c **** 
  56:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f0xx_hal_msp.c **** 
  58:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f0xx_hal_msp.c **** 
  60:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f0xx_hal_msp.c **** 
  62:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f0xx_hal_msp.c ****                     /**
  64:Core/Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f0xx_hal_msp.c ****   */
  66:Core/Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f0xx_hal_msp.c **** {
  27              		.loc 1 67 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  68:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f0xx_hal_msp.c **** 
  70:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f0xx_hal_msp.c **** 
  72:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  35              		.loc 1 72 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 72 3 view .LVU2
  38              		.loc 1 72 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L2
  40 0004 9969     		ldr	r1, [r3, #24]
  41 0006 0122     		movs	r2, #1
  42 0008 1143     		orrs	r1, r2
  43 000a 9961     		str	r1, [r3, #24]
ARM GAS  /tmp/ccViB31I.s 			page 3


  44              		.loc 1 72 3 view .LVU4
  45 000c 9969     		ldr	r1, [r3, #24]
  46 000e 0A40     		ands	r2, r1
  47 0010 0092     		str	r2, [sp]
  48              		.loc 1 72 3 view .LVU5
  49 0012 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 73 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 73 3 view .LVU8
  55              		.loc 1 73 3 view .LVU9
  56 0014 DA69     		ldr	r2, [r3, #28]
  57 0016 8021     		movs	r1, #128
  58 0018 4905     		lsls	r1, r1, #21
  59 001a 0A43     		orrs	r2, r1
  60 001c DA61     		str	r2, [r3, #28]
  61              		.loc 1 73 3 view .LVU10
  62 001e DB69     		ldr	r3, [r3, #28]
  63 0020 0B40     		ands	r3, r1
  64 0022 0193     		str	r3, [sp, #4]
  65              		.loc 1 73 3 view .LVU11
  66 0024 019B     		ldr	r3, [sp, #4]
  67              	.LBE3:
  68              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32f0xx_hal_msp.c **** 
  75:Core/Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f0xx_hal_msp.c **** 
  77:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f0xx_hal_msp.c **** 
  79:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f0xx_hal_msp.c **** }
  69              		.loc 1 80 1 is_stmt 0 view .LVU13
  70 0026 02B0     		add	sp, sp, #8
  71              		@ sp needed
  72 0028 7047     		bx	lr
  73              	.L3:
  74 002a C046     		.align	2
  75              	.L2:
  76 002c 00100240 		.word	1073876992
  77              		.cfi_endproc
  78              	.LFE40:
  80              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  81              		.align	1
  82              		.global	HAL_ADC_MspInit
  83              		.syntax unified
  84              		.code	16
  85              		.thumb_func
  86              		.fpu softvfp
  88              	HAL_ADC_MspInit:
  89              	.LVL0:
  90              	.LFB41:
  81:Core/Src/stm32f0xx_hal_msp.c **** 
  82:Core/Src/stm32f0xx_hal_msp.c **** /**
  83:Core/Src/stm32f0xx_hal_msp.c **** * @brief ADC MSP Initialization
  84:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
ARM GAS  /tmp/ccViB31I.s 			page 4


  85:Core/Src/stm32f0xx_hal_msp.c **** * @param hadc: ADC handle pointer
  86:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
  87:Core/Src/stm32f0xx_hal_msp.c **** */
  88:Core/Src/stm32f0xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  89:Core/Src/stm32f0xx_hal_msp.c **** {
  91              		.loc 1 89 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 32
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		.loc 1 89 1 is_stmt 0 view .LVU15
  96 0000 10B5     		push	{r4, lr}
  97              	.LCFI1:
  98              		.cfi_def_cfa_offset 8
  99              		.cfi_offset 4, -8
 100              		.cfi_offset 14, -4
 101 0002 88B0     		sub	sp, sp, #32
 102              	.LCFI2:
 103              		.cfi_def_cfa_offset 40
 104 0004 0400     		movs	r4, r0
  90:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 105              		.loc 1 90 3 is_stmt 1 view .LVU16
 106              		.loc 1 90 20 is_stmt 0 view .LVU17
 107 0006 1422     		movs	r2, #20
 108 0008 0021     		movs	r1, #0
 109 000a 03A8     		add	r0, sp, #12
 110              	.LVL1:
 111              		.loc 1 90 20 view .LVU18
 112 000c FFF7FEFF 		bl	memset
 113              	.LVL2:
  91:Core/Src/stm32f0xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 114              		.loc 1 91 3 is_stmt 1 view .LVU19
 115              		.loc 1 91 10 is_stmt 0 view .LVU20
 116 0010 2268     		ldr	r2, [r4]
 117              		.loc 1 91 5 view .LVU21
 118 0012 124B     		ldr	r3, .L7
 119 0014 9A42     		cmp	r2, r3
 120 0016 01D0     		beq	.L6
 121              	.L4:
  92:Core/Src/stm32f0xx_hal_msp.c ****   {
  93:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  94:Core/Src/stm32f0xx_hal_msp.c **** 
  95:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  96:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
  97:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
  98:Core/Src/stm32f0xx_hal_msp.c **** 
  99:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 100:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 101:Core/Src/stm32f0xx_hal_msp.c ****     PA0     ------> ADC_IN0
 102:Core/Src/stm32f0xx_hal_msp.c ****     */
 103:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 104:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 105:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 106:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 107:Core/Src/stm32f0xx_hal_msp.c **** 
 108:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 109:Core/Src/stm32f0xx_hal_msp.c **** 
 110:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
ARM GAS  /tmp/ccViB31I.s 			page 5


 111:Core/Src/stm32f0xx_hal_msp.c ****   }
 112:Core/Src/stm32f0xx_hal_msp.c **** 
 113:Core/Src/stm32f0xx_hal_msp.c **** }
 122              		.loc 1 113 1 view .LVU22
 123 0018 08B0     		add	sp, sp, #32
 124              		@ sp needed
 125              	.LVL3:
 126              		.loc 1 113 1 view .LVU23
 127 001a 10BD     		pop	{r4, pc}
 128              	.LVL4:
 129              	.L6:
  97:Core/Src/stm32f0xx_hal_msp.c **** 
 130              		.loc 1 97 5 is_stmt 1 view .LVU24
 131              	.LBB4:
  97:Core/Src/stm32f0xx_hal_msp.c **** 
 132              		.loc 1 97 5 view .LVU25
  97:Core/Src/stm32f0xx_hal_msp.c **** 
 133              		.loc 1 97 5 view .LVU26
 134 001c 104B     		ldr	r3, .L7+4
 135 001e 9969     		ldr	r1, [r3, #24]
 136 0020 8020     		movs	r0, #128
 137 0022 8000     		lsls	r0, r0, #2
 138 0024 0143     		orrs	r1, r0
 139 0026 9961     		str	r1, [r3, #24]
  97:Core/Src/stm32f0xx_hal_msp.c **** 
 140              		.loc 1 97 5 view .LVU27
 141 0028 9A69     		ldr	r2, [r3, #24]
 142 002a 0240     		ands	r2, r0
 143 002c 0192     		str	r2, [sp, #4]
  97:Core/Src/stm32f0xx_hal_msp.c **** 
 144              		.loc 1 97 5 view .LVU28
 145 002e 019A     		ldr	r2, [sp, #4]
 146              	.LBE4:
  97:Core/Src/stm32f0xx_hal_msp.c **** 
 147              		.loc 1 97 5 view .LVU29
  99:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 148              		.loc 1 99 5 view .LVU30
 149              	.LBB5:
  99:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 150              		.loc 1 99 5 view .LVU31
  99:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 151              		.loc 1 99 5 view .LVU32
 152 0030 5A69     		ldr	r2, [r3, #20]
 153 0032 8021     		movs	r1, #128
 154 0034 8902     		lsls	r1, r1, #10
 155 0036 0A43     		orrs	r2, r1
 156 0038 5A61     		str	r2, [r3, #20]
  99:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 157              		.loc 1 99 5 view .LVU33
 158 003a 5B69     		ldr	r3, [r3, #20]
 159 003c 0B40     		ands	r3, r1
 160 003e 0293     		str	r3, [sp, #8]
  99:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 161              		.loc 1 99 5 view .LVU34
 162 0040 029B     		ldr	r3, [sp, #8]
 163              	.LBE5:
  99:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
ARM GAS  /tmp/ccViB31I.s 			page 6


 164              		.loc 1 99 5 view .LVU35
 103:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 165              		.loc 1 103 5 view .LVU36
 103:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 166              		.loc 1 103 25 is_stmt 0 view .LVU37
 167 0042 0123     		movs	r3, #1
 168 0044 0393     		str	r3, [sp, #12]
 104:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 169              		.loc 1 104 5 is_stmt 1 view .LVU38
 104:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 170              		.loc 1 104 26 is_stmt 0 view .LVU39
 171 0046 0233     		adds	r3, r3, #2
 172 0048 0493     		str	r3, [sp, #16]
 105:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 173              		.loc 1 105 5 is_stmt 1 view .LVU40
 105:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 174              		.loc 1 105 26 is_stmt 0 view .LVU41
 175 004a 0023     		movs	r3, #0
 176 004c 0593     		str	r3, [sp, #20]
 106:Core/Src/stm32f0xx_hal_msp.c **** 
 177              		.loc 1 106 5 is_stmt 1 view .LVU42
 178 004e 7138     		subs	r0, r0, #113
 179 0050 FF38     		subs	r0, r0, #255
 180 0052 03A9     		add	r1, sp, #12
 181 0054 C005     		lsls	r0, r0, #23
 182 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 183              	.LVL5:
 184              		.loc 1 113 1 is_stmt 0 view .LVU43
 185 005a DDE7     		b	.L4
 186              	.L8:
 187              		.align	2
 188              	.L7:
 189 005c 00240140 		.word	1073816576
 190 0060 00100240 		.word	1073876992
 191              		.cfi_endproc
 192              	.LFE41:
 194              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 195              		.align	1
 196              		.global	HAL_ADC_MspDeInit
 197              		.syntax unified
 198              		.code	16
 199              		.thumb_func
 200              		.fpu softvfp
 202              	HAL_ADC_MspDeInit:
 203              	.LVL6:
 204              	.LFB42:
 114:Core/Src/stm32f0xx_hal_msp.c **** 
 115:Core/Src/stm32f0xx_hal_msp.c **** /**
 116:Core/Src/stm32f0xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 117:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 118:Core/Src/stm32f0xx_hal_msp.c **** * @param hadc: ADC handle pointer
 119:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 120:Core/Src/stm32f0xx_hal_msp.c **** */
 121:Core/Src/stm32f0xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 122:Core/Src/stm32f0xx_hal_msp.c **** {
 205              		.loc 1 122 1 is_stmt 1 view -0
 206              		.cfi_startproc
ARM GAS  /tmp/ccViB31I.s 			page 7


 207              		@ args = 0, pretend = 0, frame = 0
 208              		@ frame_needed = 0, uses_anonymous_args = 0
 209              		.loc 1 122 1 is_stmt 0 view .LVU45
 210 0000 10B5     		push	{r4, lr}
 211              	.LCFI3:
 212              		.cfi_def_cfa_offset 8
 213              		.cfi_offset 4, -8
 214              		.cfi_offset 14, -4
 123:Core/Src/stm32f0xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 215              		.loc 1 123 3 is_stmt 1 view .LVU46
 216              		.loc 1 123 10 is_stmt 0 view .LVU47
 217 0002 0268     		ldr	r2, [r0]
 218              		.loc 1 123 5 view .LVU48
 219 0004 074B     		ldr	r3, .L12
 220 0006 9A42     		cmp	r2, r3
 221 0008 00D0     		beq	.L11
 222              	.LVL7:
 223              	.L9:
 124:Core/Src/stm32f0xx_hal_msp.c ****   {
 125:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 126:Core/Src/stm32f0xx_hal_msp.c **** 
 127:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 128:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 129:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 130:Core/Src/stm32f0xx_hal_msp.c **** 
 131:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 132:Core/Src/stm32f0xx_hal_msp.c ****     PA0     ------> ADC_IN0
 133:Core/Src/stm32f0xx_hal_msp.c ****     */
 134:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 135:Core/Src/stm32f0xx_hal_msp.c **** 
 136:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 137:Core/Src/stm32f0xx_hal_msp.c **** 
 138:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 139:Core/Src/stm32f0xx_hal_msp.c ****   }
 140:Core/Src/stm32f0xx_hal_msp.c **** 
 141:Core/Src/stm32f0xx_hal_msp.c **** }
 224              		.loc 1 141 1 view .LVU49
 225              		@ sp needed
 226 000a 10BD     		pop	{r4, pc}
 227              	.LVL8:
 228              	.L11:
 129:Core/Src/stm32f0xx_hal_msp.c **** 
 229              		.loc 1 129 5 is_stmt 1 view .LVU50
 230 000c 064A     		ldr	r2, .L12+4
 231 000e 9369     		ldr	r3, [r2, #24]
 232 0010 0649     		ldr	r1, .L12+8
 233 0012 0B40     		ands	r3, r1
 234 0014 9361     		str	r3, [r2, #24]
 134:Core/Src/stm32f0xx_hal_msp.c **** 
 235              		.loc 1 134 5 view .LVU51
 236 0016 9020     		movs	r0, #144
 237              	.LVL9:
 134:Core/Src/stm32f0xx_hal_msp.c **** 
 238              		.loc 1 134 5 is_stmt 0 view .LVU52
 239 0018 0121     		movs	r1, #1
 240 001a C005     		lsls	r0, r0, #23
 241 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
ARM GAS  /tmp/ccViB31I.s 			page 8


 242              	.LVL10:
 243              		.loc 1 141 1 view .LVU53
 244 0020 F3E7     		b	.L9
 245              	.L13:
 246 0022 C046     		.align	2
 247              	.L12:
 248 0024 00240140 		.word	1073816576
 249 0028 00100240 		.word	1073876992
 250 002c FFFDFFFF 		.word	-513
 251              		.cfi_endproc
 252              	.LFE42:
 254              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 255              		.align	1
 256              		.global	HAL_TIM_Base_MspInit
 257              		.syntax unified
 258              		.code	16
 259              		.thumb_func
 260              		.fpu softvfp
 262              	HAL_TIM_Base_MspInit:
 263              	.LVL11:
 264              	.LFB43:
 142:Core/Src/stm32f0xx_hal_msp.c **** 
 143:Core/Src/stm32f0xx_hal_msp.c **** /**
 144:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 145:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 146:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 147:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 148:Core/Src/stm32f0xx_hal_msp.c **** */
 149:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 150:Core/Src/stm32f0xx_hal_msp.c **** {
 265              		.loc 1 150 1 is_stmt 1 view -0
 266              		.cfi_startproc
 267              		@ args = 0, pretend = 0, frame = 8
 268              		@ frame_needed = 0, uses_anonymous_args = 0
 269              		@ link register save eliminated.
 270              		.loc 1 150 1 is_stmt 0 view .LVU55
 271 0000 82B0     		sub	sp, sp, #8
 272              	.LCFI4:
 273              		.cfi_def_cfa_offset 8
 151:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 274              		.loc 1 151 3 is_stmt 1 view .LVU56
 275              		.loc 1 151 15 is_stmt 0 view .LVU57
 276 0002 0368     		ldr	r3, [r0]
 277              		.loc 1 151 5 view .LVU58
 278 0004 0E4A     		ldr	r2, .L19
 279 0006 9342     		cmp	r3, r2
 280 0008 04D0     		beq	.L17
 152:Core/Src/stm32f0xx_hal_msp.c ****   {
 153:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 154:Core/Src/stm32f0xx_hal_msp.c **** 
 155:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 156:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 157:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 158:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 159:Core/Src/stm32f0xx_hal_msp.c **** 
 160:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 161:Core/Src/stm32f0xx_hal_msp.c ****   }
ARM GAS  /tmp/ccViB31I.s 			page 9


 162:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 281              		.loc 1 162 8 is_stmt 1 view .LVU59
 282              		.loc 1 162 10 is_stmt 0 view .LVU60
 283 000a 0E4A     		ldr	r2, .L19+4
 284 000c 9342     		cmp	r3, r2
 285 000e 0CD0     		beq	.L18
 286              	.LVL12:
 287              	.L14:
 163:Core/Src/stm32f0xx_hal_msp.c ****   {
 164:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 165:Core/Src/stm32f0xx_hal_msp.c **** 
 166:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 167:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 168:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 169:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 170:Core/Src/stm32f0xx_hal_msp.c **** 
 171:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 172:Core/Src/stm32f0xx_hal_msp.c ****   }
 173:Core/Src/stm32f0xx_hal_msp.c **** 
 174:Core/Src/stm32f0xx_hal_msp.c **** }
 288              		.loc 1 174 1 view .LVU61
 289 0010 02B0     		add	sp, sp, #8
 290              		@ sp needed
 291 0012 7047     		bx	lr
 292              	.LVL13:
 293              	.L17:
 157:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 294              		.loc 1 157 5 is_stmt 1 view .LVU62
 295              	.LBB6:
 157:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 296              		.loc 1 157 5 view .LVU63
 157:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 297              		.loc 1 157 5 view .LVU64
 298 0014 0C4A     		ldr	r2, .L19+8
 299 0016 9169     		ldr	r1, [r2, #24]
 300 0018 8020     		movs	r0, #128
 301              	.LVL14:
 157:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 302              		.loc 1 157 5 is_stmt 0 view .LVU65
 303 001a 0001     		lsls	r0, r0, #4
 304 001c 0143     		orrs	r1, r0
 305 001e 9161     		str	r1, [r2, #24]
 157:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 306              		.loc 1 157 5 is_stmt 1 view .LVU66
 307 0020 9369     		ldr	r3, [r2, #24]
 308 0022 0340     		ands	r3, r0
 309 0024 0093     		str	r3, [sp]
 157:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 310              		.loc 1 157 5 view .LVU67
 311 0026 009B     		ldr	r3, [sp]
 312              	.LBE6:
 157:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 313              		.loc 1 157 5 view .LVU68
 314 0028 F2E7     		b	.L14
 315              	.LVL15:
 316              	.L18:
 168:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
ARM GAS  /tmp/ccViB31I.s 			page 10


 317              		.loc 1 168 5 view .LVU69
 318              	.LBB7:
 168:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 319              		.loc 1 168 5 view .LVU70
 168:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 320              		.loc 1 168 5 view .LVU71
 321 002a 074A     		ldr	r2, .L19+8
 322 002c D169     		ldr	r1, [r2, #28]
 323 002e 0223     		movs	r3, #2
 324 0030 1943     		orrs	r1, r3
 325 0032 D161     		str	r1, [r2, #28]
 168:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 326              		.loc 1 168 5 view .LVU72
 327 0034 D269     		ldr	r2, [r2, #28]
 328 0036 1340     		ands	r3, r2
 329 0038 0193     		str	r3, [sp, #4]
 168:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 330              		.loc 1 168 5 view .LVU73
 331 003a 019B     		ldr	r3, [sp, #4]
 332              	.LBE7:
 168:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 333              		.loc 1 168 5 view .LVU74
 334              		.loc 1 174 1 is_stmt 0 view .LVU75
 335 003c E8E7     		b	.L14
 336              	.L20:
 337 003e C046     		.align	2
 338              	.L19:
 339 0040 002C0140 		.word	1073818624
 340 0044 00040040 		.word	1073742848
 341 0048 00100240 		.word	1073876992
 342              		.cfi_endproc
 343              	.LFE43:
 345              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 346              		.align	1
 347              		.global	HAL_TIM_MspPostInit
 348              		.syntax unified
 349              		.code	16
 350              		.thumb_func
 351              		.fpu softvfp
 353              	HAL_TIM_MspPostInit:
 354              	.LVL16:
 355              	.LFB44:
 175:Core/Src/stm32f0xx_hal_msp.c **** 
 176:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 177:Core/Src/stm32f0xx_hal_msp.c **** {
 356              		.loc 1 177 1 is_stmt 1 view -0
 357              		.cfi_startproc
 358              		@ args = 0, pretend = 0, frame = 24
 359              		@ frame_needed = 0, uses_anonymous_args = 0
 360              		.loc 1 177 1 is_stmt 0 view .LVU77
 361 0000 10B5     		push	{r4, lr}
 362              	.LCFI5:
 363              		.cfi_def_cfa_offset 8
 364              		.cfi_offset 4, -8
 365              		.cfi_offset 14, -4
 366 0002 86B0     		sub	sp, sp, #24
 367              	.LCFI6:
ARM GAS  /tmp/ccViB31I.s 			page 11


 368              		.cfi_def_cfa_offset 32
 369 0004 0400     		movs	r4, r0
 178:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 370              		.loc 1 178 3 is_stmt 1 view .LVU78
 371              		.loc 1 178 20 is_stmt 0 view .LVU79
 372 0006 1422     		movs	r2, #20
 373 0008 0021     		movs	r1, #0
 374 000a 01A8     		add	r0, sp, #4
 375              	.LVL17:
 376              		.loc 1 178 20 view .LVU80
 377 000c FFF7FEFF 		bl	memset
 378              	.LVL18:
 179:Core/Src/stm32f0xx_hal_msp.c ****   if(htim->Instance==TIM3)
 379              		.loc 1 179 3 is_stmt 1 view .LVU81
 380              		.loc 1 179 10 is_stmt 0 view .LVU82
 381 0010 2268     		ldr	r2, [r4]
 382              		.loc 1 179 5 view .LVU83
 383 0012 0F4B     		ldr	r3, .L24
 384 0014 9A42     		cmp	r2, r3
 385 0016 01D0     		beq	.L23
 386              	.L21:
 180:Core/Src/stm32f0xx_hal_msp.c ****   {
 181:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 182:Core/Src/stm32f0xx_hal_msp.c **** 
 183:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 184:Core/Src/stm32f0xx_hal_msp.c **** 
 185:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 186:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 187:Core/Src/stm32f0xx_hal_msp.c ****     PA6     ------> TIM3_CH1
 188:Core/Src/stm32f0xx_hal_msp.c ****     PA7     ------> TIM3_CH2
 189:Core/Src/stm32f0xx_hal_msp.c ****     */
 190:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 191:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 192:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 193:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 194:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 195:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 196:Core/Src/stm32f0xx_hal_msp.c **** 
 197:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 198:Core/Src/stm32f0xx_hal_msp.c **** 
 199:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 200:Core/Src/stm32f0xx_hal_msp.c ****   }
 201:Core/Src/stm32f0xx_hal_msp.c **** 
 202:Core/Src/stm32f0xx_hal_msp.c **** }
 387              		.loc 1 202 1 view .LVU84
 388 0018 06B0     		add	sp, sp, #24
 389              		@ sp needed
 390              	.LVL19:
 391              		.loc 1 202 1 view .LVU85
 392 001a 10BD     		pop	{r4, pc}
 393              	.LVL20:
 394              	.L23:
 185:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 395              		.loc 1 185 5 is_stmt 1 view .LVU86
 396              	.LBB8:
 185:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 397              		.loc 1 185 5 view .LVU87
ARM GAS  /tmp/ccViB31I.s 			page 12


 185:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 398              		.loc 1 185 5 view .LVU88
 399 001c 0D4A     		ldr	r2, .L24+4
 400 001e 5169     		ldr	r1, [r2, #20]
 401 0020 8020     		movs	r0, #128
 402 0022 8002     		lsls	r0, r0, #10
 403 0024 0143     		orrs	r1, r0
 404 0026 5161     		str	r1, [r2, #20]
 185:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 405              		.loc 1 185 5 view .LVU89
 406 0028 5369     		ldr	r3, [r2, #20]
 407 002a 0340     		ands	r3, r0
 408 002c 0093     		str	r3, [sp]
 185:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 409              		.loc 1 185 5 view .LVU90
 410 002e 009B     		ldr	r3, [sp]
 411              	.LBE8:
 185:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 412              		.loc 1 185 5 view .LVU91
 190:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 413              		.loc 1 190 5 view .LVU92
 190:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 414              		.loc 1 190 25 is_stmt 0 view .LVU93
 415 0030 C023     		movs	r3, #192
 416 0032 0193     		str	r3, [sp, #4]
 191:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 417              		.loc 1 191 5 is_stmt 1 view .LVU94
 191:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 418              		.loc 1 191 26 is_stmt 0 view .LVU95
 419 0034 BE3B     		subs	r3, r3, #190
 420 0036 0293     		str	r3, [sp, #8]
 192:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 421              		.loc 1 192 5 is_stmt 1 view .LVU96
 192:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 422              		.loc 1 192 26 is_stmt 0 view .LVU97
 423 0038 0023     		movs	r3, #0
 424 003a 0393     		str	r3, [sp, #12]
 193:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 425              		.loc 1 193 5 is_stmt 1 view .LVU98
 193:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 426              		.loc 1 193 27 is_stmt 0 view .LVU99
 427 003c 0493     		str	r3, [sp, #16]
 194:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 428              		.loc 1 194 5 is_stmt 1 view .LVU100
 194:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 429              		.loc 1 194 31 is_stmt 0 view .LVU101
 430 003e 0133     		adds	r3, r3, #1
 431 0040 0593     		str	r3, [sp, #20]
 195:Core/Src/stm32f0xx_hal_msp.c **** 
 432              		.loc 1 195 5 is_stmt 1 view .LVU102
 433 0042 9020     		movs	r0, #144
 434 0044 01A9     		add	r1, sp, #4
 435 0046 C005     		lsls	r0, r0, #23
 436 0048 FFF7FEFF 		bl	HAL_GPIO_Init
 437              	.LVL21:
 438              		.loc 1 202 1 is_stmt 0 view .LVU103
 439 004c E4E7     		b	.L21
ARM GAS  /tmp/ccViB31I.s 			page 13


 440              	.L25:
 441 004e C046     		.align	2
 442              	.L24:
 443 0050 00040040 		.word	1073742848
 444 0054 00100240 		.word	1073876992
 445              		.cfi_endproc
 446              	.LFE44:
 448              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 449              		.align	1
 450              		.global	HAL_TIM_Base_MspDeInit
 451              		.syntax unified
 452              		.code	16
 453              		.thumb_func
 454              		.fpu softvfp
 456              	HAL_TIM_Base_MspDeInit:
 457              	.LVL22:
 458              	.LFB45:
 203:Core/Src/stm32f0xx_hal_msp.c **** /**
 204:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 205:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 206:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 207:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 208:Core/Src/stm32f0xx_hal_msp.c **** */
 209:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 210:Core/Src/stm32f0xx_hal_msp.c **** {
 459              		.loc 1 210 1 is_stmt 1 view -0
 460              		.cfi_startproc
 461              		@ args = 0, pretend = 0, frame = 0
 462              		@ frame_needed = 0, uses_anonymous_args = 0
 463              		@ link register save eliminated.
 211:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 464              		.loc 1 211 3 view .LVU105
 465              		.loc 1 211 15 is_stmt 0 view .LVU106
 466 0000 0368     		ldr	r3, [r0]
 467              		.loc 1 211 5 view .LVU107
 468 0002 094A     		ldr	r2, .L31
 469 0004 9342     		cmp	r3, r2
 470 0006 03D0     		beq	.L29
 212:Core/Src/stm32f0xx_hal_msp.c ****   {
 213:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 214:Core/Src/stm32f0xx_hal_msp.c **** 
 215:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 216:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 217:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 218:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 219:Core/Src/stm32f0xx_hal_msp.c **** 
 220:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 221:Core/Src/stm32f0xx_hal_msp.c ****   }
 222:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 471              		.loc 1 222 8 is_stmt 1 view .LVU108
 472              		.loc 1 222 10 is_stmt 0 view .LVU109
 473 0008 084A     		ldr	r2, .L31+4
 474 000a 9342     		cmp	r3, r2
 475 000c 06D0     		beq	.L30
 476              	.L26:
 223:Core/Src/stm32f0xx_hal_msp.c ****   {
 224:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
ARM GAS  /tmp/ccViB31I.s 			page 14


 225:Core/Src/stm32f0xx_hal_msp.c **** 
 226:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 227:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 228:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 229:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 230:Core/Src/stm32f0xx_hal_msp.c **** 
 231:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 232:Core/Src/stm32f0xx_hal_msp.c ****   }
 233:Core/Src/stm32f0xx_hal_msp.c **** 
 234:Core/Src/stm32f0xx_hal_msp.c **** }
 477              		.loc 1 234 1 view .LVU110
 478              		@ sp needed
 479 000e 7047     		bx	lr
 480              	.L29:
 217:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 481              		.loc 1 217 5 is_stmt 1 view .LVU111
 482 0010 074A     		ldr	r2, .L31+8
 483 0012 9369     		ldr	r3, [r2, #24]
 484 0014 0749     		ldr	r1, .L31+12
 485 0016 0B40     		ands	r3, r1
 486 0018 9361     		str	r3, [r2, #24]
 487 001a F8E7     		b	.L26
 488              	.L30:
 228:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 489              		.loc 1 228 5 view .LVU112
 490 001c 044A     		ldr	r2, .L31+8
 491 001e D369     		ldr	r3, [r2, #28]
 492 0020 0221     		movs	r1, #2
 493 0022 8B43     		bics	r3, r1
 494 0024 D361     		str	r3, [r2, #28]
 495              		.loc 1 234 1 is_stmt 0 view .LVU113
 496 0026 F2E7     		b	.L26
 497              	.L32:
 498              		.align	2
 499              	.L31:
 500 0028 002C0140 		.word	1073818624
 501 002c 00040040 		.word	1073742848
 502 0030 00100240 		.word	1073876992
 503 0034 FFF7FFFF 		.word	-2049
 504              		.cfi_endproc
 505              	.LFE45:
 507              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 508              		.align	1
 509              		.global	HAL_UART_MspInit
 510              		.syntax unified
 511              		.code	16
 512              		.thumb_func
 513              		.fpu softvfp
 515              	HAL_UART_MspInit:
 516              	.LVL23:
 517              	.LFB46:
 235:Core/Src/stm32f0xx_hal_msp.c **** 
 236:Core/Src/stm32f0xx_hal_msp.c **** /**
 237:Core/Src/stm32f0xx_hal_msp.c **** * @brief UART MSP Initialization
 238:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 239:Core/Src/stm32f0xx_hal_msp.c **** * @param huart: UART handle pointer
 240:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
ARM GAS  /tmp/ccViB31I.s 			page 15


 241:Core/Src/stm32f0xx_hal_msp.c **** */
 242:Core/Src/stm32f0xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 243:Core/Src/stm32f0xx_hal_msp.c **** {
 518              		.loc 1 243 1 is_stmt 1 view -0
 519              		.cfi_startproc
 520              		@ args = 0, pretend = 0, frame = 32
 521              		@ frame_needed = 0, uses_anonymous_args = 0
 522              		.loc 1 243 1 is_stmt 0 view .LVU115
 523 0000 10B5     		push	{r4, lr}
 524              	.LCFI7:
 525              		.cfi_def_cfa_offset 8
 526              		.cfi_offset 4, -8
 527              		.cfi_offset 14, -4
 528 0002 88B0     		sub	sp, sp, #32
 529              	.LCFI8:
 530              		.cfi_def_cfa_offset 40
 531 0004 0400     		movs	r4, r0
 244:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 532              		.loc 1 244 3 is_stmt 1 view .LVU116
 533              		.loc 1 244 20 is_stmt 0 view .LVU117
 534 0006 1422     		movs	r2, #20
 535 0008 0021     		movs	r1, #0
 536 000a 03A8     		add	r0, sp, #12
 537              	.LVL24:
 538              		.loc 1 244 20 view .LVU118
 539 000c FFF7FEFF 		bl	memset
 540              	.LVL25:
 245:Core/Src/stm32f0xx_hal_msp.c ****   if(huart->Instance==USART1)
 541              		.loc 1 245 3 is_stmt 1 view .LVU119
 542              		.loc 1 245 11 is_stmt 0 view .LVU120
 543 0010 2268     		ldr	r2, [r4]
 544              		.loc 1 245 5 view .LVU121
 545 0012 184B     		ldr	r3, .L36
 546 0014 9A42     		cmp	r2, r3
 547 0016 01D0     		beq	.L35
 548              	.L33:
 246:Core/Src/stm32f0xx_hal_msp.c ****   {
 247:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 248:Core/Src/stm32f0xx_hal_msp.c **** 
 249:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 250:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 251:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 252:Core/Src/stm32f0xx_hal_msp.c **** 
 253:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 254:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 255:Core/Src/stm32f0xx_hal_msp.c ****     PA9     ------> USART1_TX
 256:Core/Src/stm32f0xx_hal_msp.c ****     PA10     ------> USART1_RX
 257:Core/Src/stm32f0xx_hal_msp.c ****     */
 258:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 259:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 260:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 261:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 262:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 263:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 264:Core/Src/stm32f0xx_hal_msp.c **** 
 265:Core/Src/stm32f0xx_hal_msp.c ****     /* USART1 interrupt Init */
 266:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
ARM GAS  /tmp/ccViB31I.s 			page 16


 267:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 268:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 269:Core/Src/stm32f0xx_hal_msp.c **** 
 270:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 271:Core/Src/stm32f0xx_hal_msp.c ****   }
 272:Core/Src/stm32f0xx_hal_msp.c **** 
 273:Core/Src/stm32f0xx_hal_msp.c **** }
 549              		.loc 1 273 1 view .LVU122
 550 0018 08B0     		add	sp, sp, #32
 551              		@ sp needed
 552              	.LVL26:
 553              		.loc 1 273 1 view .LVU123
 554 001a 10BD     		pop	{r4, pc}
 555              	.LVL27:
 556              	.L35:
 251:Core/Src/stm32f0xx_hal_msp.c **** 
 557              		.loc 1 251 5 is_stmt 1 view .LVU124
 558              	.LBB9:
 251:Core/Src/stm32f0xx_hal_msp.c **** 
 559              		.loc 1 251 5 view .LVU125
 251:Core/Src/stm32f0xx_hal_msp.c **** 
 560              		.loc 1 251 5 view .LVU126
 561 001c 164B     		ldr	r3, .L36+4
 562 001e 9969     		ldr	r1, [r3, #24]
 563 0020 8020     		movs	r0, #128
 564 0022 C001     		lsls	r0, r0, #7
 565 0024 0143     		orrs	r1, r0
 566 0026 9961     		str	r1, [r3, #24]
 251:Core/Src/stm32f0xx_hal_msp.c **** 
 567              		.loc 1 251 5 view .LVU127
 568 0028 9A69     		ldr	r2, [r3, #24]
 569 002a 0240     		ands	r2, r0
 570 002c 0192     		str	r2, [sp, #4]
 251:Core/Src/stm32f0xx_hal_msp.c **** 
 571              		.loc 1 251 5 view .LVU128
 572 002e 019A     		ldr	r2, [sp, #4]
 573              	.LBE9:
 251:Core/Src/stm32f0xx_hal_msp.c **** 
 574              		.loc 1 251 5 view .LVU129
 253:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 575              		.loc 1 253 5 view .LVU130
 576              	.LBB10:
 253:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 577              		.loc 1 253 5 view .LVU131
 253:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 578              		.loc 1 253 5 view .LVU132
 579 0030 5A69     		ldr	r2, [r3, #20]
 580 0032 8021     		movs	r1, #128
 581 0034 8902     		lsls	r1, r1, #10
 582 0036 0A43     		orrs	r2, r1
 583 0038 5A61     		str	r2, [r3, #20]
 253:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 584              		.loc 1 253 5 view .LVU133
 585 003a 5B69     		ldr	r3, [r3, #20]
 586 003c 0B40     		ands	r3, r1
 587 003e 0293     		str	r3, [sp, #8]
 253:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
ARM GAS  /tmp/ccViB31I.s 			page 17


 588              		.loc 1 253 5 view .LVU134
 589 0040 029B     		ldr	r3, [sp, #8]
 590              	.LBE10:
 253:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 591              		.loc 1 253 5 view .LVU135
 258:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 592              		.loc 1 258 5 view .LVU136
 258:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 593              		.loc 1 258 25 is_stmt 0 view .LVU137
 594 0042 C023     		movs	r3, #192
 595 0044 DB00     		lsls	r3, r3, #3
 596 0046 0393     		str	r3, [sp, #12]
 259:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 597              		.loc 1 259 5 is_stmt 1 view .LVU138
 259:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 598              		.loc 1 259 26 is_stmt 0 view .LVU139
 599 0048 0223     		movs	r3, #2
 600 004a 0493     		str	r3, [sp, #16]
 260:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 601              		.loc 1 260 5 is_stmt 1 view .LVU140
 260:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 602              		.loc 1 260 26 is_stmt 0 view .LVU141
 603 004c 0023     		movs	r3, #0
 604 004e 0593     		str	r3, [sp, #20]
 261:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 605              		.loc 1 261 5 is_stmt 1 view .LVU142
 261:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 606              		.loc 1 261 27 is_stmt 0 view .LVU143
 607 0050 0333     		adds	r3, r3, #3
 608 0052 0693     		str	r3, [sp, #24]
 262:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 609              		.loc 1 262 5 is_stmt 1 view .LVU144
 262:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 610              		.loc 1 262 31 is_stmt 0 view .LVU145
 611 0054 023B     		subs	r3, r3, #2
 612 0056 0793     		str	r3, [sp, #28]
 263:Core/Src/stm32f0xx_hal_msp.c **** 
 613              		.loc 1 263 5 is_stmt 1 view .LVU146
 614 0058 9020     		movs	r0, #144
 615 005a 03A9     		add	r1, sp, #12
 616 005c C005     		lsls	r0, r0, #23
 617 005e FFF7FEFF 		bl	HAL_GPIO_Init
 618              	.LVL28:
 266:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 619              		.loc 1 266 5 view .LVU147
 620 0062 0022     		movs	r2, #0
 621 0064 0021     		movs	r1, #0
 622 0066 1B20     		movs	r0, #27
 623 0068 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 624              	.LVL29:
 267:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 625              		.loc 1 267 5 view .LVU148
 626 006c 1B20     		movs	r0, #27
 627 006e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 628              	.LVL30:
 629              		.loc 1 273 1 is_stmt 0 view .LVU149
 630 0072 D1E7     		b	.L33
ARM GAS  /tmp/ccViB31I.s 			page 18


 631              	.L37:
 632              		.align	2
 633              	.L36:
 634 0074 00380140 		.word	1073821696
 635 0078 00100240 		.word	1073876992
 636              		.cfi_endproc
 637              	.LFE46:
 639              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 640              		.align	1
 641              		.global	HAL_UART_MspDeInit
 642              		.syntax unified
 643              		.code	16
 644              		.thumb_func
 645              		.fpu softvfp
 647              	HAL_UART_MspDeInit:
 648              	.LVL31:
 649              	.LFB47:
 274:Core/Src/stm32f0xx_hal_msp.c **** 
 275:Core/Src/stm32f0xx_hal_msp.c **** /**
 276:Core/Src/stm32f0xx_hal_msp.c **** * @brief UART MSP De-Initialization
 277:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 278:Core/Src/stm32f0xx_hal_msp.c **** * @param huart: UART handle pointer
 279:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 280:Core/Src/stm32f0xx_hal_msp.c **** */
 281:Core/Src/stm32f0xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 282:Core/Src/stm32f0xx_hal_msp.c **** {
 650              		.loc 1 282 1 is_stmt 1 view -0
 651              		.cfi_startproc
 652              		@ args = 0, pretend = 0, frame = 0
 653              		@ frame_needed = 0, uses_anonymous_args = 0
 654              		.loc 1 282 1 is_stmt 0 view .LVU151
 655 0000 10B5     		push	{r4, lr}
 656              	.LCFI9:
 657              		.cfi_def_cfa_offset 8
 658              		.cfi_offset 4, -8
 659              		.cfi_offset 14, -4
 283:Core/Src/stm32f0xx_hal_msp.c ****   if(huart->Instance==USART1)
 660              		.loc 1 283 3 is_stmt 1 view .LVU152
 661              		.loc 1 283 11 is_stmt 0 view .LVU153
 662 0002 0268     		ldr	r2, [r0]
 663              		.loc 1 283 5 view .LVU154
 664 0004 094B     		ldr	r3, .L41
 665 0006 9A42     		cmp	r2, r3
 666 0008 00D0     		beq	.L40
 667              	.LVL32:
 668              	.L38:
 284:Core/Src/stm32f0xx_hal_msp.c ****   {
 285:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 286:Core/Src/stm32f0xx_hal_msp.c **** 
 287:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 288:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 289:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 290:Core/Src/stm32f0xx_hal_msp.c **** 
 291:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 292:Core/Src/stm32f0xx_hal_msp.c ****     PA9     ------> USART1_TX
 293:Core/Src/stm32f0xx_hal_msp.c ****     PA10     ------> USART1_RX
 294:Core/Src/stm32f0xx_hal_msp.c ****     */
ARM GAS  /tmp/ccViB31I.s 			page 19


 295:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 296:Core/Src/stm32f0xx_hal_msp.c **** 
 297:Core/Src/stm32f0xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 298:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 299:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 300:Core/Src/stm32f0xx_hal_msp.c **** 
 301:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 302:Core/Src/stm32f0xx_hal_msp.c ****   }
 303:Core/Src/stm32f0xx_hal_msp.c **** 
 304:Core/Src/stm32f0xx_hal_msp.c **** }
 669              		.loc 1 304 1 view .LVU155
 670              		@ sp needed
 671 000a 10BD     		pop	{r4, pc}
 672              	.LVL33:
 673              	.L40:
 289:Core/Src/stm32f0xx_hal_msp.c **** 
 674              		.loc 1 289 5 is_stmt 1 view .LVU156
 675 000c 084A     		ldr	r2, .L41+4
 676 000e 9369     		ldr	r3, [r2, #24]
 677 0010 0849     		ldr	r1, .L41+8
 678 0012 0B40     		ands	r3, r1
 679 0014 9361     		str	r3, [r2, #24]
 295:Core/Src/stm32f0xx_hal_msp.c **** 
 680              		.loc 1 295 5 view .LVU157
 681 0016 C021     		movs	r1, #192
 682 0018 9020     		movs	r0, #144
 683              	.LVL34:
 295:Core/Src/stm32f0xx_hal_msp.c **** 
 684              		.loc 1 295 5 is_stmt 0 view .LVU158
 685 001a C900     		lsls	r1, r1, #3
 686 001c C005     		lsls	r0, r0, #23
 687 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 688              	.LVL35:
 298:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 689              		.loc 1 298 5 is_stmt 1 view .LVU159
 690 0022 1B20     		movs	r0, #27
 691 0024 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 692              	.LVL36:
 693              		.loc 1 304 1 is_stmt 0 view .LVU160
 694 0028 EFE7     		b	.L38
 695              	.L42:
 696 002a C046     		.align	2
 697              	.L41:
 698 002c 00380140 		.word	1073821696
 699 0030 00100240 		.word	1073876992
 700 0034 FFBFFFFF 		.word	-16385
 701              		.cfi_endproc
 702              	.LFE47:
 704              		.text
 705              	.Letext0:
 706              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 707              		.file 3 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h"
 708              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f070xb.h"
 709              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h"
 710              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 711              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 712              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
ARM GAS  /tmp/ccViB31I.s 			page 20


 713              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_adc.h"
 714              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 715              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_uart.h"
 716              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 717              		.file 13 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
 718              		.file 14 "<built-in>"
ARM GAS  /tmp/ccViB31I.s 			page 21


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f0xx_hal_msp.c
     /tmp/ccViB31I.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccViB31I.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccViB31I.s:76     .text.HAL_MspInit:000000000000002c $d
     /tmp/ccViB31I.s:81     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/ccViB31I.s:88     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/ccViB31I.s:189    .text.HAL_ADC_MspInit:000000000000005c $d
     /tmp/ccViB31I.s:195    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/ccViB31I.s:202    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/ccViB31I.s:248    .text.HAL_ADC_MspDeInit:0000000000000024 $d
     /tmp/ccViB31I.s:255    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccViB31I.s:262    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccViB31I.s:339    .text.HAL_TIM_Base_MspInit:0000000000000040 $d
     /tmp/ccViB31I.s:346    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccViB31I.s:353    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccViB31I.s:443    .text.HAL_TIM_MspPostInit:0000000000000050 $d
     /tmp/ccViB31I.s:449    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccViB31I.s:456    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccViB31I.s:500    .text.HAL_TIM_Base_MspDeInit:0000000000000028 $d
     /tmp/ccViB31I.s:508    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccViB31I.s:515    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccViB31I.s:634    .text.HAL_UART_MspInit:0000000000000074 $d
     /tmp/ccViB31I.s:640    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccViB31I.s:647    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccViB31I.s:698    .text.HAL_UART_MspDeInit:000000000000002c $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
