
ProvaPID-IMU_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cd3c  081002a0  081002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000072c  0810cfe0  0810cfe0  0001cfe0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0810d70c  0810d70c  0001d70c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0810d714  0810d714  0001d714  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0810d718  0810d718  0001d718  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001f4  10000000  0810d71c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000001dc  100001f4  0810d910  000201f4  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  100003d0  0810d910  000203d0  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001ce69  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003214  00000000  00000000  0003d08d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001640  00000000  00000000  000402a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000014e8  00000000  00000000  000418e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003ceb0  00000000  00000000  00042dd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001d17e  00000000  00000000  0007fc80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0018bc1a  00000000  00000000  0009cdfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  00228a18  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000074e0  00000000  00000000  00228a68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	; (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	; (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	; (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	100001f4 	.word	0x100001f4
 81002bc:	00000000 	.word	0x00000000
 81002c0:	0810cfc4 	.word	0x0810cfc4

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	; (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	; (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	; (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	100001f8 	.word	0x100001f8
 81002dc:	0810cfc4 	.word	0x0810cfc4

081002e0 <strlen>:
 81002e0:	4603      	mov	r3, r0
 81002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 81002e6:	2a00      	cmp	r2, #0
 81002e8:	d1fb      	bne.n	81002e2 <strlen+0x2>
 81002ea:	1a18      	subs	r0, r3, r0
 81002ec:	3801      	subs	r0, #1
 81002ee:	4770      	bx	lr

081002f0 <memchr>:
 81002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 81002f4:	2a10      	cmp	r2, #16
 81002f6:	db2b      	blt.n	8100350 <memchr+0x60>
 81002f8:	f010 0f07 	tst.w	r0, #7
 81002fc:	d008      	beq.n	8100310 <memchr+0x20>
 81002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100302:	3a01      	subs	r2, #1
 8100304:	428b      	cmp	r3, r1
 8100306:	d02d      	beq.n	8100364 <memchr+0x74>
 8100308:	f010 0f07 	tst.w	r0, #7
 810030c:	b342      	cbz	r2, 8100360 <memchr+0x70>
 810030e:	d1f6      	bne.n	81002fe <memchr+0xe>
 8100310:	b4f0      	push	{r4, r5, r6, r7}
 8100312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810031a:	f022 0407 	bic.w	r4, r2, #7
 810031e:	f07f 0700 	mvns.w	r7, #0
 8100322:	2300      	movs	r3, #0
 8100324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8100328:	3c08      	subs	r4, #8
 810032a:	ea85 0501 	eor.w	r5, r5, r1
 810032e:	ea86 0601 	eor.w	r6, r6, r1
 8100332:	fa85 f547 	uadd8	r5, r5, r7
 8100336:	faa3 f587 	sel	r5, r3, r7
 810033a:	fa86 f647 	uadd8	r6, r6, r7
 810033e:	faa5 f687 	sel	r6, r5, r7
 8100342:	b98e      	cbnz	r6, 8100368 <memchr+0x78>
 8100344:	d1ee      	bne.n	8100324 <memchr+0x34>
 8100346:	bcf0      	pop	{r4, r5, r6, r7}
 8100348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 810034c:	f002 0207 	and.w	r2, r2, #7
 8100350:	b132      	cbz	r2, 8100360 <memchr+0x70>
 8100352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100356:	3a01      	subs	r2, #1
 8100358:	ea83 0301 	eor.w	r3, r3, r1
 810035c:	b113      	cbz	r3, 8100364 <memchr+0x74>
 810035e:	d1f8      	bne.n	8100352 <memchr+0x62>
 8100360:	2000      	movs	r0, #0
 8100362:	4770      	bx	lr
 8100364:	3801      	subs	r0, #1
 8100366:	4770      	bx	lr
 8100368:	2d00      	cmp	r5, #0
 810036a:	bf06      	itte	eq
 810036c:	4635      	moveq	r5, r6
 810036e:	3803      	subeq	r0, #3
 8100370:	3807      	subne	r0, #7
 8100372:	f015 0f01 	tst.w	r5, #1
 8100376:	d107      	bne.n	8100388 <memchr+0x98>
 8100378:	3001      	adds	r0, #1
 810037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 810037e:	bf02      	ittt	eq
 8100380:	3001      	addeq	r0, #1
 8100382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8100386:	3001      	addeq	r0, #1
 8100388:	bcf0      	pop	{r4, r5, r6, r7}
 810038a:	3801      	subs	r0, #1
 810038c:	4770      	bx	lr
 810038e:	bf00      	nop

08100390 <__aeabi_drsub>:
 8100390:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8100394:	e002      	b.n	810039c <__adddf3>
 8100396:	bf00      	nop

08100398 <__aeabi_dsub>:
 8100398:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0810039c <__adddf3>:
 810039c:	b530      	push	{r4, r5, lr}
 810039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 81003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 81003a6:	ea94 0f05 	teq	r4, r5
 81003aa:	bf08      	it	eq
 81003ac:	ea90 0f02 	teqeq	r0, r2
 81003b0:	bf1f      	itttt	ne
 81003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 81003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 81003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 81003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81003c2:	f000 80e2 	beq.w	810058a <__adddf3+0x1ee>
 81003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 81003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 81003ce:	bfb8      	it	lt
 81003d0:	426d      	neglt	r5, r5
 81003d2:	dd0c      	ble.n	81003ee <__adddf3+0x52>
 81003d4:	442c      	add	r4, r5
 81003d6:	ea80 0202 	eor.w	r2, r0, r2
 81003da:	ea81 0303 	eor.w	r3, r1, r3
 81003de:	ea82 0000 	eor.w	r0, r2, r0
 81003e2:	ea83 0101 	eor.w	r1, r3, r1
 81003e6:	ea80 0202 	eor.w	r2, r0, r2
 81003ea:	ea81 0303 	eor.w	r3, r1, r3
 81003ee:	2d36      	cmp	r5, #54	; 0x36
 81003f0:	bf88      	it	hi
 81003f2:	bd30      	pophi	{r4, r5, pc}
 81003f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 81003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 81003fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8100400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8100404:	d002      	beq.n	810040c <__adddf3+0x70>
 8100406:	4240      	negs	r0, r0
 8100408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 810040c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8100410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8100418:	d002      	beq.n	8100420 <__adddf3+0x84>
 810041a:	4252      	negs	r2, r2
 810041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100420:	ea94 0f05 	teq	r4, r5
 8100424:	f000 80a7 	beq.w	8100576 <__adddf3+0x1da>
 8100428:	f1a4 0401 	sub.w	r4, r4, #1
 810042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8100430:	db0d      	blt.n	810044e <__adddf3+0xb2>
 8100432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8100436:	fa22 f205 	lsr.w	r2, r2, r5
 810043a:	1880      	adds	r0, r0, r2
 810043c:	f141 0100 	adc.w	r1, r1, #0
 8100440:	fa03 f20e 	lsl.w	r2, r3, lr
 8100444:	1880      	adds	r0, r0, r2
 8100446:	fa43 f305 	asr.w	r3, r3, r5
 810044a:	4159      	adcs	r1, r3
 810044c:	e00e      	b.n	810046c <__adddf3+0xd0>
 810044e:	f1a5 0520 	sub.w	r5, r5, #32
 8100452:	f10e 0e20 	add.w	lr, lr, #32
 8100456:	2a01      	cmp	r2, #1
 8100458:	fa03 fc0e 	lsl.w	ip, r3, lr
 810045c:	bf28      	it	cs
 810045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8100462:	fa43 f305 	asr.w	r3, r3, r5
 8100466:	18c0      	adds	r0, r0, r3
 8100468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 810046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8100470:	d507      	bpl.n	8100482 <__adddf3+0xe6>
 8100472:	f04f 0e00 	mov.w	lr, #0
 8100476:	f1dc 0c00 	rsbs	ip, ip, #0
 810047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 810047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8100482:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8100486:	d31b      	bcc.n	81004c0 <__adddf3+0x124>
 8100488:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 810048c:	d30c      	bcc.n	81004a8 <__adddf3+0x10c>
 810048e:	0849      	lsrs	r1, r1, #1
 8100490:	ea5f 0030 	movs.w	r0, r0, rrx
 8100494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8100498:	f104 0401 	add.w	r4, r4, #1
 810049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 81004a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 81004a4:	f080 809a 	bcs.w	81005dc <__adddf3+0x240>
 81004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 81004ac:	bf08      	it	eq
 81004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 81004b2:	f150 0000 	adcs.w	r0, r0, #0
 81004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81004ba:	ea41 0105 	orr.w	r1, r1, r5
 81004be:	bd30      	pop	{r4, r5, pc}
 81004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 81004c4:	4140      	adcs	r0, r0
 81004c6:	eb41 0101 	adc.w	r1, r1, r1
 81004ca:	3c01      	subs	r4, #1
 81004cc:	bf28      	it	cs
 81004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 81004d2:	d2e9      	bcs.n	81004a8 <__adddf3+0x10c>
 81004d4:	f091 0f00 	teq	r1, #0
 81004d8:	bf04      	itt	eq
 81004da:	4601      	moveq	r1, r0
 81004dc:	2000      	moveq	r0, #0
 81004de:	fab1 f381 	clz	r3, r1
 81004e2:	bf08      	it	eq
 81004e4:	3320      	addeq	r3, #32
 81004e6:	f1a3 030b 	sub.w	r3, r3, #11
 81004ea:	f1b3 0220 	subs.w	r2, r3, #32
 81004ee:	da0c      	bge.n	810050a <__adddf3+0x16e>
 81004f0:	320c      	adds	r2, #12
 81004f2:	dd08      	ble.n	8100506 <__adddf3+0x16a>
 81004f4:	f102 0c14 	add.w	ip, r2, #20
 81004f8:	f1c2 020c 	rsb	r2, r2, #12
 81004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8100500:	fa21 f102 	lsr.w	r1, r1, r2
 8100504:	e00c      	b.n	8100520 <__adddf3+0x184>
 8100506:	f102 0214 	add.w	r2, r2, #20
 810050a:	bfd8      	it	le
 810050c:	f1c2 0c20 	rsble	ip, r2, #32
 8100510:	fa01 f102 	lsl.w	r1, r1, r2
 8100514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8100518:	bfdc      	itt	le
 810051a:	ea41 010c 	orrle.w	r1, r1, ip
 810051e:	4090      	lslle	r0, r2
 8100520:	1ae4      	subs	r4, r4, r3
 8100522:	bfa2      	ittt	ge
 8100524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8100528:	4329      	orrge	r1, r5
 810052a:	bd30      	popge	{r4, r5, pc}
 810052c:	ea6f 0404 	mvn.w	r4, r4
 8100530:	3c1f      	subs	r4, #31
 8100532:	da1c      	bge.n	810056e <__adddf3+0x1d2>
 8100534:	340c      	adds	r4, #12
 8100536:	dc0e      	bgt.n	8100556 <__adddf3+0x1ba>
 8100538:	f104 0414 	add.w	r4, r4, #20
 810053c:	f1c4 0220 	rsb	r2, r4, #32
 8100540:	fa20 f004 	lsr.w	r0, r0, r4
 8100544:	fa01 f302 	lsl.w	r3, r1, r2
 8100548:	ea40 0003 	orr.w	r0, r0, r3
 810054c:	fa21 f304 	lsr.w	r3, r1, r4
 8100550:	ea45 0103 	orr.w	r1, r5, r3
 8100554:	bd30      	pop	{r4, r5, pc}
 8100556:	f1c4 040c 	rsb	r4, r4, #12
 810055a:	f1c4 0220 	rsb	r2, r4, #32
 810055e:	fa20 f002 	lsr.w	r0, r0, r2
 8100562:	fa01 f304 	lsl.w	r3, r1, r4
 8100566:	ea40 0003 	orr.w	r0, r0, r3
 810056a:	4629      	mov	r1, r5
 810056c:	bd30      	pop	{r4, r5, pc}
 810056e:	fa21 f004 	lsr.w	r0, r1, r4
 8100572:	4629      	mov	r1, r5
 8100574:	bd30      	pop	{r4, r5, pc}
 8100576:	f094 0f00 	teq	r4, #0
 810057a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 810057e:	bf06      	itte	eq
 8100580:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8100584:	3401      	addeq	r4, #1
 8100586:	3d01      	subne	r5, #1
 8100588:	e74e      	b.n	8100428 <__adddf3+0x8c>
 810058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 810058e:	bf18      	it	ne
 8100590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8100594:	d029      	beq.n	81005ea <__adddf3+0x24e>
 8100596:	ea94 0f05 	teq	r4, r5
 810059a:	bf08      	it	eq
 810059c:	ea90 0f02 	teqeq	r0, r2
 81005a0:	d005      	beq.n	81005ae <__adddf3+0x212>
 81005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 81005a6:	bf04      	itt	eq
 81005a8:	4619      	moveq	r1, r3
 81005aa:	4610      	moveq	r0, r2
 81005ac:	bd30      	pop	{r4, r5, pc}
 81005ae:	ea91 0f03 	teq	r1, r3
 81005b2:	bf1e      	ittt	ne
 81005b4:	2100      	movne	r1, #0
 81005b6:	2000      	movne	r0, #0
 81005b8:	bd30      	popne	{r4, r5, pc}
 81005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 81005be:	d105      	bne.n	81005cc <__adddf3+0x230>
 81005c0:	0040      	lsls	r0, r0, #1
 81005c2:	4149      	adcs	r1, r1
 81005c4:	bf28      	it	cs
 81005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 81005ca:	bd30      	pop	{r4, r5, pc}
 81005cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 81005d0:	bf3c      	itt	cc
 81005d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 81005d6:	bd30      	popcc	{r4, r5, pc}
 81005d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 81005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 81005e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 81005e4:	f04f 0000 	mov.w	r0, #0
 81005e8:	bd30      	pop	{r4, r5, pc}
 81005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 81005ee:	bf1a      	itte	ne
 81005f0:	4619      	movne	r1, r3
 81005f2:	4610      	movne	r0, r2
 81005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 81005f8:	bf1c      	itt	ne
 81005fa:	460b      	movne	r3, r1
 81005fc:	4602      	movne	r2, r0
 81005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100602:	bf06      	itte	eq
 8100604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8100608:	ea91 0f03 	teqeq	r1, r3
 810060c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8100610:	bd30      	pop	{r4, r5, pc}
 8100612:	bf00      	nop

08100614 <__aeabi_ui2d>:
 8100614:	f090 0f00 	teq	r0, #0
 8100618:	bf04      	itt	eq
 810061a:	2100      	moveq	r1, #0
 810061c:	4770      	bxeq	lr
 810061e:	b530      	push	{r4, r5, lr}
 8100620:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100624:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100628:	f04f 0500 	mov.w	r5, #0
 810062c:	f04f 0100 	mov.w	r1, #0
 8100630:	e750      	b.n	81004d4 <__adddf3+0x138>
 8100632:	bf00      	nop

08100634 <__aeabi_i2d>:
 8100634:	f090 0f00 	teq	r0, #0
 8100638:	bf04      	itt	eq
 810063a:	2100      	moveq	r1, #0
 810063c:	4770      	bxeq	lr
 810063e:	b530      	push	{r4, r5, lr}
 8100640:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100644:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100648:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 810064c:	bf48      	it	mi
 810064e:	4240      	negmi	r0, r0
 8100650:	f04f 0100 	mov.w	r1, #0
 8100654:	e73e      	b.n	81004d4 <__adddf3+0x138>
 8100656:	bf00      	nop

08100658 <__aeabi_f2d>:
 8100658:	0042      	lsls	r2, r0, #1
 810065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 810065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8100662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8100666:	bf1f      	itttt	ne
 8100668:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 810066c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8100670:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8100674:	4770      	bxne	lr
 8100676:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 810067a:	bf08      	it	eq
 810067c:	4770      	bxeq	lr
 810067e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8100682:	bf04      	itt	eq
 8100684:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8100688:	4770      	bxeq	lr
 810068a:	b530      	push	{r4, r5, lr}
 810068c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8100690:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8100694:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8100698:	e71c      	b.n	81004d4 <__adddf3+0x138>
 810069a:	bf00      	nop

0810069c <__aeabi_ul2d>:
 810069c:	ea50 0201 	orrs.w	r2, r0, r1
 81006a0:	bf08      	it	eq
 81006a2:	4770      	bxeq	lr
 81006a4:	b530      	push	{r4, r5, lr}
 81006a6:	f04f 0500 	mov.w	r5, #0
 81006aa:	e00a      	b.n	81006c2 <__aeabi_l2d+0x16>

081006ac <__aeabi_l2d>:
 81006ac:	ea50 0201 	orrs.w	r2, r0, r1
 81006b0:	bf08      	it	eq
 81006b2:	4770      	bxeq	lr
 81006b4:	b530      	push	{r4, r5, lr}
 81006b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 81006ba:	d502      	bpl.n	81006c2 <__aeabi_l2d+0x16>
 81006bc:	4240      	negs	r0, r0
 81006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 81006c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 81006c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 81006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 81006ce:	f43f aed8 	beq.w	8100482 <__adddf3+0xe6>
 81006d2:	f04f 0203 	mov.w	r2, #3
 81006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006da:	bf18      	it	ne
 81006dc:	3203      	addne	r2, #3
 81006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006e2:	bf18      	it	ne
 81006e4:	3203      	addne	r2, #3
 81006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 81006ea:	f1c2 0320 	rsb	r3, r2, #32
 81006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 81006f2:	fa20 f002 	lsr.w	r0, r0, r2
 81006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 81006fa:	ea40 000e 	orr.w	r0, r0, lr
 81006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8100702:	4414      	add	r4, r2
 8100704:	e6bd      	b.n	8100482 <__adddf3+0xe6>
 8100706:	bf00      	nop

08100708 <__aeabi_dmul>:
 8100708:	b570      	push	{r4, r5, r6, lr}
 810070a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 810070e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8100712:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8100716:	bf1d      	ittte	ne
 8100718:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 810071c:	ea94 0f0c 	teqne	r4, ip
 8100720:	ea95 0f0c 	teqne	r5, ip
 8100724:	f000 f8de 	bleq	81008e4 <__aeabi_dmul+0x1dc>
 8100728:	442c      	add	r4, r5
 810072a:	ea81 0603 	eor.w	r6, r1, r3
 810072e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8100732:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8100736:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 810073a:	bf18      	it	ne
 810073c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8100740:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100744:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8100748:	d038      	beq.n	81007bc <__aeabi_dmul+0xb4>
 810074a:	fba0 ce02 	umull	ip, lr, r0, r2
 810074e:	f04f 0500 	mov.w	r5, #0
 8100752:	fbe1 e502 	umlal	lr, r5, r1, r2
 8100756:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 810075a:	fbe0 e503 	umlal	lr, r5, r0, r3
 810075e:	f04f 0600 	mov.w	r6, #0
 8100762:	fbe1 5603 	umlal	r5, r6, r1, r3
 8100766:	f09c 0f00 	teq	ip, #0
 810076a:	bf18      	it	ne
 810076c:	f04e 0e01 	orrne.w	lr, lr, #1
 8100770:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8100774:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8100778:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 810077c:	d204      	bcs.n	8100788 <__aeabi_dmul+0x80>
 810077e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8100782:	416d      	adcs	r5, r5
 8100784:	eb46 0606 	adc.w	r6, r6, r6
 8100788:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 810078c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8100790:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8100794:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8100798:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 810079c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 81007a0:	bf88      	it	hi
 81007a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 81007a6:	d81e      	bhi.n	81007e6 <__aeabi_dmul+0xde>
 81007a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 81007ac:	bf08      	it	eq
 81007ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 81007b2:	f150 0000 	adcs.w	r0, r0, #0
 81007b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81007ba:	bd70      	pop	{r4, r5, r6, pc}
 81007bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 81007c0:	ea46 0101 	orr.w	r1, r6, r1
 81007c4:	ea40 0002 	orr.w	r0, r0, r2
 81007c8:	ea81 0103 	eor.w	r1, r1, r3
 81007cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 81007d0:	bfc2      	ittt	gt
 81007d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 81007d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 81007da:	bd70      	popgt	{r4, r5, r6, pc}
 81007dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 81007e0:	f04f 0e00 	mov.w	lr, #0
 81007e4:	3c01      	subs	r4, #1
 81007e6:	f300 80ab 	bgt.w	8100940 <__aeabi_dmul+0x238>
 81007ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 81007ee:	bfde      	ittt	le
 81007f0:	2000      	movle	r0, #0
 81007f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 81007f6:	bd70      	pople	{r4, r5, r6, pc}
 81007f8:	f1c4 0400 	rsb	r4, r4, #0
 81007fc:	3c20      	subs	r4, #32
 81007fe:	da35      	bge.n	810086c <__aeabi_dmul+0x164>
 8100800:	340c      	adds	r4, #12
 8100802:	dc1b      	bgt.n	810083c <__aeabi_dmul+0x134>
 8100804:	f104 0414 	add.w	r4, r4, #20
 8100808:	f1c4 0520 	rsb	r5, r4, #32
 810080c:	fa00 f305 	lsl.w	r3, r0, r5
 8100810:	fa20 f004 	lsr.w	r0, r0, r4
 8100814:	fa01 f205 	lsl.w	r2, r1, r5
 8100818:	ea40 0002 	orr.w	r0, r0, r2
 810081c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8100820:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8100824:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8100828:	fa21 f604 	lsr.w	r6, r1, r4
 810082c:	eb42 0106 	adc.w	r1, r2, r6
 8100830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100834:	bf08      	it	eq
 8100836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810083a:	bd70      	pop	{r4, r5, r6, pc}
 810083c:	f1c4 040c 	rsb	r4, r4, #12
 8100840:	f1c4 0520 	rsb	r5, r4, #32
 8100844:	fa00 f304 	lsl.w	r3, r0, r4
 8100848:	fa20 f005 	lsr.w	r0, r0, r5
 810084c:	fa01 f204 	lsl.w	r2, r1, r4
 8100850:	ea40 0002 	orr.w	r0, r0, r2
 8100854:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100858:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 810085c:	f141 0100 	adc.w	r1, r1, #0
 8100860:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100864:	bf08      	it	eq
 8100866:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810086a:	bd70      	pop	{r4, r5, r6, pc}
 810086c:	f1c4 0520 	rsb	r5, r4, #32
 8100870:	fa00 f205 	lsl.w	r2, r0, r5
 8100874:	ea4e 0e02 	orr.w	lr, lr, r2
 8100878:	fa20 f304 	lsr.w	r3, r0, r4
 810087c:	fa01 f205 	lsl.w	r2, r1, r5
 8100880:	ea43 0302 	orr.w	r3, r3, r2
 8100884:	fa21 f004 	lsr.w	r0, r1, r4
 8100888:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 810088c:	fa21 f204 	lsr.w	r2, r1, r4
 8100890:	ea20 0002 	bic.w	r0, r0, r2
 8100894:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8100898:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 810089c:	bf08      	it	eq
 810089e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 81008a2:	bd70      	pop	{r4, r5, r6, pc}
 81008a4:	f094 0f00 	teq	r4, #0
 81008a8:	d10f      	bne.n	81008ca <__aeabi_dmul+0x1c2>
 81008aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 81008ae:	0040      	lsls	r0, r0, #1
 81008b0:	eb41 0101 	adc.w	r1, r1, r1
 81008b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 81008b8:	bf08      	it	eq
 81008ba:	3c01      	subeq	r4, #1
 81008bc:	d0f7      	beq.n	81008ae <__aeabi_dmul+0x1a6>
 81008be:	ea41 0106 	orr.w	r1, r1, r6
 81008c2:	f095 0f00 	teq	r5, #0
 81008c6:	bf18      	it	ne
 81008c8:	4770      	bxne	lr
 81008ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 81008ce:	0052      	lsls	r2, r2, #1
 81008d0:	eb43 0303 	adc.w	r3, r3, r3
 81008d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 81008d8:	bf08      	it	eq
 81008da:	3d01      	subeq	r5, #1
 81008dc:	d0f7      	beq.n	81008ce <__aeabi_dmul+0x1c6>
 81008de:	ea43 0306 	orr.w	r3, r3, r6
 81008e2:	4770      	bx	lr
 81008e4:	ea94 0f0c 	teq	r4, ip
 81008e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 81008ec:	bf18      	it	ne
 81008ee:	ea95 0f0c 	teqne	r5, ip
 81008f2:	d00c      	beq.n	810090e <__aeabi_dmul+0x206>
 81008f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 81008f8:	bf18      	it	ne
 81008fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 81008fe:	d1d1      	bne.n	81008a4 <__aeabi_dmul+0x19c>
 8100900:	ea81 0103 	eor.w	r1, r1, r3
 8100904:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100908:	f04f 0000 	mov.w	r0, #0
 810090c:	bd70      	pop	{r4, r5, r6, pc}
 810090e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100912:	bf06      	itte	eq
 8100914:	4610      	moveq	r0, r2
 8100916:	4619      	moveq	r1, r3
 8100918:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 810091c:	d019      	beq.n	8100952 <__aeabi_dmul+0x24a>
 810091e:	ea94 0f0c 	teq	r4, ip
 8100922:	d102      	bne.n	810092a <__aeabi_dmul+0x222>
 8100924:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8100928:	d113      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810092a:	ea95 0f0c 	teq	r5, ip
 810092e:	d105      	bne.n	810093c <__aeabi_dmul+0x234>
 8100930:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8100934:	bf1c      	itt	ne
 8100936:	4610      	movne	r0, r2
 8100938:	4619      	movne	r1, r3
 810093a:	d10a      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810093c:	ea81 0103 	eor.w	r1, r1, r3
 8100940:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100944:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8100948:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 810094c:	f04f 0000 	mov.w	r0, #0
 8100950:	bd70      	pop	{r4, r5, r6, pc}
 8100952:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8100956:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 810095a:	bd70      	pop	{r4, r5, r6, pc}

0810095c <__aeabi_ddiv>:
 810095c:	b570      	push	{r4, r5, r6, lr}
 810095e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8100962:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8100966:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 810096a:	bf1d      	ittte	ne
 810096c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8100970:	ea94 0f0c 	teqne	r4, ip
 8100974:	ea95 0f0c 	teqne	r5, ip
 8100978:	f000 f8a7 	bleq	8100aca <__aeabi_ddiv+0x16e>
 810097c:	eba4 0405 	sub.w	r4, r4, r5
 8100980:	ea81 0e03 	eor.w	lr, r1, r3
 8100984:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100988:	ea4f 3101 	mov.w	r1, r1, lsl #12
 810098c:	f000 8088 	beq.w	8100aa0 <__aeabi_ddiv+0x144>
 8100990:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100994:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8100998:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 810099c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 81009a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 81009a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 81009a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 81009ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 81009b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 81009b4:	429d      	cmp	r5, r3
 81009b6:	bf08      	it	eq
 81009b8:	4296      	cmpeq	r6, r2
 81009ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 81009be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 81009c2:	d202      	bcs.n	81009ca <__aeabi_ddiv+0x6e>
 81009c4:	085b      	lsrs	r3, r3, #1
 81009c6:	ea4f 0232 	mov.w	r2, r2, rrx
 81009ca:	1ab6      	subs	r6, r6, r2
 81009cc:	eb65 0503 	sbc.w	r5, r5, r3
 81009d0:	085b      	lsrs	r3, r3, #1
 81009d2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 81009da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 81009de:	ebb6 0e02 	subs.w	lr, r6, r2
 81009e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009e6:	bf22      	ittt	cs
 81009e8:	1ab6      	subcs	r6, r6, r2
 81009ea:	4675      	movcs	r5, lr
 81009ec:	ea40 000c 	orrcs.w	r0, r0, ip
 81009f0:	085b      	lsrs	r3, r3, #1
 81009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009f6:	ebb6 0e02 	subs.w	lr, r6, r2
 81009fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009fe:	bf22      	ittt	cs
 8100a00:	1ab6      	subcs	r6, r6, r2
 8100a02:	4675      	movcs	r5, lr
 8100a04:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8100a08:	085b      	lsrs	r3, r3, #1
 8100a0a:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a0e:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a12:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a16:	bf22      	ittt	cs
 8100a18:	1ab6      	subcs	r6, r6, r2
 8100a1a:	4675      	movcs	r5, lr
 8100a1c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8100a20:	085b      	lsrs	r3, r3, #1
 8100a22:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a26:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a2a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a2e:	bf22      	ittt	cs
 8100a30:	1ab6      	subcs	r6, r6, r2
 8100a32:	4675      	movcs	r5, lr
 8100a34:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8100a38:	ea55 0e06 	orrs.w	lr, r5, r6
 8100a3c:	d018      	beq.n	8100a70 <__aeabi_ddiv+0x114>
 8100a3e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8100a42:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8100a46:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8100a4a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8100a4e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8100a52:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8100a56:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8100a5a:	d1c0      	bne.n	81009de <__aeabi_ddiv+0x82>
 8100a5c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8100a60:	d10b      	bne.n	8100a7a <__aeabi_ddiv+0x11e>
 8100a62:	ea41 0100 	orr.w	r1, r1, r0
 8100a66:	f04f 0000 	mov.w	r0, #0
 8100a6a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8100a6e:	e7b6      	b.n	81009de <__aeabi_ddiv+0x82>
 8100a70:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8100a74:	bf04      	itt	eq
 8100a76:	4301      	orreq	r1, r0
 8100a78:	2000      	moveq	r0, #0
 8100a7a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8100a7e:	bf88      	it	hi
 8100a80:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8100a84:	f63f aeaf 	bhi.w	81007e6 <__aeabi_dmul+0xde>
 8100a88:	ebb5 0c03 	subs.w	ip, r5, r3
 8100a8c:	bf04      	itt	eq
 8100a8e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8100a92:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8100a96:	f150 0000 	adcs.w	r0, r0, #0
 8100a9a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8100a9e:	bd70      	pop	{r4, r5, r6, pc}
 8100aa0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8100aa4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8100aa8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8100aac:	bfc2      	ittt	gt
 8100aae:	ebd4 050c 	rsbsgt	r5, r4, ip
 8100ab2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8100ab6:	bd70      	popgt	{r4, r5, r6, pc}
 8100ab8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100abc:	f04f 0e00 	mov.w	lr, #0
 8100ac0:	3c01      	subs	r4, #1
 8100ac2:	e690      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100ac4:	ea45 0e06 	orr.w	lr, r5, r6
 8100ac8:	e68d      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100aca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8100ace:	ea94 0f0c 	teq	r4, ip
 8100ad2:	bf08      	it	eq
 8100ad4:	ea95 0f0c 	teqeq	r5, ip
 8100ad8:	f43f af3b 	beq.w	8100952 <__aeabi_dmul+0x24a>
 8100adc:	ea94 0f0c 	teq	r4, ip
 8100ae0:	d10a      	bne.n	8100af8 <__aeabi_ddiv+0x19c>
 8100ae2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100ae6:	f47f af34 	bne.w	8100952 <__aeabi_dmul+0x24a>
 8100aea:	ea95 0f0c 	teq	r5, ip
 8100aee:	f47f af25 	bne.w	810093c <__aeabi_dmul+0x234>
 8100af2:	4610      	mov	r0, r2
 8100af4:	4619      	mov	r1, r3
 8100af6:	e72c      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100af8:	ea95 0f0c 	teq	r5, ip
 8100afc:	d106      	bne.n	8100b0c <__aeabi_ddiv+0x1b0>
 8100afe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100b02:	f43f aefd 	beq.w	8100900 <__aeabi_dmul+0x1f8>
 8100b06:	4610      	mov	r0, r2
 8100b08:	4619      	mov	r1, r3
 8100b0a:	e722      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100b0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100b10:	bf18      	it	ne
 8100b12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8100b16:	f47f aec5 	bne.w	81008a4 <__aeabi_dmul+0x19c>
 8100b1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8100b1e:	f47f af0d 	bne.w	810093c <__aeabi_dmul+0x234>
 8100b22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8100b26:	f47f aeeb 	bne.w	8100900 <__aeabi_dmul+0x1f8>
 8100b2a:	e712      	b.n	8100952 <__aeabi_dmul+0x24a>

08100b2c <__gedf2>:
 8100b2c:	f04f 3cff 	mov.w	ip, #4294967295
 8100b30:	e006      	b.n	8100b40 <__cmpdf2+0x4>
 8100b32:	bf00      	nop

08100b34 <__ledf2>:
 8100b34:	f04f 0c01 	mov.w	ip, #1
 8100b38:	e002      	b.n	8100b40 <__cmpdf2+0x4>
 8100b3a:	bf00      	nop

08100b3c <__cmpdf2>:
 8100b3c:	f04f 0c01 	mov.w	ip, #1
 8100b40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8100b44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100b50:	bf18      	it	ne
 8100b52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8100b56:	d01b      	beq.n	8100b90 <__cmpdf2+0x54>
 8100b58:	b001      	add	sp, #4
 8100b5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8100b5e:	bf0c      	ite	eq
 8100b60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8100b64:	ea91 0f03 	teqne	r1, r3
 8100b68:	bf02      	ittt	eq
 8100b6a:	ea90 0f02 	teqeq	r0, r2
 8100b6e:	2000      	moveq	r0, #0
 8100b70:	4770      	bxeq	lr
 8100b72:	f110 0f00 	cmn.w	r0, #0
 8100b76:	ea91 0f03 	teq	r1, r3
 8100b7a:	bf58      	it	pl
 8100b7c:	4299      	cmppl	r1, r3
 8100b7e:	bf08      	it	eq
 8100b80:	4290      	cmpeq	r0, r2
 8100b82:	bf2c      	ite	cs
 8100b84:	17d8      	asrcs	r0, r3, #31
 8100b86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8100b8a:	f040 0001 	orr.w	r0, r0, #1
 8100b8e:	4770      	bx	lr
 8100b90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b98:	d102      	bne.n	8100ba0 <__cmpdf2+0x64>
 8100b9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100b9e:	d107      	bne.n	8100bb0 <__cmpdf2+0x74>
 8100ba0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100ba4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100ba8:	d1d6      	bne.n	8100b58 <__cmpdf2+0x1c>
 8100baa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100bae:	d0d3      	beq.n	8100b58 <__cmpdf2+0x1c>
 8100bb0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8100bb4:	4770      	bx	lr
 8100bb6:	bf00      	nop

08100bb8 <__aeabi_cdrcmple>:
 8100bb8:	4684      	mov	ip, r0
 8100bba:	4610      	mov	r0, r2
 8100bbc:	4662      	mov	r2, ip
 8100bbe:	468c      	mov	ip, r1
 8100bc0:	4619      	mov	r1, r3
 8100bc2:	4663      	mov	r3, ip
 8100bc4:	e000      	b.n	8100bc8 <__aeabi_cdcmpeq>
 8100bc6:	bf00      	nop

08100bc8 <__aeabi_cdcmpeq>:
 8100bc8:	b501      	push	{r0, lr}
 8100bca:	f7ff ffb7 	bl	8100b3c <__cmpdf2>
 8100bce:	2800      	cmp	r0, #0
 8100bd0:	bf48      	it	mi
 8100bd2:	f110 0f00 	cmnmi.w	r0, #0
 8100bd6:	bd01      	pop	{r0, pc}

08100bd8 <__aeabi_dcmpeq>:
 8100bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bdc:	f7ff fff4 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100be0:	bf0c      	ite	eq
 8100be2:	2001      	moveq	r0, #1
 8100be4:	2000      	movne	r0, #0
 8100be6:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bea:	bf00      	nop

08100bec <__aeabi_dcmplt>:
 8100bec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bf0:	f7ff ffea 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100bf4:	bf34      	ite	cc
 8100bf6:	2001      	movcc	r0, #1
 8100bf8:	2000      	movcs	r0, #0
 8100bfa:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bfe:	bf00      	nop

08100c00 <__aeabi_dcmple>:
 8100c00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c04:	f7ff ffe0 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100c08:	bf94      	ite	ls
 8100c0a:	2001      	movls	r0, #1
 8100c0c:	2000      	movhi	r0, #0
 8100c0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c12:	bf00      	nop

08100c14 <__aeabi_dcmpge>:
 8100c14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c18:	f7ff ffce 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c1c:	bf94      	ite	ls
 8100c1e:	2001      	movls	r0, #1
 8100c20:	2000      	movhi	r0, #0
 8100c22:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c26:	bf00      	nop

08100c28 <__aeabi_dcmpgt>:
 8100c28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c2c:	f7ff ffc4 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c30:	bf34      	ite	cc
 8100c32:	2001      	movcc	r0, #1
 8100c34:	2000      	movcs	r0, #0
 8100c36:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c3a:	bf00      	nop

08100c3c <__aeabi_dcmpun>:
 8100c3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100c40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c44:	d102      	bne.n	8100c4c <__aeabi_dcmpun+0x10>
 8100c46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100c4a:	d10a      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100c50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c54:	d102      	bne.n	8100c5c <__aeabi_dcmpun+0x20>
 8100c56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100c5a:	d102      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c5c:	f04f 0000 	mov.w	r0, #0
 8100c60:	4770      	bx	lr
 8100c62:	f04f 0001 	mov.w	r0, #1
 8100c66:	4770      	bx	lr

08100c68 <__aeabi_d2iz>:
 8100c68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100c6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8100c70:	d215      	bcs.n	8100c9e <__aeabi_d2iz+0x36>
 8100c72:	d511      	bpl.n	8100c98 <__aeabi_d2iz+0x30>
 8100c74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8100c78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100c7c:	d912      	bls.n	8100ca4 <__aeabi_d2iz+0x3c>
 8100c7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100c82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8100c86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100c8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8100c8e:	fa23 f002 	lsr.w	r0, r3, r2
 8100c92:	bf18      	it	ne
 8100c94:	4240      	negne	r0, r0
 8100c96:	4770      	bx	lr
 8100c98:	f04f 0000 	mov.w	r0, #0
 8100c9c:	4770      	bx	lr
 8100c9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100ca2:	d105      	bne.n	8100cb0 <__aeabi_d2iz+0x48>
 8100ca4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8100ca8:	bf08      	it	eq
 8100caa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8100cae:	4770      	bx	lr
 8100cb0:	f04f 0000 	mov.w	r0, #0
 8100cb4:	4770      	bx	lr
 8100cb6:	bf00      	nop

08100cb8 <__aeabi_d2uiz>:
 8100cb8:	004a      	lsls	r2, r1, #1
 8100cba:	d211      	bcs.n	8100ce0 <__aeabi_d2uiz+0x28>
 8100cbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8100cc0:	d211      	bcs.n	8100ce6 <__aeabi_d2uiz+0x2e>
 8100cc2:	d50d      	bpl.n	8100ce0 <__aeabi_d2uiz+0x28>
 8100cc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8100cc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100ccc:	d40e      	bmi.n	8100cec <__aeabi_d2uiz+0x34>
 8100cce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100cd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8100cd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100cda:	fa23 f002 	lsr.w	r0, r3, r2
 8100cde:	4770      	bx	lr
 8100ce0:	f04f 0000 	mov.w	r0, #0
 8100ce4:	4770      	bx	lr
 8100ce6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100cea:	d102      	bne.n	8100cf2 <__aeabi_d2uiz+0x3a>
 8100cec:	f04f 30ff 	mov.w	r0, #4294967295
 8100cf0:	4770      	bx	lr
 8100cf2:	f04f 0000 	mov.w	r0, #0
 8100cf6:	4770      	bx	lr

08100cf8 <__aeabi_d2f>:
 8100cf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100cfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8100d00:	bf24      	itt	cs
 8100d02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8100d06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8100d0a:	d90d      	bls.n	8100d28 <__aeabi_d2f+0x30>
 8100d0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8100d10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8100d14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8100d18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8100d1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8100d20:	bf08      	it	eq
 8100d22:	f020 0001 	biceq.w	r0, r0, #1
 8100d26:	4770      	bx	lr
 8100d28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8100d2c:	d121      	bne.n	8100d72 <__aeabi_d2f+0x7a>
 8100d2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8100d32:	bfbc      	itt	lt
 8100d34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8100d38:	4770      	bxlt	lr
 8100d3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100d3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8100d42:	f1c2 0218 	rsb	r2, r2, #24
 8100d46:	f1c2 0c20 	rsb	ip, r2, #32
 8100d4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8100d4e:	fa20 f002 	lsr.w	r0, r0, r2
 8100d52:	bf18      	it	ne
 8100d54:	f040 0001 	orrne.w	r0, r0, #1
 8100d58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100d5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8100d60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8100d64:	ea40 000c 	orr.w	r0, r0, ip
 8100d68:	fa23 f302 	lsr.w	r3, r3, r2
 8100d6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8100d70:	e7cc      	b.n	8100d0c <__aeabi_d2f+0x14>
 8100d72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8100d76:	d107      	bne.n	8100d88 <__aeabi_d2f+0x90>
 8100d78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8100d7c:	bf1e      	ittt	ne
 8100d7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8100d82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8100d86:	4770      	bxne	lr
 8100d88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8100d8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8100d90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8100d94:	4770      	bx	lr
 8100d96:	bf00      	nop

08100d98 <__aeabi_uldivmod>:
 8100d98:	b953      	cbnz	r3, 8100db0 <__aeabi_uldivmod+0x18>
 8100d9a:	b94a      	cbnz	r2, 8100db0 <__aeabi_uldivmod+0x18>
 8100d9c:	2900      	cmp	r1, #0
 8100d9e:	bf08      	it	eq
 8100da0:	2800      	cmpeq	r0, #0
 8100da2:	bf1c      	itt	ne
 8100da4:	f04f 31ff 	movne.w	r1, #4294967295
 8100da8:	f04f 30ff 	movne.w	r0, #4294967295
 8100dac:	f000 b9aa 	b.w	8101104 <__aeabi_idiv0>
 8100db0:	f1ad 0c08 	sub.w	ip, sp, #8
 8100db4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8100db8:	f000 f83c 	bl	8100e34 <__udivmoddi4>
 8100dbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100dc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100dc4:	b004      	add	sp, #16
 8100dc6:	4770      	bx	lr

08100dc8 <__aeabi_d2lz>:
 8100dc8:	b538      	push	{r3, r4, r5, lr}
 8100dca:	2200      	movs	r2, #0
 8100dcc:	2300      	movs	r3, #0
 8100dce:	4604      	mov	r4, r0
 8100dd0:	460d      	mov	r5, r1
 8100dd2:	f7ff ff0b 	bl	8100bec <__aeabi_dcmplt>
 8100dd6:	b928      	cbnz	r0, 8100de4 <__aeabi_d2lz+0x1c>
 8100dd8:	4620      	mov	r0, r4
 8100dda:	4629      	mov	r1, r5
 8100ddc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8100de0:	f000 b80a 	b.w	8100df8 <__aeabi_d2ulz>
 8100de4:	4620      	mov	r0, r4
 8100de6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8100dea:	f000 f805 	bl	8100df8 <__aeabi_d2ulz>
 8100dee:	4240      	negs	r0, r0
 8100df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8100df4:	bd38      	pop	{r3, r4, r5, pc}
 8100df6:	bf00      	nop

08100df8 <__aeabi_d2ulz>:
 8100df8:	b5d0      	push	{r4, r6, r7, lr}
 8100dfa:	4b0c      	ldr	r3, [pc, #48]	; (8100e2c <__aeabi_d2ulz+0x34>)
 8100dfc:	2200      	movs	r2, #0
 8100dfe:	4606      	mov	r6, r0
 8100e00:	460f      	mov	r7, r1
 8100e02:	f7ff fc81 	bl	8100708 <__aeabi_dmul>
 8100e06:	f7ff ff57 	bl	8100cb8 <__aeabi_d2uiz>
 8100e0a:	4604      	mov	r4, r0
 8100e0c:	f7ff fc02 	bl	8100614 <__aeabi_ui2d>
 8100e10:	4b07      	ldr	r3, [pc, #28]	; (8100e30 <__aeabi_d2ulz+0x38>)
 8100e12:	2200      	movs	r2, #0
 8100e14:	f7ff fc78 	bl	8100708 <__aeabi_dmul>
 8100e18:	4602      	mov	r2, r0
 8100e1a:	460b      	mov	r3, r1
 8100e1c:	4630      	mov	r0, r6
 8100e1e:	4639      	mov	r1, r7
 8100e20:	f7ff faba 	bl	8100398 <__aeabi_dsub>
 8100e24:	f7ff ff48 	bl	8100cb8 <__aeabi_d2uiz>
 8100e28:	4621      	mov	r1, r4
 8100e2a:	bdd0      	pop	{r4, r6, r7, pc}
 8100e2c:	3df00000 	.word	0x3df00000
 8100e30:	41f00000 	.word	0x41f00000

08100e34 <__udivmoddi4>:
 8100e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8100e38:	9d08      	ldr	r5, [sp, #32]
 8100e3a:	4604      	mov	r4, r0
 8100e3c:	468e      	mov	lr, r1
 8100e3e:	2b00      	cmp	r3, #0
 8100e40:	d14d      	bne.n	8100ede <__udivmoddi4+0xaa>
 8100e42:	428a      	cmp	r2, r1
 8100e44:	4694      	mov	ip, r2
 8100e46:	d969      	bls.n	8100f1c <__udivmoddi4+0xe8>
 8100e48:	fab2 f282 	clz	r2, r2
 8100e4c:	b152      	cbz	r2, 8100e64 <__udivmoddi4+0x30>
 8100e4e:	fa01 f302 	lsl.w	r3, r1, r2
 8100e52:	f1c2 0120 	rsb	r1, r2, #32
 8100e56:	fa20 f101 	lsr.w	r1, r0, r1
 8100e5a:	fa0c fc02 	lsl.w	ip, ip, r2
 8100e5e:	ea41 0e03 	orr.w	lr, r1, r3
 8100e62:	4094      	lsls	r4, r2
 8100e64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8100e68:	0c21      	lsrs	r1, r4, #16
 8100e6a:	fbbe f6f8 	udiv	r6, lr, r8
 8100e6e:	fa1f f78c 	uxth.w	r7, ip
 8100e72:	fb08 e316 	mls	r3, r8, r6, lr
 8100e76:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8100e7a:	fb06 f107 	mul.w	r1, r6, r7
 8100e7e:	4299      	cmp	r1, r3
 8100e80:	d90a      	bls.n	8100e98 <__udivmoddi4+0x64>
 8100e82:	eb1c 0303 	adds.w	r3, ip, r3
 8100e86:	f106 30ff 	add.w	r0, r6, #4294967295
 8100e8a:	f080 811f 	bcs.w	81010cc <__udivmoddi4+0x298>
 8100e8e:	4299      	cmp	r1, r3
 8100e90:	f240 811c 	bls.w	81010cc <__udivmoddi4+0x298>
 8100e94:	3e02      	subs	r6, #2
 8100e96:	4463      	add	r3, ip
 8100e98:	1a5b      	subs	r3, r3, r1
 8100e9a:	b2a4      	uxth	r4, r4
 8100e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8100ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8100ea4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8100ea8:	fb00 f707 	mul.w	r7, r0, r7
 8100eac:	42a7      	cmp	r7, r4
 8100eae:	d90a      	bls.n	8100ec6 <__udivmoddi4+0x92>
 8100eb0:	eb1c 0404 	adds.w	r4, ip, r4
 8100eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8100eb8:	f080 810a 	bcs.w	81010d0 <__udivmoddi4+0x29c>
 8100ebc:	42a7      	cmp	r7, r4
 8100ebe:	f240 8107 	bls.w	81010d0 <__udivmoddi4+0x29c>
 8100ec2:	4464      	add	r4, ip
 8100ec4:	3802      	subs	r0, #2
 8100ec6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8100eca:	1be4      	subs	r4, r4, r7
 8100ecc:	2600      	movs	r6, #0
 8100ece:	b11d      	cbz	r5, 8100ed8 <__udivmoddi4+0xa4>
 8100ed0:	40d4      	lsrs	r4, r2
 8100ed2:	2300      	movs	r3, #0
 8100ed4:	e9c5 4300 	strd	r4, r3, [r5]
 8100ed8:	4631      	mov	r1, r6
 8100eda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100ede:	428b      	cmp	r3, r1
 8100ee0:	d909      	bls.n	8100ef6 <__udivmoddi4+0xc2>
 8100ee2:	2d00      	cmp	r5, #0
 8100ee4:	f000 80ef 	beq.w	81010c6 <__udivmoddi4+0x292>
 8100ee8:	2600      	movs	r6, #0
 8100eea:	e9c5 0100 	strd	r0, r1, [r5]
 8100eee:	4630      	mov	r0, r6
 8100ef0:	4631      	mov	r1, r6
 8100ef2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100ef6:	fab3 f683 	clz	r6, r3
 8100efa:	2e00      	cmp	r6, #0
 8100efc:	d14a      	bne.n	8100f94 <__udivmoddi4+0x160>
 8100efe:	428b      	cmp	r3, r1
 8100f00:	d302      	bcc.n	8100f08 <__udivmoddi4+0xd4>
 8100f02:	4282      	cmp	r2, r0
 8100f04:	f200 80f9 	bhi.w	81010fa <__udivmoddi4+0x2c6>
 8100f08:	1a84      	subs	r4, r0, r2
 8100f0a:	eb61 0303 	sbc.w	r3, r1, r3
 8100f0e:	2001      	movs	r0, #1
 8100f10:	469e      	mov	lr, r3
 8100f12:	2d00      	cmp	r5, #0
 8100f14:	d0e0      	beq.n	8100ed8 <__udivmoddi4+0xa4>
 8100f16:	e9c5 4e00 	strd	r4, lr, [r5]
 8100f1a:	e7dd      	b.n	8100ed8 <__udivmoddi4+0xa4>
 8100f1c:	b902      	cbnz	r2, 8100f20 <__udivmoddi4+0xec>
 8100f1e:	deff      	udf	#255	; 0xff
 8100f20:	fab2 f282 	clz	r2, r2
 8100f24:	2a00      	cmp	r2, #0
 8100f26:	f040 8092 	bne.w	810104e <__udivmoddi4+0x21a>
 8100f2a:	eba1 010c 	sub.w	r1, r1, ip
 8100f2e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8100f32:	fa1f fe8c 	uxth.w	lr, ip
 8100f36:	2601      	movs	r6, #1
 8100f38:	0c20      	lsrs	r0, r4, #16
 8100f3a:	fbb1 f3f7 	udiv	r3, r1, r7
 8100f3e:	fb07 1113 	mls	r1, r7, r3, r1
 8100f42:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8100f46:	fb0e f003 	mul.w	r0, lr, r3
 8100f4a:	4288      	cmp	r0, r1
 8100f4c:	d908      	bls.n	8100f60 <__udivmoddi4+0x12c>
 8100f4e:	eb1c 0101 	adds.w	r1, ip, r1
 8100f52:	f103 38ff 	add.w	r8, r3, #4294967295
 8100f56:	d202      	bcs.n	8100f5e <__udivmoddi4+0x12a>
 8100f58:	4288      	cmp	r0, r1
 8100f5a:	f200 80cb 	bhi.w	81010f4 <__udivmoddi4+0x2c0>
 8100f5e:	4643      	mov	r3, r8
 8100f60:	1a09      	subs	r1, r1, r0
 8100f62:	b2a4      	uxth	r4, r4
 8100f64:	fbb1 f0f7 	udiv	r0, r1, r7
 8100f68:	fb07 1110 	mls	r1, r7, r0, r1
 8100f6c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8100f70:	fb0e fe00 	mul.w	lr, lr, r0
 8100f74:	45a6      	cmp	lr, r4
 8100f76:	d908      	bls.n	8100f8a <__udivmoddi4+0x156>
 8100f78:	eb1c 0404 	adds.w	r4, ip, r4
 8100f7c:	f100 31ff 	add.w	r1, r0, #4294967295
 8100f80:	d202      	bcs.n	8100f88 <__udivmoddi4+0x154>
 8100f82:	45a6      	cmp	lr, r4
 8100f84:	f200 80bb 	bhi.w	81010fe <__udivmoddi4+0x2ca>
 8100f88:	4608      	mov	r0, r1
 8100f8a:	eba4 040e 	sub.w	r4, r4, lr
 8100f8e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8100f92:	e79c      	b.n	8100ece <__udivmoddi4+0x9a>
 8100f94:	f1c6 0720 	rsb	r7, r6, #32
 8100f98:	40b3      	lsls	r3, r6
 8100f9a:	fa22 fc07 	lsr.w	ip, r2, r7
 8100f9e:	ea4c 0c03 	orr.w	ip, ip, r3
 8100fa2:	fa20 f407 	lsr.w	r4, r0, r7
 8100fa6:	fa01 f306 	lsl.w	r3, r1, r6
 8100faa:	431c      	orrs	r4, r3
 8100fac:	40f9      	lsrs	r1, r7
 8100fae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8100fb2:	fa00 f306 	lsl.w	r3, r0, r6
 8100fb6:	fbb1 f8f9 	udiv	r8, r1, r9
 8100fba:	0c20      	lsrs	r0, r4, #16
 8100fbc:	fa1f fe8c 	uxth.w	lr, ip
 8100fc0:	fb09 1118 	mls	r1, r9, r8, r1
 8100fc4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8100fc8:	fb08 f00e 	mul.w	r0, r8, lr
 8100fcc:	4288      	cmp	r0, r1
 8100fce:	fa02 f206 	lsl.w	r2, r2, r6
 8100fd2:	d90b      	bls.n	8100fec <__udivmoddi4+0x1b8>
 8100fd4:	eb1c 0101 	adds.w	r1, ip, r1
 8100fd8:	f108 3aff 	add.w	sl, r8, #4294967295
 8100fdc:	f080 8088 	bcs.w	81010f0 <__udivmoddi4+0x2bc>
 8100fe0:	4288      	cmp	r0, r1
 8100fe2:	f240 8085 	bls.w	81010f0 <__udivmoddi4+0x2bc>
 8100fe6:	f1a8 0802 	sub.w	r8, r8, #2
 8100fea:	4461      	add	r1, ip
 8100fec:	1a09      	subs	r1, r1, r0
 8100fee:	b2a4      	uxth	r4, r4
 8100ff0:	fbb1 f0f9 	udiv	r0, r1, r9
 8100ff4:	fb09 1110 	mls	r1, r9, r0, r1
 8100ff8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8100ffc:	fb00 fe0e 	mul.w	lr, r0, lr
 8101000:	458e      	cmp	lr, r1
 8101002:	d908      	bls.n	8101016 <__udivmoddi4+0x1e2>
 8101004:	eb1c 0101 	adds.w	r1, ip, r1
 8101008:	f100 34ff 	add.w	r4, r0, #4294967295
 810100c:	d26c      	bcs.n	81010e8 <__udivmoddi4+0x2b4>
 810100e:	458e      	cmp	lr, r1
 8101010:	d96a      	bls.n	81010e8 <__udivmoddi4+0x2b4>
 8101012:	3802      	subs	r0, #2
 8101014:	4461      	add	r1, ip
 8101016:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 810101a:	fba0 9402 	umull	r9, r4, r0, r2
 810101e:	eba1 010e 	sub.w	r1, r1, lr
 8101022:	42a1      	cmp	r1, r4
 8101024:	46c8      	mov	r8, r9
 8101026:	46a6      	mov	lr, r4
 8101028:	d356      	bcc.n	81010d8 <__udivmoddi4+0x2a4>
 810102a:	d053      	beq.n	81010d4 <__udivmoddi4+0x2a0>
 810102c:	b15d      	cbz	r5, 8101046 <__udivmoddi4+0x212>
 810102e:	ebb3 0208 	subs.w	r2, r3, r8
 8101032:	eb61 010e 	sbc.w	r1, r1, lr
 8101036:	fa01 f707 	lsl.w	r7, r1, r7
 810103a:	fa22 f306 	lsr.w	r3, r2, r6
 810103e:	40f1      	lsrs	r1, r6
 8101040:	431f      	orrs	r7, r3
 8101042:	e9c5 7100 	strd	r7, r1, [r5]
 8101046:	2600      	movs	r6, #0
 8101048:	4631      	mov	r1, r6
 810104a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810104e:	f1c2 0320 	rsb	r3, r2, #32
 8101052:	40d8      	lsrs	r0, r3
 8101054:	fa0c fc02 	lsl.w	ip, ip, r2
 8101058:	fa21 f303 	lsr.w	r3, r1, r3
 810105c:	4091      	lsls	r1, r2
 810105e:	4301      	orrs	r1, r0
 8101060:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8101064:	fa1f fe8c 	uxth.w	lr, ip
 8101068:	fbb3 f0f7 	udiv	r0, r3, r7
 810106c:	fb07 3610 	mls	r6, r7, r0, r3
 8101070:	0c0b      	lsrs	r3, r1, #16
 8101072:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8101076:	fb00 f60e 	mul.w	r6, r0, lr
 810107a:	429e      	cmp	r6, r3
 810107c:	fa04 f402 	lsl.w	r4, r4, r2
 8101080:	d908      	bls.n	8101094 <__udivmoddi4+0x260>
 8101082:	eb1c 0303 	adds.w	r3, ip, r3
 8101086:	f100 38ff 	add.w	r8, r0, #4294967295
 810108a:	d22f      	bcs.n	81010ec <__udivmoddi4+0x2b8>
 810108c:	429e      	cmp	r6, r3
 810108e:	d92d      	bls.n	81010ec <__udivmoddi4+0x2b8>
 8101090:	3802      	subs	r0, #2
 8101092:	4463      	add	r3, ip
 8101094:	1b9b      	subs	r3, r3, r6
 8101096:	b289      	uxth	r1, r1
 8101098:	fbb3 f6f7 	udiv	r6, r3, r7
 810109c:	fb07 3316 	mls	r3, r7, r6, r3
 81010a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 81010a4:	fb06 f30e 	mul.w	r3, r6, lr
 81010a8:	428b      	cmp	r3, r1
 81010aa:	d908      	bls.n	81010be <__udivmoddi4+0x28a>
 81010ac:	eb1c 0101 	adds.w	r1, ip, r1
 81010b0:	f106 38ff 	add.w	r8, r6, #4294967295
 81010b4:	d216      	bcs.n	81010e4 <__udivmoddi4+0x2b0>
 81010b6:	428b      	cmp	r3, r1
 81010b8:	d914      	bls.n	81010e4 <__udivmoddi4+0x2b0>
 81010ba:	3e02      	subs	r6, #2
 81010bc:	4461      	add	r1, ip
 81010be:	1ac9      	subs	r1, r1, r3
 81010c0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 81010c4:	e738      	b.n	8100f38 <__udivmoddi4+0x104>
 81010c6:	462e      	mov	r6, r5
 81010c8:	4628      	mov	r0, r5
 81010ca:	e705      	b.n	8100ed8 <__udivmoddi4+0xa4>
 81010cc:	4606      	mov	r6, r0
 81010ce:	e6e3      	b.n	8100e98 <__udivmoddi4+0x64>
 81010d0:	4618      	mov	r0, r3
 81010d2:	e6f8      	b.n	8100ec6 <__udivmoddi4+0x92>
 81010d4:	454b      	cmp	r3, r9
 81010d6:	d2a9      	bcs.n	810102c <__udivmoddi4+0x1f8>
 81010d8:	ebb9 0802 	subs.w	r8, r9, r2
 81010dc:	eb64 0e0c 	sbc.w	lr, r4, ip
 81010e0:	3801      	subs	r0, #1
 81010e2:	e7a3      	b.n	810102c <__udivmoddi4+0x1f8>
 81010e4:	4646      	mov	r6, r8
 81010e6:	e7ea      	b.n	81010be <__udivmoddi4+0x28a>
 81010e8:	4620      	mov	r0, r4
 81010ea:	e794      	b.n	8101016 <__udivmoddi4+0x1e2>
 81010ec:	4640      	mov	r0, r8
 81010ee:	e7d1      	b.n	8101094 <__udivmoddi4+0x260>
 81010f0:	46d0      	mov	r8, sl
 81010f2:	e77b      	b.n	8100fec <__udivmoddi4+0x1b8>
 81010f4:	3b02      	subs	r3, #2
 81010f6:	4461      	add	r1, ip
 81010f8:	e732      	b.n	8100f60 <__udivmoddi4+0x12c>
 81010fa:	4630      	mov	r0, r6
 81010fc:	e709      	b.n	8100f12 <__udivmoddi4+0xde>
 81010fe:	4464      	add	r4, ip
 8101100:	3802      	subs	r0, #2
 8101102:	e742      	b.n	8100f8a <__udivmoddi4+0x156>

08101104 <__aeabi_idiv0>:
 8101104:	4770      	bx	lr
 8101106:	bf00      	nop

08101108 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8101108:	b480      	push	{r7}
 810110a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 810110c:	4b09      	ldr	r3, [pc, #36]	; (8101134 <SystemInit+0x2c>)
 810110e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8101112:	4a08      	ldr	r2, [pc, #32]	; (8101134 <SystemInit+0x2c>)
 8101114:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8101118:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 810111c:	4b05      	ldr	r3, [pc, #20]	; (8101134 <SystemInit+0x2c>)
 810111e:	691b      	ldr	r3, [r3, #16]
 8101120:	4a04      	ldr	r2, [pc, #16]	; (8101134 <SystemInit+0x2c>)
 8101122:	f043 0310 	orr.w	r3, r3, #16
 8101126:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8101128:	bf00      	nop
 810112a:	46bd      	mov	sp, r7
 810112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101130:	4770      	bx	lr
 8101132:	bf00      	nop
 8101134:	e000ed00 	.word	0xe000ed00

08101138 <init_tune_PID>:
#include <PID.h>

void init_tune_PID(PID* p,float Tc,float Kp,float Ki,float Kd){
 8101138:	b480      	push	{r7}
 810113a:	b087      	sub	sp, #28
 810113c:	af00      	add	r7, sp, #0
 810113e:	6178      	str	r0, [r7, #20]
 8101140:	ed87 0a04 	vstr	s0, [r7, #16]
 8101144:	edc7 0a03 	vstr	s1, [r7, #12]
 8101148:	ed87 1a02 	vstr	s2, [r7, #8]
 810114c:	edc7 1a01 	vstr	s3, [r7, #4]
	p->Tc=Tc;
 8101150:	697b      	ldr	r3, [r7, #20]
 8101152:	693a      	ldr	r2, [r7, #16]
 8101154:	60da      	str	r2, [r3, #12]
	p->u_max=12;
 8101156:	697b      	ldr	r3, [r7, #20]
 8101158:	4a09      	ldr	r2, [pc, #36]	; (8101180 <init_tune_PID+0x48>)
 810115a:	611a      	str	r2, [r3, #16]
	p->u_min=-12;
 810115c:	697b      	ldr	r3, [r7, #20]
 810115e:	4a09      	ldr	r2, [pc, #36]	; (8101184 <init_tune_PID+0x4c>)
 8101160:	615a      	str	r2, [r3, #20]

	p->Kp=Kp;
 8101162:	697b      	ldr	r3, [r7, #20]
 8101164:	68fa      	ldr	r2, [r7, #12]
 8101166:	601a      	str	r2, [r3, #0]
	p->Ki=Ki;
 8101168:	697b      	ldr	r3, [r7, #20]
 810116a:	68ba      	ldr	r2, [r7, #8]
 810116c:	605a      	str	r2, [r3, #4]
	p->Kd=Kd;
 810116e:	697b      	ldr	r3, [r7, #20]
 8101170:	687a      	ldr	r2, [r7, #4]
 8101172:	609a      	str	r2, [r3, #8]
}
 8101174:	bf00      	nop
 8101176:	371c      	adds	r7, #28
 8101178:	46bd      	mov	sp, r7
 810117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810117e:	4770      	bx	lr
 8101180:	41400000 	.word	0x41400000
 8101184:	c1400000 	.word	0xc1400000

08101188 <PID_controller>:
	p->Kp=Kp;
	p->Ki=Ki;
	p->Kd=Kd;
}*/

float PID_controller(PID* p,float y,float r){
 8101188:	b480      	push	{r7}
 810118a:	b08b      	sub	sp, #44	; 0x2c
 810118c:	af00      	add	r7, sp, #0
 810118e:	60f8      	str	r0, [r7, #12]
 8101190:	ed87 0a02 	vstr	s0, [r7, #8]
 8101194:	edc7 0a01 	vstr	s1, [r7, #4]

	static float e_old=0,Iterm=0;
	float u;
	float newIterm;
	float e=r-y;
 8101198:	ed97 7a01 	vldr	s14, [r7, #4]
 810119c:	edd7 7a02 	vldr	s15, [r7, #8]
 81011a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 81011a4:	edc7 7a08 	vstr	s15, [r7, #32]
	float Pterm = p->Kp*e;
 81011a8:	68fb      	ldr	r3, [r7, #12]
 81011aa:	edd3 7a00 	vldr	s15, [r3]
 81011ae:	ed97 7a08 	vldr	s14, [r7, #32]
 81011b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81011b6:	edc7 7a07 	vstr	s15, [r7, #28]
	newIterm=Iterm+(p->Ki)*p->Tc*e_old;
 81011ba:	68fb      	ldr	r3, [r7, #12]
 81011bc:	ed93 7a01 	vldr	s14, [r3, #4]
 81011c0:	68fb      	ldr	r3, [r7, #12]
 81011c2:	edd3 7a03 	vldr	s15, [r3, #12]
 81011c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 81011ca:	4b2b      	ldr	r3, [pc, #172]	; (8101278 <PID_controller+0xf0>)
 81011cc:	edd3 7a00 	vldr	s15, [r3]
 81011d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 81011d4:	4b29      	ldr	r3, [pc, #164]	; (810127c <PID_controller+0xf4>)
 81011d6:	edd3 7a00 	vldr	s15, [r3]
 81011da:	ee77 7a27 	vadd.f32	s15, s14, s15
 81011de:	edc7 7a06 	vstr	s15, [r7, #24]
	float Dterm=(p->Kd/p->Tc)*(e-e_old);
 81011e2:	68fb      	ldr	r3, [r7, #12]
 81011e4:	edd3 6a02 	vldr	s13, [r3, #8]
 81011e8:	68fb      	ldr	r3, [r7, #12]
 81011ea:	edd3 7a03 	vldr	s15, [r3, #12]
 81011ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81011f2:	4b21      	ldr	r3, [pc, #132]	; (8101278 <PID_controller+0xf0>)
 81011f4:	edd3 7a00 	vldr	s15, [r3]
 81011f8:	edd7 6a08 	vldr	s13, [r7, #32]
 81011fc:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8101200:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101204:	edc7 7a05 	vstr	s15, [r7, #20]
	e_old=e;
 8101208:	4a1b      	ldr	r2, [pc, #108]	; (8101278 <PID_controller+0xf0>)
 810120a:	6a3b      	ldr	r3, [r7, #32]
 810120c:	6013      	str	r3, [r2, #0]
	u=Pterm+newIterm+Dterm;
 810120e:	ed97 7a07 	vldr	s14, [r7, #28]
 8101212:	edd7 7a06 	vldr	s15, [r7, #24]
 8101216:	ee77 7a27 	vadd.f32	s15, s14, s15
 810121a:	ed97 7a05 	vldr	s14, [r7, #20]
 810121e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8101222:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	if(u>p->u_max){
 8101226:	68fb      	ldr	r3, [r7, #12]
 8101228:	edd3 7a04 	vldr	s15, [r3, #16]
 810122c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8101230:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8101234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8101238:	dd03      	ble.n	8101242 <PID_controller+0xba>
		u=p->u_max;
 810123a:	68fb      	ldr	r3, [r7, #12]
 810123c:	691b      	ldr	r3, [r3, #16]
 810123e:	627b      	str	r3, [r7, #36]	; 0x24
 8101240:	e010      	b.n	8101264 <PID_controller+0xdc>
	}else if(u<p->u_min){
 8101242:	68fb      	ldr	r3, [r7, #12]
 8101244:	edd3 7a05 	vldr	s15, [r3, #20]
 8101248:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 810124c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8101250:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8101254:	d503      	bpl.n	810125e <PID_controller+0xd6>
		u=p->u_min;
 8101256:	68fb      	ldr	r3, [r7, #12]
 8101258:	695b      	ldr	r3, [r3, #20]
 810125a:	627b      	str	r3, [r7, #36]	; 0x24
 810125c:	e002      	b.n	8101264 <PID_controller+0xdc>
	}else{
		Iterm= newIterm;
 810125e:	4a07      	ldr	r2, [pc, #28]	; (810127c <PID_controller+0xf4>)
 8101260:	69bb      	ldr	r3, [r7, #24]
 8101262:	6013      	str	r3, [r2, #0]
	}
	return u;
 8101264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101266:	ee07 3a90 	vmov	s15, r3

}
 810126a:	eeb0 0a67 	vmov.f32	s0, s15
 810126e:	372c      	adds	r7, #44	; 0x2c
 8101270:	46bd      	mov	sp, r7
 8101272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101276:	4770      	bx	lr
 8101278:	10000210 	.word	0x10000210
 810127c:	10000214 	.word	0x10000214

08101280 <VtoD_Pitch>:
#include "PWM-Pitch.h"

float VtoD_Pitch(float u){
 8101280:	b480      	push	{r7}
 8101282:	b085      	sub	sp, #20
 8101284:	af00      	add	r7, sp, #0
 8101286:	ed87 0a01 	vstr	s0, [r7, #4]
	if(u <= 0)
 810128a:	edd7 7a01 	vldr	s15, [r7, #4]
 810128e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8101292:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8101296:	d805      	bhi.n	81012a4 <VtoD_Pitch+0x24>
		u = -u;
 8101298:	edd7 7a01 	vldr	s15, [r7, #4]
 810129c:	eef1 7a67 	vneg.f32	s15, s15
 81012a0:	edc7 7a01 	vstr	s15, [r7, #4]
	float duty = 100*u/12;
 81012a4:	edd7 7a01 	vldr	s15, [r7, #4]
 81012a8:	ed9f 7a14 	vldr	s14, [pc, #80]	; 81012fc <VtoD_Pitch+0x7c>
 81012ac:	ee27 7a87 	vmul.f32	s14, s15, s14
 81012b0:	eef2 6a08 	vmov.f32	s13, #40	; 0x41400000  12.0
 81012b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 81012b8:	edc7 7a03 	vstr	s15, [r7, #12]

	if(duty > 100){
 81012bc:	edd7 7a03 	vldr	s15, [r7, #12]
 81012c0:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 81012fc <VtoD_Pitch+0x7c>
 81012c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 81012c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 81012cc:	dd02      	ble.n	81012d4 <VtoD_Pitch+0x54>
		duty = 100;
 81012ce:	4b0c      	ldr	r3, [pc, #48]	; (8101300 <VtoD_Pitch+0x80>)
 81012d0:	60fb      	str	r3, [r7, #12]
 81012d2:	e009      	b.n	81012e8 <VtoD_Pitch+0x68>
	}else if(duty < 0){
 81012d4:	edd7 7a03 	vldr	s15, [r7, #12]
 81012d8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 81012dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 81012e0:	d502      	bpl.n	81012e8 <VtoD_Pitch+0x68>
		duty = 0;
 81012e2:	f04f 0300 	mov.w	r3, #0
 81012e6:	60fb      	str	r3, [r7, #12]
	}
	return duty;
 81012e8:	68fb      	ldr	r3, [r7, #12]
 81012ea:	ee07 3a90 	vmov	s15, r3
}
 81012ee:	eeb0 0a67 	vmov.f32	s0, s15
 81012f2:	3714      	adds	r7, #20
 81012f4:	46bd      	mov	sp, r7
 81012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81012fa:	4770      	bx	lr
 81012fc:	42c80000 	.word	0x42c80000
 8101300:	42c80000 	.word	0x42c80000

08101304 <set_PWM_dir_Pitch>:
	}
	return dir;

}

void set_PWM_dir_Pitch(uint32_t duty,uint8_t dir){
 8101304:	b480      	push	{r7}
 8101306:	b083      	sub	sp, #12
 8101308:	af00      	add	r7, sp, #0
 810130a:	6078      	str	r0, [r7, #4]
 810130c:	460b      	mov	r3, r1
 810130e:	70fb      	strb	r3, [r7, #3]
	TIM1->CCR2 = ((float)duty/100)*TIM1->ARR;
 8101310:	687b      	ldr	r3, [r7, #4]
 8101312:	ee07 3a90 	vmov	s15, r3
 8101316:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810131a:	eddf 6a0c 	vldr	s13, [pc, #48]	; 810134c <set_PWM_dir_Pitch+0x48>
 810131e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8101322:	4b0b      	ldr	r3, [pc, #44]	; (8101350 <set_PWM_dir_Pitch+0x4c>)
 8101324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8101326:	ee07 3a90 	vmov	s15, r3
 810132a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810132e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101332:	4b07      	ldr	r3, [pc, #28]	; (8101350 <set_PWM_dir_Pitch+0x4c>)
 8101334:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8101338:	ee17 2a90 	vmov	r2, s15
 810133c:	639a      	str	r2, [r3, #56]	; 0x38
	uint8_t current_dir = (TIM4->CR1 & 0x0010);

	if(dir != current_dir)
		HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_4);//cambia senso di rotazione
	*/
}
 810133e:	bf00      	nop
 8101340:	370c      	adds	r7, #12
 8101342:	46bd      	mov	sp, r7
 8101344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101348:	4770      	bx	lr
 810134a:	bf00      	nop
 810134c:	42c80000 	.word	0x42c80000
 8101350:	40010000 	.word	0x40010000

08101354 <VtoD_Roll>:
#include "PWM-Roll.h"

float VtoD_Roll(float u){
 8101354:	b480      	push	{r7}
 8101356:	b085      	sub	sp, #20
 8101358:	af00      	add	r7, sp, #0
 810135a:	ed87 0a01 	vstr	s0, [r7, #4]
	if(u <= 0)
 810135e:	edd7 7a01 	vldr	s15, [r7, #4]
 8101362:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8101366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810136a:	d805      	bhi.n	8101378 <VtoD_Roll+0x24>
		u = -u;
 810136c:	edd7 7a01 	vldr	s15, [r7, #4]
 8101370:	eef1 7a67 	vneg.f32	s15, s15
 8101374:	edc7 7a01 	vstr	s15, [r7, #4]
	float duty = 100*u/12;
 8101378:	edd7 7a01 	vldr	s15, [r7, #4]
 810137c:	ed9f 7a14 	vldr	s14, [pc, #80]	; 81013d0 <VtoD_Roll+0x7c>
 8101380:	ee27 7a87 	vmul.f32	s14, s15, s14
 8101384:	eef2 6a08 	vmov.f32	s13, #40	; 0x41400000  12.0
 8101388:	eec7 7a26 	vdiv.f32	s15, s14, s13
 810138c:	edc7 7a03 	vstr	s15, [r7, #12]

	if(duty > 100){
 8101390:	edd7 7a03 	vldr	s15, [r7, #12]
 8101394:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 81013d0 <VtoD_Roll+0x7c>
 8101398:	eef4 7ac7 	vcmpe.f32	s15, s14
 810139c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 81013a0:	dd02      	ble.n	81013a8 <VtoD_Roll+0x54>
		duty = 100;
 81013a2:	4b0c      	ldr	r3, [pc, #48]	; (81013d4 <VtoD_Roll+0x80>)
 81013a4:	60fb      	str	r3, [r7, #12]
 81013a6:	e009      	b.n	81013bc <VtoD_Roll+0x68>
	}else if(duty < 0){
 81013a8:	edd7 7a03 	vldr	s15, [r7, #12]
 81013ac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 81013b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 81013b4:	d502      	bpl.n	81013bc <VtoD_Roll+0x68>
		duty = 0;
 81013b6:	f04f 0300 	mov.w	r3, #0
 81013ba:	60fb      	str	r3, [r7, #12]
	}
	return duty;
 81013bc:	68fb      	ldr	r3, [r7, #12]
 81013be:	ee07 3a90 	vmov	s15, r3
}
 81013c2:	eeb0 0a67 	vmov.f32	s0, s15
 81013c6:	3714      	adds	r7, #20
 81013c8:	46bd      	mov	sp, r7
 81013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 81013ce:	4770      	bx	lr
 81013d0:	42c80000 	.word	0x42c80000
 81013d4:	42c80000 	.word	0x42c80000

081013d8 <set_PWM_dir_Roll>:
	}
	return dir;

}

void set_PWM_dir_Roll(uint32_t duty,uint8_t dir){
 81013d8:	b480      	push	{r7}
 81013da:	b083      	sub	sp, #12
 81013dc:	af00      	add	r7, sp, #0
 81013de:	6078      	str	r0, [r7, #4]
 81013e0:	460b      	mov	r3, r1
 81013e2:	70fb      	strb	r3, [r7, #3]
	TIM1->CCR1 = ((float)duty/100)*TIM1->ARR;
 81013e4:	687b      	ldr	r3, [r7, #4]
 81013e6:	ee07 3a90 	vmov	s15, r3
 81013ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81013ee:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8101420 <set_PWM_dir_Roll+0x48>
 81013f2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 81013f6:	4b0b      	ldr	r3, [pc, #44]	; (8101424 <set_PWM_dir_Roll+0x4c>)
 81013f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81013fa:	ee07 3a90 	vmov	s15, r3
 81013fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101402:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101406:	4b07      	ldr	r3, [pc, #28]	; (8101424 <set_PWM_dir_Roll+0x4c>)
 8101408:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810140c:	ee17 2a90 	vmov	r2, s15
 8101410:	635a      	str	r2, [r3, #52]	; 0x34
	uint8_t current_dir = (TIM4->CR1 & 0x0010);

	if(dir != current_dir)
		HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_4);//cambia senso di rotazione
	*/
}
 8101412:	bf00      	nop
 8101414:	370c      	adds	r7, #12
 8101416:	46bd      	mov	sp, r7
 8101418:	f85d 7b04 	ldr.w	r7, [sp], #4
 810141c:	4770      	bx	lr
 810141e:	bf00      	nop
 8101420:	42c80000 	.word	0x42c80000
 8101424:	40010000 	.word	0x40010000

08101428 <VtoD_Yaw>:
#include "PWM-Yaw.h"

float VtoD_Yaw(float u){
 8101428:	b480      	push	{r7}
 810142a:	b085      	sub	sp, #20
 810142c:	af00      	add	r7, sp, #0
 810142e:	ed87 0a01 	vstr	s0, [r7, #4]
	if(u <= 0)
 8101432:	edd7 7a01 	vldr	s15, [r7, #4]
 8101436:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 810143a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810143e:	d805      	bhi.n	810144c <VtoD_Yaw+0x24>
		u = -u;
 8101440:	edd7 7a01 	vldr	s15, [r7, #4]
 8101444:	eef1 7a67 	vneg.f32	s15, s15
 8101448:	edc7 7a01 	vstr	s15, [r7, #4]
	float duty = 100*u/12;
 810144c:	edd7 7a01 	vldr	s15, [r7, #4]
 8101450:	ed9f 7a14 	vldr	s14, [pc, #80]	; 81014a4 <VtoD_Yaw+0x7c>
 8101454:	ee27 7a87 	vmul.f32	s14, s15, s14
 8101458:	eef2 6a08 	vmov.f32	s13, #40	; 0x41400000  12.0
 810145c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8101460:	edc7 7a03 	vstr	s15, [r7, #12]

	if(duty > 100){
 8101464:	edd7 7a03 	vldr	s15, [r7, #12]
 8101468:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 81014a4 <VtoD_Yaw+0x7c>
 810146c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8101470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8101474:	dd02      	ble.n	810147c <VtoD_Yaw+0x54>
		duty = 100;
 8101476:	4b0c      	ldr	r3, [pc, #48]	; (81014a8 <VtoD_Yaw+0x80>)
 8101478:	60fb      	str	r3, [r7, #12]
 810147a:	e009      	b.n	8101490 <VtoD_Yaw+0x68>
	}else if(duty < 0){
 810147c:	edd7 7a03 	vldr	s15, [r7, #12]
 8101480:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8101484:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8101488:	d502      	bpl.n	8101490 <VtoD_Yaw+0x68>
		duty = 0;
 810148a:	f04f 0300 	mov.w	r3, #0
 810148e:	60fb      	str	r3, [r7, #12]
	}
	return duty;
 8101490:	68fb      	ldr	r3, [r7, #12]
 8101492:	ee07 3a90 	vmov	s15, r3
}
 8101496:	eeb0 0a67 	vmov.f32	s0, s15
 810149a:	3714      	adds	r7, #20
 810149c:	46bd      	mov	sp, r7
 810149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 81014a2:	4770      	bx	lr
 81014a4:	42c80000 	.word	0x42c80000
 81014a8:	42c80000 	.word	0x42c80000

081014ac <set_PWM_dir_Yaw>:
	}
	return dir;

}

void set_PWM_dir_Yaw(uint32_t duty,uint8_t dir){
 81014ac:	b480      	push	{r7}
 81014ae:	b083      	sub	sp, #12
 81014b0:	af00      	add	r7, sp, #0
 81014b2:	6078      	str	r0, [r7, #4]
 81014b4:	460b      	mov	r3, r1
 81014b6:	70fb      	strb	r3, [r7, #3]
	TIM1->CCR3 = ((float)duty/100)*TIM1->ARR;
 81014b8:	687b      	ldr	r3, [r7, #4]
 81014ba:	ee07 3a90 	vmov	s15, r3
 81014be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81014c2:	eddf 6a0c 	vldr	s13, [pc, #48]	; 81014f4 <set_PWM_dir_Yaw+0x48>
 81014c6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 81014ca:	4b0b      	ldr	r3, [pc, #44]	; (81014f8 <set_PWM_dir_Yaw+0x4c>)
 81014cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81014ce:	ee07 3a90 	vmov	s15, r3
 81014d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81014d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81014da:	4b07      	ldr	r3, [pc, #28]	; (81014f8 <set_PWM_dir_Yaw+0x4c>)
 81014dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81014e0:	ee17 2a90 	vmov	r2, s15
 81014e4:	63da      	str	r2, [r3, #60]	; 0x3c
	uint8_t current_dir = (TIM4->CR1 & 0x0010);

	if(dir != current_dir)
		HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_4);//cambia senso di rotazione
	*/
}
 81014e6:	bf00      	nop
 81014e8:	370c      	adds	r7, #12
 81014ea:	46bd      	mov	sp, r7
 81014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 81014f0:	4770      	bx	lr
 81014f2:	bf00      	nop
 81014f4:	42c80000 	.word	0x42c80000
 81014f8:	40010000 	.word	0x40010000

081014fc <bno055_setPage>:
uint16_t angularRateScale = 16;
uint16_t eulerScale = 16;
uint16_t magScale = 16;
uint16_t quaScale = (1<<14);    // 2^14

void bno055_setPage(uint8_t page) { bno055_writeData(BNO055_PAGE_ID, page); }
 81014fc:	b580      	push	{r7, lr}
 81014fe:	b082      	sub	sp, #8
 8101500:	af00      	add	r7, sp, #0
 8101502:	4603      	mov	r3, r0
 8101504:	71fb      	strb	r3, [r7, #7]
 8101506:	79fb      	ldrb	r3, [r7, #7]
 8101508:	4619      	mov	r1, r3
 810150a:	2007      	movs	r0, #7
 810150c:	f000 fa02 	bl	8101914 <bno055_writeData>
 8101510:	bf00      	nop
 8101512:	3708      	adds	r7, #8
 8101514:	46bd      	mov	sp, r7
 8101516:	bd80      	pop	{r7, pc}

08101518 <bno055_setOperationMode>:
  bno055_opmode_t mode;
  bno055_readData(BNO055_OPR_MODE, &mode, 1);
  return mode;
}

void bno055_setOperationMode(bno055_opmode_t mode) {
 8101518:	b580      	push	{r7, lr}
 810151a:	b082      	sub	sp, #8
 810151c:	af00      	add	r7, sp, #0
 810151e:	4603      	mov	r3, r0
 8101520:	71fb      	strb	r3, [r7, #7]
  bno055_writeData(BNO055_OPR_MODE, mode);
 8101522:	79fb      	ldrb	r3, [r7, #7]
 8101524:	4619      	mov	r1, r3
 8101526:	203d      	movs	r0, #61	; 0x3d
 8101528:	f000 f9f4 	bl	8101914 <bno055_writeData>
  if (mode == BNO055_OPERATION_MODE_CONFIG) {
 810152c:	79fb      	ldrb	r3, [r7, #7]
 810152e:	2b00      	cmp	r3, #0
 8101530:	d103      	bne.n	810153a <bno055_setOperationMode+0x22>
    bno055_delay(19);
 8101532:	2013      	movs	r0, #19
 8101534:	f000 f9e2 	bl	81018fc <bno055_delay>
  } else {
    bno055_delay(7);
  }
}
 8101538:	e002      	b.n	8101540 <bno055_setOperationMode+0x28>
    bno055_delay(7);
 810153a:	2007      	movs	r0, #7
 810153c:	f000 f9de 	bl	81018fc <bno055_delay>
}
 8101540:	bf00      	nop
 8101542:	3708      	adds	r7, #8
 8101544:	46bd      	mov	sp, r7
 8101546:	bd80      	pop	{r7, pc}

08101548 <bno055_setOperationModeConfig>:

void bno055_setOperationModeConfig() {
 8101548:	b580      	push	{r7, lr}
 810154a:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_CONFIG);
 810154c:	2000      	movs	r0, #0
 810154e:	f7ff ffe3 	bl	8101518 <bno055_setOperationMode>
}
 8101552:	bf00      	nop
 8101554:	bd80      	pop	{r7, pc}

08101556 <bno055_setOperationModeNDOF>:

void bno055_setOperationModeNDOF() {
 8101556:	b580      	push	{r7, lr}
 8101558:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_NDOF);
 810155a:	200c      	movs	r0, #12
 810155c:	f7ff ffdc 	bl	8101518 <bno055_setOperationMode>
}
 8101560:	bf00      	nop
 8101562:	bd80      	pop	{r7, pc}

08101564 <bno055_reset>:
}

void bno055_enableExternalCrystal() { bno055_setExternalCrystalUse(true); }
void bno055_disableExternalCrystal() { bno055_setExternalCrystalUse(false); }

void bno055_reset() {
 8101564:	b580      	push	{r7, lr}
 8101566:	af00      	add	r7, sp, #0
  bno055_writeData(BNO055_SYS_TRIGGER, 0x20);
 8101568:	2120      	movs	r1, #32
 810156a:	203f      	movs	r0, #63	; 0x3f
 810156c:	f000 f9d2 	bl	8101914 <bno055_writeData>
  bno055_delay(700);
 8101570:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8101574:	f000 f9c2 	bl	81018fc <bno055_delay>
}
 8101578:	bf00      	nop
 810157a:	bd80      	pop	{r7, pc}

0810157c <bno055_setup>:
  uint8_t t;
  bno055_readData(BNO055_TEMP, &t, 1);
  return t;
}

void bno055_setup() {
 810157c:	b580      	push	{r7, lr}
 810157e:	b082      	sub	sp, #8
 8101580:	af00      	add	r7, sp, #0
  bno055_reset();
 8101582:	f7ff ffef 	bl	8101564 <bno055_reset>

  uint8_t id = 0;
 8101586:	2300      	movs	r3, #0
 8101588:	71fb      	strb	r3, [r7, #7]
  bno055_readData(BNO055_CHIP_ID, &id, 1);
 810158a:	1dfb      	adds	r3, r7, #7
 810158c:	2201      	movs	r2, #1
 810158e:	4619      	mov	r1, r3
 8101590:	2000      	movs	r0, #0
 8101592:	f000 faab 	bl	8101aec <bno055_readData>
  if (id != BNO055_ID) {
 8101596:	79fb      	ldrb	r3, [r7, #7]
 8101598:	2ba0      	cmp	r3, #160	; 0xa0
 810159a:	d004      	beq.n	81015a6 <bno055_setup+0x2a>
    printf("Can't find BNO055, id: 0x%02x. Please check your wiring.\r\n", id);
 810159c:	79fb      	ldrb	r3, [r7, #7]
 810159e:	4619      	mov	r1, r3
 81015a0:	4809      	ldr	r0, [pc, #36]	; (81015c8 <bno055_setup+0x4c>)
 81015a2:	f007 fe9d 	bl	81092e0 <iprintf>
  }
  bno055_setPage(0);
 81015a6:	2000      	movs	r0, #0
 81015a8:	f7ff ffa8 	bl	81014fc <bno055_setPage>
  bno055_writeData(BNO055_SYS_TRIGGER, 0x0);
 81015ac:	2100      	movs	r1, #0
 81015ae:	203f      	movs	r0, #63	; 0x3f
 81015b0:	f000 f9b0 	bl	8101914 <bno055_writeData>

  // Select BNO055 config mode
  bno055_setOperationModeConfig();
 81015b4:	f7ff ffc8 	bl	8101548 <bno055_setOperationModeConfig>
  bno055_delay(10);
 81015b8:	200a      	movs	r0, #10
 81015ba:	f000 f99f 	bl	81018fc <bno055_delay>
}
 81015be:	bf00      	nop
 81015c0:	3708      	adds	r7, #8
 81015c2:	46bd      	mov	sp, r7
 81015c4:	bd80      	pop	{r7, pc}
 81015c6:	bf00      	nop
 81015c8:	0810cfe0 	.word	0x0810cfe0

081015cc <bno055_getVector>:
  }

  bno055_setOperationMode(operationMode);
}

bno055_vector_t bno055_getVector(uint8_t vec) {
 81015cc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 81015d0:	b09e      	sub	sp, #120	; 0x78
 81015d2:	af00      	add	r7, sp, #0
 81015d4:	4603      	mov	r3, r0
 81015d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  bno055_setPage(0);
 81015da:	2000      	movs	r0, #0
 81015dc:	f7ff ff8e 	bl	81014fc <bno055_setPage>
  uint8_t buffer[8];    // Quaternion need 8 bytes

  if (vec == BNO055_VECTOR_QUATERNION)
 81015e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 81015e4:	2b20      	cmp	r3, #32
 81015e6:	d108      	bne.n	81015fa <bno055_getVector+0x2e>
    bno055_readData(vec, buffer, 8);
 81015e8:	f107 0148 	add.w	r1, r7, #72	; 0x48
 81015ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 81015f0:	2208      	movs	r2, #8
 81015f2:	4618      	mov	r0, r3
 81015f4:	f000 fa7a 	bl	8101aec <bno055_readData>
 81015f8:	e007      	b.n	810160a <bno055_getVector+0x3e>
  else
    bno055_readData(vec, buffer, 6);
 81015fa:	f107 0148 	add.w	r1, r7, #72	; 0x48
 81015fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8101602:	2206      	movs	r2, #6
 8101604:	4618      	mov	r0, r3
 8101606:	f000 fa71 	bl	8101aec <bno055_readData>

  double scale = 1;
 810160a:	f04f 0200 	mov.w	r2, #0
 810160e:	4b8b      	ldr	r3, [pc, #556]	; (810183c <bno055_getVector+0x270>)
 8101610:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70

  if (vec == BNO055_VECTOR_MAGNETOMETER) {
 8101614:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8101618:	2b0e      	cmp	r3, #14
 810161a:	d109      	bne.n	8101630 <bno055_getVector+0x64>
    scale = magScale;
 810161c:	4b88      	ldr	r3, [pc, #544]	; (8101840 <bno055_getVector+0x274>)
 810161e:	881b      	ldrh	r3, [r3, #0]
 8101620:	4618      	mov	r0, r3
 8101622:	f7fe fff7 	bl	8100614 <__aeabi_ui2d>
 8101626:	4602      	mov	r2, r0
 8101628:	460b      	mov	r3, r1
 810162a:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 810162e:	e03e      	b.n	81016ae <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_ACCELEROMETER ||
 8101630:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8101634:	2b08      	cmp	r3, #8
 8101636:	d007      	beq.n	8101648 <bno055_getVector+0x7c>
 8101638:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810163c:	2b28      	cmp	r3, #40	; 0x28
 810163e:	d003      	beq.n	8101648 <bno055_getVector+0x7c>
           vec == BNO055_VECTOR_LINEARACCEL || vec == BNO055_VECTOR_GRAVITY) {
 8101640:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8101644:	2b2e      	cmp	r3, #46	; 0x2e
 8101646:	d109      	bne.n	810165c <bno055_getVector+0x90>
    scale = accelScale;
 8101648:	4b7e      	ldr	r3, [pc, #504]	; (8101844 <bno055_getVector+0x278>)
 810164a:	881b      	ldrh	r3, [r3, #0]
 810164c:	4618      	mov	r0, r3
 810164e:	f7fe ffe1 	bl	8100614 <__aeabi_ui2d>
 8101652:	4602      	mov	r2, r0
 8101654:	460b      	mov	r3, r1
 8101656:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 810165a:	e028      	b.n	81016ae <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_GYROSCOPE) {
 810165c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8101660:	2b14      	cmp	r3, #20
 8101662:	d109      	bne.n	8101678 <bno055_getVector+0xac>
    scale = angularRateScale;
 8101664:	4b78      	ldr	r3, [pc, #480]	; (8101848 <bno055_getVector+0x27c>)
 8101666:	881b      	ldrh	r3, [r3, #0]
 8101668:	4618      	mov	r0, r3
 810166a:	f7fe ffd3 	bl	8100614 <__aeabi_ui2d>
 810166e:	4602      	mov	r2, r0
 8101670:	460b      	mov	r3, r1
 8101672:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 8101676:	e01a      	b.n	81016ae <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_EULER) {
 8101678:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810167c:	2b1a      	cmp	r3, #26
 810167e:	d109      	bne.n	8101694 <bno055_getVector+0xc8>
    scale = eulerScale;
 8101680:	4b72      	ldr	r3, [pc, #456]	; (810184c <bno055_getVector+0x280>)
 8101682:	881b      	ldrh	r3, [r3, #0]
 8101684:	4618      	mov	r0, r3
 8101686:	f7fe ffc5 	bl	8100614 <__aeabi_ui2d>
 810168a:	4602      	mov	r2, r0
 810168c:	460b      	mov	r3, r1
 810168e:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 8101692:	e00c      	b.n	81016ae <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_QUATERNION) {
 8101694:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8101698:	2b20      	cmp	r3, #32
 810169a:	d108      	bne.n	81016ae <bno055_getVector+0xe2>
    scale = quaScale;
 810169c:	4b6c      	ldr	r3, [pc, #432]	; (8101850 <bno055_getVector+0x284>)
 810169e:	881b      	ldrh	r3, [r3, #0]
 81016a0:	4618      	mov	r0, r3
 81016a2:	f7fe ffb7 	bl	8100614 <__aeabi_ui2d>
 81016a6:	4602      	mov	r2, r0
 81016a8:	460b      	mov	r3, r1
 81016aa:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
  }

  bno055_vector_t xyz = {.w = 0, .x = 0, .y = 0, .z = 0};
 81016ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 81016b2:	2220      	movs	r2, #32
 81016b4:	2100      	movs	r1, #0
 81016b6:	4618      	mov	r0, r3
 81016b8:	f006 ff90 	bl	81085dc <memset>
  if (vec == BNO055_VECTOR_QUATERNION) {
 81016bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 81016c0:	2b20      	cmp	r3, #32
 81016c2:	d150      	bne.n	8101766 <bno055_getVector+0x19a>
    xyz.w = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 81016c4:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 81016c8:	021b      	lsls	r3, r3, #8
 81016ca:	b21a      	sxth	r2, r3
 81016cc:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 81016d0:	b21b      	sxth	r3, r3
 81016d2:	4313      	orrs	r3, r2
 81016d4:	b21b      	sxth	r3, r3
 81016d6:	4618      	mov	r0, r3
 81016d8:	f7fe ffac 	bl	8100634 <__aeabi_i2d>
 81016dc:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 81016e0:	f7ff f93c 	bl	810095c <__aeabi_ddiv>
 81016e4:	4602      	mov	r2, r0
 81016e6:	460b      	mov	r3, r1
 81016e8:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    xyz.x = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 81016ec:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 81016f0:	021b      	lsls	r3, r3, #8
 81016f2:	b21a      	sxth	r2, r3
 81016f4:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 81016f8:	b21b      	sxth	r3, r3
 81016fa:	4313      	orrs	r3, r2
 81016fc:	b21b      	sxth	r3, r3
 81016fe:	4618      	mov	r0, r3
 8101700:	f7fe ff98 	bl	8100634 <__aeabi_i2d>
 8101704:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8101708:	f7ff f928 	bl	810095c <__aeabi_ddiv>
 810170c:	4602      	mov	r2, r0
 810170e:	460b      	mov	r3, r1
 8101710:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    xyz.y = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 8101714:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8101718:	021b      	lsls	r3, r3, #8
 810171a:	b21a      	sxth	r2, r3
 810171c:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8101720:	b21b      	sxth	r3, r3
 8101722:	4313      	orrs	r3, r2
 8101724:	b21b      	sxth	r3, r3
 8101726:	4618      	mov	r0, r3
 8101728:	f7fe ff84 	bl	8100634 <__aeabi_i2d>
 810172c:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8101730:	f7ff f914 	bl	810095c <__aeabi_ddiv>
 8101734:	4602      	mov	r2, r0
 8101736:	460b      	mov	r3, r1
 8101738:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    xyz.z = (int16_t)((buffer[7] << 8) | buffer[6]) / scale;
 810173c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8101740:	021b      	lsls	r3, r3, #8
 8101742:	b21a      	sxth	r2, r3
 8101744:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8101748:	b21b      	sxth	r3, r3
 810174a:	4313      	orrs	r3, r2
 810174c:	b21b      	sxth	r3, r3
 810174e:	4618      	mov	r0, r3
 8101750:	f7fe ff70 	bl	8100634 <__aeabi_i2d>
 8101754:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8101758:	f7ff f900 	bl	810095c <__aeabi_ddiv>
 810175c:	4602      	mov	r2, r0
 810175e:	460b      	mov	r3, r1
 8101760:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 8101764:	e03b      	b.n	81017de <bno055_getVector+0x212>
  } else {
    xyz.x = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 8101766:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 810176a:	021b      	lsls	r3, r3, #8
 810176c:	b21a      	sxth	r2, r3
 810176e:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8101772:	b21b      	sxth	r3, r3
 8101774:	4313      	orrs	r3, r2
 8101776:	b21b      	sxth	r3, r3
 8101778:	4618      	mov	r0, r3
 810177a:	f7fe ff5b 	bl	8100634 <__aeabi_i2d>
 810177e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8101782:	f7ff f8eb 	bl	810095c <__aeabi_ddiv>
 8101786:	4602      	mov	r2, r0
 8101788:	460b      	mov	r3, r1
 810178a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    xyz.y = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 810178e:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8101792:	021b      	lsls	r3, r3, #8
 8101794:	b21a      	sxth	r2, r3
 8101796:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 810179a:	b21b      	sxth	r3, r3
 810179c:	4313      	orrs	r3, r2
 810179e:	b21b      	sxth	r3, r3
 81017a0:	4618      	mov	r0, r3
 81017a2:	f7fe ff47 	bl	8100634 <__aeabi_i2d>
 81017a6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 81017aa:	f7ff f8d7 	bl	810095c <__aeabi_ddiv>
 81017ae:	4602      	mov	r2, r0
 81017b0:	460b      	mov	r3, r1
 81017b2:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    xyz.z = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 81017b6:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 81017ba:	021b      	lsls	r3, r3, #8
 81017bc:	b21a      	sxth	r2, r3
 81017be:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 81017c2:	b21b      	sxth	r3, r3
 81017c4:	4313      	orrs	r3, r2
 81017c6:	b21b      	sxth	r3, r3
 81017c8:	4618      	mov	r0, r3
 81017ca:	f7fe ff33 	bl	8100634 <__aeabi_i2d>
 81017ce:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 81017d2:	f7ff f8c3 	bl	810095c <__aeabi_ddiv>
 81017d6:	4602      	mov	r2, r0
 81017d8:	460b      	mov	r3, r1
 81017da:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  }

  return xyz;
 81017de:	f107 0450 	add.w	r4, r7, #80	; 0x50
 81017e2:	f107 0528 	add.w	r5, r7, #40	; 0x28
 81017e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 81017e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 81017ea:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 81017ee:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 81017f2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 81017f6:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 81017fa:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 81017fe:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8101802:	ec49 8b14 	vmov	d4, r8, r9
 8101806:	ec45 4b15 	vmov	d5, r4, r5
 810180a:	ec41 0b16 	vmov	d6, r0, r1
 810180e:	ec43 2b17 	vmov	d7, r2, r3
}
 8101812:	eeb0 0a44 	vmov.f32	s0, s8
 8101816:	eef0 0a64 	vmov.f32	s1, s9
 810181a:	eeb0 1a45 	vmov.f32	s2, s10
 810181e:	eef0 1a65 	vmov.f32	s3, s11
 8101822:	eeb0 2a46 	vmov.f32	s4, s12
 8101826:	eef0 2a66 	vmov.f32	s5, s13
 810182a:	eeb0 3a47 	vmov.f32	s6, s14
 810182e:	eef0 3a67 	vmov.f32	s7, s15
 8101832:	3778      	adds	r7, #120	; 0x78
 8101834:	46bd      	mov	sp, r7
 8101836:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 810183a:	bf00      	nop
 810183c:	3ff00000 	.word	0x3ff00000
 8101840:	1000000e 	.word	0x1000000e
 8101844:	10000008 	.word	0x10000008
 8101848:	1000000a 	.word	0x1000000a
 810184c:	1000000c 	.word	0x1000000c
 8101850:	10000010 	.word	0x10000010

08101854 <bno055_getVectorEuler>:
  return bno055_getVector(BNO055_VECTOR_MAGNETOMETER);
}
bno055_vector_t bno055_getVectorGyroscope() {
  return bno055_getVector(BNO055_VECTOR_GYROSCOPE);
}
bno055_vector_t bno055_getVectorEuler() {
 8101854:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8101858:	b090      	sub	sp, #64	; 0x40
 810185a:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_EULER);
 810185c:	201a      	movs	r0, #26
 810185e:	f7ff feb5 	bl	81015cc <bno055_getVector>
 8101862:	eeb0 4a40 	vmov.f32	s8, s0
 8101866:	eef0 4a60 	vmov.f32	s9, s1
 810186a:	eeb0 5a41 	vmov.f32	s10, s2
 810186e:	eef0 5a61 	vmov.f32	s11, s3
 8101872:	eeb0 6a42 	vmov.f32	s12, s4
 8101876:	eef0 6a62 	vmov.f32	s13, s5
 810187a:	eeb0 7a43 	vmov.f32	s14, s6
 810187e:	eef0 7a63 	vmov.f32	s15, s7
 8101882:	ed87 4b08 	vstr	d4, [r7, #32]
 8101886:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 810188a:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 810188e:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 8101892:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8101896:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 810189a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 810189e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 81018a2:	ec49 8b14 	vmov	d4, r8, r9
 81018a6:	ec45 4b15 	vmov	d5, r4, r5
 81018aa:	ec41 0b16 	vmov	d6, r0, r1
 81018ae:	ec43 2b17 	vmov	d7, r2, r3
}
 81018b2:	eeb0 0a44 	vmov.f32	s0, s8
 81018b6:	eef0 0a64 	vmov.f32	s1, s9
 81018ba:	eeb0 1a45 	vmov.f32	s2, s10
 81018be:	eef0 1a65 	vmov.f32	s3, s11
 81018c2:	eeb0 2a46 	vmov.f32	s4, s12
 81018c6:	eef0 2a66 	vmov.f32	s5, s13
 81018ca:	eeb0 3a47 	vmov.f32	s6, s14
 81018ce:	eef0 3a67 	vmov.f32	s7, s15
 81018d2:	3740      	adds	r7, #64	; 0x40
 81018d4:	46bd      	mov	sp, r7
 81018d6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

081018dc <bno055_assignI2C>:

#include "bno055.h"

I2C_HandleTypeDef *_bno055_i2c_port;

void bno055_assignI2C(I2C_HandleTypeDef *hi2c_device) {
 81018dc:	b480      	push	{r7}
 81018de:	b083      	sub	sp, #12
 81018e0:	af00      	add	r7, sp, #0
 81018e2:	6078      	str	r0, [r7, #4]
  _bno055_i2c_port = hi2c_device;
 81018e4:	4a04      	ldr	r2, [pc, #16]	; (81018f8 <bno055_assignI2C+0x1c>)
 81018e6:	687b      	ldr	r3, [r7, #4]
 81018e8:	6013      	str	r3, [r2, #0]
}
 81018ea:	bf00      	nop
 81018ec:	370c      	adds	r7, #12
 81018ee:	46bd      	mov	sp, r7
 81018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81018f4:	4770      	bx	lr
 81018f6:	bf00      	nop
 81018f8:	10000218 	.word	0x10000218

081018fc <bno055_delay>:

void bno055_delay(int time) {
 81018fc:	b580      	push	{r7, lr}
 81018fe:	b082      	sub	sp, #8
 8101900:	af00      	add	r7, sp, #0
 8101902:	6078      	str	r0, [r7, #4]
#ifdef FREERTOS_ENABLED
  osDelay(time);
#else
  HAL_Delay(time);
 8101904:	687b      	ldr	r3, [r7, #4]
 8101906:	4618      	mov	r0, r3
 8101908:	f000 ff84 	bl	8102814 <HAL_Delay>
#endif
}
 810190c:	bf00      	nop
 810190e:	3708      	adds	r7, #8
 8101910:	46bd      	mov	sp, r7
 8101912:	bd80      	pop	{r7, pc}

08101914 <bno055_writeData>:

void bno055_writeData(uint8_t reg, uint8_t data) {
 8101914:	b580      	push	{r7, lr}
 8101916:	b088      	sub	sp, #32
 8101918:	af02      	add	r7, sp, #8
 810191a:	4603      	mov	r3, r0
 810191c:	460a      	mov	r2, r1
 810191e:	71fb      	strb	r3, [r7, #7]
 8101920:	4613      	mov	r3, r2
 8101922:	71bb      	strb	r3, [r7, #6]
  uint8_t txdata[2] = {reg, data};
 8101924:	79fb      	ldrb	r3, [r7, #7]
 8101926:	733b      	strb	r3, [r7, #12]
 8101928:	79bb      	ldrb	r3, [r7, #6]
 810192a:	737b      	strb	r3, [r7, #13]
  uint8_t status;
  status = HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1,
 810192c:	4b5a      	ldr	r3, [pc, #360]	; (8101a98 <bno055_writeData+0x184>)
 810192e:	6818      	ldr	r0, [r3, #0]
 8101930:	f107 020c 	add.w	r2, r7, #12
 8101934:	230a      	movs	r3, #10
 8101936:	9300      	str	r3, [sp, #0]
 8101938:	2302      	movs	r3, #2
 810193a:	2150      	movs	r1, #80	; 0x50
 810193c:	f001 fb04 	bl	8102f48 <HAL_I2C_Master_Transmit>
 8101940:	4603      	mov	r3, r0
 8101942:	75fb      	strb	r3, [r7, #23]
                                   txdata, sizeof(txdata), 10);
  if (status == HAL_OK) {
 8101944:	7dfb      	ldrb	r3, [r7, #23]
 8101946:	2b00      	cmp	r3, #0
 8101948:	f000 80a0 	beq.w	8101a8c <bno055_writeData+0x178>
    return;
  }

  if (status == HAL_ERROR) {
 810194c:	7dfb      	ldrb	r3, [r7, #23]
 810194e:	2b01      	cmp	r3, #1
 8101950:	d103      	bne.n	810195a <bno055_writeData+0x46>
    printf("HAL_I2C_Master_Transmit HAL_ERROR\r\n");
 8101952:	4852      	ldr	r0, [pc, #328]	; (8101a9c <bno055_writeData+0x188>)
 8101954:	f007 fd4a 	bl	81093ec <puts>
 8101958:	e012      	b.n	8101980 <bno055_writeData+0x6c>
  } else if (status == HAL_TIMEOUT) {
 810195a:	7dfb      	ldrb	r3, [r7, #23]
 810195c:	2b03      	cmp	r3, #3
 810195e:	d103      	bne.n	8101968 <bno055_writeData+0x54>
    printf("HAL_I2C_Master_Transmit HAL_TIMEOUT\r\n");
 8101960:	484f      	ldr	r0, [pc, #316]	; (8101aa0 <bno055_writeData+0x18c>)
 8101962:	f007 fd43 	bl	81093ec <puts>
 8101966:	e00b      	b.n	8101980 <bno055_writeData+0x6c>
  } else if (status == HAL_BUSY) {
 8101968:	7dfb      	ldrb	r3, [r7, #23]
 810196a:	2b02      	cmp	r3, #2
 810196c:	d103      	bne.n	8101976 <bno055_writeData+0x62>
    printf("HAL_I2C_Master_Transmit HAL_BUSY\r\n");
 810196e:	484d      	ldr	r0, [pc, #308]	; (8101aa4 <bno055_writeData+0x190>)
 8101970:	f007 fd3c 	bl	81093ec <puts>
 8101974:	e004      	b.n	8101980 <bno055_writeData+0x6c>
  } else {
    printf("Unknown status data %d", status);
 8101976:	7dfb      	ldrb	r3, [r7, #23]
 8101978:	4619      	mov	r1, r3
 810197a:	484b      	ldr	r0, [pc, #300]	; (8101aa8 <bno055_writeData+0x194>)
 810197c:	f007 fcb0 	bl	81092e0 <iprintf>
  }

  uint32_t error = HAL_I2C_GetError(_bno055_i2c_port);
 8101980:	4b45      	ldr	r3, [pc, #276]	; (8101a98 <bno055_writeData+0x184>)
 8101982:	681b      	ldr	r3, [r3, #0]
 8101984:	4618      	mov	r0, r3
 8101986:	f001 fdde 	bl	8103546 <HAL_I2C_GetError>
 810198a:	6138      	str	r0, [r7, #16]
  if (error == HAL_I2C_ERROR_NONE) {
 810198c:	693b      	ldr	r3, [r7, #16]
 810198e:	2b00      	cmp	r3, #0
 8101990:	d07e      	beq.n	8101a90 <bno055_writeData+0x17c>
    return;
  } else if (error == HAL_I2C_ERROR_BERR) {
 8101992:	693b      	ldr	r3, [r7, #16]
 8101994:	2b01      	cmp	r3, #1
 8101996:	d103      	bne.n	81019a0 <bno055_writeData+0x8c>
    printf("HAL_I2C_ERROR_BERR\r\n");
 8101998:	4844      	ldr	r0, [pc, #272]	; (8101aac <bno055_writeData+0x198>)
 810199a:	f007 fd27 	bl	81093ec <puts>
 810199e:	e021      	b.n	81019e4 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_ARLO) {
 81019a0:	693b      	ldr	r3, [r7, #16]
 81019a2:	2b02      	cmp	r3, #2
 81019a4:	d103      	bne.n	81019ae <bno055_writeData+0x9a>
    printf("HAL_I2C_ERROR_ARLO\r\n");
 81019a6:	4842      	ldr	r0, [pc, #264]	; (8101ab0 <bno055_writeData+0x19c>)
 81019a8:	f007 fd20 	bl	81093ec <puts>
 81019ac:	e01a      	b.n	81019e4 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_AF) {
 81019ae:	693b      	ldr	r3, [r7, #16]
 81019b0:	2b04      	cmp	r3, #4
 81019b2:	d103      	bne.n	81019bc <bno055_writeData+0xa8>
    printf("HAL_I2C_ERROR_AF\r\n");
 81019b4:	483f      	ldr	r0, [pc, #252]	; (8101ab4 <bno055_writeData+0x1a0>)
 81019b6:	f007 fd19 	bl	81093ec <puts>
 81019ba:	e013      	b.n	81019e4 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_OVR) {
 81019bc:	693b      	ldr	r3, [r7, #16]
 81019be:	2b08      	cmp	r3, #8
 81019c0:	d103      	bne.n	81019ca <bno055_writeData+0xb6>
    printf("HAL_I2C_ERROR_OVR\r\n");
 81019c2:	483d      	ldr	r0, [pc, #244]	; (8101ab8 <bno055_writeData+0x1a4>)
 81019c4:	f007 fd12 	bl	81093ec <puts>
 81019c8:	e00c      	b.n	81019e4 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_DMA) {
 81019ca:	693b      	ldr	r3, [r7, #16]
 81019cc:	2b10      	cmp	r3, #16
 81019ce:	d103      	bne.n	81019d8 <bno055_writeData+0xc4>
    printf("HAL_I2C_ERROR_DMA\r\n");
 81019d0:	483a      	ldr	r0, [pc, #232]	; (8101abc <bno055_writeData+0x1a8>)
 81019d2:	f007 fd0b 	bl	81093ec <puts>
 81019d6:	e005      	b.n	81019e4 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_TIMEOUT) {
 81019d8:	693b      	ldr	r3, [r7, #16]
 81019da:	2b20      	cmp	r3, #32
 81019dc:	d102      	bne.n	81019e4 <bno055_writeData+0xd0>
    printf("HAL_I2C_ERROR_TIMEOUT\r\n");
 81019de:	4838      	ldr	r0, [pc, #224]	; (8101ac0 <bno055_writeData+0x1ac>)
 81019e0:	f007 fd04 	bl	81093ec <puts>
  }

  HAL_I2C_StateTypeDef state = HAL_I2C_GetState(_bno055_i2c_port);
 81019e4:	4b2c      	ldr	r3, [pc, #176]	; (8101a98 <bno055_writeData+0x184>)
 81019e6:	681b      	ldr	r3, [r3, #0]
 81019e8:	4618      	mov	r0, r3
 81019ea:	f001 fd9e 	bl	810352a <HAL_I2C_GetState>
 81019ee:	4603      	mov	r3, r0
 81019f0:	73fb      	strb	r3, [r7, #15]
  if (state == HAL_I2C_STATE_RESET) {
 81019f2:	7bfb      	ldrb	r3, [r7, #15]
 81019f4:	2b00      	cmp	r3, #0
 81019f6:	d103      	bne.n	8101a00 <bno055_writeData+0xec>
    printf("HAL_I2C_STATE_RESET\r\n");
 81019f8:	4832      	ldr	r0, [pc, #200]	; (8101ac4 <bno055_writeData+0x1b0>)
 81019fa:	f007 fcf7 	bl	81093ec <puts>
 81019fe:	e048      	b.n	8101a92 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_READY) {
 8101a00:	7bfb      	ldrb	r3, [r7, #15]
 8101a02:	2b20      	cmp	r3, #32
 8101a04:	d103      	bne.n	8101a0e <bno055_writeData+0xfa>
    printf("HAL_I2C_STATE_RESET\r\n");
 8101a06:	482f      	ldr	r0, [pc, #188]	; (8101ac4 <bno055_writeData+0x1b0>)
 8101a08:	f007 fcf0 	bl	81093ec <puts>
 8101a0c:	e041      	b.n	8101a92 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY) {
 8101a0e:	7bfb      	ldrb	r3, [r7, #15]
 8101a10:	2b24      	cmp	r3, #36	; 0x24
 8101a12:	d103      	bne.n	8101a1c <bno055_writeData+0x108>
    printf("HAL_I2C_STATE_BUSY\r\n");
 8101a14:	482c      	ldr	r0, [pc, #176]	; (8101ac8 <bno055_writeData+0x1b4>)
 8101a16:	f007 fce9 	bl	81093ec <puts>
 8101a1a:	e03a      	b.n	8101a92 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_TX) {
 8101a1c:	7bfb      	ldrb	r3, [r7, #15]
 8101a1e:	2b21      	cmp	r3, #33	; 0x21
 8101a20:	d103      	bne.n	8101a2a <bno055_writeData+0x116>
    printf("HAL_I2C_STATE_BUSY_TX\r\n");
 8101a22:	482a      	ldr	r0, [pc, #168]	; (8101acc <bno055_writeData+0x1b8>)
 8101a24:	f007 fce2 	bl	81093ec <puts>
 8101a28:	e033      	b.n	8101a92 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_RX) {
 8101a2a:	7bfb      	ldrb	r3, [r7, #15]
 8101a2c:	2b22      	cmp	r3, #34	; 0x22
 8101a2e:	d103      	bne.n	8101a38 <bno055_writeData+0x124>
    printf("HAL_I2C_STATE_BUSY_RX\r\n");
 8101a30:	4827      	ldr	r0, [pc, #156]	; (8101ad0 <bno055_writeData+0x1bc>)
 8101a32:	f007 fcdb 	bl	81093ec <puts>
 8101a36:	e02c      	b.n	8101a92 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_LISTEN) {
 8101a38:	7bfb      	ldrb	r3, [r7, #15]
 8101a3a:	2b28      	cmp	r3, #40	; 0x28
 8101a3c:	d103      	bne.n	8101a46 <bno055_writeData+0x132>
    printf("HAL_I2C_STATE_LISTEN\r\n");
 8101a3e:	4825      	ldr	r0, [pc, #148]	; (8101ad4 <bno055_writeData+0x1c0>)
 8101a40:	f007 fcd4 	bl	81093ec <puts>
 8101a44:	e025      	b.n	8101a92 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_TX_LISTEN) {
 8101a46:	7bfb      	ldrb	r3, [r7, #15]
 8101a48:	2b29      	cmp	r3, #41	; 0x29
 8101a4a:	d103      	bne.n	8101a54 <bno055_writeData+0x140>
    printf("HAL_I2C_STATE_BUSY_TX_LISTEN\r\n");
 8101a4c:	4822      	ldr	r0, [pc, #136]	; (8101ad8 <bno055_writeData+0x1c4>)
 8101a4e:	f007 fccd 	bl	81093ec <puts>
 8101a52:	e01e      	b.n	8101a92 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_RX_LISTEN) {
 8101a54:	7bfb      	ldrb	r3, [r7, #15]
 8101a56:	2b2a      	cmp	r3, #42	; 0x2a
 8101a58:	d103      	bne.n	8101a62 <bno055_writeData+0x14e>
    printf("HAL_I2C_STATE_BUSY_RX_LISTEN\r\n");
 8101a5a:	4820      	ldr	r0, [pc, #128]	; (8101adc <bno055_writeData+0x1c8>)
 8101a5c:	f007 fcc6 	bl	81093ec <puts>
 8101a60:	e017      	b.n	8101a92 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_ABORT) {
 8101a62:	7bfb      	ldrb	r3, [r7, #15]
 8101a64:	2b60      	cmp	r3, #96	; 0x60
 8101a66:	d103      	bne.n	8101a70 <bno055_writeData+0x15c>
    printf("HAL_I2C_STATE_ABORT\r\n");
 8101a68:	481d      	ldr	r0, [pc, #116]	; (8101ae0 <bno055_writeData+0x1cc>)
 8101a6a:	f007 fcbf 	bl	81093ec <puts>
 8101a6e:	e010      	b.n	8101a92 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_TIMEOUT) {
 8101a70:	7bfb      	ldrb	r3, [r7, #15]
 8101a72:	2ba0      	cmp	r3, #160	; 0xa0
 8101a74:	d103      	bne.n	8101a7e <bno055_writeData+0x16a>
    printf("HAL_I2C_STATE_TIMEOUT\r\n");
 8101a76:	481b      	ldr	r0, [pc, #108]	; (8101ae4 <bno055_writeData+0x1d0>)
 8101a78:	f007 fcb8 	bl	81093ec <puts>
 8101a7c:	e009      	b.n	8101a92 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_ERROR) {
 8101a7e:	7bfb      	ldrb	r3, [r7, #15]
 8101a80:	2be0      	cmp	r3, #224	; 0xe0
 8101a82:	d106      	bne.n	8101a92 <bno055_writeData+0x17e>
    printf("HAL_I2C_STATE_ERROR\r\n");
 8101a84:	4818      	ldr	r0, [pc, #96]	; (8101ae8 <bno055_writeData+0x1d4>)
 8101a86:	f007 fcb1 	bl	81093ec <puts>
 8101a8a:	e002      	b.n	8101a92 <bno055_writeData+0x17e>
    return;
 8101a8c:	bf00      	nop
 8101a8e:	e000      	b.n	8101a92 <bno055_writeData+0x17e>
    return;
 8101a90:	bf00      	nop
  }
  // while (HAL_I2C_GetState(_bno055_i2c_port) != HAL_I2C_STATE_READY) {}
  // return;
}
 8101a92:	3718      	adds	r7, #24
 8101a94:	46bd      	mov	sp, r7
 8101a96:	bd80      	pop	{r7, pc}
 8101a98:	10000218 	.word	0x10000218
 8101a9c:	0810d01c 	.word	0x0810d01c
 8101aa0:	0810d040 	.word	0x0810d040
 8101aa4:	0810d068 	.word	0x0810d068
 8101aa8:	0810d08c 	.word	0x0810d08c
 8101aac:	0810d0a4 	.word	0x0810d0a4
 8101ab0:	0810d0b8 	.word	0x0810d0b8
 8101ab4:	0810d0cc 	.word	0x0810d0cc
 8101ab8:	0810d0e0 	.word	0x0810d0e0
 8101abc:	0810d0f4 	.word	0x0810d0f4
 8101ac0:	0810d108 	.word	0x0810d108
 8101ac4:	0810d120 	.word	0x0810d120
 8101ac8:	0810d138 	.word	0x0810d138
 8101acc:	0810d14c 	.word	0x0810d14c
 8101ad0:	0810d164 	.word	0x0810d164
 8101ad4:	0810d17c 	.word	0x0810d17c
 8101ad8:	0810d194 	.word	0x0810d194
 8101adc:	0810d1b4 	.word	0x0810d1b4
 8101ae0:	0810d1d4 	.word	0x0810d1d4
 8101ae4:	0810d1ec 	.word	0x0810d1ec
 8101ae8:	0810d204 	.word	0x0810d204

08101aec <bno055_readData>:

void bno055_readData(uint8_t reg, uint8_t *data, uint8_t len) {
 8101aec:	b580      	push	{r7, lr}
 8101aee:	b086      	sub	sp, #24
 8101af0:	af02      	add	r7, sp, #8
 8101af2:	4603      	mov	r3, r0
 8101af4:	6039      	str	r1, [r7, #0]
 8101af6:	71fb      	strb	r3, [r7, #7]
 8101af8:	4613      	mov	r3, r2
 8101afa:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef ret;
	ret = HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1, &reg, 1,
 8101afc:	4b0d      	ldr	r3, [pc, #52]	; (8101b34 <bno055_readData+0x48>)
 8101afe:	6818      	ldr	r0, [r3, #0]
 8101b00:	1dfa      	adds	r2, r7, #7
 8101b02:	2364      	movs	r3, #100	; 0x64
 8101b04:	9300      	str	r3, [sp, #0]
 8101b06:	2301      	movs	r3, #1
 8101b08:	2150      	movs	r1, #80	; 0x50
 8101b0a:	f001 fa1d 	bl	8102f48 <HAL_I2C_Master_Transmit>
 8101b0e:	4603      	mov	r3, r0
 8101b10:	73fb      	strb	r3, [r7, #15]
                          100);
  ret = HAL_I2C_Master_Receive(_bno055_i2c_port, BNO055_I2C_ADDR << 1, data, len,
 8101b12:	4b08      	ldr	r3, [pc, #32]	; (8101b34 <bno055_readData+0x48>)
 8101b14:	6818      	ldr	r0, [r3, #0]
 8101b16:	79bb      	ldrb	r3, [r7, #6]
 8101b18:	b29b      	uxth	r3, r3
 8101b1a:	2264      	movs	r2, #100	; 0x64
 8101b1c:	9200      	str	r2, [sp, #0]
 8101b1e:	683a      	ldr	r2, [r7, #0]
 8101b20:	2150      	movs	r1, #80	; 0x50
 8101b22:	f001 fb05 	bl	8103130 <HAL_I2C_Master_Receive>
 8101b26:	4603      	mov	r3, r0
 8101b28:	73fb      	strb	r3, [r7, #15]
                         100);
  // HAL_I2C_Mem_Read(_bno055_i2c_port, BNO055_I2C_ADDR_LO<<1, reg,
  // I2C_MEMADD_SIZE_8BIT, data, len, 100);
}
 8101b2a:	bf00      	nop
 8101b2c:	3710      	adds	r7, #16
 8101b2e:	46bd      	mov	sp, r7
 8101b30:	bd80      	pop	{r7, pc}
 8101b32:	bf00      	nop
 8101b34:	10000218 	.word	0x10000218

08101b38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8101b38:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8101b3c:	b098      	sub	sp, #96	; 0x60
 8101b3e:	af04      	add	r7, sp, #16

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 8101b40:	4b88      	ldr	r3, [pc, #544]	; (8101d64 <main+0x22c>)
 8101b42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101b46:	4a87      	ldr	r2, [pc, #540]	; (8101d64 <main+0x22c>)
 8101b48:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8101b4c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101b50:	4b84      	ldr	r3, [pc, #528]	; (8101d64 <main+0x22c>)
 8101b52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101b56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8101b5a:	623b      	str	r3, [r7, #32]
 8101b5c:	6a3b      	ldr	r3, [r7, #32]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8101b5e:	2001      	movs	r0, #1
 8101b60:	f001 f950 	bl	8102e04 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 8101b64:	f002 f89e 	bl	8103ca4 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8101b68:	2201      	movs	r2, #1
 8101b6a:	2102      	movs	r1, #2
 8101b6c:	2000      	movs	r0, #0
 8101b6e:	f002 f81f 	bl	8103bb0 <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8101b72:	4b7d      	ldr	r3, [pc, #500]	; (8101d68 <main+0x230>)
 8101b74:	681b      	ldr	r3, [r3, #0]
 8101b76:	091b      	lsrs	r3, r3, #4
 8101b78:	f003 030f 	and.w	r3, r3, #15
 8101b7c:	2b07      	cmp	r3, #7
 8101b7e:	d108      	bne.n	8101b92 <main+0x5a>
 8101b80:	4b7a      	ldr	r3, [pc, #488]	; (8101d6c <main+0x234>)
 8101b82:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8101b86:	4a79      	ldr	r2, [pc, #484]	; (8101d6c <main+0x234>)
 8101b88:	f043 0301 	orr.w	r3, r3, #1
 8101b8c:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 8101b90:	e007      	b.n	8101ba2 <main+0x6a>
 8101b92:	4b76      	ldr	r3, [pc, #472]	; (8101d6c <main+0x234>)
 8101b94:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8101b98:	4a74      	ldr	r2, [pc, #464]	; (8101d6c <main+0x234>)
 8101b9a:	f043 0301 	orr.w	r3, r3, #1
 8101b9e:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8101ba2:	f000 fd83 	bl	81026ac <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8101ba6:	f000 fa91 	bl	81020cc <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8101baa:	f000 fa43 	bl	8102034 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8101bae:	f000 f8ef 	bl	8101d90 <MX_I2C1_Init>
  MX_TIM1_Init();
 8101bb2:	f000 f92d 	bl	8101e10 <MX_TIM1_Init>
  MX_TIM2_Init();
 8101bb6:	f000 f9ef 	bl	8101f98 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8101bba:	486d      	ldr	r0, [pc, #436]	; (8101d70 <main+0x238>)
 8101bbc:	f004 f8dc 	bl	8105d78 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8101bc0:	2100      	movs	r1, #0
 8101bc2:	486c      	ldr	r0, [pc, #432]	; (8101d74 <main+0x23c>)
 8101bc4:	f004 f9b2 	bl	8105f2c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8101bc8:	2104      	movs	r1, #4
 8101bca:	486a      	ldr	r0, [pc, #424]	; (8101d74 <main+0x23c>)
 8101bcc:	f004 f9ae 	bl	8105f2c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8101bd0:	2108      	movs	r1, #8
 8101bd2:	4868      	ldr	r0, [pc, #416]	; (8101d74 <main+0x23c>)
 8101bd4:	f004 f9aa 	bl	8105f2c <HAL_TIM_PWM_Start>

  HAL_StatusTypeDef ret = HAL_I2C_IsDeviceReady(&hi2c1, BNO055_I2C_ADDR << 1,5,1000);
 8101bd8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8101bdc:	2205      	movs	r2, #5
 8101bde:	2150      	movs	r1, #80	; 0x50
 8101be0:	4865      	ldr	r0, [pc, #404]	; (8101d78 <main+0x240>)
 8101be2:	f001 fb9b 	bl	810331c <HAL_I2C_IsDeviceReady>
 8101be6:	4603      	mov	r3, r0
 8101be8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  bno055_assignI2C(&hi2c1);
 8101bec:	4862      	ldr	r0, [pc, #392]	; (8101d78 <main+0x240>)
 8101bee:	f7ff fe75 	bl	81018dc <bno055_assignI2C>
  bno055_setup();
 8101bf2:	f7ff fcc3 	bl	810157c <bno055_setup>
  bno055_setOperationModeNDOF();
 8101bf6:	f7ff fcae 	bl	8101556 <bno055_setOperationModeNDOF>

  init_tune_PID(&pid, dt, 0.5, 0, 0);
 8101bfa:	4b60      	ldr	r3, [pc, #384]	; (8101d7c <main+0x244>)
 8101bfc:	edd3 7a00 	vldr	s15, [r3]
 8101c00:	eddf 1a5f 	vldr	s3, [pc, #380]	; 8101d80 <main+0x248>
 8101c04:	ed9f 1a5e 	vldr	s2, [pc, #376]	; 8101d80 <main+0x248>
 8101c08:	eef6 0a00 	vmov.f32	s1, #96	; 0x3f000000  0.5
 8101c0c:	eeb0 0a67 	vmov.f32	s0, s15
 8101c10:	485c      	ldr	r0, [pc, #368]	; (8101d84 <main+0x24c>)
 8101c12:	f7ff fa91 	bl	8101138 <init_tune_PID>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

	  if(flag_Tc==1){
 8101c16:	4b5c      	ldr	r3, [pc, #368]	; (8101d88 <main+0x250>)
 8101c18:	edd3 7a00 	vldr	s15, [r3]
 8101c1c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8101c20:	eef4 7a47 	vcmp.f32	s15, s14
 8101c24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8101c28:	d1f5      	bne.n	8101c16 <main+0xde>
		  flag_Tc= 0;
 8101c2a:	4b57      	ldr	r3, [pc, #348]	; (8101d88 <main+0x250>)
 8101c2c:	f04f 0200 	mov.w	r2, #0
 8101c30:	601a      	str	r2, [r3, #0]
		  bno055_vector_t v = bno055_getVectorEuler();
 8101c32:	f7ff fe0f 	bl	8101854 <bno055_getVectorEuler>
 8101c36:	eeb0 4a40 	vmov.f32	s8, s0
 8101c3a:	eef0 4a60 	vmov.f32	s9, s1
 8101c3e:	eeb0 5a41 	vmov.f32	s10, s2
 8101c42:	eef0 5a61 	vmov.f32	s11, s3
 8101c46:	eeb0 6a42 	vmov.f32	s12, s4
 8101c4a:	eef0 6a62 	vmov.f32	s13, s5
 8101c4e:	eeb0 7a43 	vmov.f32	s14, s6
 8101c52:	eef0 7a63 	vmov.f32	s15, s7
 8101c56:	ed87 4b00 	vstr	d4, [r7]
 8101c5a:	ed87 5b02 	vstr	d5, [r7, #8]
 8101c5e:	ed87 6b04 	vstr	d6, [r7, #16]
 8101c62:	ed87 7b06 	vstr	d7, [r7, #24]

		  roll = (float)v.y;
 8101c66:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8101c6a:	4610      	mov	r0, r2
 8101c6c:	4619      	mov	r1, r3
 8101c6e:	f7ff f843 	bl	8100cf8 <__aeabi_d2f>
 8101c72:	4603      	mov	r3, r0
 8101c74:	64bb      	str	r3, [r7, #72]	; 0x48
		  pitch = (float)v.z;
 8101c76:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8101c7a:	4610      	mov	r0, r2
 8101c7c:	4619      	mov	r1, r3
 8101c7e:	f7ff f83b 	bl	8100cf8 <__aeabi_d2f>
 8101c82:	4603      	mov	r3, r0
 8101c84:	647b      	str	r3, [r7, #68]	; 0x44
		  yaw = (float)v.x;
 8101c86:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8101c8a:	4610      	mov	r0, r2
 8101c8c:	4619      	mov	r1, r3
 8101c8e:	f7ff f833 	bl	8100cf8 <__aeabi_d2f>
 8101c92:	4603      	mov	r3, r0
 8101c94:	643b      	str	r3, [r7, #64]	; 0x40
		  printf("%f %f %f",roll,pitch,yaw);
 8101c96:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8101c98:	f7fe fcde 	bl	8100658 <__aeabi_f2d>
 8101c9c:	4680      	mov	r8, r0
 8101c9e:	4689      	mov	r9, r1
 8101ca0:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8101ca2:	f7fe fcd9 	bl	8100658 <__aeabi_f2d>
 8101ca6:	4604      	mov	r4, r0
 8101ca8:	460d      	mov	r5, r1
 8101caa:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8101cac:	f7fe fcd4 	bl	8100658 <__aeabi_f2d>
 8101cb0:	4602      	mov	r2, r0
 8101cb2:	460b      	mov	r3, r1
 8101cb4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8101cb8:	e9cd 4500 	strd	r4, r5, [sp]
 8101cbc:	4642      	mov	r2, r8
 8101cbe:	464b      	mov	r3, r9
 8101cc0:	4832      	ldr	r0, [pc, #200]	; (8101d8c <main+0x254>)
 8101cc2:	f007 fb0d 	bl	81092e0 <iprintf>
		  u_roll = PID_controller(&pid, /*(float)v.y*/5, 0.0);
 8101cc6:	eddf 0a2e 	vldr	s1, [pc, #184]	; 8101d80 <main+0x248>
 8101cca:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 8101cce:	482d      	ldr	r0, [pc, #180]	; (8101d84 <main+0x24c>)
 8101cd0:	f7ff fa5a 	bl	8101188 <PID_controller>
 8101cd4:	ed87 0a0f 	vstr	s0, [r7, #60]	; 0x3c
		  u_pitch = PID_controller(&pid, /*(float)v.z*/5, 0.0);
 8101cd8:	eddf 0a29 	vldr	s1, [pc, #164]	; 8101d80 <main+0x248>
 8101cdc:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 8101ce0:	4828      	ldr	r0, [pc, #160]	; (8101d84 <main+0x24c>)
 8101ce2:	f7ff fa51 	bl	8101188 <PID_controller>
 8101ce6:	ed87 0a0e 	vstr	s0, [r7, #56]	; 0x38
		  u_yaw = PID_controller(&pid, /*(float)v.x*/5, 0.0);
 8101cea:	eddf 0a25 	vldr	s1, [pc, #148]	; 8101d80 <main+0x248>
 8101cee:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 8101cf2:	4824      	ldr	r0, [pc, #144]	; (8101d84 <main+0x24c>)
 8101cf4:	f7ff fa48 	bl	8101188 <PID_controller>
 8101cf8:	ed87 0a0d 	vstr	s0, [r7, #52]	; 0x34

		  duty_roll = VtoD_Roll(u_roll);
 8101cfc:	ed97 0a0f 	vldr	s0, [r7, #60]	; 0x3c
 8101d00:	f7ff fb28 	bl	8101354 <VtoD_Roll>
 8101d04:	ed87 0a0c 	vstr	s0, [r7, #48]	; 0x30
		  duty_pitch = VtoD_Pitch(u_pitch);
 8101d08:	ed97 0a0e 	vldr	s0, [r7, #56]	; 0x38
 8101d0c:	f7ff fab8 	bl	8101280 <VtoD_Pitch>
 8101d10:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
		  duty_yaw = VtoD_Yaw(u_yaw);
 8101d14:	ed97 0a0d 	vldr	s0, [r7, #52]	; 0x34
 8101d18:	f7ff fb86 	bl	8101428 <VtoD_Yaw>
 8101d1c:	ed87 0a0a 	vstr	s0, [r7, #40]	; 0x28

		  set_PWM_dir_Roll((uint32_t)duty_roll,dir);
 8101d20:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8101d24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8101d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101d2a:	b2db      	uxtb	r3, r3
 8101d2c:	4619      	mov	r1, r3
 8101d2e:	ee17 0a90 	vmov	r0, s15
 8101d32:	f7ff fb51 	bl	81013d8 <set_PWM_dir_Roll>
		  set_PWM_dir_Pitch((uint32_t)duty_pitch,dir);
 8101d36:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8101d3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8101d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101d40:	b2db      	uxtb	r3, r3
 8101d42:	4619      	mov	r1, r3
 8101d44:	ee17 0a90 	vmov	r0, s15
 8101d48:	f7ff fadc 	bl	8101304 <set_PWM_dir_Pitch>
		  set_PWM_dir_Yaw((uint32_t)duty_yaw,dir);
 8101d4c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8101d50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8101d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101d56:	b2db      	uxtb	r3, r3
 8101d58:	4619      	mov	r1, r3
 8101d5a:	ee17 0a90 	vmov	r0, s15
 8101d5e:	f7ff fba5 	bl	81014ac <set_PWM_dir_Yaw>
	  if(flag_Tc==1){
 8101d62:	e758      	b.n	8101c16 <main+0xde>
 8101d64:	58024400 	.word	0x58024400
 8101d68:	e000ed00 	.word	0xe000ed00
 8101d6c:	58026400 	.word	0x58026400
 8101d70:	100002bc 	.word	0x100002bc
 8101d74:	10000270 	.word	0x10000270
 8101d78:	1000021c 	.word	0x1000021c
 8101d7c:	10000014 	.word	0x10000014
 8101d80:	00000000 	.word	0x00000000
 8101d84:	1000039c 	.word	0x1000039c
 8101d88:	100003b4 	.word	0x100003b4
 8101d8c:	0810d21c 	.word	0x0810d21c

08101d90 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8101d90:	b580      	push	{r7, lr}
 8101d92:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8101d94:	4b1b      	ldr	r3, [pc, #108]	; (8101e04 <MX_I2C1_Init+0x74>)
 8101d96:	4a1c      	ldr	r2, [pc, #112]	; (8101e08 <MX_I2C1_Init+0x78>)
 8101d98:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00909FCE;
 8101d9a:	4b1a      	ldr	r3, [pc, #104]	; (8101e04 <MX_I2C1_Init+0x74>)
 8101d9c:	4a1b      	ldr	r2, [pc, #108]	; (8101e0c <MX_I2C1_Init+0x7c>)
 8101d9e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8101da0:	4b18      	ldr	r3, [pc, #96]	; (8101e04 <MX_I2C1_Init+0x74>)
 8101da2:	2200      	movs	r2, #0
 8101da4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8101da6:	4b17      	ldr	r3, [pc, #92]	; (8101e04 <MX_I2C1_Init+0x74>)
 8101da8:	2201      	movs	r2, #1
 8101daa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8101dac:	4b15      	ldr	r3, [pc, #84]	; (8101e04 <MX_I2C1_Init+0x74>)
 8101dae:	2200      	movs	r2, #0
 8101db0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8101db2:	4b14      	ldr	r3, [pc, #80]	; (8101e04 <MX_I2C1_Init+0x74>)
 8101db4:	2200      	movs	r2, #0
 8101db6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8101db8:	4b12      	ldr	r3, [pc, #72]	; (8101e04 <MX_I2C1_Init+0x74>)
 8101dba:	2200      	movs	r2, #0
 8101dbc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8101dbe:	4b11      	ldr	r3, [pc, #68]	; (8101e04 <MX_I2C1_Init+0x74>)
 8101dc0:	2200      	movs	r2, #0
 8101dc2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8101dc4:	4b0f      	ldr	r3, [pc, #60]	; (8101e04 <MX_I2C1_Init+0x74>)
 8101dc6:	2200      	movs	r2, #0
 8101dc8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8101dca:	480e      	ldr	r0, [pc, #56]	; (8101e04 <MX_I2C1_Init+0x74>)
 8101dcc:	f001 f82c 	bl	8102e28 <HAL_I2C_Init>
 8101dd0:	4603      	mov	r3, r0
 8101dd2:	2b00      	cmp	r3, #0
 8101dd4:	d001      	beq.n	8101dda <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8101dd6:	f000 f9d9 	bl	810218c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8101dda:	2100      	movs	r1, #0
 8101ddc:	4809      	ldr	r0, [pc, #36]	; (8101e04 <MX_I2C1_Init+0x74>)
 8101dde:	f001 fe4f 	bl	8103a80 <HAL_I2CEx_ConfigAnalogFilter>
 8101de2:	4603      	mov	r3, r0
 8101de4:	2b00      	cmp	r3, #0
 8101de6:	d001      	beq.n	8101dec <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8101de8:	f000 f9d0 	bl	810218c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8101dec:	2100      	movs	r1, #0
 8101dee:	4805      	ldr	r0, [pc, #20]	; (8101e04 <MX_I2C1_Init+0x74>)
 8101df0:	f001 fe91 	bl	8103b16 <HAL_I2CEx_ConfigDigitalFilter>
 8101df4:	4603      	mov	r3, r0
 8101df6:	2b00      	cmp	r3, #0
 8101df8:	d001      	beq.n	8101dfe <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8101dfa:	f000 f9c7 	bl	810218c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8101dfe:	bf00      	nop
 8101e00:	bd80      	pop	{r7, pc}
 8101e02:	bf00      	nop
 8101e04:	1000021c 	.word	0x1000021c
 8101e08:	40005400 	.word	0x40005400
 8101e0c:	00909fce 	.word	0x00909fce

08101e10 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8101e10:	b580      	push	{r7, lr}
 8101e12:	b09a      	sub	sp, #104	; 0x68
 8101e14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8101e16:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8101e1a:	2200      	movs	r2, #0
 8101e1c:	601a      	str	r2, [r3, #0]
 8101e1e:	605a      	str	r2, [r3, #4]
 8101e20:	609a      	str	r2, [r3, #8]
 8101e22:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8101e24:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8101e28:	2200      	movs	r2, #0
 8101e2a:	601a      	str	r2, [r3, #0]
 8101e2c:	605a      	str	r2, [r3, #4]
 8101e2e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8101e30:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8101e34:	2200      	movs	r2, #0
 8101e36:	601a      	str	r2, [r3, #0]
 8101e38:	605a      	str	r2, [r3, #4]
 8101e3a:	609a      	str	r2, [r3, #8]
 8101e3c:	60da      	str	r2, [r3, #12]
 8101e3e:	611a      	str	r2, [r3, #16]
 8101e40:	615a      	str	r2, [r3, #20]
 8101e42:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8101e44:	1d3b      	adds	r3, r7, #4
 8101e46:	222c      	movs	r2, #44	; 0x2c
 8101e48:	2100      	movs	r1, #0
 8101e4a:	4618      	mov	r0, r3
 8101e4c:	f006 fbc6 	bl	81085dc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8101e50:	4b4f      	ldr	r3, [pc, #316]	; (8101f90 <MX_TIM1_Init+0x180>)
 8101e52:	4a50      	ldr	r2, [pc, #320]	; (8101f94 <MX_TIM1_Init+0x184>)
 8101e54:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 240-1;
 8101e56:	4b4e      	ldr	r3, [pc, #312]	; (8101f90 <MX_TIM1_Init+0x180>)
 8101e58:	22ef      	movs	r2, #239	; 0xef
 8101e5a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8101e5c:	4b4c      	ldr	r3, [pc, #304]	; (8101f90 <MX_TIM1_Init+0x180>)
 8101e5e:	2200      	movs	r2, #0
 8101e60:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8101e62:	4b4b      	ldr	r3, [pc, #300]	; (8101f90 <MX_TIM1_Init+0x180>)
 8101e64:	f240 32e7 	movw	r2, #999	; 0x3e7
 8101e68:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8101e6a:	4b49      	ldr	r3, [pc, #292]	; (8101f90 <MX_TIM1_Init+0x180>)
 8101e6c:	2200      	movs	r2, #0
 8101e6e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8101e70:	4b47      	ldr	r3, [pc, #284]	; (8101f90 <MX_TIM1_Init+0x180>)
 8101e72:	2200      	movs	r2, #0
 8101e74:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8101e76:	4b46      	ldr	r3, [pc, #280]	; (8101f90 <MX_TIM1_Init+0x180>)
 8101e78:	2200      	movs	r2, #0
 8101e7a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8101e7c:	4844      	ldr	r0, [pc, #272]	; (8101f90 <MX_TIM1_Init+0x180>)
 8101e7e:	f003 ff23 	bl	8105cc8 <HAL_TIM_Base_Init>
 8101e82:	4603      	mov	r3, r0
 8101e84:	2b00      	cmp	r3, #0
 8101e86:	d001      	beq.n	8101e8c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8101e88:	f000 f980 	bl	810218c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8101e8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8101e90:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8101e92:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8101e96:	4619      	mov	r1, r3
 8101e98:	483d      	ldr	r0, [pc, #244]	; (8101f90 <MX_TIM1_Init+0x180>)
 8101e9a:	f004 fb89 	bl	81065b0 <HAL_TIM_ConfigClockSource>
 8101e9e:	4603      	mov	r3, r0
 8101ea0:	2b00      	cmp	r3, #0
 8101ea2:	d001      	beq.n	8101ea8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8101ea4:	f000 f972 	bl	810218c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8101ea8:	4839      	ldr	r0, [pc, #228]	; (8101f90 <MX_TIM1_Init+0x180>)
 8101eaa:	f003 ffdd 	bl	8105e68 <HAL_TIM_PWM_Init>
 8101eae:	4603      	mov	r3, r0
 8101eb0:	2b00      	cmp	r3, #0
 8101eb2:	d001      	beq.n	8101eb8 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8101eb4:	f000 f96a 	bl	810218c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8101eb8:	2300      	movs	r3, #0
 8101eba:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8101ebc:	2300      	movs	r3, #0
 8101ebe:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8101ec0:	2300      	movs	r3, #0
 8101ec2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8101ec4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8101ec8:	4619      	mov	r1, r3
 8101eca:	4831      	ldr	r0, [pc, #196]	; (8101f90 <MX_TIM1_Init+0x180>)
 8101ecc:	f005 f8c2 	bl	8107054 <HAL_TIMEx_MasterConfigSynchronization>
 8101ed0:	4603      	mov	r3, r0
 8101ed2:	2b00      	cmp	r3, #0
 8101ed4:	d001      	beq.n	8101eda <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8101ed6:	f000 f959 	bl	810218c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8101eda:	2360      	movs	r3, #96	; 0x60
 8101edc:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8101ede:	2300      	movs	r3, #0
 8101ee0:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8101ee2:	2300      	movs	r3, #0
 8101ee4:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8101ee6:	2300      	movs	r3, #0
 8101ee8:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8101eea:	2300      	movs	r3, #0
 8101eec:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8101eee:	2300      	movs	r3, #0
 8101ef0:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8101ef2:	2300      	movs	r3, #0
 8101ef4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8101ef6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8101efa:	2200      	movs	r2, #0
 8101efc:	4619      	mov	r1, r3
 8101efe:	4824      	ldr	r0, [pc, #144]	; (8101f90 <MX_TIM1_Init+0x180>)
 8101f00:	f004 fa42 	bl	8106388 <HAL_TIM_PWM_ConfigChannel>
 8101f04:	4603      	mov	r3, r0
 8101f06:	2b00      	cmp	r3, #0
 8101f08:	d001      	beq.n	8101f0e <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8101f0a:	f000 f93f 	bl	810218c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8101f0e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8101f12:	2204      	movs	r2, #4
 8101f14:	4619      	mov	r1, r3
 8101f16:	481e      	ldr	r0, [pc, #120]	; (8101f90 <MX_TIM1_Init+0x180>)
 8101f18:	f004 fa36 	bl	8106388 <HAL_TIM_PWM_ConfigChannel>
 8101f1c:	4603      	mov	r3, r0
 8101f1e:	2b00      	cmp	r3, #0
 8101f20:	d001      	beq.n	8101f26 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8101f22:	f000 f933 	bl	810218c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8101f26:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8101f2a:	2208      	movs	r2, #8
 8101f2c:	4619      	mov	r1, r3
 8101f2e:	4818      	ldr	r0, [pc, #96]	; (8101f90 <MX_TIM1_Init+0x180>)
 8101f30:	f004 fa2a 	bl	8106388 <HAL_TIM_PWM_ConfigChannel>
 8101f34:	4603      	mov	r3, r0
 8101f36:	2b00      	cmp	r3, #0
 8101f38:	d001      	beq.n	8101f3e <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8101f3a:	f000 f927 	bl	810218c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8101f3e:	2300      	movs	r3, #0
 8101f40:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8101f42:	2300      	movs	r3, #0
 8101f44:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8101f46:	2300      	movs	r3, #0
 8101f48:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8101f4a:	2300      	movs	r3, #0
 8101f4c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8101f4e:	2300      	movs	r3, #0
 8101f50:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8101f52:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8101f56:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8101f58:	2300      	movs	r3, #0
 8101f5a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8101f5c:	2300      	movs	r3, #0
 8101f5e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8101f60:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8101f64:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8101f66:	2300      	movs	r3, #0
 8101f68:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8101f6a:	2300      	movs	r3, #0
 8101f6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8101f6e:	1d3b      	adds	r3, r7, #4
 8101f70:	4619      	mov	r1, r3
 8101f72:	4807      	ldr	r0, [pc, #28]	; (8101f90 <MX_TIM1_Init+0x180>)
 8101f74:	f005 f8fc 	bl	8107170 <HAL_TIMEx_ConfigBreakDeadTime>
 8101f78:	4603      	mov	r3, r0
 8101f7a:	2b00      	cmp	r3, #0
 8101f7c:	d001      	beq.n	8101f82 <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 8101f7e:	f000 f905 	bl	810218c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8101f82:	4803      	ldr	r0, [pc, #12]	; (8101f90 <MX_TIM1_Init+0x180>)
 8101f84:	f000 f9c8 	bl	8102318 <HAL_TIM_MspPostInit>

}
 8101f88:	bf00      	nop
 8101f8a:	3768      	adds	r7, #104	; 0x68
 8101f8c:	46bd      	mov	sp, r7
 8101f8e:	bd80      	pop	{r7, pc}
 8101f90:	10000270 	.word	0x10000270
 8101f94:	40010000 	.word	0x40010000

08101f98 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8101f98:	b580      	push	{r7, lr}
 8101f9a:	b088      	sub	sp, #32
 8101f9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8101f9e:	f107 0310 	add.w	r3, r7, #16
 8101fa2:	2200      	movs	r2, #0
 8101fa4:	601a      	str	r2, [r3, #0]
 8101fa6:	605a      	str	r2, [r3, #4]
 8101fa8:	609a      	str	r2, [r3, #8]
 8101faa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8101fac:	1d3b      	adds	r3, r7, #4
 8101fae:	2200      	movs	r2, #0
 8101fb0:	601a      	str	r2, [r3, #0]
 8101fb2:	605a      	str	r2, [r3, #4]
 8101fb4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8101fb6:	4b1e      	ldr	r3, [pc, #120]	; (8102030 <MX_TIM2_Init+0x98>)
 8101fb8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8101fbc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 240-1;
 8101fbe:	4b1c      	ldr	r3, [pc, #112]	; (8102030 <MX_TIM2_Init+0x98>)
 8101fc0:	22ef      	movs	r2, #239	; 0xef
 8101fc2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8101fc4:	4b1a      	ldr	r3, [pc, #104]	; (8102030 <MX_TIM2_Init+0x98>)
 8101fc6:	2200      	movs	r2, #0
 8101fc8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 8101fca:	4b19      	ldr	r3, [pc, #100]	; (8102030 <MX_TIM2_Init+0x98>)
 8101fcc:	f242 720f 	movw	r2, #9999	; 0x270f
 8101fd0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8101fd2:	4b17      	ldr	r3, [pc, #92]	; (8102030 <MX_TIM2_Init+0x98>)
 8101fd4:	2200      	movs	r2, #0
 8101fd6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8101fd8:	4b15      	ldr	r3, [pc, #84]	; (8102030 <MX_TIM2_Init+0x98>)
 8101fda:	2200      	movs	r2, #0
 8101fdc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8101fde:	4814      	ldr	r0, [pc, #80]	; (8102030 <MX_TIM2_Init+0x98>)
 8101fe0:	f003 fe72 	bl	8105cc8 <HAL_TIM_Base_Init>
 8101fe4:	4603      	mov	r3, r0
 8101fe6:	2b00      	cmp	r3, #0
 8101fe8:	d001      	beq.n	8101fee <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8101fea:	f000 f8cf 	bl	810218c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8101fee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8101ff2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8101ff4:	f107 0310 	add.w	r3, r7, #16
 8101ff8:	4619      	mov	r1, r3
 8101ffa:	480d      	ldr	r0, [pc, #52]	; (8102030 <MX_TIM2_Init+0x98>)
 8101ffc:	f004 fad8 	bl	81065b0 <HAL_TIM_ConfigClockSource>
 8102000:	4603      	mov	r3, r0
 8102002:	2b00      	cmp	r3, #0
 8102004:	d001      	beq.n	810200a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8102006:	f000 f8c1 	bl	810218c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 810200a:	2300      	movs	r3, #0
 810200c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 810200e:	2300      	movs	r3, #0
 8102010:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8102012:	1d3b      	adds	r3, r7, #4
 8102014:	4619      	mov	r1, r3
 8102016:	4806      	ldr	r0, [pc, #24]	; (8102030 <MX_TIM2_Init+0x98>)
 8102018:	f005 f81c 	bl	8107054 <HAL_TIMEx_MasterConfigSynchronization>
 810201c:	4603      	mov	r3, r0
 810201e:	2b00      	cmp	r3, #0
 8102020:	d001      	beq.n	8102026 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8102022:	f000 f8b3 	bl	810218c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8102026:	bf00      	nop
 8102028:	3720      	adds	r7, #32
 810202a:	46bd      	mov	sp, r7
 810202c:	bd80      	pop	{r7, pc}
 810202e:	bf00      	nop
 8102030:	100002bc 	.word	0x100002bc

08102034 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8102034:	b580      	push	{r7, lr}
 8102036:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8102038:	4b22      	ldr	r3, [pc, #136]	; (81020c4 <MX_USART3_UART_Init+0x90>)
 810203a:	4a23      	ldr	r2, [pc, #140]	; (81020c8 <MX_USART3_UART_Init+0x94>)
 810203c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 810203e:	4b21      	ldr	r3, [pc, #132]	; (81020c4 <MX_USART3_UART_Init+0x90>)
 8102040:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8102044:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8102046:	4b1f      	ldr	r3, [pc, #124]	; (81020c4 <MX_USART3_UART_Init+0x90>)
 8102048:	2200      	movs	r2, #0
 810204a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 810204c:	4b1d      	ldr	r3, [pc, #116]	; (81020c4 <MX_USART3_UART_Init+0x90>)
 810204e:	2200      	movs	r2, #0
 8102050:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8102052:	4b1c      	ldr	r3, [pc, #112]	; (81020c4 <MX_USART3_UART_Init+0x90>)
 8102054:	2200      	movs	r2, #0
 8102056:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8102058:	4b1a      	ldr	r3, [pc, #104]	; (81020c4 <MX_USART3_UART_Init+0x90>)
 810205a:	220c      	movs	r2, #12
 810205c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 810205e:	4b19      	ldr	r3, [pc, #100]	; (81020c4 <MX_USART3_UART_Init+0x90>)
 8102060:	2200      	movs	r2, #0
 8102062:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8102064:	4b17      	ldr	r3, [pc, #92]	; (81020c4 <MX_USART3_UART_Init+0x90>)
 8102066:	2200      	movs	r2, #0
 8102068:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 810206a:	4b16      	ldr	r3, [pc, #88]	; (81020c4 <MX_USART3_UART_Init+0x90>)
 810206c:	2200      	movs	r2, #0
 810206e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8102070:	4b14      	ldr	r3, [pc, #80]	; (81020c4 <MX_USART3_UART_Init+0x90>)
 8102072:	2200      	movs	r2, #0
 8102074:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8102076:	4b13      	ldr	r3, [pc, #76]	; (81020c4 <MX_USART3_UART_Init+0x90>)
 8102078:	2200      	movs	r2, #0
 810207a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 810207c:	4811      	ldr	r0, [pc, #68]	; (81020c4 <MX_USART3_UART_Init+0x90>)
 810207e:	f005 f913 	bl	81072a8 <HAL_UART_Init>
 8102082:	4603      	mov	r3, r0
 8102084:	2b00      	cmp	r3, #0
 8102086:	d001      	beq.n	810208c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8102088:	f000 f880 	bl	810218c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 810208c:	2100      	movs	r1, #0
 810208e:	480d      	ldr	r0, [pc, #52]	; (81020c4 <MX_USART3_UART_Init+0x90>)
 8102090:	f006 f9a2 	bl	81083d8 <HAL_UARTEx_SetTxFifoThreshold>
 8102094:	4603      	mov	r3, r0
 8102096:	2b00      	cmp	r3, #0
 8102098:	d001      	beq.n	810209e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 810209a:	f000 f877 	bl	810218c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 810209e:	2100      	movs	r1, #0
 81020a0:	4808      	ldr	r0, [pc, #32]	; (81020c4 <MX_USART3_UART_Init+0x90>)
 81020a2:	f006 f9d7 	bl	8108454 <HAL_UARTEx_SetRxFifoThreshold>
 81020a6:	4603      	mov	r3, r0
 81020a8:	2b00      	cmp	r3, #0
 81020aa:	d001      	beq.n	81020b0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 81020ac:	f000 f86e 	bl	810218c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 81020b0:	4804      	ldr	r0, [pc, #16]	; (81020c4 <MX_USART3_UART_Init+0x90>)
 81020b2:	f006 f958 	bl	8108366 <HAL_UARTEx_DisableFifoMode>
 81020b6:	4603      	mov	r3, r0
 81020b8:	2b00      	cmp	r3, #0
 81020ba:	d001      	beq.n	81020c0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 81020bc:	f000 f866 	bl	810218c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 81020c0:	bf00      	nop
 81020c2:	bd80      	pop	{r7, pc}
 81020c4:	10000308 	.word	0x10000308
 81020c8:	40004800 	.word	0x40004800

081020cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 81020cc:	b480      	push	{r7}
 81020ce:	b085      	sub	sp, #20
 81020d0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 81020d2:	4b19      	ldr	r3, [pc, #100]	; (8102138 <MX_GPIO_Init+0x6c>)
 81020d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81020d8:	4a17      	ldr	r2, [pc, #92]	; (8102138 <MX_GPIO_Init+0x6c>)
 81020da:	f043 0310 	orr.w	r3, r3, #16
 81020de:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81020e2:	4b15      	ldr	r3, [pc, #84]	; (8102138 <MX_GPIO_Init+0x6c>)
 81020e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81020e8:	f003 0310 	and.w	r3, r3, #16
 81020ec:	60fb      	str	r3, [r7, #12]
 81020ee:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 81020f0:	4b11      	ldr	r3, [pc, #68]	; (8102138 <MX_GPIO_Init+0x6c>)
 81020f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81020f6:	4a10      	ldr	r2, [pc, #64]	; (8102138 <MX_GPIO_Init+0x6c>)
 81020f8:	f043 0308 	orr.w	r3, r3, #8
 81020fc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8102100:	4b0d      	ldr	r3, [pc, #52]	; (8102138 <MX_GPIO_Init+0x6c>)
 8102102:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102106:	f003 0308 	and.w	r3, r3, #8
 810210a:	60bb      	str	r3, [r7, #8]
 810210c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 810210e:	4b0a      	ldr	r3, [pc, #40]	; (8102138 <MX_GPIO_Init+0x6c>)
 8102110:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102114:	4a08      	ldr	r2, [pc, #32]	; (8102138 <MX_GPIO_Init+0x6c>)
 8102116:	f043 0302 	orr.w	r3, r3, #2
 810211a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810211e:	4b06      	ldr	r3, [pc, #24]	; (8102138 <MX_GPIO_Init+0x6c>)
 8102120:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102124:	f003 0302 	and.w	r3, r3, #2
 8102128:	607b      	str	r3, [r7, #4]
 810212a:	687b      	ldr	r3, [r7, #4]

}
 810212c:	bf00      	nop
 810212e:	3714      	adds	r7, #20
 8102130:	46bd      	mov	sp, r7
 8102132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102136:	4770      	bx	lr
 8102138:	58024400 	.word	0x58024400

0810213c <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch){
 810213c:	b580      	push	{r7, lr}
 810213e:	b082      	sub	sp, #8
 8102140:	af00      	add	r7, sp, #0
 8102142:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8102144:	1d39      	adds	r1, r7, #4
 8102146:	f64f 73ff 	movw	r3, #65535	; 0xffff
 810214a:	2201      	movs	r2, #1
 810214c:	4803      	ldr	r0, [pc, #12]	; (810215c <__io_putchar+0x20>)
 810214e:	f005 f8fb 	bl	8107348 <HAL_UART_Transmit>
	return ch;
 8102152:	687b      	ldr	r3, [r7, #4]
}
 8102154:	4618      	mov	r0, r3
 8102156:	3708      	adds	r7, #8
 8102158:	46bd      	mov	sp, r7
 810215a:	bd80      	pop	{r7, pc}
 810215c:	10000308 	.word	0x10000308

08102160 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8102160:	b480      	push	{r7}
 8102162:	b083      	sub	sp, #12
 8102164:	af00      	add	r7, sp, #0
 8102166:	6078      	str	r0, [r7, #4]
	if(htim == &htim2){
 8102168:	687b      	ldr	r3, [r7, #4]
 810216a:	4a06      	ldr	r2, [pc, #24]	; (8102184 <HAL_TIM_PeriodElapsedCallback+0x24>)
 810216c:	4293      	cmp	r3, r2
 810216e:	d103      	bne.n	8102178 <HAL_TIM_PeriodElapsedCallback+0x18>
		flag_Tc = 1;
 8102170:	4b05      	ldr	r3, [pc, #20]	; (8102188 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8102172:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8102176:	601a      	str	r2, [r3, #0]
	}
}
 8102178:	bf00      	nop
 810217a:	370c      	adds	r7, #12
 810217c:	46bd      	mov	sp, r7
 810217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102182:	4770      	bx	lr
 8102184:	100002bc 	.word	0x100002bc
 8102188:	100003b4 	.word	0x100003b4

0810218c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 810218c:	b480      	push	{r7}
 810218e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8102190:	b672      	cpsid	i
}
 8102192:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8102194:	e7fe      	b.n	8102194 <Error_Handler+0x8>
	...

08102198 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8102198:	b480      	push	{r7}
 810219a:	b083      	sub	sp, #12
 810219c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 810219e:	4b0a      	ldr	r3, [pc, #40]	; (81021c8 <HAL_MspInit+0x30>)
 81021a0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81021a4:	4a08      	ldr	r2, [pc, #32]	; (81021c8 <HAL_MspInit+0x30>)
 81021a6:	f043 0302 	orr.w	r3, r3, #2
 81021aa:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 81021ae:	4b06      	ldr	r3, [pc, #24]	; (81021c8 <HAL_MspInit+0x30>)
 81021b0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81021b4:	f003 0302 	and.w	r3, r3, #2
 81021b8:	607b      	str	r3, [r7, #4]
 81021ba:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 81021bc:	bf00      	nop
 81021be:	370c      	adds	r7, #12
 81021c0:	46bd      	mov	sp, r7
 81021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81021c6:	4770      	bx	lr
 81021c8:	58024400 	.word	0x58024400

081021cc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 81021cc:	b580      	push	{r7, lr}
 81021ce:	b0ba      	sub	sp, #232	; 0xe8
 81021d0:	af00      	add	r7, sp, #0
 81021d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81021d4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 81021d8:	2200      	movs	r2, #0
 81021da:	601a      	str	r2, [r3, #0]
 81021dc:	605a      	str	r2, [r3, #4]
 81021de:	609a      	str	r2, [r3, #8]
 81021e0:	60da      	str	r2, [r3, #12]
 81021e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 81021e4:	f107 0310 	add.w	r3, r7, #16
 81021e8:	22c0      	movs	r2, #192	; 0xc0
 81021ea:	2100      	movs	r1, #0
 81021ec:	4618      	mov	r0, r3
 81021ee:	f006 f9f5 	bl	81085dc <memset>
  if(hi2c->Instance==I2C1)
 81021f2:	687b      	ldr	r3, [r7, #4]
 81021f4:	681b      	ldr	r3, [r3, #0]
 81021f6:	4a26      	ldr	r2, [pc, #152]	; (8102290 <HAL_I2C_MspInit+0xc4>)
 81021f8:	4293      	cmp	r3, r2
 81021fa:	d145      	bne.n	8102288 <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 81021fc:	f04f 0208 	mov.w	r2, #8
 8102200:	f04f 0300 	mov.w	r3, #0
 8102204:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8102208:	2300      	movs	r3, #0
 810220a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 810220e:	f107 0310 	add.w	r3, r7, #16
 8102212:	4618      	mov	r0, r3
 8102214:	f001 ff2c 	bl	8104070 <HAL_RCCEx_PeriphCLKConfig>
 8102218:	4603      	mov	r3, r0
 810221a:	2b00      	cmp	r3, #0
 810221c:	d001      	beq.n	8102222 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 810221e:	f7ff ffb5 	bl	810218c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8102222:	4b1c      	ldr	r3, [pc, #112]	; (8102294 <HAL_I2C_MspInit+0xc8>)
 8102224:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102228:	4a1a      	ldr	r2, [pc, #104]	; (8102294 <HAL_I2C_MspInit+0xc8>)
 810222a:	f043 0302 	orr.w	r3, r3, #2
 810222e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8102232:	4b18      	ldr	r3, [pc, #96]	; (8102294 <HAL_I2C_MspInit+0xc8>)
 8102234:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102238:	f003 0302 	and.w	r3, r3, #2
 810223c:	60fb      	str	r3, [r7, #12]
 810223e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8102240:	23c0      	movs	r3, #192	; 0xc0
 8102242:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8102246:	2312      	movs	r3, #18
 8102248:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810224c:	2300      	movs	r3, #0
 810224e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8102252:	2300      	movs	r3, #0
 8102254:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8102258:	2304      	movs	r3, #4
 810225a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 810225e:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8102262:	4619      	mov	r1, r3
 8102264:	480c      	ldr	r0, [pc, #48]	; (8102298 <HAL_I2C_MspInit+0xcc>)
 8102266:	f000 fc1d 	bl	8102aa4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 810226a:	4b0a      	ldr	r3, [pc, #40]	; (8102294 <HAL_I2C_MspInit+0xc8>)
 810226c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8102270:	4a08      	ldr	r2, [pc, #32]	; (8102294 <HAL_I2C_MspInit+0xc8>)
 8102272:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8102276:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 810227a:	4b06      	ldr	r3, [pc, #24]	; (8102294 <HAL_I2C_MspInit+0xc8>)
 810227c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8102280:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8102284:	60bb      	str	r3, [r7, #8]
 8102286:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8102288:	bf00      	nop
 810228a:	37e8      	adds	r7, #232	; 0xe8
 810228c:	46bd      	mov	sp, r7
 810228e:	bd80      	pop	{r7, pc}
 8102290:	40005400 	.word	0x40005400
 8102294:	58024400 	.word	0x58024400
 8102298:	58020400 	.word	0x58020400

0810229c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 810229c:	b580      	push	{r7, lr}
 810229e:	b084      	sub	sp, #16
 81022a0:	af00      	add	r7, sp, #0
 81022a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 81022a4:	687b      	ldr	r3, [r7, #4]
 81022a6:	681b      	ldr	r3, [r3, #0]
 81022a8:	4a19      	ldr	r2, [pc, #100]	; (8102310 <HAL_TIM_Base_MspInit+0x74>)
 81022aa:	4293      	cmp	r3, r2
 81022ac:	d10f      	bne.n	81022ce <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 81022ae:	4b19      	ldr	r3, [pc, #100]	; (8102314 <HAL_TIM_Base_MspInit+0x78>)
 81022b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 81022b4:	4a17      	ldr	r2, [pc, #92]	; (8102314 <HAL_TIM_Base_MspInit+0x78>)
 81022b6:	f043 0301 	orr.w	r3, r3, #1
 81022ba:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 81022be:	4b15      	ldr	r3, [pc, #84]	; (8102314 <HAL_TIM_Base_MspInit+0x78>)
 81022c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 81022c4:	f003 0301 	and.w	r3, r3, #1
 81022c8:	60fb      	str	r3, [r7, #12]
 81022ca:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 81022cc:	e01b      	b.n	8102306 <HAL_TIM_Base_MspInit+0x6a>
  else if(htim_base->Instance==TIM2)
 81022ce:	687b      	ldr	r3, [r7, #4]
 81022d0:	681b      	ldr	r3, [r3, #0]
 81022d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81022d6:	d116      	bne.n	8102306 <HAL_TIM_Base_MspInit+0x6a>
    __HAL_RCC_TIM2_CLK_ENABLE();
 81022d8:	4b0e      	ldr	r3, [pc, #56]	; (8102314 <HAL_TIM_Base_MspInit+0x78>)
 81022da:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81022de:	4a0d      	ldr	r2, [pc, #52]	; (8102314 <HAL_TIM_Base_MspInit+0x78>)
 81022e0:	f043 0301 	orr.w	r3, r3, #1
 81022e4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 81022e8:	4b0a      	ldr	r3, [pc, #40]	; (8102314 <HAL_TIM_Base_MspInit+0x78>)
 81022ea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81022ee:	f003 0301 	and.w	r3, r3, #1
 81022f2:	60bb      	str	r3, [r7, #8]
 81022f4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 81022f6:	2200      	movs	r2, #0
 81022f8:	2100      	movs	r1, #0
 81022fa:	201c      	movs	r0, #28
 81022fc:	f000 fb89 	bl	8102a12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8102300:	201c      	movs	r0, #28
 8102302:	f000 fba0 	bl	8102a46 <HAL_NVIC_EnableIRQ>
}
 8102306:	bf00      	nop
 8102308:	3710      	adds	r7, #16
 810230a:	46bd      	mov	sp, r7
 810230c:	bd80      	pop	{r7, pc}
 810230e:	bf00      	nop
 8102310:	40010000 	.word	0x40010000
 8102314:	58024400 	.word	0x58024400

08102318 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8102318:	b580      	push	{r7, lr}
 810231a:	b088      	sub	sp, #32
 810231c:	af00      	add	r7, sp, #0
 810231e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8102320:	f107 030c 	add.w	r3, r7, #12
 8102324:	2200      	movs	r2, #0
 8102326:	601a      	str	r2, [r3, #0]
 8102328:	605a      	str	r2, [r3, #4]
 810232a:	609a      	str	r2, [r3, #8]
 810232c:	60da      	str	r2, [r3, #12]
 810232e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8102330:	687b      	ldr	r3, [r7, #4]
 8102332:	681b      	ldr	r3, [r3, #0]
 8102334:	4a13      	ldr	r2, [pc, #76]	; (8102384 <HAL_TIM_MspPostInit+0x6c>)
 8102336:	4293      	cmp	r3, r2
 8102338:	d11f      	bne.n	810237a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 810233a:	4b13      	ldr	r3, [pc, #76]	; (8102388 <HAL_TIM_MspPostInit+0x70>)
 810233c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102340:	4a11      	ldr	r2, [pc, #68]	; (8102388 <HAL_TIM_MspPostInit+0x70>)
 8102342:	f043 0310 	orr.w	r3, r3, #16
 8102346:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810234a:	4b0f      	ldr	r3, [pc, #60]	; (8102388 <HAL_TIM_MspPostInit+0x70>)
 810234c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102350:	f003 0310 	and.w	r3, r3, #16
 8102354:	60bb      	str	r3, [r7, #8]
 8102356:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13;
 8102358:	f44f 5328 	mov.w	r3, #10752	; 0x2a00
 810235c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810235e:	2302      	movs	r3, #2
 8102360:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102362:	2300      	movs	r3, #0
 8102364:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8102366:	2300      	movs	r3, #0
 8102368:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 810236a:	2301      	movs	r3, #1
 810236c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 810236e:	f107 030c 	add.w	r3, r7, #12
 8102372:	4619      	mov	r1, r3
 8102374:	4805      	ldr	r0, [pc, #20]	; (810238c <HAL_TIM_MspPostInit+0x74>)
 8102376:	f000 fb95 	bl	8102aa4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 810237a:	bf00      	nop
 810237c:	3720      	adds	r7, #32
 810237e:	46bd      	mov	sp, r7
 8102380:	bd80      	pop	{r7, pc}
 8102382:	bf00      	nop
 8102384:	40010000 	.word	0x40010000
 8102388:	58024400 	.word	0x58024400
 810238c:	58021000 	.word	0x58021000

08102390 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8102390:	b580      	push	{r7, lr}
 8102392:	b0ba      	sub	sp, #232	; 0xe8
 8102394:	af00      	add	r7, sp, #0
 8102396:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8102398:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 810239c:	2200      	movs	r2, #0
 810239e:	601a      	str	r2, [r3, #0]
 81023a0:	605a      	str	r2, [r3, #4]
 81023a2:	609a      	str	r2, [r3, #8]
 81023a4:	60da      	str	r2, [r3, #12]
 81023a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 81023a8:	f107 0310 	add.w	r3, r7, #16
 81023ac:	22c0      	movs	r2, #192	; 0xc0
 81023ae:	2100      	movs	r1, #0
 81023b0:	4618      	mov	r0, r3
 81023b2:	f006 f913 	bl	81085dc <memset>
  if(huart->Instance==USART3)
 81023b6:	687b      	ldr	r3, [r7, #4]
 81023b8:	681b      	ldr	r3, [r3, #0]
 81023ba:	4a27      	ldr	r2, [pc, #156]	; (8102458 <HAL_UART_MspInit+0xc8>)
 81023bc:	4293      	cmp	r3, r2
 81023be:	d146      	bne.n	810244e <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 81023c0:	f04f 0202 	mov.w	r2, #2
 81023c4:	f04f 0300 	mov.w	r3, #0
 81023c8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 81023cc:	2300      	movs	r3, #0
 81023ce:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81023d2:	f107 0310 	add.w	r3, r7, #16
 81023d6:	4618      	mov	r0, r3
 81023d8:	f001 fe4a 	bl	8104070 <HAL_RCCEx_PeriphCLKConfig>
 81023dc:	4603      	mov	r3, r0
 81023de:	2b00      	cmp	r3, #0
 81023e0:	d001      	beq.n	81023e6 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 81023e2:	f7ff fed3 	bl	810218c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 81023e6:	4b1d      	ldr	r3, [pc, #116]	; (810245c <HAL_UART_MspInit+0xcc>)
 81023e8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81023ec:	4a1b      	ldr	r2, [pc, #108]	; (810245c <HAL_UART_MspInit+0xcc>)
 81023ee:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 81023f2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 81023f6:	4b19      	ldr	r3, [pc, #100]	; (810245c <HAL_UART_MspInit+0xcc>)
 81023f8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81023fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8102400:	60fb      	str	r3, [r7, #12]
 8102402:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8102404:	4b15      	ldr	r3, [pc, #84]	; (810245c <HAL_UART_MspInit+0xcc>)
 8102406:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810240a:	4a14      	ldr	r2, [pc, #80]	; (810245c <HAL_UART_MspInit+0xcc>)
 810240c:	f043 0308 	orr.w	r3, r3, #8
 8102410:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8102414:	4b11      	ldr	r3, [pc, #68]	; (810245c <HAL_UART_MspInit+0xcc>)
 8102416:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810241a:	f003 0308 	and.w	r3, r3, #8
 810241e:	60bb      	str	r3, [r7, #8]
 8102420:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8102422:	f44f 7340 	mov.w	r3, #768	; 0x300
 8102426:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810242a:	2302      	movs	r3, #2
 810242c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102430:	2300      	movs	r3, #0
 8102432:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8102436:	2300      	movs	r3, #0
 8102438:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 810243c:	2307      	movs	r3, #7
 810243e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8102442:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8102446:	4619      	mov	r1, r3
 8102448:	4805      	ldr	r0, [pc, #20]	; (8102460 <HAL_UART_MspInit+0xd0>)
 810244a:	f000 fb2b 	bl	8102aa4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 810244e:	bf00      	nop
 8102450:	37e8      	adds	r7, #232	; 0xe8
 8102452:	46bd      	mov	sp, r7
 8102454:	bd80      	pop	{r7, pc}
 8102456:	bf00      	nop
 8102458:	40004800 	.word	0x40004800
 810245c:	58024400 	.word	0x58024400
 8102460:	58020c00 	.word	0x58020c00

08102464 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8102464:	b480      	push	{r7}
 8102466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8102468:	e7fe      	b.n	8102468 <NMI_Handler+0x4>

0810246a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 810246a:	b480      	push	{r7}
 810246c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 810246e:	e7fe      	b.n	810246e <HardFault_Handler+0x4>

08102470 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8102470:	b480      	push	{r7}
 8102472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8102474:	e7fe      	b.n	8102474 <MemManage_Handler+0x4>

08102476 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8102476:	b480      	push	{r7}
 8102478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 810247a:	e7fe      	b.n	810247a <BusFault_Handler+0x4>

0810247c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 810247c:	b480      	push	{r7}
 810247e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8102480:	e7fe      	b.n	8102480 <UsageFault_Handler+0x4>

08102482 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8102482:	b480      	push	{r7}
 8102484:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8102486:	bf00      	nop
 8102488:	46bd      	mov	sp, r7
 810248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810248e:	4770      	bx	lr

08102490 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8102490:	b480      	push	{r7}
 8102492:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8102494:	bf00      	nop
 8102496:	46bd      	mov	sp, r7
 8102498:	f85d 7b04 	ldr.w	r7, [sp], #4
 810249c:	4770      	bx	lr

0810249e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 810249e:	b480      	push	{r7}
 81024a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 81024a2:	bf00      	nop
 81024a4:	46bd      	mov	sp, r7
 81024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81024aa:	4770      	bx	lr

081024ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 81024ac:	b580      	push	{r7, lr}
 81024ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 81024b0:	f000 f990 	bl	81027d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 81024b4:	bf00      	nop
 81024b6:	bd80      	pop	{r7, pc}

081024b8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 81024b8:	b580      	push	{r7, lr}
 81024ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 81024bc:	4802      	ldr	r0, [pc, #8]	; (81024c8 <TIM2_IRQHandler+0x10>)
 81024be:	f003 fe43 	bl	8106148 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 81024c2:	bf00      	nop
 81024c4:	bd80      	pop	{r7, pc}
 81024c6:	bf00      	nop
 81024c8:	100002bc 	.word	0x100002bc

081024cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 81024cc:	b480      	push	{r7}
 81024ce:	af00      	add	r7, sp, #0
  return 1;
 81024d0:	2301      	movs	r3, #1
}
 81024d2:	4618      	mov	r0, r3
 81024d4:	46bd      	mov	sp, r7
 81024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81024da:	4770      	bx	lr

081024dc <_kill>:

int _kill(int pid, int sig)
{
 81024dc:	b580      	push	{r7, lr}
 81024de:	b082      	sub	sp, #8
 81024e0:	af00      	add	r7, sp, #0
 81024e2:	6078      	str	r0, [r7, #4]
 81024e4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 81024e6:	f006 f841 	bl	810856c <__errno>
 81024ea:	4603      	mov	r3, r0
 81024ec:	2216      	movs	r2, #22
 81024ee:	601a      	str	r2, [r3, #0]
  return -1;
 81024f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 81024f4:	4618      	mov	r0, r3
 81024f6:	3708      	adds	r7, #8
 81024f8:	46bd      	mov	sp, r7
 81024fa:	bd80      	pop	{r7, pc}

081024fc <_exit>:

void _exit (int status)
{
 81024fc:	b580      	push	{r7, lr}
 81024fe:	b082      	sub	sp, #8
 8102500:	af00      	add	r7, sp, #0
 8102502:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8102504:	f04f 31ff 	mov.w	r1, #4294967295
 8102508:	6878      	ldr	r0, [r7, #4]
 810250a:	f7ff ffe7 	bl	81024dc <_kill>
  while (1) {}    /* Make sure we hang here */
 810250e:	e7fe      	b.n	810250e <_exit+0x12>

08102510 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8102510:	b580      	push	{r7, lr}
 8102512:	b086      	sub	sp, #24
 8102514:	af00      	add	r7, sp, #0
 8102516:	60f8      	str	r0, [r7, #12]
 8102518:	60b9      	str	r1, [r7, #8]
 810251a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 810251c:	2300      	movs	r3, #0
 810251e:	617b      	str	r3, [r7, #20]
 8102520:	e00a      	b.n	8102538 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8102522:	f3af 8000 	nop.w
 8102526:	4601      	mov	r1, r0
 8102528:	68bb      	ldr	r3, [r7, #8]
 810252a:	1c5a      	adds	r2, r3, #1
 810252c:	60ba      	str	r2, [r7, #8]
 810252e:	b2ca      	uxtb	r2, r1
 8102530:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8102532:	697b      	ldr	r3, [r7, #20]
 8102534:	3301      	adds	r3, #1
 8102536:	617b      	str	r3, [r7, #20]
 8102538:	697a      	ldr	r2, [r7, #20]
 810253a:	687b      	ldr	r3, [r7, #4]
 810253c:	429a      	cmp	r2, r3
 810253e:	dbf0      	blt.n	8102522 <_read+0x12>
  }

  return len;
 8102540:	687b      	ldr	r3, [r7, #4]
}
 8102542:	4618      	mov	r0, r3
 8102544:	3718      	adds	r7, #24
 8102546:	46bd      	mov	sp, r7
 8102548:	bd80      	pop	{r7, pc}

0810254a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 810254a:	b580      	push	{r7, lr}
 810254c:	b086      	sub	sp, #24
 810254e:	af00      	add	r7, sp, #0
 8102550:	60f8      	str	r0, [r7, #12]
 8102552:	60b9      	str	r1, [r7, #8]
 8102554:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8102556:	2300      	movs	r3, #0
 8102558:	617b      	str	r3, [r7, #20]
 810255a:	e009      	b.n	8102570 <_write+0x26>
  {
    __io_putchar(*ptr++);
 810255c:	68bb      	ldr	r3, [r7, #8]
 810255e:	1c5a      	adds	r2, r3, #1
 8102560:	60ba      	str	r2, [r7, #8]
 8102562:	781b      	ldrb	r3, [r3, #0]
 8102564:	4618      	mov	r0, r3
 8102566:	f7ff fde9 	bl	810213c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 810256a:	697b      	ldr	r3, [r7, #20]
 810256c:	3301      	adds	r3, #1
 810256e:	617b      	str	r3, [r7, #20]
 8102570:	697a      	ldr	r2, [r7, #20]
 8102572:	687b      	ldr	r3, [r7, #4]
 8102574:	429a      	cmp	r2, r3
 8102576:	dbf1      	blt.n	810255c <_write+0x12>
  }
  return len;
 8102578:	687b      	ldr	r3, [r7, #4]
}
 810257a:	4618      	mov	r0, r3
 810257c:	3718      	adds	r7, #24
 810257e:	46bd      	mov	sp, r7
 8102580:	bd80      	pop	{r7, pc}

08102582 <_close>:

int _close(int file)
{
 8102582:	b480      	push	{r7}
 8102584:	b083      	sub	sp, #12
 8102586:	af00      	add	r7, sp, #0
 8102588:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 810258a:	f04f 33ff 	mov.w	r3, #4294967295
}
 810258e:	4618      	mov	r0, r3
 8102590:	370c      	adds	r7, #12
 8102592:	46bd      	mov	sp, r7
 8102594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102598:	4770      	bx	lr

0810259a <_fstat>:


int _fstat(int file, struct stat *st)
{
 810259a:	b480      	push	{r7}
 810259c:	b083      	sub	sp, #12
 810259e:	af00      	add	r7, sp, #0
 81025a0:	6078      	str	r0, [r7, #4]
 81025a2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 81025a4:	683b      	ldr	r3, [r7, #0]
 81025a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 81025aa:	605a      	str	r2, [r3, #4]
  return 0;
 81025ac:	2300      	movs	r3, #0
}
 81025ae:	4618      	mov	r0, r3
 81025b0:	370c      	adds	r7, #12
 81025b2:	46bd      	mov	sp, r7
 81025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81025b8:	4770      	bx	lr

081025ba <_isatty>:

int _isatty(int file)
{
 81025ba:	b480      	push	{r7}
 81025bc:	b083      	sub	sp, #12
 81025be:	af00      	add	r7, sp, #0
 81025c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 81025c2:	2301      	movs	r3, #1
}
 81025c4:	4618      	mov	r0, r3
 81025c6:	370c      	adds	r7, #12
 81025c8:	46bd      	mov	sp, r7
 81025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 81025ce:	4770      	bx	lr

081025d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 81025d0:	b480      	push	{r7}
 81025d2:	b085      	sub	sp, #20
 81025d4:	af00      	add	r7, sp, #0
 81025d6:	60f8      	str	r0, [r7, #12]
 81025d8:	60b9      	str	r1, [r7, #8]
 81025da:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 81025dc:	2300      	movs	r3, #0
}
 81025de:	4618      	mov	r0, r3
 81025e0:	3714      	adds	r7, #20
 81025e2:	46bd      	mov	sp, r7
 81025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81025e8:	4770      	bx	lr
	...

081025ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 81025ec:	b580      	push	{r7, lr}
 81025ee:	b086      	sub	sp, #24
 81025f0:	af00      	add	r7, sp, #0
 81025f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 81025f4:	4a14      	ldr	r2, [pc, #80]	; (8102648 <_sbrk+0x5c>)
 81025f6:	4b15      	ldr	r3, [pc, #84]	; (810264c <_sbrk+0x60>)
 81025f8:	1ad3      	subs	r3, r2, r3
 81025fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 81025fc:	697b      	ldr	r3, [r7, #20]
 81025fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8102600:	4b13      	ldr	r3, [pc, #76]	; (8102650 <_sbrk+0x64>)
 8102602:	681b      	ldr	r3, [r3, #0]
 8102604:	2b00      	cmp	r3, #0
 8102606:	d102      	bne.n	810260e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8102608:	4b11      	ldr	r3, [pc, #68]	; (8102650 <_sbrk+0x64>)
 810260a:	4a12      	ldr	r2, [pc, #72]	; (8102654 <_sbrk+0x68>)
 810260c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 810260e:	4b10      	ldr	r3, [pc, #64]	; (8102650 <_sbrk+0x64>)
 8102610:	681a      	ldr	r2, [r3, #0]
 8102612:	687b      	ldr	r3, [r7, #4]
 8102614:	4413      	add	r3, r2
 8102616:	693a      	ldr	r2, [r7, #16]
 8102618:	429a      	cmp	r2, r3
 810261a:	d207      	bcs.n	810262c <_sbrk+0x40>
  {
    errno = ENOMEM;
 810261c:	f005 ffa6 	bl	810856c <__errno>
 8102620:	4603      	mov	r3, r0
 8102622:	220c      	movs	r2, #12
 8102624:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8102626:	f04f 33ff 	mov.w	r3, #4294967295
 810262a:	e009      	b.n	8102640 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 810262c:	4b08      	ldr	r3, [pc, #32]	; (8102650 <_sbrk+0x64>)
 810262e:	681b      	ldr	r3, [r3, #0]
 8102630:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8102632:	4b07      	ldr	r3, [pc, #28]	; (8102650 <_sbrk+0x64>)
 8102634:	681a      	ldr	r2, [r3, #0]
 8102636:	687b      	ldr	r3, [r7, #4]
 8102638:	4413      	add	r3, r2
 810263a:	4a05      	ldr	r2, [pc, #20]	; (8102650 <_sbrk+0x64>)
 810263c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 810263e:	68fb      	ldr	r3, [r7, #12]
}
 8102640:	4618      	mov	r0, r3
 8102642:	3718      	adds	r7, #24
 8102644:	46bd      	mov	sp, r7
 8102646:	bd80      	pop	{r7, pc}
 8102648:	10048000 	.word	0x10048000
 810264c:	00000400 	.word	0x00000400
 8102650:	100003b8 	.word	0x100003b8
 8102654:	100003d0 	.word	0x100003d0

08102658 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8102658:	f8df d034 	ldr.w	sp, [pc, #52]	; 8102690 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 810265c:	f7fe fd54 	bl	8101108 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8102660:	480c      	ldr	r0, [pc, #48]	; (8102694 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8102662:	490d      	ldr	r1, [pc, #52]	; (8102698 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8102664:	4a0d      	ldr	r2, [pc, #52]	; (810269c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8102666:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8102668:	e002      	b.n	8102670 <LoopCopyDataInit>

0810266a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 810266a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 810266c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 810266e:	3304      	adds	r3, #4

08102670 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8102670:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8102672:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8102674:	d3f9      	bcc.n	810266a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8102676:	4a0a      	ldr	r2, [pc, #40]	; (81026a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8102678:	4c0a      	ldr	r4, [pc, #40]	; (81026a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 810267a:	2300      	movs	r3, #0
  b LoopFillZerobss
 810267c:	e001      	b.n	8102682 <LoopFillZerobss>

0810267e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 810267e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8102680:	3204      	adds	r2, #4

08102682 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8102682:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8102684:	d3fb      	bcc.n	810267e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8102686:	f005 ff77 	bl	8108578 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 810268a:	f7ff fa55 	bl	8101b38 <main>
  bx  lr
 810268e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8102690:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8102694:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8102698:	100001f4 	.word	0x100001f4
  ldr r2, =_sidata
 810269c:	0810d71c 	.word	0x0810d71c
  ldr r2, =_sbss
 81026a0:	100001f4 	.word	0x100001f4
  ldr r4, =_ebss
 81026a4:	100003d0 	.word	0x100003d0

081026a8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 81026a8:	e7fe      	b.n	81026a8 <ADC3_IRQHandler>
	...

081026ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 81026ac:	b580      	push	{r7, lr}
 81026ae:	b082      	sub	sp, #8
 81026b0:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 81026b2:	4b28      	ldr	r3, [pc, #160]	; (8102754 <HAL_Init+0xa8>)
 81026b4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81026b8:	4a26      	ldr	r2, [pc, #152]	; (8102754 <HAL_Init+0xa8>)
 81026ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 81026be:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 81026c2:	4b24      	ldr	r3, [pc, #144]	; (8102754 <HAL_Init+0xa8>)
 81026c4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81026c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 81026cc:	603b      	str	r3, [r7, #0]
 81026ce:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 81026d0:	4b21      	ldr	r3, [pc, #132]	; (8102758 <HAL_Init+0xac>)
 81026d2:	681b      	ldr	r3, [r3, #0]
 81026d4:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 81026d8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 81026dc:	4a1e      	ldr	r2, [pc, #120]	; (8102758 <HAL_Init+0xac>)
 81026de:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 81026e2:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 81026e4:	4b1c      	ldr	r3, [pc, #112]	; (8102758 <HAL_Init+0xac>)
 81026e6:	681b      	ldr	r3, [r3, #0]
 81026e8:	4a1b      	ldr	r2, [pc, #108]	; (8102758 <HAL_Init+0xac>)
 81026ea:	f043 0301 	orr.w	r3, r3, #1
 81026ee:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 81026f0:	2003      	movs	r0, #3
 81026f2:	f000 f983 	bl	81029fc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 81026f6:	f001 fae3 	bl	8103cc0 <HAL_RCC_GetSysClockFreq>
 81026fa:	4602      	mov	r2, r0
 81026fc:	4b15      	ldr	r3, [pc, #84]	; (8102754 <HAL_Init+0xa8>)
 81026fe:	699b      	ldr	r3, [r3, #24]
 8102700:	0a1b      	lsrs	r3, r3, #8
 8102702:	f003 030f 	and.w	r3, r3, #15
 8102706:	4915      	ldr	r1, [pc, #84]	; (810275c <HAL_Init+0xb0>)
 8102708:	5ccb      	ldrb	r3, [r1, r3]
 810270a:	f003 031f 	and.w	r3, r3, #31
 810270e:	fa22 f303 	lsr.w	r3, r2, r3
 8102712:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8102714:	4b0f      	ldr	r3, [pc, #60]	; (8102754 <HAL_Init+0xa8>)
 8102716:	699b      	ldr	r3, [r3, #24]
 8102718:	f003 030f 	and.w	r3, r3, #15
 810271c:	4a0f      	ldr	r2, [pc, #60]	; (810275c <HAL_Init+0xb0>)
 810271e:	5cd3      	ldrb	r3, [r2, r3]
 8102720:	f003 031f 	and.w	r3, r3, #31
 8102724:	687a      	ldr	r2, [r7, #4]
 8102726:	fa22 f303 	lsr.w	r3, r2, r3
 810272a:	4a0d      	ldr	r2, [pc, #52]	; (8102760 <HAL_Init+0xb4>)
 810272c:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 810272e:	4b0c      	ldr	r3, [pc, #48]	; (8102760 <HAL_Init+0xb4>)
 8102730:	681b      	ldr	r3, [r3, #0]
 8102732:	4a0c      	ldr	r2, [pc, #48]	; (8102764 <HAL_Init+0xb8>)
 8102734:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8102736:	2000      	movs	r0, #0
 8102738:	f000 f816 	bl	8102768 <HAL_InitTick>
 810273c:	4603      	mov	r3, r0
 810273e:	2b00      	cmp	r3, #0
 8102740:	d001      	beq.n	8102746 <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8102742:	2301      	movs	r3, #1
 8102744:	e002      	b.n	810274c <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8102746:	f7ff fd27 	bl	8102198 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 810274a:	2300      	movs	r3, #0
}
 810274c:	4618      	mov	r0, r3
 810274e:	3708      	adds	r7, #8
 8102750:	46bd      	mov	sp, r7
 8102752:	bd80      	pop	{r7, pc}
 8102754:	58024400 	.word	0x58024400
 8102758:	40024400 	.word	0x40024400
 810275c:	0810d228 	.word	0x0810d228
 8102760:	10000004 	.word	0x10000004
 8102764:	10000000 	.word	0x10000000

08102768 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8102768:	b580      	push	{r7, lr}
 810276a:	b082      	sub	sp, #8
 810276c:	af00      	add	r7, sp, #0
 810276e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8102770:	4b15      	ldr	r3, [pc, #84]	; (81027c8 <HAL_InitTick+0x60>)
 8102772:	781b      	ldrb	r3, [r3, #0]
 8102774:	2b00      	cmp	r3, #0
 8102776:	d101      	bne.n	810277c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8102778:	2301      	movs	r3, #1
 810277a:	e021      	b.n	81027c0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 810277c:	4b13      	ldr	r3, [pc, #76]	; (81027cc <HAL_InitTick+0x64>)
 810277e:	681a      	ldr	r2, [r3, #0]
 8102780:	4b11      	ldr	r3, [pc, #68]	; (81027c8 <HAL_InitTick+0x60>)
 8102782:	781b      	ldrb	r3, [r3, #0]
 8102784:	4619      	mov	r1, r3
 8102786:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 810278a:	fbb3 f3f1 	udiv	r3, r3, r1
 810278e:	fbb2 f3f3 	udiv	r3, r2, r3
 8102792:	4618      	mov	r0, r3
 8102794:	f000 f965 	bl	8102a62 <HAL_SYSTICK_Config>
 8102798:	4603      	mov	r3, r0
 810279a:	2b00      	cmp	r3, #0
 810279c:	d001      	beq.n	81027a2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 810279e:	2301      	movs	r3, #1
 81027a0:	e00e      	b.n	81027c0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 81027a2:	687b      	ldr	r3, [r7, #4]
 81027a4:	2b0f      	cmp	r3, #15
 81027a6:	d80a      	bhi.n	81027be <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 81027a8:	2200      	movs	r2, #0
 81027aa:	6879      	ldr	r1, [r7, #4]
 81027ac:	f04f 30ff 	mov.w	r0, #4294967295
 81027b0:	f000 f92f 	bl	8102a12 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 81027b4:	4a06      	ldr	r2, [pc, #24]	; (81027d0 <HAL_InitTick+0x68>)
 81027b6:	687b      	ldr	r3, [r7, #4]
 81027b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 81027ba:	2300      	movs	r3, #0
 81027bc:	e000      	b.n	81027c0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 81027be:	2301      	movs	r3, #1
}
 81027c0:	4618      	mov	r0, r3
 81027c2:	3708      	adds	r7, #8
 81027c4:	46bd      	mov	sp, r7
 81027c6:	bd80      	pop	{r7, pc}
 81027c8:	1000001c 	.word	0x1000001c
 81027cc:	10000000 	.word	0x10000000
 81027d0:	10000018 	.word	0x10000018

081027d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 81027d4:	b480      	push	{r7}
 81027d6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 81027d8:	4b06      	ldr	r3, [pc, #24]	; (81027f4 <HAL_IncTick+0x20>)
 81027da:	781b      	ldrb	r3, [r3, #0]
 81027dc:	461a      	mov	r2, r3
 81027de:	4b06      	ldr	r3, [pc, #24]	; (81027f8 <HAL_IncTick+0x24>)
 81027e0:	681b      	ldr	r3, [r3, #0]
 81027e2:	4413      	add	r3, r2
 81027e4:	4a04      	ldr	r2, [pc, #16]	; (81027f8 <HAL_IncTick+0x24>)
 81027e6:	6013      	str	r3, [r2, #0]
}
 81027e8:	bf00      	nop
 81027ea:	46bd      	mov	sp, r7
 81027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 81027f0:	4770      	bx	lr
 81027f2:	bf00      	nop
 81027f4:	1000001c 	.word	0x1000001c
 81027f8:	100003bc 	.word	0x100003bc

081027fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 81027fc:	b480      	push	{r7}
 81027fe:	af00      	add	r7, sp, #0
  return uwTick;
 8102800:	4b03      	ldr	r3, [pc, #12]	; (8102810 <HAL_GetTick+0x14>)
 8102802:	681b      	ldr	r3, [r3, #0]
}
 8102804:	4618      	mov	r0, r3
 8102806:	46bd      	mov	sp, r7
 8102808:	f85d 7b04 	ldr.w	r7, [sp], #4
 810280c:	4770      	bx	lr
 810280e:	bf00      	nop
 8102810:	100003bc 	.word	0x100003bc

08102814 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8102814:	b580      	push	{r7, lr}
 8102816:	b084      	sub	sp, #16
 8102818:	af00      	add	r7, sp, #0
 810281a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 810281c:	f7ff ffee 	bl	81027fc <HAL_GetTick>
 8102820:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8102822:	687b      	ldr	r3, [r7, #4]
 8102824:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8102826:	68fb      	ldr	r3, [r7, #12]
 8102828:	f1b3 3fff 	cmp.w	r3, #4294967295
 810282c:	d005      	beq.n	810283a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 810282e:	4b0a      	ldr	r3, [pc, #40]	; (8102858 <HAL_Delay+0x44>)
 8102830:	781b      	ldrb	r3, [r3, #0]
 8102832:	461a      	mov	r2, r3
 8102834:	68fb      	ldr	r3, [r7, #12]
 8102836:	4413      	add	r3, r2
 8102838:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 810283a:	bf00      	nop
 810283c:	f7ff ffde 	bl	81027fc <HAL_GetTick>
 8102840:	4602      	mov	r2, r0
 8102842:	68bb      	ldr	r3, [r7, #8]
 8102844:	1ad3      	subs	r3, r2, r3
 8102846:	68fa      	ldr	r2, [r7, #12]
 8102848:	429a      	cmp	r2, r3
 810284a:	d8f7      	bhi.n	810283c <HAL_Delay+0x28>
  {
  }
}
 810284c:	bf00      	nop
 810284e:	bf00      	nop
 8102850:	3710      	adds	r7, #16
 8102852:	46bd      	mov	sp, r7
 8102854:	bd80      	pop	{r7, pc}
 8102856:	bf00      	nop
 8102858:	1000001c 	.word	0x1000001c

0810285c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 810285c:	b480      	push	{r7}
 810285e:	b085      	sub	sp, #20
 8102860:	af00      	add	r7, sp, #0
 8102862:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8102864:	687b      	ldr	r3, [r7, #4]
 8102866:	f003 0307 	and.w	r3, r3, #7
 810286a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 810286c:	4b0c      	ldr	r3, [pc, #48]	; (81028a0 <__NVIC_SetPriorityGrouping+0x44>)
 810286e:	68db      	ldr	r3, [r3, #12]
 8102870:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8102872:	68ba      	ldr	r2, [r7, #8]
 8102874:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8102878:	4013      	ands	r3, r2
 810287a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 810287c:	68fb      	ldr	r3, [r7, #12]
 810287e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8102880:	68bb      	ldr	r3, [r7, #8]
 8102882:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8102884:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8102888:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810288c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 810288e:	4a04      	ldr	r2, [pc, #16]	; (81028a0 <__NVIC_SetPriorityGrouping+0x44>)
 8102890:	68bb      	ldr	r3, [r7, #8]
 8102892:	60d3      	str	r3, [r2, #12]
}
 8102894:	bf00      	nop
 8102896:	3714      	adds	r7, #20
 8102898:	46bd      	mov	sp, r7
 810289a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810289e:	4770      	bx	lr
 81028a0:	e000ed00 	.word	0xe000ed00

081028a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 81028a4:	b480      	push	{r7}
 81028a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 81028a8:	4b04      	ldr	r3, [pc, #16]	; (81028bc <__NVIC_GetPriorityGrouping+0x18>)
 81028aa:	68db      	ldr	r3, [r3, #12]
 81028ac:	0a1b      	lsrs	r3, r3, #8
 81028ae:	f003 0307 	and.w	r3, r3, #7
}
 81028b2:	4618      	mov	r0, r3
 81028b4:	46bd      	mov	sp, r7
 81028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81028ba:	4770      	bx	lr
 81028bc:	e000ed00 	.word	0xe000ed00

081028c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 81028c0:	b480      	push	{r7}
 81028c2:	b083      	sub	sp, #12
 81028c4:	af00      	add	r7, sp, #0
 81028c6:	4603      	mov	r3, r0
 81028c8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 81028ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81028ce:	2b00      	cmp	r3, #0
 81028d0:	db0b      	blt.n	81028ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 81028d2:	88fb      	ldrh	r3, [r7, #6]
 81028d4:	f003 021f 	and.w	r2, r3, #31
 81028d8:	4907      	ldr	r1, [pc, #28]	; (81028f8 <__NVIC_EnableIRQ+0x38>)
 81028da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81028de:	095b      	lsrs	r3, r3, #5
 81028e0:	2001      	movs	r0, #1
 81028e2:	fa00 f202 	lsl.w	r2, r0, r2
 81028e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 81028ea:	bf00      	nop
 81028ec:	370c      	adds	r7, #12
 81028ee:	46bd      	mov	sp, r7
 81028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81028f4:	4770      	bx	lr
 81028f6:	bf00      	nop
 81028f8:	e000e100 	.word	0xe000e100

081028fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 81028fc:	b480      	push	{r7}
 81028fe:	b083      	sub	sp, #12
 8102900:	af00      	add	r7, sp, #0
 8102902:	4603      	mov	r3, r0
 8102904:	6039      	str	r1, [r7, #0]
 8102906:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8102908:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810290c:	2b00      	cmp	r3, #0
 810290e:	db0a      	blt.n	8102926 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8102910:	683b      	ldr	r3, [r7, #0]
 8102912:	b2da      	uxtb	r2, r3
 8102914:	490c      	ldr	r1, [pc, #48]	; (8102948 <__NVIC_SetPriority+0x4c>)
 8102916:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810291a:	0112      	lsls	r2, r2, #4
 810291c:	b2d2      	uxtb	r2, r2
 810291e:	440b      	add	r3, r1
 8102920:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8102924:	e00a      	b.n	810293c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8102926:	683b      	ldr	r3, [r7, #0]
 8102928:	b2da      	uxtb	r2, r3
 810292a:	4908      	ldr	r1, [pc, #32]	; (810294c <__NVIC_SetPriority+0x50>)
 810292c:	88fb      	ldrh	r3, [r7, #6]
 810292e:	f003 030f 	and.w	r3, r3, #15
 8102932:	3b04      	subs	r3, #4
 8102934:	0112      	lsls	r2, r2, #4
 8102936:	b2d2      	uxtb	r2, r2
 8102938:	440b      	add	r3, r1
 810293a:	761a      	strb	r2, [r3, #24]
}
 810293c:	bf00      	nop
 810293e:	370c      	adds	r7, #12
 8102940:	46bd      	mov	sp, r7
 8102942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102946:	4770      	bx	lr
 8102948:	e000e100 	.word	0xe000e100
 810294c:	e000ed00 	.word	0xe000ed00

08102950 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8102950:	b480      	push	{r7}
 8102952:	b089      	sub	sp, #36	; 0x24
 8102954:	af00      	add	r7, sp, #0
 8102956:	60f8      	str	r0, [r7, #12]
 8102958:	60b9      	str	r1, [r7, #8]
 810295a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 810295c:	68fb      	ldr	r3, [r7, #12]
 810295e:	f003 0307 	and.w	r3, r3, #7
 8102962:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8102964:	69fb      	ldr	r3, [r7, #28]
 8102966:	f1c3 0307 	rsb	r3, r3, #7
 810296a:	2b04      	cmp	r3, #4
 810296c:	bf28      	it	cs
 810296e:	2304      	movcs	r3, #4
 8102970:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8102972:	69fb      	ldr	r3, [r7, #28]
 8102974:	3304      	adds	r3, #4
 8102976:	2b06      	cmp	r3, #6
 8102978:	d902      	bls.n	8102980 <NVIC_EncodePriority+0x30>
 810297a:	69fb      	ldr	r3, [r7, #28]
 810297c:	3b03      	subs	r3, #3
 810297e:	e000      	b.n	8102982 <NVIC_EncodePriority+0x32>
 8102980:	2300      	movs	r3, #0
 8102982:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8102984:	f04f 32ff 	mov.w	r2, #4294967295
 8102988:	69bb      	ldr	r3, [r7, #24]
 810298a:	fa02 f303 	lsl.w	r3, r2, r3
 810298e:	43da      	mvns	r2, r3
 8102990:	68bb      	ldr	r3, [r7, #8]
 8102992:	401a      	ands	r2, r3
 8102994:	697b      	ldr	r3, [r7, #20]
 8102996:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8102998:	f04f 31ff 	mov.w	r1, #4294967295
 810299c:	697b      	ldr	r3, [r7, #20]
 810299e:	fa01 f303 	lsl.w	r3, r1, r3
 81029a2:	43d9      	mvns	r1, r3
 81029a4:	687b      	ldr	r3, [r7, #4]
 81029a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81029a8:	4313      	orrs	r3, r2
         );
}
 81029aa:	4618      	mov	r0, r3
 81029ac:	3724      	adds	r7, #36	; 0x24
 81029ae:	46bd      	mov	sp, r7
 81029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81029b4:	4770      	bx	lr
	...

081029b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 81029b8:	b580      	push	{r7, lr}
 81029ba:	b082      	sub	sp, #8
 81029bc:	af00      	add	r7, sp, #0
 81029be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 81029c0:	687b      	ldr	r3, [r7, #4]
 81029c2:	3b01      	subs	r3, #1
 81029c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 81029c8:	d301      	bcc.n	81029ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 81029ca:	2301      	movs	r3, #1
 81029cc:	e00f      	b.n	81029ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 81029ce:	4a0a      	ldr	r2, [pc, #40]	; (81029f8 <SysTick_Config+0x40>)
 81029d0:	687b      	ldr	r3, [r7, #4]
 81029d2:	3b01      	subs	r3, #1
 81029d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 81029d6:	210f      	movs	r1, #15
 81029d8:	f04f 30ff 	mov.w	r0, #4294967295
 81029dc:	f7ff ff8e 	bl	81028fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 81029e0:	4b05      	ldr	r3, [pc, #20]	; (81029f8 <SysTick_Config+0x40>)
 81029e2:	2200      	movs	r2, #0
 81029e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 81029e6:	4b04      	ldr	r3, [pc, #16]	; (81029f8 <SysTick_Config+0x40>)
 81029e8:	2207      	movs	r2, #7
 81029ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 81029ec:	2300      	movs	r3, #0
}
 81029ee:	4618      	mov	r0, r3
 81029f0:	3708      	adds	r7, #8
 81029f2:	46bd      	mov	sp, r7
 81029f4:	bd80      	pop	{r7, pc}
 81029f6:	bf00      	nop
 81029f8:	e000e010 	.word	0xe000e010

081029fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 81029fc:	b580      	push	{r7, lr}
 81029fe:	b082      	sub	sp, #8
 8102a00:	af00      	add	r7, sp, #0
 8102a02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8102a04:	6878      	ldr	r0, [r7, #4]
 8102a06:	f7ff ff29 	bl	810285c <__NVIC_SetPriorityGrouping>
}
 8102a0a:	bf00      	nop
 8102a0c:	3708      	adds	r7, #8
 8102a0e:	46bd      	mov	sp, r7
 8102a10:	bd80      	pop	{r7, pc}

08102a12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8102a12:	b580      	push	{r7, lr}
 8102a14:	b086      	sub	sp, #24
 8102a16:	af00      	add	r7, sp, #0
 8102a18:	4603      	mov	r3, r0
 8102a1a:	60b9      	str	r1, [r7, #8]
 8102a1c:	607a      	str	r2, [r7, #4]
 8102a1e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8102a20:	f7ff ff40 	bl	81028a4 <__NVIC_GetPriorityGrouping>
 8102a24:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8102a26:	687a      	ldr	r2, [r7, #4]
 8102a28:	68b9      	ldr	r1, [r7, #8]
 8102a2a:	6978      	ldr	r0, [r7, #20]
 8102a2c:	f7ff ff90 	bl	8102950 <NVIC_EncodePriority>
 8102a30:	4602      	mov	r2, r0
 8102a32:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8102a36:	4611      	mov	r1, r2
 8102a38:	4618      	mov	r0, r3
 8102a3a:	f7ff ff5f 	bl	81028fc <__NVIC_SetPriority>
}
 8102a3e:	bf00      	nop
 8102a40:	3718      	adds	r7, #24
 8102a42:	46bd      	mov	sp, r7
 8102a44:	bd80      	pop	{r7, pc}

08102a46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8102a46:	b580      	push	{r7, lr}
 8102a48:	b082      	sub	sp, #8
 8102a4a:	af00      	add	r7, sp, #0
 8102a4c:	4603      	mov	r3, r0
 8102a4e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8102a50:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102a54:	4618      	mov	r0, r3
 8102a56:	f7ff ff33 	bl	81028c0 <__NVIC_EnableIRQ>
}
 8102a5a:	bf00      	nop
 8102a5c:	3708      	adds	r7, #8
 8102a5e:	46bd      	mov	sp, r7
 8102a60:	bd80      	pop	{r7, pc}

08102a62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8102a62:	b580      	push	{r7, lr}
 8102a64:	b082      	sub	sp, #8
 8102a66:	af00      	add	r7, sp, #0
 8102a68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8102a6a:	6878      	ldr	r0, [r7, #4]
 8102a6c:	f7ff ffa4 	bl	81029b8 <SysTick_Config>
 8102a70:	4603      	mov	r3, r0
}
 8102a72:	4618      	mov	r0, r3
 8102a74:	3708      	adds	r7, #8
 8102a76:	46bd      	mov	sp, r7
 8102a78:	bd80      	pop	{r7, pc}
	...

08102a7c <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8102a7c:	b480      	push	{r7}
 8102a7e:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8102a80:	4b07      	ldr	r3, [pc, #28]	; (8102aa0 <HAL_GetCurrentCPUID+0x24>)
 8102a82:	681b      	ldr	r3, [r3, #0]
 8102a84:	091b      	lsrs	r3, r3, #4
 8102a86:	f003 030f 	and.w	r3, r3, #15
 8102a8a:	2b07      	cmp	r3, #7
 8102a8c:	d101      	bne.n	8102a92 <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8102a8e:	2303      	movs	r3, #3
 8102a90:	e000      	b.n	8102a94 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 8102a92:	2301      	movs	r3, #1
  }
}
 8102a94:	4618      	mov	r0, r3
 8102a96:	46bd      	mov	sp, r7
 8102a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102a9c:	4770      	bx	lr
 8102a9e:	bf00      	nop
 8102aa0:	e000ed00 	.word	0xe000ed00

08102aa4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8102aa4:	b480      	push	{r7}
 8102aa6:	b089      	sub	sp, #36	; 0x24
 8102aa8:	af00      	add	r7, sp, #0
 8102aaa:	6078      	str	r0, [r7, #4]
 8102aac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8102aae:	2300      	movs	r3, #0
 8102ab0:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8102ab2:	4b89      	ldr	r3, [pc, #548]	; (8102cd8 <HAL_GPIO_Init+0x234>)
 8102ab4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8102ab6:	e194      	b.n	8102de2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8102ab8:	683b      	ldr	r3, [r7, #0]
 8102aba:	681a      	ldr	r2, [r3, #0]
 8102abc:	2101      	movs	r1, #1
 8102abe:	69fb      	ldr	r3, [r7, #28]
 8102ac0:	fa01 f303 	lsl.w	r3, r1, r3
 8102ac4:	4013      	ands	r3, r2
 8102ac6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8102ac8:	693b      	ldr	r3, [r7, #16]
 8102aca:	2b00      	cmp	r3, #0
 8102acc:	f000 8186 	beq.w	8102ddc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8102ad0:	683b      	ldr	r3, [r7, #0]
 8102ad2:	685b      	ldr	r3, [r3, #4]
 8102ad4:	f003 0303 	and.w	r3, r3, #3
 8102ad8:	2b01      	cmp	r3, #1
 8102ada:	d005      	beq.n	8102ae8 <HAL_GPIO_Init+0x44>
 8102adc:	683b      	ldr	r3, [r7, #0]
 8102ade:	685b      	ldr	r3, [r3, #4]
 8102ae0:	f003 0303 	and.w	r3, r3, #3
 8102ae4:	2b02      	cmp	r3, #2
 8102ae6:	d130      	bne.n	8102b4a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8102ae8:	687b      	ldr	r3, [r7, #4]
 8102aea:	689b      	ldr	r3, [r3, #8]
 8102aec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8102aee:	69fb      	ldr	r3, [r7, #28]
 8102af0:	005b      	lsls	r3, r3, #1
 8102af2:	2203      	movs	r2, #3
 8102af4:	fa02 f303 	lsl.w	r3, r2, r3
 8102af8:	43db      	mvns	r3, r3
 8102afa:	69ba      	ldr	r2, [r7, #24]
 8102afc:	4013      	ands	r3, r2
 8102afe:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8102b00:	683b      	ldr	r3, [r7, #0]
 8102b02:	68da      	ldr	r2, [r3, #12]
 8102b04:	69fb      	ldr	r3, [r7, #28]
 8102b06:	005b      	lsls	r3, r3, #1
 8102b08:	fa02 f303 	lsl.w	r3, r2, r3
 8102b0c:	69ba      	ldr	r2, [r7, #24]
 8102b0e:	4313      	orrs	r3, r2
 8102b10:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8102b12:	687b      	ldr	r3, [r7, #4]
 8102b14:	69ba      	ldr	r2, [r7, #24]
 8102b16:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8102b18:	687b      	ldr	r3, [r7, #4]
 8102b1a:	685b      	ldr	r3, [r3, #4]
 8102b1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8102b1e:	2201      	movs	r2, #1
 8102b20:	69fb      	ldr	r3, [r7, #28]
 8102b22:	fa02 f303 	lsl.w	r3, r2, r3
 8102b26:	43db      	mvns	r3, r3
 8102b28:	69ba      	ldr	r2, [r7, #24]
 8102b2a:	4013      	ands	r3, r2
 8102b2c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8102b2e:	683b      	ldr	r3, [r7, #0]
 8102b30:	685b      	ldr	r3, [r3, #4]
 8102b32:	091b      	lsrs	r3, r3, #4
 8102b34:	f003 0201 	and.w	r2, r3, #1
 8102b38:	69fb      	ldr	r3, [r7, #28]
 8102b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8102b3e:	69ba      	ldr	r2, [r7, #24]
 8102b40:	4313      	orrs	r3, r2
 8102b42:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8102b44:	687b      	ldr	r3, [r7, #4]
 8102b46:	69ba      	ldr	r2, [r7, #24]
 8102b48:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8102b4a:	683b      	ldr	r3, [r7, #0]
 8102b4c:	685b      	ldr	r3, [r3, #4]
 8102b4e:	f003 0303 	and.w	r3, r3, #3
 8102b52:	2b03      	cmp	r3, #3
 8102b54:	d017      	beq.n	8102b86 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8102b56:	687b      	ldr	r3, [r7, #4]
 8102b58:	68db      	ldr	r3, [r3, #12]
 8102b5a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8102b5c:	69fb      	ldr	r3, [r7, #28]
 8102b5e:	005b      	lsls	r3, r3, #1
 8102b60:	2203      	movs	r2, #3
 8102b62:	fa02 f303 	lsl.w	r3, r2, r3
 8102b66:	43db      	mvns	r3, r3
 8102b68:	69ba      	ldr	r2, [r7, #24]
 8102b6a:	4013      	ands	r3, r2
 8102b6c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8102b6e:	683b      	ldr	r3, [r7, #0]
 8102b70:	689a      	ldr	r2, [r3, #8]
 8102b72:	69fb      	ldr	r3, [r7, #28]
 8102b74:	005b      	lsls	r3, r3, #1
 8102b76:	fa02 f303 	lsl.w	r3, r2, r3
 8102b7a:	69ba      	ldr	r2, [r7, #24]
 8102b7c:	4313      	orrs	r3, r2
 8102b7e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8102b80:	687b      	ldr	r3, [r7, #4]
 8102b82:	69ba      	ldr	r2, [r7, #24]
 8102b84:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8102b86:	683b      	ldr	r3, [r7, #0]
 8102b88:	685b      	ldr	r3, [r3, #4]
 8102b8a:	f003 0303 	and.w	r3, r3, #3
 8102b8e:	2b02      	cmp	r3, #2
 8102b90:	d123      	bne.n	8102bda <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8102b92:	69fb      	ldr	r3, [r7, #28]
 8102b94:	08da      	lsrs	r2, r3, #3
 8102b96:	687b      	ldr	r3, [r7, #4]
 8102b98:	3208      	adds	r2, #8
 8102b9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8102b9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8102ba0:	69fb      	ldr	r3, [r7, #28]
 8102ba2:	f003 0307 	and.w	r3, r3, #7
 8102ba6:	009b      	lsls	r3, r3, #2
 8102ba8:	220f      	movs	r2, #15
 8102baa:	fa02 f303 	lsl.w	r3, r2, r3
 8102bae:	43db      	mvns	r3, r3
 8102bb0:	69ba      	ldr	r2, [r7, #24]
 8102bb2:	4013      	ands	r3, r2
 8102bb4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8102bb6:	683b      	ldr	r3, [r7, #0]
 8102bb8:	691a      	ldr	r2, [r3, #16]
 8102bba:	69fb      	ldr	r3, [r7, #28]
 8102bbc:	f003 0307 	and.w	r3, r3, #7
 8102bc0:	009b      	lsls	r3, r3, #2
 8102bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8102bc6:	69ba      	ldr	r2, [r7, #24]
 8102bc8:	4313      	orrs	r3, r2
 8102bca:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8102bcc:	69fb      	ldr	r3, [r7, #28]
 8102bce:	08da      	lsrs	r2, r3, #3
 8102bd0:	687b      	ldr	r3, [r7, #4]
 8102bd2:	3208      	adds	r2, #8
 8102bd4:	69b9      	ldr	r1, [r7, #24]
 8102bd6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8102bda:	687b      	ldr	r3, [r7, #4]
 8102bdc:	681b      	ldr	r3, [r3, #0]
 8102bde:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8102be0:	69fb      	ldr	r3, [r7, #28]
 8102be2:	005b      	lsls	r3, r3, #1
 8102be4:	2203      	movs	r2, #3
 8102be6:	fa02 f303 	lsl.w	r3, r2, r3
 8102bea:	43db      	mvns	r3, r3
 8102bec:	69ba      	ldr	r2, [r7, #24]
 8102bee:	4013      	ands	r3, r2
 8102bf0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8102bf2:	683b      	ldr	r3, [r7, #0]
 8102bf4:	685b      	ldr	r3, [r3, #4]
 8102bf6:	f003 0203 	and.w	r2, r3, #3
 8102bfa:	69fb      	ldr	r3, [r7, #28]
 8102bfc:	005b      	lsls	r3, r3, #1
 8102bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8102c02:	69ba      	ldr	r2, [r7, #24]
 8102c04:	4313      	orrs	r3, r2
 8102c06:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8102c08:	687b      	ldr	r3, [r7, #4]
 8102c0a:	69ba      	ldr	r2, [r7, #24]
 8102c0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8102c0e:	683b      	ldr	r3, [r7, #0]
 8102c10:	685b      	ldr	r3, [r3, #4]
 8102c12:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8102c16:	2b00      	cmp	r3, #0
 8102c18:	f000 80e0 	beq.w	8102ddc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8102c1c:	4b2f      	ldr	r3, [pc, #188]	; (8102cdc <HAL_GPIO_Init+0x238>)
 8102c1e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8102c22:	4a2e      	ldr	r2, [pc, #184]	; (8102cdc <HAL_GPIO_Init+0x238>)
 8102c24:	f043 0302 	orr.w	r3, r3, #2
 8102c28:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8102c2c:	4b2b      	ldr	r3, [pc, #172]	; (8102cdc <HAL_GPIO_Init+0x238>)
 8102c2e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8102c32:	f003 0302 	and.w	r3, r3, #2
 8102c36:	60fb      	str	r3, [r7, #12]
 8102c38:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8102c3a:	4a29      	ldr	r2, [pc, #164]	; (8102ce0 <HAL_GPIO_Init+0x23c>)
 8102c3c:	69fb      	ldr	r3, [r7, #28]
 8102c3e:	089b      	lsrs	r3, r3, #2
 8102c40:	3302      	adds	r3, #2
 8102c42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8102c46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8102c48:	69fb      	ldr	r3, [r7, #28]
 8102c4a:	f003 0303 	and.w	r3, r3, #3
 8102c4e:	009b      	lsls	r3, r3, #2
 8102c50:	220f      	movs	r2, #15
 8102c52:	fa02 f303 	lsl.w	r3, r2, r3
 8102c56:	43db      	mvns	r3, r3
 8102c58:	69ba      	ldr	r2, [r7, #24]
 8102c5a:	4013      	ands	r3, r2
 8102c5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8102c5e:	687b      	ldr	r3, [r7, #4]
 8102c60:	4a20      	ldr	r2, [pc, #128]	; (8102ce4 <HAL_GPIO_Init+0x240>)
 8102c62:	4293      	cmp	r3, r2
 8102c64:	d052      	beq.n	8102d0c <HAL_GPIO_Init+0x268>
 8102c66:	687b      	ldr	r3, [r7, #4]
 8102c68:	4a1f      	ldr	r2, [pc, #124]	; (8102ce8 <HAL_GPIO_Init+0x244>)
 8102c6a:	4293      	cmp	r3, r2
 8102c6c:	d031      	beq.n	8102cd2 <HAL_GPIO_Init+0x22e>
 8102c6e:	687b      	ldr	r3, [r7, #4]
 8102c70:	4a1e      	ldr	r2, [pc, #120]	; (8102cec <HAL_GPIO_Init+0x248>)
 8102c72:	4293      	cmp	r3, r2
 8102c74:	d02b      	beq.n	8102cce <HAL_GPIO_Init+0x22a>
 8102c76:	687b      	ldr	r3, [r7, #4]
 8102c78:	4a1d      	ldr	r2, [pc, #116]	; (8102cf0 <HAL_GPIO_Init+0x24c>)
 8102c7a:	4293      	cmp	r3, r2
 8102c7c:	d025      	beq.n	8102cca <HAL_GPIO_Init+0x226>
 8102c7e:	687b      	ldr	r3, [r7, #4]
 8102c80:	4a1c      	ldr	r2, [pc, #112]	; (8102cf4 <HAL_GPIO_Init+0x250>)
 8102c82:	4293      	cmp	r3, r2
 8102c84:	d01f      	beq.n	8102cc6 <HAL_GPIO_Init+0x222>
 8102c86:	687b      	ldr	r3, [r7, #4]
 8102c88:	4a1b      	ldr	r2, [pc, #108]	; (8102cf8 <HAL_GPIO_Init+0x254>)
 8102c8a:	4293      	cmp	r3, r2
 8102c8c:	d019      	beq.n	8102cc2 <HAL_GPIO_Init+0x21e>
 8102c8e:	687b      	ldr	r3, [r7, #4]
 8102c90:	4a1a      	ldr	r2, [pc, #104]	; (8102cfc <HAL_GPIO_Init+0x258>)
 8102c92:	4293      	cmp	r3, r2
 8102c94:	d013      	beq.n	8102cbe <HAL_GPIO_Init+0x21a>
 8102c96:	687b      	ldr	r3, [r7, #4]
 8102c98:	4a19      	ldr	r2, [pc, #100]	; (8102d00 <HAL_GPIO_Init+0x25c>)
 8102c9a:	4293      	cmp	r3, r2
 8102c9c:	d00d      	beq.n	8102cba <HAL_GPIO_Init+0x216>
 8102c9e:	687b      	ldr	r3, [r7, #4]
 8102ca0:	4a18      	ldr	r2, [pc, #96]	; (8102d04 <HAL_GPIO_Init+0x260>)
 8102ca2:	4293      	cmp	r3, r2
 8102ca4:	d007      	beq.n	8102cb6 <HAL_GPIO_Init+0x212>
 8102ca6:	687b      	ldr	r3, [r7, #4]
 8102ca8:	4a17      	ldr	r2, [pc, #92]	; (8102d08 <HAL_GPIO_Init+0x264>)
 8102caa:	4293      	cmp	r3, r2
 8102cac:	d101      	bne.n	8102cb2 <HAL_GPIO_Init+0x20e>
 8102cae:	2309      	movs	r3, #9
 8102cb0:	e02d      	b.n	8102d0e <HAL_GPIO_Init+0x26a>
 8102cb2:	230a      	movs	r3, #10
 8102cb4:	e02b      	b.n	8102d0e <HAL_GPIO_Init+0x26a>
 8102cb6:	2308      	movs	r3, #8
 8102cb8:	e029      	b.n	8102d0e <HAL_GPIO_Init+0x26a>
 8102cba:	2307      	movs	r3, #7
 8102cbc:	e027      	b.n	8102d0e <HAL_GPIO_Init+0x26a>
 8102cbe:	2306      	movs	r3, #6
 8102cc0:	e025      	b.n	8102d0e <HAL_GPIO_Init+0x26a>
 8102cc2:	2305      	movs	r3, #5
 8102cc4:	e023      	b.n	8102d0e <HAL_GPIO_Init+0x26a>
 8102cc6:	2304      	movs	r3, #4
 8102cc8:	e021      	b.n	8102d0e <HAL_GPIO_Init+0x26a>
 8102cca:	2303      	movs	r3, #3
 8102ccc:	e01f      	b.n	8102d0e <HAL_GPIO_Init+0x26a>
 8102cce:	2302      	movs	r3, #2
 8102cd0:	e01d      	b.n	8102d0e <HAL_GPIO_Init+0x26a>
 8102cd2:	2301      	movs	r3, #1
 8102cd4:	e01b      	b.n	8102d0e <HAL_GPIO_Init+0x26a>
 8102cd6:	bf00      	nop
 8102cd8:	580000c0 	.word	0x580000c0
 8102cdc:	58024400 	.word	0x58024400
 8102ce0:	58000400 	.word	0x58000400
 8102ce4:	58020000 	.word	0x58020000
 8102ce8:	58020400 	.word	0x58020400
 8102cec:	58020800 	.word	0x58020800
 8102cf0:	58020c00 	.word	0x58020c00
 8102cf4:	58021000 	.word	0x58021000
 8102cf8:	58021400 	.word	0x58021400
 8102cfc:	58021800 	.word	0x58021800
 8102d00:	58021c00 	.word	0x58021c00
 8102d04:	58022000 	.word	0x58022000
 8102d08:	58022400 	.word	0x58022400
 8102d0c:	2300      	movs	r3, #0
 8102d0e:	69fa      	ldr	r2, [r7, #28]
 8102d10:	f002 0203 	and.w	r2, r2, #3
 8102d14:	0092      	lsls	r2, r2, #2
 8102d16:	4093      	lsls	r3, r2
 8102d18:	69ba      	ldr	r2, [r7, #24]
 8102d1a:	4313      	orrs	r3, r2
 8102d1c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8102d1e:	4938      	ldr	r1, [pc, #224]	; (8102e00 <HAL_GPIO_Init+0x35c>)
 8102d20:	69fb      	ldr	r3, [r7, #28]
 8102d22:	089b      	lsrs	r3, r3, #2
 8102d24:	3302      	adds	r3, #2
 8102d26:	69ba      	ldr	r2, [r7, #24]
 8102d28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8102d2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8102d30:	681b      	ldr	r3, [r3, #0]
 8102d32:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102d34:	693b      	ldr	r3, [r7, #16]
 8102d36:	43db      	mvns	r3, r3
 8102d38:	69ba      	ldr	r2, [r7, #24]
 8102d3a:	4013      	ands	r3, r2
 8102d3c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8102d3e:	683b      	ldr	r3, [r7, #0]
 8102d40:	685b      	ldr	r3, [r3, #4]
 8102d42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8102d46:	2b00      	cmp	r3, #0
 8102d48:	d003      	beq.n	8102d52 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8102d4a:	69ba      	ldr	r2, [r7, #24]
 8102d4c:	693b      	ldr	r3, [r7, #16]
 8102d4e:	4313      	orrs	r3, r2
 8102d50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8102d52:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8102d56:	69bb      	ldr	r3, [r7, #24]
 8102d58:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8102d5a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8102d5e:	685b      	ldr	r3, [r3, #4]
 8102d60:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102d62:	693b      	ldr	r3, [r7, #16]
 8102d64:	43db      	mvns	r3, r3
 8102d66:	69ba      	ldr	r2, [r7, #24]
 8102d68:	4013      	ands	r3, r2
 8102d6a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8102d6c:	683b      	ldr	r3, [r7, #0]
 8102d6e:	685b      	ldr	r3, [r3, #4]
 8102d70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8102d74:	2b00      	cmp	r3, #0
 8102d76:	d003      	beq.n	8102d80 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8102d78:	69ba      	ldr	r2, [r7, #24]
 8102d7a:	693b      	ldr	r3, [r7, #16]
 8102d7c:	4313      	orrs	r3, r2
 8102d7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8102d80:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8102d84:	69bb      	ldr	r3, [r7, #24]
 8102d86:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8102d88:	697b      	ldr	r3, [r7, #20]
 8102d8a:	685b      	ldr	r3, [r3, #4]
 8102d8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102d8e:	693b      	ldr	r3, [r7, #16]
 8102d90:	43db      	mvns	r3, r3
 8102d92:	69ba      	ldr	r2, [r7, #24]
 8102d94:	4013      	ands	r3, r2
 8102d96:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8102d98:	683b      	ldr	r3, [r7, #0]
 8102d9a:	685b      	ldr	r3, [r3, #4]
 8102d9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8102da0:	2b00      	cmp	r3, #0
 8102da2:	d003      	beq.n	8102dac <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8102da4:	69ba      	ldr	r2, [r7, #24]
 8102da6:	693b      	ldr	r3, [r7, #16]
 8102da8:	4313      	orrs	r3, r2
 8102daa:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8102dac:	697b      	ldr	r3, [r7, #20]
 8102dae:	69ba      	ldr	r2, [r7, #24]
 8102db0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8102db2:	697b      	ldr	r3, [r7, #20]
 8102db4:	681b      	ldr	r3, [r3, #0]
 8102db6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102db8:	693b      	ldr	r3, [r7, #16]
 8102dba:	43db      	mvns	r3, r3
 8102dbc:	69ba      	ldr	r2, [r7, #24]
 8102dbe:	4013      	ands	r3, r2
 8102dc0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8102dc2:	683b      	ldr	r3, [r7, #0]
 8102dc4:	685b      	ldr	r3, [r3, #4]
 8102dc6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8102dca:	2b00      	cmp	r3, #0
 8102dcc:	d003      	beq.n	8102dd6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8102dce:	69ba      	ldr	r2, [r7, #24]
 8102dd0:	693b      	ldr	r3, [r7, #16]
 8102dd2:	4313      	orrs	r3, r2
 8102dd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8102dd6:	697b      	ldr	r3, [r7, #20]
 8102dd8:	69ba      	ldr	r2, [r7, #24]
 8102dda:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8102ddc:	69fb      	ldr	r3, [r7, #28]
 8102dde:	3301      	adds	r3, #1
 8102de0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8102de2:	683b      	ldr	r3, [r7, #0]
 8102de4:	681a      	ldr	r2, [r3, #0]
 8102de6:	69fb      	ldr	r3, [r7, #28]
 8102de8:	fa22 f303 	lsr.w	r3, r2, r3
 8102dec:	2b00      	cmp	r3, #0
 8102dee:	f47f ae63 	bne.w	8102ab8 <HAL_GPIO_Init+0x14>
  }
}
 8102df2:	bf00      	nop
 8102df4:	bf00      	nop
 8102df6:	3724      	adds	r7, #36	; 0x24
 8102df8:	46bd      	mov	sp, r7
 8102dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102dfe:	4770      	bx	lr
 8102e00:	58000400 	.word	0x58000400

08102e04 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8102e04:	b480      	push	{r7}
 8102e06:	b083      	sub	sp, #12
 8102e08:	af00      	add	r7, sp, #0
 8102e0a:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8102e0c:	4b05      	ldr	r3, [pc, #20]	; (8102e24 <HAL_HSEM_ActivateNotification+0x20>)
 8102e0e:	681a      	ldr	r2, [r3, #0]
 8102e10:	4904      	ldr	r1, [pc, #16]	; (8102e24 <HAL_HSEM_ActivateNotification+0x20>)
 8102e12:	687b      	ldr	r3, [r7, #4]
 8102e14:	4313      	orrs	r3, r2
 8102e16:	600b      	str	r3, [r1, #0]
#endif
}
 8102e18:	bf00      	nop
 8102e1a:	370c      	adds	r7, #12
 8102e1c:	46bd      	mov	sp, r7
 8102e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102e22:	4770      	bx	lr
 8102e24:	58026510 	.word	0x58026510

08102e28 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8102e28:	b580      	push	{r7, lr}
 8102e2a:	b082      	sub	sp, #8
 8102e2c:	af00      	add	r7, sp, #0
 8102e2e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8102e30:	687b      	ldr	r3, [r7, #4]
 8102e32:	2b00      	cmp	r3, #0
 8102e34:	d101      	bne.n	8102e3a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8102e36:	2301      	movs	r3, #1
 8102e38:	e081      	b.n	8102f3e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8102e3a:	687b      	ldr	r3, [r7, #4]
 8102e3c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8102e40:	b2db      	uxtb	r3, r3
 8102e42:	2b00      	cmp	r3, #0
 8102e44:	d106      	bne.n	8102e54 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8102e46:	687b      	ldr	r3, [r7, #4]
 8102e48:	2200      	movs	r2, #0
 8102e4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8102e4e:	6878      	ldr	r0, [r7, #4]
 8102e50:	f7ff f9bc 	bl	81021cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8102e54:	687b      	ldr	r3, [r7, #4]
 8102e56:	2224      	movs	r2, #36	; 0x24
 8102e58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8102e5c:	687b      	ldr	r3, [r7, #4]
 8102e5e:	681b      	ldr	r3, [r3, #0]
 8102e60:	681a      	ldr	r2, [r3, #0]
 8102e62:	687b      	ldr	r3, [r7, #4]
 8102e64:	681b      	ldr	r3, [r3, #0]
 8102e66:	f022 0201 	bic.w	r2, r2, #1
 8102e6a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8102e6c:	687b      	ldr	r3, [r7, #4]
 8102e6e:	685a      	ldr	r2, [r3, #4]
 8102e70:	687b      	ldr	r3, [r7, #4]
 8102e72:	681b      	ldr	r3, [r3, #0]
 8102e74:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8102e78:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8102e7a:	687b      	ldr	r3, [r7, #4]
 8102e7c:	681b      	ldr	r3, [r3, #0]
 8102e7e:	689a      	ldr	r2, [r3, #8]
 8102e80:	687b      	ldr	r3, [r7, #4]
 8102e82:	681b      	ldr	r3, [r3, #0]
 8102e84:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8102e88:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8102e8a:	687b      	ldr	r3, [r7, #4]
 8102e8c:	68db      	ldr	r3, [r3, #12]
 8102e8e:	2b01      	cmp	r3, #1
 8102e90:	d107      	bne.n	8102ea2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8102e92:	687b      	ldr	r3, [r7, #4]
 8102e94:	689a      	ldr	r2, [r3, #8]
 8102e96:	687b      	ldr	r3, [r7, #4]
 8102e98:	681b      	ldr	r3, [r3, #0]
 8102e9a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8102e9e:	609a      	str	r2, [r3, #8]
 8102ea0:	e006      	b.n	8102eb0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8102ea2:	687b      	ldr	r3, [r7, #4]
 8102ea4:	689a      	ldr	r2, [r3, #8]
 8102ea6:	687b      	ldr	r3, [r7, #4]
 8102ea8:	681b      	ldr	r3, [r3, #0]
 8102eaa:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8102eae:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8102eb0:	687b      	ldr	r3, [r7, #4]
 8102eb2:	68db      	ldr	r3, [r3, #12]
 8102eb4:	2b02      	cmp	r3, #2
 8102eb6:	d104      	bne.n	8102ec2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8102eb8:	687b      	ldr	r3, [r7, #4]
 8102eba:	681b      	ldr	r3, [r3, #0]
 8102ebc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8102ec0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8102ec2:	687b      	ldr	r3, [r7, #4]
 8102ec4:	681b      	ldr	r3, [r3, #0]
 8102ec6:	685b      	ldr	r3, [r3, #4]
 8102ec8:	687a      	ldr	r2, [r7, #4]
 8102eca:	6812      	ldr	r2, [r2, #0]
 8102ecc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8102ed0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8102ed4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8102ed6:	687b      	ldr	r3, [r7, #4]
 8102ed8:	681b      	ldr	r3, [r3, #0]
 8102eda:	68da      	ldr	r2, [r3, #12]
 8102edc:	687b      	ldr	r3, [r7, #4]
 8102ede:	681b      	ldr	r3, [r3, #0]
 8102ee0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8102ee4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8102ee6:	687b      	ldr	r3, [r7, #4]
 8102ee8:	691a      	ldr	r2, [r3, #16]
 8102eea:	687b      	ldr	r3, [r7, #4]
 8102eec:	695b      	ldr	r3, [r3, #20]
 8102eee:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8102ef2:	687b      	ldr	r3, [r7, #4]
 8102ef4:	699b      	ldr	r3, [r3, #24]
 8102ef6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8102ef8:	687b      	ldr	r3, [r7, #4]
 8102efa:	681b      	ldr	r3, [r3, #0]
 8102efc:	430a      	orrs	r2, r1
 8102efe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8102f00:	687b      	ldr	r3, [r7, #4]
 8102f02:	69d9      	ldr	r1, [r3, #28]
 8102f04:	687b      	ldr	r3, [r7, #4]
 8102f06:	6a1a      	ldr	r2, [r3, #32]
 8102f08:	687b      	ldr	r3, [r7, #4]
 8102f0a:	681b      	ldr	r3, [r3, #0]
 8102f0c:	430a      	orrs	r2, r1
 8102f0e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8102f10:	687b      	ldr	r3, [r7, #4]
 8102f12:	681b      	ldr	r3, [r3, #0]
 8102f14:	681a      	ldr	r2, [r3, #0]
 8102f16:	687b      	ldr	r3, [r7, #4]
 8102f18:	681b      	ldr	r3, [r3, #0]
 8102f1a:	f042 0201 	orr.w	r2, r2, #1
 8102f1e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8102f20:	687b      	ldr	r3, [r7, #4]
 8102f22:	2200      	movs	r2, #0
 8102f24:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8102f26:	687b      	ldr	r3, [r7, #4]
 8102f28:	2220      	movs	r2, #32
 8102f2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8102f2e:	687b      	ldr	r3, [r7, #4]
 8102f30:	2200      	movs	r2, #0
 8102f32:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8102f34:	687b      	ldr	r3, [r7, #4]
 8102f36:	2200      	movs	r2, #0
 8102f38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8102f3c:	2300      	movs	r3, #0
}
 8102f3e:	4618      	mov	r0, r3
 8102f40:	3708      	adds	r7, #8
 8102f42:	46bd      	mov	sp, r7
 8102f44:	bd80      	pop	{r7, pc}
	...

08102f48 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8102f48:	b580      	push	{r7, lr}
 8102f4a:	b088      	sub	sp, #32
 8102f4c:	af02      	add	r7, sp, #8
 8102f4e:	60f8      	str	r0, [r7, #12]
 8102f50:	607a      	str	r2, [r7, #4]
 8102f52:	461a      	mov	r2, r3
 8102f54:	460b      	mov	r3, r1
 8102f56:	817b      	strh	r3, [r7, #10]
 8102f58:	4613      	mov	r3, r2
 8102f5a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8102f5c:	68fb      	ldr	r3, [r7, #12]
 8102f5e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8102f62:	b2db      	uxtb	r3, r3
 8102f64:	2b20      	cmp	r3, #32
 8102f66:	f040 80da 	bne.w	810311e <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8102f6a:	68fb      	ldr	r3, [r7, #12]
 8102f6c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8102f70:	2b01      	cmp	r3, #1
 8102f72:	d101      	bne.n	8102f78 <HAL_I2C_Master_Transmit+0x30>
 8102f74:	2302      	movs	r3, #2
 8102f76:	e0d3      	b.n	8103120 <HAL_I2C_Master_Transmit+0x1d8>
 8102f78:	68fb      	ldr	r3, [r7, #12]
 8102f7a:	2201      	movs	r2, #1
 8102f7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8102f80:	f7ff fc3c 	bl	81027fc <HAL_GetTick>
 8102f84:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8102f86:	697b      	ldr	r3, [r7, #20]
 8102f88:	9300      	str	r3, [sp, #0]
 8102f8a:	2319      	movs	r3, #25
 8102f8c:	2201      	movs	r2, #1
 8102f8e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8102f92:	68f8      	ldr	r0, [r7, #12]
 8102f94:	f000 fb07 	bl	81035a6 <I2C_WaitOnFlagUntilTimeout>
 8102f98:	4603      	mov	r3, r0
 8102f9a:	2b00      	cmp	r3, #0
 8102f9c:	d001      	beq.n	8102fa2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8102f9e:	2301      	movs	r3, #1
 8102fa0:	e0be      	b.n	8103120 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8102fa2:	68fb      	ldr	r3, [r7, #12]
 8102fa4:	2221      	movs	r2, #33	; 0x21
 8102fa6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8102faa:	68fb      	ldr	r3, [r7, #12]
 8102fac:	2210      	movs	r2, #16
 8102fae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8102fb2:	68fb      	ldr	r3, [r7, #12]
 8102fb4:	2200      	movs	r2, #0
 8102fb6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8102fb8:	68fb      	ldr	r3, [r7, #12]
 8102fba:	687a      	ldr	r2, [r7, #4]
 8102fbc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8102fbe:	68fb      	ldr	r3, [r7, #12]
 8102fc0:	893a      	ldrh	r2, [r7, #8]
 8102fc2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8102fc4:	68fb      	ldr	r3, [r7, #12]
 8102fc6:	2200      	movs	r2, #0
 8102fc8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8102fca:	68fb      	ldr	r3, [r7, #12]
 8102fcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102fce:	b29b      	uxth	r3, r3
 8102fd0:	2bff      	cmp	r3, #255	; 0xff
 8102fd2:	d90e      	bls.n	8102ff2 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8102fd4:	68fb      	ldr	r3, [r7, #12]
 8102fd6:	22ff      	movs	r2, #255	; 0xff
 8102fd8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8102fda:	68fb      	ldr	r3, [r7, #12]
 8102fdc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102fde:	b2da      	uxtb	r2, r3
 8102fe0:	8979      	ldrh	r1, [r7, #10]
 8102fe2:	4b51      	ldr	r3, [pc, #324]	; (8103128 <HAL_I2C_Master_Transmit+0x1e0>)
 8102fe4:	9300      	str	r3, [sp, #0]
 8102fe6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8102fea:	68f8      	ldr	r0, [r7, #12]
 8102fec:	f000 fd16 	bl	8103a1c <I2C_TransferConfig>
 8102ff0:	e06c      	b.n	81030cc <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8102ff2:	68fb      	ldr	r3, [r7, #12]
 8102ff4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102ff6:	b29a      	uxth	r2, r3
 8102ff8:	68fb      	ldr	r3, [r7, #12]
 8102ffa:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8102ffc:	68fb      	ldr	r3, [r7, #12]
 8102ffe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8103000:	b2da      	uxtb	r2, r3
 8103002:	8979      	ldrh	r1, [r7, #10]
 8103004:	4b48      	ldr	r3, [pc, #288]	; (8103128 <HAL_I2C_Master_Transmit+0x1e0>)
 8103006:	9300      	str	r3, [sp, #0]
 8103008:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 810300c:	68f8      	ldr	r0, [r7, #12]
 810300e:	f000 fd05 	bl	8103a1c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8103012:	e05b      	b.n	81030cc <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8103014:	697a      	ldr	r2, [r7, #20]
 8103016:	6a39      	ldr	r1, [r7, #32]
 8103018:	68f8      	ldr	r0, [r7, #12]
 810301a:	f000 fb13 	bl	8103644 <I2C_WaitOnTXISFlagUntilTimeout>
 810301e:	4603      	mov	r3, r0
 8103020:	2b00      	cmp	r3, #0
 8103022:	d001      	beq.n	8103028 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8103024:	2301      	movs	r3, #1
 8103026:	e07b      	b.n	8103120 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8103028:	68fb      	ldr	r3, [r7, #12]
 810302a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810302c:	781a      	ldrb	r2, [r3, #0]
 810302e:	68fb      	ldr	r3, [r7, #12]
 8103030:	681b      	ldr	r3, [r3, #0]
 8103032:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8103034:	68fb      	ldr	r3, [r7, #12]
 8103036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8103038:	1c5a      	adds	r2, r3, #1
 810303a:	68fb      	ldr	r3, [r7, #12]
 810303c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 810303e:	68fb      	ldr	r3, [r7, #12]
 8103040:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8103042:	b29b      	uxth	r3, r3
 8103044:	3b01      	subs	r3, #1
 8103046:	b29a      	uxth	r2, r3
 8103048:	68fb      	ldr	r3, [r7, #12]
 810304a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 810304c:	68fb      	ldr	r3, [r7, #12]
 810304e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8103050:	3b01      	subs	r3, #1
 8103052:	b29a      	uxth	r2, r3
 8103054:	68fb      	ldr	r3, [r7, #12]
 8103056:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8103058:	68fb      	ldr	r3, [r7, #12]
 810305a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 810305c:	b29b      	uxth	r3, r3
 810305e:	2b00      	cmp	r3, #0
 8103060:	d034      	beq.n	81030cc <HAL_I2C_Master_Transmit+0x184>
 8103062:	68fb      	ldr	r3, [r7, #12]
 8103064:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8103066:	2b00      	cmp	r3, #0
 8103068:	d130      	bne.n	81030cc <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 810306a:	697b      	ldr	r3, [r7, #20]
 810306c:	9300      	str	r3, [sp, #0]
 810306e:	6a3b      	ldr	r3, [r7, #32]
 8103070:	2200      	movs	r2, #0
 8103072:	2180      	movs	r1, #128	; 0x80
 8103074:	68f8      	ldr	r0, [r7, #12]
 8103076:	f000 fa96 	bl	81035a6 <I2C_WaitOnFlagUntilTimeout>
 810307a:	4603      	mov	r3, r0
 810307c:	2b00      	cmp	r3, #0
 810307e:	d001      	beq.n	8103084 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8103080:	2301      	movs	r3, #1
 8103082:	e04d      	b.n	8103120 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8103084:	68fb      	ldr	r3, [r7, #12]
 8103086:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8103088:	b29b      	uxth	r3, r3
 810308a:	2bff      	cmp	r3, #255	; 0xff
 810308c:	d90e      	bls.n	81030ac <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 810308e:	68fb      	ldr	r3, [r7, #12]
 8103090:	22ff      	movs	r2, #255	; 0xff
 8103092:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8103094:	68fb      	ldr	r3, [r7, #12]
 8103096:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8103098:	b2da      	uxtb	r2, r3
 810309a:	8979      	ldrh	r1, [r7, #10]
 810309c:	2300      	movs	r3, #0
 810309e:	9300      	str	r3, [sp, #0]
 81030a0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 81030a4:	68f8      	ldr	r0, [r7, #12]
 81030a6:	f000 fcb9 	bl	8103a1c <I2C_TransferConfig>
 81030aa:	e00f      	b.n	81030cc <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 81030ac:	68fb      	ldr	r3, [r7, #12]
 81030ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81030b0:	b29a      	uxth	r2, r3
 81030b2:	68fb      	ldr	r3, [r7, #12]
 81030b4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 81030b6:	68fb      	ldr	r3, [r7, #12]
 81030b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81030ba:	b2da      	uxtb	r2, r3
 81030bc:	8979      	ldrh	r1, [r7, #10]
 81030be:	2300      	movs	r3, #0
 81030c0:	9300      	str	r3, [sp, #0]
 81030c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 81030c6:	68f8      	ldr	r0, [r7, #12]
 81030c8:	f000 fca8 	bl	8103a1c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 81030cc:	68fb      	ldr	r3, [r7, #12]
 81030ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81030d0:	b29b      	uxth	r3, r3
 81030d2:	2b00      	cmp	r3, #0
 81030d4:	d19e      	bne.n	8103014 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 81030d6:	697a      	ldr	r2, [r7, #20]
 81030d8:	6a39      	ldr	r1, [r7, #32]
 81030da:	68f8      	ldr	r0, [r7, #12]
 81030dc:	f000 faf9 	bl	81036d2 <I2C_WaitOnSTOPFlagUntilTimeout>
 81030e0:	4603      	mov	r3, r0
 81030e2:	2b00      	cmp	r3, #0
 81030e4:	d001      	beq.n	81030ea <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 81030e6:	2301      	movs	r3, #1
 81030e8:	e01a      	b.n	8103120 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 81030ea:	68fb      	ldr	r3, [r7, #12]
 81030ec:	681b      	ldr	r3, [r3, #0]
 81030ee:	2220      	movs	r2, #32
 81030f0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 81030f2:	68fb      	ldr	r3, [r7, #12]
 81030f4:	681b      	ldr	r3, [r3, #0]
 81030f6:	6859      	ldr	r1, [r3, #4]
 81030f8:	68fb      	ldr	r3, [r7, #12]
 81030fa:	681a      	ldr	r2, [r3, #0]
 81030fc:	4b0b      	ldr	r3, [pc, #44]	; (810312c <HAL_I2C_Master_Transmit+0x1e4>)
 81030fe:	400b      	ands	r3, r1
 8103100:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8103102:	68fb      	ldr	r3, [r7, #12]
 8103104:	2220      	movs	r2, #32
 8103106:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 810310a:	68fb      	ldr	r3, [r7, #12]
 810310c:	2200      	movs	r2, #0
 810310e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8103112:	68fb      	ldr	r3, [r7, #12]
 8103114:	2200      	movs	r2, #0
 8103116:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 810311a:	2300      	movs	r3, #0
 810311c:	e000      	b.n	8103120 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 810311e:	2302      	movs	r3, #2
  }
}
 8103120:	4618      	mov	r0, r3
 8103122:	3718      	adds	r7, #24
 8103124:	46bd      	mov	sp, r7
 8103126:	bd80      	pop	{r7, pc}
 8103128:	80002000 	.word	0x80002000
 810312c:	fe00e800 	.word	0xfe00e800

08103130 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8103130:	b580      	push	{r7, lr}
 8103132:	b088      	sub	sp, #32
 8103134:	af02      	add	r7, sp, #8
 8103136:	60f8      	str	r0, [r7, #12]
 8103138:	607a      	str	r2, [r7, #4]
 810313a:	461a      	mov	r2, r3
 810313c:	460b      	mov	r3, r1
 810313e:	817b      	strh	r3, [r7, #10]
 8103140:	4613      	mov	r3, r2
 8103142:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8103144:	68fb      	ldr	r3, [r7, #12]
 8103146:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 810314a:	b2db      	uxtb	r3, r3
 810314c:	2b20      	cmp	r3, #32
 810314e:	f040 80db 	bne.w	8103308 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8103152:	68fb      	ldr	r3, [r7, #12]
 8103154:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8103158:	2b01      	cmp	r3, #1
 810315a:	d101      	bne.n	8103160 <HAL_I2C_Master_Receive+0x30>
 810315c:	2302      	movs	r3, #2
 810315e:	e0d4      	b.n	810330a <HAL_I2C_Master_Receive+0x1da>
 8103160:	68fb      	ldr	r3, [r7, #12]
 8103162:	2201      	movs	r2, #1
 8103164:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8103168:	f7ff fb48 	bl	81027fc <HAL_GetTick>
 810316c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 810316e:	697b      	ldr	r3, [r7, #20]
 8103170:	9300      	str	r3, [sp, #0]
 8103172:	2319      	movs	r3, #25
 8103174:	2201      	movs	r2, #1
 8103176:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 810317a:	68f8      	ldr	r0, [r7, #12]
 810317c:	f000 fa13 	bl	81035a6 <I2C_WaitOnFlagUntilTimeout>
 8103180:	4603      	mov	r3, r0
 8103182:	2b00      	cmp	r3, #0
 8103184:	d001      	beq.n	810318a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8103186:	2301      	movs	r3, #1
 8103188:	e0bf      	b.n	810330a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 810318a:	68fb      	ldr	r3, [r7, #12]
 810318c:	2222      	movs	r2, #34	; 0x22
 810318e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8103192:	68fb      	ldr	r3, [r7, #12]
 8103194:	2210      	movs	r2, #16
 8103196:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 810319a:	68fb      	ldr	r3, [r7, #12]
 810319c:	2200      	movs	r2, #0
 810319e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 81031a0:	68fb      	ldr	r3, [r7, #12]
 81031a2:	687a      	ldr	r2, [r7, #4]
 81031a4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 81031a6:	68fb      	ldr	r3, [r7, #12]
 81031a8:	893a      	ldrh	r2, [r7, #8]
 81031aa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 81031ac:	68fb      	ldr	r3, [r7, #12]
 81031ae:	2200      	movs	r2, #0
 81031b0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 81031b2:	68fb      	ldr	r3, [r7, #12]
 81031b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81031b6:	b29b      	uxth	r3, r3
 81031b8:	2bff      	cmp	r3, #255	; 0xff
 81031ba:	d90e      	bls.n	81031da <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 81031bc:	68fb      	ldr	r3, [r7, #12]
 81031be:	22ff      	movs	r2, #255	; 0xff
 81031c0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 81031c2:	68fb      	ldr	r3, [r7, #12]
 81031c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81031c6:	b2da      	uxtb	r2, r3
 81031c8:	8979      	ldrh	r1, [r7, #10]
 81031ca:	4b52      	ldr	r3, [pc, #328]	; (8103314 <HAL_I2C_Master_Receive+0x1e4>)
 81031cc:	9300      	str	r3, [sp, #0]
 81031ce:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 81031d2:	68f8      	ldr	r0, [r7, #12]
 81031d4:	f000 fc22 	bl	8103a1c <I2C_TransferConfig>
 81031d8:	e06d      	b.n	81032b6 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 81031da:	68fb      	ldr	r3, [r7, #12]
 81031dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81031de:	b29a      	uxth	r2, r3
 81031e0:	68fb      	ldr	r3, [r7, #12]
 81031e2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 81031e4:	68fb      	ldr	r3, [r7, #12]
 81031e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81031e8:	b2da      	uxtb	r2, r3
 81031ea:	8979      	ldrh	r1, [r7, #10]
 81031ec:	4b49      	ldr	r3, [pc, #292]	; (8103314 <HAL_I2C_Master_Receive+0x1e4>)
 81031ee:	9300      	str	r3, [sp, #0]
 81031f0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 81031f4:	68f8      	ldr	r0, [r7, #12]
 81031f6:	f000 fc11 	bl	8103a1c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 81031fa:	e05c      	b.n	81032b6 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 81031fc:	697a      	ldr	r2, [r7, #20]
 81031fe:	6a39      	ldr	r1, [r7, #32]
 8103200:	68f8      	ldr	r0, [r7, #12]
 8103202:	f000 faa9 	bl	8103758 <I2C_WaitOnRXNEFlagUntilTimeout>
 8103206:	4603      	mov	r3, r0
 8103208:	2b00      	cmp	r3, #0
 810320a:	d001      	beq.n	8103210 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 810320c:	2301      	movs	r3, #1
 810320e:	e07c      	b.n	810330a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8103210:	68fb      	ldr	r3, [r7, #12]
 8103212:	681b      	ldr	r3, [r3, #0]
 8103214:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8103216:	68fb      	ldr	r3, [r7, #12]
 8103218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810321a:	b2d2      	uxtb	r2, r2
 810321c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 810321e:	68fb      	ldr	r3, [r7, #12]
 8103220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8103222:	1c5a      	adds	r2, r3, #1
 8103224:	68fb      	ldr	r3, [r7, #12]
 8103226:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8103228:	68fb      	ldr	r3, [r7, #12]
 810322a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 810322c:	3b01      	subs	r3, #1
 810322e:	b29a      	uxth	r2, r3
 8103230:	68fb      	ldr	r3, [r7, #12]
 8103232:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8103234:	68fb      	ldr	r3, [r7, #12]
 8103236:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8103238:	b29b      	uxth	r3, r3
 810323a:	3b01      	subs	r3, #1
 810323c:	b29a      	uxth	r2, r3
 810323e:	68fb      	ldr	r3, [r7, #12]
 8103240:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8103242:	68fb      	ldr	r3, [r7, #12]
 8103244:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8103246:	b29b      	uxth	r3, r3
 8103248:	2b00      	cmp	r3, #0
 810324a:	d034      	beq.n	81032b6 <HAL_I2C_Master_Receive+0x186>
 810324c:	68fb      	ldr	r3, [r7, #12]
 810324e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8103250:	2b00      	cmp	r3, #0
 8103252:	d130      	bne.n	81032b6 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8103254:	697b      	ldr	r3, [r7, #20]
 8103256:	9300      	str	r3, [sp, #0]
 8103258:	6a3b      	ldr	r3, [r7, #32]
 810325a:	2200      	movs	r2, #0
 810325c:	2180      	movs	r1, #128	; 0x80
 810325e:	68f8      	ldr	r0, [r7, #12]
 8103260:	f000 f9a1 	bl	81035a6 <I2C_WaitOnFlagUntilTimeout>
 8103264:	4603      	mov	r3, r0
 8103266:	2b00      	cmp	r3, #0
 8103268:	d001      	beq.n	810326e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 810326a:	2301      	movs	r3, #1
 810326c:	e04d      	b.n	810330a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 810326e:	68fb      	ldr	r3, [r7, #12]
 8103270:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8103272:	b29b      	uxth	r3, r3
 8103274:	2bff      	cmp	r3, #255	; 0xff
 8103276:	d90e      	bls.n	8103296 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8103278:	68fb      	ldr	r3, [r7, #12]
 810327a:	22ff      	movs	r2, #255	; 0xff
 810327c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 810327e:	68fb      	ldr	r3, [r7, #12]
 8103280:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8103282:	b2da      	uxtb	r2, r3
 8103284:	8979      	ldrh	r1, [r7, #10]
 8103286:	2300      	movs	r3, #0
 8103288:	9300      	str	r3, [sp, #0]
 810328a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 810328e:	68f8      	ldr	r0, [r7, #12]
 8103290:	f000 fbc4 	bl	8103a1c <I2C_TransferConfig>
 8103294:	e00f      	b.n	81032b6 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8103296:	68fb      	ldr	r3, [r7, #12]
 8103298:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 810329a:	b29a      	uxth	r2, r3
 810329c:	68fb      	ldr	r3, [r7, #12]
 810329e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 81032a0:	68fb      	ldr	r3, [r7, #12]
 81032a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81032a4:	b2da      	uxtb	r2, r3
 81032a6:	8979      	ldrh	r1, [r7, #10]
 81032a8:	2300      	movs	r3, #0
 81032aa:	9300      	str	r3, [sp, #0]
 81032ac:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 81032b0:	68f8      	ldr	r0, [r7, #12]
 81032b2:	f000 fbb3 	bl	8103a1c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 81032b6:	68fb      	ldr	r3, [r7, #12]
 81032b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81032ba:	b29b      	uxth	r3, r3
 81032bc:	2b00      	cmp	r3, #0
 81032be:	d19d      	bne.n	81031fc <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 81032c0:	697a      	ldr	r2, [r7, #20]
 81032c2:	6a39      	ldr	r1, [r7, #32]
 81032c4:	68f8      	ldr	r0, [r7, #12]
 81032c6:	f000 fa04 	bl	81036d2 <I2C_WaitOnSTOPFlagUntilTimeout>
 81032ca:	4603      	mov	r3, r0
 81032cc:	2b00      	cmp	r3, #0
 81032ce:	d001      	beq.n	81032d4 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 81032d0:	2301      	movs	r3, #1
 81032d2:	e01a      	b.n	810330a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 81032d4:	68fb      	ldr	r3, [r7, #12]
 81032d6:	681b      	ldr	r3, [r3, #0]
 81032d8:	2220      	movs	r2, #32
 81032da:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 81032dc:	68fb      	ldr	r3, [r7, #12]
 81032de:	681b      	ldr	r3, [r3, #0]
 81032e0:	6859      	ldr	r1, [r3, #4]
 81032e2:	68fb      	ldr	r3, [r7, #12]
 81032e4:	681a      	ldr	r2, [r3, #0]
 81032e6:	4b0c      	ldr	r3, [pc, #48]	; (8103318 <HAL_I2C_Master_Receive+0x1e8>)
 81032e8:	400b      	ands	r3, r1
 81032ea:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 81032ec:	68fb      	ldr	r3, [r7, #12]
 81032ee:	2220      	movs	r2, #32
 81032f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 81032f4:	68fb      	ldr	r3, [r7, #12]
 81032f6:	2200      	movs	r2, #0
 81032f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 81032fc:	68fb      	ldr	r3, [r7, #12]
 81032fe:	2200      	movs	r2, #0
 8103300:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8103304:	2300      	movs	r3, #0
 8103306:	e000      	b.n	810330a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8103308:	2302      	movs	r3, #2
  }
}
 810330a:	4618      	mov	r0, r3
 810330c:	3718      	adds	r7, #24
 810330e:	46bd      	mov	sp, r7
 8103310:	bd80      	pop	{r7, pc}
 8103312:	bf00      	nop
 8103314:	80002400 	.word	0x80002400
 8103318:	fe00e800 	.word	0xfe00e800

0810331c <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 810331c:	b580      	push	{r7, lr}
 810331e:	b08a      	sub	sp, #40	; 0x28
 8103320:	af02      	add	r7, sp, #8
 8103322:	60f8      	str	r0, [r7, #12]
 8103324:	607a      	str	r2, [r7, #4]
 8103326:	603b      	str	r3, [r7, #0]
 8103328:	460b      	mov	r3, r1
 810332a:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 810332c:	2300      	movs	r3, #0
 810332e:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8103330:	68fb      	ldr	r3, [r7, #12]
 8103332:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8103336:	b2db      	uxtb	r3, r3
 8103338:	2b20      	cmp	r3, #32
 810333a:	f040 80f1 	bne.w	8103520 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 810333e:	68fb      	ldr	r3, [r7, #12]
 8103340:	681b      	ldr	r3, [r3, #0]
 8103342:	699b      	ldr	r3, [r3, #24]
 8103344:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8103348:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 810334c:	d101      	bne.n	8103352 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 810334e:	2302      	movs	r3, #2
 8103350:	e0e7      	b.n	8103522 <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8103352:	68fb      	ldr	r3, [r7, #12]
 8103354:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8103358:	2b01      	cmp	r3, #1
 810335a:	d101      	bne.n	8103360 <HAL_I2C_IsDeviceReady+0x44>
 810335c:	2302      	movs	r3, #2
 810335e:	e0e0      	b.n	8103522 <HAL_I2C_IsDeviceReady+0x206>
 8103360:	68fb      	ldr	r3, [r7, #12]
 8103362:	2201      	movs	r2, #1
 8103364:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8103368:	68fb      	ldr	r3, [r7, #12]
 810336a:	2224      	movs	r2, #36	; 0x24
 810336c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8103370:	68fb      	ldr	r3, [r7, #12]
 8103372:	2200      	movs	r2, #0
 8103374:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8103376:	68fb      	ldr	r3, [r7, #12]
 8103378:	68db      	ldr	r3, [r3, #12]
 810337a:	2b01      	cmp	r3, #1
 810337c:	d107      	bne.n	810338e <HAL_I2C_IsDeviceReady+0x72>
 810337e:	897b      	ldrh	r3, [r7, #10]
 8103380:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8103384:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8103388:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 810338c:	e004      	b.n	8103398 <HAL_I2C_IsDeviceReady+0x7c>
 810338e:	897b      	ldrh	r3, [r7, #10]
 8103390:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8103394:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8103398:	68fa      	ldr	r2, [r7, #12]
 810339a:	6812      	ldr	r2, [r2, #0]
 810339c:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 810339e:	f7ff fa2d 	bl	81027fc <HAL_GetTick>
 81033a2:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 81033a4:	68fb      	ldr	r3, [r7, #12]
 81033a6:	681b      	ldr	r3, [r3, #0]
 81033a8:	699b      	ldr	r3, [r3, #24]
 81033aa:	f003 0320 	and.w	r3, r3, #32
 81033ae:	2b20      	cmp	r3, #32
 81033b0:	bf0c      	ite	eq
 81033b2:	2301      	moveq	r3, #1
 81033b4:	2300      	movne	r3, #0
 81033b6:	b2db      	uxtb	r3, r3
 81033b8:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 81033ba:	68fb      	ldr	r3, [r7, #12]
 81033bc:	681b      	ldr	r3, [r3, #0]
 81033be:	699b      	ldr	r3, [r3, #24]
 81033c0:	f003 0310 	and.w	r3, r3, #16
 81033c4:	2b10      	cmp	r3, #16
 81033c6:	bf0c      	ite	eq
 81033c8:	2301      	moveq	r3, #1
 81033ca:	2300      	movne	r3, #0
 81033cc:	b2db      	uxtb	r3, r3
 81033ce:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 81033d0:	e034      	b.n	810343c <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 81033d2:	683b      	ldr	r3, [r7, #0]
 81033d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 81033d8:	d01a      	beq.n	8103410 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 81033da:	f7ff fa0f 	bl	81027fc <HAL_GetTick>
 81033de:	4602      	mov	r2, r0
 81033e0:	69bb      	ldr	r3, [r7, #24]
 81033e2:	1ad3      	subs	r3, r2, r3
 81033e4:	683a      	ldr	r2, [r7, #0]
 81033e6:	429a      	cmp	r2, r3
 81033e8:	d302      	bcc.n	81033f0 <HAL_I2C_IsDeviceReady+0xd4>
 81033ea:	683b      	ldr	r3, [r7, #0]
 81033ec:	2b00      	cmp	r3, #0
 81033ee:	d10f      	bne.n	8103410 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 81033f0:	68fb      	ldr	r3, [r7, #12]
 81033f2:	2220      	movs	r2, #32
 81033f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 81033f8:	68fb      	ldr	r3, [r7, #12]
 81033fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81033fc:	f043 0220 	orr.w	r2, r3, #32
 8103400:	68fb      	ldr	r3, [r7, #12]
 8103402:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8103404:	68fb      	ldr	r3, [r7, #12]
 8103406:	2200      	movs	r2, #0
 8103408:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 810340c:	2301      	movs	r3, #1
 810340e:	e088      	b.n	8103522 <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8103410:	68fb      	ldr	r3, [r7, #12]
 8103412:	681b      	ldr	r3, [r3, #0]
 8103414:	699b      	ldr	r3, [r3, #24]
 8103416:	f003 0320 	and.w	r3, r3, #32
 810341a:	2b20      	cmp	r3, #32
 810341c:	bf0c      	ite	eq
 810341e:	2301      	moveq	r3, #1
 8103420:	2300      	movne	r3, #0
 8103422:	b2db      	uxtb	r3, r3
 8103424:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8103426:	68fb      	ldr	r3, [r7, #12]
 8103428:	681b      	ldr	r3, [r3, #0]
 810342a:	699b      	ldr	r3, [r3, #24]
 810342c:	f003 0310 	and.w	r3, r3, #16
 8103430:	2b10      	cmp	r3, #16
 8103432:	bf0c      	ite	eq
 8103434:	2301      	moveq	r3, #1
 8103436:	2300      	movne	r3, #0
 8103438:	b2db      	uxtb	r3, r3
 810343a:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 810343c:	7ffb      	ldrb	r3, [r7, #31]
 810343e:	2b00      	cmp	r3, #0
 8103440:	d102      	bne.n	8103448 <HAL_I2C_IsDeviceReady+0x12c>
 8103442:	7fbb      	ldrb	r3, [r7, #30]
 8103444:	2b00      	cmp	r3, #0
 8103446:	d0c4      	beq.n	81033d2 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8103448:	68fb      	ldr	r3, [r7, #12]
 810344a:	681b      	ldr	r3, [r3, #0]
 810344c:	699b      	ldr	r3, [r3, #24]
 810344e:	f003 0310 	and.w	r3, r3, #16
 8103452:	2b10      	cmp	r3, #16
 8103454:	d01a      	beq.n	810348c <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8103456:	69bb      	ldr	r3, [r7, #24]
 8103458:	9300      	str	r3, [sp, #0]
 810345a:	683b      	ldr	r3, [r7, #0]
 810345c:	2200      	movs	r2, #0
 810345e:	2120      	movs	r1, #32
 8103460:	68f8      	ldr	r0, [r7, #12]
 8103462:	f000 f8a0 	bl	81035a6 <I2C_WaitOnFlagUntilTimeout>
 8103466:	4603      	mov	r3, r0
 8103468:	2b00      	cmp	r3, #0
 810346a:	d001      	beq.n	8103470 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 810346c:	2301      	movs	r3, #1
 810346e:	e058      	b.n	8103522 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8103470:	68fb      	ldr	r3, [r7, #12]
 8103472:	681b      	ldr	r3, [r3, #0]
 8103474:	2220      	movs	r2, #32
 8103476:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8103478:	68fb      	ldr	r3, [r7, #12]
 810347a:	2220      	movs	r2, #32
 810347c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8103480:	68fb      	ldr	r3, [r7, #12]
 8103482:	2200      	movs	r2, #0
 8103484:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8103488:	2300      	movs	r3, #0
 810348a:	e04a      	b.n	8103522 <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 810348c:	69bb      	ldr	r3, [r7, #24]
 810348e:	9300      	str	r3, [sp, #0]
 8103490:	683b      	ldr	r3, [r7, #0]
 8103492:	2200      	movs	r2, #0
 8103494:	2120      	movs	r1, #32
 8103496:	68f8      	ldr	r0, [r7, #12]
 8103498:	f000 f885 	bl	81035a6 <I2C_WaitOnFlagUntilTimeout>
 810349c:	4603      	mov	r3, r0
 810349e:	2b00      	cmp	r3, #0
 81034a0:	d001      	beq.n	81034a6 <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 81034a2:	2301      	movs	r3, #1
 81034a4:	e03d      	b.n	8103522 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 81034a6:	68fb      	ldr	r3, [r7, #12]
 81034a8:	681b      	ldr	r3, [r3, #0]
 81034aa:	2210      	movs	r2, #16
 81034ac:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 81034ae:	68fb      	ldr	r3, [r7, #12]
 81034b0:	681b      	ldr	r3, [r3, #0]
 81034b2:	2220      	movs	r2, #32
 81034b4:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 81034b6:	697b      	ldr	r3, [r7, #20]
 81034b8:	687a      	ldr	r2, [r7, #4]
 81034ba:	429a      	cmp	r2, r3
 81034bc:	d118      	bne.n	81034f0 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 81034be:	68fb      	ldr	r3, [r7, #12]
 81034c0:	681b      	ldr	r3, [r3, #0]
 81034c2:	685a      	ldr	r2, [r3, #4]
 81034c4:	68fb      	ldr	r3, [r7, #12]
 81034c6:	681b      	ldr	r3, [r3, #0]
 81034c8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 81034cc:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 81034ce:	69bb      	ldr	r3, [r7, #24]
 81034d0:	9300      	str	r3, [sp, #0]
 81034d2:	683b      	ldr	r3, [r7, #0]
 81034d4:	2200      	movs	r2, #0
 81034d6:	2120      	movs	r1, #32
 81034d8:	68f8      	ldr	r0, [r7, #12]
 81034da:	f000 f864 	bl	81035a6 <I2C_WaitOnFlagUntilTimeout>
 81034de:	4603      	mov	r3, r0
 81034e0:	2b00      	cmp	r3, #0
 81034e2:	d001      	beq.n	81034e8 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 81034e4:	2301      	movs	r3, #1
 81034e6:	e01c      	b.n	8103522 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 81034e8:	68fb      	ldr	r3, [r7, #12]
 81034ea:	681b      	ldr	r3, [r3, #0]
 81034ec:	2220      	movs	r2, #32
 81034ee:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 81034f0:	697b      	ldr	r3, [r7, #20]
 81034f2:	3301      	adds	r3, #1
 81034f4:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 81034f6:	697b      	ldr	r3, [r7, #20]
 81034f8:	687a      	ldr	r2, [r7, #4]
 81034fa:	429a      	cmp	r2, r3
 81034fc:	f63f af3b 	bhi.w	8103376 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8103500:	68fb      	ldr	r3, [r7, #12]
 8103502:	2220      	movs	r2, #32
 8103504:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8103508:	68fb      	ldr	r3, [r7, #12]
 810350a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810350c:	f043 0220 	orr.w	r2, r3, #32
 8103510:	68fb      	ldr	r3, [r7, #12]
 8103512:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8103514:	68fb      	ldr	r3, [r7, #12]
 8103516:	2200      	movs	r2, #0
 8103518:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 810351c:	2301      	movs	r3, #1
 810351e:	e000      	b.n	8103522 <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 8103520:	2302      	movs	r3, #2
  }
}
 8103522:	4618      	mov	r0, r3
 8103524:	3720      	adds	r7, #32
 8103526:	46bd      	mov	sp, r7
 8103528:	bd80      	pop	{r7, pc}

0810352a <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 810352a:	b480      	push	{r7}
 810352c:	b083      	sub	sp, #12
 810352e:	af00      	add	r7, sp, #0
 8103530:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8103532:	687b      	ldr	r3, [r7, #4]
 8103534:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8103538:	b2db      	uxtb	r3, r3
}
 810353a:	4618      	mov	r0, r3
 810353c:	370c      	adds	r7, #12
 810353e:	46bd      	mov	sp, r7
 8103540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103544:	4770      	bx	lr

08103546 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8103546:	b480      	push	{r7}
 8103548:	b083      	sub	sp, #12
 810354a:	af00      	add	r7, sp, #0
 810354c:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 810354e:	687b      	ldr	r3, [r7, #4]
 8103550:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 8103552:	4618      	mov	r0, r3
 8103554:	370c      	adds	r7, #12
 8103556:	46bd      	mov	sp, r7
 8103558:	f85d 7b04 	ldr.w	r7, [sp], #4
 810355c:	4770      	bx	lr

0810355e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 810355e:	b480      	push	{r7}
 8103560:	b083      	sub	sp, #12
 8103562:	af00      	add	r7, sp, #0
 8103564:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8103566:	687b      	ldr	r3, [r7, #4]
 8103568:	681b      	ldr	r3, [r3, #0]
 810356a:	699b      	ldr	r3, [r3, #24]
 810356c:	f003 0302 	and.w	r3, r3, #2
 8103570:	2b02      	cmp	r3, #2
 8103572:	d103      	bne.n	810357c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8103574:	687b      	ldr	r3, [r7, #4]
 8103576:	681b      	ldr	r3, [r3, #0]
 8103578:	2200      	movs	r2, #0
 810357a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 810357c:	687b      	ldr	r3, [r7, #4]
 810357e:	681b      	ldr	r3, [r3, #0]
 8103580:	699b      	ldr	r3, [r3, #24]
 8103582:	f003 0301 	and.w	r3, r3, #1
 8103586:	2b01      	cmp	r3, #1
 8103588:	d007      	beq.n	810359a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 810358a:	687b      	ldr	r3, [r7, #4]
 810358c:	681b      	ldr	r3, [r3, #0]
 810358e:	699a      	ldr	r2, [r3, #24]
 8103590:	687b      	ldr	r3, [r7, #4]
 8103592:	681b      	ldr	r3, [r3, #0]
 8103594:	f042 0201 	orr.w	r2, r2, #1
 8103598:	619a      	str	r2, [r3, #24]
  }
}
 810359a:	bf00      	nop
 810359c:	370c      	adds	r7, #12
 810359e:	46bd      	mov	sp, r7
 81035a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81035a4:	4770      	bx	lr

081035a6 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 81035a6:	b580      	push	{r7, lr}
 81035a8:	b084      	sub	sp, #16
 81035aa:	af00      	add	r7, sp, #0
 81035ac:	60f8      	str	r0, [r7, #12]
 81035ae:	60b9      	str	r1, [r7, #8]
 81035b0:	603b      	str	r3, [r7, #0]
 81035b2:	4613      	mov	r3, r2
 81035b4:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 81035b6:	e031      	b.n	810361c <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 81035b8:	683b      	ldr	r3, [r7, #0]
 81035ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 81035be:	d02d      	beq.n	810361c <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 81035c0:	f7ff f91c 	bl	81027fc <HAL_GetTick>
 81035c4:	4602      	mov	r2, r0
 81035c6:	69bb      	ldr	r3, [r7, #24]
 81035c8:	1ad3      	subs	r3, r2, r3
 81035ca:	683a      	ldr	r2, [r7, #0]
 81035cc:	429a      	cmp	r2, r3
 81035ce:	d302      	bcc.n	81035d6 <I2C_WaitOnFlagUntilTimeout+0x30>
 81035d0:	683b      	ldr	r3, [r7, #0]
 81035d2:	2b00      	cmp	r3, #0
 81035d4:	d122      	bne.n	810361c <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 81035d6:	68fb      	ldr	r3, [r7, #12]
 81035d8:	681b      	ldr	r3, [r3, #0]
 81035da:	699a      	ldr	r2, [r3, #24]
 81035dc:	68bb      	ldr	r3, [r7, #8]
 81035de:	4013      	ands	r3, r2
 81035e0:	68ba      	ldr	r2, [r7, #8]
 81035e2:	429a      	cmp	r2, r3
 81035e4:	bf0c      	ite	eq
 81035e6:	2301      	moveq	r3, #1
 81035e8:	2300      	movne	r3, #0
 81035ea:	b2db      	uxtb	r3, r3
 81035ec:	461a      	mov	r2, r3
 81035ee:	79fb      	ldrb	r3, [r7, #7]
 81035f0:	429a      	cmp	r2, r3
 81035f2:	d113      	bne.n	810361c <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 81035f4:	68fb      	ldr	r3, [r7, #12]
 81035f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81035f8:	f043 0220 	orr.w	r2, r3, #32
 81035fc:	68fb      	ldr	r3, [r7, #12]
 81035fe:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8103600:	68fb      	ldr	r3, [r7, #12]
 8103602:	2220      	movs	r2, #32
 8103604:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8103608:	68fb      	ldr	r3, [r7, #12]
 810360a:	2200      	movs	r2, #0
 810360c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8103610:	68fb      	ldr	r3, [r7, #12]
 8103612:	2200      	movs	r2, #0
 8103614:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8103618:	2301      	movs	r3, #1
 810361a:	e00f      	b.n	810363c <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 810361c:	68fb      	ldr	r3, [r7, #12]
 810361e:	681b      	ldr	r3, [r3, #0]
 8103620:	699a      	ldr	r2, [r3, #24]
 8103622:	68bb      	ldr	r3, [r7, #8]
 8103624:	4013      	ands	r3, r2
 8103626:	68ba      	ldr	r2, [r7, #8]
 8103628:	429a      	cmp	r2, r3
 810362a:	bf0c      	ite	eq
 810362c:	2301      	moveq	r3, #1
 810362e:	2300      	movne	r3, #0
 8103630:	b2db      	uxtb	r3, r3
 8103632:	461a      	mov	r2, r3
 8103634:	79fb      	ldrb	r3, [r7, #7]
 8103636:	429a      	cmp	r2, r3
 8103638:	d0be      	beq.n	81035b8 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 810363a:	2300      	movs	r3, #0
}
 810363c:	4618      	mov	r0, r3
 810363e:	3710      	adds	r7, #16
 8103640:	46bd      	mov	sp, r7
 8103642:	bd80      	pop	{r7, pc}

08103644 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8103644:	b580      	push	{r7, lr}
 8103646:	b084      	sub	sp, #16
 8103648:	af00      	add	r7, sp, #0
 810364a:	60f8      	str	r0, [r7, #12]
 810364c:	60b9      	str	r1, [r7, #8]
 810364e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8103650:	e033      	b.n	81036ba <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8103652:	687a      	ldr	r2, [r7, #4]
 8103654:	68b9      	ldr	r1, [r7, #8]
 8103656:	68f8      	ldr	r0, [r7, #12]
 8103658:	f000 f900 	bl	810385c <I2C_IsErrorOccurred>
 810365c:	4603      	mov	r3, r0
 810365e:	2b00      	cmp	r3, #0
 8103660:	d001      	beq.n	8103666 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8103662:	2301      	movs	r3, #1
 8103664:	e031      	b.n	81036ca <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8103666:	68bb      	ldr	r3, [r7, #8]
 8103668:	f1b3 3fff 	cmp.w	r3, #4294967295
 810366c:	d025      	beq.n	81036ba <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 810366e:	f7ff f8c5 	bl	81027fc <HAL_GetTick>
 8103672:	4602      	mov	r2, r0
 8103674:	687b      	ldr	r3, [r7, #4]
 8103676:	1ad3      	subs	r3, r2, r3
 8103678:	68ba      	ldr	r2, [r7, #8]
 810367a:	429a      	cmp	r2, r3
 810367c:	d302      	bcc.n	8103684 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 810367e:	68bb      	ldr	r3, [r7, #8]
 8103680:	2b00      	cmp	r3, #0
 8103682:	d11a      	bne.n	81036ba <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8103684:	68fb      	ldr	r3, [r7, #12]
 8103686:	681b      	ldr	r3, [r3, #0]
 8103688:	699b      	ldr	r3, [r3, #24]
 810368a:	f003 0302 	and.w	r3, r3, #2
 810368e:	2b02      	cmp	r3, #2
 8103690:	d013      	beq.n	81036ba <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8103692:	68fb      	ldr	r3, [r7, #12]
 8103694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8103696:	f043 0220 	orr.w	r2, r3, #32
 810369a:	68fb      	ldr	r3, [r7, #12]
 810369c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 810369e:	68fb      	ldr	r3, [r7, #12]
 81036a0:	2220      	movs	r2, #32
 81036a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 81036a6:	68fb      	ldr	r3, [r7, #12]
 81036a8:	2200      	movs	r2, #0
 81036aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 81036ae:	68fb      	ldr	r3, [r7, #12]
 81036b0:	2200      	movs	r2, #0
 81036b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 81036b6:	2301      	movs	r3, #1
 81036b8:	e007      	b.n	81036ca <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 81036ba:	68fb      	ldr	r3, [r7, #12]
 81036bc:	681b      	ldr	r3, [r3, #0]
 81036be:	699b      	ldr	r3, [r3, #24]
 81036c0:	f003 0302 	and.w	r3, r3, #2
 81036c4:	2b02      	cmp	r3, #2
 81036c6:	d1c4      	bne.n	8103652 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 81036c8:	2300      	movs	r3, #0
}
 81036ca:	4618      	mov	r0, r3
 81036cc:	3710      	adds	r7, #16
 81036ce:	46bd      	mov	sp, r7
 81036d0:	bd80      	pop	{r7, pc}

081036d2 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 81036d2:	b580      	push	{r7, lr}
 81036d4:	b084      	sub	sp, #16
 81036d6:	af00      	add	r7, sp, #0
 81036d8:	60f8      	str	r0, [r7, #12]
 81036da:	60b9      	str	r1, [r7, #8]
 81036dc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 81036de:	e02f      	b.n	8103740 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 81036e0:	687a      	ldr	r2, [r7, #4]
 81036e2:	68b9      	ldr	r1, [r7, #8]
 81036e4:	68f8      	ldr	r0, [r7, #12]
 81036e6:	f000 f8b9 	bl	810385c <I2C_IsErrorOccurred>
 81036ea:	4603      	mov	r3, r0
 81036ec:	2b00      	cmp	r3, #0
 81036ee:	d001      	beq.n	81036f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 81036f0:	2301      	movs	r3, #1
 81036f2:	e02d      	b.n	8103750 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 81036f4:	f7ff f882 	bl	81027fc <HAL_GetTick>
 81036f8:	4602      	mov	r2, r0
 81036fa:	687b      	ldr	r3, [r7, #4]
 81036fc:	1ad3      	subs	r3, r2, r3
 81036fe:	68ba      	ldr	r2, [r7, #8]
 8103700:	429a      	cmp	r2, r3
 8103702:	d302      	bcc.n	810370a <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8103704:	68bb      	ldr	r3, [r7, #8]
 8103706:	2b00      	cmp	r3, #0
 8103708:	d11a      	bne.n	8103740 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 810370a:	68fb      	ldr	r3, [r7, #12]
 810370c:	681b      	ldr	r3, [r3, #0]
 810370e:	699b      	ldr	r3, [r3, #24]
 8103710:	f003 0320 	and.w	r3, r3, #32
 8103714:	2b20      	cmp	r3, #32
 8103716:	d013      	beq.n	8103740 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8103718:	68fb      	ldr	r3, [r7, #12]
 810371a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810371c:	f043 0220 	orr.w	r2, r3, #32
 8103720:	68fb      	ldr	r3, [r7, #12]
 8103722:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8103724:	68fb      	ldr	r3, [r7, #12]
 8103726:	2220      	movs	r2, #32
 8103728:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 810372c:	68fb      	ldr	r3, [r7, #12]
 810372e:	2200      	movs	r2, #0
 8103730:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8103734:	68fb      	ldr	r3, [r7, #12]
 8103736:	2200      	movs	r2, #0
 8103738:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 810373c:	2301      	movs	r3, #1
 810373e:	e007      	b.n	8103750 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8103740:	68fb      	ldr	r3, [r7, #12]
 8103742:	681b      	ldr	r3, [r3, #0]
 8103744:	699b      	ldr	r3, [r3, #24]
 8103746:	f003 0320 	and.w	r3, r3, #32
 810374a:	2b20      	cmp	r3, #32
 810374c:	d1c8      	bne.n	81036e0 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 810374e:	2300      	movs	r3, #0
}
 8103750:	4618      	mov	r0, r3
 8103752:	3710      	adds	r7, #16
 8103754:	46bd      	mov	sp, r7
 8103756:	bd80      	pop	{r7, pc}

08103758 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8103758:	b580      	push	{r7, lr}
 810375a:	b084      	sub	sp, #16
 810375c:	af00      	add	r7, sp, #0
 810375e:	60f8      	str	r0, [r7, #12]
 8103760:	60b9      	str	r1, [r7, #8]
 8103762:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8103764:	e06b      	b.n	810383e <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8103766:	687a      	ldr	r2, [r7, #4]
 8103768:	68b9      	ldr	r1, [r7, #8]
 810376a:	68f8      	ldr	r0, [r7, #12]
 810376c:	f000 f876 	bl	810385c <I2C_IsErrorOccurred>
 8103770:	4603      	mov	r3, r0
 8103772:	2b00      	cmp	r3, #0
 8103774:	d001      	beq.n	810377a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8103776:	2301      	movs	r3, #1
 8103778:	e069      	b.n	810384e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 810377a:	68fb      	ldr	r3, [r7, #12]
 810377c:	681b      	ldr	r3, [r3, #0]
 810377e:	699b      	ldr	r3, [r3, #24]
 8103780:	f003 0320 	and.w	r3, r3, #32
 8103784:	2b20      	cmp	r3, #32
 8103786:	d138      	bne.n	81037fa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8103788:	68fb      	ldr	r3, [r7, #12]
 810378a:	681b      	ldr	r3, [r3, #0]
 810378c:	699b      	ldr	r3, [r3, #24]
 810378e:	f003 0304 	and.w	r3, r3, #4
 8103792:	2b04      	cmp	r3, #4
 8103794:	d105      	bne.n	81037a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8103796:	68fb      	ldr	r3, [r7, #12]
 8103798:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 810379a:	2b00      	cmp	r3, #0
 810379c:	d001      	beq.n	81037a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 810379e:	2300      	movs	r3, #0
 81037a0:	e055      	b.n	810384e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 81037a2:	68fb      	ldr	r3, [r7, #12]
 81037a4:	681b      	ldr	r3, [r3, #0]
 81037a6:	699b      	ldr	r3, [r3, #24]
 81037a8:	f003 0310 	and.w	r3, r3, #16
 81037ac:	2b10      	cmp	r3, #16
 81037ae:	d107      	bne.n	81037c0 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 81037b0:	68fb      	ldr	r3, [r7, #12]
 81037b2:	681b      	ldr	r3, [r3, #0]
 81037b4:	2210      	movs	r2, #16
 81037b6:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 81037b8:	68fb      	ldr	r3, [r7, #12]
 81037ba:	2204      	movs	r2, #4
 81037bc:	645a      	str	r2, [r3, #68]	; 0x44
 81037be:	e002      	b.n	81037c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 81037c0:	68fb      	ldr	r3, [r7, #12]
 81037c2:	2200      	movs	r2, #0
 81037c4:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 81037c6:	68fb      	ldr	r3, [r7, #12]
 81037c8:	681b      	ldr	r3, [r3, #0]
 81037ca:	2220      	movs	r2, #32
 81037cc:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 81037ce:	68fb      	ldr	r3, [r7, #12]
 81037d0:	681b      	ldr	r3, [r3, #0]
 81037d2:	6859      	ldr	r1, [r3, #4]
 81037d4:	68fb      	ldr	r3, [r7, #12]
 81037d6:	681a      	ldr	r2, [r3, #0]
 81037d8:	4b1f      	ldr	r3, [pc, #124]	; (8103858 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 81037da:	400b      	ands	r3, r1
 81037dc:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 81037de:	68fb      	ldr	r3, [r7, #12]
 81037e0:	2220      	movs	r2, #32
 81037e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 81037e6:	68fb      	ldr	r3, [r7, #12]
 81037e8:	2200      	movs	r2, #0
 81037ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 81037ee:	68fb      	ldr	r3, [r7, #12]
 81037f0:	2200      	movs	r2, #0
 81037f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 81037f6:	2301      	movs	r3, #1
 81037f8:	e029      	b.n	810384e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 81037fa:	f7fe ffff 	bl	81027fc <HAL_GetTick>
 81037fe:	4602      	mov	r2, r0
 8103800:	687b      	ldr	r3, [r7, #4]
 8103802:	1ad3      	subs	r3, r2, r3
 8103804:	68ba      	ldr	r2, [r7, #8]
 8103806:	429a      	cmp	r2, r3
 8103808:	d302      	bcc.n	8103810 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 810380a:	68bb      	ldr	r3, [r7, #8]
 810380c:	2b00      	cmp	r3, #0
 810380e:	d116      	bne.n	810383e <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8103810:	68fb      	ldr	r3, [r7, #12]
 8103812:	681b      	ldr	r3, [r3, #0]
 8103814:	699b      	ldr	r3, [r3, #24]
 8103816:	f003 0304 	and.w	r3, r3, #4
 810381a:	2b04      	cmp	r3, #4
 810381c:	d00f      	beq.n	810383e <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810381e:	68fb      	ldr	r3, [r7, #12]
 8103820:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8103822:	f043 0220 	orr.w	r2, r3, #32
 8103826:	68fb      	ldr	r3, [r7, #12]
 8103828:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 810382a:	68fb      	ldr	r3, [r7, #12]
 810382c:	2220      	movs	r2, #32
 810382e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8103832:	68fb      	ldr	r3, [r7, #12]
 8103834:	2200      	movs	r2, #0
 8103836:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 810383a:	2301      	movs	r3, #1
 810383c:	e007      	b.n	810384e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 810383e:	68fb      	ldr	r3, [r7, #12]
 8103840:	681b      	ldr	r3, [r3, #0]
 8103842:	699b      	ldr	r3, [r3, #24]
 8103844:	f003 0304 	and.w	r3, r3, #4
 8103848:	2b04      	cmp	r3, #4
 810384a:	d18c      	bne.n	8103766 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 810384c:	2300      	movs	r3, #0
}
 810384e:	4618      	mov	r0, r3
 8103850:	3710      	adds	r7, #16
 8103852:	46bd      	mov	sp, r7
 8103854:	bd80      	pop	{r7, pc}
 8103856:	bf00      	nop
 8103858:	fe00e800 	.word	0xfe00e800

0810385c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 810385c:	b580      	push	{r7, lr}
 810385e:	b08a      	sub	sp, #40	; 0x28
 8103860:	af00      	add	r7, sp, #0
 8103862:	60f8      	str	r0, [r7, #12]
 8103864:	60b9      	str	r1, [r7, #8]
 8103866:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8103868:	2300      	movs	r3, #0
 810386a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 810386e:	68fb      	ldr	r3, [r7, #12]
 8103870:	681b      	ldr	r3, [r3, #0]
 8103872:	699b      	ldr	r3, [r3, #24]
 8103874:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8103876:	2300      	movs	r3, #0
 8103878:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 810387a:	687b      	ldr	r3, [r7, #4]
 810387c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 810387e:	69bb      	ldr	r3, [r7, #24]
 8103880:	f003 0310 	and.w	r3, r3, #16
 8103884:	2b00      	cmp	r3, #0
 8103886:	d068      	beq.n	810395a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8103888:	68fb      	ldr	r3, [r7, #12]
 810388a:	681b      	ldr	r3, [r3, #0]
 810388c:	2210      	movs	r2, #16
 810388e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8103890:	e049      	b.n	8103926 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8103892:	68bb      	ldr	r3, [r7, #8]
 8103894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8103898:	d045      	beq.n	8103926 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 810389a:	f7fe ffaf 	bl	81027fc <HAL_GetTick>
 810389e:	4602      	mov	r2, r0
 81038a0:	69fb      	ldr	r3, [r7, #28]
 81038a2:	1ad3      	subs	r3, r2, r3
 81038a4:	68ba      	ldr	r2, [r7, #8]
 81038a6:	429a      	cmp	r2, r3
 81038a8:	d302      	bcc.n	81038b0 <I2C_IsErrorOccurred+0x54>
 81038aa:	68bb      	ldr	r3, [r7, #8]
 81038ac:	2b00      	cmp	r3, #0
 81038ae:	d13a      	bne.n	8103926 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 81038b0:	68fb      	ldr	r3, [r7, #12]
 81038b2:	681b      	ldr	r3, [r3, #0]
 81038b4:	685b      	ldr	r3, [r3, #4]
 81038b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 81038ba:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 81038bc:	68fb      	ldr	r3, [r7, #12]
 81038be:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 81038c2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 81038c4:	68fb      	ldr	r3, [r7, #12]
 81038c6:	681b      	ldr	r3, [r3, #0]
 81038c8:	699b      	ldr	r3, [r3, #24]
 81038ca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 81038ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 81038d2:	d121      	bne.n	8103918 <I2C_IsErrorOccurred+0xbc>
 81038d4:	697b      	ldr	r3, [r7, #20]
 81038d6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81038da:	d01d      	beq.n	8103918 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 81038dc:	7cfb      	ldrb	r3, [r7, #19]
 81038de:	2b20      	cmp	r3, #32
 81038e0:	d01a      	beq.n	8103918 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 81038e2:	68fb      	ldr	r3, [r7, #12]
 81038e4:	681b      	ldr	r3, [r3, #0]
 81038e6:	685a      	ldr	r2, [r3, #4]
 81038e8:	68fb      	ldr	r3, [r7, #12]
 81038ea:	681b      	ldr	r3, [r3, #0]
 81038ec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 81038f0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 81038f2:	f7fe ff83 	bl	81027fc <HAL_GetTick>
 81038f6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 81038f8:	e00e      	b.n	8103918 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 81038fa:	f7fe ff7f 	bl	81027fc <HAL_GetTick>
 81038fe:	4602      	mov	r2, r0
 8103900:	69fb      	ldr	r3, [r7, #28]
 8103902:	1ad3      	subs	r3, r2, r3
 8103904:	2b19      	cmp	r3, #25
 8103906:	d907      	bls.n	8103918 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8103908:	6a3b      	ldr	r3, [r7, #32]
 810390a:	f043 0320 	orr.w	r3, r3, #32
 810390e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8103910:	2301      	movs	r3, #1
 8103912:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8103916:	e006      	b.n	8103926 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8103918:	68fb      	ldr	r3, [r7, #12]
 810391a:	681b      	ldr	r3, [r3, #0]
 810391c:	699b      	ldr	r3, [r3, #24]
 810391e:	f003 0320 	and.w	r3, r3, #32
 8103922:	2b20      	cmp	r3, #32
 8103924:	d1e9      	bne.n	81038fa <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8103926:	68fb      	ldr	r3, [r7, #12]
 8103928:	681b      	ldr	r3, [r3, #0]
 810392a:	699b      	ldr	r3, [r3, #24]
 810392c:	f003 0320 	and.w	r3, r3, #32
 8103930:	2b20      	cmp	r3, #32
 8103932:	d003      	beq.n	810393c <I2C_IsErrorOccurred+0xe0>
 8103934:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8103938:	2b00      	cmp	r3, #0
 810393a:	d0aa      	beq.n	8103892 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 810393c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8103940:	2b00      	cmp	r3, #0
 8103942:	d103      	bne.n	810394c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8103944:	68fb      	ldr	r3, [r7, #12]
 8103946:	681b      	ldr	r3, [r3, #0]
 8103948:	2220      	movs	r2, #32
 810394a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 810394c:	6a3b      	ldr	r3, [r7, #32]
 810394e:	f043 0304 	orr.w	r3, r3, #4
 8103952:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8103954:	2301      	movs	r3, #1
 8103956:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 810395a:	68fb      	ldr	r3, [r7, #12]
 810395c:	681b      	ldr	r3, [r3, #0]
 810395e:	699b      	ldr	r3, [r3, #24]
 8103960:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8103962:	69bb      	ldr	r3, [r7, #24]
 8103964:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8103968:	2b00      	cmp	r3, #0
 810396a:	d00b      	beq.n	8103984 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 810396c:	6a3b      	ldr	r3, [r7, #32]
 810396e:	f043 0301 	orr.w	r3, r3, #1
 8103972:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8103974:	68fb      	ldr	r3, [r7, #12]
 8103976:	681b      	ldr	r3, [r3, #0]
 8103978:	f44f 7280 	mov.w	r2, #256	; 0x100
 810397c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 810397e:	2301      	movs	r3, #1
 8103980:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8103984:	69bb      	ldr	r3, [r7, #24]
 8103986:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 810398a:	2b00      	cmp	r3, #0
 810398c:	d00b      	beq.n	81039a6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 810398e:	6a3b      	ldr	r3, [r7, #32]
 8103990:	f043 0308 	orr.w	r3, r3, #8
 8103994:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8103996:	68fb      	ldr	r3, [r7, #12]
 8103998:	681b      	ldr	r3, [r3, #0]
 810399a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 810399e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 81039a0:	2301      	movs	r3, #1
 81039a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 81039a6:	69bb      	ldr	r3, [r7, #24]
 81039a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 81039ac:	2b00      	cmp	r3, #0
 81039ae:	d00b      	beq.n	81039c8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 81039b0:	6a3b      	ldr	r3, [r7, #32]
 81039b2:	f043 0302 	orr.w	r3, r3, #2
 81039b6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 81039b8:	68fb      	ldr	r3, [r7, #12]
 81039ba:	681b      	ldr	r3, [r3, #0]
 81039bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 81039c0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 81039c2:	2301      	movs	r3, #1
 81039c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 81039c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 81039cc:	2b00      	cmp	r3, #0
 81039ce:	d01c      	beq.n	8103a0a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 81039d0:	68f8      	ldr	r0, [r7, #12]
 81039d2:	f7ff fdc4 	bl	810355e <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 81039d6:	68fb      	ldr	r3, [r7, #12]
 81039d8:	681b      	ldr	r3, [r3, #0]
 81039da:	6859      	ldr	r1, [r3, #4]
 81039dc:	68fb      	ldr	r3, [r7, #12]
 81039de:	681a      	ldr	r2, [r3, #0]
 81039e0:	4b0d      	ldr	r3, [pc, #52]	; (8103a18 <I2C_IsErrorOccurred+0x1bc>)
 81039e2:	400b      	ands	r3, r1
 81039e4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 81039e6:	68fb      	ldr	r3, [r7, #12]
 81039e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 81039ea:	6a3b      	ldr	r3, [r7, #32]
 81039ec:	431a      	orrs	r2, r3
 81039ee:	68fb      	ldr	r3, [r7, #12]
 81039f0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 81039f2:	68fb      	ldr	r3, [r7, #12]
 81039f4:	2220      	movs	r2, #32
 81039f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 81039fa:	68fb      	ldr	r3, [r7, #12]
 81039fc:	2200      	movs	r2, #0
 81039fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8103a02:	68fb      	ldr	r3, [r7, #12]
 8103a04:	2200      	movs	r2, #0
 8103a06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8103a0a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8103a0e:	4618      	mov	r0, r3
 8103a10:	3728      	adds	r7, #40	; 0x28
 8103a12:	46bd      	mov	sp, r7
 8103a14:	bd80      	pop	{r7, pc}
 8103a16:	bf00      	nop
 8103a18:	fe00e800 	.word	0xfe00e800

08103a1c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8103a1c:	b480      	push	{r7}
 8103a1e:	b087      	sub	sp, #28
 8103a20:	af00      	add	r7, sp, #0
 8103a22:	60f8      	str	r0, [r7, #12]
 8103a24:	607b      	str	r3, [r7, #4]
 8103a26:	460b      	mov	r3, r1
 8103a28:	817b      	strh	r3, [r7, #10]
 8103a2a:	4613      	mov	r3, r2
 8103a2c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8103a2e:	897b      	ldrh	r3, [r7, #10]
 8103a30:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8103a34:	7a7b      	ldrb	r3, [r7, #9]
 8103a36:	041b      	lsls	r3, r3, #16
 8103a38:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8103a3c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8103a3e:	687b      	ldr	r3, [r7, #4]
 8103a40:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8103a42:	6a3b      	ldr	r3, [r7, #32]
 8103a44:	4313      	orrs	r3, r2
 8103a46:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8103a4a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8103a4c:	68fb      	ldr	r3, [r7, #12]
 8103a4e:	681b      	ldr	r3, [r3, #0]
 8103a50:	685a      	ldr	r2, [r3, #4]
 8103a52:	6a3b      	ldr	r3, [r7, #32]
 8103a54:	0d5b      	lsrs	r3, r3, #21
 8103a56:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8103a5a:	4b08      	ldr	r3, [pc, #32]	; (8103a7c <I2C_TransferConfig+0x60>)
 8103a5c:	430b      	orrs	r3, r1
 8103a5e:	43db      	mvns	r3, r3
 8103a60:	ea02 0103 	and.w	r1, r2, r3
 8103a64:	68fb      	ldr	r3, [r7, #12]
 8103a66:	681b      	ldr	r3, [r3, #0]
 8103a68:	697a      	ldr	r2, [r7, #20]
 8103a6a:	430a      	orrs	r2, r1
 8103a6c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8103a6e:	bf00      	nop
 8103a70:	371c      	adds	r7, #28
 8103a72:	46bd      	mov	sp, r7
 8103a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103a78:	4770      	bx	lr
 8103a7a:	bf00      	nop
 8103a7c:	03ff63ff 	.word	0x03ff63ff

08103a80 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8103a80:	b480      	push	{r7}
 8103a82:	b083      	sub	sp, #12
 8103a84:	af00      	add	r7, sp, #0
 8103a86:	6078      	str	r0, [r7, #4]
 8103a88:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8103a8a:	687b      	ldr	r3, [r7, #4]
 8103a8c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8103a90:	b2db      	uxtb	r3, r3
 8103a92:	2b20      	cmp	r3, #32
 8103a94:	d138      	bne.n	8103b08 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8103a96:	687b      	ldr	r3, [r7, #4]
 8103a98:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8103a9c:	2b01      	cmp	r3, #1
 8103a9e:	d101      	bne.n	8103aa4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8103aa0:	2302      	movs	r3, #2
 8103aa2:	e032      	b.n	8103b0a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8103aa4:	687b      	ldr	r3, [r7, #4]
 8103aa6:	2201      	movs	r2, #1
 8103aa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8103aac:	687b      	ldr	r3, [r7, #4]
 8103aae:	2224      	movs	r2, #36	; 0x24
 8103ab0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8103ab4:	687b      	ldr	r3, [r7, #4]
 8103ab6:	681b      	ldr	r3, [r3, #0]
 8103ab8:	681a      	ldr	r2, [r3, #0]
 8103aba:	687b      	ldr	r3, [r7, #4]
 8103abc:	681b      	ldr	r3, [r3, #0]
 8103abe:	f022 0201 	bic.w	r2, r2, #1
 8103ac2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8103ac4:	687b      	ldr	r3, [r7, #4]
 8103ac6:	681b      	ldr	r3, [r3, #0]
 8103ac8:	681a      	ldr	r2, [r3, #0]
 8103aca:	687b      	ldr	r3, [r7, #4]
 8103acc:	681b      	ldr	r3, [r3, #0]
 8103ace:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8103ad2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8103ad4:	687b      	ldr	r3, [r7, #4]
 8103ad6:	681b      	ldr	r3, [r3, #0]
 8103ad8:	6819      	ldr	r1, [r3, #0]
 8103ada:	687b      	ldr	r3, [r7, #4]
 8103adc:	681b      	ldr	r3, [r3, #0]
 8103ade:	683a      	ldr	r2, [r7, #0]
 8103ae0:	430a      	orrs	r2, r1
 8103ae2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8103ae4:	687b      	ldr	r3, [r7, #4]
 8103ae6:	681b      	ldr	r3, [r3, #0]
 8103ae8:	681a      	ldr	r2, [r3, #0]
 8103aea:	687b      	ldr	r3, [r7, #4]
 8103aec:	681b      	ldr	r3, [r3, #0]
 8103aee:	f042 0201 	orr.w	r2, r2, #1
 8103af2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8103af4:	687b      	ldr	r3, [r7, #4]
 8103af6:	2220      	movs	r2, #32
 8103af8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8103afc:	687b      	ldr	r3, [r7, #4]
 8103afe:	2200      	movs	r2, #0
 8103b00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8103b04:	2300      	movs	r3, #0
 8103b06:	e000      	b.n	8103b0a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8103b08:	2302      	movs	r3, #2
  }
}
 8103b0a:	4618      	mov	r0, r3
 8103b0c:	370c      	adds	r7, #12
 8103b0e:	46bd      	mov	sp, r7
 8103b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103b14:	4770      	bx	lr

08103b16 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8103b16:	b480      	push	{r7}
 8103b18:	b085      	sub	sp, #20
 8103b1a:	af00      	add	r7, sp, #0
 8103b1c:	6078      	str	r0, [r7, #4]
 8103b1e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8103b20:	687b      	ldr	r3, [r7, #4]
 8103b22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8103b26:	b2db      	uxtb	r3, r3
 8103b28:	2b20      	cmp	r3, #32
 8103b2a:	d139      	bne.n	8103ba0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8103b2c:	687b      	ldr	r3, [r7, #4]
 8103b2e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8103b32:	2b01      	cmp	r3, #1
 8103b34:	d101      	bne.n	8103b3a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8103b36:	2302      	movs	r3, #2
 8103b38:	e033      	b.n	8103ba2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8103b3a:	687b      	ldr	r3, [r7, #4]
 8103b3c:	2201      	movs	r2, #1
 8103b3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8103b42:	687b      	ldr	r3, [r7, #4]
 8103b44:	2224      	movs	r2, #36	; 0x24
 8103b46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8103b4a:	687b      	ldr	r3, [r7, #4]
 8103b4c:	681b      	ldr	r3, [r3, #0]
 8103b4e:	681a      	ldr	r2, [r3, #0]
 8103b50:	687b      	ldr	r3, [r7, #4]
 8103b52:	681b      	ldr	r3, [r3, #0]
 8103b54:	f022 0201 	bic.w	r2, r2, #1
 8103b58:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8103b5a:	687b      	ldr	r3, [r7, #4]
 8103b5c:	681b      	ldr	r3, [r3, #0]
 8103b5e:	681b      	ldr	r3, [r3, #0]
 8103b60:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8103b62:	68fb      	ldr	r3, [r7, #12]
 8103b64:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8103b68:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8103b6a:	683b      	ldr	r3, [r7, #0]
 8103b6c:	021b      	lsls	r3, r3, #8
 8103b6e:	68fa      	ldr	r2, [r7, #12]
 8103b70:	4313      	orrs	r3, r2
 8103b72:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8103b74:	687b      	ldr	r3, [r7, #4]
 8103b76:	681b      	ldr	r3, [r3, #0]
 8103b78:	68fa      	ldr	r2, [r7, #12]
 8103b7a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8103b7c:	687b      	ldr	r3, [r7, #4]
 8103b7e:	681b      	ldr	r3, [r3, #0]
 8103b80:	681a      	ldr	r2, [r3, #0]
 8103b82:	687b      	ldr	r3, [r7, #4]
 8103b84:	681b      	ldr	r3, [r3, #0]
 8103b86:	f042 0201 	orr.w	r2, r2, #1
 8103b8a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8103b8c:	687b      	ldr	r3, [r7, #4]
 8103b8e:	2220      	movs	r2, #32
 8103b90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8103b94:	687b      	ldr	r3, [r7, #4]
 8103b96:	2200      	movs	r2, #0
 8103b98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8103b9c:	2300      	movs	r3, #0
 8103b9e:	e000      	b.n	8103ba2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8103ba0:	2302      	movs	r3, #2
  }
}
 8103ba2:	4618      	mov	r0, r3
 8103ba4:	3714      	adds	r7, #20
 8103ba6:	46bd      	mov	sp, r7
 8103ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103bac:	4770      	bx	lr
	...

08103bb0 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8103bb0:	b580      	push	{r7, lr}
 8103bb2:	b084      	sub	sp, #16
 8103bb4:	af00      	add	r7, sp, #0
 8103bb6:	60f8      	str	r0, [r7, #12]
 8103bb8:	460b      	mov	r3, r1
 8103bba:	607a      	str	r2, [r7, #4]
 8103bbc:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8103bbe:	4b37      	ldr	r3, [pc, #220]	; (8103c9c <HAL_PWREx_EnterSTOPMode+0xec>)
 8103bc0:	681b      	ldr	r3, [r3, #0]
 8103bc2:	f023 0201 	bic.w	r2, r3, #1
 8103bc6:	4935      	ldr	r1, [pc, #212]	; (8103c9c <HAL_PWREx_EnterSTOPMode+0xec>)
 8103bc8:	68fb      	ldr	r3, [r7, #12]
 8103bca:	4313      	orrs	r3, r2
 8103bcc:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8103bce:	687b      	ldr	r3, [r7, #4]
 8103bd0:	2b00      	cmp	r3, #0
 8103bd2:	d123      	bne.n	8103c1c <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8103bd4:	f7fe ff52 	bl	8102a7c <HAL_GetCurrentCPUID>
 8103bd8:	4603      	mov	r3, r0
 8103bda:	2b03      	cmp	r3, #3
 8103bdc:	d158      	bne.n	8103c90 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8103bde:	4b2f      	ldr	r3, [pc, #188]	; (8103c9c <HAL_PWREx_EnterSTOPMode+0xec>)
 8103be0:	691b      	ldr	r3, [r3, #16]
 8103be2:	4a2e      	ldr	r2, [pc, #184]	; (8103c9c <HAL_PWREx_EnterSTOPMode+0xec>)
 8103be4:	f023 0301 	bic.w	r3, r3, #1
 8103be8:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8103bea:	4b2d      	ldr	r3, [pc, #180]	; (8103ca0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103bec:	691b      	ldr	r3, [r3, #16]
 8103bee:	4a2c      	ldr	r2, [pc, #176]	; (8103ca0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103bf0:	f043 0304 	orr.w	r3, r3, #4
 8103bf4:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8103bf6:	f3bf 8f4f 	dsb	sy
}
 8103bfa:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8103bfc:	f3bf 8f6f 	isb	sy
}
 8103c00:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8103c02:	7afb      	ldrb	r3, [r7, #11]
 8103c04:	2b01      	cmp	r3, #1
 8103c06:	d101      	bne.n	8103c0c <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8103c08:	bf30      	wfi
 8103c0a:	e000      	b.n	8103c0e <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8103c0c:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8103c0e:	4b24      	ldr	r3, [pc, #144]	; (8103ca0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103c10:	691b      	ldr	r3, [r3, #16]
 8103c12:	4a23      	ldr	r2, [pc, #140]	; (8103ca0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103c14:	f023 0304 	bic.w	r3, r3, #4
 8103c18:	6113      	str	r3, [r2, #16]
 8103c1a:	e03c      	b.n	8103c96 <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8103c1c:	687b      	ldr	r3, [r7, #4]
 8103c1e:	2b01      	cmp	r3, #1
 8103c20:	d123      	bne.n	8103c6a <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8103c22:	f7fe ff2b 	bl	8102a7c <HAL_GetCurrentCPUID>
 8103c26:	4603      	mov	r3, r0
 8103c28:	2b01      	cmp	r3, #1
 8103c2a:	d133      	bne.n	8103c94 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8103c2c:	4b1b      	ldr	r3, [pc, #108]	; (8103c9c <HAL_PWREx_EnterSTOPMode+0xec>)
 8103c2e:	695b      	ldr	r3, [r3, #20]
 8103c30:	4a1a      	ldr	r2, [pc, #104]	; (8103c9c <HAL_PWREx_EnterSTOPMode+0xec>)
 8103c32:	f023 0302 	bic.w	r3, r3, #2
 8103c36:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8103c38:	4b19      	ldr	r3, [pc, #100]	; (8103ca0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103c3a:	691b      	ldr	r3, [r3, #16]
 8103c3c:	4a18      	ldr	r2, [pc, #96]	; (8103ca0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103c3e:	f043 0304 	orr.w	r3, r3, #4
 8103c42:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8103c44:	f3bf 8f4f 	dsb	sy
}
 8103c48:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8103c4a:	f3bf 8f6f 	isb	sy
}
 8103c4e:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8103c50:	7afb      	ldrb	r3, [r7, #11]
 8103c52:	2b01      	cmp	r3, #1
 8103c54:	d101      	bne.n	8103c5a <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8103c56:	bf30      	wfi
 8103c58:	e000      	b.n	8103c5c <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8103c5a:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8103c5c:	4b10      	ldr	r3, [pc, #64]	; (8103ca0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103c5e:	691b      	ldr	r3, [r3, #16]
 8103c60:	4a0f      	ldr	r2, [pc, #60]	; (8103ca0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103c62:	f023 0304 	bic.w	r3, r3, #4
 8103c66:	6113      	str	r3, [r2, #16]
 8103c68:	e015      	b.n	8103c96 <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8103c6a:	f7fe ff07 	bl	8102a7c <HAL_GetCurrentCPUID>
 8103c6e:	4603      	mov	r3, r0
 8103c70:	2b03      	cmp	r3, #3
 8103c72:	d106      	bne.n	8103c82 <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8103c74:	4b09      	ldr	r3, [pc, #36]	; (8103c9c <HAL_PWREx_EnterSTOPMode+0xec>)
 8103c76:	691b      	ldr	r3, [r3, #16]
 8103c78:	4a08      	ldr	r2, [pc, #32]	; (8103c9c <HAL_PWREx_EnterSTOPMode+0xec>)
 8103c7a:	f023 0304 	bic.w	r3, r3, #4
 8103c7e:	6113      	str	r3, [r2, #16]
 8103c80:	e009      	b.n	8103c96 <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8103c82:	4b06      	ldr	r3, [pc, #24]	; (8103c9c <HAL_PWREx_EnterSTOPMode+0xec>)
 8103c84:	695b      	ldr	r3, [r3, #20]
 8103c86:	4a05      	ldr	r2, [pc, #20]	; (8103c9c <HAL_PWREx_EnterSTOPMode+0xec>)
 8103c88:	f023 0304 	bic.w	r3, r3, #4
 8103c8c:	6153      	str	r3, [r2, #20]
 8103c8e:	e002      	b.n	8103c96 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8103c90:	bf00      	nop
 8103c92:	e000      	b.n	8103c96 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8103c94:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 8103c96:	3710      	adds	r7, #16
 8103c98:	46bd      	mov	sp, r7
 8103c9a:	bd80      	pop	{r7, pc}
 8103c9c:	58024800 	.word	0x58024800
 8103ca0:	e000ed00 	.word	0xe000ed00

08103ca4 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8103ca4:	b580      	push	{r7, lr}
 8103ca6:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8103ca8:	f7fe fee8 	bl	8102a7c <HAL_GetCurrentCPUID>
 8103cac:	4603      	mov	r3, r0
 8103cae:	2b03      	cmp	r3, #3
 8103cb0:	d101      	bne.n	8103cb6 <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8103cb2:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8103cb4:	e001      	b.n	8103cba <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8103cb6:	bf40      	sev
    __WFE ();
 8103cb8:	bf20      	wfe
}
 8103cba:	bf00      	nop
 8103cbc:	bd80      	pop	{r7, pc}
	...

08103cc0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8103cc0:	b480      	push	{r7}
 8103cc2:	b089      	sub	sp, #36	; 0x24
 8103cc4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8103cc6:	4bb3      	ldr	r3, [pc, #716]	; (8103f94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103cc8:	691b      	ldr	r3, [r3, #16]
 8103cca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8103cce:	2b18      	cmp	r3, #24
 8103cd0:	f200 8155 	bhi.w	8103f7e <HAL_RCC_GetSysClockFreq+0x2be>
 8103cd4:	a201      	add	r2, pc, #4	; (adr r2, 8103cdc <HAL_RCC_GetSysClockFreq+0x1c>)
 8103cd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103cda:	bf00      	nop
 8103cdc:	08103d41 	.word	0x08103d41
 8103ce0:	08103f7f 	.word	0x08103f7f
 8103ce4:	08103f7f 	.word	0x08103f7f
 8103ce8:	08103f7f 	.word	0x08103f7f
 8103cec:	08103f7f 	.word	0x08103f7f
 8103cf0:	08103f7f 	.word	0x08103f7f
 8103cf4:	08103f7f 	.word	0x08103f7f
 8103cf8:	08103f7f 	.word	0x08103f7f
 8103cfc:	08103d67 	.word	0x08103d67
 8103d00:	08103f7f 	.word	0x08103f7f
 8103d04:	08103f7f 	.word	0x08103f7f
 8103d08:	08103f7f 	.word	0x08103f7f
 8103d0c:	08103f7f 	.word	0x08103f7f
 8103d10:	08103f7f 	.word	0x08103f7f
 8103d14:	08103f7f 	.word	0x08103f7f
 8103d18:	08103f7f 	.word	0x08103f7f
 8103d1c:	08103d6d 	.word	0x08103d6d
 8103d20:	08103f7f 	.word	0x08103f7f
 8103d24:	08103f7f 	.word	0x08103f7f
 8103d28:	08103f7f 	.word	0x08103f7f
 8103d2c:	08103f7f 	.word	0x08103f7f
 8103d30:	08103f7f 	.word	0x08103f7f
 8103d34:	08103f7f 	.word	0x08103f7f
 8103d38:	08103f7f 	.word	0x08103f7f
 8103d3c:	08103d73 	.word	0x08103d73
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8103d40:	4b94      	ldr	r3, [pc, #592]	; (8103f94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103d42:	681b      	ldr	r3, [r3, #0]
 8103d44:	f003 0320 	and.w	r3, r3, #32
 8103d48:	2b00      	cmp	r3, #0
 8103d4a:	d009      	beq.n	8103d60 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8103d4c:	4b91      	ldr	r3, [pc, #580]	; (8103f94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103d4e:	681b      	ldr	r3, [r3, #0]
 8103d50:	08db      	lsrs	r3, r3, #3
 8103d52:	f003 0303 	and.w	r3, r3, #3
 8103d56:	4a90      	ldr	r2, [pc, #576]	; (8103f98 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8103d58:	fa22 f303 	lsr.w	r3, r2, r3
 8103d5c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8103d5e:	e111      	b.n	8103f84 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8103d60:	4b8d      	ldr	r3, [pc, #564]	; (8103f98 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8103d62:	61bb      	str	r3, [r7, #24]
      break;
 8103d64:	e10e      	b.n	8103f84 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8103d66:	4b8d      	ldr	r3, [pc, #564]	; (8103f9c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8103d68:	61bb      	str	r3, [r7, #24]
      break;
 8103d6a:	e10b      	b.n	8103f84 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8103d6c:	4b8c      	ldr	r3, [pc, #560]	; (8103fa0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8103d6e:	61bb      	str	r3, [r7, #24]
      break;
 8103d70:	e108      	b.n	8103f84 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8103d72:	4b88      	ldr	r3, [pc, #544]	; (8103f94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103d74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103d76:	f003 0303 	and.w	r3, r3, #3
 8103d7a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8103d7c:	4b85      	ldr	r3, [pc, #532]	; (8103f94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103d7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103d80:	091b      	lsrs	r3, r3, #4
 8103d82:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8103d86:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8103d88:	4b82      	ldr	r3, [pc, #520]	; (8103f94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103d8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103d8c:	f003 0301 	and.w	r3, r3, #1
 8103d90:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8103d92:	4b80      	ldr	r3, [pc, #512]	; (8103f94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103d94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8103d96:	08db      	lsrs	r3, r3, #3
 8103d98:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8103d9c:	68fa      	ldr	r2, [r7, #12]
 8103d9e:	fb02 f303 	mul.w	r3, r2, r3
 8103da2:	ee07 3a90 	vmov	s15, r3
 8103da6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103daa:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8103dae:	693b      	ldr	r3, [r7, #16]
 8103db0:	2b00      	cmp	r3, #0
 8103db2:	f000 80e1 	beq.w	8103f78 <HAL_RCC_GetSysClockFreq+0x2b8>
 8103db6:	697b      	ldr	r3, [r7, #20]
 8103db8:	2b02      	cmp	r3, #2
 8103dba:	f000 8083 	beq.w	8103ec4 <HAL_RCC_GetSysClockFreq+0x204>
 8103dbe:	697b      	ldr	r3, [r7, #20]
 8103dc0:	2b02      	cmp	r3, #2
 8103dc2:	f200 80a1 	bhi.w	8103f08 <HAL_RCC_GetSysClockFreq+0x248>
 8103dc6:	697b      	ldr	r3, [r7, #20]
 8103dc8:	2b00      	cmp	r3, #0
 8103dca:	d003      	beq.n	8103dd4 <HAL_RCC_GetSysClockFreq+0x114>
 8103dcc:	697b      	ldr	r3, [r7, #20]
 8103dce:	2b01      	cmp	r3, #1
 8103dd0:	d056      	beq.n	8103e80 <HAL_RCC_GetSysClockFreq+0x1c0>
 8103dd2:	e099      	b.n	8103f08 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8103dd4:	4b6f      	ldr	r3, [pc, #444]	; (8103f94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103dd6:	681b      	ldr	r3, [r3, #0]
 8103dd8:	f003 0320 	and.w	r3, r3, #32
 8103ddc:	2b00      	cmp	r3, #0
 8103dde:	d02d      	beq.n	8103e3c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8103de0:	4b6c      	ldr	r3, [pc, #432]	; (8103f94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103de2:	681b      	ldr	r3, [r3, #0]
 8103de4:	08db      	lsrs	r3, r3, #3
 8103de6:	f003 0303 	and.w	r3, r3, #3
 8103dea:	4a6b      	ldr	r2, [pc, #428]	; (8103f98 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8103dec:	fa22 f303 	lsr.w	r3, r2, r3
 8103df0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8103df2:	687b      	ldr	r3, [r7, #4]
 8103df4:	ee07 3a90 	vmov	s15, r3
 8103df8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103dfc:	693b      	ldr	r3, [r7, #16]
 8103dfe:	ee07 3a90 	vmov	s15, r3
 8103e02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103e06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103e0a:	4b62      	ldr	r3, [pc, #392]	; (8103f94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103e0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103e12:	ee07 3a90 	vmov	s15, r3
 8103e16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103e1a:	ed97 6a02 	vldr	s12, [r7, #8]
 8103e1e:	eddf 5a61 	vldr	s11, [pc, #388]	; 8103fa4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8103e22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103e26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103e2a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103e2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103e32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103e36:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8103e3a:	e087      	b.n	8103f4c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8103e3c:	693b      	ldr	r3, [r7, #16]
 8103e3e:	ee07 3a90 	vmov	s15, r3
 8103e42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103e46:	eddf 6a58 	vldr	s13, [pc, #352]	; 8103fa8 <HAL_RCC_GetSysClockFreq+0x2e8>
 8103e4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103e4e:	4b51      	ldr	r3, [pc, #324]	; (8103f94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103e52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103e56:	ee07 3a90 	vmov	s15, r3
 8103e5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103e5e:	ed97 6a02 	vldr	s12, [r7, #8]
 8103e62:	eddf 5a50 	vldr	s11, [pc, #320]	; 8103fa4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8103e66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103e6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103e6e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103e72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103e76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103e7a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8103e7e:	e065      	b.n	8103f4c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8103e80:	693b      	ldr	r3, [r7, #16]
 8103e82:	ee07 3a90 	vmov	s15, r3
 8103e86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103e8a:	eddf 6a48 	vldr	s13, [pc, #288]	; 8103fac <HAL_RCC_GetSysClockFreq+0x2ec>
 8103e8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103e92:	4b40      	ldr	r3, [pc, #256]	; (8103f94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103e96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103e9a:	ee07 3a90 	vmov	s15, r3
 8103e9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103ea2:	ed97 6a02 	vldr	s12, [r7, #8]
 8103ea6:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8103fa4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8103eaa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103eae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103eb2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103eb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103eba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103ebe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8103ec2:	e043      	b.n	8103f4c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8103ec4:	693b      	ldr	r3, [r7, #16]
 8103ec6:	ee07 3a90 	vmov	s15, r3
 8103eca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103ece:	eddf 6a38 	vldr	s13, [pc, #224]	; 8103fb0 <HAL_RCC_GetSysClockFreq+0x2f0>
 8103ed2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103ed6:	4b2f      	ldr	r3, [pc, #188]	; (8103f94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103eda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103ede:	ee07 3a90 	vmov	s15, r3
 8103ee2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103ee6:	ed97 6a02 	vldr	s12, [r7, #8]
 8103eea:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8103fa4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8103eee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103ef2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103ef6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103efa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103efe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103f02:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8103f06:	e021      	b.n	8103f4c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8103f08:	693b      	ldr	r3, [r7, #16]
 8103f0a:	ee07 3a90 	vmov	s15, r3
 8103f0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103f12:	eddf 6a26 	vldr	s13, [pc, #152]	; 8103fac <HAL_RCC_GetSysClockFreq+0x2ec>
 8103f16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103f1a:	4b1e      	ldr	r3, [pc, #120]	; (8103f94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103f1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103f22:	ee07 3a90 	vmov	s15, r3
 8103f26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103f2a:	ed97 6a02 	vldr	s12, [r7, #8]
 8103f2e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8103fa4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8103f32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103f36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103f3a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103f3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103f42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103f46:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8103f4a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8103f4c:	4b11      	ldr	r3, [pc, #68]	; (8103f94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103f4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103f50:	0a5b      	lsrs	r3, r3, #9
 8103f52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8103f56:	3301      	adds	r3, #1
 8103f58:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8103f5a:	683b      	ldr	r3, [r7, #0]
 8103f5c:	ee07 3a90 	vmov	s15, r3
 8103f60:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8103f64:	edd7 6a07 	vldr	s13, [r7, #28]
 8103f68:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8103f6c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8103f70:	ee17 3a90 	vmov	r3, s15
 8103f74:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8103f76:	e005      	b.n	8103f84 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8103f78:	2300      	movs	r3, #0
 8103f7a:	61bb      	str	r3, [r7, #24]
      break;
 8103f7c:	e002      	b.n	8103f84 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8103f7e:	4b07      	ldr	r3, [pc, #28]	; (8103f9c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8103f80:	61bb      	str	r3, [r7, #24]
      break;
 8103f82:	bf00      	nop
  }

  return sysclockfreq;
 8103f84:	69bb      	ldr	r3, [r7, #24]
}
 8103f86:	4618      	mov	r0, r3
 8103f88:	3724      	adds	r7, #36	; 0x24
 8103f8a:	46bd      	mov	sp, r7
 8103f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103f90:	4770      	bx	lr
 8103f92:	bf00      	nop
 8103f94:	58024400 	.word	0x58024400
 8103f98:	03d09000 	.word	0x03d09000
 8103f9c:	003d0900 	.word	0x003d0900
 8103fa0:	007a1200 	.word	0x007a1200
 8103fa4:	46000000 	.word	0x46000000
 8103fa8:	4c742400 	.word	0x4c742400
 8103fac:	4a742400 	.word	0x4a742400
 8103fb0:	4af42400 	.word	0x4af42400

08103fb4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8103fb4:	b580      	push	{r7, lr}
 8103fb6:	b082      	sub	sp, #8
 8103fb8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8103fba:	f7ff fe81 	bl	8103cc0 <HAL_RCC_GetSysClockFreq>
 8103fbe:	4602      	mov	r2, r0
 8103fc0:	4b11      	ldr	r3, [pc, #68]	; (8104008 <HAL_RCC_GetHCLKFreq+0x54>)
 8103fc2:	699b      	ldr	r3, [r3, #24]
 8103fc4:	0a1b      	lsrs	r3, r3, #8
 8103fc6:	f003 030f 	and.w	r3, r3, #15
 8103fca:	4910      	ldr	r1, [pc, #64]	; (810400c <HAL_RCC_GetHCLKFreq+0x58>)
 8103fcc:	5ccb      	ldrb	r3, [r1, r3]
 8103fce:	f003 031f 	and.w	r3, r3, #31
 8103fd2:	fa22 f303 	lsr.w	r3, r2, r3
 8103fd6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8103fd8:	4b0b      	ldr	r3, [pc, #44]	; (8104008 <HAL_RCC_GetHCLKFreq+0x54>)
 8103fda:	699b      	ldr	r3, [r3, #24]
 8103fdc:	f003 030f 	and.w	r3, r3, #15
 8103fe0:	4a0a      	ldr	r2, [pc, #40]	; (810400c <HAL_RCC_GetHCLKFreq+0x58>)
 8103fe2:	5cd3      	ldrb	r3, [r2, r3]
 8103fe4:	f003 031f 	and.w	r3, r3, #31
 8103fe8:	687a      	ldr	r2, [r7, #4]
 8103fea:	fa22 f303 	lsr.w	r3, r2, r3
 8103fee:	4a08      	ldr	r2, [pc, #32]	; (8104010 <HAL_RCC_GetHCLKFreq+0x5c>)
 8103ff0:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8103ff2:	4b07      	ldr	r3, [pc, #28]	; (8104010 <HAL_RCC_GetHCLKFreq+0x5c>)
 8103ff4:	681b      	ldr	r3, [r3, #0]
 8103ff6:	4a07      	ldr	r2, [pc, #28]	; (8104014 <HAL_RCC_GetHCLKFreq+0x60>)
 8103ff8:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8103ffa:	4b05      	ldr	r3, [pc, #20]	; (8104010 <HAL_RCC_GetHCLKFreq+0x5c>)
 8103ffc:	681b      	ldr	r3, [r3, #0]
}
 8103ffe:	4618      	mov	r0, r3
 8104000:	3708      	adds	r7, #8
 8104002:	46bd      	mov	sp, r7
 8104004:	bd80      	pop	{r7, pc}
 8104006:	bf00      	nop
 8104008:	58024400 	.word	0x58024400
 810400c:	0810d228 	.word	0x0810d228
 8104010:	10000004 	.word	0x10000004
 8104014:	10000000 	.word	0x10000000

08104018 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8104018:	b580      	push	{r7, lr}
 810401a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 810401c:	f7ff ffca 	bl	8103fb4 <HAL_RCC_GetHCLKFreq>
 8104020:	4602      	mov	r2, r0
 8104022:	4b06      	ldr	r3, [pc, #24]	; (810403c <HAL_RCC_GetPCLK1Freq+0x24>)
 8104024:	69db      	ldr	r3, [r3, #28]
 8104026:	091b      	lsrs	r3, r3, #4
 8104028:	f003 0307 	and.w	r3, r3, #7
 810402c:	4904      	ldr	r1, [pc, #16]	; (8104040 <HAL_RCC_GetPCLK1Freq+0x28>)
 810402e:	5ccb      	ldrb	r3, [r1, r3]
 8104030:	f003 031f 	and.w	r3, r3, #31
 8104034:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8104038:	4618      	mov	r0, r3
 810403a:	bd80      	pop	{r7, pc}
 810403c:	58024400 	.word	0x58024400
 8104040:	0810d228 	.word	0x0810d228

08104044 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8104044:	b580      	push	{r7, lr}
 8104046:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8104048:	f7ff ffb4 	bl	8103fb4 <HAL_RCC_GetHCLKFreq>
 810404c:	4602      	mov	r2, r0
 810404e:	4b06      	ldr	r3, [pc, #24]	; (8104068 <HAL_RCC_GetPCLK2Freq+0x24>)
 8104050:	69db      	ldr	r3, [r3, #28]
 8104052:	0a1b      	lsrs	r3, r3, #8
 8104054:	f003 0307 	and.w	r3, r3, #7
 8104058:	4904      	ldr	r1, [pc, #16]	; (810406c <HAL_RCC_GetPCLK2Freq+0x28>)
 810405a:	5ccb      	ldrb	r3, [r1, r3]
 810405c:	f003 031f 	and.w	r3, r3, #31
 8104060:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8104064:	4618      	mov	r0, r3
 8104066:	bd80      	pop	{r7, pc}
 8104068:	58024400 	.word	0x58024400
 810406c:	0810d228 	.word	0x0810d228

08104070 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8104070:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8104074:	b0ca      	sub	sp, #296	; 0x128
 8104076:	af00      	add	r7, sp, #0
 8104078:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 810407c:	2300      	movs	r3, #0
 810407e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8104082:	2300      	movs	r3, #0
 8104084:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8104088:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810408c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104090:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 8104094:	2500      	movs	r5, #0
 8104096:	ea54 0305 	orrs.w	r3, r4, r5
 810409a:	d049      	beq.n	8104130 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 810409c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81040a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 81040a2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 81040a6:	d02f      	beq.n	8104108 <HAL_RCCEx_PeriphCLKConfig+0x98>
 81040a8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 81040ac:	d828      	bhi.n	8104100 <HAL_RCCEx_PeriphCLKConfig+0x90>
 81040ae:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 81040b2:	d01a      	beq.n	81040ea <HAL_RCCEx_PeriphCLKConfig+0x7a>
 81040b4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 81040b8:	d822      	bhi.n	8104100 <HAL_RCCEx_PeriphCLKConfig+0x90>
 81040ba:	2b00      	cmp	r3, #0
 81040bc:	d003      	beq.n	81040c6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 81040be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 81040c2:	d007      	beq.n	81040d4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 81040c4:	e01c      	b.n	8104100 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81040c6:	4bb8      	ldr	r3, [pc, #736]	; (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81040c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81040ca:	4ab7      	ldr	r2, [pc, #732]	; (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81040cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81040d0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 81040d2:	e01a      	b.n	810410a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 81040d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81040d8:	3308      	adds	r3, #8
 81040da:	2102      	movs	r1, #2
 81040dc:	4618      	mov	r0, r3
 81040de:	f001 fc8f 	bl	8105a00 <RCCEx_PLL2_Config>
 81040e2:	4603      	mov	r3, r0
 81040e4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 81040e8:	e00f      	b.n	810410a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81040ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81040ee:	3328      	adds	r3, #40	; 0x28
 81040f0:	2102      	movs	r1, #2
 81040f2:	4618      	mov	r0, r3
 81040f4:	f001 fd36 	bl	8105b64 <RCCEx_PLL3_Config>
 81040f8:	4603      	mov	r3, r0
 81040fa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 81040fe:	e004      	b.n	810410a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104100:	2301      	movs	r3, #1
 8104102:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104106:	e000      	b.n	810410a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8104108:	bf00      	nop
    }

    if (ret == HAL_OK)
 810410a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810410e:	2b00      	cmp	r3, #0
 8104110:	d10a      	bne.n	8104128 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8104112:	4ba5      	ldr	r3, [pc, #660]	; (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104114:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104116:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 810411a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810411e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8104120:	4aa1      	ldr	r2, [pc, #644]	; (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104122:	430b      	orrs	r3, r1
 8104124:	6513      	str	r3, [r2, #80]	; 0x50
 8104126:	e003      	b.n	8104130 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104128:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810412c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8104130:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104138:	f402 7880 	and.w	r8, r2, #256	; 0x100
 810413c:	f04f 0900 	mov.w	r9, #0
 8104140:	ea58 0309 	orrs.w	r3, r8, r9
 8104144:	d047      	beq.n	81041d6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8104146:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810414a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810414c:	2b04      	cmp	r3, #4
 810414e:	d82a      	bhi.n	81041a6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8104150:	a201      	add	r2, pc, #4	; (adr r2, 8104158 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8104152:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104156:	bf00      	nop
 8104158:	0810416d 	.word	0x0810416d
 810415c:	0810417b 	.word	0x0810417b
 8104160:	08104191 	.word	0x08104191
 8104164:	081041af 	.word	0x081041af
 8104168:	081041af 	.word	0x081041af
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810416c:	4b8e      	ldr	r3, [pc, #568]	; (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810416e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104170:	4a8d      	ldr	r2, [pc, #564]	; (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104172:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104176:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8104178:	e01a      	b.n	81041b0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 810417a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810417e:	3308      	adds	r3, #8
 8104180:	2100      	movs	r1, #0
 8104182:	4618      	mov	r0, r3
 8104184:	f001 fc3c 	bl	8105a00 <RCCEx_PLL2_Config>
 8104188:	4603      	mov	r3, r0
 810418a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 810418e:	e00f      	b.n	81041b0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104190:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104194:	3328      	adds	r3, #40	; 0x28
 8104196:	2100      	movs	r1, #0
 8104198:	4618      	mov	r0, r3
 810419a:	f001 fce3 	bl	8105b64 <RCCEx_PLL3_Config>
 810419e:	4603      	mov	r3, r0
 81041a0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81041a4:	e004      	b.n	81041b0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81041a6:	2301      	movs	r3, #1
 81041a8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 81041ac:	e000      	b.n	81041b0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 81041ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 81041b0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81041b4:	2b00      	cmp	r3, #0
 81041b6:	d10a      	bne.n	81041ce <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 81041b8:	4b7b      	ldr	r3, [pc, #492]	; (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81041ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81041bc:	f023 0107 	bic.w	r1, r3, #7
 81041c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81041c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81041c6:	4a78      	ldr	r2, [pc, #480]	; (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81041c8:	430b      	orrs	r3, r1
 81041ca:	6513      	str	r3, [r2, #80]	; 0x50
 81041cc:	e003      	b.n	81041d6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81041ce:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81041d2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 81041d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81041da:	e9d3 2300 	ldrd	r2, r3, [r3]
 81041de:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 81041e2:	f04f 0b00 	mov.w	fp, #0
 81041e6:	ea5a 030b 	orrs.w	r3, sl, fp
 81041ea:	d04c      	beq.n	8104286 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 81041ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81041f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81041f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81041f6:	d030      	beq.n	810425a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 81041f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81041fc:	d829      	bhi.n	8104252 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 81041fe:	2bc0      	cmp	r3, #192	; 0xc0
 8104200:	d02d      	beq.n	810425e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8104202:	2bc0      	cmp	r3, #192	; 0xc0
 8104204:	d825      	bhi.n	8104252 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8104206:	2b80      	cmp	r3, #128	; 0x80
 8104208:	d018      	beq.n	810423c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 810420a:	2b80      	cmp	r3, #128	; 0x80
 810420c:	d821      	bhi.n	8104252 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 810420e:	2b00      	cmp	r3, #0
 8104210:	d002      	beq.n	8104218 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8104212:	2b40      	cmp	r3, #64	; 0x40
 8104214:	d007      	beq.n	8104226 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8104216:	e01c      	b.n	8104252 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104218:	4b63      	ldr	r3, [pc, #396]	; (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810421a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810421c:	4a62      	ldr	r2, [pc, #392]	; (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810421e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104222:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8104224:	e01c      	b.n	8104260 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104226:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810422a:	3308      	adds	r3, #8
 810422c:	2100      	movs	r1, #0
 810422e:	4618      	mov	r0, r3
 8104230:	f001 fbe6 	bl	8105a00 <RCCEx_PLL2_Config>
 8104234:	4603      	mov	r3, r0
 8104236:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 810423a:	e011      	b.n	8104260 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 810423c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104240:	3328      	adds	r3, #40	; 0x28
 8104242:	2100      	movs	r1, #0
 8104244:	4618      	mov	r0, r3
 8104246:	f001 fc8d 	bl	8105b64 <RCCEx_PLL3_Config>
 810424a:	4603      	mov	r3, r0
 810424c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8104250:	e006      	b.n	8104260 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104252:	2301      	movs	r3, #1
 8104254:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104258:	e002      	b.n	8104260 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 810425a:	bf00      	nop
 810425c:	e000      	b.n	8104260 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 810425e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104260:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104264:	2b00      	cmp	r3, #0
 8104266:	d10a      	bne.n	810427e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8104268:	4b4f      	ldr	r3, [pc, #316]	; (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810426a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810426c:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 8104270:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104274:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104276:	4a4c      	ldr	r2, [pc, #304]	; (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104278:	430b      	orrs	r3, r1
 810427a:	6513      	str	r3, [r2, #80]	; 0x50
 810427c:	e003      	b.n	8104286 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810427e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104282:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8104286:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810428a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810428e:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 8104292:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8104296:	2300      	movs	r3, #0
 8104298:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 810429c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 81042a0:	460b      	mov	r3, r1
 81042a2:	4313      	orrs	r3, r2
 81042a4:	d053      	beq.n	810434e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 81042a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81042aa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 81042ae:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 81042b2:	d035      	beq.n	8104320 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 81042b4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 81042b8:	d82e      	bhi.n	8104318 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 81042ba:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 81042be:	d031      	beq.n	8104324 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 81042c0:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 81042c4:	d828      	bhi.n	8104318 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 81042c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 81042ca:	d01a      	beq.n	8104302 <HAL_RCCEx_PeriphCLKConfig+0x292>
 81042cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 81042d0:	d822      	bhi.n	8104318 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 81042d2:	2b00      	cmp	r3, #0
 81042d4:	d003      	beq.n	81042de <HAL_RCCEx_PeriphCLKConfig+0x26e>
 81042d6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 81042da:	d007      	beq.n	81042ec <HAL_RCCEx_PeriphCLKConfig+0x27c>
 81042dc:	e01c      	b.n	8104318 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81042de:	4b32      	ldr	r3, [pc, #200]	; (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81042e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81042e2:	4a31      	ldr	r2, [pc, #196]	; (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81042e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81042e8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81042ea:	e01c      	b.n	8104326 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81042ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81042f0:	3308      	adds	r3, #8
 81042f2:	2100      	movs	r1, #0
 81042f4:	4618      	mov	r0, r3
 81042f6:	f001 fb83 	bl	8105a00 <RCCEx_PLL2_Config>
 81042fa:	4603      	mov	r3, r0
 81042fc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8104300:	e011      	b.n	8104326 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104302:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104306:	3328      	adds	r3, #40	; 0x28
 8104308:	2100      	movs	r1, #0
 810430a:	4618      	mov	r0, r3
 810430c:	f001 fc2a 	bl	8105b64 <RCCEx_PLL3_Config>
 8104310:	4603      	mov	r3, r0
 8104312:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8104316:	e006      	b.n	8104326 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8104318:	2301      	movs	r3, #1
 810431a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 810431e:	e002      	b.n	8104326 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8104320:	bf00      	nop
 8104322:	e000      	b.n	8104326 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8104324:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104326:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810432a:	2b00      	cmp	r3, #0
 810432c:	d10b      	bne.n	8104346 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 810432e:	4b1e      	ldr	r3, [pc, #120]	; (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104330:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104332:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 8104336:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810433a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 810433e:	4a1a      	ldr	r2, [pc, #104]	; (81043a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104340:	430b      	orrs	r3, r1
 8104342:	6593      	str	r3, [r2, #88]	; 0x58
 8104344:	e003      	b.n	810434e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104346:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810434a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 810434e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104356:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 810435a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 810435e:	2300      	movs	r3, #0
 8104360:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8104364:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 8104368:	460b      	mov	r3, r1
 810436a:	4313      	orrs	r3, r2
 810436c:	d056      	beq.n	810441c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 810436e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104372:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8104376:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 810437a:	d038      	beq.n	81043ee <HAL_RCCEx_PeriphCLKConfig+0x37e>
 810437c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8104380:	d831      	bhi.n	81043e6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8104382:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8104386:	d034      	beq.n	81043f2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8104388:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 810438c:	d82b      	bhi.n	81043e6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 810438e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8104392:	d01d      	beq.n	81043d0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8104394:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8104398:	d825      	bhi.n	81043e6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 810439a:	2b00      	cmp	r3, #0
 810439c:	d006      	beq.n	81043ac <HAL_RCCEx_PeriphCLKConfig+0x33c>
 810439e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 81043a2:	d00a      	beq.n	81043ba <HAL_RCCEx_PeriphCLKConfig+0x34a>
 81043a4:	e01f      	b.n	81043e6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 81043a6:	bf00      	nop
 81043a8:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81043ac:	4ba2      	ldr	r3, [pc, #648]	; (8104638 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81043ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81043b0:	4aa1      	ldr	r2, [pc, #644]	; (8104638 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81043b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81043b6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81043b8:	e01c      	b.n	81043f4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81043ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81043be:	3308      	adds	r3, #8
 81043c0:	2100      	movs	r1, #0
 81043c2:	4618      	mov	r0, r3
 81043c4:	f001 fb1c 	bl	8105a00 <RCCEx_PLL2_Config>
 81043c8:	4603      	mov	r3, r0
 81043ca:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 81043ce:	e011      	b.n	81043f4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81043d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81043d4:	3328      	adds	r3, #40	; 0x28
 81043d6:	2100      	movs	r1, #0
 81043d8:	4618      	mov	r0, r3
 81043da:	f001 fbc3 	bl	8105b64 <RCCEx_PLL3_Config>
 81043de:	4603      	mov	r3, r0
 81043e0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81043e4:	e006      	b.n	81043f4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 81043e6:	2301      	movs	r3, #1
 81043e8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 81043ec:	e002      	b.n	81043f4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 81043ee:	bf00      	nop
 81043f0:	e000      	b.n	81043f4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 81043f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 81043f4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81043f8:	2b00      	cmp	r3, #0
 81043fa:	d10b      	bne.n	8104414 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 81043fc:	4b8e      	ldr	r3, [pc, #568]	; (8104638 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81043fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104400:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 8104404:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104408:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 810440c:	4a8a      	ldr	r2, [pc, #552]	; (8104638 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810440e:	430b      	orrs	r3, r1
 8104410:	6593      	str	r3, [r2, #88]	; 0x58
 8104412:	e003      	b.n	810441c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104414:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104418:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 810441c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104424:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 8104428:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 810442c:	2300      	movs	r3, #0
 810442e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8104432:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 8104436:	460b      	mov	r3, r1
 8104438:	4313      	orrs	r3, r2
 810443a:	d03a      	beq.n	81044b2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 810443c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104440:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104442:	2b30      	cmp	r3, #48	; 0x30
 8104444:	d01f      	beq.n	8104486 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8104446:	2b30      	cmp	r3, #48	; 0x30
 8104448:	d819      	bhi.n	810447e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 810444a:	2b20      	cmp	r3, #32
 810444c:	d00c      	beq.n	8104468 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 810444e:	2b20      	cmp	r3, #32
 8104450:	d815      	bhi.n	810447e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8104452:	2b00      	cmp	r3, #0
 8104454:	d019      	beq.n	810448a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8104456:	2b10      	cmp	r3, #16
 8104458:	d111      	bne.n	810447e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810445a:	4b77      	ldr	r3, [pc, #476]	; (8104638 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810445c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810445e:	4a76      	ldr	r2, [pc, #472]	; (8104638 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104460:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104464:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8104466:	e011      	b.n	810448c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8104468:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810446c:	3308      	adds	r3, #8
 810446e:	2102      	movs	r1, #2
 8104470:	4618      	mov	r0, r3
 8104472:	f001 fac5 	bl	8105a00 <RCCEx_PLL2_Config>
 8104476:	4603      	mov	r3, r0
 8104478:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 810447c:	e006      	b.n	810448c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 810447e:	2301      	movs	r3, #1
 8104480:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104484:	e002      	b.n	810448c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8104486:	bf00      	nop
 8104488:	e000      	b.n	810448c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 810448a:	bf00      	nop
    }

    if (ret == HAL_OK)
 810448c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104490:	2b00      	cmp	r3, #0
 8104492:	d10a      	bne.n	81044aa <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8104494:	4b68      	ldr	r3, [pc, #416]	; (8104638 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104496:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104498:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 810449c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81044a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81044a2:	4a65      	ldr	r2, [pc, #404]	; (8104638 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81044a4:	430b      	orrs	r3, r1
 81044a6:	64d3      	str	r3, [r2, #76]	; 0x4c
 81044a8:	e003      	b.n	81044b2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81044aa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81044ae:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 81044b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81044b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81044ba:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 81044be:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 81044c2:	2300      	movs	r3, #0
 81044c4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 81044c8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 81044cc:	460b      	mov	r3, r1
 81044ce:	4313      	orrs	r3, r2
 81044d0:	d051      	beq.n	8104576 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 81044d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81044d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81044d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81044dc:	d035      	beq.n	810454a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 81044de:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81044e2:	d82e      	bhi.n	8104542 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 81044e4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 81044e8:	d031      	beq.n	810454e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 81044ea:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 81044ee:	d828      	bhi.n	8104542 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 81044f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81044f4:	d01a      	beq.n	810452c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 81044f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81044fa:	d822      	bhi.n	8104542 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 81044fc:	2b00      	cmp	r3, #0
 81044fe:	d003      	beq.n	8104508 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8104500:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8104504:	d007      	beq.n	8104516 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8104506:	e01c      	b.n	8104542 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104508:	4b4b      	ldr	r3, [pc, #300]	; (8104638 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810450a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810450c:	4a4a      	ldr	r2, [pc, #296]	; (8104638 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810450e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104512:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8104514:	e01c      	b.n	8104550 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104516:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810451a:	3308      	adds	r3, #8
 810451c:	2100      	movs	r1, #0
 810451e:	4618      	mov	r0, r3
 8104520:	f001 fa6e 	bl	8105a00 <RCCEx_PLL2_Config>
 8104524:	4603      	mov	r3, r0
 8104526:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 810452a:	e011      	b.n	8104550 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 810452c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104530:	3328      	adds	r3, #40	; 0x28
 8104532:	2100      	movs	r1, #0
 8104534:	4618      	mov	r0, r3
 8104536:	f001 fb15 	bl	8105b64 <RCCEx_PLL3_Config>
 810453a:	4603      	mov	r3, r0
 810453c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8104540:	e006      	b.n	8104550 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104542:	2301      	movs	r3, #1
 8104544:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104548:	e002      	b.n	8104550 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 810454a:	bf00      	nop
 810454c:	e000      	b.n	8104550 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 810454e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104550:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104554:	2b00      	cmp	r3, #0
 8104556:	d10a      	bne.n	810456e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8104558:	4b37      	ldr	r3, [pc, #220]	; (8104638 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810455a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810455c:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8104560:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104564:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8104566:	4a34      	ldr	r2, [pc, #208]	; (8104638 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104568:	430b      	orrs	r3, r1
 810456a:	6513      	str	r3, [r2, #80]	; 0x50
 810456c:	e003      	b.n	8104576 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810456e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104572:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8104576:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810457a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810457e:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 8104582:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8104586:	2300      	movs	r3, #0
 8104588:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 810458c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 8104590:	460b      	mov	r3, r1
 8104592:	4313      	orrs	r3, r2
 8104594:	d056      	beq.n	8104644 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8104596:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810459a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810459c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 81045a0:	d033      	beq.n	810460a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 81045a2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 81045a6:	d82c      	bhi.n	8104602 <HAL_RCCEx_PeriphCLKConfig+0x592>
 81045a8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 81045ac:	d02f      	beq.n	810460e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 81045ae:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 81045b2:	d826      	bhi.n	8104602 <HAL_RCCEx_PeriphCLKConfig+0x592>
 81045b4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 81045b8:	d02b      	beq.n	8104612 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 81045ba:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 81045be:	d820      	bhi.n	8104602 <HAL_RCCEx_PeriphCLKConfig+0x592>
 81045c0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81045c4:	d012      	beq.n	81045ec <HAL_RCCEx_PeriphCLKConfig+0x57c>
 81045c6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81045ca:	d81a      	bhi.n	8104602 <HAL_RCCEx_PeriphCLKConfig+0x592>
 81045cc:	2b00      	cmp	r3, #0
 81045ce:	d022      	beq.n	8104616 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 81045d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81045d4:	d115      	bne.n	8104602 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81045d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81045da:	3308      	adds	r3, #8
 81045dc:	2101      	movs	r1, #1
 81045de:	4618      	mov	r0, r3
 81045e0:	f001 fa0e 	bl	8105a00 <RCCEx_PLL2_Config>
 81045e4:	4603      	mov	r3, r0
 81045e6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 81045ea:	e015      	b.n	8104618 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81045ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81045f0:	3328      	adds	r3, #40	; 0x28
 81045f2:	2101      	movs	r1, #1
 81045f4:	4618      	mov	r0, r3
 81045f6:	f001 fab5 	bl	8105b64 <RCCEx_PLL3_Config>
 81045fa:	4603      	mov	r3, r0
 81045fc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8104600:	e00a      	b.n	8104618 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104602:	2301      	movs	r3, #1
 8104604:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104608:	e006      	b.n	8104618 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 810460a:	bf00      	nop
 810460c:	e004      	b.n	8104618 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 810460e:	bf00      	nop
 8104610:	e002      	b.n	8104618 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8104612:	bf00      	nop
 8104614:	e000      	b.n	8104618 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8104616:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104618:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810461c:	2b00      	cmp	r3, #0
 810461e:	d10d      	bne.n	810463c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8104620:	4b05      	ldr	r3, [pc, #20]	; (8104638 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104622:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104624:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8104628:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810462c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810462e:	4a02      	ldr	r2, [pc, #8]	; (8104638 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104630:	430b      	orrs	r3, r1
 8104632:	6513      	str	r3, [r2, #80]	; 0x50
 8104634:	e006      	b.n	8104644 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8104636:	bf00      	nop
 8104638:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 810463c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104640:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8104644:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104648:	e9d3 2300 	ldrd	r2, r3, [r3]
 810464c:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 8104650:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8104654:	2300      	movs	r3, #0
 8104656:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 810465a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 810465e:	460b      	mov	r3, r1
 8104660:	4313      	orrs	r3, r2
 8104662:	d055      	beq.n	8104710 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8104664:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104668:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 810466c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8104670:	d033      	beq.n	81046da <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8104672:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8104676:	d82c      	bhi.n	81046d2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8104678:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810467c:	d02f      	beq.n	81046de <HAL_RCCEx_PeriphCLKConfig+0x66e>
 810467e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8104682:	d826      	bhi.n	81046d2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8104684:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8104688:	d02b      	beq.n	81046e2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 810468a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 810468e:	d820      	bhi.n	81046d2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8104690:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104694:	d012      	beq.n	81046bc <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8104696:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810469a:	d81a      	bhi.n	81046d2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 810469c:	2b00      	cmp	r3, #0
 810469e:	d022      	beq.n	81046e6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 81046a0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81046a4:	d115      	bne.n	81046d2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81046a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81046aa:	3308      	adds	r3, #8
 81046ac:	2101      	movs	r1, #1
 81046ae:	4618      	mov	r0, r3
 81046b0:	f001 f9a6 	bl	8105a00 <RCCEx_PLL2_Config>
 81046b4:	4603      	mov	r3, r0
 81046b6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 81046ba:	e015      	b.n	81046e8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81046bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81046c0:	3328      	adds	r3, #40	; 0x28
 81046c2:	2101      	movs	r1, #1
 81046c4:	4618      	mov	r0, r3
 81046c6:	f001 fa4d 	bl	8105b64 <RCCEx_PLL3_Config>
 81046ca:	4603      	mov	r3, r0
 81046cc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 81046d0:	e00a      	b.n	81046e8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 81046d2:	2301      	movs	r3, #1
 81046d4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 81046d8:	e006      	b.n	81046e8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 81046da:	bf00      	nop
 81046dc:	e004      	b.n	81046e8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 81046de:	bf00      	nop
 81046e0:	e002      	b.n	81046e8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 81046e2:	bf00      	nop
 81046e4:	e000      	b.n	81046e8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 81046e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 81046e8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81046ec:	2b00      	cmp	r3, #0
 81046ee:	d10b      	bne.n	8104708 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 81046f0:	4ba4      	ldr	r3, [pc, #656]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81046f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81046f4:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 81046f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81046fc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8104700:	4aa0      	ldr	r2, [pc, #640]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104702:	430b      	orrs	r3, r1
 8104704:	6593      	str	r3, [r2, #88]	; 0x58
 8104706:	e003      	b.n	8104710 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104708:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810470c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8104710:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104718:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 810471c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8104720:	2300      	movs	r3, #0
 8104722:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8104726:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 810472a:	460b      	mov	r3, r1
 810472c:	4313      	orrs	r3, r2
 810472e:	d037      	beq.n	81047a0 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8104730:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104734:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8104736:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810473a:	d00e      	beq.n	810475a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 810473c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104740:	d816      	bhi.n	8104770 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8104742:	2b00      	cmp	r3, #0
 8104744:	d018      	beq.n	8104778 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8104746:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 810474a:	d111      	bne.n	8104770 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810474c:	4b8d      	ldr	r3, [pc, #564]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810474e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104750:	4a8c      	ldr	r2, [pc, #560]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104752:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104756:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8104758:	e00f      	b.n	810477a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 810475a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810475e:	3308      	adds	r3, #8
 8104760:	2101      	movs	r1, #1
 8104762:	4618      	mov	r0, r3
 8104764:	f001 f94c 	bl	8105a00 <RCCEx_PLL2_Config>
 8104768:	4603      	mov	r3, r0
 810476a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 810476e:	e004      	b.n	810477a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104770:	2301      	movs	r3, #1
 8104772:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104776:	e000      	b.n	810477a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8104778:	bf00      	nop
    }

    if (ret == HAL_OK)
 810477a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810477e:	2b00      	cmp	r3, #0
 8104780:	d10a      	bne.n	8104798 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8104782:	4b80      	ldr	r3, [pc, #512]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104784:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104786:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 810478a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810478e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8104790:	4a7c      	ldr	r2, [pc, #496]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104792:	430b      	orrs	r3, r1
 8104794:	6513      	str	r3, [r2, #80]	; 0x50
 8104796:	e003      	b.n	81047a0 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104798:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810479c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 81047a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81047a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81047a8:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 81047ac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 81047b0:	2300      	movs	r3, #0
 81047b2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 81047b6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 81047ba:	460b      	mov	r3, r1
 81047bc:	4313      	orrs	r3, r2
 81047be:	d039      	beq.n	8104834 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 81047c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81047c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81047c6:	2b03      	cmp	r3, #3
 81047c8:	d81c      	bhi.n	8104804 <HAL_RCCEx_PeriphCLKConfig+0x794>
 81047ca:	a201      	add	r2, pc, #4	; (adr r2, 81047d0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 81047cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81047d0:	0810480d 	.word	0x0810480d
 81047d4:	081047e1 	.word	0x081047e1
 81047d8:	081047ef 	.word	0x081047ef
 81047dc:	0810480d 	.word	0x0810480d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81047e0:	4b68      	ldr	r3, [pc, #416]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81047e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81047e4:	4a67      	ldr	r2, [pc, #412]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81047e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81047ea:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 81047ec:	e00f      	b.n	810480e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 81047ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81047f2:	3308      	adds	r3, #8
 81047f4:	2102      	movs	r1, #2
 81047f6:	4618      	mov	r0, r3
 81047f8:	f001 f902 	bl	8105a00 <RCCEx_PLL2_Config>
 81047fc:	4603      	mov	r3, r0
 81047fe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8104802:	e004      	b.n	810480e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8104804:	2301      	movs	r3, #1
 8104806:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 810480a:	e000      	b.n	810480e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 810480c:	bf00      	nop
    }

    if (ret == HAL_OK)
 810480e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104812:	2b00      	cmp	r3, #0
 8104814:	d10a      	bne.n	810482c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8104816:	4b5b      	ldr	r3, [pc, #364]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810481a:	f023 0103 	bic.w	r1, r3, #3
 810481e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104822:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8104824:	4a57      	ldr	r2, [pc, #348]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104826:	430b      	orrs	r3, r1
 8104828:	64d3      	str	r3, [r2, #76]	; 0x4c
 810482a:	e003      	b.n	8104834 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810482c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104830:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8104834:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104838:	e9d3 2300 	ldrd	r2, r3, [r3]
 810483c:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8104840:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8104844:	2300      	movs	r3, #0
 8104846:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 810484a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 810484e:	460b      	mov	r3, r1
 8104850:	4313      	orrs	r3, r2
 8104852:	f000 809f 	beq.w	8104994 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8104856:	4b4c      	ldr	r3, [pc, #304]	; (8104988 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8104858:	681b      	ldr	r3, [r3, #0]
 810485a:	4a4b      	ldr	r2, [pc, #300]	; (8104988 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 810485c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8104860:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8104862:	f7fd ffcb 	bl	81027fc <HAL_GetTick>
 8104866:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 810486a:	e00b      	b.n	8104884 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 810486c:	f7fd ffc6 	bl	81027fc <HAL_GetTick>
 8104870:	4602      	mov	r2, r0
 8104872:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8104876:	1ad3      	subs	r3, r2, r3
 8104878:	2b64      	cmp	r3, #100	; 0x64
 810487a:	d903      	bls.n	8104884 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 810487c:	2303      	movs	r3, #3
 810487e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104882:	e005      	b.n	8104890 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8104884:	4b40      	ldr	r3, [pc, #256]	; (8104988 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8104886:	681b      	ldr	r3, [r3, #0]
 8104888:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810488c:	2b00      	cmp	r3, #0
 810488e:	d0ed      	beq.n	810486c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8104890:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104894:	2b00      	cmp	r3, #0
 8104896:	d179      	bne.n	810498c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8104898:	4b3a      	ldr	r3, [pc, #232]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810489a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 810489c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81048a0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 81048a4:	4053      	eors	r3, r2
 81048a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 81048aa:	2b00      	cmp	r3, #0
 81048ac:	d015      	beq.n	81048da <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 81048ae:	4b35      	ldr	r3, [pc, #212]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81048b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81048b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 81048b6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 81048ba:	4b32      	ldr	r3, [pc, #200]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81048bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81048be:	4a31      	ldr	r2, [pc, #196]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81048c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 81048c4:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 81048c6:	4b2f      	ldr	r3, [pc, #188]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81048c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81048ca:	4a2e      	ldr	r2, [pc, #184]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81048cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 81048d0:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 81048d2:	4a2c      	ldr	r2, [pc, #176]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81048d4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 81048d8:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 81048da:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81048de:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 81048e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81048e6:	d118      	bne.n	810491a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 81048e8:	f7fd ff88 	bl	81027fc <HAL_GetTick>
 81048ec:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 81048f0:	e00d      	b.n	810490e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 81048f2:	f7fd ff83 	bl	81027fc <HAL_GetTick>
 81048f6:	4602      	mov	r2, r0
 81048f8:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 81048fc:	1ad2      	subs	r2, r2, r3
 81048fe:	f241 3388 	movw	r3, #5000	; 0x1388
 8104902:	429a      	cmp	r2, r3
 8104904:	d903      	bls.n	810490e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8104906:	2303      	movs	r3, #3
 8104908:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 810490c:	e005      	b.n	810491a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 810490e:	4b1d      	ldr	r3, [pc, #116]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104910:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8104912:	f003 0302 	and.w	r3, r3, #2
 8104916:	2b00      	cmp	r3, #0
 8104918:	d0eb      	beq.n	81048f2 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 810491a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810491e:	2b00      	cmp	r3, #0
 8104920:	d12b      	bne.n	810497a <HAL_RCCEx_PeriphCLKConfig+0x90a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8104922:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104926:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 810492a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 810492e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8104932:	d110      	bne.n	8104956 <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 8104934:	4b13      	ldr	r3, [pc, #76]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104936:	691b      	ldr	r3, [r3, #16]
 8104938:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 810493c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104940:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8104944:	091b      	lsrs	r3, r3, #4
 8104946:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 810494a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 810494e:	4a0d      	ldr	r2, [pc, #52]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104950:	430b      	orrs	r3, r1
 8104952:	6113      	str	r3, [r2, #16]
 8104954:	e005      	b.n	8104962 <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 8104956:	4b0b      	ldr	r3, [pc, #44]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104958:	691b      	ldr	r3, [r3, #16]
 810495a:	4a0a      	ldr	r2, [pc, #40]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810495c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8104960:	6113      	str	r3, [r2, #16]
 8104962:	4b08      	ldr	r3, [pc, #32]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104964:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8104966:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810496a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 810496e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8104972:	4a04      	ldr	r2, [pc, #16]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104974:	430b      	orrs	r3, r1
 8104976:	6713      	str	r3, [r2, #112]	; 0x70
 8104978:	e00c      	b.n	8104994 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 810497a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810497e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 8104982:	e007      	b.n	8104994 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8104984:	58024400 	.word	0x58024400
 8104988:	58024800 	.word	0x58024800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 810498c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104990:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8104994:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104998:	e9d3 2300 	ldrd	r2, r3, [r3]
 810499c:	f002 0301 	and.w	r3, r2, #1
 81049a0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 81049a4:	2300      	movs	r3, #0
 81049a6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 81049aa:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 81049ae:	460b      	mov	r3, r1
 81049b0:	4313      	orrs	r3, r2
 81049b2:	f000 8089 	beq.w	8104ac8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 81049b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81049ba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 81049bc:	2b28      	cmp	r3, #40	; 0x28
 81049be:	d86b      	bhi.n	8104a98 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 81049c0:	a201      	add	r2, pc, #4	; (adr r2, 81049c8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 81049c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81049c6:	bf00      	nop
 81049c8:	08104aa1 	.word	0x08104aa1
 81049cc:	08104a99 	.word	0x08104a99
 81049d0:	08104a99 	.word	0x08104a99
 81049d4:	08104a99 	.word	0x08104a99
 81049d8:	08104a99 	.word	0x08104a99
 81049dc:	08104a99 	.word	0x08104a99
 81049e0:	08104a99 	.word	0x08104a99
 81049e4:	08104a99 	.word	0x08104a99
 81049e8:	08104a6d 	.word	0x08104a6d
 81049ec:	08104a99 	.word	0x08104a99
 81049f0:	08104a99 	.word	0x08104a99
 81049f4:	08104a99 	.word	0x08104a99
 81049f8:	08104a99 	.word	0x08104a99
 81049fc:	08104a99 	.word	0x08104a99
 8104a00:	08104a99 	.word	0x08104a99
 8104a04:	08104a99 	.word	0x08104a99
 8104a08:	08104a83 	.word	0x08104a83
 8104a0c:	08104a99 	.word	0x08104a99
 8104a10:	08104a99 	.word	0x08104a99
 8104a14:	08104a99 	.word	0x08104a99
 8104a18:	08104a99 	.word	0x08104a99
 8104a1c:	08104a99 	.word	0x08104a99
 8104a20:	08104a99 	.word	0x08104a99
 8104a24:	08104a99 	.word	0x08104a99
 8104a28:	08104aa1 	.word	0x08104aa1
 8104a2c:	08104a99 	.word	0x08104a99
 8104a30:	08104a99 	.word	0x08104a99
 8104a34:	08104a99 	.word	0x08104a99
 8104a38:	08104a99 	.word	0x08104a99
 8104a3c:	08104a99 	.word	0x08104a99
 8104a40:	08104a99 	.word	0x08104a99
 8104a44:	08104a99 	.word	0x08104a99
 8104a48:	08104aa1 	.word	0x08104aa1
 8104a4c:	08104a99 	.word	0x08104a99
 8104a50:	08104a99 	.word	0x08104a99
 8104a54:	08104a99 	.word	0x08104a99
 8104a58:	08104a99 	.word	0x08104a99
 8104a5c:	08104a99 	.word	0x08104a99
 8104a60:	08104a99 	.word	0x08104a99
 8104a64:	08104a99 	.word	0x08104a99
 8104a68:	08104aa1 	.word	0x08104aa1
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8104a6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104a70:	3308      	adds	r3, #8
 8104a72:	2101      	movs	r1, #1
 8104a74:	4618      	mov	r0, r3
 8104a76:	f000 ffc3 	bl	8105a00 <RCCEx_PLL2_Config>
 8104a7a:	4603      	mov	r3, r0
 8104a7c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8104a80:	e00f      	b.n	8104aa2 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104a82:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104a86:	3328      	adds	r3, #40	; 0x28
 8104a88:	2101      	movs	r1, #1
 8104a8a:	4618      	mov	r0, r3
 8104a8c:	f001 f86a 	bl	8105b64 <RCCEx_PLL3_Config>
 8104a90:	4603      	mov	r3, r0
 8104a92:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8104a96:	e004      	b.n	8104aa2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104a98:	2301      	movs	r3, #1
 8104a9a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104a9e:	e000      	b.n	8104aa2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8104aa0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104aa2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104aa6:	2b00      	cmp	r3, #0
 8104aa8:	d10a      	bne.n	8104ac0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8104aaa:	4bbf      	ldr	r3, [pc, #764]	; (8104da8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8104aac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104aae:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 8104ab2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104ab6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8104ab8:	4abb      	ldr	r2, [pc, #748]	; (8104da8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8104aba:	430b      	orrs	r3, r1
 8104abc:	6553      	str	r3, [r2, #84]	; 0x54
 8104abe:	e003      	b.n	8104ac8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104ac0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104ac4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8104ac8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104ad0:	f002 0302 	and.w	r3, r2, #2
 8104ad4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8104ad8:	2300      	movs	r3, #0
 8104ada:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8104ade:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 8104ae2:	460b      	mov	r3, r1
 8104ae4:	4313      	orrs	r3, r2
 8104ae6:	d041      	beq.n	8104b6c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8104ae8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104aec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8104aee:	2b05      	cmp	r3, #5
 8104af0:	d824      	bhi.n	8104b3c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8104af2:	a201      	add	r2, pc, #4	; (adr r2, 8104af8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8104af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104af8:	08104b45 	.word	0x08104b45
 8104afc:	08104b11 	.word	0x08104b11
 8104b00:	08104b27 	.word	0x08104b27
 8104b04:	08104b45 	.word	0x08104b45
 8104b08:	08104b45 	.word	0x08104b45
 8104b0c:	08104b45 	.word	0x08104b45
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8104b10:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104b14:	3308      	adds	r3, #8
 8104b16:	2101      	movs	r1, #1
 8104b18:	4618      	mov	r0, r3
 8104b1a:	f000 ff71 	bl	8105a00 <RCCEx_PLL2_Config>
 8104b1e:	4603      	mov	r3, r0
 8104b20:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8104b24:	e00f      	b.n	8104b46 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104b26:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104b2a:	3328      	adds	r3, #40	; 0x28
 8104b2c:	2101      	movs	r1, #1
 8104b2e:	4618      	mov	r0, r3
 8104b30:	f001 f818 	bl	8105b64 <RCCEx_PLL3_Config>
 8104b34:	4603      	mov	r3, r0
 8104b36:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8104b3a:	e004      	b.n	8104b46 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104b3c:	2301      	movs	r3, #1
 8104b3e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104b42:	e000      	b.n	8104b46 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8104b44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104b46:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104b4a:	2b00      	cmp	r3, #0
 8104b4c:	d10a      	bne.n	8104b64 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8104b4e:	4b96      	ldr	r3, [pc, #600]	; (8104da8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8104b50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104b52:	f023 0107 	bic.w	r1, r3, #7
 8104b56:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104b5a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8104b5c:	4a92      	ldr	r2, [pc, #584]	; (8104da8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8104b5e:	430b      	orrs	r3, r1
 8104b60:	6553      	str	r3, [r2, #84]	; 0x54
 8104b62:	e003      	b.n	8104b6c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104b64:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104b68:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8104b6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104b74:	f002 0304 	and.w	r3, r2, #4
 8104b78:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8104b7c:	2300      	movs	r3, #0
 8104b7e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8104b82:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8104b86:	460b      	mov	r3, r1
 8104b88:	4313      	orrs	r3, r2
 8104b8a:	d044      	beq.n	8104c16 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8104b8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104b90:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8104b94:	2b05      	cmp	r3, #5
 8104b96:	d825      	bhi.n	8104be4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8104b98:	a201      	add	r2, pc, #4	; (adr r2, 8104ba0 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8104b9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104b9e:	bf00      	nop
 8104ba0:	08104bed 	.word	0x08104bed
 8104ba4:	08104bb9 	.word	0x08104bb9
 8104ba8:	08104bcf 	.word	0x08104bcf
 8104bac:	08104bed 	.word	0x08104bed
 8104bb0:	08104bed 	.word	0x08104bed
 8104bb4:	08104bed 	.word	0x08104bed
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8104bb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104bbc:	3308      	adds	r3, #8
 8104bbe:	2101      	movs	r1, #1
 8104bc0:	4618      	mov	r0, r3
 8104bc2:	f000 ff1d 	bl	8105a00 <RCCEx_PLL2_Config>
 8104bc6:	4603      	mov	r3, r0
 8104bc8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8104bcc:	e00f      	b.n	8104bee <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104bce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104bd2:	3328      	adds	r3, #40	; 0x28
 8104bd4:	2101      	movs	r1, #1
 8104bd6:	4618      	mov	r0, r3
 8104bd8:	f000 ffc4 	bl	8105b64 <RCCEx_PLL3_Config>
 8104bdc:	4603      	mov	r3, r0
 8104bde:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8104be2:	e004      	b.n	8104bee <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104be4:	2301      	movs	r3, #1
 8104be6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104bea:	e000      	b.n	8104bee <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8104bec:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104bee:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104bf2:	2b00      	cmp	r3, #0
 8104bf4:	d10b      	bne.n	8104c0e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8104bf6:	4b6c      	ldr	r3, [pc, #432]	; (8104da8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8104bf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104bfa:	f023 0107 	bic.w	r1, r3, #7
 8104bfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104c02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8104c06:	4a68      	ldr	r2, [pc, #416]	; (8104da8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8104c08:	430b      	orrs	r3, r1
 8104c0a:	6593      	str	r3, [r2, #88]	; 0x58
 8104c0c:	e003      	b.n	8104c16 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104c0e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104c12:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8104c16:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104c1e:	f002 0320 	and.w	r3, r2, #32
 8104c22:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8104c26:	2300      	movs	r3, #0
 8104c28:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8104c2c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8104c30:	460b      	mov	r3, r1
 8104c32:	4313      	orrs	r3, r2
 8104c34:	d055      	beq.n	8104ce2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8104c36:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104c3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8104c3e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8104c42:	d033      	beq.n	8104cac <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8104c44:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8104c48:	d82c      	bhi.n	8104ca4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8104c4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8104c4e:	d02f      	beq.n	8104cb0 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8104c50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8104c54:	d826      	bhi.n	8104ca4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8104c56:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8104c5a:	d02b      	beq.n	8104cb4 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8104c5c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8104c60:	d820      	bhi.n	8104ca4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8104c62:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104c66:	d012      	beq.n	8104c8e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8104c68:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104c6c:	d81a      	bhi.n	8104ca4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8104c6e:	2b00      	cmp	r3, #0
 8104c70:	d022      	beq.n	8104cb8 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8104c72:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8104c76:	d115      	bne.n	8104ca4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104c78:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104c7c:	3308      	adds	r3, #8
 8104c7e:	2100      	movs	r1, #0
 8104c80:	4618      	mov	r0, r3
 8104c82:	f000 febd 	bl	8105a00 <RCCEx_PLL2_Config>
 8104c86:	4603      	mov	r3, r0
 8104c88:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8104c8c:	e015      	b.n	8104cba <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8104c8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104c92:	3328      	adds	r3, #40	; 0x28
 8104c94:	2102      	movs	r1, #2
 8104c96:	4618      	mov	r0, r3
 8104c98:	f000 ff64 	bl	8105b64 <RCCEx_PLL3_Config>
 8104c9c:	4603      	mov	r3, r0
 8104c9e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8104ca2:	e00a      	b.n	8104cba <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104ca4:	2301      	movs	r3, #1
 8104ca6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104caa:	e006      	b.n	8104cba <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8104cac:	bf00      	nop
 8104cae:	e004      	b.n	8104cba <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8104cb0:	bf00      	nop
 8104cb2:	e002      	b.n	8104cba <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8104cb4:	bf00      	nop
 8104cb6:	e000      	b.n	8104cba <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8104cb8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104cba:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104cbe:	2b00      	cmp	r3, #0
 8104cc0:	d10b      	bne.n	8104cda <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8104cc2:	4b39      	ldr	r3, [pc, #228]	; (8104da8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8104cc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104cc6:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8104cca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104cce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8104cd2:	4a35      	ldr	r2, [pc, #212]	; (8104da8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8104cd4:	430b      	orrs	r3, r1
 8104cd6:	6553      	str	r3, [r2, #84]	; 0x54
 8104cd8:	e003      	b.n	8104ce2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104cda:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104cde:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8104ce2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104cea:	f002 0340 	and.w	r3, r2, #64	; 0x40
 8104cee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8104cf2:	2300      	movs	r3, #0
 8104cf4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8104cf8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 8104cfc:	460b      	mov	r3, r1
 8104cfe:	4313      	orrs	r3, r2
 8104d00:	d058      	beq.n	8104db4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8104d02:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104d06:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8104d0a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8104d0e:	d033      	beq.n	8104d78 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8104d10:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8104d14:	d82c      	bhi.n	8104d70 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8104d16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8104d1a:	d02f      	beq.n	8104d7c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8104d1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8104d20:	d826      	bhi.n	8104d70 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8104d22:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8104d26:	d02b      	beq.n	8104d80 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8104d28:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8104d2c:	d820      	bhi.n	8104d70 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8104d2e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8104d32:	d012      	beq.n	8104d5a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8104d34:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8104d38:	d81a      	bhi.n	8104d70 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8104d3a:	2b00      	cmp	r3, #0
 8104d3c:	d022      	beq.n	8104d84 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8104d3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8104d42:	d115      	bne.n	8104d70 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104d44:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104d48:	3308      	adds	r3, #8
 8104d4a:	2100      	movs	r1, #0
 8104d4c:	4618      	mov	r0, r3
 8104d4e:	f000 fe57 	bl	8105a00 <RCCEx_PLL2_Config>
 8104d52:	4603      	mov	r3, r0
 8104d54:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8104d58:	e015      	b.n	8104d86 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8104d5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104d5e:	3328      	adds	r3, #40	; 0x28
 8104d60:	2102      	movs	r1, #2
 8104d62:	4618      	mov	r0, r3
 8104d64:	f000 fefe 	bl	8105b64 <RCCEx_PLL3_Config>
 8104d68:	4603      	mov	r3, r0
 8104d6a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8104d6e:	e00a      	b.n	8104d86 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104d70:	2301      	movs	r3, #1
 8104d72:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104d76:	e006      	b.n	8104d86 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8104d78:	bf00      	nop
 8104d7a:	e004      	b.n	8104d86 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8104d7c:	bf00      	nop
 8104d7e:	e002      	b.n	8104d86 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8104d80:	bf00      	nop
 8104d82:	e000      	b.n	8104d86 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8104d84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104d86:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104d8a:	2b00      	cmp	r3, #0
 8104d8c:	d10e      	bne.n	8104dac <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8104d8e:	4b06      	ldr	r3, [pc, #24]	; (8104da8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8104d90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104d92:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 8104d96:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104d9a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8104d9e:	4a02      	ldr	r2, [pc, #8]	; (8104da8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8104da0:	430b      	orrs	r3, r1
 8104da2:	6593      	str	r3, [r2, #88]	; 0x58
 8104da4:	e006      	b.n	8104db4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8104da6:	bf00      	nop
 8104da8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104dac:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104db0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8104db4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104dbc:	f002 0380 	and.w	r3, r2, #128	; 0x80
 8104dc0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8104dc4:	2300      	movs	r3, #0
 8104dc6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8104dca:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 8104dce:	460b      	mov	r3, r1
 8104dd0:	4313      	orrs	r3, r2
 8104dd2:	d055      	beq.n	8104e80 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8104dd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104dd8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8104ddc:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8104de0:	d033      	beq.n	8104e4a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8104de2:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8104de6:	d82c      	bhi.n	8104e42 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8104de8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8104dec:	d02f      	beq.n	8104e4e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8104dee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8104df2:	d826      	bhi.n	8104e42 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8104df4:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8104df8:	d02b      	beq.n	8104e52 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8104dfa:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8104dfe:	d820      	bhi.n	8104e42 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8104e00:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8104e04:	d012      	beq.n	8104e2c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8104e06:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8104e0a:	d81a      	bhi.n	8104e42 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8104e0c:	2b00      	cmp	r3, #0
 8104e0e:	d022      	beq.n	8104e56 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8104e10:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8104e14:	d115      	bne.n	8104e42 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104e16:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104e1a:	3308      	adds	r3, #8
 8104e1c:	2100      	movs	r1, #0
 8104e1e:	4618      	mov	r0, r3
 8104e20:	f000 fdee 	bl	8105a00 <RCCEx_PLL2_Config>
 8104e24:	4603      	mov	r3, r0
 8104e26:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8104e2a:	e015      	b.n	8104e58 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8104e2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104e30:	3328      	adds	r3, #40	; 0x28
 8104e32:	2102      	movs	r1, #2
 8104e34:	4618      	mov	r0, r3
 8104e36:	f000 fe95 	bl	8105b64 <RCCEx_PLL3_Config>
 8104e3a:	4603      	mov	r3, r0
 8104e3c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8104e40:	e00a      	b.n	8104e58 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104e42:	2301      	movs	r3, #1
 8104e44:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104e48:	e006      	b.n	8104e58 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8104e4a:	bf00      	nop
 8104e4c:	e004      	b.n	8104e58 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8104e4e:	bf00      	nop
 8104e50:	e002      	b.n	8104e58 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8104e52:	bf00      	nop
 8104e54:	e000      	b.n	8104e58 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8104e56:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104e58:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104e5c:	2b00      	cmp	r3, #0
 8104e5e:	d10b      	bne.n	8104e78 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8104e60:	4ba1      	ldr	r3, [pc, #644]	; (81050e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104e62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104e64:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 8104e68:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104e6c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8104e70:	4a9d      	ldr	r2, [pc, #628]	; (81050e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104e72:	430b      	orrs	r3, r1
 8104e74:	6593      	str	r3, [r2, #88]	; 0x58
 8104e76:	e003      	b.n	8104e80 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104e78:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104e7c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8104e80:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104e88:	f002 0308 	and.w	r3, r2, #8
 8104e8c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8104e90:	2300      	movs	r3, #0
 8104e92:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8104e96:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 8104e9a:	460b      	mov	r3, r1
 8104e9c:	4313      	orrs	r3, r2
 8104e9e:	d01e      	beq.n	8104ede <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8104ea0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104ea4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104ea8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8104eac:	d10c      	bne.n	8104ec8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8104eae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104eb2:	3328      	adds	r3, #40	; 0x28
 8104eb4:	2102      	movs	r1, #2
 8104eb6:	4618      	mov	r0, r3
 8104eb8:	f000 fe54 	bl	8105b64 <RCCEx_PLL3_Config>
 8104ebc:	4603      	mov	r3, r0
 8104ebe:	2b00      	cmp	r3, #0
 8104ec0:	d002      	beq.n	8104ec8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8104ec2:	2301      	movs	r3, #1
 8104ec4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8104ec8:	4b87      	ldr	r3, [pc, #540]	; (81050e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104eca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104ecc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8104ed0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104ed4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104ed8:	4a83      	ldr	r2, [pc, #524]	; (81050e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104eda:	430b      	orrs	r3, r1
 8104edc:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8104ede:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104ee6:	f002 0310 	and.w	r3, r2, #16
 8104eea:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8104eee:	2300      	movs	r3, #0
 8104ef0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8104ef4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 8104ef8:	460b      	mov	r3, r1
 8104efa:	4313      	orrs	r3, r2
 8104efc:	d01e      	beq.n	8104f3c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8104efe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104f02:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8104f06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104f0a:	d10c      	bne.n	8104f26 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8104f0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104f10:	3328      	adds	r3, #40	; 0x28
 8104f12:	2102      	movs	r1, #2
 8104f14:	4618      	mov	r0, r3
 8104f16:	f000 fe25 	bl	8105b64 <RCCEx_PLL3_Config>
 8104f1a:	4603      	mov	r3, r0
 8104f1c:	2b00      	cmp	r3, #0
 8104f1e:	d002      	beq.n	8104f26 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8104f20:	2301      	movs	r3, #1
 8104f22:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8104f26:	4b70      	ldr	r3, [pc, #448]	; (81050e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104f28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104f2a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8104f2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104f32:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8104f36:	4a6c      	ldr	r2, [pc, #432]	; (81050e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104f38:	430b      	orrs	r3, r1
 8104f3a:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8104f3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104f44:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 8104f48:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8104f4c:	2300      	movs	r3, #0
 8104f4e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8104f52:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 8104f56:	460b      	mov	r3, r1
 8104f58:	4313      	orrs	r3, r2
 8104f5a:	d03e      	beq.n	8104fda <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8104f5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104f60:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8104f64:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8104f68:	d022      	beq.n	8104fb0 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8104f6a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8104f6e:	d81b      	bhi.n	8104fa8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8104f70:	2b00      	cmp	r3, #0
 8104f72:	d003      	beq.n	8104f7c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8104f74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8104f78:	d00b      	beq.n	8104f92 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8104f7a:	e015      	b.n	8104fa8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104f7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104f80:	3308      	adds	r3, #8
 8104f82:	2100      	movs	r1, #0
 8104f84:	4618      	mov	r0, r3
 8104f86:	f000 fd3b 	bl	8105a00 <RCCEx_PLL2_Config>
 8104f8a:	4603      	mov	r3, r0
 8104f8c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8104f90:	e00f      	b.n	8104fb2 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8104f92:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104f96:	3328      	adds	r3, #40	; 0x28
 8104f98:	2102      	movs	r1, #2
 8104f9a:	4618      	mov	r0, r3
 8104f9c:	f000 fde2 	bl	8105b64 <RCCEx_PLL3_Config>
 8104fa0:	4603      	mov	r3, r0
 8104fa2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8104fa6:	e004      	b.n	8104fb2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104fa8:	2301      	movs	r3, #1
 8104faa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104fae:	e000      	b.n	8104fb2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8104fb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104fb2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104fb6:	2b00      	cmp	r3, #0
 8104fb8:	d10b      	bne.n	8104fd2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8104fba:	4b4b      	ldr	r3, [pc, #300]	; (81050e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104fbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104fbe:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8104fc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104fc6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8104fca:	4a47      	ldr	r2, [pc, #284]	; (81050e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8104fcc:	430b      	orrs	r3, r1
 8104fce:	6593      	str	r3, [r2, #88]	; 0x58
 8104fd0:	e003      	b.n	8104fda <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104fd2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104fd6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8104fda:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104fe2:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 8104fe6:	67bb      	str	r3, [r7, #120]	; 0x78
 8104fe8:	2300      	movs	r3, #0
 8104fea:	67fb      	str	r3, [r7, #124]	; 0x7c
 8104fec:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 8104ff0:	460b      	mov	r3, r1
 8104ff2:	4313      	orrs	r3, r2
 8104ff4:	d03b      	beq.n	810506e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8104ff6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104ffa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8104ffe:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8105002:	d01f      	beq.n	8105044 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8105004:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8105008:	d818      	bhi.n	810503c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 810500a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810500e:	d003      	beq.n	8105018 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8105010:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8105014:	d007      	beq.n	8105026 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8105016:	e011      	b.n	810503c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105018:	4b33      	ldr	r3, [pc, #204]	; (81050e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810501a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810501c:	4a32      	ldr	r2, [pc, #200]	; (81050e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810501e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8105022:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8105024:	e00f      	b.n	8105046 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8105026:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810502a:	3328      	adds	r3, #40	; 0x28
 810502c:	2101      	movs	r1, #1
 810502e:	4618      	mov	r0, r3
 8105030:	f000 fd98 	bl	8105b64 <RCCEx_PLL3_Config>
 8105034:	4603      	mov	r3, r0
 8105036:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 810503a:	e004      	b.n	8105046 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810503c:	2301      	movs	r3, #1
 810503e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8105042:	e000      	b.n	8105046 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8105044:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105046:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810504a:	2b00      	cmp	r3, #0
 810504c:	d10b      	bne.n	8105066 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 810504e:	4b26      	ldr	r3, [pc, #152]	; (81050e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8105050:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105052:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8105056:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810505a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 810505e:	4a22      	ldr	r2, [pc, #136]	; (81050e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8105060:	430b      	orrs	r3, r1
 8105062:	6553      	str	r3, [r2, #84]	; 0x54
 8105064:	e003      	b.n	810506e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105066:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810506a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 810506e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105076:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 810507a:	673b      	str	r3, [r7, #112]	; 0x70
 810507c:	2300      	movs	r3, #0
 810507e:	677b      	str	r3, [r7, #116]	; 0x74
 8105080:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8105084:	460b      	mov	r3, r1
 8105086:	4313      	orrs	r3, r2
 8105088:	d034      	beq.n	81050f4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 810508a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810508e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105090:	2b00      	cmp	r3, #0
 8105092:	d003      	beq.n	810509c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8105094:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8105098:	d007      	beq.n	81050aa <HAL_RCCEx_PeriphCLKConfig+0x103a>
 810509a:	e011      	b.n	81050c0 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810509c:	4b12      	ldr	r3, [pc, #72]	; (81050e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810509e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81050a0:	4a11      	ldr	r2, [pc, #68]	; (81050e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81050a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81050a6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 81050a8:	e00e      	b.n	81050c8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 81050aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81050ae:	3308      	adds	r3, #8
 81050b0:	2102      	movs	r1, #2
 81050b2:	4618      	mov	r0, r3
 81050b4:	f000 fca4 	bl	8105a00 <RCCEx_PLL2_Config>
 81050b8:	4603      	mov	r3, r0
 81050ba:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 81050be:	e003      	b.n	81050c8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 81050c0:	2301      	movs	r3, #1
 81050c2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 81050c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 81050c8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81050cc:	2b00      	cmp	r3, #0
 81050ce:	d10d      	bne.n	81050ec <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 81050d0:	4b05      	ldr	r3, [pc, #20]	; (81050e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81050d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81050d4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 81050d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81050dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81050de:	4a02      	ldr	r2, [pc, #8]	; (81050e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81050e0:	430b      	orrs	r3, r1
 81050e2:	64d3      	str	r3, [r2, #76]	; 0x4c
 81050e4:	e006      	b.n	81050f4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 81050e6:	bf00      	nop
 81050e8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 81050ec:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81050f0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 81050f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81050f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81050fc:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 8105100:	66bb      	str	r3, [r7, #104]	; 0x68
 8105102:	2300      	movs	r3, #0
 8105104:	66fb      	str	r3, [r7, #108]	; 0x6c
 8105106:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 810510a:	460b      	mov	r3, r1
 810510c:	4313      	orrs	r3, r2
 810510e:	d00c      	beq.n	810512a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8105110:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105114:	3328      	adds	r3, #40	; 0x28
 8105116:	2102      	movs	r1, #2
 8105118:	4618      	mov	r0, r3
 810511a:	f000 fd23 	bl	8105b64 <RCCEx_PLL3_Config>
 810511e:	4603      	mov	r3, r0
 8105120:	2b00      	cmp	r3, #0
 8105122:	d002      	beq.n	810512a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8105124:	2301      	movs	r3, #1
 8105126:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 810512a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810512e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105132:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 8105136:	663b      	str	r3, [r7, #96]	; 0x60
 8105138:	2300      	movs	r3, #0
 810513a:	667b      	str	r3, [r7, #100]	; 0x64
 810513c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8105140:	460b      	mov	r3, r1
 8105142:	4313      	orrs	r3, r2
 8105144:	d038      	beq.n	81051b8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8105146:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810514a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 810514e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8105152:	d018      	beq.n	8105186 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8105154:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8105158:	d811      	bhi.n	810517e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 810515a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 810515e:	d014      	beq.n	810518a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8105160:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8105164:	d80b      	bhi.n	810517e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8105166:	2b00      	cmp	r3, #0
 8105168:	d011      	beq.n	810518e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 810516a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810516e:	d106      	bne.n	810517e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105170:	4bc3      	ldr	r3, [pc, #780]	; (8105480 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105172:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105174:	4ac2      	ldr	r2, [pc, #776]	; (8105480 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105176:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810517a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 810517c:	e008      	b.n	8105190 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810517e:	2301      	movs	r3, #1
 8105180:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8105184:	e004      	b.n	8105190 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8105186:	bf00      	nop
 8105188:	e002      	b.n	8105190 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 810518a:	bf00      	nop
 810518c:	e000      	b.n	8105190 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 810518e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105190:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8105194:	2b00      	cmp	r3, #0
 8105196:	d10b      	bne.n	81051b0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8105198:	4bb9      	ldr	r3, [pc, #740]	; (8105480 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810519a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810519c:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 81051a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81051a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 81051a8:	4ab5      	ldr	r2, [pc, #724]	; (8105480 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81051aa:	430b      	orrs	r3, r1
 81051ac:	6553      	str	r3, [r2, #84]	; 0x54
 81051ae:	e003      	b.n	81051b8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81051b0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81051b4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 81051b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81051bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 81051c0:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 81051c4:	65bb      	str	r3, [r7, #88]	; 0x58
 81051c6:	2300      	movs	r3, #0
 81051c8:	65fb      	str	r3, [r7, #92]	; 0x5c
 81051ca:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 81051ce:	460b      	mov	r3, r1
 81051d0:	4313      	orrs	r3, r2
 81051d2:	d009      	beq.n	81051e8 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 81051d4:	4baa      	ldr	r3, [pc, #680]	; (8105480 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81051d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81051d8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 81051dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81051e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 81051e2:	4aa7      	ldr	r2, [pc, #668]	; (8105480 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81051e4:	430b      	orrs	r3, r1
 81051e6:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 81051e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81051ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 81051f0:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 81051f4:	653b      	str	r3, [r7, #80]	; 0x50
 81051f6:	2300      	movs	r3, #0
 81051f8:	657b      	str	r3, [r7, #84]	; 0x54
 81051fa:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 81051fe:	460b      	mov	r3, r1
 8105200:	4313      	orrs	r3, r2
 8105202:	d00a      	beq.n	810521a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8105204:	4b9e      	ldr	r3, [pc, #632]	; (8105480 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105206:	691b      	ldr	r3, [r3, #16]
 8105208:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 810520c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105210:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8105214:	4a9a      	ldr	r2, [pc, #616]	; (8105480 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105216:	430b      	orrs	r3, r1
 8105218:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 810521a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810521e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105222:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 8105226:	64bb      	str	r3, [r7, #72]	; 0x48
 8105228:	2300      	movs	r3, #0
 810522a:	64fb      	str	r3, [r7, #76]	; 0x4c
 810522c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8105230:	460b      	mov	r3, r1
 8105232:	4313      	orrs	r3, r2
 8105234:	d009      	beq.n	810524a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8105236:	4b92      	ldr	r3, [pc, #584]	; (8105480 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105238:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810523a:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 810523e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105242:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8105244:	4a8e      	ldr	r2, [pc, #568]	; (8105480 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105246:	430b      	orrs	r3, r1
 8105248:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 810524a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810524e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105252:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 8105256:	643b      	str	r3, [r7, #64]	; 0x40
 8105258:	2300      	movs	r3, #0
 810525a:	647b      	str	r3, [r7, #68]	; 0x44
 810525c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8105260:	460b      	mov	r3, r1
 8105262:	4313      	orrs	r3, r2
 8105264:	d00e      	beq.n	8105284 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8105266:	4b86      	ldr	r3, [pc, #536]	; (8105480 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105268:	691b      	ldr	r3, [r3, #16]
 810526a:	4a85      	ldr	r2, [pc, #532]	; (8105480 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810526c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8105270:	6113      	str	r3, [r2, #16]
 8105272:	4b83      	ldr	r3, [pc, #524]	; (8105480 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105274:	6919      	ldr	r1, [r3, #16]
 8105276:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810527a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 810527e:	4a80      	ldr	r2, [pc, #512]	; (8105480 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105280:	430b      	orrs	r3, r1
 8105282:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8105284:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105288:	e9d3 2300 	ldrd	r2, r3, [r3]
 810528c:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 8105290:	63bb      	str	r3, [r7, #56]	; 0x38
 8105292:	2300      	movs	r3, #0
 8105294:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105296:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 810529a:	460b      	mov	r3, r1
 810529c:	4313      	orrs	r3, r2
 810529e:	d009      	beq.n	81052b4 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 81052a0:	4b77      	ldr	r3, [pc, #476]	; (8105480 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81052a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81052a4:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 81052a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81052ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81052ae:	4a74      	ldr	r2, [pc, #464]	; (8105480 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81052b0:	430b      	orrs	r3, r1
 81052b2:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 81052b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81052b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81052bc:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 81052c0:	633b      	str	r3, [r7, #48]	; 0x30
 81052c2:	2300      	movs	r3, #0
 81052c4:	637b      	str	r3, [r7, #52]	; 0x34
 81052c6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 81052ca:	460b      	mov	r3, r1
 81052cc:	4313      	orrs	r3, r2
 81052ce:	d00a      	beq.n	81052e6 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 81052d0:	4b6b      	ldr	r3, [pc, #428]	; (8105480 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81052d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81052d4:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 81052d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81052dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 81052e0:	4a67      	ldr	r2, [pc, #412]	; (8105480 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81052e2:	430b      	orrs	r3, r1
 81052e4:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 81052e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81052ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 81052ee:	2100      	movs	r1, #0
 81052f0:	62b9      	str	r1, [r7, #40]	; 0x28
 81052f2:	f003 0301 	and.w	r3, r3, #1
 81052f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 81052f8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 81052fc:	460b      	mov	r3, r1
 81052fe:	4313      	orrs	r3, r2
 8105300:	d011      	beq.n	8105326 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8105302:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105306:	3308      	adds	r3, #8
 8105308:	2100      	movs	r1, #0
 810530a:	4618      	mov	r0, r3
 810530c:	f000 fb78 	bl	8105a00 <RCCEx_PLL2_Config>
 8105310:	4603      	mov	r3, r0
 8105312:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8105316:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810531a:	2b00      	cmp	r3, #0
 810531c:	d003      	beq.n	8105326 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810531e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8105322:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8105326:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810532a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810532e:	2100      	movs	r1, #0
 8105330:	6239      	str	r1, [r7, #32]
 8105332:	f003 0302 	and.w	r3, r3, #2
 8105336:	627b      	str	r3, [r7, #36]	; 0x24
 8105338:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 810533c:	460b      	mov	r3, r1
 810533e:	4313      	orrs	r3, r2
 8105340:	d011      	beq.n	8105366 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8105342:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105346:	3308      	adds	r3, #8
 8105348:	2101      	movs	r1, #1
 810534a:	4618      	mov	r0, r3
 810534c:	f000 fb58 	bl	8105a00 <RCCEx_PLL2_Config>
 8105350:	4603      	mov	r3, r0
 8105352:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8105356:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810535a:	2b00      	cmp	r3, #0
 810535c:	d003      	beq.n	8105366 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810535e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8105362:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8105366:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810536a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810536e:	2100      	movs	r1, #0
 8105370:	61b9      	str	r1, [r7, #24]
 8105372:	f003 0304 	and.w	r3, r3, #4
 8105376:	61fb      	str	r3, [r7, #28]
 8105378:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 810537c:	460b      	mov	r3, r1
 810537e:	4313      	orrs	r3, r2
 8105380:	d011      	beq.n	81053a6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8105382:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105386:	3308      	adds	r3, #8
 8105388:	2102      	movs	r1, #2
 810538a:	4618      	mov	r0, r3
 810538c:	f000 fb38 	bl	8105a00 <RCCEx_PLL2_Config>
 8105390:	4603      	mov	r3, r0
 8105392:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8105396:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810539a:	2b00      	cmp	r3, #0
 810539c:	d003      	beq.n	81053a6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810539e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81053a2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 81053a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81053aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 81053ae:	2100      	movs	r1, #0
 81053b0:	6139      	str	r1, [r7, #16]
 81053b2:	f003 0308 	and.w	r3, r3, #8
 81053b6:	617b      	str	r3, [r7, #20]
 81053b8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 81053bc:	460b      	mov	r3, r1
 81053be:	4313      	orrs	r3, r2
 81053c0:	d011      	beq.n	81053e6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81053c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81053c6:	3328      	adds	r3, #40	; 0x28
 81053c8:	2100      	movs	r1, #0
 81053ca:	4618      	mov	r0, r3
 81053cc:	f000 fbca 	bl	8105b64 <RCCEx_PLL3_Config>
 81053d0:	4603      	mov	r3, r0
 81053d2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 81053d6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81053da:	2b00      	cmp	r3, #0
 81053dc:	d003      	beq.n	81053e6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 81053de:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81053e2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 81053e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81053ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 81053ee:	2100      	movs	r1, #0
 81053f0:	60b9      	str	r1, [r7, #8]
 81053f2:	f003 0310 	and.w	r3, r3, #16
 81053f6:	60fb      	str	r3, [r7, #12]
 81053f8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 81053fc:	460b      	mov	r3, r1
 81053fe:	4313      	orrs	r3, r2
 8105400:	d011      	beq.n	8105426 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8105402:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105406:	3328      	adds	r3, #40	; 0x28
 8105408:	2101      	movs	r1, #1
 810540a:	4618      	mov	r0, r3
 810540c:	f000 fbaa 	bl	8105b64 <RCCEx_PLL3_Config>
 8105410:	4603      	mov	r3, r0
 8105412:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8105416:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810541a:	2b00      	cmp	r3, #0
 810541c:	d003      	beq.n	8105426 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810541e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8105422:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8105426:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810542a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810542e:	2100      	movs	r1, #0
 8105430:	6039      	str	r1, [r7, #0]
 8105432:	f003 0320 	and.w	r3, r3, #32
 8105436:	607b      	str	r3, [r7, #4]
 8105438:	e9d7 1200 	ldrd	r1, r2, [r7]
 810543c:	460b      	mov	r3, r1
 810543e:	4313      	orrs	r3, r2
 8105440:	d011      	beq.n	8105466 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8105442:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105446:	3328      	adds	r3, #40	; 0x28
 8105448:	2102      	movs	r1, #2
 810544a:	4618      	mov	r0, r3
 810544c:	f000 fb8a 	bl	8105b64 <RCCEx_PLL3_Config>
 8105450:	4603      	mov	r3, r0
 8105452:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8105456:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810545a:	2b00      	cmp	r3, #0
 810545c:	d003      	beq.n	8105466 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810545e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8105462:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 8105466:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 810546a:	2b00      	cmp	r3, #0
 810546c:	d101      	bne.n	8105472 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 810546e:	2300      	movs	r3, #0
 8105470:	e000      	b.n	8105474 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8105472:	2301      	movs	r3, #1
}
 8105474:	4618      	mov	r0, r3
 8105476:	f507 7794 	add.w	r7, r7, #296	; 0x128
 810547a:	46bd      	mov	sp, r7
 810547c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8105480:	58024400 	.word	0x58024400

08105484 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8105484:	b580      	push	{r7, lr}
 8105486:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8105488:	f7fe fd94 	bl	8103fb4 <HAL_RCC_GetHCLKFreq>
 810548c:	4602      	mov	r2, r0
 810548e:	4b06      	ldr	r3, [pc, #24]	; (81054a8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8105490:	6a1b      	ldr	r3, [r3, #32]
 8105492:	091b      	lsrs	r3, r3, #4
 8105494:	f003 0307 	and.w	r3, r3, #7
 8105498:	4904      	ldr	r1, [pc, #16]	; (81054ac <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 810549a:	5ccb      	ldrb	r3, [r1, r3]
 810549c:	f003 031f 	and.w	r3, r3, #31
 81054a0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 81054a4:	4618      	mov	r0, r3
 81054a6:	bd80      	pop	{r7, pc}
 81054a8:	58024400 	.word	0x58024400
 81054ac:	0810d228 	.word	0x0810d228

081054b0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 81054b0:	b480      	push	{r7}
 81054b2:	b089      	sub	sp, #36	; 0x24
 81054b4:	af00      	add	r7, sp, #0
 81054b6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81054b8:	4ba1      	ldr	r3, [pc, #644]	; (8105740 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81054ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81054bc:	f003 0303 	and.w	r3, r3, #3
 81054c0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 81054c2:	4b9f      	ldr	r3, [pc, #636]	; (8105740 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81054c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81054c6:	0b1b      	lsrs	r3, r3, #12
 81054c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 81054cc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 81054ce:	4b9c      	ldr	r3, [pc, #624]	; (8105740 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81054d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81054d2:	091b      	lsrs	r3, r3, #4
 81054d4:	f003 0301 	and.w	r3, r3, #1
 81054d8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 81054da:	4b99      	ldr	r3, [pc, #612]	; (8105740 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81054dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81054de:	08db      	lsrs	r3, r3, #3
 81054e0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81054e4:	693a      	ldr	r2, [r7, #16]
 81054e6:	fb02 f303 	mul.w	r3, r2, r3
 81054ea:	ee07 3a90 	vmov	s15, r3
 81054ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81054f2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 81054f6:	697b      	ldr	r3, [r7, #20]
 81054f8:	2b00      	cmp	r3, #0
 81054fa:	f000 8111 	beq.w	8105720 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 81054fe:	69bb      	ldr	r3, [r7, #24]
 8105500:	2b02      	cmp	r3, #2
 8105502:	f000 8083 	beq.w	810560c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8105506:	69bb      	ldr	r3, [r7, #24]
 8105508:	2b02      	cmp	r3, #2
 810550a:	f200 80a1 	bhi.w	8105650 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 810550e:	69bb      	ldr	r3, [r7, #24]
 8105510:	2b00      	cmp	r3, #0
 8105512:	d003      	beq.n	810551c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8105514:	69bb      	ldr	r3, [r7, #24]
 8105516:	2b01      	cmp	r3, #1
 8105518:	d056      	beq.n	81055c8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 810551a:	e099      	b.n	8105650 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810551c:	4b88      	ldr	r3, [pc, #544]	; (8105740 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810551e:	681b      	ldr	r3, [r3, #0]
 8105520:	f003 0320 	and.w	r3, r3, #32
 8105524:	2b00      	cmp	r3, #0
 8105526:	d02d      	beq.n	8105584 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8105528:	4b85      	ldr	r3, [pc, #532]	; (8105740 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810552a:	681b      	ldr	r3, [r3, #0]
 810552c:	08db      	lsrs	r3, r3, #3
 810552e:	f003 0303 	and.w	r3, r3, #3
 8105532:	4a84      	ldr	r2, [pc, #528]	; (8105744 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8105534:	fa22 f303 	lsr.w	r3, r2, r3
 8105538:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 810553a:	68bb      	ldr	r3, [r7, #8]
 810553c:	ee07 3a90 	vmov	s15, r3
 8105540:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105544:	697b      	ldr	r3, [r7, #20]
 8105546:	ee07 3a90 	vmov	s15, r3
 810554a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810554e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105552:	4b7b      	ldr	r3, [pc, #492]	; (8105740 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105554:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105556:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810555a:	ee07 3a90 	vmov	s15, r3
 810555e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105562:	ed97 6a03 	vldr	s12, [r7, #12]
 8105566:	eddf 5a78 	vldr	s11, [pc, #480]	; 8105748 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810556a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810556e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105572:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105576:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810557a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810557e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8105582:	e087      	b.n	8105694 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8105584:	697b      	ldr	r3, [r7, #20]
 8105586:	ee07 3a90 	vmov	s15, r3
 810558a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810558e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 810574c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8105592:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105596:	4b6a      	ldr	r3, [pc, #424]	; (8105740 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105598:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810559a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810559e:	ee07 3a90 	vmov	s15, r3
 81055a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81055a6:	ed97 6a03 	vldr	s12, [r7, #12]
 81055aa:	eddf 5a67 	vldr	s11, [pc, #412]	; 8105748 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81055ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81055b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81055b6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81055ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81055be:	ee67 7a27 	vmul.f32	s15, s14, s15
 81055c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81055c6:	e065      	b.n	8105694 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 81055c8:	697b      	ldr	r3, [r7, #20]
 81055ca:	ee07 3a90 	vmov	s15, r3
 81055ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81055d2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8105750 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 81055d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81055da:	4b59      	ldr	r3, [pc, #356]	; (8105740 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81055dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81055de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81055e2:	ee07 3a90 	vmov	s15, r3
 81055e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81055ea:	ed97 6a03 	vldr	s12, [r7, #12]
 81055ee:	eddf 5a56 	vldr	s11, [pc, #344]	; 8105748 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81055f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81055f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81055fa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81055fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105602:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105606:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810560a:	e043      	b.n	8105694 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 810560c:	697b      	ldr	r3, [r7, #20]
 810560e:	ee07 3a90 	vmov	s15, r3
 8105612:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105616:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8105754 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 810561a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810561e:	4b48      	ldr	r3, [pc, #288]	; (8105740 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105620:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105622:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105626:	ee07 3a90 	vmov	s15, r3
 810562a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810562e:	ed97 6a03 	vldr	s12, [r7, #12]
 8105632:	eddf 5a45 	vldr	s11, [pc, #276]	; 8105748 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8105636:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810563a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810563e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105642:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105646:	ee67 7a27 	vmul.f32	s15, s14, s15
 810564a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810564e:	e021      	b.n	8105694 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8105650:	697b      	ldr	r3, [r7, #20]
 8105652:	ee07 3a90 	vmov	s15, r3
 8105656:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810565a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8105750 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 810565e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105662:	4b37      	ldr	r3, [pc, #220]	; (8105740 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105664:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105666:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810566a:	ee07 3a90 	vmov	s15, r3
 810566e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105672:	ed97 6a03 	vldr	s12, [r7, #12]
 8105676:	eddf 5a34 	vldr	s11, [pc, #208]	; 8105748 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810567a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810567e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105682:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105686:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810568a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810568e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8105692:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8105694:	4b2a      	ldr	r3, [pc, #168]	; (8105740 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105696:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105698:	0a5b      	lsrs	r3, r3, #9
 810569a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 810569e:	ee07 3a90 	vmov	s15, r3
 81056a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81056a6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81056aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 81056ae:	edd7 6a07 	vldr	s13, [r7, #28]
 81056b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81056b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81056ba:	ee17 2a90 	vmov	r2, s15
 81056be:	687b      	ldr	r3, [r7, #4]
 81056c0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 81056c2:	4b1f      	ldr	r3, [pc, #124]	; (8105740 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81056c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81056c6:	0c1b      	lsrs	r3, r3, #16
 81056c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81056cc:	ee07 3a90 	vmov	s15, r3
 81056d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81056d4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81056d8:	ee37 7a87 	vadd.f32	s14, s15, s14
 81056dc:	edd7 6a07 	vldr	s13, [r7, #28]
 81056e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81056e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81056e8:	ee17 2a90 	vmov	r2, s15
 81056ec:	687b      	ldr	r3, [r7, #4]
 81056ee:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 81056f0:	4b13      	ldr	r3, [pc, #76]	; (8105740 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81056f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81056f4:	0e1b      	lsrs	r3, r3, #24
 81056f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81056fa:	ee07 3a90 	vmov	s15, r3
 81056fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105702:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105706:	ee37 7a87 	vadd.f32	s14, s15, s14
 810570a:	edd7 6a07 	vldr	s13, [r7, #28]
 810570e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105712:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105716:	ee17 2a90 	vmov	r2, s15
 810571a:	687b      	ldr	r3, [r7, #4]
 810571c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 810571e:	e008      	b.n	8105732 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8105720:	687b      	ldr	r3, [r7, #4]
 8105722:	2200      	movs	r2, #0
 8105724:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8105726:	687b      	ldr	r3, [r7, #4]
 8105728:	2200      	movs	r2, #0
 810572a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 810572c:	687b      	ldr	r3, [r7, #4]
 810572e:	2200      	movs	r2, #0
 8105730:	609a      	str	r2, [r3, #8]
}
 8105732:	bf00      	nop
 8105734:	3724      	adds	r7, #36	; 0x24
 8105736:	46bd      	mov	sp, r7
 8105738:	f85d 7b04 	ldr.w	r7, [sp], #4
 810573c:	4770      	bx	lr
 810573e:	bf00      	nop
 8105740:	58024400 	.word	0x58024400
 8105744:	03d09000 	.word	0x03d09000
 8105748:	46000000 	.word	0x46000000
 810574c:	4c742400 	.word	0x4c742400
 8105750:	4a742400 	.word	0x4a742400
 8105754:	4af42400 	.word	0x4af42400

08105758 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8105758:	b480      	push	{r7}
 810575a:	b089      	sub	sp, #36	; 0x24
 810575c:	af00      	add	r7, sp, #0
 810575e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8105760:	4ba1      	ldr	r3, [pc, #644]	; (81059e8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105762:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105764:	f003 0303 	and.w	r3, r3, #3
 8105768:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 810576a:	4b9f      	ldr	r3, [pc, #636]	; (81059e8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810576c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810576e:	0d1b      	lsrs	r3, r3, #20
 8105770:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8105774:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8105776:	4b9c      	ldr	r3, [pc, #624]	; (81059e8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810577a:	0a1b      	lsrs	r3, r3, #8
 810577c:	f003 0301 	and.w	r3, r3, #1
 8105780:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8105782:	4b99      	ldr	r3, [pc, #612]	; (81059e8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8105786:	08db      	lsrs	r3, r3, #3
 8105788:	f3c3 030c 	ubfx	r3, r3, #0, #13
 810578c:	693a      	ldr	r2, [r7, #16]
 810578e:	fb02 f303 	mul.w	r3, r2, r3
 8105792:	ee07 3a90 	vmov	s15, r3
 8105796:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810579a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 810579e:	697b      	ldr	r3, [r7, #20]
 81057a0:	2b00      	cmp	r3, #0
 81057a2:	f000 8111 	beq.w	81059c8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 81057a6:	69bb      	ldr	r3, [r7, #24]
 81057a8:	2b02      	cmp	r3, #2
 81057aa:	f000 8083 	beq.w	81058b4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 81057ae:	69bb      	ldr	r3, [r7, #24]
 81057b0:	2b02      	cmp	r3, #2
 81057b2:	f200 80a1 	bhi.w	81058f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 81057b6:	69bb      	ldr	r3, [r7, #24]
 81057b8:	2b00      	cmp	r3, #0
 81057ba:	d003      	beq.n	81057c4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 81057bc:	69bb      	ldr	r3, [r7, #24]
 81057be:	2b01      	cmp	r3, #1
 81057c0:	d056      	beq.n	8105870 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 81057c2:	e099      	b.n	81058f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81057c4:	4b88      	ldr	r3, [pc, #544]	; (81059e8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81057c6:	681b      	ldr	r3, [r3, #0]
 81057c8:	f003 0320 	and.w	r3, r3, #32
 81057cc:	2b00      	cmp	r3, #0
 81057ce:	d02d      	beq.n	810582c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81057d0:	4b85      	ldr	r3, [pc, #532]	; (81059e8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81057d2:	681b      	ldr	r3, [r3, #0]
 81057d4:	08db      	lsrs	r3, r3, #3
 81057d6:	f003 0303 	and.w	r3, r3, #3
 81057da:	4a84      	ldr	r2, [pc, #528]	; (81059ec <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 81057dc:	fa22 f303 	lsr.w	r3, r2, r3
 81057e0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81057e2:	68bb      	ldr	r3, [r7, #8]
 81057e4:	ee07 3a90 	vmov	s15, r3
 81057e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81057ec:	697b      	ldr	r3, [r7, #20]
 81057ee:	ee07 3a90 	vmov	s15, r3
 81057f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81057f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81057fa:	4b7b      	ldr	r3, [pc, #492]	; (81059e8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81057fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81057fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105802:	ee07 3a90 	vmov	s15, r3
 8105806:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810580a:	ed97 6a03 	vldr	s12, [r7, #12]
 810580e:	eddf 5a78 	vldr	s11, [pc, #480]	; 81059f0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105812:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105816:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810581a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810581e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105822:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105826:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 810582a:	e087      	b.n	810593c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 810582c:	697b      	ldr	r3, [r7, #20]
 810582e:	ee07 3a90 	vmov	s15, r3
 8105832:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105836:	eddf 6a6f 	vldr	s13, [pc, #444]	; 81059f4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 810583a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810583e:	4b6a      	ldr	r3, [pc, #424]	; (81059e8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105842:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105846:	ee07 3a90 	vmov	s15, r3
 810584a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810584e:	ed97 6a03 	vldr	s12, [r7, #12]
 8105852:	eddf 5a67 	vldr	s11, [pc, #412]	; 81059f0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105856:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810585a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810585e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105862:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105866:	ee67 7a27 	vmul.f32	s15, s14, s15
 810586a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810586e:	e065      	b.n	810593c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8105870:	697b      	ldr	r3, [r7, #20]
 8105872:	ee07 3a90 	vmov	s15, r3
 8105876:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810587a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 81059f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 810587e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105882:	4b59      	ldr	r3, [pc, #356]	; (81059e8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105886:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810588a:	ee07 3a90 	vmov	s15, r3
 810588e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105892:	ed97 6a03 	vldr	s12, [r7, #12]
 8105896:	eddf 5a56 	vldr	s11, [pc, #344]	; 81059f0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810589a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810589e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81058a2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81058a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81058aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 81058ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81058b2:	e043      	b.n	810593c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81058b4:	697b      	ldr	r3, [r7, #20]
 81058b6:	ee07 3a90 	vmov	s15, r3
 81058ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81058be:	eddf 6a4f 	vldr	s13, [pc, #316]	; 81059fc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 81058c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81058c6:	4b48      	ldr	r3, [pc, #288]	; (81059e8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81058c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81058ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81058ce:	ee07 3a90 	vmov	s15, r3
 81058d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81058d6:	ed97 6a03 	vldr	s12, [r7, #12]
 81058da:	eddf 5a45 	vldr	s11, [pc, #276]	; 81059f0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 81058de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81058e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81058e6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81058ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81058ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 81058f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81058f6:	e021      	b.n	810593c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81058f8:	697b      	ldr	r3, [r7, #20]
 81058fa:	ee07 3a90 	vmov	s15, r3
 81058fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105902:	eddf 6a3d 	vldr	s13, [pc, #244]	; 81059f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8105906:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810590a:	4b37      	ldr	r3, [pc, #220]	; (81059e8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810590c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810590e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105912:	ee07 3a90 	vmov	s15, r3
 8105916:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810591a:	ed97 6a03 	vldr	s12, [r7, #12]
 810591e:	eddf 5a34 	vldr	s11, [pc, #208]	; 81059f0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105922:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105926:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810592a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810592e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105932:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105936:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810593a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 810593c:	4b2a      	ldr	r3, [pc, #168]	; (81059e8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810593e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105940:	0a5b      	lsrs	r3, r3, #9
 8105942:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105946:	ee07 3a90 	vmov	s15, r3
 810594a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810594e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105952:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105956:	edd7 6a07 	vldr	s13, [r7, #28]
 810595a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810595e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105962:	ee17 2a90 	vmov	r2, s15
 8105966:	687b      	ldr	r3, [r7, #4]
 8105968:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 810596a:	4b1f      	ldr	r3, [pc, #124]	; (81059e8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810596c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810596e:	0c1b      	lsrs	r3, r3, #16
 8105970:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105974:	ee07 3a90 	vmov	s15, r3
 8105978:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810597c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105980:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105984:	edd7 6a07 	vldr	s13, [r7, #28]
 8105988:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810598c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105990:	ee17 2a90 	vmov	r2, s15
 8105994:	687b      	ldr	r3, [r7, #4]
 8105996:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8105998:	4b13      	ldr	r3, [pc, #76]	; (81059e8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810599a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810599c:	0e1b      	lsrs	r3, r3, #24
 810599e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81059a2:	ee07 3a90 	vmov	s15, r3
 81059a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81059aa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81059ae:	ee37 7a87 	vadd.f32	s14, s15, s14
 81059b2:	edd7 6a07 	vldr	s13, [r7, #28]
 81059b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81059ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81059be:	ee17 2a90 	vmov	r2, s15
 81059c2:	687b      	ldr	r3, [r7, #4]
 81059c4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 81059c6:	e008      	b.n	81059da <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 81059c8:	687b      	ldr	r3, [r7, #4]
 81059ca:	2200      	movs	r2, #0
 81059cc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 81059ce:	687b      	ldr	r3, [r7, #4]
 81059d0:	2200      	movs	r2, #0
 81059d2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 81059d4:	687b      	ldr	r3, [r7, #4]
 81059d6:	2200      	movs	r2, #0
 81059d8:	609a      	str	r2, [r3, #8]
}
 81059da:	bf00      	nop
 81059dc:	3724      	adds	r7, #36	; 0x24
 81059de:	46bd      	mov	sp, r7
 81059e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81059e4:	4770      	bx	lr
 81059e6:	bf00      	nop
 81059e8:	58024400 	.word	0x58024400
 81059ec:	03d09000 	.word	0x03d09000
 81059f0:	46000000 	.word	0x46000000
 81059f4:	4c742400 	.word	0x4c742400
 81059f8:	4a742400 	.word	0x4a742400
 81059fc:	4af42400 	.word	0x4af42400

08105a00 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8105a00:	b580      	push	{r7, lr}
 8105a02:	b084      	sub	sp, #16
 8105a04:	af00      	add	r7, sp, #0
 8105a06:	6078      	str	r0, [r7, #4]
 8105a08:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8105a0a:	2300      	movs	r3, #0
 8105a0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8105a0e:	4b54      	ldr	r3, [pc, #336]	; (8105b60 <RCCEx_PLL2_Config+0x160>)
 8105a10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105a12:	f003 0303 	and.w	r3, r3, #3
 8105a16:	2b03      	cmp	r3, #3
 8105a18:	d101      	bne.n	8105a1e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8105a1a:	2301      	movs	r3, #1
 8105a1c:	e09b      	b.n	8105b56 <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8105a1e:	4b50      	ldr	r3, [pc, #320]	; (8105b60 <RCCEx_PLL2_Config+0x160>)
 8105a20:	681b      	ldr	r3, [r3, #0]
 8105a22:	4a4f      	ldr	r2, [pc, #316]	; (8105b60 <RCCEx_PLL2_Config+0x160>)
 8105a24:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8105a28:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8105a2a:	f7fc fee7 	bl	81027fc <HAL_GetTick>
 8105a2e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8105a30:	e008      	b.n	8105a44 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8105a32:	f7fc fee3 	bl	81027fc <HAL_GetTick>
 8105a36:	4602      	mov	r2, r0
 8105a38:	68bb      	ldr	r3, [r7, #8]
 8105a3a:	1ad3      	subs	r3, r2, r3
 8105a3c:	2b02      	cmp	r3, #2
 8105a3e:	d901      	bls.n	8105a44 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8105a40:	2303      	movs	r3, #3
 8105a42:	e088      	b.n	8105b56 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8105a44:	4b46      	ldr	r3, [pc, #280]	; (8105b60 <RCCEx_PLL2_Config+0x160>)
 8105a46:	681b      	ldr	r3, [r3, #0]
 8105a48:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8105a4c:	2b00      	cmp	r3, #0
 8105a4e:	d1f0      	bne.n	8105a32 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8105a50:	4b43      	ldr	r3, [pc, #268]	; (8105b60 <RCCEx_PLL2_Config+0x160>)
 8105a52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105a54:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8105a58:	687b      	ldr	r3, [r7, #4]
 8105a5a:	681b      	ldr	r3, [r3, #0]
 8105a5c:	031b      	lsls	r3, r3, #12
 8105a5e:	4940      	ldr	r1, [pc, #256]	; (8105b60 <RCCEx_PLL2_Config+0x160>)
 8105a60:	4313      	orrs	r3, r2
 8105a62:	628b      	str	r3, [r1, #40]	; 0x28
 8105a64:	687b      	ldr	r3, [r7, #4]
 8105a66:	685b      	ldr	r3, [r3, #4]
 8105a68:	3b01      	subs	r3, #1
 8105a6a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8105a6e:	687b      	ldr	r3, [r7, #4]
 8105a70:	689b      	ldr	r3, [r3, #8]
 8105a72:	3b01      	subs	r3, #1
 8105a74:	025b      	lsls	r3, r3, #9
 8105a76:	b29b      	uxth	r3, r3
 8105a78:	431a      	orrs	r2, r3
 8105a7a:	687b      	ldr	r3, [r7, #4]
 8105a7c:	68db      	ldr	r3, [r3, #12]
 8105a7e:	3b01      	subs	r3, #1
 8105a80:	041b      	lsls	r3, r3, #16
 8105a82:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8105a86:	431a      	orrs	r2, r3
 8105a88:	687b      	ldr	r3, [r7, #4]
 8105a8a:	691b      	ldr	r3, [r3, #16]
 8105a8c:	3b01      	subs	r3, #1
 8105a8e:	061b      	lsls	r3, r3, #24
 8105a90:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8105a94:	4932      	ldr	r1, [pc, #200]	; (8105b60 <RCCEx_PLL2_Config+0x160>)
 8105a96:	4313      	orrs	r3, r2
 8105a98:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8105a9a:	4b31      	ldr	r3, [pc, #196]	; (8105b60 <RCCEx_PLL2_Config+0x160>)
 8105a9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105a9e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8105aa2:	687b      	ldr	r3, [r7, #4]
 8105aa4:	695b      	ldr	r3, [r3, #20]
 8105aa6:	492e      	ldr	r1, [pc, #184]	; (8105b60 <RCCEx_PLL2_Config+0x160>)
 8105aa8:	4313      	orrs	r3, r2
 8105aaa:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8105aac:	4b2c      	ldr	r3, [pc, #176]	; (8105b60 <RCCEx_PLL2_Config+0x160>)
 8105aae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105ab0:	f023 0220 	bic.w	r2, r3, #32
 8105ab4:	687b      	ldr	r3, [r7, #4]
 8105ab6:	699b      	ldr	r3, [r3, #24]
 8105ab8:	4929      	ldr	r1, [pc, #164]	; (8105b60 <RCCEx_PLL2_Config+0x160>)
 8105aba:	4313      	orrs	r3, r2
 8105abc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8105abe:	4b28      	ldr	r3, [pc, #160]	; (8105b60 <RCCEx_PLL2_Config+0x160>)
 8105ac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105ac2:	4a27      	ldr	r2, [pc, #156]	; (8105b60 <RCCEx_PLL2_Config+0x160>)
 8105ac4:	f023 0310 	bic.w	r3, r3, #16
 8105ac8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8105aca:	4b25      	ldr	r3, [pc, #148]	; (8105b60 <RCCEx_PLL2_Config+0x160>)
 8105acc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8105ace:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8105ad2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8105ad6:	687a      	ldr	r2, [r7, #4]
 8105ad8:	69d2      	ldr	r2, [r2, #28]
 8105ada:	00d2      	lsls	r2, r2, #3
 8105adc:	4920      	ldr	r1, [pc, #128]	; (8105b60 <RCCEx_PLL2_Config+0x160>)
 8105ade:	4313      	orrs	r3, r2
 8105ae0:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8105ae2:	4b1f      	ldr	r3, [pc, #124]	; (8105b60 <RCCEx_PLL2_Config+0x160>)
 8105ae4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105ae6:	4a1e      	ldr	r2, [pc, #120]	; (8105b60 <RCCEx_PLL2_Config+0x160>)
 8105ae8:	f043 0310 	orr.w	r3, r3, #16
 8105aec:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8105aee:	683b      	ldr	r3, [r7, #0]
 8105af0:	2b00      	cmp	r3, #0
 8105af2:	d106      	bne.n	8105b02 <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8105af4:	4b1a      	ldr	r3, [pc, #104]	; (8105b60 <RCCEx_PLL2_Config+0x160>)
 8105af6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105af8:	4a19      	ldr	r2, [pc, #100]	; (8105b60 <RCCEx_PLL2_Config+0x160>)
 8105afa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8105afe:	62d3      	str	r3, [r2, #44]	; 0x2c
 8105b00:	e00f      	b.n	8105b22 <RCCEx_PLL2_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8105b02:	683b      	ldr	r3, [r7, #0]
 8105b04:	2b01      	cmp	r3, #1
 8105b06:	d106      	bne.n	8105b16 <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8105b08:	4b15      	ldr	r3, [pc, #84]	; (8105b60 <RCCEx_PLL2_Config+0x160>)
 8105b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105b0c:	4a14      	ldr	r2, [pc, #80]	; (8105b60 <RCCEx_PLL2_Config+0x160>)
 8105b0e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8105b12:	62d3      	str	r3, [r2, #44]	; 0x2c
 8105b14:	e005      	b.n	8105b22 <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8105b16:	4b12      	ldr	r3, [pc, #72]	; (8105b60 <RCCEx_PLL2_Config+0x160>)
 8105b18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105b1a:	4a11      	ldr	r2, [pc, #68]	; (8105b60 <RCCEx_PLL2_Config+0x160>)
 8105b1c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8105b20:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8105b22:	4b0f      	ldr	r3, [pc, #60]	; (8105b60 <RCCEx_PLL2_Config+0x160>)
 8105b24:	681b      	ldr	r3, [r3, #0]
 8105b26:	4a0e      	ldr	r2, [pc, #56]	; (8105b60 <RCCEx_PLL2_Config+0x160>)
 8105b28:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8105b2c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8105b2e:	f7fc fe65 	bl	81027fc <HAL_GetTick>
 8105b32:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8105b34:	e008      	b.n	8105b48 <RCCEx_PLL2_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8105b36:	f7fc fe61 	bl	81027fc <HAL_GetTick>
 8105b3a:	4602      	mov	r2, r0
 8105b3c:	68bb      	ldr	r3, [r7, #8]
 8105b3e:	1ad3      	subs	r3, r2, r3
 8105b40:	2b02      	cmp	r3, #2
 8105b42:	d901      	bls.n	8105b48 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 8105b44:	2303      	movs	r3, #3
 8105b46:	e006      	b.n	8105b56 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8105b48:	4b05      	ldr	r3, [pc, #20]	; (8105b60 <RCCEx_PLL2_Config+0x160>)
 8105b4a:	681b      	ldr	r3, [r3, #0]
 8105b4c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8105b50:	2b00      	cmp	r3, #0
 8105b52:	d0f0      	beq.n	8105b36 <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 8105b54:	7bfb      	ldrb	r3, [r7, #15]
}
 8105b56:	4618      	mov	r0, r3
 8105b58:	3710      	adds	r7, #16
 8105b5a:	46bd      	mov	sp, r7
 8105b5c:	bd80      	pop	{r7, pc}
 8105b5e:	bf00      	nop
 8105b60:	58024400 	.word	0x58024400

08105b64 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8105b64:	b580      	push	{r7, lr}
 8105b66:	b084      	sub	sp, #16
 8105b68:	af00      	add	r7, sp, #0
 8105b6a:	6078      	str	r0, [r7, #4]
 8105b6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8105b6e:	2300      	movs	r3, #0
 8105b70:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8105b72:	4b54      	ldr	r3, [pc, #336]	; (8105cc4 <RCCEx_PLL3_Config+0x160>)
 8105b74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105b76:	f003 0303 	and.w	r3, r3, #3
 8105b7a:	2b03      	cmp	r3, #3
 8105b7c:	d101      	bne.n	8105b82 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8105b7e:	2301      	movs	r3, #1
 8105b80:	e09b      	b.n	8105cba <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8105b82:	4b50      	ldr	r3, [pc, #320]	; (8105cc4 <RCCEx_PLL3_Config+0x160>)
 8105b84:	681b      	ldr	r3, [r3, #0]
 8105b86:	4a4f      	ldr	r2, [pc, #316]	; (8105cc4 <RCCEx_PLL3_Config+0x160>)
 8105b88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8105b8c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8105b8e:	f7fc fe35 	bl	81027fc <HAL_GetTick>
 8105b92:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8105b94:	e008      	b.n	8105ba8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8105b96:	f7fc fe31 	bl	81027fc <HAL_GetTick>
 8105b9a:	4602      	mov	r2, r0
 8105b9c:	68bb      	ldr	r3, [r7, #8]
 8105b9e:	1ad3      	subs	r3, r2, r3
 8105ba0:	2b02      	cmp	r3, #2
 8105ba2:	d901      	bls.n	8105ba8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8105ba4:	2303      	movs	r3, #3
 8105ba6:	e088      	b.n	8105cba <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8105ba8:	4b46      	ldr	r3, [pc, #280]	; (8105cc4 <RCCEx_PLL3_Config+0x160>)
 8105baa:	681b      	ldr	r3, [r3, #0]
 8105bac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8105bb0:	2b00      	cmp	r3, #0
 8105bb2:	d1f0      	bne.n	8105b96 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8105bb4:	4b43      	ldr	r3, [pc, #268]	; (8105cc4 <RCCEx_PLL3_Config+0x160>)
 8105bb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105bb8:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8105bbc:	687b      	ldr	r3, [r7, #4]
 8105bbe:	681b      	ldr	r3, [r3, #0]
 8105bc0:	051b      	lsls	r3, r3, #20
 8105bc2:	4940      	ldr	r1, [pc, #256]	; (8105cc4 <RCCEx_PLL3_Config+0x160>)
 8105bc4:	4313      	orrs	r3, r2
 8105bc6:	628b      	str	r3, [r1, #40]	; 0x28
 8105bc8:	687b      	ldr	r3, [r7, #4]
 8105bca:	685b      	ldr	r3, [r3, #4]
 8105bcc:	3b01      	subs	r3, #1
 8105bce:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8105bd2:	687b      	ldr	r3, [r7, #4]
 8105bd4:	689b      	ldr	r3, [r3, #8]
 8105bd6:	3b01      	subs	r3, #1
 8105bd8:	025b      	lsls	r3, r3, #9
 8105bda:	b29b      	uxth	r3, r3
 8105bdc:	431a      	orrs	r2, r3
 8105bde:	687b      	ldr	r3, [r7, #4]
 8105be0:	68db      	ldr	r3, [r3, #12]
 8105be2:	3b01      	subs	r3, #1
 8105be4:	041b      	lsls	r3, r3, #16
 8105be6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8105bea:	431a      	orrs	r2, r3
 8105bec:	687b      	ldr	r3, [r7, #4]
 8105bee:	691b      	ldr	r3, [r3, #16]
 8105bf0:	3b01      	subs	r3, #1
 8105bf2:	061b      	lsls	r3, r3, #24
 8105bf4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8105bf8:	4932      	ldr	r1, [pc, #200]	; (8105cc4 <RCCEx_PLL3_Config+0x160>)
 8105bfa:	4313      	orrs	r3, r2
 8105bfc:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8105bfe:	4b31      	ldr	r3, [pc, #196]	; (8105cc4 <RCCEx_PLL3_Config+0x160>)
 8105c00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105c02:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8105c06:	687b      	ldr	r3, [r7, #4]
 8105c08:	695b      	ldr	r3, [r3, #20]
 8105c0a:	492e      	ldr	r1, [pc, #184]	; (8105cc4 <RCCEx_PLL3_Config+0x160>)
 8105c0c:	4313      	orrs	r3, r2
 8105c0e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8105c10:	4b2c      	ldr	r3, [pc, #176]	; (8105cc4 <RCCEx_PLL3_Config+0x160>)
 8105c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105c14:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8105c18:	687b      	ldr	r3, [r7, #4]
 8105c1a:	699b      	ldr	r3, [r3, #24]
 8105c1c:	4929      	ldr	r1, [pc, #164]	; (8105cc4 <RCCEx_PLL3_Config+0x160>)
 8105c1e:	4313      	orrs	r3, r2
 8105c20:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8105c22:	4b28      	ldr	r3, [pc, #160]	; (8105cc4 <RCCEx_PLL3_Config+0x160>)
 8105c24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105c26:	4a27      	ldr	r2, [pc, #156]	; (8105cc4 <RCCEx_PLL3_Config+0x160>)
 8105c28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8105c2c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8105c2e:	4b25      	ldr	r3, [pc, #148]	; (8105cc4 <RCCEx_PLL3_Config+0x160>)
 8105c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8105c32:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8105c36:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8105c3a:	687a      	ldr	r2, [r7, #4]
 8105c3c:	69d2      	ldr	r2, [r2, #28]
 8105c3e:	00d2      	lsls	r2, r2, #3
 8105c40:	4920      	ldr	r1, [pc, #128]	; (8105cc4 <RCCEx_PLL3_Config+0x160>)
 8105c42:	4313      	orrs	r3, r2
 8105c44:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8105c46:	4b1f      	ldr	r3, [pc, #124]	; (8105cc4 <RCCEx_PLL3_Config+0x160>)
 8105c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105c4a:	4a1e      	ldr	r2, [pc, #120]	; (8105cc4 <RCCEx_PLL3_Config+0x160>)
 8105c4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8105c50:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8105c52:	683b      	ldr	r3, [r7, #0]
 8105c54:	2b00      	cmp	r3, #0
 8105c56:	d106      	bne.n	8105c66 <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8105c58:	4b1a      	ldr	r3, [pc, #104]	; (8105cc4 <RCCEx_PLL3_Config+0x160>)
 8105c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105c5c:	4a19      	ldr	r2, [pc, #100]	; (8105cc4 <RCCEx_PLL3_Config+0x160>)
 8105c5e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8105c62:	62d3      	str	r3, [r2, #44]	; 0x2c
 8105c64:	e00f      	b.n	8105c86 <RCCEx_PLL3_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8105c66:	683b      	ldr	r3, [r7, #0]
 8105c68:	2b01      	cmp	r3, #1
 8105c6a:	d106      	bne.n	8105c7a <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8105c6c:	4b15      	ldr	r3, [pc, #84]	; (8105cc4 <RCCEx_PLL3_Config+0x160>)
 8105c6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105c70:	4a14      	ldr	r2, [pc, #80]	; (8105cc4 <RCCEx_PLL3_Config+0x160>)
 8105c72:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8105c76:	62d3      	str	r3, [r2, #44]	; 0x2c
 8105c78:	e005      	b.n	8105c86 <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8105c7a:	4b12      	ldr	r3, [pc, #72]	; (8105cc4 <RCCEx_PLL3_Config+0x160>)
 8105c7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105c7e:	4a11      	ldr	r2, [pc, #68]	; (8105cc4 <RCCEx_PLL3_Config+0x160>)
 8105c80:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8105c84:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8105c86:	4b0f      	ldr	r3, [pc, #60]	; (8105cc4 <RCCEx_PLL3_Config+0x160>)
 8105c88:	681b      	ldr	r3, [r3, #0]
 8105c8a:	4a0e      	ldr	r2, [pc, #56]	; (8105cc4 <RCCEx_PLL3_Config+0x160>)
 8105c8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8105c90:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8105c92:	f7fc fdb3 	bl	81027fc <HAL_GetTick>
 8105c96:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8105c98:	e008      	b.n	8105cac <RCCEx_PLL3_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8105c9a:	f7fc fdaf 	bl	81027fc <HAL_GetTick>
 8105c9e:	4602      	mov	r2, r0
 8105ca0:	68bb      	ldr	r3, [r7, #8]
 8105ca2:	1ad3      	subs	r3, r2, r3
 8105ca4:	2b02      	cmp	r3, #2
 8105ca6:	d901      	bls.n	8105cac <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 8105ca8:	2303      	movs	r3, #3
 8105caa:	e006      	b.n	8105cba <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8105cac:	4b05      	ldr	r3, [pc, #20]	; (8105cc4 <RCCEx_PLL3_Config+0x160>)
 8105cae:	681b      	ldr	r3, [r3, #0]
 8105cb0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8105cb4:	2b00      	cmp	r3, #0
 8105cb6:	d0f0      	beq.n	8105c9a <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 8105cb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8105cba:	4618      	mov	r0, r3
 8105cbc:	3710      	adds	r7, #16
 8105cbe:	46bd      	mov	sp, r7
 8105cc0:	bd80      	pop	{r7, pc}
 8105cc2:	bf00      	nop
 8105cc4:	58024400 	.word	0x58024400

08105cc8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8105cc8:	b580      	push	{r7, lr}
 8105cca:	b082      	sub	sp, #8
 8105ccc:	af00      	add	r7, sp, #0
 8105cce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8105cd0:	687b      	ldr	r3, [r7, #4]
 8105cd2:	2b00      	cmp	r3, #0
 8105cd4:	d101      	bne.n	8105cda <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8105cd6:	2301      	movs	r3, #1
 8105cd8:	e049      	b.n	8105d6e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8105cda:	687b      	ldr	r3, [r7, #4]
 8105cdc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8105ce0:	b2db      	uxtb	r3, r3
 8105ce2:	2b00      	cmp	r3, #0
 8105ce4:	d106      	bne.n	8105cf4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8105ce6:	687b      	ldr	r3, [r7, #4]
 8105ce8:	2200      	movs	r2, #0
 8105cea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8105cee:	6878      	ldr	r0, [r7, #4]
 8105cf0:	f7fc fad4 	bl	810229c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8105cf4:	687b      	ldr	r3, [r7, #4]
 8105cf6:	2202      	movs	r2, #2
 8105cf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8105cfc:	687b      	ldr	r3, [r7, #4]
 8105cfe:	681a      	ldr	r2, [r3, #0]
 8105d00:	687b      	ldr	r3, [r7, #4]
 8105d02:	3304      	adds	r3, #4
 8105d04:	4619      	mov	r1, r3
 8105d06:	4610      	mov	r0, r2
 8105d08:	f000 fd72 	bl	81067f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8105d0c:	687b      	ldr	r3, [r7, #4]
 8105d0e:	2201      	movs	r2, #1
 8105d10:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8105d14:	687b      	ldr	r3, [r7, #4]
 8105d16:	2201      	movs	r2, #1
 8105d18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8105d1c:	687b      	ldr	r3, [r7, #4]
 8105d1e:	2201      	movs	r2, #1
 8105d20:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8105d24:	687b      	ldr	r3, [r7, #4]
 8105d26:	2201      	movs	r2, #1
 8105d28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8105d2c:	687b      	ldr	r3, [r7, #4]
 8105d2e:	2201      	movs	r2, #1
 8105d30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8105d34:	687b      	ldr	r3, [r7, #4]
 8105d36:	2201      	movs	r2, #1
 8105d38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8105d3c:	687b      	ldr	r3, [r7, #4]
 8105d3e:	2201      	movs	r2, #1
 8105d40:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8105d44:	687b      	ldr	r3, [r7, #4]
 8105d46:	2201      	movs	r2, #1
 8105d48:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8105d4c:	687b      	ldr	r3, [r7, #4]
 8105d4e:	2201      	movs	r2, #1
 8105d50:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8105d54:	687b      	ldr	r3, [r7, #4]
 8105d56:	2201      	movs	r2, #1
 8105d58:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8105d5c:	687b      	ldr	r3, [r7, #4]
 8105d5e:	2201      	movs	r2, #1
 8105d60:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8105d64:	687b      	ldr	r3, [r7, #4]
 8105d66:	2201      	movs	r2, #1
 8105d68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8105d6c:	2300      	movs	r3, #0
}
 8105d6e:	4618      	mov	r0, r3
 8105d70:	3708      	adds	r7, #8
 8105d72:	46bd      	mov	sp, r7
 8105d74:	bd80      	pop	{r7, pc}
	...

08105d78 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8105d78:	b480      	push	{r7}
 8105d7a:	b085      	sub	sp, #20
 8105d7c:	af00      	add	r7, sp, #0
 8105d7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8105d80:	687b      	ldr	r3, [r7, #4]
 8105d82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8105d86:	b2db      	uxtb	r3, r3
 8105d88:	2b01      	cmp	r3, #1
 8105d8a:	d001      	beq.n	8105d90 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8105d8c:	2301      	movs	r3, #1
 8105d8e:	e054      	b.n	8105e3a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8105d90:	687b      	ldr	r3, [r7, #4]
 8105d92:	2202      	movs	r2, #2
 8105d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8105d98:	687b      	ldr	r3, [r7, #4]
 8105d9a:	681b      	ldr	r3, [r3, #0]
 8105d9c:	68da      	ldr	r2, [r3, #12]
 8105d9e:	687b      	ldr	r3, [r7, #4]
 8105da0:	681b      	ldr	r3, [r3, #0]
 8105da2:	f042 0201 	orr.w	r2, r2, #1
 8105da6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8105da8:	687b      	ldr	r3, [r7, #4]
 8105daa:	681b      	ldr	r3, [r3, #0]
 8105dac:	4a26      	ldr	r2, [pc, #152]	; (8105e48 <HAL_TIM_Base_Start_IT+0xd0>)
 8105dae:	4293      	cmp	r3, r2
 8105db0:	d022      	beq.n	8105df8 <HAL_TIM_Base_Start_IT+0x80>
 8105db2:	687b      	ldr	r3, [r7, #4]
 8105db4:	681b      	ldr	r3, [r3, #0]
 8105db6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8105dba:	d01d      	beq.n	8105df8 <HAL_TIM_Base_Start_IT+0x80>
 8105dbc:	687b      	ldr	r3, [r7, #4]
 8105dbe:	681b      	ldr	r3, [r3, #0]
 8105dc0:	4a22      	ldr	r2, [pc, #136]	; (8105e4c <HAL_TIM_Base_Start_IT+0xd4>)
 8105dc2:	4293      	cmp	r3, r2
 8105dc4:	d018      	beq.n	8105df8 <HAL_TIM_Base_Start_IT+0x80>
 8105dc6:	687b      	ldr	r3, [r7, #4]
 8105dc8:	681b      	ldr	r3, [r3, #0]
 8105dca:	4a21      	ldr	r2, [pc, #132]	; (8105e50 <HAL_TIM_Base_Start_IT+0xd8>)
 8105dcc:	4293      	cmp	r3, r2
 8105dce:	d013      	beq.n	8105df8 <HAL_TIM_Base_Start_IT+0x80>
 8105dd0:	687b      	ldr	r3, [r7, #4]
 8105dd2:	681b      	ldr	r3, [r3, #0]
 8105dd4:	4a1f      	ldr	r2, [pc, #124]	; (8105e54 <HAL_TIM_Base_Start_IT+0xdc>)
 8105dd6:	4293      	cmp	r3, r2
 8105dd8:	d00e      	beq.n	8105df8 <HAL_TIM_Base_Start_IT+0x80>
 8105dda:	687b      	ldr	r3, [r7, #4]
 8105ddc:	681b      	ldr	r3, [r3, #0]
 8105dde:	4a1e      	ldr	r2, [pc, #120]	; (8105e58 <HAL_TIM_Base_Start_IT+0xe0>)
 8105de0:	4293      	cmp	r3, r2
 8105de2:	d009      	beq.n	8105df8 <HAL_TIM_Base_Start_IT+0x80>
 8105de4:	687b      	ldr	r3, [r7, #4]
 8105de6:	681b      	ldr	r3, [r3, #0]
 8105de8:	4a1c      	ldr	r2, [pc, #112]	; (8105e5c <HAL_TIM_Base_Start_IT+0xe4>)
 8105dea:	4293      	cmp	r3, r2
 8105dec:	d004      	beq.n	8105df8 <HAL_TIM_Base_Start_IT+0x80>
 8105dee:	687b      	ldr	r3, [r7, #4]
 8105df0:	681b      	ldr	r3, [r3, #0]
 8105df2:	4a1b      	ldr	r2, [pc, #108]	; (8105e60 <HAL_TIM_Base_Start_IT+0xe8>)
 8105df4:	4293      	cmp	r3, r2
 8105df6:	d115      	bne.n	8105e24 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8105df8:	687b      	ldr	r3, [r7, #4]
 8105dfa:	681b      	ldr	r3, [r3, #0]
 8105dfc:	689a      	ldr	r2, [r3, #8]
 8105dfe:	4b19      	ldr	r3, [pc, #100]	; (8105e64 <HAL_TIM_Base_Start_IT+0xec>)
 8105e00:	4013      	ands	r3, r2
 8105e02:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8105e04:	68fb      	ldr	r3, [r7, #12]
 8105e06:	2b06      	cmp	r3, #6
 8105e08:	d015      	beq.n	8105e36 <HAL_TIM_Base_Start_IT+0xbe>
 8105e0a:	68fb      	ldr	r3, [r7, #12]
 8105e0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8105e10:	d011      	beq.n	8105e36 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8105e12:	687b      	ldr	r3, [r7, #4]
 8105e14:	681b      	ldr	r3, [r3, #0]
 8105e16:	681a      	ldr	r2, [r3, #0]
 8105e18:	687b      	ldr	r3, [r7, #4]
 8105e1a:	681b      	ldr	r3, [r3, #0]
 8105e1c:	f042 0201 	orr.w	r2, r2, #1
 8105e20:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8105e22:	e008      	b.n	8105e36 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8105e24:	687b      	ldr	r3, [r7, #4]
 8105e26:	681b      	ldr	r3, [r3, #0]
 8105e28:	681a      	ldr	r2, [r3, #0]
 8105e2a:	687b      	ldr	r3, [r7, #4]
 8105e2c:	681b      	ldr	r3, [r3, #0]
 8105e2e:	f042 0201 	orr.w	r2, r2, #1
 8105e32:	601a      	str	r2, [r3, #0]
 8105e34:	e000      	b.n	8105e38 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8105e36:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8105e38:	2300      	movs	r3, #0
}
 8105e3a:	4618      	mov	r0, r3
 8105e3c:	3714      	adds	r7, #20
 8105e3e:	46bd      	mov	sp, r7
 8105e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105e44:	4770      	bx	lr
 8105e46:	bf00      	nop
 8105e48:	40010000 	.word	0x40010000
 8105e4c:	40000400 	.word	0x40000400
 8105e50:	40000800 	.word	0x40000800
 8105e54:	40000c00 	.word	0x40000c00
 8105e58:	40010400 	.word	0x40010400
 8105e5c:	40001800 	.word	0x40001800
 8105e60:	40014000 	.word	0x40014000
 8105e64:	00010007 	.word	0x00010007

08105e68 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8105e68:	b580      	push	{r7, lr}
 8105e6a:	b082      	sub	sp, #8
 8105e6c:	af00      	add	r7, sp, #0
 8105e6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8105e70:	687b      	ldr	r3, [r7, #4]
 8105e72:	2b00      	cmp	r3, #0
 8105e74:	d101      	bne.n	8105e7a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8105e76:	2301      	movs	r3, #1
 8105e78:	e049      	b.n	8105f0e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8105e7a:	687b      	ldr	r3, [r7, #4]
 8105e7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8105e80:	b2db      	uxtb	r3, r3
 8105e82:	2b00      	cmp	r3, #0
 8105e84:	d106      	bne.n	8105e94 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8105e86:	687b      	ldr	r3, [r7, #4]
 8105e88:	2200      	movs	r2, #0
 8105e8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8105e8e:	6878      	ldr	r0, [r7, #4]
 8105e90:	f000 f841 	bl	8105f16 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8105e94:	687b      	ldr	r3, [r7, #4]
 8105e96:	2202      	movs	r2, #2
 8105e98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8105e9c:	687b      	ldr	r3, [r7, #4]
 8105e9e:	681a      	ldr	r2, [r3, #0]
 8105ea0:	687b      	ldr	r3, [r7, #4]
 8105ea2:	3304      	adds	r3, #4
 8105ea4:	4619      	mov	r1, r3
 8105ea6:	4610      	mov	r0, r2
 8105ea8:	f000 fca2 	bl	81067f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8105eac:	687b      	ldr	r3, [r7, #4]
 8105eae:	2201      	movs	r2, #1
 8105eb0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8105eb4:	687b      	ldr	r3, [r7, #4]
 8105eb6:	2201      	movs	r2, #1
 8105eb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8105ebc:	687b      	ldr	r3, [r7, #4]
 8105ebe:	2201      	movs	r2, #1
 8105ec0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8105ec4:	687b      	ldr	r3, [r7, #4]
 8105ec6:	2201      	movs	r2, #1
 8105ec8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8105ecc:	687b      	ldr	r3, [r7, #4]
 8105ece:	2201      	movs	r2, #1
 8105ed0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8105ed4:	687b      	ldr	r3, [r7, #4]
 8105ed6:	2201      	movs	r2, #1
 8105ed8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8105edc:	687b      	ldr	r3, [r7, #4]
 8105ede:	2201      	movs	r2, #1
 8105ee0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8105ee4:	687b      	ldr	r3, [r7, #4]
 8105ee6:	2201      	movs	r2, #1
 8105ee8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8105eec:	687b      	ldr	r3, [r7, #4]
 8105eee:	2201      	movs	r2, #1
 8105ef0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8105ef4:	687b      	ldr	r3, [r7, #4]
 8105ef6:	2201      	movs	r2, #1
 8105ef8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8105efc:	687b      	ldr	r3, [r7, #4]
 8105efe:	2201      	movs	r2, #1
 8105f00:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8105f04:	687b      	ldr	r3, [r7, #4]
 8105f06:	2201      	movs	r2, #1
 8105f08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8105f0c:	2300      	movs	r3, #0
}
 8105f0e:	4618      	mov	r0, r3
 8105f10:	3708      	adds	r7, #8
 8105f12:	46bd      	mov	sp, r7
 8105f14:	bd80      	pop	{r7, pc}

08105f16 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8105f16:	b480      	push	{r7}
 8105f18:	b083      	sub	sp, #12
 8105f1a:	af00      	add	r7, sp, #0
 8105f1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8105f1e:	bf00      	nop
 8105f20:	370c      	adds	r7, #12
 8105f22:	46bd      	mov	sp, r7
 8105f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105f28:	4770      	bx	lr
	...

08105f2c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8105f2c:	b580      	push	{r7, lr}
 8105f2e:	b084      	sub	sp, #16
 8105f30:	af00      	add	r7, sp, #0
 8105f32:	6078      	str	r0, [r7, #4]
 8105f34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8105f36:	683b      	ldr	r3, [r7, #0]
 8105f38:	2b00      	cmp	r3, #0
 8105f3a:	d109      	bne.n	8105f50 <HAL_TIM_PWM_Start+0x24>
 8105f3c:	687b      	ldr	r3, [r7, #4]
 8105f3e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8105f42:	b2db      	uxtb	r3, r3
 8105f44:	2b01      	cmp	r3, #1
 8105f46:	bf14      	ite	ne
 8105f48:	2301      	movne	r3, #1
 8105f4a:	2300      	moveq	r3, #0
 8105f4c:	b2db      	uxtb	r3, r3
 8105f4e:	e03c      	b.n	8105fca <HAL_TIM_PWM_Start+0x9e>
 8105f50:	683b      	ldr	r3, [r7, #0]
 8105f52:	2b04      	cmp	r3, #4
 8105f54:	d109      	bne.n	8105f6a <HAL_TIM_PWM_Start+0x3e>
 8105f56:	687b      	ldr	r3, [r7, #4]
 8105f58:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8105f5c:	b2db      	uxtb	r3, r3
 8105f5e:	2b01      	cmp	r3, #1
 8105f60:	bf14      	ite	ne
 8105f62:	2301      	movne	r3, #1
 8105f64:	2300      	moveq	r3, #0
 8105f66:	b2db      	uxtb	r3, r3
 8105f68:	e02f      	b.n	8105fca <HAL_TIM_PWM_Start+0x9e>
 8105f6a:	683b      	ldr	r3, [r7, #0]
 8105f6c:	2b08      	cmp	r3, #8
 8105f6e:	d109      	bne.n	8105f84 <HAL_TIM_PWM_Start+0x58>
 8105f70:	687b      	ldr	r3, [r7, #4]
 8105f72:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8105f76:	b2db      	uxtb	r3, r3
 8105f78:	2b01      	cmp	r3, #1
 8105f7a:	bf14      	ite	ne
 8105f7c:	2301      	movne	r3, #1
 8105f7e:	2300      	moveq	r3, #0
 8105f80:	b2db      	uxtb	r3, r3
 8105f82:	e022      	b.n	8105fca <HAL_TIM_PWM_Start+0x9e>
 8105f84:	683b      	ldr	r3, [r7, #0]
 8105f86:	2b0c      	cmp	r3, #12
 8105f88:	d109      	bne.n	8105f9e <HAL_TIM_PWM_Start+0x72>
 8105f8a:	687b      	ldr	r3, [r7, #4]
 8105f8c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8105f90:	b2db      	uxtb	r3, r3
 8105f92:	2b01      	cmp	r3, #1
 8105f94:	bf14      	ite	ne
 8105f96:	2301      	movne	r3, #1
 8105f98:	2300      	moveq	r3, #0
 8105f9a:	b2db      	uxtb	r3, r3
 8105f9c:	e015      	b.n	8105fca <HAL_TIM_PWM_Start+0x9e>
 8105f9e:	683b      	ldr	r3, [r7, #0]
 8105fa0:	2b10      	cmp	r3, #16
 8105fa2:	d109      	bne.n	8105fb8 <HAL_TIM_PWM_Start+0x8c>
 8105fa4:	687b      	ldr	r3, [r7, #4]
 8105fa6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8105faa:	b2db      	uxtb	r3, r3
 8105fac:	2b01      	cmp	r3, #1
 8105fae:	bf14      	ite	ne
 8105fb0:	2301      	movne	r3, #1
 8105fb2:	2300      	moveq	r3, #0
 8105fb4:	b2db      	uxtb	r3, r3
 8105fb6:	e008      	b.n	8105fca <HAL_TIM_PWM_Start+0x9e>
 8105fb8:	687b      	ldr	r3, [r7, #4]
 8105fba:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8105fbe:	b2db      	uxtb	r3, r3
 8105fc0:	2b01      	cmp	r3, #1
 8105fc2:	bf14      	ite	ne
 8105fc4:	2301      	movne	r3, #1
 8105fc6:	2300      	moveq	r3, #0
 8105fc8:	b2db      	uxtb	r3, r3
 8105fca:	2b00      	cmp	r3, #0
 8105fcc:	d001      	beq.n	8105fd2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8105fce:	2301      	movs	r3, #1
 8105fd0:	e0a1      	b.n	8106116 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8105fd2:	683b      	ldr	r3, [r7, #0]
 8105fd4:	2b00      	cmp	r3, #0
 8105fd6:	d104      	bne.n	8105fe2 <HAL_TIM_PWM_Start+0xb6>
 8105fd8:	687b      	ldr	r3, [r7, #4]
 8105fda:	2202      	movs	r2, #2
 8105fdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8105fe0:	e023      	b.n	810602a <HAL_TIM_PWM_Start+0xfe>
 8105fe2:	683b      	ldr	r3, [r7, #0]
 8105fe4:	2b04      	cmp	r3, #4
 8105fe6:	d104      	bne.n	8105ff2 <HAL_TIM_PWM_Start+0xc6>
 8105fe8:	687b      	ldr	r3, [r7, #4]
 8105fea:	2202      	movs	r2, #2
 8105fec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8105ff0:	e01b      	b.n	810602a <HAL_TIM_PWM_Start+0xfe>
 8105ff2:	683b      	ldr	r3, [r7, #0]
 8105ff4:	2b08      	cmp	r3, #8
 8105ff6:	d104      	bne.n	8106002 <HAL_TIM_PWM_Start+0xd6>
 8105ff8:	687b      	ldr	r3, [r7, #4]
 8105ffa:	2202      	movs	r2, #2
 8105ffc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8106000:	e013      	b.n	810602a <HAL_TIM_PWM_Start+0xfe>
 8106002:	683b      	ldr	r3, [r7, #0]
 8106004:	2b0c      	cmp	r3, #12
 8106006:	d104      	bne.n	8106012 <HAL_TIM_PWM_Start+0xe6>
 8106008:	687b      	ldr	r3, [r7, #4]
 810600a:	2202      	movs	r2, #2
 810600c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8106010:	e00b      	b.n	810602a <HAL_TIM_PWM_Start+0xfe>
 8106012:	683b      	ldr	r3, [r7, #0]
 8106014:	2b10      	cmp	r3, #16
 8106016:	d104      	bne.n	8106022 <HAL_TIM_PWM_Start+0xf6>
 8106018:	687b      	ldr	r3, [r7, #4]
 810601a:	2202      	movs	r2, #2
 810601c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8106020:	e003      	b.n	810602a <HAL_TIM_PWM_Start+0xfe>
 8106022:	687b      	ldr	r3, [r7, #4]
 8106024:	2202      	movs	r2, #2
 8106026:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 810602a:	687b      	ldr	r3, [r7, #4]
 810602c:	681b      	ldr	r3, [r3, #0]
 810602e:	2201      	movs	r2, #1
 8106030:	6839      	ldr	r1, [r7, #0]
 8106032:	4618      	mov	r0, r3
 8106034:	f000 ffe8 	bl	8107008 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8106038:	687b      	ldr	r3, [r7, #4]
 810603a:	681b      	ldr	r3, [r3, #0]
 810603c:	4a38      	ldr	r2, [pc, #224]	; (8106120 <HAL_TIM_PWM_Start+0x1f4>)
 810603e:	4293      	cmp	r3, r2
 8106040:	d013      	beq.n	810606a <HAL_TIM_PWM_Start+0x13e>
 8106042:	687b      	ldr	r3, [r7, #4]
 8106044:	681b      	ldr	r3, [r3, #0]
 8106046:	4a37      	ldr	r2, [pc, #220]	; (8106124 <HAL_TIM_PWM_Start+0x1f8>)
 8106048:	4293      	cmp	r3, r2
 810604a:	d00e      	beq.n	810606a <HAL_TIM_PWM_Start+0x13e>
 810604c:	687b      	ldr	r3, [r7, #4]
 810604e:	681b      	ldr	r3, [r3, #0]
 8106050:	4a35      	ldr	r2, [pc, #212]	; (8106128 <HAL_TIM_PWM_Start+0x1fc>)
 8106052:	4293      	cmp	r3, r2
 8106054:	d009      	beq.n	810606a <HAL_TIM_PWM_Start+0x13e>
 8106056:	687b      	ldr	r3, [r7, #4]
 8106058:	681b      	ldr	r3, [r3, #0]
 810605a:	4a34      	ldr	r2, [pc, #208]	; (810612c <HAL_TIM_PWM_Start+0x200>)
 810605c:	4293      	cmp	r3, r2
 810605e:	d004      	beq.n	810606a <HAL_TIM_PWM_Start+0x13e>
 8106060:	687b      	ldr	r3, [r7, #4]
 8106062:	681b      	ldr	r3, [r3, #0]
 8106064:	4a32      	ldr	r2, [pc, #200]	; (8106130 <HAL_TIM_PWM_Start+0x204>)
 8106066:	4293      	cmp	r3, r2
 8106068:	d101      	bne.n	810606e <HAL_TIM_PWM_Start+0x142>
 810606a:	2301      	movs	r3, #1
 810606c:	e000      	b.n	8106070 <HAL_TIM_PWM_Start+0x144>
 810606e:	2300      	movs	r3, #0
 8106070:	2b00      	cmp	r3, #0
 8106072:	d007      	beq.n	8106084 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8106074:	687b      	ldr	r3, [r7, #4]
 8106076:	681b      	ldr	r3, [r3, #0]
 8106078:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 810607a:	687b      	ldr	r3, [r7, #4]
 810607c:	681b      	ldr	r3, [r3, #0]
 810607e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8106082:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8106084:	687b      	ldr	r3, [r7, #4]
 8106086:	681b      	ldr	r3, [r3, #0]
 8106088:	4a25      	ldr	r2, [pc, #148]	; (8106120 <HAL_TIM_PWM_Start+0x1f4>)
 810608a:	4293      	cmp	r3, r2
 810608c:	d022      	beq.n	81060d4 <HAL_TIM_PWM_Start+0x1a8>
 810608e:	687b      	ldr	r3, [r7, #4]
 8106090:	681b      	ldr	r3, [r3, #0]
 8106092:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8106096:	d01d      	beq.n	81060d4 <HAL_TIM_PWM_Start+0x1a8>
 8106098:	687b      	ldr	r3, [r7, #4]
 810609a:	681b      	ldr	r3, [r3, #0]
 810609c:	4a25      	ldr	r2, [pc, #148]	; (8106134 <HAL_TIM_PWM_Start+0x208>)
 810609e:	4293      	cmp	r3, r2
 81060a0:	d018      	beq.n	81060d4 <HAL_TIM_PWM_Start+0x1a8>
 81060a2:	687b      	ldr	r3, [r7, #4]
 81060a4:	681b      	ldr	r3, [r3, #0]
 81060a6:	4a24      	ldr	r2, [pc, #144]	; (8106138 <HAL_TIM_PWM_Start+0x20c>)
 81060a8:	4293      	cmp	r3, r2
 81060aa:	d013      	beq.n	81060d4 <HAL_TIM_PWM_Start+0x1a8>
 81060ac:	687b      	ldr	r3, [r7, #4]
 81060ae:	681b      	ldr	r3, [r3, #0]
 81060b0:	4a22      	ldr	r2, [pc, #136]	; (810613c <HAL_TIM_PWM_Start+0x210>)
 81060b2:	4293      	cmp	r3, r2
 81060b4:	d00e      	beq.n	81060d4 <HAL_TIM_PWM_Start+0x1a8>
 81060b6:	687b      	ldr	r3, [r7, #4]
 81060b8:	681b      	ldr	r3, [r3, #0]
 81060ba:	4a1a      	ldr	r2, [pc, #104]	; (8106124 <HAL_TIM_PWM_Start+0x1f8>)
 81060bc:	4293      	cmp	r3, r2
 81060be:	d009      	beq.n	81060d4 <HAL_TIM_PWM_Start+0x1a8>
 81060c0:	687b      	ldr	r3, [r7, #4]
 81060c2:	681b      	ldr	r3, [r3, #0]
 81060c4:	4a1e      	ldr	r2, [pc, #120]	; (8106140 <HAL_TIM_PWM_Start+0x214>)
 81060c6:	4293      	cmp	r3, r2
 81060c8:	d004      	beq.n	81060d4 <HAL_TIM_PWM_Start+0x1a8>
 81060ca:	687b      	ldr	r3, [r7, #4]
 81060cc:	681b      	ldr	r3, [r3, #0]
 81060ce:	4a16      	ldr	r2, [pc, #88]	; (8106128 <HAL_TIM_PWM_Start+0x1fc>)
 81060d0:	4293      	cmp	r3, r2
 81060d2:	d115      	bne.n	8106100 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 81060d4:	687b      	ldr	r3, [r7, #4]
 81060d6:	681b      	ldr	r3, [r3, #0]
 81060d8:	689a      	ldr	r2, [r3, #8]
 81060da:	4b1a      	ldr	r3, [pc, #104]	; (8106144 <HAL_TIM_PWM_Start+0x218>)
 81060dc:	4013      	ands	r3, r2
 81060de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 81060e0:	68fb      	ldr	r3, [r7, #12]
 81060e2:	2b06      	cmp	r3, #6
 81060e4:	d015      	beq.n	8106112 <HAL_TIM_PWM_Start+0x1e6>
 81060e6:	68fb      	ldr	r3, [r7, #12]
 81060e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81060ec:	d011      	beq.n	8106112 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 81060ee:	687b      	ldr	r3, [r7, #4]
 81060f0:	681b      	ldr	r3, [r3, #0]
 81060f2:	681a      	ldr	r2, [r3, #0]
 81060f4:	687b      	ldr	r3, [r7, #4]
 81060f6:	681b      	ldr	r3, [r3, #0]
 81060f8:	f042 0201 	orr.w	r2, r2, #1
 81060fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 81060fe:	e008      	b.n	8106112 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8106100:	687b      	ldr	r3, [r7, #4]
 8106102:	681b      	ldr	r3, [r3, #0]
 8106104:	681a      	ldr	r2, [r3, #0]
 8106106:	687b      	ldr	r3, [r7, #4]
 8106108:	681b      	ldr	r3, [r3, #0]
 810610a:	f042 0201 	orr.w	r2, r2, #1
 810610e:	601a      	str	r2, [r3, #0]
 8106110:	e000      	b.n	8106114 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8106112:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8106114:	2300      	movs	r3, #0
}
 8106116:	4618      	mov	r0, r3
 8106118:	3710      	adds	r7, #16
 810611a:	46bd      	mov	sp, r7
 810611c:	bd80      	pop	{r7, pc}
 810611e:	bf00      	nop
 8106120:	40010000 	.word	0x40010000
 8106124:	40010400 	.word	0x40010400
 8106128:	40014000 	.word	0x40014000
 810612c:	40014400 	.word	0x40014400
 8106130:	40014800 	.word	0x40014800
 8106134:	40000400 	.word	0x40000400
 8106138:	40000800 	.word	0x40000800
 810613c:	40000c00 	.word	0x40000c00
 8106140:	40001800 	.word	0x40001800
 8106144:	00010007 	.word	0x00010007

08106148 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8106148:	b580      	push	{r7, lr}
 810614a:	b082      	sub	sp, #8
 810614c:	af00      	add	r7, sp, #0
 810614e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8106150:	687b      	ldr	r3, [r7, #4]
 8106152:	681b      	ldr	r3, [r3, #0]
 8106154:	691b      	ldr	r3, [r3, #16]
 8106156:	f003 0302 	and.w	r3, r3, #2
 810615a:	2b02      	cmp	r3, #2
 810615c:	d122      	bne.n	81061a4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 810615e:	687b      	ldr	r3, [r7, #4]
 8106160:	681b      	ldr	r3, [r3, #0]
 8106162:	68db      	ldr	r3, [r3, #12]
 8106164:	f003 0302 	and.w	r3, r3, #2
 8106168:	2b02      	cmp	r3, #2
 810616a:	d11b      	bne.n	81061a4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 810616c:	687b      	ldr	r3, [r7, #4]
 810616e:	681b      	ldr	r3, [r3, #0]
 8106170:	f06f 0202 	mvn.w	r2, #2
 8106174:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8106176:	687b      	ldr	r3, [r7, #4]
 8106178:	2201      	movs	r2, #1
 810617a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 810617c:	687b      	ldr	r3, [r7, #4]
 810617e:	681b      	ldr	r3, [r3, #0]
 8106180:	699b      	ldr	r3, [r3, #24]
 8106182:	f003 0303 	and.w	r3, r3, #3
 8106186:	2b00      	cmp	r3, #0
 8106188:	d003      	beq.n	8106192 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 810618a:	6878      	ldr	r0, [r7, #4]
 810618c:	f000 fb12 	bl	81067b4 <HAL_TIM_IC_CaptureCallback>
 8106190:	e005      	b.n	810619e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8106192:	6878      	ldr	r0, [r7, #4]
 8106194:	f000 fb04 	bl	81067a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8106198:	6878      	ldr	r0, [r7, #4]
 810619a:	f000 fb15 	bl	81067c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 810619e:	687b      	ldr	r3, [r7, #4]
 81061a0:	2200      	movs	r2, #0
 81061a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 81061a4:	687b      	ldr	r3, [r7, #4]
 81061a6:	681b      	ldr	r3, [r3, #0]
 81061a8:	691b      	ldr	r3, [r3, #16]
 81061aa:	f003 0304 	and.w	r3, r3, #4
 81061ae:	2b04      	cmp	r3, #4
 81061b0:	d122      	bne.n	81061f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 81061b2:	687b      	ldr	r3, [r7, #4]
 81061b4:	681b      	ldr	r3, [r3, #0]
 81061b6:	68db      	ldr	r3, [r3, #12]
 81061b8:	f003 0304 	and.w	r3, r3, #4
 81061bc:	2b04      	cmp	r3, #4
 81061be:	d11b      	bne.n	81061f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 81061c0:	687b      	ldr	r3, [r7, #4]
 81061c2:	681b      	ldr	r3, [r3, #0]
 81061c4:	f06f 0204 	mvn.w	r2, #4
 81061c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 81061ca:	687b      	ldr	r3, [r7, #4]
 81061cc:	2202      	movs	r2, #2
 81061ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 81061d0:	687b      	ldr	r3, [r7, #4]
 81061d2:	681b      	ldr	r3, [r3, #0]
 81061d4:	699b      	ldr	r3, [r3, #24]
 81061d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 81061da:	2b00      	cmp	r3, #0
 81061dc:	d003      	beq.n	81061e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 81061de:	6878      	ldr	r0, [r7, #4]
 81061e0:	f000 fae8 	bl	81067b4 <HAL_TIM_IC_CaptureCallback>
 81061e4:	e005      	b.n	81061f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 81061e6:	6878      	ldr	r0, [r7, #4]
 81061e8:	f000 fada 	bl	81067a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 81061ec:	6878      	ldr	r0, [r7, #4]
 81061ee:	f000 faeb 	bl	81067c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 81061f2:	687b      	ldr	r3, [r7, #4]
 81061f4:	2200      	movs	r2, #0
 81061f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 81061f8:	687b      	ldr	r3, [r7, #4]
 81061fa:	681b      	ldr	r3, [r3, #0]
 81061fc:	691b      	ldr	r3, [r3, #16]
 81061fe:	f003 0308 	and.w	r3, r3, #8
 8106202:	2b08      	cmp	r3, #8
 8106204:	d122      	bne.n	810624c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8106206:	687b      	ldr	r3, [r7, #4]
 8106208:	681b      	ldr	r3, [r3, #0]
 810620a:	68db      	ldr	r3, [r3, #12]
 810620c:	f003 0308 	and.w	r3, r3, #8
 8106210:	2b08      	cmp	r3, #8
 8106212:	d11b      	bne.n	810624c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8106214:	687b      	ldr	r3, [r7, #4]
 8106216:	681b      	ldr	r3, [r3, #0]
 8106218:	f06f 0208 	mvn.w	r2, #8
 810621c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 810621e:	687b      	ldr	r3, [r7, #4]
 8106220:	2204      	movs	r2, #4
 8106222:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8106224:	687b      	ldr	r3, [r7, #4]
 8106226:	681b      	ldr	r3, [r3, #0]
 8106228:	69db      	ldr	r3, [r3, #28]
 810622a:	f003 0303 	and.w	r3, r3, #3
 810622e:	2b00      	cmp	r3, #0
 8106230:	d003      	beq.n	810623a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8106232:	6878      	ldr	r0, [r7, #4]
 8106234:	f000 fabe 	bl	81067b4 <HAL_TIM_IC_CaptureCallback>
 8106238:	e005      	b.n	8106246 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 810623a:	6878      	ldr	r0, [r7, #4]
 810623c:	f000 fab0 	bl	81067a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8106240:	6878      	ldr	r0, [r7, #4]
 8106242:	f000 fac1 	bl	81067c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8106246:	687b      	ldr	r3, [r7, #4]
 8106248:	2200      	movs	r2, #0
 810624a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 810624c:	687b      	ldr	r3, [r7, #4]
 810624e:	681b      	ldr	r3, [r3, #0]
 8106250:	691b      	ldr	r3, [r3, #16]
 8106252:	f003 0310 	and.w	r3, r3, #16
 8106256:	2b10      	cmp	r3, #16
 8106258:	d122      	bne.n	81062a0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 810625a:	687b      	ldr	r3, [r7, #4]
 810625c:	681b      	ldr	r3, [r3, #0]
 810625e:	68db      	ldr	r3, [r3, #12]
 8106260:	f003 0310 	and.w	r3, r3, #16
 8106264:	2b10      	cmp	r3, #16
 8106266:	d11b      	bne.n	81062a0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8106268:	687b      	ldr	r3, [r7, #4]
 810626a:	681b      	ldr	r3, [r3, #0]
 810626c:	f06f 0210 	mvn.w	r2, #16
 8106270:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8106272:	687b      	ldr	r3, [r7, #4]
 8106274:	2208      	movs	r2, #8
 8106276:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8106278:	687b      	ldr	r3, [r7, #4]
 810627a:	681b      	ldr	r3, [r3, #0]
 810627c:	69db      	ldr	r3, [r3, #28]
 810627e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8106282:	2b00      	cmp	r3, #0
 8106284:	d003      	beq.n	810628e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8106286:	6878      	ldr	r0, [r7, #4]
 8106288:	f000 fa94 	bl	81067b4 <HAL_TIM_IC_CaptureCallback>
 810628c:	e005      	b.n	810629a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 810628e:	6878      	ldr	r0, [r7, #4]
 8106290:	f000 fa86 	bl	81067a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8106294:	6878      	ldr	r0, [r7, #4]
 8106296:	f000 fa97 	bl	81067c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 810629a:	687b      	ldr	r3, [r7, #4]
 810629c:	2200      	movs	r2, #0
 810629e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 81062a0:	687b      	ldr	r3, [r7, #4]
 81062a2:	681b      	ldr	r3, [r3, #0]
 81062a4:	691b      	ldr	r3, [r3, #16]
 81062a6:	f003 0301 	and.w	r3, r3, #1
 81062aa:	2b01      	cmp	r3, #1
 81062ac:	d10e      	bne.n	81062cc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 81062ae:	687b      	ldr	r3, [r7, #4]
 81062b0:	681b      	ldr	r3, [r3, #0]
 81062b2:	68db      	ldr	r3, [r3, #12]
 81062b4:	f003 0301 	and.w	r3, r3, #1
 81062b8:	2b01      	cmp	r3, #1
 81062ba:	d107      	bne.n	81062cc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 81062bc:	687b      	ldr	r3, [r7, #4]
 81062be:	681b      	ldr	r3, [r3, #0]
 81062c0:	f06f 0201 	mvn.w	r2, #1
 81062c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 81062c6:	6878      	ldr	r0, [r7, #4]
 81062c8:	f7fb ff4a 	bl	8102160 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 81062cc:	687b      	ldr	r3, [r7, #4]
 81062ce:	681b      	ldr	r3, [r3, #0]
 81062d0:	691b      	ldr	r3, [r3, #16]
 81062d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81062d6:	2b80      	cmp	r3, #128	; 0x80
 81062d8:	d10e      	bne.n	81062f8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 81062da:	687b      	ldr	r3, [r7, #4]
 81062dc:	681b      	ldr	r3, [r3, #0]
 81062de:	68db      	ldr	r3, [r3, #12]
 81062e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81062e4:	2b80      	cmp	r3, #128	; 0x80
 81062e6:	d107      	bne.n	81062f8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 81062e8:	687b      	ldr	r3, [r7, #4]
 81062ea:	681b      	ldr	r3, [r3, #0]
 81062ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 81062f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 81062f2:	6878      	ldr	r0, [r7, #4]
 81062f4:	f000 ffc4 	bl	8107280 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 81062f8:	687b      	ldr	r3, [r7, #4]
 81062fa:	681b      	ldr	r3, [r3, #0]
 81062fc:	691b      	ldr	r3, [r3, #16]
 81062fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8106302:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8106306:	d10e      	bne.n	8106326 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8106308:	687b      	ldr	r3, [r7, #4]
 810630a:	681b      	ldr	r3, [r3, #0]
 810630c:	68db      	ldr	r3, [r3, #12]
 810630e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8106312:	2b80      	cmp	r3, #128	; 0x80
 8106314:	d107      	bne.n	8106326 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8106316:	687b      	ldr	r3, [r7, #4]
 8106318:	681b      	ldr	r3, [r3, #0]
 810631a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 810631e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8106320:	6878      	ldr	r0, [r7, #4]
 8106322:	f000 ffb7 	bl	8107294 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8106326:	687b      	ldr	r3, [r7, #4]
 8106328:	681b      	ldr	r3, [r3, #0]
 810632a:	691b      	ldr	r3, [r3, #16]
 810632c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8106330:	2b40      	cmp	r3, #64	; 0x40
 8106332:	d10e      	bne.n	8106352 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8106334:	687b      	ldr	r3, [r7, #4]
 8106336:	681b      	ldr	r3, [r3, #0]
 8106338:	68db      	ldr	r3, [r3, #12]
 810633a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 810633e:	2b40      	cmp	r3, #64	; 0x40
 8106340:	d107      	bne.n	8106352 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8106342:	687b      	ldr	r3, [r7, #4]
 8106344:	681b      	ldr	r3, [r3, #0]
 8106346:	f06f 0240 	mvn.w	r2, #64	; 0x40
 810634a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 810634c:	6878      	ldr	r0, [r7, #4]
 810634e:	f000 fa45 	bl	81067dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8106352:	687b      	ldr	r3, [r7, #4]
 8106354:	681b      	ldr	r3, [r3, #0]
 8106356:	691b      	ldr	r3, [r3, #16]
 8106358:	f003 0320 	and.w	r3, r3, #32
 810635c:	2b20      	cmp	r3, #32
 810635e:	d10e      	bne.n	810637e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8106360:	687b      	ldr	r3, [r7, #4]
 8106362:	681b      	ldr	r3, [r3, #0]
 8106364:	68db      	ldr	r3, [r3, #12]
 8106366:	f003 0320 	and.w	r3, r3, #32
 810636a:	2b20      	cmp	r3, #32
 810636c:	d107      	bne.n	810637e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 810636e:	687b      	ldr	r3, [r7, #4]
 8106370:	681b      	ldr	r3, [r3, #0]
 8106372:	f06f 0220 	mvn.w	r2, #32
 8106376:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8106378:	6878      	ldr	r0, [r7, #4]
 810637a:	f000 ff77 	bl	810726c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 810637e:	bf00      	nop
 8106380:	3708      	adds	r7, #8
 8106382:	46bd      	mov	sp, r7
 8106384:	bd80      	pop	{r7, pc}
	...

08106388 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8106388:	b580      	push	{r7, lr}
 810638a:	b086      	sub	sp, #24
 810638c:	af00      	add	r7, sp, #0
 810638e:	60f8      	str	r0, [r7, #12]
 8106390:	60b9      	str	r1, [r7, #8]
 8106392:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8106394:	2300      	movs	r3, #0
 8106396:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8106398:	68fb      	ldr	r3, [r7, #12]
 810639a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 810639e:	2b01      	cmp	r3, #1
 81063a0:	d101      	bne.n	81063a6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 81063a2:	2302      	movs	r3, #2
 81063a4:	e0ff      	b.n	81065a6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 81063a6:	68fb      	ldr	r3, [r7, #12]
 81063a8:	2201      	movs	r2, #1
 81063aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 81063ae:	687b      	ldr	r3, [r7, #4]
 81063b0:	2b14      	cmp	r3, #20
 81063b2:	f200 80f0 	bhi.w	8106596 <HAL_TIM_PWM_ConfigChannel+0x20e>
 81063b6:	a201      	add	r2, pc, #4	; (adr r2, 81063bc <HAL_TIM_PWM_ConfigChannel+0x34>)
 81063b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81063bc:	08106411 	.word	0x08106411
 81063c0:	08106597 	.word	0x08106597
 81063c4:	08106597 	.word	0x08106597
 81063c8:	08106597 	.word	0x08106597
 81063cc:	08106451 	.word	0x08106451
 81063d0:	08106597 	.word	0x08106597
 81063d4:	08106597 	.word	0x08106597
 81063d8:	08106597 	.word	0x08106597
 81063dc:	08106493 	.word	0x08106493
 81063e0:	08106597 	.word	0x08106597
 81063e4:	08106597 	.word	0x08106597
 81063e8:	08106597 	.word	0x08106597
 81063ec:	081064d3 	.word	0x081064d3
 81063f0:	08106597 	.word	0x08106597
 81063f4:	08106597 	.word	0x08106597
 81063f8:	08106597 	.word	0x08106597
 81063fc:	08106515 	.word	0x08106515
 8106400:	08106597 	.word	0x08106597
 8106404:	08106597 	.word	0x08106597
 8106408:	08106597 	.word	0x08106597
 810640c:	08106555 	.word	0x08106555
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8106410:	68fb      	ldr	r3, [r7, #12]
 8106412:	681b      	ldr	r3, [r3, #0]
 8106414:	68b9      	ldr	r1, [r7, #8]
 8106416:	4618      	mov	r0, r3
 8106418:	f000 fa84 	bl	8106924 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 810641c:	68fb      	ldr	r3, [r7, #12]
 810641e:	681b      	ldr	r3, [r3, #0]
 8106420:	699a      	ldr	r2, [r3, #24]
 8106422:	68fb      	ldr	r3, [r7, #12]
 8106424:	681b      	ldr	r3, [r3, #0]
 8106426:	f042 0208 	orr.w	r2, r2, #8
 810642a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 810642c:	68fb      	ldr	r3, [r7, #12]
 810642e:	681b      	ldr	r3, [r3, #0]
 8106430:	699a      	ldr	r2, [r3, #24]
 8106432:	68fb      	ldr	r3, [r7, #12]
 8106434:	681b      	ldr	r3, [r3, #0]
 8106436:	f022 0204 	bic.w	r2, r2, #4
 810643a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 810643c:	68fb      	ldr	r3, [r7, #12]
 810643e:	681b      	ldr	r3, [r3, #0]
 8106440:	6999      	ldr	r1, [r3, #24]
 8106442:	68bb      	ldr	r3, [r7, #8]
 8106444:	691a      	ldr	r2, [r3, #16]
 8106446:	68fb      	ldr	r3, [r7, #12]
 8106448:	681b      	ldr	r3, [r3, #0]
 810644a:	430a      	orrs	r2, r1
 810644c:	619a      	str	r2, [r3, #24]
      break;
 810644e:	e0a5      	b.n	810659c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8106450:	68fb      	ldr	r3, [r7, #12]
 8106452:	681b      	ldr	r3, [r3, #0]
 8106454:	68b9      	ldr	r1, [r7, #8]
 8106456:	4618      	mov	r0, r3
 8106458:	f000 faf4 	bl	8106a44 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 810645c:	68fb      	ldr	r3, [r7, #12]
 810645e:	681b      	ldr	r3, [r3, #0]
 8106460:	699a      	ldr	r2, [r3, #24]
 8106462:	68fb      	ldr	r3, [r7, #12]
 8106464:	681b      	ldr	r3, [r3, #0]
 8106466:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 810646a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 810646c:	68fb      	ldr	r3, [r7, #12]
 810646e:	681b      	ldr	r3, [r3, #0]
 8106470:	699a      	ldr	r2, [r3, #24]
 8106472:	68fb      	ldr	r3, [r7, #12]
 8106474:	681b      	ldr	r3, [r3, #0]
 8106476:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 810647a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 810647c:	68fb      	ldr	r3, [r7, #12]
 810647e:	681b      	ldr	r3, [r3, #0]
 8106480:	6999      	ldr	r1, [r3, #24]
 8106482:	68bb      	ldr	r3, [r7, #8]
 8106484:	691b      	ldr	r3, [r3, #16]
 8106486:	021a      	lsls	r2, r3, #8
 8106488:	68fb      	ldr	r3, [r7, #12]
 810648a:	681b      	ldr	r3, [r3, #0]
 810648c:	430a      	orrs	r2, r1
 810648e:	619a      	str	r2, [r3, #24]
      break;
 8106490:	e084      	b.n	810659c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8106492:	68fb      	ldr	r3, [r7, #12]
 8106494:	681b      	ldr	r3, [r3, #0]
 8106496:	68b9      	ldr	r1, [r7, #8]
 8106498:	4618      	mov	r0, r3
 810649a:	f000 fb5d 	bl	8106b58 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 810649e:	68fb      	ldr	r3, [r7, #12]
 81064a0:	681b      	ldr	r3, [r3, #0]
 81064a2:	69da      	ldr	r2, [r3, #28]
 81064a4:	68fb      	ldr	r3, [r7, #12]
 81064a6:	681b      	ldr	r3, [r3, #0]
 81064a8:	f042 0208 	orr.w	r2, r2, #8
 81064ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 81064ae:	68fb      	ldr	r3, [r7, #12]
 81064b0:	681b      	ldr	r3, [r3, #0]
 81064b2:	69da      	ldr	r2, [r3, #28]
 81064b4:	68fb      	ldr	r3, [r7, #12]
 81064b6:	681b      	ldr	r3, [r3, #0]
 81064b8:	f022 0204 	bic.w	r2, r2, #4
 81064bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 81064be:	68fb      	ldr	r3, [r7, #12]
 81064c0:	681b      	ldr	r3, [r3, #0]
 81064c2:	69d9      	ldr	r1, [r3, #28]
 81064c4:	68bb      	ldr	r3, [r7, #8]
 81064c6:	691a      	ldr	r2, [r3, #16]
 81064c8:	68fb      	ldr	r3, [r7, #12]
 81064ca:	681b      	ldr	r3, [r3, #0]
 81064cc:	430a      	orrs	r2, r1
 81064ce:	61da      	str	r2, [r3, #28]
      break;
 81064d0:	e064      	b.n	810659c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 81064d2:	68fb      	ldr	r3, [r7, #12]
 81064d4:	681b      	ldr	r3, [r3, #0]
 81064d6:	68b9      	ldr	r1, [r7, #8]
 81064d8:	4618      	mov	r0, r3
 81064da:	f000 fbc5 	bl	8106c68 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 81064de:	68fb      	ldr	r3, [r7, #12]
 81064e0:	681b      	ldr	r3, [r3, #0]
 81064e2:	69da      	ldr	r2, [r3, #28]
 81064e4:	68fb      	ldr	r3, [r7, #12]
 81064e6:	681b      	ldr	r3, [r3, #0]
 81064e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 81064ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 81064ee:	68fb      	ldr	r3, [r7, #12]
 81064f0:	681b      	ldr	r3, [r3, #0]
 81064f2:	69da      	ldr	r2, [r3, #28]
 81064f4:	68fb      	ldr	r3, [r7, #12]
 81064f6:	681b      	ldr	r3, [r3, #0]
 81064f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 81064fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 81064fe:	68fb      	ldr	r3, [r7, #12]
 8106500:	681b      	ldr	r3, [r3, #0]
 8106502:	69d9      	ldr	r1, [r3, #28]
 8106504:	68bb      	ldr	r3, [r7, #8]
 8106506:	691b      	ldr	r3, [r3, #16]
 8106508:	021a      	lsls	r2, r3, #8
 810650a:	68fb      	ldr	r3, [r7, #12]
 810650c:	681b      	ldr	r3, [r3, #0]
 810650e:	430a      	orrs	r2, r1
 8106510:	61da      	str	r2, [r3, #28]
      break;
 8106512:	e043      	b.n	810659c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8106514:	68fb      	ldr	r3, [r7, #12]
 8106516:	681b      	ldr	r3, [r3, #0]
 8106518:	68b9      	ldr	r1, [r7, #8]
 810651a:	4618      	mov	r0, r3
 810651c:	f000 fc0e 	bl	8106d3c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8106520:	68fb      	ldr	r3, [r7, #12]
 8106522:	681b      	ldr	r3, [r3, #0]
 8106524:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8106526:	68fb      	ldr	r3, [r7, #12]
 8106528:	681b      	ldr	r3, [r3, #0]
 810652a:	f042 0208 	orr.w	r2, r2, #8
 810652e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8106530:	68fb      	ldr	r3, [r7, #12]
 8106532:	681b      	ldr	r3, [r3, #0]
 8106534:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8106536:	68fb      	ldr	r3, [r7, #12]
 8106538:	681b      	ldr	r3, [r3, #0]
 810653a:	f022 0204 	bic.w	r2, r2, #4
 810653e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8106540:	68fb      	ldr	r3, [r7, #12]
 8106542:	681b      	ldr	r3, [r3, #0]
 8106544:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8106546:	68bb      	ldr	r3, [r7, #8]
 8106548:	691a      	ldr	r2, [r3, #16]
 810654a:	68fb      	ldr	r3, [r7, #12]
 810654c:	681b      	ldr	r3, [r3, #0]
 810654e:	430a      	orrs	r2, r1
 8106550:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8106552:	e023      	b.n	810659c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8106554:	68fb      	ldr	r3, [r7, #12]
 8106556:	681b      	ldr	r3, [r3, #0]
 8106558:	68b9      	ldr	r1, [r7, #8]
 810655a:	4618      	mov	r0, r3
 810655c:	f000 fc52 	bl	8106e04 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8106560:	68fb      	ldr	r3, [r7, #12]
 8106562:	681b      	ldr	r3, [r3, #0]
 8106564:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8106566:	68fb      	ldr	r3, [r7, #12]
 8106568:	681b      	ldr	r3, [r3, #0]
 810656a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 810656e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8106570:	68fb      	ldr	r3, [r7, #12]
 8106572:	681b      	ldr	r3, [r3, #0]
 8106574:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8106576:	68fb      	ldr	r3, [r7, #12]
 8106578:	681b      	ldr	r3, [r3, #0]
 810657a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 810657e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8106580:	68fb      	ldr	r3, [r7, #12]
 8106582:	681b      	ldr	r3, [r3, #0]
 8106584:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8106586:	68bb      	ldr	r3, [r7, #8]
 8106588:	691b      	ldr	r3, [r3, #16]
 810658a:	021a      	lsls	r2, r3, #8
 810658c:	68fb      	ldr	r3, [r7, #12]
 810658e:	681b      	ldr	r3, [r3, #0]
 8106590:	430a      	orrs	r2, r1
 8106592:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8106594:	e002      	b.n	810659c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8106596:	2301      	movs	r3, #1
 8106598:	75fb      	strb	r3, [r7, #23]
      break;
 810659a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 810659c:	68fb      	ldr	r3, [r7, #12]
 810659e:	2200      	movs	r2, #0
 81065a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 81065a4:	7dfb      	ldrb	r3, [r7, #23]
}
 81065a6:	4618      	mov	r0, r3
 81065a8:	3718      	adds	r7, #24
 81065aa:	46bd      	mov	sp, r7
 81065ac:	bd80      	pop	{r7, pc}
 81065ae:	bf00      	nop

081065b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 81065b0:	b580      	push	{r7, lr}
 81065b2:	b084      	sub	sp, #16
 81065b4:	af00      	add	r7, sp, #0
 81065b6:	6078      	str	r0, [r7, #4]
 81065b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 81065ba:	2300      	movs	r3, #0
 81065bc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 81065be:	687b      	ldr	r3, [r7, #4]
 81065c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 81065c4:	2b01      	cmp	r3, #1
 81065c6:	d101      	bne.n	81065cc <HAL_TIM_ConfigClockSource+0x1c>
 81065c8:	2302      	movs	r3, #2
 81065ca:	e0de      	b.n	810678a <HAL_TIM_ConfigClockSource+0x1da>
 81065cc:	687b      	ldr	r3, [r7, #4]
 81065ce:	2201      	movs	r2, #1
 81065d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 81065d4:	687b      	ldr	r3, [r7, #4]
 81065d6:	2202      	movs	r2, #2
 81065d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 81065dc:	687b      	ldr	r3, [r7, #4]
 81065de:	681b      	ldr	r3, [r3, #0]
 81065e0:	689b      	ldr	r3, [r3, #8]
 81065e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 81065e4:	68bb      	ldr	r3, [r7, #8]
 81065e6:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 81065ea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 81065ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 81065f0:	68bb      	ldr	r3, [r7, #8]
 81065f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 81065f6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 81065f8:	687b      	ldr	r3, [r7, #4]
 81065fa:	681b      	ldr	r3, [r3, #0]
 81065fc:	68ba      	ldr	r2, [r7, #8]
 81065fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8106600:	683b      	ldr	r3, [r7, #0]
 8106602:	681b      	ldr	r3, [r3, #0]
 8106604:	4a63      	ldr	r2, [pc, #396]	; (8106794 <HAL_TIM_ConfigClockSource+0x1e4>)
 8106606:	4293      	cmp	r3, r2
 8106608:	f000 80a9 	beq.w	810675e <HAL_TIM_ConfigClockSource+0x1ae>
 810660c:	4a61      	ldr	r2, [pc, #388]	; (8106794 <HAL_TIM_ConfigClockSource+0x1e4>)
 810660e:	4293      	cmp	r3, r2
 8106610:	f200 80ae 	bhi.w	8106770 <HAL_TIM_ConfigClockSource+0x1c0>
 8106614:	4a60      	ldr	r2, [pc, #384]	; (8106798 <HAL_TIM_ConfigClockSource+0x1e8>)
 8106616:	4293      	cmp	r3, r2
 8106618:	f000 80a1 	beq.w	810675e <HAL_TIM_ConfigClockSource+0x1ae>
 810661c:	4a5e      	ldr	r2, [pc, #376]	; (8106798 <HAL_TIM_ConfigClockSource+0x1e8>)
 810661e:	4293      	cmp	r3, r2
 8106620:	f200 80a6 	bhi.w	8106770 <HAL_TIM_ConfigClockSource+0x1c0>
 8106624:	4a5d      	ldr	r2, [pc, #372]	; (810679c <HAL_TIM_ConfigClockSource+0x1ec>)
 8106626:	4293      	cmp	r3, r2
 8106628:	f000 8099 	beq.w	810675e <HAL_TIM_ConfigClockSource+0x1ae>
 810662c:	4a5b      	ldr	r2, [pc, #364]	; (810679c <HAL_TIM_ConfigClockSource+0x1ec>)
 810662e:	4293      	cmp	r3, r2
 8106630:	f200 809e 	bhi.w	8106770 <HAL_TIM_ConfigClockSource+0x1c0>
 8106634:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8106638:	f000 8091 	beq.w	810675e <HAL_TIM_ConfigClockSource+0x1ae>
 810663c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8106640:	f200 8096 	bhi.w	8106770 <HAL_TIM_ConfigClockSource+0x1c0>
 8106644:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8106648:	f000 8089 	beq.w	810675e <HAL_TIM_ConfigClockSource+0x1ae>
 810664c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8106650:	f200 808e 	bhi.w	8106770 <HAL_TIM_ConfigClockSource+0x1c0>
 8106654:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8106658:	d03e      	beq.n	81066d8 <HAL_TIM_ConfigClockSource+0x128>
 810665a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 810665e:	f200 8087 	bhi.w	8106770 <HAL_TIM_ConfigClockSource+0x1c0>
 8106662:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8106666:	f000 8086 	beq.w	8106776 <HAL_TIM_ConfigClockSource+0x1c6>
 810666a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810666e:	d87f      	bhi.n	8106770 <HAL_TIM_ConfigClockSource+0x1c0>
 8106670:	2b70      	cmp	r3, #112	; 0x70
 8106672:	d01a      	beq.n	81066aa <HAL_TIM_ConfigClockSource+0xfa>
 8106674:	2b70      	cmp	r3, #112	; 0x70
 8106676:	d87b      	bhi.n	8106770 <HAL_TIM_ConfigClockSource+0x1c0>
 8106678:	2b60      	cmp	r3, #96	; 0x60
 810667a:	d050      	beq.n	810671e <HAL_TIM_ConfigClockSource+0x16e>
 810667c:	2b60      	cmp	r3, #96	; 0x60
 810667e:	d877      	bhi.n	8106770 <HAL_TIM_ConfigClockSource+0x1c0>
 8106680:	2b50      	cmp	r3, #80	; 0x50
 8106682:	d03c      	beq.n	81066fe <HAL_TIM_ConfigClockSource+0x14e>
 8106684:	2b50      	cmp	r3, #80	; 0x50
 8106686:	d873      	bhi.n	8106770 <HAL_TIM_ConfigClockSource+0x1c0>
 8106688:	2b40      	cmp	r3, #64	; 0x40
 810668a:	d058      	beq.n	810673e <HAL_TIM_ConfigClockSource+0x18e>
 810668c:	2b40      	cmp	r3, #64	; 0x40
 810668e:	d86f      	bhi.n	8106770 <HAL_TIM_ConfigClockSource+0x1c0>
 8106690:	2b30      	cmp	r3, #48	; 0x30
 8106692:	d064      	beq.n	810675e <HAL_TIM_ConfigClockSource+0x1ae>
 8106694:	2b30      	cmp	r3, #48	; 0x30
 8106696:	d86b      	bhi.n	8106770 <HAL_TIM_ConfigClockSource+0x1c0>
 8106698:	2b20      	cmp	r3, #32
 810669a:	d060      	beq.n	810675e <HAL_TIM_ConfigClockSource+0x1ae>
 810669c:	2b20      	cmp	r3, #32
 810669e:	d867      	bhi.n	8106770 <HAL_TIM_ConfigClockSource+0x1c0>
 81066a0:	2b00      	cmp	r3, #0
 81066a2:	d05c      	beq.n	810675e <HAL_TIM_ConfigClockSource+0x1ae>
 81066a4:	2b10      	cmp	r3, #16
 81066a6:	d05a      	beq.n	810675e <HAL_TIM_ConfigClockSource+0x1ae>
 81066a8:	e062      	b.n	8106770 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 81066aa:	687b      	ldr	r3, [r7, #4]
 81066ac:	6818      	ldr	r0, [r3, #0]
 81066ae:	683b      	ldr	r3, [r7, #0]
 81066b0:	6899      	ldr	r1, [r3, #8]
 81066b2:	683b      	ldr	r3, [r7, #0]
 81066b4:	685a      	ldr	r2, [r3, #4]
 81066b6:	683b      	ldr	r3, [r7, #0]
 81066b8:	68db      	ldr	r3, [r3, #12]
 81066ba:	f000 fc85 	bl	8106fc8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 81066be:	687b      	ldr	r3, [r7, #4]
 81066c0:	681b      	ldr	r3, [r3, #0]
 81066c2:	689b      	ldr	r3, [r3, #8]
 81066c4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 81066c6:	68bb      	ldr	r3, [r7, #8]
 81066c8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 81066cc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 81066ce:	687b      	ldr	r3, [r7, #4]
 81066d0:	681b      	ldr	r3, [r3, #0]
 81066d2:	68ba      	ldr	r2, [r7, #8]
 81066d4:	609a      	str	r2, [r3, #8]
      break;
 81066d6:	e04f      	b.n	8106778 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 81066d8:	687b      	ldr	r3, [r7, #4]
 81066da:	6818      	ldr	r0, [r3, #0]
 81066dc:	683b      	ldr	r3, [r7, #0]
 81066de:	6899      	ldr	r1, [r3, #8]
 81066e0:	683b      	ldr	r3, [r7, #0]
 81066e2:	685a      	ldr	r2, [r3, #4]
 81066e4:	683b      	ldr	r3, [r7, #0]
 81066e6:	68db      	ldr	r3, [r3, #12]
 81066e8:	f000 fc6e 	bl	8106fc8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 81066ec:	687b      	ldr	r3, [r7, #4]
 81066ee:	681b      	ldr	r3, [r3, #0]
 81066f0:	689a      	ldr	r2, [r3, #8]
 81066f2:	687b      	ldr	r3, [r7, #4]
 81066f4:	681b      	ldr	r3, [r3, #0]
 81066f6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 81066fa:	609a      	str	r2, [r3, #8]
      break;
 81066fc:	e03c      	b.n	8106778 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 81066fe:	687b      	ldr	r3, [r7, #4]
 8106700:	6818      	ldr	r0, [r3, #0]
 8106702:	683b      	ldr	r3, [r7, #0]
 8106704:	6859      	ldr	r1, [r3, #4]
 8106706:	683b      	ldr	r3, [r7, #0]
 8106708:	68db      	ldr	r3, [r3, #12]
 810670a:	461a      	mov	r2, r3
 810670c:	f000 fbe0 	bl	8106ed0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8106710:	687b      	ldr	r3, [r7, #4]
 8106712:	681b      	ldr	r3, [r3, #0]
 8106714:	2150      	movs	r1, #80	; 0x50
 8106716:	4618      	mov	r0, r3
 8106718:	f000 fc39 	bl	8106f8e <TIM_ITRx_SetConfig>
      break;
 810671c:	e02c      	b.n	8106778 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 810671e:	687b      	ldr	r3, [r7, #4]
 8106720:	6818      	ldr	r0, [r3, #0]
 8106722:	683b      	ldr	r3, [r7, #0]
 8106724:	6859      	ldr	r1, [r3, #4]
 8106726:	683b      	ldr	r3, [r7, #0]
 8106728:	68db      	ldr	r3, [r3, #12]
 810672a:	461a      	mov	r2, r3
 810672c:	f000 fbff 	bl	8106f2e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8106730:	687b      	ldr	r3, [r7, #4]
 8106732:	681b      	ldr	r3, [r3, #0]
 8106734:	2160      	movs	r1, #96	; 0x60
 8106736:	4618      	mov	r0, r3
 8106738:	f000 fc29 	bl	8106f8e <TIM_ITRx_SetConfig>
      break;
 810673c:	e01c      	b.n	8106778 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 810673e:	687b      	ldr	r3, [r7, #4]
 8106740:	6818      	ldr	r0, [r3, #0]
 8106742:	683b      	ldr	r3, [r7, #0]
 8106744:	6859      	ldr	r1, [r3, #4]
 8106746:	683b      	ldr	r3, [r7, #0]
 8106748:	68db      	ldr	r3, [r3, #12]
 810674a:	461a      	mov	r2, r3
 810674c:	f000 fbc0 	bl	8106ed0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8106750:	687b      	ldr	r3, [r7, #4]
 8106752:	681b      	ldr	r3, [r3, #0]
 8106754:	2140      	movs	r1, #64	; 0x40
 8106756:	4618      	mov	r0, r3
 8106758:	f000 fc19 	bl	8106f8e <TIM_ITRx_SetConfig>
      break;
 810675c:	e00c      	b.n	8106778 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 810675e:	687b      	ldr	r3, [r7, #4]
 8106760:	681a      	ldr	r2, [r3, #0]
 8106762:	683b      	ldr	r3, [r7, #0]
 8106764:	681b      	ldr	r3, [r3, #0]
 8106766:	4619      	mov	r1, r3
 8106768:	4610      	mov	r0, r2
 810676a:	f000 fc10 	bl	8106f8e <TIM_ITRx_SetConfig>
      break;
 810676e:	e003      	b.n	8106778 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8106770:	2301      	movs	r3, #1
 8106772:	73fb      	strb	r3, [r7, #15]
      break;
 8106774:	e000      	b.n	8106778 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8106776:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8106778:	687b      	ldr	r3, [r7, #4]
 810677a:	2201      	movs	r2, #1
 810677c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8106780:	687b      	ldr	r3, [r7, #4]
 8106782:	2200      	movs	r2, #0
 8106784:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8106788:	7bfb      	ldrb	r3, [r7, #15]
}
 810678a:	4618      	mov	r0, r3
 810678c:	3710      	adds	r7, #16
 810678e:	46bd      	mov	sp, r7
 8106790:	bd80      	pop	{r7, pc}
 8106792:	bf00      	nop
 8106794:	00100040 	.word	0x00100040
 8106798:	00100030 	.word	0x00100030
 810679c:	00100020 	.word	0x00100020

081067a0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 81067a0:	b480      	push	{r7}
 81067a2:	b083      	sub	sp, #12
 81067a4:	af00      	add	r7, sp, #0
 81067a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 81067a8:	bf00      	nop
 81067aa:	370c      	adds	r7, #12
 81067ac:	46bd      	mov	sp, r7
 81067ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 81067b2:	4770      	bx	lr

081067b4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 81067b4:	b480      	push	{r7}
 81067b6:	b083      	sub	sp, #12
 81067b8:	af00      	add	r7, sp, #0
 81067ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 81067bc:	bf00      	nop
 81067be:	370c      	adds	r7, #12
 81067c0:	46bd      	mov	sp, r7
 81067c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81067c6:	4770      	bx	lr

081067c8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 81067c8:	b480      	push	{r7}
 81067ca:	b083      	sub	sp, #12
 81067cc:	af00      	add	r7, sp, #0
 81067ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 81067d0:	bf00      	nop
 81067d2:	370c      	adds	r7, #12
 81067d4:	46bd      	mov	sp, r7
 81067d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81067da:	4770      	bx	lr

081067dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 81067dc:	b480      	push	{r7}
 81067de:	b083      	sub	sp, #12
 81067e0:	af00      	add	r7, sp, #0
 81067e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 81067e4:	bf00      	nop
 81067e6:	370c      	adds	r7, #12
 81067e8:	46bd      	mov	sp, r7
 81067ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 81067ee:	4770      	bx	lr

081067f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 81067f0:	b480      	push	{r7}
 81067f2:	b085      	sub	sp, #20
 81067f4:	af00      	add	r7, sp, #0
 81067f6:	6078      	str	r0, [r7, #4]
 81067f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 81067fa:	687b      	ldr	r3, [r7, #4]
 81067fc:	681b      	ldr	r3, [r3, #0]
 81067fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8106800:	687b      	ldr	r3, [r7, #4]
 8106802:	4a40      	ldr	r2, [pc, #256]	; (8106904 <TIM_Base_SetConfig+0x114>)
 8106804:	4293      	cmp	r3, r2
 8106806:	d013      	beq.n	8106830 <TIM_Base_SetConfig+0x40>
 8106808:	687b      	ldr	r3, [r7, #4]
 810680a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810680e:	d00f      	beq.n	8106830 <TIM_Base_SetConfig+0x40>
 8106810:	687b      	ldr	r3, [r7, #4]
 8106812:	4a3d      	ldr	r2, [pc, #244]	; (8106908 <TIM_Base_SetConfig+0x118>)
 8106814:	4293      	cmp	r3, r2
 8106816:	d00b      	beq.n	8106830 <TIM_Base_SetConfig+0x40>
 8106818:	687b      	ldr	r3, [r7, #4]
 810681a:	4a3c      	ldr	r2, [pc, #240]	; (810690c <TIM_Base_SetConfig+0x11c>)
 810681c:	4293      	cmp	r3, r2
 810681e:	d007      	beq.n	8106830 <TIM_Base_SetConfig+0x40>
 8106820:	687b      	ldr	r3, [r7, #4]
 8106822:	4a3b      	ldr	r2, [pc, #236]	; (8106910 <TIM_Base_SetConfig+0x120>)
 8106824:	4293      	cmp	r3, r2
 8106826:	d003      	beq.n	8106830 <TIM_Base_SetConfig+0x40>
 8106828:	687b      	ldr	r3, [r7, #4]
 810682a:	4a3a      	ldr	r2, [pc, #232]	; (8106914 <TIM_Base_SetConfig+0x124>)
 810682c:	4293      	cmp	r3, r2
 810682e:	d108      	bne.n	8106842 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8106830:	68fb      	ldr	r3, [r7, #12]
 8106832:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8106836:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8106838:	683b      	ldr	r3, [r7, #0]
 810683a:	685b      	ldr	r3, [r3, #4]
 810683c:	68fa      	ldr	r2, [r7, #12]
 810683e:	4313      	orrs	r3, r2
 8106840:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8106842:	687b      	ldr	r3, [r7, #4]
 8106844:	4a2f      	ldr	r2, [pc, #188]	; (8106904 <TIM_Base_SetConfig+0x114>)
 8106846:	4293      	cmp	r3, r2
 8106848:	d01f      	beq.n	810688a <TIM_Base_SetConfig+0x9a>
 810684a:	687b      	ldr	r3, [r7, #4]
 810684c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8106850:	d01b      	beq.n	810688a <TIM_Base_SetConfig+0x9a>
 8106852:	687b      	ldr	r3, [r7, #4]
 8106854:	4a2c      	ldr	r2, [pc, #176]	; (8106908 <TIM_Base_SetConfig+0x118>)
 8106856:	4293      	cmp	r3, r2
 8106858:	d017      	beq.n	810688a <TIM_Base_SetConfig+0x9a>
 810685a:	687b      	ldr	r3, [r7, #4]
 810685c:	4a2b      	ldr	r2, [pc, #172]	; (810690c <TIM_Base_SetConfig+0x11c>)
 810685e:	4293      	cmp	r3, r2
 8106860:	d013      	beq.n	810688a <TIM_Base_SetConfig+0x9a>
 8106862:	687b      	ldr	r3, [r7, #4]
 8106864:	4a2a      	ldr	r2, [pc, #168]	; (8106910 <TIM_Base_SetConfig+0x120>)
 8106866:	4293      	cmp	r3, r2
 8106868:	d00f      	beq.n	810688a <TIM_Base_SetConfig+0x9a>
 810686a:	687b      	ldr	r3, [r7, #4]
 810686c:	4a29      	ldr	r2, [pc, #164]	; (8106914 <TIM_Base_SetConfig+0x124>)
 810686e:	4293      	cmp	r3, r2
 8106870:	d00b      	beq.n	810688a <TIM_Base_SetConfig+0x9a>
 8106872:	687b      	ldr	r3, [r7, #4]
 8106874:	4a28      	ldr	r2, [pc, #160]	; (8106918 <TIM_Base_SetConfig+0x128>)
 8106876:	4293      	cmp	r3, r2
 8106878:	d007      	beq.n	810688a <TIM_Base_SetConfig+0x9a>
 810687a:	687b      	ldr	r3, [r7, #4]
 810687c:	4a27      	ldr	r2, [pc, #156]	; (810691c <TIM_Base_SetConfig+0x12c>)
 810687e:	4293      	cmp	r3, r2
 8106880:	d003      	beq.n	810688a <TIM_Base_SetConfig+0x9a>
 8106882:	687b      	ldr	r3, [r7, #4]
 8106884:	4a26      	ldr	r2, [pc, #152]	; (8106920 <TIM_Base_SetConfig+0x130>)
 8106886:	4293      	cmp	r3, r2
 8106888:	d108      	bne.n	810689c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 810688a:	68fb      	ldr	r3, [r7, #12]
 810688c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8106890:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8106892:	683b      	ldr	r3, [r7, #0]
 8106894:	68db      	ldr	r3, [r3, #12]
 8106896:	68fa      	ldr	r2, [r7, #12]
 8106898:	4313      	orrs	r3, r2
 810689a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 810689c:	68fb      	ldr	r3, [r7, #12]
 810689e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 81068a2:	683b      	ldr	r3, [r7, #0]
 81068a4:	695b      	ldr	r3, [r3, #20]
 81068a6:	4313      	orrs	r3, r2
 81068a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 81068aa:	687b      	ldr	r3, [r7, #4]
 81068ac:	68fa      	ldr	r2, [r7, #12]
 81068ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 81068b0:	683b      	ldr	r3, [r7, #0]
 81068b2:	689a      	ldr	r2, [r3, #8]
 81068b4:	687b      	ldr	r3, [r7, #4]
 81068b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 81068b8:	683b      	ldr	r3, [r7, #0]
 81068ba:	681a      	ldr	r2, [r3, #0]
 81068bc:	687b      	ldr	r3, [r7, #4]
 81068be:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 81068c0:	687b      	ldr	r3, [r7, #4]
 81068c2:	4a10      	ldr	r2, [pc, #64]	; (8106904 <TIM_Base_SetConfig+0x114>)
 81068c4:	4293      	cmp	r3, r2
 81068c6:	d00f      	beq.n	81068e8 <TIM_Base_SetConfig+0xf8>
 81068c8:	687b      	ldr	r3, [r7, #4]
 81068ca:	4a12      	ldr	r2, [pc, #72]	; (8106914 <TIM_Base_SetConfig+0x124>)
 81068cc:	4293      	cmp	r3, r2
 81068ce:	d00b      	beq.n	81068e8 <TIM_Base_SetConfig+0xf8>
 81068d0:	687b      	ldr	r3, [r7, #4]
 81068d2:	4a11      	ldr	r2, [pc, #68]	; (8106918 <TIM_Base_SetConfig+0x128>)
 81068d4:	4293      	cmp	r3, r2
 81068d6:	d007      	beq.n	81068e8 <TIM_Base_SetConfig+0xf8>
 81068d8:	687b      	ldr	r3, [r7, #4]
 81068da:	4a10      	ldr	r2, [pc, #64]	; (810691c <TIM_Base_SetConfig+0x12c>)
 81068dc:	4293      	cmp	r3, r2
 81068de:	d003      	beq.n	81068e8 <TIM_Base_SetConfig+0xf8>
 81068e0:	687b      	ldr	r3, [r7, #4]
 81068e2:	4a0f      	ldr	r2, [pc, #60]	; (8106920 <TIM_Base_SetConfig+0x130>)
 81068e4:	4293      	cmp	r3, r2
 81068e6:	d103      	bne.n	81068f0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 81068e8:	683b      	ldr	r3, [r7, #0]
 81068ea:	691a      	ldr	r2, [r3, #16]
 81068ec:	687b      	ldr	r3, [r7, #4]
 81068ee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 81068f0:	687b      	ldr	r3, [r7, #4]
 81068f2:	2201      	movs	r2, #1
 81068f4:	615a      	str	r2, [r3, #20]
}
 81068f6:	bf00      	nop
 81068f8:	3714      	adds	r7, #20
 81068fa:	46bd      	mov	sp, r7
 81068fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106900:	4770      	bx	lr
 8106902:	bf00      	nop
 8106904:	40010000 	.word	0x40010000
 8106908:	40000400 	.word	0x40000400
 810690c:	40000800 	.word	0x40000800
 8106910:	40000c00 	.word	0x40000c00
 8106914:	40010400 	.word	0x40010400
 8106918:	40014000 	.word	0x40014000
 810691c:	40014400 	.word	0x40014400
 8106920:	40014800 	.word	0x40014800

08106924 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8106924:	b480      	push	{r7}
 8106926:	b087      	sub	sp, #28
 8106928:	af00      	add	r7, sp, #0
 810692a:	6078      	str	r0, [r7, #4]
 810692c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 810692e:	687b      	ldr	r3, [r7, #4]
 8106930:	6a1b      	ldr	r3, [r3, #32]
 8106932:	f023 0201 	bic.w	r2, r3, #1
 8106936:	687b      	ldr	r3, [r7, #4]
 8106938:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810693a:	687b      	ldr	r3, [r7, #4]
 810693c:	6a1b      	ldr	r3, [r3, #32]
 810693e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8106940:	687b      	ldr	r3, [r7, #4]
 8106942:	685b      	ldr	r3, [r3, #4]
 8106944:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8106946:	687b      	ldr	r3, [r7, #4]
 8106948:	699b      	ldr	r3, [r3, #24]
 810694a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 810694c:	68fb      	ldr	r3, [r7, #12]
 810694e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8106952:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8106956:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8106958:	68fb      	ldr	r3, [r7, #12]
 810695a:	f023 0303 	bic.w	r3, r3, #3
 810695e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8106960:	683b      	ldr	r3, [r7, #0]
 8106962:	681b      	ldr	r3, [r3, #0]
 8106964:	68fa      	ldr	r2, [r7, #12]
 8106966:	4313      	orrs	r3, r2
 8106968:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 810696a:	697b      	ldr	r3, [r7, #20]
 810696c:	f023 0302 	bic.w	r3, r3, #2
 8106970:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8106972:	683b      	ldr	r3, [r7, #0]
 8106974:	689b      	ldr	r3, [r3, #8]
 8106976:	697a      	ldr	r2, [r7, #20]
 8106978:	4313      	orrs	r3, r2
 810697a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 810697c:	687b      	ldr	r3, [r7, #4]
 810697e:	4a2c      	ldr	r2, [pc, #176]	; (8106a30 <TIM_OC1_SetConfig+0x10c>)
 8106980:	4293      	cmp	r3, r2
 8106982:	d00f      	beq.n	81069a4 <TIM_OC1_SetConfig+0x80>
 8106984:	687b      	ldr	r3, [r7, #4]
 8106986:	4a2b      	ldr	r2, [pc, #172]	; (8106a34 <TIM_OC1_SetConfig+0x110>)
 8106988:	4293      	cmp	r3, r2
 810698a:	d00b      	beq.n	81069a4 <TIM_OC1_SetConfig+0x80>
 810698c:	687b      	ldr	r3, [r7, #4]
 810698e:	4a2a      	ldr	r2, [pc, #168]	; (8106a38 <TIM_OC1_SetConfig+0x114>)
 8106990:	4293      	cmp	r3, r2
 8106992:	d007      	beq.n	81069a4 <TIM_OC1_SetConfig+0x80>
 8106994:	687b      	ldr	r3, [r7, #4]
 8106996:	4a29      	ldr	r2, [pc, #164]	; (8106a3c <TIM_OC1_SetConfig+0x118>)
 8106998:	4293      	cmp	r3, r2
 810699a:	d003      	beq.n	81069a4 <TIM_OC1_SetConfig+0x80>
 810699c:	687b      	ldr	r3, [r7, #4]
 810699e:	4a28      	ldr	r2, [pc, #160]	; (8106a40 <TIM_OC1_SetConfig+0x11c>)
 81069a0:	4293      	cmp	r3, r2
 81069a2:	d10c      	bne.n	81069be <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 81069a4:	697b      	ldr	r3, [r7, #20]
 81069a6:	f023 0308 	bic.w	r3, r3, #8
 81069aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 81069ac:	683b      	ldr	r3, [r7, #0]
 81069ae:	68db      	ldr	r3, [r3, #12]
 81069b0:	697a      	ldr	r2, [r7, #20]
 81069b2:	4313      	orrs	r3, r2
 81069b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 81069b6:	697b      	ldr	r3, [r7, #20]
 81069b8:	f023 0304 	bic.w	r3, r3, #4
 81069bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 81069be:	687b      	ldr	r3, [r7, #4]
 81069c0:	4a1b      	ldr	r2, [pc, #108]	; (8106a30 <TIM_OC1_SetConfig+0x10c>)
 81069c2:	4293      	cmp	r3, r2
 81069c4:	d00f      	beq.n	81069e6 <TIM_OC1_SetConfig+0xc2>
 81069c6:	687b      	ldr	r3, [r7, #4]
 81069c8:	4a1a      	ldr	r2, [pc, #104]	; (8106a34 <TIM_OC1_SetConfig+0x110>)
 81069ca:	4293      	cmp	r3, r2
 81069cc:	d00b      	beq.n	81069e6 <TIM_OC1_SetConfig+0xc2>
 81069ce:	687b      	ldr	r3, [r7, #4]
 81069d0:	4a19      	ldr	r2, [pc, #100]	; (8106a38 <TIM_OC1_SetConfig+0x114>)
 81069d2:	4293      	cmp	r3, r2
 81069d4:	d007      	beq.n	81069e6 <TIM_OC1_SetConfig+0xc2>
 81069d6:	687b      	ldr	r3, [r7, #4]
 81069d8:	4a18      	ldr	r2, [pc, #96]	; (8106a3c <TIM_OC1_SetConfig+0x118>)
 81069da:	4293      	cmp	r3, r2
 81069dc:	d003      	beq.n	81069e6 <TIM_OC1_SetConfig+0xc2>
 81069de:	687b      	ldr	r3, [r7, #4]
 81069e0:	4a17      	ldr	r2, [pc, #92]	; (8106a40 <TIM_OC1_SetConfig+0x11c>)
 81069e2:	4293      	cmp	r3, r2
 81069e4:	d111      	bne.n	8106a0a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 81069e6:	693b      	ldr	r3, [r7, #16]
 81069e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 81069ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 81069ee:	693b      	ldr	r3, [r7, #16]
 81069f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 81069f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 81069f6:	683b      	ldr	r3, [r7, #0]
 81069f8:	695b      	ldr	r3, [r3, #20]
 81069fa:	693a      	ldr	r2, [r7, #16]
 81069fc:	4313      	orrs	r3, r2
 81069fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8106a00:	683b      	ldr	r3, [r7, #0]
 8106a02:	699b      	ldr	r3, [r3, #24]
 8106a04:	693a      	ldr	r2, [r7, #16]
 8106a06:	4313      	orrs	r3, r2
 8106a08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8106a0a:	687b      	ldr	r3, [r7, #4]
 8106a0c:	693a      	ldr	r2, [r7, #16]
 8106a0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8106a10:	687b      	ldr	r3, [r7, #4]
 8106a12:	68fa      	ldr	r2, [r7, #12]
 8106a14:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8106a16:	683b      	ldr	r3, [r7, #0]
 8106a18:	685a      	ldr	r2, [r3, #4]
 8106a1a:	687b      	ldr	r3, [r7, #4]
 8106a1c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8106a1e:	687b      	ldr	r3, [r7, #4]
 8106a20:	697a      	ldr	r2, [r7, #20]
 8106a22:	621a      	str	r2, [r3, #32]
}
 8106a24:	bf00      	nop
 8106a26:	371c      	adds	r7, #28
 8106a28:	46bd      	mov	sp, r7
 8106a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106a2e:	4770      	bx	lr
 8106a30:	40010000 	.word	0x40010000
 8106a34:	40010400 	.word	0x40010400
 8106a38:	40014000 	.word	0x40014000
 8106a3c:	40014400 	.word	0x40014400
 8106a40:	40014800 	.word	0x40014800

08106a44 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8106a44:	b480      	push	{r7}
 8106a46:	b087      	sub	sp, #28
 8106a48:	af00      	add	r7, sp, #0
 8106a4a:	6078      	str	r0, [r7, #4]
 8106a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8106a4e:	687b      	ldr	r3, [r7, #4]
 8106a50:	6a1b      	ldr	r3, [r3, #32]
 8106a52:	f023 0210 	bic.w	r2, r3, #16
 8106a56:	687b      	ldr	r3, [r7, #4]
 8106a58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8106a5a:	687b      	ldr	r3, [r7, #4]
 8106a5c:	6a1b      	ldr	r3, [r3, #32]
 8106a5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8106a60:	687b      	ldr	r3, [r7, #4]
 8106a62:	685b      	ldr	r3, [r3, #4]
 8106a64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8106a66:	687b      	ldr	r3, [r7, #4]
 8106a68:	699b      	ldr	r3, [r3, #24]
 8106a6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8106a6c:	68fb      	ldr	r3, [r7, #12]
 8106a6e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8106a72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8106a76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8106a78:	68fb      	ldr	r3, [r7, #12]
 8106a7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8106a7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8106a80:	683b      	ldr	r3, [r7, #0]
 8106a82:	681b      	ldr	r3, [r3, #0]
 8106a84:	021b      	lsls	r3, r3, #8
 8106a86:	68fa      	ldr	r2, [r7, #12]
 8106a88:	4313      	orrs	r3, r2
 8106a8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8106a8c:	697b      	ldr	r3, [r7, #20]
 8106a8e:	f023 0320 	bic.w	r3, r3, #32
 8106a92:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8106a94:	683b      	ldr	r3, [r7, #0]
 8106a96:	689b      	ldr	r3, [r3, #8]
 8106a98:	011b      	lsls	r3, r3, #4
 8106a9a:	697a      	ldr	r2, [r7, #20]
 8106a9c:	4313      	orrs	r3, r2
 8106a9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8106aa0:	687b      	ldr	r3, [r7, #4]
 8106aa2:	4a28      	ldr	r2, [pc, #160]	; (8106b44 <TIM_OC2_SetConfig+0x100>)
 8106aa4:	4293      	cmp	r3, r2
 8106aa6:	d003      	beq.n	8106ab0 <TIM_OC2_SetConfig+0x6c>
 8106aa8:	687b      	ldr	r3, [r7, #4]
 8106aaa:	4a27      	ldr	r2, [pc, #156]	; (8106b48 <TIM_OC2_SetConfig+0x104>)
 8106aac:	4293      	cmp	r3, r2
 8106aae:	d10d      	bne.n	8106acc <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8106ab0:	697b      	ldr	r3, [r7, #20]
 8106ab2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8106ab6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8106ab8:	683b      	ldr	r3, [r7, #0]
 8106aba:	68db      	ldr	r3, [r3, #12]
 8106abc:	011b      	lsls	r3, r3, #4
 8106abe:	697a      	ldr	r2, [r7, #20]
 8106ac0:	4313      	orrs	r3, r2
 8106ac2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8106ac4:	697b      	ldr	r3, [r7, #20]
 8106ac6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8106aca:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8106acc:	687b      	ldr	r3, [r7, #4]
 8106ace:	4a1d      	ldr	r2, [pc, #116]	; (8106b44 <TIM_OC2_SetConfig+0x100>)
 8106ad0:	4293      	cmp	r3, r2
 8106ad2:	d00f      	beq.n	8106af4 <TIM_OC2_SetConfig+0xb0>
 8106ad4:	687b      	ldr	r3, [r7, #4]
 8106ad6:	4a1c      	ldr	r2, [pc, #112]	; (8106b48 <TIM_OC2_SetConfig+0x104>)
 8106ad8:	4293      	cmp	r3, r2
 8106ada:	d00b      	beq.n	8106af4 <TIM_OC2_SetConfig+0xb0>
 8106adc:	687b      	ldr	r3, [r7, #4]
 8106ade:	4a1b      	ldr	r2, [pc, #108]	; (8106b4c <TIM_OC2_SetConfig+0x108>)
 8106ae0:	4293      	cmp	r3, r2
 8106ae2:	d007      	beq.n	8106af4 <TIM_OC2_SetConfig+0xb0>
 8106ae4:	687b      	ldr	r3, [r7, #4]
 8106ae6:	4a1a      	ldr	r2, [pc, #104]	; (8106b50 <TIM_OC2_SetConfig+0x10c>)
 8106ae8:	4293      	cmp	r3, r2
 8106aea:	d003      	beq.n	8106af4 <TIM_OC2_SetConfig+0xb0>
 8106aec:	687b      	ldr	r3, [r7, #4]
 8106aee:	4a19      	ldr	r2, [pc, #100]	; (8106b54 <TIM_OC2_SetConfig+0x110>)
 8106af0:	4293      	cmp	r3, r2
 8106af2:	d113      	bne.n	8106b1c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8106af4:	693b      	ldr	r3, [r7, #16]
 8106af6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8106afa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8106afc:	693b      	ldr	r3, [r7, #16]
 8106afe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8106b02:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8106b04:	683b      	ldr	r3, [r7, #0]
 8106b06:	695b      	ldr	r3, [r3, #20]
 8106b08:	009b      	lsls	r3, r3, #2
 8106b0a:	693a      	ldr	r2, [r7, #16]
 8106b0c:	4313      	orrs	r3, r2
 8106b0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8106b10:	683b      	ldr	r3, [r7, #0]
 8106b12:	699b      	ldr	r3, [r3, #24]
 8106b14:	009b      	lsls	r3, r3, #2
 8106b16:	693a      	ldr	r2, [r7, #16]
 8106b18:	4313      	orrs	r3, r2
 8106b1a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8106b1c:	687b      	ldr	r3, [r7, #4]
 8106b1e:	693a      	ldr	r2, [r7, #16]
 8106b20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8106b22:	687b      	ldr	r3, [r7, #4]
 8106b24:	68fa      	ldr	r2, [r7, #12]
 8106b26:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8106b28:	683b      	ldr	r3, [r7, #0]
 8106b2a:	685a      	ldr	r2, [r3, #4]
 8106b2c:	687b      	ldr	r3, [r7, #4]
 8106b2e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8106b30:	687b      	ldr	r3, [r7, #4]
 8106b32:	697a      	ldr	r2, [r7, #20]
 8106b34:	621a      	str	r2, [r3, #32]
}
 8106b36:	bf00      	nop
 8106b38:	371c      	adds	r7, #28
 8106b3a:	46bd      	mov	sp, r7
 8106b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106b40:	4770      	bx	lr
 8106b42:	bf00      	nop
 8106b44:	40010000 	.word	0x40010000
 8106b48:	40010400 	.word	0x40010400
 8106b4c:	40014000 	.word	0x40014000
 8106b50:	40014400 	.word	0x40014400
 8106b54:	40014800 	.word	0x40014800

08106b58 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8106b58:	b480      	push	{r7}
 8106b5a:	b087      	sub	sp, #28
 8106b5c:	af00      	add	r7, sp, #0
 8106b5e:	6078      	str	r0, [r7, #4]
 8106b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8106b62:	687b      	ldr	r3, [r7, #4]
 8106b64:	6a1b      	ldr	r3, [r3, #32]
 8106b66:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8106b6a:	687b      	ldr	r3, [r7, #4]
 8106b6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8106b6e:	687b      	ldr	r3, [r7, #4]
 8106b70:	6a1b      	ldr	r3, [r3, #32]
 8106b72:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8106b74:	687b      	ldr	r3, [r7, #4]
 8106b76:	685b      	ldr	r3, [r3, #4]
 8106b78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8106b7a:	687b      	ldr	r3, [r7, #4]
 8106b7c:	69db      	ldr	r3, [r3, #28]
 8106b7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8106b80:	68fb      	ldr	r3, [r7, #12]
 8106b82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8106b86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8106b8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8106b8c:	68fb      	ldr	r3, [r7, #12]
 8106b8e:	f023 0303 	bic.w	r3, r3, #3
 8106b92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8106b94:	683b      	ldr	r3, [r7, #0]
 8106b96:	681b      	ldr	r3, [r3, #0]
 8106b98:	68fa      	ldr	r2, [r7, #12]
 8106b9a:	4313      	orrs	r3, r2
 8106b9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8106b9e:	697b      	ldr	r3, [r7, #20]
 8106ba0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8106ba4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8106ba6:	683b      	ldr	r3, [r7, #0]
 8106ba8:	689b      	ldr	r3, [r3, #8]
 8106baa:	021b      	lsls	r3, r3, #8
 8106bac:	697a      	ldr	r2, [r7, #20]
 8106bae:	4313      	orrs	r3, r2
 8106bb0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8106bb2:	687b      	ldr	r3, [r7, #4]
 8106bb4:	4a27      	ldr	r2, [pc, #156]	; (8106c54 <TIM_OC3_SetConfig+0xfc>)
 8106bb6:	4293      	cmp	r3, r2
 8106bb8:	d003      	beq.n	8106bc2 <TIM_OC3_SetConfig+0x6a>
 8106bba:	687b      	ldr	r3, [r7, #4]
 8106bbc:	4a26      	ldr	r2, [pc, #152]	; (8106c58 <TIM_OC3_SetConfig+0x100>)
 8106bbe:	4293      	cmp	r3, r2
 8106bc0:	d10d      	bne.n	8106bde <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8106bc2:	697b      	ldr	r3, [r7, #20]
 8106bc4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8106bc8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8106bca:	683b      	ldr	r3, [r7, #0]
 8106bcc:	68db      	ldr	r3, [r3, #12]
 8106bce:	021b      	lsls	r3, r3, #8
 8106bd0:	697a      	ldr	r2, [r7, #20]
 8106bd2:	4313      	orrs	r3, r2
 8106bd4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8106bd6:	697b      	ldr	r3, [r7, #20]
 8106bd8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8106bdc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8106bde:	687b      	ldr	r3, [r7, #4]
 8106be0:	4a1c      	ldr	r2, [pc, #112]	; (8106c54 <TIM_OC3_SetConfig+0xfc>)
 8106be2:	4293      	cmp	r3, r2
 8106be4:	d00f      	beq.n	8106c06 <TIM_OC3_SetConfig+0xae>
 8106be6:	687b      	ldr	r3, [r7, #4]
 8106be8:	4a1b      	ldr	r2, [pc, #108]	; (8106c58 <TIM_OC3_SetConfig+0x100>)
 8106bea:	4293      	cmp	r3, r2
 8106bec:	d00b      	beq.n	8106c06 <TIM_OC3_SetConfig+0xae>
 8106bee:	687b      	ldr	r3, [r7, #4]
 8106bf0:	4a1a      	ldr	r2, [pc, #104]	; (8106c5c <TIM_OC3_SetConfig+0x104>)
 8106bf2:	4293      	cmp	r3, r2
 8106bf4:	d007      	beq.n	8106c06 <TIM_OC3_SetConfig+0xae>
 8106bf6:	687b      	ldr	r3, [r7, #4]
 8106bf8:	4a19      	ldr	r2, [pc, #100]	; (8106c60 <TIM_OC3_SetConfig+0x108>)
 8106bfa:	4293      	cmp	r3, r2
 8106bfc:	d003      	beq.n	8106c06 <TIM_OC3_SetConfig+0xae>
 8106bfe:	687b      	ldr	r3, [r7, #4]
 8106c00:	4a18      	ldr	r2, [pc, #96]	; (8106c64 <TIM_OC3_SetConfig+0x10c>)
 8106c02:	4293      	cmp	r3, r2
 8106c04:	d113      	bne.n	8106c2e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8106c06:	693b      	ldr	r3, [r7, #16]
 8106c08:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8106c0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8106c0e:	693b      	ldr	r3, [r7, #16]
 8106c10:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8106c14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8106c16:	683b      	ldr	r3, [r7, #0]
 8106c18:	695b      	ldr	r3, [r3, #20]
 8106c1a:	011b      	lsls	r3, r3, #4
 8106c1c:	693a      	ldr	r2, [r7, #16]
 8106c1e:	4313      	orrs	r3, r2
 8106c20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8106c22:	683b      	ldr	r3, [r7, #0]
 8106c24:	699b      	ldr	r3, [r3, #24]
 8106c26:	011b      	lsls	r3, r3, #4
 8106c28:	693a      	ldr	r2, [r7, #16]
 8106c2a:	4313      	orrs	r3, r2
 8106c2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8106c2e:	687b      	ldr	r3, [r7, #4]
 8106c30:	693a      	ldr	r2, [r7, #16]
 8106c32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8106c34:	687b      	ldr	r3, [r7, #4]
 8106c36:	68fa      	ldr	r2, [r7, #12]
 8106c38:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8106c3a:	683b      	ldr	r3, [r7, #0]
 8106c3c:	685a      	ldr	r2, [r3, #4]
 8106c3e:	687b      	ldr	r3, [r7, #4]
 8106c40:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8106c42:	687b      	ldr	r3, [r7, #4]
 8106c44:	697a      	ldr	r2, [r7, #20]
 8106c46:	621a      	str	r2, [r3, #32]
}
 8106c48:	bf00      	nop
 8106c4a:	371c      	adds	r7, #28
 8106c4c:	46bd      	mov	sp, r7
 8106c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106c52:	4770      	bx	lr
 8106c54:	40010000 	.word	0x40010000
 8106c58:	40010400 	.word	0x40010400
 8106c5c:	40014000 	.word	0x40014000
 8106c60:	40014400 	.word	0x40014400
 8106c64:	40014800 	.word	0x40014800

08106c68 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8106c68:	b480      	push	{r7}
 8106c6a:	b087      	sub	sp, #28
 8106c6c:	af00      	add	r7, sp, #0
 8106c6e:	6078      	str	r0, [r7, #4]
 8106c70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8106c72:	687b      	ldr	r3, [r7, #4]
 8106c74:	6a1b      	ldr	r3, [r3, #32]
 8106c76:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8106c7a:	687b      	ldr	r3, [r7, #4]
 8106c7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8106c7e:	687b      	ldr	r3, [r7, #4]
 8106c80:	6a1b      	ldr	r3, [r3, #32]
 8106c82:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8106c84:	687b      	ldr	r3, [r7, #4]
 8106c86:	685b      	ldr	r3, [r3, #4]
 8106c88:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8106c8a:	687b      	ldr	r3, [r7, #4]
 8106c8c:	69db      	ldr	r3, [r3, #28]
 8106c8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8106c90:	68fb      	ldr	r3, [r7, #12]
 8106c92:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8106c96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8106c9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8106c9c:	68fb      	ldr	r3, [r7, #12]
 8106c9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8106ca2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8106ca4:	683b      	ldr	r3, [r7, #0]
 8106ca6:	681b      	ldr	r3, [r3, #0]
 8106ca8:	021b      	lsls	r3, r3, #8
 8106caa:	68fa      	ldr	r2, [r7, #12]
 8106cac:	4313      	orrs	r3, r2
 8106cae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8106cb0:	693b      	ldr	r3, [r7, #16]
 8106cb2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8106cb6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8106cb8:	683b      	ldr	r3, [r7, #0]
 8106cba:	689b      	ldr	r3, [r3, #8]
 8106cbc:	031b      	lsls	r3, r3, #12
 8106cbe:	693a      	ldr	r2, [r7, #16]
 8106cc0:	4313      	orrs	r3, r2
 8106cc2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8106cc4:	687b      	ldr	r3, [r7, #4]
 8106cc6:	4a18      	ldr	r2, [pc, #96]	; (8106d28 <TIM_OC4_SetConfig+0xc0>)
 8106cc8:	4293      	cmp	r3, r2
 8106cca:	d00f      	beq.n	8106cec <TIM_OC4_SetConfig+0x84>
 8106ccc:	687b      	ldr	r3, [r7, #4]
 8106cce:	4a17      	ldr	r2, [pc, #92]	; (8106d2c <TIM_OC4_SetConfig+0xc4>)
 8106cd0:	4293      	cmp	r3, r2
 8106cd2:	d00b      	beq.n	8106cec <TIM_OC4_SetConfig+0x84>
 8106cd4:	687b      	ldr	r3, [r7, #4]
 8106cd6:	4a16      	ldr	r2, [pc, #88]	; (8106d30 <TIM_OC4_SetConfig+0xc8>)
 8106cd8:	4293      	cmp	r3, r2
 8106cda:	d007      	beq.n	8106cec <TIM_OC4_SetConfig+0x84>
 8106cdc:	687b      	ldr	r3, [r7, #4]
 8106cde:	4a15      	ldr	r2, [pc, #84]	; (8106d34 <TIM_OC4_SetConfig+0xcc>)
 8106ce0:	4293      	cmp	r3, r2
 8106ce2:	d003      	beq.n	8106cec <TIM_OC4_SetConfig+0x84>
 8106ce4:	687b      	ldr	r3, [r7, #4]
 8106ce6:	4a14      	ldr	r2, [pc, #80]	; (8106d38 <TIM_OC4_SetConfig+0xd0>)
 8106ce8:	4293      	cmp	r3, r2
 8106cea:	d109      	bne.n	8106d00 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8106cec:	697b      	ldr	r3, [r7, #20]
 8106cee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8106cf2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8106cf4:	683b      	ldr	r3, [r7, #0]
 8106cf6:	695b      	ldr	r3, [r3, #20]
 8106cf8:	019b      	lsls	r3, r3, #6
 8106cfa:	697a      	ldr	r2, [r7, #20]
 8106cfc:	4313      	orrs	r3, r2
 8106cfe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8106d00:	687b      	ldr	r3, [r7, #4]
 8106d02:	697a      	ldr	r2, [r7, #20]
 8106d04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8106d06:	687b      	ldr	r3, [r7, #4]
 8106d08:	68fa      	ldr	r2, [r7, #12]
 8106d0a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8106d0c:	683b      	ldr	r3, [r7, #0]
 8106d0e:	685a      	ldr	r2, [r3, #4]
 8106d10:	687b      	ldr	r3, [r7, #4]
 8106d12:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8106d14:	687b      	ldr	r3, [r7, #4]
 8106d16:	693a      	ldr	r2, [r7, #16]
 8106d18:	621a      	str	r2, [r3, #32]
}
 8106d1a:	bf00      	nop
 8106d1c:	371c      	adds	r7, #28
 8106d1e:	46bd      	mov	sp, r7
 8106d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106d24:	4770      	bx	lr
 8106d26:	bf00      	nop
 8106d28:	40010000 	.word	0x40010000
 8106d2c:	40010400 	.word	0x40010400
 8106d30:	40014000 	.word	0x40014000
 8106d34:	40014400 	.word	0x40014400
 8106d38:	40014800 	.word	0x40014800

08106d3c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8106d3c:	b480      	push	{r7}
 8106d3e:	b087      	sub	sp, #28
 8106d40:	af00      	add	r7, sp, #0
 8106d42:	6078      	str	r0, [r7, #4]
 8106d44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8106d46:	687b      	ldr	r3, [r7, #4]
 8106d48:	6a1b      	ldr	r3, [r3, #32]
 8106d4a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8106d4e:	687b      	ldr	r3, [r7, #4]
 8106d50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8106d52:	687b      	ldr	r3, [r7, #4]
 8106d54:	6a1b      	ldr	r3, [r3, #32]
 8106d56:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8106d58:	687b      	ldr	r3, [r7, #4]
 8106d5a:	685b      	ldr	r3, [r3, #4]
 8106d5c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8106d5e:	687b      	ldr	r3, [r7, #4]
 8106d60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8106d62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8106d64:	68fb      	ldr	r3, [r7, #12]
 8106d66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8106d6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8106d6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8106d70:	683b      	ldr	r3, [r7, #0]
 8106d72:	681b      	ldr	r3, [r3, #0]
 8106d74:	68fa      	ldr	r2, [r7, #12]
 8106d76:	4313      	orrs	r3, r2
 8106d78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8106d7a:	693b      	ldr	r3, [r7, #16]
 8106d7c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8106d80:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8106d82:	683b      	ldr	r3, [r7, #0]
 8106d84:	689b      	ldr	r3, [r3, #8]
 8106d86:	041b      	lsls	r3, r3, #16
 8106d88:	693a      	ldr	r2, [r7, #16]
 8106d8a:	4313      	orrs	r3, r2
 8106d8c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8106d8e:	687b      	ldr	r3, [r7, #4]
 8106d90:	4a17      	ldr	r2, [pc, #92]	; (8106df0 <TIM_OC5_SetConfig+0xb4>)
 8106d92:	4293      	cmp	r3, r2
 8106d94:	d00f      	beq.n	8106db6 <TIM_OC5_SetConfig+0x7a>
 8106d96:	687b      	ldr	r3, [r7, #4]
 8106d98:	4a16      	ldr	r2, [pc, #88]	; (8106df4 <TIM_OC5_SetConfig+0xb8>)
 8106d9a:	4293      	cmp	r3, r2
 8106d9c:	d00b      	beq.n	8106db6 <TIM_OC5_SetConfig+0x7a>
 8106d9e:	687b      	ldr	r3, [r7, #4]
 8106da0:	4a15      	ldr	r2, [pc, #84]	; (8106df8 <TIM_OC5_SetConfig+0xbc>)
 8106da2:	4293      	cmp	r3, r2
 8106da4:	d007      	beq.n	8106db6 <TIM_OC5_SetConfig+0x7a>
 8106da6:	687b      	ldr	r3, [r7, #4]
 8106da8:	4a14      	ldr	r2, [pc, #80]	; (8106dfc <TIM_OC5_SetConfig+0xc0>)
 8106daa:	4293      	cmp	r3, r2
 8106dac:	d003      	beq.n	8106db6 <TIM_OC5_SetConfig+0x7a>
 8106dae:	687b      	ldr	r3, [r7, #4]
 8106db0:	4a13      	ldr	r2, [pc, #76]	; (8106e00 <TIM_OC5_SetConfig+0xc4>)
 8106db2:	4293      	cmp	r3, r2
 8106db4:	d109      	bne.n	8106dca <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8106db6:	697b      	ldr	r3, [r7, #20]
 8106db8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8106dbc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8106dbe:	683b      	ldr	r3, [r7, #0]
 8106dc0:	695b      	ldr	r3, [r3, #20]
 8106dc2:	021b      	lsls	r3, r3, #8
 8106dc4:	697a      	ldr	r2, [r7, #20]
 8106dc6:	4313      	orrs	r3, r2
 8106dc8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8106dca:	687b      	ldr	r3, [r7, #4]
 8106dcc:	697a      	ldr	r2, [r7, #20]
 8106dce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8106dd0:	687b      	ldr	r3, [r7, #4]
 8106dd2:	68fa      	ldr	r2, [r7, #12]
 8106dd4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8106dd6:	683b      	ldr	r3, [r7, #0]
 8106dd8:	685a      	ldr	r2, [r3, #4]
 8106dda:	687b      	ldr	r3, [r7, #4]
 8106ddc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8106dde:	687b      	ldr	r3, [r7, #4]
 8106de0:	693a      	ldr	r2, [r7, #16]
 8106de2:	621a      	str	r2, [r3, #32]
}
 8106de4:	bf00      	nop
 8106de6:	371c      	adds	r7, #28
 8106de8:	46bd      	mov	sp, r7
 8106dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106dee:	4770      	bx	lr
 8106df0:	40010000 	.word	0x40010000
 8106df4:	40010400 	.word	0x40010400
 8106df8:	40014000 	.word	0x40014000
 8106dfc:	40014400 	.word	0x40014400
 8106e00:	40014800 	.word	0x40014800

08106e04 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8106e04:	b480      	push	{r7}
 8106e06:	b087      	sub	sp, #28
 8106e08:	af00      	add	r7, sp, #0
 8106e0a:	6078      	str	r0, [r7, #4]
 8106e0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8106e0e:	687b      	ldr	r3, [r7, #4]
 8106e10:	6a1b      	ldr	r3, [r3, #32]
 8106e12:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8106e16:	687b      	ldr	r3, [r7, #4]
 8106e18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8106e1a:	687b      	ldr	r3, [r7, #4]
 8106e1c:	6a1b      	ldr	r3, [r3, #32]
 8106e1e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8106e20:	687b      	ldr	r3, [r7, #4]
 8106e22:	685b      	ldr	r3, [r3, #4]
 8106e24:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8106e26:	687b      	ldr	r3, [r7, #4]
 8106e28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8106e2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8106e2c:	68fb      	ldr	r3, [r7, #12]
 8106e2e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8106e32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8106e36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8106e38:	683b      	ldr	r3, [r7, #0]
 8106e3a:	681b      	ldr	r3, [r3, #0]
 8106e3c:	021b      	lsls	r3, r3, #8
 8106e3e:	68fa      	ldr	r2, [r7, #12]
 8106e40:	4313      	orrs	r3, r2
 8106e42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8106e44:	693b      	ldr	r3, [r7, #16]
 8106e46:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8106e4a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8106e4c:	683b      	ldr	r3, [r7, #0]
 8106e4e:	689b      	ldr	r3, [r3, #8]
 8106e50:	051b      	lsls	r3, r3, #20
 8106e52:	693a      	ldr	r2, [r7, #16]
 8106e54:	4313      	orrs	r3, r2
 8106e56:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8106e58:	687b      	ldr	r3, [r7, #4]
 8106e5a:	4a18      	ldr	r2, [pc, #96]	; (8106ebc <TIM_OC6_SetConfig+0xb8>)
 8106e5c:	4293      	cmp	r3, r2
 8106e5e:	d00f      	beq.n	8106e80 <TIM_OC6_SetConfig+0x7c>
 8106e60:	687b      	ldr	r3, [r7, #4]
 8106e62:	4a17      	ldr	r2, [pc, #92]	; (8106ec0 <TIM_OC6_SetConfig+0xbc>)
 8106e64:	4293      	cmp	r3, r2
 8106e66:	d00b      	beq.n	8106e80 <TIM_OC6_SetConfig+0x7c>
 8106e68:	687b      	ldr	r3, [r7, #4]
 8106e6a:	4a16      	ldr	r2, [pc, #88]	; (8106ec4 <TIM_OC6_SetConfig+0xc0>)
 8106e6c:	4293      	cmp	r3, r2
 8106e6e:	d007      	beq.n	8106e80 <TIM_OC6_SetConfig+0x7c>
 8106e70:	687b      	ldr	r3, [r7, #4]
 8106e72:	4a15      	ldr	r2, [pc, #84]	; (8106ec8 <TIM_OC6_SetConfig+0xc4>)
 8106e74:	4293      	cmp	r3, r2
 8106e76:	d003      	beq.n	8106e80 <TIM_OC6_SetConfig+0x7c>
 8106e78:	687b      	ldr	r3, [r7, #4]
 8106e7a:	4a14      	ldr	r2, [pc, #80]	; (8106ecc <TIM_OC6_SetConfig+0xc8>)
 8106e7c:	4293      	cmp	r3, r2
 8106e7e:	d109      	bne.n	8106e94 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8106e80:	697b      	ldr	r3, [r7, #20]
 8106e82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8106e86:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8106e88:	683b      	ldr	r3, [r7, #0]
 8106e8a:	695b      	ldr	r3, [r3, #20]
 8106e8c:	029b      	lsls	r3, r3, #10
 8106e8e:	697a      	ldr	r2, [r7, #20]
 8106e90:	4313      	orrs	r3, r2
 8106e92:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8106e94:	687b      	ldr	r3, [r7, #4]
 8106e96:	697a      	ldr	r2, [r7, #20]
 8106e98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8106e9a:	687b      	ldr	r3, [r7, #4]
 8106e9c:	68fa      	ldr	r2, [r7, #12]
 8106e9e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8106ea0:	683b      	ldr	r3, [r7, #0]
 8106ea2:	685a      	ldr	r2, [r3, #4]
 8106ea4:	687b      	ldr	r3, [r7, #4]
 8106ea6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8106ea8:	687b      	ldr	r3, [r7, #4]
 8106eaa:	693a      	ldr	r2, [r7, #16]
 8106eac:	621a      	str	r2, [r3, #32]
}
 8106eae:	bf00      	nop
 8106eb0:	371c      	adds	r7, #28
 8106eb2:	46bd      	mov	sp, r7
 8106eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106eb8:	4770      	bx	lr
 8106eba:	bf00      	nop
 8106ebc:	40010000 	.word	0x40010000
 8106ec0:	40010400 	.word	0x40010400
 8106ec4:	40014000 	.word	0x40014000
 8106ec8:	40014400 	.word	0x40014400
 8106ecc:	40014800 	.word	0x40014800

08106ed0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8106ed0:	b480      	push	{r7}
 8106ed2:	b087      	sub	sp, #28
 8106ed4:	af00      	add	r7, sp, #0
 8106ed6:	60f8      	str	r0, [r7, #12]
 8106ed8:	60b9      	str	r1, [r7, #8]
 8106eda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8106edc:	68fb      	ldr	r3, [r7, #12]
 8106ede:	6a1b      	ldr	r3, [r3, #32]
 8106ee0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8106ee2:	68fb      	ldr	r3, [r7, #12]
 8106ee4:	6a1b      	ldr	r3, [r3, #32]
 8106ee6:	f023 0201 	bic.w	r2, r3, #1
 8106eea:	68fb      	ldr	r3, [r7, #12]
 8106eec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8106eee:	68fb      	ldr	r3, [r7, #12]
 8106ef0:	699b      	ldr	r3, [r3, #24]
 8106ef2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8106ef4:	693b      	ldr	r3, [r7, #16]
 8106ef6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8106efa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8106efc:	687b      	ldr	r3, [r7, #4]
 8106efe:	011b      	lsls	r3, r3, #4
 8106f00:	693a      	ldr	r2, [r7, #16]
 8106f02:	4313      	orrs	r3, r2
 8106f04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8106f06:	697b      	ldr	r3, [r7, #20]
 8106f08:	f023 030a 	bic.w	r3, r3, #10
 8106f0c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8106f0e:	697a      	ldr	r2, [r7, #20]
 8106f10:	68bb      	ldr	r3, [r7, #8]
 8106f12:	4313      	orrs	r3, r2
 8106f14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8106f16:	68fb      	ldr	r3, [r7, #12]
 8106f18:	693a      	ldr	r2, [r7, #16]
 8106f1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8106f1c:	68fb      	ldr	r3, [r7, #12]
 8106f1e:	697a      	ldr	r2, [r7, #20]
 8106f20:	621a      	str	r2, [r3, #32]
}
 8106f22:	bf00      	nop
 8106f24:	371c      	adds	r7, #28
 8106f26:	46bd      	mov	sp, r7
 8106f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106f2c:	4770      	bx	lr

08106f2e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8106f2e:	b480      	push	{r7}
 8106f30:	b087      	sub	sp, #28
 8106f32:	af00      	add	r7, sp, #0
 8106f34:	60f8      	str	r0, [r7, #12]
 8106f36:	60b9      	str	r1, [r7, #8]
 8106f38:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8106f3a:	68fb      	ldr	r3, [r7, #12]
 8106f3c:	6a1b      	ldr	r3, [r3, #32]
 8106f3e:	f023 0210 	bic.w	r2, r3, #16
 8106f42:	68fb      	ldr	r3, [r7, #12]
 8106f44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8106f46:	68fb      	ldr	r3, [r7, #12]
 8106f48:	699b      	ldr	r3, [r3, #24]
 8106f4a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8106f4c:	68fb      	ldr	r3, [r7, #12]
 8106f4e:	6a1b      	ldr	r3, [r3, #32]
 8106f50:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8106f52:	697b      	ldr	r3, [r7, #20]
 8106f54:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8106f58:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8106f5a:	687b      	ldr	r3, [r7, #4]
 8106f5c:	031b      	lsls	r3, r3, #12
 8106f5e:	697a      	ldr	r2, [r7, #20]
 8106f60:	4313      	orrs	r3, r2
 8106f62:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8106f64:	693b      	ldr	r3, [r7, #16]
 8106f66:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8106f6a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8106f6c:	68bb      	ldr	r3, [r7, #8]
 8106f6e:	011b      	lsls	r3, r3, #4
 8106f70:	693a      	ldr	r2, [r7, #16]
 8106f72:	4313      	orrs	r3, r2
 8106f74:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8106f76:	68fb      	ldr	r3, [r7, #12]
 8106f78:	697a      	ldr	r2, [r7, #20]
 8106f7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8106f7c:	68fb      	ldr	r3, [r7, #12]
 8106f7e:	693a      	ldr	r2, [r7, #16]
 8106f80:	621a      	str	r2, [r3, #32]
}
 8106f82:	bf00      	nop
 8106f84:	371c      	adds	r7, #28
 8106f86:	46bd      	mov	sp, r7
 8106f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106f8c:	4770      	bx	lr

08106f8e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8106f8e:	b480      	push	{r7}
 8106f90:	b085      	sub	sp, #20
 8106f92:	af00      	add	r7, sp, #0
 8106f94:	6078      	str	r0, [r7, #4]
 8106f96:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8106f98:	687b      	ldr	r3, [r7, #4]
 8106f9a:	689b      	ldr	r3, [r3, #8]
 8106f9c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8106f9e:	68fb      	ldr	r3, [r7, #12]
 8106fa0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8106fa4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8106fa8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8106faa:	683a      	ldr	r2, [r7, #0]
 8106fac:	68fb      	ldr	r3, [r7, #12]
 8106fae:	4313      	orrs	r3, r2
 8106fb0:	f043 0307 	orr.w	r3, r3, #7
 8106fb4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8106fb6:	687b      	ldr	r3, [r7, #4]
 8106fb8:	68fa      	ldr	r2, [r7, #12]
 8106fba:	609a      	str	r2, [r3, #8]
}
 8106fbc:	bf00      	nop
 8106fbe:	3714      	adds	r7, #20
 8106fc0:	46bd      	mov	sp, r7
 8106fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106fc6:	4770      	bx	lr

08106fc8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8106fc8:	b480      	push	{r7}
 8106fca:	b087      	sub	sp, #28
 8106fcc:	af00      	add	r7, sp, #0
 8106fce:	60f8      	str	r0, [r7, #12]
 8106fd0:	60b9      	str	r1, [r7, #8]
 8106fd2:	607a      	str	r2, [r7, #4]
 8106fd4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8106fd6:	68fb      	ldr	r3, [r7, #12]
 8106fd8:	689b      	ldr	r3, [r3, #8]
 8106fda:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8106fdc:	697b      	ldr	r3, [r7, #20]
 8106fde:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8106fe2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8106fe4:	683b      	ldr	r3, [r7, #0]
 8106fe6:	021a      	lsls	r2, r3, #8
 8106fe8:	687b      	ldr	r3, [r7, #4]
 8106fea:	431a      	orrs	r2, r3
 8106fec:	68bb      	ldr	r3, [r7, #8]
 8106fee:	4313      	orrs	r3, r2
 8106ff0:	697a      	ldr	r2, [r7, #20]
 8106ff2:	4313      	orrs	r3, r2
 8106ff4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8106ff6:	68fb      	ldr	r3, [r7, #12]
 8106ff8:	697a      	ldr	r2, [r7, #20]
 8106ffa:	609a      	str	r2, [r3, #8]
}
 8106ffc:	bf00      	nop
 8106ffe:	371c      	adds	r7, #28
 8107000:	46bd      	mov	sp, r7
 8107002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107006:	4770      	bx	lr

08107008 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8107008:	b480      	push	{r7}
 810700a:	b087      	sub	sp, #28
 810700c:	af00      	add	r7, sp, #0
 810700e:	60f8      	str	r0, [r7, #12]
 8107010:	60b9      	str	r1, [r7, #8]
 8107012:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8107014:	68bb      	ldr	r3, [r7, #8]
 8107016:	f003 031f 	and.w	r3, r3, #31
 810701a:	2201      	movs	r2, #1
 810701c:	fa02 f303 	lsl.w	r3, r2, r3
 8107020:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8107022:	68fb      	ldr	r3, [r7, #12]
 8107024:	6a1a      	ldr	r2, [r3, #32]
 8107026:	697b      	ldr	r3, [r7, #20]
 8107028:	43db      	mvns	r3, r3
 810702a:	401a      	ands	r2, r3
 810702c:	68fb      	ldr	r3, [r7, #12]
 810702e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8107030:	68fb      	ldr	r3, [r7, #12]
 8107032:	6a1a      	ldr	r2, [r3, #32]
 8107034:	68bb      	ldr	r3, [r7, #8]
 8107036:	f003 031f 	and.w	r3, r3, #31
 810703a:	6879      	ldr	r1, [r7, #4]
 810703c:	fa01 f303 	lsl.w	r3, r1, r3
 8107040:	431a      	orrs	r2, r3
 8107042:	68fb      	ldr	r3, [r7, #12]
 8107044:	621a      	str	r2, [r3, #32]
}
 8107046:	bf00      	nop
 8107048:	371c      	adds	r7, #28
 810704a:	46bd      	mov	sp, r7
 810704c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107050:	4770      	bx	lr
	...

08107054 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8107054:	b480      	push	{r7}
 8107056:	b085      	sub	sp, #20
 8107058:	af00      	add	r7, sp, #0
 810705a:	6078      	str	r0, [r7, #4]
 810705c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 810705e:	687b      	ldr	r3, [r7, #4]
 8107060:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8107064:	2b01      	cmp	r3, #1
 8107066:	d101      	bne.n	810706c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8107068:	2302      	movs	r3, #2
 810706a:	e06d      	b.n	8107148 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 810706c:	687b      	ldr	r3, [r7, #4]
 810706e:	2201      	movs	r2, #1
 8107070:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8107074:	687b      	ldr	r3, [r7, #4]
 8107076:	2202      	movs	r2, #2
 8107078:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 810707c:	687b      	ldr	r3, [r7, #4]
 810707e:	681b      	ldr	r3, [r3, #0]
 8107080:	685b      	ldr	r3, [r3, #4]
 8107082:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8107084:	687b      	ldr	r3, [r7, #4]
 8107086:	681b      	ldr	r3, [r3, #0]
 8107088:	689b      	ldr	r3, [r3, #8]
 810708a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 810708c:	687b      	ldr	r3, [r7, #4]
 810708e:	681b      	ldr	r3, [r3, #0]
 8107090:	4a30      	ldr	r2, [pc, #192]	; (8107154 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8107092:	4293      	cmp	r3, r2
 8107094:	d004      	beq.n	81070a0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8107096:	687b      	ldr	r3, [r7, #4]
 8107098:	681b      	ldr	r3, [r3, #0]
 810709a:	4a2f      	ldr	r2, [pc, #188]	; (8107158 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 810709c:	4293      	cmp	r3, r2
 810709e:	d108      	bne.n	81070b2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 81070a0:	68fb      	ldr	r3, [r7, #12]
 81070a2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 81070a6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 81070a8:	683b      	ldr	r3, [r7, #0]
 81070aa:	685b      	ldr	r3, [r3, #4]
 81070ac:	68fa      	ldr	r2, [r7, #12]
 81070ae:	4313      	orrs	r3, r2
 81070b0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 81070b2:	68fb      	ldr	r3, [r7, #12]
 81070b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 81070b8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 81070ba:	683b      	ldr	r3, [r7, #0]
 81070bc:	681b      	ldr	r3, [r3, #0]
 81070be:	68fa      	ldr	r2, [r7, #12]
 81070c0:	4313      	orrs	r3, r2
 81070c2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 81070c4:	687b      	ldr	r3, [r7, #4]
 81070c6:	681b      	ldr	r3, [r3, #0]
 81070c8:	68fa      	ldr	r2, [r7, #12]
 81070ca:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 81070cc:	687b      	ldr	r3, [r7, #4]
 81070ce:	681b      	ldr	r3, [r3, #0]
 81070d0:	4a20      	ldr	r2, [pc, #128]	; (8107154 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 81070d2:	4293      	cmp	r3, r2
 81070d4:	d022      	beq.n	810711c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 81070d6:	687b      	ldr	r3, [r7, #4]
 81070d8:	681b      	ldr	r3, [r3, #0]
 81070da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81070de:	d01d      	beq.n	810711c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 81070e0:	687b      	ldr	r3, [r7, #4]
 81070e2:	681b      	ldr	r3, [r3, #0]
 81070e4:	4a1d      	ldr	r2, [pc, #116]	; (810715c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 81070e6:	4293      	cmp	r3, r2
 81070e8:	d018      	beq.n	810711c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 81070ea:	687b      	ldr	r3, [r7, #4]
 81070ec:	681b      	ldr	r3, [r3, #0]
 81070ee:	4a1c      	ldr	r2, [pc, #112]	; (8107160 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 81070f0:	4293      	cmp	r3, r2
 81070f2:	d013      	beq.n	810711c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 81070f4:	687b      	ldr	r3, [r7, #4]
 81070f6:	681b      	ldr	r3, [r3, #0]
 81070f8:	4a1a      	ldr	r2, [pc, #104]	; (8107164 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 81070fa:	4293      	cmp	r3, r2
 81070fc:	d00e      	beq.n	810711c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 81070fe:	687b      	ldr	r3, [r7, #4]
 8107100:	681b      	ldr	r3, [r3, #0]
 8107102:	4a15      	ldr	r2, [pc, #84]	; (8107158 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8107104:	4293      	cmp	r3, r2
 8107106:	d009      	beq.n	810711c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8107108:	687b      	ldr	r3, [r7, #4]
 810710a:	681b      	ldr	r3, [r3, #0]
 810710c:	4a16      	ldr	r2, [pc, #88]	; (8107168 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 810710e:	4293      	cmp	r3, r2
 8107110:	d004      	beq.n	810711c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8107112:	687b      	ldr	r3, [r7, #4]
 8107114:	681b      	ldr	r3, [r3, #0]
 8107116:	4a15      	ldr	r2, [pc, #84]	; (810716c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8107118:	4293      	cmp	r3, r2
 810711a:	d10c      	bne.n	8107136 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 810711c:	68bb      	ldr	r3, [r7, #8]
 810711e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8107122:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8107124:	683b      	ldr	r3, [r7, #0]
 8107126:	689b      	ldr	r3, [r3, #8]
 8107128:	68ba      	ldr	r2, [r7, #8]
 810712a:	4313      	orrs	r3, r2
 810712c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 810712e:	687b      	ldr	r3, [r7, #4]
 8107130:	681b      	ldr	r3, [r3, #0]
 8107132:	68ba      	ldr	r2, [r7, #8]
 8107134:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8107136:	687b      	ldr	r3, [r7, #4]
 8107138:	2201      	movs	r2, #1
 810713a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 810713e:	687b      	ldr	r3, [r7, #4]
 8107140:	2200      	movs	r2, #0
 8107142:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8107146:	2300      	movs	r3, #0
}
 8107148:	4618      	mov	r0, r3
 810714a:	3714      	adds	r7, #20
 810714c:	46bd      	mov	sp, r7
 810714e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107152:	4770      	bx	lr
 8107154:	40010000 	.word	0x40010000
 8107158:	40010400 	.word	0x40010400
 810715c:	40000400 	.word	0x40000400
 8107160:	40000800 	.word	0x40000800
 8107164:	40000c00 	.word	0x40000c00
 8107168:	40001800 	.word	0x40001800
 810716c:	40014000 	.word	0x40014000

08107170 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8107170:	b480      	push	{r7}
 8107172:	b085      	sub	sp, #20
 8107174:	af00      	add	r7, sp, #0
 8107176:	6078      	str	r0, [r7, #4]
 8107178:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 810717a:	2300      	movs	r3, #0
 810717c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 810717e:	687b      	ldr	r3, [r7, #4]
 8107180:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8107184:	2b01      	cmp	r3, #1
 8107186:	d101      	bne.n	810718c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8107188:	2302      	movs	r3, #2
 810718a:	e065      	b.n	8107258 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 810718c:	687b      	ldr	r3, [r7, #4]
 810718e:	2201      	movs	r2, #1
 8107190:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8107194:	68fb      	ldr	r3, [r7, #12]
 8107196:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 810719a:	683b      	ldr	r3, [r7, #0]
 810719c:	68db      	ldr	r3, [r3, #12]
 810719e:	4313      	orrs	r3, r2
 81071a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 81071a2:	68fb      	ldr	r3, [r7, #12]
 81071a4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 81071a8:	683b      	ldr	r3, [r7, #0]
 81071aa:	689b      	ldr	r3, [r3, #8]
 81071ac:	4313      	orrs	r3, r2
 81071ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 81071b0:	68fb      	ldr	r3, [r7, #12]
 81071b2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 81071b6:	683b      	ldr	r3, [r7, #0]
 81071b8:	685b      	ldr	r3, [r3, #4]
 81071ba:	4313      	orrs	r3, r2
 81071bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 81071be:	68fb      	ldr	r3, [r7, #12]
 81071c0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 81071c4:	683b      	ldr	r3, [r7, #0]
 81071c6:	681b      	ldr	r3, [r3, #0]
 81071c8:	4313      	orrs	r3, r2
 81071ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 81071cc:	68fb      	ldr	r3, [r7, #12]
 81071ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 81071d2:	683b      	ldr	r3, [r7, #0]
 81071d4:	691b      	ldr	r3, [r3, #16]
 81071d6:	4313      	orrs	r3, r2
 81071d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 81071da:	68fb      	ldr	r3, [r7, #12]
 81071dc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 81071e0:	683b      	ldr	r3, [r7, #0]
 81071e2:	695b      	ldr	r3, [r3, #20]
 81071e4:	4313      	orrs	r3, r2
 81071e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 81071e8:	68fb      	ldr	r3, [r7, #12]
 81071ea:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 81071ee:	683b      	ldr	r3, [r7, #0]
 81071f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81071f2:	4313      	orrs	r3, r2
 81071f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 81071f6:	68fb      	ldr	r3, [r7, #12]
 81071f8:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 81071fc:	683b      	ldr	r3, [r7, #0]
 81071fe:	699b      	ldr	r3, [r3, #24]
 8107200:	041b      	lsls	r3, r3, #16
 8107202:	4313      	orrs	r3, r2
 8107204:	60fb      	str	r3, [r7, #12]
    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
  }

#endif /* TIM_BDTR_BKBID */
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8107206:	687b      	ldr	r3, [r7, #4]
 8107208:	681b      	ldr	r3, [r3, #0]
 810720a:	4a16      	ldr	r2, [pc, #88]	; (8107264 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 810720c:	4293      	cmp	r3, r2
 810720e:	d004      	beq.n	810721a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8107210:	687b      	ldr	r3, [r7, #4]
 8107212:	681b      	ldr	r3, [r3, #0]
 8107214:	4a14      	ldr	r2, [pc, #80]	; (8107268 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8107216:	4293      	cmp	r3, r2
 8107218:	d115      	bne.n	8107246 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 810721a:	68fb      	ldr	r3, [r7, #12]
 810721c:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8107220:	683b      	ldr	r3, [r7, #0]
 8107222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8107224:	051b      	lsls	r3, r3, #20
 8107226:	4313      	orrs	r3, r2
 8107228:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 810722a:	68fb      	ldr	r3, [r7, #12]
 810722c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8107230:	683b      	ldr	r3, [r7, #0]
 8107232:	69db      	ldr	r3, [r3, #28]
 8107234:	4313      	orrs	r3, r2
 8107236:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8107238:	68fb      	ldr	r3, [r7, #12]
 810723a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 810723e:	683b      	ldr	r3, [r7, #0]
 8107240:	6a1b      	ldr	r3, [r3, #32]
 8107242:	4313      	orrs	r3, r2
 8107244:	60fb      	str	r3, [r7, #12]
    }
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8107246:	687b      	ldr	r3, [r7, #4]
 8107248:	681b      	ldr	r3, [r3, #0]
 810724a:	68fa      	ldr	r2, [r7, #12]
 810724c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 810724e:	687b      	ldr	r3, [r7, #4]
 8107250:	2200      	movs	r2, #0
 8107252:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8107256:	2300      	movs	r3, #0
}
 8107258:	4618      	mov	r0, r3
 810725a:	3714      	adds	r7, #20
 810725c:	46bd      	mov	sp, r7
 810725e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107262:	4770      	bx	lr
 8107264:	40010000 	.word	0x40010000
 8107268:	40010400 	.word	0x40010400

0810726c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 810726c:	b480      	push	{r7}
 810726e:	b083      	sub	sp, #12
 8107270:	af00      	add	r7, sp, #0
 8107272:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8107274:	bf00      	nop
 8107276:	370c      	adds	r7, #12
 8107278:	46bd      	mov	sp, r7
 810727a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810727e:	4770      	bx	lr

08107280 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8107280:	b480      	push	{r7}
 8107282:	b083      	sub	sp, #12
 8107284:	af00      	add	r7, sp, #0
 8107286:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8107288:	bf00      	nop
 810728a:	370c      	adds	r7, #12
 810728c:	46bd      	mov	sp, r7
 810728e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107292:	4770      	bx	lr

08107294 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8107294:	b480      	push	{r7}
 8107296:	b083      	sub	sp, #12
 8107298:	af00      	add	r7, sp, #0
 810729a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 810729c:	bf00      	nop
 810729e:	370c      	adds	r7, #12
 81072a0:	46bd      	mov	sp, r7
 81072a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81072a6:	4770      	bx	lr

081072a8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 81072a8:	b580      	push	{r7, lr}
 81072aa:	b082      	sub	sp, #8
 81072ac:	af00      	add	r7, sp, #0
 81072ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 81072b0:	687b      	ldr	r3, [r7, #4]
 81072b2:	2b00      	cmp	r3, #0
 81072b4:	d101      	bne.n	81072ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 81072b6:	2301      	movs	r3, #1
 81072b8:	e042      	b.n	8107340 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 81072ba:	687b      	ldr	r3, [r7, #4]
 81072bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 81072c0:	2b00      	cmp	r3, #0
 81072c2:	d106      	bne.n	81072d2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 81072c4:	687b      	ldr	r3, [r7, #4]
 81072c6:	2200      	movs	r2, #0
 81072c8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 81072cc:	6878      	ldr	r0, [r7, #4]
 81072ce:	f7fb f85f 	bl	8102390 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 81072d2:	687b      	ldr	r3, [r7, #4]
 81072d4:	2224      	movs	r2, #36	; 0x24
 81072d6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 81072da:	687b      	ldr	r3, [r7, #4]
 81072dc:	681b      	ldr	r3, [r3, #0]
 81072de:	681a      	ldr	r2, [r3, #0]
 81072e0:	687b      	ldr	r3, [r7, #4]
 81072e2:	681b      	ldr	r3, [r3, #0]
 81072e4:	f022 0201 	bic.w	r2, r2, #1
 81072e8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 81072ea:	6878      	ldr	r0, [r7, #4]
 81072ec:	f000 f8ba 	bl	8107464 <UART_SetConfig>
 81072f0:	4603      	mov	r3, r0
 81072f2:	2b01      	cmp	r3, #1
 81072f4:	d101      	bne.n	81072fa <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 81072f6:	2301      	movs	r3, #1
 81072f8:	e022      	b.n	8107340 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 81072fa:	687b      	ldr	r3, [r7, #4]
 81072fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81072fe:	2b00      	cmp	r3, #0
 8107300:	d002      	beq.n	8107308 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8107302:	6878      	ldr	r0, [r7, #4]
 8107304:	f000 fe16 	bl	8107f34 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8107308:	687b      	ldr	r3, [r7, #4]
 810730a:	681b      	ldr	r3, [r3, #0]
 810730c:	685a      	ldr	r2, [r3, #4]
 810730e:	687b      	ldr	r3, [r7, #4]
 8107310:	681b      	ldr	r3, [r3, #0]
 8107312:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8107316:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8107318:	687b      	ldr	r3, [r7, #4]
 810731a:	681b      	ldr	r3, [r3, #0]
 810731c:	689a      	ldr	r2, [r3, #8]
 810731e:	687b      	ldr	r3, [r7, #4]
 8107320:	681b      	ldr	r3, [r3, #0]
 8107322:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8107326:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8107328:	687b      	ldr	r3, [r7, #4]
 810732a:	681b      	ldr	r3, [r3, #0]
 810732c:	681a      	ldr	r2, [r3, #0]
 810732e:	687b      	ldr	r3, [r7, #4]
 8107330:	681b      	ldr	r3, [r3, #0]
 8107332:	f042 0201 	orr.w	r2, r2, #1
 8107336:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8107338:	6878      	ldr	r0, [r7, #4]
 810733a:	f000 fe9d 	bl	8108078 <UART_CheckIdleState>
 810733e:	4603      	mov	r3, r0
}
 8107340:	4618      	mov	r0, r3
 8107342:	3708      	adds	r7, #8
 8107344:	46bd      	mov	sp, r7
 8107346:	bd80      	pop	{r7, pc}

08107348 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8107348:	b580      	push	{r7, lr}
 810734a:	b08a      	sub	sp, #40	; 0x28
 810734c:	af02      	add	r7, sp, #8
 810734e:	60f8      	str	r0, [r7, #12]
 8107350:	60b9      	str	r1, [r7, #8]
 8107352:	603b      	str	r3, [r7, #0]
 8107354:	4613      	mov	r3, r2
 8107356:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8107358:	68fb      	ldr	r3, [r7, #12]
 810735a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 810735e:	2b20      	cmp	r3, #32
 8107360:	d17b      	bne.n	810745a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8107362:	68bb      	ldr	r3, [r7, #8]
 8107364:	2b00      	cmp	r3, #0
 8107366:	d002      	beq.n	810736e <HAL_UART_Transmit+0x26>
 8107368:	88fb      	ldrh	r3, [r7, #6]
 810736a:	2b00      	cmp	r3, #0
 810736c:	d101      	bne.n	8107372 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 810736e:	2301      	movs	r3, #1
 8107370:	e074      	b.n	810745c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8107372:	68fb      	ldr	r3, [r7, #12]
 8107374:	2200      	movs	r2, #0
 8107376:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 810737a:	68fb      	ldr	r3, [r7, #12]
 810737c:	2221      	movs	r2, #33	; 0x21
 810737e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8107382:	f7fb fa3b 	bl	81027fc <HAL_GetTick>
 8107386:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8107388:	68fb      	ldr	r3, [r7, #12]
 810738a:	88fa      	ldrh	r2, [r7, #6]
 810738c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8107390:	68fb      	ldr	r3, [r7, #12]
 8107392:	88fa      	ldrh	r2, [r7, #6]
 8107394:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8107398:	68fb      	ldr	r3, [r7, #12]
 810739a:	689b      	ldr	r3, [r3, #8]
 810739c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81073a0:	d108      	bne.n	81073b4 <HAL_UART_Transmit+0x6c>
 81073a2:	68fb      	ldr	r3, [r7, #12]
 81073a4:	691b      	ldr	r3, [r3, #16]
 81073a6:	2b00      	cmp	r3, #0
 81073a8:	d104      	bne.n	81073b4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 81073aa:	2300      	movs	r3, #0
 81073ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 81073ae:	68bb      	ldr	r3, [r7, #8]
 81073b0:	61bb      	str	r3, [r7, #24]
 81073b2:	e003      	b.n	81073bc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 81073b4:	68bb      	ldr	r3, [r7, #8]
 81073b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 81073b8:	2300      	movs	r3, #0
 81073ba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 81073bc:	e030      	b.n	8107420 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 81073be:	683b      	ldr	r3, [r7, #0]
 81073c0:	9300      	str	r3, [sp, #0]
 81073c2:	697b      	ldr	r3, [r7, #20]
 81073c4:	2200      	movs	r2, #0
 81073c6:	2180      	movs	r1, #128	; 0x80
 81073c8:	68f8      	ldr	r0, [r7, #12]
 81073ca:	f000 feff 	bl	81081cc <UART_WaitOnFlagUntilTimeout>
 81073ce:	4603      	mov	r3, r0
 81073d0:	2b00      	cmp	r3, #0
 81073d2:	d005      	beq.n	81073e0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 81073d4:	68fb      	ldr	r3, [r7, #12]
 81073d6:	2220      	movs	r2, #32
 81073d8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 81073dc:	2303      	movs	r3, #3
 81073de:	e03d      	b.n	810745c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 81073e0:	69fb      	ldr	r3, [r7, #28]
 81073e2:	2b00      	cmp	r3, #0
 81073e4:	d10b      	bne.n	81073fe <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 81073e6:	69bb      	ldr	r3, [r7, #24]
 81073e8:	881b      	ldrh	r3, [r3, #0]
 81073ea:	461a      	mov	r2, r3
 81073ec:	68fb      	ldr	r3, [r7, #12]
 81073ee:	681b      	ldr	r3, [r3, #0]
 81073f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 81073f4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 81073f6:	69bb      	ldr	r3, [r7, #24]
 81073f8:	3302      	adds	r3, #2
 81073fa:	61bb      	str	r3, [r7, #24]
 81073fc:	e007      	b.n	810740e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 81073fe:	69fb      	ldr	r3, [r7, #28]
 8107400:	781a      	ldrb	r2, [r3, #0]
 8107402:	68fb      	ldr	r3, [r7, #12]
 8107404:	681b      	ldr	r3, [r3, #0]
 8107406:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8107408:	69fb      	ldr	r3, [r7, #28]
 810740a:	3301      	adds	r3, #1
 810740c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 810740e:	68fb      	ldr	r3, [r7, #12]
 8107410:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8107414:	b29b      	uxth	r3, r3
 8107416:	3b01      	subs	r3, #1
 8107418:	b29a      	uxth	r2, r3
 810741a:	68fb      	ldr	r3, [r7, #12]
 810741c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8107420:	68fb      	ldr	r3, [r7, #12]
 8107422:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8107426:	b29b      	uxth	r3, r3
 8107428:	2b00      	cmp	r3, #0
 810742a:	d1c8      	bne.n	81073be <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 810742c:	683b      	ldr	r3, [r7, #0]
 810742e:	9300      	str	r3, [sp, #0]
 8107430:	697b      	ldr	r3, [r7, #20]
 8107432:	2200      	movs	r2, #0
 8107434:	2140      	movs	r1, #64	; 0x40
 8107436:	68f8      	ldr	r0, [r7, #12]
 8107438:	f000 fec8 	bl	81081cc <UART_WaitOnFlagUntilTimeout>
 810743c:	4603      	mov	r3, r0
 810743e:	2b00      	cmp	r3, #0
 8107440:	d005      	beq.n	810744e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8107442:	68fb      	ldr	r3, [r7, #12]
 8107444:	2220      	movs	r2, #32
 8107446:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 810744a:	2303      	movs	r3, #3
 810744c:	e006      	b.n	810745c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 810744e:	68fb      	ldr	r3, [r7, #12]
 8107450:	2220      	movs	r2, #32
 8107452:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8107456:	2300      	movs	r3, #0
 8107458:	e000      	b.n	810745c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 810745a:	2302      	movs	r3, #2
  }
}
 810745c:	4618      	mov	r0, r3
 810745e:	3720      	adds	r7, #32
 8107460:	46bd      	mov	sp, r7
 8107462:	bd80      	pop	{r7, pc}

08107464 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8107464:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8107468:	b092      	sub	sp, #72	; 0x48
 810746a:	af00      	add	r7, sp, #0
 810746c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 810746e:	2300      	movs	r3, #0
 8107470:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8107474:	697b      	ldr	r3, [r7, #20]
 8107476:	689a      	ldr	r2, [r3, #8]
 8107478:	697b      	ldr	r3, [r7, #20]
 810747a:	691b      	ldr	r3, [r3, #16]
 810747c:	431a      	orrs	r2, r3
 810747e:	697b      	ldr	r3, [r7, #20]
 8107480:	695b      	ldr	r3, [r3, #20]
 8107482:	431a      	orrs	r2, r3
 8107484:	697b      	ldr	r3, [r7, #20]
 8107486:	69db      	ldr	r3, [r3, #28]
 8107488:	4313      	orrs	r3, r2
 810748a:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 810748c:	697b      	ldr	r3, [r7, #20]
 810748e:	681b      	ldr	r3, [r3, #0]
 8107490:	681a      	ldr	r2, [r3, #0]
 8107492:	4bbd      	ldr	r3, [pc, #756]	; (8107788 <UART_SetConfig+0x324>)
 8107494:	4013      	ands	r3, r2
 8107496:	697a      	ldr	r2, [r7, #20]
 8107498:	6812      	ldr	r2, [r2, #0]
 810749a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 810749c:	430b      	orrs	r3, r1
 810749e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 81074a0:	697b      	ldr	r3, [r7, #20]
 81074a2:	681b      	ldr	r3, [r3, #0]
 81074a4:	685b      	ldr	r3, [r3, #4]
 81074a6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 81074aa:	697b      	ldr	r3, [r7, #20]
 81074ac:	68da      	ldr	r2, [r3, #12]
 81074ae:	697b      	ldr	r3, [r7, #20]
 81074b0:	681b      	ldr	r3, [r3, #0]
 81074b2:	430a      	orrs	r2, r1
 81074b4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 81074b6:	697b      	ldr	r3, [r7, #20]
 81074b8:	699b      	ldr	r3, [r3, #24]
 81074ba:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 81074bc:	697b      	ldr	r3, [r7, #20]
 81074be:	681b      	ldr	r3, [r3, #0]
 81074c0:	4ab2      	ldr	r2, [pc, #712]	; (810778c <UART_SetConfig+0x328>)
 81074c2:	4293      	cmp	r3, r2
 81074c4:	d004      	beq.n	81074d0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 81074c6:	697b      	ldr	r3, [r7, #20]
 81074c8:	6a1b      	ldr	r3, [r3, #32]
 81074ca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 81074cc:	4313      	orrs	r3, r2
 81074ce:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 81074d0:	697b      	ldr	r3, [r7, #20]
 81074d2:	681b      	ldr	r3, [r3, #0]
 81074d4:	689b      	ldr	r3, [r3, #8]
 81074d6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 81074da:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 81074de:	697a      	ldr	r2, [r7, #20]
 81074e0:	6812      	ldr	r2, [r2, #0]
 81074e2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 81074e4:	430b      	orrs	r3, r1
 81074e6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 81074e8:	697b      	ldr	r3, [r7, #20]
 81074ea:	681b      	ldr	r3, [r3, #0]
 81074ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81074ee:	f023 010f 	bic.w	r1, r3, #15
 81074f2:	697b      	ldr	r3, [r7, #20]
 81074f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 81074f6:	697b      	ldr	r3, [r7, #20]
 81074f8:	681b      	ldr	r3, [r3, #0]
 81074fa:	430a      	orrs	r2, r1
 81074fc:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 81074fe:	697b      	ldr	r3, [r7, #20]
 8107500:	681b      	ldr	r3, [r3, #0]
 8107502:	4aa3      	ldr	r2, [pc, #652]	; (8107790 <UART_SetConfig+0x32c>)
 8107504:	4293      	cmp	r3, r2
 8107506:	d177      	bne.n	81075f8 <UART_SetConfig+0x194>
 8107508:	4ba2      	ldr	r3, [pc, #648]	; (8107794 <UART_SetConfig+0x330>)
 810750a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810750c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8107510:	2b28      	cmp	r3, #40	; 0x28
 8107512:	d86d      	bhi.n	81075f0 <UART_SetConfig+0x18c>
 8107514:	a201      	add	r2, pc, #4	; (adr r2, 810751c <UART_SetConfig+0xb8>)
 8107516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810751a:	bf00      	nop
 810751c:	081075c1 	.word	0x081075c1
 8107520:	081075f1 	.word	0x081075f1
 8107524:	081075f1 	.word	0x081075f1
 8107528:	081075f1 	.word	0x081075f1
 810752c:	081075f1 	.word	0x081075f1
 8107530:	081075f1 	.word	0x081075f1
 8107534:	081075f1 	.word	0x081075f1
 8107538:	081075f1 	.word	0x081075f1
 810753c:	081075c9 	.word	0x081075c9
 8107540:	081075f1 	.word	0x081075f1
 8107544:	081075f1 	.word	0x081075f1
 8107548:	081075f1 	.word	0x081075f1
 810754c:	081075f1 	.word	0x081075f1
 8107550:	081075f1 	.word	0x081075f1
 8107554:	081075f1 	.word	0x081075f1
 8107558:	081075f1 	.word	0x081075f1
 810755c:	081075d1 	.word	0x081075d1
 8107560:	081075f1 	.word	0x081075f1
 8107564:	081075f1 	.word	0x081075f1
 8107568:	081075f1 	.word	0x081075f1
 810756c:	081075f1 	.word	0x081075f1
 8107570:	081075f1 	.word	0x081075f1
 8107574:	081075f1 	.word	0x081075f1
 8107578:	081075f1 	.word	0x081075f1
 810757c:	081075d9 	.word	0x081075d9
 8107580:	081075f1 	.word	0x081075f1
 8107584:	081075f1 	.word	0x081075f1
 8107588:	081075f1 	.word	0x081075f1
 810758c:	081075f1 	.word	0x081075f1
 8107590:	081075f1 	.word	0x081075f1
 8107594:	081075f1 	.word	0x081075f1
 8107598:	081075f1 	.word	0x081075f1
 810759c:	081075e1 	.word	0x081075e1
 81075a0:	081075f1 	.word	0x081075f1
 81075a4:	081075f1 	.word	0x081075f1
 81075a8:	081075f1 	.word	0x081075f1
 81075ac:	081075f1 	.word	0x081075f1
 81075b0:	081075f1 	.word	0x081075f1
 81075b4:	081075f1 	.word	0x081075f1
 81075b8:	081075f1 	.word	0x081075f1
 81075bc:	081075e9 	.word	0x081075e9
 81075c0:	2301      	movs	r3, #1
 81075c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81075c6:	e220      	b.n	8107a0a <UART_SetConfig+0x5a6>
 81075c8:	2304      	movs	r3, #4
 81075ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81075ce:	e21c      	b.n	8107a0a <UART_SetConfig+0x5a6>
 81075d0:	2308      	movs	r3, #8
 81075d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81075d6:	e218      	b.n	8107a0a <UART_SetConfig+0x5a6>
 81075d8:	2310      	movs	r3, #16
 81075da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81075de:	e214      	b.n	8107a0a <UART_SetConfig+0x5a6>
 81075e0:	2320      	movs	r3, #32
 81075e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81075e6:	e210      	b.n	8107a0a <UART_SetConfig+0x5a6>
 81075e8:	2340      	movs	r3, #64	; 0x40
 81075ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81075ee:	e20c      	b.n	8107a0a <UART_SetConfig+0x5a6>
 81075f0:	2380      	movs	r3, #128	; 0x80
 81075f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81075f6:	e208      	b.n	8107a0a <UART_SetConfig+0x5a6>
 81075f8:	697b      	ldr	r3, [r7, #20]
 81075fa:	681b      	ldr	r3, [r3, #0]
 81075fc:	4a66      	ldr	r2, [pc, #408]	; (8107798 <UART_SetConfig+0x334>)
 81075fe:	4293      	cmp	r3, r2
 8107600:	d130      	bne.n	8107664 <UART_SetConfig+0x200>
 8107602:	4b64      	ldr	r3, [pc, #400]	; (8107794 <UART_SetConfig+0x330>)
 8107604:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107606:	f003 0307 	and.w	r3, r3, #7
 810760a:	2b05      	cmp	r3, #5
 810760c:	d826      	bhi.n	810765c <UART_SetConfig+0x1f8>
 810760e:	a201      	add	r2, pc, #4	; (adr r2, 8107614 <UART_SetConfig+0x1b0>)
 8107610:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107614:	0810762d 	.word	0x0810762d
 8107618:	08107635 	.word	0x08107635
 810761c:	0810763d 	.word	0x0810763d
 8107620:	08107645 	.word	0x08107645
 8107624:	0810764d 	.word	0x0810764d
 8107628:	08107655 	.word	0x08107655
 810762c:	2300      	movs	r3, #0
 810762e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107632:	e1ea      	b.n	8107a0a <UART_SetConfig+0x5a6>
 8107634:	2304      	movs	r3, #4
 8107636:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810763a:	e1e6      	b.n	8107a0a <UART_SetConfig+0x5a6>
 810763c:	2308      	movs	r3, #8
 810763e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107642:	e1e2      	b.n	8107a0a <UART_SetConfig+0x5a6>
 8107644:	2310      	movs	r3, #16
 8107646:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810764a:	e1de      	b.n	8107a0a <UART_SetConfig+0x5a6>
 810764c:	2320      	movs	r3, #32
 810764e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107652:	e1da      	b.n	8107a0a <UART_SetConfig+0x5a6>
 8107654:	2340      	movs	r3, #64	; 0x40
 8107656:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810765a:	e1d6      	b.n	8107a0a <UART_SetConfig+0x5a6>
 810765c:	2380      	movs	r3, #128	; 0x80
 810765e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107662:	e1d2      	b.n	8107a0a <UART_SetConfig+0x5a6>
 8107664:	697b      	ldr	r3, [r7, #20]
 8107666:	681b      	ldr	r3, [r3, #0]
 8107668:	4a4c      	ldr	r2, [pc, #304]	; (810779c <UART_SetConfig+0x338>)
 810766a:	4293      	cmp	r3, r2
 810766c:	d130      	bne.n	81076d0 <UART_SetConfig+0x26c>
 810766e:	4b49      	ldr	r3, [pc, #292]	; (8107794 <UART_SetConfig+0x330>)
 8107670:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107672:	f003 0307 	and.w	r3, r3, #7
 8107676:	2b05      	cmp	r3, #5
 8107678:	d826      	bhi.n	81076c8 <UART_SetConfig+0x264>
 810767a:	a201      	add	r2, pc, #4	; (adr r2, 8107680 <UART_SetConfig+0x21c>)
 810767c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107680:	08107699 	.word	0x08107699
 8107684:	081076a1 	.word	0x081076a1
 8107688:	081076a9 	.word	0x081076a9
 810768c:	081076b1 	.word	0x081076b1
 8107690:	081076b9 	.word	0x081076b9
 8107694:	081076c1 	.word	0x081076c1
 8107698:	2300      	movs	r3, #0
 810769a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810769e:	e1b4      	b.n	8107a0a <UART_SetConfig+0x5a6>
 81076a0:	2304      	movs	r3, #4
 81076a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81076a6:	e1b0      	b.n	8107a0a <UART_SetConfig+0x5a6>
 81076a8:	2308      	movs	r3, #8
 81076aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81076ae:	e1ac      	b.n	8107a0a <UART_SetConfig+0x5a6>
 81076b0:	2310      	movs	r3, #16
 81076b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81076b6:	e1a8      	b.n	8107a0a <UART_SetConfig+0x5a6>
 81076b8:	2320      	movs	r3, #32
 81076ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81076be:	e1a4      	b.n	8107a0a <UART_SetConfig+0x5a6>
 81076c0:	2340      	movs	r3, #64	; 0x40
 81076c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81076c6:	e1a0      	b.n	8107a0a <UART_SetConfig+0x5a6>
 81076c8:	2380      	movs	r3, #128	; 0x80
 81076ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81076ce:	e19c      	b.n	8107a0a <UART_SetConfig+0x5a6>
 81076d0:	697b      	ldr	r3, [r7, #20]
 81076d2:	681b      	ldr	r3, [r3, #0]
 81076d4:	4a32      	ldr	r2, [pc, #200]	; (81077a0 <UART_SetConfig+0x33c>)
 81076d6:	4293      	cmp	r3, r2
 81076d8:	d130      	bne.n	810773c <UART_SetConfig+0x2d8>
 81076da:	4b2e      	ldr	r3, [pc, #184]	; (8107794 <UART_SetConfig+0x330>)
 81076dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81076de:	f003 0307 	and.w	r3, r3, #7
 81076e2:	2b05      	cmp	r3, #5
 81076e4:	d826      	bhi.n	8107734 <UART_SetConfig+0x2d0>
 81076e6:	a201      	add	r2, pc, #4	; (adr r2, 81076ec <UART_SetConfig+0x288>)
 81076e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81076ec:	08107705 	.word	0x08107705
 81076f0:	0810770d 	.word	0x0810770d
 81076f4:	08107715 	.word	0x08107715
 81076f8:	0810771d 	.word	0x0810771d
 81076fc:	08107725 	.word	0x08107725
 8107700:	0810772d 	.word	0x0810772d
 8107704:	2300      	movs	r3, #0
 8107706:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810770a:	e17e      	b.n	8107a0a <UART_SetConfig+0x5a6>
 810770c:	2304      	movs	r3, #4
 810770e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107712:	e17a      	b.n	8107a0a <UART_SetConfig+0x5a6>
 8107714:	2308      	movs	r3, #8
 8107716:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810771a:	e176      	b.n	8107a0a <UART_SetConfig+0x5a6>
 810771c:	2310      	movs	r3, #16
 810771e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107722:	e172      	b.n	8107a0a <UART_SetConfig+0x5a6>
 8107724:	2320      	movs	r3, #32
 8107726:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810772a:	e16e      	b.n	8107a0a <UART_SetConfig+0x5a6>
 810772c:	2340      	movs	r3, #64	; 0x40
 810772e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107732:	e16a      	b.n	8107a0a <UART_SetConfig+0x5a6>
 8107734:	2380      	movs	r3, #128	; 0x80
 8107736:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810773a:	e166      	b.n	8107a0a <UART_SetConfig+0x5a6>
 810773c:	697b      	ldr	r3, [r7, #20]
 810773e:	681b      	ldr	r3, [r3, #0]
 8107740:	4a18      	ldr	r2, [pc, #96]	; (81077a4 <UART_SetConfig+0x340>)
 8107742:	4293      	cmp	r3, r2
 8107744:	d140      	bne.n	81077c8 <UART_SetConfig+0x364>
 8107746:	4b13      	ldr	r3, [pc, #76]	; (8107794 <UART_SetConfig+0x330>)
 8107748:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810774a:	f003 0307 	and.w	r3, r3, #7
 810774e:	2b05      	cmp	r3, #5
 8107750:	d836      	bhi.n	81077c0 <UART_SetConfig+0x35c>
 8107752:	a201      	add	r2, pc, #4	; (adr r2, 8107758 <UART_SetConfig+0x2f4>)
 8107754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107758:	08107771 	.word	0x08107771
 810775c:	08107779 	.word	0x08107779
 8107760:	08107781 	.word	0x08107781
 8107764:	081077a9 	.word	0x081077a9
 8107768:	081077b1 	.word	0x081077b1
 810776c:	081077b9 	.word	0x081077b9
 8107770:	2300      	movs	r3, #0
 8107772:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107776:	e148      	b.n	8107a0a <UART_SetConfig+0x5a6>
 8107778:	2304      	movs	r3, #4
 810777a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810777e:	e144      	b.n	8107a0a <UART_SetConfig+0x5a6>
 8107780:	2308      	movs	r3, #8
 8107782:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107786:	e140      	b.n	8107a0a <UART_SetConfig+0x5a6>
 8107788:	cfff69f3 	.word	0xcfff69f3
 810778c:	58000c00 	.word	0x58000c00
 8107790:	40011000 	.word	0x40011000
 8107794:	58024400 	.word	0x58024400
 8107798:	40004400 	.word	0x40004400
 810779c:	40004800 	.word	0x40004800
 81077a0:	40004c00 	.word	0x40004c00
 81077a4:	40005000 	.word	0x40005000
 81077a8:	2310      	movs	r3, #16
 81077aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81077ae:	e12c      	b.n	8107a0a <UART_SetConfig+0x5a6>
 81077b0:	2320      	movs	r3, #32
 81077b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81077b6:	e128      	b.n	8107a0a <UART_SetConfig+0x5a6>
 81077b8:	2340      	movs	r3, #64	; 0x40
 81077ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81077be:	e124      	b.n	8107a0a <UART_SetConfig+0x5a6>
 81077c0:	2380      	movs	r3, #128	; 0x80
 81077c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81077c6:	e120      	b.n	8107a0a <UART_SetConfig+0x5a6>
 81077c8:	697b      	ldr	r3, [r7, #20]
 81077ca:	681b      	ldr	r3, [r3, #0]
 81077cc:	4acb      	ldr	r2, [pc, #812]	; (8107afc <UART_SetConfig+0x698>)
 81077ce:	4293      	cmp	r3, r2
 81077d0:	d176      	bne.n	81078c0 <UART_SetConfig+0x45c>
 81077d2:	4bcb      	ldr	r3, [pc, #812]	; (8107b00 <UART_SetConfig+0x69c>)
 81077d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81077d6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 81077da:	2b28      	cmp	r3, #40	; 0x28
 81077dc:	d86c      	bhi.n	81078b8 <UART_SetConfig+0x454>
 81077de:	a201      	add	r2, pc, #4	; (adr r2, 81077e4 <UART_SetConfig+0x380>)
 81077e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81077e4:	08107889 	.word	0x08107889
 81077e8:	081078b9 	.word	0x081078b9
 81077ec:	081078b9 	.word	0x081078b9
 81077f0:	081078b9 	.word	0x081078b9
 81077f4:	081078b9 	.word	0x081078b9
 81077f8:	081078b9 	.word	0x081078b9
 81077fc:	081078b9 	.word	0x081078b9
 8107800:	081078b9 	.word	0x081078b9
 8107804:	08107891 	.word	0x08107891
 8107808:	081078b9 	.word	0x081078b9
 810780c:	081078b9 	.word	0x081078b9
 8107810:	081078b9 	.word	0x081078b9
 8107814:	081078b9 	.word	0x081078b9
 8107818:	081078b9 	.word	0x081078b9
 810781c:	081078b9 	.word	0x081078b9
 8107820:	081078b9 	.word	0x081078b9
 8107824:	08107899 	.word	0x08107899
 8107828:	081078b9 	.word	0x081078b9
 810782c:	081078b9 	.word	0x081078b9
 8107830:	081078b9 	.word	0x081078b9
 8107834:	081078b9 	.word	0x081078b9
 8107838:	081078b9 	.word	0x081078b9
 810783c:	081078b9 	.word	0x081078b9
 8107840:	081078b9 	.word	0x081078b9
 8107844:	081078a1 	.word	0x081078a1
 8107848:	081078b9 	.word	0x081078b9
 810784c:	081078b9 	.word	0x081078b9
 8107850:	081078b9 	.word	0x081078b9
 8107854:	081078b9 	.word	0x081078b9
 8107858:	081078b9 	.word	0x081078b9
 810785c:	081078b9 	.word	0x081078b9
 8107860:	081078b9 	.word	0x081078b9
 8107864:	081078a9 	.word	0x081078a9
 8107868:	081078b9 	.word	0x081078b9
 810786c:	081078b9 	.word	0x081078b9
 8107870:	081078b9 	.word	0x081078b9
 8107874:	081078b9 	.word	0x081078b9
 8107878:	081078b9 	.word	0x081078b9
 810787c:	081078b9 	.word	0x081078b9
 8107880:	081078b9 	.word	0x081078b9
 8107884:	081078b1 	.word	0x081078b1
 8107888:	2301      	movs	r3, #1
 810788a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810788e:	e0bc      	b.n	8107a0a <UART_SetConfig+0x5a6>
 8107890:	2304      	movs	r3, #4
 8107892:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107896:	e0b8      	b.n	8107a0a <UART_SetConfig+0x5a6>
 8107898:	2308      	movs	r3, #8
 810789a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810789e:	e0b4      	b.n	8107a0a <UART_SetConfig+0x5a6>
 81078a0:	2310      	movs	r3, #16
 81078a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81078a6:	e0b0      	b.n	8107a0a <UART_SetConfig+0x5a6>
 81078a8:	2320      	movs	r3, #32
 81078aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81078ae:	e0ac      	b.n	8107a0a <UART_SetConfig+0x5a6>
 81078b0:	2340      	movs	r3, #64	; 0x40
 81078b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81078b6:	e0a8      	b.n	8107a0a <UART_SetConfig+0x5a6>
 81078b8:	2380      	movs	r3, #128	; 0x80
 81078ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81078be:	e0a4      	b.n	8107a0a <UART_SetConfig+0x5a6>
 81078c0:	697b      	ldr	r3, [r7, #20]
 81078c2:	681b      	ldr	r3, [r3, #0]
 81078c4:	4a8f      	ldr	r2, [pc, #572]	; (8107b04 <UART_SetConfig+0x6a0>)
 81078c6:	4293      	cmp	r3, r2
 81078c8:	d130      	bne.n	810792c <UART_SetConfig+0x4c8>
 81078ca:	4b8d      	ldr	r3, [pc, #564]	; (8107b00 <UART_SetConfig+0x69c>)
 81078cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81078ce:	f003 0307 	and.w	r3, r3, #7
 81078d2:	2b05      	cmp	r3, #5
 81078d4:	d826      	bhi.n	8107924 <UART_SetConfig+0x4c0>
 81078d6:	a201      	add	r2, pc, #4	; (adr r2, 81078dc <UART_SetConfig+0x478>)
 81078d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81078dc:	081078f5 	.word	0x081078f5
 81078e0:	081078fd 	.word	0x081078fd
 81078e4:	08107905 	.word	0x08107905
 81078e8:	0810790d 	.word	0x0810790d
 81078ec:	08107915 	.word	0x08107915
 81078f0:	0810791d 	.word	0x0810791d
 81078f4:	2300      	movs	r3, #0
 81078f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81078fa:	e086      	b.n	8107a0a <UART_SetConfig+0x5a6>
 81078fc:	2304      	movs	r3, #4
 81078fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107902:	e082      	b.n	8107a0a <UART_SetConfig+0x5a6>
 8107904:	2308      	movs	r3, #8
 8107906:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810790a:	e07e      	b.n	8107a0a <UART_SetConfig+0x5a6>
 810790c:	2310      	movs	r3, #16
 810790e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107912:	e07a      	b.n	8107a0a <UART_SetConfig+0x5a6>
 8107914:	2320      	movs	r3, #32
 8107916:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810791a:	e076      	b.n	8107a0a <UART_SetConfig+0x5a6>
 810791c:	2340      	movs	r3, #64	; 0x40
 810791e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107922:	e072      	b.n	8107a0a <UART_SetConfig+0x5a6>
 8107924:	2380      	movs	r3, #128	; 0x80
 8107926:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810792a:	e06e      	b.n	8107a0a <UART_SetConfig+0x5a6>
 810792c:	697b      	ldr	r3, [r7, #20]
 810792e:	681b      	ldr	r3, [r3, #0]
 8107930:	4a75      	ldr	r2, [pc, #468]	; (8107b08 <UART_SetConfig+0x6a4>)
 8107932:	4293      	cmp	r3, r2
 8107934:	d130      	bne.n	8107998 <UART_SetConfig+0x534>
 8107936:	4b72      	ldr	r3, [pc, #456]	; (8107b00 <UART_SetConfig+0x69c>)
 8107938:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810793a:	f003 0307 	and.w	r3, r3, #7
 810793e:	2b05      	cmp	r3, #5
 8107940:	d826      	bhi.n	8107990 <UART_SetConfig+0x52c>
 8107942:	a201      	add	r2, pc, #4	; (adr r2, 8107948 <UART_SetConfig+0x4e4>)
 8107944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107948:	08107961 	.word	0x08107961
 810794c:	08107969 	.word	0x08107969
 8107950:	08107971 	.word	0x08107971
 8107954:	08107979 	.word	0x08107979
 8107958:	08107981 	.word	0x08107981
 810795c:	08107989 	.word	0x08107989
 8107960:	2300      	movs	r3, #0
 8107962:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107966:	e050      	b.n	8107a0a <UART_SetConfig+0x5a6>
 8107968:	2304      	movs	r3, #4
 810796a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810796e:	e04c      	b.n	8107a0a <UART_SetConfig+0x5a6>
 8107970:	2308      	movs	r3, #8
 8107972:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107976:	e048      	b.n	8107a0a <UART_SetConfig+0x5a6>
 8107978:	2310      	movs	r3, #16
 810797a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810797e:	e044      	b.n	8107a0a <UART_SetConfig+0x5a6>
 8107980:	2320      	movs	r3, #32
 8107982:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107986:	e040      	b.n	8107a0a <UART_SetConfig+0x5a6>
 8107988:	2340      	movs	r3, #64	; 0x40
 810798a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810798e:	e03c      	b.n	8107a0a <UART_SetConfig+0x5a6>
 8107990:	2380      	movs	r3, #128	; 0x80
 8107992:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107996:	e038      	b.n	8107a0a <UART_SetConfig+0x5a6>
 8107998:	697b      	ldr	r3, [r7, #20]
 810799a:	681b      	ldr	r3, [r3, #0]
 810799c:	4a5b      	ldr	r2, [pc, #364]	; (8107b0c <UART_SetConfig+0x6a8>)
 810799e:	4293      	cmp	r3, r2
 81079a0:	d130      	bne.n	8107a04 <UART_SetConfig+0x5a0>
 81079a2:	4b57      	ldr	r3, [pc, #348]	; (8107b00 <UART_SetConfig+0x69c>)
 81079a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81079a6:	f003 0307 	and.w	r3, r3, #7
 81079aa:	2b05      	cmp	r3, #5
 81079ac:	d826      	bhi.n	81079fc <UART_SetConfig+0x598>
 81079ae:	a201      	add	r2, pc, #4	; (adr r2, 81079b4 <UART_SetConfig+0x550>)
 81079b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81079b4:	081079cd 	.word	0x081079cd
 81079b8:	081079d5 	.word	0x081079d5
 81079bc:	081079dd 	.word	0x081079dd
 81079c0:	081079e5 	.word	0x081079e5
 81079c4:	081079ed 	.word	0x081079ed
 81079c8:	081079f5 	.word	0x081079f5
 81079cc:	2302      	movs	r3, #2
 81079ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81079d2:	e01a      	b.n	8107a0a <UART_SetConfig+0x5a6>
 81079d4:	2304      	movs	r3, #4
 81079d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81079da:	e016      	b.n	8107a0a <UART_SetConfig+0x5a6>
 81079dc:	2308      	movs	r3, #8
 81079de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81079e2:	e012      	b.n	8107a0a <UART_SetConfig+0x5a6>
 81079e4:	2310      	movs	r3, #16
 81079e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81079ea:	e00e      	b.n	8107a0a <UART_SetConfig+0x5a6>
 81079ec:	2320      	movs	r3, #32
 81079ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81079f2:	e00a      	b.n	8107a0a <UART_SetConfig+0x5a6>
 81079f4:	2340      	movs	r3, #64	; 0x40
 81079f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81079fa:	e006      	b.n	8107a0a <UART_SetConfig+0x5a6>
 81079fc:	2380      	movs	r3, #128	; 0x80
 81079fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107a02:	e002      	b.n	8107a0a <UART_SetConfig+0x5a6>
 8107a04:	2380      	movs	r3, #128	; 0x80
 8107a06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8107a0a:	697b      	ldr	r3, [r7, #20]
 8107a0c:	681b      	ldr	r3, [r3, #0]
 8107a0e:	4a3f      	ldr	r2, [pc, #252]	; (8107b0c <UART_SetConfig+0x6a8>)
 8107a10:	4293      	cmp	r3, r2
 8107a12:	f040 80f8 	bne.w	8107c06 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8107a16:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8107a1a:	2b20      	cmp	r3, #32
 8107a1c:	dc46      	bgt.n	8107aac <UART_SetConfig+0x648>
 8107a1e:	2b02      	cmp	r3, #2
 8107a20:	f2c0 8082 	blt.w	8107b28 <UART_SetConfig+0x6c4>
 8107a24:	3b02      	subs	r3, #2
 8107a26:	2b1e      	cmp	r3, #30
 8107a28:	d87e      	bhi.n	8107b28 <UART_SetConfig+0x6c4>
 8107a2a:	a201      	add	r2, pc, #4	; (adr r2, 8107a30 <UART_SetConfig+0x5cc>)
 8107a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107a30:	08107ab3 	.word	0x08107ab3
 8107a34:	08107b29 	.word	0x08107b29
 8107a38:	08107abb 	.word	0x08107abb
 8107a3c:	08107b29 	.word	0x08107b29
 8107a40:	08107b29 	.word	0x08107b29
 8107a44:	08107b29 	.word	0x08107b29
 8107a48:	08107acb 	.word	0x08107acb
 8107a4c:	08107b29 	.word	0x08107b29
 8107a50:	08107b29 	.word	0x08107b29
 8107a54:	08107b29 	.word	0x08107b29
 8107a58:	08107b29 	.word	0x08107b29
 8107a5c:	08107b29 	.word	0x08107b29
 8107a60:	08107b29 	.word	0x08107b29
 8107a64:	08107b29 	.word	0x08107b29
 8107a68:	08107adb 	.word	0x08107adb
 8107a6c:	08107b29 	.word	0x08107b29
 8107a70:	08107b29 	.word	0x08107b29
 8107a74:	08107b29 	.word	0x08107b29
 8107a78:	08107b29 	.word	0x08107b29
 8107a7c:	08107b29 	.word	0x08107b29
 8107a80:	08107b29 	.word	0x08107b29
 8107a84:	08107b29 	.word	0x08107b29
 8107a88:	08107b29 	.word	0x08107b29
 8107a8c:	08107b29 	.word	0x08107b29
 8107a90:	08107b29 	.word	0x08107b29
 8107a94:	08107b29 	.word	0x08107b29
 8107a98:	08107b29 	.word	0x08107b29
 8107a9c:	08107b29 	.word	0x08107b29
 8107aa0:	08107b29 	.word	0x08107b29
 8107aa4:	08107b29 	.word	0x08107b29
 8107aa8:	08107b1b 	.word	0x08107b1b
 8107aac:	2b40      	cmp	r3, #64	; 0x40
 8107aae:	d037      	beq.n	8107b20 <UART_SetConfig+0x6bc>
 8107ab0:	e03a      	b.n	8107b28 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8107ab2:	f7fd fce7 	bl	8105484 <HAL_RCCEx_GetD3PCLK1Freq>
 8107ab6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8107ab8:	e03c      	b.n	8107b34 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8107aba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8107abe:	4618      	mov	r0, r3
 8107ac0:	f7fd fcf6 	bl	81054b0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8107ac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107ac6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107ac8:	e034      	b.n	8107b34 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8107aca:	f107 0318 	add.w	r3, r7, #24
 8107ace:	4618      	mov	r0, r3
 8107ad0:	f7fd fe42 	bl	8105758 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8107ad4:	69fb      	ldr	r3, [r7, #28]
 8107ad6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107ad8:	e02c      	b.n	8107b34 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8107ada:	4b09      	ldr	r3, [pc, #36]	; (8107b00 <UART_SetConfig+0x69c>)
 8107adc:	681b      	ldr	r3, [r3, #0]
 8107ade:	f003 0320 	and.w	r3, r3, #32
 8107ae2:	2b00      	cmp	r3, #0
 8107ae4:	d016      	beq.n	8107b14 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8107ae6:	4b06      	ldr	r3, [pc, #24]	; (8107b00 <UART_SetConfig+0x69c>)
 8107ae8:	681b      	ldr	r3, [r3, #0]
 8107aea:	08db      	lsrs	r3, r3, #3
 8107aec:	f003 0303 	and.w	r3, r3, #3
 8107af0:	4a07      	ldr	r2, [pc, #28]	; (8107b10 <UART_SetConfig+0x6ac>)
 8107af2:	fa22 f303 	lsr.w	r3, r2, r3
 8107af6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8107af8:	e01c      	b.n	8107b34 <UART_SetConfig+0x6d0>
 8107afa:	bf00      	nop
 8107afc:	40011400 	.word	0x40011400
 8107b00:	58024400 	.word	0x58024400
 8107b04:	40007800 	.word	0x40007800
 8107b08:	40007c00 	.word	0x40007c00
 8107b0c:	58000c00 	.word	0x58000c00
 8107b10:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8107b14:	4b9d      	ldr	r3, [pc, #628]	; (8107d8c <UART_SetConfig+0x928>)
 8107b16:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107b18:	e00c      	b.n	8107b34 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8107b1a:	4b9d      	ldr	r3, [pc, #628]	; (8107d90 <UART_SetConfig+0x92c>)
 8107b1c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107b1e:	e009      	b.n	8107b34 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8107b20:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8107b24:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107b26:	e005      	b.n	8107b34 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8107b28:	2300      	movs	r3, #0
 8107b2a:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8107b2c:	2301      	movs	r3, #1
 8107b2e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8107b32:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8107b34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8107b36:	2b00      	cmp	r3, #0
 8107b38:	f000 81de 	beq.w	8107ef8 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8107b3c:	697b      	ldr	r3, [r7, #20]
 8107b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8107b40:	4a94      	ldr	r2, [pc, #592]	; (8107d94 <UART_SetConfig+0x930>)
 8107b42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8107b46:	461a      	mov	r2, r3
 8107b48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8107b4a:	fbb3 f3f2 	udiv	r3, r3, r2
 8107b4e:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8107b50:	697b      	ldr	r3, [r7, #20]
 8107b52:	685a      	ldr	r2, [r3, #4]
 8107b54:	4613      	mov	r3, r2
 8107b56:	005b      	lsls	r3, r3, #1
 8107b58:	4413      	add	r3, r2
 8107b5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8107b5c:	429a      	cmp	r2, r3
 8107b5e:	d305      	bcc.n	8107b6c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8107b60:	697b      	ldr	r3, [r7, #20]
 8107b62:	685b      	ldr	r3, [r3, #4]
 8107b64:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8107b66:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8107b68:	429a      	cmp	r2, r3
 8107b6a:	d903      	bls.n	8107b74 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8107b6c:	2301      	movs	r3, #1
 8107b6e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8107b72:	e1c1      	b.n	8107ef8 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8107b74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8107b76:	2200      	movs	r2, #0
 8107b78:	60bb      	str	r3, [r7, #8]
 8107b7a:	60fa      	str	r2, [r7, #12]
 8107b7c:	697b      	ldr	r3, [r7, #20]
 8107b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8107b80:	4a84      	ldr	r2, [pc, #528]	; (8107d94 <UART_SetConfig+0x930>)
 8107b82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8107b86:	b29b      	uxth	r3, r3
 8107b88:	2200      	movs	r2, #0
 8107b8a:	603b      	str	r3, [r7, #0]
 8107b8c:	607a      	str	r2, [r7, #4]
 8107b8e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8107b92:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8107b96:	f7f9 f8ff 	bl	8100d98 <__aeabi_uldivmod>
 8107b9a:	4602      	mov	r2, r0
 8107b9c:	460b      	mov	r3, r1
 8107b9e:	4610      	mov	r0, r2
 8107ba0:	4619      	mov	r1, r3
 8107ba2:	f04f 0200 	mov.w	r2, #0
 8107ba6:	f04f 0300 	mov.w	r3, #0
 8107baa:	020b      	lsls	r3, r1, #8
 8107bac:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8107bb0:	0202      	lsls	r2, r0, #8
 8107bb2:	6979      	ldr	r1, [r7, #20]
 8107bb4:	6849      	ldr	r1, [r1, #4]
 8107bb6:	0849      	lsrs	r1, r1, #1
 8107bb8:	2000      	movs	r0, #0
 8107bba:	460c      	mov	r4, r1
 8107bbc:	4605      	mov	r5, r0
 8107bbe:	eb12 0804 	adds.w	r8, r2, r4
 8107bc2:	eb43 0905 	adc.w	r9, r3, r5
 8107bc6:	697b      	ldr	r3, [r7, #20]
 8107bc8:	685b      	ldr	r3, [r3, #4]
 8107bca:	2200      	movs	r2, #0
 8107bcc:	469a      	mov	sl, r3
 8107bce:	4693      	mov	fp, r2
 8107bd0:	4652      	mov	r2, sl
 8107bd2:	465b      	mov	r3, fp
 8107bd4:	4640      	mov	r0, r8
 8107bd6:	4649      	mov	r1, r9
 8107bd8:	f7f9 f8de 	bl	8100d98 <__aeabi_uldivmod>
 8107bdc:	4602      	mov	r2, r0
 8107bde:	460b      	mov	r3, r1
 8107be0:	4613      	mov	r3, r2
 8107be2:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8107be4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107be6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8107bea:	d308      	bcc.n	8107bfe <UART_SetConfig+0x79a>
 8107bec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107bee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8107bf2:	d204      	bcs.n	8107bfe <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8107bf4:	697b      	ldr	r3, [r7, #20]
 8107bf6:	681b      	ldr	r3, [r3, #0]
 8107bf8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8107bfa:	60da      	str	r2, [r3, #12]
 8107bfc:	e17c      	b.n	8107ef8 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8107bfe:	2301      	movs	r3, #1
 8107c00:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8107c04:	e178      	b.n	8107ef8 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8107c06:	697b      	ldr	r3, [r7, #20]
 8107c08:	69db      	ldr	r3, [r3, #28]
 8107c0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8107c0e:	f040 80c5 	bne.w	8107d9c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8107c12:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8107c16:	2b20      	cmp	r3, #32
 8107c18:	dc48      	bgt.n	8107cac <UART_SetConfig+0x848>
 8107c1a:	2b00      	cmp	r3, #0
 8107c1c:	db7b      	blt.n	8107d16 <UART_SetConfig+0x8b2>
 8107c1e:	2b20      	cmp	r3, #32
 8107c20:	d879      	bhi.n	8107d16 <UART_SetConfig+0x8b2>
 8107c22:	a201      	add	r2, pc, #4	; (adr r2, 8107c28 <UART_SetConfig+0x7c4>)
 8107c24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107c28:	08107cb3 	.word	0x08107cb3
 8107c2c:	08107cbb 	.word	0x08107cbb
 8107c30:	08107d17 	.word	0x08107d17
 8107c34:	08107d17 	.word	0x08107d17
 8107c38:	08107cc3 	.word	0x08107cc3
 8107c3c:	08107d17 	.word	0x08107d17
 8107c40:	08107d17 	.word	0x08107d17
 8107c44:	08107d17 	.word	0x08107d17
 8107c48:	08107cd3 	.word	0x08107cd3
 8107c4c:	08107d17 	.word	0x08107d17
 8107c50:	08107d17 	.word	0x08107d17
 8107c54:	08107d17 	.word	0x08107d17
 8107c58:	08107d17 	.word	0x08107d17
 8107c5c:	08107d17 	.word	0x08107d17
 8107c60:	08107d17 	.word	0x08107d17
 8107c64:	08107d17 	.word	0x08107d17
 8107c68:	08107ce3 	.word	0x08107ce3
 8107c6c:	08107d17 	.word	0x08107d17
 8107c70:	08107d17 	.word	0x08107d17
 8107c74:	08107d17 	.word	0x08107d17
 8107c78:	08107d17 	.word	0x08107d17
 8107c7c:	08107d17 	.word	0x08107d17
 8107c80:	08107d17 	.word	0x08107d17
 8107c84:	08107d17 	.word	0x08107d17
 8107c88:	08107d17 	.word	0x08107d17
 8107c8c:	08107d17 	.word	0x08107d17
 8107c90:	08107d17 	.word	0x08107d17
 8107c94:	08107d17 	.word	0x08107d17
 8107c98:	08107d17 	.word	0x08107d17
 8107c9c:	08107d17 	.word	0x08107d17
 8107ca0:	08107d17 	.word	0x08107d17
 8107ca4:	08107d17 	.word	0x08107d17
 8107ca8:	08107d09 	.word	0x08107d09
 8107cac:	2b40      	cmp	r3, #64	; 0x40
 8107cae:	d02e      	beq.n	8107d0e <UART_SetConfig+0x8aa>
 8107cb0:	e031      	b.n	8107d16 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8107cb2:	f7fc f9b1 	bl	8104018 <HAL_RCC_GetPCLK1Freq>
 8107cb6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8107cb8:	e033      	b.n	8107d22 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8107cba:	f7fc f9c3 	bl	8104044 <HAL_RCC_GetPCLK2Freq>
 8107cbe:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8107cc0:	e02f      	b.n	8107d22 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8107cc2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8107cc6:	4618      	mov	r0, r3
 8107cc8:	f7fd fbf2 	bl	81054b0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8107ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107cce:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107cd0:	e027      	b.n	8107d22 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8107cd2:	f107 0318 	add.w	r3, r7, #24
 8107cd6:	4618      	mov	r0, r3
 8107cd8:	f7fd fd3e 	bl	8105758 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8107cdc:	69fb      	ldr	r3, [r7, #28]
 8107cde:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107ce0:	e01f      	b.n	8107d22 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8107ce2:	4b2d      	ldr	r3, [pc, #180]	; (8107d98 <UART_SetConfig+0x934>)
 8107ce4:	681b      	ldr	r3, [r3, #0]
 8107ce6:	f003 0320 	and.w	r3, r3, #32
 8107cea:	2b00      	cmp	r3, #0
 8107cec:	d009      	beq.n	8107d02 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8107cee:	4b2a      	ldr	r3, [pc, #168]	; (8107d98 <UART_SetConfig+0x934>)
 8107cf0:	681b      	ldr	r3, [r3, #0]
 8107cf2:	08db      	lsrs	r3, r3, #3
 8107cf4:	f003 0303 	and.w	r3, r3, #3
 8107cf8:	4a24      	ldr	r2, [pc, #144]	; (8107d8c <UART_SetConfig+0x928>)
 8107cfa:	fa22 f303 	lsr.w	r3, r2, r3
 8107cfe:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8107d00:	e00f      	b.n	8107d22 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8107d02:	4b22      	ldr	r3, [pc, #136]	; (8107d8c <UART_SetConfig+0x928>)
 8107d04:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107d06:	e00c      	b.n	8107d22 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8107d08:	4b21      	ldr	r3, [pc, #132]	; (8107d90 <UART_SetConfig+0x92c>)
 8107d0a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107d0c:	e009      	b.n	8107d22 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8107d0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8107d12:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107d14:	e005      	b.n	8107d22 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8107d16:	2300      	movs	r3, #0
 8107d18:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8107d1a:	2301      	movs	r3, #1
 8107d1c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8107d20:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8107d22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8107d24:	2b00      	cmp	r3, #0
 8107d26:	f000 80e7 	beq.w	8107ef8 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8107d2a:	697b      	ldr	r3, [r7, #20]
 8107d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8107d2e:	4a19      	ldr	r2, [pc, #100]	; (8107d94 <UART_SetConfig+0x930>)
 8107d30:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8107d34:	461a      	mov	r2, r3
 8107d36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8107d38:	fbb3 f3f2 	udiv	r3, r3, r2
 8107d3c:	005a      	lsls	r2, r3, #1
 8107d3e:	697b      	ldr	r3, [r7, #20]
 8107d40:	685b      	ldr	r3, [r3, #4]
 8107d42:	085b      	lsrs	r3, r3, #1
 8107d44:	441a      	add	r2, r3
 8107d46:	697b      	ldr	r3, [r7, #20]
 8107d48:	685b      	ldr	r3, [r3, #4]
 8107d4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8107d4e:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8107d50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107d52:	2b0f      	cmp	r3, #15
 8107d54:	d916      	bls.n	8107d84 <UART_SetConfig+0x920>
 8107d56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107d58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8107d5c:	d212      	bcs.n	8107d84 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8107d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107d60:	b29b      	uxth	r3, r3
 8107d62:	f023 030f 	bic.w	r3, r3, #15
 8107d66:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8107d68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107d6a:	085b      	lsrs	r3, r3, #1
 8107d6c:	b29b      	uxth	r3, r3
 8107d6e:	f003 0307 	and.w	r3, r3, #7
 8107d72:	b29a      	uxth	r2, r3
 8107d74:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8107d76:	4313      	orrs	r3, r2
 8107d78:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8107d7a:	697b      	ldr	r3, [r7, #20]
 8107d7c:	681b      	ldr	r3, [r3, #0]
 8107d7e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8107d80:	60da      	str	r2, [r3, #12]
 8107d82:	e0b9      	b.n	8107ef8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8107d84:	2301      	movs	r3, #1
 8107d86:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8107d8a:	e0b5      	b.n	8107ef8 <UART_SetConfig+0xa94>
 8107d8c:	03d09000 	.word	0x03d09000
 8107d90:	003d0900 	.word	0x003d0900
 8107d94:	0810d238 	.word	0x0810d238
 8107d98:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8107d9c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8107da0:	2b20      	cmp	r3, #32
 8107da2:	dc49      	bgt.n	8107e38 <UART_SetConfig+0x9d4>
 8107da4:	2b00      	cmp	r3, #0
 8107da6:	db7c      	blt.n	8107ea2 <UART_SetConfig+0xa3e>
 8107da8:	2b20      	cmp	r3, #32
 8107daa:	d87a      	bhi.n	8107ea2 <UART_SetConfig+0xa3e>
 8107dac:	a201      	add	r2, pc, #4	; (adr r2, 8107db4 <UART_SetConfig+0x950>)
 8107dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107db2:	bf00      	nop
 8107db4:	08107e3f 	.word	0x08107e3f
 8107db8:	08107e47 	.word	0x08107e47
 8107dbc:	08107ea3 	.word	0x08107ea3
 8107dc0:	08107ea3 	.word	0x08107ea3
 8107dc4:	08107e4f 	.word	0x08107e4f
 8107dc8:	08107ea3 	.word	0x08107ea3
 8107dcc:	08107ea3 	.word	0x08107ea3
 8107dd0:	08107ea3 	.word	0x08107ea3
 8107dd4:	08107e5f 	.word	0x08107e5f
 8107dd8:	08107ea3 	.word	0x08107ea3
 8107ddc:	08107ea3 	.word	0x08107ea3
 8107de0:	08107ea3 	.word	0x08107ea3
 8107de4:	08107ea3 	.word	0x08107ea3
 8107de8:	08107ea3 	.word	0x08107ea3
 8107dec:	08107ea3 	.word	0x08107ea3
 8107df0:	08107ea3 	.word	0x08107ea3
 8107df4:	08107e6f 	.word	0x08107e6f
 8107df8:	08107ea3 	.word	0x08107ea3
 8107dfc:	08107ea3 	.word	0x08107ea3
 8107e00:	08107ea3 	.word	0x08107ea3
 8107e04:	08107ea3 	.word	0x08107ea3
 8107e08:	08107ea3 	.word	0x08107ea3
 8107e0c:	08107ea3 	.word	0x08107ea3
 8107e10:	08107ea3 	.word	0x08107ea3
 8107e14:	08107ea3 	.word	0x08107ea3
 8107e18:	08107ea3 	.word	0x08107ea3
 8107e1c:	08107ea3 	.word	0x08107ea3
 8107e20:	08107ea3 	.word	0x08107ea3
 8107e24:	08107ea3 	.word	0x08107ea3
 8107e28:	08107ea3 	.word	0x08107ea3
 8107e2c:	08107ea3 	.word	0x08107ea3
 8107e30:	08107ea3 	.word	0x08107ea3
 8107e34:	08107e95 	.word	0x08107e95
 8107e38:	2b40      	cmp	r3, #64	; 0x40
 8107e3a:	d02e      	beq.n	8107e9a <UART_SetConfig+0xa36>
 8107e3c:	e031      	b.n	8107ea2 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8107e3e:	f7fc f8eb 	bl	8104018 <HAL_RCC_GetPCLK1Freq>
 8107e42:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8107e44:	e033      	b.n	8107eae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8107e46:	f7fc f8fd 	bl	8104044 <HAL_RCC_GetPCLK2Freq>
 8107e4a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8107e4c:	e02f      	b.n	8107eae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8107e4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8107e52:	4618      	mov	r0, r3
 8107e54:	f7fd fb2c 	bl	81054b0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8107e58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107e5a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107e5c:	e027      	b.n	8107eae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8107e5e:	f107 0318 	add.w	r3, r7, #24
 8107e62:	4618      	mov	r0, r3
 8107e64:	f7fd fc78 	bl	8105758 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8107e68:	69fb      	ldr	r3, [r7, #28]
 8107e6a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107e6c:	e01f      	b.n	8107eae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8107e6e:	4b2d      	ldr	r3, [pc, #180]	; (8107f24 <UART_SetConfig+0xac0>)
 8107e70:	681b      	ldr	r3, [r3, #0]
 8107e72:	f003 0320 	and.w	r3, r3, #32
 8107e76:	2b00      	cmp	r3, #0
 8107e78:	d009      	beq.n	8107e8e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8107e7a:	4b2a      	ldr	r3, [pc, #168]	; (8107f24 <UART_SetConfig+0xac0>)
 8107e7c:	681b      	ldr	r3, [r3, #0]
 8107e7e:	08db      	lsrs	r3, r3, #3
 8107e80:	f003 0303 	and.w	r3, r3, #3
 8107e84:	4a28      	ldr	r2, [pc, #160]	; (8107f28 <UART_SetConfig+0xac4>)
 8107e86:	fa22 f303 	lsr.w	r3, r2, r3
 8107e8a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8107e8c:	e00f      	b.n	8107eae <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8107e8e:	4b26      	ldr	r3, [pc, #152]	; (8107f28 <UART_SetConfig+0xac4>)
 8107e90:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107e92:	e00c      	b.n	8107eae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8107e94:	4b25      	ldr	r3, [pc, #148]	; (8107f2c <UART_SetConfig+0xac8>)
 8107e96:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107e98:	e009      	b.n	8107eae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8107e9a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8107e9e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107ea0:	e005      	b.n	8107eae <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8107ea2:	2300      	movs	r3, #0
 8107ea4:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8107ea6:	2301      	movs	r3, #1
 8107ea8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8107eac:	bf00      	nop
    }

    if (pclk != 0U)
 8107eae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8107eb0:	2b00      	cmp	r3, #0
 8107eb2:	d021      	beq.n	8107ef8 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8107eb4:	697b      	ldr	r3, [r7, #20]
 8107eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8107eb8:	4a1d      	ldr	r2, [pc, #116]	; (8107f30 <UART_SetConfig+0xacc>)
 8107eba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8107ebe:	461a      	mov	r2, r3
 8107ec0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8107ec2:	fbb3 f2f2 	udiv	r2, r3, r2
 8107ec6:	697b      	ldr	r3, [r7, #20]
 8107ec8:	685b      	ldr	r3, [r3, #4]
 8107eca:	085b      	lsrs	r3, r3, #1
 8107ecc:	441a      	add	r2, r3
 8107ece:	697b      	ldr	r3, [r7, #20]
 8107ed0:	685b      	ldr	r3, [r3, #4]
 8107ed2:	fbb2 f3f3 	udiv	r3, r2, r3
 8107ed6:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8107ed8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107eda:	2b0f      	cmp	r3, #15
 8107edc:	d909      	bls.n	8107ef2 <UART_SetConfig+0xa8e>
 8107ede:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107ee0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8107ee4:	d205      	bcs.n	8107ef2 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8107ee6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107ee8:	b29a      	uxth	r2, r3
 8107eea:	697b      	ldr	r3, [r7, #20]
 8107eec:	681b      	ldr	r3, [r3, #0]
 8107eee:	60da      	str	r2, [r3, #12]
 8107ef0:	e002      	b.n	8107ef8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8107ef2:	2301      	movs	r3, #1
 8107ef4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8107ef8:	697b      	ldr	r3, [r7, #20]
 8107efa:	2201      	movs	r2, #1
 8107efc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8107f00:	697b      	ldr	r3, [r7, #20]
 8107f02:	2201      	movs	r2, #1
 8107f04:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8107f08:	697b      	ldr	r3, [r7, #20]
 8107f0a:	2200      	movs	r2, #0
 8107f0c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8107f0e:	697b      	ldr	r3, [r7, #20]
 8107f10:	2200      	movs	r2, #0
 8107f12:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8107f14:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8107f18:	4618      	mov	r0, r3
 8107f1a:	3748      	adds	r7, #72	; 0x48
 8107f1c:	46bd      	mov	sp, r7
 8107f1e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8107f22:	bf00      	nop
 8107f24:	58024400 	.word	0x58024400
 8107f28:	03d09000 	.word	0x03d09000
 8107f2c:	003d0900 	.word	0x003d0900
 8107f30:	0810d238 	.word	0x0810d238

08107f34 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8107f34:	b480      	push	{r7}
 8107f36:	b083      	sub	sp, #12
 8107f38:	af00      	add	r7, sp, #0
 8107f3a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8107f3c:	687b      	ldr	r3, [r7, #4]
 8107f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107f40:	f003 0301 	and.w	r3, r3, #1
 8107f44:	2b00      	cmp	r3, #0
 8107f46:	d00a      	beq.n	8107f5e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8107f48:	687b      	ldr	r3, [r7, #4]
 8107f4a:	681b      	ldr	r3, [r3, #0]
 8107f4c:	685b      	ldr	r3, [r3, #4]
 8107f4e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8107f52:	687b      	ldr	r3, [r7, #4]
 8107f54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8107f56:	687b      	ldr	r3, [r7, #4]
 8107f58:	681b      	ldr	r3, [r3, #0]
 8107f5a:	430a      	orrs	r2, r1
 8107f5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8107f5e:	687b      	ldr	r3, [r7, #4]
 8107f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107f62:	f003 0302 	and.w	r3, r3, #2
 8107f66:	2b00      	cmp	r3, #0
 8107f68:	d00a      	beq.n	8107f80 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8107f6a:	687b      	ldr	r3, [r7, #4]
 8107f6c:	681b      	ldr	r3, [r3, #0]
 8107f6e:	685b      	ldr	r3, [r3, #4]
 8107f70:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8107f74:	687b      	ldr	r3, [r7, #4]
 8107f76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8107f78:	687b      	ldr	r3, [r7, #4]
 8107f7a:	681b      	ldr	r3, [r3, #0]
 8107f7c:	430a      	orrs	r2, r1
 8107f7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8107f80:	687b      	ldr	r3, [r7, #4]
 8107f82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107f84:	f003 0304 	and.w	r3, r3, #4
 8107f88:	2b00      	cmp	r3, #0
 8107f8a:	d00a      	beq.n	8107fa2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8107f8c:	687b      	ldr	r3, [r7, #4]
 8107f8e:	681b      	ldr	r3, [r3, #0]
 8107f90:	685b      	ldr	r3, [r3, #4]
 8107f92:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8107f96:	687b      	ldr	r3, [r7, #4]
 8107f98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8107f9a:	687b      	ldr	r3, [r7, #4]
 8107f9c:	681b      	ldr	r3, [r3, #0]
 8107f9e:	430a      	orrs	r2, r1
 8107fa0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8107fa2:	687b      	ldr	r3, [r7, #4]
 8107fa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107fa6:	f003 0308 	and.w	r3, r3, #8
 8107faa:	2b00      	cmp	r3, #0
 8107fac:	d00a      	beq.n	8107fc4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8107fae:	687b      	ldr	r3, [r7, #4]
 8107fb0:	681b      	ldr	r3, [r3, #0]
 8107fb2:	685b      	ldr	r3, [r3, #4]
 8107fb4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8107fb8:	687b      	ldr	r3, [r7, #4]
 8107fba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8107fbc:	687b      	ldr	r3, [r7, #4]
 8107fbe:	681b      	ldr	r3, [r3, #0]
 8107fc0:	430a      	orrs	r2, r1
 8107fc2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8107fc4:	687b      	ldr	r3, [r7, #4]
 8107fc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107fc8:	f003 0310 	and.w	r3, r3, #16
 8107fcc:	2b00      	cmp	r3, #0
 8107fce:	d00a      	beq.n	8107fe6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8107fd0:	687b      	ldr	r3, [r7, #4]
 8107fd2:	681b      	ldr	r3, [r3, #0]
 8107fd4:	689b      	ldr	r3, [r3, #8]
 8107fd6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8107fda:	687b      	ldr	r3, [r7, #4]
 8107fdc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8107fde:	687b      	ldr	r3, [r7, #4]
 8107fe0:	681b      	ldr	r3, [r3, #0]
 8107fe2:	430a      	orrs	r2, r1
 8107fe4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8107fe6:	687b      	ldr	r3, [r7, #4]
 8107fe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107fea:	f003 0320 	and.w	r3, r3, #32
 8107fee:	2b00      	cmp	r3, #0
 8107ff0:	d00a      	beq.n	8108008 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8107ff2:	687b      	ldr	r3, [r7, #4]
 8107ff4:	681b      	ldr	r3, [r3, #0]
 8107ff6:	689b      	ldr	r3, [r3, #8]
 8107ff8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8107ffc:	687b      	ldr	r3, [r7, #4]
 8107ffe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8108000:	687b      	ldr	r3, [r7, #4]
 8108002:	681b      	ldr	r3, [r3, #0]
 8108004:	430a      	orrs	r2, r1
 8108006:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8108008:	687b      	ldr	r3, [r7, #4]
 810800a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810800c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8108010:	2b00      	cmp	r3, #0
 8108012:	d01a      	beq.n	810804a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8108014:	687b      	ldr	r3, [r7, #4]
 8108016:	681b      	ldr	r3, [r3, #0]
 8108018:	685b      	ldr	r3, [r3, #4]
 810801a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 810801e:	687b      	ldr	r3, [r7, #4]
 8108020:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8108022:	687b      	ldr	r3, [r7, #4]
 8108024:	681b      	ldr	r3, [r3, #0]
 8108026:	430a      	orrs	r2, r1
 8108028:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 810802a:	687b      	ldr	r3, [r7, #4]
 810802c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810802e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8108032:	d10a      	bne.n	810804a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8108034:	687b      	ldr	r3, [r7, #4]
 8108036:	681b      	ldr	r3, [r3, #0]
 8108038:	685b      	ldr	r3, [r3, #4]
 810803a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 810803e:	687b      	ldr	r3, [r7, #4]
 8108040:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8108042:	687b      	ldr	r3, [r7, #4]
 8108044:	681b      	ldr	r3, [r3, #0]
 8108046:	430a      	orrs	r2, r1
 8108048:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 810804a:	687b      	ldr	r3, [r7, #4]
 810804c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810804e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8108052:	2b00      	cmp	r3, #0
 8108054:	d00a      	beq.n	810806c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8108056:	687b      	ldr	r3, [r7, #4]
 8108058:	681b      	ldr	r3, [r3, #0]
 810805a:	685b      	ldr	r3, [r3, #4]
 810805c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8108060:	687b      	ldr	r3, [r7, #4]
 8108062:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8108064:	687b      	ldr	r3, [r7, #4]
 8108066:	681b      	ldr	r3, [r3, #0]
 8108068:	430a      	orrs	r2, r1
 810806a:	605a      	str	r2, [r3, #4]
  }
}
 810806c:	bf00      	nop
 810806e:	370c      	adds	r7, #12
 8108070:	46bd      	mov	sp, r7
 8108072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108076:	4770      	bx	lr

08108078 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8108078:	b580      	push	{r7, lr}
 810807a:	b098      	sub	sp, #96	; 0x60
 810807c:	af02      	add	r7, sp, #8
 810807e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8108080:	687b      	ldr	r3, [r7, #4]
 8108082:	2200      	movs	r2, #0
 8108084:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8108088:	f7fa fbb8 	bl	81027fc <HAL_GetTick>
 810808c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 810808e:	687b      	ldr	r3, [r7, #4]
 8108090:	681b      	ldr	r3, [r3, #0]
 8108092:	681b      	ldr	r3, [r3, #0]
 8108094:	f003 0308 	and.w	r3, r3, #8
 8108098:	2b08      	cmp	r3, #8
 810809a:	d12f      	bne.n	81080fc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 810809c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 81080a0:	9300      	str	r3, [sp, #0]
 81080a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 81080a4:	2200      	movs	r2, #0
 81080a6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 81080aa:	6878      	ldr	r0, [r7, #4]
 81080ac:	f000 f88e 	bl	81081cc <UART_WaitOnFlagUntilTimeout>
 81080b0:	4603      	mov	r3, r0
 81080b2:	2b00      	cmp	r3, #0
 81080b4:	d022      	beq.n	81080fc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 81080b6:	687b      	ldr	r3, [r7, #4]
 81080b8:	681b      	ldr	r3, [r3, #0]
 81080ba:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81080bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81080be:	e853 3f00 	ldrex	r3, [r3]
 81080c2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 81080c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81080c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 81080ca:	653b      	str	r3, [r7, #80]	; 0x50
 81080cc:	687b      	ldr	r3, [r7, #4]
 81080ce:	681b      	ldr	r3, [r3, #0]
 81080d0:	461a      	mov	r2, r3
 81080d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 81080d4:	647b      	str	r3, [r7, #68]	; 0x44
 81080d6:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81080d8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 81080da:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 81080dc:	e841 2300 	strex	r3, r2, [r1]
 81080e0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 81080e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81080e4:	2b00      	cmp	r3, #0
 81080e6:	d1e6      	bne.n	81080b6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 81080e8:	687b      	ldr	r3, [r7, #4]
 81080ea:	2220      	movs	r2, #32
 81080ec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 81080f0:	687b      	ldr	r3, [r7, #4]
 81080f2:	2200      	movs	r2, #0
 81080f4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 81080f8:	2303      	movs	r3, #3
 81080fa:	e063      	b.n	81081c4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 81080fc:	687b      	ldr	r3, [r7, #4]
 81080fe:	681b      	ldr	r3, [r3, #0]
 8108100:	681b      	ldr	r3, [r3, #0]
 8108102:	f003 0304 	and.w	r3, r3, #4
 8108106:	2b04      	cmp	r3, #4
 8108108:	d149      	bne.n	810819e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 810810a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 810810e:	9300      	str	r3, [sp, #0]
 8108110:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8108112:	2200      	movs	r2, #0
 8108114:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8108118:	6878      	ldr	r0, [r7, #4]
 810811a:	f000 f857 	bl	81081cc <UART_WaitOnFlagUntilTimeout>
 810811e:	4603      	mov	r3, r0
 8108120:	2b00      	cmp	r3, #0
 8108122:	d03c      	beq.n	810819e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8108124:	687b      	ldr	r3, [r7, #4]
 8108126:	681b      	ldr	r3, [r3, #0]
 8108128:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810812a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810812c:	e853 3f00 	ldrex	r3, [r3]
 8108130:	623b      	str	r3, [r7, #32]
   return(result);
 8108132:	6a3b      	ldr	r3, [r7, #32]
 8108134:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8108138:	64fb      	str	r3, [r7, #76]	; 0x4c
 810813a:	687b      	ldr	r3, [r7, #4]
 810813c:	681b      	ldr	r3, [r3, #0]
 810813e:	461a      	mov	r2, r3
 8108140:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8108142:	633b      	str	r3, [r7, #48]	; 0x30
 8108144:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8108146:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8108148:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 810814a:	e841 2300 	strex	r3, r2, [r1]
 810814e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8108150:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108152:	2b00      	cmp	r3, #0
 8108154:	d1e6      	bne.n	8108124 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8108156:	687b      	ldr	r3, [r7, #4]
 8108158:	681b      	ldr	r3, [r3, #0]
 810815a:	3308      	adds	r3, #8
 810815c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810815e:	693b      	ldr	r3, [r7, #16]
 8108160:	e853 3f00 	ldrex	r3, [r3]
 8108164:	60fb      	str	r3, [r7, #12]
   return(result);
 8108166:	68fb      	ldr	r3, [r7, #12]
 8108168:	f023 0301 	bic.w	r3, r3, #1
 810816c:	64bb      	str	r3, [r7, #72]	; 0x48
 810816e:	687b      	ldr	r3, [r7, #4]
 8108170:	681b      	ldr	r3, [r3, #0]
 8108172:	3308      	adds	r3, #8
 8108174:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8108176:	61fa      	str	r2, [r7, #28]
 8108178:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810817a:	69b9      	ldr	r1, [r7, #24]
 810817c:	69fa      	ldr	r2, [r7, #28]
 810817e:	e841 2300 	strex	r3, r2, [r1]
 8108182:	617b      	str	r3, [r7, #20]
   return(result);
 8108184:	697b      	ldr	r3, [r7, #20]
 8108186:	2b00      	cmp	r3, #0
 8108188:	d1e5      	bne.n	8108156 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 810818a:	687b      	ldr	r3, [r7, #4]
 810818c:	2220      	movs	r2, #32
 810818e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8108192:	687b      	ldr	r3, [r7, #4]
 8108194:	2200      	movs	r2, #0
 8108196:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 810819a:	2303      	movs	r3, #3
 810819c:	e012      	b.n	81081c4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 810819e:	687b      	ldr	r3, [r7, #4]
 81081a0:	2220      	movs	r2, #32
 81081a2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 81081a6:	687b      	ldr	r3, [r7, #4]
 81081a8:	2220      	movs	r2, #32
 81081aa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 81081ae:	687b      	ldr	r3, [r7, #4]
 81081b0:	2200      	movs	r2, #0
 81081b2:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 81081b4:	687b      	ldr	r3, [r7, #4]
 81081b6:	2200      	movs	r2, #0
 81081b8:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 81081ba:	687b      	ldr	r3, [r7, #4]
 81081bc:	2200      	movs	r2, #0
 81081be:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 81081c2:	2300      	movs	r3, #0
}
 81081c4:	4618      	mov	r0, r3
 81081c6:	3758      	adds	r7, #88	; 0x58
 81081c8:	46bd      	mov	sp, r7
 81081ca:	bd80      	pop	{r7, pc}

081081cc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 81081cc:	b580      	push	{r7, lr}
 81081ce:	b084      	sub	sp, #16
 81081d0:	af00      	add	r7, sp, #0
 81081d2:	60f8      	str	r0, [r7, #12]
 81081d4:	60b9      	str	r1, [r7, #8]
 81081d6:	603b      	str	r3, [r7, #0]
 81081d8:	4613      	mov	r3, r2
 81081da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 81081dc:	e049      	b.n	8108272 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 81081de:	69bb      	ldr	r3, [r7, #24]
 81081e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 81081e4:	d045      	beq.n	8108272 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 81081e6:	f7fa fb09 	bl	81027fc <HAL_GetTick>
 81081ea:	4602      	mov	r2, r0
 81081ec:	683b      	ldr	r3, [r7, #0]
 81081ee:	1ad3      	subs	r3, r2, r3
 81081f0:	69ba      	ldr	r2, [r7, #24]
 81081f2:	429a      	cmp	r2, r3
 81081f4:	d302      	bcc.n	81081fc <UART_WaitOnFlagUntilTimeout+0x30>
 81081f6:	69bb      	ldr	r3, [r7, #24]
 81081f8:	2b00      	cmp	r3, #0
 81081fa:	d101      	bne.n	8108200 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 81081fc:	2303      	movs	r3, #3
 81081fe:	e048      	b.n	8108292 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8108200:	68fb      	ldr	r3, [r7, #12]
 8108202:	681b      	ldr	r3, [r3, #0]
 8108204:	681b      	ldr	r3, [r3, #0]
 8108206:	f003 0304 	and.w	r3, r3, #4
 810820a:	2b00      	cmp	r3, #0
 810820c:	d031      	beq.n	8108272 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 810820e:	68fb      	ldr	r3, [r7, #12]
 8108210:	681b      	ldr	r3, [r3, #0]
 8108212:	69db      	ldr	r3, [r3, #28]
 8108214:	f003 0308 	and.w	r3, r3, #8
 8108218:	2b08      	cmp	r3, #8
 810821a:	d110      	bne.n	810823e <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 810821c:	68fb      	ldr	r3, [r7, #12]
 810821e:	681b      	ldr	r3, [r3, #0]
 8108220:	2208      	movs	r2, #8
 8108222:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8108224:	68f8      	ldr	r0, [r7, #12]
 8108226:	f000 f838 	bl	810829a <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 810822a:	68fb      	ldr	r3, [r7, #12]
 810822c:	2208      	movs	r2, #8
 810822e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8108232:	68fb      	ldr	r3, [r7, #12]
 8108234:	2200      	movs	r2, #0
 8108236:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 810823a:	2301      	movs	r3, #1
 810823c:	e029      	b.n	8108292 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 810823e:	68fb      	ldr	r3, [r7, #12]
 8108240:	681b      	ldr	r3, [r3, #0]
 8108242:	69db      	ldr	r3, [r3, #28]
 8108244:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8108248:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 810824c:	d111      	bne.n	8108272 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 810824e:	68fb      	ldr	r3, [r7, #12]
 8108250:	681b      	ldr	r3, [r3, #0]
 8108252:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8108256:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8108258:	68f8      	ldr	r0, [r7, #12]
 810825a:	f000 f81e 	bl	810829a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 810825e:	68fb      	ldr	r3, [r7, #12]
 8108260:	2220      	movs	r2, #32
 8108262:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8108266:	68fb      	ldr	r3, [r7, #12]
 8108268:	2200      	movs	r2, #0
 810826a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 810826e:	2303      	movs	r3, #3
 8108270:	e00f      	b.n	8108292 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8108272:	68fb      	ldr	r3, [r7, #12]
 8108274:	681b      	ldr	r3, [r3, #0]
 8108276:	69da      	ldr	r2, [r3, #28]
 8108278:	68bb      	ldr	r3, [r7, #8]
 810827a:	4013      	ands	r3, r2
 810827c:	68ba      	ldr	r2, [r7, #8]
 810827e:	429a      	cmp	r2, r3
 8108280:	bf0c      	ite	eq
 8108282:	2301      	moveq	r3, #1
 8108284:	2300      	movne	r3, #0
 8108286:	b2db      	uxtb	r3, r3
 8108288:	461a      	mov	r2, r3
 810828a:	79fb      	ldrb	r3, [r7, #7]
 810828c:	429a      	cmp	r2, r3
 810828e:	d0a6      	beq.n	81081de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8108290:	2300      	movs	r3, #0
}
 8108292:	4618      	mov	r0, r3
 8108294:	3710      	adds	r7, #16
 8108296:	46bd      	mov	sp, r7
 8108298:	bd80      	pop	{r7, pc}

0810829a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 810829a:	b480      	push	{r7}
 810829c:	b095      	sub	sp, #84	; 0x54
 810829e:	af00      	add	r7, sp, #0
 81082a0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 81082a2:	687b      	ldr	r3, [r7, #4]
 81082a4:	681b      	ldr	r3, [r3, #0]
 81082a6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81082a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81082aa:	e853 3f00 	ldrex	r3, [r3]
 81082ae:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 81082b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81082b2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 81082b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 81082b8:	687b      	ldr	r3, [r7, #4]
 81082ba:	681b      	ldr	r3, [r3, #0]
 81082bc:	461a      	mov	r2, r3
 81082be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 81082c0:	643b      	str	r3, [r7, #64]	; 0x40
 81082c2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81082c4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 81082c6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 81082c8:	e841 2300 	strex	r3, r2, [r1]
 81082cc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 81082ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81082d0:	2b00      	cmp	r3, #0
 81082d2:	d1e6      	bne.n	81082a2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 81082d4:	687b      	ldr	r3, [r7, #4]
 81082d6:	681b      	ldr	r3, [r3, #0]
 81082d8:	3308      	adds	r3, #8
 81082da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81082dc:	6a3b      	ldr	r3, [r7, #32]
 81082de:	e853 3f00 	ldrex	r3, [r3]
 81082e2:	61fb      	str	r3, [r7, #28]
   return(result);
 81082e4:	69fb      	ldr	r3, [r7, #28]
 81082e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 81082ea:	f023 0301 	bic.w	r3, r3, #1
 81082ee:	64bb      	str	r3, [r7, #72]	; 0x48
 81082f0:	687b      	ldr	r3, [r7, #4]
 81082f2:	681b      	ldr	r3, [r3, #0]
 81082f4:	3308      	adds	r3, #8
 81082f6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 81082f8:	62fa      	str	r2, [r7, #44]	; 0x2c
 81082fa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81082fc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 81082fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8108300:	e841 2300 	strex	r3, r2, [r1]
 8108304:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8108306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8108308:	2b00      	cmp	r3, #0
 810830a:	d1e3      	bne.n	81082d4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 810830c:	687b      	ldr	r3, [r7, #4]
 810830e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8108310:	2b01      	cmp	r3, #1
 8108312:	d118      	bne.n	8108346 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8108314:	687b      	ldr	r3, [r7, #4]
 8108316:	681b      	ldr	r3, [r3, #0]
 8108318:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810831a:	68fb      	ldr	r3, [r7, #12]
 810831c:	e853 3f00 	ldrex	r3, [r3]
 8108320:	60bb      	str	r3, [r7, #8]
   return(result);
 8108322:	68bb      	ldr	r3, [r7, #8]
 8108324:	f023 0310 	bic.w	r3, r3, #16
 8108328:	647b      	str	r3, [r7, #68]	; 0x44
 810832a:	687b      	ldr	r3, [r7, #4]
 810832c:	681b      	ldr	r3, [r3, #0]
 810832e:	461a      	mov	r2, r3
 8108330:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8108332:	61bb      	str	r3, [r7, #24]
 8108334:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8108336:	6979      	ldr	r1, [r7, #20]
 8108338:	69ba      	ldr	r2, [r7, #24]
 810833a:	e841 2300 	strex	r3, r2, [r1]
 810833e:	613b      	str	r3, [r7, #16]
   return(result);
 8108340:	693b      	ldr	r3, [r7, #16]
 8108342:	2b00      	cmp	r3, #0
 8108344:	d1e6      	bne.n	8108314 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8108346:	687b      	ldr	r3, [r7, #4]
 8108348:	2220      	movs	r2, #32
 810834a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 810834e:	687b      	ldr	r3, [r7, #4]
 8108350:	2200      	movs	r2, #0
 8108352:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8108354:	687b      	ldr	r3, [r7, #4]
 8108356:	2200      	movs	r2, #0
 8108358:	675a      	str	r2, [r3, #116]	; 0x74
}
 810835a:	bf00      	nop
 810835c:	3754      	adds	r7, #84	; 0x54
 810835e:	46bd      	mov	sp, r7
 8108360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108364:	4770      	bx	lr

08108366 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8108366:	b480      	push	{r7}
 8108368:	b085      	sub	sp, #20
 810836a:	af00      	add	r7, sp, #0
 810836c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 810836e:	687b      	ldr	r3, [r7, #4]
 8108370:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8108374:	2b01      	cmp	r3, #1
 8108376:	d101      	bne.n	810837c <HAL_UARTEx_DisableFifoMode+0x16>
 8108378:	2302      	movs	r3, #2
 810837a:	e027      	b.n	81083cc <HAL_UARTEx_DisableFifoMode+0x66>
 810837c:	687b      	ldr	r3, [r7, #4]
 810837e:	2201      	movs	r2, #1
 8108380:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8108384:	687b      	ldr	r3, [r7, #4]
 8108386:	2224      	movs	r2, #36	; 0x24
 8108388:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 810838c:	687b      	ldr	r3, [r7, #4]
 810838e:	681b      	ldr	r3, [r3, #0]
 8108390:	681b      	ldr	r3, [r3, #0]
 8108392:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8108394:	687b      	ldr	r3, [r7, #4]
 8108396:	681b      	ldr	r3, [r3, #0]
 8108398:	681a      	ldr	r2, [r3, #0]
 810839a:	687b      	ldr	r3, [r7, #4]
 810839c:	681b      	ldr	r3, [r3, #0]
 810839e:	f022 0201 	bic.w	r2, r2, #1
 81083a2:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 81083a4:	68fb      	ldr	r3, [r7, #12]
 81083a6:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 81083aa:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 81083ac:	687b      	ldr	r3, [r7, #4]
 81083ae:	2200      	movs	r2, #0
 81083b0:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 81083b2:	687b      	ldr	r3, [r7, #4]
 81083b4:	681b      	ldr	r3, [r3, #0]
 81083b6:	68fa      	ldr	r2, [r7, #12]
 81083b8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 81083ba:	687b      	ldr	r3, [r7, #4]
 81083bc:	2220      	movs	r2, #32
 81083be:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 81083c2:	687b      	ldr	r3, [r7, #4]
 81083c4:	2200      	movs	r2, #0
 81083c6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 81083ca:	2300      	movs	r3, #0
}
 81083cc:	4618      	mov	r0, r3
 81083ce:	3714      	adds	r7, #20
 81083d0:	46bd      	mov	sp, r7
 81083d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81083d6:	4770      	bx	lr

081083d8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 81083d8:	b580      	push	{r7, lr}
 81083da:	b084      	sub	sp, #16
 81083dc:	af00      	add	r7, sp, #0
 81083de:	6078      	str	r0, [r7, #4]
 81083e0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 81083e2:	687b      	ldr	r3, [r7, #4]
 81083e4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 81083e8:	2b01      	cmp	r3, #1
 81083ea:	d101      	bne.n	81083f0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 81083ec:	2302      	movs	r3, #2
 81083ee:	e02d      	b.n	810844c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 81083f0:	687b      	ldr	r3, [r7, #4]
 81083f2:	2201      	movs	r2, #1
 81083f4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 81083f8:	687b      	ldr	r3, [r7, #4]
 81083fa:	2224      	movs	r2, #36	; 0x24
 81083fc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8108400:	687b      	ldr	r3, [r7, #4]
 8108402:	681b      	ldr	r3, [r3, #0]
 8108404:	681b      	ldr	r3, [r3, #0]
 8108406:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8108408:	687b      	ldr	r3, [r7, #4]
 810840a:	681b      	ldr	r3, [r3, #0]
 810840c:	681a      	ldr	r2, [r3, #0]
 810840e:	687b      	ldr	r3, [r7, #4]
 8108410:	681b      	ldr	r3, [r3, #0]
 8108412:	f022 0201 	bic.w	r2, r2, #1
 8108416:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8108418:	687b      	ldr	r3, [r7, #4]
 810841a:	681b      	ldr	r3, [r3, #0]
 810841c:	689b      	ldr	r3, [r3, #8]
 810841e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8108422:	687b      	ldr	r3, [r7, #4]
 8108424:	681b      	ldr	r3, [r3, #0]
 8108426:	683a      	ldr	r2, [r7, #0]
 8108428:	430a      	orrs	r2, r1
 810842a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 810842c:	6878      	ldr	r0, [r7, #4]
 810842e:	f000 f84f 	bl	81084d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8108432:	687b      	ldr	r3, [r7, #4]
 8108434:	681b      	ldr	r3, [r3, #0]
 8108436:	68fa      	ldr	r2, [r7, #12]
 8108438:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810843a:	687b      	ldr	r3, [r7, #4]
 810843c:	2220      	movs	r2, #32
 810843e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8108442:	687b      	ldr	r3, [r7, #4]
 8108444:	2200      	movs	r2, #0
 8108446:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 810844a:	2300      	movs	r3, #0
}
 810844c:	4618      	mov	r0, r3
 810844e:	3710      	adds	r7, #16
 8108450:	46bd      	mov	sp, r7
 8108452:	bd80      	pop	{r7, pc}

08108454 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8108454:	b580      	push	{r7, lr}
 8108456:	b084      	sub	sp, #16
 8108458:	af00      	add	r7, sp, #0
 810845a:	6078      	str	r0, [r7, #4]
 810845c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 810845e:	687b      	ldr	r3, [r7, #4]
 8108460:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8108464:	2b01      	cmp	r3, #1
 8108466:	d101      	bne.n	810846c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8108468:	2302      	movs	r3, #2
 810846a:	e02d      	b.n	81084c8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 810846c:	687b      	ldr	r3, [r7, #4]
 810846e:	2201      	movs	r2, #1
 8108470:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8108474:	687b      	ldr	r3, [r7, #4]
 8108476:	2224      	movs	r2, #36	; 0x24
 8108478:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 810847c:	687b      	ldr	r3, [r7, #4]
 810847e:	681b      	ldr	r3, [r3, #0]
 8108480:	681b      	ldr	r3, [r3, #0]
 8108482:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8108484:	687b      	ldr	r3, [r7, #4]
 8108486:	681b      	ldr	r3, [r3, #0]
 8108488:	681a      	ldr	r2, [r3, #0]
 810848a:	687b      	ldr	r3, [r7, #4]
 810848c:	681b      	ldr	r3, [r3, #0]
 810848e:	f022 0201 	bic.w	r2, r2, #1
 8108492:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8108494:	687b      	ldr	r3, [r7, #4]
 8108496:	681b      	ldr	r3, [r3, #0]
 8108498:	689b      	ldr	r3, [r3, #8]
 810849a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 810849e:	687b      	ldr	r3, [r7, #4]
 81084a0:	681b      	ldr	r3, [r3, #0]
 81084a2:	683a      	ldr	r2, [r7, #0]
 81084a4:	430a      	orrs	r2, r1
 81084a6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 81084a8:	6878      	ldr	r0, [r7, #4]
 81084aa:	f000 f811 	bl	81084d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 81084ae:	687b      	ldr	r3, [r7, #4]
 81084b0:	681b      	ldr	r3, [r3, #0]
 81084b2:	68fa      	ldr	r2, [r7, #12]
 81084b4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 81084b6:	687b      	ldr	r3, [r7, #4]
 81084b8:	2220      	movs	r2, #32
 81084ba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 81084be:	687b      	ldr	r3, [r7, #4]
 81084c0:	2200      	movs	r2, #0
 81084c2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 81084c6:	2300      	movs	r3, #0
}
 81084c8:	4618      	mov	r0, r3
 81084ca:	3710      	adds	r7, #16
 81084cc:	46bd      	mov	sp, r7
 81084ce:	bd80      	pop	{r7, pc}

081084d0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 81084d0:	b480      	push	{r7}
 81084d2:	b085      	sub	sp, #20
 81084d4:	af00      	add	r7, sp, #0
 81084d6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 81084d8:	687b      	ldr	r3, [r7, #4]
 81084da:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81084dc:	2b00      	cmp	r3, #0
 81084de:	d108      	bne.n	81084f2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 81084e0:	687b      	ldr	r3, [r7, #4]
 81084e2:	2201      	movs	r2, #1
 81084e4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 81084e8:	687b      	ldr	r3, [r7, #4]
 81084ea:	2201      	movs	r2, #1
 81084ec:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 81084f0:	e031      	b.n	8108556 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 81084f2:	2310      	movs	r3, #16
 81084f4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 81084f6:	2310      	movs	r3, #16
 81084f8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 81084fa:	687b      	ldr	r3, [r7, #4]
 81084fc:	681b      	ldr	r3, [r3, #0]
 81084fe:	689b      	ldr	r3, [r3, #8]
 8108500:	0e5b      	lsrs	r3, r3, #25
 8108502:	b2db      	uxtb	r3, r3
 8108504:	f003 0307 	and.w	r3, r3, #7
 8108508:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 810850a:	687b      	ldr	r3, [r7, #4]
 810850c:	681b      	ldr	r3, [r3, #0]
 810850e:	689b      	ldr	r3, [r3, #8]
 8108510:	0f5b      	lsrs	r3, r3, #29
 8108512:	b2db      	uxtb	r3, r3
 8108514:	f003 0307 	and.w	r3, r3, #7
 8108518:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 810851a:	7bbb      	ldrb	r3, [r7, #14]
 810851c:	7b3a      	ldrb	r2, [r7, #12]
 810851e:	4911      	ldr	r1, [pc, #68]	; (8108564 <UARTEx_SetNbDataToProcess+0x94>)
 8108520:	5c8a      	ldrb	r2, [r1, r2]
 8108522:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8108526:	7b3a      	ldrb	r2, [r7, #12]
 8108528:	490f      	ldr	r1, [pc, #60]	; (8108568 <UARTEx_SetNbDataToProcess+0x98>)
 810852a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 810852c:	fb93 f3f2 	sdiv	r3, r3, r2
 8108530:	b29a      	uxth	r2, r3
 8108532:	687b      	ldr	r3, [r7, #4]
 8108534:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8108538:	7bfb      	ldrb	r3, [r7, #15]
 810853a:	7b7a      	ldrb	r2, [r7, #13]
 810853c:	4909      	ldr	r1, [pc, #36]	; (8108564 <UARTEx_SetNbDataToProcess+0x94>)
 810853e:	5c8a      	ldrb	r2, [r1, r2]
 8108540:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8108544:	7b7a      	ldrb	r2, [r7, #13]
 8108546:	4908      	ldr	r1, [pc, #32]	; (8108568 <UARTEx_SetNbDataToProcess+0x98>)
 8108548:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 810854a:	fb93 f3f2 	sdiv	r3, r3, r2
 810854e:	b29a      	uxth	r2, r3
 8108550:	687b      	ldr	r3, [r7, #4]
 8108552:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8108556:	bf00      	nop
 8108558:	3714      	adds	r7, #20
 810855a:	46bd      	mov	sp, r7
 810855c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108560:	4770      	bx	lr
 8108562:	bf00      	nop
 8108564:	0810d250 	.word	0x0810d250
 8108568:	0810d258 	.word	0x0810d258

0810856c <__errno>:
 810856c:	4b01      	ldr	r3, [pc, #4]	; (8108574 <__errno+0x8>)
 810856e:	6818      	ldr	r0, [r3, #0]
 8108570:	4770      	bx	lr
 8108572:	bf00      	nop
 8108574:	10000020 	.word	0x10000020

08108578 <__libc_init_array>:
 8108578:	b570      	push	{r4, r5, r6, lr}
 810857a:	4d0d      	ldr	r5, [pc, #52]	; (81085b0 <__libc_init_array+0x38>)
 810857c:	4c0d      	ldr	r4, [pc, #52]	; (81085b4 <__libc_init_array+0x3c>)
 810857e:	1b64      	subs	r4, r4, r5
 8108580:	10a4      	asrs	r4, r4, #2
 8108582:	2600      	movs	r6, #0
 8108584:	42a6      	cmp	r6, r4
 8108586:	d109      	bne.n	810859c <__libc_init_array+0x24>
 8108588:	4d0b      	ldr	r5, [pc, #44]	; (81085b8 <__libc_init_array+0x40>)
 810858a:	4c0c      	ldr	r4, [pc, #48]	; (81085bc <__libc_init_array+0x44>)
 810858c:	f004 fd1a 	bl	810cfc4 <_init>
 8108590:	1b64      	subs	r4, r4, r5
 8108592:	10a4      	asrs	r4, r4, #2
 8108594:	2600      	movs	r6, #0
 8108596:	42a6      	cmp	r6, r4
 8108598:	d105      	bne.n	81085a6 <__libc_init_array+0x2e>
 810859a:	bd70      	pop	{r4, r5, r6, pc}
 810859c:	f855 3b04 	ldr.w	r3, [r5], #4
 81085a0:	4798      	blx	r3
 81085a2:	3601      	adds	r6, #1
 81085a4:	e7ee      	b.n	8108584 <__libc_init_array+0xc>
 81085a6:	f855 3b04 	ldr.w	r3, [r5], #4
 81085aa:	4798      	blx	r3
 81085ac:	3601      	adds	r6, #1
 81085ae:	e7f2      	b.n	8108596 <__libc_init_array+0x1e>
 81085b0:	0810d714 	.word	0x0810d714
 81085b4:	0810d714 	.word	0x0810d714
 81085b8:	0810d714 	.word	0x0810d714
 81085bc:	0810d718 	.word	0x0810d718

081085c0 <memcpy>:
 81085c0:	440a      	add	r2, r1
 81085c2:	4291      	cmp	r1, r2
 81085c4:	f100 33ff 	add.w	r3, r0, #4294967295
 81085c8:	d100      	bne.n	81085cc <memcpy+0xc>
 81085ca:	4770      	bx	lr
 81085cc:	b510      	push	{r4, lr}
 81085ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 81085d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 81085d6:	4291      	cmp	r1, r2
 81085d8:	d1f9      	bne.n	81085ce <memcpy+0xe>
 81085da:	bd10      	pop	{r4, pc}

081085dc <memset>:
 81085dc:	4402      	add	r2, r0
 81085de:	4603      	mov	r3, r0
 81085e0:	4293      	cmp	r3, r2
 81085e2:	d100      	bne.n	81085e6 <memset+0xa>
 81085e4:	4770      	bx	lr
 81085e6:	f803 1b01 	strb.w	r1, [r3], #1
 81085ea:	e7f9      	b.n	81085e0 <memset+0x4>

081085ec <__cvt>:
 81085ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 81085f0:	ec55 4b10 	vmov	r4, r5, d0
 81085f4:	2d00      	cmp	r5, #0
 81085f6:	460e      	mov	r6, r1
 81085f8:	4619      	mov	r1, r3
 81085fa:	462b      	mov	r3, r5
 81085fc:	bfbb      	ittet	lt
 81085fe:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8108602:	461d      	movlt	r5, r3
 8108604:	2300      	movge	r3, #0
 8108606:	232d      	movlt	r3, #45	; 0x2d
 8108608:	700b      	strb	r3, [r1, #0]
 810860a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 810860c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8108610:	4691      	mov	r9, r2
 8108612:	f023 0820 	bic.w	r8, r3, #32
 8108616:	bfbc      	itt	lt
 8108618:	4622      	movlt	r2, r4
 810861a:	4614      	movlt	r4, r2
 810861c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8108620:	d005      	beq.n	810862e <__cvt+0x42>
 8108622:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8108626:	d100      	bne.n	810862a <__cvt+0x3e>
 8108628:	3601      	adds	r6, #1
 810862a:	2102      	movs	r1, #2
 810862c:	e000      	b.n	8108630 <__cvt+0x44>
 810862e:	2103      	movs	r1, #3
 8108630:	ab03      	add	r3, sp, #12
 8108632:	9301      	str	r3, [sp, #4]
 8108634:	ab02      	add	r3, sp, #8
 8108636:	9300      	str	r3, [sp, #0]
 8108638:	ec45 4b10 	vmov	d0, r4, r5
 810863c:	4653      	mov	r3, sl
 810863e:	4632      	mov	r2, r6
 8108640:	f001 fefa 	bl	810a438 <_dtoa_r>
 8108644:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8108648:	4607      	mov	r7, r0
 810864a:	d102      	bne.n	8108652 <__cvt+0x66>
 810864c:	f019 0f01 	tst.w	r9, #1
 8108650:	d022      	beq.n	8108698 <__cvt+0xac>
 8108652:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8108656:	eb07 0906 	add.w	r9, r7, r6
 810865a:	d110      	bne.n	810867e <__cvt+0x92>
 810865c:	783b      	ldrb	r3, [r7, #0]
 810865e:	2b30      	cmp	r3, #48	; 0x30
 8108660:	d10a      	bne.n	8108678 <__cvt+0x8c>
 8108662:	2200      	movs	r2, #0
 8108664:	2300      	movs	r3, #0
 8108666:	4620      	mov	r0, r4
 8108668:	4629      	mov	r1, r5
 810866a:	f7f8 fab5 	bl	8100bd8 <__aeabi_dcmpeq>
 810866e:	b918      	cbnz	r0, 8108678 <__cvt+0x8c>
 8108670:	f1c6 0601 	rsb	r6, r6, #1
 8108674:	f8ca 6000 	str.w	r6, [sl]
 8108678:	f8da 3000 	ldr.w	r3, [sl]
 810867c:	4499      	add	r9, r3
 810867e:	2200      	movs	r2, #0
 8108680:	2300      	movs	r3, #0
 8108682:	4620      	mov	r0, r4
 8108684:	4629      	mov	r1, r5
 8108686:	f7f8 faa7 	bl	8100bd8 <__aeabi_dcmpeq>
 810868a:	b108      	cbz	r0, 8108690 <__cvt+0xa4>
 810868c:	f8cd 900c 	str.w	r9, [sp, #12]
 8108690:	2230      	movs	r2, #48	; 0x30
 8108692:	9b03      	ldr	r3, [sp, #12]
 8108694:	454b      	cmp	r3, r9
 8108696:	d307      	bcc.n	81086a8 <__cvt+0xbc>
 8108698:	9b03      	ldr	r3, [sp, #12]
 810869a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 810869c:	1bdb      	subs	r3, r3, r7
 810869e:	4638      	mov	r0, r7
 81086a0:	6013      	str	r3, [r2, #0]
 81086a2:	b004      	add	sp, #16
 81086a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81086a8:	1c59      	adds	r1, r3, #1
 81086aa:	9103      	str	r1, [sp, #12]
 81086ac:	701a      	strb	r2, [r3, #0]
 81086ae:	e7f0      	b.n	8108692 <__cvt+0xa6>

081086b0 <__exponent>:
 81086b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 81086b2:	4603      	mov	r3, r0
 81086b4:	2900      	cmp	r1, #0
 81086b6:	bfb8      	it	lt
 81086b8:	4249      	neglt	r1, r1
 81086ba:	f803 2b02 	strb.w	r2, [r3], #2
 81086be:	bfb4      	ite	lt
 81086c0:	222d      	movlt	r2, #45	; 0x2d
 81086c2:	222b      	movge	r2, #43	; 0x2b
 81086c4:	2909      	cmp	r1, #9
 81086c6:	7042      	strb	r2, [r0, #1]
 81086c8:	dd2a      	ble.n	8108720 <__exponent+0x70>
 81086ca:	f10d 0407 	add.w	r4, sp, #7
 81086ce:	46a4      	mov	ip, r4
 81086d0:	270a      	movs	r7, #10
 81086d2:	46a6      	mov	lr, r4
 81086d4:	460a      	mov	r2, r1
 81086d6:	fb91 f6f7 	sdiv	r6, r1, r7
 81086da:	fb07 1516 	mls	r5, r7, r6, r1
 81086de:	3530      	adds	r5, #48	; 0x30
 81086e0:	2a63      	cmp	r2, #99	; 0x63
 81086e2:	f104 34ff 	add.w	r4, r4, #4294967295
 81086e6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 81086ea:	4631      	mov	r1, r6
 81086ec:	dcf1      	bgt.n	81086d2 <__exponent+0x22>
 81086ee:	3130      	adds	r1, #48	; 0x30
 81086f0:	f1ae 0502 	sub.w	r5, lr, #2
 81086f4:	f804 1c01 	strb.w	r1, [r4, #-1]
 81086f8:	1c44      	adds	r4, r0, #1
 81086fa:	4629      	mov	r1, r5
 81086fc:	4561      	cmp	r1, ip
 81086fe:	d30a      	bcc.n	8108716 <__exponent+0x66>
 8108700:	f10d 0209 	add.w	r2, sp, #9
 8108704:	eba2 020e 	sub.w	r2, r2, lr
 8108708:	4565      	cmp	r5, ip
 810870a:	bf88      	it	hi
 810870c:	2200      	movhi	r2, #0
 810870e:	4413      	add	r3, r2
 8108710:	1a18      	subs	r0, r3, r0
 8108712:	b003      	add	sp, #12
 8108714:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8108716:	f811 2b01 	ldrb.w	r2, [r1], #1
 810871a:	f804 2f01 	strb.w	r2, [r4, #1]!
 810871e:	e7ed      	b.n	81086fc <__exponent+0x4c>
 8108720:	2330      	movs	r3, #48	; 0x30
 8108722:	3130      	adds	r1, #48	; 0x30
 8108724:	7083      	strb	r3, [r0, #2]
 8108726:	70c1      	strb	r1, [r0, #3]
 8108728:	1d03      	adds	r3, r0, #4
 810872a:	e7f1      	b.n	8108710 <__exponent+0x60>

0810872c <_printf_float>:
 810872c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8108730:	ed2d 8b02 	vpush	{d8}
 8108734:	b08d      	sub	sp, #52	; 0x34
 8108736:	460c      	mov	r4, r1
 8108738:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 810873c:	4616      	mov	r6, r2
 810873e:	461f      	mov	r7, r3
 8108740:	4605      	mov	r5, r0
 8108742:	f003 f98d 	bl	810ba60 <_localeconv_r>
 8108746:	f8d0 a000 	ldr.w	sl, [r0]
 810874a:	4650      	mov	r0, sl
 810874c:	f7f7 fdc8 	bl	81002e0 <strlen>
 8108750:	2300      	movs	r3, #0
 8108752:	930a      	str	r3, [sp, #40]	; 0x28
 8108754:	6823      	ldr	r3, [r4, #0]
 8108756:	9305      	str	r3, [sp, #20]
 8108758:	f8d8 3000 	ldr.w	r3, [r8]
 810875c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8108760:	3307      	adds	r3, #7
 8108762:	f023 0307 	bic.w	r3, r3, #7
 8108766:	f103 0208 	add.w	r2, r3, #8
 810876a:	f8c8 2000 	str.w	r2, [r8]
 810876e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8108772:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8108776:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 810877a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 810877e:	9307      	str	r3, [sp, #28]
 8108780:	f8cd 8018 	str.w	r8, [sp, #24]
 8108784:	ee08 0a10 	vmov	s16, r0
 8108788:	4b9f      	ldr	r3, [pc, #636]	; (8108a08 <_printf_float+0x2dc>)
 810878a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 810878e:	f04f 32ff 	mov.w	r2, #4294967295
 8108792:	f7f8 fa53 	bl	8100c3c <__aeabi_dcmpun>
 8108796:	bb88      	cbnz	r0, 81087fc <_printf_float+0xd0>
 8108798:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 810879c:	4b9a      	ldr	r3, [pc, #616]	; (8108a08 <_printf_float+0x2dc>)
 810879e:	f04f 32ff 	mov.w	r2, #4294967295
 81087a2:	f7f8 fa2d 	bl	8100c00 <__aeabi_dcmple>
 81087a6:	bb48      	cbnz	r0, 81087fc <_printf_float+0xd0>
 81087a8:	2200      	movs	r2, #0
 81087aa:	2300      	movs	r3, #0
 81087ac:	4640      	mov	r0, r8
 81087ae:	4649      	mov	r1, r9
 81087b0:	f7f8 fa1c 	bl	8100bec <__aeabi_dcmplt>
 81087b4:	b110      	cbz	r0, 81087bc <_printf_float+0x90>
 81087b6:	232d      	movs	r3, #45	; 0x2d
 81087b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 81087bc:	4b93      	ldr	r3, [pc, #588]	; (8108a0c <_printf_float+0x2e0>)
 81087be:	4894      	ldr	r0, [pc, #592]	; (8108a10 <_printf_float+0x2e4>)
 81087c0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 81087c4:	bf94      	ite	ls
 81087c6:	4698      	movls	r8, r3
 81087c8:	4680      	movhi	r8, r0
 81087ca:	2303      	movs	r3, #3
 81087cc:	6123      	str	r3, [r4, #16]
 81087ce:	9b05      	ldr	r3, [sp, #20]
 81087d0:	f023 0204 	bic.w	r2, r3, #4
 81087d4:	6022      	str	r2, [r4, #0]
 81087d6:	f04f 0900 	mov.w	r9, #0
 81087da:	9700      	str	r7, [sp, #0]
 81087dc:	4633      	mov	r3, r6
 81087de:	aa0b      	add	r2, sp, #44	; 0x2c
 81087e0:	4621      	mov	r1, r4
 81087e2:	4628      	mov	r0, r5
 81087e4:	f000 f9d8 	bl	8108b98 <_printf_common>
 81087e8:	3001      	adds	r0, #1
 81087ea:	f040 8090 	bne.w	810890e <_printf_float+0x1e2>
 81087ee:	f04f 30ff 	mov.w	r0, #4294967295
 81087f2:	b00d      	add	sp, #52	; 0x34
 81087f4:	ecbd 8b02 	vpop	{d8}
 81087f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81087fc:	4642      	mov	r2, r8
 81087fe:	464b      	mov	r3, r9
 8108800:	4640      	mov	r0, r8
 8108802:	4649      	mov	r1, r9
 8108804:	f7f8 fa1a 	bl	8100c3c <__aeabi_dcmpun>
 8108808:	b140      	cbz	r0, 810881c <_printf_float+0xf0>
 810880a:	464b      	mov	r3, r9
 810880c:	2b00      	cmp	r3, #0
 810880e:	bfbc      	itt	lt
 8108810:	232d      	movlt	r3, #45	; 0x2d
 8108812:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8108816:	487f      	ldr	r0, [pc, #508]	; (8108a14 <_printf_float+0x2e8>)
 8108818:	4b7f      	ldr	r3, [pc, #508]	; (8108a18 <_printf_float+0x2ec>)
 810881a:	e7d1      	b.n	81087c0 <_printf_float+0x94>
 810881c:	6863      	ldr	r3, [r4, #4]
 810881e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8108822:	9206      	str	r2, [sp, #24]
 8108824:	1c5a      	adds	r2, r3, #1
 8108826:	d13f      	bne.n	81088a8 <_printf_float+0x17c>
 8108828:	2306      	movs	r3, #6
 810882a:	6063      	str	r3, [r4, #4]
 810882c:	9b05      	ldr	r3, [sp, #20]
 810882e:	6861      	ldr	r1, [r4, #4]
 8108830:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8108834:	2300      	movs	r3, #0
 8108836:	9303      	str	r3, [sp, #12]
 8108838:	ab0a      	add	r3, sp, #40	; 0x28
 810883a:	e9cd b301 	strd	fp, r3, [sp, #4]
 810883e:	ab09      	add	r3, sp, #36	; 0x24
 8108840:	ec49 8b10 	vmov	d0, r8, r9
 8108844:	9300      	str	r3, [sp, #0]
 8108846:	6022      	str	r2, [r4, #0]
 8108848:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 810884c:	4628      	mov	r0, r5
 810884e:	f7ff fecd 	bl	81085ec <__cvt>
 8108852:	9b06      	ldr	r3, [sp, #24]
 8108854:	9909      	ldr	r1, [sp, #36]	; 0x24
 8108856:	2b47      	cmp	r3, #71	; 0x47
 8108858:	4680      	mov	r8, r0
 810885a:	d108      	bne.n	810886e <_printf_float+0x142>
 810885c:	1cc8      	adds	r0, r1, #3
 810885e:	db02      	blt.n	8108866 <_printf_float+0x13a>
 8108860:	6863      	ldr	r3, [r4, #4]
 8108862:	4299      	cmp	r1, r3
 8108864:	dd41      	ble.n	81088ea <_printf_float+0x1be>
 8108866:	f1ab 0b02 	sub.w	fp, fp, #2
 810886a:	fa5f fb8b 	uxtb.w	fp, fp
 810886e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8108872:	d820      	bhi.n	81088b6 <_printf_float+0x18a>
 8108874:	3901      	subs	r1, #1
 8108876:	465a      	mov	r2, fp
 8108878:	f104 0050 	add.w	r0, r4, #80	; 0x50
 810887c:	9109      	str	r1, [sp, #36]	; 0x24
 810887e:	f7ff ff17 	bl	81086b0 <__exponent>
 8108882:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8108884:	1813      	adds	r3, r2, r0
 8108886:	2a01      	cmp	r2, #1
 8108888:	4681      	mov	r9, r0
 810888a:	6123      	str	r3, [r4, #16]
 810888c:	dc02      	bgt.n	8108894 <_printf_float+0x168>
 810888e:	6822      	ldr	r2, [r4, #0]
 8108890:	07d2      	lsls	r2, r2, #31
 8108892:	d501      	bpl.n	8108898 <_printf_float+0x16c>
 8108894:	3301      	adds	r3, #1
 8108896:	6123      	str	r3, [r4, #16]
 8108898:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 810889c:	2b00      	cmp	r3, #0
 810889e:	d09c      	beq.n	81087da <_printf_float+0xae>
 81088a0:	232d      	movs	r3, #45	; 0x2d
 81088a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 81088a6:	e798      	b.n	81087da <_printf_float+0xae>
 81088a8:	9a06      	ldr	r2, [sp, #24]
 81088aa:	2a47      	cmp	r2, #71	; 0x47
 81088ac:	d1be      	bne.n	810882c <_printf_float+0x100>
 81088ae:	2b00      	cmp	r3, #0
 81088b0:	d1bc      	bne.n	810882c <_printf_float+0x100>
 81088b2:	2301      	movs	r3, #1
 81088b4:	e7b9      	b.n	810882a <_printf_float+0xfe>
 81088b6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 81088ba:	d118      	bne.n	81088ee <_printf_float+0x1c2>
 81088bc:	2900      	cmp	r1, #0
 81088be:	6863      	ldr	r3, [r4, #4]
 81088c0:	dd0b      	ble.n	81088da <_printf_float+0x1ae>
 81088c2:	6121      	str	r1, [r4, #16]
 81088c4:	b913      	cbnz	r3, 81088cc <_printf_float+0x1a0>
 81088c6:	6822      	ldr	r2, [r4, #0]
 81088c8:	07d0      	lsls	r0, r2, #31
 81088ca:	d502      	bpl.n	81088d2 <_printf_float+0x1a6>
 81088cc:	3301      	adds	r3, #1
 81088ce:	440b      	add	r3, r1
 81088d0:	6123      	str	r3, [r4, #16]
 81088d2:	65a1      	str	r1, [r4, #88]	; 0x58
 81088d4:	f04f 0900 	mov.w	r9, #0
 81088d8:	e7de      	b.n	8108898 <_printf_float+0x16c>
 81088da:	b913      	cbnz	r3, 81088e2 <_printf_float+0x1b6>
 81088dc:	6822      	ldr	r2, [r4, #0]
 81088de:	07d2      	lsls	r2, r2, #31
 81088e0:	d501      	bpl.n	81088e6 <_printf_float+0x1ba>
 81088e2:	3302      	adds	r3, #2
 81088e4:	e7f4      	b.n	81088d0 <_printf_float+0x1a4>
 81088e6:	2301      	movs	r3, #1
 81088e8:	e7f2      	b.n	81088d0 <_printf_float+0x1a4>
 81088ea:	f04f 0b67 	mov.w	fp, #103	; 0x67
 81088ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81088f0:	4299      	cmp	r1, r3
 81088f2:	db05      	blt.n	8108900 <_printf_float+0x1d4>
 81088f4:	6823      	ldr	r3, [r4, #0]
 81088f6:	6121      	str	r1, [r4, #16]
 81088f8:	07d8      	lsls	r0, r3, #31
 81088fa:	d5ea      	bpl.n	81088d2 <_printf_float+0x1a6>
 81088fc:	1c4b      	adds	r3, r1, #1
 81088fe:	e7e7      	b.n	81088d0 <_printf_float+0x1a4>
 8108900:	2900      	cmp	r1, #0
 8108902:	bfd4      	ite	le
 8108904:	f1c1 0202 	rsble	r2, r1, #2
 8108908:	2201      	movgt	r2, #1
 810890a:	4413      	add	r3, r2
 810890c:	e7e0      	b.n	81088d0 <_printf_float+0x1a4>
 810890e:	6823      	ldr	r3, [r4, #0]
 8108910:	055a      	lsls	r2, r3, #21
 8108912:	d407      	bmi.n	8108924 <_printf_float+0x1f8>
 8108914:	6923      	ldr	r3, [r4, #16]
 8108916:	4642      	mov	r2, r8
 8108918:	4631      	mov	r1, r6
 810891a:	4628      	mov	r0, r5
 810891c:	47b8      	blx	r7
 810891e:	3001      	adds	r0, #1
 8108920:	d12c      	bne.n	810897c <_printf_float+0x250>
 8108922:	e764      	b.n	81087ee <_printf_float+0xc2>
 8108924:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8108928:	f240 80e0 	bls.w	8108aec <_printf_float+0x3c0>
 810892c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8108930:	2200      	movs	r2, #0
 8108932:	2300      	movs	r3, #0
 8108934:	f7f8 f950 	bl	8100bd8 <__aeabi_dcmpeq>
 8108938:	2800      	cmp	r0, #0
 810893a:	d034      	beq.n	81089a6 <_printf_float+0x27a>
 810893c:	4a37      	ldr	r2, [pc, #220]	; (8108a1c <_printf_float+0x2f0>)
 810893e:	2301      	movs	r3, #1
 8108940:	4631      	mov	r1, r6
 8108942:	4628      	mov	r0, r5
 8108944:	47b8      	blx	r7
 8108946:	3001      	adds	r0, #1
 8108948:	f43f af51 	beq.w	81087ee <_printf_float+0xc2>
 810894c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8108950:	429a      	cmp	r2, r3
 8108952:	db02      	blt.n	810895a <_printf_float+0x22e>
 8108954:	6823      	ldr	r3, [r4, #0]
 8108956:	07d8      	lsls	r0, r3, #31
 8108958:	d510      	bpl.n	810897c <_printf_float+0x250>
 810895a:	ee18 3a10 	vmov	r3, s16
 810895e:	4652      	mov	r2, sl
 8108960:	4631      	mov	r1, r6
 8108962:	4628      	mov	r0, r5
 8108964:	47b8      	blx	r7
 8108966:	3001      	adds	r0, #1
 8108968:	f43f af41 	beq.w	81087ee <_printf_float+0xc2>
 810896c:	f04f 0800 	mov.w	r8, #0
 8108970:	f104 091a 	add.w	r9, r4, #26
 8108974:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8108976:	3b01      	subs	r3, #1
 8108978:	4543      	cmp	r3, r8
 810897a:	dc09      	bgt.n	8108990 <_printf_float+0x264>
 810897c:	6823      	ldr	r3, [r4, #0]
 810897e:	079b      	lsls	r3, r3, #30
 8108980:	f100 8105 	bmi.w	8108b8e <_printf_float+0x462>
 8108984:	68e0      	ldr	r0, [r4, #12]
 8108986:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8108988:	4298      	cmp	r0, r3
 810898a:	bfb8      	it	lt
 810898c:	4618      	movlt	r0, r3
 810898e:	e730      	b.n	81087f2 <_printf_float+0xc6>
 8108990:	2301      	movs	r3, #1
 8108992:	464a      	mov	r2, r9
 8108994:	4631      	mov	r1, r6
 8108996:	4628      	mov	r0, r5
 8108998:	47b8      	blx	r7
 810899a:	3001      	adds	r0, #1
 810899c:	f43f af27 	beq.w	81087ee <_printf_float+0xc2>
 81089a0:	f108 0801 	add.w	r8, r8, #1
 81089a4:	e7e6      	b.n	8108974 <_printf_float+0x248>
 81089a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 81089a8:	2b00      	cmp	r3, #0
 81089aa:	dc39      	bgt.n	8108a20 <_printf_float+0x2f4>
 81089ac:	4a1b      	ldr	r2, [pc, #108]	; (8108a1c <_printf_float+0x2f0>)
 81089ae:	2301      	movs	r3, #1
 81089b0:	4631      	mov	r1, r6
 81089b2:	4628      	mov	r0, r5
 81089b4:	47b8      	blx	r7
 81089b6:	3001      	adds	r0, #1
 81089b8:	f43f af19 	beq.w	81087ee <_printf_float+0xc2>
 81089bc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 81089c0:	4313      	orrs	r3, r2
 81089c2:	d102      	bne.n	81089ca <_printf_float+0x29e>
 81089c4:	6823      	ldr	r3, [r4, #0]
 81089c6:	07d9      	lsls	r1, r3, #31
 81089c8:	d5d8      	bpl.n	810897c <_printf_float+0x250>
 81089ca:	ee18 3a10 	vmov	r3, s16
 81089ce:	4652      	mov	r2, sl
 81089d0:	4631      	mov	r1, r6
 81089d2:	4628      	mov	r0, r5
 81089d4:	47b8      	blx	r7
 81089d6:	3001      	adds	r0, #1
 81089d8:	f43f af09 	beq.w	81087ee <_printf_float+0xc2>
 81089dc:	f04f 0900 	mov.w	r9, #0
 81089e0:	f104 0a1a 	add.w	sl, r4, #26
 81089e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 81089e6:	425b      	negs	r3, r3
 81089e8:	454b      	cmp	r3, r9
 81089ea:	dc01      	bgt.n	81089f0 <_printf_float+0x2c4>
 81089ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81089ee:	e792      	b.n	8108916 <_printf_float+0x1ea>
 81089f0:	2301      	movs	r3, #1
 81089f2:	4652      	mov	r2, sl
 81089f4:	4631      	mov	r1, r6
 81089f6:	4628      	mov	r0, r5
 81089f8:	47b8      	blx	r7
 81089fa:	3001      	adds	r0, #1
 81089fc:	f43f aef7 	beq.w	81087ee <_printf_float+0xc2>
 8108a00:	f109 0901 	add.w	r9, r9, #1
 8108a04:	e7ee      	b.n	81089e4 <_printf_float+0x2b8>
 8108a06:	bf00      	nop
 8108a08:	7fefffff 	.word	0x7fefffff
 8108a0c:	0810d264 	.word	0x0810d264
 8108a10:	0810d268 	.word	0x0810d268
 8108a14:	0810d270 	.word	0x0810d270
 8108a18:	0810d26c 	.word	0x0810d26c
 8108a1c:	0810d274 	.word	0x0810d274
 8108a20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8108a22:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8108a24:	429a      	cmp	r2, r3
 8108a26:	bfa8      	it	ge
 8108a28:	461a      	movge	r2, r3
 8108a2a:	2a00      	cmp	r2, #0
 8108a2c:	4691      	mov	r9, r2
 8108a2e:	dc37      	bgt.n	8108aa0 <_printf_float+0x374>
 8108a30:	f04f 0b00 	mov.w	fp, #0
 8108a34:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8108a38:	f104 021a 	add.w	r2, r4, #26
 8108a3c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8108a3e:	9305      	str	r3, [sp, #20]
 8108a40:	eba3 0309 	sub.w	r3, r3, r9
 8108a44:	455b      	cmp	r3, fp
 8108a46:	dc33      	bgt.n	8108ab0 <_printf_float+0x384>
 8108a48:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8108a4c:	429a      	cmp	r2, r3
 8108a4e:	db3b      	blt.n	8108ac8 <_printf_float+0x39c>
 8108a50:	6823      	ldr	r3, [r4, #0]
 8108a52:	07da      	lsls	r2, r3, #31
 8108a54:	d438      	bmi.n	8108ac8 <_printf_float+0x39c>
 8108a56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8108a58:	9a05      	ldr	r2, [sp, #20]
 8108a5a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8108a5c:	1a9a      	subs	r2, r3, r2
 8108a5e:	eba3 0901 	sub.w	r9, r3, r1
 8108a62:	4591      	cmp	r9, r2
 8108a64:	bfa8      	it	ge
 8108a66:	4691      	movge	r9, r2
 8108a68:	f1b9 0f00 	cmp.w	r9, #0
 8108a6c:	dc35      	bgt.n	8108ada <_printf_float+0x3ae>
 8108a6e:	f04f 0800 	mov.w	r8, #0
 8108a72:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8108a76:	f104 0a1a 	add.w	sl, r4, #26
 8108a7a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8108a7e:	1a9b      	subs	r3, r3, r2
 8108a80:	eba3 0309 	sub.w	r3, r3, r9
 8108a84:	4543      	cmp	r3, r8
 8108a86:	f77f af79 	ble.w	810897c <_printf_float+0x250>
 8108a8a:	2301      	movs	r3, #1
 8108a8c:	4652      	mov	r2, sl
 8108a8e:	4631      	mov	r1, r6
 8108a90:	4628      	mov	r0, r5
 8108a92:	47b8      	blx	r7
 8108a94:	3001      	adds	r0, #1
 8108a96:	f43f aeaa 	beq.w	81087ee <_printf_float+0xc2>
 8108a9a:	f108 0801 	add.w	r8, r8, #1
 8108a9e:	e7ec      	b.n	8108a7a <_printf_float+0x34e>
 8108aa0:	4613      	mov	r3, r2
 8108aa2:	4631      	mov	r1, r6
 8108aa4:	4642      	mov	r2, r8
 8108aa6:	4628      	mov	r0, r5
 8108aa8:	47b8      	blx	r7
 8108aaa:	3001      	adds	r0, #1
 8108aac:	d1c0      	bne.n	8108a30 <_printf_float+0x304>
 8108aae:	e69e      	b.n	81087ee <_printf_float+0xc2>
 8108ab0:	2301      	movs	r3, #1
 8108ab2:	4631      	mov	r1, r6
 8108ab4:	4628      	mov	r0, r5
 8108ab6:	9205      	str	r2, [sp, #20]
 8108ab8:	47b8      	blx	r7
 8108aba:	3001      	adds	r0, #1
 8108abc:	f43f ae97 	beq.w	81087ee <_printf_float+0xc2>
 8108ac0:	9a05      	ldr	r2, [sp, #20]
 8108ac2:	f10b 0b01 	add.w	fp, fp, #1
 8108ac6:	e7b9      	b.n	8108a3c <_printf_float+0x310>
 8108ac8:	ee18 3a10 	vmov	r3, s16
 8108acc:	4652      	mov	r2, sl
 8108ace:	4631      	mov	r1, r6
 8108ad0:	4628      	mov	r0, r5
 8108ad2:	47b8      	blx	r7
 8108ad4:	3001      	adds	r0, #1
 8108ad6:	d1be      	bne.n	8108a56 <_printf_float+0x32a>
 8108ad8:	e689      	b.n	81087ee <_printf_float+0xc2>
 8108ada:	9a05      	ldr	r2, [sp, #20]
 8108adc:	464b      	mov	r3, r9
 8108ade:	4442      	add	r2, r8
 8108ae0:	4631      	mov	r1, r6
 8108ae2:	4628      	mov	r0, r5
 8108ae4:	47b8      	blx	r7
 8108ae6:	3001      	adds	r0, #1
 8108ae8:	d1c1      	bne.n	8108a6e <_printf_float+0x342>
 8108aea:	e680      	b.n	81087ee <_printf_float+0xc2>
 8108aec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8108aee:	2a01      	cmp	r2, #1
 8108af0:	dc01      	bgt.n	8108af6 <_printf_float+0x3ca>
 8108af2:	07db      	lsls	r3, r3, #31
 8108af4:	d538      	bpl.n	8108b68 <_printf_float+0x43c>
 8108af6:	2301      	movs	r3, #1
 8108af8:	4642      	mov	r2, r8
 8108afa:	4631      	mov	r1, r6
 8108afc:	4628      	mov	r0, r5
 8108afe:	47b8      	blx	r7
 8108b00:	3001      	adds	r0, #1
 8108b02:	f43f ae74 	beq.w	81087ee <_printf_float+0xc2>
 8108b06:	ee18 3a10 	vmov	r3, s16
 8108b0a:	4652      	mov	r2, sl
 8108b0c:	4631      	mov	r1, r6
 8108b0e:	4628      	mov	r0, r5
 8108b10:	47b8      	blx	r7
 8108b12:	3001      	adds	r0, #1
 8108b14:	f43f ae6b 	beq.w	81087ee <_printf_float+0xc2>
 8108b18:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8108b1c:	2200      	movs	r2, #0
 8108b1e:	2300      	movs	r3, #0
 8108b20:	f7f8 f85a 	bl	8100bd8 <__aeabi_dcmpeq>
 8108b24:	b9d8      	cbnz	r0, 8108b5e <_printf_float+0x432>
 8108b26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8108b28:	f108 0201 	add.w	r2, r8, #1
 8108b2c:	3b01      	subs	r3, #1
 8108b2e:	4631      	mov	r1, r6
 8108b30:	4628      	mov	r0, r5
 8108b32:	47b8      	blx	r7
 8108b34:	3001      	adds	r0, #1
 8108b36:	d10e      	bne.n	8108b56 <_printf_float+0x42a>
 8108b38:	e659      	b.n	81087ee <_printf_float+0xc2>
 8108b3a:	2301      	movs	r3, #1
 8108b3c:	4652      	mov	r2, sl
 8108b3e:	4631      	mov	r1, r6
 8108b40:	4628      	mov	r0, r5
 8108b42:	47b8      	blx	r7
 8108b44:	3001      	adds	r0, #1
 8108b46:	f43f ae52 	beq.w	81087ee <_printf_float+0xc2>
 8108b4a:	f108 0801 	add.w	r8, r8, #1
 8108b4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8108b50:	3b01      	subs	r3, #1
 8108b52:	4543      	cmp	r3, r8
 8108b54:	dcf1      	bgt.n	8108b3a <_printf_float+0x40e>
 8108b56:	464b      	mov	r3, r9
 8108b58:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8108b5c:	e6dc      	b.n	8108918 <_printf_float+0x1ec>
 8108b5e:	f04f 0800 	mov.w	r8, #0
 8108b62:	f104 0a1a 	add.w	sl, r4, #26
 8108b66:	e7f2      	b.n	8108b4e <_printf_float+0x422>
 8108b68:	2301      	movs	r3, #1
 8108b6a:	4642      	mov	r2, r8
 8108b6c:	e7df      	b.n	8108b2e <_printf_float+0x402>
 8108b6e:	2301      	movs	r3, #1
 8108b70:	464a      	mov	r2, r9
 8108b72:	4631      	mov	r1, r6
 8108b74:	4628      	mov	r0, r5
 8108b76:	47b8      	blx	r7
 8108b78:	3001      	adds	r0, #1
 8108b7a:	f43f ae38 	beq.w	81087ee <_printf_float+0xc2>
 8108b7e:	f108 0801 	add.w	r8, r8, #1
 8108b82:	68e3      	ldr	r3, [r4, #12]
 8108b84:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8108b86:	1a5b      	subs	r3, r3, r1
 8108b88:	4543      	cmp	r3, r8
 8108b8a:	dcf0      	bgt.n	8108b6e <_printf_float+0x442>
 8108b8c:	e6fa      	b.n	8108984 <_printf_float+0x258>
 8108b8e:	f04f 0800 	mov.w	r8, #0
 8108b92:	f104 0919 	add.w	r9, r4, #25
 8108b96:	e7f4      	b.n	8108b82 <_printf_float+0x456>

08108b98 <_printf_common>:
 8108b98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8108b9c:	4616      	mov	r6, r2
 8108b9e:	4699      	mov	r9, r3
 8108ba0:	688a      	ldr	r2, [r1, #8]
 8108ba2:	690b      	ldr	r3, [r1, #16]
 8108ba4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8108ba8:	4293      	cmp	r3, r2
 8108baa:	bfb8      	it	lt
 8108bac:	4613      	movlt	r3, r2
 8108bae:	6033      	str	r3, [r6, #0]
 8108bb0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8108bb4:	4607      	mov	r7, r0
 8108bb6:	460c      	mov	r4, r1
 8108bb8:	b10a      	cbz	r2, 8108bbe <_printf_common+0x26>
 8108bba:	3301      	adds	r3, #1
 8108bbc:	6033      	str	r3, [r6, #0]
 8108bbe:	6823      	ldr	r3, [r4, #0]
 8108bc0:	0699      	lsls	r1, r3, #26
 8108bc2:	bf42      	ittt	mi
 8108bc4:	6833      	ldrmi	r3, [r6, #0]
 8108bc6:	3302      	addmi	r3, #2
 8108bc8:	6033      	strmi	r3, [r6, #0]
 8108bca:	6825      	ldr	r5, [r4, #0]
 8108bcc:	f015 0506 	ands.w	r5, r5, #6
 8108bd0:	d106      	bne.n	8108be0 <_printf_common+0x48>
 8108bd2:	f104 0a19 	add.w	sl, r4, #25
 8108bd6:	68e3      	ldr	r3, [r4, #12]
 8108bd8:	6832      	ldr	r2, [r6, #0]
 8108bda:	1a9b      	subs	r3, r3, r2
 8108bdc:	42ab      	cmp	r3, r5
 8108bde:	dc26      	bgt.n	8108c2e <_printf_common+0x96>
 8108be0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8108be4:	1e13      	subs	r3, r2, #0
 8108be6:	6822      	ldr	r2, [r4, #0]
 8108be8:	bf18      	it	ne
 8108bea:	2301      	movne	r3, #1
 8108bec:	0692      	lsls	r2, r2, #26
 8108bee:	d42b      	bmi.n	8108c48 <_printf_common+0xb0>
 8108bf0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8108bf4:	4649      	mov	r1, r9
 8108bf6:	4638      	mov	r0, r7
 8108bf8:	47c0      	blx	r8
 8108bfa:	3001      	adds	r0, #1
 8108bfc:	d01e      	beq.n	8108c3c <_printf_common+0xa4>
 8108bfe:	6823      	ldr	r3, [r4, #0]
 8108c00:	68e5      	ldr	r5, [r4, #12]
 8108c02:	6832      	ldr	r2, [r6, #0]
 8108c04:	f003 0306 	and.w	r3, r3, #6
 8108c08:	2b04      	cmp	r3, #4
 8108c0a:	bf08      	it	eq
 8108c0c:	1aad      	subeq	r5, r5, r2
 8108c0e:	68a3      	ldr	r3, [r4, #8]
 8108c10:	6922      	ldr	r2, [r4, #16]
 8108c12:	bf0c      	ite	eq
 8108c14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8108c18:	2500      	movne	r5, #0
 8108c1a:	4293      	cmp	r3, r2
 8108c1c:	bfc4      	itt	gt
 8108c1e:	1a9b      	subgt	r3, r3, r2
 8108c20:	18ed      	addgt	r5, r5, r3
 8108c22:	2600      	movs	r6, #0
 8108c24:	341a      	adds	r4, #26
 8108c26:	42b5      	cmp	r5, r6
 8108c28:	d11a      	bne.n	8108c60 <_printf_common+0xc8>
 8108c2a:	2000      	movs	r0, #0
 8108c2c:	e008      	b.n	8108c40 <_printf_common+0xa8>
 8108c2e:	2301      	movs	r3, #1
 8108c30:	4652      	mov	r2, sl
 8108c32:	4649      	mov	r1, r9
 8108c34:	4638      	mov	r0, r7
 8108c36:	47c0      	blx	r8
 8108c38:	3001      	adds	r0, #1
 8108c3a:	d103      	bne.n	8108c44 <_printf_common+0xac>
 8108c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8108c40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8108c44:	3501      	adds	r5, #1
 8108c46:	e7c6      	b.n	8108bd6 <_printf_common+0x3e>
 8108c48:	18e1      	adds	r1, r4, r3
 8108c4a:	1c5a      	adds	r2, r3, #1
 8108c4c:	2030      	movs	r0, #48	; 0x30
 8108c4e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8108c52:	4422      	add	r2, r4
 8108c54:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8108c58:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8108c5c:	3302      	adds	r3, #2
 8108c5e:	e7c7      	b.n	8108bf0 <_printf_common+0x58>
 8108c60:	2301      	movs	r3, #1
 8108c62:	4622      	mov	r2, r4
 8108c64:	4649      	mov	r1, r9
 8108c66:	4638      	mov	r0, r7
 8108c68:	47c0      	blx	r8
 8108c6a:	3001      	adds	r0, #1
 8108c6c:	d0e6      	beq.n	8108c3c <_printf_common+0xa4>
 8108c6e:	3601      	adds	r6, #1
 8108c70:	e7d9      	b.n	8108c26 <_printf_common+0x8e>
	...

08108c74 <_printf_i>:
 8108c74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8108c78:	7e0f      	ldrb	r7, [r1, #24]
 8108c7a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8108c7c:	2f78      	cmp	r7, #120	; 0x78
 8108c7e:	4691      	mov	r9, r2
 8108c80:	4680      	mov	r8, r0
 8108c82:	460c      	mov	r4, r1
 8108c84:	469a      	mov	sl, r3
 8108c86:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8108c8a:	d807      	bhi.n	8108c9c <_printf_i+0x28>
 8108c8c:	2f62      	cmp	r7, #98	; 0x62
 8108c8e:	d80a      	bhi.n	8108ca6 <_printf_i+0x32>
 8108c90:	2f00      	cmp	r7, #0
 8108c92:	f000 80d8 	beq.w	8108e46 <_printf_i+0x1d2>
 8108c96:	2f58      	cmp	r7, #88	; 0x58
 8108c98:	f000 80a3 	beq.w	8108de2 <_printf_i+0x16e>
 8108c9c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8108ca0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8108ca4:	e03a      	b.n	8108d1c <_printf_i+0xa8>
 8108ca6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8108caa:	2b15      	cmp	r3, #21
 8108cac:	d8f6      	bhi.n	8108c9c <_printf_i+0x28>
 8108cae:	a101      	add	r1, pc, #4	; (adr r1, 8108cb4 <_printf_i+0x40>)
 8108cb0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8108cb4:	08108d0d 	.word	0x08108d0d
 8108cb8:	08108d21 	.word	0x08108d21
 8108cbc:	08108c9d 	.word	0x08108c9d
 8108cc0:	08108c9d 	.word	0x08108c9d
 8108cc4:	08108c9d 	.word	0x08108c9d
 8108cc8:	08108c9d 	.word	0x08108c9d
 8108ccc:	08108d21 	.word	0x08108d21
 8108cd0:	08108c9d 	.word	0x08108c9d
 8108cd4:	08108c9d 	.word	0x08108c9d
 8108cd8:	08108c9d 	.word	0x08108c9d
 8108cdc:	08108c9d 	.word	0x08108c9d
 8108ce0:	08108e2d 	.word	0x08108e2d
 8108ce4:	08108d51 	.word	0x08108d51
 8108ce8:	08108e0f 	.word	0x08108e0f
 8108cec:	08108c9d 	.word	0x08108c9d
 8108cf0:	08108c9d 	.word	0x08108c9d
 8108cf4:	08108e4f 	.word	0x08108e4f
 8108cf8:	08108c9d 	.word	0x08108c9d
 8108cfc:	08108d51 	.word	0x08108d51
 8108d00:	08108c9d 	.word	0x08108c9d
 8108d04:	08108c9d 	.word	0x08108c9d
 8108d08:	08108e17 	.word	0x08108e17
 8108d0c:	682b      	ldr	r3, [r5, #0]
 8108d0e:	1d1a      	adds	r2, r3, #4
 8108d10:	681b      	ldr	r3, [r3, #0]
 8108d12:	602a      	str	r2, [r5, #0]
 8108d14:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8108d18:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8108d1c:	2301      	movs	r3, #1
 8108d1e:	e0a3      	b.n	8108e68 <_printf_i+0x1f4>
 8108d20:	6820      	ldr	r0, [r4, #0]
 8108d22:	6829      	ldr	r1, [r5, #0]
 8108d24:	0606      	lsls	r6, r0, #24
 8108d26:	f101 0304 	add.w	r3, r1, #4
 8108d2a:	d50a      	bpl.n	8108d42 <_printf_i+0xce>
 8108d2c:	680e      	ldr	r6, [r1, #0]
 8108d2e:	602b      	str	r3, [r5, #0]
 8108d30:	2e00      	cmp	r6, #0
 8108d32:	da03      	bge.n	8108d3c <_printf_i+0xc8>
 8108d34:	232d      	movs	r3, #45	; 0x2d
 8108d36:	4276      	negs	r6, r6
 8108d38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8108d3c:	485e      	ldr	r0, [pc, #376]	; (8108eb8 <_printf_i+0x244>)
 8108d3e:	230a      	movs	r3, #10
 8108d40:	e019      	b.n	8108d76 <_printf_i+0x102>
 8108d42:	680e      	ldr	r6, [r1, #0]
 8108d44:	602b      	str	r3, [r5, #0]
 8108d46:	f010 0f40 	tst.w	r0, #64	; 0x40
 8108d4a:	bf18      	it	ne
 8108d4c:	b236      	sxthne	r6, r6
 8108d4e:	e7ef      	b.n	8108d30 <_printf_i+0xbc>
 8108d50:	682b      	ldr	r3, [r5, #0]
 8108d52:	6820      	ldr	r0, [r4, #0]
 8108d54:	1d19      	adds	r1, r3, #4
 8108d56:	6029      	str	r1, [r5, #0]
 8108d58:	0601      	lsls	r1, r0, #24
 8108d5a:	d501      	bpl.n	8108d60 <_printf_i+0xec>
 8108d5c:	681e      	ldr	r6, [r3, #0]
 8108d5e:	e002      	b.n	8108d66 <_printf_i+0xf2>
 8108d60:	0646      	lsls	r6, r0, #25
 8108d62:	d5fb      	bpl.n	8108d5c <_printf_i+0xe8>
 8108d64:	881e      	ldrh	r6, [r3, #0]
 8108d66:	4854      	ldr	r0, [pc, #336]	; (8108eb8 <_printf_i+0x244>)
 8108d68:	2f6f      	cmp	r7, #111	; 0x6f
 8108d6a:	bf0c      	ite	eq
 8108d6c:	2308      	moveq	r3, #8
 8108d6e:	230a      	movne	r3, #10
 8108d70:	2100      	movs	r1, #0
 8108d72:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8108d76:	6865      	ldr	r5, [r4, #4]
 8108d78:	60a5      	str	r5, [r4, #8]
 8108d7a:	2d00      	cmp	r5, #0
 8108d7c:	bfa2      	ittt	ge
 8108d7e:	6821      	ldrge	r1, [r4, #0]
 8108d80:	f021 0104 	bicge.w	r1, r1, #4
 8108d84:	6021      	strge	r1, [r4, #0]
 8108d86:	b90e      	cbnz	r6, 8108d8c <_printf_i+0x118>
 8108d88:	2d00      	cmp	r5, #0
 8108d8a:	d04d      	beq.n	8108e28 <_printf_i+0x1b4>
 8108d8c:	4615      	mov	r5, r2
 8108d8e:	fbb6 f1f3 	udiv	r1, r6, r3
 8108d92:	fb03 6711 	mls	r7, r3, r1, r6
 8108d96:	5dc7      	ldrb	r7, [r0, r7]
 8108d98:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8108d9c:	4637      	mov	r7, r6
 8108d9e:	42bb      	cmp	r3, r7
 8108da0:	460e      	mov	r6, r1
 8108da2:	d9f4      	bls.n	8108d8e <_printf_i+0x11a>
 8108da4:	2b08      	cmp	r3, #8
 8108da6:	d10b      	bne.n	8108dc0 <_printf_i+0x14c>
 8108da8:	6823      	ldr	r3, [r4, #0]
 8108daa:	07de      	lsls	r6, r3, #31
 8108dac:	d508      	bpl.n	8108dc0 <_printf_i+0x14c>
 8108dae:	6923      	ldr	r3, [r4, #16]
 8108db0:	6861      	ldr	r1, [r4, #4]
 8108db2:	4299      	cmp	r1, r3
 8108db4:	bfde      	ittt	le
 8108db6:	2330      	movle	r3, #48	; 0x30
 8108db8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8108dbc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8108dc0:	1b52      	subs	r2, r2, r5
 8108dc2:	6122      	str	r2, [r4, #16]
 8108dc4:	f8cd a000 	str.w	sl, [sp]
 8108dc8:	464b      	mov	r3, r9
 8108dca:	aa03      	add	r2, sp, #12
 8108dcc:	4621      	mov	r1, r4
 8108dce:	4640      	mov	r0, r8
 8108dd0:	f7ff fee2 	bl	8108b98 <_printf_common>
 8108dd4:	3001      	adds	r0, #1
 8108dd6:	d14c      	bne.n	8108e72 <_printf_i+0x1fe>
 8108dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8108ddc:	b004      	add	sp, #16
 8108dde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8108de2:	4835      	ldr	r0, [pc, #212]	; (8108eb8 <_printf_i+0x244>)
 8108de4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8108de8:	6829      	ldr	r1, [r5, #0]
 8108dea:	6823      	ldr	r3, [r4, #0]
 8108dec:	f851 6b04 	ldr.w	r6, [r1], #4
 8108df0:	6029      	str	r1, [r5, #0]
 8108df2:	061d      	lsls	r5, r3, #24
 8108df4:	d514      	bpl.n	8108e20 <_printf_i+0x1ac>
 8108df6:	07df      	lsls	r7, r3, #31
 8108df8:	bf44      	itt	mi
 8108dfa:	f043 0320 	orrmi.w	r3, r3, #32
 8108dfe:	6023      	strmi	r3, [r4, #0]
 8108e00:	b91e      	cbnz	r6, 8108e0a <_printf_i+0x196>
 8108e02:	6823      	ldr	r3, [r4, #0]
 8108e04:	f023 0320 	bic.w	r3, r3, #32
 8108e08:	6023      	str	r3, [r4, #0]
 8108e0a:	2310      	movs	r3, #16
 8108e0c:	e7b0      	b.n	8108d70 <_printf_i+0xfc>
 8108e0e:	6823      	ldr	r3, [r4, #0]
 8108e10:	f043 0320 	orr.w	r3, r3, #32
 8108e14:	6023      	str	r3, [r4, #0]
 8108e16:	2378      	movs	r3, #120	; 0x78
 8108e18:	4828      	ldr	r0, [pc, #160]	; (8108ebc <_printf_i+0x248>)
 8108e1a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8108e1e:	e7e3      	b.n	8108de8 <_printf_i+0x174>
 8108e20:	0659      	lsls	r1, r3, #25
 8108e22:	bf48      	it	mi
 8108e24:	b2b6      	uxthmi	r6, r6
 8108e26:	e7e6      	b.n	8108df6 <_printf_i+0x182>
 8108e28:	4615      	mov	r5, r2
 8108e2a:	e7bb      	b.n	8108da4 <_printf_i+0x130>
 8108e2c:	682b      	ldr	r3, [r5, #0]
 8108e2e:	6826      	ldr	r6, [r4, #0]
 8108e30:	6961      	ldr	r1, [r4, #20]
 8108e32:	1d18      	adds	r0, r3, #4
 8108e34:	6028      	str	r0, [r5, #0]
 8108e36:	0635      	lsls	r5, r6, #24
 8108e38:	681b      	ldr	r3, [r3, #0]
 8108e3a:	d501      	bpl.n	8108e40 <_printf_i+0x1cc>
 8108e3c:	6019      	str	r1, [r3, #0]
 8108e3e:	e002      	b.n	8108e46 <_printf_i+0x1d2>
 8108e40:	0670      	lsls	r0, r6, #25
 8108e42:	d5fb      	bpl.n	8108e3c <_printf_i+0x1c8>
 8108e44:	8019      	strh	r1, [r3, #0]
 8108e46:	2300      	movs	r3, #0
 8108e48:	6123      	str	r3, [r4, #16]
 8108e4a:	4615      	mov	r5, r2
 8108e4c:	e7ba      	b.n	8108dc4 <_printf_i+0x150>
 8108e4e:	682b      	ldr	r3, [r5, #0]
 8108e50:	1d1a      	adds	r2, r3, #4
 8108e52:	602a      	str	r2, [r5, #0]
 8108e54:	681d      	ldr	r5, [r3, #0]
 8108e56:	6862      	ldr	r2, [r4, #4]
 8108e58:	2100      	movs	r1, #0
 8108e5a:	4628      	mov	r0, r5
 8108e5c:	f7f7 fa48 	bl	81002f0 <memchr>
 8108e60:	b108      	cbz	r0, 8108e66 <_printf_i+0x1f2>
 8108e62:	1b40      	subs	r0, r0, r5
 8108e64:	6060      	str	r0, [r4, #4]
 8108e66:	6863      	ldr	r3, [r4, #4]
 8108e68:	6123      	str	r3, [r4, #16]
 8108e6a:	2300      	movs	r3, #0
 8108e6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8108e70:	e7a8      	b.n	8108dc4 <_printf_i+0x150>
 8108e72:	6923      	ldr	r3, [r4, #16]
 8108e74:	462a      	mov	r2, r5
 8108e76:	4649      	mov	r1, r9
 8108e78:	4640      	mov	r0, r8
 8108e7a:	47d0      	blx	sl
 8108e7c:	3001      	adds	r0, #1
 8108e7e:	d0ab      	beq.n	8108dd8 <_printf_i+0x164>
 8108e80:	6823      	ldr	r3, [r4, #0]
 8108e82:	079b      	lsls	r3, r3, #30
 8108e84:	d413      	bmi.n	8108eae <_printf_i+0x23a>
 8108e86:	68e0      	ldr	r0, [r4, #12]
 8108e88:	9b03      	ldr	r3, [sp, #12]
 8108e8a:	4298      	cmp	r0, r3
 8108e8c:	bfb8      	it	lt
 8108e8e:	4618      	movlt	r0, r3
 8108e90:	e7a4      	b.n	8108ddc <_printf_i+0x168>
 8108e92:	2301      	movs	r3, #1
 8108e94:	4632      	mov	r2, r6
 8108e96:	4649      	mov	r1, r9
 8108e98:	4640      	mov	r0, r8
 8108e9a:	47d0      	blx	sl
 8108e9c:	3001      	adds	r0, #1
 8108e9e:	d09b      	beq.n	8108dd8 <_printf_i+0x164>
 8108ea0:	3501      	adds	r5, #1
 8108ea2:	68e3      	ldr	r3, [r4, #12]
 8108ea4:	9903      	ldr	r1, [sp, #12]
 8108ea6:	1a5b      	subs	r3, r3, r1
 8108ea8:	42ab      	cmp	r3, r5
 8108eaa:	dcf2      	bgt.n	8108e92 <_printf_i+0x21e>
 8108eac:	e7eb      	b.n	8108e86 <_printf_i+0x212>
 8108eae:	2500      	movs	r5, #0
 8108eb0:	f104 0619 	add.w	r6, r4, #25
 8108eb4:	e7f5      	b.n	8108ea2 <_printf_i+0x22e>
 8108eb6:	bf00      	nop
 8108eb8:	0810d276 	.word	0x0810d276
 8108ebc:	0810d287 	.word	0x0810d287

08108ec0 <_scanf_float>:
 8108ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8108ec4:	b087      	sub	sp, #28
 8108ec6:	4617      	mov	r7, r2
 8108ec8:	9303      	str	r3, [sp, #12]
 8108eca:	688b      	ldr	r3, [r1, #8]
 8108ecc:	1e5a      	subs	r2, r3, #1
 8108ece:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8108ed2:	bf83      	ittte	hi
 8108ed4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8108ed8:	195b      	addhi	r3, r3, r5
 8108eda:	9302      	strhi	r3, [sp, #8]
 8108edc:	2300      	movls	r3, #0
 8108ede:	bf86      	itte	hi
 8108ee0:	f240 135d 	movwhi	r3, #349	; 0x15d
 8108ee4:	608b      	strhi	r3, [r1, #8]
 8108ee6:	9302      	strls	r3, [sp, #8]
 8108ee8:	680b      	ldr	r3, [r1, #0]
 8108eea:	468b      	mov	fp, r1
 8108eec:	2500      	movs	r5, #0
 8108eee:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8108ef2:	f84b 3b1c 	str.w	r3, [fp], #28
 8108ef6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8108efa:	4680      	mov	r8, r0
 8108efc:	460c      	mov	r4, r1
 8108efe:	465e      	mov	r6, fp
 8108f00:	46aa      	mov	sl, r5
 8108f02:	46a9      	mov	r9, r5
 8108f04:	9501      	str	r5, [sp, #4]
 8108f06:	68a2      	ldr	r2, [r4, #8]
 8108f08:	b152      	cbz	r2, 8108f20 <_scanf_float+0x60>
 8108f0a:	683b      	ldr	r3, [r7, #0]
 8108f0c:	781b      	ldrb	r3, [r3, #0]
 8108f0e:	2b4e      	cmp	r3, #78	; 0x4e
 8108f10:	d864      	bhi.n	8108fdc <_scanf_float+0x11c>
 8108f12:	2b40      	cmp	r3, #64	; 0x40
 8108f14:	d83c      	bhi.n	8108f90 <_scanf_float+0xd0>
 8108f16:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8108f1a:	b2c8      	uxtb	r0, r1
 8108f1c:	280e      	cmp	r0, #14
 8108f1e:	d93a      	bls.n	8108f96 <_scanf_float+0xd6>
 8108f20:	f1b9 0f00 	cmp.w	r9, #0
 8108f24:	d003      	beq.n	8108f2e <_scanf_float+0x6e>
 8108f26:	6823      	ldr	r3, [r4, #0]
 8108f28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8108f2c:	6023      	str	r3, [r4, #0]
 8108f2e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8108f32:	f1ba 0f01 	cmp.w	sl, #1
 8108f36:	f200 8113 	bhi.w	8109160 <_scanf_float+0x2a0>
 8108f3a:	455e      	cmp	r6, fp
 8108f3c:	f200 8105 	bhi.w	810914a <_scanf_float+0x28a>
 8108f40:	2501      	movs	r5, #1
 8108f42:	4628      	mov	r0, r5
 8108f44:	b007      	add	sp, #28
 8108f46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8108f4a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8108f4e:	2a0d      	cmp	r2, #13
 8108f50:	d8e6      	bhi.n	8108f20 <_scanf_float+0x60>
 8108f52:	a101      	add	r1, pc, #4	; (adr r1, 8108f58 <_scanf_float+0x98>)
 8108f54:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8108f58:	08109097 	.word	0x08109097
 8108f5c:	08108f21 	.word	0x08108f21
 8108f60:	08108f21 	.word	0x08108f21
 8108f64:	08108f21 	.word	0x08108f21
 8108f68:	081090f7 	.word	0x081090f7
 8108f6c:	081090cf 	.word	0x081090cf
 8108f70:	08108f21 	.word	0x08108f21
 8108f74:	08108f21 	.word	0x08108f21
 8108f78:	081090a5 	.word	0x081090a5
 8108f7c:	08108f21 	.word	0x08108f21
 8108f80:	08108f21 	.word	0x08108f21
 8108f84:	08108f21 	.word	0x08108f21
 8108f88:	08108f21 	.word	0x08108f21
 8108f8c:	0810905d 	.word	0x0810905d
 8108f90:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8108f94:	e7db      	b.n	8108f4e <_scanf_float+0x8e>
 8108f96:	290e      	cmp	r1, #14
 8108f98:	d8c2      	bhi.n	8108f20 <_scanf_float+0x60>
 8108f9a:	a001      	add	r0, pc, #4	; (adr r0, 8108fa0 <_scanf_float+0xe0>)
 8108f9c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8108fa0:	0810904f 	.word	0x0810904f
 8108fa4:	08108f21 	.word	0x08108f21
 8108fa8:	0810904f 	.word	0x0810904f
 8108fac:	081090e3 	.word	0x081090e3
 8108fb0:	08108f21 	.word	0x08108f21
 8108fb4:	08108ffd 	.word	0x08108ffd
 8108fb8:	08109039 	.word	0x08109039
 8108fbc:	08109039 	.word	0x08109039
 8108fc0:	08109039 	.word	0x08109039
 8108fc4:	08109039 	.word	0x08109039
 8108fc8:	08109039 	.word	0x08109039
 8108fcc:	08109039 	.word	0x08109039
 8108fd0:	08109039 	.word	0x08109039
 8108fd4:	08109039 	.word	0x08109039
 8108fd8:	08109039 	.word	0x08109039
 8108fdc:	2b6e      	cmp	r3, #110	; 0x6e
 8108fde:	d809      	bhi.n	8108ff4 <_scanf_float+0x134>
 8108fe0:	2b60      	cmp	r3, #96	; 0x60
 8108fe2:	d8b2      	bhi.n	8108f4a <_scanf_float+0x8a>
 8108fe4:	2b54      	cmp	r3, #84	; 0x54
 8108fe6:	d077      	beq.n	81090d8 <_scanf_float+0x218>
 8108fe8:	2b59      	cmp	r3, #89	; 0x59
 8108fea:	d199      	bne.n	8108f20 <_scanf_float+0x60>
 8108fec:	2d07      	cmp	r5, #7
 8108fee:	d197      	bne.n	8108f20 <_scanf_float+0x60>
 8108ff0:	2508      	movs	r5, #8
 8108ff2:	e029      	b.n	8109048 <_scanf_float+0x188>
 8108ff4:	2b74      	cmp	r3, #116	; 0x74
 8108ff6:	d06f      	beq.n	81090d8 <_scanf_float+0x218>
 8108ff8:	2b79      	cmp	r3, #121	; 0x79
 8108ffa:	e7f6      	b.n	8108fea <_scanf_float+0x12a>
 8108ffc:	6821      	ldr	r1, [r4, #0]
 8108ffe:	05c8      	lsls	r0, r1, #23
 8109000:	d51a      	bpl.n	8109038 <_scanf_float+0x178>
 8109002:	9b02      	ldr	r3, [sp, #8]
 8109004:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8109008:	6021      	str	r1, [r4, #0]
 810900a:	f109 0901 	add.w	r9, r9, #1
 810900e:	b11b      	cbz	r3, 8109018 <_scanf_float+0x158>
 8109010:	3b01      	subs	r3, #1
 8109012:	3201      	adds	r2, #1
 8109014:	9302      	str	r3, [sp, #8]
 8109016:	60a2      	str	r2, [r4, #8]
 8109018:	68a3      	ldr	r3, [r4, #8]
 810901a:	3b01      	subs	r3, #1
 810901c:	60a3      	str	r3, [r4, #8]
 810901e:	6923      	ldr	r3, [r4, #16]
 8109020:	3301      	adds	r3, #1
 8109022:	6123      	str	r3, [r4, #16]
 8109024:	687b      	ldr	r3, [r7, #4]
 8109026:	3b01      	subs	r3, #1
 8109028:	2b00      	cmp	r3, #0
 810902a:	607b      	str	r3, [r7, #4]
 810902c:	f340 8084 	ble.w	8109138 <_scanf_float+0x278>
 8109030:	683b      	ldr	r3, [r7, #0]
 8109032:	3301      	adds	r3, #1
 8109034:	603b      	str	r3, [r7, #0]
 8109036:	e766      	b.n	8108f06 <_scanf_float+0x46>
 8109038:	eb1a 0f05 	cmn.w	sl, r5
 810903c:	f47f af70 	bne.w	8108f20 <_scanf_float+0x60>
 8109040:	6822      	ldr	r2, [r4, #0]
 8109042:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8109046:	6022      	str	r2, [r4, #0]
 8109048:	f806 3b01 	strb.w	r3, [r6], #1
 810904c:	e7e4      	b.n	8109018 <_scanf_float+0x158>
 810904e:	6822      	ldr	r2, [r4, #0]
 8109050:	0610      	lsls	r0, r2, #24
 8109052:	f57f af65 	bpl.w	8108f20 <_scanf_float+0x60>
 8109056:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 810905a:	e7f4      	b.n	8109046 <_scanf_float+0x186>
 810905c:	f1ba 0f00 	cmp.w	sl, #0
 8109060:	d10e      	bne.n	8109080 <_scanf_float+0x1c0>
 8109062:	f1b9 0f00 	cmp.w	r9, #0
 8109066:	d10e      	bne.n	8109086 <_scanf_float+0x1c6>
 8109068:	6822      	ldr	r2, [r4, #0]
 810906a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 810906e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8109072:	d108      	bne.n	8109086 <_scanf_float+0x1c6>
 8109074:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8109078:	6022      	str	r2, [r4, #0]
 810907a:	f04f 0a01 	mov.w	sl, #1
 810907e:	e7e3      	b.n	8109048 <_scanf_float+0x188>
 8109080:	f1ba 0f02 	cmp.w	sl, #2
 8109084:	d055      	beq.n	8109132 <_scanf_float+0x272>
 8109086:	2d01      	cmp	r5, #1
 8109088:	d002      	beq.n	8109090 <_scanf_float+0x1d0>
 810908a:	2d04      	cmp	r5, #4
 810908c:	f47f af48 	bne.w	8108f20 <_scanf_float+0x60>
 8109090:	3501      	adds	r5, #1
 8109092:	b2ed      	uxtb	r5, r5
 8109094:	e7d8      	b.n	8109048 <_scanf_float+0x188>
 8109096:	f1ba 0f01 	cmp.w	sl, #1
 810909a:	f47f af41 	bne.w	8108f20 <_scanf_float+0x60>
 810909e:	f04f 0a02 	mov.w	sl, #2
 81090a2:	e7d1      	b.n	8109048 <_scanf_float+0x188>
 81090a4:	b97d      	cbnz	r5, 81090c6 <_scanf_float+0x206>
 81090a6:	f1b9 0f00 	cmp.w	r9, #0
 81090aa:	f47f af3c 	bne.w	8108f26 <_scanf_float+0x66>
 81090ae:	6822      	ldr	r2, [r4, #0]
 81090b0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 81090b4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 81090b8:	f47f af39 	bne.w	8108f2e <_scanf_float+0x6e>
 81090bc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 81090c0:	6022      	str	r2, [r4, #0]
 81090c2:	2501      	movs	r5, #1
 81090c4:	e7c0      	b.n	8109048 <_scanf_float+0x188>
 81090c6:	2d03      	cmp	r5, #3
 81090c8:	d0e2      	beq.n	8109090 <_scanf_float+0x1d0>
 81090ca:	2d05      	cmp	r5, #5
 81090cc:	e7de      	b.n	810908c <_scanf_float+0x1cc>
 81090ce:	2d02      	cmp	r5, #2
 81090d0:	f47f af26 	bne.w	8108f20 <_scanf_float+0x60>
 81090d4:	2503      	movs	r5, #3
 81090d6:	e7b7      	b.n	8109048 <_scanf_float+0x188>
 81090d8:	2d06      	cmp	r5, #6
 81090da:	f47f af21 	bne.w	8108f20 <_scanf_float+0x60>
 81090de:	2507      	movs	r5, #7
 81090e0:	e7b2      	b.n	8109048 <_scanf_float+0x188>
 81090e2:	6822      	ldr	r2, [r4, #0]
 81090e4:	0591      	lsls	r1, r2, #22
 81090e6:	f57f af1b 	bpl.w	8108f20 <_scanf_float+0x60>
 81090ea:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 81090ee:	6022      	str	r2, [r4, #0]
 81090f0:	f8cd 9004 	str.w	r9, [sp, #4]
 81090f4:	e7a8      	b.n	8109048 <_scanf_float+0x188>
 81090f6:	6822      	ldr	r2, [r4, #0]
 81090f8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 81090fc:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8109100:	d006      	beq.n	8109110 <_scanf_float+0x250>
 8109102:	0550      	lsls	r0, r2, #21
 8109104:	f57f af0c 	bpl.w	8108f20 <_scanf_float+0x60>
 8109108:	f1b9 0f00 	cmp.w	r9, #0
 810910c:	f43f af0f 	beq.w	8108f2e <_scanf_float+0x6e>
 8109110:	0591      	lsls	r1, r2, #22
 8109112:	bf58      	it	pl
 8109114:	9901      	ldrpl	r1, [sp, #4]
 8109116:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 810911a:	bf58      	it	pl
 810911c:	eba9 0101 	subpl.w	r1, r9, r1
 8109120:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8109124:	bf58      	it	pl
 8109126:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 810912a:	6022      	str	r2, [r4, #0]
 810912c:	f04f 0900 	mov.w	r9, #0
 8109130:	e78a      	b.n	8109048 <_scanf_float+0x188>
 8109132:	f04f 0a03 	mov.w	sl, #3
 8109136:	e787      	b.n	8109048 <_scanf_float+0x188>
 8109138:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 810913c:	4639      	mov	r1, r7
 810913e:	4640      	mov	r0, r8
 8109140:	4798      	blx	r3
 8109142:	2800      	cmp	r0, #0
 8109144:	f43f aedf 	beq.w	8108f06 <_scanf_float+0x46>
 8109148:	e6ea      	b.n	8108f20 <_scanf_float+0x60>
 810914a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 810914e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8109152:	463a      	mov	r2, r7
 8109154:	4640      	mov	r0, r8
 8109156:	4798      	blx	r3
 8109158:	6923      	ldr	r3, [r4, #16]
 810915a:	3b01      	subs	r3, #1
 810915c:	6123      	str	r3, [r4, #16]
 810915e:	e6ec      	b.n	8108f3a <_scanf_float+0x7a>
 8109160:	1e6b      	subs	r3, r5, #1
 8109162:	2b06      	cmp	r3, #6
 8109164:	d825      	bhi.n	81091b2 <_scanf_float+0x2f2>
 8109166:	2d02      	cmp	r5, #2
 8109168:	d836      	bhi.n	81091d8 <_scanf_float+0x318>
 810916a:	455e      	cmp	r6, fp
 810916c:	f67f aee8 	bls.w	8108f40 <_scanf_float+0x80>
 8109170:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8109174:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8109178:	463a      	mov	r2, r7
 810917a:	4640      	mov	r0, r8
 810917c:	4798      	blx	r3
 810917e:	6923      	ldr	r3, [r4, #16]
 8109180:	3b01      	subs	r3, #1
 8109182:	6123      	str	r3, [r4, #16]
 8109184:	e7f1      	b.n	810916a <_scanf_float+0x2aa>
 8109186:	9802      	ldr	r0, [sp, #8]
 8109188:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 810918c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8109190:	9002      	str	r0, [sp, #8]
 8109192:	463a      	mov	r2, r7
 8109194:	4640      	mov	r0, r8
 8109196:	4798      	blx	r3
 8109198:	6923      	ldr	r3, [r4, #16]
 810919a:	3b01      	subs	r3, #1
 810919c:	6123      	str	r3, [r4, #16]
 810919e:	f10a 3aff 	add.w	sl, sl, #4294967295
 81091a2:	fa5f fa8a 	uxtb.w	sl, sl
 81091a6:	f1ba 0f02 	cmp.w	sl, #2
 81091aa:	d1ec      	bne.n	8109186 <_scanf_float+0x2c6>
 81091ac:	3d03      	subs	r5, #3
 81091ae:	b2ed      	uxtb	r5, r5
 81091b0:	1b76      	subs	r6, r6, r5
 81091b2:	6823      	ldr	r3, [r4, #0]
 81091b4:	05da      	lsls	r2, r3, #23
 81091b6:	d52f      	bpl.n	8109218 <_scanf_float+0x358>
 81091b8:	055b      	lsls	r3, r3, #21
 81091ba:	d510      	bpl.n	81091de <_scanf_float+0x31e>
 81091bc:	455e      	cmp	r6, fp
 81091be:	f67f aebf 	bls.w	8108f40 <_scanf_float+0x80>
 81091c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 81091c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 81091ca:	463a      	mov	r2, r7
 81091cc:	4640      	mov	r0, r8
 81091ce:	4798      	blx	r3
 81091d0:	6923      	ldr	r3, [r4, #16]
 81091d2:	3b01      	subs	r3, #1
 81091d4:	6123      	str	r3, [r4, #16]
 81091d6:	e7f1      	b.n	81091bc <_scanf_float+0x2fc>
 81091d8:	46aa      	mov	sl, r5
 81091da:	9602      	str	r6, [sp, #8]
 81091dc:	e7df      	b.n	810919e <_scanf_float+0x2de>
 81091de:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 81091e2:	6923      	ldr	r3, [r4, #16]
 81091e4:	2965      	cmp	r1, #101	; 0x65
 81091e6:	f103 33ff 	add.w	r3, r3, #4294967295
 81091ea:	f106 35ff 	add.w	r5, r6, #4294967295
 81091ee:	6123      	str	r3, [r4, #16]
 81091f0:	d00c      	beq.n	810920c <_scanf_float+0x34c>
 81091f2:	2945      	cmp	r1, #69	; 0x45
 81091f4:	d00a      	beq.n	810920c <_scanf_float+0x34c>
 81091f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 81091fa:	463a      	mov	r2, r7
 81091fc:	4640      	mov	r0, r8
 81091fe:	4798      	blx	r3
 8109200:	6923      	ldr	r3, [r4, #16]
 8109202:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8109206:	3b01      	subs	r3, #1
 8109208:	1eb5      	subs	r5, r6, #2
 810920a:	6123      	str	r3, [r4, #16]
 810920c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8109210:	463a      	mov	r2, r7
 8109212:	4640      	mov	r0, r8
 8109214:	4798      	blx	r3
 8109216:	462e      	mov	r6, r5
 8109218:	6825      	ldr	r5, [r4, #0]
 810921a:	f015 0510 	ands.w	r5, r5, #16
 810921e:	d159      	bne.n	81092d4 <_scanf_float+0x414>
 8109220:	7035      	strb	r5, [r6, #0]
 8109222:	6823      	ldr	r3, [r4, #0]
 8109224:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8109228:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 810922c:	d11b      	bne.n	8109266 <_scanf_float+0x3a6>
 810922e:	9b01      	ldr	r3, [sp, #4]
 8109230:	454b      	cmp	r3, r9
 8109232:	eba3 0209 	sub.w	r2, r3, r9
 8109236:	d123      	bne.n	8109280 <_scanf_float+0x3c0>
 8109238:	2200      	movs	r2, #0
 810923a:	4659      	mov	r1, fp
 810923c:	4640      	mov	r0, r8
 810923e:	f000 ff25 	bl	810a08c <_strtod_r>
 8109242:	6822      	ldr	r2, [r4, #0]
 8109244:	9b03      	ldr	r3, [sp, #12]
 8109246:	f012 0f02 	tst.w	r2, #2
 810924a:	ec57 6b10 	vmov	r6, r7, d0
 810924e:	681b      	ldr	r3, [r3, #0]
 8109250:	d021      	beq.n	8109296 <_scanf_float+0x3d6>
 8109252:	9903      	ldr	r1, [sp, #12]
 8109254:	1d1a      	adds	r2, r3, #4
 8109256:	600a      	str	r2, [r1, #0]
 8109258:	681b      	ldr	r3, [r3, #0]
 810925a:	e9c3 6700 	strd	r6, r7, [r3]
 810925e:	68e3      	ldr	r3, [r4, #12]
 8109260:	3301      	adds	r3, #1
 8109262:	60e3      	str	r3, [r4, #12]
 8109264:	e66d      	b.n	8108f42 <_scanf_float+0x82>
 8109266:	9b04      	ldr	r3, [sp, #16]
 8109268:	2b00      	cmp	r3, #0
 810926a:	d0e5      	beq.n	8109238 <_scanf_float+0x378>
 810926c:	9905      	ldr	r1, [sp, #20]
 810926e:	230a      	movs	r3, #10
 8109270:	462a      	mov	r2, r5
 8109272:	3101      	adds	r1, #1
 8109274:	4640      	mov	r0, r8
 8109276:	f000 ff91 	bl	810a19c <_strtol_r>
 810927a:	9b04      	ldr	r3, [sp, #16]
 810927c:	9e05      	ldr	r6, [sp, #20]
 810927e:	1ac2      	subs	r2, r0, r3
 8109280:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8109284:	429e      	cmp	r6, r3
 8109286:	bf28      	it	cs
 8109288:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 810928c:	4912      	ldr	r1, [pc, #72]	; (81092d8 <_scanf_float+0x418>)
 810928e:	4630      	mov	r0, r6
 8109290:	f000 f8ba 	bl	8109408 <siprintf>
 8109294:	e7d0      	b.n	8109238 <_scanf_float+0x378>
 8109296:	9903      	ldr	r1, [sp, #12]
 8109298:	f012 0f04 	tst.w	r2, #4
 810929c:	f103 0204 	add.w	r2, r3, #4
 81092a0:	600a      	str	r2, [r1, #0]
 81092a2:	d1d9      	bne.n	8109258 <_scanf_float+0x398>
 81092a4:	f8d3 8000 	ldr.w	r8, [r3]
 81092a8:	ee10 2a10 	vmov	r2, s0
 81092ac:	ee10 0a10 	vmov	r0, s0
 81092b0:	463b      	mov	r3, r7
 81092b2:	4639      	mov	r1, r7
 81092b4:	f7f7 fcc2 	bl	8100c3c <__aeabi_dcmpun>
 81092b8:	b128      	cbz	r0, 81092c6 <_scanf_float+0x406>
 81092ba:	4808      	ldr	r0, [pc, #32]	; (81092dc <_scanf_float+0x41c>)
 81092bc:	f000 f89e 	bl	81093fc <nanf>
 81092c0:	ed88 0a00 	vstr	s0, [r8]
 81092c4:	e7cb      	b.n	810925e <_scanf_float+0x39e>
 81092c6:	4630      	mov	r0, r6
 81092c8:	4639      	mov	r1, r7
 81092ca:	f7f7 fd15 	bl	8100cf8 <__aeabi_d2f>
 81092ce:	f8c8 0000 	str.w	r0, [r8]
 81092d2:	e7c4      	b.n	810925e <_scanf_float+0x39e>
 81092d4:	2500      	movs	r5, #0
 81092d6:	e634      	b.n	8108f42 <_scanf_float+0x82>
 81092d8:	0810d298 	.word	0x0810d298
 81092dc:	0810d708 	.word	0x0810d708

081092e0 <iprintf>:
 81092e0:	b40f      	push	{r0, r1, r2, r3}
 81092e2:	4b0a      	ldr	r3, [pc, #40]	; (810930c <iprintf+0x2c>)
 81092e4:	b513      	push	{r0, r1, r4, lr}
 81092e6:	681c      	ldr	r4, [r3, #0]
 81092e8:	b124      	cbz	r4, 81092f4 <iprintf+0x14>
 81092ea:	69a3      	ldr	r3, [r4, #24]
 81092ec:	b913      	cbnz	r3, 81092f4 <iprintf+0x14>
 81092ee:	4620      	mov	r0, r4
 81092f0:	f001 ffaa 	bl	810b248 <__sinit>
 81092f4:	ab05      	add	r3, sp, #20
 81092f6:	9a04      	ldr	r2, [sp, #16]
 81092f8:	68a1      	ldr	r1, [r4, #8]
 81092fa:	9301      	str	r3, [sp, #4]
 81092fc:	4620      	mov	r0, r4
 81092fe:	f003 fb73 	bl	810c9e8 <_vfiprintf_r>
 8109302:	b002      	add	sp, #8
 8109304:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8109308:	b004      	add	sp, #16
 810930a:	4770      	bx	lr
 810930c:	10000020 	.word	0x10000020

08109310 <_puts_r>:
 8109310:	b570      	push	{r4, r5, r6, lr}
 8109312:	460e      	mov	r6, r1
 8109314:	4605      	mov	r5, r0
 8109316:	b118      	cbz	r0, 8109320 <_puts_r+0x10>
 8109318:	6983      	ldr	r3, [r0, #24]
 810931a:	b90b      	cbnz	r3, 8109320 <_puts_r+0x10>
 810931c:	f001 ff94 	bl	810b248 <__sinit>
 8109320:	69ab      	ldr	r3, [r5, #24]
 8109322:	68ac      	ldr	r4, [r5, #8]
 8109324:	b913      	cbnz	r3, 810932c <_puts_r+0x1c>
 8109326:	4628      	mov	r0, r5
 8109328:	f001 ff8e 	bl	810b248 <__sinit>
 810932c:	4b2c      	ldr	r3, [pc, #176]	; (81093e0 <_puts_r+0xd0>)
 810932e:	429c      	cmp	r4, r3
 8109330:	d120      	bne.n	8109374 <_puts_r+0x64>
 8109332:	686c      	ldr	r4, [r5, #4]
 8109334:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8109336:	07db      	lsls	r3, r3, #31
 8109338:	d405      	bmi.n	8109346 <_puts_r+0x36>
 810933a:	89a3      	ldrh	r3, [r4, #12]
 810933c:	0598      	lsls	r0, r3, #22
 810933e:	d402      	bmi.n	8109346 <_puts_r+0x36>
 8109340:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8109342:	f002 fb92 	bl	810ba6a <__retarget_lock_acquire_recursive>
 8109346:	89a3      	ldrh	r3, [r4, #12]
 8109348:	0719      	lsls	r1, r3, #28
 810934a:	d51d      	bpl.n	8109388 <_puts_r+0x78>
 810934c:	6923      	ldr	r3, [r4, #16]
 810934e:	b1db      	cbz	r3, 8109388 <_puts_r+0x78>
 8109350:	3e01      	subs	r6, #1
 8109352:	68a3      	ldr	r3, [r4, #8]
 8109354:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8109358:	3b01      	subs	r3, #1
 810935a:	60a3      	str	r3, [r4, #8]
 810935c:	bb39      	cbnz	r1, 81093ae <_puts_r+0x9e>
 810935e:	2b00      	cmp	r3, #0
 8109360:	da38      	bge.n	81093d4 <_puts_r+0xc4>
 8109362:	4622      	mov	r2, r4
 8109364:	210a      	movs	r1, #10
 8109366:	4628      	mov	r0, r5
 8109368:	f000 ff1a 	bl	810a1a0 <__swbuf_r>
 810936c:	3001      	adds	r0, #1
 810936e:	d011      	beq.n	8109394 <_puts_r+0x84>
 8109370:	250a      	movs	r5, #10
 8109372:	e011      	b.n	8109398 <_puts_r+0x88>
 8109374:	4b1b      	ldr	r3, [pc, #108]	; (81093e4 <_puts_r+0xd4>)
 8109376:	429c      	cmp	r4, r3
 8109378:	d101      	bne.n	810937e <_puts_r+0x6e>
 810937a:	68ac      	ldr	r4, [r5, #8]
 810937c:	e7da      	b.n	8109334 <_puts_r+0x24>
 810937e:	4b1a      	ldr	r3, [pc, #104]	; (81093e8 <_puts_r+0xd8>)
 8109380:	429c      	cmp	r4, r3
 8109382:	bf08      	it	eq
 8109384:	68ec      	ldreq	r4, [r5, #12]
 8109386:	e7d5      	b.n	8109334 <_puts_r+0x24>
 8109388:	4621      	mov	r1, r4
 810938a:	4628      	mov	r0, r5
 810938c:	f000 ff5a 	bl	810a244 <__swsetup_r>
 8109390:	2800      	cmp	r0, #0
 8109392:	d0dd      	beq.n	8109350 <_puts_r+0x40>
 8109394:	f04f 35ff 	mov.w	r5, #4294967295
 8109398:	6e63      	ldr	r3, [r4, #100]	; 0x64
 810939a:	07da      	lsls	r2, r3, #31
 810939c:	d405      	bmi.n	81093aa <_puts_r+0x9a>
 810939e:	89a3      	ldrh	r3, [r4, #12]
 81093a0:	059b      	lsls	r3, r3, #22
 81093a2:	d402      	bmi.n	81093aa <_puts_r+0x9a>
 81093a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 81093a6:	f002 fb61 	bl	810ba6c <__retarget_lock_release_recursive>
 81093aa:	4628      	mov	r0, r5
 81093ac:	bd70      	pop	{r4, r5, r6, pc}
 81093ae:	2b00      	cmp	r3, #0
 81093b0:	da04      	bge.n	81093bc <_puts_r+0xac>
 81093b2:	69a2      	ldr	r2, [r4, #24]
 81093b4:	429a      	cmp	r2, r3
 81093b6:	dc06      	bgt.n	81093c6 <_puts_r+0xb6>
 81093b8:	290a      	cmp	r1, #10
 81093ba:	d004      	beq.n	81093c6 <_puts_r+0xb6>
 81093bc:	6823      	ldr	r3, [r4, #0]
 81093be:	1c5a      	adds	r2, r3, #1
 81093c0:	6022      	str	r2, [r4, #0]
 81093c2:	7019      	strb	r1, [r3, #0]
 81093c4:	e7c5      	b.n	8109352 <_puts_r+0x42>
 81093c6:	4622      	mov	r2, r4
 81093c8:	4628      	mov	r0, r5
 81093ca:	f000 fee9 	bl	810a1a0 <__swbuf_r>
 81093ce:	3001      	adds	r0, #1
 81093d0:	d1bf      	bne.n	8109352 <_puts_r+0x42>
 81093d2:	e7df      	b.n	8109394 <_puts_r+0x84>
 81093d4:	6823      	ldr	r3, [r4, #0]
 81093d6:	250a      	movs	r5, #10
 81093d8:	1c5a      	adds	r2, r3, #1
 81093da:	6022      	str	r2, [r4, #0]
 81093dc:	701d      	strb	r5, [r3, #0]
 81093de:	e7db      	b.n	8109398 <_puts_r+0x88>
 81093e0:	0810d4a4 	.word	0x0810d4a4
 81093e4:	0810d4c4 	.word	0x0810d4c4
 81093e8:	0810d484 	.word	0x0810d484

081093ec <puts>:
 81093ec:	4b02      	ldr	r3, [pc, #8]	; (81093f8 <puts+0xc>)
 81093ee:	4601      	mov	r1, r0
 81093f0:	6818      	ldr	r0, [r3, #0]
 81093f2:	f7ff bf8d 	b.w	8109310 <_puts_r>
 81093f6:	bf00      	nop
 81093f8:	10000020 	.word	0x10000020

081093fc <nanf>:
 81093fc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8109404 <nanf+0x8>
 8109400:	4770      	bx	lr
 8109402:	bf00      	nop
 8109404:	7fc00000 	.word	0x7fc00000

08109408 <siprintf>:
 8109408:	b40e      	push	{r1, r2, r3}
 810940a:	b500      	push	{lr}
 810940c:	b09c      	sub	sp, #112	; 0x70
 810940e:	ab1d      	add	r3, sp, #116	; 0x74
 8109410:	9002      	str	r0, [sp, #8]
 8109412:	9006      	str	r0, [sp, #24]
 8109414:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8109418:	4809      	ldr	r0, [pc, #36]	; (8109440 <siprintf+0x38>)
 810941a:	9107      	str	r1, [sp, #28]
 810941c:	9104      	str	r1, [sp, #16]
 810941e:	4909      	ldr	r1, [pc, #36]	; (8109444 <siprintf+0x3c>)
 8109420:	f853 2b04 	ldr.w	r2, [r3], #4
 8109424:	9105      	str	r1, [sp, #20]
 8109426:	6800      	ldr	r0, [r0, #0]
 8109428:	9301      	str	r3, [sp, #4]
 810942a:	a902      	add	r1, sp, #8
 810942c:	f003 f9b2 	bl	810c794 <_svfiprintf_r>
 8109430:	9b02      	ldr	r3, [sp, #8]
 8109432:	2200      	movs	r2, #0
 8109434:	701a      	strb	r2, [r3, #0]
 8109436:	b01c      	add	sp, #112	; 0x70
 8109438:	f85d eb04 	ldr.w	lr, [sp], #4
 810943c:	b003      	add	sp, #12
 810943e:	4770      	bx	lr
 8109440:	10000020 	.word	0x10000020
 8109444:	ffff0208 	.word	0xffff0208

08109448 <sulp>:
 8109448:	b570      	push	{r4, r5, r6, lr}
 810944a:	4604      	mov	r4, r0
 810944c:	460d      	mov	r5, r1
 810944e:	ec45 4b10 	vmov	d0, r4, r5
 8109452:	4616      	mov	r6, r2
 8109454:	f002 fefc 	bl	810c250 <__ulp>
 8109458:	ec51 0b10 	vmov	r0, r1, d0
 810945c:	b17e      	cbz	r6, 810947e <sulp+0x36>
 810945e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8109462:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8109466:	2b00      	cmp	r3, #0
 8109468:	dd09      	ble.n	810947e <sulp+0x36>
 810946a:	051b      	lsls	r3, r3, #20
 810946c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8109470:	2400      	movs	r4, #0
 8109472:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8109476:	4622      	mov	r2, r4
 8109478:	462b      	mov	r3, r5
 810947a:	f7f7 f945 	bl	8100708 <__aeabi_dmul>
 810947e:	bd70      	pop	{r4, r5, r6, pc}

08109480 <_strtod_l>:
 8109480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8109484:	ed2d 8b02 	vpush	{d8}
 8109488:	b09d      	sub	sp, #116	; 0x74
 810948a:	461f      	mov	r7, r3
 810948c:	2300      	movs	r3, #0
 810948e:	9318      	str	r3, [sp, #96]	; 0x60
 8109490:	4ba2      	ldr	r3, [pc, #648]	; (810971c <_strtod_l+0x29c>)
 8109492:	9213      	str	r2, [sp, #76]	; 0x4c
 8109494:	681b      	ldr	r3, [r3, #0]
 8109496:	9305      	str	r3, [sp, #20]
 8109498:	4604      	mov	r4, r0
 810949a:	4618      	mov	r0, r3
 810949c:	4688      	mov	r8, r1
 810949e:	f7f6 ff1f 	bl	81002e0 <strlen>
 81094a2:	f04f 0a00 	mov.w	sl, #0
 81094a6:	4605      	mov	r5, r0
 81094a8:	f04f 0b00 	mov.w	fp, #0
 81094ac:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 81094b0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 81094b2:	781a      	ldrb	r2, [r3, #0]
 81094b4:	2a2b      	cmp	r2, #43	; 0x2b
 81094b6:	d04e      	beq.n	8109556 <_strtod_l+0xd6>
 81094b8:	d83b      	bhi.n	8109532 <_strtod_l+0xb2>
 81094ba:	2a0d      	cmp	r2, #13
 81094bc:	d834      	bhi.n	8109528 <_strtod_l+0xa8>
 81094be:	2a08      	cmp	r2, #8
 81094c0:	d834      	bhi.n	810952c <_strtod_l+0xac>
 81094c2:	2a00      	cmp	r2, #0
 81094c4:	d03e      	beq.n	8109544 <_strtod_l+0xc4>
 81094c6:	2300      	movs	r3, #0
 81094c8:	930a      	str	r3, [sp, #40]	; 0x28
 81094ca:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 81094cc:	7833      	ldrb	r3, [r6, #0]
 81094ce:	2b30      	cmp	r3, #48	; 0x30
 81094d0:	f040 80b0 	bne.w	8109634 <_strtod_l+0x1b4>
 81094d4:	7873      	ldrb	r3, [r6, #1]
 81094d6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 81094da:	2b58      	cmp	r3, #88	; 0x58
 81094dc:	d168      	bne.n	81095b0 <_strtod_l+0x130>
 81094de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81094e0:	9301      	str	r3, [sp, #4]
 81094e2:	ab18      	add	r3, sp, #96	; 0x60
 81094e4:	9702      	str	r7, [sp, #8]
 81094e6:	9300      	str	r3, [sp, #0]
 81094e8:	4a8d      	ldr	r2, [pc, #564]	; (8109720 <_strtod_l+0x2a0>)
 81094ea:	ab19      	add	r3, sp, #100	; 0x64
 81094ec:	a917      	add	r1, sp, #92	; 0x5c
 81094ee:	4620      	mov	r0, r4
 81094f0:	f001 ffae 	bl	810b450 <__gethex>
 81094f4:	f010 0707 	ands.w	r7, r0, #7
 81094f8:	4605      	mov	r5, r0
 81094fa:	d005      	beq.n	8109508 <_strtod_l+0x88>
 81094fc:	2f06      	cmp	r7, #6
 81094fe:	d12c      	bne.n	810955a <_strtod_l+0xda>
 8109500:	3601      	adds	r6, #1
 8109502:	2300      	movs	r3, #0
 8109504:	9617      	str	r6, [sp, #92]	; 0x5c
 8109506:	930a      	str	r3, [sp, #40]	; 0x28
 8109508:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 810950a:	2b00      	cmp	r3, #0
 810950c:	f040 8590 	bne.w	810a030 <_strtod_l+0xbb0>
 8109510:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8109512:	b1eb      	cbz	r3, 8109550 <_strtod_l+0xd0>
 8109514:	4652      	mov	r2, sl
 8109516:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 810951a:	ec43 2b10 	vmov	d0, r2, r3
 810951e:	b01d      	add	sp, #116	; 0x74
 8109520:	ecbd 8b02 	vpop	{d8}
 8109524:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8109528:	2a20      	cmp	r2, #32
 810952a:	d1cc      	bne.n	81094c6 <_strtod_l+0x46>
 810952c:	3301      	adds	r3, #1
 810952e:	9317      	str	r3, [sp, #92]	; 0x5c
 8109530:	e7be      	b.n	81094b0 <_strtod_l+0x30>
 8109532:	2a2d      	cmp	r2, #45	; 0x2d
 8109534:	d1c7      	bne.n	81094c6 <_strtod_l+0x46>
 8109536:	2201      	movs	r2, #1
 8109538:	920a      	str	r2, [sp, #40]	; 0x28
 810953a:	1c5a      	adds	r2, r3, #1
 810953c:	9217      	str	r2, [sp, #92]	; 0x5c
 810953e:	785b      	ldrb	r3, [r3, #1]
 8109540:	2b00      	cmp	r3, #0
 8109542:	d1c2      	bne.n	81094ca <_strtod_l+0x4a>
 8109544:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8109546:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 810954a:	2b00      	cmp	r3, #0
 810954c:	f040 856e 	bne.w	810a02c <_strtod_l+0xbac>
 8109550:	4652      	mov	r2, sl
 8109552:	465b      	mov	r3, fp
 8109554:	e7e1      	b.n	810951a <_strtod_l+0x9a>
 8109556:	2200      	movs	r2, #0
 8109558:	e7ee      	b.n	8109538 <_strtod_l+0xb8>
 810955a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 810955c:	b13a      	cbz	r2, 810956e <_strtod_l+0xee>
 810955e:	2135      	movs	r1, #53	; 0x35
 8109560:	a81a      	add	r0, sp, #104	; 0x68
 8109562:	f002 ff80 	bl	810c466 <__copybits>
 8109566:	9918      	ldr	r1, [sp, #96]	; 0x60
 8109568:	4620      	mov	r0, r4
 810956a:	f002 fb3f 	bl	810bbec <_Bfree>
 810956e:	3f01      	subs	r7, #1
 8109570:	2f04      	cmp	r7, #4
 8109572:	d806      	bhi.n	8109582 <_strtod_l+0x102>
 8109574:	e8df f007 	tbb	[pc, r7]
 8109578:	1714030a 	.word	0x1714030a
 810957c:	0a          	.byte	0x0a
 810957d:	00          	.byte	0x00
 810957e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8109582:	0728      	lsls	r0, r5, #28
 8109584:	d5c0      	bpl.n	8109508 <_strtod_l+0x88>
 8109586:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 810958a:	e7bd      	b.n	8109508 <_strtod_l+0x88>
 810958c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8109590:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8109592:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8109596:	f202 4233 	addw	r2, r2, #1075	; 0x433
 810959a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 810959e:	e7f0      	b.n	8109582 <_strtod_l+0x102>
 81095a0:	f8df b180 	ldr.w	fp, [pc, #384]	; 8109724 <_strtod_l+0x2a4>
 81095a4:	e7ed      	b.n	8109582 <_strtod_l+0x102>
 81095a6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 81095aa:	f04f 3aff 	mov.w	sl, #4294967295
 81095ae:	e7e8      	b.n	8109582 <_strtod_l+0x102>
 81095b0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 81095b2:	1c5a      	adds	r2, r3, #1
 81095b4:	9217      	str	r2, [sp, #92]	; 0x5c
 81095b6:	785b      	ldrb	r3, [r3, #1]
 81095b8:	2b30      	cmp	r3, #48	; 0x30
 81095ba:	d0f9      	beq.n	81095b0 <_strtod_l+0x130>
 81095bc:	2b00      	cmp	r3, #0
 81095be:	d0a3      	beq.n	8109508 <_strtod_l+0x88>
 81095c0:	2301      	movs	r3, #1
 81095c2:	f04f 0900 	mov.w	r9, #0
 81095c6:	9304      	str	r3, [sp, #16]
 81095c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 81095ca:	9308      	str	r3, [sp, #32]
 81095cc:	f8cd 901c 	str.w	r9, [sp, #28]
 81095d0:	464f      	mov	r7, r9
 81095d2:	220a      	movs	r2, #10
 81095d4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 81095d6:	7806      	ldrb	r6, [r0, #0]
 81095d8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 81095dc:	b2d9      	uxtb	r1, r3
 81095de:	2909      	cmp	r1, #9
 81095e0:	d92a      	bls.n	8109638 <_strtod_l+0x1b8>
 81095e2:	9905      	ldr	r1, [sp, #20]
 81095e4:	462a      	mov	r2, r5
 81095e6:	f003 fb8a 	bl	810ccfe <strncmp>
 81095ea:	b398      	cbz	r0, 8109654 <_strtod_l+0x1d4>
 81095ec:	2000      	movs	r0, #0
 81095ee:	4632      	mov	r2, r6
 81095f0:	463d      	mov	r5, r7
 81095f2:	9005      	str	r0, [sp, #20]
 81095f4:	4603      	mov	r3, r0
 81095f6:	2a65      	cmp	r2, #101	; 0x65
 81095f8:	d001      	beq.n	81095fe <_strtod_l+0x17e>
 81095fa:	2a45      	cmp	r2, #69	; 0x45
 81095fc:	d118      	bne.n	8109630 <_strtod_l+0x1b0>
 81095fe:	b91d      	cbnz	r5, 8109608 <_strtod_l+0x188>
 8109600:	9a04      	ldr	r2, [sp, #16]
 8109602:	4302      	orrs	r2, r0
 8109604:	d09e      	beq.n	8109544 <_strtod_l+0xc4>
 8109606:	2500      	movs	r5, #0
 8109608:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 810960c:	f108 0201 	add.w	r2, r8, #1
 8109610:	9217      	str	r2, [sp, #92]	; 0x5c
 8109612:	f898 2001 	ldrb.w	r2, [r8, #1]
 8109616:	2a2b      	cmp	r2, #43	; 0x2b
 8109618:	d075      	beq.n	8109706 <_strtod_l+0x286>
 810961a:	2a2d      	cmp	r2, #45	; 0x2d
 810961c:	d07b      	beq.n	8109716 <_strtod_l+0x296>
 810961e:	f04f 0c00 	mov.w	ip, #0
 8109622:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8109626:	2909      	cmp	r1, #9
 8109628:	f240 8082 	bls.w	8109730 <_strtod_l+0x2b0>
 810962c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8109630:	2600      	movs	r6, #0
 8109632:	e09d      	b.n	8109770 <_strtod_l+0x2f0>
 8109634:	2300      	movs	r3, #0
 8109636:	e7c4      	b.n	81095c2 <_strtod_l+0x142>
 8109638:	2f08      	cmp	r7, #8
 810963a:	bfd8      	it	le
 810963c:	9907      	ldrle	r1, [sp, #28]
 810963e:	f100 0001 	add.w	r0, r0, #1
 8109642:	bfda      	itte	le
 8109644:	fb02 3301 	mlale	r3, r2, r1, r3
 8109648:	9307      	strle	r3, [sp, #28]
 810964a:	fb02 3909 	mlagt	r9, r2, r9, r3
 810964e:	3701      	adds	r7, #1
 8109650:	9017      	str	r0, [sp, #92]	; 0x5c
 8109652:	e7bf      	b.n	81095d4 <_strtod_l+0x154>
 8109654:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8109656:	195a      	adds	r2, r3, r5
 8109658:	9217      	str	r2, [sp, #92]	; 0x5c
 810965a:	5d5a      	ldrb	r2, [r3, r5]
 810965c:	2f00      	cmp	r7, #0
 810965e:	d037      	beq.n	81096d0 <_strtod_l+0x250>
 8109660:	9005      	str	r0, [sp, #20]
 8109662:	463d      	mov	r5, r7
 8109664:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8109668:	2b09      	cmp	r3, #9
 810966a:	d912      	bls.n	8109692 <_strtod_l+0x212>
 810966c:	2301      	movs	r3, #1
 810966e:	e7c2      	b.n	81095f6 <_strtod_l+0x176>
 8109670:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8109672:	1c5a      	adds	r2, r3, #1
 8109674:	9217      	str	r2, [sp, #92]	; 0x5c
 8109676:	785a      	ldrb	r2, [r3, #1]
 8109678:	3001      	adds	r0, #1
 810967a:	2a30      	cmp	r2, #48	; 0x30
 810967c:	d0f8      	beq.n	8109670 <_strtod_l+0x1f0>
 810967e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8109682:	2b08      	cmp	r3, #8
 8109684:	f200 84d9 	bhi.w	810a03a <_strtod_l+0xbba>
 8109688:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 810968a:	9005      	str	r0, [sp, #20]
 810968c:	2000      	movs	r0, #0
 810968e:	9308      	str	r3, [sp, #32]
 8109690:	4605      	mov	r5, r0
 8109692:	3a30      	subs	r2, #48	; 0x30
 8109694:	f100 0301 	add.w	r3, r0, #1
 8109698:	d014      	beq.n	81096c4 <_strtod_l+0x244>
 810969a:	9905      	ldr	r1, [sp, #20]
 810969c:	4419      	add	r1, r3
 810969e:	9105      	str	r1, [sp, #20]
 81096a0:	462b      	mov	r3, r5
 81096a2:	eb00 0e05 	add.w	lr, r0, r5
 81096a6:	210a      	movs	r1, #10
 81096a8:	4573      	cmp	r3, lr
 81096aa:	d113      	bne.n	81096d4 <_strtod_l+0x254>
 81096ac:	182b      	adds	r3, r5, r0
 81096ae:	2b08      	cmp	r3, #8
 81096b0:	f105 0501 	add.w	r5, r5, #1
 81096b4:	4405      	add	r5, r0
 81096b6:	dc1c      	bgt.n	81096f2 <_strtod_l+0x272>
 81096b8:	9907      	ldr	r1, [sp, #28]
 81096ba:	230a      	movs	r3, #10
 81096bc:	fb03 2301 	mla	r3, r3, r1, r2
 81096c0:	9307      	str	r3, [sp, #28]
 81096c2:	2300      	movs	r3, #0
 81096c4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 81096c6:	1c51      	adds	r1, r2, #1
 81096c8:	9117      	str	r1, [sp, #92]	; 0x5c
 81096ca:	7852      	ldrb	r2, [r2, #1]
 81096cc:	4618      	mov	r0, r3
 81096ce:	e7c9      	b.n	8109664 <_strtod_l+0x1e4>
 81096d0:	4638      	mov	r0, r7
 81096d2:	e7d2      	b.n	810967a <_strtod_l+0x1fa>
 81096d4:	2b08      	cmp	r3, #8
 81096d6:	dc04      	bgt.n	81096e2 <_strtod_l+0x262>
 81096d8:	9e07      	ldr	r6, [sp, #28]
 81096da:	434e      	muls	r6, r1
 81096dc:	9607      	str	r6, [sp, #28]
 81096de:	3301      	adds	r3, #1
 81096e0:	e7e2      	b.n	81096a8 <_strtod_l+0x228>
 81096e2:	f103 0c01 	add.w	ip, r3, #1
 81096e6:	f1bc 0f10 	cmp.w	ip, #16
 81096ea:	bfd8      	it	le
 81096ec:	fb01 f909 	mulle.w	r9, r1, r9
 81096f0:	e7f5      	b.n	81096de <_strtod_l+0x25e>
 81096f2:	2d10      	cmp	r5, #16
 81096f4:	bfdc      	itt	le
 81096f6:	230a      	movle	r3, #10
 81096f8:	fb03 2909 	mlale	r9, r3, r9, r2
 81096fc:	e7e1      	b.n	81096c2 <_strtod_l+0x242>
 81096fe:	2300      	movs	r3, #0
 8109700:	9305      	str	r3, [sp, #20]
 8109702:	2301      	movs	r3, #1
 8109704:	e77c      	b.n	8109600 <_strtod_l+0x180>
 8109706:	f04f 0c00 	mov.w	ip, #0
 810970a:	f108 0202 	add.w	r2, r8, #2
 810970e:	9217      	str	r2, [sp, #92]	; 0x5c
 8109710:	f898 2002 	ldrb.w	r2, [r8, #2]
 8109714:	e785      	b.n	8109622 <_strtod_l+0x1a2>
 8109716:	f04f 0c01 	mov.w	ip, #1
 810971a:	e7f6      	b.n	810970a <_strtod_l+0x28a>
 810971c:	0810d54c 	.word	0x0810d54c
 8109720:	0810d2a0 	.word	0x0810d2a0
 8109724:	7ff00000 	.word	0x7ff00000
 8109728:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 810972a:	1c51      	adds	r1, r2, #1
 810972c:	9117      	str	r1, [sp, #92]	; 0x5c
 810972e:	7852      	ldrb	r2, [r2, #1]
 8109730:	2a30      	cmp	r2, #48	; 0x30
 8109732:	d0f9      	beq.n	8109728 <_strtod_l+0x2a8>
 8109734:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8109738:	2908      	cmp	r1, #8
 810973a:	f63f af79 	bhi.w	8109630 <_strtod_l+0x1b0>
 810973e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8109742:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8109744:	9206      	str	r2, [sp, #24]
 8109746:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8109748:	1c51      	adds	r1, r2, #1
 810974a:	9117      	str	r1, [sp, #92]	; 0x5c
 810974c:	7852      	ldrb	r2, [r2, #1]
 810974e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8109752:	2e09      	cmp	r6, #9
 8109754:	d937      	bls.n	81097c6 <_strtod_l+0x346>
 8109756:	9e06      	ldr	r6, [sp, #24]
 8109758:	1b89      	subs	r1, r1, r6
 810975a:	2908      	cmp	r1, #8
 810975c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8109760:	dc02      	bgt.n	8109768 <_strtod_l+0x2e8>
 8109762:	4576      	cmp	r6, lr
 8109764:	bfa8      	it	ge
 8109766:	4676      	movge	r6, lr
 8109768:	f1bc 0f00 	cmp.w	ip, #0
 810976c:	d000      	beq.n	8109770 <_strtod_l+0x2f0>
 810976e:	4276      	negs	r6, r6
 8109770:	2d00      	cmp	r5, #0
 8109772:	d14d      	bne.n	8109810 <_strtod_l+0x390>
 8109774:	9904      	ldr	r1, [sp, #16]
 8109776:	4301      	orrs	r1, r0
 8109778:	f47f aec6 	bne.w	8109508 <_strtod_l+0x88>
 810977c:	2b00      	cmp	r3, #0
 810977e:	f47f aee1 	bne.w	8109544 <_strtod_l+0xc4>
 8109782:	2a69      	cmp	r2, #105	; 0x69
 8109784:	d027      	beq.n	81097d6 <_strtod_l+0x356>
 8109786:	dc24      	bgt.n	81097d2 <_strtod_l+0x352>
 8109788:	2a49      	cmp	r2, #73	; 0x49
 810978a:	d024      	beq.n	81097d6 <_strtod_l+0x356>
 810978c:	2a4e      	cmp	r2, #78	; 0x4e
 810978e:	f47f aed9 	bne.w	8109544 <_strtod_l+0xc4>
 8109792:	499f      	ldr	r1, [pc, #636]	; (8109a10 <_strtod_l+0x590>)
 8109794:	a817      	add	r0, sp, #92	; 0x5c
 8109796:	f002 f8b3 	bl	810b900 <__match>
 810979a:	2800      	cmp	r0, #0
 810979c:	f43f aed2 	beq.w	8109544 <_strtod_l+0xc4>
 81097a0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 81097a2:	781b      	ldrb	r3, [r3, #0]
 81097a4:	2b28      	cmp	r3, #40	; 0x28
 81097a6:	d12d      	bne.n	8109804 <_strtod_l+0x384>
 81097a8:	499a      	ldr	r1, [pc, #616]	; (8109a14 <_strtod_l+0x594>)
 81097aa:	aa1a      	add	r2, sp, #104	; 0x68
 81097ac:	a817      	add	r0, sp, #92	; 0x5c
 81097ae:	f002 f8bb 	bl	810b928 <__hexnan>
 81097b2:	2805      	cmp	r0, #5
 81097b4:	d126      	bne.n	8109804 <_strtod_l+0x384>
 81097b6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 81097b8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 81097bc:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 81097c0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 81097c4:	e6a0      	b.n	8109508 <_strtod_l+0x88>
 81097c6:	210a      	movs	r1, #10
 81097c8:	fb01 2e0e 	mla	lr, r1, lr, r2
 81097cc:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 81097d0:	e7b9      	b.n	8109746 <_strtod_l+0x2c6>
 81097d2:	2a6e      	cmp	r2, #110	; 0x6e
 81097d4:	e7db      	b.n	810978e <_strtod_l+0x30e>
 81097d6:	4990      	ldr	r1, [pc, #576]	; (8109a18 <_strtod_l+0x598>)
 81097d8:	a817      	add	r0, sp, #92	; 0x5c
 81097da:	f002 f891 	bl	810b900 <__match>
 81097de:	2800      	cmp	r0, #0
 81097e0:	f43f aeb0 	beq.w	8109544 <_strtod_l+0xc4>
 81097e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 81097e6:	498d      	ldr	r1, [pc, #564]	; (8109a1c <_strtod_l+0x59c>)
 81097e8:	3b01      	subs	r3, #1
 81097ea:	a817      	add	r0, sp, #92	; 0x5c
 81097ec:	9317      	str	r3, [sp, #92]	; 0x5c
 81097ee:	f002 f887 	bl	810b900 <__match>
 81097f2:	b910      	cbnz	r0, 81097fa <_strtod_l+0x37a>
 81097f4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 81097f6:	3301      	adds	r3, #1
 81097f8:	9317      	str	r3, [sp, #92]	; 0x5c
 81097fa:	f8df b230 	ldr.w	fp, [pc, #560]	; 8109a2c <_strtod_l+0x5ac>
 81097fe:	f04f 0a00 	mov.w	sl, #0
 8109802:	e681      	b.n	8109508 <_strtod_l+0x88>
 8109804:	4886      	ldr	r0, [pc, #536]	; (8109a20 <_strtod_l+0x5a0>)
 8109806:	f003 fa1f 	bl	810cc48 <nan>
 810980a:	ec5b ab10 	vmov	sl, fp, d0
 810980e:	e67b      	b.n	8109508 <_strtod_l+0x88>
 8109810:	9b05      	ldr	r3, [sp, #20]
 8109812:	9807      	ldr	r0, [sp, #28]
 8109814:	1af3      	subs	r3, r6, r3
 8109816:	2f00      	cmp	r7, #0
 8109818:	bf08      	it	eq
 810981a:	462f      	moveq	r7, r5
 810981c:	2d10      	cmp	r5, #16
 810981e:	9306      	str	r3, [sp, #24]
 8109820:	46a8      	mov	r8, r5
 8109822:	bfa8      	it	ge
 8109824:	f04f 0810 	movge.w	r8, #16
 8109828:	f7f6 fef4 	bl	8100614 <__aeabi_ui2d>
 810982c:	2d09      	cmp	r5, #9
 810982e:	4682      	mov	sl, r0
 8109830:	468b      	mov	fp, r1
 8109832:	dd13      	ble.n	810985c <_strtod_l+0x3dc>
 8109834:	4b7b      	ldr	r3, [pc, #492]	; (8109a24 <_strtod_l+0x5a4>)
 8109836:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 810983a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 810983e:	f7f6 ff63 	bl	8100708 <__aeabi_dmul>
 8109842:	4682      	mov	sl, r0
 8109844:	4648      	mov	r0, r9
 8109846:	468b      	mov	fp, r1
 8109848:	f7f6 fee4 	bl	8100614 <__aeabi_ui2d>
 810984c:	4602      	mov	r2, r0
 810984e:	460b      	mov	r3, r1
 8109850:	4650      	mov	r0, sl
 8109852:	4659      	mov	r1, fp
 8109854:	f7f6 fda2 	bl	810039c <__adddf3>
 8109858:	4682      	mov	sl, r0
 810985a:	468b      	mov	fp, r1
 810985c:	2d0f      	cmp	r5, #15
 810985e:	dc38      	bgt.n	81098d2 <_strtod_l+0x452>
 8109860:	9b06      	ldr	r3, [sp, #24]
 8109862:	2b00      	cmp	r3, #0
 8109864:	f43f ae50 	beq.w	8109508 <_strtod_l+0x88>
 8109868:	dd24      	ble.n	81098b4 <_strtod_l+0x434>
 810986a:	2b16      	cmp	r3, #22
 810986c:	dc0b      	bgt.n	8109886 <_strtod_l+0x406>
 810986e:	496d      	ldr	r1, [pc, #436]	; (8109a24 <_strtod_l+0x5a4>)
 8109870:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8109874:	e9d1 0100 	ldrd	r0, r1, [r1]
 8109878:	4652      	mov	r2, sl
 810987a:	465b      	mov	r3, fp
 810987c:	f7f6 ff44 	bl	8100708 <__aeabi_dmul>
 8109880:	4682      	mov	sl, r0
 8109882:	468b      	mov	fp, r1
 8109884:	e640      	b.n	8109508 <_strtod_l+0x88>
 8109886:	9a06      	ldr	r2, [sp, #24]
 8109888:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 810988c:	4293      	cmp	r3, r2
 810988e:	db20      	blt.n	81098d2 <_strtod_l+0x452>
 8109890:	4c64      	ldr	r4, [pc, #400]	; (8109a24 <_strtod_l+0x5a4>)
 8109892:	f1c5 050f 	rsb	r5, r5, #15
 8109896:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 810989a:	4652      	mov	r2, sl
 810989c:	465b      	mov	r3, fp
 810989e:	e9d1 0100 	ldrd	r0, r1, [r1]
 81098a2:	f7f6 ff31 	bl	8100708 <__aeabi_dmul>
 81098a6:	9b06      	ldr	r3, [sp, #24]
 81098a8:	1b5d      	subs	r5, r3, r5
 81098aa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 81098ae:	e9d4 2300 	ldrd	r2, r3, [r4]
 81098b2:	e7e3      	b.n	810987c <_strtod_l+0x3fc>
 81098b4:	9b06      	ldr	r3, [sp, #24]
 81098b6:	3316      	adds	r3, #22
 81098b8:	db0b      	blt.n	81098d2 <_strtod_l+0x452>
 81098ba:	9b05      	ldr	r3, [sp, #20]
 81098bc:	1b9e      	subs	r6, r3, r6
 81098be:	4b59      	ldr	r3, [pc, #356]	; (8109a24 <_strtod_l+0x5a4>)
 81098c0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 81098c4:	e9d6 2300 	ldrd	r2, r3, [r6]
 81098c8:	4650      	mov	r0, sl
 81098ca:	4659      	mov	r1, fp
 81098cc:	f7f7 f846 	bl	810095c <__aeabi_ddiv>
 81098d0:	e7d6      	b.n	8109880 <_strtod_l+0x400>
 81098d2:	9b06      	ldr	r3, [sp, #24]
 81098d4:	eba5 0808 	sub.w	r8, r5, r8
 81098d8:	4498      	add	r8, r3
 81098da:	f1b8 0f00 	cmp.w	r8, #0
 81098de:	dd74      	ble.n	81099ca <_strtod_l+0x54a>
 81098e0:	f018 030f 	ands.w	r3, r8, #15
 81098e4:	d00a      	beq.n	81098fc <_strtod_l+0x47c>
 81098e6:	494f      	ldr	r1, [pc, #316]	; (8109a24 <_strtod_l+0x5a4>)
 81098e8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 81098ec:	4652      	mov	r2, sl
 81098ee:	465b      	mov	r3, fp
 81098f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 81098f4:	f7f6 ff08 	bl	8100708 <__aeabi_dmul>
 81098f8:	4682      	mov	sl, r0
 81098fa:	468b      	mov	fp, r1
 81098fc:	f038 080f 	bics.w	r8, r8, #15
 8109900:	d04f      	beq.n	81099a2 <_strtod_l+0x522>
 8109902:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8109906:	dd22      	ble.n	810994e <_strtod_l+0x4ce>
 8109908:	2500      	movs	r5, #0
 810990a:	462e      	mov	r6, r5
 810990c:	9507      	str	r5, [sp, #28]
 810990e:	9505      	str	r5, [sp, #20]
 8109910:	2322      	movs	r3, #34	; 0x22
 8109912:	f8df b118 	ldr.w	fp, [pc, #280]	; 8109a2c <_strtod_l+0x5ac>
 8109916:	6023      	str	r3, [r4, #0]
 8109918:	f04f 0a00 	mov.w	sl, #0
 810991c:	9b07      	ldr	r3, [sp, #28]
 810991e:	2b00      	cmp	r3, #0
 8109920:	f43f adf2 	beq.w	8109508 <_strtod_l+0x88>
 8109924:	9918      	ldr	r1, [sp, #96]	; 0x60
 8109926:	4620      	mov	r0, r4
 8109928:	f002 f960 	bl	810bbec <_Bfree>
 810992c:	9905      	ldr	r1, [sp, #20]
 810992e:	4620      	mov	r0, r4
 8109930:	f002 f95c 	bl	810bbec <_Bfree>
 8109934:	4631      	mov	r1, r6
 8109936:	4620      	mov	r0, r4
 8109938:	f002 f958 	bl	810bbec <_Bfree>
 810993c:	9907      	ldr	r1, [sp, #28]
 810993e:	4620      	mov	r0, r4
 8109940:	f002 f954 	bl	810bbec <_Bfree>
 8109944:	4629      	mov	r1, r5
 8109946:	4620      	mov	r0, r4
 8109948:	f002 f950 	bl	810bbec <_Bfree>
 810994c:	e5dc      	b.n	8109508 <_strtod_l+0x88>
 810994e:	4b36      	ldr	r3, [pc, #216]	; (8109a28 <_strtod_l+0x5a8>)
 8109950:	9304      	str	r3, [sp, #16]
 8109952:	2300      	movs	r3, #0
 8109954:	ea4f 1828 	mov.w	r8, r8, asr #4
 8109958:	4650      	mov	r0, sl
 810995a:	4659      	mov	r1, fp
 810995c:	4699      	mov	r9, r3
 810995e:	f1b8 0f01 	cmp.w	r8, #1
 8109962:	dc21      	bgt.n	81099a8 <_strtod_l+0x528>
 8109964:	b10b      	cbz	r3, 810996a <_strtod_l+0x4ea>
 8109966:	4682      	mov	sl, r0
 8109968:	468b      	mov	fp, r1
 810996a:	4b2f      	ldr	r3, [pc, #188]	; (8109a28 <_strtod_l+0x5a8>)
 810996c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8109970:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8109974:	4652      	mov	r2, sl
 8109976:	465b      	mov	r3, fp
 8109978:	e9d9 0100 	ldrd	r0, r1, [r9]
 810997c:	f7f6 fec4 	bl	8100708 <__aeabi_dmul>
 8109980:	4b2a      	ldr	r3, [pc, #168]	; (8109a2c <_strtod_l+0x5ac>)
 8109982:	460a      	mov	r2, r1
 8109984:	400b      	ands	r3, r1
 8109986:	492a      	ldr	r1, [pc, #168]	; (8109a30 <_strtod_l+0x5b0>)
 8109988:	428b      	cmp	r3, r1
 810998a:	4682      	mov	sl, r0
 810998c:	d8bc      	bhi.n	8109908 <_strtod_l+0x488>
 810998e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8109992:	428b      	cmp	r3, r1
 8109994:	bf86      	itte	hi
 8109996:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8109a34 <_strtod_l+0x5b4>
 810999a:	f04f 3aff 	movhi.w	sl, #4294967295
 810999e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 81099a2:	2300      	movs	r3, #0
 81099a4:	9304      	str	r3, [sp, #16]
 81099a6:	e084      	b.n	8109ab2 <_strtod_l+0x632>
 81099a8:	f018 0f01 	tst.w	r8, #1
 81099ac:	d005      	beq.n	81099ba <_strtod_l+0x53a>
 81099ae:	9b04      	ldr	r3, [sp, #16]
 81099b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81099b4:	f7f6 fea8 	bl	8100708 <__aeabi_dmul>
 81099b8:	2301      	movs	r3, #1
 81099ba:	9a04      	ldr	r2, [sp, #16]
 81099bc:	3208      	adds	r2, #8
 81099be:	f109 0901 	add.w	r9, r9, #1
 81099c2:	ea4f 0868 	mov.w	r8, r8, asr #1
 81099c6:	9204      	str	r2, [sp, #16]
 81099c8:	e7c9      	b.n	810995e <_strtod_l+0x4de>
 81099ca:	d0ea      	beq.n	81099a2 <_strtod_l+0x522>
 81099cc:	f1c8 0800 	rsb	r8, r8, #0
 81099d0:	f018 020f 	ands.w	r2, r8, #15
 81099d4:	d00a      	beq.n	81099ec <_strtod_l+0x56c>
 81099d6:	4b13      	ldr	r3, [pc, #76]	; (8109a24 <_strtod_l+0x5a4>)
 81099d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 81099dc:	4650      	mov	r0, sl
 81099de:	4659      	mov	r1, fp
 81099e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81099e4:	f7f6 ffba 	bl	810095c <__aeabi_ddiv>
 81099e8:	4682      	mov	sl, r0
 81099ea:	468b      	mov	fp, r1
 81099ec:	ea5f 1828 	movs.w	r8, r8, asr #4
 81099f0:	d0d7      	beq.n	81099a2 <_strtod_l+0x522>
 81099f2:	f1b8 0f1f 	cmp.w	r8, #31
 81099f6:	dd1f      	ble.n	8109a38 <_strtod_l+0x5b8>
 81099f8:	2500      	movs	r5, #0
 81099fa:	462e      	mov	r6, r5
 81099fc:	9507      	str	r5, [sp, #28]
 81099fe:	9505      	str	r5, [sp, #20]
 8109a00:	2322      	movs	r3, #34	; 0x22
 8109a02:	f04f 0a00 	mov.w	sl, #0
 8109a06:	f04f 0b00 	mov.w	fp, #0
 8109a0a:	6023      	str	r3, [r4, #0]
 8109a0c:	e786      	b.n	810991c <_strtod_l+0x49c>
 8109a0e:	bf00      	nop
 8109a10:	0810d271 	.word	0x0810d271
 8109a14:	0810d2b4 	.word	0x0810d2b4
 8109a18:	0810d269 	.word	0x0810d269
 8109a1c:	0810d3f4 	.word	0x0810d3f4
 8109a20:	0810d708 	.word	0x0810d708
 8109a24:	0810d5e8 	.word	0x0810d5e8
 8109a28:	0810d5c0 	.word	0x0810d5c0
 8109a2c:	7ff00000 	.word	0x7ff00000
 8109a30:	7ca00000 	.word	0x7ca00000
 8109a34:	7fefffff 	.word	0x7fefffff
 8109a38:	f018 0310 	ands.w	r3, r8, #16
 8109a3c:	bf18      	it	ne
 8109a3e:	236a      	movne	r3, #106	; 0x6a
 8109a40:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8109df0 <_strtod_l+0x970>
 8109a44:	9304      	str	r3, [sp, #16]
 8109a46:	4650      	mov	r0, sl
 8109a48:	4659      	mov	r1, fp
 8109a4a:	2300      	movs	r3, #0
 8109a4c:	f018 0f01 	tst.w	r8, #1
 8109a50:	d004      	beq.n	8109a5c <_strtod_l+0x5dc>
 8109a52:	e9d9 2300 	ldrd	r2, r3, [r9]
 8109a56:	f7f6 fe57 	bl	8100708 <__aeabi_dmul>
 8109a5a:	2301      	movs	r3, #1
 8109a5c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8109a60:	f109 0908 	add.w	r9, r9, #8
 8109a64:	d1f2      	bne.n	8109a4c <_strtod_l+0x5cc>
 8109a66:	b10b      	cbz	r3, 8109a6c <_strtod_l+0x5ec>
 8109a68:	4682      	mov	sl, r0
 8109a6a:	468b      	mov	fp, r1
 8109a6c:	9b04      	ldr	r3, [sp, #16]
 8109a6e:	b1c3      	cbz	r3, 8109aa2 <_strtod_l+0x622>
 8109a70:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8109a74:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8109a78:	2b00      	cmp	r3, #0
 8109a7a:	4659      	mov	r1, fp
 8109a7c:	dd11      	ble.n	8109aa2 <_strtod_l+0x622>
 8109a7e:	2b1f      	cmp	r3, #31
 8109a80:	f340 8124 	ble.w	8109ccc <_strtod_l+0x84c>
 8109a84:	2b34      	cmp	r3, #52	; 0x34
 8109a86:	bfde      	ittt	le
 8109a88:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8109a8c:	f04f 33ff 	movle.w	r3, #4294967295
 8109a90:	fa03 f202 	lslle.w	r2, r3, r2
 8109a94:	f04f 0a00 	mov.w	sl, #0
 8109a98:	bfcc      	ite	gt
 8109a9a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8109a9e:	ea02 0b01 	andle.w	fp, r2, r1
 8109aa2:	2200      	movs	r2, #0
 8109aa4:	2300      	movs	r3, #0
 8109aa6:	4650      	mov	r0, sl
 8109aa8:	4659      	mov	r1, fp
 8109aaa:	f7f7 f895 	bl	8100bd8 <__aeabi_dcmpeq>
 8109aae:	2800      	cmp	r0, #0
 8109ab0:	d1a2      	bne.n	81099f8 <_strtod_l+0x578>
 8109ab2:	9b07      	ldr	r3, [sp, #28]
 8109ab4:	9300      	str	r3, [sp, #0]
 8109ab6:	9908      	ldr	r1, [sp, #32]
 8109ab8:	462b      	mov	r3, r5
 8109aba:	463a      	mov	r2, r7
 8109abc:	4620      	mov	r0, r4
 8109abe:	f002 f8fd 	bl	810bcbc <__s2b>
 8109ac2:	9007      	str	r0, [sp, #28]
 8109ac4:	2800      	cmp	r0, #0
 8109ac6:	f43f af1f 	beq.w	8109908 <_strtod_l+0x488>
 8109aca:	9b05      	ldr	r3, [sp, #20]
 8109acc:	1b9e      	subs	r6, r3, r6
 8109ace:	9b06      	ldr	r3, [sp, #24]
 8109ad0:	2b00      	cmp	r3, #0
 8109ad2:	bfb4      	ite	lt
 8109ad4:	4633      	movlt	r3, r6
 8109ad6:	2300      	movge	r3, #0
 8109ad8:	930c      	str	r3, [sp, #48]	; 0x30
 8109ada:	9b06      	ldr	r3, [sp, #24]
 8109adc:	2500      	movs	r5, #0
 8109ade:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8109ae2:	9312      	str	r3, [sp, #72]	; 0x48
 8109ae4:	462e      	mov	r6, r5
 8109ae6:	9b07      	ldr	r3, [sp, #28]
 8109ae8:	4620      	mov	r0, r4
 8109aea:	6859      	ldr	r1, [r3, #4]
 8109aec:	f002 f83e 	bl	810bb6c <_Balloc>
 8109af0:	9005      	str	r0, [sp, #20]
 8109af2:	2800      	cmp	r0, #0
 8109af4:	f43f af0c 	beq.w	8109910 <_strtod_l+0x490>
 8109af8:	9b07      	ldr	r3, [sp, #28]
 8109afa:	691a      	ldr	r2, [r3, #16]
 8109afc:	3202      	adds	r2, #2
 8109afe:	f103 010c 	add.w	r1, r3, #12
 8109b02:	0092      	lsls	r2, r2, #2
 8109b04:	300c      	adds	r0, #12
 8109b06:	f7fe fd5b 	bl	81085c0 <memcpy>
 8109b0a:	ec4b ab10 	vmov	d0, sl, fp
 8109b0e:	aa1a      	add	r2, sp, #104	; 0x68
 8109b10:	a919      	add	r1, sp, #100	; 0x64
 8109b12:	4620      	mov	r0, r4
 8109b14:	f002 fc18 	bl	810c348 <__d2b>
 8109b18:	ec4b ab18 	vmov	d8, sl, fp
 8109b1c:	9018      	str	r0, [sp, #96]	; 0x60
 8109b1e:	2800      	cmp	r0, #0
 8109b20:	f43f aef6 	beq.w	8109910 <_strtod_l+0x490>
 8109b24:	2101      	movs	r1, #1
 8109b26:	4620      	mov	r0, r4
 8109b28:	f002 f962 	bl	810bdf0 <__i2b>
 8109b2c:	4606      	mov	r6, r0
 8109b2e:	2800      	cmp	r0, #0
 8109b30:	f43f aeee 	beq.w	8109910 <_strtod_l+0x490>
 8109b34:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8109b36:	9904      	ldr	r1, [sp, #16]
 8109b38:	2b00      	cmp	r3, #0
 8109b3a:	bfab      	itete	ge
 8109b3c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8109b3e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8109b40:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8109b42:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8109b46:	bfac      	ite	ge
 8109b48:	eb03 0902 	addge.w	r9, r3, r2
 8109b4c:	1ad7      	sublt	r7, r2, r3
 8109b4e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8109b50:	eba3 0801 	sub.w	r8, r3, r1
 8109b54:	4490      	add	r8, r2
 8109b56:	4ba1      	ldr	r3, [pc, #644]	; (8109ddc <_strtod_l+0x95c>)
 8109b58:	f108 38ff 	add.w	r8, r8, #4294967295
 8109b5c:	4598      	cmp	r8, r3
 8109b5e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8109b62:	f280 80c7 	bge.w	8109cf4 <_strtod_l+0x874>
 8109b66:	eba3 0308 	sub.w	r3, r3, r8
 8109b6a:	2b1f      	cmp	r3, #31
 8109b6c:	eba2 0203 	sub.w	r2, r2, r3
 8109b70:	f04f 0101 	mov.w	r1, #1
 8109b74:	f300 80b1 	bgt.w	8109cda <_strtod_l+0x85a>
 8109b78:	fa01 f303 	lsl.w	r3, r1, r3
 8109b7c:	930d      	str	r3, [sp, #52]	; 0x34
 8109b7e:	2300      	movs	r3, #0
 8109b80:	9308      	str	r3, [sp, #32]
 8109b82:	eb09 0802 	add.w	r8, r9, r2
 8109b86:	9b04      	ldr	r3, [sp, #16]
 8109b88:	45c1      	cmp	r9, r8
 8109b8a:	4417      	add	r7, r2
 8109b8c:	441f      	add	r7, r3
 8109b8e:	464b      	mov	r3, r9
 8109b90:	bfa8      	it	ge
 8109b92:	4643      	movge	r3, r8
 8109b94:	42bb      	cmp	r3, r7
 8109b96:	bfa8      	it	ge
 8109b98:	463b      	movge	r3, r7
 8109b9a:	2b00      	cmp	r3, #0
 8109b9c:	bfc2      	ittt	gt
 8109b9e:	eba8 0803 	subgt.w	r8, r8, r3
 8109ba2:	1aff      	subgt	r7, r7, r3
 8109ba4:	eba9 0903 	subgt.w	r9, r9, r3
 8109ba8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8109baa:	2b00      	cmp	r3, #0
 8109bac:	dd17      	ble.n	8109bde <_strtod_l+0x75e>
 8109bae:	4631      	mov	r1, r6
 8109bb0:	461a      	mov	r2, r3
 8109bb2:	4620      	mov	r0, r4
 8109bb4:	f002 f9dc 	bl	810bf70 <__pow5mult>
 8109bb8:	4606      	mov	r6, r0
 8109bba:	2800      	cmp	r0, #0
 8109bbc:	f43f aea8 	beq.w	8109910 <_strtod_l+0x490>
 8109bc0:	4601      	mov	r1, r0
 8109bc2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8109bc4:	4620      	mov	r0, r4
 8109bc6:	f002 f929 	bl	810be1c <__multiply>
 8109bca:	900b      	str	r0, [sp, #44]	; 0x2c
 8109bcc:	2800      	cmp	r0, #0
 8109bce:	f43f ae9f 	beq.w	8109910 <_strtod_l+0x490>
 8109bd2:	9918      	ldr	r1, [sp, #96]	; 0x60
 8109bd4:	4620      	mov	r0, r4
 8109bd6:	f002 f809 	bl	810bbec <_Bfree>
 8109bda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109bdc:	9318      	str	r3, [sp, #96]	; 0x60
 8109bde:	f1b8 0f00 	cmp.w	r8, #0
 8109be2:	f300 808c 	bgt.w	8109cfe <_strtod_l+0x87e>
 8109be6:	9b06      	ldr	r3, [sp, #24]
 8109be8:	2b00      	cmp	r3, #0
 8109bea:	dd08      	ble.n	8109bfe <_strtod_l+0x77e>
 8109bec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8109bee:	9905      	ldr	r1, [sp, #20]
 8109bf0:	4620      	mov	r0, r4
 8109bf2:	f002 f9bd 	bl	810bf70 <__pow5mult>
 8109bf6:	9005      	str	r0, [sp, #20]
 8109bf8:	2800      	cmp	r0, #0
 8109bfa:	f43f ae89 	beq.w	8109910 <_strtod_l+0x490>
 8109bfe:	2f00      	cmp	r7, #0
 8109c00:	dd08      	ble.n	8109c14 <_strtod_l+0x794>
 8109c02:	9905      	ldr	r1, [sp, #20]
 8109c04:	463a      	mov	r2, r7
 8109c06:	4620      	mov	r0, r4
 8109c08:	f002 fa0c 	bl	810c024 <__lshift>
 8109c0c:	9005      	str	r0, [sp, #20]
 8109c0e:	2800      	cmp	r0, #0
 8109c10:	f43f ae7e 	beq.w	8109910 <_strtod_l+0x490>
 8109c14:	f1b9 0f00 	cmp.w	r9, #0
 8109c18:	dd08      	ble.n	8109c2c <_strtod_l+0x7ac>
 8109c1a:	4631      	mov	r1, r6
 8109c1c:	464a      	mov	r2, r9
 8109c1e:	4620      	mov	r0, r4
 8109c20:	f002 fa00 	bl	810c024 <__lshift>
 8109c24:	4606      	mov	r6, r0
 8109c26:	2800      	cmp	r0, #0
 8109c28:	f43f ae72 	beq.w	8109910 <_strtod_l+0x490>
 8109c2c:	9a05      	ldr	r2, [sp, #20]
 8109c2e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8109c30:	4620      	mov	r0, r4
 8109c32:	f002 fa83 	bl	810c13c <__mdiff>
 8109c36:	4605      	mov	r5, r0
 8109c38:	2800      	cmp	r0, #0
 8109c3a:	f43f ae69 	beq.w	8109910 <_strtod_l+0x490>
 8109c3e:	68c3      	ldr	r3, [r0, #12]
 8109c40:	930b      	str	r3, [sp, #44]	; 0x2c
 8109c42:	2300      	movs	r3, #0
 8109c44:	60c3      	str	r3, [r0, #12]
 8109c46:	4631      	mov	r1, r6
 8109c48:	f002 fa5c 	bl	810c104 <__mcmp>
 8109c4c:	2800      	cmp	r0, #0
 8109c4e:	da60      	bge.n	8109d12 <_strtod_l+0x892>
 8109c50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109c52:	ea53 030a 	orrs.w	r3, r3, sl
 8109c56:	f040 8082 	bne.w	8109d5e <_strtod_l+0x8de>
 8109c5a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8109c5e:	2b00      	cmp	r3, #0
 8109c60:	d17d      	bne.n	8109d5e <_strtod_l+0x8de>
 8109c62:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8109c66:	0d1b      	lsrs	r3, r3, #20
 8109c68:	051b      	lsls	r3, r3, #20
 8109c6a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8109c6e:	d976      	bls.n	8109d5e <_strtod_l+0x8de>
 8109c70:	696b      	ldr	r3, [r5, #20]
 8109c72:	b913      	cbnz	r3, 8109c7a <_strtod_l+0x7fa>
 8109c74:	692b      	ldr	r3, [r5, #16]
 8109c76:	2b01      	cmp	r3, #1
 8109c78:	dd71      	ble.n	8109d5e <_strtod_l+0x8de>
 8109c7a:	4629      	mov	r1, r5
 8109c7c:	2201      	movs	r2, #1
 8109c7e:	4620      	mov	r0, r4
 8109c80:	f002 f9d0 	bl	810c024 <__lshift>
 8109c84:	4631      	mov	r1, r6
 8109c86:	4605      	mov	r5, r0
 8109c88:	f002 fa3c 	bl	810c104 <__mcmp>
 8109c8c:	2800      	cmp	r0, #0
 8109c8e:	dd66      	ble.n	8109d5e <_strtod_l+0x8de>
 8109c90:	9904      	ldr	r1, [sp, #16]
 8109c92:	4a53      	ldr	r2, [pc, #332]	; (8109de0 <_strtod_l+0x960>)
 8109c94:	465b      	mov	r3, fp
 8109c96:	2900      	cmp	r1, #0
 8109c98:	f000 8081 	beq.w	8109d9e <_strtod_l+0x91e>
 8109c9c:	ea02 010b 	and.w	r1, r2, fp
 8109ca0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8109ca4:	dc7b      	bgt.n	8109d9e <_strtod_l+0x91e>
 8109ca6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8109caa:	f77f aea9 	ble.w	8109a00 <_strtod_l+0x580>
 8109cae:	4b4d      	ldr	r3, [pc, #308]	; (8109de4 <_strtod_l+0x964>)
 8109cb0:	4650      	mov	r0, sl
 8109cb2:	4659      	mov	r1, fp
 8109cb4:	2200      	movs	r2, #0
 8109cb6:	f7f6 fd27 	bl	8100708 <__aeabi_dmul>
 8109cba:	460b      	mov	r3, r1
 8109cbc:	4303      	orrs	r3, r0
 8109cbe:	bf08      	it	eq
 8109cc0:	2322      	moveq	r3, #34	; 0x22
 8109cc2:	4682      	mov	sl, r0
 8109cc4:	468b      	mov	fp, r1
 8109cc6:	bf08      	it	eq
 8109cc8:	6023      	streq	r3, [r4, #0]
 8109cca:	e62b      	b.n	8109924 <_strtod_l+0x4a4>
 8109ccc:	f04f 32ff 	mov.w	r2, #4294967295
 8109cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8109cd4:	ea03 0a0a 	and.w	sl, r3, sl
 8109cd8:	e6e3      	b.n	8109aa2 <_strtod_l+0x622>
 8109cda:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8109cde:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8109ce2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8109ce6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8109cea:	fa01 f308 	lsl.w	r3, r1, r8
 8109cee:	9308      	str	r3, [sp, #32]
 8109cf0:	910d      	str	r1, [sp, #52]	; 0x34
 8109cf2:	e746      	b.n	8109b82 <_strtod_l+0x702>
 8109cf4:	2300      	movs	r3, #0
 8109cf6:	9308      	str	r3, [sp, #32]
 8109cf8:	2301      	movs	r3, #1
 8109cfa:	930d      	str	r3, [sp, #52]	; 0x34
 8109cfc:	e741      	b.n	8109b82 <_strtod_l+0x702>
 8109cfe:	9918      	ldr	r1, [sp, #96]	; 0x60
 8109d00:	4642      	mov	r2, r8
 8109d02:	4620      	mov	r0, r4
 8109d04:	f002 f98e 	bl	810c024 <__lshift>
 8109d08:	9018      	str	r0, [sp, #96]	; 0x60
 8109d0a:	2800      	cmp	r0, #0
 8109d0c:	f47f af6b 	bne.w	8109be6 <_strtod_l+0x766>
 8109d10:	e5fe      	b.n	8109910 <_strtod_l+0x490>
 8109d12:	465f      	mov	r7, fp
 8109d14:	d16e      	bne.n	8109df4 <_strtod_l+0x974>
 8109d16:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8109d18:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8109d1c:	b342      	cbz	r2, 8109d70 <_strtod_l+0x8f0>
 8109d1e:	4a32      	ldr	r2, [pc, #200]	; (8109de8 <_strtod_l+0x968>)
 8109d20:	4293      	cmp	r3, r2
 8109d22:	d128      	bne.n	8109d76 <_strtod_l+0x8f6>
 8109d24:	9b04      	ldr	r3, [sp, #16]
 8109d26:	4651      	mov	r1, sl
 8109d28:	b1eb      	cbz	r3, 8109d66 <_strtod_l+0x8e6>
 8109d2a:	4b2d      	ldr	r3, [pc, #180]	; (8109de0 <_strtod_l+0x960>)
 8109d2c:	403b      	ands	r3, r7
 8109d2e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8109d32:	f04f 32ff 	mov.w	r2, #4294967295
 8109d36:	d819      	bhi.n	8109d6c <_strtod_l+0x8ec>
 8109d38:	0d1b      	lsrs	r3, r3, #20
 8109d3a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8109d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8109d42:	4299      	cmp	r1, r3
 8109d44:	d117      	bne.n	8109d76 <_strtod_l+0x8f6>
 8109d46:	4b29      	ldr	r3, [pc, #164]	; (8109dec <_strtod_l+0x96c>)
 8109d48:	429f      	cmp	r7, r3
 8109d4a:	d102      	bne.n	8109d52 <_strtod_l+0x8d2>
 8109d4c:	3101      	adds	r1, #1
 8109d4e:	f43f addf 	beq.w	8109910 <_strtod_l+0x490>
 8109d52:	4b23      	ldr	r3, [pc, #140]	; (8109de0 <_strtod_l+0x960>)
 8109d54:	403b      	ands	r3, r7
 8109d56:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8109d5a:	f04f 0a00 	mov.w	sl, #0
 8109d5e:	9b04      	ldr	r3, [sp, #16]
 8109d60:	2b00      	cmp	r3, #0
 8109d62:	d1a4      	bne.n	8109cae <_strtod_l+0x82e>
 8109d64:	e5de      	b.n	8109924 <_strtod_l+0x4a4>
 8109d66:	f04f 33ff 	mov.w	r3, #4294967295
 8109d6a:	e7ea      	b.n	8109d42 <_strtod_l+0x8c2>
 8109d6c:	4613      	mov	r3, r2
 8109d6e:	e7e8      	b.n	8109d42 <_strtod_l+0x8c2>
 8109d70:	ea53 030a 	orrs.w	r3, r3, sl
 8109d74:	d08c      	beq.n	8109c90 <_strtod_l+0x810>
 8109d76:	9b08      	ldr	r3, [sp, #32]
 8109d78:	b1db      	cbz	r3, 8109db2 <_strtod_l+0x932>
 8109d7a:	423b      	tst	r3, r7
 8109d7c:	d0ef      	beq.n	8109d5e <_strtod_l+0x8de>
 8109d7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109d80:	9a04      	ldr	r2, [sp, #16]
 8109d82:	4650      	mov	r0, sl
 8109d84:	4659      	mov	r1, fp
 8109d86:	b1c3      	cbz	r3, 8109dba <_strtod_l+0x93a>
 8109d88:	f7ff fb5e 	bl	8109448 <sulp>
 8109d8c:	4602      	mov	r2, r0
 8109d8e:	460b      	mov	r3, r1
 8109d90:	ec51 0b18 	vmov	r0, r1, d8
 8109d94:	f7f6 fb02 	bl	810039c <__adddf3>
 8109d98:	4682      	mov	sl, r0
 8109d9a:	468b      	mov	fp, r1
 8109d9c:	e7df      	b.n	8109d5e <_strtod_l+0x8de>
 8109d9e:	4013      	ands	r3, r2
 8109da0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8109da4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8109da8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8109dac:	f04f 3aff 	mov.w	sl, #4294967295
 8109db0:	e7d5      	b.n	8109d5e <_strtod_l+0x8de>
 8109db2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8109db4:	ea13 0f0a 	tst.w	r3, sl
 8109db8:	e7e0      	b.n	8109d7c <_strtod_l+0x8fc>
 8109dba:	f7ff fb45 	bl	8109448 <sulp>
 8109dbe:	4602      	mov	r2, r0
 8109dc0:	460b      	mov	r3, r1
 8109dc2:	ec51 0b18 	vmov	r0, r1, d8
 8109dc6:	f7f6 fae7 	bl	8100398 <__aeabi_dsub>
 8109dca:	2200      	movs	r2, #0
 8109dcc:	2300      	movs	r3, #0
 8109dce:	4682      	mov	sl, r0
 8109dd0:	468b      	mov	fp, r1
 8109dd2:	f7f6 ff01 	bl	8100bd8 <__aeabi_dcmpeq>
 8109dd6:	2800      	cmp	r0, #0
 8109dd8:	d0c1      	beq.n	8109d5e <_strtod_l+0x8de>
 8109dda:	e611      	b.n	8109a00 <_strtod_l+0x580>
 8109ddc:	fffffc02 	.word	0xfffffc02
 8109de0:	7ff00000 	.word	0x7ff00000
 8109de4:	39500000 	.word	0x39500000
 8109de8:	000fffff 	.word	0x000fffff
 8109dec:	7fefffff 	.word	0x7fefffff
 8109df0:	0810d2c8 	.word	0x0810d2c8
 8109df4:	4631      	mov	r1, r6
 8109df6:	4628      	mov	r0, r5
 8109df8:	f002 fb02 	bl	810c400 <__ratio>
 8109dfc:	ec59 8b10 	vmov	r8, r9, d0
 8109e00:	ee10 0a10 	vmov	r0, s0
 8109e04:	2200      	movs	r2, #0
 8109e06:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8109e0a:	4649      	mov	r1, r9
 8109e0c:	f7f6 fef8 	bl	8100c00 <__aeabi_dcmple>
 8109e10:	2800      	cmp	r0, #0
 8109e12:	d07a      	beq.n	8109f0a <_strtod_l+0xa8a>
 8109e14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109e16:	2b00      	cmp	r3, #0
 8109e18:	d04a      	beq.n	8109eb0 <_strtod_l+0xa30>
 8109e1a:	4b95      	ldr	r3, [pc, #596]	; (810a070 <_strtod_l+0xbf0>)
 8109e1c:	2200      	movs	r2, #0
 8109e1e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8109e22:	f8df 924c 	ldr.w	r9, [pc, #588]	; 810a070 <_strtod_l+0xbf0>
 8109e26:	f04f 0800 	mov.w	r8, #0
 8109e2a:	4b92      	ldr	r3, [pc, #584]	; (810a074 <_strtod_l+0xbf4>)
 8109e2c:	403b      	ands	r3, r7
 8109e2e:	930d      	str	r3, [sp, #52]	; 0x34
 8109e30:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8109e32:	4b91      	ldr	r3, [pc, #580]	; (810a078 <_strtod_l+0xbf8>)
 8109e34:	429a      	cmp	r2, r3
 8109e36:	f040 80b0 	bne.w	8109f9a <_strtod_l+0xb1a>
 8109e3a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8109e3e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8109e42:	ec4b ab10 	vmov	d0, sl, fp
 8109e46:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8109e4a:	f002 fa01 	bl	810c250 <__ulp>
 8109e4e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8109e52:	ec53 2b10 	vmov	r2, r3, d0
 8109e56:	f7f6 fc57 	bl	8100708 <__aeabi_dmul>
 8109e5a:	4652      	mov	r2, sl
 8109e5c:	465b      	mov	r3, fp
 8109e5e:	f7f6 fa9d 	bl	810039c <__adddf3>
 8109e62:	460b      	mov	r3, r1
 8109e64:	4983      	ldr	r1, [pc, #524]	; (810a074 <_strtod_l+0xbf4>)
 8109e66:	4a85      	ldr	r2, [pc, #532]	; (810a07c <_strtod_l+0xbfc>)
 8109e68:	4019      	ands	r1, r3
 8109e6a:	4291      	cmp	r1, r2
 8109e6c:	4682      	mov	sl, r0
 8109e6e:	d960      	bls.n	8109f32 <_strtod_l+0xab2>
 8109e70:	ee18 3a90 	vmov	r3, s17
 8109e74:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8109e78:	4293      	cmp	r3, r2
 8109e7a:	d104      	bne.n	8109e86 <_strtod_l+0xa06>
 8109e7c:	ee18 3a10 	vmov	r3, s16
 8109e80:	3301      	adds	r3, #1
 8109e82:	f43f ad45 	beq.w	8109910 <_strtod_l+0x490>
 8109e86:	f8df b200 	ldr.w	fp, [pc, #512]	; 810a088 <_strtod_l+0xc08>
 8109e8a:	f04f 3aff 	mov.w	sl, #4294967295
 8109e8e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8109e90:	4620      	mov	r0, r4
 8109e92:	f001 feab 	bl	810bbec <_Bfree>
 8109e96:	9905      	ldr	r1, [sp, #20]
 8109e98:	4620      	mov	r0, r4
 8109e9a:	f001 fea7 	bl	810bbec <_Bfree>
 8109e9e:	4631      	mov	r1, r6
 8109ea0:	4620      	mov	r0, r4
 8109ea2:	f001 fea3 	bl	810bbec <_Bfree>
 8109ea6:	4629      	mov	r1, r5
 8109ea8:	4620      	mov	r0, r4
 8109eaa:	f001 fe9f 	bl	810bbec <_Bfree>
 8109eae:	e61a      	b.n	8109ae6 <_strtod_l+0x666>
 8109eb0:	f1ba 0f00 	cmp.w	sl, #0
 8109eb4:	d11b      	bne.n	8109eee <_strtod_l+0xa6e>
 8109eb6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8109eba:	b9f3      	cbnz	r3, 8109efa <_strtod_l+0xa7a>
 8109ebc:	4b6c      	ldr	r3, [pc, #432]	; (810a070 <_strtod_l+0xbf0>)
 8109ebe:	2200      	movs	r2, #0
 8109ec0:	4640      	mov	r0, r8
 8109ec2:	4649      	mov	r1, r9
 8109ec4:	f7f6 fe92 	bl	8100bec <__aeabi_dcmplt>
 8109ec8:	b9d0      	cbnz	r0, 8109f00 <_strtod_l+0xa80>
 8109eca:	4640      	mov	r0, r8
 8109ecc:	4649      	mov	r1, r9
 8109ece:	4b6c      	ldr	r3, [pc, #432]	; (810a080 <_strtod_l+0xc00>)
 8109ed0:	2200      	movs	r2, #0
 8109ed2:	f7f6 fc19 	bl	8100708 <__aeabi_dmul>
 8109ed6:	4680      	mov	r8, r0
 8109ed8:	4689      	mov	r9, r1
 8109eda:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8109ede:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8109ee2:	9315      	str	r3, [sp, #84]	; 0x54
 8109ee4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8109ee8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8109eec:	e79d      	b.n	8109e2a <_strtod_l+0x9aa>
 8109eee:	f1ba 0f01 	cmp.w	sl, #1
 8109ef2:	d102      	bne.n	8109efa <_strtod_l+0xa7a>
 8109ef4:	2f00      	cmp	r7, #0
 8109ef6:	f43f ad83 	beq.w	8109a00 <_strtod_l+0x580>
 8109efa:	4b62      	ldr	r3, [pc, #392]	; (810a084 <_strtod_l+0xc04>)
 8109efc:	2200      	movs	r2, #0
 8109efe:	e78e      	b.n	8109e1e <_strtod_l+0x99e>
 8109f00:	f8df 917c 	ldr.w	r9, [pc, #380]	; 810a080 <_strtod_l+0xc00>
 8109f04:	f04f 0800 	mov.w	r8, #0
 8109f08:	e7e7      	b.n	8109eda <_strtod_l+0xa5a>
 8109f0a:	4b5d      	ldr	r3, [pc, #372]	; (810a080 <_strtod_l+0xc00>)
 8109f0c:	4640      	mov	r0, r8
 8109f0e:	4649      	mov	r1, r9
 8109f10:	2200      	movs	r2, #0
 8109f12:	f7f6 fbf9 	bl	8100708 <__aeabi_dmul>
 8109f16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109f18:	4680      	mov	r8, r0
 8109f1a:	4689      	mov	r9, r1
 8109f1c:	b933      	cbnz	r3, 8109f2c <_strtod_l+0xaac>
 8109f1e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8109f22:	900e      	str	r0, [sp, #56]	; 0x38
 8109f24:	930f      	str	r3, [sp, #60]	; 0x3c
 8109f26:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8109f2a:	e7dd      	b.n	8109ee8 <_strtod_l+0xa68>
 8109f2c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8109f30:	e7f9      	b.n	8109f26 <_strtod_l+0xaa6>
 8109f32:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8109f36:	9b04      	ldr	r3, [sp, #16]
 8109f38:	2b00      	cmp	r3, #0
 8109f3a:	d1a8      	bne.n	8109e8e <_strtod_l+0xa0e>
 8109f3c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8109f40:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8109f42:	0d1b      	lsrs	r3, r3, #20
 8109f44:	051b      	lsls	r3, r3, #20
 8109f46:	429a      	cmp	r2, r3
 8109f48:	d1a1      	bne.n	8109e8e <_strtod_l+0xa0e>
 8109f4a:	4640      	mov	r0, r8
 8109f4c:	4649      	mov	r1, r9
 8109f4e:	f7f6 ff3b 	bl	8100dc8 <__aeabi_d2lz>
 8109f52:	f7f6 fbab 	bl	81006ac <__aeabi_l2d>
 8109f56:	4602      	mov	r2, r0
 8109f58:	460b      	mov	r3, r1
 8109f5a:	4640      	mov	r0, r8
 8109f5c:	4649      	mov	r1, r9
 8109f5e:	f7f6 fa1b 	bl	8100398 <__aeabi_dsub>
 8109f62:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8109f64:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8109f68:	ea43 030a 	orr.w	r3, r3, sl
 8109f6c:	4313      	orrs	r3, r2
 8109f6e:	4680      	mov	r8, r0
 8109f70:	4689      	mov	r9, r1
 8109f72:	d055      	beq.n	810a020 <_strtod_l+0xba0>
 8109f74:	a336      	add	r3, pc, #216	; (adr r3, 810a050 <_strtod_l+0xbd0>)
 8109f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109f7a:	f7f6 fe37 	bl	8100bec <__aeabi_dcmplt>
 8109f7e:	2800      	cmp	r0, #0
 8109f80:	f47f acd0 	bne.w	8109924 <_strtod_l+0x4a4>
 8109f84:	a334      	add	r3, pc, #208	; (adr r3, 810a058 <_strtod_l+0xbd8>)
 8109f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109f8a:	4640      	mov	r0, r8
 8109f8c:	4649      	mov	r1, r9
 8109f8e:	f7f6 fe4b 	bl	8100c28 <__aeabi_dcmpgt>
 8109f92:	2800      	cmp	r0, #0
 8109f94:	f43f af7b 	beq.w	8109e8e <_strtod_l+0xa0e>
 8109f98:	e4c4      	b.n	8109924 <_strtod_l+0x4a4>
 8109f9a:	9b04      	ldr	r3, [sp, #16]
 8109f9c:	b333      	cbz	r3, 8109fec <_strtod_l+0xb6c>
 8109f9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8109fa0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8109fa4:	d822      	bhi.n	8109fec <_strtod_l+0xb6c>
 8109fa6:	a32e      	add	r3, pc, #184	; (adr r3, 810a060 <_strtod_l+0xbe0>)
 8109fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109fac:	4640      	mov	r0, r8
 8109fae:	4649      	mov	r1, r9
 8109fb0:	f7f6 fe26 	bl	8100c00 <__aeabi_dcmple>
 8109fb4:	b1a0      	cbz	r0, 8109fe0 <_strtod_l+0xb60>
 8109fb6:	4649      	mov	r1, r9
 8109fb8:	4640      	mov	r0, r8
 8109fba:	f7f6 fe7d 	bl	8100cb8 <__aeabi_d2uiz>
 8109fbe:	2801      	cmp	r0, #1
 8109fc0:	bf38      	it	cc
 8109fc2:	2001      	movcc	r0, #1
 8109fc4:	f7f6 fb26 	bl	8100614 <__aeabi_ui2d>
 8109fc8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109fca:	4680      	mov	r8, r0
 8109fcc:	4689      	mov	r9, r1
 8109fce:	bb23      	cbnz	r3, 810a01a <_strtod_l+0xb9a>
 8109fd0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8109fd4:	9010      	str	r0, [sp, #64]	; 0x40
 8109fd6:	9311      	str	r3, [sp, #68]	; 0x44
 8109fd8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8109fdc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8109fe0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8109fe2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8109fe4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8109fe8:	1a9b      	subs	r3, r3, r2
 8109fea:	9309      	str	r3, [sp, #36]	; 0x24
 8109fec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8109ff0:	eeb0 0a48 	vmov.f32	s0, s16
 8109ff4:	eef0 0a68 	vmov.f32	s1, s17
 8109ff8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8109ffc:	f002 f928 	bl	810c250 <__ulp>
 810a000:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 810a004:	ec53 2b10 	vmov	r2, r3, d0
 810a008:	f7f6 fb7e 	bl	8100708 <__aeabi_dmul>
 810a00c:	ec53 2b18 	vmov	r2, r3, d8
 810a010:	f7f6 f9c4 	bl	810039c <__adddf3>
 810a014:	4682      	mov	sl, r0
 810a016:	468b      	mov	fp, r1
 810a018:	e78d      	b.n	8109f36 <_strtod_l+0xab6>
 810a01a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 810a01e:	e7db      	b.n	8109fd8 <_strtod_l+0xb58>
 810a020:	a311      	add	r3, pc, #68	; (adr r3, 810a068 <_strtod_l+0xbe8>)
 810a022:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a026:	f7f6 fde1 	bl	8100bec <__aeabi_dcmplt>
 810a02a:	e7b2      	b.n	8109f92 <_strtod_l+0xb12>
 810a02c:	2300      	movs	r3, #0
 810a02e:	930a      	str	r3, [sp, #40]	; 0x28
 810a030:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 810a032:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 810a034:	6013      	str	r3, [r2, #0]
 810a036:	f7ff ba6b 	b.w	8109510 <_strtod_l+0x90>
 810a03a:	2a65      	cmp	r2, #101	; 0x65
 810a03c:	f43f ab5f 	beq.w	81096fe <_strtod_l+0x27e>
 810a040:	2a45      	cmp	r2, #69	; 0x45
 810a042:	f43f ab5c 	beq.w	81096fe <_strtod_l+0x27e>
 810a046:	2301      	movs	r3, #1
 810a048:	f7ff bb94 	b.w	8109774 <_strtod_l+0x2f4>
 810a04c:	f3af 8000 	nop.w
 810a050:	94a03595 	.word	0x94a03595
 810a054:	3fdfffff 	.word	0x3fdfffff
 810a058:	35afe535 	.word	0x35afe535
 810a05c:	3fe00000 	.word	0x3fe00000
 810a060:	ffc00000 	.word	0xffc00000
 810a064:	41dfffff 	.word	0x41dfffff
 810a068:	94a03595 	.word	0x94a03595
 810a06c:	3fcfffff 	.word	0x3fcfffff
 810a070:	3ff00000 	.word	0x3ff00000
 810a074:	7ff00000 	.word	0x7ff00000
 810a078:	7fe00000 	.word	0x7fe00000
 810a07c:	7c9fffff 	.word	0x7c9fffff
 810a080:	3fe00000 	.word	0x3fe00000
 810a084:	bff00000 	.word	0xbff00000
 810a088:	7fefffff 	.word	0x7fefffff

0810a08c <_strtod_r>:
 810a08c:	4b01      	ldr	r3, [pc, #4]	; (810a094 <_strtod_r+0x8>)
 810a08e:	f7ff b9f7 	b.w	8109480 <_strtod_l>
 810a092:	bf00      	nop
 810a094:	10000088 	.word	0x10000088

0810a098 <_strtol_l.constprop.0>:
 810a098:	2b01      	cmp	r3, #1
 810a09a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810a09e:	d001      	beq.n	810a0a4 <_strtol_l.constprop.0+0xc>
 810a0a0:	2b24      	cmp	r3, #36	; 0x24
 810a0a2:	d906      	bls.n	810a0b2 <_strtol_l.constprop.0+0x1a>
 810a0a4:	f7fe fa62 	bl	810856c <__errno>
 810a0a8:	2316      	movs	r3, #22
 810a0aa:	6003      	str	r3, [r0, #0]
 810a0ac:	2000      	movs	r0, #0
 810a0ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810a0b2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 810a198 <_strtol_l.constprop.0+0x100>
 810a0b6:	460d      	mov	r5, r1
 810a0b8:	462e      	mov	r6, r5
 810a0ba:	f815 4b01 	ldrb.w	r4, [r5], #1
 810a0be:	f814 700c 	ldrb.w	r7, [r4, ip]
 810a0c2:	f017 0708 	ands.w	r7, r7, #8
 810a0c6:	d1f7      	bne.n	810a0b8 <_strtol_l.constprop.0+0x20>
 810a0c8:	2c2d      	cmp	r4, #45	; 0x2d
 810a0ca:	d132      	bne.n	810a132 <_strtol_l.constprop.0+0x9a>
 810a0cc:	782c      	ldrb	r4, [r5, #0]
 810a0ce:	2701      	movs	r7, #1
 810a0d0:	1cb5      	adds	r5, r6, #2
 810a0d2:	2b00      	cmp	r3, #0
 810a0d4:	d05b      	beq.n	810a18e <_strtol_l.constprop.0+0xf6>
 810a0d6:	2b10      	cmp	r3, #16
 810a0d8:	d109      	bne.n	810a0ee <_strtol_l.constprop.0+0x56>
 810a0da:	2c30      	cmp	r4, #48	; 0x30
 810a0dc:	d107      	bne.n	810a0ee <_strtol_l.constprop.0+0x56>
 810a0de:	782c      	ldrb	r4, [r5, #0]
 810a0e0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 810a0e4:	2c58      	cmp	r4, #88	; 0x58
 810a0e6:	d14d      	bne.n	810a184 <_strtol_l.constprop.0+0xec>
 810a0e8:	786c      	ldrb	r4, [r5, #1]
 810a0ea:	2310      	movs	r3, #16
 810a0ec:	3502      	adds	r5, #2
 810a0ee:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 810a0f2:	f108 38ff 	add.w	r8, r8, #4294967295
 810a0f6:	f04f 0c00 	mov.w	ip, #0
 810a0fa:	fbb8 f9f3 	udiv	r9, r8, r3
 810a0fe:	4666      	mov	r6, ip
 810a100:	fb03 8a19 	mls	sl, r3, r9, r8
 810a104:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 810a108:	f1be 0f09 	cmp.w	lr, #9
 810a10c:	d816      	bhi.n	810a13c <_strtol_l.constprop.0+0xa4>
 810a10e:	4674      	mov	r4, lr
 810a110:	42a3      	cmp	r3, r4
 810a112:	dd24      	ble.n	810a15e <_strtol_l.constprop.0+0xc6>
 810a114:	f1bc 0f00 	cmp.w	ip, #0
 810a118:	db1e      	blt.n	810a158 <_strtol_l.constprop.0+0xc0>
 810a11a:	45b1      	cmp	r9, r6
 810a11c:	d31c      	bcc.n	810a158 <_strtol_l.constprop.0+0xc0>
 810a11e:	d101      	bne.n	810a124 <_strtol_l.constprop.0+0x8c>
 810a120:	45a2      	cmp	sl, r4
 810a122:	db19      	blt.n	810a158 <_strtol_l.constprop.0+0xc0>
 810a124:	fb06 4603 	mla	r6, r6, r3, r4
 810a128:	f04f 0c01 	mov.w	ip, #1
 810a12c:	f815 4b01 	ldrb.w	r4, [r5], #1
 810a130:	e7e8      	b.n	810a104 <_strtol_l.constprop.0+0x6c>
 810a132:	2c2b      	cmp	r4, #43	; 0x2b
 810a134:	bf04      	itt	eq
 810a136:	782c      	ldrbeq	r4, [r5, #0]
 810a138:	1cb5      	addeq	r5, r6, #2
 810a13a:	e7ca      	b.n	810a0d2 <_strtol_l.constprop.0+0x3a>
 810a13c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 810a140:	f1be 0f19 	cmp.w	lr, #25
 810a144:	d801      	bhi.n	810a14a <_strtol_l.constprop.0+0xb2>
 810a146:	3c37      	subs	r4, #55	; 0x37
 810a148:	e7e2      	b.n	810a110 <_strtol_l.constprop.0+0x78>
 810a14a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 810a14e:	f1be 0f19 	cmp.w	lr, #25
 810a152:	d804      	bhi.n	810a15e <_strtol_l.constprop.0+0xc6>
 810a154:	3c57      	subs	r4, #87	; 0x57
 810a156:	e7db      	b.n	810a110 <_strtol_l.constprop.0+0x78>
 810a158:	f04f 3cff 	mov.w	ip, #4294967295
 810a15c:	e7e6      	b.n	810a12c <_strtol_l.constprop.0+0x94>
 810a15e:	f1bc 0f00 	cmp.w	ip, #0
 810a162:	da05      	bge.n	810a170 <_strtol_l.constprop.0+0xd8>
 810a164:	2322      	movs	r3, #34	; 0x22
 810a166:	6003      	str	r3, [r0, #0]
 810a168:	4646      	mov	r6, r8
 810a16a:	b942      	cbnz	r2, 810a17e <_strtol_l.constprop.0+0xe6>
 810a16c:	4630      	mov	r0, r6
 810a16e:	e79e      	b.n	810a0ae <_strtol_l.constprop.0+0x16>
 810a170:	b107      	cbz	r7, 810a174 <_strtol_l.constprop.0+0xdc>
 810a172:	4276      	negs	r6, r6
 810a174:	2a00      	cmp	r2, #0
 810a176:	d0f9      	beq.n	810a16c <_strtol_l.constprop.0+0xd4>
 810a178:	f1bc 0f00 	cmp.w	ip, #0
 810a17c:	d000      	beq.n	810a180 <_strtol_l.constprop.0+0xe8>
 810a17e:	1e69      	subs	r1, r5, #1
 810a180:	6011      	str	r1, [r2, #0]
 810a182:	e7f3      	b.n	810a16c <_strtol_l.constprop.0+0xd4>
 810a184:	2430      	movs	r4, #48	; 0x30
 810a186:	2b00      	cmp	r3, #0
 810a188:	d1b1      	bne.n	810a0ee <_strtol_l.constprop.0+0x56>
 810a18a:	2308      	movs	r3, #8
 810a18c:	e7af      	b.n	810a0ee <_strtol_l.constprop.0+0x56>
 810a18e:	2c30      	cmp	r4, #48	; 0x30
 810a190:	d0a5      	beq.n	810a0de <_strtol_l.constprop.0+0x46>
 810a192:	230a      	movs	r3, #10
 810a194:	e7ab      	b.n	810a0ee <_strtol_l.constprop.0+0x56>
 810a196:	bf00      	nop
 810a198:	0810d2f1 	.word	0x0810d2f1

0810a19c <_strtol_r>:
 810a19c:	f7ff bf7c 	b.w	810a098 <_strtol_l.constprop.0>

0810a1a0 <__swbuf_r>:
 810a1a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810a1a2:	460e      	mov	r6, r1
 810a1a4:	4614      	mov	r4, r2
 810a1a6:	4605      	mov	r5, r0
 810a1a8:	b118      	cbz	r0, 810a1b2 <__swbuf_r+0x12>
 810a1aa:	6983      	ldr	r3, [r0, #24]
 810a1ac:	b90b      	cbnz	r3, 810a1b2 <__swbuf_r+0x12>
 810a1ae:	f001 f84b 	bl	810b248 <__sinit>
 810a1b2:	4b21      	ldr	r3, [pc, #132]	; (810a238 <__swbuf_r+0x98>)
 810a1b4:	429c      	cmp	r4, r3
 810a1b6:	d12b      	bne.n	810a210 <__swbuf_r+0x70>
 810a1b8:	686c      	ldr	r4, [r5, #4]
 810a1ba:	69a3      	ldr	r3, [r4, #24]
 810a1bc:	60a3      	str	r3, [r4, #8]
 810a1be:	89a3      	ldrh	r3, [r4, #12]
 810a1c0:	071a      	lsls	r2, r3, #28
 810a1c2:	d52f      	bpl.n	810a224 <__swbuf_r+0x84>
 810a1c4:	6923      	ldr	r3, [r4, #16]
 810a1c6:	b36b      	cbz	r3, 810a224 <__swbuf_r+0x84>
 810a1c8:	6923      	ldr	r3, [r4, #16]
 810a1ca:	6820      	ldr	r0, [r4, #0]
 810a1cc:	1ac0      	subs	r0, r0, r3
 810a1ce:	6963      	ldr	r3, [r4, #20]
 810a1d0:	b2f6      	uxtb	r6, r6
 810a1d2:	4283      	cmp	r3, r0
 810a1d4:	4637      	mov	r7, r6
 810a1d6:	dc04      	bgt.n	810a1e2 <__swbuf_r+0x42>
 810a1d8:	4621      	mov	r1, r4
 810a1da:	4628      	mov	r0, r5
 810a1dc:	f000 ffa0 	bl	810b120 <_fflush_r>
 810a1e0:	bb30      	cbnz	r0, 810a230 <__swbuf_r+0x90>
 810a1e2:	68a3      	ldr	r3, [r4, #8]
 810a1e4:	3b01      	subs	r3, #1
 810a1e6:	60a3      	str	r3, [r4, #8]
 810a1e8:	6823      	ldr	r3, [r4, #0]
 810a1ea:	1c5a      	adds	r2, r3, #1
 810a1ec:	6022      	str	r2, [r4, #0]
 810a1ee:	701e      	strb	r6, [r3, #0]
 810a1f0:	6963      	ldr	r3, [r4, #20]
 810a1f2:	3001      	adds	r0, #1
 810a1f4:	4283      	cmp	r3, r0
 810a1f6:	d004      	beq.n	810a202 <__swbuf_r+0x62>
 810a1f8:	89a3      	ldrh	r3, [r4, #12]
 810a1fa:	07db      	lsls	r3, r3, #31
 810a1fc:	d506      	bpl.n	810a20c <__swbuf_r+0x6c>
 810a1fe:	2e0a      	cmp	r6, #10
 810a200:	d104      	bne.n	810a20c <__swbuf_r+0x6c>
 810a202:	4621      	mov	r1, r4
 810a204:	4628      	mov	r0, r5
 810a206:	f000 ff8b 	bl	810b120 <_fflush_r>
 810a20a:	b988      	cbnz	r0, 810a230 <__swbuf_r+0x90>
 810a20c:	4638      	mov	r0, r7
 810a20e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810a210:	4b0a      	ldr	r3, [pc, #40]	; (810a23c <__swbuf_r+0x9c>)
 810a212:	429c      	cmp	r4, r3
 810a214:	d101      	bne.n	810a21a <__swbuf_r+0x7a>
 810a216:	68ac      	ldr	r4, [r5, #8]
 810a218:	e7cf      	b.n	810a1ba <__swbuf_r+0x1a>
 810a21a:	4b09      	ldr	r3, [pc, #36]	; (810a240 <__swbuf_r+0xa0>)
 810a21c:	429c      	cmp	r4, r3
 810a21e:	bf08      	it	eq
 810a220:	68ec      	ldreq	r4, [r5, #12]
 810a222:	e7ca      	b.n	810a1ba <__swbuf_r+0x1a>
 810a224:	4621      	mov	r1, r4
 810a226:	4628      	mov	r0, r5
 810a228:	f000 f80c 	bl	810a244 <__swsetup_r>
 810a22c:	2800      	cmp	r0, #0
 810a22e:	d0cb      	beq.n	810a1c8 <__swbuf_r+0x28>
 810a230:	f04f 37ff 	mov.w	r7, #4294967295
 810a234:	e7ea      	b.n	810a20c <__swbuf_r+0x6c>
 810a236:	bf00      	nop
 810a238:	0810d4a4 	.word	0x0810d4a4
 810a23c:	0810d4c4 	.word	0x0810d4c4
 810a240:	0810d484 	.word	0x0810d484

0810a244 <__swsetup_r>:
 810a244:	4b32      	ldr	r3, [pc, #200]	; (810a310 <__swsetup_r+0xcc>)
 810a246:	b570      	push	{r4, r5, r6, lr}
 810a248:	681d      	ldr	r5, [r3, #0]
 810a24a:	4606      	mov	r6, r0
 810a24c:	460c      	mov	r4, r1
 810a24e:	b125      	cbz	r5, 810a25a <__swsetup_r+0x16>
 810a250:	69ab      	ldr	r3, [r5, #24]
 810a252:	b913      	cbnz	r3, 810a25a <__swsetup_r+0x16>
 810a254:	4628      	mov	r0, r5
 810a256:	f000 fff7 	bl	810b248 <__sinit>
 810a25a:	4b2e      	ldr	r3, [pc, #184]	; (810a314 <__swsetup_r+0xd0>)
 810a25c:	429c      	cmp	r4, r3
 810a25e:	d10f      	bne.n	810a280 <__swsetup_r+0x3c>
 810a260:	686c      	ldr	r4, [r5, #4]
 810a262:	89a3      	ldrh	r3, [r4, #12]
 810a264:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 810a268:	0719      	lsls	r1, r3, #28
 810a26a:	d42c      	bmi.n	810a2c6 <__swsetup_r+0x82>
 810a26c:	06dd      	lsls	r5, r3, #27
 810a26e:	d411      	bmi.n	810a294 <__swsetup_r+0x50>
 810a270:	2309      	movs	r3, #9
 810a272:	6033      	str	r3, [r6, #0]
 810a274:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 810a278:	81a3      	strh	r3, [r4, #12]
 810a27a:	f04f 30ff 	mov.w	r0, #4294967295
 810a27e:	e03e      	b.n	810a2fe <__swsetup_r+0xba>
 810a280:	4b25      	ldr	r3, [pc, #148]	; (810a318 <__swsetup_r+0xd4>)
 810a282:	429c      	cmp	r4, r3
 810a284:	d101      	bne.n	810a28a <__swsetup_r+0x46>
 810a286:	68ac      	ldr	r4, [r5, #8]
 810a288:	e7eb      	b.n	810a262 <__swsetup_r+0x1e>
 810a28a:	4b24      	ldr	r3, [pc, #144]	; (810a31c <__swsetup_r+0xd8>)
 810a28c:	429c      	cmp	r4, r3
 810a28e:	bf08      	it	eq
 810a290:	68ec      	ldreq	r4, [r5, #12]
 810a292:	e7e6      	b.n	810a262 <__swsetup_r+0x1e>
 810a294:	0758      	lsls	r0, r3, #29
 810a296:	d512      	bpl.n	810a2be <__swsetup_r+0x7a>
 810a298:	6b61      	ldr	r1, [r4, #52]	; 0x34
 810a29a:	b141      	cbz	r1, 810a2ae <__swsetup_r+0x6a>
 810a29c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 810a2a0:	4299      	cmp	r1, r3
 810a2a2:	d002      	beq.n	810a2aa <__swsetup_r+0x66>
 810a2a4:	4630      	mov	r0, r6
 810a2a6:	f002 f939 	bl	810c51c <_free_r>
 810a2aa:	2300      	movs	r3, #0
 810a2ac:	6363      	str	r3, [r4, #52]	; 0x34
 810a2ae:	89a3      	ldrh	r3, [r4, #12]
 810a2b0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 810a2b4:	81a3      	strh	r3, [r4, #12]
 810a2b6:	2300      	movs	r3, #0
 810a2b8:	6063      	str	r3, [r4, #4]
 810a2ba:	6923      	ldr	r3, [r4, #16]
 810a2bc:	6023      	str	r3, [r4, #0]
 810a2be:	89a3      	ldrh	r3, [r4, #12]
 810a2c0:	f043 0308 	orr.w	r3, r3, #8
 810a2c4:	81a3      	strh	r3, [r4, #12]
 810a2c6:	6923      	ldr	r3, [r4, #16]
 810a2c8:	b94b      	cbnz	r3, 810a2de <__swsetup_r+0x9a>
 810a2ca:	89a3      	ldrh	r3, [r4, #12]
 810a2cc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 810a2d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 810a2d4:	d003      	beq.n	810a2de <__swsetup_r+0x9a>
 810a2d6:	4621      	mov	r1, r4
 810a2d8:	4630      	mov	r0, r6
 810a2da:	f001 fbed 	bl	810bab8 <__smakebuf_r>
 810a2de:	89a0      	ldrh	r0, [r4, #12]
 810a2e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 810a2e4:	f010 0301 	ands.w	r3, r0, #1
 810a2e8:	d00a      	beq.n	810a300 <__swsetup_r+0xbc>
 810a2ea:	2300      	movs	r3, #0
 810a2ec:	60a3      	str	r3, [r4, #8]
 810a2ee:	6963      	ldr	r3, [r4, #20]
 810a2f0:	425b      	negs	r3, r3
 810a2f2:	61a3      	str	r3, [r4, #24]
 810a2f4:	6923      	ldr	r3, [r4, #16]
 810a2f6:	b943      	cbnz	r3, 810a30a <__swsetup_r+0xc6>
 810a2f8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 810a2fc:	d1ba      	bne.n	810a274 <__swsetup_r+0x30>
 810a2fe:	bd70      	pop	{r4, r5, r6, pc}
 810a300:	0781      	lsls	r1, r0, #30
 810a302:	bf58      	it	pl
 810a304:	6963      	ldrpl	r3, [r4, #20]
 810a306:	60a3      	str	r3, [r4, #8]
 810a308:	e7f4      	b.n	810a2f4 <__swsetup_r+0xb0>
 810a30a:	2000      	movs	r0, #0
 810a30c:	e7f7      	b.n	810a2fe <__swsetup_r+0xba>
 810a30e:	bf00      	nop
 810a310:	10000020 	.word	0x10000020
 810a314:	0810d4a4 	.word	0x0810d4a4
 810a318:	0810d4c4 	.word	0x0810d4c4
 810a31c:	0810d484 	.word	0x0810d484

0810a320 <quorem>:
 810a320:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810a324:	6903      	ldr	r3, [r0, #16]
 810a326:	690c      	ldr	r4, [r1, #16]
 810a328:	42a3      	cmp	r3, r4
 810a32a:	4607      	mov	r7, r0
 810a32c:	f2c0 8081 	blt.w	810a432 <quorem+0x112>
 810a330:	3c01      	subs	r4, #1
 810a332:	f101 0814 	add.w	r8, r1, #20
 810a336:	f100 0514 	add.w	r5, r0, #20
 810a33a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 810a33e:	9301      	str	r3, [sp, #4]
 810a340:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 810a344:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 810a348:	3301      	adds	r3, #1
 810a34a:	429a      	cmp	r2, r3
 810a34c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 810a350:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 810a354:	fbb2 f6f3 	udiv	r6, r2, r3
 810a358:	d331      	bcc.n	810a3be <quorem+0x9e>
 810a35a:	f04f 0e00 	mov.w	lr, #0
 810a35e:	4640      	mov	r0, r8
 810a360:	46ac      	mov	ip, r5
 810a362:	46f2      	mov	sl, lr
 810a364:	f850 2b04 	ldr.w	r2, [r0], #4
 810a368:	b293      	uxth	r3, r2
 810a36a:	fb06 e303 	mla	r3, r6, r3, lr
 810a36e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 810a372:	b29b      	uxth	r3, r3
 810a374:	ebaa 0303 	sub.w	r3, sl, r3
 810a378:	f8dc a000 	ldr.w	sl, [ip]
 810a37c:	0c12      	lsrs	r2, r2, #16
 810a37e:	fa13 f38a 	uxtah	r3, r3, sl
 810a382:	fb06 e202 	mla	r2, r6, r2, lr
 810a386:	9300      	str	r3, [sp, #0]
 810a388:	9b00      	ldr	r3, [sp, #0]
 810a38a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 810a38e:	b292      	uxth	r2, r2
 810a390:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 810a394:	eb02 4223 	add.w	r2, r2, r3, asr #16
 810a398:	f8bd 3000 	ldrh.w	r3, [sp]
 810a39c:	4581      	cmp	r9, r0
 810a39e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 810a3a2:	f84c 3b04 	str.w	r3, [ip], #4
 810a3a6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 810a3aa:	d2db      	bcs.n	810a364 <quorem+0x44>
 810a3ac:	f855 300b 	ldr.w	r3, [r5, fp]
 810a3b0:	b92b      	cbnz	r3, 810a3be <quorem+0x9e>
 810a3b2:	9b01      	ldr	r3, [sp, #4]
 810a3b4:	3b04      	subs	r3, #4
 810a3b6:	429d      	cmp	r5, r3
 810a3b8:	461a      	mov	r2, r3
 810a3ba:	d32e      	bcc.n	810a41a <quorem+0xfa>
 810a3bc:	613c      	str	r4, [r7, #16]
 810a3be:	4638      	mov	r0, r7
 810a3c0:	f001 fea0 	bl	810c104 <__mcmp>
 810a3c4:	2800      	cmp	r0, #0
 810a3c6:	db24      	blt.n	810a412 <quorem+0xf2>
 810a3c8:	3601      	adds	r6, #1
 810a3ca:	4628      	mov	r0, r5
 810a3cc:	f04f 0c00 	mov.w	ip, #0
 810a3d0:	f858 2b04 	ldr.w	r2, [r8], #4
 810a3d4:	f8d0 e000 	ldr.w	lr, [r0]
 810a3d8:	b293      	uxth	r3, r2
 810a3da:	ebac 0303 	sub.w	r3, ip, r3
 810a3de:	0c12      	lsrs	r2, r2, #16
 810a3e0:	fa13 f38e 	uxtah	r3, r3, lr
 810a3e4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 810a3e8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 810a3ec:	b29b      	uxth	r3, r3
 810a3ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 810a3f2:	45c1      	cmp	r9, r8
 810a3f4:	f840 3b04 	str.w	r3, [r0], #4
 810a3f8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 810a3fc:	d2e8      	bcs.n	810a3d0 <quorem+0xb0>
 810a3fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 810a402:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 810a406:	b922      	cbnz	r2, 810a412 <quorem+0xf2>
 810a408:	3b04      	subs	r3, #4
 810a40a:	429d      	cmp	r5, r3
 810a40c:	461a      	mov	r2, r3
 810a40e:	d30a      	bcc.n	810a426 <quorem+0x106>
 810a410:	613c      	str	r4, [r7, #16]
 810a412:	4630      	mov	r0, r6
 810a414:	b003      	add	sp, #12
 810a416:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810a41a:	6812      	ldr	r2, [r2, #0]
 810a41c:	3b04      	subs	r3, #4
 810a41e:	2a00      	cmp	r2, #0
 810a420:	d1cc      	bne.n	810a3bc <quorem+0x9c>
 810a422:	3c01      	subs	r4, #1
 810a424:	e7c7      	b.n	810a3b6 <quorem+0x96>
 810a426:	6812      	ldr	r2, [r2, #0]
 810a428:	3b04      	subs	r3, #4
 810a42a:	2a00      	cmp	r2, #0
 810a42c:	d1f0      	bne.n	810a410 <quorem+0xf0>
 810a42e:	3c01      	subs	r4, #1
 810a430:	e7eb      	b.n	810a40a <quorem+0xea>
 810a432:	2000      	movs	r0, #0
 810a434:	e7ee      	b.n	810a414 <quorem+0xf4>
	...

0810a438 <_dtoa_r>:
 810a438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810a43c:	ed2d 8b04 	vpush	{d8-d9}
 810a440:	ec57 6b10 	vmov	r6, r7, d0
 810a444:	b093      	sub	sp, #76	; 0x4c
 810a446:	6a45      	ldr	r5, [r0, #36]	; 0x24
 810a448:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 810a44c:	9106      	str	r1, [sp, #24]
 810a44e:	ee10 aa10 	vmov	sl, s0
 810a452:	4604      	mov	r4, r0
 810a454:	9209      	str	r2, [sp, #36]	; 0x24
 810a456:	930c      	str	r3, [sp, #48]	; 0x30
 810a458:	46bb      	mov	fp, r7
 810a45a:	b975      	cbnz	r5, 810a47a <_dtoa_r+0x42>
 810a45c:	2010      	movs	r0, #16
 810a45e:	f001 fb6b 	bl	810bb38 <malloc>
 810a462:	4602      	mov	r2, r0
 810a464:	6260      	str	r0, [r4, #36]	; 0x24
 810a466:	b920      	cbnz	r0, 810a472 <_dtoa_r+0x3a>
 810a468:	4ba7      	ldr	r3, [pc, #668]	; (810a708 <_dtoa_r+0x2d0>)
 810a46a:	21ea      	movs	r1, #234	; 0xea
 810a46c:	48a7      	ldr	r0, [pc, #668]	; (810a70c <_dtoa_r+0x2d4>)
 810a46e:	f002 fc79 	bl	810cd64 <__assert_func>
 810a472:	e9c0 5501 	strd	r5, r5, [r0, #4]
 810a476:	6005      	str	r5, [r0, #0]
 810a478:	60c5      	str	r5, [r0, #12]
 810a47a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810a47c:	6819      	ldr	r1, [r3, #0]
 810a47e:	b151      	cbz	r1, 810a496 <_dtoa_r+0x5e>
 810a480:	685a      	ldr	r2, [r3, #4]
 810a482:	604a      	str	r2, [r1, #4]
 810a484:	2301      	movs	r3, #1
 810a486:	4093      	lsls	r3, r2
 810a488:	608b      	str	r3, [r1, #8]
 810a48a:	4620      	mov	r0, r4
 810a48c:	f001 fbae 	bl	810bbec <_Bfree>
 810a490:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810a492:	2200      	movs	r2, #0
 810a494:	601a      	str	r2, [r3, #0]
 810a496:	1e3b      	subs	r3, r7, #0
 810a498:	bfaa      	itet	ge
 810a49a:	2300      	movge	r3, #0
 810a49c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 810a4a0:	f8c8 3000 	strge.w	r3, [r8]
 810a4a4:	4b9a      	ldr	r3, [pc, #616]	; (810a710 <_dtoa_r+0x2d8>)
 810a4a6:	bfbc      	itt	lt
 810a4a8:	2201      	movlt	r2, #1
 810a4aa:	f8c8 2000 	strlt.w	r2, [r8]
 810a4ae:	ea33 030b 	bics.w	r3, r3, fp
 810a4b2:	d11b      	bne.n	810a4ec <_dtoa_r+0xb4>
 810a4b4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 810a4b6:	f242 730f 	movw	r3, #9999	; 0x270f
 810a4ba:	6013      	str	r3, [r2, #0]
 810a4bc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 810a4c0:	4333      	orrs	r3, r6
 810a4c2:	f000 8592 	beq.w	810afea <_dtoa_r+0xbb2>
 810a4c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 810a4c8:	b963      	cbnz	r3, 810a4e4 <_dtoa_r+0xac>
 810a4ca:	4b92      	ldr	r3, [pc, #584]	; (810a714 <_dtoa_r+0x2dc>)
 810a4cc:	e022      	b.n	810a514 <_dtoa_r+0xdc>
 810a4ce:	4b92      	ldr	r3, [pc, #584]	; (810a718 <_dtoa_r+0x2e0>)
 810a4d0:	9301      	str	r3, [sp, #4]
 810a4d2:	3308      	adds	r3, #8
 810a4d4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 810a4d6:	6013      	str	r3, [r2, #0]
 810a4d8:	9801      	ldr	r0, [sp, #4]
 810a4da:	b013      	add	sp, #76	; 0x4c
 810a4dc:	ecbd 8b04 	vpop	{d8-d9}
 810a4e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810a4e4:	4b8b      	ldr	r3, [pc, #556]	; (810a714 <_dtoa_r+0x2dc>)
 810a4e6:	9301      	str	r3, [sp, #4]
 810a4e8:	3303      	adds	r3, #3
 810a4ea:	e7f3      	b.n	810a4d4 <_dtoa_r+0x9c>
 810a4ec:	2200      	movs	r2, #0
 810a4ee:	2300      	movs	r3, #0
 810a4f0:	4650      	mov	r0, sl
 810a4f2:	4659      	mov	r1, fp
 810a4f4:	f7f6 fb70 	bl	8100bd8 <__aeabi_dcmpeq>
 810a4f8:	ec4b ab19 	vmov	d9, sl, fp
 810a4fc:	4680      	mov	r8, r0
 810a4fe:	b158      	cbz	r0, 810a518 <_dtoa_r+0xe0>
 810a500:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 810a502:	2301      	movs	r3, #1
 810a504:	6013      	str	r3, [r2, #0]
 810a506:	9b21      	ldr	r3, [sp, #132]	; 0x84
 810a508:	2b00      	cmp	r3, #0
 810a50a:	f000 856b 	beq.w	810afe4 <_dtoa_r+0xbac>
 810a50e:	4883      	ldr	r0, [pc, #524]	; (810a71c <_dtoa_r+0x2e4>)
 810a510:	6018      	str	r0, [r3, #0]
 810a512:	1e43      	subs	r3, r0, #1
 810a514:	9301      	str	r3, [sp, #4]
 810a516:	e7df      	b.n	810a4d8 <_dtoa_r+0xa0>
 810a518:	ec4b ab10 	vmov	d0, sl, fp
 810a51c:	aa10      	add	r2, sp, #64	; 0x40
 810a51e:	a911      	add	r1, sp, #68	; 0x44
 810a520:	4620      	mov	r0, r4
 810a522:	f001 ff11 	bl	810c348 <__d2b>
 810a526:	f3cb 550a 	ubfx	r5, fp, #20, #11
 810a52a:	ee08 0a10 	vmov	s16, r0
 810a52e:	2d00      	cmp	r5, #0
 810a530:	f000 8084 	beq.w	810a63c <_dtoa_r+0x204>
 810a534:	ee19 3a90 	vmov	r3, s19
 810a538:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810a53c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 810a540:	4656      	mov	r6, sl
 810a542:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 810a546:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 810a54a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 810a54e:	4b74      	ldr	r3, [pc, #464]	; (810a720 <_dtoa_r+0x2e8>)
 810a550:	2200      	movs	r2, #0
 810a552:	4630      	mov	r0, r6
 810a554:	4639      	mov	r1, r7
 810a556:	f7f5 ff1f 	bl	8100398 <__aeabi_dsub>
 810a55a:	a365      	add	r3, pc, #404	; (adr r3, 810a6f0 <_dtoa_r+0x2b8>)
 810a55c:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a560:	f7f6 f8d2 	bl	8100708 <__aeabi_dmul>
 810a564:	a364      	add	r3, pc, #400	; (adr r3, 810a6f8 <_dtoa_r+0x2c0>)
 810a566:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a56a:	f7f5 ff17 	bl	810039c <__adddf3>
 810a56e:	4606      	mov	r6, r0
 810a570:	4628      	mov	r0, r5
 810a572:	460f      	mov	r7, r1
 810a574:	f7f6 f85e 	bl	8100634 <__aeabi_i2d>
 810a578:	a361      	add	r3, pc, #388	; (adr r3, 810a700 <_dtoa_r+0x2c8>)
 810a57a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a57e:	f7f6 f8c3 	bl	8100708 <__aeabi_dmul>
 810a582:	4602      	mov	r2, r0
 810a584:	460b      	mov	r3, r1
 810a586:	4630      	mov	r0, r6
 810a588:	4639      	mov	r1, r7
 810a58a:	f7f5 ff07 	bl	810039c <__adddf3>
 810a58e:	4606      	mov	r6, r0
 810a590:	460f      	mov	r7, r1
 810a592:	f7f6 fb69 	bl	8100c68 <__aeabi_d2iz>
 810a596:	2200      	movs	r2, #0
 810a598:	9000      	str	r0, [sp, #0]
 810a59a:	2300      	movs	r3, #0
 810a59c:	4630      	mov	r0, r6
 810a59e:	4639      	mov	r1, r7
 810a5a0:	f7f6 fb24 	bl	8100bec <__aeabi_dcmplt>
 810a5a4:	b150      	cbz	r0, 810a5bc <_dtoa_r+0x184>
 810a5a6:	9800      	ldr	r0, [sp, #0]
 810a5a8:	f7f6 f844 	bl	8100634 <__aeabi_i2d>
 810a5ac:	4632      	mov	r2, r6
 810a5ae:	463b      	mov	r3, r7
 810a5b0:	f7f6 fb12 	bl	8100bd8 <__aeabi_dcmpeq>
 810a5b4:	b910      	cbnz	r0, 810a5bc <_dtoa_r+0x184>
 810a5b6:	9b00      	ldr	r3, [sp, #0]
 810a5b8:	3b01      	subs	r3, #1
 810a5ba:	9300      	str	r3, [sp, #0]
 810a5bc:	9b00      	ldr	r3, [sp, #0]
 810a5be:	2b16      	cmp	r3, #22
 810a5c0:	d85a      	bhi.n	810a678 <_dtoa_r+0x240>
 810a5c2:	9a00      	ldr	r2, [sp, #0]
 810a5c4:	4b57      	ldr	r3, [pc, #348]	; (810a724 <_dtoa_r+0x2ec>)
 810a5c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810a5ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a5ce:	ec51 0b19 	vmov	r0, r1, d9
 810a5d2:	f7f6 fb0b 	bl	8100bec <__aeabi_dcmplt>
 810a5d6:	2800      	cmp	r0, #0
 810a5d8:	d050      	beq.n	810a67c <_dtoa_r+0x244>
 810a5da:	9b00      	ldr	r3, [sp, #0]
 810a5dc:	3b01      	subs	r3, #1
 810a5de:	9300      	str	r3, [sp, #0]
 810a5e0:	2300      	movs	r3, #0
 810a5e2:	930b      	str	r3, [sp, #44]	; 0x2c
 810a5e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 810a5e6:	1b5d      	subs	r5, r3, r5
 810a5e8:	1e6b      	subs	r3, r5, #1
 810a5ea:	9305      	str	r3, [sp, #20]
 810a5ec:	bf45      	ittet	mi
 810a5ee:	f1c5 0301 	rsbmi	r3, r5, #1
 810a5f2:	9304      	strmi	r3, [sp, #16]
 810a5f4:	2300      	movpl	r3, #0
 810a5f6:	2300      	movmi	r3, #0
 810a5f8:	bf4c      	ite	mi
 810a5fa:	9305      	strmi	r3, [sp, #20]
 810a5fc:	9304      	strpl	r3, [sp, #16]
 810a5fe:	9b00      	ldr	r3, [sp, #0]
 810a600:	2b00      	cmp	r3, #0
 810a602:	db3d      	blt.n	810a680 <_dtoa_r+0x248>
 810a604:	9b05      	ldr	r3, [sp, #20]
 810a606:	9a00      	ldr	r2, [sp, #0]
 810a608:	920a      	str	r2, [sp, #40]	; 0x28
 810a60a:	4413      	add	r3, r2
 810a60c:	9305      	str	r3, [sp, #20]
 810a60e:	2300      	movs	r3, #0
 810a610:	9307      	str	r3, [sp, #28]
 810a612:	9b06      	ldr	r3, [sp, #24]
 810a614:	2b09      	cmp	r3, #9
 810a616:	f200 8089 	bhi.w	810a72c <_dtoa_r+0x2f4>
 810a61a:	2b05      	cmp	r3, #5
 810a61c:	bfc4      	itt	gt
 810a61e:	3b04      	subgt	r3, #4
 810a620:	9306      	strgt	r3, [sp, #24]
 810a622:	9b06      	ldr	r3, [sp, #24]
 810a624:	f1a3 0302 	sub.w	r3, r3, #2
 810a628:	bfcc      	ite	gt
 810a62a:	2500      	movgt	r5, #0
 810a62c:	2501      	movle	r5, #1
 810a62e:	2b03      	cmp	r3, #3
 810a630:	f200 8087 	bhi.w	810a742 <_dtoa_r+0x30a>
 810a634:	e8df f003 	tbb	[pc, r3]
 810a638:	59383a2d 	.word	0x59383a2d
 810a63c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 810a640:	441d      	add	r5, r3
 810a642:	f205 4332 	addw	r3, r5, #1074	; 0x432
 810a646:	2b20      	cmp	r3, #32
 810a648:	bfc1      	itttt	gt
 810a64a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 810a64e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 810a652:	fa0b f303 	lslgt.w	r3, fp, r3
 810a656:	fa26 f000 	lsrgt.w	r0, r6, r0
 810a65a:	bfda      	itte	le
 810a65c:	f1c3 0320 	rsble	r3, r3, #32
 810a660:	fa06 f003 	lslle.w	r0, r6, r3
 810a664:	4318      	orrgt	r0, r3
 810a666:	f7f5 ffd5 	bl	8100614 <__aeabi_ui2d>
 810a66a:	2301      	movs	r3, #1
 810a66c:	4606      	mov	r6, r0
 810a66e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 810a672:	3d01      	subs	r5, #1
 810a674:	930e      	str	r3, [sp, #56]	; 0x38
 810a676:	e76a      	b.n	810a54e <_dtoa_r+0x116>
 810a678:	2301      	movs	r3, #1
 810a67a:	e7b2      	b.n	810a5e2 <_dtoa_r+0x1aa>
 810a67c:	900b      	str	r0, [sp, #44]	; 0x2c
 810a67e:	e7b1      	b.n	810a5e4 <_dtoa_r+0x1ac>
 810a680:	9b04      	ldr	r3, [sp, #16]
 810a682:	9a00      	ldr	r2, [sp, #0]
 810a684:	1a9b      	subs	r3, r3, r2
 810a686:	9304      	str	r3, [sp, #16]
 810a688:	4253      	negs	r3, r2
 810a68a:	9307      	str	r3, [sp, #28]
 810a68c:	2300      	movs	r3, #0
 810a68e:	930a      	str	r3, [sp, #40]	; 0x28
 810a690:	e7bf      	b.n	810a612 <_dtoa_r+0x1da>
 810a692:	2300      	movs	r3, #0
 810a694:	9308      	str	r3, [sp, #32]
 810a696:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810a698:	2b00      	cmp	r3, #0
 810a69a:	dc55      	bgt.n	810a748 <_dtoa_r+0x310>
 810a69c:	2301      	movs	r3, #1
 810a69e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 810a6a2:	461a      	mov	r2, r3
 810a6a4:	9209      	str	r2, [sp, #36]	; 0x24
 810a6a6:	e00c      	b.n	810a6c2 <_dtoa_r+0x28a>
 810a6a8:	2301      	movs	r3, #1
 810a6aa:	e7f3      	b.n	810a694 <_dtoa_r+0x25c>
 810a6ac:	2300      	movs	r3, #0
 810a6ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 810a6b0:	9308      	str	r3, [sp, #32]
 810a6b2:	9b00      	ldr	r3, [sp, #0]
 810a6b4:	4413      	add	r3, r2
 810a6b6:	9302      	str	r3, [sp, #8]
 810a6b8:	3301      	adds	r3, #1
 810a6ba:	2b01      	cmp	r3, #1
 810a6bc:	9303      	str	r3, [sp, #12]
 810a6be:	bfb8      	it	lt
 810a6c0:	2301      	movlt	r3, #1
 810a6c2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 810a6c4:	2200      	movs	r2, #0
 810a6c6:	6042      	str	r2, [r0, #4]
 810a6c8:	2204      	movs	r2, #4
 810a6ca:	f102 0614 	add.w	r6, r2, #20
 810a6ce:	429e      	cmp	r6, r3
 810a6d0:	6841      	ldr	r1, [r0, #4]
 810a6d2:	d93d      	bls.n	810a750 <_dtoa_r+0x318>
 810a6d4:	4620      	mov	r0, r4
 810a6d6:	f001 fa49 	bl	810bb6c <_Balloc>
 810a6da:	9001      	str	r0, [sp, #4]
 810a6dc:	2800      	cmp	r0, #0
 810a6de:	d13b      	bne.n	810a758 <_dtoa_r+0x320>
 810a6e0:	4b11      	ldr	r3, [pc, #68]	; (810a728 <_dtoa_r+0x2f0>)
 810a6e2:	4602      	mov	r2, r0
 810a6e4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 810a6e8:	e6c0      	b.n	810a46c <_dtoa_r+0x34>
 810a6ea:	2301      	movs	r3, #1
 810a6ec:	e7df      	b.n	810a6ae <_dtoa_r+0x276>
 810a6ee:	bf00      	nop
 810a6f0:	636f4361 	.word	0x636f4361
 810a6f4:	3fd287a7 	.word	0x3fd287a7
 810a6f8:	8b60c8b3 	.word	0x8b60c8b3
 810a6fc:	3fc68a28 	.word	0x3fc68a28
 810a700:	509f79fb 	.word	0x509f79fb
 810a704:	3fd34413 	.word	0x3fd34413
 810a708:	0810d3fe 	.word	0x0810d3fe
 810a70c:	0810d415 	.word	0x0810d415
 810a710:	7ff00000 	.word	0x7ff00000
 810a714:	0810d3fa 	.word	0x0810d3fa
 810a718:	0810d3f1 	.word	0x0810d3f1
 810a71c:	0810d275 	.word	0x0810d275
 810a720:	3ff80000 	.word	0x3ff80000
 810a724:	0810d5e8 	.word	0x0810d5e8
 810a728:	0810d470 	.word	0x0810d470
 810a72c:	2501      	movs	r5, #1
 810a72e:	2300      	movs	r3, #0
 810a730:	9306      	str	r3, [sp, #24]
 810a732:	9508      	str	r5, [sp, #32]
 810a734:	f04f 33ff 	mov.w	r3, #4294967295
 810a738:	e9cd 3302 	strd	r3, r3, [sp, #8]
 810a73c:	2200      	movs	r2, #0
 810a73e:	2312      	movs	r3, #18
 810a740:	e7b0      	b.n	810a6a4 <_dtoa_r+0x26c>
 810a742:	2301      	movs	r3, #1
 810a744:	9308      	str	r3, [sp, #32]
 810a746:	e7f5      	b.n	810a734 <_dtoa_r+0x2fc>
 810a748:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810a74a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 810a74e:	e7b8      	b.n	810a6c2 <_dtoa_r+0x28a>
 810a750:	3101      	adds	r1, #1
 810a752:	6041      	str	r1, [r0, #4]
 810a754:	0052      	lsls	r2, r2, #1
 810a756:	e7b8      	b.n	810a6ca <_dtoa_r+0x292>
 810a758:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810a75a:	9a01      	ldr	r2, [sp, #4]
 810a75c:	601a      	str	r2, [r3, #0]
 810a75e:	9b03      	ldr	r3, [sp, #12]
 810a760:	2b0e      	cmp	r3, #14
 810a762:	f200 809d 	bhi.w	810a8a0 <_dtoa_r+0x468>
 810a766:	2d00      	cmp	r5, #0
 810a768:	f000 809a 	beq.w	810a8a0 <_dtoa_r+0x468>
 810a76c:	9b00      	ldr	r3, [sp, #0]
 810a76e:	2b00      	cmp	r3, #0
 810a770:	dd32      	ble.n	810a7d8 <_dtoa_r+0x3a0>
 810a772:	4ab7      	ldr	r2, [pc, #732]	; (810aa50 <_dtoa_r+0x618>)
 810a774:	f003 030f 	and.w	r3, r3, #15
 810a778:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 810a77c:	e9d3 8900 	ldrd	r8, r9, [r3]
 810a780:	9b00      	ldr	r3, [sp, #0]
 810a782:	05d8      	lsls	r0, r3, #23
 810a784:	ea4f 1723 	mov.w	r7, r3, asr #4
 810a788:	d516      	bpl.n	810a7b8 <_dtoa_r+0x380>
 810a78a:	4bb2      	ldr	r3, [pc, #712]	; (810aa54 <_dtoa_r+0x61c>)
 810a78c:	ec51 0b19 	vmov	r0, r1, d9
 810a790:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 810a794:	f7f6 f8e2 	bl	810095c <__aeabi_ddiv>
 810a798:	f007 070f 	and.w	r7, r7, #15
 810a79c:	4682      	mov	sl, r0
 810a79e:	468b      	mov	fp, r1
 810a7a0:	2503      	movs	r5, #3
 810a7a2:	4eac      	ldr	r6, [pc, #688]	; (810aa54 <_dtoa_r+0x61c>)
 810a7a4:	b957      	cbnz	r7, 810a7bc <_dtoa_r+0x384>
 810a7a6:	4642      	mov	r2, r8
 810a7a8:	464b      	mov	r3, r9
 810a7aa:	4650      	mov	r0, sl
 810a7ac:	4659      	mov	r1, fp
 810a7ae:	f7f6 f8d5 	bl	810095c <__aeabi_ddiv>
 810a7b2:	4682      	mov	sl, r0
 810a7b4:	468b      	mov	fp, r1
 810a7b6:	e028      	b.n	810a80a <_dtoa_r+0x3d2>
 810a7b8:	2502      	movs	r5, #2
 810a7ba:	e7f2      	b.n	810a7a2 <_dtoa_r+0x36a>
 810a7bc:	07f9      	lsls	r1, r7, #31
 810a7be:	d508      	bpl.n	810a7d2 <_dtoa_r+0x39a>
 810a7c0:	4640      	mov	r0, r8
 810a7c2:	4649      	mov	r1, r9
 810a7c4:	e9d6 2300 	ldrd	r2, r3, [r6]
 810a7c8:	f7f5 ff9e 	bl	8100708 <__aeabi_dmul>
 810a7cc:	3501      	adds	r5, #1
 810a7ce:	4680      	mov	r8, r0
 810a7d0:	4689      	mov	r9, r1
 810a7d2:	107f      	asrs	r7, r7, #1
 810a7d4:	3608      	adds	r6, #8
 810a7d6:	e7e5      	b.n	810a7a4 <_dtoa_r+0x36c>
 810a7d8:	f000 809b 	beq.w	810a912 <_dtoa_r+0x4da>
 810a7dc:	9b00      	ldr	r3, [sp, #0]
 810a7de:	4f9d      	ldr	r7, [pc, #628]	; (810aa54 <_dtoa_r+0x61c>)
 810a7e0:	425e      	negs	r6, r3
 810a7e2:	4b9b      	ldr	r3, [pc, #620]	; (810aa50 <_dtoa_r+0x618>)
 810a7e4:	f006 020f 	and.w	r2, r6, #15
 810a7e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810a7ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a7f0:	ec51 0b19 	vmov	r0, r1, d9
 810a7f4:	f7f5 ff88 	bl	8100708 <__aeabi_dmul>
 810a7f8:	1136      	asrs	r6, r6, #4
 810a7fa:	4682      	mov	sl, r0
 810a7fc:	468b      	mov	fp, r1
 810a7fe:	2300      	movs	r3, #0
 810a800:	2502      	movs	r5, #2
 810a802:	2e00      	cmp	r6, #0
 810a804:	d17a      	bne.n	810a8fc <_dtoa_r+0x4c4>
 810a806:	2b00      	cmp	r3, #0
 810a808:	d1d3      	bne.n	810a7b2 <_dtoa_r+0x37a>
 810a80a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 810a80c:	2b00      	cmp	r3, #0
 810a80e:	f000 8082 	beq.w	810a916 <_dtoa_r+0x4de>
 810a812:	4b91      	ldr	r3, [pc, #580]	; (810aa58 <_dtoa_r+0x620>)
 810a814:	2200      	movs	r2, #0
 810a816:	4650      	mov	r0, sl
 810a818:	4659      	mov	r1, fp
 810a81a:	f7f6 f9e7 	bl	8100bec <__aeabi_dcmplt>
 810a81e:	2800      	cmp	r0, #0
 810a820:	d079      	beq.n	810a916 <_dtoa_r+0x4de>
 810a822:	9b03      	ldr	r3, [sp, #12]
 810a824:	2b00      	cmp	r3, #0
 810a826:	d076      	beq.n	810a916 <_dtoa_r+0x4de>
 810a828:	9b02      	ldr	r3, [sp, #8]
 810a82a:	2b00      	cmp	r3, #0
 810a82c:	dd36      	ble.n	810a89c <_dtoa_r+0x464>
 810a82e:	9b00      	ldr	r3, [sp, #0]
 810a830:	4650      	mov	r0, sl
 810a832:	4659      	mov	r1, fp
 810a834:	1e5f      	subs	r7, r3, #1
 810a836:	2200      	movs	r2, #0
 810a838:	4b88      	ldr	r3, [pc, #544]	; (810aa5c <_dtoa_r+0x624>)
 810a83a:	f7f5 ff65 	bl	8100708 <__aeabi_dmul>
 810a83e:	9e02      	ldr	r6, [sp, #8]
 810a840:	4682      	mov	sl, r0
 810a842:	468b      	mov	fp, r1
 810a844:	3501      	adds	r5, #1
 810a846:	4628      	mov	r0, r5
 810a848:	f7f5 fef4 	bl	8100634 <__aeabi_i2d>
 810a84c:	4652      	mov	r2, sl
 810a84e:	465b      	mov	r3, fp
 810a850:	f7f5 ff5a 	bl	8100708 <__aeabi_dmul>
 810a854:	4b82      	ldr	r3, [pc, #520]	; (810aa60 <_dtoa_r+0x628>)
 810a856:	2200      	movs	r2, #0
 810a858:	f7f5 fda0 	bl	810039c <__adddf3>
 810a85c:	46d0      	mov	r8, sl
 810a85e:	46d9      	mov	r9, fp
 810a860:	4682      	mov	sl, r0
 810a862:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 810a866:	2e00      	cmp	r6, #0
 810a868:	d158      	bne.n	810a91c <_dtoa_r+0x4e4>
 810a86a:	4b7e      	ldr	r3, [pc, #504]	; (810aa64 <_dtoa_r+0x62c>)
 810a86c:	2200      	movs	r2, #0
 810a86e:	4640      	mov	r0, r8
 810a870:	4649      	mov	r1, r9
 810a872:	f7f5 fd91 	bl	8100398 <__aeabi_dsub>
 810a876:	4652      	mov	r2, sl
 810a878:	465b      	mov	r3, fp
 810a87a:	4680      	mov	r8, r0
 810a87c:	4689      	mov	r9, r1
 810a87e:	f7f6 f9d3 	bl	8100c28 <__aeabi_dcmpgt>
 810a882:	2800      	cmp	r0, #0
 810a884:	f040 8295 	bne.w	810adb2 <_dtoa_r+0x97a>
 810a888:	4652      	mov	r2, sl
 810a88a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 810a88e:	4640      	mov	r0, r8
 810a890:	4649      	mov	r1, r9
 810a892:	f7f6 f9ab 	bl	8100bec <__aeabi_dcmplt>
 810a896:	2800      	cmp	r0, #0
 810a898:	f040 8289 	bne.w	810adae <_dtoa_r+0x976>
 810a89c:	ec5b ab19 	vmov	sl, fp, d9
 810a8a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 810a8a2:	2b00      	cmp	r3, #0
 810a8a4:	f2c0 8148 	blt.w	810ab38 <_dtoa_r+0x700>
 810a8a8:	9a00      	ldr	r2, [sp, #0]
 810a8aa:	2a0e      	cmp	r2, #14
 810a8ac:	f300 8144 	bgt.w	810ab38 <_dtoa_r+0x700>
 810a8b0:	4b67      	ldr	r3, [pc, #412]	; (810aa50 <_dtoa_r+0x618>)
 810a8b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810a8b6:	e9d3 8900 	ldrd	r8, r9, [r3]
 810a8ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810a8bc:	2b00      	cmp	r3, #0
 810a8be:	f280 80d5 	bge.w	810aa6c <_dtoa_r+0x634>
 810a8c2:	9b03      	ldr	r3, [sp, #12]
 810a8c4:	2b00      	cmp	r3, #0
 810a8c6:	f300 80d1 	bgt.w	810aa6c <_dtoa_r+0x634>
 810a8ca:	f040 826f 	bne.w	810adac <_dtoa_r+0x974>
 810a8ce:	4b65      	ldr	r3, [pc, #404]	; (810aa64 <_dtoa_r+0x62c>)
 810a8d0:	2200      	movs	r2, #0
 810a8d2:	4640      	mov	r0, r8
 810a8d4:	4649      	mov	r1, r9
 810a8d6:	f7f5 ff17 	bl	8100708 <__aeabi_dmul>
 810a8da:	4652      	mov	r2, sl
 810a8dc:	465b      	mov	r3, fp
 810a8de:	f7f6 f999 	bl	8100c14 <__aeabi_dcmpge>
 810a8e2:	9e03      	ldr	r6, [sp, #12]
 810a8e4:	4637      	mov	r7, r6
 810a8e6:	2800      	cmp	r0, #0
 810a8e8:	f040 8245 	bne.w	810ad76 <_dtoa_r+0x93e>
 810a8ec:	9d01      	ldr	r5, [sp, #4]
 810a8ee:	2331      	movs	r3, #49	; 0x31
 810a8f0:	f805 3b01 	strb.w	r3, [r5], #1
 810a8f4:	9b00      	ldr	r3, [sp, #0]
 810a8f6:	3301      	adds	r3, #1
 810a8f8:	9300      	str	r3, [sp, #0]
 810a8fa:	e240      	b.n	810ad7e <_dtoa_r+0x946>
 810a8fc:	07f2      	lsls	r2, r6, #31
 810a8fe:	d505      	bpl.n	810a90c <_dtoa_r+0x4d4>
 810a900:	e9d7 2300 	ldrd	r2, r3, [r7]
 810a904:	f7f5 ff00 	bl	8100708 <__aeabi_dmul>
 810a908:	3501      	adds	r5, #1
 810a90a:	2301      	movs	r3, #1
 810a90c:	1076      	asrs	r6, r6, #1
 810a90e:	3708      	adds	r7, #8
 810a910:	e777      	b.n	810a802 <_dtoa_r+0x3ca>
 810a912:	2502      	movs	r5, #2
 810a914:	e779      	b.n	810a80a <_dtoa_r+0x3d2>
 810a916:	9f00      	ldr	r7, [sp, #0]
 810a918:	9e03      	ldr	r6, [sp, #12]
 810a91a:	e794      	b.n	810a846 <_dtoa_r+0x40e>
 810a91c:	9901      	ldr	r1, [sp, #4]
 810a91e:	4b4c      	ldr	r3, [pc, #304]	; (810aa50 <_dtoa_r+0x618>)
 810a920:	4431      	add	r1, r6
 810a922:	910d      	str	r1, [sp, #52]	; 0x34
 810a924:	9908      	ldr	r1, [sp, #32]
 810a926:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 810a92a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 810a92e:	2900      	cmp	r1, #0
 810a930:	d043      	beq.n	810a9ba <_dtoa_r+0x582>
 810a932:	494d      	ldr	r1, [pc, #308]	; (810aa68 <_dtoa_r+0x630>)
 810a934:	2000      	movs	r0, #0
 810a936:	f7f6 f811 	bl	810095c <__aeabi_ddiv>
 810a93a:	4652      	mov	r2, sl
 810a93c:	465b      	mov	r3, fp
 810a93e:	f7f5 fd2b 	bl	8100398 <__aeabi_dsub>
 810a942:	9d01      	ldr	r5, [sp, #4]
 810a944:	4682      	mov	sl, r0
 810a946:	468b      	mov	fp, r1
 810a948:	4649      	mov	r1, r9
 810a94a:	4640      	mov	r0, r8
 810a94c:	f7f6 f98c 	bl	8100c68 <__aeabi_d2iz>
 810a950:	4606      	mov	r6, r0
 810a952:	f7f5 fe6f 	bl	8100634 <__aeabi_i2d>
 810a956:	4602      	mov	r2, r0
 810a958:	460b      	mov	r3, r1
 810a95a:	4640      	mov	r0, r8
 810a95c:	4649      	mov	r1, r9
 810a95e:	f7f5 fd1b 	bl	8100398 <__aeabi_dsub>
 810a962:	3630      	adds	r6, #48	; 0x30
 810a964:	f805 6b01 	strb.w	r6, [r5], #1
 810a968:	4652      	mov	r2, sl
 810a96a:	465b      	mov	r3, fp
 810a96c:	4680      	mov	r8, r0
 810a96e:	4689      	mov	r9, r1
 810a970:	f7f6 f93c 	bl	8100bec <__aeabi_dcmplt>
 810a974:	2800      	cmp	r0, #0
 810a976:	d163      	bne.n	810aa40 <_dtoa_r+0x608>
 810a978:	4642      	mov	r2, r8
 810a97a:	464b      	mov	r3, r9
 810a97c:	4936      	ldr	r1, [pc, #216]	; (810aa58 <_dtoa_r+0x620>)
 810a97e:	2000      	movs	r0, #0
 810a980:	f7f5 fd0a 	bl	8100398 <__aeabi_dsub>
 810a984:	4652      	mov	r2, sl
 810a986:	465b      	mov	r3, fp
 810a988:	f7f6 f930 	bl	8100bec <__aeabi_dcmplt>
 810a98c:	2800      	cmp	r0, #0
 810a98e:	f040 80b5 	bne.w	810aafc <_dtoa_r+0x6c4>
 810a992:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 810a994:	429d      	cmp	r5, r3
 810a996:	d081      	beq.n	810a89c <_dtoa_r+0x464>
 810a998:	4b30      	ldr	r3, [pc, #192]	; (810aa5c <_dtoa_r+0x624>)
 810a99a:	2200      	movs	r2, #0
 810a99c:	4650      	mov	r0, sl
 810a99e:	4659      	mov	r1, fp
 810a9a0:	f7f5 feb2 	bl	8100708 <__aeabi_dmul>
 810a9a4:	4b2d      	ldr	r3, [pc, #180]	; (810aa5c <_dtoa_r+0x624>)
 810a9a6:	4682      	mov	sl, r0
 810a9a8:	468b      	mov	fp, r1
 810a9aa:	4640      	mov	r0, r8
 810a9ac:	4649      	mov	r1, r9
 810a9ae:	2200      	movs	r2, #0
 810a9b0:	f7f5 feaa 	bl	8100708 <__aeabi_dmul>
 810a9b4:	4680      	mov	r8, r0
 810a9b6:	4689      	mov	r9, r1
 810a9b8:	e7c6      	b.n	810a948 <_dtoa_r+0x510>
 810a9ba:	4650      	mov	r0, sl
 810a9bc:	4659      	mov	r1, fp
 810a9be:	f7f5 fea3 	bl	8100708 <__aeabi_dmul>
 810a9c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 810a9c4:	9d01      	ldr	r5, [sp, #4]
 810a9c6:	930f      	str	r3, [sp, #60]	; 0x3c
 810a9c8:	4682      	mov	sl, r0
 810a9ca:	468b      	mov	fp, r1
 810a9cc:	4649      	mov	r1, r9
 810a9ce:	4640      	mov	r0, r8
 810a9d0:	f7f6 f94a 	bl	8100c68 <__aeabi_d2iz>
 810a9d4:	4606      	mov	r6, r0
 810a9d6:	f7f5 fe2d 	bl	8100634 <__aeabi_i2d>
 810a9da:	3630      	adds	r6, #48	; 0x30
 810a9dc:	4602      	mov	r2, r0
 810a9de:	460b      	mov	r3, r1
 810a9e0:	4640      	mov	r0, r8
 810a9e2:	4649      	mov	r1, r9
 810a9e4:	f7f5 fcd8 	bl	8100398 <__aeabi_dsub>
 810a9e8:	f805 6b01 	strb.w	r6, [r5], #1
 810a9ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 810a9ee:	429d      	cmp	r5, r3
 810a9f0:	4680      	mov	r8, r0
 810a9f2:	4689      	mov	r9, r1
 810a9f4:	f04f 0200 	mov.w	r2, #0
 810a9f8:	d124      	bne.n	810aa44 <_dtoa_r+0x60c>
 810a9fa:	4b1b      	ldr	r3, [pc, #108]	; (810aa68 <_dtoa_r+0x630>)
 810a9fc:	4650      	mov	r0, sl
 810a9fe:	4659      	mov	r1, fp
 810aa00:	f7f5 fccc 	bl	810039c <__adddf3>
 810aa04:	4602      	mov	r2, r0
 810aa06:	460b      	mov	r3, r1
 810aa08:	4640      	mov	r0, r8
 810aa0a:	4649      	mov	r1, r9
 810aa0c:	f7f6 f90c 	bl	8100c28 <__aeabi_dcmpgt>
 810aa10:	2800      	cmp	r0, #0
 810aa12:	d173      	bne.n	810aafc <_dtoa_r+0x6c4>
 810aa14:	4652      	mov	r2, sl
 810aa16:	465b      	mov	r3, fp
 810aa18:	4913      	ldr	r1, [pc, #76]	; (810aa68 <_dtoa_r+0x630>)
 810aa1a:	2000      	movs	r0, #0
 810aa1c:	f7f5 fcbc 	bl	8100398 <__aeabi_dsub>
 810aa20:	4602      	mov	r2, r0
 810aa22:	460b      	mov	r3, r1
 810aa24:	4640      	mov	r0, r8
 810aa26:	4649      	mov	r1, r9
 810aa28:	f7f6 f8e0 	bl	8100bec <__aeabi_dcmplt>
 810aa2c:	2800      	cmp	r0, #0
 810aa2e:	f43f af35 	beq.w	810a89c <_dtoa_r+0x464>
 810aa32:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 810aa34:	1e6b      	subs	r3, r5, #1
 810aa36:	930f      	str	r3, [sp, #60]	; 0x3c
 810aa38:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 810aa3c:	2b30      	cmp	r3, #48	; 0x30
 810aa3e:	d0f8      	beq.n	810aa32 <_dtoa_r+0x5fa>
 810aa40:	9700      	str	r7, [sp, #0]
 810aa42:	e049      	b.n	810aad8 <_dtoa_r+0x6a0>
 810aa44:	4b05      	ldr	r3, [pc, #20]	; (810aa5c <_dtoa_r+0x624>)
 810aa46:	f7f5 fe5f 	bl	8100708 <__aeabi_dmul>
 810aa4a:	4680      	mov	r8, r0
 810aa4c:	4689      	mov	r9, r1
 810aa4e:	e7bd      	b.n	810a9cc <_dtoa_r+0x594>
 810aa50:	0810d5e8 	.word	0x0810d5e8
 810aa54:	0810d5c0 	.word	0x0810d5c0
 810aa58:	3ff00000 	.word	0x3ff00000
 810aa5c:	40240000 	.word	0x40240000
 810aa60:	401c0000 	.word	0x401c0000
 810aa64:	40140000 	.word	0x40140000
 810aa68:	3fe00000 	.word	0x3fe00000
 810aa6c:	9d01      	ldr	r5, [sp, #4]
 810aa6e:	4656      	mov	r6, sl
 810aa70:	465f      	mov	r7, fp
 810aa72:	4642      	mov	r2, r8
 810aa74:	464b      	mov	r3, r9
 810aa76:	4630      	mov	r0, r6
 810aa78:	4639      	mov	r1, r7
 810aa7a:	f7f5 ff6f 	bl	810095c <__aeabi_ddiv>
 810aa7e:	f7f6 f8f3 	bl	8100c68 <__aeabi_d2iz>
 810aa82:	4682      	mov	sl, r0
 810aa84:	f7f5 fdd6 	bl	8100634 <__aeabi_i2d>
 810aa88:	4642      	mov	r2, r8
 810aa8a:	464b      	mov	r3, r9
 810aa8c:	f7f5 fe3c 	bl	8100708 <__aeabi_dmul>
 810aa90:	4602      	mov	r2, r0
 810aa92:	460b      	mov	r3, r1
 810aa94:	4630      	mov	r0, r6
 810aa96:	4639      	mov	r1, r7
 810aa98:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 810aa9c:	f7f5 fc7c 	bl	8100398 <__aeabi_dsub>
 810aaa0:	f805 6b01 	strb.w	r6, [r5], #1
 810aaa4:	9e01      	ldr	r6, [sp, #4]
 810aaa6:	9f03      	ldr	r7, [sp, #12]
 810aaa8:	1bae      	subs	r6, r5, r6
 810aaaa:	42b7      	cmp	r7, r6
 810aaac:	4602      	mov	r2, r0
 810aaae:	460b      	mov	r3, r1
 810aab0:	d135      	bne.n	810ab1e <_dtoa_r+0x6e6>
 810aab2:	f7f5 fc73 	bl	810039c <__adddf3>
 810aab6:	4642      	mov	r2, r8
 810aab8:	464b      	mov	r3, r9
 810aaba:	4606      	mov	r6, r0
 810aabc:	460f      	mov	r7, r1
 810aabe:	f7f6 f8b3 	bl	8100c28 <__aeabi_dcmpgt>
 810aac2:	b9d0      	cbnz	r0, 810aafa <_dtoa_r+0x6c2>
 810aac4:	4642      	mov	r2, r8
 810aac6:	464b      	mov	r3, r9
 810aac8:	4630      	mov	r0, r6
 810aaca:	4639      	mov	r1, r7
 810aacc:	f7f6 f884 	bl	8100bd8 <__aeabi_dcmpeq>
 810aad0:	b110      	cbz	r0, 810aad8 <_dtoa_r+0x6a0>
 810aad2:	f01a 0f01 	tst.w	sl, #1
 810aad6:	d110      	bne.n	810aafa <_dtoa_r+0x6c2>
 810aad8:	4620      	mov	r0, r4
 810aada:	ee18 1a10 	vmov	r1, s16
 810aade:	f001 f885 	bl	810bbec <_Bfree>
 810aae2:	2300      	movs	r3, #0
 810aae4:	9800      	ldr	r0, [sp, #0]
 810aae6:	702b      	strb	r3, [r5, #0]
 810aae8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 810aaea:	3001      	adds	r0, #1
 810aaec:	6018      	str	r0, [r3, #0]
 810aaee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 810aaf0:	2b00      	cmp	r3, #0
 810aaf2:	f43f acf1 	beq.w	810a4d8 <_dtoa_r+0xa0>
 810aaf6:	601d      	str	r5, [r3, #0]
 810aaf8:	e4ee      	b.n	810a4d8 <_dtoa_r+0xa0>
 810aafa:	9f00      	ldr	r7, [sp, #0]
 810aafc:	462b      	mov	r3, r5
 810aafe:	461d      	mov	r5, r3
 810ab00:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 810ab04:	2a39      	cmp	r2, #57	; 0x39
 810ab06:	d106      	bne.n	810ab16 <_dtoa_r+0x6de>
 810ab08:	9a01      	ldr	r2, [sp, #4]
 810ab0a:	429a      	cmp	r2, r3
 810ab0c:	d1f7      	bne.n	810aafe <_dtoa_r+0x6c6>
 810ab0e:	9901      	ldr	r1, [sp, #4]
 810ab10:	2230      	movs	r2, #48	; 0x30
 810ab12:	3701      	adds	r7, #1
 810ab14:	700a      	strb	r2, [r1, #0]
 810ab16:	781a      	ldrb	r2, [r3, #0]
 810ab18:	3201      	adds	r2, #1
 810ab1a:	701a      	strb	r2, [r3, #0]
 810ab1c:	e790      	b.n	810aa40 <_dtoa_r+0x608>
 810ab1e:	4ba6      	ldr	r3, [pc, #664]	; (810adb8 <_dtoa_r+0x980>)
 810ab20:	2200      	movs	r2, #0
 810ab22:	f7f5 fdf1 	bl	8100708 <__aeabi_dmul>
 810ab26:	2200      	movs	r2, #0
 810ab28:	2300      	movs	r3, #0
 810ab2a:	4606      	mov	r6, r0
 810ab2c:	460f      	mov	r7, r1
 810ab2e:	f7f6 f853 	bl	8100bd8 <__aeabi_dcmpeq>
 810ab32:	2800      	cmp	r0, #0
 810ab34:	d09d      	beq.n	810aa72 <_dtoa_r+0x63a>
 810ab36:	e7cf      	b.n	810aad8 <_dtoa_r+0x6a0>
 810ab38:	9a08      	ldr	r2, [sp, #32]
 810ab3a:	2a00      	cmp	r2, #0
 810ab3c:	f000 80d7 	beq.w	810acee <_dtoa_r+0x8b6>
 810ab40:	9a06      	ldr	r2, [sp, #24]
 810ab42:	2a01      	cmp	r2, #1
 810ab44:	f300 80ba 	bgt.w	810acbc <_dtoa_r+0x884>
 810ab48:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 810ab4a:	2a00      	cmp	r2, #0
 810ab4c:	f000 80b2 	beq.w	810acb4 <_dtoa_r+0x87c>
 810ab50:	f203 4333 	addw	r3, r3, #1075	; 0x433
 810ab54:	9e07      	ldr	r6, [sp, #28]
 810ab56:	9d04      	ldr	r5, [sp, #16]
 810ab58:	9a04      	ldr	r2, [sp, #16]
 810ab5a:	441a      	add	r2, r3
 810ab5c:	9204      	str	r2, [sp, #16]
 810ab5e:	9a05      	ldr	r2, [sp, #20]
 810ab60:	2101      	movs	r1, #1
 810ab62:	441a      	add	r2, r3
 810ab64:	4620      	mov	r0, r4
 810ab66:	9205      	str	r2, [sp, #20]
 810ab68:	f001 f942 	bl	810bdf0 <__i2b>
 810ab6c:	4607      	mov	r7, r0
 810ab6e:	2d00      	cmp	r5, #0
 810ab70:	dd0c      	ble.n	810ab8c <_dtoa_r+0x754>
 810ab72:	9b05      	ldr	r3, [sp, #20]
 810ab74:	2b00      	cmp	r3, #0
 810ab76:	dd09      	ble.n	810ab8c <_dtoa_r+0x754>
 810ab78:	42ab      	cmp	r3, r5
 810ab7a:	9a04      	ldr	r2, [sp, #16]
 810ab7c:	bfa8      	it	ge
 810ab7e:	462b      	movge	r3, r5
 810ab80:	1ad2      	subs	r2, r2, r3
 810ab82:	9204      	str	r2, [sp, #16]
 810ab84:	9a05      	ldr	r2, [sp, #20]
 810ab86:	1aed      	subs	r5, r5, r3
 810ab88:	1ad3      	subs	r3, r2, r3
 810ab8a:	9305      	str	r3, [sp, #20]
 810ab8c:	9b07      	ldr	r3, [sp, #28]
 810ab8e:	b31b      	cbz	r3, 810abd8 <_dtoa_r+0x7a0>
 810ab90:	9b08      	ldr	r3, [sp, #32]
 810ab92:	2b00      	cmp	r3, #0
 810ab94:	f000 80af 	beq.w	810acf6 <_dtoa_r+0x8be>
 810ab98:	2e00      	cmp	r6, #0
 810ab9a:	dd13      	ble.n	810abc4 <_dtoa_r+0x78c>
 810ab9c:	4639      	mov	r1, r7
 810ab9e:	4632      	mov	r2, r6
 810aba0:	4620      	mov	r0, r4
 810aba2:	f001 f9e5 	bl	810bf70 <__pow5mult>
 810aba6:	ee18 2a10 	vmov	r2, s16
 810abaa:	4601      	mov	r1, r0
 810abac:	4607      	mov	r7, r0
 810abae:	4620      	mov	r0, r4
 810abb0:	f001 f934 	bl	810be1c <__multiply>
 810abb4:	ee18 1a10 	vmov	r1, s16
 810abb8:	4680      	mov	r8, r0
 810abba:	4620      	mov	r0, r4
 810abbc:	f001 f816 	bl	810bbec <_Bfree>
 810abc0:	ee08 8a10 	vmov	s16, r8
 810abc4:	9b07      	ldr	r3, [sp, #28]
 810abc6:	1b9a      	subs	r2, r3, r6
 810abc8:	d006      	beq.n	810abd8 <_dtoa_r+0x7a0>
 810abca:	ee18 1a10 	vmov	r1, s16
 810abce:	4620      	mov	r0, r4
 810abd0:	f001 f9ce 	bl	810bf70 <__pow5mult>
 810abd4:	ee08 0a10 	vmov	s16, r0
 810abd8:	2101      	movs	r1, #1
 810abda:	4620      	mov	r0, r4
 810abdc:	f001 f908 	bl	810bdf0 <__i2b>
 810abe0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810abe2:	2b00      	cmp	r3, #0
 810abe4:	4606      	mov	r6, r0
 810abe6:	f340 8088 	ble.w	810acfa <_dtoa_r+0x8c2>
 810abea:	461a      	mov	r2, r3
 810abec:	4601      	mov	r1, r0
 810abee:	4620      	mov	r0, r4
 810abf0:	f001 f9be 	bl	810bf70 <__pow5mult>
 810abf4:	9b06      	ldr	r3, [sp, #24]
 810abf6:	2b01      	cmp	r3, #1
 810abf8:	4606      	mov	r6, r0
 810abfa:	f340 8081 	ble.w	810ad00 <_dtoa_r+0x8c8>
 810abfe:	f04f 0800 	mov.w	r8, #0
 810ac02:	6933      	ldr	r3, [r6, #16]
 810ac04:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 810ac08:	6918      	ldr	r0, [r3, #16]
 810ac0a:	f001 f8a1 	bl	810bd50 <__hi0bits>
 810ac0e:	f1c0 0020 	rsb	r0, r0, #32
 810ac12:	9b05      	ldr	r3, [sp, #20]
 810ac14:	4418      	add	r0, r3
 810ac16:	f010 001f 	ands.w	r0, r0, #31
 810ac1a:	f000 8092 	beq.w	810ad42 <_dtoa_r+0x90a>
 810ac1e:	f1c0 0320 	rsb	r3, r0, #32
 810ac22:	2b04      	cmp	r3, #4
 810ac24:	f340 808a 	ble.w	810ad3c <_dtoa_r+0x904>
 810ac28:	f1c0 001c 	rsb	r0, r0, #28
 810ac2c:	9b04      	ldr	r3, [sp, #16]
 810ac2e:	4403      	add	r3, r0
 810ac30:	9304      	str	r3, [sp, #16]
 810ac32:	9b05      	ldr	r3, [sp, #20]
 810ac34:	4403      	add	r3, r0
 810ac36:	4405      	add	r5, r0
 810ac38:	9305      	str	r3, [sp, #20]
 810ac3a:	9b04      	ldr	r3, [sp, #16]
 810ac3c:	2b00      	cmp	r3, #0
 810ac3e:	dd07      	ble.n	810ac50 <_dtoa_r+0x818>
 810ac40:	ee18 1a10 	vmov	r1, s16
 810ac44:	461a      	mov	r2, r3
 810ac46:	4620      	mov	r0, r4
 810ac48:	f001 f9ec 	bl	810c024 <__lshift>
 810ac4c:	ee08 0a10 	vmov	s16, r0
 810ac50:	9b05      	ldr	r3, [sp, #20]
 810ac52:	2b00      	cmp	r3, #0
 810ac54:	dd05      	ble.n	810ac62 <_dtoa_r+0x82a>
 810ac56:	4631      	mov	r1, r6
 810ac58:	461a      	mov	r2, r3
 810ac5a:	4620      	mov	r0, r4
 810ac5c:	f001 f9e2 	bl	810c024 <__lshift>
 810ac60:	4606      	mov	r6, r0
 810ac62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 810ac64:	2b00      	cmp	r3, #0
 810ac66:	d06e      	beq.n	810ad46 <_dtoa_r+0x90e>
 810ac68:	ee18 0a10 	vmov	r0, s16
 810ac6c:	4631      	mov	r1, r6
 810ac6e:	f001 fa49 	bl	810c104 <__mcmp>
 810ac72:	2800      	cmp	r0, #0
 810ac74:	da67      	bge.n	810ad46 <_dtoa_r+0x90e>
 810ac76:	9b00      	ldr	r3, [sp, #0]
 810ac78:	3b01      	subs	r3, #1
 810ac7a:	ee18 1a10 	vmov	r1, s16
 810ac7e:	9300      	str	r3, [sp, #0]
 810ac80:	220a      	movs	r2, #10
 810ac82:	2300      	movs	r3, #0
 810ac84:	4620      	mov	r0, r4
 810ac86:	f000 ffd3 	bl	810bc30 <__multadd>
 810ac8a:	9b08      	ldr	r3, [sp, #32]
 810ac8c:	ee08 0a10 	vmov	s16, r0
 810ac90:	2b00      	cmp	r3, #0
 810ac92:	f000 81b1 	beq.w	810aff8 <_dtoa_r+0xbc0>
 810ac96:	2300      	movs	r3, #0
 810ac98:	4639      	mov	r1, r7
 810ac9a:	220a      	movs	r2, #10
 810ac9c:	4620      	mov	r0, r4
 810ac9e:	f000 ffc7 	bl	810bc30 <__multadd>
 810aca2:	9b02      	ldr	r3, [sp, #8]
 810aca4:	2b00      	cmp	r3, #0
 810aca6:	4607      	mov	r7, r0
 810aca8:	f300 808e 	bgt.w	810adc8 <_dtoa_r+0x990>
 810acac:	9b06      	ldr	r3, [sp, #24]
 810acae:	2b02      	cmp	r3, #2
 810acb0:	dc51      	bgt.n	810ad56 <_dtoa_r+0x91e>
 810acb2:	e089      	b.n	810adc8 <_dtoa_r+0x990>
 810acb4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 810acb6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 810acba:	e74b      	b.n	810ab54 <_dtoa_r+0x71c>
 810acbc:	9b03      	ldr	r3, [sp, #12]
 810acbe:	1e5e      	subs	r6, r3, #1
 810acc0:	9b07      	ldr	r3, [sp, #28]
 810acc2:	42b3      	cmp	r3, r6
 810acc4:	bfbf      	itttt	lt
 810acc6:	9b07      	ldrlt	r3, [sp, #28]
 810acc8:	9607      	strlt	r6, [sp, #28]
 810acca:	1af2      	sublt	r2, r6, r3
 810accc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 810acce:	bfb6      	itet	lt
 810acd0:	189b      	addlt	r3, r3, r2
 810acd2:	1b9e      	subge	r6, r3, r6
 810acd4:	930a      	strlt	r3, [sp, #40]	; 0x28
 810acd6:	9b03      	ldr	r3, [sp, #12]
 810acd8:	bfb8      	it	lt
 810acda:	2600      	movlt	r6, #0
 810acdc:	2b00      	cmp	r3, #0
 810acde:	bfb7      	itett	lt
 810ace0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 810ace4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 810ace8:	1a9d      	sublt	r5, r3, r2
 810acea:	2300      	movlt	r3, #0
 810acec:	e734      	b.n	810ab58 <_dtoa_r+0x720>
 810acee:	9e07      	ldr	r6, [sp, #28]
 810acf0:	9d04      	ldr	r5, [sp, #16]
 810acf2:	9f08      	ldr	r7, [sp, #32]
 810acf4:	e73b      	b.n	810ab6e <_dtoa_r+0x736>
 810acf6:	9a07      	ldr	r2, [sp, #28]
 810acf8:	e767      	b.n	810abca <_dtoa_r+0x792>
 810acfa:	9b06      	ldr	r3, [sp, #24]
 810acfc:	2b01      	cmp	r3, #1
 810acfe:	dc18      	bgt.n	810ad32 <_dtoa_r+0x8fa>
 810ad00:	f1ba 0f00 	cmp.w	sl, #0
 810ad04:	d115      	bne.n	810ad32 <_dtoa_r+0x8fa>
 810ad06:	f3cb 0313 	ubfx	r3, fp, #0, #20
 810ad0a:	b993      	cbnz	r3, 810ad32 <_dtoa_r+0x8fa>
 810ad0c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 810ad10:	0d1b      	lsrs	r3, r3, #20
 810ad12:	051b      	lsls	r3, r3, #20
 810ad14:	b183      	cbz	r3, 810ad38 <_dtoa_r+0x900>
 810ad16:	9b04      	ldr	r3, [sp, #16]
 810ad18:	3301      	adds	r3, #1
 810ad1a:	9304      	str	r3, [sp, #16]
 810ad1c:	9b05      	ldr	r3, [sp, #20]
 810ad1e:	3301      	adds	r3, #1
 810ad20:	9305      	str	r3, [sp, #20]
 810ad22:	f04f 0801 	mov.w	r8, #1
 810ad26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810ad28:	2b00      	cmp	r3, #0
 810ad2a:	f47f af6a 	bne.w	810ac02 <_dtoa_r+0x7ca>
 810ad2e:	2001      	movs	r0, #1
 810ad30:	e76f      	b.n	810ac12 <_dtoa_r+0x7da>
 810ad32:	f04f 0800 	mov.w	r8, #0
 810ad36:	e7f6      	b.n	810ad26 <_dtoa_r+0x8ee>
 810ad38:	4698      	mov	r8, r3
 810ad3a:	e7f4      	b.n	810ad26 <_dtoa_r+0x8ee>
 810ad3c:	f43f af7d 	beq.w	810ac3a <_dtoa_r+0x802>
 810ad40:	4618      	mov	r0, r3
 810ad42:	301c      	adds	r0, #28
 810ad44:	e772      	b.n	810ac2c <_dtoa_r+0x7f4>
 810ad46:	9b03      	ldr	r3, [sp, #12]
 810ad48:	2b00      	cmp	r3, #0
 810ad4a:	dc37      	bgt.n	810adbc <_dtoa_r+0x984>
 810ad4c:	9b06      	ldr	r3, [sp, #24]
 810ad4e:	2b02      	cmp	r3, #2
 810ad50:	dd34      	ble.n	810adbc <_dtoa_r+0x984>
 810ad52:	9b03      	ldr	r3, [sp, #12]
 810ad54:	9302      	str	r3, [sp, #8]
 810ad56:	9b02      	ldr	r3, [sp, #8]
 810ad58:	b96b      	cbnz	r3, 810ad76 <_dtoa_r+0x93e>
 810ad5a:	4631      	mov	r1, r6
 810ad5c:	2205      	movs	r2, #5
 810ad5e:	4620      	mov	r0, r4
 810ad60:	f000 ff66 	bl	810bc30 <__multadd>
 810ad64:	4601      	mov	r1, r0
 810ad66:	4606      	mov	r6, r0
 810ad68:	ee18 0a10 	vmov	r0, s16
 810ad6c:	f001 f9ca 	bl	810c104 <__mcmp>
 810ad70:	2800      	cmp	r0, #0
 810ad72:	f73f adbb 	bgt.w	810a8ec <_dtoa_r+0x4b4>
 810ad76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810ad78:	9d01      	ldr	r5, [sp, #4]
 810ad7a:	43db      	mvns	r3, r3
 810ad7c:	9300      	str	r3, [sp, #0]
 810ad7e:	f04f 0800 	mov.w	r8, #0
 810ad82:	4631      	mov	r1, r6
 810ad84:	4620      	mov	r0, r4
 810ad86:	f000 ff31 	bl	810bbec <_Bfree>
 810ad8a:	2f00      	cmp	r7, #0
 810ad8c:	f43f aea4 	beq.w	810aad8 <_dtoa_r+0x6a0>
 810ad90:	f1b8 0f00 	cmp.w	r8, #0
 810ad94:	d005      	beq.n	810ada2 <_dtoa_r+0x96a>
 810ad96:	45b8      	cmp	r8, r7
 810ad98:	d003      	beq.n	810ada2 <_dtoa_r+0x96a>
 810ad9a:	4641      	mov	r1, r8
 810ad9c:	4620      	mov	r0, r4
 810ad9e:	f000 ff25 	bl	810bbec <_Bfree>
 810ada2:	4639      	mov	r1, r7
 810ada4:	4620      	mov	r0, r4
 810ada6:	f000 ff21 	bl	810bbec <_Bfree>
 810adaa:	e695      	b.n	810aad8 <_dtoa_r+0x6a0>
 810adac:	2600      	movs	r6, #0
 810adae:	4637      	mov	r7, r6
 810adb0:	e7e1      	b.n	810ad76 <_dtoa_r+0x93e>
 810adb2:	9700      	str	r7, [sp, #0]
 810adb4:	4637      	mov	r7, r6
 810adb6:	e599      	b.n	810a8ec <_dtoa_r+0x4b4>
 810adb8:	40240000 	.word	0x40240000
 810adbc:	9b08      	ldr	r3, [sp, #32]
 810adbe:	2b00      	cmp	r3, #0
 810adc0:	f000 80ca 	beq.w	810af58 <_dtoa_r+0xb20>
 810adc4:	9b03      	ldr	r3, [sp, #12]
 810adc6:	9302      	str	r3, [sp, #8]
 810adc8:	2d00      	cmp	r5, #0
 810adca:	dd05      	ble.n	810add8 <_dtoa_r+0x9a0>
 810adcc:	4639      	mov	r1, r7
 810adce:	462a      	mov	r2, r5
 810add0:	4620      	mov	r0, r4
 810add2:	f001 f927 	bl	810c024 <__lshift>
 810add6:	4607      	mov	r7, r0
 810add8:	f1b8 0f00 	cmp.w	r8, #0
 810addc:	d05b      	beq.n	810ae96 <_dtoa_r+0xa5e>
 810adde:	6879      	ldr	r1, [r7, #4]
 810ade0:	4620      	mov	r0, r4
 810ade2:	f000 fec3 	bl	810bb6c <_Balloc>
 810ade6:	4605      	mov	r5, r0
 810ade8:	b928      	cbnz	r0, 810adf6 <_dtoa_r+0x9be>
 810adea:	4b87      	ldr	r3, [pc, #540]	; (810b008 <_dtoa_r+0xbd0>)
 810adec:	4602      	mov	r2, r0
 810adee:	f240 21ea 	movw	r1, #746	; 0x2ea
 810adf2:	f7ff bb3b 	b.w	810a46c <_dtoa_r+0x34>
 810adf6:	693a      	ldr	r2, [r7, #16]
 810adf8:	3202      	adds	r2, #2
 810adfa:	0092      	lsls	r2, r2, #2
 810adfc:	f107 010c 	add.w	r1, r7, #12
 810ae00:	300c      	adds	r0, #12
 810ae02:	f7fd fbdd 	bl	81085c0 <memcpy>
 810ae06:	2201      	movs	r2, #1
 810ae08:	4629      	mov	r1, r5
 810ae0a:	4620      	mov	r0, r4
 810ae0c:	f001 f90a 	bl	810c024 <__lshift>
 810ae10:	9b01      	ldr	r3, [sp, #4]
 810ae12:	f103 0901 	add.w	r9, r3, #1
 810ae16:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 810ae1a:	4413      	add	r3, r2
 810ae1c:	9305      	str	r3, [sp, #20]
 810ae1e:	f00a 0301 	and.w	r3, sl, #1
 810ae22:	46b8      	mov	r8, r7
 810ae24:	9304      	str	r3, [sp, #16]
 810ae26:	4607      	mov	r7, r0
 810ae28:	4631      	mov	r1, r6
 810ae2a:	ee18 0a10 	vmov	r0, s16
 810ae2e:	f7ff fa77 	bl	810a320 <quorem>
 810ae32:	4641      	mov	r1, r8
 810ae34:	9002      	str	r0, [sp, #8]
 810ae36:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 810ae3a:	ee18 0a10 	vmov	r0, s16
 810ae3e:	f001 f961 	bl	810c104 <__mcmp>
 810ae42:	463a      	mov	r2, r7
 810ae44:	9003      	str	r0, [sp, #12]
 810ae46:	4631      	mov	r1, r6
 810ae48:	4620      	mov	r0, r4
 810ae4a:	f001 f977 	bl	810c13c <__mdiff>
 810ae4e:	68c2      	ldr	r2, [r0, #12]
 810ae50:	f109 3bff 	add.w	fp, r9, #4294967295
 810ae54:	4605      	mov	r5, r0
 810ae56:	bb02      	cbnz	r2, 810ae9a <_dtoa_r+0xa62>
 810ae58:	4601      	mov	r1, r0
 810ae5a:	ee18 0a10 	vmov	r0, s16
 810ae5e:	f001 f951 	bl	810c104 <__mcmp>
 810ae62:	4602      	mov	r2, r0
 810ae64:	4629      	mov	r1, r5
 810ae66:	4620      	mov	r0, r4
 810ae68:	9207      	str	r2, [sp, #28]
 810ae6a:	f000 febf 	bl	810bbec <_Bfree>
 810ae6e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 810ae72:	ea43 0102 	orr.w	r1, r3, r2
 810ae76:	9b04      	ldr	r3, [sp, #16]
 810ae78:	430b      	orrs	r3, r1
 810ae7a:	464d      	mov	r5, r9
 810ae7c:	d10f      	bne.n	810ae9e <_dtoa_r+0xa66>
 810ae7e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 810ae82:	d02a      	beq.n	810aeda <_dtoa_r+0xaa2>
 810ae84:	9b03      	ldr	r3, [sp, #12]
 810ae86:	2b00      	cmp	r3, #0
 810ae88:	dd02      	ble.n	810ae90 <_dtoa_r+0xa58>
 810ae8a:	9b02      	ldr	r3, [sp, #8]
 810ae8c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 810ae90:	f88b a000 	strb.w	sl, [fp]
 810ae94:	e775      	b.n	810ad82 <_dtoa_r+0x94a>
 810ae96:	4638      	mov	r0, r7
 810ae98:	e7ba      	b.n	810ae10 <_dtoa_r+0x9d8>
 810ae9a:	2201      	movs	r2, #1
 810ae9c:	e7e2      	b.n	810ae64 <_dtoa_r+0xa2c>
 810ae9e:	9b03      	ldr	r3, [sp, #12]
 810aea0:	2b00      	cmp	r3, #0
 810aea2:	db04      	blt.n	810aeae <_dtoa_r+0xa76>
 810aea4:	9906      	ldr	r1, [sp, #24]
 810aea6:	430b      	orrs	r3, r1
 810aea8:	9904      	ldr	r1, [sp, #16]
 810aeaa:	430b      	orrs	r3, r1
 810aeac:	d122      	bne.n	810aef4 <_dtoa_r+0xabc>
 810aeae:	2a00      	cmp	r2, #0
 810aeb0:	ddee      	ble.n	810ae90 <_dtoa_r+0xa58>
 810aeb2:	ee18 1a10 	vmov	r1, s16
 810aeb6:	2201      	movs	r2, #1
 810aeb8:	4620      	mov	r0, r4
 810aeba:	f001 f8b3 	bl	810c024 <__lshift>
 810aebe:	4631      	mov	r1, r6
 810aec0:	ee08 0a10 	vmov	s16, r0
 810aec4:	f001 f91e 	bl	810c104 <__mcmp>
 810aec8:	2800      	cmp	r0, #0
 810aeca:	dc03      	bgt.n	810aed4 <_dtoa_r+0xa9c>
 810aecc:	d1e0      	bne.n	810ae90 <_dtoa_r+0xa58>
 810aece:	f01a 0f01 	tst.w	sl, #1
 810aed2:	d0dd      	beq.n	810ae90 <_dtoa_r+0xa58>
 810aed4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 810aed8:	d1d7      	bne.n	810ae8a <_dtoa_r+0xa52>
 810aeda:	2339      	movs	r3, #57	; 0x39
 810aedc:	f88b 3000 	strb.w	r3, [fp]
 810aee0:	462b      	mov	r3, r5
 810aee2:	461d      	mov	r5, r3
 810aee4:	3b01      	subs	r3, #1
 810aee6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 810aeea:	2a39      	cmp	r2, #57	; 0x39
 810aeec:	d071      	beq.n	810afd2 <_dtoa_r+0xb9a>
 810aeee:	3201      	adds	r2, #1
 810aef0:	701a      	strb	r2, [r3, #0]
 810aef2:	e746      	b.n	810ad82 <_dtoa_r+0x94a>
 810aef4:	2a00      	cmp	r2, #0
 810aef6:	dd07      	ble.n	810af08 <_dtoa_r+0xad0>
 810aef8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 810aefc:	d0ed      	beq.n	810aeda <_dtoa_r+0xaa2>
 810aefe:	f10a 0301 	add.w	r3, sl, #1
 810af02:	f88b 3000 	strb.w	r3, [fp]
 810af06:	e73c      	b.n	810ad82 <_dtoa_r+0x94a>
 810af08:	9b05      	ldr	r3, [sp, #20]
 810af0a:	f809 ac01 	strb.w	sl, [r9, #-1]
 810af0e:	4599      	cmp	r9, r3
 810af10:	d047      	beq.n	810afa2 <_dtoa_r+0xb6a>
 810af12:	ee18 1a10 	vmov	r1, s16
 810af16:	2300      	movs	r3, #0
 810af18:	220a      	movs	r2, #10
 810af1a:	4620      	mov	r0, r4
 810af1c:	f000 fe88 	bl	810bc30 <__multadd>
 810af20:	45b8      	cmp	r8, r7
 810af22:	ee08 0a10 	vmov	s16, r0
 810af26:	f04f 0300 	mov.w	r3, #0
 810af2a:	f04f 020a 	mov.w	r2, #10
 810af2e:	4641      	mov	r1, r8
 810af30:	4620      	mov	r0, r4
 810af32:	d106      	bne.n	810af42 <_dtoa_r+0xb0a>
 810af34:	f000 fe7c 	bl	810bc30 <__multadd>
 810af38:	4680      	mov	r8, r0
 810af3a:	4607      	mov	r7, r0
 810af3c:	f109 0901 	add.w	r9, r9, #1
 810af40:	e772      	b.n	810ae28 <_dtoa_r+0x9f0>
 810af42:	f000 fe75 	bl	810bc30 <__multadd>
 810af46:	4639      	mov	r1, r7
 810af48:	4680      	mov	r8, r0
 810af4a:	2300      	movs	r3, #0
 810af4c:	220a      	movs	r2, #10
 810af4e:	4620      	mov	r0, r4
 810af50:	f000 fe6e 	bl	810bc30 <__multadd>
 810af54:	4607      	mov	r7, r0
 810af56:	e7f1      	b.n	810af3c <_dtoa_r+0xb04>
 810af58:	9b03      	ldr	r3, [sp, #12]
 810af5a:	9302      	str	r3, [sp, #8]
 810af5c:	9d01      	ldr	r5, [sp, #4]
 810af5e:	ee18 0a10 	vmov	r0, s16
 810af62:	4631      	mov	r1, r6
 810af64:	f7ff f9dc 	bl	810a320 <quorem>
 810af68:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 810af6c:	9b01      	ldr	r3, [sp, #4]
 810af6e:	f805 ab01 	strb.w	sl, [r5], #1
 810af72:	1aea      	subs	r2, r5, r3
 810af74:	9b02      	ldr	r3, [sp, #8]
 810af76:	4293      	cmp	r3, r2
 810af78:	dd09      	ble.n	810af8e <_dtoa_r+0xb56>
 810af7a:	ee18 1a10 	vmov	r1, s16
 810af7e:	2300      	movs	r3, #0
 810af80:	220a      	movs	r2, #10
 810af82:	4620      	mov	r0, r4
 810af84:	f000 fe54 	bl	810bc30 <__multadd>
 810af88:	ee08 0a10 	vmov	s16, r0
 810af8c:	e7e7      	b.n	810af5e <_dtoa_r+0xb26>
 810af8e:	9b02      	ldr	r3, [sp, #8]
 810af90:	2b00      	cmp	r3, #0
 810af92:	bfc8      	it	gt
 810af94:	461d      	movgt	r5, r3
 810af96:	9b01      	ldr	r3, [sp, #4]
 810af98:	bfd8      	it	le
 810af9a:	2501      	movle	r5, #1
 810af9c:	441d      	add	r5, r3
 810af9e:	f04f 0800 	mov.w	r8, #0
 810afa2:	ee18 1a10 	vmov	r1, s16
 810afa6:	2201      	movs	r2, #1
 810afa8:	4620      	mov	r0, r4
 810afaa:	f001 f83b 	bl	810c024 <__lshift>
 810afae:	4631      	mov	r1, r6
 810afb0:	ee08 0a10 	vmov	s16, r0
 810afb4:	f001 f8a6 	bl	810c104 <__mcmp>
 810afb8:	2800      	cmp	r0, #0
 810afba:	dc91      	bgt.n	810aee0 <_dtoa_r+0xaa8>
 810afbc:	d102      	bne.n	810afc4 <_dtoa_r+0xb8c>
 810afbe:	f01a 0f01 	tst.w	sl, #1
 810afc2:	d18d      	bne.n	810aee0 <_dtoa_r+0xaa8>
 810afc4:	462b      	mov	r3, r5
 810afc6:	461d      	mov	r5, r3
 810afc8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 810afcc:	2a30      	cmp	r2, #48	; 0x30
 810afce:	d0fa      	beq.n	810afc6 <_dtoa_r+0xb8e>
 810afd0:	e6d7      	b.n	810ad82 <_dtoa_r+0x94a>
 810afd2:	9a01      	ldr	r2, [sp, #4]
 810afd4:	429a      	cmp	r2, r3
 810afd6:	d184      	bne.n	810aee2 <_dtoa_r+0xaaa>
 810afd8:	9b00      	ldr	r3, [sp, #0]
 810afda:	3301      	adds	r3, #1
 810afdc:	9300      	str	r3, [sp, #0]
 810afde:	2331      	movs	r3, #49	; 0x31
 810afe0:	7013      	strb	r3, [r2, #0]
 810afe2:	e6ce      	b.n	810ad82 <_dtoa_r+0x94a>
 810afe4:	4b09      	ldr	r3, [pc, #36]	; (810b00c <_dtoa_r+0xbd4>)
 810afe6:	f7ff ba95 	b.w	810a514 <_dtoa_r+0xdc>
 810afea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 810afec:	2b00      	cmp	r3, #0
 810afee:	f47f aa6e 	bne.w	810a4ce <_dtoa_r+0x96>
 810aff2:	4b07      	ldr	r3, [pc, #28]	; (810b010 <_dtoa_r+0xbd8>)
 810aff4:	f7ff ba8e 	b.w	810a514 <_dtoa_r+0xdc>
 810aff8:	9b02      	ldr	r3, [sp, #8]
 810affa:	2b00      	cmp	r3, #0
 810affc:	dcae      	bgt.n	810af5c <_dtoa_r+0xb24>
 810affe:	9b06      	ldr	r3, [sp, #24]
 810b000:	2b02      	cmp	r3, #2
 810b002:	f73f aea8 	bgt.w	810ad56 <_dtoa_r+0x91e>
 810b006:	e7a9      	b.n	810af5c <_dtoa_r+0xb24>
 810b008:	0810d470 	.word	0x0810d470
 810b00c:	0810d274 	.word	0x0810d274
 810b010:	0810d3f1 	.word	0x0810d3f1

0810b014 <__sflush_r>:
 810b014:	898a      	ldrh	r2, [r1, #12]
 810b016:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810b01a:	4605      	mov	r5, r0
 810b01c:	0710      	lsls	r0, r2, #28
 810b01e:	460c      	mov	r4, r1
 810b020:	d458      	bmi.n	810b0d4 <__sflush_r+0xc0>
 810b022:	684b      	ldr	r3, [r1, #4]
 810b024:	2b00      	cmp	r3, #0
 810b026:	dc05      	bgt.n	810b034 <__sflush_r+0x20>
 810b028:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 810b02a:	2b00      	cmp	r3, #0
 810b02c:	dc02      	bgt.n	810b034 <__sflush_r+0x20>
 810b02e:	2000      	movs	r0, #0
 810b030:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810b034:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 810b036:	2e00      	cmp	r6, #0
 810b038:	d0f9      	beq.n	810b02e <__sflush_r+0x1a>
 810b03a:	2300      	movs	r3, #0
 810b03c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 810b040:	682f      	ldr	r7, [r5, #0]
 810b042:	602b      	str	r3, [r5, #0]
 810b044:	d032      	beq.n	810b0ac <__sflush_r+0x98>
 810b046:	6d60      	ldr	r0, [r4, #84]	; 0x54
 810b048:	89a3      	ldrh	r3, [r4, #12]
 810b04a:	075a      	lsls	r2, r3, #29
 810b04c:	d505      	bpl.n	810b05a <__sflush_r+0x46>
 810b04e:	6863      	ldr	r3, [r4, #4]
 810b050:	1ac0      	subs	r0, r0, r3
 810b052:	6b63      	ldr	r3, [r4, #52]	; 0x34
 810b054:	b10b      	cbz	r3, 810b05a <__sflush_r+0x46>
 810b056:	6c23      	ldr	r3, [r4, #64]	; 0x40
 810b058:	1ac0      	subs	r0, r0, r3
 810b05a:	2300      	movs	r3, #0
 810b05c:	4602      	mov	r2, r0
 810b05e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 810b060:	6a21      	ldr	r1, [r4, #32]
 810b062:	4628      	mov	r0, r5
 810b064:	47b0      	blx	r6
 810b066:	1c43      	adds	r3, r0, #1
 810b068:	89a3      	ldrh	r3, [r4, #12]
 810b06a:	d106      	bne.n	810b07a <__sflush_r+0x66>
 810b06c:	6829      	ldr	r1, [r5, #0]
 810b06e:	291d      	cmp	r1, #29
 810b070:	d82c      	bhi.n	810b0cc <__sflush_r+0xb8>
 810b072:	4a2a      	ldr	r2, [pc, #168]	; (810b11c <__sflush_r+0x108>)
 810b074:	40ca      	lsrs	r2, r1
 810b076:	07d6      	lsls	r6, r2, #31
 810b078:	d528      	bpl.n	810b0cc <__sflush_r+0xb8>
 810b07a:	2200      	movs	r2, #0
 810b07c:	6062      	str	r2, [r4, #4]
 810b07e:	04d9      	lsls	r1, r3, #19
 810b080:	6922      	ldr	r2, [r4, #16]
 810b082:	6022      	str	r2, [r4, #0]
 810b084:	d504      	bpl.n	810b090 <__sflush_r+0x7c>
 810b086:	1c42      	adds	r2, r0, #1
 810b088:	d101      	bne.n	810b08e <__sflush_r+0x7a>
 810b08a:	682b      	ldr	r3, [r5, #0]
 810b08c:	b903      	cbnz	r3, 810b090 <__sflush_r+0x7c>
 810b08e:	6560      	str	r0, [r4, #84]	; 0x54
 810b090:	6b61      	ldr	r1, [r4, #52]	; 0x34
 810b092:	602f      	str	r7, [r5, #0]
 810b094:	2900      	cmp	r1, #0
 810b096:	d0ca      	beq.n	810b02e <__sflush_r+0x1a>
 810b098:	f104 0344 	add.w	r3, r4, #68	; 0x44
 810b09c:	4299      	cmp	r1, r3
 810b09e:	d002      	beq.n	810b0a6 <__sflush_r+0x92>
 810b0a0:	4628      	mov	r0, r5
 810b0a2:	f001 fa3b 	bl	810c51c <_free_r>
 810b0a6:	2000      	movs	r0, #0
 810b0a8:	6360      	str	r0, [r4, #52]	; 0x34
 810b0aa:	e7c1      	b.n	810b030 <__sflush_r+0x1c>
 810b0ac:	6a21      	ldr	r1, [r4, #32]
 810b0ae:	2301      	movs	r3, #1
 810b0b0:	4628      	mov	r0, r5
 810b0b2:	47b0      	blx	r6
 810b0b4:	1c41      	adds	r1, r0, #1
 810b0b6:	d1c7      	bne.n	810b048 <__sflush_r+0x34>
 810b0b8:	682b      	ldr	r3, [r5, #0]
 810b0ba:	2b00      	cmp	r3, #0
 810b0bc:	d0c4      	beq.n	810b048 <__sflush_r+0x34>
 810b0be:	2b1d      	cmp	r3, #29
 810b0c0:	d001      	beq.n	810b0c6 <__sflush_r+0xb2>
 810b0c2:	2b16      	cmp	r3, #22
 810b0c4:	d101      	bne.n	810b0ca <__sflush_r+0xb6>
 810b0c6:	602f      	str	r7, [r5, #0]
 810b0c8:	e7b1      	b.n	810b02e <__sflush_r+0x1a>
 810b0ca:	89a3      	ldrh	r3, [r4, #12]
 810b0cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810b0d0:	81a3      	strh	r3, [r4, #12]
 810b0d2:	e7ad      	b.n	810b030 <__sflush_r+0x1c>
 810b0d4:	690f      	ldr	r7, [r1, #16]
 810b0d6:	2f00      	cmp	r7, #0
 810b0d8:	d0a9      	beq.n	810b02e <__sflush_r+0x1a>
 810b0da:	0793      	lsls	r3, r2, #30
 810b0dc:	680e      	ldr	r6, [r1, #0]
 810b0de:	bf08      	it	eq
 810b0e0:	694b      	ldreq	r3, [r1, #20]
 810b0e2:	600f      	str	r7, [r1, #0]
 810b0e4:	bf18      	it	ne
 810b0e6:	2300      	movne	r3, #0
 810b0e8:	eba6 0807 	sub.w	r8, r6, r7
 810b0ec:	608b      	str	r3, [r1, #8]
 810b0ee:	f1b8 0f00 	cmp.w	r8, #0
 810b0f2:	dd9c      	ble.n	810b02e <__sflush_r+0x1a>
 810b0f4:	6a21      	ldr	r1, [r4, #32]
 810b0f6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 810b0f8:	4643      	mov	r3, r8
 810b0fa:	463a      	mov	r2, r7
 810b0fc:	4628      	mov	r0, r5
 810b0fe:	47b0      	blx	r6
 810b100:	2800      	cmp	r0, #0
 810b102:	dc06      	bgt.n	810b112 <__sflush_r+0xfe>
 810b104:	89a3      	ldrh	r3, [r4, #12]
 810b106:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810b10a:	81a3      	strh	r3, [r4, #12]
 810b10c:	f04f 30ff 	mov.w	r0, #4294967295
 810b110:	e78e      	b.n	810b030 <__sflush_r+0x1c>
 810b112:	4407      	add	r7, r0
 810b114:	eba8 0800 	sub.w	r8, r8, r0
 810b118:	e7e9      	b.n	810b0ee <__sflush_r+0xda>
 810b11a:	bf00      	nop
 810b11c:	20400001 	.word	0x20400001

0810b120 <_fflush_r>:
 810b120:	b538      	push	{r3, r4, r5, lr}
 810b122:	690b      	ldr	r3, [r1, #16]
 810b124:	4605      	mov	r5, r0
 810b126:	460c      	mov	r4, r1
 810b128:	b913      	cbnz	r3, 810b130 <_fflush_r+0x10>
 810b12a:	2500      	movs	r5, #0
 810b12c:	4628      	mov	r0, r5
 810b12e:	bd38      	pop	{r3, r4, r5, pc}
 810b130:	b118      	cbz	r0, 810b13a <_fflush_r+0x1a>
 810b132:	6983      	ldr	r3, [r0, #24]
 810b134:	b90b      	cbnz	r3, 810b13a <_fflush_r+0x1a>
 810b136:	f000 f887 	bl	810b248 <__sinit>
 810b13a:	4b14      	ldr	r3, [pc, #80]	; (810b18c <_fflush_r+0x6c>)
 810b13c:	429c      	cmp	r4, r3
 810b13e:	d11b      	bne.n	810b178 <_fflush_r+0x58>
 810b140:	686c      	ldr	r4, [r5, #4]
 810b142:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810b146:	2b00      	cmp	r3, #0
 810b148:	d0ef      	beq.n	810b12a <_fflush_r+0xa>
 810b14a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 810b14c:	07d0      	lsls	r0, r2, #31
 810b14e:	d404      	bmi.n	810b15a <_fflush_r+0x3a>
 810b150:	0599      	lsls	r1, r3, #22
 810b152:	d402      	bmi.n	810b15a <_fflush_r+0x3a>
 810b154:	6da0      	ldr	r0, [r4, #88]	; 0x58
 810b156:	f000 fc88 	bl	810ba6a <__retarget_lock_acquire_recursive>
 810b15a:	4628      	mov	r0, r5
 810b15c:	4621      	mov	r1, r4
 810b15e:	f7ff ff59 	bl	810b014 <__sflush_r>
 810b162:	6e63      	ldr	r3, [r4, #100]	; 0x64
 810b164:	07da      	lsls	r2, r3, #31
 810b166:	4605      	mov	r5, r0
 810b168:	d4e0      	bmi.n	810b12c <_fflush_r+0xc>
 810b16a:	89a3      	ldrh	r3, [r4, #12]
 810b16c:	059b      	lsls	r3, r3, #22
 810b16e:	d4dd      	bmi.n	810b12c <_fflush_r+0xc>
 810b170:	6da0      	ldr	r0, [r4, #88]	; 0x58
 810b172:	f000 fc7b 	bl	810ba6c <__retarget_lock_release_recursive>
 810b176:	e7d9      	b.n	810b12c <_fflush_r+0xc>
 810b178:	4b05      	ldr	r3, [pc, #20]	; (810b190 <_fflush_r+0x70>)
 810b17a:	429c      	cmp	r4, r3
 810b17c:	d101      	bne.n	810b182 <_fflush_r+0x62>
 810b17e:	68ac      	ldr	r4, [r5, #8]
 810b180:	e7df      	b.n	810b142 <_fflush_r+0x22>
 810b182:	4b04      	ldr	r3, [pc, #16]	; (810b194 <_fflush_r+0x74>)
 810b184:	429c      	cmp	r4, r3
 810b186:	bf08      	it	eq
 810b188:	68ec      	ldreq	r4, [r5, #12]
 810b18a:	e7da      	b.n	810b142 <_fflush_r+0x22>
 810b18c:	0810d4a4 	.word	0x0810d4a4
 810b190:	0810d4c4 	.word	0x0810d4c4
 810b194:	0810d484 	.word	0x0810d484

0810b198 <std>:
 810b198:	2300      	movs	r3, #0
 810b19a:	b510      	push	{r4, lr}
 810b19c:	4604      	mov	r4, r0
 810b19e:	e9c0 3300 	strd	r3, r3, [r0]
 810b1a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 810b1a6:	6083      	str	r3, [r0, #8]
 810b1a8:	8181      	strh	r1, [r0, #12]
 810b1aa:	6643      	str	r3, [r0, #100]	; 0x64
 810b1ac:	81c2      	strh	r2, [r0, #14]
 810b1ae:	6183      	str	r3, [r0, #24]
 810b1b0:	4619      	mov	r1, r3
 810b1b2:	2208      	movs	r2, #8
 810b1b4:	305c      	adds	r0, #92	; 0x5c
 810b1b6:	f7fd fa11 	bl	81085dc <memset>
 810b1ba:	4b05      	ldr	r3, [pc, #20]	; (810b1d0 <std+0x38>)
 810b1bc:	6263      	str	r3, [r4, #36]	; 0x24
 810b1be:	4b05      	ldr	r3, [pc, #20]	; (810b1d4 <std+0x3c>)
 810b1c0:	62a3      	str	r3, [r4, #40]	; 0x28
 810b1c2:	4b05      	ldr	r3, [pc, #20]	; (810b1d8 <std+0x40>)
 810b1c4:	62e3      	str	r3, [r4, #44]	; 0x2c
 810b1c6:	4b05      	ldr	r3, [pc, #20]	; (810b1dc <std+0x44>)
 810b1c8:	6224      	str	r4, [r4, #32]
 810b1ca:	6323      	str	r3, [r4, #48]	; 0x30
 810b1cc:	bd10      	pop	{r4, pc}
 810b1ce:	bf00      	nop
 810b1d0:	0810cc79 	.word	0x0810cc79
 810b1d4:	0810cc9b 	.word	0x0810cc9b
 810b1d8:	0810ccd3 	.word	0x0810ccd3
 810b1dc:	0810ccf7 	.word	0x0810ccf7

0810b1e0 <_cleanup_r>:
 810b1e0:	4901      	ldr	r1, [pc, #4]	; (810b1e8 <_cleanup_r+0x8>)
 810b1e2:	f000 b8af 	b.w	810b344 <_fwalk_reent>
 810b1e6:	bf00      	nop
 810b1e8:	0810b121 	.word	0x0810b121

0810b1ec <__sfmoreglue>:
 810b1ec:	b570      	push	{r4, r5, r6, lr}
 810b1ee:	2268      	movs	r2, #104	; 0x68
 810b1f0:	1e4d      	subs	r5, r1, #1
 810b1f2:	4355      	muls	r5, r2
 810b1f4:	460e      	mov	r6, r1
 810b1f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 810b1fa:	f001 f9fb 	bl	810c5f4 <_malloc_r>
 810b1fe:	4604      	mov	r4, r0
 810b200:	b140      	cbz	r0, 810b214 <__sfmoreglue+0x28>
 810b202:	2100      	movs	r1, #0
 810b204:	e9c0 1600 	strd	r1, r6, [r0]
 810b208:	300c      	adds	r0, #12
 810b20a:	60a0      	str	r0, [r4, #8]
 810b20c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 810b210:	f7fd f9e4 	bl	81085dc <memset>
 810b214:	4620      	mov	r0, r4
 810b216:	bd70      	pop	{r4, r5, r6, pc}

0810b218 <__sfp_lock_acquire>:
 810b218:	4801      	ldr	r0, [pc, #4]	; (810b220 <__sfp_lock_acquire+0x8>)
 810b21a:	f000 bc26 	b.w	810ba6a <__retarget_lock_acquire_recursive>
 810b21e:	bf00      	nop
 810b220:	100003c1 	.word	0x100003c1

0810b224 <__sfp_lock_release>:
 810b224:	4801      	ldr	r0, [pc, #4]	; (810b22c <__sfp_lock_release+0x8>)
 810b226:	f000 bc21 	b.w	810ba6c <__retarget_lock_release_recursive>
 810b22a:	bf00      	nop
 810b22c:	100003c1 	.word	0x100003c1

0810b230 <__sinit_lock_acquire>:
 810b230:	4801      	ldr	r0, [pc, #4]	; (810b238 <__sinit_lock_acquire+0x8>)
 810b232:	f000 bc1a 	b.w	810ba6a <__retarget_lock_acquire_recursive>
 810b236:	bf00      	nop
 810b238:	100003c2 	.word	0x100003c2

0810b23c <__sinit_lock_release>:
 810b23c:	4801      	ldr	r0, [pc, #4]	; (810b244 <__sinit_lock_release+0x8>)
 810b23e:	f000 bc15 	b.w	810ba6c <__retarget_lock_release_recursive>
 810b242:	bf00      	nop
 810b244:	100003c2 	.word	0x100003c2

0810b248 <__sinit>:
 810b248:	b510      	push	{r4, lr}
 810b24a:	4604      	mov	r4, r0
 810b24c:	f7ff fff0 	bl	810b230 <__sinit_lock_acquire>
 810b250:	69a3      	ldr	r3, [r4, #24]
 810b252:	b11b      	cbz	r3, 810b25c <__sinit+0x14>
 810b254:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810b258:	f7ff bff0 	b.w	810b23c <__sinit_lock_release>
 810b25c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 810b260:	6523      	str	r3, [r4, #80]	; 0x50
 810b262:	4b13      	ldr	r3, [pc, #76]	; (810b2b0 <__sinit+0x68>)
 810b264:	4a13      	ldr	r2, [pc, #76]	; (810b2b4 <__sinit+0x6c>)
 810b266:	681b      	ldr	r3, [r3, #0]
 810b268:	62a2      	str	r2, [r4, #40]	; 0x28
 810b26a:	42a3      	cmp	r3, r4
 810b26c:	bf04      	itt	eq
 810b26e:	2301      	moveq	r3, #1
 810b270:	61a3      	streq	r3, [r4, #24]
 810b272:	4620      	mov	r0, r4
 810b274:	f000 f820 	bl	810b2b8 <__sfp>
 810b278:	6060      	str	r0, [r4, #4]
 810b27a:	4620      	mov	r0, r4
 810b27c:	f000 f81c 	bl	810b2b8 <__sfp>
 810b280:	60a0      	str	r0, [r4, #8]
 810b282:	4620      	mov	r0, r4
 810b284:	f000 f818 	bl	810b2b8 <__sfp>
 810b288:	2200      	movs	r2, #0
 810b28a:	60e0      	str	r0, [r4, #12]
 810b28c:	2104      	movs	r1, #4
 810b28e:	6860      	ldr	r0, [r4, #4]
 810b290:	f7ff ff82 	bl	810b198 <std>
 810b294:	68a0      	ldr	r0, [r4, #8]
 810b296:	2201      	movs	r2, #1
 810b298:	2109      	movs	r1, #9
 810b29a:	f7ff ff7d 	bl	810b198 <std>
 810b29e:	68e0      	ldr	r0, [r4, #12]
 810b2a0:	2202      	movs	r2, #2
 810b2a2:	2112      	movs	r1, #18
 810b2a4:	f7ff ff78 	bl	810b198 <std>
 810b2a8:	2301      	movs	r3, #1
 810b2aa:	61a3      	str	r3, [r4, #24]
 810b2ac:	e7d2      	b.n	810b254 <__sinit+0xc>
 810b2ae:	bf00      	nop
 810b2b0:	0810d260 	.word	0x0810d260
 810b2b4:	0810b1e1 	.word	0x0810b1e1

0810b2b8 <__sfp>:
 810b2b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810b2ba:	4607      	mov	r7, r0
 810b2bc:	f7ff ffac 	bl	810b218 <__sfp_lock_acquire>
 810b2c0:	4b1e      	ldr	r3, [pc, #120]	; (810b33c <__sfp+0x84>)
 810b2c2:	681e      	ldr	r6, [r3, #0]
 810b2c4:	69b3      	ldr	r3, [r6, #24]
 810b2c6:	b913      	cbnz	r3, 810b2ce <__sfp+0x16>
 810b2c8:	4630      	mov	r0, r6
 810b2ca:	f7ff ffbd 	bl	810b248 <__sinit>
 810b2ce:	3648      	adds	r6, #72	; 0x48
 810b2d0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 810b2d4:	3b01      	subs	r3, #1
 810b2d6:	d503      	bpl.n	810b2e0 <__sfp+0x28>
 810b2d8:	6833      	ldr	r3, [r6, #0]
 810b2da:	b30b      	cbz	r3, 810b320 <__sfp+0x68>
 810b2dc:	6836      	ldr	r6, [r6, #0]
 810b2de:	e7f7      	b.n	810b2d0 <__sfp+0x18>
 810b2e0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 810b2e4:	b9d5      	cbnz	r5, 810b31c <__sfp+0x64>
 810b2e6:	4b16      	ldr	r3, [pc, #88]	; (810b340 <__sfp+0x88>)
 810b2e8:	60e3      	str	r3, [r4, #12]
 810b2ea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 810b2ee:	6665      	str	r5, [r4, #100]	; 0x64
 810b2f0:	f000 fbba 	bl	810ba68 <__retarget_lock_init_recursive>
 810b2f4:	f7ff ff96 	bl	810b224 <__sfp_lock_release>
 810b2f8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 810b2fc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 810b300:	6025      	str	r5, [r4, #0]
 810b302:	61a5      	str	r5, [r4, #24]
 810b304:	2208      	movs	r2, #8
 810b306:	4629      	mov	r1, r5
 810b308:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 810b30c:	f7fd f966 	bl	81085dc <memset>
 810b310:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 810b314:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 810b318:	4620      	mov	r0, r4
 810b31a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810b31c:	3468      	adds	r4, #104	; 0x68
 810b31e:	e7d9      	b.n	810b2d4 <__sfp+0x1c>
 810b320:	2104      	movs	r1, #4
 810b322:	4638      	mov	r0, r7
 810b324:	f7ff ff62 	bl	810b1ec <__sfmoreglue>
 810b328:	4604      	mov	r4, r0
 810b32a:	6030      	str	r0, [r6, #0]
 810b32c:	2800      	cmp	r0, #0
 810b32e:	d1d5      	bne.n	810b2dc <__sfp+0x24>
 810b330:	f7ff ff78 	bl	810b224 <__sfp_lock_release>
 810b334:	230c      	movs	r3, #12
 810b336:	603b      	str	r3, [r7, #0]
 810b338:	e7ee      	b.n	810b318 <__sfp+0x60>
 810b33a:	bf00      	nop
 810b33c:	0810d260 	.word	0x0810d260
 810b340:	ffff0001 	.word	0xffff0001

0810b344 <_fwalk_reent>:
 810b344:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810b348:	4606      	mov	r6, r0
 810b34a:	4688      	mov	r8, r1
 810b34c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 810b350:	2700      	movs	r7, #0
 810b352:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 810b356:	f1b9 0901 	subs.w	r9, r9, #1
 810b35a:	d505      	bpl.n	810b368 <_fwalk_reent+0x24>
 810b35c:	6824      	ldr	r4, [r4, #0]
 810b35e:	2c00      	cmp	r4, #0
 810b360:	d1f7      	bne.n	810b352 <_fwalk_reent+0xe>
 810b362:	4638      	mov	r0, r7
 810b364:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810b368:	89ab      	ldrh	r3, [r5, #12]
 810b36a:	2b01      	cmp	r3, #1
 810b36c:	d907      	bls.n	810b37e <_fwalk_reent+0x3a>
 810b36e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 810b372:	3301      	adds	r3, #1
 810b374:	d003      	beq.n	810b37e <_fwalk_reent+0x3a>
 810b376:	4629      	mov	r1, r5
 810b378:	4630      	mov	r0, r6
 810b37a:	47c0      	blx	r8
 810b37c:	4307      	orrs	r7, r0
 810b37e:	3568      	adds	r5, #104	; 0x68
 810b380:	e7e9      	b.n	810b356 <_fwalk_reent+0x12>

0810b382 <rshift>:
 810b382:	6903      	ldr	r3, [r0, #16]
 810b384:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 810b388:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 810b38c:	ea4f 1261 	mov.w	r2, r1, asr #5
 810b390:	f100 0414 	add.w	r4, r0, #20
 810b394:	dd45      	ble.n	810b422 <rshift+0xa0>
 810b396:	f011 011f 	ands.w	r1, r1, #31
 810b39a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 810b39e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 810b3a2:	d10c      	bne.n	810b3be <rshift+0x3c>
 810b3a4:	f100 0710 	add.w	r7, r0, #16
 810b3a8:	4629      	mov	r1, r5
 810b3aa:	42b1      	cmp	r1, r6
 810b3ac:	d334      	bcc.n	810b418 <rshift+0x96>
 810b3ae:	1a9b      	subs	r3, r3, r2
 810b3b0:	009b      	lsls	r3, r3, #2
 810b3b2:	1eea      	subs	r2, r5, #3
 810b3b4:	4296      	cmp	r6, r2
 810b3b6:	bf38      	it	cc
 810b3b8:	2300      	movcc	r3, #0
 810b3ba:	4423      	add	r3, r4
 810b3bc:	e015      	b.n	810b3ea <rshift+0x68>
 810b3be:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 810b3c2:	f1c1 0820 	rsb	r8, r1, #32
 810b3c6:	40cf      	lsrs	r7, r1
 810b3c8:	f105 0e04 	add.w	lr, r5, #4
 810b3cc:	46a1      	mov	r9, r4
 810b3ce:	4576      	cmp	r6, lr
 810b3d0:	46f4      	mov	ip, lr
 810b3d2:	d815      	bhi.n	810b400 <rshift+0x7e>
 810b3d4:	1a9a      	subs	r2, r3, r2
 810b3d6:	0092      	lsls	r2, r2, #2
 810b3d8:	3a04      	subs	r2, #4
 810b3da:	3501      	adds	r5, #1
 810b3dc:	42ae      	cmp	r6, r5
 810b3de:	bf38      	it	cc
 810b3e0:	2200      	movcc	r2, #0
 810b3e2:	18a3      	adds	r3, r4, r2
 810b3e4:	50a7      	str	r7, [r4, r2]
 810b3e6:	b107      	cbz	r7, 810b3ea <rshift+0x68>
 810b3e8:	3304      	adds	r3, #4
 810b3ea:	1b1a      	subs	r2, r3, r4
 810b3ec:	42a3      	cmp	r3, r4
 810b3ee:	ea4f 02a2 	mov.w	r2, r2, asr #2
 810b3f2:	bf08      	it	eq
 810b3f4:	2300      	moveq	r3, #0
 810b3f6:	6102      	str	r2, [r0, #16]
 810b3f8:	bf08      	it	eq
 810b3fa:	6143      	streq	r3, [r0, #20]
 810b3fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810b400:	f8dc c000 	ldr.w	ip, [ip]
 810b404:	fa0c fc08 	lsl.w	ip, ip, r8
 810b408:	ea4c 0707 	orr.w	r7, ip, r7
 810b40c:	f849 7b04 	str.w	r7, [r9], #4
 810b410:	f85e 7b04 	ldr.w	r7, [lr], #4
 810b414:	40cf      	lsrs	r7, r1
 810b416:	e7da      	b.n	810b3ce <rshift+0x4c>
 810b418:	f851 cb04 	ldr.w	ip, [r1], #4
 810b41c:	f847 cf04 	str.w	ip, [r7, #4]!
 810b420:	e7c3      	b.n	810b3aa <rshift+0x28>
 810b422:	4623      	mov	r3, r4
 810b424:	e7e1      	b.n	810b3ea <rshift+0x68>

0810b426 <__hexdig_fun>:
 810b426:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 810b42a:	2b09      	cmp	r3, #9
 810b42c:	d802      	bhi.n	810b434 <__hexdig_fun+0xe>
 810b42e:	3820      	subs	r0, #32
 810b430:	b2c0      	uxtb	r0, r0
 810b432:	4770      	bx	lr
 810b434:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 810b438:	2b05      	cmp	r3, #5
 810b43a:	d801      	bhi.n	810b440 <__hexdig_fun+0x1a>
 810b43c:	3847      	subs	r0, #71	; 0x47
 810b43e:	e7f7      	b.n	810b430 <__hexdig_fun+0xa>
 810b440:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 810b444:	2b05      	cmp	r3, #5
 810b446:	d801      	bhi.n	810b44c <__hexdig_fun+0x26>
 810b448:	3827      	subs	r0, #39	; 0x27
 810b44a:	e7f1      	b.n	810b430 <__hexdig_fun+0xa>
 810b44c:	2000      	movs	r0, #0
 810b44e:	4770      	bx	lr

0810b450 <__gethex>:
 810b450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810b454:	ed2d 8b02 	vpush	{d8}
 810b458:	b089      	sub	sp, #36	; 0x24
 810b45a:	ee08 0a10 	vmov	s16, r0
 810b45e:	9304      	str	r3, [sp, #16]
 810b460:	4bb4      	ldr	r3, [pc, #720]	; (810b734 <__gethex+0x2e4>)
 810b462:	681b      	ldr	r3, [r3, #0]
 810b464:	9301      	str	r3, [sp, #4]
 810b466:	4618      	mov	r0, r3
 810b468:	468b      	mov	fp, r1
 810b46a:	4690      	mov	r8, r2
 810b46c:	f7f4 ff38 	bl	81002e0 <strlen>
 810b470:	9b01      	ldr	r3, [sp, #4]
 810b472:	f8db 2000 	ldr.w	r2, [fp]
 810b476:	4403      	add	r3, r0
 810b478:	4682      	mov	sl, r0
 810b47a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 810b47e:	9305      	str	r3, [sp, #20]
 810b480:	1c93      	adds	r3, r2, #2
 810b482:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 810b486:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 810b48a:	32fe      	adds	r2, #254	; 0xfe
 810b48c:	18d1      	adds	r1, r2, r3
 810b48e:	461f      	mov	r7, r3
 810b490:	f813 0b01 	ldrb.w	r0, [r3], #1
 810b494:	9100      	str	r1, [sp, #0]
 810b496:	2830      	cmp	r0, #48	; 0x30
 810b498:	d0f8      	beq.n	810b48c <__gethex+0x3c>
 810b49a:	f7ff ffc4 	bl	810b426 <__hexdig_fun>
 810b49e:	4604      	mov	r4, r0
 810b4a0:	2800      	cmp	r0, #0
 810b4a2:	d13a      	bne.n	810b51a <__gethex+0xca>
 810b4a4:	9901      	ldr	r1, [sp, #4]
 810b4a6:	4652      	mov	r2, sl
 810b4a8:	4638      	mov	r0, r7
 810b4aa:	f001 fc28 	bl	810ccfe <strncmp>
 810b4ae:	4605      	mov	r5, r0
 810b4b0:	2800      	cmp	r0, #0
 810b4b2:	d168      	bne.n	810b586 <__gethex+0x136>
 810b4b4:	f817 000a 	ldrb.w	r0, [r7, sl]
 810b4b8:	eb07 060a 	add.w	r6, r7, sl
 810b4bc:	f7ff ffb3 	bl	810b426 <__hexdig_fun>
 810b4c0:	2800      	cmp	r0, #0
 810b4c2:	d062      	beq.n	810b58a <__gethex+0x13a>
 810b4c4:	4633      	mov	r3, r6
 810b4c6:	7818      	ldrb	r0, [r3, #0]
 810b4c8:	2830      	cmp	r0, #48	; 0x30
 810b4ca:	461f      	mov	r7, r3
 810b4cc:	f103 0301 	add.w	r3, r3, #1
 810b4d0:	d0f9      	beq.n	810b4c6 <__gethex+0x76>
 810b4d2:	f7ff ffa8 	bl	810b426 <__hexdig_fun>
 810b4d6:	2301      	movs	r3, #1
 810b4d8:	fab0 f480 	clz	r4, r0
 810b4dc:	0964      	lsrs	r4, r4, #5
 810b4de:	4635      	mov	r5, r6
 810b4e0:	9300      	str	r3, [sp, #0]
 810b4e2:	463a      	mov	r2, r7
 810b4e4:	4616      	mov	r6, r2
 810b4e6:	3201      	adds	r2, #1
 810b4e8:	7830      	ldrb	r0, [r6, #0]
 810b4ea:	f7ff ff9c 	bl	810b426 <__hexdig_fun>
 810b4ee:	2800      	cmp	r0, #0
 810b4f0:	d1f8      	bne.n	810b4e4 <__gethex+0x94>
 810b4f2:	9901      	ldr	r1, [sp, #4]
 810b4f4:	4652      	mov	r2, sl
 810b4f6:	4630      	mov	r0, r6
 810b4f8:	f001 fc01 	bl	810ccfe <strncmp>
 810b4fc:	b980      	cbnz	r0, 810b520 <__gethex+0xd0>
 810b4fe:	b94d      	cbnz	r5, 810b514 <__gethex+0xc4>
 810b500:	eb06 050a 	add.w	r5, r6, sl
 810b504:	462a      	mov	r2, r5
 810b506:	4616      	mov	r6, r2
 810b508:	3201      	adds	r2, #1
 810b50a:	7830      	ldrb	r0, [r6, #0]
 810b50c:	f7ff ff8b 	bl	810b426 <__hexdig_fun>
 810b510:	2800      	cmp	r0, #0
 810b512:	d1f8      	bne.n	810b506 <__gethex+0xb6>
 810b514:	1bad      	subs	r5, r5, r6
 810b516:	00ad      	lsls	r5, r5, #2
 810b518:	e004      	b.n	810b524 <__gethex+0xd4>
 810b51a:	2400      	movs	r4, #0
 810b51c:	4625      	mov	r5, r4
 810b51e:	e7e0      	b.n	810b4e2 <__gethex+0x92>
 810b520:	2d00      	cmp	r5, #0
 810b522:	d1f7      	bne.n	810b514 <__gethex+0xc4>
 810b524:	7833      	ldrb	r3, [r6, #0]
 810b526:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 810b52a:	2b50      	cmp	r3, #80	; 0x50
 810b52c:	d13b      	bne.n	810b5a6 <__gethex+0x156>
 810b52e:	7873      	ldrb	r3, [r6, #1]
 810b530:	2b2b      	cmp	r3, #43	; 0x2b
 810b532:	d02c      	beq.n	810b58e <__gethex+0x13e>
 810b534:	2b2d      	cmp	r3, #45	; 0x2d
 810b536:	d02e      	beq.n	810b596 <__gethex+0x146>
 810b538:	1c71      	adds	r1, r6, #1
 810b53a:	f04f 0900 	mov.w	r9, #0
 810b53e:	7808      	ldrb	r0, [r1, #0]
 810b540:	f7ff ff71 	bl	810b426 <__hexdig_fun>
 810b544:	1e43      	subs	r3, r0, #1
 810b546:	b2db      	uxtb	r3, r3
 810b548:	2b18      	cmp	r3, #24
 810b54a:	d82c      	bhi.n	810b5a6 <__gethex+0x156>
 810b54c:	f1a0 0210 	sub.w	r2, r0, #16
 810b550:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 810b554:	f7ff ff67 	bl	810b426 <__hexdig_fun>
 810b558:	1e43      	subs	r3, r0, #1
 810b55a:	b2db      	uxtb	r3, r3
 810b55c:	2b18      	cmp	r3, #24
 810b55e:	d91d      	bls.n	810b59c <__gethex+0x14c>
 810b560:	f1b9 0f00 	cmp.w	r9, #0
 810b564:	d000      	beq.n	810b568 <__gethex+0x118>
 810b566:	4252      	negs	r2, r2
 810b568:	4415      	add	r5, r2
 810b56a:	f8cb 1000 	str.w	r1, [fp]
 810b56e:	b1e4      	cbz	r4, 810b5aa <__gethex+0x15a>
 810b570:	9b00      	ldr	r3, [sp, #0]
 810b572:	2b00      	cmp	r3, #0
 810b574:	bf14      	ite	ne
 810b576:	2700      	movne	r7, #0
 810b578:	2706      	moveq	r7, #6
 810b57a:	4638      	mov	r0, r7
 810b57c:	b009      	add	sp, #36	; 0x24
 810b57e:	ecbd 8b02 	vpop	{d8}
 810b582:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810b586:	463e      	mov	r6, r7
 810b588:	4625      	mov	r5, r4
 810b58a:	2401      	movs	r4, #1
 810b58c:	e7ca      	b.n	810b524 <__gethex+0xd4>
 810b58e:	f04f 0900 	mov.w	r9, #0
 810b592:	1cb1      	adds	r1, r6, #2
 810b594:	e7d3      	b.n	810b53e <__gethex+0xee>
 810b596:	f04f 0901 	mov.w	r9, #1
 810b59a:	e7fa      	b.n	810b592 <__gethex+0x142>
 810b59c:	230a      	movs	r3, #10
 810b59e:	fb03 0202 	mla	r2, r3, r2, r0
 810b5a2:	3a10      	subs	r2, #16
 810b5a4:	e7d4      	b.n	810b550 <__gethex+0x100>
 810b5a6:	4631      	mov	r1, r6
 810b5a8:	e7df      	b.n	810b56a <__gethex+0x11a>
 810b5aa:	1bf3      	subs	r3, r6, r7
 810b5ac:	3b01      	subs	r3, #1
 810b5ae:	4621      	mov	r1, r4
 810b5b0:	2b07      	cmp	r3, #7
 810b5b2:	dc0b      	bgt.n	810b5cc <__gethex+0x17c>
 810b5b4:	ee18 0a10 	vmov	r0, s16
 810b5b8:	f000 fad8 	bl	810bb6c <_Balloc>
 810b5bc:	4604      	mov	r4, r0
 810b5be:	b940      	cbnz	r0, 810b5d2 <__gethex+0x182>
 810b5c0:	4b5d      	ldr	r3, [pc, #372]	; (810b738 <__gethex+0x2e8>)
 810b5c2:	4602      	mov	r2, r0
 810b5c4:	21de      	movs	r1, #222	; 0xde
 810b5c6:	485d      	ldr	r0, [pc, #372]	; (810b73c <__gethex+0x2ec>)
 810b5c8:	f001 fbcc 	bl	810cd64 <__assert_func>
 810b5cc:	3101      	adds	r1, #1
 810b5ce:	105b      	asrs	r3, r3, #1
 810b5d0:	e7ee      	b.n	810b5b0 <__gethex+0x160>
 810b5d2:	f100 0914 	add.w	r9, r0, #20
 810b5d6:	f04f 0b00 	mov.w	fp, #0
 810b5da:	f1ca 0301 	rsb	r3, sl, #1
 810b5de:	f8cd 9008 	str.w	r9, [sp, #8]
 810b5e2:	f8cd b000 	str.w	fp, [sp]
 810b5e6:	9306      	str	r3, [sp, #24]
 810b5e8:	42b7      	cmp	r7, r6
 810b5ea:	d340      	bcc.n	810b66e <__gethex+0x21e>
 810b5ec:	9802      	ldr	r0, [sp, #8]
 810b5ee:	9b00      	ldr	r3, [sp, #0]
 810b5f0:	f840 3b04 	str.w	r3, [r0], #4
 810b5f4:	eba0 0009 	sub.w	r0, r0, r9
 810b5f8:	1080      	asrs	r0, r0, #2
 810b5fa:	0146      	lsls	r6, r0, #5
 810b5fc:	6120      	str	r0, [r4, #16]
 810b5fe:	4618      	mov	r0, r3
 810b600:	f000 fba6 	bl	810bd50 <__hi0bits>
 810b604:	1a30      	subs	r0, r6, r0
 810b606:	f8d8 6000 	ldr.w	r6, [r8]
 810b60a:	42b0      	cmp	r0, r6
 810b60c:	dd63      	ble.n	810b6d6 <__gethex+0x286>
 810b60e:	1b87      	subs	r7, r0, r6
 810b610:	4639      	mov	r1, r7
 810b612:	4620      	mov	r0, r4
 810b614:	f000 ff4a 	bl	810c4ac <__any_on>
 810b618:	4682      	mov	sl, r0
 810b61a:	b1a8      	cbz	r0, 810b648 <__gethex+0x1f8>
 810b61c:	1e7b      	subs	r3, r7, #1
 810b61e:	1159      	asrs	r1, r3, #5
 810b620:	f003 021f 	and.w	r2, r3, #31
 810b624:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 810b628:	f04f 0a01 	mov.w	sl, #1
 810b62c:	fa0a f202 	lsl.w	r2, sl, r2
 810b630:	420a      	tst	r2, r1
 810b632:	d009      	beq.n	810b648 <__gethex+0x1f8>
 810b634:	4553      	cmp	r3, sl
 810b636:	dd05      	ble.n	810b644 <__gethex+0x1f4>
 810b638:	1eb9      	subs	r1, r7, #2
 810b63a:	4620      	mov	r0, r4
 810b63c:	f000 ff36 	bl	810c4ac <__any_on>
 810b640:	2800      	cmp	r0, #0
 810b642:	d145      	bne.n	810b6d0 <__gethex+0x280>
 810b644:	f04f 0a02 	mov.w	sl, #2
 810b648:	4639      	mov	r1, r7
 810b64a:	4620      	mov	r0, r4
 810b64c:	f7ff fe99 	bl	810b382 <rshift>
 810b650:	443d      	add	r5, r7
 810b652:	f8d8 3008 	ldr.w	r3, [r8, #8]
 810b656:	42ab      	cmp	r3, r5
 810b658:	da4c      	bge.n	810b6f4 <__gethex+0x2a4>
 810b65a:	ee18 0a10 	vmov	r0, s16
 810b65e:	4621      	mov	r1, r4
 810b660:	f000 fac4 	bl	810bbec <_Bfree>
 810b664:	9a14      	ldr	r2, [sp, #80]	; 0x50
 810b666:	2300      	movs	r3, #0
 810b668:	6013      	str	r3, [r2, #0]
 810b66a:	27a3      	movs	r7, #163	; 0xa3
 810b66c:	e785      	b.n	810b57a <__gethex+0x12a>
 810b66e:	1e73      	subs	r3, r6, #1
 810b670:	9a05      	ldr	r2, [sp, #20]
 810b672:	9303      	str	r3, [sp, #12]
 810b674:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 810b678:	4293      	cmp	r3, r2
 810b67a:	d019      	beq.n	810b6b0 <__gethex+0x260>
 810b67c:	f1bb 0f20 	cmp.w	fp, #32
 810b680:	d107      	bne.n	810b692 <__gethex+0x242>
 810b682:	9b02      	ldr	r3, [sp, #8]
 810b684:	9a00      	ldr	r2, [sp, #0]
 810b686:	f843 2b04 	str.w	r2, [r3], #4
 810b68a:	9302      	str	r3, [sp, #8]
 810b68c:	2300      	movs	r3, #0
 810b68e:	9300      	str	r3, [sp, #0]
 810b690:	469b      	mov	fp, r3
 810b692:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 810b696:	f7ff fec6 	bl	810b426 <__hexdig_fun>
 810b69a:	9b00      	ldr	r3, [sp, #0]
 810b69c:	f000 000f 	and.w	r0, r0, #15
 810b6a0:	fa00 f00b 	lsl.w	r0, r0, fp
 810b6a4:	4303      	orrs	r3, r0
 810b6a6:	9300      	str	r3, [sp, #0]
 810b6a8:	f10b 0b04 	add.w	fp, fp, #4
 810b6ac:	9b03      	ldr	r3, [sp, #12]
 810b6ae:	e00d      	b.n	810b6cc <__gethex+0x27c>
 810b6b0:	9b03      	ldr	r3, [sp, #12]
 810b6b2:	9a06      	ldr	r2, [sp, #24]
 810b6b4:	4413      	add	r3, r2
 810b6b6:	42bb      	cmp	r3, r7
 810b6b8:	d3e0      	bcc.n	810b67c <__gethex+0x22c>
 810b6ba:	4618      	mov	r0, r3
 810b6bc:	9901      	ldr	r1, [sp, #4]
 810b6be:	9307      	str	r3, [sp, #28]
 810b6c0:	4652      	mov	r2, sl
 810b6c2:	f001 fb1c 	bl	810ccfe <strncmp>
 810b6c6:	9b07      	ldr	r3, [sp, #28]
 810b6c8:	2800      	cmp	r0, #0
 810b6ca:	d1d7      	bne.n	810b67c <__gethex+0x22c>
 810b6cc:	461e      	mov	r6, r3
 810b6ce:	e78b      	b.n	810b5e8 <__gethex+0x198>
 810b6d0:	f04f 0a03 	mov.w	sl, #3
 810b6d4:	e7b8      	b.n	810b648 <__gethex+0x1f8>
 810b6d6:	da0a      	bge.n	810b6ee <__gethex+0x29e>
 810b6d8:	1a37      	subs	r7, r6, r0
 810b6da:	4621      	mov	r1, r4
 810b6dc:	ee18 0a10 	vmov	r0, s16
 810b6e0:	463a      	mov	r2, r7
 810b6e2:	f000 fc9f 	bl	810c024 <__lshift>
 810b6e6:	1bed      	subs	r5, r5, r7
 810b6e8:	4604      	mov	r4, r0
 810b6ea:	f100 0914 	add.w	r9, r0, #20
 810b6ee:	f04f 0a00 	mov.w	sl, #0
 810b6f2:	e7ae      	b.n	810b652 <__gethex+0x202>
 810b6f4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 810b6f8:	42a8      	cmp	r0, r5
 810b6fa:	dd72      	ble.n	810b7e2 <__gethex+0x392>
 810b6fc:	1b45      	subs	r5, r0, r5
 810b6fe:	42ae      	cmp	r6, r5
 810b700:	dc36      	bgt.n	810b770 <__gethex+0x320>
 810b702:	f8d8 300c 	ldr.w	r3, [r8, #12]
 810b706:	2b02      	cmp	r3, #2
 810b708:	d02a      	beq.n	810b760 <__gethex+0x310>
 810b70a:	2b03      	cmp	r3, #3
 810b70c:	d02c      	beq.n	810b768 <__gethex+0x318>
 810b70e:	2b01      	cmp	r3, #1
 810b710:	d11c      	bne.n	810b74c <__gethex+0x2fc>
 810b712:	42ae      	cmp	r6, r5
 810b714:	d11a      	bne.n	810b74c <__gethex+0x2fc>
 810b716:	2e01      	cmp	r6, #1
 810b718:	d112      	bne.n	810b740 <__gethex+0x2f0>
 810b71a:	9a04      	ldr	r2, [sp, #16]
 810b71c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 810b720:	6013      	str	r3, [r2, #0]
 810b722:	2301      	movs	r3, #1
 810b724:	6123      	str	r3, [r4, #16]
 810b726:	f8c9 3000 	str.w	r3, [r9]
 810b72a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 810b72c:	2762      	movs	r7, #98	; 0x62
 810b72e:	601c      	str	r4, [r3, #0]
 810b730:	e723      	b.n	810b57a <__gethex+0x12a>
 810b732:	bf00      	nop
 810b734:	0810d54c 	.word	0x0810d54c
 810b738:	0810d470 	.word	0x0810d470
 810b73c:	0810d4e4 	.word	0x0810d4e4
 810b740:	1e71      	subs	r1, r6, #1
 810b742:	4620      	mov	r0, r4
 810b744:	f000 feb2 	bl	810c4ac <__any_on>
 810b748:	2800      	cmp	r0, #0
 810b74a:	d1e6      	bne.n	810b71a <__gethex+0x2ca>
 810b74c:	ee18 0a10 	vmov	r0, s16
 810b750:	4621      	mov	r1, r4
 810b752:	f000 fa4b 	bl	810bbec <_Bfree>
 810b756:	9a14      	ldr	r2, [sp, #80]	; 0x50
 810b758:	2300      	movs	r3, #0
 810b75a:	6013      	str	r3, [r2, #0]
 810b75c:	2750      	movs	r7, #80	; 0x50
 810b75e:	e70c      	b.n	810b57a <__gethex+0x12a>
 810b760:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810b762:	2b00      	cmp	r3, #0
 810b764:	d1f2      	bne.n	810b74c <__gethex+0x2fc>
 810b766:	e7d8      	b.n	810b71a <__gethex+0x2ca>
 810b768:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810b76a:	2b00      	cmp	r3, #0
 810b76c:	d1d5      	bne.n	810b71a <__gethex+0x2ca>
 810b76e:	e7ed      	b.n	810b74c <__gethex+0x2fc>
 810b770:	1e6f      	subs	r7, r5, #1
 810b772:	f1ba 0f00 	cmp.w	sl, #0
 810b776:	d131      	bne.n	810b7dc <__gethex+0x38c>
 810b778:	b127      	cbz	r7, 810b784 <__gethex+0x334>
 810b77a:	4639      	mov	r1, r7
 810b77c:	4620      	mov	r0, r4
 810b77e:	f000 fe95 	bl	810c4ac <__any_on>
 810b782:	4682      	mov	sl, r0
 810b784:	117b      	asrs	r3, r7, #5
 810b786:	2101      	movs	r1, #1
 810b788:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 810b78c:	f007 071f 	and.w	r7, r7, #31
 810b790:	fa01 f707 	lsl.w	r7, r1, r7
 810b794:	421f      	tst	r7, r3
 810b796:	4629      	mov	r1, r5
 810b798:	4620      	mov	r0, r4
 810b79a:	bf18      	it	ne
 810b79c:	f04a 0a02 	orrne.w	sl, sl, #2
 810b7a0:	1b76      	subs	r6, r6, r5
 810b7a2:	f7ff fdee 	bl	810b382 <rshift>
 810b7a6:	f8d8 5004 	ldr.w	r5, [r8, #4]
 810b7aa:	2702      	movs	r7, #2
 810b7ac:	f1ba 0f00 	cmp.w	sl, #0
 810b7b0:	d048      	beq.n	810b844 <__gethex+0x3f4>
 810b7b2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 810b7b6:	2b02      	cmp	r3, #2
 810b7b8:	d015      	beq.n	810b7e6 <__gethex+0x396>
 810b7ba:	2b03      	cmp	r3, #3
 810b7bc:	d017      	beq.n	810b7ee <__gethex+0x39e>
 810b7be:	2b01      	cmp	r3, #1
 810b7c0:	d109      	bne.n	810b7d6 <__gethex+0x386>
 810b7c2:	f01a 0f02 	tst.w	sl, #2
 810b7c6:	d006      	beq.n	810b7d6 <__gethex+0x386>
 810b7c8:	f8d9 0000 	ldr.w	r0, [r9]
 810b7cc:	ea4a 0a00 	orr.w	sl, sl, r0
 810b7d0:	f01a 0f01 	tst.w	sl, #1
 810b7d4:	d10e      	bne.n	810b7f4 <__gethex+0x3a4>
 810b7d6:	f047 0710 	orr.w	r7, r7, #16
 810b7da:	e033      	b.n	810b844 <__gethex+0x3f4>
 810b7dc:	f04f 0a01 	mov.w	sl, #1
 810b7e0:	e7d0      	b.n	810b784 <__gethex+0x334>
 810b7e2:	2701      	movs	r7, #1
 810b7e4:	e7e2      	b.n	810b7ac <__gethex+0x35c>
 810b7e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810b7e8:	f1c3 0301 	rsb	r3, r3, #1
 810b7ec:	9315      	str	r3, [sp, #84]	; 0x54
 810b7ee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810b7f0:	2b00      	cmp	r3, #0
 810b7f2:	d0f0      	beq.n	810b7d6 <__gethex+0x386>
 810b7f4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 810b7f8:	f104 0314 	add.w	r3, r4, #20
 810b7fc:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 810b800:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 810b804:	f04f 0c00 	mov.w	ip, #0
 810b808:	4618      	mov	r0, r3
 810b80a:	f853 2b04 	ldr.w	r2, [r3], #4
 810b80e:	f1b2 3fff 	cmp.w	r2, #4294967295
 810b812:	d01c      	beq.n	810b84e <__gethex+0x3fe>
 810b814:	3201      	adds	r2, #1
 810b816:	6002      	str	r2, [r0, #0]
 810b818:	2f02      	cmp	r7, #2
 810b81a:	f104 0314 	add.w	r3, r4, #20
 810b81e:	d13f      	bne.n	810b8a0 <__gethex+0x450>
 810b820:	f8d8 2000 	ldr.w	r2, [r8]
 810b824:	3a01      	subs	r2, #1
 810b826:	42b2      	cmp	r2, r6
 810b828:	d10a      	bne.n	810b840 <__gethex+0x3f0>
 810b82a:	1171      	asrs	r1, r6, #5
 810b82c:	2201      	movs	r2, #1
 810b82e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 810b832:	f006 061f 	and.w	r6, r6, #31
 810b836:	fa02 f606 	lsl.w	r6, r2, r6
 810b83a:	421e      	tst	r6, r3
 810b83c:	bf18      	it	ne
 810b83e:	4617      	movne	r7, r2
 810b840:	f047 0720 	orr.w	r7, r7, #32
 810b844:	9b14      	ldr	r3, [sp, #80]	; 0x50
 810b846:	601c      	str	r4, [r3, #0]
 810b848:	9b04      	ldr	r3, [sp, #16]
 810b84a:	601d      	str	r5, [r3, #0]
 810b84c:	e695      	b.n	810b57a <__gethex+0x12a>
 810b84e:	4299      	cmp	r1, r3
 810b850:	f843 cc04 	str.w	ip, [r3, #-4]
 810b854:	d8d8      	bhi.n	810b808 <__gethex+0x3b8>
 810b856:	68a3      	ldr	r3, [r4, #8]
 810b858:	459b      	cmp	fp, r3
 810b85a:	db19      	blt.n	810b890 <__gethex+0x440>
 810b85c:	6861      	ldr	r1, [r4, #4]
 810b85e:	ee18 0a10 	vmov	r0, s16
 810b862:	3101      	adds	r1, #1
 810b864:	f000 f982 	bl	810bb6c <_Balloc>
 810b868:	4681      	mov	r9, r0
 810b86a:	b918      	cbnz	r0, 810b874 <__gethex+0x424>
 810b86c:	4b1a      	ldr	r3, [pc, #104]	; (810b8d8 <__gethex+0x488>)
 810b86e:	4602      	mov	r2, r0
 810b870:	2184      	movs	r1, #132	; 0x84
 810b872:	e6a8      	b.n	810b5c6 <__gethex+0x176>
 810b874:	6922      	ldr	r2, [r4, #16]
 810b876:	3202      	adds	r2, #2
 810b878:	f104 010c 	add.w	r1, r4, #12
 810b87c:	0092      	lsls	r2, r2, #2
 810b87e:	300c      	adds	r0, #12
 810b880:	f7fc fe9e 	bl	81085c0 <memcpy>
 810b884:	4621      	mov	r1, r4
 810b886:	ee18 0a10 	vmov	r0, s16
 810b88a:	f000 f9af 	bl	810bbec <_Bfree>
 810b88e:	464c      	mov	r4, r9
 810b890:	6923      	ldr	r3, [r4, #16]
 810b892:	1c5a      	adds	r2, r3, #1
 810b894:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 810b898:	6122      	str	r2, [r4, #16]
 810b89a:	2201      	movs	r2, #1
 810b89c:	615a      	str	r2, [r3, #20]
 810b89e:	e7bb      	b.n	810b818 <__gethex+0x3c8>
 810b8a0:	6922      	ldr	r2, [r4, #16]
 810b8a2:	455a      	cmp	r2, fp
 810b8a4:	dd0b      	ble.n	810b8be <__gethex+0x46e>
 810b8a6:	2101      	movs	r1, #1
 810b8a8:	4620      	mov	r0, r4
 810b8aa:	f7ff fd6a 	bl	810b382 <rshift>
 810b8ae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 810b8b2:	3501      	adds	r5, #1
 810b8b4:	42ab      	cmp	r3, r5
 810b8b6:	f6ff aed0 	blt.w	810b65a <__gethex+0x20a>
 810b8ba:	2701      	movs	r7, #1
 810b8bc:	e7c0      	b.n	810b840 <__gethex+0x3f0>
 810b8be:	f016 061f 	ands.w	r6, r6, #31
 810b8c2:	d0fa      	beq.n	810b8ba <__gethex+0x46a>
 810b8c4:	4453      	add	r3, sl
 810b8c6:	f1c6 0620 	rsb	r6, r6, #32
 810b8ca:	f853 0c04 	ldr.w	r0, [r3, #-4]
 810b8ce:	f000 fa3f 	bl	810bd50 <__hi0bits>
 810b8d2:	42b0      	cmp	r0, r6
 810b8d4:	dbe7      	blt.n	810b8a6 <__gethex+0x456>
 810b8d6:	e7f0      	b.n	810b8ba <__gethex+0x46a>
 810b8d8:	0810d470 	.word	0x0810d470

0810b8dc <L_shift>:
 810b8dc:	f1c2 0208 	rsb	r2, r2, #8
 810b8e0:	0092      	lsls	r2, r2, #2
 810b8e2:	b570      	push	{r4, r5, r6, lr}
 810b8e4:	f1c2 0620 	rsb	r6, r2, #32
 810b8e8:	6843      	ldr	r3, [r0, #4]
 810b8ea:	6804      	ldr	r4, [r0, #0]
 810b8ec:	fa03 f506 	lsl.w	r5, r3, r6
 810b8f0:	432c      	orrs	r4, r5
 810b8f2:	40d3      	lsrs	r3, r2
 810b8f4:	6004      	str	r4, [r0, #0]
 810b8f6:	f840 3f04 	str.w	r3, [r0, #4]!
 810b8fa:	4288      	cmp	r0, r1
 810b8fc:	d3f4      	bcc.n	810b8e8 <L_shift+0xc>
 810b8fe:	bd70      	pop	{r4, r5, r6, pc}

0810b900 <__match>:
 810b900:	b530      	push	{r4, r5, lr}
 810b902:	6803      	ldr	r3, [r0, #0]
 810b904:	3301      	adds	r3, #1
 810b906:	f811 4b01 	ldrb.w	r4, [r1], #1
 810b90a:	b914      	cbnz	r4, 810b912 <__match+0x12>
 810b90c:	6003      	str	r3, [r0, #0]
 810b90e:	2001      	movs	r0, #1
 810b910:	bd30      	pop	{r4, r5, pc}
 810b912:	f813 2b01 	ldrb.w	r2, [r3], #1
 810b916:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 810b91a:	2d19      	cmp	r5, #25
 810b91c:	bf98      	it	ls
 810b91e:	3220      	addls	r2, #32
 810b920:	42a2      	cmp	r2, r4
 810b922:	d0f0      	beq.n	810b906 <__match+0x6>
 810b924:	2000      	movs	r0, #0
 810b926:	e7f3      	b.n	810b910 <__match+0x10>

0810b928 <__hexnan>:
 810b928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810b92c:	680b      	ldr	r3, [r1, #0]
 810b92e:	115e      	asrs	r6, r3, #5
 810b930:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 810b934:	f013 031f 	ands.w	r3, r3, #31
 810b938:	b087      	sub	sp, #28
 810b93a:	bf18      	it	ne
 810b93c:	3604      	addne	r6, #4
 810b93e:	2500      	movs	r5, #0
 810b940:	1f37      	subs	r7, r6, #4
 810b942:	4690      	mov	r8, r2
 810b944:	6802      	ldr	r2, [r0, #0]
 810b946:	9301      	str	r3, [sp, #4]
 810b948:	4682      	mov	sl, r0
 810b94a:	f846 5c04 	str.w	r5, [r6, #-4]
 810b94e:	46b9      	mov	r9, r7
 810b950:	463c      	mov	r4, r7
 810b952:	9502      	str	r5, [sp, #8]
 810b954:	46ab      	mov	fp, r5
 810b956:	7851      	ldrb	r1, [r2, #1]
 810b958:	1c53      	adds	r3, r2, #1
 810b95a:	9303      	str	r3, [sp, #12]
 810b95c:	b341      	cbz	r1, 810b9b0 <__hexnan+0x88>
 810b95e:	4608      	mov	r0, r1
 810b960:	9205      	str	r2, [sp, #20]
 810b962:	9104      	str	r1, [sp, #16]
 810b964:	f7ff fd5f 	bl	810b426 <__hexdig_fun>
 810b968:	2800      	cmp	r0, #0
 810b96a:	d14f      	bne.n	810ba0c <__hexnan+0xe4>
 810b96c:	9904      	ldr	r1, [sp, #16]
 810b96e:	9a05      	ldr	r2, [sp, #20]
 810b970:	2920      	cmp	r1, #32
 810b972:	d818      	bhi.n	810b9a6 <__hexnan+0x7e>
 810b974:	9b02      	ldr	r3, [sp, #8]
 810b976:	459b      	cmp	fp, r3
 810b978:	dd13      	ble.n	810b9a2 <__hexnan+0x7a>
 810b97a:	454c      	cmp	r4, r9
 810b97c:	d206      	bcs.n	810b98c <__hexnan+0x64>
 810b97e:	2d07      	cmp	r5, #7
 810b980:	dc04      	bgt.n	810b98c <__hexnan+0x64>
 810b982:	462a      	mov	r2, r5
 810b984:	4649      	mov	r1, r9
 810b986:	4620      	mov	r0, r4
 810b988:	f7ff ffa8 	bl	810b8dc <L_shift>
 810b98c:	4544      	cmp	r4, r8
 810b98e:	d950      	bls.n	810ba32 <__hexnan+0x10a>
 810b990:	2300      	movs	r3, #0
 810b992:	f1a4 0904 	sub.w	r9, r4, #4
 810b996:	f844 3c04 	str.w	r3, [r4, #-4]
 810b99a:	f8cd b008 	str.w	fp, [sp, #8]
 810b99e:	464c      	mov	r4, r9
 810b9a0:	461d      	mov	r5, r3
 810b9a2:	9a03      	ldr	r2, [sp, #12]
 810b9a4:	e7d7      	b.n	810b956 <__hexnan+0x2e>
 810b9a6:	2929      	cmp	r1, #41	; 0x29
 810b9a8:	d156      	bne.n	810ba58 <__hexnan+0x130>
 810b9aa:	3202      	adds	r2, #2
 810b9ac:	f8ca 2000 	str.w	r2, [sl]
 810b9b0:	f1bb 0f00 	cmp.w	fp, #0
 810b9b4:	d050      	beq.n	810ba58 <__hexnan+0x130>
 810b9b6:	454c      	cmp	r4, r9
 810b9b8:	d206      	bcs.n	810b9c8 <__hexnan+0xa0>
 810b9ba:	2d07      	cmp	r5, #7
 810b9bc:	dc04      	bgt.n	810b9c8 <__hexnan+0xa0>
 810b9be:	462a      	mov	r2, r5
 810b9c0:	4649      	mov	r1, r9
 810b9c2:	4620      	mov	r0, r4
 810b9c4:	f7ff ff8a 	bl	810b8dc <L_shift>
 810b9c8:	4544      	cmp	r4, r8
 810b9ca:	d934      	bls.n	810ba36 <__hexnan+0x10e>
 810b9cc:	f1a8 0204 	sub.w	r2, r8, #4
 810b9d0:	4623      	mov	r3, r4
 810b9d2:	f853 1b04 	ldr.w	r1, [r3], #4
 810b9d6:	f842 1f04 	str.w	r1, [r2, #4]!
 810b9da:	429f      	cmp	r7, r3
 810b9dc:	d2f9      	bcs.n	810b9d2 <__hexnan+0xaa>
 810b9de:	1b3b      	subs	r3, r7, r4
 810b9e0:	f023 0303 	bic.w	r3, r3, #3
 810b9e4:	3304      	adds	r3, #4
 810b9e6:	3401      	adds	r4, #1
 810b9e8:	3e03      	subs	r6, #3
 810b9ea:	42b4      	cmp	r4, r6
 810b9ec:	bf88      	it	hi
 810b9ee:	2304      	movhi	r3, #4
 810b9f0:	4443      	add	r3, r8
 810b9f2:	2200      	movs	r2, #0
 810b9f4:	f843 2b04 	str.w	r2, [r3], #4
 810b9f8:	429f      	cmp	r7, r3
 810b9fa:	d2fb      	bcs.n	810b9f4 <__hexnan+0xcc>
 810b9fc:	683b      	ldr	r3, [r7, #0]
 810b9fe:	b91b      	cbnz	r3, 810ba08 <__hexnan+0xe0>
 810ba00:	4547      	cmp	r7, r8
 810ba02:	d127      	bne.n	810ba54 <__hexnan+0x12c>
 810ba04:	2301      	movs	r3, #1
 810ba06:	603b      	str	r3, [r7, #0]
 810ba08:	2005      	movs	r0, #5
 810ba0a:	e026      	b.n	810ba5a <__hexnan+0x132>
 810ba0c:	3501      	adds	r5, #1
 810ba0e:	2d08      	cmp	r5, #8
 810ba10:	f10b 0b01 	add.w	fp, fp, #1
 810ba14:	dd06      	ble.n	810ba24 <__hexnan+0xfc>
 810ba16:	4544      	cmp	r4, r8
 810ba18:	d9c3      	bls.n	810b9a2 <__hexnan+0x7a>
 810ba1a:	2300      	movs	r3, #0
 810ba1c:	f844 3c04 	str.w	r3, [r4, #-4]
 810ba20:	2501      	movs	r5, #1
 810ba22:	3c04      	subs	r4, #4
 810ba24:	6822      	ldr	r2, [r4, #0]
 810ba26:	f000 000f 	and.w	r0, r0, #15
 810ba2a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 810ba2e:	6022      	str	r2, [r4, #0]
 810ba30:	e7b7      	b.n	810b9a2 <__hexnan+0x7a>
 810ba32:	2508      	movs	r5, #8
 810ba34:	e7b5      	b.n	810b9a2 <__hexnan+0x7a>
 810ba36:	9b01      	ldr	r3, [sp, #4]
 810ba38:	2b00      	cmp	r3, #0
 810ba3a:	d0df      	beq.n	810b9fc <__hexnan+0xd4>
 810ba3c:	f04f 32ff 	mov.w	r2, #4294967295
 810ba40:	f1c3 0320 	rsb	r3, r3, #32
 810ba44:	fa22 f303 	lsr.w	r3, r2, r3
 810ba48:	f856 2c04 	ldr.w	r2, [r6, #-4]
 810ba4c:	401a      	ands	r2, r3
 810ba4e:	f846 2c04 	str.w	r2, [r6, #-4]
 810ba52:	e7d3      	b.n	810b9fc <__hexnan+0xd4>
 810ba54:	3f04      	subs	r7, #4
 810ba56:	e7d1      	b.n	810b9fc <__hexnan+0xd4>
 810ba58:	2004      	movs	r0, #4
 810ba5a:	b007      	add	sp, #28
 810ba5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0810ba60 <_localeconv_r>:
 810ba60:	4800      	ldr	r0, [pc, #0]	; (810ba64 <_localeconv_r+0x4>)
 810ba62:	4770      	bx	lr
 810ba64:	10000178 	.word	0x10000178

0810ba68 <__retarget_lock_init_recursive>:
 810ba68:	4770      	bx	lr

0810ba6a <__retarget_lock_acquire_recursive>:
 810ba6a:	4770      	bx	lr

0810ba6c <__retarget_lock_release_recursive>:
 810ba6c:	4770      	bx	lr

0810ba6e <__swhatbuf_r>:
 810ba6e:	b570      	push	{r4, r5, r6, lr}
 810ba70:	460e      	mov	r6, r1
 810ba72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810ba76:	2900      	cmp	r1, #0
 810ba78:	b096      	sub	sp, #88	; 0x58
 810ba7a:	4614      	mov	r4, r2
 810ba7c:	461d      	mov	r5, r3
 810ba7e:	da08      	bge.n	810ba92 <__swhatbuf_r+0x24>
 810ba80:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 810ba84:	2200      	movs	r2, #0
 810ba86:	602a      	str	r2, [r5, #0]
 810ba88:	061a      	lsls	r2, r3, #24
 810ba8a:	d410      	bmi.n	810baae <__swhatbuf_r+0x40>
 810ba8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 810ba90:	e00e      	b.n	810bab0 <__swhatbuf_r+0x42>
 810ba92:	466a      	mov	r2, sp
 810ba94:	f001 f9a6 	bl	810cde4 <_fstat_r>
 810ba98:	2800      	cmp	r0, #0
 810ba9a:	dbf1      	blt.n	810ba80 <__swhatbuf_r+0x12>
 810ba9c:	9a01      	ldr	r2, [sp, #4]
 810ba9e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 810baa2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 810baa6:	425a      	negs	r2, r3
 810baa8:	415a      	adcs	r2, r3
 810baaa:	602a      	str	r2, [r5, #0]
 810baac:	e7ee      	b.n	810ba8c <__swhatbuf_r+0x1e>
 810baae:	2340      	movs	r3, #64	; 0x40
 810bab0:	2000      	movs	r0, #0
 810bab2:	6023      	str	r3, [r4, #0]
 810bab4:	b016      	add	sp, #88	; 0x58
 810bab6:	bd70      	pop	{r4, r5, r6, pc}

0810bab8 <__smakebuf_r>:
 810bab8:	898b      	ldrh	r3, [r1, #12]
 810baba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 810babc:	079d      	lsls	r5, r3, #30
 810babe:	4606      	mov	r6, r0
 810bac0:	460c      	mov	r4, r1
 810bac2:	d507      	bpl.n	810bad4 <__smakebuf_r+0x1c>
 810bac4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 810bac8:	6023      	str	r3, [r4, #0]
 810baca:	6123      	str	r3, [r4, #16]
 810bacc:	2301      	movs	r3, #1
 810bace:	6163      	str	r3, [r4, #20]
 810bad0:	b002      	add	sp, #8
 810bad2:	bd70      	pop	{r4, r5, r6, pc}
 810bad4:	ab01      	add	r3, sp, #4
 810bad6:	466a      	mov	r2, sp
 810bad8:	f7ff ffc9 	bl	810ba6e <__swhatbuf_r>
 810badc:	9900      	ldr	r1, [sp, #0]
 810bade:	4605      	mov	r5, r0
 810bae0:	4630      	mov	r0, r6
 810bae2:	f000 fd87 	bl	810c5f4 <_malloc_r>
 810bae6:	b948      	cbnz	r0, 810bafc <__smakebuf_r+0x44>
 810bae8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810baec:	059a      	lsls	r2, r3, #22
 810baee:	d4ef      	bmi.n	810bad0 <__smakebuf_r+0x18>
 810baf0:	f023 0303 	bic.w	r3, r3, #3
 810baf4:	f043 0302 	orr.w	r3, r3, #2
 810baf8:	81a3      	strh	r3, [r4, #12]
 810bafa:	e7e3      	b.n	810bac4 <__smakebuf_r+0xc>
 810bafc:	4b0d      	ldr	r3, [pc, #52]	; (810bb34 <__smakebuf_r+0x7c>)
 810bafe:	62b3      	str	r3, [r6, #40]	; 0x28
 810bb00:	89a3      	ldrh	r3, [r4, #12]
 810bb02:	6020      	str	r0, [r4, #0]
 810bb04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 810bb08:	81a3      	strh	r3, [r4, #12]
 810bb0a:	9b00      	ldr	r3, [sp, #0]
 810bb0c:	6163      	str	r3, [r4, #20]
 810bb0e:	9b01      	ldr	r3, [sp, #4]
 810bb10:	6120      	str	r0, [r4, #16]
 810bb12:	b15b      	cbz	r3, 810bb2c <__smakebuf_r+0x74>
 810bb14:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810bb18:	4630      	mov	r0, r6
 810bb1a:	f001 f975 	bl	810ce08 <_isatty_r>
 810bb1e:	b128      	cbz	r0, 810bb2c <__smakebuf_r+0x74>
 810bb20:	89a3      	ldrh	r3, [r4, #12]
 810bb22:	f023 0303 	bic.w	r3, r3, #3
 810bb26:	f043 0301 	orr.w	r3, r3, #1
 810bb2a:	81a3      	strh	r3, [r4, #12]
 810bb2c:	89a0      	ldrh	r0, [r4, #12]
 810bb2e:	4305      	orrs	r5, r0
 810bb30:	81a5      	strh	r5, [r4, #12]
 810bb32:	e7cd      	b.n	810bad0 <__smakebuf_r+0x18>
 810bb34:	0810b1e1 	.word	0x0810b1e1

0810bb38 <malloc>:
 810bb38:	4b02      	ldr	r3, [pc, #8]	; (810bb44 <malloc+0xc>)
 810bb3a:	4601      	mov	r1, r0
 810bb3c:	6818      	ldr	r0, [r3, #0]
 810bb3e:	f000 bd59 	b.w	810c5f4 <_malloc_r>
 810bb42:	bf00      	nop
 810bb44:	10000020 	.word	0x10000020

0810bb48 <__ascii_mbtowc>:
 810bb48:	b082      	sub	sp, #8
 810bb4a:	b901      	cbnz	r1, 810bb4e <__ascii_mbtowc+0x6>
 810bb4c:	a901      	add	r1, sp, #4
 810bb4e:	b142      	cbz	r2, 810bb62 <__ascii_mbtowc+0x1a>
 810bb50:	b14b      	cbz	r3, 810bb66 <__ascii_mbtowc+0x1e>
 810bb52:	7813      	ldrb	r3, [r2, #0]
 810bb54:	600b      	str	r3, [r1, #0]
 810bb56:	7812      	ldrb	r2, [r2, #0]
 810bb58:	1e10      	subs	r0, r2, #0
 810bb5a:	bf18      	it	ne
 810bb5c:	2001      	movne	r0, #1
 810bb5e:	b002      	add	sp, #8
 810bb60:	4770      	bx	lr
 810bb62:	4610      	mov	r0, r2
 810bb64:	e7fb      	b.n	810bb5e <__ascii_mbtowc+0x16>
 810bb66:	f06f 0001 	mvn.w	r0, #1
 810bb6a:	e7f8      	b.n	810bb5e <__ascii_mbtowc+0x16>

0810bb6c <_Balloc>:
 810bb6c:	b570      	push	{r4, r5, r6, lr}
 810bb6e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 810bb70:	4604      	mov	r4, r0
 810bb72:	460d      	mov	r5, r1
 810bb74:	b976      	cbnz	r6, 810bb94 <_Balloc+0x28>
 810bb76:	2010      	movs	r0, #16
 810bb78:	f7ff ffde 	bl	810bb38 <malloc>
 810bb7c:	4602      	mov	r2, r0
 810bb7e:	6260      	str	r0, [r4, #36]	; 0x24
 810bb80:	b920      	cbnz	r0, 810bb8c <_Balloc+0x20>
 810bb82:	4b18      	ldr	r3, [pc, #96]	; (810bbe4 <_Balloc+0x78>)
 810bb84:	4818      	ldr	r0, [pc, #96]	; (810bbe8 <_Balloc+0x7c>)
 810bb86:	2166      	movs	r1, #102	; 0x66
 810bb88:	f001 f8ec 	bl	810cd64 <__assert_func>
 810bb8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 810bb90:	6006      	str	r6, [r0, #0]
 810bb92:	60c6      	str	r6, [r0, #12]
 810bb94:	6a66      	ldr	r6, [r4, #36]	; 0x24
 810bb96:	68f3      	ldr	r3, [r6, #12]
 810bb98:	b183      	cbz	r3, 810bbbc <_Balloc+0x50>
 810bb9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810bb9c:	68db      	ldr	r3, [r3, #12]
 810bb9e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 810bba2:	b9b8      	cbnz	r0, 810bbd4 <_Balloc+0x68>
 810bba4:	2101      	movs	r1, #1
 810bba6:	fa01 f605 	lsl.w	r6, r1, r5
 810bbaa:	1d72      	adds	r2, r6, #5
 810bbac:	0092      	lsls	r2, r2, #2
 810bbae:	4620      	mov	r0, r4
 810bbb0:	f000 fc9d 	bl	810c4ee <_calloc_r>
 810bbb4:	b160      	cbz	r0, 810bbd0 <_Balloc+0x64>
 810bbb6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 810bbba:	e00e      	b.n	810bbda <_Balloc+0x6e>
 810bbbc:	2221      	movs	r2, #33	; 0x21
 810bbbe:	2104      	movs	r1, #4
 810bbc0:	4620      	mov	r0, r4
 810bbc2:	f000 fc94 	bl	810c4ee <_calloc_r>
 810bbc6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810bbc8:	60f0      	str	r0, [r6, #12]
 810bbca:	68db      	ldr	r3, [r3, #12]
 810bbcc:	2b00      	cmp	r3, #0
 810bbce:	d1e4      	bne.n	810bb9a <_Balloc+0x2e>
 810bbd0:	2000      	movs	r0, #0
 810bbd2:	bd70      	pop	{r4, r5, r6, pc}
 810bbd4:	6802      	ldr	r2, [r0, #0]
 810bbd6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 810bbda:	2300      	movs	r3, #0
 810bbdc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 810bbe0:	e7f7      	b.n	810bbd2 <_Balloc+0x66>
 810bbe2:	bf00      	nop
 810bbe4:	0810d3fe 	.word	0x0810d3fe
 810bbe8:	0810d560 	.word	0x0810d560

0810bbec <_Bfree>:
 810bbec:	b570      	push	{r4, r5, r6, lr}
 810bbee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 810bbf0:	4605      	mov	r5, r0
 810bbf2:	460c      	mov	r4, r1
 810bbf4:	b976      	cbnz	r6, 810bc14 <_Bfree+0x28>
 810bbf6:	2010      	movs	r0, #16
 810bbf8:	f7ff ff9e 	bl	810bb38 <malloc>
 810bbfc:	4602      	mov	r2, r0
 810bbfe:	6268      	str	r0, [r5, #36]	; 0x24
 810bc00:	b920      	cbnz	r0, 810bc0c <_Bfree+0x20>
 810bc02:	4b09      	ldr	r3, [pc, #36]	; (810bc28 <_Bfree+0x3c>)
 810bc04:	4809      	ldr	r0, [pc, #36]	; (810bc2c <_Bfree+0x40>)
 810bc06:	218a      	movs	r1, #138	; 0x8a
 810bc08:	f001 f8ac 	bl	810cd64 <__assert_func>
 810bc0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 810bc10:	6006      	str	r6, [r0, #0]
 810bc12:	60c6      	str	r6, [r0, #12]
 810bc14:	b13c      	cbz	r4, 810bc26 <_Bfree+0x3a>
 810bc16:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 810bc18:	6862      	ldr	r2, [r4, #4]
 810bc1a:	68db      	ldr	r3, [r3, #12]
 810bc1c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 810bc20:	6021      	str	r1, [r4, #0]
 810bc22:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 810bc26:	bd70      	pop	{r4, r5, r6, pc}
 810bc28:	0810d3fe 	.word	0x0810d3fe
 810bc2c:	0810d560 	.word	0x0810d560

0810bc30 <__multadd>:
 810bc30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810bc34:	690d      	ldr	r5, [r1, #16]
 810bc36:	4607      	mov	r7, r0
 810bc38:	460c      	mov	r4, r1
 810bc3a:	461e      	mov	r6, r3
 810bc3c:	f101 0c14 	add.w	ip, r1, #20
 810bc40:	2000      	movs	r0, #0
 810bc42:	f8dc 3000 	ldr.w	r3, [ip]
 810bc46:	b299      	uxth	r1, r3
 810bc48:	fb02 6101 	mla	r1, r2, r1, r6
 810bc4c:	0c1e      	lsrs	r6, r3, #16
 810bc4e:	0c0b      	lsrs	r3, r1, #16
 810bc50:	fb02 3306 	mla	r3, r2, r6, r3
 810bc54:	b289      	uxth	r1, r1
 810bc56:	3001      	adds	r0, #1
 810bc58:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 810bc5c:	4285      	cmp	r5, r0
 810bc5e:	f84c 1b04 	str.w	r1, [ip], #4
 810bc62:	ea4f 4613 	mov.w	r6, r3, lsr #16
 810bc66:	dcec      	bgt.n	810bc42 <__multadd+0x12>
 810bc68:	b30e      	cbz	r6, 810bcae <__multadd+0x7e>
 810bc6a:	68a3      	ldr	r3, [r4, #8]
 810bc6c:	42ab      	cmp	r3, r5
 810bc6e:	dc19      	bgt.n	810bca4 <__multadd+0x74>
 810bc70:	6861      	ldr	r1, [r4, #4]
 810bc72:	4638      	mov	r0, r7
 810bc74:	3101      	adds	r1, #1
 810bc76:	f7ff ff79 	bl	810bb6c <_Balloc>
 810bc7a:	4680      	mov	r8, r0
 810bc7c:	b928      	cbnz	r0, 810bc8a <__multadd+0x5a>
 810bc7e:	4602      	mov	r2, r0
 810bc80:	4b0c      	ldr	r3, [pc, #48]	; (810bcb4 <__multadd+0x84>)
 810bc82:	480d      	ldr	r0, [pc, #52]	; (810bcb8 <__multadd+0x88>)
 810bc84:	21b5      	movs	r1, #181	; 0xb5
 810bc86:	f001 f86d 	bl	810cd64 <__assert_func>
 810bc8a:	6922      	ldr	r2, [r4, #16]
 810bc8c:	3202      	adds	r2, #2
 810bc8e:	f104 010c 	add.w	r1, r4, #12
 810bc92:	0092      	lsls	r2, r2, #2
 810bc94:	300c      	adds	r0, #12
 810bc96:	f7fc fc93 	bl	81085c0 <memcpy>
 810bc9a:	4621      	mov	r1, r4
 810bc9c:	4638      	mov	r0, r7
 810bc9e:	f7ff ffa5 	bl	810bbec <_Bfree>
 810bca2:	4644      	mov	r4, r8
 810bca4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 810bca8:	3501      	adds	r5, #1
 810bcaa:	615e      	str	r6, [r3, #20]
 810bcac:	6125      	str	r5, [r4, #16]
 810bcae:	4620      	mov	r0, r4
 810bcb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810bcb4:	0810d470 	.word	0x0810d470
 810bcb8:	0810d560 	.word	0x0810d560

0810bcbc <__s2b>:
 810bcbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810bcc0:	460c      	mov	r4, r1
 810bcc2:	4615      	mov	r5, r2
 810bcc4:	461f      	mov	r7, r3
 810bcc6:	2209      	movs	r2, #9
 810bcc8:	3308      	adds	r3, #8
 810bcca:	4606      	mov	r6, r0
 810bccc:	fb93 f3f2 	sdiv	r3, r3, r2
 810bcd0:	2100      	movs	r1, #0
 810bcd2:	2201      	movs	r2, #1
 810bcd4:	429a      	cmp	r2, r3
 810bcd6:	db09      	blt.n	810bcec <__s2b+0x30>
 810bcd8:	4630      	mov	r0, r6
 810bcda:	f7ff ff47 	bl	810bb6c <_Balloc>
 810bcde:	b940      	cbnz	r0, 810bcf2 <__s2b+0x36>
 810bce0:	4602      	mov	r2, r0
 810bce2:	4b19      	ldr	r3, [pc, #100]	; (810bd48 <__s2b+0x8c>)
 810bce4:	4819      	ldr	r0, [pc, #100]	; (810bd4c <__s2b+0x90>)
 810bce6:	21ce      	movs	r1, #206	; 0xce
 810bce8:	f001 f83c 	bl	810cd64 <__assert_func>
 810bcec:	0052      	lsls	r2, r2, #1
 810bcee:	3101      	adds	r1, #1
 810bcf0:	e7f0      	b.n	810bcd4 <__s2b+0x18>
 810bcf2:	9b08      	ldr	r3, [sp, #32]
 810bcf4:	6143      	str	r3, [r0, #20]
 810bcf6:	2d09      	cmp	r5, #9
 810bcf8:	f04f 0301 	mov.w	r3, #1
 810bcfc:	6103      	str	r3, [r0, #16]
 810bcfe:	dd16      	ble.n	810bd2e <__s2b+0x72>
 810bd00:	f104 0909 	add.w	r9, r4, #9
 810bd04:	46c8      	mov	r8, r9
 810bd06:	442c      	add	r4, r5
 810bd08:	f818 3b01 	ldrb.w	r3, [r8], #1
 810bd0c:	4601      	mov	r1, r0
 810bd0e:	3b30      	subs	r3, #48	; 0x30
 810bd10:	220a      	movs	r2, #10
 810bd12:	4630      	mov	r0, r6
 810bd14:	f7ff ff8c 	bl	810bc30 <__multadd>
 810bd18:	45a0      	cmp	r8, r4
 810bd1a:	d1f5      	bne.n	810bd08 <__s2b+0x4c>
 810bd1c:	f1a5 0408 	sub.w	r4, r5, #8
 810bd20:	444c      	add	r4, r9
 810bd22:	1b2d      	subs	r5, r5, r4
 810bd24:	1963      	adds	r3, r4, r5
 810bd26:	42bb      	cmp	r3, r7
 810bd28:	db04      	blt.n	810bd34 <__s2b+0x78>
 810bd2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810bd2e:	340a      	adds	r4, #10
 810bd30:	2509      	movs	r5, #9
 810bd32:	e7f6      	b.n	810bd22 <__s2b+0x66>
 810bd34:	f814 3b01 	ldrb.w	r3, [r4], #1
 810bd38:	4601      	mov	r1, r0
 810bd3a:	3b30      	subs	r3, #48	; 0x30
 810bd3c:	220a      	movs	r2, #10
 810bd3e:	4630      	mov	r0, r6
 810bd40:	f7ff ff76 	bl	810bc30 <__multadd>
 810bd44:	e7ee      	b.n	810bd24 <__s2b+0x68>
 810bd46:	bf00      	nop
 810bd48:	0810d470 	.word	0x0810d470
 810bd4c:	0810d560 	.word	0x0810d560

0810bd50 <__hi0bits>:
 810bd50:	0c03      	lsrs	r3, r0, #16
 810bd52:	041b      	lsls	r3, r3, #16
 810bd54:	b9d3      	cbnz	r3, 810bd8c <__hi0bits+0x3c>
 810bd56:	0400      	lsls	r0, r0, #16
 810bd58:	2310      	movs	r3, #16
 810bd5a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 810bd5e:	bf04      	itt	eq
 810bd60:	0200      	lsleq	r0, r0, #8
 810bd62:	3308      	addeq	r3, #8
 810bd64:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 810bd68:	bf04      	itt	eq
 810bd6a:	0100      	lsleq	r0, r0, #4
 810bd6c:	3304      	addeq	r3, #4
 810bd6e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 810bd72:	bf04      	itt	eq
 810bd74:	0080      	lsleq	r0, r0, #2
 810bd76:	3302      	addeq	r3, #2
 810bd78:	2800      	cmp	r0, #0
 810bd7a:	db05      	blt.n	810bd88 <__hi0bits+0x38>
 810bd7c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 810bd80:	f103 0301 	add.w	r3, r3, #1
 810bd84:	bf08      	it	eq
 810bd86:	2320      	moveq	r3, #32
 810bd88:	4618      	mov	r0, r3
 810bd8a:	4770      	bx	lr
 810bd8c:	2300      	movs	r3, #0
 810bd8e:	e7e4      	b.n	810bd5a <__hi0bits+0xa>

0810bd90 <__lo0bits>:
 810bd90:	6803      	ldr	r3, [r0, #0]
 810bd92:	f013 0207 	ands.w	r2, r3, #7
 810bd96:	4601      	mov	r1, r0
 810bd98:	d00b      	beq.n	810bdb2 <__lo0bits+0x22>
 810bd9a:	07da      	lsls	r2, r3, #31
 810bd9c:	d423      	bmi.n	810bde6 <__lo0bits+0x56>
 810bd9e:	0798      	lsls	r0, r3, #30
 810bda0:	bf49      	itett	mi
 810bda2:	085b      	lsrmi	r3, r3, #1
 810bda4:	089b      	lsrpl	r3, r3, #2
 810bda6:	2001      	movmi	r0, #1
 810bda8:	600b      	strmi	r3, [r1, #0]
 810bdaa:	bf5c      	itt	pl
 810bdac:	600b      	strpl	r3, [r1, #0]
 810bdae:	2002      	movpl	r0, #2
 810bdb0:	4770      	bx	lr
 810bdb2:	b298      	uxth	r0, r3
 810bdb4:	b9a8      	cbnz	r0, 810bde2 <__lo0bits+0x52>
 810bdb6:	0c1b      	lsrs	r3, r3, #16
 810bdb8:	2010      	movs	r0, #16
 810bdba:	b2da      	uxtb	r2, r3
 810bdbc:	b90a      	cbnz	r2, 810bdc2 <__lo0bits+0x32>
 810bdbe:	3008      	adds	r0, #8
 810bdc0:	0a1b      	lsrs	r3, r3, #8
 810bdc2:	071a      	lsls	r2, r3, #28
 810bdc4:	bf04      	itt	eq
 810bdc6:	091b      	lsreq	r3, r3, #4
 810bdc8:	3004      	addeq	r0, #4
 810bdca:	079a      	lsls	r2, r3, #30
 810bdcc:	bf04      	itt	eq
 810bdce:	089b      	lsreq	r3, r3, #2
 810bdd0:	3002      	addeq	r0, #2
 810bdd2:	07da      	lsls	r2, r3, #31
 810bdd4:	d403      	bmi.n	810bdde <__lo0bits+0x4e>
 810bdd6:	085b      	lsrs	r3, r3, #1
 810bdd8:	f100 0001 	add.w	r0, r0, #1
 810bddc:	d005      	beq.n	810bdea <__lo0bits+0x5a>
 810bdde:	600b      	str	r3, [r1, #0]
 810bde0:	4770      	bx	lr
 810bde2:	4610      	mov	r0, r2
 810bde4:	e7e9      	b.n	810bdba <__lo0bits+0x2a>
 810bde6:	2000      	movs	r0, #0
 810bde8:	4770      	bx	lr
 810bdea:	2020      	movs	r0, #32
 810bdec:	4770      	bx	lr
	...

0810bdf0 <__i2b>:
 810bdf0:	b510      	push	{r4, lr}
 810bdf2:	460c      	mov	r4, r1
 810bdf4:	2101      	movs	r1, #1
 810bdf6:	f7ff feb9 	bl	810bb6c <_Balloc>
 810bdfa:	4602      	mov	r2, r0
 810bdfc:	b928      	cbnz	r0, 810be0a <__i2b+0x1a>
 810bdfe:	4b05      	ldr	r3, [pc, #20]	; (810be14 <__i2b+0x24>)
 810be00:	4805      	ldr	r0, [pc, #20]	; (810be18 <__i2b+0x28>)
 810be02:	f44f 71a0 	mov.w	r1, #320	; 0x140
 810be06:	f000 ffad 	bl	810cd64 <__assert_func>
 810be0a:	2301      	movs	r3, #1
 810be0c:	6144      	str	r4, [r0, #20]
 810be0e:	6103      	str	r3, [r0, #16]
 810be10:	bd10      	pop	{r4, pc}
 810be12:	bf00      	nop
 810be14:	0810d470 	.word	0x0810d470
 810be18:	0810d560 	.word	0x0810d560

0810be1c <__multiply>:
 810be1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810be20:	4691      	mov	r9, r2
 810be22:	690a      	ldr	r2, [r1, #16]
 810be24:	f8d9 3010 	ldr.w	r3, [r9, #16]
 810be28:	429a      	cmp	r2, r3
 810be2a:	bfb8      	it	lt
 810be2c:	460b      	movlt	r3, r1
 810be2e:	460c      	mov	r4, r1
 810be30:	bfbc      	itt	lt
 810be32:	464c      	movlt	r4, r9
 810be34:	4699      	movlt	r9, r3
 810be36:	6927      	ldr	r7, [r4, #16]
 810be38:	f8d9 a010 	ldr.w	sl, [r9, #16]
 810be3c:	68a3      	ldr	r3, [r4, #8]
 810be3e:	6861      	ldr	r1, [r4, #4]
 810be40:	eb07 060a 	add.w	r6, r7, sl
 810be44:	42b3      	cmp	r3, r6
 810be46:	b085      	sub	sp, #20
 810be48:	bfb8      	it	lt
 810be4a:	3101      	addlt	r1, #1
 810be4c:	f7ff fe8e 	bl	810bb6c <_Balloc>
 810be50:	b930      	cbnz	r0, 810be60 <__multiply+0x44>
 810be52:	4602      	mov	r2, r0
 810be54:	4b44      	ldr	r3, [pc, #272]	; (810bf68 <__multiply+0x14c>)
 810be56:	4845      	ldr	r0, [pc, #276]	; (810bf6c <__multiply+0x150>)
 810be58:	f240 115d 	movw	r1, #349	; 0x15d
 810be5c:	f000 ff82 	bl	810cd64 <__assert_func>
 810be60:	f100 0514 	add.w	r5, r0, #20
 810be64:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 810be68:	462b      	mov	r3, r5
 810be6a:	2200      	movs	r2, #0
 810be6c:	4543      	cmp	r3, r8
 810be6e:	d321      	bcc.n	810beb4 <__multiply+0x98>
 810be70:	f104 0314 	add.w	r3, r4, #20
 810be74:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 810be78:	f109 0314 	add.w	r3, r9, #20
 810be7c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 810be80:	9202      	str	r2, [sp, #8]
 810be82:	1b3a      	subs	r2, r7, r4
 810be84:	3a15      	subs	r2, #21
 810be86:	f022 0203 	bic.w	r2, r2, #3
 810be8a:	3204      	adds	r2, #4
 810be8c:	f104 0115 	add.w	r1, r4, #21
 810be90:	428f      	cmp	r7, r1
 810be92:	bf38      	it	cc
 810be94:	2204      	movcc	r2, #4
 810be96:	9201      	str	r2, [sp, #4]
 810be98:	9a02      	ldr	r2, [sp, #8]
 810be9a:	9303      	str	r3, [sp, #12]
 810be9c:	429a      	cmp	r2, r3
 810be9e:	d80c      	bhi.n	810beba <__multiply+0x9e>
 810bea0:	2e00      	cmp	r6, #0
 810bea2:	dd03      	ble.n	810beac <__multiply+0x90>
 810bea4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 810bea8:	2b00      	cmp	r3, #0
 810beaa:	d05a      	beq.n	810bf62 <__multiply+0x146>
 810beac:	6106      	str	r6, [r0, #16]
 810beae:	b005      	add	sp, #20
 810beb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810beb4:	f843 2b04 	str.w	r2, [r3], #4
 810beb8:	e7d8      	b.n	810be6c <__multiply+0x50>
 810beba:	f8b3 a000 	ldrh.w	sl, [r3]
 810bebe:	f1ba 0f00 	cmp.w	sl, #0
 810bec2:	d024      	beq.n	810bf0e <__multiply+0xf2>
 810bec4:	f104 0e14 	add.w	lr, r4, #20
 810bec8:	46a9      	mov	r9, r5
 810beca:	f04f 0c00 	mov.w	ip, #0
 810bece:	f85e 2b04 	ldr.w	r2, [lr], #4
 810bed2:	f8d9 1000 	ldr.w	r1, [r9]
 810bed6:	fa1f fb82 	uxth.w	fp, r2
 810beda:	b289      	uxth	r1, r1
 810bedc:	fb0a 110b 	mla	r1, sl, fp, r1
 810bee0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 810bee4:	f8d9 2000 	ldr.w	r2, [r9]
 810bee8:	4461      	add	r1, ip
 810beea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 810beee:	fb0a c20b 	mla	r2, sl, fp, ip
 810bef2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 810bef6:	b289      	uxth	r1, r1
 810bef8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 810befc:	4577      	cmp	r7, lr
 810befe:	f849 1b04 	str.w	r1, [r9], #4
 810bf02:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 810bf06:	d8e2      	bhi.n	810bece <__multiply+0xb2>
 810bf08:	9a01      	ldr	r2, [sp, #4]
 810bf0a:	f845 c002 	str.w	ip, [r5, r2]
 810bf0e:	9a03      	ldr	r2, [sp, #12]
 810bf10:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 810bf14:	3304      	adds	r3, #4
 810bf16:	f1b9 0f00 	cmp.w	r9, #0
 810bf1a:	d020      	beq.n	810bf5e <__multiply+0x142>
 810bf1c:	6829      	ldr	r1, [r5, #0]
 810bf1e:	f104 0c14 	add.w	ip, r4, #20
 810bf22:	46ae      	mov	lr, r5
 810bf24:	f04f 0a00 	mov.w	sl, #0
 810bf28:	f8bc b000 	ldrh.w	fp, [ip]
 810bf2c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 810bf30:	fb09 220b 	mla	r2, r9, fp, r2
 810bf34:	4492      	add	sl, r2
 810bf36:	b289      	uxth	r1, r1
 810bf38:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 810bf3c:	f84e 1b04 	str.w	r1, [lr], #4
 810bf40:	f85c 2b04 	ldr.w	r2, [ip], #4
 810bf44:	f8be 1000 	ldrh.w	r1, [lr]
 810bf48:	0c12      	lsrs	r2, r2, #16
 810bf4a:	fb09 1102 	mla	r1, r9, r2, r1
 810bf4e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 810bf52:	4567      	cmp	r7, ip
 810bf54:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 810bf58:	d8e6      	bhi.n	810bf28 <__multiply+0x10c>
 810bf5a:	9a01      	ldr	r2, [sp, #4]
 810bf5c:	50a9      	str	r1, [r5, r2]
 810bf5e:	3504      	adds	r5, #4
 810bf60:	e79a      	b.n	810be98 <__multiply+0x7c>
 810bf62:	3e01      	subs	r6, #1
 810bf64:	e79c      	b.n	810bea0 <__multiply+0x84>
 810bf66:	bf00      	nop
 810bf68:	0810d470 	.word	0x0810d470
 810bf6c:	0810d560 	.word	0x0810d560

0810bf70 <__pow5mult>:
 810bf70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810bf74:	4615      	mov	r5, r2
 810bf76:	f012 0203 	ands.w	r2, r2, #3
 810bf7a:	4606      	mov	r6, r0
 810bf7c:	460f      	mov	r7, r1
 810bf7e:	d007      	beq.n	810bf90 <__pow5mult+0x20>
 810bf80:	4c25      	ldr	r4, [pc, #148]	; (810c018 <__pow5mult+0xa8>)
 810bf82:	3a01      	subs	r2, #1
 810bf84:	2300      	movs	r3, #0
 810bf86:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 810bf8a:	f7ff fe51 	bl	810bc30 <__multadd>
 810bf8e:	4607      	mov	r7, r0
 810bf90:	10ad      	asrs	r5, r5, #2
 810bf92:	d03d      	beq.n	810c010 <__pow5mult+0xa0>
 810bf94:	6a74      	ldr	r4, [r6, #36]	; 0x24
 810bf96:	b97c      	cbnz	r4, 810bfb8 <__pow5mult+0x48>
 810bf98:	2010      	movs	r0, #16
 810bf9a:	f7ff fdcd 	bl	810bb38 <malloc>
 810bf9e:	4602      	mov	r2, r0
 810bfa0:	6270      	str	r0, [r6, #36]	; 0x24
 810bfa2:	b928      	cbnz	r0, 810bfb0 <__pow5mult+0x40>
 810bfa4:	4b1d      	ldr	r3, [pc, #116]	; (810c01c <__pow5mult+0xac>)
 810bfa6:	481e      	ldr	r0, [pc, #120]	; (810c020 <__pow5mult+0xb0>)
 810bfa8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 810bfac:	f000 feda 	bl	810cd64 <__assert_func>
 810bfb0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 810bfb4:	6004      	str	r4, [r0, #0]
 810bfb6:	60c4      	str	r4, [r0, #12]
 810bfb8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 810bfbc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 810bfc0:	b94c      	cbnz	r4, 810bfd6 <__pow5mult+0x66>
 810bfc2:	f240 2171 	movw	r1, #625	; 0x271
 810bfc6:	4630      	mov	r0, r6
 810bfc8:	f7ff ff12 	bl	810bdf0 <__i2b>
 810bfcc:	2300      	movs	r3, #0
 810bfce:	f8c8 0008 	str.w	r0, [r8, #8]
 810bfd2:	4604      	mov	r4, r0
 810bfd4:	6003      	str	r3, [r0, #0]
 810bfd6:	f04f 0900 	mov.w	r9, #0
 810bfda:	07eb      	lsls	r3, r5, #31
 810bfdc:	d50a      	bpl.n	810bff4 <__pow5mult+0x84>
 810bfde:	4639      	mov	r1, r7
 810bfe0:	4622      	mov	r2, r4
 810bfe2:	4630      	mov	r0, r6
 810bfe4:	f7ff ff1a 	bl	810be1c <__multiply>
 810bfe8:	4639      	mov	r1, r7
 810bfea:	4680      	mov	r8, r0
 810bfec:	4630      	mov	r0, r6
 810bfee:	f7ff fdfd 	bl	810bbec <_Bfree>
 810bff2:	4647      	mov	r7, r8
 810bff4:	106d      	asrs	r5, r5, #1
 810bff6:	d00b      	beq.n	810c010 <__pow5mult+0xa0>
 810bff8:	6820      	ldr	r0, [r4, #0]
 810bffa:	b938      	cbnz	r0, 810c00c <__pow5mult+0x9c>
 810bffc:	4622      	mov	r2, r4
 810bffe:	4621      	mov	r1, r4
 810c000:	4630      	mov	r0, r6
 810c002:	f7ff ff0b 	bl	810be1c <__multiply>
 810c006:	6020      	str	r0, [r4, #0]
 810c008:	f8c0 9000 	str.w	r9, [r0]
 810c00c:	4604      	mov	r4, r0
 810c00e:	e7e4      	b.n	810bfda <__pow5mult+0x6a>
 810c010:	4638      	mov	r0, r7
 810c012:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810c016:	bf00      	nop
 810c018:	0810d6b0 	.word	0x0810d6b0
 810c01c:	0810d3fe 	.word	0x0810d3fe
 810c020:	0810d560 	.word	0x0810d560

0810c024 <__lshift>:
 810c024:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810c028:	460c      	mov	r4, r1
 810c02a:	6849      	ldr	r1, [r1, #4]
 810c02c:	6923      	ldr	r3, [r4, #16]
 810c02e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 810c032:	68a3      	ldr	r3, [r4, #8]
 810c034:	4607      	mov	r7, r0
 810c036:	4691      	mov	r9, r2
 810c038:	ea4f 1a62 	mov.w	sl, r2, asr #5
 810c03c:	f108 0601 	add.w	r6, r8, #1
 810c040:	42b3      	cmp	r3, r6
 810c042:	db0b      	blt.n	810c05c <__lshift+0x38>
 810c044:	4638      	mov	r0, r7
 810c046:	f7ff fd91 	bl	810bb6c <_Balloc>
 810c04a:	4605      	mov	r5, r0
 810c04c:	b948      	cbnz	r0, 810c062 <__lshift+0x3e>
 810c04e:	4602      	mov	r2, r0
 810c050:	4b2a      	ldr	r3, [pc, #168]	; (810c0fc <__lshift+0xd8>)
 810c052:	482b      	ldr	r0, [pc, #172]	; (810c100 <__lshift+0xdc>)
 810c054:	f240 11d9 	movw	r1, #473	; 0x1d9
 810c058:	f000 fe84 	bl	810cd64 <__assert_func>
 810c05c:	3101      	adds	r1, #1
 810c05e:	005b      	lsls	r3, r3, #1
 810c060:	e7ee      	b.n	810c040 <__lshift+0x1c>
 810c062:	2300      	movs	r3, #0
 810c064:	f100 0114 	add.w	r1, r0, #20
 810c068:	f100 0210 	add.w	r2, r0, #16
 810c06c:	4618      	mov	r0, r3
 810c06e:	4553      	cmp	r3, sl
 810c070:	db37      	blt.n	810c0e2 <__lshift+0xbe>
 810c072:	6920      	ldr	r0, [r4, #16]
 810c074:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 810c078:	f104 0314 	add.w	r3, r4, #20
 810c07c:	f019 091f 	ands.w	r9, r9, #31
 810c080:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 810c084:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 810c088:	d02f      	beq.n	810c0ea <__lshift+0xc6>
 810c08a:	f1c9 0e20 	rsb	lr, r9, #32
 810c08e:	468a      	mov	sl, r1
 810c090:	f04f 0c00 	mov.w	ip, #0
 810c094:	681a      	ldr	r2, [r3, #0]
 810c096:	fa02 f209 	lsl.w	r2, r2, r9
 810c09a:	ea42 020c 	orr.w	r2, r2, ip
 810c09e:	f84a 2b04 	str.w	r2, [sl], #4
 810c0a2:	f853 2b04 	ldr.w	r2, [r3], #4
 810c0a6:	4298      	cmp	r0, r3
 810c0a8:	fa22 fc0e 	lsr.w	ip, r2, lr
 810c0ac:	d8f2      	bhi.n	810c094 <__lshift+0x70>
 810c0ae:	1b03      	subs	r3, r0, r4
 810c0b0:	3b15      	subs	r3, #21
 810c0b2:	f023 0303 	bic.w	r3, r3, #3
 810c0b6:	3304      	adds	r3, #4
 810c0b8:	f104 0215 	add.w	r2, r4, #21
 810c0bc:	4290      	cmp	r0, r2
 810c0be:	bf38      	it	cc
 810c0c0:	2304      	movcc	r3, #4
 810c0c2:	f841 c003 	str.w	ip, [r1, r3]
 810c0c6:	f1bc 0f00 	cmp.w	ip, #0
 810c0ca:	d001      	beq.n	810c0d0 <__lshift+0xac>
 810c0cc:	f108 0602 	add.w	r6, r8, #2
 810c0d0:	3e01      	subs	r6, #1
 810c0d2:	4638      	mov	r0, r7
 810c0d4:	612e      	str	r6, [r5, #16]
 810c0d6:	4621      	mov	r1, r4
 810c0d8:	f7ff fd88 	bl	810bbec <_Bfree>
 810c0dc:	4628      	mov	r0, r5
 810c0de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810c0e2:	f842 0f04 	str.w	r0, [r2, #4]!
 810c0e6:	3301      	adds	r3, #1
 810c0e8:	e7c1      	b.n	810c06e <__lshift+0x4a>
 810c0ea:	3904      	subs	r1, #4
 810c0ec:	f853 2b04 	ldr.w	r2, [r3], #4
 810c0f0:	f841 2f04 	str.w	r2, [r1, #4]!
 810c0f4:	4298      	cmp	r0, r3
 810c0f6:	d8f9      	bhi.n	810c0ec <__lshift+0xc8>
 810c0f8:	e7ea      	b.n	810c0d0 <__lshift+0xac>
 810c0fa:	bf00      	nop
 810c0fc:	0810d470 	.word	0x0810d470
 810c100:	0810d560 	.word	0x0810d560

0810c104 <__mcmp>:
 810c104:	b530      	push	{r4, r5, lr}
 810c106:	6902      	ldr	r2, [r0, #16]
 810c108:	690c      	ldr	r4, [r1, #16]
 810c10a:	1b12      	subs	r2, r2, r4
 810c10c:	d10e      	bne.n	810c12c <__mcmp+0x28>
 810c10e:	f100 0314 	add.w	r3, r0, #20
 810c112:	3114      	adds	r1, #20
 810c114:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 810c118:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 810c11c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 810c120:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 810c124:	42a5      	cmp	r5, r4
 810c126:	d003      	beq.n	810c130 <__mcmp+0x2c>
 810c128:	d305      	bcc.n	810c136 <__mcmp+0x32>
 810c12a:	2201      	movs	r2, #1
 810c12c:	4610      	mov	r0, r2
 810c12e:	bd30      	pop	{r4, r5, pc}
 810c130:	4283      	cmp	r3, r0
 810c132:	d3f3      	bcc.n	810c11c <__mcmp+0x18>
 810c134:	e7fa      	b.n	810c12c <__mcmp+0x28>
 810c136:	f04f 32ff 	mov.w	r2, #4294967295
 810c13a:	e7f7      	b.n	810c12c <__mcmp+0x28>

0810c13c <__mdiff>:
 810c13c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810c140:	460c      	mov	r4, r1
 810c142:	4606      	mov	r6, r0
 810c144:	4611      	mov	r1, r2
 810c146:	4620      	mov	r0, r4
 810c148:	4690      	mov	r8, r2
 810c14a:	f7ff ffdb 	bl	810c104 <__mcmp>
 810c14e:	1e05      	subs	r5, r0, #0
 810c150:	d110      	bne.n	810c174 <__mdiff+0x38>
 810c152:	4629      	mov	r1, r5
 810c154:	4630      	mov	r0, r6
 810c156:	f7ff fd09 	bl	810bb6c <_Balloc>
 810c15a:	b930      	cbnz	r0, 810c16a <__mdiff+0x2e>
 810c15c:	4b3a      	ldr	r3, [pc, #232]	; (810c248 <__mdiff+0x10c>)
 810c15e:	4602      	mov	r2, r0
 810c160:	f240 2132 	movw	r1, #562	; 0x232
 810c164:	4839      	ldr	r0, [pc, #228]	; (810c24c <__mdiff+0x110>)
 810c166:	f000 fdfd 	bl	810cd64 <__assert_func>
 810c16a:	2301      	movs	r3, #1
 810c16c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 810c170:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810c174:	bfa4      	itt	ge
 810c176:	4643      	movge	r3, r8
 810c178:	46a0      	movge	r8, r4
 810c17a:	4630      	mov	r0, r6
 810c17c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 810c180:	bfa6      	itte	ge
 810c182:	461c      	movge	r4, r3
 810c184:	2500      	movge	r5, #0
 810c186:	2501      	movlt	r5, #1
 810c188:	f7ff fcf0 	bl	810bb6c <_Balloc>
 810c18c:	b920      	cbnz	r0, 810c198 <__mdiff+0x5c>
 810c18e:	4b2e      	ldr	r3, [pc, #184]	; (810c248 <__mdiff+0x10c>)
 810c190:	4602      	mov	r2, r0
 810c192:	f44f 7110 	mov.w	r1, #576	; 0x240
 810c196:	e7e5      	b.n	810c164 <__mdiff+0x28>
 810c198:	f8d8 7010 	ldr.w	r7, [r8, #16]
 810c19c:	6926      	ldr	r6, [r4, #16]
 810c19e:	60c5      	str	r5, [r0, #12]
 810c1a0:	f104 0914 	add.w	r9, r4, #20
 810c1a4:	f108 0514 	add.w	r5, r8, #20
 810c1a8:	f100 0e14 	add.w	lr, r0, #20
 810c1ac:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 810c1b0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 810c1b4:	f108 0210 	add.w	r2, r8, #16
 810c1b8:	46f2      	mov	sl, lr
 810c1ba:	2100      	movs	r1, #0
 810c1bc:	f859 3b04 	ldr.w	r3, [r9], #4
 810c1c0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 810c1c4:	fa1f f883 	uxth.w	r8, r3
 810c1c8:	fa11 f18b 	uxtah	r1, r1, fp
 810c1cc:	0c1b      	lsrs	r3, r3, #16
 810c1ce:	eba1 0808 	sub.w	r8, r1, r8
 810c1d2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 810c1d6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 810c1da:	fa1f f888 	uxth.w	r8, r8
 810c1de:	1419      	asrs	r1, r3, #16
 810c1e0:	454e      	cmp	r6, r9
 810c1e2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 810c1e6:	f84a 3b04 	str.w	r3, [sl], #4
 810c1ea:	d8e7      	bhi.n	810c1bc <__mdiff+0x80>
 810c1ec:	1b33      	subs	r3, r6, r4
 810c1ee:	3b15      	subs	r3, #21
 810c1f0:	f023 0303 	bic.w	r3, r3, #3
 810c1f4:	3304      	adds	r3, #4
 810c1f6:	3415      	adds	r4, #21
 810c1f8:	42a6      	cmp	r6, r4
 810c1fa:	bf38      	it	cc
 810c1fc:	2304      	movcc	r3, #4
 810c1fe:	441d      	add	r5, r3
 810c200:	4473      	add	r3, lr
 810c202:	469e      	mov	lr, r3
 810c204:	462e      	mov	r6, r5
 810c206:	4566      	cmp	r6, ip
 810c208:	d30e      	bcc.n	810c228 <__mdiff+0xec>
 810c20a:	f10c 0203 	add.w	r2, ip, #3
 810c20e:	1b52      	subs	r2, r2, r5
 810c210:	f022 0203 	bic.w	r2, r2, #3
 810c214:	3d03      	subs	r5, #3
 810c216:	45ac      	cmp	ip, r5
 810c218:	bf38      	it	cc
 810c21a:	2200      	movcc	r2, #0
 810c21c:	441a      	add	r2, r3
 810c21e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 810c222:	b17b      	cbz	r3, 810c244 <__mdiff+0x108>
 810c224:	6107      	str	r7, [r0, #16]
 810c226:	e7a3      	b.n	810c170 <__mdiff+0x34>
 810c228:	f856 8b04 	ldr.w	r8, [r6], #4
 810c22c:	fa11 f288 	uxtah	r2, r1, r8
 810c230:	1414      	asrs	r4, r2, #16
 810c232:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 810c236:	b292      	uxth	r2, r2
 810c238:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 810c23c:	f84e 2b04 	str.w	r2, [lr], #4
 810c240:	1421      	asrs	r1, r4, #16
 810c242:	e7e0      	b.n	810c206 <__mdiff+0xca>
 810c244:	3f01      	subs	r7, #1
 810c246:	e7ea      	b.n	810c21e <__mdiff+0xe2>
 810c248:	0810d470 	.word	0x0810d470
 810c24c:	0810d560 	.word	0x0810d560

0810c250 <__ulp>:
 810c250:	b082      	sub	sp, #8
 810c252:	ed8d 0b00 	vstr	d0, [sp]
 810c256:	9b01      	ldr	r3, [sp, #4]
 810c258:	4912      	ldr	r1, [pc, #72]	; (810c2a4 <__ulp+0x54>)
 810c25a:	4019      	ands	r1, r3
 810c25c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 810c260:	2900      	cmp	r1, #0
 810c262:	dd05      	ble.n	810c270 <__ulp+0x20>
 810c264:	2200      	movs	r2, #0
 810c266:	460b      	mov	r3, r1
 810c268:	ec43 2b10 	vmov	d0, r2, r3
 810c26c:	b002      	add	sp, #8
 810c26e:	4770      	bx	lr
 810c270:	4249      	negs	r1, r1
 810c272:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 810c276:	ea4f 5021 	mov.w	r0, r1, asr #20
 810c27a:	f04f 0200 	mov.w	r2, #0
 810c27e:	f04f 0300 	mov.w	r3, #0
 810c282:	da04      	bge.n	810c28e <__ulp+0x3e>
 810c284:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 810c288:	fa41 f300 	asr.w	r3, r1, r0
 810c28c:	e7ec      	b.n	810c268 <__ulp+0x18>
 810c28e:	f1a0 0114 	sub.w	r1, r0, #20
 810c292:	291e      	cmp	r1, #30
 810c294:	bfda      	itte	le
 810c296:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 810c29a:	fa20 f101 	lsrle.w	r1, r0, r1
 810c29e:	2101      	movgt	r1, #1
 810c2a0:	460a      	mov	r2, r1
 810c2a2:	e7e1      	b.n	810c268 <__ulp+0x18>
 810c2a4:	7ff00000 	.word	0x7ff00000

0810c2a8 <__b2d>:
 810c2a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810c2aa:	6905      	ldr	r5, [r0, #16]
 810c2ac:	f100 0714 	add.w	r7, r0, #20
 810c2b0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 810c2b4:	1f2e      	subs	r6, r5, #4
 810c2b6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 810c2ba:	4620      	mov	r0, r4
 810c2bc:	f7ff fd48 	bl	810bd50 <__hi0bits>
 810c2c0:	f1c0 0320 	rsb	r3, r0, #32
 810c2c4:	280a      	cmp	r0, #10
 810c2c6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 810c344 <__b2d+0x9c>
 810c2ca:	600b      	str	r3, [r1, #0]
 810c2cc:	dc14      	bgt.n	810c2f8 <__b2d+0x50>
 810c2ce:	f1c0 0e0b 	rsb	lr, r0, #11
 810c2d2:	fa24 f10e 	lsr.w	r1, r4, lr
 810c2d6:	42b7      	cmp	r7, r6
 810c2d8:	ea41 030c 	orr.w	r3, r1, ip
 810c2dc:	bf34      	ite	cc
 810c2de:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 810c2e2:	2100      	movcs	r1, #0
 810c2e4:	3015      	adds	r0, #21
 810c2e6:	fa04 f000 	lsl.w	r0, r4, r0
 810c2ea:	fa21 f10e 	lsr.w	r1, r1, lr
 810c2ee:	ea40 0201 	orr.w	r2, r0, r1
 810c2f2:	ec43 2b10 	vmov	d0, r2, r3
 810c2f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810c2f8:	42b7      	cmp	r7, r6
 810c2fa:	bf3a      	itte	cc
 810c2fc:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 810c300:	f1a5 0608 	subcc.w	r6, r5, #8
 810c304:	2100      	movcs	r1, #0
 810c306:	380b      	subs	r0, #11
 810c308:	d017      	beq.n	810c33a <__b2d+0x92>
 810c30a:	f1c0 0c20 	rsb	ip, r0, #32
 810c30e:	fa04 f500 	lsl.w	r5, r4, r0
 810c312:	42be      	cmp	r6, r7
 810c314:	fa21 f40c 	lsr.w	r4, r1, ip
 810c318:	ea45 0504 	orr.w	r5, r5, r4
 810c31c:	bf8c      	ite	hi
 810c31e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 810c322:	2400      	movls	r4, #0
 810c324:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 810c328:	fa01 f000 	lsl.w	r0, r1, r0
 810c32c:	fa24 f40c 	lsr.w	r4, r4, ip
 810c330:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 810c334:	ea40 0204 	orr.w	r2, r0, r4
 810c338:	e7db      	b.n	810c2f2 <__b2d+0x4a>
 810c33a:	ea44 030c 	orr.w	r3, r4, ip
 810c33e:	460a      	mov	r2, r1
 810c340:	e7d7      	b.n	810c2f2 <__b2d+0x4a>
 810c342:	bf00      	nop
 810c344:	3ff00000 	.word	0x3ff00000

0810c348 <__d2b>:
 810c348:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 810c34c:	4689      	mov	r9, r1
 810c34e:	2101      	movs	r1, #1
 810c350:	ec57 6b10 	vmov	r6, r7, d0
 810c354:	4690      	mov	r8, r2
 810c356:	f7ff fc09 	bl	810bb6c <_Balloc>
 810c35a:	4604      	mov	r4, r0
 810c35c:	b930      	cbnz	r0, 810c36c <__d2b+0x24>
 810c35e:	4602      	mov	r2, r0
 810c360:	4b25      	ldr	r3, [pc, #148]	; (810c3f8 <__d2b+0xb0>)
 810c362:	4826      	ldr	r0, [pc, #152]	; (810c3fc <__d2b+0xb4>)
 810c364:	f240 310a 	movw	r1, #778	; 0x30a
 810c368:	f000 fcfc 	bl	810cd64 <__assert_func>
 810c36c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 810c370:	f3c7 0313 	ubfx	r3, r7, #0, #20
 810c374:	bb35      	cbnz	r5, 810c3c4 <__d2b+0x7c>
 810c376:	2e00      	cmp	r6, #0
 810c378:	9301      	str	r3, [sp, #4]
 810c37a:	d028      	beq.n	810c3ce <__d2b+0x86>
 810c37c:	4668      	mov	r0, sp
 810c37e:	9600      	str	r6, [sp, #0]
 810c380:	f7ff fd06 	bl	810bd90 <__lo0bits>
 810c384:	9900      	ldr	r1, [sp, #0]
 810c386:	b300      	cbz	r0, 810c3ca <__d2b+0x82>
 810c388:	9a01      	ldr	r2, [sp, #4]
 810c38a:	f1c0 0320 	rsb	r3, r0, #32
 810c38e:	fa02 f303 	lsl.w	r3, r2, r3
 810c392:	430b      	orrs	r3, r1
 810c394:	40c2      	lsrs	r2, r0
 810c396:	6163      	str	r3, [r4, #20]
 810c398:	9201      	str	r2, [sp, #4]
 810c39a:	9b01      	ldr	r3, [sp, #4]
 810c39c:	61a3      	str	r3, [r4, #24]
 810c39e:	2b00      	cmp	r3, #0
 810c3a0:	bf14      	ite	ne
 810c3a2:	2202      	movne	r2, #2
 810c3a4:	2201      	moveq	r2, #1
 810c3a6:	6122      	str	r2, [r4, #16]
 810c3a8:	b1d5      	cbz	r5, 810c3e0 <__d2b+0x98>
 810c3aa:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 810c3ae:	4405      	add	r5, r0
 810c3b0:	f8c9 5000 	str.w	r5, [r9]
 810c3b4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 810c3b8:	f8c8 0000 	str.w	r0, [r8]
 810c3bc:	4620      	mov	r0, r4
 810c3be:	b003      	add	sp, #12
 810c3c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810c3c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 810c3c8:	e7d5      	b.n	810c376 <__d2b+0x2e>
 810c3ca:	6161      	str	r1, [r4, #20]
 810c3cc:	e7e5      	b.n	810c39a <__d2b+0x52>
 810c3ce:	a801      	add	r0, sp, #4
 810c3d0:	f7ff fcde 	bl	810bd90 <__lo0bits>
 810c3d4:	9b01      	ldr	r3, [sp, #4]
 810c3d6:	6163      	str	r3, [r4, #20]
 810c3d8:	2201      	movs	r2, #1
 810c3da:	6122      	str	r2, [r4, #16]
 810c3dc:	3020      	adds	r0, #32
 810c3de:	e7e3      	b.n	810c3a8 <__d2b+0x60>
 810c3e0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 810c3e4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 810c3e8:	f8c9 0000 	str.w	r0, [r9]
 810c3ec:	6918      	ldr	r0, [r3, #16]
 810c3ee:	f7ff fcaf 	bl	810bd50 <__hi0bits>
 810c3f2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 810c3f6:	e7df      	b.n	810c3b8 <__d2b+0x70>
 810c3f8:	0810d470 	.word	0x0810d470
 810c3fc:	0810d560 	.word	0x0810d560

0810c400 <__ratio>:
 810c400:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810c404:	4688      	mov	r8, r1
 810c406:	4669      	mov	r1, sp
 810c408:	4681      	mov	r9, r0
 810c40a:	f7ff ff4d 	bl	810c2a8 <__b2d>
 810c40e:	a901      	add	r1, sp, #4
 810c410:	4640      	mov	r0, r8
 810c412:	ec55 4b10 	vmov	r4, r5, d0
 810c416:	f7ff ff47 	bl	810c2a8 <__b2d>
 810c41a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 810c41e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 810c422:	eba3 0c02 	sub.w	ip, r3, r2
 810c426:	e9dd 3200 	ldrd	r3, r2, [sp]
 810c42a:	1a9b      	subs	r3, r3, r2
 810c42c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 810c430:	ec51 0b10 	vmov	r0, r1, d0
 810c434:	2b00      	cmp	r3, #0
 810c436:	bfd6      	itet	le
 810c438:	460a      	movle	r2, r1
 810c43a:	462a      	movgt	r2, r5
 810c43c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 810c440:	468b      	mov	fp, r1
 810c442:	462f      	mov	r7, r5
 810c444:	bfd4      	ite	le
 810c446:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 810c44a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 810c44e:	4620      	mov	r0, r4
 810c450:	ee10 2a10 	vmov	r2, s0
 810c454:	465b      	mov	r3, fp
 810c456:	4639      	mov	r1, r7
 810c458:	f7f4 fa80 	bl	810095c <__aeabi_ddiv>
 810c45c:	ec41 0b10 	vmov	d0, r0, r1
 810c460:	b003      	add	sp, #12
 810c462:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0810c466 <__copybits>:
 810c466:	3901      	subs	r1, #1
 810c468:	b570      	push	{r4, r5, r6, lr}
 810c46a:	1149      	asrs	r1, r1, #5
 810c46c:	6914      	ldr	r4, [r2, #16]
 810c46e:	3101      	adds	r1, #1
 810c470:	f102 0314 	add.w	r3, r2, #20
 810c474:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 810c478:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 810c47c:	1f05      	subs	r5, r0, #4
 810c47e:	42a3      	cmp	r3, r4
 810c480:	d30c      	bcc.n	810c49c <__copybits+0x36>
 810c482:	1aa3      	subs	r3, r4, r2
 810c484:	3b11      	subs	r3, #17
 810c486:	f023 0303 	bic.w	r3, r3, #3
 810c48a:	3211      	adds	r2, #17
 810c48c:	42a2      	cmp	r2, r4
 810c48e:	bf88      	it	hi
 810c490:	2300      	movhi	r3, #0
 810c492:	4418      	add	r0, r3
 810c494:	2300      	movs	r3, #0
 810c496:	4288      	cmp	r0, r1
 810c498:	d305      	bcc.n	810c4a6 <__copybits+0x40>
 810c49a:	bd70      	pop	{r4, r5, r6, pc}
 810c49c:	f853 6b04 	ldr.w	r6, [r3], #4
 810c4a0:	f845 6f04 	str.w	r6, [r5, #4]!
 810c4a4:	e7eb      	b.n	810c47e <__copybits+0x18>
 810c4a6:	f840 3b04 	str.w	r3, [r0], #4
 810c4aa:	e7f4      	b.n	810c496 <__copybits+0x30>

0810c4ac <__any_on>:
 810c4ac:	f100 0214 	add.w	r2, r0, #20
 810c4b0:	6900      	ldr	r0, [r0, #16]
 810c4b2:	114b      	asrs	r3, r1, #5
 810c4b4:	4298      	cmp	r0, r3
 810c4b6:	b510      	push	{r4, lr}
 810c4b8:	db11      	blt.n	810c4de <__any_on+0x32>
 810c4ba:	dd0a      	ble.n	810c4d2 <__any_on+0x26>
 810c4bc:	f011 011f 	ands.w	r1, r1, #31
 810c4c0:	d007      	beq.n	810c4d2 <__any_on+0x26>
 810c4c2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 810c4c6:	fa24 f001 	lsr.w	r0, r4, r1
 810c4ca:	fa00 f101 	lsl.w	r1, r0, r1
 810c4ce:	428c      	cmp	r4, r1
 810c4d0:	d10b      	bne.n	810c4ea <__any_on+0x3e>
 810c4d2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 810c4d6:	4293      	cmp	r3, r2
 810c4d8:	d803      	bhi.n	810c4e2 <__any_on+0x36>
 810c4da:	2000      	movs	r0, #0
 810c4dc:	bd10      	pop	{r4, pc}
 810c4de:	4603      	mov	r3, r0
 810c4e0:	e7f7      	b.n	810c4d2 <__any_on+0x26>
 810c4e2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 810c4e6:	2900      	cmp	r1, #0
 810c4e8:	d0f5      	beq.n	810c4d6 <__any_on+0x2a>
 810c4ea:	2001      	movs	r0, #1
 810c4ec:	e7f6      	b.n	810c4dc <__any_on+0x30>

0810c4ee <_calloc_r>:
 810c4ee:	b537      	push	{r0, r1, r2, r4, r5, lr}
 810c4f0:	fba1 2402 	umull	r2, r4, r1, r2
 810c4f4:	b94c      	cbnz	r4, 810c50a <_calloc_r+0x1c>
 810c4f6:	4611      	mov	r1, r2
 810c4f8:	9201      	str	r2, [sp, #4]
 810c4fa:	f000 f87b 	bl	810c5f4 <_malloc_r>
 810c4fe:	9a01      	ldr	r2, [sp, #4]
 810c500:	4605      	mov	r5, r0
 810c502:	b930      	cbnz	r0, 810c512 <_calloc_r+0x24>
 810c504:	4628      	mov	r0, r5
 810c506:	b003      	add	sp, #12
 810c508:	bd30      	pop	{r4, r5, pc}
 810c50a:	220c      	movs	r2, #12
 810c50c:	6002      	str	r2, [r0, #0]
 810c50e:	2500      	movs	r5, #0
 810c510:	e7f8      	b.n	810c504 <_calloc_r+0x16>
 810c512:	4621      	mov	r1, r4
 810c514:	f7fc f862 	bl	81085dc <memset>
 810c518:	e7f4      	b.n	810c504 <_calloc_r+0x16>
	...

0810c51c <_free_r>:
 810c51c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 810c51e:	2900      	cmp	r1, #0
 810c520:	d044      	beq.n	810c5ac <_free_r+0x90>
 810c522:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810c526:	9001      	str	r0, [sp, #4]
 810c528:	2b00      	cmp	r3, #0
 810c52a:	f1a1 0404 	sub.w	r4, r1, #4
 810c52e:	bfb8      	it	lt
 810c530:	18e4      	addlt	r4, r4, r3
 810c532:	f000 fca5 	bl	810ce80 <__malloc_lock>
 810c536:	4a1e      	ldr	r2, [pc, #120]	; (810c5b0 <_free_r+0x94>)
 810c538:	9801      	ldr	r0, [sp, #4]
 810c53a:	6813      	ldr	r3, [r2, #0]
 810c53c:	b933      	cbnz	r3, 810c54c <_free_r+0x30>
 810c53e:	6063      	str	r3, [r4, #4]
 810c540:	6014      	str	r4, [r2, #0]
 810c542:	b003      	add	sp, #12
 810c544:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 810c548:	f000 bca0 	b.w	810ce8c <__malloc_unlock>
 810c54c:	42a3      	cmp	r3, r4
 810c54e:	d908      	bls.n	810c562 <_free_r+0x46>
 810c550:	6825      	ldr	r5, [r4, #0]
 810c552:	1961      	adds	r1, r4, r5
 810c554:	428b      	cmp	r3, r1
 810c556:	bf01      	itttt	eq
 810c558:	6819      	ldreq	r1, [r3, #0]
 810c55a:	685b      	ldreq	r3, [r3, #4]
 810c55c:	1949      	addeq	r1, r1, r5
 810c55e:	6021      	streq	r1, [r4, #0]
 810c560:	e7ed      	b.n	810c53e <_free_r+0x22>
 810c562:	461a      	mov	r2, r3
 810c564:	685b      	ldr	r3, [r3, #4]
 810c566:	b10b      	cbz	r3, 810c56c <_free_r+0x50>
 810c568:	42a3      	cmp	r3, r4
 810c56a:	d9fa      	bls.n	810c562 <_free_r+0x46>
 810c56c:	6811      	ldr	r1, [r2, #0]
 810c56e:	1855      	adds	r5, r2, r1
 810c570:	42a5      	cmp	r5, r4
 810c572:	d10b      	bne.n	810c58c <_free_r+0x70>
 810c574:	6824      	ldr	r4, [r4, #0]
 810c576:	4421      	add	r1, r4
 810c578:	1854      	adds	r4, r2, r1
 810c57a:	42a3      	cmp	r3, r4
 810c57c:	6011      	str	r1, [r2, #0]
 810c57e:	d1e0      	bne.n	810c542 <_free_r+0x26>
 810c580:	681c      	ldr	r4, [r3, #0]
 810c582:	685b      	ldr	r3, [r3, #4]
 810c584:	6053      	str	r3, [r2, #4]
 810c586:	4421      	add	r1, r4
 810c588:	6011      	str	r1, [r2, #0]
 810c58a:	e7da      	b.n	810c542 <_free_r+0x26>
 810c58c:	d902      	bls.n	810c594 <_free_r+0x78>
 810c58e:	230c      	movs	r3, #12
 810c590:	6003      	str	r3, [r0, #0]
 810c592:	e7d6      	b.n	810c542 <_free_r+0x26>
 810c594:	6825      	ldr	r5, [r4, #0]
 810c596:	1961      	adds	r1, r4, r5
 810c598:	428b      	cmp	r3, r1
 810c59a:	bf04      	itt	eq
 810c59c:	6819      	ldreq	r1, [r3, #0]
 810c59e:	685b      	ldreq	r3, [r3, #4]
 810c5a0:	6063      	str	r3, [r4, #4]
 810c5a2:	bf04      	itt	eq
 810c5a4:	1949      	addeq	r1, r1, r5
 810c5a6:	6021      	streq	r1, [r4, #0]
 810c5a8:	6054      	str	r4, [r2, #4]
 810c5aa:	e7ca      	b.n	810c542 <_free_r+0x26>
 810c5ac:	b003      	add	sp, #12
 810c5ae:	bd30      	pop	{r4, r5, pc}
 810c5b0:	100003c4 	.word	0x100003c4

0810c5b4 <sbrk_aligned>:
 810c5b4:	b570      	push	{r4, r5, r6, lr}
 810c5b6:	4e0e      	ldr	r6, [pc, #56]	; (810c5f0 <sbrk_aligned+0x3c>)
 810c5b8:	460c      	mov	r4, r1
 810c5ba:	6831      	ldr	r1, [r6, #0]
 810c5bc:	4605      	mov	r5, r0
 810c5be:	b911      	cbnz	r1, 810c5c6 <sbrk_aligned+0x12>
 810c5c0:	f000 fb4a 	bl	810cc58 <_sbrk_r>
 810c5c4:	6030      	str	r0, [r6, #0]
 810c5c6:	4621      	mov	r1, r4
 810c5c8:	4628      	mov	r0, r5
 810c5ca:	f000 fb45 	bl	810cc58 <_sbrk_r>
 810c5ce:	1c43      	adds	r3, r0, #1
 810c5d0:	d00a      	beq.n	810c5e8 <sbrk_aligned+0x34>
 810c5d2:	1cc4      	adds	r4, r0, #3
 810c5d4:	f024 0403 	bic.w	r4, r4, #3
 810c5d8:	42a0      	cmp	r0, r4
 810c5da:	d007      	beq.n	810c5ec <sbrk_aligned+0x38>
 810c5dc:	1a21      	subs	r1, r4, r0
 810c5de:	4628      	mov	r0, r5
 810c5e0:	f000 fb3a 	bl	810cc58 <_sbrk_r>
 810c5e4:	3001      	adds	r0, #1
 810c5e6:	d101      	bne.n	810c5ec <sbrk_aligned+0x38>
 810c5e8:	f04f 34ff 	mov.w	r4, #4294967295
 810c5ec:	4620      	mov	r0, r4
 810c5ee:	bd70      	pop	{r4, r5, r6, pc}
 810c5f0:	100003c8 	.word	0x100003c8

0810c5f4 <_malloc_r>:
 810c5f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810c5f8:	1ccd      	adds	r5, r1, #3
 810c5fa:	f025 0503 	bic.w	r5, r5, #3
 810c5fe:	3508      	adds	r5, #8
 810c600:	2d0c      	cmp	r5, #12
 810c602:	bf38      	it	cc
 810c604:	250c      	movcc	r5, #12
 810c606:	2d00      	cmp	r5, #0
 810c608:	4607      	mov	r7, r0
 810c60a:	db01      	blt.n	810c610 <_malloc_r+0x1c>
 810c60c:	42a9      	cmp	r1, r5
 810c60e:	d905      	bls.n	810c61c <_malloc_r+0x28>
 810c610:	230c      	movs	r3, #12
 810c612:	603b      	str	r3, [r7, #0]
 810c614:	2600      	movs	r6, #0
 810c616:	4630      	mov	r0, r6
 810c618:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810c61c:	4e2e      	ldr	r6, [pc, #184]	; (810c6d8 <_malloc_r+0xe4>)
 810c61e:	f000 fc2f 	bl	810ce80 <__malloc_lock>
 810c622:	6833      	ldr	r3, [r6, #0]
 810c624:	461c      	mov	r4, r3
 810c626:	bb34      	cbnz	r4, 810c676 <_malloc_r+0x82>
 810c628:	4629      	mov	r1, r5
 810c62a:	4638      	mov	r0, r7
 810c62c:	f7ff ffc2 	bl	810c5b4 <sbrk_aligned>
 810c630:	1c43      	adds	r3, r0, #1
 810c632:	4604      	mov	r4, r0
 810c634:	d14d      	bne.n	810c6d2 <_malloc_r+0xde>
 810c636:	6834      	ldr	r4, [r6, #0]
 810c638:	4626      	mov	r6, r4
 810c63a:	2e00      	cmp	r6, #0
 810c63c:	d140      	bne.n	810c6c0 <_malloc_r+0xcc>
 810c63e:	6823      	ldr	r3, [r4, #0]
 810c640:	4631      	mov	r1, r6
 810c642:	4638      	mov	r0, r7
 810c644:	eb04 0803 	add.w	r8, r4, r3
 810c648:	f000 fb06 	bl	810cc58 <_sbrk_r>
 810c64c:	4580      	cmp	r8, r0
 810c64e:	d13a      	bne.n	810c6c6 <_malloc_r+0xd2>
 810c650:	6821      	ldr	r1, [r4, #0]
 810c652:	3503      	adds	r5, #3
 810c654:	1a6d      	subs	r5, r5, r1
 810c656:	f025 0503 	bic.w	r5, r5, #3
 810c65a:	3508      	adds	r5, #8
 810c65c:	2d0c      	cmp	r5, #12
 810c65e:	bf38      	it	cc
 810c660:	250c      	movcc	r5, #12
 810c662:	4629      	mov	r1, r5
 810c664:	4638      	mov	r0, r7
 810c666:	f7ff ffa5 	bl	810c5b4 <sbrk_aligned>
 810c66a:	3001      	adds	r0, #1
 810c66c:	d02b      	beq.n	810c6c6 <_malloc_r+0xd2>
 810c66e:	6823      	ldr	r3, [r4, #0]
 810c670:	442b      	add	r3, r5
 810c672:	6023      	str	r3, [r4, #0]
 810c674:	e00e      	b.n	810c694 <_malloc_r+0xa0>
 810c676:	6822      	ldr	r2, [r4, #0]
 810c678:	1b52      	subs	r2, r2, r5
 810c67a:	d41e      	bmi.n	810c6ba <_malloc_r+0xc6>
 810c67c:	2a0b      	cmp	r2, #11
 810c67e:	d916      	bls.n	810c6ae <_malloc_r+0xba>
 810c680:	1961      	adds	r1, r4, r5
 810c682:	42a3      	cmp	r3, r4
 810c684:	6025      	str	r5, [r4, #0]
 810c686:	bf18      	it	ne
 810c688:	6059      	strne	r1, [r3, #4]
 810c68a:	6863      	ldr	r3, [r4, #4]
 810c68c:	bf08      	it	eq
 810c68e:	6031      	streq	r1, [r6, #0]
 810c690:	5162      	str	r2, [r4, r5]
 810c692:	604b      	str	r3, [r1, #4]
 810c694:	4638      	mov	r0, r7
 810c696:	f104 060b 	add.w	r6, r4, #11
 810c69a:	f000 fbf7 	bl	810ce8c <__malloc_unlock>
 810c69e:	f026 0607 	bic.w	r6, r6, #7
 810c6a2:	1d23      	adds	r3, r4, #4
 810c6a4:	1af2      	subs	r2, r6, r3
 810c6a6:	d0b6      	beq.n	810c616 <_malloc_r+0x22>
 810c6a8:	1b9b      	subs	r3, r3, r6
 810c6aa:	50a3      	str	r3, [r4, r2]
 810c6ac:	e7b3      	b.n	810c616 <_malloc_r+0x22>
 810c6ae:	6862      	ldr	r2, [r4, #4]
 810c6b0:	42a3      	cmp	r3, r4
 810c6b2:	bf0c      	ite	eq
 810c6b4:	6032      	streq	r2, [r6, #0]
 810c6b6:	605a      	strne	r2, [r3, #4]
 810c6b8:	e7ec      	b.n	810c694 <_malloc_r+0xa0>
 810c6ba:	4623      	mov	r3, r4
 810c6bc:	6864      	ldr	r4, [r4, #4]
 810c6be:	e7b2      	b.n	810c626 <_malloc_r+0x32>
 810c6c0:	4634      	mov	r4, r6
 810c6c2:	6876      	ldr	r6, [r6, #4]
 810c6c4:	e7b9      	b.n	810c63a <_malloc_r+0x46>
 810c6c6:	230c      	movs	r3, #12
 810c6c8:	603b      	str	r3, [r7, #0]
 810c6ca:	4638      	mov	r0, r7
 810c6cc:	f000 fbde 	bl	810ce8c <__malloc_unlock>
 810c6d0:	e7a1      	b.n	810c616 <_malloc_r+0x22>
 810c6d2:	6025      	str	r5, [r4, #0]
 810c6d4:	e7de      	b.n	810c694 <_malloc_r+0xa0>
 810c6d6:	bf00      	nop
 810c6d8:	100003c4 	.word	0x100003c4

0810c6dc <__ssputs_r>:
 810c6dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810c6e0:	688e      	ldr	r6, [r1, #8]
 810c6e2:	429e      	cmp	r6, r3
 810c6e4:	4682      	mov	sl, r0
 810c6e6:	460c      	mov	r4, r1
 810c6e8:	4690      	mov	r8, r2
 810c6ea:	461f      	mov	r7, r3
 810c6ec:	d838      	bhi.n	810c760 <__ssputs_r+0x84>
 810c6ee:	898a      	ldrh	r2, [r1, #12]
 810c6f0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 810c6f4:	d032      	beq.n	810c75c <__ssputs_r+0x80>
 810c6f6:	6825      	ldr	r5, [r4, #0]
 810c6f8:	6909      	ldr	r1, [r1, #16]
 810c6fa:	eba5 0901 	sub.w	r9, r5, r1
 810c6fe:	6965      	ldr	r5, [r4, #20]
 810c700:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 810c704:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 810c708:	3301      	adds	r3, #1
 810c70a:	444b      	add	r3, r9
 810c70c:	106d      	asrs	r5, r5, #1
 810c70e:	429d      	cmp	r5, r3
 810c710:	bf38      	it	cc
 810c712:	461d      	movcc	r5, r3
 810c714:	0553      	lsls	r3, r2, #21
 810c716:	d531      	bpl.n	810c77c <__ssputs_r+0xa0>
 810c718:	4629      	mov	r1, r5
 810c71a:	f7ff ff6b 	bl	810c5f4 <_malloc_r>
 810c71e:	4606      	mov	r6, r0
 810c720:	b950      	cbnz	r0, 810c738 <__ssputs_r+0x5c>
 810c722:	230c      	movs	r3, #12
 810c724:	f8ca 3000 	str.w	r3, [sl]
 810c728:	89a3      	ldrh	r3, [r4, #12]
 810c72a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810c72e:	81a3      	strh	r3, [r4, #12]
 810c730:	f04f 30ff 	mov.w	r0, #4294967295
 810c734:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810c738:	6921      	ldr	r1, [r4, #16]
 810c73a:	464a      	mov	r2, r9
 810c73c:	f7fb ff40 	bl	81085c0 <memcpy>
 810c740:	89a3      	ldrh	r3, [r4, #12]
 810c742:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 810c746:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 810c74a:	81a3      	strh	r3, [r4, #12]
 810c74c:	6126      	str	r6, [r4, #16]
 810c74e:	6165      	str	r5, [r4, #20]
 810c750:	444e      	add	r6, r9
 810c752:	eba5 0509 	sub.w	r5, r5, r9
 810c756:	6026      	str	r6, [r4, #0]
 810c758:	60a5      	str	r5, [r4, #8]
 810c75a:	463e      	mov	r6, r7
 810c75c:	42be      	cmp	r6, r7
 810c75e:	d900      	bls.n	810c762 <__ssputs_r+0x86>
 810c760:	463e      	mov	r6, r7
 810c762:	6820      	ldr	r0, [r4, #0]
 810c764:	4632      	mov	r2, r6
 810c766:	4641      	mov	r1, r8
 810c768:	f000 fb70 	bl	810ce4c <memmove>
 810c76c:	68a3      	ldr	r3, [r4, #8]
 810c76e:	1b9b      	subs	r3, r3, r6
 810c770:	60a3      	str	r3, [r4, #8]
 810c772:	6823      	ldr	r3, [r4, #0]
 810c774:	4433      	add	r3, r6
 810c776:	6023      	str	r3, [r4, #0]
 810c778:	2000      	movs	r0, #0
 810c77a:	e7db      	b.n	810c734 <__ssputs_r+0x58>
 810c77c:	462a      	mov	r2, r5
 810c77e:	f000 fb8b 	bl	810ce98 <_realloc_r>
 810c782:	4606      	mov	r6, r0
 810c784:	2800      	cmp	r0, #0
 810c786:	d1e1      	bne.n	810c74c <__ssputs_r+0x70>
 810c788:	6921      	ldr	r1, [r4, #16]
 810c78a:	4650      	mov	r0, sl
 810c78c:	f7ff fec6 	bl	810c51c <_free_r>
 810c790:	e7c7      	b.n	810c722 <__ssputs_r+0x46>
	...

0810c794 <_svfiprintf_r>:
 810c794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810c798:	4698      	mov	r8, r3
 810c79a:	898b      	ldrh	r3, [r1, #12]
 810c79c:	061b      	lsls	r3, r3, #24
 810c79e:	b09d      	sub	sp, #116	; 0x74
 810c7a0:	4607      	mov	r7, r0
 810c7a2:	460d      	mov	r5, r1
 810c7a4:	4614      	mov	r4, r2
 810c7a6:	d50e      	bpl.n	810c7c6 <_svfiprintf_r+0x32>
 810c7a8:	690b      	ldr	r3, [r1, #16]
 810c7aa:	b963      	cbnz	r3, 810c7c6 <_svfiprintf_r+0x32>
 810c7ac:	2140      	movs	r1, #64	; 0x40
 810c7ae:	f7ff ff21 	bl	810c5f4 <_malloc_r>
 810c7b2:	6028      	str	r0, [r5, #0]
 810c7b4:	6128      	str	r0, [r5, #16]
 810c7b6:	b920      	cbnz	r0, 810c7c2 <_svfiprintf_r+0x2e>
 810c7b8:	230c      	movs	r3, #12
 810c7ba:	603b      	str	r3, [r7, #0]
 810c7bc:	f04f 30ff 	mov.w	r0, #4294967295
 810c7c0:	e0d1      	b.n	810c966 <_svfiprintf_r+0x1d2>
 810c7c2:	2340      	movs	r3, #64	; 0x40
 810c7c4:	616b      	str	r3, [r5, #20]
 810c7c6:	2300      	movs	r3, #0
 810c7c8:	9309      	str	r3, [sp, #36]	; 0x24
 810c7ca:	2320      	movs	r3, #32
 810c7cc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 810c7d0:	f8cd 800c 	str.w	r8, [sp, #12]
 810c7d4:	2330      	movs	r3, #48	; 0x30
 810c7d6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 810c980 <_svfiprintf_r+0x1ec>
 810c7da:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 810c7de:	f04f 0901 	mov.w	r9, #1
 810c7e2:	4623      	mov	r3, r4
 810c7e4:	469a      	mov	sl, r3
 810c7e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 810c7ea:	b10a      	cbz	r2, 810c7f0 <_svfiprintf_r+0x5c>
 810c7ec:	2a25      	cmp	r2, #37	; 0x25
 810c7ee:	d1f9      	bne.n	810c7e4 <_svfiprintf_r+0x50>
 810c7f0:	ebba 0b04 	subs.w	fp, sl, r4
 810c7f4:	d00b      	beq.n	810c80e <_svfiprintf_r+0x7a>
 810c7f6:	465b      	mov	r3, fp
 810c7f8:	4622      	mov	r2, r4
 810c7fa:	4629      	mov	r1, r5
 810c7fc:	4638      	mov	r0, r7
 810c7fe:	f7ff ff6d 	bl	810c6dc <__ssputs_r>
 810c802:	3001      	adds	r0, #1
 810c804:	f000 80aa 	beq.w	810c95c <_svfiprintf_r+0x1c8>
 810c808:	9a09      	ldr	r2, [sp, #36]	; 0x24
 810c80a:	445a      	add	r2, fp
 810c80c:	9209      	str	r2, [sp, #36]	; 0x24
 810c80e:	f89a 3000 	ldrb.w	r3, [sl]
 810c812:	2b00      	cmp	r3, #0
 810c814:	f000 80a2 	beq.w	810c95c <_svfiprintf_r+0x1c8>
 810c818:	2300      	movs	r3, #0
 810c81a:	f04f 32ff 	mov.w	r2, #4294967295
 810c81e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810c822:	f10a 0a01 	add.w	sl, sl, #1
 810c826:	9304      	str	r3, [sp, #16]
 810c828:	9307      	str	r3, [sp, #28]
 810c82a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 810c82e:	931a      	str	r3, [sp, #104]	; 0x68
 810c830:	4654      	mov	r4, sl
 810c832:	2205      	movs	r2, #5
 810c834:	f814 1b01 	ldrb.w	r1, [r4], #1
 810c838:	4851      	ldr	r0, [pc, #324]	; (810c980 <_svfiprintf_r+0x1ec>)
 810c83a:	f7f3 fd59 	bl	81002f0 <memchr>
 810c83e:	9a04      	ldr	r2, [sp, #16]
 810c840:	b9d8      	cbnz	r0, 810c87a <_svfiprintf_r+0xe6>
 810c842:	06d0      	lsls	r0, r2, #27
 810c844:	bf44      	itt	mi
 810c846:	2320      	movmi	r3, #32
 810c848:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810c84c:	0711      	lsls	r1, r2, #28
 810c84e:	bf44      	itt	mi
 810c850:	232b      	movmi	r3, #43	; 0x2b
 810c852:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810c856:	f89a 3000 	ldrb.w	r3, [sl]
 810c85a:	2b2a      	cmp	r3, #42	; 0x2a
 810c85c:	d015      	beq.n	810c88a <_svfiprintf_r+0xf6>
 810c85e:	9a07      	ldr	r2, [sp, #28]
 810c860:	4654      	mov	r4, sl
 810c862:	2000      	movs	r0, #0
 810c864:	f04f 0c0a 	mov.w	ip, #10
 810c868:	4621      	mov	r1, r4
 810c86a:	f811 3b01 	ldrb.w	r3, [r1], #1
 810c86e:	3b30      	subs	r3, #48	; 0x30
 810c870:	2b09      	cmp	r3, #9
 810c872:	d94e      	bls.n	810c912 <_svfiprintf_r+0x17e>
 810c874:	b1b0      	cbz	r0, 810c8a4 <_svfiprintf_r+0x110>
 810c876:	9207      	str	r2, [sp, #28]
 810c878:	e014      	b.n	810c8a4 <_svfiprintf_r+0x110>
 810c87a:	eba0 0308 	sub.w	r3, r0, r8
 810c87e:	fa09 f303 	lsl.w	r3, r9, r3
 810c882:	4313      	orrs	r3, r2
 810c884:	9304      	str	r3, [sp, #16]
 810c886:	46a2      	mov	sl, r4
 810c888:	e7d2      	b.n	810c830 <_svfiprintf_r+0x9c>
 810c88a:	9b03      	ldr	r3, [sp, #12]
 810c88c:	1d19      	adds	r1, r3, #4
 810c88e:	681b      	ldr	r3, [r3, #0]
 810c890:	9103      	str	r1, [sp, #12]
 810c892:	2b00      	cmp	r3, #0
 810c894:	bfbb      	ittet	lt
 810c896:	425b      	neglt	r3, r3
 810c898:	f042 0202 	orrlt.w	r2, r2, #2
 810c89c:	9307      	strge	r3, [sp, #28]
 810c89e:	9307      	strlt	r3, [sp, #28]
 810c8a0:	bfb8      	it	lt
 810c8a2:	9204      	strlt	r2, [sp, #16]
 810c8a4:	7823      	ldrb	r3, [r4, #0]
 810c8a6:	2b2e      	cmp	r3, #46	; 0x2e
 810c8a8:	d10c      	bne.n	810c8c4 <_svfiprintf_r+0x130>
 810c8aa:	7863      	ldrb	r3, [r4, #1]
 810c8ac:	2b2a      	cmp	r3, #42	; 0x2a
 810c8ae:	d135      	bne.n	810c91c <_svfiprintf_r+0x188>
 810c8b0:	9b03      	ldr	r3, [sp, #12]
 810c8b2:	1d1a      	adds	r2, r3, #4
 810c8b4:	681b      	ldr	r3, [r3, #0]
 810c8b6:	9203      	str	r2, [sp, #12]
 810c8b8:	2b00      	cmp	r3, #0
 810c8ba:	bfb8      	it	lt
 810c8bc:	f04f 33ff 	movlt.w	r3, #4294967295
 810c8c0:	3402      	adds	r4, #2
 810c8c2:	9305      	str	r3, [sp, #20]
 810c8c4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 810c990 <_svfiprintf_r+0x1fc>
 810c8c8:	7821      	ldrb	r1, [r4, #0]
 810c8ca:	2203      	movs	r2, #3
 810c8cc:	4650      	mov	r0, sl
 810c8ce:	f7f3 fd0f 	bl	81002f0 <memchr>
 810c8d2:	b140      	cbz	r0, 810c8e6 <_svfiprintf_r+0x152>
 810c8d4:	2340      	movs	r3, #64	; 0x40
 810c8d6:	eba0 000a 	sub.w	r0, r0, sl
 810c8da:	fa03 f000 	lsl.w	r0, r3, r0
 810c8de:	9b04      	ldr	r3, [sp, #16]
 810c8e0:	4303      	orrs	r3, r0
 810c8e2:	3401      	adds	r4, #1
 810c8e4:	9304      	str	r3, [sp, #16]
 810c8e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 810c8ea:	4826      	ldr	r0, [pc, #152]	; (810c984 <_svfiprintf_r+0x1f0>)
 810c8ec:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 810c8f0:	2206      	movs	r2, #6
 810c8f2:	f7f3 fcfd 	bl	81002f0 <memchr>
 810c8f6:	2800      	cmp	r0, #0
 810c8f8:	d038      	beq.n	810c96c <_svfiprintf_r+0x1d8>
 810c8fa:	4b23      	ldr	r3, [pc, #140]	; (810c988 <_svfiprintf_r+0x1f4>)
 810c8fc:	bb1b      	cbnz	r3, 810c946 <_svfiprintf_r+0x1b2>
 810c8fe:	9b03      	ldr	r3, [sp, #12]
 810c900:	3307      	adds	r3, #7
 810c902:	f023 0307 	bic.w	r3, r3, #7
 810c906:	3308      	adds	r3, #8
 810c908:	9303      	str	r3, [sp, #12]
 810c90a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810c90c:	4433      	add	r3, r6
 810c90e:	9309      	str	r3, [sp, #36]	; 0x24
 810c910:	e767      	b.n	810c7e2 <_svfiprintf_r+0x4e>
 810c912:	fb0c 3202 	mla	r2, ip, r2, r3
 810c916:	460c      	mov	r4, r1
 810c918:	2001      	movs	r0, #1
 810c91a:	e7a5      	b.n	810c868 <_svfiprintf_r+0xd4>
 810c91c:	2300      	movs	r3, #0
 810c91e:	3401      	adds	r4, #1
 810c920:	9305      	str	r3, [sp, #20]
 810c922:	4619      	mov	r1, r3
 810c924:	f04f 0c0a 	mov.w	ip, #10
 810c928:	4620      	mov	r0, r4
 810c92a:	f810 2b01 	ldrb.w	r2, [r0], #1
 810c92e:	3a30      	subs	r2, #48	; 0x30
 810c930:	2a09      	cmp	r2, #9
 810c932:	d903      	bls.n	810c93c <_svfiprintf_r+0x1a8>
 810c934:	2b00      	cmp	r3, #0
 810c936:	d0c5      	beq.n	810c8c4 <_svfiprintf_r+0x130>
 810c938:	9105      	str	r1, [sp, #20]
 810c93a:	e7c3      	b.n	810c8c4 <_svfiprintf_r+0x130>
 810c93c:	fb0c 2101 	mla	r1, ip, r1, r2
 810c940:	4604      	mov	r4, r0
 810c942:	2301      	movs	r3, #1
 810c944:	e7f0      	b.n	810c928 <_svfiprintf_r+0x194>
 810c946:	ab03      	add	r3, sp, #12
 810c948:	9300      	str	r3, [sp, #0]
 810c94a:	462a      	mov	r2, r5
 810c94c:	4b0f      	ldr	r3, [pc, #60]	; (810c98c <_svfiprintf_r+0x1f8>)
 810c94e:	a904      	add	r1, sp, #16
 810c950:	4638      	mov	r0, r7
 810c952:	f7fb feeb 	bl	810872c <_printf_float>
 810c956:	1c42      	adds	r2, r0, #1
 810c958:	4606      	mov	r6, r0
 810c95a:	d1d6      	bne.n	810c90a <_svfiprintf_r+0x176>
 810c95c:	89ab      	ldrh	r3, [r5, #12]
 810c95e:	065b      	lsls	r3, r3, #25
 810c960:	f53f af2c 	bmi.w	810c7bc <_svfiprintf_r+0x28>
 810c964:	9809      	ldr	r0, [sp, #36]	; 0x24
 810c966:	b01d      	add	sp, #116	; 0x74
 810c968:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810c96c:	ab03      	add	r3, sp, #12
 810c96e:	9300      	str	r3, [sp, #0]
 810c970:	462a      	mov	r2, r5
 810c972:	4b06      	ldr	r3, [pc, #24]	; (810c98c <_svfiprintf_r+0x1f8>)
 810c974:	a904      	add	r1, sp, #16
 810c976:	4638      	mov	r0, r7
 810c978:	f7fc f97c 	bl	8108c74 <_printf_i>
 810c97c:	e7eb      	b.n	810c956 <_svfiprintf_r+0x1c2>
 810c97e:	bf00      	nop
 810c980:	0810d6bc 	.word	0x0810d6bc
 810c984:	0810d6c6 	.word	0x0810d6c6
 810c988:	0810872d 	.word	0x0810872d
 810c98c:	0810c6dd 	.word	0x0810c6dd
 810c990:	0810d6c2 	.word	0x0810d6c2

0810c994 <__sfputc_r>:
 810c994:	6893      	ldr	r3, [r2, #8]
 810c996:	3b01      	subs	r3, #1
 810c998:	2b00      	cmp	r3, #0
 810c99a:	b410      	push	{r4}
 810c99c:	6093      	str	r3, [r2, #8]
 810c99e:	da08      	bge.n	810c9b2 <__sfputc_r+0x1e>
 810c9a0:	6994      	ldr	r4, [r2, #24]
 810c9a2:	42a3      	cmp	r3, r4
 810c9a4:	db01      	blt.n	810c9aa <__sfputc_r+0x16>
 810c9a6:	290a      	cmp	r1, #10
 810c9a8:	d103      	bne.n	810c9b2 <__sfputc_r+0x1e>
 810c9aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 810c9ae:	f7fd bbf7 	b.w	810a1a0 <__swbuf_r>
 810c9b2:	6813      	ldr	r3, [r2, #0]
 810c9b4:	1c58      	adds	r0, r3, #1
 810c9b6:	6010      	str	r0, [r2, #0]
 810c9b8:	7019      	strb	r1, [r3, #0]
 810c9ba:	4608      	mov	r0, r1
 810c9bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 810c9c0:	4770      	bx	lr

0810c9c2 <__sfputs_r>:
 810c9c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810c9c4:	4606      	mov	r6, r0
 810c9c6:	460f      	mov	r7, r1
 810c9c8:	4614      	mov	r4, r2
 810c9ca:	18d5      	adds	r5, r2, r3
 810c9cc:	42ac      	cmp	r4, r5
 810c9ce:	d101      	bne.n	810c9d4 <__sfputs_r+0x12>
 810c9d0:	2000      	movs	r0, #0
 810c9d2:	e007      	b.n	810c9e4 <__sfputs_r+0x22>
 810c9d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 810c9d8:	463a      	mov	r2, r7
 810c9da:	4630      	mov	r0, r6
 810c9dc:	f7ff ffda 	bl	810c994 <__sfputc_r>
 810c9e0:	1c43      	adds	r3, r0, #1
 810c9e2:	d1f3      	bne.n	810c9cc <__sfputs_r+0xa>
 810c9e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0810c9e8 <_vfiprintf_r>:
 810c9e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810c9ec:	460d      	mov	r5, r1
 810c9ee:	b09d      	sub	sp, #116	; 0x74
 810c9f0:	4614      	mov	r4, r2
 810c9f2:	4698      	mov	r8, r3
 810c9f4:	4606      	mov	r6, r0
 810c9f6:	b118      	cbz	r0, 810ca00 <_vfiprintf_r+0x18>
 810c9f8:	6983      	ldr	r3, [r0, #24]
 810c9fa:	b90b      	cbnz	r3, 810ca00 <_vfiprintf_r+0x18>
 810c9fc:	f7fe fc24 	bl	810b248 <__sinit>
 810ca00:	4b89      	ldr	r3, [pc, #548]	; (810cc28 <_vfiprintf_r+0x240>)
 810ca02:	429d      	cmp	r5, r3
 810ca04:	d11b      	bne.n	810ca3e <_vfiprintf_r+0x56>
 810ca06:	6875      	ldr	r5, [r6, #4]
 810ca08:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810ca0a:	07d9      	lsls	r1, r3, #31
 810ca0c:	d405      	bmi.n	810ca1a <_vfiprintf_r+0x32>
 810ca0e:	89ab      	ldrh	r3, [r5, #12]
 810ca10:	059a      	lsls	r2, r3, #22
 810ca12:	d402      	bmi.n	810ca1a <_vfiprintf_r+0x32>
 810ca14:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810ca16:	f7ff f828 	bl	810ba6a <__retarget_lock_acquire_recursive>
 810ca1a:	89ab      	ldrh	r3, [r5, #12]
 810ca1c:	071b      	lsls	r3, r3, #28
 810ca1e:	d501      	bpl.n	810ca24 <_vfiprintf_r+0x3c>
 810ca20:	692b      	ldr	r3, [r5, #16]
 810ca22:	b9eb      	cbnz	r3, 810ca60 <_vfiprintf_r+0x78>
 810ca24:	4629      	mov	r1, r5
 810ca26:	4630      	mov	r0, r6
 810ca28:	f7fd fc0c 	bl	810a244 <__swsetup_r>
 810ca2c:	b1c0      	cbz	r0, 810ca60 <_vfiprintf_r+0x78>
 810ca2e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810ca30:	07dc      	lsls	r4, r3, #31
 810ca32:	d50e      	bpl.n	810ca52 <_vfiprintf_r+0x6a>
 810ca34:	f04f 30ff 	mov.w	r0, #4294967295
 810ca38:	b01d      	add	sp, #116	; 0x74
 810ca3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810ca3e:	4b7b      	ldr	r3, [pc, #492]	; (810cc2c <_vfiprintf_r+0x244>)
 810ca40:	429d      	cmp	r5, r3
 810ca42:	d101      	bne.n	810ca48 <_vfiprintf_r+0x60>
 810ca44:	68b5      	ldr	r5, [r6, #8]
 810ca46:	e7df      	b.n	810ca08 <_vfiprintf_r+0x20>
 810ca48:	4b79      	ldr	r3, [pc, #484]	; (810cc30 <_vfiprintf_r+0x248>)
 810ca4a:	429d      	cmp	r5, r3
 810ca4c:	bf08      	it	eq
 810ca4e:	68f5      	ldreq	r5, [r6, #12]
 810ca50:	e7da      	b.n	810ca08 <_vfiprintf_r+0x20>
 810ca52:	89ab      	ldrh	r3, [r5, #12]
 810ca54:	0598      	lsls	r0, r3, #22
 810ca56:	d4ed      	bmi.n	810ca34 <_vfiprintf_r+0x4c>
 810ca58:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810ca5a:	f7ff f807 	bl	810ba6c <__retarget_lock_release_recursive>
 810ca5e:	e7e9      	b.n	810ca34 <_vfiprintf_r+0x4c>
 810ca60:	2300      	movs	r3, #0
 810ca62:	9309      	str	r3, [sp, #36]	; 0x24
 810ca64:	2320      	movs	r3, #32
 810ca66:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 810ca6a:	f8cd 800c 	str.w	r8, [sp, #12]
 810ca6e:	2330      	movs	r3, #48	; 0x30
 810ca70:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 810cc34 <_vfiprintf_r+0x24c>
 810ca74:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 810ca78:	f04f 0901 	mov.w	r9, #1
 810ca7c:	4623      	mov	r3, r4
 810ca7e:	469a      	mov	sl, r3
 810ca80:	f813 2b01 	ldrb.w	r2, [r3], #1
 810ca84:	b10a      	cbz	r2, 810ca8a <_vfiprintf_r+0xa2>
 810ca86:	2a25      	cmp	r2, #37	; 0x25
 810ca88:	d1f9      	bne.n	810ca7e <_vfiprintf_r+0x96>
 810ca8a:	ebba 0b04 	subs.w	fp, sl, r4
 810ca8e:	d00b      	beq.n	810caa8 <_vfiprintf_r+0xc0>
 810ca90:	465b      	mov	r3, fp
 810ca92:	4622      	mov	r2, r4
 810ca94:	4629      	mov	r1, r5
 810ca96:	4630      	mov	r0, r6
 810ca98:	f7ff ff93 	bl	810c9c2 <__sfputs_r>
 810ca9c:	3001      	adds	r0, #1
 810ca9e:	f000 80aa 	beq.w	810cbf6 <_vfiprintf_r+0x20e>
 810caa2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 810caa4:	445a      	add	r2, fp
 810caa6:	9209      	str	r2, [sp, #36]	; 0x24
 810caa8:	f89a 3000 	ldrb.w	r3, [sl]
 810caac:	2b00      	cmp	r3, #0
 810caae:	f000 80a2 	beq.w	810cbf6 <_vfiprintf_r+0x20e>
 810cab2:	2300      	movs	r3, #0
 810cab4:	f04f 32ff 	mov.w	r2, #4294967295
 810cab8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810cabc:	f10a 0a01 	add.w	sl, sl, #1
 810cac0:	9304      	str	r3, [sp, #16]
 810cac2:	9307      	str	r3, [sp, #28]
 810cac4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 810cac8:	931a      	str	r3, [sp, #104]	; 0x68
 810caca:	4654      	mov	r4, sl
 810cacc:	2205      	movs	r2, #5
 810cace:	f814 1b01 	ldrb.w	r1, [r4], #1
 810cad2:	4858      	ldr	r0, [pc, #352]	; (810cc34 <_vfiprintf_r+0x24c>)
 810cad4:	f7f3 fc0c 	bl	81002f0 <memchr>
 810cad8:	9a04      	ldr	r2, [sp, #16]
 810cada:	b9d8      	cbnz	r0, 810cb14 <_vfiprintf_r+0x12c>
 810cadc:	06d1      	lsls	r1, r2, #27
 810cade:	bf44      	itt	mi
 810cae0:	2320      	movmi	r3, #32
 810cae2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810cae6:	0713      	lsls	r3, r2, #28
 810cae8:	bf44      	itt	mi
 810caea:	232b      	movmi	r3, #43	; 0x2b
 810caec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810caf0:	f89a 3000 	ldrb.w	r3, [sl]
 810caf4:	2b2a      	cmp	r3, #42	; 0x2a
 810caf6:	d015      	beq.n	810cb24 <_vfiprintf_r+0x13c>
 810caf8:	9a07      	ldr	r2, [sp, #28]
 810cafa:	4654      	mov	r4, sl
 810cafc:	2000      	movs	r0, #0
 810cafe:	f04f 0c0a 	mov.w	ip, #10
 810cb02:	4621      	mov	r1, r4
 810cb04:	f811 3b01 	ldrb.w	r3, [r1], #1
 810cb08:	3b30      	subs	r3, #48	; 0x30
 810cb0a:	2b09      	cmp	r3, #9
 810cb0c:	d94e      	bls.n	810cbac <_vfiprintf_r+0x1c4>
 810cb0e:	b1b0      	cbz	r0, 810cb3e <_vfiprintf_r+0x156>
 810cb10:	9207      	str	r2, [sp, #28]
 810cb12:	e014      	b.n	810cb3e <_vfiprintf_r+0x156>
 810cb14:	eba0 0308 	sub.w	r3, r0, r8
 810cb18:	fa09 f303 	lsl.w	r3, r9, r3
 810cb1c:	4313      	orrs	r3, r2
 810cb1e:	9304      	str	r3, [sp, #16]
 810cb20:	46a2      	mov	sl, r4
 810cb22:	e7d2      	b.n	810caca <_vfiprintf_r+0xe2>
 810cb24:	9b03      	ldr	r3, [sp, #12]
 810cb26:	1d19      	adds	r1, r3, #4
 810cb28:	681b      	ldr	r3, [r3, #0]
 810cb2a:	9103      	str	r1, [sp, #12]
 810cb2c:	2b00      	cmp	r3, #0
 810cb2e:	bfbb      	ittet	lt
 810cb30:	425b      	neglt	r3, r3
 810cb32:	f042 0202 	orrlt.w	r2, r2, #2
 810cb36:	9307      	strge	r3, [sp, #28]
 810cb38:	9307      	strlt	r3, [sp, #28]
 810cb3a:	bfb8      	it	lt
 810cb3c:	9204      	strlt	r2, [sp, #16]
 810cb3e:	7823      	ldrb	r3, [r4, #0]
 810cb40:	2b2e      	cmp	r3, #46	; 0x2e
 810cb42:	d10c      	bne.n	810cb5e <_vfiprintf_r+0x176>
 810cb44:	7863      	ldrb	r3, [r4, #1]
 810cb46:	2b2a      	cmp	r3, #42	; 0x2a
 810cb48:	d135      	bne.n	810cbb6 <_vfiprintf_r+0x1ce>
 810cb4a:	9b03      	ldr	r3, [sp, #12]
 810cb4c:	1d1a      	adds	r2, r3, #4
 810cb4e:	681b      	ldr	r3, [r3, #0]
 810cb50:	9203      	str	r2, [sp, #12]
 810cb52:	2b00      	cmp	r3, #0
 810cb54:	bfb8      	it	lt
 810cb56:	f04f 33ff 	movlt.w	r3, #4294967295
 810cb5a:	3402      	adds	r4, #2
 810cb5c:	9305      	str	r3, [sp, #20]
 810cb5e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 810cc44 <_vfiprintf_r+0x25c>
 810cb62:	7821      	ldrb	r1, [r4, #0]
 810cb64:	2203      	movs	r2, #3
 810cb66:	4650      	mov	r0, sl
 810cb68:	f7f3 fbc2 	bl	81002f0 <memchr>
 810cb6c:	b140      	cbz	r0, 810cb80 <_vfiprintf_r+0x198>
 810cb6e:	2340      	movs	r3, #64	; 0x40
 810cb70:	eba0 000a 	sub.w	r0, r0, sl
 810cb74:	fa03 f000 	lsl.w	r0, r3, r0
 810cb78:	9b04      	ldr	r3, [sp, #16]
 810cb7a:	4303      	orrs	r3, r0
 810cb7c:	3401      	adds	r4, #1
 810cb7e:	9304      	str	r3, [sp, #16]
 810cb80:	f814 1b01 	ldrb.w	r1, [r4], #1
 810cb84:	482c      	ldr	r0, [pc, #176]	; (810cc38 <_vfiprintf_r+0x250>)
 810cb86:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 810cb8a:	2206      	movs	r2, #6
 810cb8c:	f7f3 fbb0 	bl	81002f0 <memchr>
 810cb90:	2800      	cmp	r0, #0
 810cb92:	d03f      	beq.n	810cc14 <_vfiprintf_r+0x22c>
 810cb94:	4b29      	ldr	r3, [pc, #164]	; (810cc3c <_vfiprintf_r+0x254>)
 810cb96:	bb1b      	cbnz	r3, 810cbe0 <_vfiprintf_r+0x1f8>
 810cb98:	9b03      	ldr	r3, [sp, #12]
 810cb9a:	3307      	adds	r3, #7
 810cb9c:	f023 0307 	bic.w	r3, r3, #7
 810cba0:	3308      	adds	r3, #8
 810cba2:	9303      	str	r3, [sp, #12]
 810cba4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810cba6:	443b      	add	r3, r7
 810cba8:	9309      	str	r3, [sp, #36]	; 0x24
 810cbaa:	e767      	b.n	810ca7c <_vfiprintf_r+0x94>
 810cbac:	fb0c 3202 	mla	r2, ip, r2, r3
 810cbb0:	460c      	mov	r4, r1
 810cbb2:	2001      	movs	r0, #1
 810cbb4:	e7a5      	b.n	810cb02 <_vfiprintf_r+0x11a>
 810cbb6:	2300      	movs	r3, #0
 810cbb8:	3401      	adds	r4, #1
 810cbba:	9305      	str	r3, [sp, #20]
 810cbbc:	4619      	mov	r1, r3
 810cbbe:	f04f 0c0a 	mov.w	ip, #10
 810cbc2:	4620      	mov	r0, r4
 810cbc4:	f810 2b01 	ldrb.w	r2, [r0], #1
 810cbc8:	3a30      	subs	r2, #48	; 0x30
 810cbca:	2a09      	cmp	r2, #9
 810cbcc:	d903      	bls.n	810cbd6 <_vfiprintf_r+0x1ee>
 810cbce:	2b00      	cmp	r3, #0
 810cbd0:	d0c5      	beq.n	810cb5e <_vfiprintf_r+0x176>
 810cbd2:	9105      	str	r1, [sp, #20]
 810cbd4:	e7c3      	b.n	810cb5e <_vfiprintf_r+0x176>
 810cbd6:	fb0c 2101 	mla	r1, ip, r1, r2
 810cbda:	4604      	mov	r4, r0
 810cbdc:	2301      	movs	r3, #1
 810cbde:	e7f0      	b.n	810cbc2 <_vfiprintf_r+0x1da>
 810cbe0:	ab03      	add	r3, sp, #12
 810cbe2:	9300      	str	r3, [sp, #0]
 810cbe4:	462a      	mov	r2, r5
 810cbe6:	4b16      	ldr	r3, [pc, #88]	; (810cc40 <_vfiprintf_r+0x258>)
 810cbe8:	a904      	add	r1, sp, #16
 810cbea:	4630      	mov	r0, r6
 810cbec:	f7fb fd9e 	bl	810872c <_printf_float>
 810cbf0:	4607      	mov	r7, r0
 810cbf2:	1c78      	adds	r0, r7, #1
 810cbf4:	d1d6      	bne.n	810cba4 <_vfiprintf_r+0x1bc>
 810cbf6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810cbf8:	07d9      	lsls	r1, r3, #31
 810cbfa:	d405      	bmi.n	810cc08 <_vfiprintf_r+0x220>
 810cbfc:	89ab      	ldrh	r3, [r5, #12]
 810cbfe:	059a      	lsls	r2, r3, #22
 810cc00:	d402      	bmi.n	810cc08 <_vfiprintf_r+0x220>
 810cc02:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810cc04:	f7fe ff32 	bl	810ba6c <__retarget_lock_release_recursive>
 810cc08:	89ab      	ldrh	r3, [r5, #12]
 810cc0a:	065b      	lsls	r3, r3, #25
 810cc0c:	f53f af12 	bmi.w	810ca34 <_vfiprintf_r+0x4c>
 810cc10:	9809      	ldr	r0, [sp, #36]	; 0x24
 810cc12:	e711      	b.n	810ca38 <_vfiprintf_r+0x50>
 810cc14:	ab03      	add	r3, sp, #12
 810cc16:	9300      	str	r3, [sp, #0]
 810cc18:	462a      	mov	r2, r5
 810cc1a:	4b09      	ldr	r3, [pc, #36]	; (810cc40 <_vfiprintf_r+0x258>)
 810cc1c:	a904      	add	r1, sp, #16
 810cc1e:	4630      	mov	r0, r6
 810cc20:	f7fc f828 	bl	8108c74 <_printf_i>
 810cc24:	e7e4      	b.n	810cbf0 <_vfiprintf_r+0x208>
 810cc26:	bf00      	nop
 810cc28:	0810d4a4 	.word	0x0810d4a4
 810cc2c:	0810d4c4 	.word	0x0810d4c4
 810cc30:	0810d484 	.word	0x0810d484
 810cc34:	0810d6bc 	.word	0x0810d6bc
 810cc38:	0810d6c6 	.word	0x0810d6c6
 810cc3c:	0810872d 	.word	0x0810872d
 810cc40:	0810c9c3 	.word	0x0810c9c3
 810cc44:	0810d6c2 	.word	0x0810d6c2

0810cc48 <nan>:
 810cc48:	ed9f 0b01 	vldr	d0, [pc, #4]	; 810cc50 <nan+0x8>
 810cc4c:	4770      	bx	lr
 810cc4e:	bf00      	nop
 810cc50:	00000000 	.word	0x00000000
 810cc54:	7ff80000 	.word	0x7ff80000

0810cc58 <_sbrk_r>:
 810cc58:	b538      	push	{r3, r4, r5, lr}
 810cc5a:	4d06      	ldr	r5, [pc, #24]	; (810cc74 <_sbrk_r+0x1c>)
 810cc5c:	2300      	movs	r3, #0
 810cc5e:	4604      	mov	r4, r0
 810cc60:	4608      	mov	r0, r1
 810cc62:	602b      	str	r3, [r5, #0]
 810cc64:	f7f5 fcc2 	bl	81025ec <_sbrk>
 810cc68:	1c43      	adds	r3, r0, #1
 810cc6a:	d102      	bne.n	810cc72 <_sbrk_r+0x1a>
 810cc6c:	682b      	ldr	r3, [r5, #0]
 810cc6e:	b103      	cbz	r3, 810cc72 <_sbrk_r+0x1a>
 810cc70:	6023      	str	r3, [r4, #0]
 810cc72:	bd38      	pop	{r3, r4, r5, pc}
 810cc74:	100003cc 	.word	0x100003cc

0810cc78 <__sread>:
 810cc78:	b510      	push	{r4, lr}
 810cc7a:	460c      	mov	r4, r1
 810cc7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810cc80:	f000 f93a 	bl	810cef8 <_read_r>
 810cc84:	2800      	cmp	r0, #0
 810cc86:	bfab      	itete	ge
 810cc88:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 810cc8a:	89a3      	ldrhlt	r3, [r4, #12]
 810cc8c:	181b      	addge	r3, r3, r0
 810cc8e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 810cc92:	bfac      	ite	ge
 810cc94:	6563      	strge	r3, [r4, #84]	; 0x54
 810cc96:	81a3      	strhlt	r3, [r4, #12]
 810cc98:	bd10      	pop	{r4, pc}

0810cc9a <__swrite>:
 810cc9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810cc9e:	461f      	mov	r7, r3
 810cca0:	898b      	ldrh	r3, [r1, #12]
 810cca2:	05db      	lsls	r3, r3, #23
 810cca4:	4605      	mov	r5, r0
 810cca6:	460c      	mov	r4, r1
 810cca8:	4616      	mov	r6, r2
 810ccaa:	d505      	bpl.n	810ccb8 <__swrite+0x1e>
 810ccac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810ccb0:	2302      	movs	r3, #2
 810ccb2:	2200      	movs	r2, #0
 810ccb4:	f000 f8b8 	bl	810ce28 <_lseek_r>
 810ccb8:	89a3      	ldrh	r3, [r4, #12]
 810ccba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810ccbe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 810ccc2:	81a3      	strh	r3, [r4, #12]
 810ccc4:	4632      	mov	r2, r6
 810ccc6:	463b      	mov	r3, r7
 810ccc8:	4628      	mov	r0, r5
 810ccca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810ccce:	f000 b837 	b.w	810cd40 <_write_r>

0810ccd2 <__sseek>:
 810ccd2:	b510      	push	{r4, lr}
 810ccd4:	460c      	mov	r4, r1
 810ccd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810ccda:	f000 f8a5 	bl	810ce28 <_lseek_r>
 810ccde:	1c43      	adds	r3, r0, #1
 810cce0:	89a3      	ldrh	r3, [r4, #12]
 810cce2:	bf15      	itete	ne
 810cce4:	6560      	strne	r0, [r4, #84]	; 0x54
 810cce6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 810ccea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 810ccee:	81a3      	strheq	r3, [r4, #12]
 810ccf0:	bf18      	it	ne
 810ccf2:	81a3      	strhne	r3, [r4, #12]
 810ccf4:	bd10      	pop	{r4, pc}

0810ccf6 <__sclose>:
 810ccf6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810ccfa:	f000 b851 	b.w	810cda0 <_close_r>

0810ccfe <strncmp>:
 810ccfe:	b510      	push	{r4, lr}
 810cd00:	b17a      	cbz	r2, 810cd22 <strncmp+0x24>
 810cd02:	4603      	mov	r3, r0
 810cd04:	3901      	subs	r1, #1
 810cd06:	1884      	adds	r4, r0, r2
 810cd08:	f813 0b01 	ldrb.w	r0, [r3], #1
 810cd0c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 810cd10:	4290      	cmp	r0, r2
 810cd12:	d101      	bne.n	810cd18 <strncmp+0x1a>
 810cd14:	42a3      	cmp	r3, r4
 810cd16:	d101      	bne.n	810cd1c <strncmp+0x1e>
 810cd18:	1a80      	subs	r0, r0, r2
 810cd1a:	bd10      	pop	{r4, pc}
 810cd1c:	2800      	cmp	r0, #0
 810cd1e:	d1f3      	bne.n	810cd08 <strncmp+0xa>
 810cd20:	e7fa      	b.n	810cd18 <strncmp+0x1a>
 810cd22:	4610      	mov	r0, r2
 810cd24:	e7f9      	b.n	810cd1a <strncmp+0x1c>

0810cd26 <__ascii_wctomb>:
 810cd26:	b149      	cbz	r1, 810cd3c <__ascii_wctomb+0x16>
 810cd28:	2aff      	cmp	r2, #255	; 0xff
 810cd2a:	bf85      	ittet	hi
 810cd2c:	238a      	movhi	r3, #138	; 0x8a
 810cd2e:	6003      	strhi	r3, [r0, #0]
 810cd30:	700a      	strbls	r2, [r1, #0]
 810cd32:	f04f 30ff 	movhi.w	r0, #4294967295
 810cd36:	bf98      	it	ls
 810cd38:	2001      	movls	r0, #1
 810cd3a:	4770      	bx	lr
 810cd3c:	4608      	mov	r0, r1
 810cd3e:	4770      	bx	lr

0810cd40 <_write_r>:
 810cd40:	b538      	push	{r3, r4, r5, lr}
 810cd42:	4d07      	ldr	r5, [pc, #28]	; (810cd60 <_write_r+0x20>)
 810cd44:	4604      	mov	r4, r0
 810cd46:	4608      	mov	r0, r1
 810cd48:	4611      	mov	r1, r2
 810cd4a:	2200      	movs	r2, #0
 810cd4c:	602a      	str	r2, [r5, #0]
 810cd4e:	461a      	mov	r2, r3
 810cd50:	f7f5 fbfb 	bl	810254a <_write>
 810cd54:	1c43      	adds	r3, r0, #1
 810cd56:	d102      	bne.n	810cd5e <_write_r+0x1e>
 810cd58:	682b      	ldr	r3, [r5, #0]
 810cd5a:	b103      	cbz	r3, 810cd5e <_write_r+0x1e>
 810cd5c:	6023      	str	r3, [r4, #0]
 810cd5e:	bd38      	pop	{r3, r4, r5, pc}
 810cd60:	100003cc 	.word	0x100003cc

0810cd64 <__assert_func>:
 810cd64:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 810cd66:	4614      	mov	r4, r2
 810cd68:	461a      	mov	r2, r3
 810cd6a:	4b09      	ldr	r3, [pc, #36]	; (810cd90 <__assert_func+0x2c>)
 810cd6c:	681b      	ldr	r3, [r3, #0]
 810cd6e:	4605      	mov	r5, r0
 810cd70:	68d8      	ldr	r0, [r3, #12]
 810cd72:	b14c      	cbz	r4, 810cd88 <__assert_func+0x24>
 810cd74:	4b07      	ldr	r3, [pc, #28]	; (810cd94 <__assert_func+0x30>)
 810cd76:	9100      	str	r1, [sp, #0]
 810cd78:	e9cd 3401 	strd	r3, r4, [sp, #4]
 810cd7c:	4906      	ldr	r1, [pc, #24]	; (810cd98 <__assert_func+0x34>)
 810cd7e:	462b      	mov	r3, r5
 810cd80:	f000 f81e 	bl	810cdc0 <fiprintf>
 810cd84:	f000 f8ca 	bl	810cf1c <abort>
 810cd88:	4b04      	ldr	r3, [pc, #16]	; (810cd9c <__assert_func+0x38>)
 810cd8a:	461c      	mov	r4, r3
 810cd8c:	e7f3      	b.n	810cd76 <__assert_func+0x12>
 810cd8e:	bf00      	nop
 810cd90:	10000020 	.word	0x10000020
 810cd94:	0810d6cd 	.word	0x0810d6cd
 810cd98:	0810d6da 	.word	0x0810d6da
 810cd9c:	0810d708 	.word	0x0810d708

0810cda0 <_close_r>:
 810cda0:	b538      	push	{r3, r4, r5, lr}
 810cda2:	4d06      	ldr	r5, [pc, #24]	; (810cdbc <_close_r+0x1c>)
 810cda4:	2300      	movs	r3, #0
 810cda6:	4604      	mov	r4, r0
 810cda8:	4608      	mov	r0, r1
 810cdaa:	602b      	str	r3, [r5, #0]
 810cdac:	f7f5 fbe9 	bl	8102582 <_close>
 810cdb0:	1c43      	adds	r3, r0, #1
 810cdb2:	d102      	bne.n	810cdba <_close_r+0x1a>
 810cdb4:	682b      	ldr	r3, [r5, #0]
 810cdb6:	b103      	cbz	r3, 810cdba <_close_r+0x1a>
 810cdb8:	6023      	str	r3, [r4, #0]
 810cdba:	bd38      	pop	{r3, r4, r5, pc}
 810cdbc:	100003cc 	.word	0x100003cc

0810cdc0 <fiprintf>:
 810cdc0:	b40e      	push	{r1, r2, r3}
 810cdc2:	b503      	push	{r0, r1, lr}
 810cdc4:	4601      	mov	r1, r0
 810cdc6:	ab03      	add	r3, sp, #12
 810cdc8:	4805      	ldr	r0, [pc, #20]	; (810cde0 <fiprintf+0x20>)
 810cdca:	f853 2b04 	ldr.w	r2, [r3], #4
 810cdce:	6800      	ldr	r0, [r0, #0]
 810cdd0:	9301      	str	r3, [sp, #4]
 810cdd2:	f7ff fe09 	bl	810c9e8 <_vfiprintf_r>
 810cdd6:	b002      	add	sp, #8
 810cdd8:	f85d eb04 	ldr.w	lr, [sp], #4
 810cddc:	b003      	add	sp, #12
 810cdde:	4770      	bx	lr
 810cde0:	10000020 	.word	0x10000020

0810cde4 <_fstat_r>:
 810cde4:	b538      	push	{r3, r4, r5, lr}
 810cde6:	4d07      	ldr	r5, [pc, #28]	; (810ce04 <_fstat_r+0x20>)
 810cde8:	2300      	movs	r3, #0
 810cdea:	4604      	mov	r4, r0
 810cdec:	4608      	mov	r0, r1
 810cdee:	4611      	mov	r1, r2
 810cdf0:	602b      	str	r3, [r5, #0]
 810cdf2:	f7f5 fbd2 	bl	810259a <_fstat>
 810cdf6:	1c43      	adds	r3, r0, #1
 810cdf8:	d102      	bne.n	810ce00 <_fstat_r+0x1c>
 810cdfa:	682b      	ldr	r3, [r5, #0]
 810cdfc:	b103      	cbz	r3, 810ce00 <_fstat_r+0x1c>
 810cdfe:	6023      	str	r3, [r4, #0]
 810ce00:	bd38      	pop	{r3, r4, r5, pc}
 810ce02:	bf00      	nop
 810ce04:	100003cc 	.word	0x100003cc

0810ce08 <_isatty_r>:
 810ce08:	b538      	push	{r3, r4, r5, lr}
 810ce0a:	4d06      	ldr	r5, [pc, #24]	; (810ce24 <_isatty_r+0x1c>)
 810ce0c:	2300      	movs	r3, #0
 810ce0e:	4604      	mov	r4, r0
 810ce10:	4608      	mov	r0, r1
 810ce12:	602b      	str	r3, [r5, #0]
 810ce14:	f7f5 fbd1 	bl	81025ba <_isatty>
 810ce18:	1c43      	adds	r3, r0, #1
 810ce1a:	d102      	bne.n	810ce22 <_isatty_r+0x1a>
 810ce1c:	682b      	ldr	r3, [r5, #0]
 810ce1e:	b103      	cbz	r3, 810ce22 <_isatty_r+0x1a>
 810ce20:	6023      	str	r3, [r4, #0]
 810ce22:	bd38      	pop	{r3, r4, r5, pc}
 810ce24:	100003cc 	.word	0x100003cc

0810ce28 <_lseek_r>:
 810ce28:	b538      	push	{r3, r4, r5, lr}
 810ce2a:	4d07      	ldr	r5, [pc, #28]	; (810ce48 <_lseek_r+0x20>)
 810ce2c:	4604      	mov	r4, r0
 810ce2e:	4608      	mov	r0, r1
 810ce30:	4611      	mov	r1, r2
 810ce32:	2200      	movs	r2, #0
 810ce34:	602a      	str	r2, [r5, #0]
 810ce36:	461a      	mov	r2, r3
 810ce38:	f7f5 fbca 	bl	81025d0 <_lseek>
 810ce3c:	1c43      	adds	r3, r0, #1
 810ce3e:	d102      	bne.n	810ce46 <_lseek_r+0x1e>
 810ce40:	682b      	ldr	r3, [r5, #0]
 810ce42:	b103      	cbz	r3, 810ce46 <_lseek_r+0x1e>
 810ce44:	6023      	str	r3, [r4, #0]
 810ce46:	bd38      	pop	{r3, r4, r5, pc}
 810ce48:	100003cc 	.word	0x100003cc

0810ce4c <memmove>:
 810ce4c:	4288      	cmp	r0, r1
 810ce4e:	b510      	push	{r4, lr}
 810ce50:	eb01 0402 	add.w	r4, r1, r2
 810ce54:	d902      	bls.n	810ce5c <memmove+0x10>
 810ce56:	4284      	cmp	r4, r0
 810ce58:	4623      	mov	r3, r4
 810ce5a:	d807      	bhi.n	810ce6c <memmove+0x20>
 810ce5c:	1e43      	subs	r3, r0, #1
 810ce5e:	42a1      	cmp	r1, r4
 810ce60:	d008      	beq.n	810ce74 <memmove+0x28>
 810ce62:	f811 2b01 	ldrb.w	r2, [r1], #1
 810ce66:	f803 2f01 	strb.w	r2, [r3, #1]!
 810ce6a:	e7f8      	b.n	810ce5e <memmove+0x12>
 810ce6c:	4402      	add	r2, r0
 810ce6e:	4601      	mov	r1, r0
 810ce70:	428a      	cmp	r2, r1
 810ce72:	d100      	bne.n	810ce76 <memmove+0x2a>
 810ce74:	bd10      	pop	{r4, pc}
 810ce76:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 810ce7a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 810ce7e:	e7f7      	b.n	810ce70 <memmove+0x24>

0810ce80 <__malloc_lock>:
 810ce80:	4801      	ldr	r0, [pc, #4]	; (810ce88 <__malloc_lock+0x8>)
 810ce82:	f7fe bdf2 	b.w	810ba6a <__retarget_lock_acquire_recursive>
 810ce86:	bf00      	nop
 810ce88:	100003c0 	.word	0x100003c0

0810ce8c <__malloc_unlock>:
 810ce8c:	4801      	ldr	r0, [pc, #4]	; (810ce94 <__malloc_unlock+0x8>)
 810ce8e:	f7fe bded 	b.w	810ba6c <__retarget_lock_release_recursive>
 810ce92:	bf00      	nop
 810ce94:	100003c0 	.word	0x100003c0

0810ce98 <_realloc_r>:
 810ce98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810ce9c:	4680      	mov	r8, r0
 810ce9e:	4614      	mov	r4, r2
 810cea0:	460e      	mov	r6, r1
 810cea2:	b921      	cbnz	r1, 810ceae <_realloc_r+0x16>
 810cea4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810cea8:	4611      	mov	r1, r2
 810ceaa:	f7ff bba3 	b.w	810c5f4 <_malloc_r>
 810ceae:	b92a      	cbnz	r2, 810cebc <_realloc_r+0x24>
 810ceb0:	f7ff fb34 	bl	810c51c <_free_r>
 810ceb4:	4625      	mov	r5, r4
 810ceb6:	4628      	mov	r0, r5
 810ceb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810cebc:	f000 f835 	bl	810cf2a <_malloc_usable_size_r>
 810cec0:	4284      	cmp	r4, r0
 810cec2:	4607      	mov	r7, r0
 810cec4:	d802      	bhi.n	810cecc <_realloc_r+0x34>
 810cec6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 810ceca:	d812      	bhi.n	810cef2 <_realloc_r+0x5a>
 810cecc:	4621      	mov	r1, r4
 810cece:	4640      	mov	r0, r8
 810ced0:	f7ff fb90 	bl	810c5f4 <_malloc_r>
 810ced4:	4605      	mov	r5, r0
 810ced6:	2800      	cmp	r0, #0
 810ced8:	d0ed      	beq.n	810ceb6 <_realloc_r+0x1e>
 810ceda:	42bc      	cmp	r4, r7
 810cedc:	4622      	mov	r2, r4
 810cede:	4631      	mov	r1, r6
 810cee0:	bf28      	it	cs
 810cee2:	463a      	movcs	r2, r7
 810cee4:	f7fb fb6c 	bl	81085c0 <memcpy>
 810cee8:	4631      	mov	r1, r6
 810ceea:	4640      	mov	r0, r8
 810ceec:	f7ff fb16 	bl	810c51c <_free_r>
 810cef0:	e7e1      	b.n	810ceb6 <_realloc_r+0x1e>
 810cef2:	4635      	mov	r5, r6
 810cef4:	e7df      	b.n	810ceb6 <_realloc_r+0x1e>
	...

0810cef8 <_read_r>:
 810cef8:	b538      	push	{r3, r4, r5, lr}
 810cefa:	4d07      	ldr	r5, [pc, #28]	; (810cf18 <_read_r+0x20>)
 810cefc:	4604      	mov	r4, r0
 810cefe:	4608      	mov	r0, r1
 810cf00:	4611      	mov	r1, r2
 810cf02:	2200      	movs	r2, #0
 810cf04:	602a      	str	r2, [r5, #0]
 810cf06:	461a      	mov	r2, r3
 810cf08:	f7f5 fb02 	bl	8102510 <_read>
 810cf0c:	1c43      	adds	r3, r0, #1
 810cf0e:	d102      	bne.n	810cf16 <_read_r+0x1e>
 810cf10:	682b      	ldr	r3, [r5, #0]
 810cf12:	b103      	cbz	r3, 810cf16 <_read_r+0x1e>
 810cf14:	6023      	str	r3, [r4, #0]
 810cf16:	bd38      	pop	{r3, r4, r5, pc}
 810cf18:	100003cc 	.word	0x100003cc

0810cf1c <abort>:
 810cf1c:	b508      	push	{r3, lr}
 810cf1e:	2006      	movs	r0, #6
 810cf20:	f000 f834 	bl	810cf8c <raise>
 810cf24:	2001      	movs	r0, #1
 810cf26:	f7f5 fae9 	bl	81024fc <_exit>

0810cf2a <_malloc_usable_size_r>:
 810cf2a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810cf2e:	1f18      	subs	r0, r3, #4
 810cf30:	2b00      	cmp	r3, #0
 810cf32:	bfbc      	itt	lt
 810cf34:	580b      	ldrlt	r3, [r1, r0]
 810cf36:	18c0      	addlt	r0, r0, r3
 810cf38:	4770      	bx	lr

0810cf3a <_raise_r>:
 810cf3a:	291f      	cmp	r1, #31
 810cf3c:	b538      	push	{r3, r4, r5, lr}
 810cf3e:	4604      	mov	r4, r0
 810cf40:	460d      	mov	r5, r1
 810cf42:	d904      	bls.n	810cf4e <_raise_r+0x14>
 810cf44:	2316      	movs	r3, #22
 810cf46:	6003      	str	r3, [r0, #0]
 810cf48:	f04f 30ff 	mov.w	r0, #4294967295
 810cf4c:	bd38      	pop	{r3, r4, r5, pc}
 810cf4e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 810cf50:	b112      	cbz	r2, 810cf58 <_raise_r+0x1e>
 810cf52:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 810cf56:	b94b      	cbnz	r3, 810cf6c <_raise_r+0x32>
 810cf58:	4620      	mov	r0, r4
 810cf5a:	f000 f831 	bl	810cfc0 <_getpid_r>
 810cf5e:	462a      	mov	r2, r5
 810cf60:	4601      	mov	r1, r0
 810cf62:	4620      	mov	r0, r4
 810cf64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 810cf68:	f000 b818 	b.w	810cf9c <_kill_r>
 810cf6c:	2b01      	cmp	r3, #1
 810cf6e:	d00a      	beq.n	810cf86 <_raise_r+0x4c>
 810cf70:	1c59      	adds	r1, r3, #1
 810cf72:	d103      	bne.n	810cf7c <_raise_r+0x42>
 810cf74:	2316      	movs	r3, #22
 810cf76:	6003      	str	r3, [r0, #0]
 810cf78:	2001      	movs	r0, #1
 810cf7a:	e7e7      	b.n	810cf4c <_raise_r+0x12>
 810cf7c:	2400      	movs	r4, #0
 810cf7e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 810cf82:	4628      	mov	r0, r5
 810cf84:	4798      	blx	r3
 810cf86:	2000      	movs	r0, #0
 810cf88:	e7e0      	b.n	810cf4c <_raise_r+0x12>
	...

0810cf8c <raise>:
 810cf8c:	4b02      	ldr	r3, [pc, #8]	; (810cf98 <raise+0xc>)
 810cf8e:	4601      	mov	r1, r0
 810cf90:	6818      	ldr	r0, [r3, #0]
 810cf92:	f7ff bfd2 	b.w	810cf3a <_raise_r>
 810cf96:	bf00      	nop
 810cf98:	10000020 	.word	0x10000020

0810cf9c <_kill_r>:
 810cf9c:	b538      	push	{r3, r4, r5, lr}
 810cf9e:	4d07      	ldr	r5, [pc, #28]	; (810cfbc <_kill_r+0x20>)
 810cfa0:	2300      	movs	r3, #0
 810cfa2:	4604      	mov	r4, r0
 810cfa4:	4608      	mov	r0, r1
 810cfa6:	4611      	mov	r1, r2
 810cfa8:	602b      	str	r3, [r5, #0]
 810cfaa:	f7f5 fa97 	bl	81024dc <_kill>
 810cfae:	1c43      	adds	r3, r0, #1
 810cfb0:	d102      	bne.n	810cfb8 <_kill_r+0x1c>
 810cfb2:	682b      	ldr	r3, [r5, #0]
 810cfb4:	b103      	cbz	r3, 810cfb8 <_kill_r+0x1c>
 810cfb6:	6023      	str	r3, [r4, #0]
 810cfb8:	bd38      	pop	{r3, r4, r5, pc}
 810cfba:	bf00      	nop
 810cfbc:	100003cc 	.word	0x100003cc

0810cfc0 <_getpid_r>:
 810cfc0:	f7f5 ba84 	b.w	81024cc <_getpid>

0810cfc4 <_init>:
 810cfc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810cfc6:	bf00      	nop
 810cfc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810cfca:	bc08      	pop	{r3}
 810cfcc:	469e      	mov	lr, r3
 810cfce:	4770      	bx	lr

0810cfd0 <_fini>:
 810cfd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810cfd2:	bf00      	nop
 810cfd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810cfd6:	bc08      	pop	{r3}
 810cfd8:	469e      	mov	lr, r3
 810cfda:	4770      	bx	lr
