// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dut_HH_
#define _dut_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dut_calc_svd.h"
#include "dut_update_off_diag_r.h"
#include "dut_backproj.h"
#include "dut_matmul.h"
#include "dut_fadd_32ns_32ns_32_5_full_dsp.h"
#include "dut_fmul_32ns_32ns_32_4_max_dsp.h"

namespace ap_rtl {

struct dut : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > strm_in_V_dout;
    sc_in< sc_logic > strm_in_V_empty_n;
    sc_out< sc_logic > strm_in_V_read;
    sc_out< sc_lv<32> > strm_out_V_din;
    sc_in< sc_logic > strm_out_V_full_n;
    sc_out< sc_logic > strm_out_V_write;


    // Module declarations
    dut(sc_module_name name);
    SC_HAS_PROCESS(dut);

    ~dut();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    dut_calc_svd* grp_dut_calc_svd_fu_134;
    dut_update_off_diag_r* grp_dut_update_off_diag_r_fu_142;
    dut_backproj* grp_dut_backproj_fu_150;
    dut_matmul* grp_dut_matmul_fu_158;
    dut_fadd_32ns_32ns_32_5_full_dsp<1,5,32,32,32>* dut_fadd_32ns_32ns_32_5_full_dsp_U40;
    dut_fmul_32ns_32ns_32_4_max_dsp<1,4,32,32,32>* dut_fmul_32ns_32ns_32_4_max_dsp_U41;
    sc_signal< sc_lv<11> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_26;
    sc_signal< sc_logic > strm_in_V_blk_n;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg1_fsm_4;
    sc_signal< bool > ap_sig_50;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_353;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg2_fsm_5;
    sc_signal< bool > ap_sig_69;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg3_fsm_6;
    sc_signal< bool > ap_sig_79;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg4_fsm_7;
    sc_signal< bool > ap_sig_89;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg5_fsm_8;
    sc_signal< bool > ap_sig_99;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_3;
    sc_signal< bool > ap_sig_109;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > strm_out_V_blk_n;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_353_pp0_iter2;
    sc_signal< sc_lv<7> > indvar_flatten_reg_123;
    sc_signal< sc_lv<32> > grp_fu_166_p2;
    sc_signal< sc_lv<32> > reg_174;
    sc_signal< bool > ap_sig_131;
    sc_signal< sc_lv<1> > p_Result_s_reg_328;
    sc_signal< bool > ap_sig_143;
    sc_signal< sc_lv<23> > loc_V_1_fu_201_p1;
    sc_signal< sc_lv<23> > loc_V_1_reg_333;
    sc_signal< sc_lv<1> > isNeg_fu_215_p3;
    sc_signal< sc_lv<1> > isNeg_reg_338;
    sc_signal< sc_lv<9> > sh_assign_1_fu_233_p3;
    sc_signal< sc_lv<9> > sh_assign_1_reg_343;
    sc_signal< sc_lv<32> > p_Val2_5_fu_309_p3;
    sc_signal< sc_lv<32> > p_Val2_5_reg_349;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_159;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_316_p2;
    sc_signal< bool > ap_sig_165;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_353_pp0_iter1;
    sc_signal< sc_lv<7> > indvar_flatten_next_fu_322_p2;
    sc_signal< sc_lv<7> > indvar_flatten_next_reg_357;
    sc_signal< sc_lv<32> > tmp_33_reg_362;
    sc_signal< sc_lv<32> > tmp_34_reg_367;
    sc_signal< sc_lv<32> > tmp_35_reg_372;
    sc_signal< sc_lv<32> > tmp_36_reg_377;
    sc_signal< sc_lv<32> > tmp_37_reg_382;
    sc_signal< sc_lv<32> > tmp_38_reg_387;
    sc_signal< sc_lv<32> > grp_fu_170_p2;
    sc_signal< sc_lv<32> > tmp_i_i_16_reg_392;
    sc_signal< sc_lv<32> > tmp_3_i_i_reg_397;
    sc_signal< sc_lv<32> > tmp_i6_i_reg_402;
    sc_signal< sc_lv<32> > tmp_3_i7_i_reg_407;
    sc_signal< sc_logic > grp_dut_calc_svd_fu_134_ap_start;
    sc_signal< sc_logic > grp_dut_calc_svd_fu_134_ap_done;
    sc_signal< sc_logic > grp_dut_calc_svd_fu_134_ap_idle;
    sc_signal< sc_logic > grp_dut_calc_svd_fu_134_ap_ready;
    sc_signal< sc_logic > grp_dut_calc_svd_fu_134_strm_in_V_read;
    sc_signal< sc_lv<32> > grp_dut_calc_svd_fu_134_strm_out_V_din;
    sc_signal< sc_logic > grp_dut_calc_svd_fu_134_strm_out_V_write;
    sc_signal< sc_logic > grp_dut_update_off_diag_r_fu_142_ap_start;
    sc_signal< sc_logic > grp_dut_update_off_diag_r_fu_142_ap_done;
    sc_signal< sc_logic > grp_dut_update_off_diag_r_fu_142_ap_idle;
    sc_signal< sc_logic > grp_dut_update_off_diag_r_fu_142_ap_ready;
    sc_signal< sc_logic > grp_dut_update_off_diag_r_fu_142_strm_in_V_read;
    sc_signal< sc_lv<32> > grp_dut_update_off_diag_r_fu_142_strm_out_V_din;
    sc_signal< sc_logic > grp_dut_update_off_diag_r_fu_142_strm_out_V_write;
    sc_signal< sc_logic > grp_dut_backproj_fu_150_ap_start;
    sc_signal< sc_logic > grp_dut_backproj_fu_150_ap_done;
    sc_signal< sc_logic > grp_dut_backproj_fu_150_ap_idle;
    sc_signal< sc_logic > grp_dut_backproj_fu_150_ap_ready;
    sc_signal< sc_logic > grp_dut_backproj_fu_150_strm_in_V_read;
    sc_signal< sc_lv<32> > grp_dut_backproj_fu_150_strm_out_V_din;
    sc_signal< sc_logic > grp_dut_backproj_fu_150_strm_out_V_write;
    sc_signal< sc_logic > grp_dut_matmul_fu_158_ap_start;
    sc_signal< sc_logic > grp_dut_matmul_fu_158_ap_done;
    sc_signal< sc_logic > grp_dut_matmul_fu_158_ap_idle;
    sc_signal< sc_logic > grp_dut_matmul_fu_158_ap_ready;
    sc_signal< sc_logic > grp_dut_matmul_fu_158_strm_in_V_read;
    sc_signal< sc_lv<32> > grp_dut_matmul_fu_158_strm_out_V_din;
    sc_signal< sc_logic > grp_dut_matmul_fu_158_strm_out_V_write;
    sc_signal< sc_lv<7> > indvar_flatten_phi_fu_127_p4;
    sc_signal< sc_logic > ap_reg_grp_dut_calc_svd_fu_134_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st23_fsm_9;
    sc_signal< bool > ap_sig_297;
    sc_signal< sc_logic > ap_reg_grp_dut_update_off_diag_r_fu_142_ap_start;
    sc_signal< sc_logic > ap_reg_grp_dut_backproj_fu_150_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_316;
    sc_signal< sc_logic > ap_reg_grp_dut_matmul_fu_158_ap_start;
    sc_signal< sc_lv<32> > grp_fu_166_p0;
    sc_signal< sc_lv<32> > grp_fu_166_p1;
    sc_signal< sc_lv<32> > grp_fu_170_p0;
    sc_signal< sc_lv<32> > grp_fu_170_p1;
    sc_signal< sc_lv<32> > p_Val2_s_fu_179_p1;
    sc_signal< sc_lv<8> > loc_V_fu_191_p4;
    sc_signal< sc_lv<9> > tmp_i_i_i_cast1_fu_205_p1;
    sc_signal< sc_lv<9> > sh_assign_fu_209_p2;
    sc_signal< sc_lv<8> > tmp_18_i_i_fu_223_p2;
    sc_signal< sc_lv<9> > tmp_18_i_i_cast_fu_229_p1;
    sc_signal< sc_lv<24> > p_Result_1_fu_241_p3;
    sc_signal< sc_lv<32> > sh_assign_1_cast_fu_252_p1;
    sc_signal< sc_lv<24> > sh_assign_1_cast_cast_fu_255_p1;
    sc_signal< sc_lv<78> > tmp_i_i_fu_248_p1;
    sc_signal< sc_lv<78> > tmp_19_i_i_fu_258_p1;
    sc_signal< sc_lv<24> > tmp_20_i_i_fu_262_p2;
    sc_signal< sc_lv<1> > tmp_fu_274_p3;
    sc_signal< sc_lv<78> > tmp_22_i_i_fu_268_p2;
    sc_signal< sc_lv<32> > tmp_s_fu_282_p1;
    sc_signal< sc_lv<32> > tmp_11_fu_286_p4;
    sc_signal< sc_lv<32> > p_Val2_3_fu_296_p3;
    sc_signal< sc_lv<32> > p_Val2_8_i_i_fu_303_p2;
    sc_signal< sc_logic > grp_fu_166_ce;
    sc_signal< sc_logic > grp_fu_170_ce;
    sc_signal< sc_logic > ap_sig_cseq_ST_st24_fsm_10;
    sc_signal< bool > ap_sig_469;
    sc_signal< sc_lv<11> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<11> ap_ST_st1_fsm_0;
    static const sc_lv<11> ap_ST_st2_fsm_1;
    static const sc_lv<11> ap_ST_st3_fsm_2;
    static const sc_lv<11> ap_ST_pp0_stg0_fsm_3;
    static const sc_lv<11> ap_ST_pp0_stg1_fsm_4;
    static const sc_lv<11> ap_ST_pp0_stg2_fsm_5;
    static const sc_lv<11> ap_ST_pp0_stg3_fsm_6;
    static const sc_lv<11> ap_ST_pp0_stg4_fsm_7;
    static const sc_lv<11> ap_ST_pp0_stg5_fsm_8;
    static const sc_lv<11> ap_ST_st23_fsm_9;
    static const sc_lv<11> ap_ST_st24_fsm_10;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<9> ap_const_lv9_181;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<7> ap_const_lv7_70;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_A;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_109();
    void thread_ap_sig_131();
    void thread_ap_sig_143();
    void thread_ap_sig_159();
    void thread_ap_sig_165();
    void thread_ap_sig_26();
    void thread_ap_sig_297();
    void thread_ap_sig_316();
    void thread_ap_sig_469();
    void thread_ap_sig_50();
    void thread_ap_sig_69();
    void thread_ap_sig_79();
    void thread_ap_sig_89();
    void thread_ap_sig_99();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_3();
    void thread_ap_sig_cseq_ST_pp0_stg1_fsm_4();
    void thread_ap_sig_cseq_ST_pp0_stg2_fsm_5();
    void thread_ap_sig_cseq_ST_pp0_stg3_fsm_6();
    void thread_ap_sig_cseq_ST_pp0_stg4_fsm_7();
    void thread_ap_sig_cseq_ST_pp0_stg5_fsm_8();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st23_fsm_9();
    void thread_ap_sig_cseq_ST_st24_fsm_10();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_exitcond_flatten_fu_316_p2();
    void thread_grp_dut_backproj_fu_150_ap_start();
    void thread_grp_dut_calc_svd_fu_134_ap_start();
    void thread_grp_dut_matmul_fu_158_ap_start();
    void thread_grp_dut_update_off_diag_r_fu_142_ap_start();
    void thread_grp_fu_166_ce();
    void thread_grp_fu_166_p0();
    void thread_grp_fu_166_p1();
    void thread_grp_fu_170_ce();
    void thread_grp_fu_170_p0();
    void thread_grp_fu_170_p1();
    void thread_indvar_flatten_next_fu_322_p2();
    void thread_indvar_flatten_phi_fu_127_p4();
    void thread_isNeg_fu_215_p3();
    void thread_loc_V_1_fu_201_p1();
    void thread_loc_V_fu_191_p4();
    void thread_p_Result_1_fu_241_p3();
    void thread_p_Val2_3_fu_296_p3();
    void thread_p_Val2_5_fu_309_p3();
    void thread_p_Val2_8_i_i_fu_303_p2();
    void thread_p_Val2_s_fu_179_p1();
    void thread_sh_assign_1_cast_cast_fu_255_p1();
    void thread_sh_assign_1_cast_fu_252_p1();
    void thread_sh_assign_1_fu_233_p3();
    void thread_sh_assign_fu_209_p2();
    void thread_strm_in_V_blk_n();
    void thread_strm_in_V_read();
    void thread_strm_out_V_blk_n();
    void thread_strm_out_V_din();
    void thread_strm_out_V_write();
    void thread_tmp_11_fu_286_p4();
    void thread_tmp_18_i_i_cast_fu_229_p1();
    void thread_tmp_18_i_i_fu_223_p2();
    void thread_tmp_19_i_i_fu_258_p1();
    void thread_tmp_20_i_i_fu_262_p2();
    void thread_tmp_22_i_i_fu_268_p2();
    void thread_tmp_fu_274_p3();
    void thread_tmp_i_i_fu_248_p1();
    void thread_tmp_i_i_i_cast1_fu_205_p1();
    void thread_tmp_s_fu_282_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
