##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_3
		4.4::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.3::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.5::Critical Path Report for (Clock_2:R vs. Clock_2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: Clock_1       | Frequency: 25.09 MHz  | Target: 8.00 MHz    | 
Clock: Clock_2       | Frequency: 71.19 MHz  | Target: 0.03 MHz    | 
Clock: Clock_3       | Frequency: 46.50 MHz  | Target: 24.00 MHz   | 
Clock: CyBUS_CLK     | Frequency: 46.50 MHz  | Target: 24.00 MHz   | 
Clock: CyILO         | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO         | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK  | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT     | N/A                   | Target: 24.00 MHz   | 
Clock: CyXTAL        | N/A                   | Target: 24.00 MHz   | 
Clock: MDC_S(0)_PAD  | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        125000           85142       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_2        3.32917e+007     33277620    N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3       Clock_3        41666.7          22959       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_1        41666.7          32476       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_3        41666.7          20159       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name         Setup to Clk  Clock Name:Phase  
----------------  ------------  ----------------  
MDIO_M(0)_PAD:in  16367         Clock_1:R         
MDIO_S(0)_PAD:in  1462          MDC_S(0)_PAD:R    


                       3.2::Clock to Out
                       -----------------

Port Name          Clock to Out  Clock Name:Phase  
-----------------  ------------  ----------------  
Debug_MDIO(0)_PAD  34447         Clock_1:R         
LED_1(0)_PAD       30772         Clock_2:R         
LED_2(0)_PAD       28955         Clock_2:R         
MDC_M(0)_PAD:out   25001         Clock_1:R         
MDIO_M(0)_PAD:out  23491         Clock_1:R         
MDIO_S(0)_PAD:out  23975         Clock_3:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 25.09 MHz | Target: 8.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2086/q
Path End       : \MDIO_host_2:cntrl16:u0\/route_si
Capture Clock  : \MDIO_host_2:cntrl16:u0\/clock
Path slack     : 85142p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3500
--------------------------------------------   ------ 
End-of-path required time (ps)                 121500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36358
-------------------------------------   ----- 
End-of-path arrival time (ps)           36358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2086/clock_0                                           macrocell12         0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
Net_2086/q                         macrocell12     1250   1250  85142  RISE       1
MDIO_M(0)/pin_input                iocell2         6203   7453  85142  RISE       1
MDIO_M(0)/pad_out                  iocell2        16038  23491  85142  RISE       1
MDIO_M(0)/pad_in                   iocell2            0  23491  85142  RISE       1
MDIO_M(0)/fb                       iocell2         7440  30931  85142  RISE       1
\MDIO_host_2:cntrl16:u0\/route_si  datapathcell3   5427  36358  85142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u0\/clock                             datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 71.19 MHz | Target: 0.03 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 33277620p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 33285607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7987
-------------------------------------   ---- 
End-of-path arrival time (ps)           7987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell10     1250   1250  33277620  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   6737   7987  33277620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 46.50 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:AddrDMA\/termout
Path End       : \MDIO_Interface:bMDIO:ba_state_2\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_2\/clock_0
Path slack     : 20159p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17997
-------------------------------------   ----- 
End-of-path arrival time (ps)           17997
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:AddrDMA\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:AddrDMA\/termout          drqcell1      9000   9000  20159  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/main_4  macrocell63   8997  17997  20159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell63         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 46.50 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:AddrDMA\/termout
Path End       : \MDIO_Interface:bMDIO:ba_state_2\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_2\/clock_0
Path slack     : 20159p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17997
-------------------------------------   ----- 
End-of-path arrival time (ps)           17997
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:AddrDMA\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:AddrDMA\/termout          drqcell1      9000   9000  20159  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/main_4  macrocell63   8997  17997  20159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell63         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:AddrDMA\/termout
Path End       : \MDIO_Interface:bMDIO:ba_state_2\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_2\/clock_0
Path slack     : 20159p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17997
-------------------------------------   ----- 
End-of-path arrival time (ps)           17997
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:AddrDMA\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:AddrDMA\/termout          drqcell1      9000   9000  20159  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/main_4  macrocell63   8997  17997  20159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell63         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cntrl16:u1\/f0_bus_stat_comb
Path End       : \MDIO_host_2:MdioStatusReg\/status_0
Capture Clock  : \MDIO_host_2:MdioStatusReg\/clock
Path slack     : 32476p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   41667
- Setup time                                      -500
----------------------------------------------   ----- 
End-of-path required time (ps)                   41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8691
-------------------------------------   ---- 
End-of-path arrival time (ps)           8691
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/busclk                             datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_host_2:cntrl16:u1\/f0_bus_stat_comb  datapathcell4   3110   3110  32476  RISE       1
\MDIO_host_2:MdioStatusReg\/status_0       statuscell1     5581   8691  32476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioStatusReg\/clock                          statuscell1         0      0  RISE       1


5.3::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/ci
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock
Path slack     : 22959p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -4670
--------------------------------------------   ----- 
End-of-path required time (ps)                 36997

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14038
-------------------------------------   ----- 
End-of-path arrival time (ps)           14038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q                    macrocell65     1250   1250  22959  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/cs_addr_0  datapathcell7   7658   8908  22959  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/co_msb     datapathcell7   5130  14038  22959  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/ci         datapathcell8      0  14038  22959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock          datapathcell8       0      0  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2086/q
Path End       : \MDIO_host_2:cntrl16:u0\/route_si
Capture Clock  : \MDIO_host_2:cntrl16:u0\/clock
Path slack     : 85142p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3500
--------------------------------------------   ------ 
End-of-path required time (ps)                 121500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36358
-------------------------------------   ----- 
End-of-path arrival time (ps)           36358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2086/clock_0                                           macrocell12         0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
Net_2086/q                         macrocell12     1250   1250  85142  RISE       1
MDIO_M(0)/pin_input                iocell2         6203   7453  85142  RISE       1
MDIO_M(0)/pad_out                  iocell2        16038  23491  85142  RISE       1
MDIO_M(0)/pad_in                   iocell2            0  23491  85142  RISE       1
MDIO_M(0)/fb                       iocell2         7440  30931  85142  RISE       1
\MDIO_host_2:cntrl16:u0\/route_si  datapathcell3   5427  36358  85142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u0\/clock                             datapathcell3       0      0  RISE       1


5.5::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 33277620p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 33285607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7987
-------------------------------------   ---- 
End-of-path arrival time (ps)           7987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell10     1250   1250  33277620  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   6737   7987  33277620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:AddrDMA\/termout
Path End       : \MDIO_Interface:bMDIO:ba_state_2\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_2\/clock_0
Path slack     : 20159p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17997
-------------------------------------   ----- 
End-of-path arrival time (ps)           17997
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:AddrDMA\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:AddrDMA\/termout          drqcell1      9000   9000  20159  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/main_4  macrocell63   8997  17997  20159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:AddrDMA\/termout
Path End       : \MDIO_Interface:info_dma\/main_3
Capture Clock  : \MDIO_Interface:info_dma\/clock_0
Path slack     : 20159p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17997
-------------------------------------   ----- 
End-of-path arrival time (ps)           17997
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:AddrDMA\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:AddrDMA\/termout  drqcell1      9000   9000  20159  RISE       1
\MDIO_Interface:info_dma\/main_3  macrocell69   8997  17997  20159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:info_dma\/clock_0                          macrocell69         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:InfoDMA\/termout
Path End       : \MDIO_Interface:bMDIO:ba_state_2\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_2\/clock_0
Path slack     : 20664p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17493
-------------------------------------   ----- 
End-of-path arrival time (ps)           17493
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:InfoDMA\/clock                              drqcell2            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:InfoDMA\/termout          drqcell2      9000   9000  20664  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/main_6  macrocell63   8493  17493  20664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:AddrDMA\/termout
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_10
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 21078p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17079
-------------------------------------   ----- 
End-of-path arrival time (ps)           17079
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:AddrDMA\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:AddrDMA\/termout           drqcell1      9000   9000  20159  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_10  macrocell64   8079  17079  21078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:AddrDMA\/termout
Path End       : \MDIO_Interface:cfg_dma\/main_4
Capture Clock  : \MDIO_Interface:cfg_dma\/clock_0
Path slack     : 21078p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17079
-------------------------------------   ----- 
End-of-path arrival time (ps)           17079
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:AddrDMA\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:AddrDMA\/termout  drqcell1      9000   9000  20159  RISE       1
\MDIO_Interface:cfg_dma\/main_4   macrocell71   8079  17079  21078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:cfg_dma\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:FwDMA1\/termout
Path End       : \MDIO_Interface:bMDIO:fw_state_1\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:fw_state_1\/clock_0
Path slack     : 21925p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16232
-------------------------------------   ----- 
End-of-path arrival time (ps)           16232
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:FwDMA1\/clock                               drqcell9            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:FwDMA1\/termout           drqcell9      9000   9000  21925  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/main_2  macrocell72   7232  16232  21925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:AddrDMA\/termout
Path End       : \MDIO_Interface:bMDIO:ba_state_0\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_0\/clock_0
Path slack     : 22033p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16123
-------------------------------------   ----- 
End-of-path arrival time (ps)           16123
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:AddrDMA\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:AddrDMA\/termout          drqcell1      9000   9000  20159  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/main_7  macrocell65   7123  16123  22033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:WrDMA\/termout
Path End       : Net_1950/main_3
Capture Clock  : Net_1950/clock_0
Path slack     : 22390p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15766
-------------------------------------   ----- 
End-of-path arrival time (ps)           15766
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:WrDMA\/clock                                drqcell5            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:WrDMA\/termout  drqcell5      9000   9000  22390  RISE       1
Net_1950/main_3                 macrocell21   6766  15766  22390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1950/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:WrDMA\/termout
Path End       : Net_1952/main_1
Capture Clock  : Net_1952/clock_0
Path slack     : 22390p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15766
-------------------------------------   ----- 
End-of-path arrival time (ps)           15766
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:WrDMA\/clock                                drqcell5            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:WrDMA\/termout  drqcell5      9000   9000  22390  RISE       1
Net_1952/main_1                 macrocell23   6766  15766  22390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1952/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:FwDMA2\/termout
Path End       : \MDIO_Interface:bMDIO:fw_state_1\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:fw_state_1\/clock_0
Path slack     : 22408p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15749
-------------------------------------   ----- 
End-of-path arrival time (ps)           15749
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:FwDMA2\/clock                               drqcell10           0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:FwDMA2\/termout           drqcell10     9000   9000  22408  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/main_3  macrocell72   6749  15749  22408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/ci
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock
Path slack     : 22959p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -4670
--------------------------------------------   ----- 
End-of-path required time (ps)                 36997

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14038
-------------------------------------   ----- 
End-of-path arrival time (ps)           14038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q                    macrocell65     1250   1250  22959  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/cs_addr_0  datapathcell7   7658   8908  22959  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/co_msb     datapathcell7   5130  14038  22959  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/ci         datapathcell8      0  14038  22959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock          datapathcell8       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:AddrDMA\/termout
Path End       : \MDIO_Interface:bMDIO:ba_state_3\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_3\/clock_0
Path slack     : 23511p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14646
-------------------------------------   ----- 
End-of-path arrival time (ps)           14646
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:AddrDMA\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:AddrDMA\/termout          drqcell1      9000   9000  20159  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/main_5  macrocell70   5646  14646  23511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:FwDMA1\/termout
Path End       : \MDIO_Interface:bMDIO:Advanced:FwDmaStatus\/status_0
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:FwDmaStatus\/clock
Path slack     : 23553p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                      -500
----------------------------------------------   ----- 
End-of-path required time (ps)                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17613
-------------------------------------   ----- 
End-of-path arrival time (ps)           17613
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:FwDMA1\/clock                               drqcell9            0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:FwDMA1\/termout                       drqcell9      9000   9000  21925  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwDmaStatus\/status_0  statuscell2   8613  17613  23553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwDmaStatus\/clock          statuscell2         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:FwDMA2\/termout
Path End       : \MDIO_Interface:bMDIO:Advanced:FwDmaStatus\/status_1
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:FwDmaStatus\/clock
Path slack     : 23739p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                      -500
----------------------------------------------   ----- 
End-of-path required time (ps)                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17428
-------------------------------------   ----- 
End-of-path arrival time (ps)           17428
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:FwDMA2\/clock                               drqcell10           0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:FwDMA2\/termout                       drqcell10     9000   9000  22408  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwDmaStatus\/status_1  statuscell2   8428  17428  23739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwDmaStatus\/clock          statuscell2         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:InfoDMA\/termout
Path End       : \MDIO_Interface:bMDIO:ba_state_3\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_3\/clock_0
Path slack     : 23856p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14301
-------------------------------------   ----- 
End-of-path arrival time (ps)           14301
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:InfoDMA\/clock                              drqcell2            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:InfoDMA\/termout          drqcell2      9000   9000  20664  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/main_7  macrocell70   5301  14301  23856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:rd_dma\/q
Path End       : \MDIO_Interface:bMDIO:BitCounter\/load
Capture Clock  : \MDIO_Interface:bMDIO:BitCounter\/clock
Path slack     : 23984p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -5360
--------------------------------------------   ----- 
End-of-path required time (ps)                 36307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12322
-------------------------------------   ----- 
End-of-path arrival time (ps)           12322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:rd_dma\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:rd_dma\/q               macrocell27   1250   1250  23984  RISE       1
\MDIO_Interface:bMDIO:ld_count\/main_0  macrocell9    5395   6645  23984  RISE       1
\MDIO_Interface:bMDIO:ld_count\/q       macrocell9    3350   9995  23984  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/load  count7cell    2328  12322  23984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdc_dly\/q
Path End       : \MDIO_Interface:bMDIO:BitCounter\/enable
Capture Clock  : \MDIO_Interface:bMDIO:BitCounter\/clock
Path slack     : 25792p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -4060
--------------------------------------------   ----- 
End-of-path required time (ps)                 37607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11814
-------------------------------------   ----- 
End-of-path arrival time (ps)           11814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdc_dly\/clock_0                     macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdc_dly\/q          macrocell28   1250   1250  25792  RISE       1
\MDIO_Interface:bMDIO:rising_mdc\/main_1  macrocell8    4883   6133  25792  RISE       1
\MDIO_Interface:bMDIO:rising_mdc\/q       macrocell8    3350   9483  25792  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/enable  count7cell    2331  11814  25792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/cs_addr_0
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock
Path slack     : 26256p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6500
--------------------------------------------   ----- 
End-of-path required time (ps)                 35167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8911
-------------------------------------   ---- 
End-of-path arrival time (ps)           8911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q                    macrocell65     1250   1250  22959  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/cs_addr_0  datapathcell8   7661   8911  26256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock          datapathcell8       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/ci
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock
Path slack     : 26501p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10936
-------------------------------------   ----- 
End-of-path arrival time (ps)           10936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q                    macrocell53     1250   1250  26501  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cs_addr_1  datapathcell5   4556   5806  26501  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/co_msb     datapathcell5   5130  10936  26501  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/ci         datapathcell6      0  10936  26501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/cs_addr_0
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/clock
Path slack     : 26569p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8908
-------------------------------------   ---- 
End-of-path arrival time (ps)           8908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q                    macrocell65     1250   1250  22959  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/cs_addr_0  datapathcell7   7658   8908  26569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/clock          datapathcell7       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_3\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_3\/clock_0
Path slack     : 27169p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10987
-------------------------------------   ----- 
End-of-path arrival time (ps)           10987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q       macrocell63   1250   1250  25637  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/main_1  macrocell70   9737  10987  27169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:is_16bit\/q
Path End       : \MDIO_Interface:bMDIO:rs_load\/main_9
Capture Clock  : \MDIO_Interface:bMDIO:rs_load\/clock_0
Path slack     : 27370p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10787
-------------------------------------   ----- 
End-of-path arrival time (ps)           10787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:is_16bit\/q      macrocell58   1250   1250  27370  RISE       1
\MDIO_Interface:bMDIO:rs_load\/main_9  macrocell55   9537  10787  27370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:is_16bit\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_1\/main_8
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_1\/clock_0
Path slack     : 27382p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10774
-------------------------------------   ----- 
End-of-path arrival time (ps)           10774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:is_16bit\/q         macrocell58   1250   1250  27370  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/main_8  macrocell53   9524  10774  27382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:is_16bit\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_11
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 27393p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10763
-------------------------------------   ----- 
End-of-path arrival time (ps)           10763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:is_16bit\/q          macrocell58   1250   1250  27370  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_11  macrocell54   9513  10763  27393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_2\/q
Path End       : \MDIO_Interface:bMDIO:MdioDp:u0\/cs_addr_2
Capture Clock  : \MDIO_Interface:bMDIO:MdioDp:u0\/clock
Path slack     : 27483p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7993
-------------------------------------   ---- 
End-of-path arrival time (ps)           7993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell39         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_2\/q         macrocell39      1250   1250  27483  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/cs_addr_2  datapathcell11   6743   7993  27483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/clock                     datapathcell11      0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/cs_addr_2
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock
Path slack     : 27523p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8083
-------------------------------------   ---- 
End-of-path arrival time (ps)           8083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q                    macrocell52     1250   1250  26885  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/cs_addr_2  datapathcell6   6833   8083  27523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/cs_addr_1
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock
Path slack     : 27592p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8015
-------------------------------------   ---- 
End-of-path arrival time (ps)           8015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q                    macrocell53     1250   1250  26501  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/cs_addr_1  datapathcell6   6765   8015  27592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/cs_addr_1
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock
Path slack     : 27664p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6500
--------------------------------------------   ----- 
End-of-path required time (ps)                 35167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7503
-------------------------------------   ---- 
End-of-path arrival time (ps)           7503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q                    macrocell64     1250   1250  26272  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/cs_addr_1  datapathcell8   6253   7503  27664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock          datapathcell8       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 27690p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10467
-------------------------------------   ----- 
End-of-path arrival time (ps)           10467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q       macrocell52   1250   1250  26885  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_2  macrocell64   9217  10467  27690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_0\/q
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_10
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 27714p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10443
-------------------------------------   ----- 
End-of-path arrival time (ps)           10443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_0\/q  macrocell61   1250   1250  27714  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_10  macrocell58   9193  10443  27714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_2\/q
Path End       : \MDIO_Interface:bMDIO:MdioDp:u1\/cs_addr_2
Capture Clock  : \MDIO_Interface:bMDIO:MdioDp:u1\/clock
Path slack     : 27893p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7584
-------------------------------------   ---- 
End-of-path arrival time (ps)           7584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell39         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_2\/q         macrocell39      1250   1250  27483  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/cs_addr_2  datapathcell12   6334   7584  27893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/clock                     datapathcell12      0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_1\/q
Path End       : \MDIO_Interface:bMDIO:MdioDp:u0\/cs_addr_1
Capture Clock  : \MDIO_Interface:bMDIO:MdioDp:u0\/clock
Path slack     : 27908p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7569
-------------------------------------   ---- 
End-of-path arrival time (ps)           7569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_1\/q         macrocell40      1250   1250  27908  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/cs_addr_1  datapathcell11   6319   7569  27908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/clock                     datapathcell11      0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:bMDIO:sample_carry\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:sample_carry\/clock_0
Path slack     : 28077p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10079
-------------------------------------   ----- 
End-of-path arrival time (ps)           10079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q         macrocell63   1250   1250  25637  RISE       1
\MDIO_Interface:bMDIO:sample_carry\/main_0  macrocell62   8829  10079  28077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:sample_carry\/clock_0                macrocell62         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:addr_dma\/main_3
Capture Clock  : \MDIO_Interface:addr_dma\/clock_0
Path slack     : 28077p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10079
-------------------------------------   ----- 
End-of-path arrival time (ps)           10079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q  macrocell63   1250   1250  25637  RISE       1
\MDIO_Interface:addr_dma\/main_3     macrocell68   8829  10079  28077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:addr_dma\/clock_0                          macrocell68         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_2\/q
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_8
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 28083p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10074
-------------------------------------   ----- 
End-of-path arrival time (ps)           10074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/clock_0              macrocell59         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_2\/q  macrocell59   1250   1250  28083  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_8    macrocell41   8824  10074  28083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_2\/q
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_8
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 28112p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10045
-------------------------------------   ----- 
End-of-path arrival time (ps)           10045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/clock_0              macrocell59         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_2\/q  macrocell59   1250   1250  28083  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_8   macrocell58   8795  10045  28112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_8
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 28336p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9821
-------------------------------------   ---- 
End-of-path arrival time (ps)           9821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q       macrocell65   1250   1250  22959  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_8  macrocell64   8571   9821  28336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:cfg_dma\/main_2
Capture Clock  : \MDIO_Interface:cfg_dma\/clock_0
Path slack     : 28336p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9821
-------------------------------------   ---- 
End-of-path arrival time (ps)           9821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q  macrocell65   1250   1250  22959  RISE       1
\MDIO_Interface:cfg_dma\/main_2      macrocell71   8571   9821  28336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:cfg_dma\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 28355p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9801
-------------------------------------   ---- 
End-of-path arrival time (ps)           9801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q       macrocell54   1250   1250  26592  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_4  macrocell64   8551   9801  28355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_0\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_0\/clock_0
Path slack     : 28419p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9738
-------------------------------------   ---- 
End-of-path arrival time (ps)           9738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q       macrocell64   1250   1250  26272  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/main_4  macrocell65   8488   9738  28419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_1\/q
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_9
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 28493p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9664
-------------------------------------   ---- 
End-of-path arrival time (ps)           9664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_1\/q  macrocell60   1250   1250  28493  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_9   macrocell58   8414   9664  28493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_1\/q
Path End       : \MDIO_Interface:bMDIO:MdioDp:u1\/cs_addr_1
Capture Clock  : \MDIO_Interface:bMDIO:MdioDp:u1\/clock
Path slack     : 28623p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6853
-------------------------------------   ---- 
End-of-path arrival time (ps)           6853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_1\/q         macrocell40      1250   1250  27908  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/cs_addr_1  datapathcell12   5603   6853  28623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/clock                     datapathcell12      0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/cs_addr_0
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock
Path slack     : 28633p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6974
-------------------------------------   ---- 
End-of-path arrival time (ps)           6974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q                    macrocell54     1250   1250  26592  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/cs_addr_0  datapathcell6   5724   6974  28633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_0\/q
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_10
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 28649p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9507
-------------------------------------   ---- 
End-of-path arrival time (ps)           9507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_0\/q  macrocell61   1250   1250  27714  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_10   macrocell41   8257   9507  28649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:cfg_done\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_3\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_3\/clock_0
Path slack     : 28660p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9496
-------------------------------------   ---- 
End-of-path arrival time (ps)           9496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/clock_0                    macrocell67         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:cfg_done\/q         macrocell67   1250   1250  28660  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/main_4  macrocell70   8246   9496  28660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_is_valid\/q
Path End       : \MDIO_Interface:bMDIO:capture\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:capture\/clock_0
Path slack     : 28694p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9463
-------------------------------------   ---- 
End-of-path arrival time (ps)           9463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_is_valid\/q  macrocell42   1250   1250  28694  RISE       1
\MDIO_Interface:bMDIO:capture\/main_3   macrocell38   8213   9463  28694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:capture\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdc_dly\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 28712p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9444
-------------------------------------   ---- 
End-of-path arrival time (ps)           9444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdc_dly\/clock_0                     macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdc_dly\/q          macrocell28   1250   1250  25792  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_1  macrocell54   8194   9444  28712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_0\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_0\/clock_0
Path slack     : 28815p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9342
-------------------------------------   ---- 
End-of-path arrival time (ps)           9342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q       macrocell63   1250   1250  25637  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/main_3  macrocell65   8092   9342  28815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_address\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_2\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_2\/clock_0
Path slack     : 28886p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9271
-------------------------------------   ---- 
End-of-path arrival time (ps)           9271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_address\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_address\/q       macrocell35   1250   1250  28886  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/main_0  macrocell52   8021   9271  28886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_address\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_1\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_1\/clock_0
Path slack     : 28886p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9271
-------------------------------------   ---- 
End-of-path arrival time (ps)           9271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_address\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_address\/q       macrocell35   1250   1250  28886  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/main_0  macrocell53   8021   9271  28886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 28936p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9220
-------------------------------------   ---- 
End-of-path arrival time (ps)           9220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q       macrocell53   1250   1250  26501  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_3  macrocell64   7970   9220  28936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_3\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_3\/clock_0
Path slack     : 28948p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9208
-------------------------------------   ---- 
End-of-path arrival time (ps)           9208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q       macrocell64   1250   1250  26272  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/main_2  macrocell70   7958   9208  28948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_3\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_2\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_2\/clock_0
Path slack     : 28994p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9163
-------------------------------------   ---- 
End-of-path arrival time (ps)           9163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_3\/q       macrocell70   1250   1250  28994  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/main_5  macrocell63   7913   9163  28994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_3\/q
Path End       : \MDIO_Interface:info_dma\/main_4
Capture Clock  : \MDIO_Interface:info_dma\/clock_0
Path slack     : 28994p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9163
-------------------------------------   ---- 
End-of-path arrival time (ps)           9163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_3\/q  macrocell70   1250   1250  28994  RISE       1
\MDIO_Interface:info_dma\/main_4     macrocell69   7913   9163  28994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:info_dma\/clock_0                          macrocell69         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_1\/q
Path End       : \MDIO_Interface:bMDIO:capture\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:capture\/clock_0
Path slack     : 29012p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9145
-------------------------------------   ---- 
End-of-path arrival time (ps)           9145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_1\/q    macrocell40   1250   1250  27908  RISE       1
\MDIO_Interface:bMDIO:capture\/main_1  macrocell38   7895   9145  29012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:capture\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_2\/q
Path End       : \MDIO_Interface:bMDIO:is_page_en\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:is_page_en\/clock_0
Path slack     : 29037p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9119
-------------------------------------   ---- 
End-of-path arrival time (ps)           9119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/clock_0              macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_2\/q   macrocell59   1250   1250  28083  RISE       1
\MDIO_Interface:bMDIO:is_page_en\/main_0  macrocell43   7869   9119  29037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_page_en\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_2\/q
Path End       : \MDIO_Interface:bMDIO:capture\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:capture\/clock_0
Path slack     : 29098p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9059
-------------------------------------   ---- 
End-of-path arrival time (ps)           9059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_2\/q    macrocell39   1250   1250  27483  RISE       1
\MDIO_Interface:bMDIO:capture\/main_0  macrocell38   7809   9059  29098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:capture\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : Net_1951/main_0
Capture Clock  : Net_1951/clock_0
Path slack     : 29135p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9022
-------------------------------------   ---- 
End-of-path arrival time (ps)           9022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q  macrocell29   1250   1250  29135  RISE       1
Net_1951/main_0                    macrocell22   7772   9022  29135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1951/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : \MDIO_Interface:bMDIO:cor_reg\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:cor_reg\/clock_0
Path slack     : 29135p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9022
-------------------------------------   ---- 
End-of-path arrival time (ps)           9022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q      macrocell29   1250   1250  29135  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/main_0  macrocell37   7772   9022  29135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : \MDIO_Interface:bMDIO:keep_high\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:keep_high\/clock_0
Path slack     : 29148p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9009
-------------------------------------   ---- 
End-of-path arrival time (ps)           9009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q        macrocell29   1250   1250  29135  RISE       1
\MDIO_Interface:bMDIO:keep_high\/main_1  macrocell44   7759   9009  29148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:keep_high\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_state_1\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:FwAlu:u0\/cs_addr_1
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:FwAlu:u0\/clock
Path slack     : 29212p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6395
-------------------------------------   ---- 
End-of-path arrival time (ps)           6395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/clock_0                  macrocell72         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_state_1\/q                 macrocell72     1250   1250  29212  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwAlu:u0\/cs_addr_1  datapathcell9   5145   6395  29212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwAlu:u0\/clock             datapathcell9       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/cs_addr_2
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/clock
Path slack     : 29247p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6230
-------------------------------------   ---- 
End-of-path arrival time (ps)           6230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q                    macrocell63     1250   1250  25637  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/cs_addr_2  datapathcell7   4980   6230  29247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/clock          datapathcell7       0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:bMDIO:cfg_done\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:cfg_done\/clock_0
Path slack     : 29254p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8902
-------------------------------------   ---- 
End-of-path arrival time (ps)           8902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q     macrocell65   1250   1250  22959  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/main_2  macrocell67   7652   8902  29254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/clock_0                    macrocell67         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_2\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_2\/clock_0
Path slack     : 29257p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8900
-------------------------------------   ---- 
End-of-path arrival time (ps)           8900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q       macrocell65   1250   1250  22959  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/main_3  macrocell63   7650   8900  29257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:info_dma\/main_2
Capture Clock  : \MDIO_Interface:info_dma\/clock_0
Path slack     : 29257p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8900
-------------------------------------   ---- 
End-of-path arrival time (ps)           8900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q  macrocell65   1250   1250  22959  RISE       1
\MDIO_Interface:info_dma\/main_2     macrocell69   7650   8900  29257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:info_dma\/clock_0                          macrocell69         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_1\/q
Path End       : \MDIO_Interface:bMDIO:is_page_en\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:is_page_en\/clock_0
Path slack     : 29419p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8738
-------------------------------------   ---- 
End-of-path arrival time (ps)           8738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_1\/q   macrocell60   1250   1250  28493  RISE       1
\MDIO_Interface:bMDIO:is_page_en\/main_1  macrocell43   7488   8738  29419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_page_en\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : Net_1951/main_2
Capture Clock  : Net_1951/clock_0
Path slack     : 29420p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8737
-------------------------------------   ---- 
End-of-path arrival time (ps)           8737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q  macrocell53   1250   1250  26501  RISE       1
Net_1951/main_2                      macrocell22   7487   8737  29420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1951/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:bMDIO:cfp_addr\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:cfp_addr\/clock_0
Path slack     : 29420p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8737
-------------------------------------   ---- 
End-of-path arrival time (ps)           8737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q     macrocell53   1250   1250  26501  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/main_2  macrocell45   7487   8737  29420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/clock_0                    macrocell45         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:addr_dma\/main_1
Capture Clock  : \MDIO_Interface:addr_dma\/clock_0
Path slack     : 29423p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8733
-------------------------------------   ---- 
End-of-path arrival time (ps)           8733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q  macrocell53   1250   1250  26501  RISE       1
\MDIO_Interface:addr_dma\/main_1     macrocell68   7483   8733  29423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:addr_dma\/clock_0                          macrocell68         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_address\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 29427p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8730
-------------------------------------   ---- 
End-of-path arrival time (ps)           8730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_address\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_address\/q       macrocell35   1250   1250  28886  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_0  macrocell64   7480   8730  29427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_address\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 29428p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8729
-------------------------------------   ---- 
End-of-path arrival time (ps)           8729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_address\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_address\/q       macrocell35   1250   1250  28886  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_2  macrocell54   7479   8729  29428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_1\/q
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_9
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 29442p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8715
-------------------------------------   ---- 
End-of-path arrival time (ps)           8715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_1\/q  macrocell60   1250   1250  28493  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_9    macrocell41   7465   8715  29442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : Net_1951/main_1
Capture Clock  : Net_1951/clock_0
Path slack     : 29522p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8635
-------------------------------------   ---- 
End-of-path arrival time (ps)           8635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q  macrocell52   1250   1250  26885  RISE       1
Net_1951/main_1                      macrocell22   7385   8635  29522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1951/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:cfp_addr\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:cfp_addr\/clock_0
Path slack     : 29522p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8635
-------------------------------------   ---- 
End-of-path arrival time (ps)           8635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q     macrocell52   1250   1250  26885  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/main_1  macrocell45   7385   8635  29522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/clock_0                    macrocell45         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/cs_addr_2
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock
Path slack     : 29551p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6500
--------------------------------------------   ----- 
End-of-path required time (ps)                 35167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5615
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q                    macrocell63     1250   1250  25637  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/cs_addr_2  datapathcell8   4365   5615  29551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock          datapathcell8       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_pos_read\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 29559p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8597
-------------------------------------   ---- 
End-of-path arrival time (ps)           8597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_pos_read\/q      macrocell36   1250   1250  29559  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_1  macrocell64   7347   8597  29559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_state_1\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:FwAlu:u1\/cs_addr_1
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:FwAlu:u1\/clock
Path slack     : 29601p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6006
-------------------------------------   ---- 
End-of-path arrival time (ps)           6006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/clock_0                  macrocell72         0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_state_1\/q                 macrocell72      1250   1250  29212  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwAlu:u1\/cs_addr_1  datapathcell10   4756   6006  29601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwAlu:u1\/clock             datapathcell10      0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_2\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_8
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 29606p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8550
-------------------------------------   ---- 
End-of-path arrival time (ps)           8550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell39         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_2\/q       macrocell39   1250   1250  27483  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_8  macrocell47   7300   8550  29606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_3\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_11
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 29774p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8382
-------------------------------------   ---- 
End-of-path arrival time (ps)           8382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_3\/q        macrocell70   1250   1250  28994  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_11  macrocell64   7132   8382  29774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_3\/q
Path End       : \MDIO_Interface:cfg_dma\/main_5
Capture Clock  : \MDIO_Interface:cfg_dma\/clock_0
Path slack     : 29774p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8382
-------------------------------------   ---- 
End-of-path arrival time (ps)           8382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_3\/q  macrocell70   1250   1250  28994  RISE       1
\MDIO_Interface:cfg_dma\/main_5      macrocell71   7132   8382  29774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:cfg_dma\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cs_addr_1
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock
Path slack     : 29801p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q                    macrocell53     1250   1250  26501  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cs_addr_1  datapathcell5   4556   5806  29801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/co_msb_reg
Path End       : \MDIO_Interface:bMDIO:carry\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:carry\/clock_0
Path slack     : 29813p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8343
-------------------------------------   ---- 
End-of-path arrival time (ps)           8343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock          datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/co_msb_reg  datapathcell8    190    190  29813  RISE       1
\MDIO_Interface:bMDIO:carry\/main_2                     macrocell66     8153   8343  29813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:carry\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:bMDIO:sample_carry\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:sample_carry\/clock_0
Path slack     : 29828p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8328
-------------------------------------   ---- 
End-of-path arrival time (ps)           8328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q         macrocell64   1250   1250  26272  RISE       1
\MDIO_Interface:bMDIO:sample_carry\/main_1  macrocell62   7078   8328  29828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:sample_carry\/clock_0                macrocell62         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:addr_dma\/main_4
Capture Clock  : \MDIO_Interface:addr_dma\/clock_0
Path slack     : 29828p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8328
-------------------------------------   ---- 
End-of-path arrival time (ps)           8328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q  macrocell64   1250   1250  26272  RISE       1
\MDIO_Interface:addr_dma\/main_4     macrocell68   7078   8328  29828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:addr_dma\/clock_0                          macrocell68         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/cs_addr_1
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/clock
Path slack     : 29882p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5595
-------------------------------------   ---- 
End-of-path arrival time (ps)           5595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q                    macrocell64     1250   1250  26272  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/cs_addr_1  datapathcell7   4345   5595  29882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/clock          datapathcell7       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cs_addr_0
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock
Path slack     : 29892p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5715
-------------------------------------   ---- 
End-of-path arrival time (ps)           5715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q                    macrocell54     1250   1250  26592  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cs_addr_0  datapathcell5   4465   5715  29892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:is_16bit\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_0\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_0\/clock_0
Path slack     : 29953p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8203
-------------------------------------   ---- 
End-of-path arrival time (ps)           8203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:is_16bit\/q         macrocell58   1250   1250  27370  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/main_2  macrocell65   6953   8203  29953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdc_dly\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_2\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_2\/clock_0
Path slack     : 30052p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8104
-------------------------------------   ---- 
End-of-path arrival time (ps)           8104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdc_dly\/clock_0                     macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdc_dly\/q          macrocell28   1250   1250  25792  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/main_2  macrocell39   6854   8104  30052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_2\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_2\/clock_0
Path slack     : 30091p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8065
-------------------------------------   ---- 
End-of-path arrival time (ps)           8065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q       macrocell64   1250   1250  26272  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/main_2  macrocell63   6815   8065  30091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:info_dma\/main_1
Capture Clock  : \MDIO_Interface:info_dma\/clock_0
Path slack     : 30091p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8065
-------------------------------------   ---- 
End-of-path arrival time (ps)           8065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q  macrocell64   1250   1250  26272  RISE       1
\MDIO_Interface:info_dma\/main_1     macrocell69   6815   8065  30091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:info_dma\/clock_0                          macrocell69         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:capture\/q
Path End       : \MDIO_Interface:bMDIO:MdioDp:u1\/f1_load
Capture Clock  : \MDIO_Interface:bMDIO:MdioDp:u1\/clock
Path slack     : 30136p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -2850
--------------------------------------------   ----- 
End-of-path required time (ps)                 38817

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8681
-------------------------------------   ---- 
End-of-path arrival time (ps)           8681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:capture\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:capture\/q          macrocell38      1250   1250  30136  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/f1_load  datapathcell12   7431   8681  30136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/clock                     datapathcell12      0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:capture\/q
Path End       : \MDIO_Interface:bMDIO:MdioDp:u0\/f1_load
Capture Clock  : \MDIO_Interface:bMDIO:MdioDp:u0\/clock
Path slack     : 30138p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -2850
--------------------------------------------   ----- 
End-of-path required time (ps)                 38817

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8678
-------------------------------------   ---- 
End-of-path arrival time (ps)           8678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:capture\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:capture\/q          macrocell38      1250   1250  30136  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/f1_load  datapathcell11   7428   8678  30138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/clock                     datapathcell11      0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cs_addr_2
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock
Path slack     : 30185p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q                    macrocell52     1250   1250  26885  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cs_addr_2  datapathcell5   4172   5422  30185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdioSync\/out
Path End       : \MDIO_Interface:bMDIO:opcode_0\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:opcode_0\/clock_0
Path slack     : 30213p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7943
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdioSync\/clock              synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdioSync\/out  synccell      1020   1020  30213  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/main_0       macrocell30   6923   7943  30213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : \MDIO_Interface:bMDIO:op_write\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:op_write\/clock_0
Path slack     : 30215p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7942
-------------------------------------   ---- 
End-of-path arrival time (ps)           7942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q       macrocell29   1250   1250  29135  RISE       1
\MDIO_Interface:bMDIO:op_write\/main_1  macrocell34   6692   7942  30215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_write\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : \MDIO_Interface:bMDIO:op_address\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:op_address\/clock_0
Path slack     : 30215p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7942
-------------------------------------   ---- 
End-of-path arrival time (ps)           7942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q         macrocell29   1250   1250  29135  RISE       1
\MDIO_Interface:bMDIO:op_address\/main_1  macrocell35   6692   7942  30215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_address\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : \MDIO_Interface:bMDIO:op_pos_read\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:op_pos_read\/clock_0
Path slack     : 30215p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7942
-------------------------------------   ---- 
End-of-path arrival time (ps)           7942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q          macrocell29   1250   1250  29135  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/main_1  macrocell36   6692   7942  30215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdioSync\/out
Path End       : \MDIO_Interface:bMDIO:opcode_1\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:opcode_1\/clock_0
Path slack     : 30221p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7936
-------------------------------------   ---- 
End-of-path arrival time (ps)           7936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdioSync\/clock              synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdioSync\/out  synccell      1020   1020  30213  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/main_0       macrocell29   6916   7936  30221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 30234p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7922
-------------------------------------   ---- 
End-of-path arrival time (ps)           7922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q         macrocell29   1250   1250  29135  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_3  macrocell47   6672   7922  30234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:addr_dma\/main_0
Capture Clock  : \MDIO_Interface:addr_dma\/clock_0
Path slack     : 30487p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7670
-------------------------------------   ---- 
End-of-path arrival time (ps)           7670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q  macrocell52   1250   1250  26885  RISE       1
\MDIO_Interface:addr_dma\/main_0     macrocell68   6420   7670  30487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:addr_dma\/clock_0                          macrocell68         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdc_dly\/q
Path End       : \MDIO_Interface:bMDIO:start_detect\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:start_detect\/clock_0
Path slack     : 30578p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7578
-------------------------------------   ---- 
End-of-path arrival time (ps)           7578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdc_dly\/clock_0                     macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdc_dly\/q            macrocell28   1250   1250  25792  RISE       1
\MDIO_Interface:bMDIO:start_detect\/main_1  macrocell26   6328   7578  30578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:start_detect\/clock_0                macrocell26         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:is_page_en\/q
Path End       : \MDIO_Interface:bMDIO:keep_high\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:keep_high\/clock_0
Path slack     : 30704p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7452
-------------------------------------   ---- 
End-of-path arrival time (ps)           7452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_page_en\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:is_page_en\/q      macrocell43   1250   1250  30704  RISE       1
\MDIO_Interface:bMDIO:keep_high\/main_5  macrocell44   6202   7452  30704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:keep_high\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : \MDIO_Interface:bMDIO:opcode_1\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:opcode_1\/clock_0
Path slack     : 30717p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7440
-------------------------------------   ---- 
End-of-path arrival time (ps)           7440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q       macrocell29   1250   1250  29135  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/main_2  macrocell29   6190   7440  30717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_pos_read\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 30743p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7414
-------------------------------------   ---- 
End-of-path arrival time (ps)           7414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_pos_read\/q      macrocell36   1250   1250  29559  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_3  macrocell54   6164   7414  30743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_pos_read\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_1\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_1\/clock_0
Path slack     : 30757p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7400
-------------------------------------   ---- 
End-of-path arrival time (ps)           7400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_pos_read\/q      macrocell36   1250   1250  29559  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/main_1  macrocell53   6150   7400  30757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_0\/q
Path End       : \MDIO_Interface:bMDIO:current_page_0\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:current_page_0\/clock_0
Path slack     : 30890p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7267
-------------------------------------   ---- 
End-of-path arrival time (ps)           7267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_0\/q       macrocell61   1250   1250  27714  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/main_3  macrocell61   6017   7267  30890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/clock_0              macrocell61         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:rd_dma\/q
Path End       : \MDIO_Interface:bMDIO:fw_req\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:fw_req\/clock_0
Path slack     : 30958p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7198
-------------------------------------   ---- 
End-of-path arrival time (ps)           7198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:rd_dma\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:rd_dma\/q             macrocell27   1250   1250  23984  RISE       1
\MDIO_Interface:bMDIO:fw_req\/main_1  macrocell75   5948   7198  30958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_req\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:cor_reg\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_2\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_2\/clock_0
Path slack     : 30966p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7190
-------------------------------------   ---- 
End-of-path arrival time (ps)           7190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:cor_reg\/q          macrocell37   1250   1250  30966  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/main_4  macrocell39   5940   7190  30966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_0\/q
Path End       : \MDIO_Interface:bMDIO:MdioDp:u0\/cs_addr_0
Capture Clock  : \MDIO_Interface:bMDIO:MdioDp:u0\/clock
Path slack     : 30989p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell47         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_0\/q         macrocell47      1250   1250  30989  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/cs_addr_0  datapathcell11   3238   4488  30989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/clock                     datapathcell11      0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_0\/q
Path End       : \MDIO_Interface:bMDIO:MdioDp:u1\/cs_addr_0
Capture Clock  : \MDIO_Interface:bMDIO:MdioDp:u1\/clock
Path slack     : 30990p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell47         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_0\/q         macrocell47      1250   1250  30989  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/cs_addr_0  datapathcell12   3237   4487  30990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/clock                     datapathcell12      0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:bMDIO:cfg_done\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:cfg_done\/clock_0
Path slack     : 31058p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7099
-------------------------------------   ---- 
End-of-path arrival time (ps)           7099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q     macrocell64   1250   1250  26272  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/main_1  macrocell67   5849   7099  31058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/clock_0                    macrocell67         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdio_enable\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_2\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_2\/clock_0
Path slack     : 31101p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7056
-------------------------------------   ---- 
End-of-path arrival time (ps)           7056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/clock_0                 macrocell25         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdio_enable\/q      macrocell25   1250   1250  31101  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/main_0  macrocell49   5806   7056  31101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdio_enable\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_1\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_1\/clock_0
Path slack     : 31101p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7056
-------------------------------------   ---- 
End-of-path arrival time (ps)           7056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/clock_0                 macrocell25         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdio_enable\/q      macrocell25   1250   1250  31101  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/main_0  macrocell50   5806   7056  31101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdio_enable\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_0\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_0\/clock_0
Path slack     : 31101p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7056
-------------------------------------   ---- 
End-of-path arrival time (ps)           7056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/clock_0                 macrocell25         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdio_enable\/q      macrocell25   1250   1250  31101  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/main_0  macrocell51   5806   7056  31101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : \MDIO_Interface:addr_dma\/main_2
Capture Clock  : \MDIO_Interface:addr_dma\/clock_0
Path slack     : 31177p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6980
-------------------------------------   ---- 
End-of-path arrival time (ps)           6980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q  macrocell54   1250   1250  26592  RISE       1
\MDIO_Interface:addr_dma\/main_2     macrocell68   5730   6980  31177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:addr_dma\/clock_0                          macrocell68         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : Net_1951/main_3
Capture Clock  : Net_1951/clock_0
Path slack     : 31180p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6977
-------------------------------------   ---- 
End-of-path arrival time (ps)           6977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q  macrocell54   1250   1250  26592  RISE       1
Net_1951/main_3                      macrocell22   5727   6977  31180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1951/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : \MDIO_Interface:bMDIO:cfp_addr\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:cfp_addr\/clock_0
Path slack     : 31180p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6977
-------------------------------------   ---- 
End-of-path arrival time (ps)           6977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q     macrocell54   1250   1250  26592  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/main_3  macrocell45   5727   6977  31180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/clock_0                    macrocell45         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdcSync\/out
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 31189p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6967
-------------------------------------   ---- 
End-of-path arrival time (ps)           6967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdcSync\/clock               synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdcSync\/out  synccell      1020   1020  27356  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_0    macrocell54   5947   6967  31189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_state_1\/q
Path End       : \MDIO_Interface:bMDIO:fw_state_0\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:fw_state_0\/clock_0
Path slack     : 31227p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6930
-------------------------------------   ---- 
End-of-path arrival time (ps)           6930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/clock_0                  macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_state_1\/q       macrocell72   1250   1250  29212  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/main_0  macrocell73   5680   6930  31227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_state_1\/q
Path End       : \MDIO_Interface:fw_dma2\/main_0
Capture Clock  : \MDIO_Interface:fw_dma2\/clock_0
Path slack     : 31227p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6930
-------------------------------------   ---- 
End-of-path arrival time (ps)           6930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/clock_0                  macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_state_1\/q  macrocell72   1250   1250  29212  RISE       1
\MDIO_Interface:fw_dma2\/main_0      macrocell77   5680   6930  31227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:fw_dma2\/clock_0                           macrocell77         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_address\/q
Path End       : \MDIO_Interface:bMDIO:addr_is_valid\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:addr_is_valid\/clock_0
Path slack     : 31239p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6918
-------------------------------------   ---- 
End-of-path arrival time (ps)           6918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_address\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_address\/q          macrocell35   1250   1250  28886  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/main_0  macrocell42   5668   6918  31239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/clock_0               macrocell42         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_3\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_3\/clock_0
Path slack     : 31241p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6916
-------------------------------------   ---- 
End-of-path arrival time (ps)           6916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q       macrocell65   1250   1250  22959  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/main_3  macrocell70   5666   6916  31241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 31299p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6858
-------------------------------------   ---- 
End-of-path arrival time (ps)           6858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q         macrocell29   1250   1250  29135  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_3  macrocell40   5608   6858  31299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_1\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_9
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 31329p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6827
-------------------------------------   ---- 
End-of-path arrival time (ps)           6827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_1\/q       macrocell40   1250   1250  27908  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_9  macrocell47   5577   6827  31329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cl1
Path End       : \MDIO_Interface:bMDIO:addr_in_range\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:addr_in_range\/clock_0
Path slack     : 31373p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6784
-------------------------------------   ---- 
End-of-path arrival time (ps)           6784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cl1       datapathcell5   1600   1600  31373  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/cl1i      datapathcell6      0   1600  31373  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/cl1_comb  datapathcell6   2270   3870  31373  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/main_1           macrocell48     2914   6784  31373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell48         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_1\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_9
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 31475p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_1\/q       macrocell40   1250   1250  27908  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_9  macrocell40   5432   6682  31475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_state_0\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:FwAlu:u1\/cs_addr_0
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:FwAlu:u1\/clock
Path slack     : 31497p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4109
-------------------------------------   ---- 
End-of-path arrival time (ps)           4109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_state_0\/q                 macrocell73      1250   1250  31497  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwAlu:u1\/cs_addr_0  datapathcell10   2859   4109  31497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwAlu:u1\/clock             datapathcell10      0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_state_0\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:FwAlu:u0\/cs_addr_0
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:FwAlu:u0\/clock
Path slack     : 31499p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_state_0\/q                 macrocell73     1250   1250  31497  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwAlu:u0\/cs_addr_0  datapathcell9   2858   4108  31499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwAlu:u0\/clock             datapathcell9       0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cl0
Path End       : \MDIO_Interface:bMDIO:addr_in_range\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:addr_in_range\/clock_0
Path slack     : 31503p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6653
-------------------------------------   ---- 
End-of-path arrival time (ps)           6653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cl0       datapathcell5   1520   1520  31503  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/cl0i      datapathcell6      0   1520  31503  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/cl0_comb  datapathcell6   2230   3750  31503  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/main_0           macrocell48     2903   6653  31503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell48         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/ce1
Path End       : \MDIO_Interface:bMDIO:addr_in_range\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:addr_in_range\/clock_0
Path slack     : 31616p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6541
-------------------------------------   ---- 
End-of-path arrival time (ps)           6541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/ce1       datapathcell5   1370   1370  31616  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/ce1i      datapathcell6      0   1370  31616  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/ce1_comb  datapathcell6   2260   3630  31616  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/main_3           macrocell48     2911   6541  31616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell48         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/f0_blk_stat_comb
Path End       : \MDIO_Interface:bMDIO:next_page\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:next_page\/clock_0
Path slack     : 31670p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6487
-------------------------------------   ---- 
End-of-path arrival time (ps)           6487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  31670  RISE       1
\MDIO_Interface:bMDIO:next_page\/main_3                       macrocell57     2907   6487  31670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:next_page\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/f1_blk_stat_comb
Path End       : \MDIO_Interface:bMDIO:next_page\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:next_page\/clock_0
Path slack     : 31675p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6482
-------------------------------------   ---- 
End-of-path arrival time (ps)           6482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/f1_blk_stat_comb  datapathcell5   3580   3580  31675  RISE       1
\MDIO_Interface:bMDIO:next_page\/main_4                       macrocell57     2902   6482  31675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:next_page\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 31687p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q       macrocell63   1250   1250  25637  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_6  macrocell64   5220   6470  31687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:cfg_dma\/main_0
Capture Clock  : \MDIO_Interface:cfg_dma\/clock_0
Path slack     : 31687p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q  macrocell63   1250   1250  25637  RISE       1
\MDIO_Interface:cfg_dma\/main_0      macrocell71   5220   6470  31687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:cfg_dma\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:rd_dma\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 31713p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6444
-------------------------------------   ---- 
End-of-path arrival time (ps)           6444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:rd_dma\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:rd_dma\/q                 macrocell27   1250   1250  23984  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_4  macrocell54   5194   6444  31713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:MdioDp:u0\/ce0
Path End       : \MDIO_Interface:bMDIO:addr_match\/main_8
Capture Clock  : \MDIO_Interface:bMDIO:addr_match\/clock_0
Path slack     : 31726p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6430
-------------------------------------   ---- 
End-of-path arrival time (ps)           6430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/clock                     datapathcell11      0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:MdioDp:u0\/ce0       datapathcell11   1240   1240  31726  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/ce0i      datapathcell12      0   1240  31726  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/ce0_comb  datapathcell12   2270   3510  31726  RISE       1
\MDIO_Interface:bMDIO:addr_match\/main_8   macrocell32      2920   6430  31726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell32         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/ce0
Path End       : \MDIO_Interface:bMDIO:addr_in_range\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:addr_in_range\/clock_0
Path slack     : 31745p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6411
-------------------------------------   ---- 
End-of-path arrival time (ps)           6411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/ce0       datapathcell5   1240   1240  31745  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/ce0i      datapathcell6      0   1240  31745  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/ce0_comb  datapathcell6   2270   3510  31745  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/main_2           macrocell48     2901   6411  31745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell48         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_4
Path End       : \MDIO_Interface:mdio_o\/main_0
Capture Clock  : \MDIO_Interface:mdio_o\/clock_0
Path slack     : 31757p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6400
-------------------------------------   ---- 
End-of-path arrival time (ps)           6400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_4  count7cell    1940   1940  31757  RISE       1
\MDIO_Interface:mdio_o\/main_0             macrocell46   4460   6400  31757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:mdio_o\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/tc
Path End       : \MDIO_Interface:rd_dma\/main_3
Capture Clock  : \MDIO_Interface:rd_dma\/clock_0
Path slack     : 31797p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6359
-------------------------------------   ---- 
End-of-path arrival time (ps)           6359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/tc  count7cell    2050   2050  31797  RISE       1
\MDIO_Interface:rd_dma\/main_3        macrocell27   4309   6359  31797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:rd_dma\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:start_detect\/q
Path End       : \MDIO_Interface:rd_dma\/main_2
Capture Clock  : \MDIO_Interface:rd_dma\/clock_0
Path slack     : 31811p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6346
-------------------------------------   ---- 
End-of-path arrival time (ps)           6346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:start_detect\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:start_detect\/q  macrocell26   1250   1250  31811  RISE       1
\MDIO_Interface:rd_dma\/main_2         macrocell27   5096   6346  31811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:rd_dma\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_pos_read\/q
Path End       : \MDIO_Interface:bMDIO:addr_is_valid\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:addr_is_valid\/clock_0
Path slack     : 31814p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_pos_read\/q         macrocell36   1250   1250  29559  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/main_1  macrocell42   5093   6343  31814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/clock_0               macrocell42         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_1\/q
Path End       : \MDIO_Interface:bMDIO:rs_load\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:rs_load\/clock_0
Path slack     : 31905p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6252
-------------------------------------   ---- 
End-of-path arrival time (ps)           6252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_1\/q    macrocell50   1250   1250  31905  RISE       1
\MDIO_Interface:bMDIO:rs_load\/main_2  macrocell55   5002   6252  31905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_3\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_0\/main_8
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_0\/clock_0
Path slack     : 31948p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6209
-------------------------------------   ---- 
End-of-path arrival time (ps)           6209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_3\/q       macrocell70   1250   1250  28994  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/main_8  macrocell65   4959   6209  31948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdio_enable\/q
Path End       : \MDIO_Interface:bMDIO:keep_high\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:keep_high\/clock_0
Path slack     : 32006p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6151
-------------------------------------   ---- 
End-of-path arrival time (ps)           6151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/clock_0                 macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdio_enable\/q     macrocell25   1250   1250  31101  RISE       1
\MDIO_Interface:bMDIO:keep_high\/main_0  macrocell44   4901   6151  32006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:keep_high\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdio_enable\/q
Path End       : \MDIO_Interface:rd_dma\/main_1
Capture Clock  : \MDIO_Interface:rd_dma\/clock_0
Path slack     : 32009p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6148
-------------------------------------   ---- 
End-of-path arrival time (ps)           6148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/clock_0                 macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdio_enable\/q  macrocell25   1250   1250  31101  RISE       1
\MDIO_Interface:rd_dma\/main_1        macrocell27   4898   6148  32009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:rd_dma\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdc_dly\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 32023p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6133
-------------------------------------   ---- 
End-of-path arrival time (ps)           6133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdc_dly\/clock_0                     macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdc_dly\/q          macrocell28   1250   1250  25792  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_2  macrocell40   4883   6133  32023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdioSync\/out
Path End       : \MDIO_Interface:bMDIO:MdioDp:u0\/route_si
Capture Clock  : \MDIO_Interface:bMDIO:MdioDp:u0\/clock
Path slack     : 32043p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3500
--------------------------------------------   ----- 
End-of-path required time (ps)                 38167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6123
-------------------------------------   ---- 
End-of-path arrival time (ps)           6123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdioSync\/clock              synccell            0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdioSync\/out  synccell         1020   1020  30213  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/route_si    datapathcell11   5103   6123  32043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/clock                     datapathcell11      0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ta_bits\/q
Path End       : \MDIO_Interface:mdio_o\/main_1
Capture Clock  : \MDIO_Interface:mdio_o\/clock_0
Path slack     : 32112p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6045
-------------------------------------   ---- 
End-of-path arrival time (ps)           6045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ta_bits\/q  macrocell31   1250   1250  32112  RISE       1
\MDIO_Interface:mdio_o\/main_1    macrocell46   4795   6045  32112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:mdio_o\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_match\/q
Path End       : \MDIO_Interface:bMDIO:cor_reg\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:cor_reg\/clock_0
Path slack     : 32146p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6010
-------------------------------------   ---- 
End-of-path arrival time (ps)           6010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_match\/q    macrocell32   1250   1250  32146  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/main_1  macrocell37   4760   6010  32146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_match\/q
Path End       : \MDIO_Interface:bMDIO:keep_high\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:keep_high\/clock_0
Path slack     : 32163p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_match\/q      macrocell32   1250   1250  32146  RISE       1
\MDIO_Interface:bMDIO:keep_high\/main_2  macrocell44   4744   5994  32163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:keep_high\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_2\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_8
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 32190p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell39         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_2\/q       macrocell39   1250   1250  27483  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_8  macrocell40   4716   5966  32190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:carry\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_0\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_0\/clock_0
Path slack     : 32212p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5945
-------------------------------------   ---- 
End-of-path arrival time (ps)           5945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:carry\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:carry\/q            macrocell66   1250   1250  32212  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/main_6  macrocell65   4695   5945  32212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:cor_reg\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 32276p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5880
-------------------------------------   ---- 
End-of-path arrival time (ps)           5880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:cor_reg\/q          macrocell37   1250   1250  30966  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_7  macrocell40   4630   5880  32276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_0\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_2\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_2\/clock_0
Path slack     : 32279p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5878
-------------------------------------   ---- 
End-of-path arrival time (ps)           5878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell47         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_0\/q       macrocell47   1250   1250  30989  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/main_7  macrocell39   4628   5878  32279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdcSync\/out
Path End       : \MDIO_Interface:bMDIO:start_detect\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:start_detect\/clock_0
Path slack     : 32296p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5861
-------------------------------------   ---- 
End-of-path arrival time (ps)           5861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdcSync\/clock               synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdcSync\/out  synccell      1020   1020  27356  RISE       1
\MDIO_Interface:bMDIO:start_detect\/main_0  macrocell26   4841   5861  32296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:start_detect\/clock_0                macrocell26         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:is_16bit\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 32337p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:is_16bit\/q         macrocell58   1250   1250  27370  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_5  macrocell64   4569   5819  32337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_state_0\/q
Path End       : \MDIO_Interface:bMDIO:fw_state_1\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:fw_state_1\/clock_0
Path slack     : 32389p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5767
-------------------------------------   ---- 
End-of-path arrival time (ps)           5767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_state_0\/q       macrocell73   1250   1250  31497  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/main_1  macrocell72   4517   5767  32389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_update\/q
Path End       : \MDIO_Interface:bMDIO:addr_is_valid\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:addr_is_valid\/clock_0
Path slack     : 32455p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_update\/clock_0                   macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_update\/q           macrocell56   1250   1250  32455  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/main_4  macrocell42   4452   5702  32455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/clock_0               macrocell42         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_update\/q
Path End       : \MDIO_Interface:bMDIO:current_page_2\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:current_page_2\/clock_0
Path slack     : 32455p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_update\/clock_0                   macrocell56         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_update\/q            macrocell56   1250   1250  32455  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/main_2  macrocell59   4452   5702  32455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/clock_0              macrocell59         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_update\/q
Path End       : \MDIO_Interface:bMDIO:current_page_1\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:current_page_1\/clock_0
Path slack     : 32455p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_update\/clock_0                   macrocell56         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_update\/q            macrocell56   1250   1250  32455  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/main_2  macrocell60   4452   5702  32455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/clock_0              macrocell60         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_update\/q
Path End       : \MDIO_Interface:bMDIO:current_page_0\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:current_page_0\/clock_0
Path slack     : 32455p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_update\/clock_0                   macrocell56         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_update\/q            macrocell56   1250   1250  32455  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/main_2  macrocell61   4452   5702  32455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/clock_0              macrocell61         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : Net_1950/main_1
Capture Clock  : Net_1950/clock_0
Path slack     : 32475p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5681
-------------------------------------   ---- 
End-of-path arrival time (ps)           5681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q  macrocell29   1250   1250  29135  RISE       1
Net_1950/main_1                    macrocell21   4431   5681  32475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1950/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : Net_1952/main_0
Capture Clock  : Net_1952/clock_0
Path slack     : 32475p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5681
-------------------------------------   ---- 
End-of-path arrival time (ps)           5681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q  macrocell29   1250   1250  29135  RISE       1
Net_1952/main_0                    macrocell23   4431   5681  32475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1952/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cntrl16:u1\/f0_bus_stat_comb
Path End       : \MDIO_host_2:MdioStatusReg\/status_0
Capture Clock  : \MDIO_host_2:MdioStatusReg\/clock
Path slack     : 32476p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   41667
- Setup time                                      -500
----------------------------------------------   ----- 
End-of-path required time (ps)                   41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8691
-------------------------------------   ---- 
End-of-path arrival time (ps)           8691
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/busclk                             datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_host_2:cntrl16:u1\/f0_bus_stat_comb  datapathcell4   3110   3110  32476  RISE       1
\MDIO_host_2:MdioStatusReg\/status_0       statuscell1     5581   8691  32476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioStatusReg\/clock                          statuscell1         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_4
Path End       : \MDIO_Interface:bMDIO:opcode_0\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:opcode_0\/clock_0
Path slack     : 32490p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5667
-------------------------------------   ---- 
End-of-path arrival time (ps)           5667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_4  count7cell    1940   1940  31757  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/main_2     macrocell30   3727   5667  32490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_4
Path End       : \MDIO_Interface:bMDIO:ta_bits\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:ta_bits\/clock_0
Path slack     : 32490p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5667
-------------------------------------   ---- 
End-of-path arrival time (ps)           5667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_4  count7cell    1940   1940  31757  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/main_0      macrocell31   3727   5667  32490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:is_page_en\/q
Path End       : \MDIO_Interface:bMDIO:capture\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:capture\/clock_0
Path slack     : 32492p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_page_en\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:is_page_en\/q    macrocell43   1250   1250  30704  RISE       1
\MDIO_Interface:bMDIO:capture\/main_4  macrocell38   4415   5665  32492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:capture\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_is_valid\/q
Path End       : \MDIO_Interface:bMDIO:keep_high\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:keep_high\/clock_0
Path slack     : 32520p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_is_valid\/q   macrocell42   1250   1250  28694  RISE       1
\MDIO_Interface:bMDIO:keep_high\/main_4  macrocell44   4387   5637  32520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:keep_high\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_is_valid\/q
Path End       : \MDIO_Interface:mdio_o\/main_2
Capture Clock  : \MDIO_Interface:mdio_o\/clock_0
Path slack     : 32520p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_is_valid\/q  macrocell42   1250   1250  28694  RISE       1
\MDIO_Interface:mdio_o\/main_2          macrocell46   4387   5637  32520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:mdio_o\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:bMDIO:sample_carry\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:sample_carry\/clock_0
Path slack     : 32520p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5636
-------------------------------------   ---- 
End-of-path arrival time (ps)           5636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q         macrocell65   1250   1250  22959  RISE       1
\MDIO_Interface:bMDIO:sample_carry\/main_2  macrocell62   4386   5636  32520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:sample_carry\/clock_0                macrocell62         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:addr_dma\/main_5
Capture Clock  : \MDIO_Interface:addr_dma\/clock_0
Path slack     : 32520p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5636
-------------------------------------   ---- 
End-of-path arrival time (ps)           5636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q  macrocell65   1250   1250  22959  RISE       1
\MDIO_Interface:addr_dma\/main_5     macrocell68   4386   5636  32520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:addr_dma\/clock_0                          macrocell68         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_4
Path End       : \MDIO_Interface:bMDIO:opcode_1\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:opcode_1\/clock_0
Path slack     : 32524p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5633
-------------------------------------   ---- 
End-of-path arrival time (ps)           5633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_4  count7cell    1940   1940  31757  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/main_3     macrocell29   3693   5633  32524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:MdioDp:u1\/so_comb
Path End       : \MDIO_Interface:mdio_o\/main_4
Capture Clock  : \MDIO_Interface:mdio_o\/clock_0
Path slack     : 32546p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5610
-------------------------------------   ---- 
End-of-path arrival time (ps)           5610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/clock                     datapathcell12      0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:MdioDp:u1\/so_comb  datapathcell12   2720   2720  32546  RISE       1
\MDIO_Interface:mdio_o\/main_4            macrocell46      2890   5610  32546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:mdio_o\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:bMDIO:cfg_done\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:cfg_done\/clock_0
Path slack     : 32547p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5610
-------------------------------------   ---- 
End-of-path arrival time (ps)           5610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q     macrocell63   1250   1250  25637  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/main_0  macrocell67   4360   5610  32547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/clock_0                    macrocell67         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:CfgReg\/control_3
Path End       : \MDIO_Interface:bMDIO:cor_reg\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:cor_reg\/clock_0
Path slack     : 32597p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5559
-------------------------------------   ---- 
End-of-path arrival time (ps)           5559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:CfgReg\/clock               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:CfgReg\/control_3  controlcell3   1210   1210  32597  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/main_2             macrocell37    4349   5559  32597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_2\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_2\/clock_0
Path slack     : 32604p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5552
-------------------------------------   ---- 
End-of-path arrival time (ps)           5552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q       macrocell63   1250   1250  25637  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/main_1  macrocell63   4302   5552  32604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:info_dma\/main_0
Capture Clock  : \MDIO_Interface:info_dma\/clock_0
Path slack     : 32604p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5552
-------------------------------------   ---- 
End-of-path arrival time (ps)           5552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q  macrocell63   1250   1250  25637  RISE       1
\MDIO_Interface:info_dma\/main_0     macrocell69   4302   5552  32604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:info_dma\/clock_0                          macrocell69         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : \MDIO_Interface:bMDIO:rs_load\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:rs_load\/clock_0
Path slack     : 32614p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5543
-------------------------------------   ---- 
End-of-path arrival time (ps)           5543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q    macrocell54   1250   1250  26592  RISE       1
\MDIO_Interface:bMDIO:rs_load\/main_6  macrocell55   4293   5543  32614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_write\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_2\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_2\/clock_0
Path slack     : 32616p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5541
-------------------------------------   ---- 
End-of-path arrival time (ps)           5541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_write\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_write\/q         macrocell34   1250   1250  32616  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/main_3  macrocell39   4291   5541  32616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:CfgReg\/control_2
Path End       : \MDIO_Interface:bMDIO:keep_high\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:keep_high\/clock_0
Path slack     : 32618p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:CfgReg\/clock               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:CfgReg\/control_2  controlcell3   1210   1210  32618  RISE       1
\MDIO_Interface:bMDIO:keep_high\/main_3           macrocell44    4329   5539  32618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:keep_high\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_8
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 32636p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5521
-------------------------------------   ---- 
End-of-path arrival time (ps)           5521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q       macrocell54   1250   1250  26592  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_8  macrocell54   4271   5521  32636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : \MDIO_Interface:bMDIO:rs_update\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:rs_update\/clock_0
Path slack     : 32636p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5521
-------------------------------------   ---- 
End-of-path arrival time (ps)           5521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q      macrocell54   1250   1250  26592  RISE       1
\MDIO_Interface:bMDIO:rs_update\/main_2  macrocell56   4271   5521  32636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_update\/clock_0                   macrocell56         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:cfg_done\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_9
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 32690p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/clock_0                    macrocell67         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:cfg_done\/q         macrocell67   1250   1250  28660  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_9  macrocell64   4216   5466  32690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:cfg_done\/q
Path End       : \MDIO_Interface:cfg_dma\/main_3
Capture Clock  : \MDIO_Interface:cfg_dma\/clock_0
Path slack     : 32690p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/clock_0                    macrocell67         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:cfg_done\/q  macrocell67   1250   1250  28660  RISE       1
\MDIO_Interface:cfg_dma\/main_3    macrocell71   4216   5466  32690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:cfg_dma\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/tc
Path End       : \MDIO_Interface:bMDIO:op_write\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:op_write\/clock_0
Path slack     : 32691p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/tc    count7cell    2050   2050  31797  RISE       1
\MDIO_Interface:bMDIO:op_write\/main_0  macrocell34   3416   5466  32691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_write\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/tc
Path End       : \MDIO_Interface:bMDIO:op_address\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:op_address\/clock_0
Path slack     : 32691p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/tc      count7cell    2050   2050  31797  RISE       1
\MDIO_Interface:bMDIO:op_address\/main_0  macrocell35   3416   5466  32691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_address\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/tc
Path End       : \MDIO_Interface:bMDIO:op_pos_read\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:op_pos_read\/clock_0
Path slack     : 32691p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/tc       count7cell    2050   2050  31797  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/main_0  macrocell36   3416   5466  32691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_2
Path End       : \MDIO_Interface:bMDIO:opcode_1\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:opcode_1\/clock_0
Path slack     : 32703p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5453
-------------------------------------   ---- 
End-of-path arrival time (ps)           5453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_2  count7cell    1940   1940  32703  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/main_5     macrocell29   3513   5453  32703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_address\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_0\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_0\/clock_0
Path slack     : 32714p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_address\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_address\/q       macrocell35   1250   1250  28886  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/main_0  macrocell65   4193   5443  32714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 32776p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5381
-------------------------------------   ---- 
End-of-path arrival time (ps)           5381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q       macrocell64   1250   1250  26272  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_7  macrocell64   4131   5381  32776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:cfg_dma\/main_1
Capture Clock  : \MDIO_Interface:cfg_dma\/clock_0
Path slack     : 32776p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5381
-------------------------------------   ---- 
End-of-path arrival time (ps)           5381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q  macrocell64   1250   1250  26272  RISE       1
\MDIO_Interface:cfg_dma\/main_1      macrocell71   4131   5381  32776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:cfg_dma\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:cfg_done\/q
Path End       : \MDIO_Interface:bMDIO:cfg_done\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:cfg_done\/clock_0
Path slack     : 32785p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5372
-------------------------------------   ---- 
End-of-path arrival time (ps)           5372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/clock_0                    macrocell67         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:cfg_done\/q       macrocell67   1250   1250  28660  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/main_3  macrocell67   4122   5372  32785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/clock_0                    macrocell67         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_2
Path End       : \MDIO_Interface:bMDIO:opcode_0\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:opcode_0\/clock_0
Path slack     : 32841p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5316
-------------------------------------   ---- 
End-of-path arrival time (ps)           5316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_2  count7cell    1940   1940  32703  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/main_4     macrocell30   3376   5316  32841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_2
Path End       : \MDIO_Interface:bMDIO:ta_bits\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:ta_bits\/clock_0
Path slack     : 32841p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5316
-------------------------------------   ---- 
End-of-path arrival time (ps)           5316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_2  count7cell    1940   1940  32703  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/main_2      macrocell31   3376   5316  32841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_1
Path End       : \MDIO_Interface:bMDIO:opcode_0\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:opcode_0\/clock_0
Path slack     : 32842p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_1  count7cell    1940   1940  32842  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/main_5     macrocell30   3375   5315  32842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_1
Path End       : \MDIO_Interface:bMDIO:ta_bits\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:ta_bits\/clock_0
Path slack     : 32842p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_1  count7cell    1940   1940  32842  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/main_3      macrocell31   3375   5315  32842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_3
Path End       : \MDIO_Interface:bMDIO:opcode_0\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:opcode_0\/clock_0
Path slack     : 32842p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_3  count7cell    1940   1940  32842  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/main_3     macrocell30   3375   5315  32842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_3
Path End       : \MDIO_Interface:bMDIO:ta_bits\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:ta_bits\/clock_0
Path slack     : 32842p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_3  count7cell    1940   1940  32842  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/main_1      macrocell31   3375   5315  32842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_1
Path End       : \MDIO_Interface:bMDIO:opcode_1\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:opcode_1\/clock_0
Path slack     : 32851p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5305
-------------------------------------   ---- 
End-of-path arrival time (ps)           5305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_1  count7cell    1940   1940  32842  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/main_6     macrocell29   3365   5305  32851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_0
Path End       : \MDIO_Interface:bMDIO:opcode_0\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:opcode_0\/clock_0
Path slack     : 32853p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5303
-------------------------------------   ---- 
End-of-path arrival time (ps)           5303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_0  count7cell    1940   1940  32853  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/main_6     macrocell30   3363   5303  32853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_0
Path End       : \MDIO_Interface:bMDIO:ta_bits\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:ta_bits\/clock_0
Path slack     : 32853p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5303
-------------------------------------   ---- 
End-of-path arrival time (ps)           5303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_0  count7cell    1940   1940  32853  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/main_4      macrocell31   3363   5303  32853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_0\/q
Path End       : \MDIO_Interface:bMDIO:op_write\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:op_write\/clock_0
Path slack     : 32856p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_0\/q       macrocell30   1250   1250  32856  RISE       1
\MDIO_Interface:bMDIO:op_write\/main_2  macrocell34   4050   5300  32856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_write\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_0\/q
Path End       : \MDIO_Interface:bMDIO:op_address\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:op_address\/clock_0
Path slack     : 32856p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_0\/q         macrocell30   1250   1250  32856  RISE       1
\MDIO_Interface:bMDIO:op_address\/main_2  macrocell35   4050   5300  32856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_address\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_0\/q
Path End       : \MDIO_Interface:bMDIO:op_pos_read\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:op_pos_read\/clock_0
Path slack     : 32856p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_0\/q          macrocell30   1250   1250  32856  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/main_2  macrocell36   4050   5300  32856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_3
Path End       : \MDIO_Interface:bMDIO:opcode_1\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:opcode_1\/clock_0
Path slack     : 32857p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_3  count7cell    1940   1940  32842  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/main_4     macrocell29   3360   5300  32857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_0
Path End       : \MDIO_Interface:bMDIO:opcode_1\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:opcode_1\/clock_0
Path slack     : 32861p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5295
-------------------------------------   ---- 
End-of-path arrival time (ps)           5295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_0  count7cell    1940   1940  32853  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/main_7     macrocell29   3355   5295  32861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdio_enable\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_2\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_2\/clock_0
Path slack     : 32928p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5229
-------------------------------------   ---- 
End-of-path arrival time (ps)           5229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/clock_0                 macrocell25         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdio_enable\/q      macrocell25   1250   1250  31101  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/main_1  macrocell39   3979   5229  32928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdc_dly\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 32950p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5206
-------------------------------------   ---- 
End-of-path arrival time (ps)           5206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdc_dly\/clock_0                     macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdc_dly\/q          macrocell28   1250   1250  25792  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_2  macrocell47   3956   5206  32950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdcSync\/out
Path End       : \MDIO_Interface:bMDIO:fp_state_2\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_2\/clock_0
Path slack     : 32979p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdcSync\/clock               synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdcSync\/out  synccell      1020   1020  27356  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/main_0    macrocell39   4158   5178  32979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_update\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_2\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_2\/clock_0
Path slack     : 33003p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5154
-------------------------------------   ---- 
End-of-path arrival time (ps)           5154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_update\/clock_0                   macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_update\/q        macrocell56   1250   1250  32455  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/main_4  macrocell49   3904   5154  33003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_update\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_1\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_1\/clock_0
Path slack     : 33003p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5154
-------------------------------------   ---- 
End-of-path arrival time (ps)           5154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_update\/clock_0                   macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_update\/q        macrocell56   1250   1250  32455  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/main_4  macrocell50   3904   5154  33003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_update\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_0\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_0\/clock_0
Path slack     : 33003p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5154
-------------------------------------   ---- 
End-of-path arrival time (ps)           5154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_update\/clock_0                   macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_update\/q        macrocell56   1250   1250  32455  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/main_2  macrocell51   3904   5154  33003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ta_bits\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 33020p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5136
-------------------------------------   ---- 
End-of-path arrival time (ps)           5136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ta_bits\/q          macrocell31   1250   1250  32112  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_4  macrocell47   3886   5136  33020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdcSync\/out
Path End       : \MDIO_Interface:bMDIO:mdc_dly\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:mdc_dly\/clock_0
Path slack     : 33029p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5128
-------------------------------------   ---- 
End-of-path arrival time (ps)           5128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdcSync\/clock               synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdcSync\/out  synccell      1020   1020  27356  RISE       1
\MDIO_Interface:bMDIO:mdc_dly\/main_0       macrocell28   4108   5128  33029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdc_dly\/clock_0                     macrocell28         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdcSync\/out
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 33029p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5128
-------------------------------------   ---- 
End-of-path arrival time (ps)           5128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdcSync\/clock               synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdcSync\/out  synccell      1020   1020  27356  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_0    macrocell47   4108   5128  33029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdio_enable\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 33032p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5124
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/clock_0                 macrocell25         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdio_enable\/q      macrocell25   1250   1250  31101  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_1  macrocell47   3874   5124  33032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_in_range\/q
Path End       : \MDIO_Interface:bMDIO:rs_load\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:rs_load\/clock_0
Path slack     : 33048p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_in_range\/q  macrocell48   1250   1250  33048  RISE       1
\MDIO_Interface:bMDIO:rs_load\/main_0   macrocell55   3859   5109  33048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_in_range\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 33068p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5089
-------------------------------------   ---- 
End-of-path arrival time (ps)           5089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell48         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_in_range\/q    macrocell48   1250   1250  33048  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_5  macrocell54   3839   5089  33068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_in_range\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_2\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_2\/clock_0
Path slack     : 33070p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5086
-------------------------------------   ---- 
End-of-path arrival time (ps)           5086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell48         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_in_range\/q    macrocell48   1250   1250  33048  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/main_1  macrocell52   3836   5086  33070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_in_range\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_1\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_1\/clock_0
Path slack     : 33070p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5086
-------------------------------------   ---- 
End-of-path arrival time (ps)           5086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell48         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_in_range\/q    macrocell48   1250   1250  33048  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/main_2  macrocell53   3836   5086  33070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_1\/q
Path End       : \MDIO_Interface:bMDIO:current_page_1\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:current_page_1\/clock_0
Path slack     : 33096p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5061
-------------------------------------   ---- 
End-of-path arrival time (ps)           5061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_1\/q       macrocell60   1250   1250  28493  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/main_3  macrocell60   3811   5061  33096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/clock_0              macrocell60         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdioSync\/out
Path End       : \MDIO_Interface:rd_dma\/main_0
Capture Clock  : \MDIO_Interface:rd_dma\/clock_0
Path slack     : 33111p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdioSync\/clock              synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdioSync\/out  synccell      1020   1020  30213  RISE       1
\MDIO_Interface:rd_dma\/main_0               macrocell27   4026   5046  33111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:rd_dma\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/so_comb
Path End       : \MDIO_Interface:bMDIO:cfp_addr\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:cfp_addr\/clock_0
Path slack     : 33149p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock          datapathcell6       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/so_comb  datapathcell6   2720   2720  33149  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/main_4               macrocell45     2288   5008  33149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/clock_0                    macrocell45         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_0\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_10
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 33168p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell47         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_0\/q        macrocell47   1250   1250  30989  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_10  macrocell40   3739   4989  33168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_2\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_2\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_2\/clock_0
Path slack     : 33182p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell39         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_2\/q       macrocell39   1250   1250  27483  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/main_5  macrocell39   3725   4975  33182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_load\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/d0_load
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock
Path slack     : 33198p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -2320
--------------------------------------------   ----- 
End-of-path required time (ps)                 39347

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6149
-------------------------------------   ---- 
End-of-path arrival time (ps)           6149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_load\/q                     macrocell55     1250   1250  33198  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/d0_load  datapathcell6   4899   6149  33198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_2\/q
Path End       : \MDIO_Interface:bMDIO:rs_load\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:rs_load\/clock_0
Path slack     : 33203p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4953
-------------------------------------   ---- 
End-of-path arrival time (ps)           4953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/clock_0                  macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_2\/q    macrocell49   1250   1250  33203  RISE       1
\MDIO_Interface:bMDIO:rs_load\/main_1  macrocell55   3703   4953  33203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_0\/q
Path End       : \MDIO_Interface:bMDIO:rs_load\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:rs_load\/clock_0
Path slack     : 33207p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_0\/q    macrocell51   1250   1250  33207  RISE       1
\MDIO_Interface:bMDIO:rs_load\/main_3  macrocell55   3699   4949  33207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_match\/q
Path End       : \MDIO_Interface:bMDIO:op_write\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:op_write\/clock_0
Path slack     : 33223p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_match\/q     macrocell32   1250   1250  32146  RISE       1
\MDIO_Interface:bMDIO:op_write\/main_3  macrocell34   3683   4933  33223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_write\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_match\/q
Path End       : \MDIO_Interface:bMDIO:op_address\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:op_address\/clock_0
Path slack     : 33223p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_match\/q       macrocell32   1250   1250  32146  RISE       1
\MDIO_Interface:bMDIO:op_address\/main_3  macrocell35   3683   4933  33223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_address\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_match\/q
Path End       : \MDIO_Interface:bMDIO:op_pos_read\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:op_pos_read\/clock_0
Path slack     : 33223p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell32         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_match\/q        macrocell32   1250   1250  32146  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/main_3  macrocell36   3683   4933  33223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_1\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_2\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_2\/clock_0
Path slack     : 33238p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4919
-------------------------------------   ---- 
End-of-path arrival time (ps)           4919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_1\/q       macrocell50   1250   1250  31905  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/main_2  macrocell49   3669   4919  33238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_1\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_1\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_1\/clock_0
Path slack     : 33238p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4919
-------------------------------------   ---- 
End-of-path arrival time (ps)           4919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_1\/q       macrocell50   1250   1250  31905  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/main_2  macrocell50   3669   4919  33238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:sample_carry\/q
Path End       : \MDIO_Interface:bMDIO:carry\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:carry\/clock_0
Path slack     : 33239p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4918
-------------------------------------   ---- 
End-of-path arrival time (ps)           4918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:sample_carry\/clock_0                macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:sample_carry\/q  macrocell62   1250   1250  33239  RISE       1
\MDIO_Interface:bMDIO:carry\/main_0    macrocell66   3668   4918  33239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:carry\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_match\/q
Path End       : \MDIO_Interface:bMDIO:addr_match_dly\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:addr_match_dly\/clock_0
Path slack     : 33240p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_match\/q           macrocell32   1250   1250  32146  RISE       1
\MDIO_Interface:bMDIO:addr_match_dly\/main_0  macrocell33   3667   4917  33240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match_dly\/clock_0              macrocell33         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_match\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 33240p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_match\/q       macrocell32   1250   1250  32146  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_5  macrocell47   3667   4917  33240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_4
Path End       : \MDIO_Interface:bMDIO:addr_match\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:addr_match\/clock_0
Path slack     : 33242p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_4  count7cell    1940   1940  31757  RISE       1
\MDIO_Interface:bMDIO:addr_match\/main_2   macrocell32   2974   4914  33242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell32         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_req\/q
Path End       : \MDIO_Interface:fw_dma1\/main_0
Capture Clock  : \MDIO_Interface:fw_dma1\/clock_0
Path slack     : 33263p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_req\/clock_0                      macrocell75         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_req\/q  macrocell75   1250   1250  33263  RISE       1
\MDIO_Interface:fw_dma1\/main_0  macrocell74   3644   4894  33263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:fw_dma1\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_2\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_2\/clock_0
Path slack     : 33348p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q       macrocell54   1250   1250  26592  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/main_4  macrocell52   3559   4809  33348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_1\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_1\/clock_0
Path slack     : 33348p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q       macrocell54   1250   1250  26592  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/main_5  macrocell53   3559   4809  33348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_load\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/d1_load
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock
Path slack     : 33348p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -2170
--------------------------------------------   ----- 
End-of-path required time (ps)                 39497

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6149
-------------------------------------   ---- 
End-of-path arrival time (ps)           6149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_load\/q                     macrocell55     1250   1250  33198  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/d1_load  datapathcell6   4899   6149  33348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_0\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_0\/clock_0
Path slack     : 33437p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4720
-------------------------------------   ---- 
End-of-path arrival time (ps)           4720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q       macrocell65   1250   1250  22959  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/main_5  macrocell65   3470   4720  33437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/tc
Path End       : \MDIO_Interface:bMDIO:addr_match\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:addr_match\/clock_0
Path slack     : 33441p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/tc      count7cell    2050   2050  31797  RISE       1
\MDIO_Interface:bMDIO:addr_match\/main_1  macrocell32   2666   4716  33441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell32         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_is_valid\/q
Path End       : \MDIO_Interface:bMDIO:addr_is_valid\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:addr_is_valid\/clock_0
Path slack     : 33447p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4710
-------------------------------------   ---- 
End-of-path arrival time (ps)           4710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_is_valid\/q       macrocell42   1250   1250  28694  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/main_2  macrocell42   3460   4710  33447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/clock_0               macrocell42         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_pos_read\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_0\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_0\/clock_0
Path slack     : 33469p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4688
-------------------------------------   ---- 
End-of-path arrival time (ps)           4688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_pos_read\/q      macrocell36   1250   1250  29559  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/main_1  macrocell65   3438   4688  33469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:fw_dma1\/q
Path End       : \MDIO_Interface:bMDIO:fw_state_0\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:fw_state_0\/clock_0
Path slack     : 33509p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:fw_dma1\/clock_0                           macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:fw_dma1\/q                macrocell74   1250   1250  33509  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/main_2  macrocell73   3398   4648  33509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_write\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 33511p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_write\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_write\/q         macrocell34   1250   1250  32616  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_6  macrocell40   3396   4646  33511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdcSync\/out
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 33586p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdcSync\/clock               synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdcSync\/out  synccell      1020   1020  27356  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_0    macrocell40   3550   4570  33586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_2
Path End       : \MDIO_Interface:bMDIO:addr_match\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:addr_match\/clock_0
Path slack     : 33587p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_2  count7cell    1940   1940  32703  RISE       1
\MDIO_Interface:bMDIO:addr_match\/main_4   macrocell32   2630   4570  33587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell32         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_2\/q
Path End       : \MDIO_Interface:bMDIO:current_page_2\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:current_page_2\/clock_0
Path slack     : 33617p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4539
-------------------------------------   ---- 
End-of-path arrival time (ps)           4539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/clock_0              macrocell59         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_2\/q       macrocell59   1250   1250  28083  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/main_3  macrocell59   3289   4539  33617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/clock_0              macrocell59         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:rs_load\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:rs_load\/clock_0
Path slack     : 33625p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q    macrocell52   1250   1250  26885  RISE       1
\MDIO_Interface:bMDIO:rs_load\/main_4  macrocell55   3282   4532  33625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:next_page\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:next_page\/clock_0
Path slack     : 33625p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q      macrocell52   1250   1250  26885  RISE       1
\MDIO_Interface:bMDIO:next_page\/main_0  macrocell57   3282   4532  33625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:next_page\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_2\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_2\/clock_0
Path slack     : 33646p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q       macrocell52   1250   1250  26885  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/main_2  macrocell52   3261   4511  33646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_1\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_1\/clock_0
Path slack     : 33646p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q       macrocell52   1250   1250  26885  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/main_3  macrocell53   3261   4511  33646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:is_16bit\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_2\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_2\/clock_0
Path slack     : 33648p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:is_16bit\/q         macrocell58   1250   1250  27370  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/main_0  macrocell63   3259   4509  33648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 33650p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q       macrocell52   1250   1250  26885  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_6  macrocell54   3256   4506  33650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:rs_update\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:rs_update\/clock_0
Path slack     : 33650p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q      macrocell52   1250   1250  26885  RISE       1
\MDIO_Interface:bMDIO:rs_update\/main_0  macrocell56   3256   4506  33650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_update\/clock_0                   macrocell56         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:cor_reg\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 33656p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:cor_reg\/q          macrocell37   1250   1250  30966  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_7  macrocell47   3251   4501  33656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_0\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_10
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 33689p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4468
-------------------------------------   ---- 
End-of-path arrival time (ps)           4468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell47         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_0\/q        macrocell47   1250   1250  30989  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_10  macrocell47   3218   4468  33689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ta_bits\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 33775p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ta_bits\/q          macrocell31   1250   1250  32112  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_4  macrocell40   3132   4382  33775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_1\/q
Path End       : \MDIO_Interface:bMDIO:current_page_1\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:current_page_1\/clock_0
Path slack     : 33793p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_1\/q           macrocell50   1250   1250  31905  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/main_1  macrocell60   3113   4363  33793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/clock_0              macrocell60         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:next_page\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_10
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 33796p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:next_page\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:next_page\/q         macrocell57   1250   1250  33796  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_10  macrocell54   3110   4360  33796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:next_page\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_2\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_2\/clock_0
Path slack     : 33797p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:next_page\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:next_page\/q        macrocell57   1250   1250  33796  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/main_6  macrocell52   3110   4360  33797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:next_page\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_1\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_1\/clock_0
Path slack     : 33797p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:next_page\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:next_page\/q        macrocell57   1250   1250  33796  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/main_7  macrocell53   3110   4360  33797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdio_enable\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 33805p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/clock_0                 macrocell25         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdio_enable\/q      macrocell25   1250   1250  31101  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_1  macrocell40   3102   4352  33805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdio_enable\/q
Path End       : \MDIO_Interface:bMDIO:addr_match\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:addr_match\/clock_0
Path slack     : 33809p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/clock_0                 macrocell25         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdio_enable\/q      macrocell25   1250   1250  31101  RISE       1
\MDIO_Interface:bMDIO:addr_match\/main_0  macrocell32   3098   4348  33809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell32         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_load\/q
Path End       : \MDIO_Interface:bMDIO:rs_load\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:rs_load\/clock_0
Path slack     : 33831p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_load\/q       macrocell55   1250   1250  33198  RISE       1
\MDIO_Interface:bMDIO:rs_load\/main_7  macrocell55   3075   4325  33831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_load\/q
Path End       : \MDIO_Interface:bMDIO:next_page\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:next_page\/clock_0
Path slack     : 33831p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_load\/q         macrocell55   1250   1250  33198  RISE       1
\MDIO_Interface:bMDIO:next_page\/main_2  macrocell57   3075   4325  33831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:next_page\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_load\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_2\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_2\/clock_0
Path slack     : 33834p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4322
-------------------------------------   ---- 
End-of-path arrival time (ps)           4322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_load\/q          macrocell55   1250   1250  33198  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/main_5  macrocell52   3072   4322  33834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_load\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_1\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_1\/clock_0
Path slack     : 33834p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4322
-------------------------------------   ---- 
End-of-path arrival time (ps)           4322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_load\/q          macrocell55   1250   1250  33198  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/main_6  macrocell53   3072   4322  33834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_1
Path End       : \MDIO_Interface:bMDIO:addr_match\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:addr_match\/clock_0
Path slack     : 33907p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_1  count7cell    1940   1940  32842  RISE       1
\MDIO_Interface:bMDIO:addr_match\/main_5   macrocell32   2310   4250  33907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell32         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_3
Path End       : \MDIO_Interface:bMDIO:addr_match\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:addr_match\/clock_0
Path slack     : 33911p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_3  count7cell    1940   1940  32842  RISE       1
\MDIO_Interface:bMDIO:addr_match\/main_3   macrocell32   2305   4245  33911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell32         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_0
Path End       : \MDIO_Interface:bMDIO:addr_match\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:addr_match\/clock_0
Path slack     : 33918p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4238
-------------------------------------   ---- 
End-of-path arrival time (ps)           4238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_0  count7cell    1940   1940  32853  RISE       1
\MDIO_Interface:bMDIO:addr_match\/main_6   macrocell32   2298   4238  33918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell32         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:next_page\/q
Path End       : \MDIO_Interface:bMDIO:rs_load\/main_8
Capture Clock  : \MDIO_Interface:bMDIO:rs_load\/clock_0
Path slack     : 33941p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4216
-------------------------------------   ---- 
End-of-path arrival time (ps)           4216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:next_page\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:next_page\/q     macrocell57   1250   1250  33796  RISE       1
\MDIO_Interface:bMDIO:rs_load\/main_8  macrocell55   2966   4216  33941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:rd_dma\/q
Path End       : \MDIO_Interface:rd_dma\/main_4
Capture Clock  : \MDIO_Interface:rd_dma\/clock_0
Path slack     : 33960p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4197
-------------------------------------   ---- 
End-of-path arrival time (ps)           4197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:rd_dma\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:rd_dma\/q       macrocell27   1250   1250  23984  RISE       1
\MDIO_Interface:rd_dma\/main_4  macrocell27   2947   4197  33960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:rd_dma\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_load\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_9
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 33976p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_load\/q          macrocell55   1250   1250  33198  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_9  macrocell54   2930   4180  33976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_match_dly\/q
Path End       : \MDIO_Interface:bMDIO:cor_reg\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:cor_reg\/clock_0
Path slack     : 33993p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match_dly\/clock_0              macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_match_dly\/q  macrocell33   1250   1250  33993  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/main_3    macrocell37   2913   4163  33993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:is_sram\/q
Path End       : \MDIO_Interface:bMDIO:capture\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:capture\/clock_0
Path slack     : 33999p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:is_sram\/q       macrocell41   1250   1250  33999  RISE       1
\MDIO_Interface:bMDIO:capture\/main_2  macrocell38   2908   4158  33999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:capture\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_1\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_2\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_2\/clock_0
Path slack     : 34007p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4149
-------------------------------------   ---- 
End-of-path arrival time (ps)           4149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_1\/q       macrocell40   1250   1250  27908  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/main_6  macrocell39   2899   4149  34007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_req_dly\/q
Path End       : \MDIO_Interface:fw_dma1\/main_1
Capture Clock  : \MDIO_Interface:fw_dma1\/clock_0
Path slack     : 34022p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_req_dly\/clock_0                  macrocell76         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_req_dly\/q  macrocell76   1250   1250  34022  RISE       1
\MDIO_Interface:fw_dma1\/main_1      macrocell74   2885   4135  34022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:fw_dma1\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_state_0\/q
Path End       : \MDIO_Interface:bMDIO:fw_state_0\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:fw_state_0\/clock_0
Path slack     : 34066p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4090
-------------------------------------   ---- 
End-of-path arrival time (ps)           4090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_state_0\/q       macrocell73   1250   1250  31497  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/main_1  macrocell73   2840   4090  34066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_state_0\/q
Path End       : \MDIO_Interface:fw_dma2\/main_1
Capture Clock  : \MDIO_Interface:fw_dma2\/clock_0
Path slack     : 34066p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4090
-------------------------------------   ---- 
End-of-path arrival time (ps)           4090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_state_0\/q  macrocell73   1250   1250  31497  RISE       1
\MDIO_Interface:fw_dma2\/main_1      macrocell77   2840   4090  34066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:fw_dma2\/clock_0                           macrocell77         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:CfgReg\/control_1
Path End       : Net_1950/main_2
Capture Clock  : Net_1950/clock_0
Path slack     : 34104p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:CfgReg\/clock               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:CfgReg\/control_1  controlcell3   1210   1210  34104  RISE       1
Net_1950/main_2                                   macrocell21    2843   4053  34104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1950/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 34105p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q       macrocell53   1250   1250  26501  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_7  macrocell54   2802   4052  34105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:bMDIO:rs_update\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:rs_update\/clock_0
Path slack     : 34105p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q      macrocell53   1250   1250  26501  RISE       1
\MDIO_Interface:bMDIO:rs_update\/main_1  macrocell56   2802   4052  34105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_update\/clock_0                   macrocell56         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:CtlReg\/control_2
Path End       : \MDIO_Interface:bMDIO:fw_req\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:fw_req\/clock_0
Path slack     : 34111p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:CtlReg\/clock                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:CtlReg\/control_2  controlcell2   1210   1210  34111  RISE       1
\MDIO_Interface:bMDIO:fw_req\/main_0     macrocell75    2836   4046  34111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_req\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:CtlReg\/control_0
Path End       : \MDIO_Interface:bMDIO:mdio_enable\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:mdio_enable\/clock_0
Path slack     : 34112p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:CtlReg\/clock                        controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:CtlReg\/control_0    controlcell2   1210   1210  34112  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/main_0  macrocell25    2835   4045  34112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/clock_0                 macrocell25         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:CtlReg\/control_1
Path End       : Net_1950/main_0
Capture Clock  : Net_1950/clock_0
Path slack     : 34113p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:CtlReg\/clock                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:CtlReg\/control_1  controlcell2   1210   1210  34113  RISE       1
Net_1950/main_0                          macrocell21    2834   4044  34113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1950/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_2\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_2\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_2\/clock_0
Path slack     : 34113p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/clock_0                  macrocell49         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_2\/q       macrocell49   1250   1250  33203  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/main_1  macrocell49   2794   4044  34113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_2\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_1\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_1\/clock_0
Path slack     : 34113p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/clock_0                  macrocell49         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_2\/q       macrocell49   1250   1250  33203  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/main_1  macrocell50   2794   4044  34113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_load\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/d0_load
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock
Path slack     : 34115p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -2320
--------------------------------------------   ----- 
End-of-path required time (ps)                 39347

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_load\/q                     macrocell55     1250   1250  33198  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/d0_load  datapathcell5   3982   5232  34115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:cfp_addr\/q
Path End       : \MDIO_Interface:bMDIO:keep_high\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:keep_high\/clock_0
Path slack     : 34116p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/clock_0                    macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:cfp_addr\/q        macrocell45   1250   1250  34116  RISE       1
\MDIO_Interface:bMDIO:keep_high\/main_6  macrocell44   2791   4041  34116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:keep_high\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_2\/q
Path End       : \MDIO_Interface:bMDIO:current_page_2\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:current_page_2\/clock_0
Path slack     : 34116p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/clock_0                  macrocell49         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_2\/q           macrocell49   1250   1250  33203  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/main_1  macrocell59   2791   4041  34116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/clock_0              macrocell59         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_0\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_2\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_2\/clock_0
Path slack     : 34118p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_0\/q       macrocell51   1250   1250  33207  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/main_3  macrocell49   2788   4038  34118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_0\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_1\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_1\/clock_0
Path slack     : 34118p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_0\/q       macrocell51   1250   1250  33207  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/main_3  macrocell50   2788   4038  34118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_0\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_0\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_0\/clock_0
Path slack     : 34118p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_0\/q       macrocell51   1250   1250  33207  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/main_1  macrocell51   2788   4038  34118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_2\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_2\/clock_0
Path slack     : 34122p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q       macrocell53   1250   1250  26501  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/main_3  macrocell52   2785   4035  34122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_1\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_1\/clock_0
Path slack     : 34122p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q       macrocell53   1250   1250  26501  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/main_4  macrocell53   2785   4035  34122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:cfp_addr\/q
Path End       : \MDIO_Interface:bMDIO:cfp_addr\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:cfp_addr\/clock_0
Path slack     : 34123p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/clock_0                    macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:cfp_addr\/q       macrocell45   1250   1250  34116  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/main_0  macrocell45   2784   4034  34123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/clock_0                    macrocell45         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_req\/q
Path End       : \MDIO_Interface:bMDIO:fw_req\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:fw_req\/clock_0
Path slack     : 34125p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_req\/clock_0                      macrocell75         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_req\/q       macrocell75   1250   1250  33263  RISE       1
\MDIO_Interface:bMDIO:fw_req\/main_2  macrocell75   2782   4032  34125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_req\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_0\/q
Path End       : \MDIO_Interface:bMDIO:current_page_0\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:current_page_0\/clock_0
Path slack     : 34135p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4022
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_0\/q           macrocell51   1250   1250  33207  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/main_1  macrocell61   2772   4022  34135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/clock_0              macrocell61         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_req\/q
Path End       : \MDIO_Interface:bMDIO:fw_req_dly\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:fw_req_dly\/clock_0
Path slack     : 34140p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_req\/clock_0                      macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_req\/q           macrocell75   1250   1250  33263  RISE       1
\MDIO_Interface:bMDIO:fw_req_dly\/main_0  macrocell76   2767   4017  34140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_req_dly\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:start_detect\/q
Path End       : \MDIO_Interface:bMDIO:opcode_0\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:opcode_0\/clock_0
Path slack     : 34200p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3957
-------------------------------------   ---- 
End-of-path arrival time (ps)           3957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:start_detect\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:start_detect\/q   macrocell26   1250   1250  31811  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/main_1  macrocell30   2707   3957  34200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:start_detect\/q
Path End       : \MDIO_Interface:bMDIO:opcode_1\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:opcode_1\/clock_0
Path slack     : 34212p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:start_detect\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:start_detect\/q   macrocell26   1250   1250  31811  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/main_1  macrocell29   2695   3945  34212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdioSync\/out
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/route_si
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock
Path slack     : 34226p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3500
--------------------------------------------   ----- 
End-of-path required time (ps)                 38167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdioSync\/clock              synccell            0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdioSync\/out           synccell        1020   1020  30213  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/route_si  datapathcell5   2921   3941  34226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_3\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_3\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_3\/clock_0
Path slack     : 34256p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3901
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_3\/q       macrocell70   1250   1250  28994  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/main_6  macrocell70   2651   3901  34256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_load\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/d1_load
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock
Path slack     : 34265p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -2170
--------------------------------------------   ----- 
End-of-path required time (ps)                 39497

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_load\/q                     macrocell55     1250   1250  33198  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/d1_load  datapathcell5   3982   5232  34265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_write\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 34280p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_write\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_write\/q         macrocell34   1250   1250  32616  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_6  macrocell47   2627   3877  34280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_state_1\/q
Path End       : \MDIO_Interface:bMDIO:fw_state_1\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:fw_state_1\/clock_0
Path slack     : 34282p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/clock_0                  macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_state_1\/q       macrocell72   1250   1250  29212  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/main_0  macrocell72   2625   3875  34282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_in_range\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_3\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_3\/clock_0
Path slack     : 34289p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell48         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_in_range\/q    macrocell48   1250   1250  33048  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/main_0  macrocell70   2618   3868  34289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_in_range\/q
Path End       : \MDIO_Interface:bMDIO:addr_is_valid\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:addr_is_valid\/clock_0
Path slack     : 34293p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell48         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_in_range\/q       macrocell48   1250   1250  33048  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/main_3  macrocell42   2614   3864  34293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/clock_0               macrocell42         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_in_range\/q
Path End       : \MDIO_Interface:bMDIO:current_page_2\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:current_page_2\/clock_0
Path slack     : 34293p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_in_range\/q        macrocell48   1250   1250  33048  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/main_0  macrocell59   2614   3864  34293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/clock_0              macrocell59         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_in_range\/q
Path End       : \MDIO_Interface:bMDIO:current_page_1\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:current_page_1\/clock_0
Path slack     : 34293p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_in_range\/q        macrocell48   1250   1250  33048  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/main_0  macrocell60   2614   3864  34293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/clock_0              macrocell60         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_in_range\/q
Path End       : \MDIO_Interface:bMDIO:current_page_0\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:current_page_0\/clock_0
Path slack     : 34293p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_in_range\/q        macrocell48   1250   1250  33048  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/main_0  macrocell61   2614   3864  34293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/clock_0              macrocell61         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_match\/q
Path End       : \MDIO_Interface:bMDIO:addr_match\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:addr_match\/clock_0
Path slack     : 34300p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_match\/q       macrocell32   1250   1250  32146  RISE       1
\MDIO_Interface:bMDIO:addr_match\/main_7  macrocell32   2606   3856  34300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell32         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_match\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 34301p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_match\/q       macrocell32   1250   1250  32146  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_5  macrocell40   2606   3856  34301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_0\/q
Path End       : \MDIO_Interface:bMDIO:opcode_0\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:opcode_0\/clock_0
Path slack     : 34370p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_0\/q       macrocell30   1250   1250  32856  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/main_7  macrocell30   2537   3787  34370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:keep_high\/q
Path End       : \MDIO_Interface:mdio_o\/main_3
Capture Clock  : \MDIO_Interface:mdio_o\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:keep_high\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:keep_high\/q  macrocell44   1250   1250  34607  RISE       1
\MDIO_Interface:mdio_o\/main_3      macrocell46   2300   3550  34607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:mdio_o\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_3
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 34611p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_3  controlcell5   1210   1210  34611  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_4                 macrocell41    2335   3545  34611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:carry\/q
Path End       : \MDIO_Interface:bMDIO:carry\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:carry\/clock_0
Path slack     : 34613p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:carry\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:carry\/q       macrocell66   1250   1250  32212  RISE       1
\MDIO_Interface:bMDIO:carry\/main_1  macrocell66   2294   3544  34613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:carry\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_4
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 34617p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_4  controlcell4   1210   1210  34617  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_3                  macrocell58    2330   3540  34617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:bMDIO:rs_load\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:rs_load\/clock_0
Path slack     : 34617p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q    macrocell53   1250   1250  26501  RISE       1
\MDIO_Interface:bMDIO:rs_load\/main_5  macrocell55   2289   3539  34617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:bMDIO:next_page\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:next_page\/clock_0
Path slack     : 34617p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q      macrocell53   1250   1250  26501  RISE       1
\MDIO_Interface:bMDIO:next_page\/main_1  macrocell57   2289   3539  34617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:next_page\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_5
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 34618p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_5  controlcell4   1210   1210  34618  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_2                  macrocell58    2329   3539  34618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_6
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 34619p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_6  controlcell4   1210   1210  34619  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_1                  macrocell58    2328   3538  34619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_3
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 34619p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_3  controlcell4   1210   1210  34619  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_4                  macrocell58    2328   3538  34619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_7
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 34624p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3533
-------------------------------------   ---- 
End-of-path arrival time (ps)           3533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_7  controlcell4   1210   1210  34624  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_0                  macrocell58    2323   3533  34624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_1
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 34624p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3533
-------------------------------------   ---- 
End-of-path arrival time (ps)           3533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_1  controlcell4   1210   1210  34624  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_6                  macrocell58    2323   3533  34624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_4
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 34625p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3532
-------------------------------------   ---- 
End-of-path arrival time (ps)           3532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_4  controlcell5   1210   1210  34625  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_3                 macrocell41    2322   3532  34625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_0
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 34626p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3530
-------------------------------------   ---- 
End-of-path arrival time (ps)           3530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_0  controlcell4   1210   1210  34626  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_7                  macrocell58    2320   3530  34626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_2
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 34626p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3530
-------------------------------------   ---- 
End-of-path arrival time (ps)           3530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_2  controlcell5   1210   1210  34626  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_5                 macrocell41    2320   3530  34626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_5
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 34628p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3528
-------------------------------------   ---- 
End-of-path arrival time (ps)           3528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_5  controlcell5   1210   1210  34628  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_2                 macrocell41    2318   3528  34628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_2
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 34635p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3522
-------------------------------------   ---- 
End-of-path arrival time (ps)           3522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_2  controlcell4   1210   1210  34635  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_5                  macrocell58    2312   3522  34635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_0
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 34635p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3522
-------------------------------------   ---- 
End-of-path arrival time (ps)           3522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_0  controlcell5   1210   1210  34635  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_7                 macrocell41    2312   3522  34635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_1
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 34636p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3521
-------------------------------------   ---- 
End-of-path arrival time (ps)           3521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_1  controlcell5   1210   1210  34636  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_6                 macrocell41    2311   3521  34636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_6
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 34644p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3513
-------------------------------------   ---- 
End-of-path arrival time (ps)           3513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_6  controlcell5   1210   1210  34644  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_1                 macrocell41    2303   3513  34644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_7
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 34646p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3511
-------------------------------------   ---- 
End-of-path arrival time (ps)           3511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_7  controlcell5   1210   1210  34646  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_0                 macrocell41    2301   3511  34646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cntrl16:u1\/f1_bus_stat_comb
Path End       : \MDIO_host_2:MdioStatusReg\/status_3
Capture Clock  : \MDIO_host_2:MdioStatusReg\/clock
Path slack     : 35749p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   41667
- Setup time                                      -500
----------------------------------------------   ----- 
End-of-path required time (ps)                   41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/busclk                             datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_host_2:cntrl16:u1\/f1_bus_stat_comb  datapathcell4   3110   3110  35749  RISE       1
\MDIO_host_2:MdioStatusReg\/status_3       statuscell1     2308   5418  35749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioStatusReg\/clock                          statuscell1         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/sol_msb
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/sir
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock
Path slack     : 37927p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3020
--------------------------------------------   ----- 
End-of-path required time (ps)                 38647

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       720
-------------------------------------   --- 
End-of-path arrival time (ps)           720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/sol_msb  datapathcell5    720    720  37927  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/sir      datapathcell6      0    720  37927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/sol_msb
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/sir
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock
Path slack     : 37927p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3020
--------------------------------------------   ----- 
End-of-path required time (ps)                 38647

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       720
-------------------------------------   --- 
End-of-path arrival time (ps)           720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/clock          datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/sol_msb  datapathcell7    720    720  37927  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/sir      datapathcell8      0    720  37927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock          datapathcell8       0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:MdioDp:u0\/sol_msb
Path End       : \MDIO_Interface:bMDIO:MdioDp:u1\/sir
Capture Clock  : \MDIO_Interface:bMDIO:MdioDp:u1\/clock
Path slack     : 37927p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3020
--------------------------------------------   ----- 
End-of-path required time (ps)                 38647

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       720
-------------------------------------   --- 
End-of-path arrival time (ps)           720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/clock                     datapathcell11      0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:MdioDp:u0\/sol_msb  datapathcell11    720    720  37927  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/sir      datapathcell12      0    720  37927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/clock                     datapathcell12      0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2086/q
Path End       : \MDIO_host_2:cntrl16:u0\/route_si
Capture Clock  : \MDIO_host_2:cntrl16:u0\/clock
Path slack     : 85142p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3500
--------------------------------------------   ------ 
End-of-path required time (ps)                 121500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36358
-------------------------------------   ----- 
End-of-path arrival time (ps)           36358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2086/clock_0                                           macrocell12         0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
Net_2086/q                         macrocell12     1250   1250  85142  RISE       1
MDIO_M(0)/pin_input                iocell2         6203   7453  85142  RISE       1
MDIO_M(0)/pad_out                  iocell2        16038  23491  85142  RISE       1
MDIO_M(0)/pad_in                   iocell2            0  23491  85142  RISE       1
MDIO_M(0)/fb                       iocell2         7440  30931  85142  RISE       1
\MDIO_host_2:cntrl16:u0\/route_si  datapathcell3   5427  36358  85142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u0\/clock                             datapathcell3       0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : \MDIO_host_2:MdioCounter\/load
Capture Clock  : \MDIO_host_2:MdioCounter\/clock
Path slack     : 107284p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -5360
--------------------------------------------   ------ 
End-of-path required time (ps)                 119640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12356
-------------------------------------   ----- 
End-of-path arrival time (ps)           12356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q            macrocell16   1250   1250  107284  RISE       1
\MDIO_host_2:status_val_1\/main_1  macrocell4    4973   6223  107284  RISE       1
\MDIO_host_2:status_val_1\/q       macrocell4    3350   9573  107284  RISE       1
\MDIO_host_2:MdioCounter\/load     count7cell    2783  12356  107284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_5
Path End       : \MDIO_host_2:MdioStatusReg\/status_2
Capture Clock  : \MDIO_host_2:MdioStatusReg\/clock
Path slack     : 110026p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14474
-------------------------------------   ----- 
End-of-path arrival time (ps)           14474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_5     count7cell    1940   1940  110026  RISE       1
\MDIO_host_2:status_val_2\/main_4     macrocell5    6276   8216  110026  RISE       1
\MDIO_host_2:status_val_2\/q          macrocell5    3350  11566  110026  RISE       1
\MDIO_host_2:MdioStatusReg\/status_2  statuscell1   2908  14474  110026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioStatusReg\/clock                          statuscell1         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : \MDIO_host_2:MdioStatusReg\/status_1
Capture Clock  : \MDIO_host_2:MdioStatusReg\/clock
Path slack     : 112119p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12381
-------------------------------------   ----- 
End-of-path arrival time (ps)           12381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q               macrocell16   1250   1250  107284  RISE       1
\MDIO_host_2:status_val_1\/main_1     macrocell4    4973   6223  107284  RISE       1
\MDIO_host_2:status_val_1\/q          macrocell4    3350   9573  107284  RISE       1
\MDIO_host_2:MdioStatusReg\/status_1  statuscell1   2808  12381  112119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioStatusReg\/clock                          statuscell1         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_5
Path End       : \MDIO_host_2:State_0\/main_4
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 112709p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8781
-------------------------------------   ---- 
End-of-path arrival time (ps)           8781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_5  count7cell    1940   1940  110026  RISE       1
\MDIO_host_2:State_0\/main_4       macrocell17   6841   8781  112709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_1\/q
Path End       : \MDIO_host_2:cntrl16:u1\/cs_addr_1
Capture Clock  : \MDIO_host_2:cntrl16:u1\/clock
Path slack     : 112825p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 118990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6165
-------------------------------------   ---- 
End-of-path arrival time (ps)           6165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell19         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_1\/q               macrocell19     1250   1250  112825  RISE       1
\MDIO_host_2:cntrl16:u1\/cs_addr_1  datapathcell4   4915   6165  112825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/clock                             datapathcell4       0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_2\/q
Path End       : \MDIO_host_2:cntrl16:u0\/cs_addr_2
Capture Clock  : \MDIO_host_2:cntrl16:u0\/clock
Path slack     : 113049p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 118990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5941
-------------------------------------   ---- 
End-of-path arrival time (ps)           5941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_2\/clock_0                                macrocell18         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_2\/q               macrocell18     1250   1250  113049  RISE       1
\MDIO_host_2:cntrl16:u0\/cs_addr_2  datapathcell3   4691   5941  113049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u0\/clock                             datapathcell3       0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_5
Path End       : \MDIO_host_2:State_2\/main_4
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 113274p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8216
-------------------------------------   ---- 
End-of-path arrival time (ps)           8216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_5  count7cell    1940   1940  110026  RISE       1
\MDIO_host_2:State_2\/main_4       macrocell15   6276   8216  113274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell15         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_5
Path End       : \MDIO_host_2:State_1\/main_4
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 113274p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8216
-------------------------------------   ---- 
End-of-path arrival time (ps)           8216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_5  count7cell    1940   1940  110026  RISE       1
\MDIO_host_2:State_1\/main_4       macrocell16   6276   8216  113274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell16         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_1\/q
Path End       : \MDIO_host_2:cntrl16:u0\/cs_addr_1
Capture Clock  : \MDIO_host_2:cntrl16:u0\/clock
Path slack     : 113385p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 118990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5605
-------------------------------------   ---- 
End-of-path arrival time (ps)           5605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell19         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_1\/q               macrocell19     1250   1250  112825  RISE       1
\MDIO_host_2:cntrl16:u0\/cs_addr_1  datapathcell3   4355   5605  113385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u0\/clock                             datapathcell3       0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_1
Path End       : \MDIO_host_2:cfg_1\/main_8
Capture Clock  : \MDIO_host_2:cfg_1\/clock_0
Path slack     : 113518p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7972
-------------------------------------   ---- 
End-of-path arrival time (ps)           7972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_1  count7cell    1940   1940  112937  RISE       1
\MDIO_host_2:cfg_1\/main_8         macrocell19   6032   7972  113518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell19         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_2\/q
Path End       : \MDIO_host_2:cntrl16:u1\/cs_addr_2
Capture Clock  : \MDIO_host_2:cntrl16:u1\/clock
Path slack     : 113597p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 118990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_2\/clock_0                                macrocell18         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_2\/q               macrocell18     1250   1250  113049  RISE       1
\MDIO_host_2:cntrl16:u1\/cs_addr_2  datapathcell4   4143   5393  113597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/clock                             datapathcell4       0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_5
Path End       : \MDIO_host_2:cfg_0\/main_4
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 113679p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7811
-------------------------------------   ---- 
End-of-path arrival time (ps)           7811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_5  count7cell    1940   1940  110026  RISE       1
\MDIO_host_2:cfg_0\/main_4         macrocell20   5871   7811  113679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : \MDIO_host_2:cfg_0\/main_1
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 114704p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6786
-------------------------------------   ---- 
End-of-path arrival time (ps)           6786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q     macrocell16   1250   1250  107284  RISE       1
\MDIO_host_2:cfg_0\/main_1  macrocell20   5536   6786  114704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : \MDIO_host_2:cfg_1\/main_1
Capture Clock  : \MDIO_host_2:cfg_1\/clock_0
Path slack     : 114740p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6750
-------------------------------------   ---- 
End-of-path arrival time (ps)           6750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q     macrocell16   1250   1250  107284  RISE       1
\MDIO_host_2:cfg_1\/main_1  macrocell19   5500   6750  114740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell19         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_0\/q
Path End       : \MDIO_host_2:cntrl16:u0\/cs_addr_0
Capture Clock  : \MDIO_host_2:cntrl16:u0\/clock
Path slack     : 114839p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 118990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell20         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_0\/q               macrocell20     1250   1250  114839  RISE       1
\MDIO_host_2:cntrl16:u0\/cs_addr_0  datapathcell3   2901   4151  114839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u0\/clock                             datapathcell3       0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_0\/q
Path End       : \MDIO_host_2:cntrl16:u1\/cs_addr_0
Capture Clock  : \MDIO_host_2:cntrl16:u1\/clock
Path slack     : 114841p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 118990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4149
-------------------------------------   ---- 
End-of-path arrival time (ps)           4149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell20         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_0\/q               macrocell20     1250   1250  114839  RISE       1
\MDIO_host_2:cntrl16:u1\/cs_addr_0  datapathcell4   2899   4149  114841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/clock                             datapathcell4       0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : \MDIO_host_2:cfg_1\/main_2
Capture Clock  : \MDIO_host_2:cfg_1\/clock_0
Path slack     : 114937p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6553
-------------------------------------   ---- 
End-of-path arrival time (ps)           6553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q     macrocell17   1250   1250  107894  RISE       1
\MDIO_host_2:cfg_1\/main_2  macrocell19   5303   6553  114937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell19         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cntrl16:u1\/f0_blk_stat_comb
Path End       : \MDIO_host_2:State_0\/main_11
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 115017p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6473
-------------------------------------   ---- 
End-of-path arrival time (ps)           6473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/clock                             datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cntrl16:u1\/f0_blk_stat_comb  datapathcell4   3580   3580  115017  RISE       1
\MDIO_host_2:State_0\/main_11              macrocell17     2893   6473  115017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_5
Path End       : \MDIO_host_2:cfg_1\/main_4
Capture Clock  : \MDIO_host_2:cfg_1\/clock_0
Path slack     : 115124p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6366
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_5  count7cell    1940   1940  110026  RISE       1
\MDIO_host_2:cfg_1\/main_4         macrocell19   4426   6366  115124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell19         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : \MDIO_host_2:cfg_1\/main_0
Capture Clock  : \MDIO_host_2:cfg_1\/clock_0
Path slack     : 115278p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6212
-------------------------------------   ---- 
End-of-path arrival time (ps)           6212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell15         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q     macrocell15   1250   1250  108233  RISE       1
\MDIO_host_2:cfg_1\/main_0  macrocell19   4962   6212  115278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell19         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cntrl16:u1\/f0_blk_stat_comb
Path End       : \MDIO_host_2:cfg_0\/main_10
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 115610p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5880
-------------------------------------   ---- 
End-of-path arrival time (ps)           5880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/clock                             datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cntrl16:u1\/f0_blk_stat_comb  datapathcell4   3580   3580  115017  RISE       1
\MDIO_host_2:cfg_0\/main_10                macrocell20     2300   5880  115610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : Net_2120/main_2
Capture Clock  : Net_2120/clock_0
Path slack     : 115665p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5825
-------------------------------------   ---- 
End-of-path arrival time (ps)           5825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q  macrocell16   1250   1250  107284  RISE       1
Net_2120/main_2          macrocell13   4575   5825  115665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2120/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : Net_2120/main_3
Capture Clock  : Net_2120/clock_0
Path slack     : 115865p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q  macrocell17   1250   1250  107894  RISE       1
Net_2120/main_3          macrocell13   4375   5625  115865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2120/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : \MDIO_host_2:cfg_0\/main_2
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 115881p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5609
-------------------------------------   ---- 
End-of-path arrival time (ps)           5609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q     macrocell17   1250   1250  107894  RISE       1
\MDIO_host_2:cfg_0\/main_2  macrocell20   4359   5609  115881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_0
Path End       : \MDIO_host_2:State_2\/main_9
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 116018p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5472
-------------------------------------   ---- 
End-of-path arrival time (ps)           5472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_0  count7cell    1940   1940  112770  RISE       1
\MDIO_host_2:State_2\/main_9       macrocell15   3532   5472  116018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell15         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_0
Path End       : \MDIO_host_2:State_1\/main_9
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 116018p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5472
-------------------------------------   ---- 
End-of-path arrival time (ps)           5472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_0  count7cell    1940   1940  112770  RISE       1
\MDIO_host_2:State_1\/main_9       macrocell16   3532   5472  116018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell16         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_4
Path End       : \MDIO_host_2:State_2\/main_5
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 116026p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_4  count7cell    1940   1940  112778  RISE       1
\MDIO_host_2:State_2\/main_5       macrocell15   3524   5464  116026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell15         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_4
Path End       : \MDIO_host_2:State_1\/main_5
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 116026p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_4  count7cell    1940   1940  112778  RISE       1
\MDIO_host_2:State_1\/main_5       macrocell16   3524   5464  116026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell16         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioControlReg\/control_0
Path End       : \MDIO_host_2:State_2\/main_10
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 116055p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioControlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioControlReg\/control_0  controlcell1   1210   1210  116055  RISE       1
\MDIO_host_2:State_2\/main_10           macrocell15    4225   5435  116055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell15         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioControlReg\/control_0
Path End       : \MDIO_host_2:State_1\/main_10
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 116055p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioControlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioControlReg\/control_0  controlcell1   1210   1210  116055  RISE       1
\MDIO_host_2:State_1\/main_10           macrocell16    4225   5435  116055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell16         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cntrl16:u1\/so_comb
Path End       : Net_2086/main_3
Capture Clock  : Net_2086/clock_0
Path slack     : 116089p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5401
-------------------------------------   ---- 
End-of-path arrival time (ps)           5401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/clock                             datapathcell4       0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cntrl16:u1\/so_comb  datapathcell4   2520   2520  116089  RISE       1
Net_2086/main_3                   macrocell12     2881   5401  116089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2086/clock_0                                           macrocell12         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_0
Path End       : \MDIO_host_2:cfg_1\/main_9
Capture Clock  : \MDIO_host_2:cfg_1\/clock_0
Path slack     : 116115p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5375
-------------------------------------   ---- 
End-of-path arrival time (ps)           5375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_0  count7cell    1940   1940  112770  RISE       1
\MDIO_host_2:cfg_1\/main_9         macrocell19   3435   5375  116115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell19         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_4
Path End       : \MDIO_host_2:cfg_1\/main_5
Capture Clock  : \MDIO_host_2:cfg_1\/clock_0
Path slack     : 116120p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5370
-------------------------------------   ---- 
End-of-path arrival time (ps)           5370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_4  count7cell    1940   1940  112778  RISE       1
\MDIO_host_2:cfg_1\/main_5         macrocell19   3430   5370  116120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell19         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_0
Path End       : \MDIO_host_2:State_0\/main_9
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 116166p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_0  count7cell    1940   1940  112770  RISE       1
\MDIO_host_2:State_0\/main_9       macrocell17   3384   5324  116166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_4
Path End       : \MDIO_host_2:State_0\/main_5
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 116170p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_4  count7cell    1940   1940  112778  RISE       1
\MDIO_host_2:State_0\/main_5       macrocell17   3380   5320  116170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_1
Path End       : \MDIO_host_2:State_2\/main_8
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 116185p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5305
-------------------------------------   ---- 
End-of-path arrival time (ps)           5305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_1  count7cell    1940   1940  112937  RISE       1
\MDIO_host_2:State_2\/main_8       macrocell15   3365   5305  116185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell15         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_1
Path End       : \MDIO_host_2:State_1\/main_8
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 116185p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5305
-------------------------------------   ---- 
End-of-path arrival time (ps)           5305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_1  count7cell    1940   1940  112937  RISE       1
\MDIO_host_2:State_1\/main_8       macrocell16   3365   5305  116185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell16         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_6
Path End       : \MDIO_host_2:State_2\/main_3
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 116190p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_6  count7cell    1940   1940  112942  RISE       1
\MDIO_host_2:State_2\/main_3       macrocell15   3360   5300  116190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell15         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_6
Path End       : \MDIO_host_2:State_1\/main_3
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 116190p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_6  count7cell    1940   1940  112942  RISE       1
\MDIO_host_2:State_1\/main_3       macrocell16   3360   5300  116190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell16         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_3
Path End       : \MDIO_host_2:State_2\/main_6
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 116194p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5296
-------------------------------------   ---- 
End-of-path arrival time (ps)           5296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_3  count7cell    1940   1940  112946  RISE       1
\MDIO_host_2:State_2\/main_6       macrocell15   3356   5296  116194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell15         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_3
Path End       : \MDIO_host_2:State_1\/main_6
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 116194p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5296
-------------------------------------   ---- 
End-of-path arrival time (ps)           5296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_3  count7cell    1940   1940  112946  RISE       1
\MDIO_host_2:State_1\/main_6       macrocell16   3356   5296  116194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell16         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_2
Path End       : \MDIO_host_2:State_2\/main_7
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 116195p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5295
-------------------------------------   ---- 
End-of-path arrival time (ps)           5295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_2  count7cell    1940   1940  112947  RISE       1
\MDIO_host_2:State_2\/main_7       macrocell15   3355   5295  116195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell15         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_2
Path End       : \MDIO_host_2:State_1\/main_7
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 116195p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5295
-------------------------------------   ---- 
End-of-path arrival time (ps)           5295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_2  count7cell    1940   1940  112947  RISE       1
\MDIO_host_2:State_1\/main_7       macrocell16   3355   5295  116195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell16         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_1
Path End       : \MDIO_host_2:State_0\/main_8
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 116200p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5290
-------------------------------------   ---- 
End-of-path arrival time (ps)           5290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_1  count7cell    1940   1940  112937  RISE       1
\MDIO_host_2:State_0\/main_8       macrocell17   3350   5290  116200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : Net_2120/main_1
Capture Clock  : Net_2120/clock_0
Path slack     : 116205p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5285
-------------------------------------   ---- 
End-of-path arrival time (ps)           5285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell15         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q  macrocell15   1250   1250  108233  RISE       1
Net_2120/main_1          macrocell13   4035   5285  116205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2120/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_6
Path End       : \MDIO_host_2:State_0\/main_3
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 116207p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5283
-------------------------------------   ---- 
End-of-path arrival time (ps)           5283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_6  count7cell    1940   1940  112942  RISE       1
\MDIO_host_2:State_0\/main_3       macrocell17   3343   5283  116207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_3
Path End       : \MDIO_host_2:State_0\/main_6
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 116207p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5283
-------------------------------------   ---- 
End-of-path arrival time (ps)           5283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_3  count7cell    1940   1940  112946  RISE       1
\MDIO_host_2:State_0\/main_6       macrocell17   3343   5283  116207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_2
Path End       : \MDIO_host_2:State_0\/main_7
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 116208p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5282
-------------------------------------   ---- 
End-of-path arrival time (ps)           5282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_2  count7cell    1940   1940  112947  RISE       1
\MDIO_host_2:State_0\/main_7       macrocell17   3342   5282  116208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : \MDIO_host_2:cfg_0\/main_0
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 116255p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5235
-------------------------------------   ---- 
End-of-path arrival time (ps)           5235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell15         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q     macrocell15   1250   1250  108233  RISE       1
\MDIO_host_2:cfg_0\/main_0  macrocell20   3985   5235  116255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_6
Path End       : \MDIO_host_2:cfg_1\/main_3
Capture Clock  : \MDIO_host_2:cfg_1\/clock_0
Path slack     : 116304p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5186
-------------------------------------   ---- 
End-of-path arrival time (ps)           5186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_6  count7cell    1940   1940  112942  RISE       1
\MDIO_host_2:cfg_1\/main_3         macrocell19   3246   5186  116304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell19         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_3
Path End       : \MDIO_host_2:cfg_1\/main_6
Capture Clock  : \MDIO_host_2:cfg_1\/clock_0
Path slack     : 116312p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_3  count7cell    1940   1940  112946  RISE       1
\MDIO_host_2:cfg_1\/main_6         macrocell19   3238   5178  116312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell19         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_2
Path End       : \MDIO_host_2:cfg_1\/main_7
Capture Clock  : \MDIO_host_2:cfg_1\/clock_0
Path slack     : 116315p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5175
-------------------------------------   ---- 
End-of-path arrival time (ps)           5175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_2  count7cell    1940   1940  112947  RISE       1
\MDIO_host_2:cfg_1\/main_7         macrocell19   3235   5175  116315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell19         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioControlReg\/control_0
Path End       : \MDIO_host_2:State_0\/main_10
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 116611p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioControlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioControlReg\/control_0  controlcell1   1210   1210  116055  RISE       1
\MDIO_host_2:State_0\/main_10           macrocell17    3669   4879  116611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : Net_2086/main_2
Capture Clock  : Net_2086/clock_0
Path slack     : 116838p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q  macrocell17   1250   1250  107894  RISE       1
Net_2086/main_2          macrocell12   3402   4652  116838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2086/clock_0                                           macrocell12         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : \MDIO_host_2:cfg_2\/main_2
Capture Clock  : \MDIO_host_2:cfg_2\/clock_0
Path slack     : 116838p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q     macrocell17   1250   1250  107894  RISE       1
\MDIO_host_2:cfg_2\/main_2  macrocell18   3402   4652  116838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_2\/clock_0                                macrocell18         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : \MDIO_host_2:State_2\/main_2
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 116839p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q       macrocell17   1250   1250  107894  RISE       1
\MDIO_host_2:State_2\/main_2  macrocell15   3401   4651  116839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell15         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : \MDIO_host_2:State_1\/main_2
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 116839p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q       macrocell17   1250   1250  107894  RISE       1
\MDIO_host_2:State_1\/main_2  macrocell16   3401   4651  116839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell16         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_4
Path End       : \MDIO_host_2:cfg_0\/main_5
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 116902p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4588
-------------------------------------   ---- 
End-of-path arrival time (ps)           4588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_4  count7cell    1940   1940  112778  RISE       1
\MDIO_host_2:cfg_0\/main_5         macrocell20   2648   4588  116902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_0
Path End       : \MDIO_host_2:cfg_0\/main_9
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 116910p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4580
-------------------------------------   ---- 
End-of-path arrival time (ps)           4580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_0  count7cell    1940   1940  112770  RISE       1
\MDIO_host_2:cfg_0\/main_9         macrocell20   2640   4580  116910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2120/q
Path End       : Net_2120/main_0
Capture Clock  : Net_2120/clock_0
Path slack     : 116961p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2120/clock_0                                           macrocell13         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_2120/q       macrocell13   1250   1250  116961  RISE       1
Net_2120/main_0  macrocell13   3279   4529  116961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2120/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : \MDIO_host_2:State_0\/main_2
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 116968p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q       macrocell17   1250   1250  107894  RISE       1
\MDIO_host_2:State_0\/main_2  macrocell17   3272   4522  116968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : \MDIO_host_2:State_2\/main_1
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 117159p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q       macrocell16   1250   1250  107284  RISE       1
\MDIO_host_2:State_2\/main_1  macrocell15   3081   4331  117159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell15         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : \MDIO_host_2:State_1\/main_1
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 117159p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q       macrocell16   1250   1250  107284  RISE       1
\MDIO_host_2:State_1\/main_1  macrocell16   3081   4331  117159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell16         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : Net_2086/main_1
Capture Clock  : Net_2086/clock_0
Path slack     : 117162p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4328
-------------------------------------   ---- 
End-of-path arrival time (ps)           4328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q  macrocell16   1250   1250  107284  RISE       1
Net_2086/main_1          macrocell12   3078   4328  117162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2086/clock_0                                           macrocell12         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : \MDIO_host_2:cfg_2\/main_1
Capture Clock  : \MDIO_host_2:cfg_2\/clock_0
Path slack     : 117162p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4328
-------------------------------------   ---- 
End-of-path arrival time (ps)           4328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q     macrocell16   1250   1250  107284  RISE       1
\MDIO_host_2:cfg_2\/main_1  macrocell18   3078   4328  117162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_2\/clock_0                                macrocell18         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : Net_2086/main_0
Capture Clock  : Net_2086/clock_0
Path slack     : 117165p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell15         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q  macrocell15   1250   1250  108233  RISE       1
Net_2086/main_0          macrocell12   3075   4325  117165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2086/clock_0                                           macrocell12         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : \MDIO_host_2:cfg_2\/main_0
Capture Clock  : \MDIO_host_2:cfg_2\/clock_0
Path slack     : 117165p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell15         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q     macrocell15   1250   1250  108233  RISE       1
\MDIO_host_2:cfg_2\/main_0  macrocell18   3075   4325  117165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_2\/clock_0                                macrocell18         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : \MDIO_host_2:State_2\/main_0
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 117166p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell15         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q       macrocell15   1250   1250  108233  RISE       1
\MDIO_host_2:State_2\/main_0  macrocell15   3074   4324  117166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell15         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : \MDIO_host_2:State_1\/main_0
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 117166p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell15         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q       macrocell15   1250   1250  108233  RISE       1
\MDIO_host_2:State_1\/main_0  macrocell16   3074   4324  117166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell16         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_6
Path End       : \MDIO_host_2:cfg_0\/main_3
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 117235p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_6  count7cell    1940   1940  112942  RISE       1
\MDIO_host_2:cfg_0\/main_3         macrocell20   2315   4255  117235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_1
Path End       : \MDIO_host_2:cfg_0\/main_8
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 117240p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_1  count7cell    1940   1940  112937  RISE       1
\MDIO_host_2:cfg_0\/main_8         macrocell20   2310   4250  117240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_3
Path End       : \MDIO_host_2:cfg_0\/main_6
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 117240p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_3  count7cell    1940   1940  112946  RISE       1
\MDIO_host_2:cfg_0\/main_6         macrocell20   2310   4250  117240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_2
Path End       : \MDIO_host_2:cfg_0\/main_7
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 117244p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_2  count7cell    1940   1940  112947  RISE       1
\MDIO_host_2:cfg_0\/main_7         macrocell20   2306   4246  117244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : \MDIO_host_2:State_0\/main_1
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 117285p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4205
-------------------------------------   ---- 
End-of-path arrival time (ps)           4205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q       macrocell16   1250   1250  107284  RISE       1
\MDIO_host_2:State_0\/main_1  macrocell17   2955   4205  117285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : \MDIO_host_2:State_0\/main_0
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 117305p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell15         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q       macrocell15   1250   1250  108233  RISE       1
\MDIO_host_2:State_0\/main_0  macrocell17   2935   4185  117305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_0\/q
Path End       : \MDIO_host_2:cfg_0\/main_11
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 117349p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell20         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_0\/q        macrocell20   1250   1250  114839  RISE       1
\MDIO_host_2:cfg_0\/main_11  macrocell20   2891   4141  117349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_1\/q
Path End       : \MDIO_host_2:cfg_1\/main_10
Capture Clock  : \MDIO_host_2:cfg_1\/clock_0
Path slack     : 117615p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell19         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_1\/q        macrocell19   1250   1250  112825  RISE       1
\MDIO_host_2:cfg_1\/main_10  macrocell19   2625   3875  117615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell19         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_2\/q
Path End       : \MDIO_host_2:cfg_2\/main_3
Capture Clock  : \MDIO_host_2:cfg_2\/clock_0
Path slack     : 117941p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_2\/clock_0                                macrocell18         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_2\/q       macrocell18   1250   1250  113049  RISE       1
\MDIO_host_2:cfg_2\/main_3  macrocell18   2299   3549  117941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_2\/clock_0                                macrocell18         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cntrl16:u0\/sol_msb
Path End       : \MDIO_host_2:cntrl16:u1\/sir
Capture Clock  : \MDIO_host_2:cntrl16:u1\/clock
Path slack     : 121460p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3020
--------------------------------------------   ------ 
End-of-path required time (ps)                 121980

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u0\/clock                             datapathcell3       0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cntrl16:u0\/sol_msb  datapathcell3    520    520  121460  RISE       1
\MDIO_host_2:cntrl16:u1\/sir      datapathcell4      0    520  121460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/clock                             datapathcell4       0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 33277620p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 33285607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7987
-------------------------------------   ---- 
End-of-path arrival time (ps)           7987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell10     1250   1250  33277620  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   6737   7987  33277620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1882/main_1
Capture Clock  : Net_1882/clock_0
Path slack     : 33279398p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 33288157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8759
-------------------------------------   ---- 
End-of-path arrival time (ps)           8759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  33279398  RISE       1
Net_1882/main_1                       macrocell14     6249   8759  33279398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1882/clock_0                                           macrocell14         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 33280564p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 33285607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell10     1250   1250  33277620  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   3793   5043  33280564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 33281017p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 33285607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4590
-------------------------------------   ---- 
End-of-path arrival time (ps)           4590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  33281017  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2300   4590  33281017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 33281018p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 33285607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4588
-------------------------------------   ---- 
End-of-path arrival time (ps)           4588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  33281018  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2298   4588  33281018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_1881/main_0
Capture Clock  : Net_1881/clock_0
Path slack     : 33283130p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 33288157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q  macrocell10   1250   1250  33277620  RISE       1
Net_1881/main_0                  macrocell11   3777   5027  33283130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1881/clock_0                                           macrocell11         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_1882/main_0
Capture Clock  : Net_1882/clock_0
Path slack     : 33283130p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 33288157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q  macrocell10   1250   1250  33277620  RISE       1
Net_1882/main_0                  macrocell14   3777   5027  33283130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1882/clock_0                                           macrocell14         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1881/main_1
Capture Clock  : Net_1881/clock_0
Path slack     : 33283357p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 33288157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4799
-------------------------------------   ---- 
End-of-path arrival time (ps)           4799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  33283357  RISE       1
Net_1881/main_1                       macrocell11     2289   4799  33283357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1881/clock_0                                           macrocell11         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

