{
  "Top": "pass",
  "RtlTop": "pass",
  "RtlPrefix": "",
  "RtlSubPrefix": "pass_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu50",
    "Package": "-fsvh2104",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_int<512> const *",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_p0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_int<512>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_p1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "out"
        }
      ]
    },
    "numInputs": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "numInputs",
          "usage": "data",
          "direction": "in"
        }]
    },
    "processDelay": {
      "index": "3",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "processDelay",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_interface -m_axi_conservative_mode=1",
      "config_interface -m_axi_addr64=1",
      "config_interface -m_axi_auto_max_ports=0",
      "config_rtl -register_reset_num=3",
      "config_rtl -deadlock_detection=sim",
      "config_dataflow -strict_mode=warning",
      "config_export -format=xo",
      "config_export -ipname=pass"
    ],
    "DirectiveTcl": ["set_directive_top pass -name pass"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "pass"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.333",
    "Uncertainty": "0.89991",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.333 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "pass",
    "Version": "1.0",
    "DisplayName": "Pass",
    "Revision": "2113814138",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_pass_1_0.zip"
  },
  "Files": {
    "CSource": ["\/mnt\/HLSNAS\/02.IZunsR\/course-lab_A\/Vitis-Tutorials\/Hardware_Acceleration\/Design_Tutorials\/07-host-code-opt\/reference-files\/src\/pass.cpp"],
    "Vhdl": [
      "impl\/vhdl\/pass_add_512ns_512ns_512_2_1.vhd",
      "impl\/vhdl\/pass_control_s_axi.vhd",
      "impl\/vhdl\/pass_entry_proc.vhd",
      "impl\/vhdl\/pass_exec.vhd",
      "impl\/vhdl\/pass_exec_Pipeline_VITIS_LOOP_23_1.vhd",
      "impl\/vhdl\/pass_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/pass_fifo_w32_d3_S.vhd",
      "impl\/vhdl\/pass_fifo_w64_d4_S.vhd",
      "impl\/vhdl\/pass_fifo_w512_d2_S.vhd",
      "impl\/vhdl\/pass_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/pass_p0_m_axi.vhd",
      "impl\/vhdl\/pass_p1_m_axi.vhd",
      "impl\/vhdl\/pass_pass_dataflow.vhd",
      "impl\/vhdl\/pass_read_Pipeline_VITIS_LOOP_13_1.vhd",
      "impl\/vhdl\/pass_read_r.vhd",
      "impl\/vhdl\/pass_start_for_exec_U0.vhd",
      "impl\/vhdl\/pass_start_for_write_U0.vhd",
      "impl\/vhdl\/pass_write_Pipeline_VITIS_LOOP_35_1.vhd",
      "impl\/vhdl\/pass_write_r.vhd",
      "impl\/vhdl\/pass.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/pass_add_512ns_512ns_512_2_1.v",
      "impl\/verilog\/pass_control_s_axi.v",
      "impl\/verilog\/pass_entry_proc.v",
      "impl\/verilog\/pass_exec.v",
      "impl\/verilog\/pass_exec_Pipeline_VITIS_LOOP_23_1.v",
      "impl\/verilog\/pass_fifo_w32_d2_S.v",
      "impl\/verilog\/pass_fifo_w32_d3_S.v",
      "impl\/verilog\/pass_fifo_w64_d4_S.v",
      "impl\/verilog\/pass_fifo_w512_d2_S.v",
      "impl\/verilog\/pass_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/pass_p0_m_axi.v",
      "impl\/verilog\/pass_p1_m_axi.v",
      "impl\/verilog\/pass_pass_dataflow.v",
      "impl\/verilog\/pass_read_Pipeline_VITIS_LOOP_13_1.v",
      "impl\/verilog\/pass_read_r.v",
      "impl\/verilog\/pass_start_for_exec_U0.v",
      "impl\/verilog\/pass_start_for_write_U0.v",
      "impl\/verilog\/pass_write_Pipeline_VITIS_LOOP_35_1.v",
      "impl\/verilog\/pass_write_r.v",
      "impl\/verilog\/pass.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/pass_v1_0\/data\/pass.mdd",
      "impl\/misc\/drivers\/pass_v1_0\/data\/pass.tcl",
      "impl\/misc\/drivers\/pass_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/pass_v1_0\/src\/xpass.c",
      "impl\/misc\/drivers\/pass_v1_0\/src\/xpass.h",
      "impl\/misc\/drivers\/pass_v1_0\/src\/xpass_hw.h",
      "impl\/misc\/drivers\/pass_v1_0\/src\/xpass_linux.c",
      "impl\/misc\/drivers\/pass_v1_0\/src\/xpass_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "impl\/export.xo",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/pass.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "R",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "R",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "input_r_1",
          "access": "W",
          "description": "Data signal of input_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_r",
              "access": "W",
              "description": "Bit 31 to 0 of input_r"
            }]
        },
        {
          "offset": "0x14",
          "name": "input_r_2",
          "access": "W",
          "description": "Data signal of input_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_r",
              "access": "W",
              "description": "Bit 63 to 32 of input_r"
            }]
        },
        {
          "offset": "0x1c",
          "name": "output_r_1",
          "access": "W",
          "description": "Data signal of output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r",
              "access": "W",
              "description": "Bit 31 to 0 of output_r"
            }]
        },
        {
          "offset": "0x20",
          "name": "output_r_2",
          "access": "W",
          "description": "Data signal of output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r",
              "access": "W",
              "description": "Bit 63 to 32 of output_r"
            }]
        },
        {
          "offset": "0x28",
          "name": "numInputs",
          "access": "W",
          "description": "Data signal of numInputs",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "numInputs",
              "access": "W",
              "description": "Bit 31 to 0 of numInputs"
            }]
        },
        {
          "offset": "0x30",
          "name": "processDelay",
          "access": "W",
          "description": "Data signal of processDelay",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "processDelay",
              "access": "W",
              "description": "Bit 31 to 0 of processDelay"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "output"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "numInputs"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "processDelay"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_p0:m_axi_p1",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_p0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_p0_",
      "paramPrefix": "C_M_AXI_P0_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_p0_ARADDR",
        "m_axi_p0_ARBURST",
        "m_axi_p0_ARCACHE",
        "m_axi_p0_ARID",
        "m_axi_p0_ARLEN",
        "m_axi_p0_ARLOCK",
        "m_axi_p0_ARPROT",
        "m_axi_p0_ARQOS",
        "m_axi_p0_ARREADY",
        "m_axi_p0_ARREGION",
        "m_axi_p0_ARSIZE",
        "m_axi_p0_ARUSER",
        "m_axi_p0_ARVALID",
        "m_axi_p0_AWADDR",
        "m_axi_p0_AWBURST",
        "m_axi_p0_AWCACHE",
        "m_axi_p0_AWID",
        "m_axi_p0_AWLEN",
        "m_axi_p0_AWLOCK",
        "m_axi_p0_AWPROT",
        "m_axi_p0_AWQOS",
        "m_axi_p0_AWREADY",
        "m_axi_p0_AWREGION",
        "m_axi_p0_AWSIZE",
        "m_axi_p0_AWUSER",
        "m_axi_p0_AWVALID",
        "m_axi_p0_BID",
        "m_axi_p0_BREADY",
        "m_axi_p0_BRESP",
        "m_axi_p0_BUSER",
        "m_axi_p0_BVALID",
        "m_axi_p0_RDATA",
        "m_axi_p0_RID",
        "m_axi_p0_RLAST",
        "m_axi_p0_RREADY",
        "m_axi_p0_RRESP",
        "m_axi_p0_RUSER",
        "m_axi_p0_RVALID",
        "m_axi_p0_WDATA",
        "m_axi_p0_WID",
        "m_axi_p0_WLAST",
        "m_axi_p0_WREADY",
        "m_axi_p0_WSTRB",
        "m_axi_p0_WUSER",
        "m_axi_p0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "input"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "input"
        }
      ]
    },
    "m_axi_p1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_p1_",
      "paramPrefix": "C_M_AXI_P1_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_p1_ARADDR",
        "m_axi_p1_ARBURST",
        "m_axi_p1_ARCACHE",
        "m_axi_p1_ARID",
        "m_axi_p1_ARLEN",
        "m_axi_p1_ARLOCK",
        "m_axi_p1_ARPROT",
        "m_axi_p1_ARQOS",
        "m_axi_p1_ARREADY",
        "m_axi_p1_ARREGION",
        "m_axi_p1_ARSIZE",
        "m_axi_p1_ARUSER",
        "m_axi_p1_ARVALID",
        "m_axi_p1_AWADDR",
        "m_axi_p1_AWBURST",
        "m_axi_p1_AWCACHE",
        "m_axi_p1_AWID",
        "m_axi_p1_AWLEN",
        "m_axi_p1_AWLOCK",
        "m_axi_p1_AWPROT",
        "m_axi_p1_AWQOS",
        "m_axi_p1_AWREADY",
        "m_axi_p1_AWREGION",
        "m_axi_p1_AWSIZE",
        "m_axi_p1_AWUSER",
        "m_axi_p1_AWVALID",
        "m_axi_p1_BID",
        "m_axi_p1_BREADY",
        "m_axi_p1_BRESP",
        "m_axi_p1_BUSER",
        "m_axi_p1_BVALID",
        "m_axi_p1_RDATA",
        "m_axi_p1_RID",
        "m_axi_p1_RLAST",
        "m_axi_p1_RREADY",
        "m_axi_p1_RRESP",
        "m_axi_p1_RUSER",
        "m_axi_p1_RVALID",
        "m_axi_p1_WDATA",
        "m_axi_p1_WID",
        "m_axi_p1_WLAST",
        "m_axi_p1_WREADY",
        "m_axi_p1_WSTRB",
        "m_axi_p1_WUSER",
        "m_axi_p1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "output"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "output"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_p0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_p0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_p0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_p0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_p0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_p0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_p0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_p0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_p0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_p0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_p0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_p0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_p0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_p0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_p0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_p0_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_p0_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_p0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_p0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_p0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_p0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_p0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_p0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_p0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_p0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_p0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_p0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_p0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_p0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_p0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_p0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_p0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_p0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_p0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_p0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_p0_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_p0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_p0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_p0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_p0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_p0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_p0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_p0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_p0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_p0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_p1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_p1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_p1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_p1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_p1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_p1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_p1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_p1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_p1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_p1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_p1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_p1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_p1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_p1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_p1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_p1_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_p1_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_p1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_p1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_p1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_p1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_p1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_p1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_p1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_p1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_p1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_p1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_p1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_p1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_p1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_p1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_p1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_p1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_p1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_p1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_p1_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_p1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_p1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_p1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_p1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_p1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_p1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_p1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_p1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_p1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "pass",
      "Instances": [{
          "ModuleName": "pass_dataflow",
          "InstanceName": "grp_pass_dataflow_fu_88",
          "Instances": [
            {
              "ModuleName": "read_r",
              "InstanceName": "read_U0",
              "Instances": [{
                  "ModuleName": "read_Pipeline_VITIS_LOOP_13_1",
                  "InstanceName": "grp_read_Pipeline_VITIS_LOOP_13_1_fu_82"
                }]
            },
            {
              "ModuleName": "entry_proc",
              "InstanceName": "entry_proc_U0"
            },
            {
              "ModuleName": "exec",
              "InstanceName": "exec_U0",
              "Instances": [{
                  "ModuleName": "exec_Pipeline_VITIS_LOOP_23_1",
                  "InstanceName": "grp_exec_Pipeline_VITIS_LOOP_23_1_fu_60"
                }]
            },
            {
              "ModuleName": "write_r",
              "InstanceName": "write_U0",
              "Instances": [{
                  "ModuleName": "write_Pipeline_VITIS_LOOP_35_1",
                  "InstanceName": "grp_write_Pipeline_VITIS_LOOP_35_1_fu_73"
                }]
            }
          ]
        }]
    },
    "Info": {
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "read_Pipeline_VITIS_LOOP_13_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "read_r": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "exec_Pipeline_VITIS_LOOP_23_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "exec": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_Pipeline_VITIS_LOOP_35_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_r": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pass_dataflow": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pass": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.217"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "38",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "read_Pipeline_VITIS_LOOP_13_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_13_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "550",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "119",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "read_r": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "FF": "684",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "651",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "exec_Pipeline_VITIS_LOOP_23_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.382"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_23_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "1676",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "675",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "exec": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "FF": "1779",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "850",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "write_Pipeline_VITIS_LOOP_35_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_35_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "550",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "121",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "write_r": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "FF": "715",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "676",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "pass_dataflow": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "FF": "5385",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "3433",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "pass": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "FF": "14909",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "19939",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-11-08 21:38:44 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
