
*** Running vivado
    with args -log system_DPUCZDX8G_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_DPUCZDX8G_1_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_DPUCZDX8G_1_0.tcl -notrace
INFO: Dispatch client connection id - 34539
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/xo/ip_repo/xilinx_com_RTLKernel_DPUCZDX8G_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/abhidan/sata/tools/Vitis_2022_2/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_DPUCZDX8G_1_0
Command: synth_design -top system_DPUCZDX8G_1_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13241
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/media/abhidan/sata/tools/Vitis_2022_2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11014] non-net output port 'wrt_done' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:811]
WARNING: [Synth 8-11014] non-net output port 'buf_wr_done' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:812]
WARNING: [Synth 8-11014] non-net output port 'cfg_img_wr_en' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:815]
WARNING: [Synth 8-11014] non-net output port 'cfg_weights_wr_en' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:817]
WARNING: [Synth 8-11014] non-net output port 'cfg_bias_wr_en' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:819]
WARNING: [Synth 8-11014] non-net output port 'cfg_mean_wr_en' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:821]
WARNING: [Synth 8-11014] non-net output port 'cfg_buf_wr_addr' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:823]
WARNING: [Synth 8-11014] non-net output port 'cfg_buf_wr_bank_id' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:824]
WARNING: [Synth 8-11014] non-net output port 'cfg_buf_wr_offset' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:825]
WARNING: [Synth 8-11014] non-net output port 'cfg_buf_wr_bytes_num' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:826]
WARNING: [Synth 8-11014] non-net output port 'cfg_in_chs' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:830]
WARNING: [Synth 8-11014] non-net output port 'cfg_static_jump_rd' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:831]
WARNING: [Synth 8-11014] non-net output port 'cfg_jump_wr' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:832]
WARNING: [Synth 8-11014] non-net output port 'cfg_length' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:833]
WARNING: [Synth 8-11014] non-net output port 'cfg_pad_idx' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:834]
WARNING: [Synth 8-11014] non-net output port 'cfg_pad_end' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:835]
WARNING: [Synth 8-11014] non-net output port 'cfg_pad_start' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:836]
WARNING: [Synth 8-11014] non-net output port 'cfg_avg_mode' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:837]
WARNING: [Synth 8-11014] non-net output port 'wrt_cfg_en' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:3731]
WARNING: [Synth 8-11014] non-net output port 'load_wr_err' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:3750]
WARNING: [Synth 8-11014] non-net output port 'mean_val_rdy' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:5551]
WARNING: [Synth 8-11014] non-net output port 'cfg_mean_val0' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:5553]
WARNING: [Synth 8-11014] non-net output port 'cfg_mean_val1' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:5554]
WARNING: [Synth 8-11014] non-net output port 'cfg_mean_val2' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:5555]
WARNING: [Synth 8-11014] non-net output port 'cfg_mean_val3' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:5556]
INFO: [Synth 8-11241] undeclared symbol 'hub_issue_done', assumed default net type 'wire' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:20751]
INFO: [Synth 8-11241] undeclared symbol 'm_axi_hp0_last', assumed default net type 'wire' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:21030]
INFO: [Synth 8-11241] undeclared symbol 'recv_donehp0_o', assumed default net type 'wire' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:21580]
WARNING: [Synth 8-11014] non-net output port 'thd_is_suspended' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:21988]
WARNING: [Synth 8-11014] non-net output port 'm_axis_cmd_tdata' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:21996]
WARNING: [Synth 8-11014] non-net output port 'm_axis_cmd_tvalid' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:21997]
WARNING: [Synth 8-11014] non-net output port 's_axis_sts_tready' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22002]
WARNING: [Synth 8-11014] non-net output port 'instr_start' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22005]
WARNING: [Synth 8-11014] non-net output port 'instr_end' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22006]
WARNING: [Synth 8-11014] non-net output port 'dpd_dpdon_code' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22009]
WARNING: [Synth 8-11014] non-net output port 'dpd_dpdby_code' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22010]
WARNING: [Synth 8-11014] non-net output port 'dpd_wait_pass' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22011]
WARNING: [Synth 8-11014] non-net output port 'dpd_update' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22013]
WARNING: [Synth 8-11014] non-net output port 'dpd_pass_0' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22239]
WARNING: [Synth 8-11014] non-net output port 'dpd_pass_1' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22245]
WARNING: [Synth 8-11014] non-net output port 'dpd_pass_2' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22251]
WARNING: [Synth 8-11014] non-net output port 'dpd_pass_3' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22257]
WARNING: [Synth 8-11014] non-net output port 'm_axis_linstr_tdata' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22411]
WARNING: [Synth 8-11014] non-net output port 'm_axis_linstr_tvalid' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22412]
WARNING: [Synth 8-11014] non-net output port 'm_axis_sinstr_tdata' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22416]
WARNING: [Synth 8-11014] non-net output port 'm_axis_sinstr_tvalid' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22417]
WARNING: [Synth 8-11014] non-net output port 'm_axis_cinstr_tdata' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22421]
WARNING: [Synth 8-11014] non-net output port 'm_axis_cinstr_tvalid' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22422]
WARNING: [Synth 8-11014] non-net output port 'm_axis_pinstr_tdata' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22426]
WARNING: [Synth 8-11014] non-net output port 'm_axis_pinstr_tvalid' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22427]
WARNING: [Synth 8-11014] non-net output port 'm_axi_gp_araddr' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22641]
WARNING: [Synth 8-11014] non-net output port 'm_axi_gp_arvalid' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22649]
WARNING: [Synth 8-11014] non-net output port 'fetch_done' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22661]
INFO: [Synth 8-11241] undeclared symbol 'sync_ir', assumed default net type 'wire' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:23315]
WARNING: [Synth 8-11014] non-net output port 'exec_done' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22843]
WARNING: [Synth 8-11014] non-net output port 'thd_is_suspended' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22846]
WARNING: [Synth 8-11014] non-net output port 'm_axis_cmd_tdata' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22854]
WARNING: [Synth 8-11014] non-net output port 'm_axis_cmd_tvalid' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22855]
WARNING: [Synth 8-11014] non-net output port 's_axis_sts_tready' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22860]
WARNING: [Synth 8-11014] non-net output port 'instr_start' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22863]
WARNING: [Synth 8-11014] non-net output port 'instr_start_plus' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22864]
WARNING: [Synth 8-11014] non-net output port 'instr_end' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22865]
WARNING: [Synth 8-11014] non-net output port 'instr_end_plus' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22866]
WARNING: [Synth 8-11014] non-net output port 'dpd_dpdon_code' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22868]
WARNING: [Synth 8-11014] non-net output port 'dpd_dpdby_code' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22869]
WARNING: [Synth 8-11014] non-net output port 'dpd_wait_pass' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22870]
WARNING: [Synth 8-11014] non-net output port 'dpd_update' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:22872]
WARNING: [Synth 8-11014] non-net output port 'm_axis_cmd_tdata' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:23368]
WARNING: [Synth 8-11014] non-net output port 'm_axi_gp_awvalid' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:23609]
WARNING: [Synth 8-11014] non-net output port 'm_axi_gp_wvalid' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:23615]
WARNING: [Synth 8-11014] non-net output port 'reg_prof_value' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:23624]
WARNING: [Synth 8-11014] non-net output port 'exec_done' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:24846]
WARNING: [Synth 8-11014] non-net output port 'thd_is_suspended' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:24849]
WARNING: [Synth 8-11014] non-net output port 'm_axis_cmd_tdata' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:24857]
WARNING: [Synth 8-11014] non-net output port 'm_axis_cmd_tvalid' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:24858]
WARNING: [Synth 8-11014] non-net output port 's_axis_sts_tready' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:24863]
WARNING: [Synth 8-11014] non-net output port 'dpd_dpdon_code' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:24870]
WARNING: [Synth 8-11014] non-net output port 'dpd_dpdby_code' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:24871]
WARNING: [Synth 8-11014] non-net output port 'dpd_update' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:24874]
WARNING: [Synth 8-11014] non-net output port 'thdl_is_granted' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:25121]
WARNING: [Synth 8-11014] non-net output port 'thdl_suspend_req' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:25122]
WARNING: [Synth 8-11014] non-net output port 'm_axis_tvalid' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:25268]
WARNING: [Synth 8-11014] non-net output port 'counter' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:25271]
WARNING: [Synth 8-11014] non-net output port 'prog_full' cannot be initialized at declaration in SystemVerilog mode [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:25386]
INFO: [Synth 8-11241] undeclared symbol 'ins_opcode_o', assumed default net type 'wire' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:27456]
INFO: [Synth 8-11241] undeclared symbol 'prof_trig_iend', assumed default net type 'wire' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:31269]
INFO: [Synth 8-11241] undeclared symbol 'start', assumed default net type 'wire' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:31271]
INFO: [Synth 8-11241] undeclared symbol 'pea_tlast_pxl_of_win', assumed default net type 'wire' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:31425]
INFO: [Synth 8-11241] undeclared symbol 'pea_tvalid', assumed default net type 'wire' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:31437]
INFO: [Synth 8-11241] undeclared symbol 'img_dwc_tready', assumed default net type 'wire' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:31521]
INFO: [Synth 8-11241] undeclared symbol 'res_tready', assumed default net type 'wire' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:31562]
INFO: [Synth 8-11241] undeclared symbol 'M_AXI_GP0_arid', assumed default net type 'wire' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:365]
INFO: [Synth 8-11241] undeclared symbol 'M_AXI_GP0_awid', assumed default net type 'wire' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:376]
INFO: [Synth 8-11241] undeclared symbol 'M_AXI_GP0_bid', assumed default net type 'wire' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:384]
INFO: [Synth 8-11241] undeclared symbol 'M_AXI_GP0_rid', assumed default net type 'wire' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:389]
INFO: [Synth 8-11241] undeclared symbol 'M_AXI_GP0_wid', assumed default net type 'wire' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:395]
INFO: [Synth 8-11241] undeclared symbol 'M_AXI_HP0_arid', assumed default net type 'wire' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:410]
INFO: [Synth 8-11241] undeclared symbol 'M_AXI_HP0_awid', assumed default net type 'wire' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:421]
INFO: [Synth 8-11241] undeclared symbol 'M_AXI_HP0_bid', assumed default net type 'wire' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:429]
INFO: [Synth 8-11241] undeclared symbol 'M_AXI_HP0_rid', assumed default net type 'wire' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:434]
INFO: [Synth 8-11241] undeclared symbol 'M_AXI_HP0_wid', assumed default net type 'wire' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:440]
INFO: [Synth 8-11241] undeclared symbol 'M_AXI_HP2_arid', assumed default net type 'wire' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:455]
INFO: [Synth 8-11241] undeclared symbol 'M_AXI_HP2_awid', assumed default net type 'wire' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:466]
INFO: [Synth 8-11241] undeclared symbol 'M_AXI_HP2_bid', assumed default net type 'wire' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:474]
INFO: [Synth 8-11241] undeclared symbol 'M_AXI_HP2_rid', assumed default net type 'wire' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:479]
INFO: [Synth 8-11241] undeclared symbol 'M_AXI_HP2_wid', assumed default net type 'wire' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:485]
INFO: [Synth 8-11241] undeclared symbol 'dpu_clk_dsp_ce', assumed default net type 'wire' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:516]
WARNING: [Synth 8-6901] identifier 'ap_idle' is used before its declaration [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:1427]
WARNING: [Synth 8-6901] identifier 'ap_ready' is used before its declaration [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:1428]
WARNING: [Synth 8-6901] identifier 'instr_addr_l' is used before its declaration [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:1445]
WARNING: [Synth 8-6901] identifier 'instr_addr_h' is used before its declaration [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:1446]
WARNING: [Synth 8-6901] identifier 'prof_addr_l' is used before its declaration [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:1447]
WARNING: [Synth 8-6901] identifier 'prof_addr_h' is used before its declaration [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:1448]
WARNING: [Synth 8-6901] identifier 'reg_timer_ena' is used before its declaration [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:1470]
WARNING: [Synth 8-6901] identifier 'reg_timer_hour' is used before its declaration [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:1470]
WARNING: [Synth 8-6901] identifier 'exec_cycle_l_r' is used before its declaration [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:1490]
WARNING: [Synth 8-6901] identifier 'exec_cycle_h_r' is used before its declaration [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:1491]
WARNING: [Synth 8-6901] identifier 'reg_timer_out' is used before its declaration [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:1492]
WARNING: [Synth 8-6901] identifier 'pos_ap_start' is used before its declaration [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:1535]
WARNING: [Synth 8-6901] identifier 'pos_finish' is used before its declaration [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:1537]
WARNING: [Synth 8-6901] identifier 'pos_ap_start' is used before its declaration [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:1541]
WARNING: [Synth 8-6901] identifier 'ap_ready' is used before its declaration [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:1561]
WARNING: [Synth 8-6901] identifier 'pos_finish' is used before its declaration [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:1578]
WARNING: [Synth 8-11065] parameter 'RST_NUM' becomes localparam in 'dpu_regs1' with formal parameter declaration list [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:1596]
WARNING: [Synth 8-6901] identifier 'pos_finish' is used before its declaration [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:1660]
WARNING: [Synth 8-6901] identifier 'ap_ready' is used before its declaration [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:1673]
WARNING: [Synth 8-6901] identifier 'pos_finish' is used before its declaration [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G.v:1682]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2436.676 ; gain = 227.828 ; free physical = 6107 ; free virtual = 30178
Synthesis current peak Physical Memory [PSS] (MB): peak = 1662.912; parent = 1531.349; children = 131.563
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3427.480; parent = 2453.523; children = 973.957
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_DPUCZDX8G_1_0' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_DPUCZDX8G_1_0/synth/system_DPUCZDX8G_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'DSP48E2' [/media/abhidan/sata/tools/Vitis_2022_2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:37582]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2' (0#1) [/media/abhidan/sata/tools/Vitis_2022_2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:37582]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/media/abhidan/sata/tools/Vitis_2022_2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [/media/abhidan/sata/tools/Vitis_2022_2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-6157] synthesizing module 'DSP48E2__parameterized0' [/media/abhidan/sata/tools/Vitis_2022_2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:37582]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2__parameterized0' (0#1) [/media/abhidan/sata/tools/Vitis_2022_2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:37582]
INFO: [Synth 8-6157] synthesizing module 'DSP48E2__parameterized1' [/media/abhidan/sata/tools/Vitis_2022_2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:37582]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2__parameterized1' (0#1) [/media/abhidan/sata/tools/Vitis_2022_2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:37582]
INFO: [Synth 8-6157] synthesizing module 'DSP48E2__parameterized2' [/media/abhidan/sata/tools/Vitis_2022_2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:37582]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2__parameterized2' (0#1) [/media/abhidan/sata/tools/Vitis_2022_2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:37582]
INFO: [Synth 8-6155] done synthesizing module 'system_DPUCZDX8G_1_0' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_DPUCZDX8G_1_0/synth/system_DPUCZDX8G_1_0.v:53]
WARNING: [Synth 8-7129] Port clk_dsp in module alu_pe_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port nl_type_prelu in module alu_non_linear is either unconnected or has no load
WARNING: [Synth 8-7129] Port prelu_n_shf[4] in module alu_non_linear is either unconnected or has no load
WARNING: [Synth 8-7129] Port prelu_p_shf[4] in module alu_non_linear is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_res_cut[5] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_res_cut[4] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_res_cut[3] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_res_cut[2] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_res_cut[1] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_res_cut[0] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_pool_cut[3] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_pool_cut[2] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_pool_cut[1] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_pool_cut[0] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_avp_en in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.elew_type in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.elew_shf_wr[5] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.elew_shf_wr[4] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.elew_shf_wr[3] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.elew_shf_wr[2] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.elew_shf_wr[1] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.elew_shf_wr[0] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_res_bid_vpp[3] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_img_bid_in[3] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_img_bid_in[2] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_img_bid_in[1] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_img_bid_in[0] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_pad_type[1] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_pad_type[0] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_instr_type[0] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_h[7] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_h[6] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_h[5] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_h[4] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_h[3] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_h[2] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_h[1] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_h[0] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_w[7] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_w[6] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_w[5] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_w[4] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_w[3] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_w[2] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_w[1] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_w[0] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_d[3] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_d[2] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_d[1] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_d[0] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_h[7] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_h[6] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_h[5] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_h[4] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_h[3] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_h[2] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_h[1] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_h[0] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_w[7] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_w[6] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_w[5] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_w[4] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_w[3] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_w[2] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_w[1] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_w[0] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_oset[7] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_oset[6] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_oset[5] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_oset[4] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_oset[3] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_oset[2] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_oset[1] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_oset[0] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp[7] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp[6] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp[5] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp[4] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp[3] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp[2] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp[1] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp[0] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp_act[7] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp_act[6] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp_act[5] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp_act[4] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp_act[3] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp_act[2] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp_act[1] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp_act[0] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_last[3] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_last[2] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_last[1] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_last[0] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_bias_addr[10] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_bias_addr[9] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_bias_addr[8] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_bias_addr[7] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_bias_addr[6] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_bias_addr[5] in module alu_PE is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3039.480 ; gain = 830.633 ; free physical = 4024 ; free virtual = 28170
Synthesis current peak Physical Memory [PSS] (MB): peak = 2059.359; parent = 1928.119; children = 131.563
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.441; parent = 3039.484; children = 973.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3054.324 ; gain = 845.477 ; free physical = 3695 ; free virtual = 27860
Synthesis current peak Physical Memory [PSS] (MB): peak = 2059.359; parent = 1928.119; children = 131.563
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4028.285; parent = 3054.328; children = 973.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3054.324 ; gain = 845.477 ; free physical = 3684 ; free virtual = 27851
Synthesis current peak Physical Memory [PSS] (MB): peak = 2059.359; parent = 1928.119; children = 131.563
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4028.285; parent = 3054.328; children = 973.957
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3249.840 ; gain = 5.000 ; free physical = 12099 ; free virtual = 36251
INFO: [Netlist 29-17] Analyzing 709 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/system_DPUCZDX8G_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/system_DPUCZDX8G_1_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_DPUCZDX8G_1_0/src/timing_clocks.xdc] for cell 'inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports aclk]'. [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_DPUCZDX8G_1_0/src/timing_clocks.xdc:5]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_DPUCZDX8G_1_0/src/timing_clocks.xdc:5]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports ap_clk_2]'. [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_DPUCZDX8G_1_0/src/timing_clocks.xdc:6]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_DPUCZDX8G_1_0/src/timing_clocks.xdc:6]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_DPUCZDX8G_1_0/src/timing_clocks.xdc:9]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_DPUCZDX8G_1_0/src/timing_clocks.xdc:12]
Finished Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_DPUCZDX8G_1_0/src/timing_clocks.xdc] for cell 'inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_DPUCZDX8G_1_0/src/timing_clocks.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/system_DPUCZDX8G_1_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_DPUCZDX8G_1_0/src/timing_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_DPUCZDX8G_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_DPUCZDX8G_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4416.875 ; gain = 0.000 ; free physical = 12258 ; free virtual = 36409
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 709 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 709 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.64 . Memory (MB): peak = 4423.812 ; gain = 6.938 ; free physical = 12286 ; free virtual = 36442
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/media/abhidan/sata/tools/Vitis_2022_2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 4423.812 ; gain = 2214.965 ; free physical = 13133 ; free virtual = 37295
Synthesis current peak Physical Memory [PSS] (MB): peak = 3615.522; parent = 3460.523; children = 161.736
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5397.773; parent = 4423.816; children = 973.957
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'dpu_regs1'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'dpu_regs1'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'fetch'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'distribute'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'cctrl'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'pctrl'
INFO: [Synth 8-802] inferred FSM for state register 'gen_state_machine[0].cs_reg' in module 'ddr_reader'
INFO: [Synth 8-802] inferred FSM for state register 'gen_state_machine[1].cs_reg' in module 'ddr_reader'
INFO: [Synth 8-802] inferred FSM for state register 'gen_dm_port_st_machines[0].curr_st_reg' in module 'cfg_buf_writer_bridge'
INFO: [Synth 8-802] inferred FSM for state register 'gen_dm_port_st_machines[1].curr_st_reg' in module 'cfg_buf_writer_bridge'
INFO: [Synth 8-802] inferred FSM for state register 'state_machines[0].cs_reg' in module 'cm_buf_wctrl_augm'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'save_fetch_param'
INFO: [Synth 8-802] inferred FSM for state register 'cs_r_reg' in module 'conv_ins_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'ins_sts_reg' in module 'alu_ele_parser'
INFO: [Synth 8-802] inferred FSM for state register 'sts_reg' in module 'alu_ele_parser'
INFO: [Synth 8-802] inferred FSM for state register 'cs_r_reg' in module 'alu_mac_parser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  WRIDLE |                              001 |                               00
                  WRDATA |                              010 |                               01
                  WRRESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'dpu_regs1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  RDIDLE |                                0 |                               00
                  RDDATA |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'dpu_regs1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                   S_CFG |                               01 |                               01
                  S_WORK |                               10 |                               10
                  S_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'fetch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                   S_PRE |                               01 |                               01
                 S_FETCH |                               10 |                               10
                  S_SEND |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'distribute'
INFO: [Synth 8-6904] The RAM "lctrl:/dpdby_ir_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0001 |                              000
                 S_FETCH |                             0010 |                              001
                   S_DPD |                             0100 |                              010
                  S_SEND |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'cctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                            00001 |                              000
                 S_FETCH |                            00010 |                              001
                   S_DPD |                            00100 |                              010
                  S_SEND |                            01000 |                              011
                  S_EXEC |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'pctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                   S_CFG |                              001 |                              001
                 S_PARSE |                              010 |                              010
                  S_SEND |                              011 |                              011
                  S_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_state_machine[1].cs_reg' using encoding 'sequential' in module 'ddr_reader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                   S_CFG |                              001 |                              001
                 S_PARSE |                              010 |                              010
                  S_SEND |                              011 |                              011
                  S_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_state_machine[0].cs_reg' using encoding 'sequential' in module 'ddr_reader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                               00 |                               00
          ST_MODE0_TRANS |                               01 |                               01
          ST_MODE1_TRANS |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_dm_port_st_machines[1].curr_st_reg' using encoding 'sequential' in module 'cfg_buf_writer_bridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                               00 |                               00
          ST_MODE0_TRANS |                               01 |                               01
          ST_MODE1_TRANS |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_dm_port_st_machines[0].curr_st_reg' using encoding 'sequential' in module 'cfg_buf_writer_bridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                                0 |                             0000
               ST_TRANS0 |                                1 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_machines[0].cs_reg' using encoding 'sequential' in module 'cm_buf_wctrl_augm'
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"xpm_memory_base_sdp__parameterized11:/gen_bram_dram.ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "xpm_memory_base_sdp__parameterized12:/gen_bram_dram.ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "xpm_memory_base_sdp__parameterized12:/gen_bram_dram.ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "xpm_memory_base_sdp__parameterized12:/gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "xpm_memory_base_sdp__parameterized12:/gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "xpm_memory_base_sdp__parameterized12:/gen_bram_dram.ram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                   S_CFG |                               01 |                               01
                  S_RECV |                               10 |                               10
                  S_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'save_fetch_param'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                STS_IDLE |                              000 |                              000
                STS_CONF |                              001 |                              001
                STS_WAIT |                              010 |                              010
                STS_SYNC |                              011 |                              011
                STS_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_r_reg' using encoding 'sequential' in module 'conv_ins_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STAT_INIT0 |                          0000001 |                              000
              STAT_INIT1 |                          0000010 |                              001
              STAT_INIT2 |                          0000100 |                              010
              STAT_INIT3 |                          0001000 |                              011
              STAT_INIT4 |                          0010000 |                              100
             STAT_ASSIGN |                          0100000 |                              110
              STAT_DELAY |                          1000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sts_reg' using encoding 'one-hot' in module 'alu_ele_parser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STS_WAIT_INSTR |                               00 |                               00
      STS_WAIT_ELEW_DONE |                               01 |                               10
  STS_WAIT_ELEW_DONE_ACK |                               10 |                               11
  STS_WAIT_INIT_DONE_ACK |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ins_sts_reg' using encoding 'sequential' in module 'alu_ele_parser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               STAT_IDLE |                           000001 |                              000
               STAT_CONF |                           000010 |                              001
              STAT_DELAY |                           000100 |                              010
             STAT_DELAY1 |                           001000 |                              011
               STAT_WORK |                           010000 |                              100
               STAT_DONE |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_r_reg' using encoding 'one-hot' in module 'alu_mac_parser'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:11 ; elapsed = 00:01:19 . Memory (MB): peak = 4439.820 ; gain = 2230.973 ; free physical = 15330 ; free virtual = 39499
Synthesis current peak Physical Memory [PSS] (MB): peak = 3865.989; parent = 3460.523; children = 1773.059
Synthesis current peak Virtual Memory [VSS] (MB): peak = 7994.270; parent = 4439.824; children = 3554.445
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk' (delay__parameterized0) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[5].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk' (delay__parameterized0) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[6].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk' (delay__parameterized0) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[7].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[2].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[3].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[5].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[6].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[7].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[2].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[3].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[5].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[6].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[7].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[3].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[1].gen_pp[0].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[1].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[1].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[1].gen_pp[3].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[2].gen_pp[0].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[2].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[2].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[2].gen_pp[3].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[3].gen_pp[0].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[3].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[3].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[3].gen_pp[3].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[0].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[0].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[3].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[6].gen_pp[0].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[6].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[6].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[6].gen_pp[3].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[7].gen_pp[0].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[7].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[7].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[7].gen_pp[3].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[8].gen_pp[0].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[8].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[8].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[8].gen_pp[3].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[9].gen_pp[0].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[9].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[9].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[9].gen_pp[3].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[10].gen_pp[0].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[10].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[10].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[10].gen_pp[3].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[11].gen_pp[0].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[11].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[11].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[11].gen_pp[3].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[12].gen_pp[0].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[12].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[12].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[12].gen_pp[3].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[13].gen_pp[0].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[13].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[13].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[13].gen_pp[3].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[14].gen_pp[0].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[14].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[14].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[14].gen_pp[3].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[15].gen_pp[0].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[15].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[15].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[15].gen_pp[3].u_vld_dly'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   40 Bit       Adders := 5     
	   3 Input   33 Bit       Adders := 16    
	   3 Input   32 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 6     
	   3 Input   29 Bit       Adders := 2     
	   3 Input   24 Bit       Adders := 2     
	   2 Input   23 Bit       Adders := 4     
	   3 Input   23 Bit       Adders := 2     
	   3 Input   22 Bit       Adders := 4     
	   3 Input   20 Bit       Adders := 128   
	   2 Input   20 Bit       Adders := 64    
	   2 Input   17 Bit       Adders := 5     
	   4 Input   16 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 6     
	   2 Input   16 Bit       Adders := 26    
	   3 Input   15 Bit       Adders := 10    
	   2 Input   15 Bit       Adders := 3     
	   2 Input   13 Bit       Adders := 18    
	   3 Input   13 Bit       Adders := 12    
	   2 Input   12 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 154   
	   3 Input   11 Bit       Adders := 26    
	   2 Input   10 Bit       Adders := 10    
	   2 Input    9 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 53    
	   3 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 30    
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 50    
	   5 Input    6 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 2     
	   4 Input    6 Bit       Adders := 4     
	   3 Input    5 Bit       Adders := 47    
	   2 Input    5 Bit       Adders := 53    
	   5 Input    5 Bit       Adders := 2     
	   4 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 34    
	   4 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 65    
	   2 Input    2 Bit       Adders := 12    
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 2     
	   2 Input      7 Bit         XORs := 9     
	   2 Input      6 Bit         XORs := 11    
	   2 Input      5 Bit         XORs := 3     
	   2 Input      4 Bit         XORs := 2     
	   2 Input      3 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	             1024 Bit    Registers := 1     
	              640 Bit    Registers := 7     
	              512 Bit    Registers := 3     
	              384 Bit    Registers := 2     
	              320 Bit    Registers := 1     
	              192 Bit    Registers := 4     
	              160 Bit    Registers := 9     
	              145 Bit    Registers := 1     
	              144 Bit    Registers := 8     
	              143 Bit    Registers := 2     
	              141 Bit    Registers := 1     
	              140 Bit    Registers := 1     
	              139 Bit    Registers := 2     
	              134 Bit    Registers := 1     
	              129 Bit    Registers := 4     
	              128 Bit    Registers := 164   
	              126 Bit    Registers := 34    
	              116 Bit    Registers := 1     
	              108 Bit    Registers := 2     
	               89 Bit    Registers := 1     
	               72 Bit    Registers := 96    
	               61 Bit    Registers := 2     
	               60 Bit    Registers := 1     
	               58 Bit    Registers := 1     
	               49 Bit    Registers := 4     
	               44 Bit    Registers := 35    
	               40 Bit    Registers := 7     
	               36 Bit    Registers := 2304  
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 96    
	               32 Bit    Registers := 84    
	               29 Bit    Registers := 178   
	               28 Bit    Registers := 6     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 16    
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 11    
	               20 Bit    Registers := 146   
	               17 Bit    Registers := 13    
	               16 Bit    Registers := 77    
	               15 Bit    Registers := 18    
	               13 Bit    Registers := 20    
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 347   
	               10 Bit    Registers := 221   
	                9 Bit    Registers := 13    
	                8 Bit    Registers := 2354  
	                7 Bit    Registers := 28    
	                6 Bit    Registers := 60    
	                5 Bit    Registers := 170   
	                4 Bit    Registers := 266   
	                3 Bit    Registers := 225   
	                2 Bit    Registers := 220   
	                1 Bit    Registers := 13627 
+---RAMs : 
	             256K Bit	(2048 X 128 bit)          RAMs := 34    
	               64 Bit	(16 X 4 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  640 Bit        Muxes := 2     
	   2 Input  384 Bit        Muxes := 2     
	   2 Input  320 Bit        Muxes := 1     
	   2 Input  192 Bit        Muxes := 2     
	   2 Input  160 Bit        Muxes := 4     
	   2 Input  129 Bit        Muxes := 4     
	   2 Input  128 Bit        Muxes := 82    
	   8 Input  128 Bit        Muxes := 4     
	   4 Input  128 Bit        Muxes := 16    
	  17 Input  128 Bit        Muxes := 2     
	   4 Input  126 Bit        Muxes := 16    
	   2 Input  126 Bit        Muxes := 18    
	   2 Input   49 Bit        Muxes := 4     
	   2 Input   44 Bit        Muxes := 47    
	   2 Input   40 Bit        Muxes := 3     
	   3 Input   40 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 144   
	  57 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 69    
	   2 Input   30 Bit        Muxes := 64    
	   2 Input   29 Bit        Muxes := 20    
	   4 Input   28 Bit        Muxes := 2     
	   2 Input   25 Bit        Muxes := 16    
	   2 Input   23 Bit        Muxes := 2     
	   4 Input   23 Bit        Muxes := 2     
	   3 Input   22 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 45    
	   3 Input   16 Bit        Muxes := 4     
	   2 Input   15 Bit        Muxes := 16    
	   2 Input   13 Bit        Muxes := 1     
	   4 Input   13 Bit        Muxes := 24    
	   2 Input   12 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 117   
	   3 Input   11 Bit        Muxes := 4     
	   8 Input   11 Bit        Muxes := 20    
	   4 Input   11 Bit        Muxes := 48    
	  17 Input   11 Bit        Muxes := 2     
	   5 Input   11 Bit        Muxes := 5     
	   3 Input   10 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 52    
	   4 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 10    
	   2 Input    8 Bit        Muxes := 613   
	   4 Input    8 Bit        Muxes := 32    
	   6 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   5 Input    7 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 21    
	   4 Input    6 Bit        Muxes := 2     
	   3 Input    6 Bit        Muxes := 2     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 167   
	   3 Input    5 Bit        Muxes := 3     
	   4 Input    5 Bit        Muxes := 7     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 72    
	   3 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 12    
	   3 Input    3 Bit        Muxes := 15    
	   2 Input    3 Bit        Muxes := 154   
	   5 Input    3 Bit        Muxes := 22    
	   9 Input    3 Bit        Muxes := 32    
	   7 Input    3 Bit        Muxes := 1     
	  14 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 58    
	   2 Input    2 Bit        Muxes := 99    
	   4 Input    2 Bit        Muxes := 28    
	   2 Input    1 Bit        Muxes := 1318  
	   3 Input    1 Bit        Muxes := 186   
	   5 Input    1 Bit        Muxes := 4     
	   6 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 81    
	   7 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP u_save_fetch_param/mul_c_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_save_fetch_param/mul_a_reg is absorbed into DSP u_save_fetch_param/mul_c_reg.
DSP Report: register u_save_fetch_param/mul_b_reg is absorbed into DSP u_save_fetch_param/mul_c_reg.
DSP Report: register u_save_fetch_param/mul_c_reg is absorbed into DSP u_save_fetch_param/mul_c_reg.
DSP Report: operator u_save_fetch_param/mul_c0 is absorbed into DSP u_save_fetch_param/mul_c_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_machines[1].augm_img_mean.load_pad /\pad_start_pre1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_machines[0].pop_data3_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_machines[0].augm_img_mean.load_pad /\pad_start_pre1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_machines[1].cs_reg[1] )
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[127] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[126] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[125] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[124] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[123] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[122] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[121] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[120] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[119] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[118] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[117] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[116] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[115] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[114] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[113] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[112] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[111] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[110] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[109] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[108] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[107] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[106] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[105] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[104] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[103] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[102] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[101] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[100] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[99] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[98] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[97] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[96] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[95] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[94] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[93] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[92] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[91] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[90] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[89] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[88] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[87] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[86] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[85] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[84] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[83] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[82] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[81] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[80] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[79] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[78] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[77] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[76] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[75] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[74] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[73] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[72] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[71] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[70] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[69] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[68] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[67] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[66] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[65] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[64] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[63] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[62] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[61] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[60] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[59] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[58] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[57] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[56] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[55] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[54] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[53] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[52] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[51] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[50] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[49] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[48] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[47] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[46] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[45] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[44] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[43] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[42] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[41] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[40] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[39] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[38] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[37] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[36] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[35] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[34] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[33] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[32] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[31] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[30] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[29] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[28] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[7].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[7].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[7].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[7].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[7].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[8].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[8].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[8].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[8].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[8].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[9].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[9].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[9].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[9].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[9].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[10].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[10].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[10].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[10].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[10].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[11].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[11].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[11].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[11].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[11].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[12].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[12].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[12].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[12].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[12].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[13].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[13].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[13].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[13].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[13].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[14].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[14].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[14].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[14].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[14].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[15].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[15].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[15].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[15].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[15].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[9].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[10].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[11].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[12].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[13].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[14].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[15].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[16].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[9].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[10].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[11].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[12].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[13].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[14].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[15].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[16].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-3886] merging instance 'u_img_bkwr/GenPtGrp[3].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][2]' (FD) to 'u_img_bkwr/GenPtGrp[3].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_img_bkwr/GenPtGrp[3].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][1]' (FD) to 'u_img_bkwr/GenPtGrp[3].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_img_bkwr/\GenPtGrp[3].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'u_img_bkwr/GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][2]' (FD) to 'u_img_bkwr/GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_img_bkwr/GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][1]' (FD) to 'u_img_bkwr/GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_img_bkwr/\GenPtGrp[2].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'u_img_bkwr/GenPtGrp[1].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][2]' (FD) to 'u_img_bkwr/GenPtGrp[1].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_img_bkwr/GenPtGrp[1].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][1]' (FD) to 'u_img_bkwr/GenPtGrp[1].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_img_bkwr/\GenPtGrp[1].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'u_img_bkwr/GenPtGrp[0].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][2]' (FD) to 'u_img_bkwr/GenPtGrp[0].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'u_img_bkwr/GenPtGrp[0].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][1]' (FD) to 'u_img_bkwr/GenPtGrp[0].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_img_bkwr/\GenPtGrp[0].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wgt_bkwr/\GenPtGrp[1].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wgt_bkwr/\GenPtGrp[0].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_bias_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data_reg[139] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_bias_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data_reg[140] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_wgt_bkwr/\GenPtGrp[1].u_routing /\GenPgN.u_axi_rs/mode2.storage_data_reg[139] )
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/AssignBkSelBinary[1].GenOnehot2BinaryPP8.bk_sel_binary_reg[1][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:16337]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/AssignBkSelBinary[2].GenOnehot2BinaryPP8.bk_sel_binary_reg[2][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:16337]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/AssignBkSelBinary[3].GenOnehot2BinaryPP8.bk_sel_binary_reg[3][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:16337]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/AssignBkSelBinary[4].GenOnehot2BinaryPP8.bk_sel_binary_reg[4][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:16337]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/AssignBkSelBinary[5].GenOnehot2BinaryPP8.bk_sel_binary_reg[5][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:16337]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/AssignBkSelBinary[6].GenOnehot2BinaryPP8.bk_sel_binary_reg[6][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:16337]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/AssignBkSelBinary[7].GenOnehot2BinaryPP8.bk_sel_binary_reg[7][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:16337]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:16337]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/AssignBkSelBinary[1].GenOnehot2BinaryPP8.bk_sel_binary_reg[1][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:16337]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/AssignBkSelBinary[2].GenOnehot2BinaryPP8.bk_sel_binary_reg[2][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:16337]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/AssignBkSelBinary[3].GenOnehot2BinaryPP8.bk_sel_binary_reg[3][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:16337]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/AssignBkSelBinary[4].GenOnehot2BinaryPP8.bk_sel_binary_reg[4][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:16337]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/AssignBkSelBinary[5].GenOnehot2BinaryPP8.bk_sel_binary_reg[5][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:16337]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/AssignBkSelBinary[6].GenOnehot2BinaryPP8.bk_sel_binary_reg[6][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:16337]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/AssignBkSelBinary[7].GenOnehot2BinaryPP8.bk_sel_binary_reg[7][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:16337]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[1].bgbk_addr_reg[1][10:0]' into 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:16408]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[2].bgbk_addr_reg[2][10:0]' into 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:16408]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[3].bgbk_addr_reg[3][10:0]' into 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:16408]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[4].bgbk_addr_reg[4][10:0]' into 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:16408]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[5].bgbk_addr_reg[5][10:0]' into 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:16408]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[6].bgbk_addr_reg[6][10:0]' into 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:16408]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[7].bgbk_addr_reg[7][10:0]' into 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:16408]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[1].bgbk_addr_reg[1][10:0]' into 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:16408]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[2].bgbk_addr_reg[2][10:0]' into 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:16408]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[3].bgbk_addr_reg[3][10:0]' into 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:16408]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[4].bgbk_addr_reg[4][10:0]' into 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:16408]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[5].bgbk_addr_reg[5][10:0]' into 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:16408]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[6].bgbk_addr_reg[6][10:0]' into 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:16408]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[7].bgbk_addr_reg[7][10:0]' into 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:16408]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg' into 'GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:6492]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[0].D0.d_r_reg[0][2:0]' into 'GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk/BIT[0].D0.d_r_reg[0][2:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:6620]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[1].DX.d_r_reg[1][2:0]' into 'GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk/BIT[1].DX.d_r_reg[1][2:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:6627]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[2].DX.d_r_reg[2][2:0]' into 'GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk/BIT[2].DX.d_r_reg[2][2:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:6627]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[3].DX.d_r_reg[3][2:0]' into 'GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk/BIT[3].DX.d_r_reg[3][2:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:6627]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[4].DX.d_r_reg[4][2:0]' into 'GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk/BIT[4].DX.d_r_reg[4][2:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:6627]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg' into 'GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:6492]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[0].D0.d_r_reg[0][2:0]' into 'GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk/BIT[0].D0.d_r_reg[0][2:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:6620]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[1].DX.d_r_reg[1][2:0]' into 'GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk/BIT[1].DX.d_r_reg[1][2:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:6627]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[2].DX.d_r_reg[2][2:0]' into 'GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk/BIT[2].DX.d_r_reg[2][2:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:6627]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[3].DX.d_r_reg[3][2:0]' into 'GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk/BIT[3].DX.d_r_reg[3][2:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:6627]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[4].DX.d_r_reg[4][2:0]' into 'GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk/BIT[4].DX.d_r_reg[4][2:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:6627]
WARNING: [Synth 8-3936] Found unconnected internal register 'GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data_reg' and it is trimmed from '60' to '59' bits. [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:6502]
INFO: [Synth 8-3886] merging instance 'u_img_bkrd/GenPtGrp[0].AssignBk[12].pt_bk_rden_reg[0][12]' (FD) to 'u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_img_bkrd/GenPtGrp[0].AssignBk[13].pt_bk_rden_reg[0][13]' (FD) to 'u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_img_bkrd/GenPtGrp[0].AssignBk[14].pt_bk_rden_reg[0][14]' (FD) to 'u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_img_bkrd/GenPtGrp[0].AssignBk[15].pt_bk_rden_reg[0][15]' (FD) to 'u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_img_bkrd/GenPtGrp[0].AssignBk[0].pt_bk_rden_reg[0][0]' (FD) to 'u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_img_bkrd/GenPtGrp[0].AssignBk[1].pt_bk_rden_reg[0][1]' (FD) to 'u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_img_bkrd/GenPtGrp[0].AssignBk[2].pt_bk_rden_reg[0][2]' (FD) to 'u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_img_bkrd/GenPtGrp[0].AssignBk[3].pt_bk_rden_reg[0][3]' (FD) to 'u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_img_bkrd/GenPtGrp[0].AssignBk[4].pt_bk_rden_reg[0][4]' (FD) to 'u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_img_bkrd/GenPtGrp[0].AssignBk[5].pt_bk_rden_reg[0][5]' (FD) to 'u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_img_bkrd/GenPtGrp[0].AssignBk[6].pt_bk_rden_reg[0][6]' (FD) to 'u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_img_bkrd/GenPtGrp[0].AssignBk[7].pt_bk_rden_reg[0][7]' (FD) to 'u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_img_bkrd/GenPtGrp[0].AssignBk[8].pt_bk_rden_reg[0][8]' (FD) to 'u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_img_bkrd/GenPtGrp[0].AssignBk[9].pt_bk_rden_reg[0][9]' (FD) to 'u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_img_bkrd/GenPtGrp[0].AssignBk[10].pt_bk_rden_reg[0][10]' (FD) to 'u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_img_bkrd/GenPtGrp[0].AssignBk[11].pt_bk_rden_reg[0][11]' (FD) to 'u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_img_bkrd/\GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_img_bkrd/\GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_img_bkrd/\GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][0] )
WARNING: [Synth 8-3936] Found unconnected internal register 'u_save_data_rd_addr/dly_ena_reg' and it is trimmed from '5' to '4' bits. [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:18811]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_save_data_split/data_in_cnt0_inferred/\data_in_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_save_data_split/data_in_cnt0_inferred/\data_in_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_save_data_split/data_in_cnt0_inferred/\data_in_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_save_data_rd_addr/channel_cnt0_inferred /\u_save_data_rd_addr/channel_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_save_data_rd_addr/channel_cnt0_inferred /\u_save_data_rd_addr/channel_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_save_data_rd_addr/channel_cnt0_inferred /\u_save_data_rd_addr/channel_cnt_reg[2] )
INFO: [Synth 8-4471] merging register 'GenAddGrp[2].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_dly_reg[35:0]' into 'GenAddGrp[2].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].u_ds_p_act/GenD1.srl_reg[35:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[2].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[2].p_dly_reg[35:0]' into 'GenAddGrp[2].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[2].u_ds_p_act/GenD1.srl_reg[35:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[2].GenAddCh[2].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_dly_reg[35:0]' into 'GenAddGrp[2].GenAddCh[2].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].u_ds_p_act/GenD1.srl_reg[35:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[2].GenAddCh[2].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[3].p_dly_reg[35:0]' into 'GenAddGrp[2].GenAddCh[2].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[3].u_ds_p_act/GenD1.srl_reg[35:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].p_dly_reg[35:0]' into 'GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].u_ds_p_act/GenD1.srl_reg[35:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[2].p_dly_reg[35:0]' into 'GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[2].u_ds_p_act/GenD1.srl_reg[35:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[2].GenAddCh[2].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[1].p_dly_reg[35:0]' into 'GenAddGrp[2].GenAddCh[2].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[1].u_ds_p_act/GenD1.srl_reg[35:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[2].GenAddCh[2].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[3].p_dly_reg[35:0]' into 'GenAddGrp[2].GenAddCh[2].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[3].u_ds_p_act/GenD1.srl_reg[35:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[2].GenAddCh[2].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].p_dly_reg[35:0]' into 'GenAddGrp[2].GenAddCh[2].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].u_ds_p_act/GenD1.srl_reg[35:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[2].GenAddCh[2].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[2].p_dly_reg[35:0]' into 'GenAddGrp[2].GenAddCh[2].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[2].u_ds_p_act/GenD1.srl_reg[35:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[2].GenAddCh[2].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[1].p_dly_reg[35:0]' into 'GenAddGrp[2].GenAddCh[2].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[1].u_ds_p_act/GenD1.srl_reg[35:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[2].GenAddCh[2].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[3].p_dly_reg[35:0]' into 'GenAddGrp[2].GenAddCh[2].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[3].u_ds_p_act/GenD1.srl_reg[35:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].u_ds_p_act/GenD1.srl_reg[35:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[3].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[3].u_ds_p_act/GenD1.srl_reg[35:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].u_ds_p_act/GenD1.srl_reg[35:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].u_ds_p_act/GenD1.srl_reg[35:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].u_ds_p_act/GenD1.srl_reg[35:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[3].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[3].u_ds_p_act/GenD1.srl_reg[35:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].u_ds_p_act/GenD1.srl_reg[35:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].u_ds_p_act/GenD1.srl_reg[35:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].u_ds_p_act/GenD1.srl_reg[35:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[3].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[3].u_ds_p_act/GenD1.srl_reg[35:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].u_ds_p_act/GenD1.srl_reg[35:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[2].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[2].u_ds_p_act/GenD1.srl_reg[35:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[1].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[1].u_ds_p_act/GenD1.srl_reg[35:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[3].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[3].u_ds_p_act/GenD1.srl_reg[35:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].u_ds_p_act/GenD1.srl_reg[35:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[2].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[2].u_ds_p_act/GenD1.srl_reg[35:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[4].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[4].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].u_ds_p_act/GenD1.srl_reg[35:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[4].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[2].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[4].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[2].u_ds_p_act/GenD1.srl_reg[35:0]' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_reg' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_reg' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'u_serdes_bias/GenDataN.GenEleP[2].GenDataN[4].ele_r_reg[2]' (FD) to 'u_serdes_bias/GenDataN.GenEleP[2].GenDataN[4].ele_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_serdes_bias/GenDataN.GenEleP[2].GenDataN[4].ele_r_reg[6]' (FD) to 'u_serdes_bias/GenDataN.GenEleP[2].GenDataN[4].ele_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_serdes_bias/GenDataN.GenEleP[2].GenDataN[4].ele_r_reg[4]' (FD) to 'u_serdes_bias/GenDataN.GenEleP[2].GenDataN[4].ele_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_serdes_bias/GenDataN.GenEleP[2].GenDataN[4].ele_r_reg[0]' (FD) to 'u_serdes_bias/GenDataN.GenEleP[2].GenDataN[4].ele_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_serdes_bias/GenDataN.GenEleP[2].GenDataN[4].ele_r_reg[3]' (FD) to 'u_serdes_bias/GenDataN.GenEleP[2].GenDataN[4].ele_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_serdes_bias/GenDataN.GenEleP[2].GenDataN[4].ele_r_reg[5]' (FD) to 'u_serdes_bias/GenDataN.GenEleP[2].GenDataN[4].ele_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_serdes_bias/GenDataN.GenEleP[2].GenDataN[4].ele_r_reg[1]' (FD) to 'u_serdes_bias/GenDataN.GenEleP[2].GenDataN[4].ele_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_serdes_bias/GenDataN.GenEleP[2].GenDataN[4].ele_r_reg[7]' (FD) to 'u_serdes_bias/GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_serdes_bias/GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[2]' (FD) to 'u_serdes_bias/GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_serdes_bias/GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[6]' (FD) to 'u_serdes_bias/GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_serdes_bias/GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[4]' (FD) to 'u_serdes_bias/GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_serdes_bias/GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[0]' (FD) to 'u_serdes_bias/GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_serdes_bias/GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[3]' (FD) to 'u_serdes_bias/GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_serdes_bias/GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[5]' (FD) to 'u_serdes_bias/GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_serdes_bias/GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[1]' (FD) to 'u_serdes_bias/GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_serdes_bias/\GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'GenOcp[0].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'GenOcp[0].GenBiasAccu.pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[0].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'GenOcp[0].GenBiasAccu.pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[0].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'GenOcp[0].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[1].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'GenOcp[1].GenBiasAccu.pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[1].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'GenOcp[1].GenBiasAccu.pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[1].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'GenOcp[1].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[2].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'GenOcp[2].GenBiasAccu.pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[2].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'GenOcp[2].GenBiasAccu.pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[2].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'GenOcp[2].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[3].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'GenOcp[3].GenBiasAccu.pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[3].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'GenOcp[3].GenBiasAccu.pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[3].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'GenOcp[3].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[4].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'GenOcp[4].GenBiasAccu.pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[4].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'GenOcp[4].GenBiasAccu.pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[4].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'GenOcp[4].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[5].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'GenOcp[5].GenBiasAccu.pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[5].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'GenOcp[5].GenBiasAccu.pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[5].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'GenOcp[5].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[6].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'GenOcp[6].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[6].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'GenOcp[6].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[6].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'GenOcp[6].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[7].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'GenOcp[7].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[7].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'GenOcp[7].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[7].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'GenOcp[7].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[8].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'GenOcp[8].GenBiasAccu.pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[8].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'GenOcp[8].GenBiasAccu.pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[8].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'GenOcp[8].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[9].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'GenOcp[9].GenBiasAccu.pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[9].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'GenOcp[9].GenBiasAccu.pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[9].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'GenOcp[9].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[12].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'GenOcp[12].GenBiasAccu.pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[12].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'GenOcp[12].GenBiasAccu.pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[12].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'GenOcp[12].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[13].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'GenOcp[13].GenBiasAccu.pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[13].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'GenOcp[13].GenBiasAccu.pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[13].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'GenOcp[13].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[0].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'GenOcp[0].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[0].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'GenOcp[0].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[0].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'GenOcp[0].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[1].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'GenOcp[1].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[1].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'GenOcp[1].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[1].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'GenOcp[1].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[2].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'GenOcp[2].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[2].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'GenOcp[2].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[2].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'GenOcp[2].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[3].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'GenOcp[3].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[3].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'GenOcp[3].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[3].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'GenOcp[3].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[4].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'GenOcp[4].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[4].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'GenOcp[4].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[4].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'GenOcp[4].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[5].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'GenOcp[5].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[5].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'GenOcp[5].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[5].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'GenOcp[5].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[6].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'GenOcp[6].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[6].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'GenOcp[6].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[6].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'GenOcp[6].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[7].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'GenOcp[7].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[7].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'GenOcp[7].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[7].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'GenOcp[7].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[8].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'GenOcp[8].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_ins_parser/reg_img_jump_rd_r_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_ins_parser/reg_str_oset_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_reader/inst_rd_img /\u_pad_mask/GenInitCoorH[0].pix_base_coor_h_r_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_ins_parser/reg_img_w_r_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_ins_parser/reg_pipe_img_b_lim_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_ins_parser/reg_pipe_img_b_lim_r_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_ins_parser/reg_nl_relu6_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GenWp[0].u_writer/u_addr_gen/addr_ch0_inferred /\GenWp[0].u_writer/u_addr_gen/addr_ch_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GenWp[0].u_writer/u_addr_gen/addr_ch0_inferred /\GenWp[0].u_writer/u_addr_gen/addr_ch_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GenWp[0].u_writer/u_addr_gen/addr_ch0_inferred /\GenWp[0].u_writer/u_addr_gen/addr_ch_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GenWp[0].u_writer/u_addr_gen/addr_ch0_inferred /\GenWp[0].u_writer/u_addr_gen/addr_ch_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GenWp[0].u_writer/u_addr_gen/addr_ch0_inferred /\GenWp[0].u_writer/u_addr_gen/addr_ch_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GenWp[0].u_writer/u_addr_gen/addr_ch0_inferred /\GenWp[0].u_writer/u_addr_gen/addr_ch_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GenWp[0].u_writer/u_addr_gen/addr_ch0_inferred /\GenWp[0].u_writer/u_addr_gen/addr_ch_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GenWp[0].u_writer/u_addr_gen/addr_ch0_inferred /\GenWp[0].u_writer/u_addr_gen/addr_ch_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GenWp[0].u_writer/u_addr_gen/addr_ch0_inferred /\GenWp[0].u_writer/u_addr_gen/addr_ch_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GenWp[0].u_writer/u_addr_gen/addr_ch0_inferred /\GenWp[0].u_writer/u_addr_gen/addr_ch_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GenWp[0].u_writer/u_addr_gen/addr_ch0_inferred /\GenWp[0].u_writer/u_addr_gen/addr_ch_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_ins_parser/reg_pipe_str_oset_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_reader/inst_rd_img /\u_pad_mask/GenCoorH[0].coor_h_r_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_ins_parser/reg_pipe_img_w_r_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_ins_parser/reg_pipe_res_str_oset_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_ins_parser/reg_pipe2_res_str_oset_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_ins_parser/reg_pipe3_res_str_oset_r_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe_mult/\DSP_1XCLK.gen_cp[15].gen_pp[0].Gen10x10.u_mult_dsp/inm_reg[4] )
WARNING: [Synth 8-3936] Found unconnected internal register 'en_dly_reg' and it is trimmed from '3' to '2' bits. [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/ec37/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:29230]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_parser/\u_alu_mac_parser/reg_res_jump_wr_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_parser/\u_alu_mac_parser/reg_pad_type_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_img_reader/\u_pad_mask/GenInitCoorH[0].pix_base_coor_h_r_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_parser/\u_alu_mac_parser/reg_nl_relu6_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_img_reader/\u_pad_mask/GenCoorH[0].coor_h_r_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_parser/\reg_nl_relu6_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_ele_reader/\vpp0_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_parser/\reg_res_bid_vpp_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_alu_writer_gen[0].u_alu_writer /\reg_wr_port_vpp0_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_alu_parser/\reg_nl_relu6_reg[6] )
INFO: [Synth 8-5544] ROM "sub_instr_num0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "\m_scheduler_top/m_scheduler_thdl /m_lctrl/dpdby_ir_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\m_scheduler_top/m_scheduler_thdl /m_lctrl/dpdby_ir_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_thread_ctrl/thdl_suspend_req_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /m_lctrl/exec_done_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_axi_status_r_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /\m_profiler/exec_cycle_l_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /m_pctrl/thd_is_suspended_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /m_cctrl/thd_is_suspended_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /m_lctrl/thd_is_suspended_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /m_sctrl/thd_is_suspended_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /m_sctrl/\m_axis_cmd_tdata_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /m_sctrl/\m_axis_cmd_tdata_reg[222] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:37 ; elapsed = 00:02:48 . Memory (MB): peak = 4451.746 ; gain = 2242.898 ; free physical = 15003 ; free virtual = 39369
Synthesis current peak Physical Memory [PSS] (MB): peak = 3984.869; parent = 3460.523; children = 1944.174
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8119.289; parent = 4447.832; children = 3671.461
---------------------------------------------------------------------------------
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[9].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[10].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[11].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[12].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[13].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[14].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[15].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[16].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------+--------------------------------------------+---------------+----------------+
|Module Name        | RTL Object                                 | Depth x Width | Implemented As | 
+-------------------+--------------------------------------------+---------------+----------------+
|load_pad           | pad_mask_tmph                              | 32x128        | LUT            | 
|load_pad           | pad_mask_tmpl                              | 32x128        | LUT            | 
|load_pad           | pad_mask_tmph                              | 32x128        | LUT            | 
|load_pad           | pad_mask_tmpl                              | 32x128        | LUT            | 
|load_pad           | pad_mask_tmph                              | 32x128        | LUT            | 
|load_pad           | pad_mask_tmpl                              | 32x128        | LUT            | 
|cm_buf_wctrl_augm  | pad_mask_tmpl                              | 32x16         | LUT            | 
|cm_buf_wctrl_augm  | pad_mask_tmpl                              | 32x16         | LUT            | 
|hamming_weight_c63 | r                                          | 64x3          | LUT            | 
|PE_adder           | GenPP[0].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
|PE_adder           | GenPP[2].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
|PE_adder           | GenPP[4].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
|PE_adder           | GenPP[6].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
|PE_adder           | GenPP[0].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
|PE_adder           | GenPP[2].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
|PE_adder           | GenPP[4].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
|PE_adder           | GenPP[6].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
|PE_adder           | GenPP[0].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
|PE_adder           | GenPP[2].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
|PE_adder           | GenPP[4].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
|PE_adder           | GenPP[6].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
|PE_adder           | GenPP[0].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
|PE_adder           | GenPP[2].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
|PE_adder           | GenPP[4].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
|PE_adder           | GenPP[6].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
+-------------------+--------------------------------------------+---------------+----------------+


Ultra RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name                                             | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed | 
+--------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram       | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram       | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram       | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram       | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram       | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram       | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[9].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[10].u_ram  | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[11].u_ram  | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[12].u_ram  | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[13].u_ram  | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[14].u_ram  | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[15].u_ram  | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[16].u_ram  | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram      | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
+--------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+

Note: The table above is a preliminary report that shows the Ultra RAMs at the current stage of the synthesis flow. Some Ultra RAMs may be reimplemented as non Ultra RAM primitives later in the synthesis flow. Multiple instantiated Ultra RAMs are reported only once. Fields "FF provided for Pipeline" and "FF absorbed" respectively indicate number of registers available for pipelining and number of registers absorbed in the URAM matrix for pipelining. 

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                         | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram   | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[7].u_ram   | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[8].u_ram   | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[9].u_ram   | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[10].u_ram  | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[11].u_ram  | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[12].u_ram  | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[13].u_ram  | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[14].u_ram  | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[15].u_ram  | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
+----------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------------------------------+-----------------------+----------------+----------------------+----------------+
|Module Name                                                                                | RTL Object            | Inference      | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------------------------+-----------------------+----------------+----------------------+----------------+
|\state_machines[0].u_wrfifo_img /\GenLoadN.u_fifo_load_wr_img/m_ram                        | gen_bram_dram.ram_reg | User Attribute | 128 x 143            | RAM64M8 x 42   | 
|\state_machines[1].u_wrfifo_img /\GenLoadN.u_fifo_load_wr_img/m_ram                        | gen_bram_dram.ram_reg | User Attribute | 128 x 143            | RAM64M8 x 42   | 
|\state_machines[1].u_wrfifo_wgt /\GenLoadN.u_fifo_load_wr_img/m_ram                        | gen_bram_dram.ram_reg | User Attribute | 64 x 144             | RAM64M8 x 21   | 
|\state_machines[1].u_wrfifo_mean /\GenLoadN.u_fifo_load_wr_img/m_ram                       | gen_bram_dram.ram_reg | User Attribute | 32 x 134             | RAM32M16 x 10  | 
|\state_machines[1].u_wrfifo_bias /\GenLoadN.u_fifo_load_wr_img/m_ram                       | gen_bram_dram.ram_reg | User Attribute | 32 x 140             | RAM32M16 x 10  | 
|inst/m_buf_writeri_2/u_ddr_reader/\gen_state_machine[0].u_fifo_data_last/m_ram             | gen_bram_dram.ram_reg | User Attribute | 8 x 12               | RAM32M16 x 1   | 
|inst/m_buf_writeri_2/u_ddr_reader/\gen_state_machine[1].u_fifo_data_last/m_ram             | gen_bram_dram.ram_reg | User Attribute | 8 x 12               | RAM32M16 x 1   | 
|inst/m_buf_writeri_2/u_cfg_buf_writer_bridge/\gen_dm_port_st_machines[0].u_cfg_fifo/m_ram  | gen_bram_dram.ram_reg | User Attribute | 4 x 108              | RAM32M16 x 8   | 
|inst/m_buf_writeri_2/u_cfg_buf_writer_bridge/\gen_dm_port_st_machines[1].u_cfg_fifo/m_ram  | gen_bram_dram.ram_reg | User Attribute | 4 x 108              | RAM32M16 x 8   | 
|\GenImgDataFifo[13].u_fifo/u_axis_sync_fifo/m_ram                                          | gen_bram_dram.ram_reg | User Attribute | 32 x 128             | RAM32M16 x 10  | 
|\GenImgDataFifo[12].u_fifo/u_axis_sync_fifo/m_ram                                          | gen_bram_dram.ram_reg | User Attribute | 32 x 128             | RAM32M16 x 10  | 
|inst/u_save_data_and_cmdi_6/\save_hp2_hp0[0].u_savedatafifo/m_ram                          | gen_bram_dram.ram_reg | User Attribute | 32 x 144             | RAM32M16 x 11  | 
|inst/u_save_data_and_cmdi_6/\save_hp2_hp0[1].u_savedatafifo/m_ram                          | gen_bram_dram.ram_reg | User Attribute | 32 x 144             | RAM32M16 x 11  | 
|inst/m_save_topi_7/\u_save_datacmd2hp/u_cmd_fifo_0/m_ram                                   | gen_bram_dram.ram_reg | User Attribute | 64 x 8               | RAM64M8 x 2    | 
|inst/m_save_topi_7/\u_save_datacmd2hp/u_cmd_fifo_2/m_ram                                   | gen_bram_dram.ram_reg | User Attribute | 64 x 8               | RAM64M8 x 2    | 
|\inst_ins_parser/u_insctrl/u_fifo_done/m_ram                                               | gen_bram_dram.ram_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\inst_reader/inst_rd_img /\u_rfifo/u_axis_sync_fifo/m_ram                                  | gen_bram_dram.ram_reg | User Attribute | 32 x 17              | RAM32M16 x 2   | 
|\u_alu_writer_gen[0].u_alu_writer /\u_fifo_alu_wr/m_ram                                    | gen_bram_dram.ram_reg | User Attribute | 64 x 144             | RAM64M8 x 21   | 
|u_alu_ele_reader/\GenArFifoEna.u_arfifo /\u_axis_sync_fifo/m_ram                           | gen_bram_dram.ram_reg | User Attribute | 16 x 61              | RAM32M16 x 5   | 
|u_alu_img_reader/\GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram                             | gen_bram_dram.ram_reg | User Attribute | 16 x 61              | RAM32M16 x 5   | 
|u_alu_img_reader/\u_rfifo/u_axis_sync_fifo/m_ram                                           | gen_bram_dram.ram_reg | User Attribute | 32 x 16              | RAM32M16 x 2   | 
|\m_scheduler_top/m_scheduler_thdl /m_distribute/\instr_fifo/m_ram                          | gen_bram_dram.ram_reg | User Attribute | 256 x 32             | RAM64M8 x 20   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl/\gen_cmp_ptr[0].cmp_ptr_fifo/m_ram              | gen_bram_dram.ram_reg | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl/\gen_cmp_ptr[1].cmp_ptr_fifo/m_ram              | gen_bram_dram.ram_reg | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl/\instr_fifo/m_ram                               | gen_bram_dram.ram_reg | User Attribute | 64 x 160             | RAM64M8 x 23   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl                                                 | dpdby_ir_reg          | Implied        | 16 x 4               | RAM32M16 x 1   | 
|\m_scheduler_top/m_scheduler_thdl /m_sctrl/\instr_fifo/m_ram                               | gen_bram_dram.ram_reg | User Attribute | 64 x 160             | RAM64M8 x 23   | 
|\m_scheduler_top/m_scheduler_thdl /m_cctrl/\instr_fifo/m_ram                               | gen_bram_dram.ram_reg | User Attribute | 64 x 160             | RAM64M8 x 23   | 
|\m_scheduler_top/m_scheduler_thdl /m_cctrl/\u_fifo_dpdby/m_ram                             | gen_bram_dram.ram_reg | User Attribute | 64 x 4               | RAM64M8 x 1    | 
|\m_scheduler_top/m_scheduler_thdl /m_pctrl/\instr_fifo/m_ram                               | gen_bram_dram.ram_reg | User Attribute | 64 x 192             | RAM64M8 x 28   | 
+-------------------------------------------------------------------------------------------+-----------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|save_fetch_param | (A2*B2)'    | 13     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:47 ; elapsed = 00:02:59 . Memory (MB): peak = 4521.527 ; gain = 2312.680 ; free physical = 14262 ; free virtual = 38752
Synthesis current peak Physical Memory [PSS] (MB): peak = 4631.675; parent = 3460.523; children = 1944.174
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8192.992; parent = 4521.531; children = 3671.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:51 ; elapsed = 00:03:04 . Memory (MB): peak = 4521.527 ; gain = 2312.680 ; free physical = 14238 ; free virtual = 38728
Synthesis current peak Physical Memory [PSS] (MB): peak = 4655.132; parent = 3460.523; children = 1944.174
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8192.992; parent = 4521.531; children = 3671.461
---------------------------------------------------------------------------------
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[9].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[10].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[11].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[12].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[13].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[14].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[15].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[16].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Ultra RAM: Final Mapping Report (see note below)
+--------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name                                             | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed | 
+--------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram       | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram       | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram       | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram       | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram       | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram       | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[9].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[10].u_ram  | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[11].u_ram  | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[12].u_ram  | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[13].u_ram  | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[14].u_ram  | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[15].u_ram  | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[16].u_ram  | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram      | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
+--------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+


Block RAM: Final Mapping Report
+----------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                         | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram   | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[7].u_ram   | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[8].u_ram   | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[9].u_ram   | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[10].u_ram  | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[11].u_ram  | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[12].u_ram  | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[13].u_ram  | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[14].u_ram  | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[15].u_ram  | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
+----------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+-------------------------------------------------------------------------------------------+-----------------------+----------------+----------------------+----------------+
|Module Name                                                                                | RTL Object            | Inference      | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------------------------+-----------------------+----------------+----------------------+----------------+
|\state_machines[0].u_wrfifo_img /\GenLoadN.u_fifo_load_wr_img/m_ram                        | gen_bram_dram.ram_reg | User Attribute | 128 x 143            | RAM64M8 x 42   | 
|\state_machines[1].u_wrfifo_img /\GenLoadN.u_fifo_load_wr_img/m_ram                        | gen_bram_dram.ram_reg | User Attribute | 128 x 143            | RAM64M8 x 42   | 
|\state_machines[1].u_wrfifo_wgt /\GenLoadN.u_fifo_load_wr_img/m_ram                        | gen_bram_dram.ram_reg | User Attribute | 64 x 144             | RAM64M8 x 21   | 
|\state_machines[1].u_wrfifo_bias /\GenLoadN.u_fifo_load_wr_img/m_ram                       | gen_bram_dram.ram_reg | User Attribute | 32 x 140             | RAM32M16 x 10  | 
|inst/m_buf_writeri_2/u_ddr_reader/\gen_state_machine[0].u_fifo_data_last/m_ram             | gen_bram_dram.ram_reg | User Attribute | 8 x 12               | RAM32M16 x 1   | 
|inst/m_buf_writeri_2/u_ddr_reader/\gen_state_machine[1].u_fifo_data_last/m_ram             | gen_bram_dram.ram_reg | User Attribute | 8 x 12               | RAM32M16 x 1   | 
|inst/m_buf_writeri_2/u_cfg_buf_writer_bridge/\gen_dm_port_st_machines[0].u_cfg_fifo/m_ram  | gen_bram_dram.ram_reg | User Attribute | 4 x 108              | RAM32M16 x 8   | 
|inst/m_buf_writeri_2/u_cfg_buf_writer_bridge/\gen_dm_port_st_machines[1].u_cfg_fifo/m_ram  | gen_bram_dram.ram_reg | User Attribute | 4 x 108              | RAM32M16 x 8   | 
|\GenImgDataFifo[13].u_fifo/u_axis_sync_fifo/m_ram                                          | gen_bram_dram.ram_reg | User Attribute | 32 x 128             | RAM32M16 x 10  | 
|\GenImgDataFifo[12].u_fifo/u_axis_sync_fifo/m_ram                                          | gen_bram_dram.ram_reg | User Attribute | 32 x 128             | RAM32M16 x 10  | 
|inst/u_save_data_and_cmdi_6/\save_hp2_hp0[0].u_savedatafifo/m_ram                          | gen_bram_dram.ram_reg | User Attribute | 32 x 144             | RAM32M16 x 11  | 
|inst/u_save_data_and_cmdi_6/\save_hp2_hp0[1].u_savedatafifo/m_ram                          | gen_bram_dram.ram_reg | User Attribute | 32 x 144             | RAM32M16 x 11  | 
|inst/m_save_topi_7/\u_save_datacmd2hp/u_cmd_fifo_0/m_ram                                   | gen_bram_dram.ram_reg | User Attribute | 64 x 8               | RAM64M8 x 2    | 
|inst/m_save_topi_7/\u_save_datacmd2hp/u_cmd_fifo_2/m_ram                                   | gen_bram_dram.ram_reg | User Attribute | 64 x 8               | RAM64M8 x 2    | 
|\inst_ins_parser/u_insctrl/u_fifo_done/m_ram                                               | gen_bram_dram.ram_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\inst_reader/inst_rd_img /\u_rfifo/u_axis_sync_fifo/m_ram                                  | gen_bram_dram.ram_reg | User Attribute | 32 x 17              | RAM32M16 x 2   | 
|\u_alu_writer_gen[0].u_alu_writer /\u_fifo_alu_wr/m_ram                                    | gen_bram_dram.ram_reg | User Attribute | 64 x 144             | RAM64M8 x 21   | 
|u_alu_ele_reader/\GenArFifoEna.u_arfifo /\u_axis_sync_fifo/m_ram                           | gen_bram_dram.ram_reg | User Attribute | 16 x 61              | RAM32M16 x 5   | 
|u_alu_img_reader/\GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram                             | gen_bram_dram.ram_reg | User Attribute | 16 x 61              | RAM32M16 x 5   | 
|u_alu_img_reader/\u_rfifo/u_axis_sync_fifo/m_ram                                           | gen_bram_dram.ram_reg | User Attribute | 32 x 16              | RAM32M16 x 2   | 
|\m_scheduler_top/m_scheduler_thdl /m_distribute/\instr_fifo/m_ram                          | gen_bram_dram.ram_reg | User Attribute | 256 x 32             | RAM64M8 x 20   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl/\gen_cmp_ptr[0].cmp_ptr_fifo/m_ram              | gen_bram_dram.ram_reg | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl/\gen_cmp_ptr[1].cmp_ptr_fifo/m_ram              | gen_bram_dram.ram_reg | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl/\instr_fifo/m_ram                               | gen_bram_dram.ram_reg | User Attribute | 64 x 160             | RAM64M8 x 23   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl                                                 | dpdby_ir_reg          | Implied        | 16 x 4               | RAM32M16 x 1   | 
|\m_scheduler_top/m_scheduler_thdl /m_sctrl/\instr_fifo/m_ram                               | gen_bram_dram.ram_reg | User Attribute | 64 x 160             | RAM64M8 x 23   | 
|\m_scheduler_top/m_scheduler_thdl /m_cctrl/\instr_fifo/m_ram                               | gen_bram_dram.ram_reg | User Attribute | 64 x 160             | RAM64M8 x 23   | 
|\m_scheduler_top/m_scheduler_thdl /m_cctrl/\u_fifo_dpdby/m_ram                             | gen_bram_dram.ram_reg | User Attribute | 64 x 4               | RAM64M8 x 1    | 
|\m_scheduler_top/m_scheduler_thdl /m_pctrl/\instr_fifo/m_ram                               | gen_bram_dram.ram_reg | User Attribute | 64 x 192             | RAM64M8 x 28   | 
+-------------------------------------------------------------------------------------------+-----------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:20 ; elapsed = 00:03:40 . Memory (MB): peak = 4533.453 ; gain = 2324.605 ; free physical = 12951 ; free virtual = 37531
Synthesis current peak Physical Memory [PSS] (MB): peak = 5333.418; parent = 3460.523; children = 2600.010
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8901.363; parent = 4529.539; children = 4371.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:37 ; elapsed = 00:03:59 . Memory (MB): peak = 4533.453 ; gain = 2324.605 ; free physical = 13241 ; free virtual = 37968
Synthesis current peak Physical Memory [PSS] (MB): peak = 5548.305; parent = 3460.523; children = 2600.010
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8901.363; parent = 4529.539; children = 4371.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:38 ; elapsed = 00:03:59 . Memory (MB): peak = 4533.453 ; gain = 2324.605 ; free physical = 13238 ; free virtual = 37968
Synthesis current peak Physical Memory [PSS] (MB): peak = 5548.305; parent = 3460.523; children = 2600.010
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8901.363; parent = 4529.539; children = 4371.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:58 ; elapsed = 00:04:19 . Memory (MB): peak = 4533.453 ; gain = 2324.605 ; free physical = 13012 ; free virtual = 37776
Synthesis current peak Physical Memory [PSS] (MB): peak = 5548.305; parent = 3460.523; children = 2600.010
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8901.363; parent = 4529.539; children = 4371.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:58 ; elapsed = 00:04:20 . Memory (MB): peak = 4533.453 ; gain = 2324.605 ; free physical = 13039 ; free virtual = 37777
Synthesis current peak Physical Memory [PSS] (MB): peak = 5548.305; parent = 3460.523; children = 2600.010
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8901.363; parent = 4529.539; children = 4371.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:00 ; elapsed = 00:04:22 . Memory (MB): peak = 4533.453 ; gain = 2324.605 ; free physical = 13033 ; free virtual = 37772
Synthesis current peak Physical Memory [PSS] (MB): peak = 5548.305; parent = 3460.523; children = 2600.010
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8901.363; parent = 4529.539; children = 4371.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:01 ; elapsed = 00:04:23 . Memory (MB): peak = 4533.453 ; gain = 2324.605 ; free physical = 13033 ; free virtual = 37772
Synthesis current peak Physical Memory [PSS] (MB): peak = 5548.305; parent = 3460.523; children = 2600.010
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8901.363; parent = 4529.539; children = 4371.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|DPUCZDX8G   | dpu_xrt_i/dpu_axi_regmap_wrapper/dpu_regs1_inst/pos_finish_dly_r_reg[9]                                                                  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].dm_cmd_rd_ready_d4_reg                                    | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[0].u_routing/GenBgAddr[0].GenBgDinNN.GenBgDin[0].bgbk_data_reg[0][127]     | 3      | 96    | NO           | NO                 | YES               | 96     | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[0].u_routing/GenBgAddr[0].GenBgDinNN.GenBgDin[0].bgbk_data_reg[0][111]     | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_wgt_bkwr/GenPtGrp[0].u_routing/GenBgAddr[0].GenBgDinNN.GenBgDin[0].bgbk_addr_reg[0][10]      | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[0].u_routing/u_dly_rvalid/BIT[2].DX.d_r_reg[2][0]                         | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[0].u_routing/GenBgDlyNN.u_dly_bg/BIT[4].DX.d_r_reg[4][0]                   | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[0].u_routing/GenBgbkDlyNN.GenBgbkDly[0].u_dly_bgbk/BIT[5].DX.d_r_reg[5][2] | 6      | 46    | NO           | NO                 | YES               | 46     | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/dly_ena_reg[3]               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_at_vld_pre/BIT[8].DX.d_r_reg[8][0]                                          | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_at_last_pre2/BIT[7].DX.d_r_reg[7][0]                                        | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[7].DX.d_r_reg[7][0]                                        | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_sotbias_pre2/BIT[9].DX.d_r_reg[9][0]                                        | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_accu_tvalid_pre/BIT[3].DX.d_r_reg[3][0]                                     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_ds_last_ch/BIT[1].DX.d_r_reg[1][0]                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly/BIT[2].DX.d_r_reg[2][0]         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_dwc_mul/BIT[5].DX.d_r_reg[5][0]                                                     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_padd/BIT[3].DX.d_r_reg[3][0]                                                        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_dwc_mul_cadd/BIT[4].DX.d_r_reg[4][0]                                                | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_ds_sig/BIT[2].DX.d_r_reg[2][1]                                                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_img_dly/BIT[4].DX.d_r_reg[4][639]                                                   | 5      | 640   | NO           | NO                 | YES               | 640    | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_img_reader/u_ds_last_ch/BIT[1].DX.d_r_reg[1][0]                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/start_img_r_reg[5]                                                                             | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                          | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48ex_wrapper__parameterized2_2427 | (C'+((D'+A')'*B'')')'   | 24     | 16     | 0      | 0      | 32     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized2_2426 | (C'+((D'+A')'*B'')')'   | 24     | 17     | 0      | 0      | 32     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3      | (C'+((D'+A')'*B'')')'   | 22     | 17     | 35     | 0      | 38     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized2      | (C'+((D'+A')'*B'')')'   | 24     | 17     | 29     | 0      | 32     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2423 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2422 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2421 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2420 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2419 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2418 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2417 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2416 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2415 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2414 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2413 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2412 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2411 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2410 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2409 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2408 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2407 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2406 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2405 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2404 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2403 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2402 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2401 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2400 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2399 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2398 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2397 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2396 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2395 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2394 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2393 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2392 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2391 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2390 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2389 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2388 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2387 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2386 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2385 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2384 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2383 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2382 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2381 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2380 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2379 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2378 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2377 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2376 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2375 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2374 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2373 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2372 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2371 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2370 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2369 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2368 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2367 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2366 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2365 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2364 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2363 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2362 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2361 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4      | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper                      | C'+((D'+A')'*B'')'      | 25     | 16     | 0      | 10     | 45     | 1    | 2    | 2    | 2    | 1     | 1    | 0    | 
|dsp48ex_wrapper__parameterized1_2181 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2180 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2179 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2178 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2177 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2176 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2175 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2174 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2145 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2144 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2143 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2142 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2141 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2140 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2139 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2138 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2109 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2108 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2107 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2106 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2105 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2104 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2103 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2102 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2073 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2072 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2071 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2070 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2069 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2068 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2067 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2066 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2037 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2036 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2035 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2034 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2033 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2032 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2031 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2030 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2001 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2000 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1999 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1998 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1997 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1996 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1995 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1994 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1965 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1964 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1963 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1962 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1961 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1960 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1959 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1958 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1929 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1928 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1927 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1926 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1925 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1924 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1923 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1922 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1893 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1892 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1891 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1890 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1889 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1888 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1887 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1886 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1857 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1856 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1855 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1854 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1853 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1852 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1851 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1850 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1821 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1820 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1819 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1818 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1817 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1816 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1815 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1814 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1785 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1784 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1783 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1782 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1781 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1780 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1779 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1778 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1749 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1748 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1747 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1746 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1745 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1744 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1743 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1742 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1713 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1712 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1711 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1710 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1709 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1708 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1707 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1706 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1678 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1677 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1676 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1675 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1674 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1673 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1672 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1671 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1642 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1641 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1640 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1639 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1638 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1637 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1636 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1      | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1615 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1614 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1613 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1612 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1607 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1606 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1605 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1604 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1599 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1598 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1597 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1596 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1591 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1590 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1589 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1588 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1583 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1582 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1581 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1580 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1575 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1574 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1573 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1572 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1567 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1566 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1565 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1564 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1559 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1558 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1557 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1556 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1551 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1550 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1549 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1548 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1543 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1542 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1541 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1540 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1535 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1534 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1533 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1532 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1527 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1526 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1525 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1524 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1519 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1518 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1517 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1516 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1511 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1510 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1509 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1508 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1503 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1502 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1501 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1500 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1495 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1494 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1493 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1492 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1487 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1486 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1485 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1484 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1479 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1478 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1477 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1476 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1471 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1470 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1469 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1468 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1463 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1462 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1461 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1460 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1455 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1454 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1453 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1452 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1447 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1446 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1445 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1444 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1439 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1438 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1437 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1436 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1431 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1430 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1429 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1428 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1423 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1422 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1421 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1420 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1413 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1412 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1411 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1410 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1403 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1402 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1401 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1400 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1393 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1392 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1391 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1390 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1383 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1382 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1381 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1380 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1373 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1372 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1371 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1370 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1363 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1362 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1361 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1360 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1353 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1352 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1351 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1350 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1343 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1342 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1341 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1340 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1335 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1334 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1333 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1332 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1327 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1326 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1325 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1324 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1319 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1318 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1317 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1316 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1311 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1310 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1309 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1308 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1303 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1302 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1301 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1300 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1295 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1294 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1293 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1292 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1287 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1286 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1285 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1284 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1279 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1278 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1277 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1276 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1269 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1268 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1267 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1266 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1259 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1258 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1257 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1256 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1249 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1248 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1247 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1246 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1239 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1238 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1237 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1236 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1229 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1228 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1227 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1226 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1219 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1218 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1217 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1216 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1209 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1208 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1207 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1206 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1199 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1198 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1197 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1196 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1191 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1190 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1189 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1188 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1183 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1182 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1181 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1180 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1175 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1174 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1173 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1172 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1167 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1166 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1165 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1164 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1159 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1158 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1157 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1156 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1151 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1150 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1149 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1148 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1143 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1142 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1141 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1140 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1135 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1134 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1133 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1132 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1127 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1126 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1125 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1124 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1119 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1118 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1117 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1116 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1111 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1110 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1109 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1108 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1103 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1102 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1101 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1100 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1095 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1094 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1093 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1092 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1087 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1086 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1085 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1084 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1079 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1078 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1077 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1076 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1071 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1070 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1069 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1068 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1063 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1062 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1061 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1060 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1055 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1054 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1053 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1052 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1047 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1046 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1045 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1044 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1039 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1038 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1037 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1036 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1031 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1030 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1029 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1028 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1023 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1022 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1021 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1020 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1015 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1014 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1013 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1012 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1007 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1006 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1005 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1004 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_997  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_996  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_995  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_994  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_987  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_986  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_985  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_984  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_977  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_976  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_975  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_974  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_967  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_966  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_965  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_964  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_957  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_956  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_955  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_954  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_947  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_946  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_945  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_944  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_937  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_936  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_935  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_934  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_927  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_926  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_925  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_924  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_919  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_918  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_917  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_916  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_911  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_910  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_909  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_908  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_903  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_902  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_901  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_900  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_895  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_894  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_893  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_892  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_887  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_886  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_885  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_884  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_879  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_878  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_877  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_876  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_871  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_870  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_869  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_868  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_863  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_862  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_861  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_860  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_853  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_852  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_851  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_850  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_843  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_842  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_841  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_840  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_833  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_832  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_831  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_830  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_823  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_822  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_821  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_820  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_813  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_812  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_811  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_810  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_803  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_802  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_801  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_800  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_793  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_792  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_791  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_790  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_783  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_782  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_781  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_780  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_775  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_774  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_773  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_772  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_767  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_766  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_765  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_764  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_759  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_758  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_757  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_756  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_751  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_750  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_749  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_748  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_743  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_742  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_741  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_740  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_735  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_734  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_733  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_732  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_727  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_726  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_725  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_724  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_720  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_719  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_718  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_717  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_712  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_711  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_710  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_709  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_704  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_703  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_702  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_701  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_696  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_695  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_694  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_693  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_688  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_687  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_686  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_685  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_680  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_679  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_678  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_677  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_672  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_671  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_670  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_669  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_664  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_663  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_662  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_661  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_656  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_655  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_654  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_653  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_648  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_647  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_646  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_645  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_640  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_639  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_638  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_637  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_632  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_631  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_630  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_629  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_624  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_623  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_622  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_621  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_616  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_615  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_614  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_613  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_608  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_607  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_606  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_605  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_600  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_599  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_598  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_597  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_592  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_591  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_590  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_589  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_578  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_577  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_576  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_575  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_564  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_563  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_562  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_561  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_550  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_549  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_548  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_547  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_536  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_535  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_534  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_533  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_522  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_521  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_520  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_519  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_508  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_507  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_506  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_505  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_494  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_493  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_492  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0      | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|save_fetch_param                     | (A'*B')'                | 13     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+-------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |  1279|
|2     |DSP_ALU         |   710|
|5     |DSP_A_B_DATA    |   710|
|8     |DSP_C_DATA      |   710|
|10    |DSP_MULTIPLIER  |   710|
|12    |DSP_M_DATA      |   710|
|14    |DSP_OUTPUT      |   710|
|16    |DSP_PREADD      |   710|
|17    |DSP_PREADD_DATA |   710|
|20    |LUT1            |   660|
|21    |LUT2            |  3490|
|22    |LUT3            | 22079|
|23    |LUT4            |  5856|
|24    |LUT5            |  4782|
|25    |LUT6            | 21384|
|26    |MUXF7           |  2520|
|27    |RAM32M          |     8|
|28    |RAM32M16        |    76|
|29    |RAM32X1D        |     6|
|30    |RAM64M          |     5|
|31    |RAM64M8         |   240|
|32    |RAM64X1D        |     2|
|33    |RAMB18E2        |    10|
|34    |RAMB36E2        |    70|
|37    |SRL16E          |  8095|
|38    |URAM288         |    48|
|39    |FDRE            | 99098|
|40    |FDSE            |   496|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:01 ; elapsed = 00:04:23 . Memory (MB): peak = 4533.453 ; gain = 2324.605 ; free physical = 13033 ; free virtual = 37772
Synthesis current peak Physical Memory [PSS] (MB): peak = 5548.305; parent = 3460.523; children = 2600.010
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8901.363; parent = 4529.539; children = 4371.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 256 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:31 ; elapsed = 00:03:56 . Memory (MB): peak = 4533.453 ; gain = 955.117 ; free physical = 15448 ; free virtual = 40191
Synthesis Optimization Complete : Time (s): cpu = 00:04:04 ; elapsed = 00:04:30 . Memory (MB): peak = 4533.453 ; gain = 2324.605 ; free physical = 15487 ; free virtual = 40191
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4533.453 ; gain = 0.000 ; free physical = 15204 ; free virtual = 39911
INFO: [Netlist 29-17] Analyzing 4846 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4537.531 ; gain = 0.000 ; free physical = 14891 ; free virtual = 39597
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1047 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 710 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 76 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM64M => RAM64M (RAMD64E(x4)): 5 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 240 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2 instances

Synth Design complete, checksum: 97687f1d
INFO: [Common 17-83] Releasing license: Synthesis
562 Infos, 356 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:33 ; elapsed = 00:05:01 . Memory (MB): peak = 4537.531 ; gain = 3202.387 ; free physical = 15366 ; free virtual = 40071
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/system_DPUCZDX8G_1_0_synth_1/system_DPUCZDX8G_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 4561.543 ; gain = 24.012 ; free physical = 15358 ; free virtual = 40095
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_DPUCZDX8G_1_0, cache-ID = 45fb067d6b36be6c
INFO: [Coretcl 2-1174] Renamed 3032 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/system_DPUCZDX8G_1_0_synth_1/system_DPUCZDX8G_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 4561.543 ; gain = 0.000 ; free physical = 15323 ; free virtual = 40100
INFO: [runtcl-4] Executing : report_utilization -file system_DPUCZDX8G_1_0_utilization_synth.rpt -pb system_DPUCZDX8G_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 23 19:12:02 2024...
