INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab8_Task2/Lab8_Task2.srcs/sources_1/new/Serial_in_Parallel_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serial_in_Parallel_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab8_Task2/Lab8_Task2.srcs/sim_1/new/Serial_in_Parallel_out_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serial_in_Parallel_out_Sim
