V 50
K 264699934100 fdp1ot
Y 0
D 0 0 1100 850
Z 10
i 38
N 28
J 690 500 2
J 620 500 2
S 2 1
L 630 500 10 0 3 0 1 0 O_OUT
N 31
J 690 520 2
J 270 560 1
J 670 560 3
J 670 520 3
S 4 1
S 2 3
L 280 560 10 0 3 0 1 0 T
S 4 3
N 27
J 850 500 1
J 760 500 2
S 2 1
L 830 500 10 0 3 0 1 0 O
N 34
J 440 480 3
J 440 600 2
J 500 480 2
S 1 2
S 1 3
I 32 virtex:VCC 1 420 600 0 1 '
C 34 2 2 0
N 22
J 500 460 2
J 270 460 1
S 2 1
L 280 460 10 0 3 0 1 0 C
N 26
J 500 500 2
J 270 500 1
S 2 1
L 280 500 10 0 3 0 1 0 D
N 36
J 500 530 2
J 270 530 1
S 2 1
L 280 530 10 0 3 0 1 0 PRE
I 15 virtex:FDPE 1 500 420 0 1 '
A 530 410 10 0 3 1 IOB=TRUE
C 22 1 3 0
C 34 3 2 0
C 26 1 1 0
C 36 1 14 0
C 28 2 4 0
I 6 virtex:ASHEETL 1 660 0 0 1 '
T 990 75 30 0 3 JRG
Q 14 0 0
T 30 40 10 0 3 drawn by KS
T 30 30 10 0 3 Copyright (c) 1993, Xilinx Inc.
T 950 50 10 0 3 1
T 950 30 10 0 3 A
T 750 80 10 0 3 3-State Output D Flip-Flop
T 710 50 10 0 3 28th March 2001
T 750 70 10 0 3 with Active Low Enable and Preset
T 750 100 10 0 3 VIRTEX Family FDP1OT Macro
I 29 virtex:OBUFT 1 690 490 0 1 '
C 28 1 2 0
C 27 2 1 0
C 31 1 4 0
E
