

================================================================
== Vivado HLS Report for 'Resid_StreamingDataW_1'
================================================================
* Date:           Tue Jul  7 16:26:38 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.188|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  28228|  28228|  28228|  28228|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  28226|  28226|         5|          2|          1|  14112|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    159|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    144|
|Register         |        -|      -|     423|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     423|    303|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |o_3_fu_125_p2                     |     +    |      0|  0|  39|           1|          32|
    |t_4_fu_113_p2                     |     +    |      0|  0|  19|          14|           1|
    |ap_block_state3_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage1_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_193                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_198                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op21_read_state3     |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_107_p2                |   icmp   |      0|  0|  13|          14|          13|
    |tmp_fu_119_p2                     |   icmp   |      0|  0|  18|          32|           1|
    |tmp_s_fu_131_p2                   |   icmp   |      0|  0|  18|          32|           2|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |p_s_fu_136_p3                     |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 159|         104|          61|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  27|          5|    1|          5|
    |ap_done                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_phi_mux_o_phi_fu_71_p4             |   9|          2|   32|         64|
    |ap_phi_mux_t_phi_fu_82_p4             |   9|          2|   14|         28|
    |ap_phi_reg_pp0_iter1_ei_V_0_1_reg_98  |  15|          3|   64|        192|
    |ap_phi_reg_pp0_iter1_ei_V_1_1_reg_89  |  15|          3|   64|        192|
    |in_V_V_blk_n                          |   9|          2|    1|          2|
    |o_reg_67                              |   9|          2|   32|         64|
    |out_V_V_blk_n                         |   9|          2|    1|          2|
    |out_V_V_din                           |  15|          3|   32|         96|
    |t_reg_78                              |   9|          2|   14|         28|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 144|         30|  257|        677|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   4|   0|    4|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_ei_V_0_1_reg_98  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_ei_V_1_1_reg_89  |  64|   0|   64|          0|
    |ei_V_1_fu_50                          |  32|   0|   32|          0|
    |ei_V_fu_46                            |  32|   0|   32|          0|
    |exitcond_reg_208                      |   1|   0|    1|          0|
    |exitcond_reg_208_pp0_iter1_reg        |   1|   0|    1|          0|
    |o_3_reg_221                           |  32|   0|   32|          0|
    |o_reg_67                              |  32|   0|   32|          0|
    |p_s_reg_232                           |  32|   0|   32|          0|
    |t_4_reg_212                           |  14|   0|   14|          0|
    |t_reg_78                              |  14|   0|   14|          0|
    |tmp_V_96_reg_252                      |  32|   0|   32|          0|
    |tmp_V_97_reg_227                      |  64|   0|   64|          0|
    |tmp_reg_217                           |   1|   0|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 423|   0|  423|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------+-----+-----+------------+------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Resid_StreamingDataW.1 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Resid_StreamingDataW.1 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Resid_StreamingDataW.1 | return value |
|ap_done         | out |    1| ap_ctrl_hs | Resid_StreamingDataW.1 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Resid_StreamingDataW.1 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Resid_StreamingDataW.1 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Resid_StreamingDataW.1 | return value |
|in_V_V_dout     |  in |   64|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |         in_V_V         |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |         out_V_V        |    pointer   |
+----------------+-----+-----+------------+------------------------+--------------+

