# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1_2023.2.ip_user_files/bd/MB1/ip/MB1_axi_gpio_0_1/sim/MB1_axi_gpio_0_1.vhd" \
"../../../../project_1_2023.2.ip_user_files/bd/MB1/ip/MB1_dlmb_bram_if_cntlr_0/sim/MB1_dlmb_bram_if_cntlr_0.vhd" \
"../../../../project_1_2023.2.ip_user_files/bd/MB1/ip/MB1_microblaze_0_0/sim/MB1_microblaze_0_0.vhd" \
"../../../../project_1_2023.2.ip_user_files/bd/MB1/ip/MB1_dlmb_v10_0/sim/MB1_dlmb_v10_0.vhd" \
"../../../../project_1_2023.2.ip_user_files/bd/MB1/ip/MB1_ilmb_v10_0/sim/MB1_ilmb_v10_0.vhd" \
"../../../../project_1_2023.2.ip_user_files/bd/MB1/ip/MB1_mdm_1_0/sim/MB1_mdm_1_0.vhd" \
"../../../../project_1_2023.2.ip_user_files/bd/MB1/ip/MB1_axi_uartlite_0_0/sim/MB1_axi_uartlite_0_0.vhd" \
"../../../../project_1_2023.2.ip_user_files/bd/MB1/ip/MB1_axi_gpio_0_0/sim/MB1_axi_gpio_0_0.vhd" \
"../../../../project_1_2023.2.ip_user_files/bd/MB1/ip/MB1_rst_clk_wiz_0_100M_0/sim/MB1_rst_clk_wiz_0_100M_0.vhd" \
"../../../../project_1_2023.2.ip_user_files/bd/MB1/ip/MB1_ilmb_bram_if_cntlr_0/sim/MB1_ilmb_bram_if_cntlr_0.vhd" \

# Do not sort compile order
nosort
