

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Fri May 12 15:49:58 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        fir_prj
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k160tfbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.43|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   78|   78|   79|   79|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |   77|   77|         7|          -|          -|    11|    no    |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.89ns
ST_1: StgValue_9 (5)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7

ST_1: StgValue_10 (6)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([11 x i32]* %c) nounwind, !map !13

ST_1: StgValue_11 (7)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !19

ST_1: StgValue_12 (8)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

ST_1: x_read (9)  [1/1] 0.00ns
:4  %x_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %x) nounwind

ST_1: StgValue_14 (10)  [1/1] 0.00ns  loc: fir.c:53
:5  call void (...)* @_ssdm_op_SpecInterface(i32* %y, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_15 (11)  [1/1] 0.00ns  loc: fir.c:54
:6  call void (...)* @_ssdm_op_SpecInterface(i32 %x, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_16 (12)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecMemCore([11 x i32]* %c, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_17 (13)  [1/1] 0.89ns  loc: fir.c:63
:8  br label %1


 <State 2>: 3.63ns
ST_2: acc (15)  [1/1] 0.00ns
:0  %acc = phi i32 [ 0, %0 ], [ %acc_1, %5 ]

ST_2: i (16)  [1/1] 0.00ns
:1  %i = phi i5 [ 10, %0 ], [ %i_1, %5 ]

ST_2: i_cast (17)  [1/1] 0.00ns  loc: fir.c:63
:2  %i_cast = sext i5 %i to i32

ST_2: tmp (18)  [1/1] 0.00ns  loc: fir.c:63
:3  %tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i, i32 4)

ST_2: empty (19)  [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind

ST_2: StgValue_23 (20)  [1/1] 0.00ns  loc: fir.c:63
:5  br i1 %tmp, label %6, label %2

ST_2: StgValue_24 (22)  [1/1] 0.00ns  loc: fir.c:63
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str3) nounwind

ST_2: tmp_1 (23)  [1/1] 1.17ns  loc: fir.c:64
:1  %tmp_1 = icmp eq i5 %i, 0

ST_2: StgValue_26 (24)  [1/1] 0.00ns  loc: fir.c:64
:2  br i1 %tmp_1, label %3, label %4

ST_2: tmp_2 (26)  [1/1] 1.24ns  loc: fir.c:68
:0  %tmp_2 = add i5 %i, -1

ST_2: tmp_3 (27)  [1/1] 0.00ns  loc: fir.c:68
:1  %tmp_3 = zext i5 %tmp_2 to i64

ST_2: shift_reg_addr (28)  [1/1] 0.00ns  loc: fir.c:68
:2  %shift_reg_addr = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %tmp_3

ST_2: data (29)  [2/2] 2.39ns  loc: fir.c:68
:3  %data = load i32* %shift_reg_addr, align 4

ST_2: StgValue_31 (35)  [1/1] 2.39ns  loc: fir.c:65
:0  store i32 %x_read, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16

ST_2: StgValue_32 (36)  [1/1] 0.89ns  loc: fir.c:67
:1  br label %5

ST_2: StgValue_33 (47)  [1/1] 0.00ns  loc: fir.c:73
:0  call void @_ssdm_op_Write.ap_vld.i32P(i32* %y, i32 %acc) nounwind

ST_2: StgValue_34 (48)  [1/1] 0.00ns  loc: fir.c:74
:1  ret void


 <State 3>: 4.78ns
ST_3: data (29)  [1/2] 2.39ns  loc: fir.c:68
:3  %data = load i32* %shift_reg_addr, align 4

ST_3: tmp_4 (30)  [1/1] 0.00ns  loc: fir.c:68
:4  %tmp_4 = zext i32 %i_cast to i64

ST_3: shift_reg_addr_1 (31)  [1/1] 0.00ns  loc: fir.c:68
:5  %shift_reg_addr_1 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %tmp_4

ST_3: StgValue_38 (32)  [1/1] 2.39ns  loc: fir.c:68
:6  store i32 %data, i32* %shift_reg_addr_1, align 4

ST_3: StgValue_39 (33)  [1/1] 0.89ns
:7  br label %5

ST_3: tmp_5 (39)  [1/1] 0.00ns  loc: fir.c:71
:1  %tmp_5 = zext i32 %i_cast to i64

ST_3: c_addr (40)  [1/1] 0.00ns  loc: fir.c:71
:2  %c_addr = getelementptr [11 x i32]* %c, i64 0, i64 %tmp_5

ST_3: c_load (41)  [2/2] 2.39ns  loc: fir.c:71
:3  %c_load = load i32* %c_addr, align 4

ST_3: i_1 (44)  [1/1] 1.24ns  loc: fir.c:63
:6  %i_1 = add i5 %i, -1


 <State 4>: 2.39ns
ST_4: data1 (38)  [1/1] 0.00ns
:0  %data1 = phi i32 [ %x_read, %3 ], [ %data, %4 ]

ST_4: c_load (41)  [1/2] 2.39ns  loc: fir.c:71
:3  %c_load = load i32* %c_addr, align 4


 <State 5>: 8.43ns
ST_5: tmp_6 (42)  [3/3] 8.43ns  loc: fir.c:71
:4  %tmp_6 = mul nsw i32 %c_load, %data1


 <State 6>: 8.43ns
ST_6: tmp_6 (42)  [2/3] 8.43ns  loc: fir.c:71
:4  %tmp_6 = mul nsw i32 %c_load, %data1


 <State 7>: 8.43ns
ST_7: tmp_6 (42)  [1/3] 8.43ns  loc: fir.c:71
:4  %tmp_6 = mul nsw i32 %c_load, %data1


 <State 8>: 1.60ns
ST_8: acc_1 (43)  [1/1] 1.60ns  loc: fir.c:71
:5  %acc_1 = add nsw i32 %tmp_6, %acc

ST_8: StgValue_50 (45)  [1/1] 0.00ns  loc: fir.c:63
:7  br label %1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.892ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('acc') with incoming values : ('acc', fir.c:71) [15]  (0.892 ns)

 <State 2>: 3.63ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fir.c:63) [16]  (0 ns)
	'add' operation ('tmp_2', fir.c:68) [26]  (1.24 ns)
	'getelementptr' operation ('shift_reg_addr', fir.c:68) [28]  (0 ns)
	'load' operation ('data', fir.c:68) on array 'shift_reg' [29]  (2.39 ns)

 <State 3>: 4.78ns
The critical path consists of the following:
	'load' operation ('data', fir.c:68) on array 'shift_reg' [29]  (2.39 ns)
	'store' operation (fir.c:68) of variable 'data', fir.c:68 on array 'shift_reg' [32]  (2.39 ns)

 <State 4>: 2.39ns
The critical path consists of the following:
	'load' operation ('c_load', fir.c:71) on array 'c' [41]  (2.39 ns)

 <State 5>: 8.43ns
The critical path consists of the following:
	'mul' operation ('tmp_6', fir.c:71) [42]  (8.43 ns)

 <State 6>: 8.43ns
The critical path consists of the following:
	'mul' operation ('tmp_6', fir.c:71) [42]  (8.43 ns)

 <State 7>: 8.43ns
The critical path consists of the following:
	'mul' operation ('tmp_6', fir.c:71) [42]  (8.43 ns)

 <State 8>: 1.6ns
The critical path consists of the following:
	'add' operation ('acc', fir.c:71) [43]  (1.6 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
