Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Nov 27 12:11:32 2018
| Host         : D111-D45876 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file datapath_timing_summary_routed.rpt -rpx datapath_timing_summary_routed.rpx -warn_on_violation
| Design       : datapath
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 151 register/latch pins with no clock driven by root clock pin: cap_pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2339 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.456        0.000                      0                 2006        0.165        0.000                      0                 2006        3.000        0.000                       0                   338  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk_100                   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0      {0.000 10.000}     20.000          50.000          
  ov7670_clk50_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  vga_clk25_clk_wiz_0     {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100                                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                       17.845        0.000                       0                     3  
  ov7670_clk50_clk_wiz_0       13.456        0.000                      0                  178        0.165        0.000                      0                  178        9.500        0.000                       0                    92  
  vga_clk25_clk_wiz_0          31.053        0.000                      0                 1828        0.165        0.000                      0                 1828       19.500        0.000                       0                   242  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18  clk_wiz_0_clk_wiz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_clk50_clk_wiz_0
  To Clock:  ov7670_clk50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.456ns  (required time - arrival time)
  Source:                 u_ov7670_controller/u_reg/cnt_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ov7670_controller/u_i2c/busy_sr_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ov7670_clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ov7670_clk50_clk_wiz_0 rise@20.000ns - ov7670_clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.192ns  (logic 1.302ns (21.029%)  route 4.890ns (78.971%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 18.067 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.323ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          1.724    -2.323    u_ov7670_controller/u_reg/CLK
    SLICE_X4Y94          FDCE                                         r  u_ov7670_controller/u_reg/cnt_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -1.867 f  u_ov7670_controller/u_reg/cnt_reg_rep[1]/Q
                         net (fo=16, routed)          1.352    -0.515    u_ov7670_controller/u_reg/cnt[1]
    SLICE_X7Y96          LUT6 (Prop_lut6_I1_O)        0.124    -0.391 f  u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.803     0.412    u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_11_n_0
    SLICE_X6Y96          LUT4 (Prop_lut4_I1_O)        0.146     0.558 f  u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_6/O
                         net (fo=3, routed)           0.635     1.193    u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_6_n_0
    SLICE_X6Y95          LUT4 (Prop_lut4_I3_O)        0.328     1.521 f  u_ov7670_controller/u_reg/token_i_4/O
                         net (fo=1, routed)           0.667     2.188    u_ov7670_controller/u_reg/token_i_4_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I3_O)        0.124     2.312 r  u_ov7670_controller/u_reg/token_i_1/O
                         net (fo=65, routed)          0.725     3.038    u_ov7670_controller/u_i2c/busy_sr_reg[31]_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.124     3.162 r  u_ov7670_controller/u_i2c/busy_sr[31]_i_1/O
                         net (fo=63, routed)          0.707     3.869    u_ov7670_controller/u_i2c/data_sr_0
    SLICE_X3Y95          FDCE                                         r  u_ov7670_controller/u_i2c/busy_sr_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          1.605    18.067    u_ov7670_controller/u_i2c/CLK
    SLICE_X3Y95          FDCE                                         r  u_ov7670_controller/u_i2c/busy_sr_reg[22]/C
                         clock pessimism             -0.430    17.637    
                         clock uncertainty           -0.108    17.530    
    SLICE_X3Y95          FDCE (Setup_fdce_C_CE)      -0.205    17.325    u_ov7670_controller/u_i2c/busy_sr_reg[22]
  -------------------------------------------------------------------
                         required time                         17.325    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                 13.456    

Slack (MET) :             13.456ns  (required time - arrival time)
  Source:                 u_ov7670_controller/u_reg/cnt_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ov7670_controller/u_i2c/busy_sr_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ov7670_clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ov7670_clk50_clk_wiz_0 rise@20.000ns - ov7670_clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.192ns  (logic 1.302ns (21.029%)  route 4.890ns (78.971%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 18.067 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.323ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          1.724    -2.323    u_ov7670_controller/u_reg/CLK
    SLICE_X4Y94          FDCE                                         r  u_ov7670_controller/u_reg/cnt_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -1.867 f  u_ov7670_controller/u_reg/cnt_reg_rep[1]/Q
                         net (fo=16, routed)          1.352    -0.515    u_ov7670_controller/u_reg/cnt[1]
    SLICE_X7Y96          LUT6 (Prop_lut6_I1_O)        0.124    -0.391 f  u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.803     0.412    u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_11_n_0
    SLICE_X6Y96          LUT4 (Prop_lut4_I1_O)        0.146     0.558 f  u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_6/O
                         net (fo=3, routed)           0.635     1.193    u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_6_n_0
    SLICE_X6Y95          LUT4 (Prop_lut4_I3_O)        0.328     1.521 f  u_ov7670_controller/u_reg/token_i_4/O
                         net (fo=1, routed)           0.667     2.188    u_ov7670_controller/u_reg/token_i_4_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I3_O)        0.124     2.312 r  u_ov7670_controller/u_reg/token_i_1/O
                         net (fo=65, routed)          0.725     3.038    u_ov7670_controller/u_i2c/busy_sr_reg[31]_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.124     3.162 r  u_ov7670_controller/u_i2c/busy_sr[31]_i_1/O
                         net (fo=63, routed)          0.707     3.869    u_ov7670_controller/u_i2c/data_sr_0
    SLICE_X3Y95          FDCE                                         r  u_ov7670_controller/u_i2c/busy_sr_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          1.605    18.067    u_ov7670_controller/u_i2c/CLK
    SLICE_X3Y95          FDCE                                         r  u_ov7670_controller/u_i2c/busy_sr_reg[23]/C
                         clock pessimism             -0.430    17.637    
                         clock uncertainty           -0.108    17.530    
    SLICE_X3Y95          FDCE (Setup_fdce_C_CE)      -0.205    17.325    u_ov7670_controller/u_i2c/busy_sr_reg[23]
  -------------------------------------------------------------------
                         required time                         17.325    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                 13.456    

Slack (MET) :             13.576ns  (required time - arrival time)
  Source:                 u_ov7670_controller/u_reg/cnt_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ov7670_controller/u_i2c/busy_sr_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ov7670_clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ov7670_clk50_clk_wiz_0 rise@20.000ns - ov7670_clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 1.302ns (21.444%)  route 4.770ns (78.556%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 18.067 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.323ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          1.724    -2.323    u_ov7670_controller/u_reg/CLK
    SLICE_X4Y94          FDCE                                         r  u_ov7670_controller/u_reg/cnt_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -1.867 f  u_ov7670_controller/u_reg/cnt_reg_rep[1]/Q
                         net (fo=16, routed)          1.352    -0.515    u_ov7670_controller/u_reg/cnt[1]
    SLICE_X7Y96          LUT6 (Prop_lut6_I1_O)        0.124    -0.391 f  u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.803     0.412    u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_11_n_0
    SLICE_X6Y96          LUT4 (Prop_lut4_I1_O)        0.146     0.558 f  u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_6/O
                         net (fo=3, routed)           0.635     1.193    u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_6_n_0
    SLICE_X6Y95          LUT4 (Prop_lut4_I3_O)        0.328     1.521 f  u_ov7670_controller/u_reg/token_i_4/O
                         net (fo=1, routed)           0.667     2.188    u_ov7670_controller/u_reg/token_i_4_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I3_O)        0.124     2.312 r  u_ov7670_controller/u_reg/token_i_1/O
                         net (fo=65, routed)          0.725     3.038    u_ov7670_controller/u_i2c/busy_sr_reg[31]_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.124     3.162 r  u_ov7670_controller/u_i2c/busy_sr[31]_i_1/O
                         net (fo=63, routed)          0.587     3.749    u_ov7670_controller/u_i2c/data_sr_0
    SLICE_X3Y96          FDCE                                         r  u_ov7670_controller/u_i2c/busy_sr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          1.605    18.067    u_ov7670_controller/u_i2c/CLK
    SLICE_X3Y96          FDCE                                         r  u_ov7670_controller/u_i2c/busy_sr_reg[12]/C
                         clock pessimism             -0.430    17.637    
                         clock uncertainty           -0.108    17.530    
    SLICE_X3Y96          FDCE (Setup_fdce_C_CE)      -0.205    17.325    u_ov7670_controller/u_i2c/busy_sr_reg[12]
  -------------------------------------------------------------------
                         required time                         17.325    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                 13.576    

Slack (MET) :             13.576ns  (required time - arrival time)
  Source:                 u_ov7670_controller/u_reg/cnt_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ov7670_controller/u_i2c/busy_sr_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ov7670_clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ov7670_clk50_clk_wiz_0 rise@20.000ns - ov7670_clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 1.302ns (21.444%)  route 4.770ns (78.556%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 18.067 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.323ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          1.724    -2.323    u_ov7670_controller/u_reg/CLK
    SLICE_X4Y94          FDCE                                         r  u_ov7670_controller/u_reg/cnt_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -1.867 f  u_ov7670_controller/u_reg/cnt_reg_rep[1]/Q
                         net (fo=16, routed)          1.352    -0.515    u_ov7670_controller/u_reg/cnt[1]
    SLICE_X7Y96          LUT6 (Prop_lut6_I1_O)        0.124    -0.391 f  u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.803     0.412    u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_11_n_0
    SLICE_X6Y96          LUT4 (Prop_lut4_I1_O)        0.146     0.558 f  u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_6/O
                         net (fo=3, routed)           0.635     1.193    u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_6_n_0
    SLICE_X6Y95          LUT4 (Prop_lut4_I3_O)        0.328     1.521 f  u_ov7670_controller/u_reg/token_i_4/O
                         net (fo=1, routed)           0.667     2.188    u_ov7670_controller/u_reg/token_i_4_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I3_O)        0.124     2.312 r  u_ov7670_controller/u_reg/token_i_1/O
                         net (fo=65, routed)          0.725     3.038    u_ov7670_controller/u_i2c/busy_sr_reg[31]_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.124     3.162 r  u_ov7670_controller/u_i2c/busy_sr[31]_i_1/O
                         net (fo=63, routed)          0.587     3.749    u_ov7670_controller/u_i2c/data_sr_0
    SLICE_X3Y96          FDCE                                         r  u_ov7670_controller/u_i2c/busy_sr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          1.605    18.067    u_ov7670_controller/u_i2c/CLK
    SLICE_X3Y96          FDCE                                         r  u_ov7670_controller/u_i2c/busy_sr_reg[13]/C
                         clock pessimism             -0.430    17.637    
                         clock uncertainty           -0.108    17.530    
    SLICE_X3Y96          FDCE (Setup_fdce_C_CE)      -0.205    17.325    u_ov7670_controller/u_i2c/busy_sr_reg[13]
  -------------------------------------------------------------------
                         required time                         17.325    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                 13.576    

Slack (MET) :             13.576ns  (required time - arrival time)
  Source:                 u_ov7670_controller/u_reg/cnt_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ov7670_controller/u_i2c/busy_sr_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ov7670_clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ov7670_clk50_clk_wiz_0 rise@20.000ns - ov7670_clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 1.302ns (21.444%)  route 4.770ns (78.556%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 18.067 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.323ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          1.724    -2.323    u_ov7670_controller/u_reg/CLK
    SLICE_X4Y94          FDCE                                         r  u_ov7670_controller/u_reg/cnt_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -1.867 f  u_ov7670_controller/u_reg/cnt_reg_rep[1]/Q
                         net (fo=16, routed)          1.352    -0.515    u_ov7670_controller/u_reg/cnt[1]
    SLICE_X7Y96          LUT6 (Prop_lut6_I1_O)        0.124    -0.391 f  u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.803     0.412    u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_11_n_0
    SLICE_X6Y96          LUT4 (Prop_lut4_I1_O)        0.146     0.558 f  u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_6/O
                         net (fo=3, routed)           0.635     1.193    u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_6_n_0
    SLICE_X6Y95          LUT4 (Prop_lut4_I3_O)        0.328     1.521 f  u_ov7670_controller/u_reg/token_i_4/O
                         net (fo=1, routed)           0.667     2.188    u_ov7670_controller/u_reg/token_i_4_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I3_O)        0.124     2.312 r  u_ov7670_controller/u_reg/token_i_1/O
                         net (fo=65, routed)          0.725     3.038    u_ov7670_controller/u_i2c/busy_sr_reg[31]_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.124     3.162 r  u_ov7670_controller/u_i2c/busy_sr[31]_i_1/O
                         net (fo=63, routed)          0.587     3.749    u_ov7670_controller/u_i2c/data_sr_0
    SLICE_X3Y96          FDCE                                         r  u_ov7670_controller/u_i2c/busy_sr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          1.605    18.067    u_ov7670_controller/u_i2c/CLK
    SLICE_X3Y96          FDCE                                         r  u_ov7670_controller/u_i2c/busy_sr_reg[14]/C
                         clock pessimism             -0.430    17.637    
                         clock uncertainty           -0.108    17.530    
    SLICE_X3Y96          FDCE (Setup_fdce_C_CE)      -0.205    17.325    u_ov7670_controller/u_i2c/busy_sr_reg[14]
  -------------------------------------------------------------------
                         required time                         17.325    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                 13.576    

Slack (MET) :             13.576ns  (required time - arrival time)
  Source:                 u_ov7670_controller/u_reg/cnt_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ov7670_controller/u_i2c/busy_sr_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ov7670_clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ov7670_clk50_clk_wiz_0 rise@20.000ns - ov7670_clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 1.302ns (21.444%)  route 4.770ns (78.556%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 18.067 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.323ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          1.724    -2.323    u_ov7670_controller/u_reg/CLK
    SLICE_X4Y94          FDCE                                         r  u_ov7670_controller/u_reg/cnt_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -1.867 f  u_ov7670_controller/u_reg/cnt_reg_rep[1]/Q
                         net (fo=16, routed)          1.352    -0.515    u_ov7670_controller/u_reg/cnt[1]
    SLICE_X7Y96          LUT6 (Prop_lut6_I1_O)        0.124    -0.391 f  u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.803     0.412    u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_11_n_0
    SLICE_X6Y96          LUT4 (Prop_lut4_I1_O)        0.146     0.558 f  u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_6/O
                         net (fo=3, routed)           0.635     1.193    u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_6_n_0
    SLICE_X6Y95          LUT4 (Prop_lut4_I3_O)        0.328     1.521 f  u_ov7670_controller/u_reg/token_i_4/O
                         net (fo=1, routed)           0.667     2.188    u_ov7670_controller/u_reg/token_i_4_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I3_O)        0.124     2.312 r  u_ov7670_controller/u_reg/token_i_1/O
                         net (fo=65, routed)          0.725     3.038    u_ov7670_controller/u_i2c/busy_sr_reg[31]_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.124     3.162 r  u_ov7670_controller/u_i2c/busy_sr[31]_i_1/O
                         net (fo=63, routed)          0.587     3.749    u_ov7670_controller/u_i2c/data_sr_0
    SLICE_X3Y96          FDCE                                         r  u_ov7670_controller/u_i2c/busy_sr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          1.605    18.067    u_ov7670_controller/u_i2c/CLK
    SLICE_X3Y96          FDCE                                         r  u_ov7670_controller/u_i2c/busy_sr_reg[15]/C
                         clock pessimism             -0.430    17.637    
                         clock uncertainty           -0.108    17.530    
    SLICE_X3Y96          FDCE (Setup_fdce_C_CE)      -0.205    17.325    u_ov7670_controller/u_i2c/busy_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         17.325    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                 13.576    

Slack (MET) :             13.576ns  (required time - arrival time)
  Source:                 u_ov7670_controller/u_reg/cnt_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ov7670_controller/u_i2c/data_sr_reg[16]/CE
                            (rising edge-triggered cell FDPE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ov7670_clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ov7670_clk50_clk_wiz_0 rise@20.000ns - ov7670_clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 1.302ns (21.444%)  route 4.770ns (78.556%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 18.067 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.323ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          1.724    -2.323    u_ov7670_controller/u_reg/CLK
    SLICE_X4Y94          FDCE                                         r  u_ov7670_controller/u_reg/cnt_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -1.867 f  u_ov7670_controller/u_reg/cnt_reg_rep[1]/Q
                         net (fo=16, routed)          1.352    -0.515    u_ov7670_controller/u_reg/cnt[1]
    SLICE_X7Y96          LUT6 (Prop_lut6_I1_O)        0.124    -0.391 f  u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.803     0.412    u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_11_n_0
    SLICE_X6Y96          LUT4 (Prop_lut4_I1_O)        0.146     0.558 f  u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_6/O
                         net (fo=3, routed)           0.635     1.193    u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_6_n_0
    SLICE_X6Y95          LUT4 (Prop_lut4_I3_O)        0.328     1.521 f  u_ov7670_controller/u_reg/token_i_4/O
                         net (fo=1, routed)           0.667     2.188    u_ov7670_controller/u_reg/token_i_4_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I3_O)        0.124     2.312 r  u_ov7670_controller/u_reg/token_i_1/O
                         net (fo=65, routed)          0.725     3.038    u_ov7670_controller/u_i2c/busy_sr_reg[31]_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.124     3.162 r  u_ov7670_controller/u_i2c/busy_sr[31]_i_1/O
                         net (fo=63, routed)          0.587     3.749    u_ov7670_controller/u_i2c/data_sr_0
    SLICE_X3Y96          FDPE                                         r  u_ov7670_controller/u_i2c/data_sr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          1.605    18.067    u_ov7670_controller/u_i2c/CLK
    SLICE_X3Y96          FDPE                                         r  u_ov7670_controller/u_i2c/data_sr_reg[16]/C
                         clock pessimism             -0.430    17.637    
                         clock uncertainty           -0.108    17.530    
    SLICE_X3Y96          FDPE (Setup_fdpe_C_CE)      -0.205    17.325    u_ov7670_controller/u_i2c/data_sr_reg[16]
  -------------------------------------------------------------------
                         required time                         17.325    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                 13.576    

Slack (MET) :             13.576ns  (required time - arrival time)
  Source:                 u_ov7670_controller/u_reg/cnt_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ov7670_controller/u_i2c/data_sr_reg[17]/CE
                            (rising edge-triggered cell FDPE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ov7670_clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ov7670_clk50_clk_wiz_0 rise@20.000ns - ov7670_clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 1.302ns (21.444%)  route 4.770ns (78.556%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 18.067 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.323ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          1.724    -2.323    u_ov7670_controller/u_reg/CLK
    SLICE_X4Y94          FDCE                                         r  u_ov7670_controller/u_reg/cnt_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -1.867 f  u_ov7670_controller/u_reg/cnt_reg_rep[1]/Q
                         net (fo=16, routed)          1.352    -0.515    u_ov7670_controller/u_reg/cnt[1]
    SLICE_X7Y96          LUT6 (Prop_lut6_I1_O)        0.124    -0.391 f  u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.803     0.412    u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_11_n_0
    SLICE_X6Y96          LUT4 (Prop_lut4_I1_O)        0.146     0.558 f  u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_6/O
                         net (fo=3, routed)           0.635     1.193    u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_6_n_0
    SLICE_X6Y95          LUT4 (Prop_lut4_I3_O)        0.328     1.521 f  u_ov7670_controller/u_reg/token_i_4/O
                         net (fo=1, routed)           0.667     2.188    u_ov7670_controller/u_reg/token_i_4_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I3_O)        0.124     2.312 r  u_ov7670_controller/u_reg/token_i_1/O
                         net (fo=65, routed)          0.725     3.038    u_ov7670_controller/u_i2c/busy_sr_reg[31]_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.124     3.162 r  u_ov7670_controller/u_i2c/busy_sr[31]_i_1/O
                         net (fo=63, routed)          0.587     3.749    u_ov7670_controller/u_i2c/data_sr_0
    SLICE_X3Y96          FDPE                                         r  u_ov7670_controller/u_i2c/data_sr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          1.605    18.067    u_ov7670_controller/u_i2c/CLK
    SLICE_X3Y96          FDPE                                         r  u_ov7670_controller/u_i2c/data_sr_reg[17]/C
                         clock pessimism             -0.430    17.637    
                         clock uncertainty           -0.108    17.530    
    SLICE_X3Y96          FDPE (Setup_fdpe_C_CE)      -0.205    17.325    u_ov7670_controller/u_i2c/data_sr_reg[17]
  -------------------------------------------------------------------
                         required time                         17.325    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                 13.576    

Slack (MET) :             13.576ns  (required time - arrival time)
  Source:                 u_ov7670_controller/u_reg/cnt_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ov7670_controller/u_i2c/data_sr_reg[18]/CE
                            (rising edge-triggered cell FDPE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ov7670_clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ov7670_clk50_clk_wiz_0 rise@20.000ns - ov7670_clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 1.302ns (21.444%)  route 4.770ns (78.556%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 18.067 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.323ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          1.724    -2.323    u_ov7670_controller/u_reg/CLK
    SLICE_X4Y94          FDCE                                         r  u_ov7670_controller/u_reg/cnt_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -1.867 f  u_ov7670_controller/u_reg/cnt_reg_rep[1]/Q
                         net (fo=16, routed)          1.352    -0.515    u_ov7670_controller/u_reg/cnt[1]
    SLICE_X7Y96          LUT6 (Prop_lut6_I1_O)        0.124    -0.391 f  u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.803     0.412    u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_11_n_0
    SLICE_X6Y96          LUT4 (Prop_lut4_I1_O)        0.146     0.558 f  u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_6/O
                         net (fo=3, routed)           0.635     1.193    u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_6_n_0
    SLICE_X6Y95          LUT4 (Prop_lut4_I3_O)        0.328     1.521 f  u_ov7670_controller/u_reg/token_i_4/O
                         net (fo=1, routed)           0.667     2.188    u_ov7670_controller/u_reg/token_i_4_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I3_O)        0.124     2.312 r  u_ov7670_controller/u_reg/token_i_1/O
                         net (fo=65, routed)          0.725     3.038    u_ov7670_controller/u_i2c/busy_sr_reg[31]_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.124     3.162 r  u_ov7670_controller/u_i2c/busy_sr[31]_i_1/O
                         net (fo=63, routed)          0.587     3.749    u_ov7670_controller/u_i2c/data_sr_0
    SLICE_X3Y96          FDPE                                         r  u_ov7670_controller/u_i2c/data_sr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          1.605    18.067    u_ov7670_controller/u_i2c/CLK
    SLICE_X3Y96          FDPE                                         r  u_ov7670_controller/u_i2c/data_sr_reg[18]/C
                         clock pessimism             -0.430    17.637    
                         clock uncertainty           -0.108    17.530    
    SLICE_X3Y96          FDPE (Setup_fdpe_C_CE)      -0.205    17.325    u_ov7670_controller/u_i2c/data_sr_reg[18]
  -------------------------------------------------------------------
                         required time                         17.325    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                 13.576    

Slack (MET) :             13.576ns  (required time - arrival time)
  Source:                 u_ov7670_controller/u_reg/cnt_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ov7670_controller/u_i2c/data_sr_reg[19]/CE
                            (rising edge-triggered cell FDPE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ov7670_clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ov7670_clk50_clk_wiz_0 rise@20.000ns - ov7670_clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 1.302ns (21.444%)  route 4.770ns (78.556%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 18.067 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.323ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          1.724    -2.323    u_ov7670_controller/u_reg/CLK
    SLICE_X4Y94          FDCE                                         r  u_ov7670_controller/u_reg/cnt_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -1.867 f  u_ov7670_controller/u_reg/cnt_reg_rep[1]/Q
                         net (fo=16, routed)          1.352    -0.515    u_ov7670_controller/u_reg/cnt[1]
    SLICE_X7Y96          LUT6 (Prop_lut6_I1_O)        0.124    -0.391 f  u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.803     0.412    u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_11_n_0
    SLICE_X6Y96          LUT4 (Prop_lut4_I1_O)        0.146     0.558 f  u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_6/O
                         net (fo=3, routed)           0.635     1.193    u_ov7670_controller/u_reg/reg_conf_finish_OBUF_inst_i_6_n_0
    SLICE_X6Y95          LUT4 (Prop_lut4_I3_O)        0.328     1.521 f  u_ov7670_controller/u_reg/token_i_4/O
                         net (fo=1, routed)           0.667     2.188    u_ov7670_controller/u_reg/token_i_4_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I3_O)        0.124     2.312 r  u_ov7670_controller/u_reg/token_i_1/O
                         net (fo=65, routed)          0.725     3.038    u_ov7670_controller/u_i2c/busy_sr_reg[31]_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.124     3.162 r  u_ov7670_controller/u_i2c/busy_sr[31]_i_1/O
                         net (fo=63, routed)          0.587     3.749    u_ov7670_controller/u_i2c/data_sr_0
    SLICE_X3Y96          FDPE                                         r  u_ov7670_controller/u_i2c/data_sr_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          1.605    18.067    u_ov7670_controller/u_i2c/CLK
    SLICE_X3Y96          FDPE                                         r  u_ov7670_controller/u_i2c/data_sr_reg[19]/C
                         clock pessimism             -0.430    17.637    
                         clock uncertainty           -0.108    17.530    
    SLICE_X3Y96          FDPE (Setup_fdpe_C_CE)      -0.205    17.325    u_ov7670_controller/u_i2c/data_sr_reg[19]
  -------------------------------------------------------------------
                         required time                         17.325    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                 13.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_ov7670_controller/u_i2c/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ov7670_controller/u_i2c/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ov7670_clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ov7670_clk50_clk_wiz_0 rise@0.000ns - ov7670_clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.880%)  route 0.084ns (31.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          0.605    -0.507    u_ov7670_controller/u_i2c/CLK
    SLICE_X0Y98          FDCE                                         r  u_ov7670_controller/u_i2c/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.366 r  u_ov7670_controller/u_i2c/cnt_reg[2]/Q
                         net (fo=7, routed)           0.084    -0.282    u_ov7670_controller/u_i2c/cnt_reg__1[2]
    SLICE_X1Y98          LUT6 (Prop_lut6_I3_O)        0.045    -0.237 r  u_ov7670_controller/u_i2c/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    u_ov7670_controller/u_i2c/p_0_in__0[5]
    SLICE_X1Y98          FDCE                                         r  u_ov7670_controller/u_i2c/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          0.878    -0.274    u_ov7670_controller/u_i2c/CLK
    SLICE_X1Y98          FDCE                                         r  u_ov7670_controller/u_i2c/cnt_reg[5]/C
                         clock pessimism             -0.220    -0.494    
    SLICE_X1Y98          FDCE (Hold_fdce_C_D)         0.092    -0.402    u_ov7670_controller/u_i2c/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_ov7670_controller/u_reg/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ov7670_controller/u_reg/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ov7670_clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ov7670_clk50_clk_wiz_0 rise@0.000ns - ov7670_clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (68.006%)  route 0.088ns (31.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          0.603    -0.509    u_ov7670_controller/u_reg/CLK
    SLICE_X4Y93          FDCE                                         r  u_ov7670_controller/u_reg/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  u_ov7670_controller/u_reg/cnt_reg[2]/Q
                         net (fo=5, routed)           0.088    -0.281    u_ov7670_controller/u_reg/cnt_reg__0[2]
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.045    -0.236 r  u_ov7670_controller/u_reg/cnt_rep[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.236    u_ov7670_controller/u_reg/cnt_rep[5]_i_1_n_0
    SLICE_X5Y93          FDCE                                         r  u_ov7670_controller/u_reg/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          0.874    -0.278    u_ov7670_controller/u_reg/CLK
    SLICE_X5Y93          FDCE                                         r  u_ov7670_controller/u_reg/cnt_reg[5]/C
                         clock pessimism             -0.218    -0.496    
    SLICE_X5Y93          FDCE (Hold_fdce_C_D)         0.092    -0.404    u_ov7670_controller/u_reg/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_ov7670_controller/u_reg/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ov7670_controller/u_reg/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ov7670_clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ov7670_clk50_clk_wiz_0 rise@0.000ns - ov7670_clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.440%)  route 0.109ns (36.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          0.603    -0.509    u_ov7670_controller/u_reg/CLK
    SLICE_X4Y93          FDCE                                         r  u_ov7670_controller/u_reg/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  u_ov7670_controller/u_reg/cnt_reg[1]/Q
                         net (fo=6, routed)           0.109    -0.259    u_ov7670_controller/u_reg/cnt_reg__0[1]
    SLICE_X5Y93          LUT4 (Prop_lut4_I0_O)        0.048    -0.211 r  u_ov7670_controller/u_reg/cnt_rep[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.211    u_ov7670_controller/u_reg/cnt_rep[3]_i_1_n_0
    SLICE_X5Y93          FDCE                                         r  u_ov7670_controller/u_reg/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          0.874    -0.278    u_ov7670_controller/u_reg/CLK
    SLICE_X5Y93          FDCE                                         r  u_ov7670_controller/u_reg/cnt_reg[3]/C
                         clock pessimism             -0.218    -0.496    
    SLICE_X5Y93          FDCE (Hold_fdce_C_D)         0.101    -0.395    u_ov7670_controller/u_reg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_ov7670_controller/u_i2c/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ov7670_controller/u_i2c/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ov7670_clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ov7670_clk50_clk_wiz_0 rise@0.000ns - ov7670_clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          0.605    -0.507    u_ov7670_controller/u_i2c/CLK
    SLICE_X0Y98          FDCE                                         r  u_ov7670_controller/u_i2c/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.366 r  u_ov7670_controller/u_i2c/cnt_reg[4]/Q
                         net (fo=5, routed)           0.121    -0.245    u_ov7670_controller/u_i2c/cnt_reg__1[4]
    SLICE_X1Y98          LUT6 (Prop_lut6_I0_O)        0.045    -0.200 r  u_ov7670_controller/u_i2c/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    u_ov7670_controller/u_i2c/p_0_in__0[6]
    SLICE_X1Y98          FDCE                                         r  u_ov7670_controller/u_i2c/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          0.878    -0.274    u_ov7670_controller/u_i2c/CLK
    SLICE_X1Y98          FDCE                                         r  u_ov7670_controller/u_i2c/cnt_reg[6]/C
                         clock pessimism             -0.220    -0.494    
    SLICE_X1Y98          FDCE (Hold_fdce_C_D)         0.091    -0.403    u_ov7670_controller/u_i2c/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u_ov7670_controller/u_i2c/data_sr_reg[28]/C
                            (rising edge-triggered cell FDPE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ov7670_controller/u_i2c/data_sr_reg[29]/D
                            (rising edge-triggered cell FDPE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ov7670_clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ov7670_clk50_clk_wiz_0 rise@0.000ns - ov7670_clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          0.605    -0.507    u_ov7670_controller/u_i2c/CLK
    SLICE_X3Y97          FDPE                                         r  u_ov7670_controller/u_i2c/data_sr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDPE (Prop_fdpe_C_Q)         0.128    -0.379 r  u_ov7670_controller/u_i2c/data_sr_reg[28]/Q
                         net (fo=1, routed)           0.086    -0.293    u_ov7670_controller/u_i2c/data_sr[28]
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.102    -0.191 r  u_ov7670_controller/u_i2c/data_sr[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    u_ov7670_controller/u_i2c/data_sr[29]_i_1_n_0
    SLICE_X3Y97          FDPE                                         r  u_ov7670_controller/u_i2c/data_sr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          0.878    -0.274    u_ov7670_controller/u_i2c/CLK
    SLICE_X3Y97          FDPE                                         r  u_ov7670_controller/u_i2c/data_sr_reg[29]/C
                         clock pessimism             -0.233    -0.507    
    SLICE_X3Y97          FDPE (Hold_fdpe_C_D)         0.107    -0.400    u_ov7670_controller/u_i2c/data_sr_reg[29]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_ov7670_controller/u_i2c/data_sr_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ov7670_controller/u_i2c/data_sr_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ov7670_clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ov7670_clk50_clk_wiz_0 rise@0.000ns - ov7670_clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          0.604    -0.508    u_ov7670_controller/u_i2c/CLK
    SLICE_X3Y96          FDPE                                         r  u_ov7670_controller/u_i2c/data_sr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDPE (Prop_fdpe_C_Q)         0.128    -0.380 r  u_ov7670_controller/u_i2c/data_sr_reg[17]/Q
                         net (fo=1, routed)           0.086    -0.295    u_ov7670_controller/u_reg/Q[14]
    SLICE_X3Y96          LUT3 (Prop_lut3_I2_O)        0.104    -0.191 r  u_ov7670_controller/u_reg/data_sr[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    u_ov7670_controller/u_i2c/data_sr_reg[30]_0[15]
    SLICE_X3Y96          FDPE                                         r  u_ov7670_controller/u_i2c/data_sr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          0.877    -0.275    u_ov7670_controller/u_i2c/CLK
    SLICE_X3Y96          FDPE                                         r  u_ov7670_controller/u_i2c/data_sr_reg[18]/C
                         clock pessimism             -0.233    -0.508    
    SLICE_X3Y96          FDPE (Hold_fdpe_C_D)         0.107    -0.401    u_ov7670_controller/u_i2c/data_sr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u_ov7670_controller/u_i2c/busy_sr_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ov7670_controller/u_i2c/busy_sr_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ov7670_clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ov7670_clk50_clk_wiz_0 rise@0.000ns - ov7670_clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          0.604    -0.508    u_ov7670_controller/u_i2c/CLK
    SLICE_X3Y95          FDCE                                         r  u_ov7670_controller/u_i2c/busy_sr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  u_ov7670_controller/u_i2c/busy_sr_reg[22]/Q
                         net (fo=1, routed)           0.156    -0.211    u_ov7670_controller/u_reg/busy_sr_reg[31][22]
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.042    -0.169 r  u_ov7670_controller/u_reg/busy_sr[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    u_ov7670_controller/u_i2c/D[22]
    SLICE_X3Y95          FDCE                                         r  u_ov7670_controller/u_i2c/busy_sr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          0.877    -0.275    u_ov7670_controller/u_i2c/CLK
    SLICE_X3Y95          FDCE                                         r  u_ov7670_controller/u_i2c/busy_sr_reg[23]/C
                         clock pessimism             -0.233    -0.508    
    SLICE_X3Y95          FDCE (Hold_fdce_C_D)         0.107    -0.401    u_ov7670_controller/u_i2c/busy_sr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 u_ov7670_controller/u_i2c/busy_sr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ov7670_controller/u_i2c/busy_sr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ov7670_clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ov7670_clk50_clk_wiz_0 rise@0.000ns - ov7670_clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.314%)  route 0.191ns (50.686%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          0.605    -0.507    u_ov7670_controller/u_i2c/CLK
    SLICE_X3Y97          FDCE                                         r  u_ov7670_controller/u_i2c/busy_sr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141    -0.366 r  u_ov7670_controller/u_i2c/busy_sr_reg[8]/Q
                         net (fo=1, routed)           0.191    -0.175    u_ov7670_controller/u_reg/busy_sr_reg[31][8]
    SLICE_X2Y96          LUT2 (Prop_lut2_I1_O)        0.045    -0.130 r  u_ov7670_controller/u_reg/busy_sr[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    u_ov7670_controller/u_i2c/D[8]
    SLICE_X2Y96          FDCE                                         r  u_ov7670_controller/u_i2c/busy_sr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          0.877    -0.275    u_ov7670_controller/u_i2c/CLK
    SLICE_X2Y96          FDCE                                         r  u_ov7670_controller/u_i2c/busy_sr_reg[9]/C
                         clock pessimism             -0.217    -0.492    
    SLICE_X2Y96          FDCE (Hold_fdce_C_D)         0.121    -0.371    u_ov7670_controller/u_i2c/busy_sr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_ov7670_controller/u_i2c/busy_sr_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ov7670_controller/u_i2c/busy_sr_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ov7670_clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ov7670_clk50_clk_wiz_0 rise@0.000ns - ov7670_clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.167%)  route 0.226ns (54.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          0.603    -0.509    u_ov7670_controller/u_i2c/CLK
    SLICE_X4Y96          FDCE                                         r  u_ov7670_controller/u_i2c/busy_sr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  u_ov7670_controller/u_i2c/busy_sr_reg[16]/Q
                         net (fo=1, routed)           0.226    -0.142    u_ov7670_controller/u_reg/busy_sr_reg[31][16]
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.045    -0.097 r  u_ov7670_controller/u_reg/busy_sr[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    u_ov7670_controller/u_i2c/D[16]
    SLICE_X2Y95          FDCE                                         r  u_ov7670_controller/u_i2c/busy_sr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          0.877    -0.275    u_ov7670_controller/u_i2c/CLK
    SLICE_X2Y95          FDCE                                         r  u_ov7670_controller/u_i2c/busy_sr_reg[17]/C
                         clock pessimism             -0.194    -0.469    
    SLICE_X2Y95          FDCE (Hold_fdce_C_D)         0.120    -0.349    u_ov7670_controller/u_i2c/busy_sr_reg[17]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_ov7670_controller/u_i2c/busy_sr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ov7670_controller/u_i2c/busy_sr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by ov7670_clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ov7670_clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ov7670_clk50_clk_wiz_0 rise@0.000ns - ov7670_clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.669%)  route 0.147ns (41.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          0.604    -0.508    u_ov7670_controller/u_i2c/CLK
    SLICE_X2Y96          FDCE                                         r  u_ov7670_controller/u_i2c/busy_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.164    -0.344 r  u_ov7670_controller/u_i2c/busy_sr_reg[11]/Q
                         net (fo=2, routed)           0.147    -0.197    u_ov7670_controller/u_reg/busy_sr_reg[31][11]
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.045    -0.152 r  u_ov7670_controller/u_reg/busy_sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    u_ov7670_controller/u_i2c/D[11]
    SLICE_X3Y96          FDCE                                         r  u_ov7670_controller/u_i2c/busy_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ov7670_clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0_clk_wiz/inst/ov7670_clk50_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0_clk_wiz/inst/clkout2_buf/O
                         net (fo=90, routed)          0.877    -0.275    u_ov7670_controller/u_i2c/CLK
    SLICE_X3Y96          FDCE                                         r  u_ov7670_controller/u_i2c/busy_sr_reg[12]/C
                         clock pessimism             -0.220    -0.495    
    SLICE_X3Y96          FDCE (Hold_fdce_C_D)         0.091    -0.404    u_ov7670_controller/u_i2c/busy_sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_clk50_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  clk_wiz_0_clk_wiz/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X0Y51     u_ov7670_controller/ov7670_xclk_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X5Y97     u_ov7670_controller/u_i2c/busy_sr_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X2Y96     u_ov7670_controller/u_i2c/busy_sr_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X2Y96     u_ov7670_controller/u_i2c/busy_sr_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X3Y96     u_ov7670_controller/u_i2c/busy_sr_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X3Y96     u_ov7670_controller/u_i2c/busy_sr_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X3Y96     u_ov7670_controller/u_i2c/busy_sr_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X3Y96     u_ov7670_controller/u_i2c/busy_sr_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X0Y51     u_ov7670_controller/ov7670_xclk_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X2Y96     u_ov7670_controller/u_i2c/busy_sr_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X2Y96     u_ov7670_controller/u_i2c/busy_sr_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X3Y96     u_ov7670_controller/u_i2c/busy_sr_reg[12]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X3Y96     u_ov7670_controller/u_i2c/busy_sr_reg[13]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X3Y96     u_ov7670_controller/u_i2c/busy_sr_reg[14]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X3Y96     u_ov7670_controller/u_i2c/busy_sr_reg[15]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X2Y95     u_ov7670_controller/u_i2c/busy_sr_reg[17]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X2Y95     u_ov7670_controller/u_i2c/busy_sr_reg[18]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X2Y95     u_ov7670_controller/u_i2c/busy_sr_reg[19]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X0Y51     u_ov7670_controller/ov7670_xclk_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X5Y97     u_ov7670_controller/u_i2c/busy_sr_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X2Y96     u_ov7670_controller/u_i2c/busy_sr_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X2Y96     u_ov7670_controller/u_i2c/busy_sr_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X3Y96     u_ov7670_controller/u_i2c/busy_sr_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X3Y96     u_ov7670_controller/u_i2c/busy_sr_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X3Y96     u_ov7670_controller/u_i2c/busy_sr_reg[14]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X3Y96     u_ov7670_controller/u_i2c/busy_sr_reg[15]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X4Y96     u_ov7670_controller/u_i2c/busy_sr_reg[16]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X2Y95     u_ov7670_controller/u_i2c/busy_sr_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk25_clk_wiz_0
  To Clock:  vga_clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.053ns  (required time - arrival time)
  Source:                 u_vga/vga_addr2_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk25_clk_wiz_0 rise@40.000ns - vga_clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.503ns  (logic 0.580ns (6.821%)  route 7.923ns (93.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 38.172 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.451ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         1.596    -2.451    u_vga/CLK
    SLICE_X63Y124        FDCE                                         r  u_vga/vga_addr2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y124        FDCE (Prop_fdce_C_Q)         0.456    -1.995 f  u_vga/vga_addr2_reg[15]/Q
                         net (fo=32, routed)          7.297     5.302    u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X8Y179         LUT5 (Prop_lut5_I0_O)        0.124     5.426 r  u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__3/O
                         net (fo=1, routed)           0.627     6.052    u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y36         RAMB36E1                                     r  u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         1.710    38.172    u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y36         RAMB36E1                                     r  u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.501    37.671    
                         clock uncertainty           -0.123    37.548    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.105    u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.105    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                 31.053    

Slack (MET) :             31.240ns  (required time - arrival time)
  Source:                 u_vga/vga_addr3_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk25_clk_wiz_0 rise@40.000ns - vga_clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.304ns  (logic 0.642ns (7.731%)  route 7.662ns (92.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 38.178 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         1.614    -2.433    u_vga/CLK
    SLICE_X62Y110        FDCE                                         r  u_vga/vga_addr3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y110        FDCE (Prop_fdce_C_Q)         0.518    -1.915 f  u_vga/vga_addr3_reg[16]/Q
                         net (fo=30, routed)          5.519     3.604    u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB
    SLICE_X8Y118         LUT3 (Prop_lut3_I2_O)        0.124     3.728 f  u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_217/O
                         net (fo=1, routed)           2.143     5.871    u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_165
    RAMB36_X0Y37         RAMB36E1                                     r  u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         1.716    38.178    u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y37         RAMB36E1                                     r  u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.501    37.677    
                         clock uncertainty           -0.123    37.554    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.111    u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         37.111    
                         arrival time                          -5.871    
  -------------------------------------------------------------------
                         slack                                 31.240    

Slack (MET) :             31.675ns  (required time - arrival time)
  Source:                 u_vga/vga_addr3_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk25_clk_wiz_0 rise@40.000ns - vga_clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.872ns  (logic 0.518ns (6.580%)  route 7.354ns (93.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 38.181 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         1.614    -2.433    u_vga/CLK
    SLICE_X62Y110        FDCE                                         r  u_vga/vga_addr3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y110        FDCE (Prop_fdce_C_Q)         0.518    -1.915 f  u_vga/vga_addr3_reg[16]/Q
                         net (fo=30, routed)          7.354     5.439    u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB
    RAMB36_X0Y38         RAMB36E1                                     r  u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         1.719    38.181    u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y38         RAMB36E1                                     r  u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.501    37.680    
                         clock uncertainty           -0.123    37.557    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.114    u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         37.114    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                 31.675    

Slack (MET) :             31.769ns  (required time - arrival time)
  Source:                 u_vga/vga_addr2_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk25_clk_wiz_0 rise@40.000ns - vga_clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.782ns  (logic 0.580ns (7.454%)  route 7.202ns (92.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 38.166 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.451ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         1.596    -2.451    u_vga/CLK
    SLICE_X63Y124        FDCE                                         r  u_vga/vga_addr2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y124        FDCE (Prop_fdce_C_Q)         0.456    -1.995 f  u_vga/vga_addr2_reg[15]/Q
                         net (fo=32, routed)          6.859     4.864    u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X8Y177         LUT5 (Prop_lut5_I0_O)        0.124     4.988 r  u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__2/O
                         net (fo=1, routed)           0.343     5.330    u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y35         RAMB36E1                                     r  u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         1.704    38.166    u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y35         RAMB36E1                                     r  u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.501    37.665    
                         clock uncertainty           -0.123    37.542    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.099    u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.099    
                         arrival time                          -5.330    
  -------------------------------------------------------------------
                         slack                                 31.769    

Slack (MET) :             31.857ns  (required time - arrival time)
  Source:                 u_vga/vga_addr2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk25_clk_wiz_0 rise@40.000ns - vga_clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 0.419ns (5.662%)  route 6.981ns (94.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 38.172 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         1.598    -2.449    u_vga/CLK
    SLICE_X63Y123        FDCE                                         r  u_vga/vga_addr2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y123        FDCE (Prop_fdce_C_Q)         0.419    -2.030 r  u_vga/vga_addr2_reg[9]/Q
                         net (fo=29, routed)          6.981     4.951    u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y36         RAMB36E1                                     r  u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         1.710    38.172    u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y36         RAMB36E1                                     r  u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.501    37.671    
                         clock uncertainty           -0.123    37.548    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.741    36.807    u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.807    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                 31.857    

Slack (MET) :             32.036ns  (required time - arrival time)
  Source:                 u_vga/vga_addr2_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk25_clk_wiz_0 rise@40.000ns - vga_clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 0.580ns (7.708%)  route 6.945ns (92.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 38.177 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.451ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         1.596    -2.451    u_vga/CLK
    SLICE_X63Y124        FDCE                                         r  u_vga/vga_addr2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y124        FDCE (Prop_fdce_C_Q)         0.456    -1.995 f  u_vga/vga_addr2_reg[15]/Q
                         net (fo=32, routed)          6.455     4.460    u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X8Y167         LUT5 (Prop_lut5_I0_O)        0.124     4.584 r  u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__0/O
                         net (fo=1, routed)           0.490     5.074    u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y33         RAMB36E1                                     r  u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         1.715    38.177    u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y33         RAMB36E1                                     r  u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.501    37.676    
                         clock uncertainty           -0.123    37.553    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.110    u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.110    
                         arrival time                          -5.074    
  -------------------------------------------------------------------
                         slack                                 32.036    

Slack (MET) :             32.189ns  (required time - arrival time)
  Source:                 u_vga/vga_addr2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk25_clk_wiz_0 rise@40.000ns - vga_clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.062ns  (logic 0.419ns (5.933%)  route 6.643ns (94.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 38.166 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         1.598    -2.449    u_vga/CLK
    SLICE_X63Y123        FDCE                                         r  u_vga/vga_addr2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y123        FDCE (Prop_fdce_C_Q)         0.419    -2.030 r  u_vga/vga_addr2_reg[9]/Q
                         net (fo=29, routed)          6.643     4.613    u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y35         RAMB36E1                                     r  u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         1.704    38.166    u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y35         RAMB36E1                                     r  u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.501    37.665    
                         clock uncertainty           -0.123    37.542    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.741    36.801    u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.801    
                         arrival time                          -4.613    
  -------------------------------------------------------------------
                         slack                                 32.189    

Slack (MET) :             32.214ns  (required time - arrival time)
  Source:                 u_vga/vga_addr2_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk25_clk_wiz_0 rise@40.000ns - vga_clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 0.580ns (7.900%)  route 6.762ns (92.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 38.172 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.451ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         1.596    -2.451    u_vga/CLK
    SLICE_X63Y124        FDCE                                         r  u_vga/vga_addr2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y124        FDCE (Prop_fdce_C_Q)         0.456    -1.995 f  u_vga/vga_addr2_reg[15]/Q
                         net (fo=32, routed)          6.419     4.424    u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X8Y172         LUT5 (Prop_lut5_I0_O)        0.124     4.548 r  u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__1/O
                         net (fo=1, routed)           0.343     4.891    u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y34         RAMB36E1                                     r  u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         1.710    38.172    u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y34         RAMB36E1                                     r  u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.501    37.671    
                         clock uncertainty           -0.123    37.548    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.105    u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.105    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                 32.214    

Slack (MET) :             32.334ns  (required time - arrival time)
  Source:                 u_vga/vga_addr3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk25_clk_wiz_0 rise@40.000ns - vga_clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 0.456ns (6.432%)  route 6.633ns (93.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 38.181 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         1.615    -2.432    u_vga/CLK
    SLICE_X64Y110        FDCE                                         r  u_vga/vga_addr3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y110        FDCE (Prop_fdce_C_Q)         0.456    -1.976 r  u_vga/vga_addr3_reg[10]/Q
                         net (fo=29, routed)          6.633     4.657    u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y38         RAMB36E1                                     r  u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         1.719    38.181    u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y38         RAMB36E1                                     r  u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.501    37.680    
                         clock uncertainty           -0.123    37.557    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    36.991    u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         36.991    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                 32.334    

Slack (MET) :             32.347ns  (required time - arrival time)
  Source:                 u_vga/vga_addr3_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk25_clk_wiz_0 rise@40.000ns - vga_clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.077ns  (logic 0.518ns (7.319%)  route 6.559ns (92.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 38.181 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         1.614    -2.433    u_vga/CLK
    SLICE_X62Y110        FDCE                                         r  u_vga/vga_addr3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y110        FDCE (Prop_fdce_C_Q)         0.518    -1.915 r  u_vga/vga_addr3_reg[14]/Q
                         net (fo=29, routed)          6.559     4.644    u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X0Y38         RAMB36E1                                     r  u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         1.719    38.181    u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y38         RAMB36E1                                     r  u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.501    37.680    
                         clock uncertainty           -0.123    37.557    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    36.991    u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         36.991    
                         arrival time                          -4.644    
  -------------------------------------------------------------------
                         slack                                 32.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_vga/vga_addr1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk25_clk_wiz_0 rise@0.000ns - vga_clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.250%)  route 0.246ns (65.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         0.564    -0.548    u_vga/CLK
    SLICE_X64Y86         FDCE                                         r  u_vga/vga_addr1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.128    -0.420 r  u_vga/vga_addr1_reg[5]/Q
                         net (fo=29, routed)          0.246    -0.175    u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y17         RAMB36E1                                     r  u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         0.876    -0.276    u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y17         RAMB36E1                                     r  u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.194    -0.470    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.130    -0.340    u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_vga/vga_addr1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk25_clk_wiz_0 rise@0.000ns - vga_clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.933%)  route 0.301ns (68.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         0.564    -0.548    u_vga/CLK
    SLICE_X64Y85         FDCE                                         r  u_vga/vga_addr1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  u_vga/vga_addr1_reg[4]/Q
                         net (fo=29, routed)          0.301    -0.107    u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X1Y17         RAMB36E1                                     r  u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         0.876    -0.276    u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y17         RAMB36E1                                     r  u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.194    -0.470    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.287    u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_vga/vga_addr1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk25_clk_wiz_0 rise@0.000ns - vga_clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.401%)  route 0.308ns (68.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         0.564    -0.548    u_vga/CLK
    SLICE_X64Y86         FDCE                                         r  u_vga/vga_addr1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  u_vga/vga_addr1_reg[11]/Q
                         net (fo=29, routed)          0.308    -0.099    u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X1Y17         RAMB36E1                                     r  u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         0.876    -0.276    u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y17         RAMB36E1                                     r  u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.194    -0.470    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.287    u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk25_clk_wiz_0 rise@0.000ns - vga_clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         0.562    -0.550    u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y82         FDRE                                         r  u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.294    u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X64Y82         FDRE                                         r  u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         0.832    -0.320    u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y82         FDRE                                         r  u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.230    -0.550    
    SLICE_X64Y82         FDRE (Hold_fdre_C_D)         0.066    -0.484    u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk25_clk_wiz_0 rise@0.000ns - vga_clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         0.567    -0.545    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y57         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.289    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X68Y57         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         0.839    -0.313    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y57         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.232    -0.545    
    SLICE_X68Y57         FDRE (Hold_fdre_C_D)         0.066    -0.479    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk25_clk_wiz_0 rise@0.000ns - vga_clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         0.558    -0.554    u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y113        FDRE                                         r  u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.298    u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X68Y113        FDRE                                         r  u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         0.829    -0.323    u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y113        FDRE                                         r  u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.231    -0.554    
    SLICE_X68Y113        FDRE (Hold_fdre_C_D)         0.066    -0.488    u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk25_clk_wiz_0 rise@0.000ns - vga_clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         0.559    -0.553    u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y145        FDRE                                         r  u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y145        FDRE (Prop_fdre_C_Q)         0.164    -0.389 r  u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.113    -0.276    u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X57Y145        FDRE                                         r  u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         0.829    -0.323    u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y145        FDRE                                         r  u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.217    -0.540    
    SLICE_X57Y145        FDRE (Hold_fdre_C_D)         0.070    -0.470    u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk25_clk_wiz_0 rise@0.000ns - vga_clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         0.562    -0.550    u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y82         FDRE                                         r  u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.125    -0.284    u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X64Y82         FDRE                                         r  u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         0.832    -0.320    u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y82         FDRE                                         r  u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.230    -0.550    
    SLICE_X64Y82         FDRE (Hold_fdre_C_D)         0.070    -0.480    u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk25_clk_wiz_0 rise@0.000ns - vga_clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         0.567    -0.545    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y57         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.125    -0.279    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X68Y57         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         0.839    -0.313    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y57         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.232    -0.545    
    SLICE_X68Y57         FDRE (Hold_fdre_C_D)         0.070    -0.475    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk25_clk_wiz_0 rise@0.000ns - vga_clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         0.558    -0.554    u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y113        FDRE                                         r  u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.125    -0.288    u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X68Y113        FDRE                                         r  u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_clk_wiz/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0_clk_wiz/inst/clk_100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0_clk_wiz/inst/vga_clk25_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0_clk_wiz/inst/clkout1_buf/O
                         net (fo=240, routed)         0.829    -0.323    u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y113        FDRE                                         r  u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.231    -0.554    
    SLICE_X68Y113        FDRE (Hold_fdre_C_D)         0.070    -0.484    u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk25_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y9     u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y22    u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y10    u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y24    u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y21    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y25    u_blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y22    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y13    u_blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y37    u_blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y15    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  clk_wiz_0_clk_wiz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X69Y73    u_vga/vga_addr0_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X70Y73    u_vga/vga_addr0_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y73    u_vga/vga_addr0_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y73    u_vga/vga_addr0_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y73    u_vga/vga_addr0_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X70Y73    u_vga/vga_addr0_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y73    u_vga/vga_addr0_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X70Y73    u_vga/vga_addr0_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X70Y73    u_vga/vga_addr0_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y66    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X69Y73    u_vga/vga_addr0_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X70Y73    u_vga/vga_addr0_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y73    u_vga/vga_addr0_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y73    u_vga/vga_addr0_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y72    u_vga/vga_addr0_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y73    u_vga/vga_addr0_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y72    u_vga/vga_addr0_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y72    u_vga/vga_addr0_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X70Y72    u_vga/vga_addr0_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y72    u_vga/vga_addr0_reg[2]/C



