# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile D:/repos/RFSoC_Ising_Machine/modelsim/rfsoc_ising_machine.mpf
# Loading project rfsoc_ising_machine
# Compile of adc_driver.sv failed with 11 errors.
# Compile of dac_driver.sv failed with 4 errors.
# Compile of ising_config.sv was successful.
# Compile of output_scaler.sv was successful.
# Compile of adc_driver_tb.sv was successful.
# Compile of dac_driver_tb.sv was successful.
# Compile of delay_cal.sv was successful.
# Compile of experiment_fsm.sv was successful.
# Compile of experiment_fsm_tb.sv was successful.
# 9 compiles, 2 failed with 15 errors.
# Compile of adc_driver.sv was successful.
# Compile of dac_driver.sv was successful.
# 2 compiles, 0 failed with no errors.
# Compile of adc_driver.sv was successful.
# Compile of axis_fifos.sv was successful.
# Compile of config_reg.sv was successful.
# Compile of dac_driver.sv was successful.
# Compile of fifo_wrappers.sv was successful.
# Compile of ising_config.sv was successful.
# Compile of output_scaler.sv was successful.
# Compile of shifter.sv was successful.
# Compile of adc_driver_tb.sv was successful.
# Compile of dac_driver_tb.sv was successful.
# Compile of delay_cal.sv was successful.
# Compile of lookup_table.sv was successful.
# Compile of experiment_fsm.sv was successful.
# Compile of experiment_fsm_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui work.experiment_fsm_tb
# vsim -gui work.experiment_fsm_tb 
# Start time: 14:33:35 on Jul 10,2021
# Loading sv_std.std
# Loading work.ising_config
# Loading work.experiment_fsm_tb_sv_unit
# Loading work.experiment_fsm_tb
# Loading work.experiment_fsm_sv_unit
# Loading work.experiment_fsm
# Loading work.axis_sync_fifo
# Loading work.axis_fifo
add wave -position insertpoint  \
sim:/experiment_fsm_tb/dut/clk \
sim:/experiment_fsm_tb/dut/rst \
sim:/experiment_fsm_tb/dut/run_trig \
sim:/experiment_fsm_tb/dut/run_done \
sim:/experiment_fsm_tb/dut/instr_axis_tdata \
sim:/experiment_fsm_tb/dut/instr_axis_tvalid \
sim:/experiment_fsm_tb/dut/instr_axis_tready \
sim:/experiment_fsm_tb/dut/b_r_tdata \
sim:/experiment_fsm_tb/dut/b_r_tvalid \
sim:/experiment_fsm_tb/dut/b_r_tready \
sim:/experiment_fsm_tb/dut/a_in_data \
sim:/experiment_fsm_tb/dut/a_in_valid \
sim:/experiment_fsm_tb/dut/a_in_ready \
sim:/experiment_fsm_tb/dut/c_in_data \
sim:/experiment_fsm_tb/dut/c_in_valid \
sim:/experiment_fsm_tb/dut/c_in_ready \
sim:/experiment_fsm_tb/dut/a_out_data \
sim:/experiment_fsm_tb/dut/a_out_valid \
sim:/experiment_fsm_tb/dut/a_out_ready \
sim:/experiment_fsm_tb/dut/c_out_data \
sim:/experiment_fsm_tb/dut/c_out_valid \
sim:/experiment_fsm_tb/dut/c_out_ready \
sim:/experiment_fsm_tb/dut/a_out \
sim:/experiment_fsm_tb/dut/a_valid \
sim:/experiment_fsm_tb/dut/b_out \
sim:/experiment_fsm_tb/dut/b_valid \
sim:/experiment_fsm_tb/dut/c_out \
sim:/experiment_fsm_tb/dut/c_valid \
sim:/experiment_fsm_tb/dut/mac_val_in \
sim:/experiment_fsm_tb/dut/mac_val_valid \
sim:/experiment_fsm_tb/dut/mac_run \
sim:/experiment_fsm_tb/dut/nl_val_in \
sim:/experiment_fsm_tb/dut/nl_val_valid \
sim:/experiment_fsm_tb/dut/nl_run \
sim:/experiment_fsm_tb/dut/a_del_meas_trig \
sim:/experiment_fsm_tb/dut/bc_del_meas_trig \
sim:/experiment_fsm_tb/dut/del_meas_val \
sim:/experiment_fsm_tb/dut/del_meas_thresh \
sim:/experiment_fsm_tb/dut/del_meas_mac_result \
sim:/experiment_fsm_tb/dut/del_meas_nl_result \
sim:/experiment_fsm_tb/dut/del_done \
sim:/experiment_fsm_tb/dut/halt
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: James Williams  Hostname: JAMES-LENOVO  ProcessID: 10644
#           Attempting to use alternate WLF file "./wlftdrdsb1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdrdsb1
run -all
# 
# Var readback test complete, num errs: 00000000
# 
# Delay measurement test complete
# 
# A buff readout test complete, num errs: 00000006
# 
# Break in Module experiment_fsm_tb at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv line 287
# Compile of experiment_fsm.sv failed with 1 errors.
# Compile of experiment_fsm_tb.sv was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of experiment_fsm.sv was successful.
restart -f
# Loading work.experiment_fsm_tb_sv_unit
# Loading work.experiment_fsm_tb
# Loading work.experiment_fsm_sv_unit
# Loading work.experiment_fsm
run -all
# 
# Var readback test complete, num errs: 00000000
# 
# Delay measurement test complete
# Break in Module experiment_fsm_tb at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv line 287
run -all
# 
# A buff readout test complete, num errs: 00000006
# 
# Break in Module experiment_fsm_tb at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv line 290
add wave -position insertpoint  \
sim:/experiment_fsm_tb/dut/state_out
restart -f
run -all
# 
# Var readback test complete, num errs: 00000000
# 
# Delay measurement test complete
# 
# A buff readout test complete, num errs: 00000006
# 
# Break in Module experiment_fsm_tb at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv line 290
# Compile of experiment_fsm_tb.sv was successful.
restart -f
# Loading work.experiment_fsm_tb_sv_unit
# Loading work.experiment_fsm_tb
run -all
# 
# Var readback test complete, num errs: 00000000
# 
# Error, del flag was asserted before measurement finished!
# 
# Error, MAC delay measurement result was wrong!
# 
# Error, NL delay measurement result was wrong!
# 
# Delay measurement test complete
# Break in Module experiment_fsm_tb at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv line 290
# Compile of experiment_fsm_tb.sv was successful.
run -all
# 
# A buff readout test complete, num errs: 00000006
# 
# 
# C buff readout test complete, num errs: 00000006
# 
# 
# B buff readout test complete, num errs: 00000007
# 
# 
# A buff write+read test complete, num errs: 00000000
# 
restart -f
# Loading work.experiment_fsm_tb_sv_unit
# Loading work.experiment_fsm_tb
run -all
# 
# Var readback test complete, num errs: 00000000
# 
# A delay measurement test complete
# Error, MAC delay measurement result was wrong!
# 
# Error, NL delay measurement result was wrong!
# 
# BC delay measurement test complete
# 
# A buff readout test complete, num errs: 00000006
# 
# 
# C buff readout test complete, num errs: 00000006
# 
# 
# B buff readout test complete, num errs: 00000007
# 
# 
# A buff write+read test complete, num errs: 00000000
# 
# Compile of experiment_fsm_tb.sv was successful.
restart -f
# Loading work.experiment_fsm_tb_sv_unit
# Loading work.experiment_fsm_tb
run -all
# 
# Var readback test complete, num errs: 00000000
# 
# Error, MAC delay measurement result was wrong!
# 
# Error, NL delay measurement result was wrong!
# 
# A delay measurement test complete
# Error, MAC delay measurement result was wrong!
# 
# Error, NL delay measurement result was wrong!
# 
# BC delay measurement test complete
# Break in Module experiment_fsm_tb at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv line 329
# Compile of experiment_fsm_tb.sv was successful.
restart -f
# Loading work.experiment_fsm_tb_sv_unit
# Loading work.experiment_fsm_tb
run -all
# 
# Var readback test complete, num errs: 00000000
# 
# A delay measurement test complete
# BC delay measurement test complete
# Break in Module experiment_fsm_tb at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv line 329
# Compile of experiment_fsm_tb.sv was successful.
restart -f
# Loading work.experiment_fsm_tb_sv_unit
# Loading work.experiment_fsm_tb
run -all
# 
# Var readback test complete, num errs: 00000000
# 
# A delay measurement test complete
# BC delay measurement test complete
# 
# A buff readout test complete, num errs: 00000006
# 
# 
# C buff readout test complete, num errs: 00000006
# 
# 
# B buff readout test complete, num errs: 00000007
# 
# 
# A buff write+read test complete, num errs: 00000010
# 
restart -f
run -all
# 
# Var readback test complete, num errs: 00000000
# 
# A delay measurement test complete
# BC delay measurement test complete
# Break in Module experiment_fsm_tb at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv line 332
# Compile of experiment_fsm.sv was successful.
restart -f
# Loading work.experiment_fsm_sv_unit
# Loading work.experiment_fsm
run -all
# 
# Var readback test complete, num errs: 00000000
# 
# A delay measurement test complete
# BC delay measurement test complete
# Break in Module experiment_fsm_tb at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv line 332
# Compile of experiment_fsm_tb.sv failed with 1 errors.
# Compile of experiment_fsm_tb.sv was successful.
restart -f
# Loading work.experiment_fsm_tb_sv_unit
# Loading work.experiment_fsm_tb
run -all
# 
# Var readback test complete, num errs: 00000000
# 
# A delay measurement test complete
# BC delay measurement test complete
# 
# A buff readout test complete, num errs: 00000006
# 
# 
# C buff readout test complete, num errs: 00000006
# 
# 
# B buff readout test complete, num errs: 00000007
# 
# 
# A buff write+read test complete, num errs: 00000000
# 
restart -f
run -all
# 
# Var readback test complete, num errs: 00000000
# 
# A delay measurement test complete
# BC delay measurement test complete
# Break in Module experiment_fsm_tb at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv line 335
# Compile of experiment_fsm_tb.sv was successful.
restart -f
# Loading work.experiment_fsm_tb_sv_unit
# Loading work.experiment_fsm_tb
run -all
# 
# Var readback test complete, num errs: 00000000
# 
# A delay measurement test complete
# BC delay measurement test complete
# Break in Module experiment_fsm_tb at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv line 336
run -all
# 
# A buff readout test complete, num errs: 00000000
# 
# Break in Module experiment_fsm_tb at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv line 349
# Compile of experiment_fsm.sv was successful.
# Compile of experiment_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# Loading work.experiment_fsm_tb_sv_unit
# Loading work.experiment_fsm_tb
# Loading work.experiment_fsm_sv_unit
# Loading work.experiment_fsm
# ** Warning: (vsim-3017) D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv(74): [TFMPC] - Too few port connections. Expected 44, found 43.
#    Time: 0 ps  Iteration: 0  Instance: /experiment_fsm_tb/dut File: D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/experiment_fsm.sv
# ** Warning: (vsim-3722) D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv(74): [TFMPC] - Missing connection for port 'err_out'.
# Compile of experiment_fsm_tb.sv was successful.
restart -f
# Loading work.experiment_fsm_tb_sv_unit
# Loading work.experiment_fsm_tb
run -all
# 
# Var readback test complete, num errs: 00000000
# 
# A delay measurement test complete
# BC delay measurement test complete
# 
# A buff readout test complete, num errs: 00000000
# 
# Break in Module experiment_fsm_tb at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv line 352
run -all
# 
# C buff readout test complete, num errs: 00000006
# 
# Break in Module experiment_fsm_tb at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv line 355
# Compile of experiment_fsm_tb.sv was successful.
restart -f
# Loading work.experiment_fsm_tb_sv_unit
# Loading work.experiment_fsm_tb
run -all
# 
# Var readback test complete, num errs: 00000000
# 
# A delay measurement test complete
# BC delay measurement test complete
# 
# A buff readout test complete, num errs: 00000000
# 
# Break in Module experiment_fsm_tb at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv line 353
run -all
# 
# C buff readout test complete, num errs: 00000000
# 
# 
# B buff readout test complete, num errs: 00000000
# 
# 
# A buff write+read test complete, num errs: 00000008
# 
# Compile of experiment_fsm_tb.sv was successful.
restart -f
# Loading work.experiment_fsm_tb_sv_unit
# Loading work.experiment_fsm_tb
run -all
# 
# Var readback test complete, num errs: 00000000
# 
# A delay measurement test complete
# BC delay measurement test complete
# 
# A buff readout test complete, num errs: 00000000
# 
# Break in Module experiment_fsm_tb at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv line 353
run -all
# 
# C buff readout test complete, num errs: 00000000
# 
# 
# B buff readout test complete, num errs: 00000000
# 
# Break in Module experiment_fsm_tb at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv line 399
add wave -position insertpoint  \
sim:/experiment_fsm_tb/dut/out_val
restart -f
run -all
# 
# Var readback test complete, num errs: 00000000
# 
# A delay measurement test complete
# BC delay measurement test complete
# 
# A buff readout test complete, num errs: 00000000
# 
# 
# C buff readout test complete, num errs: 00000000
# 
# 
# B buff readout test complete, num errs: 00000000
# 
# Break in Module experiment_fsm_tb at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv line 399
add wave -position insertpoint  \
sim:/experiment_fsm_tb/dut/out
# Compile of experiment_fsm.sv was successful.
restart -f
# Loading work.experiment_fsm_sv_unit
# Loading work.experiment_fsm
run -all
# 
# Var readback test complete, num errs: 00000000
# 
# A delay measurement test complete
# BC delay measurement test complete
# 
# A buff readout test complete, num errs: 00000000
# 
# 
# C buff readout test complete, num errs: 00000000
# 
# 
# B buff readout test complete, num errs: 00000000
# 
# Break in Module experiment_fsm_tb at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv line 399
add wave -position insertpoint  \
sim:/experiment_fsm_tb/dut/a_fifo_inst/s_axis_tvalid \
sim:/experiment_fsm_tb/dut/a_fifo_inst/s_axis_tready \
sim:/experiment_fsm_tb/dut/a_fifo_inst/s_axis_tdata \
sim:/experiment_fsm_tb/dut/a_fifo_inst/m_axis_tdata \
sim:/experiment_fsm_tb/dut/a_fifo_inst/m_axis_tvalid \
sim:/experiment_fsm_tb/dut/a_fifo_inst/m_axis_tready
add wave -position insertpoint  \
sim:/experiment_fsm_tb/dut/c_fifo_inst/s_axis_tvalid \
sim:/experiment_fsm_tb/dut/c_fifo_inst/s_axis_tready \
sim:/experiment_fsm_tb/dut/c_fifo_inst/s_axis_tdata \
sim:/experiment_fsm_tb/dut/c_fifo_inst/m_axis_tdata \
sim:/experiment_fsm_tb/dut/c_fifo_inst/m_axis_tvalid \
sim:/experiment_fsm_tb/dut/c_fifo_inst/m_axis_tready
restart -f
run -all
# 
# Var readback test complete, num errs: 00000000
# 
# A delay measurement test complete
# BC delay measurement test complete
# 
# A buff readout test complete, num errs: 00000000
# 
# 
# C buff readout test complete, num errs: 00000000
# 
# 
# B buff readout test complete, num errs: 00000000
# 
# Break in Module experiment_fsm_tb at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv line 399
add wave -position insertpoint  \
sim:/experiment_fsm_tb/dut/a_w_tvalid \
sim:/experiment_fsm_tb/dut/c_w_tvalid
restart -f
run -all
# 
# Var readback test complete, num errs: 00000000
# 
# A delay measurement test complete
# BC delay measurement test complete
# 
# A buff readout test complete, num errs: 00000000
# 
# 
# C buff readout test complete, num errs: 00000000
# 
# 
# B buff readout test complete, num errs: 00000000
# 
# Break in Module experiment_fsm_tb at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv line 399
restart -f
run -all
# 
# Var readback test complete, num errs: 00000000
# 
# A delay measurement test complete
# BC delay measurement test complete
# 
# A buff readout test complete, num errs: 00000000
# 
# 
# C buff readout test complete, num errs: 00000000
# 
# 
# B buff readout test complete, num errs: 00000000
# 
# Break in Module experiment_fsm_tb at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv line 376
run -all
# Break in Task execute_run at D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/experiment_fsm.sv line 180
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
# Compile of experiment_fsm.sv was successful.
restart -f
# Loading work.experiment_fsm_sv_unit
# Loading work.experiment_fsm
run -all
# 
# Var readback test complete, num errs: 00000000
# 
# A delay measurement test complete
# BC delay measurement test complete
# Break in Task execute_run at D:/repos/RFSoC_Ising_Machine/verilog_source/rtl/experiment_fsm.sv line 180
run -all
# 
# A buff readout test complete, num errs: 00000000
# 
# 
# C buff readout test complete, num errs: 00000000
# 
# 
# B buff readout test complete, num errs: 00000000
# 
# Break in Module experiment_fsm_tb at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv line 376
run -all
# Break in Module experiment_fsm_tb at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv line 399
# Compile of experiment_fsm_tb.sv was successful.
restart -f
# Loading work.experiment_fsm_tb_sv_unit
# Loading work.experiment_fsm_tb
run -all
# 
# Var readback test complete, num errs: 00000000
# 
# A delay measurement test complete
# BC delay measurement test complete
# 
# A buff readout test complete, num errs: 00000000
# 
# 
# C buff readout test complete, num errs: 00000000
# 
# 
# B buff readout test complete, num errs: 00000000
# 
# Break in Module experiment_fsm_tb at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv line 376
run -all
# 
# A buff write+read test complete, num errs: 00000000
# 
run -all
run -all
run -all
run -all
run -all
run -all
restart -f
run -all
# 
# Var readback test complete, num errs: 00000000
# 
# A delay measurement test complete
# BC delay measurement test complete
# 
# A buff readout test complete, num errs: 00000000
# 
# 
# C buff readout test complete, num errs: 00000000
# 
# 
# B buff readout test complete, num errs: 00000000
# 
# Break in Module experiment_fsm_tb at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv line 376
run -all
# 
# A buff write+read test complete, num errs: 00000000
# 
# Compile of experiment_fsm.sv was successful.
# Compile of experiment_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# Loading work.experiment_fsm_tb_sv_unit
# Loading work.experiment_fsm_tb
# Loading work.experiment_fsm_sv_unit
# Loading work.experiment_fsm
run -all
# 
# Var readback test complete, num errs: 00000000
# 
# A delay measurement test complete
# BC delay measurement test complete
# 
# A buff readout test complete, num errs: 00000000
# 
# 
# C buff readout test complete, num errs: 00000000
# 
# 
# B buff readout test complete, num errs: 00000000
# 
# Break in Module experiment_fsm_tb at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv line 376
run -all
# Break in Module experiment_fsm_tb at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv line 401
step -over
# Compile of experiment_fsm.sv was successful.
restart -f
# Loading work.experiment_fsm_sv_unit
# Loading work.experiment_fsm
run -all
# 
# Var readback test complete, num errs: 00000000
# 
# A delay measurement test complete
# BC delay measurement test complete
# 
# A buff readout test complete, num errs: 00000000
# 
# 
# C buff readout test complete, num errs: 00000000
# 
# 
# B buff readout test complete, num errs: 00000000
# 
# Break in Module experiment_fsm_tb at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv line 376
run -all
# Break in Module experiment_fsm_tb at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv line 402
# Compile of experiment_fsm_tb.sv was successful.
restart -f
# Loading work.experiment_fsm_tb_sv_unit
# Loading work.experiment_fsm_tb
run -all
# 
# Var readback test complete, num errs: 00000000
# 
# A delay measurement test complete
# BC delay measurement test complete
# 
# A buff readout test complete, num errs: 00000000
# 
# 
# C buff readout test complete, num errs: 00000000
# 
# 
# B buff readout test complete, num errs: 00000000
# 
# Break in Module experiment_fsm_tb at D:/repos/RFSoC_Ising_Machine/verilog_source/tb/experiment_fsm_tb.sv line 376
run -all
# 
# A buff write+read test complete, num errs: 00000000
# 
# 
# C buff write+read test complete, num errs: 00000000
# 
# End time: 16:14:18 on Jul 10,2021, Elapsed time: 1:40:43
# Errors: 0, Warnings: 4
