 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : worker
Version: O-2018.06
Date   : Sun Jan 12 20:25:57 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: part_reg_reg_5__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res4_comp_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  worker             140000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  part_reg_reg_5__0_/CLK (DFFX1_HVT)     0.0000 #   0.0000 r
  part_reg_reg_5__0_/Q (DFFX1_HVT)       0.2102     0.2102 f
  U15016/Y (NAND2X0_HVT)                 0.0510     0.2612 r
  U15017/Y (AO22X1_HVT)                  0.1009     0.3622 r
  U15019/Y (AO22X1_HVT)                  0.0911     0.4533 r
  U15021/Y (AO22X1_HVT)                  0.0911     0.5443 r
  U15023/Y (AO22X1_HVT)                  0.0910     0.6354 r
  U15030/Y (NAND2X0_HVT)                 0.0529     0.6883 f
  U10219/Y (NAND2X2_HVT)                 0.1336     0.8219 r
  U10363/Y (MUX21X1_HVT)                 0.1444     0.9662 f
  U10376/Y (INVX0_HVT)                   0.0385     1.0048 r
  U15047/Y (OA22X1_HVT)                  0.1146     1.1193 r
  U15048/Y (NAND3X0_HVT)                 0.0840     1.2033 f
  U15052/Y (NAND3X0_HVT)                 0.0561     1.2594 r
  U10245/Y (AO21X2_HVT)                  0.1776     1.4370 r
  U10272/Y (MUX21X1_HVT)                 0.1614     1.5984 r
  U15125/Y (OR2X1_HVT)                   0.0879     1.6863 r
  U15131/Y (AO22X1_HVT)                  0.0858     1.7722 r
  U15135/Y (NAND2X0_HVT)                 0.0513     1.8235 f
  U10227/Y (NAND2X0_HVT)                 0.0516     1.8751 r
  U10226/Y (NAND2X0_HVT)                 0.0521     1.9273 f
  U10267/Y (NAND2X2_HVT)                 0.1358     2.0631 r
  U10377/Y (MUX21X1_HVT)                 0.1511     2.2142 r
  U10455/Y (OR2X1_HVT)                   0.0828     2.2970 r
  U10446/Y (AO21X1_HVT)                  0.1081     2.4051 r
  U10492/Y (NAND2X0_HVT)                 0.0565     2.4617 f
  U15213/Y (NAND2X0_HVT)                 0.0530     2.5147 r
  U15218/Y (AO22X1_HVT)                  0.0974     2.6121 r
  U15222/Y (AO22X1_HVT)                  0.1112     2.7232 r
  U10248/Y (INVX1_HVT)                   0.0485     2.7718 f
  U10322/Y (NBUFFX2_HVT)                 0.0732     2.8450 f
  U15447/Y (MUX21X1_HVT)                 0.1196     2.9646 f
  U10504/Y (NAND2X0_HVT)                 0.0532     3.0179 r
  U10503/Y (AND2X1_HVT)                  0.0734     3.0913 r
  res4_comp_reg_1_/D (DFFX1_HVT)         0.0000     3.0913 r
  data arrival time                                 3.0913

  clock clk (rise edge)                  3.2000     3.2000
  clock network delay (ideal)            0.0000     3.2000
  res4_comp_reg_1_/CLK (DFFX1_HVT)       0.0000     3.2000 r
  library setup time                    -0.0840     3.1160
  data required time                                3.1160
  -----------------------------------------------------------
  data required time                                3.1160
  data arrival time                                -3.0913
  -----------------------------------------------------------
  slack (MET)                                       0.0247


1
