// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_top_rxPackageDropper_512_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxEng_dataBuffer3_dout,
        rxEng_dataBuffer3_num_data_valid,
        rxEng_dataBuffer3_fifo_cap,
        rxEng_dataBuffer3_empty_n,
        rxEng_dataBuffer3_read,
        rxEng_fsmDropFifo_dout,
        rxEng_fsmDropFifo_num_data_valid,
        rxEng_fsmDropFifo_fifo_cap,
        rxEng_fsmDropFifo_empty_n,
        rxEng_fsmDropFifo_read,
        rxEng_metaHandlerDropFifo_dout,
        rxEng_metaHandlerDropFifo_num_data_valid,
        rxEng_metaHandlerDropFifo_fifo_cap,
        rxEng_metaHandlerDropFifo_empty_n,
        rxEng_metaHandlerDropFifo_read,
        rxBufferWriteData_internal_din,
        rxBufferWriteData_internal_num_data_valid,
        rxBufferWriteData_internal_fifo_cap,
        rxBufferWriteData_internal_full_n,
        rxBufferWriteData_internal_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [576:0] rxEng_dataBuffer3_dout;
input  [5:0] rxEng_dataBuffer3_num_data_valid;
input  [5:0] rxEng_dataBuffer3_fifo_cap;
input   rxEng_dataBuffer3_empty_n;
output   rxEng_dataBuffer3_read;
input  [0:0] rxEng_fsmDropFifo_dout;
input  [1:0] rxEng_fsmDropFifo_num_data_valid;
input  [1:0] rxEng_fsmDropFifo_fifo_cap;
input   rxEng_fsmDropFifo_empty_n;
output   rxEng_fsmDropFifo_read;
input  [0:0] rxEng_metaHandlerDropFifo_dout;
input  [1:0] rxEng_metaHandlerDropFifo_num_data_valid;
input  [1:0] rxEng_metaHandlerDropFifo_fifo_cap;
input   rxEng_metaHandlerDropFifo_empty_n;
output   rxEng_metaHandlerDropFifo_read;
output  [1023:0] rxBufferWriteData_internal_din;
input  [1:0] rxBufferWriteData_internal_num_data_valid;
input  [1:0] rxBufferWriteData_internal_fifo_cap;
input   rxBufferWriteData_internal_full_n;
output   rxBufferWriteData_internal_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxEng_dataBuffer3_read;
reg rxEng_fsmDropFifo_read;
reg rxEng_metaHandlerDropFifo_read;
reg rxBufferWriteData_internal_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] grp_nbreadreq_fu_46_p3;
reg    ap_predicate_op24_read_state1;
wire   [0:0] tmp_i_333_nbreadreq_fu_60_p3;
reg    ap_predicate_op32_read_state1;
reg    ap_predicate_op39_read_state1;
wire   [0:0] tmp_i_nbreadreq_fu_74_p3;
reg    ap_predicate_op48_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [1:0] tpf_state_load_reg_151;
reg   [0:0] tmp_380_i_reg_155;
reg    ap_predicate_op54_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [1:0] tpf_state;
reg    rxEng_metaHandlerDropFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    rxEng_fsmDropFifo_blk_n;
reg    rxEng_dataBuffer3_blk_n;
reg    rxBufferWriteData_internal_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [576:0] rxEng_dataBuffer3_read_1_reg_159;
wire   [1:0] select_ln1638_fu_113_p3;
wire   [1:0] select_ln1624_fu_133_p3;
wire   [0:0] grp_fu_95_p3;
reg    ap_block_pp0_stage0_01001;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_155;
reg    ap_condition_159;
reg    ap_condition_145;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 tpf_state = 2'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_145)) begin
        if (((tmp_i_nbreadreq_fu_74_p3 == 1'd1) & (tpf_state == 2'd0))) begin
            tpf_state <= select_ln1624_fu_133_p3;
        end else if ((1'b1 == ap_condition_159)) begin
            tpf_state <= 2'd0;
        end else if (((tmp_i_333_nbreadreq_fu_60_p3 == 1'd1) & (tpf_state == 2'd1))) begin
            tpf_state <= select_ln1638_fu_113_p3;
        end else if ((1'b1 == ap_condition_155)) begin
            tpf_state <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op24_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_dataBuffer3_read_1_reg_159 <= rxEng_dataBuffer3_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tpf_state == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_380_i_reg_155 <= grp_nbreadreq_fu_46_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpf_state_load_reg_151 <= tpf_state;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op54_write_state2 == 1'b1))) begin
        rxBufferWriteData_internal_blk_n = rxBufferWriteData_internal_full_n;
    end else begin
        rxBufferWriteData_internal_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op54_write_state2 == 1'b1))) begin
        rxBufferWriteData_internal_write = 1'b1;
    end else begin
        rxBufferWriteData_internal_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_done_reg == 1'b0) & (ap_predicate_op39_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op24_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        rxEng_dataBuffer3_blk_n = rxEng_dataBuffer3_empty_n;
    end else begin
        rxEng_dataBuffer3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op39_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op24_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rxEng_dataBuffer3_read = 1'b1;
    end else begin
        rxEng_dataBuffer3_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op32_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rxEng_fsmDropFifo_blk_n = rxEng_fsmDropFifo_empty_n;
    end else begin
        rxEng_fsmDropFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op32_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_fsmDropFifo_read = 1'b1;
    end else begin
        rxEng_fsmDropFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op48_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rxEng_metaHandlerDropFifo_blk_n = rxEng_metaHandlerDropFifo_empty_n;
    end else begin
        rxEng_metaHandlerDropFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op48_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_metaHandlerDropFifo_read = 1'b1;
    end else begin
        rxEng_metaHandlerDropFifo_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((rxBufferWriteData_internal_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op54_write_state2 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op48_read_state1 == 1'b1) & (rxEng_metaHandlerDropFifo_empty_n == 1'b0)) | ((ap_predicate_op39_read_state1 == 1'b1) & (rxEng_dataBuffer3_empty_n == 1'b0)) | ((ap_predicate_op32_read_state1 == 1'b1) & (rxEng_fsmDropFifo_empty_n == 1'b0)) | ((ap_predicate_op24_read_state1 == 1'b1) & (rxEng_dataBuffer3_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((rxBufferWriteData_internal_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op54_write_state2 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op48_read_state1 == 1'b1) & (rxEng_metaHandlerDropFifo_empty_n == 1'b0)) | ((ap_predicate_op39_read_state1 == 1'b1) & (rxEng_dataBuffer3_empty_n == 1'b0)) | ((ap_predicate_op32_read_state1 == 1'b1) & (rxEng_fsmDropFifo_empty_n == 1'b0)) | ((ap_predicate_op24_read_state1 == 1'b1) & (rxEng_dataBuffer3_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((rxBufferWriteData_internal_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op54_write_state2 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op48_read_state1 == 1'b1) & (rxEng_metaHandlerDropFifo_empty_n == 1'b0)) | ((ap_predicate_op39_read_state1 == 1'b1) & (rxEng_dataBuffer3_empty_n == 1'b0)) | ((ap_predicate_op32_read_state1 == 1'b1) & (rxEng_fsmDropFifo_empty_n == 1'b0)) | ((ap_predicate_op24_read_state1 == 1'b1) & (rxEng_dataBuffer3_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op48_read_state1 == 1'b1) & (rxEng_metaHandlerDropFifo_empty_n == 1'b0)) | ((ap_predicate_op39_read_state1 == 1'b1) & (rxEng_dataBuffer3_empty_n == 1'b0)) | ((ap_predicate_op32_read_state1 == 1'b1) & (rxEng_fsmDropFifo_empty_n == 1'b0)) | ((ap_predicate_op24_read_state1 == 1'b1) & (rxEng_dataBuffer3_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((rxBufferWriteData_internal_full_n == 1'b0) & (ap_predicate_op54_write_state2 == 1'b1));
end

always @ (*) begin
    ap_condition_145 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_155 = ((grp_nbreadreq_fu_46_p3 == 1'd1) & (tpf_state == 2'd2) & (grp_fu_95_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_159 = ((grp_nbreadreq_fu_46_p3 == 1'd1) & (tpf_state == 2'd3) & (grp_fu_95_p3 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_predicate_op24_read_state1 = ((grp_nbreadreq_fu_46_p3 == 1'd1) & (tpf_state == 2'd2));
end

always @ (*) begin
    ap_predicate_op32_read_state1 = ((tmp_i_333_nbreadreq_fu_60_p3 == 1'd1) & (tpf_state == 2'd1));
end

always @ (*) begin
    ap_predicate_op39_read_state1 = ((grp_nbreadreq_fu_46_p3 == 1'd1) & (tpf_state == 2'd3));
end

always @ (*) begin
    ap_predicate_op48_read_state1 = ((tmp_i_nbreadreq_fu_74_p3 == 1'd1) & (tpf_state == 2'd0));
end

always @ (*) begin
    ap_predicate_op54_write_state2 = ((tpf_state_load_reg_151 == 2'd2) & (tmp_380_i_reg_155 == 1'd1));
end

assign grp_fu_95_p3 = rxEng_dataBuffer3_dout[32'd576];

assign grp_nbreadreq_fu_46_p3 = rxEng_dataBuffer3_empty_n;

assign rxBufferWriteData_internal_din = rxEng_dataBuffer3_read_1_reg_159;

assign select_ln1624_fu_133_p3 = ((rxEng_metaHandlerDropFifo_dout[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln1638_fu_113_p3 = ((rxEng_fsmDropFifo_dout[0:0] == 1'b1) ? 2'd3 : 2'd2);

assign tmp_i_333_nbreadreq_fu_60_p3 = rxEng_fsmDropFifo_empty_n;

assign tmp_i_nbreadreq_fu_74_p3 = rxEng_metaHandlerDropFifo_empty_n;

endmodule //toe_top_rxPackageDropper_512_s
