

================================================================
== Vitis HLS Report for 'iris_decision_tree_inference'
================================================================
* Date:           Fri Sep 13 04:13:21 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_decisiontree
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.509 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    351|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|   -|     36|     40|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     47|    -|
|Register         |        -|   -|    211|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    247|    438|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+----+----+----+-----+
    |            Instance            |            Module           | BRAM_18K| DSP| FF | LUT| URAM|
    +--------------------------------+-----------------------------+---------+----+----+----+-----+
    |control_s_axi_U                 |control_s_axi                |        0|   0|  36|  40|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U5  |dcmp_64ns_64ns_1_2_no_dsp_1  |        0|   0|   0|   0|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U6  |dcmp_64ns_64ns_1_2_no_dsp_1  |        0|   0|   0|   0|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U7  |dcmp_64ns_64ns_1_2_no_dsp_1  |        0|   0|   0|   0|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U8  |dcmp_64ns_64ns_1_2_no_dsp_1  |        0|   0|   0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U4  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|   0|   0|    0|
    |fpext_32ns_64_2_no_dsp_1_U1     |fpext_32ns_64_2_no_dsp_1     |        0|   0|   0|   0|    0|
    |fpext_32ns_64_2_no_dsp_1_U2     |fpext_32ns_64_2_no_dsp_1     |        0|   0|   0|   0|    0|
    |fpext_32ns_64_2_no_dsp_1_U3     |fpext_32ns_64_2_no_dsp_1     |        0|   0|   0|   0|    0|
    +--------------------------------+-----------------------------+---------+----+----+----+-----+
    |Total                           |                             |        0|   0|  36|  40|    0|
    +--------------------------------+-----------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |and_ln21_fu_339_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln23_1_fu_364_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln23_fu_300_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln24_1_fu_377_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln24_2_fu_382_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln24_fu_354_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln30_1_fu_310_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln30_fu_325_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln31_fu_319_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln21_1_fu_226_p2  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln21_fu_220_p2    |      icmp|   0|  0|  18|          11|           2|
    |icmp_ln23_1_fu_261_p2  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln23_fu_255_p2    |      icmp|   0|  0|  18|          11|           2|
    |icmp_ln30_1_fu_197_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln30_fu_191_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln31_1_fu_290_p2  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln31_fu_284_p2    |      icmp|   0|  0|  18|          11|           2|
    |icmp_ln54_1_fu_416_p2  |      icmp|   0|  0|  10|           2|           1|
    |icmp_ln54_fu_410_p2    |      icmp|   0|  0|  10|           2|           1|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |ap_block_state6        |        or|   0|  0|   2|           1|           1|
    |or_ln21_fu_232_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln23_fu_296_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln24_fu_396_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln30_fu_306_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln31_fu_315_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln54_fu_432_p2      |        or|   0|  0|   2|           1|           1|
    |output_fu_438_p3       |    select|   0|  0|   3|           1|           2|
    |result_fu_402_p3       |    select|   0|  0|   2|           1|           2|
    |select_ln23_fu_370_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln24_fu_388_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln30_fu_331_p3  |    select|   0|  0|   3|           1|           1|
    |xor_ln21_fu_343_p2     |       xor|   0|  0|   2|           2|           1|
    |xor_ln23_fu_349_p2     |       xor|   0|  0|   2|           2|           1|
    |xor_ln24_fu_358_p2     |       xor|   0|  0|   2|           2|           1|
    |xor_ln54_fu_422_p2     |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 351|         253|          46|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  29|          7|    1|          7|
    |in_stream_TDATA_blk_n   |   9|          2|    1|          2|
    |out_stream_TDATA_blk_n  |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  47|         11|    3|         11|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |and_ln23_reg_532     |   1|   0|    1|          0|
    |ap_CS_fsm            |   6|   0|    6|          0|
    |conv14_i_reg_495     |  64|   0|   64|          0|
    |conv1_i_reg_484      |  64|   0|   64|          0|
    |conv_i_reg_477       |  64|   0|   64|          0|
    |icmp_ln23_1_reg_512  |   1|   0|    1|          0|
    |icmp_ln23_reg_507    |   1|   0|    1|          0|
    |icmp_ln30_1_reg_472  |   1|   0|    1|          0|
    |icmp_ln30_reg_467    |   1|   0|    1|          0|
    |icmp_ln31_1_reg_522  |   1|   0|    1|          0|
    |icmp_ln31_reg_517    |   1|   0|    1|          0|
    |or_ln21_reg_501      |   1|   0|    1|          0|
    |select_ln30_reg_538  |   2|   0|    2|          0|
    |tmp_10_reg_543       |   1|   0|    1|          0|
    |tmp_3_reg_527        |   1|   0|    1|          0|
    |tmp_8_reg_490        |   1|   0|    1|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 211|   0|  211|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-----------------------+-----+-----+------------+------------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                       control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                       control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|                       control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|                       control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|                       control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|                       control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                       control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                       control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                       control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|                       control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|                       control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|                       control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|                       control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|                       control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|                       control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|                       control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|                       control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  iris_decision_tree_inference|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  iris_decision_tree_inference|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  iris_decision_tree_inference|  return value|
|in_stream_TDATA        |   in|  128|        axis|                     in_stream|       pointer|
|in_stream_TVALID       |   in|    1|        axis|                     in_stream|       pointer|
|in_stream_TREADY       |  out|    1|        axis|                     in_stream|       pointer|
|out_stream_TDATA       |  out|    8|        axis|                    out_stream|       pointer|
|out_stream_TVALID      |  out|    1|        axis|                    out_stream|       pointer|
|out_stream_TREADY      |   in|    1|        axis|                    out_stream|       pointer|
+-----------------------+-----+-----+------------+------------------------------+--------------+

