//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: UNKNOWN
// Driver 
// Based on LLVM 3.4svn
//

.version 6.1
.target sm_61, texmode_independent
.address_size 64

	// .globl	gpu_memset
.const .align 4 .b8 c_append_helper[4096] = {255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255};
.const .align 8 .b8 k_sha512[640] = {34, 174, 40, 215, 152, 47, 138, 66, 205, 101, 239, 35, 145, 68, 55, 113, 47, 59, 77, 236, 207, 251, 192, 181, 188, 219, 137, 129, 165, 219, 181, 233, 56, 181, 72, 243, 91, 194, 86, 57, 25, 208, 5, 182, 241, 17, 241, 89, 155, 79, 25, 175, 164, 130, 63, 146, 24, 129, 109, 218, 213, 94, 28, 171, 66, 2, 3, 163, 152, 170, 7, 216, 190, 111, 112, 69, 1, 91, 131, 18, 140, 178, 228, 78, 190, 133, 49, 36, 226, 180, 255, 213, 195, 125, 12, 85, 111, 137, 123, 242, 116, 93, 190, 114, 177, 150, 22, 59, 254, 177, 222, 128, 53, 18, 199, 37, 167, 6, 220, 155, 148, 38, 105, 207, 116, 241, 155, 193, 210, 74, 241, 158, 193, 105, 155, 228, 227, 37, 79, 56, 134, 71, 190, 239, 181, 213, 140, 139, 198, 157, 193, 15, 101, 156, 172, 119, 204, 161, 12, 36, 117, 2, 43, 89, 111, 44, 233, 45, 131, 228, 166, 110, 170, 132, 116, 74, 212, 251, 65, 189, 220, 169, 176, 92, 181, 83, 17, 131, 218, 136, 249, 118, 171, 223, 102, 238, 82, 81, 62, 152, 16, 50, 180, 45, 109, 198, 49, 168, 63, 33, 251, 152, 200, 39, 3, 176, 228, 14, 239, 190, 199, 127, 89, 191, 194, 143, 168, 61, 243, 11, 224, 198, 37, 167, 10, 147, 71, 145, 167, 213, 111, 130, 3, 224, 81, 99, 202, 6, 112, 110, 14, 10, 103, 41, 41, 20, 252, 47, 210, 70, 133, 10, 183, 39, 38, 201, 38, 92, 56, 33, 27, 46, 237, 42, 196, 90, 252, 109, 44, 77, 223, 179, 149, 157, 19, 13, 56, 83, 222, 99, 175, 139, 84, 115, 10, 101, 168, 178, 119, 60, 187, 10, 106, 118, 230, 174, 237, 71, 46, 201, 194, 129, 59, 53, 130, 20, 133, 44, 114, 146, 100, 3, 241, 76, 161, 232, 191, 162, 1, 48, 66, 188, 75, 102, 26, 168, 145, 151, 248, 208, 112, 139, 75, 194, 48, 190, 84, 6, 163, 81, 108, 199, 24, 82, 239, 214, 25, 232, 146, 209, 16, 169, 101, 85, 36, 6, 153, 214, 42, 32, 113, 87, 133, 53, 14, 244, 184, 209, 187, 50, 112, 160, 106, 16, 200, 208, 210, 184, 22, 193, 164, 25, 83, 171, 65, 81, 8, 108, 55, 30, 153, 235, 142, 223, 76, 119, 72, 39, 168, 72, 155, 225, 181, 188, 176, 52, 99, 90, 201, 197, 179, 12, 28, 57, 203, 138, 65, 227, 74, 170, 216, 78, 115, 227, 99, 119, 79, 202, 156, 91, 163, 184, 178, 214, 243, 111, 46, 104, 252, 178, 239, 93, 238, 130, 143, 116, 96, 47, 23, 67, 111, 99, 165, 120, 114, 171, 240, 161, 20, 120, 200, 132, 236, 57, 100, 26, 8, 2, 199, 140, 40, 30, 99, 35, 250, 255, 190, 144, 233, 189, 130, 222, 235, 108, 80, 164, 21, 121, 198, 178, 247, 163, 249, 190, 43, 83, 114, 227, 242, 120, 113, 198, 156, 97, 38, 234, 206, 62, 39, 202, 7, 194, 192, 33, 199, 184, 134, 209, 30, 235, 224, 205, 214, 125, 218, 234, 120, 209, 110, 238, 127, 79, 125, 245, 186, 111, 23, 114, 170, 103, 240, 6, 166, 152, 200, 162, 197, 125, 99, 10, 174, 13, 249, 190, 4, 152, 63, 17, 27, 71, 28, 19, 53, 11, 113, 27, 132, 125, 4, 35, 245, 119, 219, 40, 147, 36, 199, 64, 123, 171, 202, 50, 188, 190, 201, 21, 10, 190, 158, 60, 76, 13, 16, 156, 196, 103, 29, 67, 182, 66, 62, 203, 190, 212, 197, 76, 42, 126, 101, 252, 156, 41, 127, 89, 236, 250, 214, 58, 171, 111, 203, 95, 23, 88, 71, 74, 140, 25, 68, 108};

.entry gpu_memset(
	.param .u64 .ptr .global .align 16 gpu_memset_param_0,
	.param .u32 gpu_memset_param_1,
	.param .u64 gpu_memset_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<6>;


	ld.param.u64 	%rd1, [gpu_memset_param_0];
	ld.param.u32 	%r2, [gpu_memset_param_1];
	ld.param.u64 	%rd2, [gpu_memset_param_2];
	mov.b32	%r3, %envreg3;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.x;
	mad.lo.s32 	%r6, %r4, %r5, %r3;
	mov.u32 	%r7, %tid.x;
	add.s32 	%r1, %r6, %r7;
	cvt.s64.s32	%rd3, %r1;
	setp.ge.u64	%p1, %rd3, %rd2;
	@%p1 bra 	BB0_2;

	mul.wide.s32 	%rd4, %r1, 16;
	add.s64 	%rd5, %rd1, %rd4;
	st.global.v4.u32 	[%rd5], {%r2, %r2, %r2, %r2};

BB0_2:
	ret;
}

.func sha512_update_vector_128(
	.param .b64 sha512_update_vector_128_param_0,
	.param .b64 sha512_update_vector_128_param_1,
	.param .b64 sha512_update_vector_128_param_2,
	.param .b64 sha512_update_vector_128_param_3,
	.param .b64 sha512_update_vector_128_param_4,
	.param .b64 sha512_update_vector_128_param_5,
	.param .b64 sha512_update_vector_128_param_6,
	.param .b64 sha512_update_vector_128_param_7,
	.param .b64 sha512_update_vector_128_param_8,
	.param .b32 sha512_update_vector_128_param_9
)
{
	.reg .pred 	%p<96>;
	.reg .b32 	%r<9706>;
	.reg .b64 	%rd<2943>;


	ld.param.u64 	%rd10, [sha512_update_vector_128_param_0];
	ld.param.u64 	%rd11, [sha512_update_vector_128_param_1];
	ld.param.u64 	%rd12, [sha512_update_vector_128_param_2];
	ld.param.u64 	%rd13, [sha512_update_vector_128_param_3];
	ld.param.u64 	%rd14, [sha512_update_vector_128_param_4];
	ld.param.u64 	%rd15, [sha512_update_vector_128_param_5];
	ld.param.u64 	%rd16, [sha512_update_vector_128_param_6];
	ld.param.u64 	%rd17, [sha512_update_vector_128_param_7];
	ld.param.u64 	%rd18, [sha512_update_vector_128_param_8];
	ld.param.u32 	%r569, [sha512_update_vector_128_param_9];
	cvta.to.local.u64 	%rd1, %rd11;
	cvta.to.local.u64 	%rd2, %rd12;
	cvta.to.local.u64 	%rd3, %rd13;
	cvta.to.local.u64 	%rd4, %rd14;
	cvta.to.local.u64 	%rd5, %rd15;
	cvta.to.local.u64 	%rd6, %rd16;
	cvta.to.local.u64 	%rd7, %rd17;
	cvta.to.local.u64 	%rd8, %rd18;
	cvta.to.local.u64 	%rd9, %rd10;
	ld.local.u32 	%r570, [%rd9+192];
	and.b32  	%r571, %r570, 127;
	add.s32 	%r572, %r570, %r569;
	st.local.u32 	[%rd9+192], %r572;
	add.s32 	%r573, %r571, %r569;
	setp.lt.s32	%p1, %r573, 128;
	bfe.u32 	%r1, %r570, 2, 5;
	and.b32  	%r574, %r570, 3;
	shl.b32 	%r575, %r574, 2;
	mov.u32 	%r576, 1985229328;
	shr.u32 	%r577, %r576, %r575;
	and.b32  	%r2, %r577, 65535;
	@%p1 bra 	BB1_90;
	bra.uni 	BB1_1;

BB1_90:
	setp.gt.s32	%p49, %r1, 15;
	@%p49 bra 	BB1_122;

	setp.gt.s32	%p73, %r1, 7;
	@%p73 bra 	BB1_107;

	setp.gt.s32	%p85, %r1, 3;
	@%p85 bra 	BB1_100;

	setp.gt.s32	%p91, %r1, 1;
	@%p91 bra 	BB1_97;

	setp.eq.s32	%p94, %r1, 0;
	@%p94 bra 	BB1_168;
	bra.uni 	BB1_95;

BB1_168:
	ld.local.u32 	%r9450, [%rd8+12];
	ld.local.u32 	%r9451, [%rd8+8];
	// inline asm
	prmt.b32 %r9449, %r9450, %r9451, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r9449;
	ld.local.u32 	%r9454, [%rd8+8];
	ld.local.u32 	%r9455, [%rd8+4];
	// inline asm
	prmt.b32 %r9453, %r9454, %r9455, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r9453;
	ld.local.u32 	%r9458, [%rd8+4];
	ld.local.u32 	%r9459, [%rd8];
	// inline asm
	prmt.b32 %r9457, %r9458, %r9459, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r9457;
	ld.local.u32 	%r9462, [%rd8];
	ld.local.u32 	%r9463, [%rd7+12];
	// inline asm
	prmt.b32 %r9461, %r9462, %r9463, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r9461;
	ld.local.u32 	%r9466, [%rd7+12];
	ld.local.u32 	%r9467, [%rd7+8];
	// inline asm
	prmt.b32 %r9465, %r9466, %r9467, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r9465;
	ld.local.u32 	%r9470, [%rd7+8];
	ld.local.u32 	%r9471, [%rd7+4];
	// inline asm
	prmt.b32 %r9469, %r9470, %r9471, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r9469;
	ld.local.u32 	%r9474, [%rd7+4];
	ld.local.u32 	%r9475, [%rd7];
	// inline asm
	prmt.b32 %r9473, %r9474, %r9475, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r9473;
	ld.local.u32 	%r9478, [%rd7];
	ld.local.u32 	%r9479, [%rd6+12];
	// inline asm
	prmt.b32 %r9477, %r9478, %r9479, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r9477;
	ld.local.u32 	%r9482, [%rd6+12];
	ld.local.u32 	%r9483, [%rd6+8];
	// inline asm
	prmt.b32 %r9481, %r9482, %r9483, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r9481;
	ld.local.u32 	%r9486, [%rd6+8];
	ld.local.u32 	%r9487, [%rd6+4];
	// inline asm
	prmt.b32 %r9485, %r9486, %r9487, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r9485;
	ld.local.u32 	%r9490, [%rd6+4];
	ld.local.u32 	%r9491, [%rd6];
	// inline asm
	prmt.b32 %r9489, %r9490, %r9491, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r9489;
	ld.local.u32 	%r9494, [%rd6];
	ld.local.u32 	%r9495, [%rd5+12];
	// inline asm
	prmt.b32 %r9493, %r9494, %r9495, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r9493;
	ld.local.u32 	%r9498, [%rd5+12];
	ld.local.u32 	%r9499, [%rd5+8];
	// inline asm
	prmt.b32 %r9497, %r9498, %r9499, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r9497;
	ld.local.u32 	%r9502, [%rd5+8];
	ld.local.u32 	%r9503, [%rd5+4];
	// inline asm
	prmt.b32 %r9501, %r9502, %r9503, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r9501;
	ld.local.u32 	%r9506, [%rd5+4];
	ld.local.u32 	%r9507, [%rd5];
	// inline asm
	prmt.b32 %r9505, %r9506, %r9507, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r9505;
	ld.local.u32 	%r9510, [%rd5];
	ld.local.u32 	%r9511, [%rd4+12];
	// inline asm
	prmt.b32 %r9509, %r9510, %r9511, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r9509;
	ld.local.u32 	%r9514, [%rd4+12];
	ld.local.u32 	%r9515, [%rd4+8];
	// inline asm
	prmt.b32 %r9513, %r9514, %r9515, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r9513;
	ld.local.u32 	%r9518, [%rd4+8];
	ld.local.u32 	%r9519, [%rd4+4];
	// inline asm
	prmt.b32 %r9517, %r9518, %r9519, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r9517;
	ld.local.u32 	%r9522, [%rd4+4];
	ld.local.u32 	%r9523, [%rd4];
	// inline asm
	prmt.b32 %r9521, %r9522, %r9523, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r9521;
	ld.local.u32 	%r9526, [%rd4];
	ld.local.u32 	%r9527, [%rd3+12];
	// inline asm
	prmt.b32 %r9525, %r9526, %r9527, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r9525;
	ld.local.u32 	%r9530, [%rd3+12];
	ld.local.u32 	%r9531, [%rd3+8];
	// inline asm
	prmt.b32 %r9529, %r9530, %r9531, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r9529;
	ld.local.u32 	%r9534, [%rd3+8];
	ld.local.u32 	%r9535, [%rd3+4];
	// inline asm
	prmt.b32 %r9533, %r9534, %r9535, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r9533;
	ld.local.u32 	%r9538, [%rd3+4];
	ld.local.u32 	%r9539, [%rd3];
	// inline asm
	prmt.b32 %r9537, %r9538, %r9539, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r9537;
	ld.local.u32 	%r9542, [%rd3];
	ld.local.u32 	%r9543, [%rd2+12];
	// inline asm
	prmt.b32 %r9541, %r9542, %r9543, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r9541;
	ld.local.u32 	%r9546, [%rd2+12];
	ld.local.u32 	%r9547, [%rd2+8];
	// inline asm
	prmt.b32 %r9545, %r9546, %r9547, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r9545;
	ld.local.u32 	%r9550, [%rd2+8];
	ld.local.u32 	%r9551, [%rd2+4];
	// inline asm
	prmt.b32 %r9549, %r9550, %r9551, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r9549;
	ld.local.u32 	%r9554, [%rd2+4];
	ld.local.u32 	%r9555, [%rd2];
	// inline asm
	prmt.b32 %r9553, %r9554, %r9555, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r9553;
	ld.local.u32 	%r9558, [%rd2];
	ld.local.u32 	%r9559, [%rd1+12];
	// inline asm
	prmt.b32 %r9557, %r9558, %r9559, %r2;
	// inline asm
	st.local.u32 	[%rd2], %r9557;
	ld.local.u32 	%r9562, [%rd1+12];
	ld.local.u32 	%r9563, [%rd1+8];
	// inline asm
	prmt.b32 %r9561, %r9562, %r9563, %r2;
	// inline asm
	st.local.u32 	[%rd1+12], %r9561;
	ld.local.u32 	%r9566, [%rd1+8];
	ld.local.u32 	%r9567, [%rd1+4];
	// inline asm
	prmt.b32 %r9565, %r9566, %r9567, %r2;
	// inline asm
	st.local.u32 	[%rd1+8], %r9565;
	ld.local.u32 	%r9570, [%rd1+4];
	ld.local.u32 	%r9571, [%rd1];
	// inline asm
	prmt.b32 %r9569, %r9570, %r9571, %r2;
	// inline asm
	st.local.u32 	[%rd1+4], %r9569;
	ld.local.u32 	%r9574, [%rd1];
	mov.u32 	%r9575, 0;
	// inline asm
	prmt.b32 %r9705, %r9574, %r9575, %r2;
	// inline asm
	st.local.u32 	[%rd1], %r9705;
	bra.uni 	BB1_170;

BB1_1:
	setp.gt.s32	%p2, %r1, 15;
	@%p2 bra 	BB1_34;

	setp.gt.s32	%p26, %r1, 7;
	@%p26 bra 	BB1_19;

	setp.gt.s32	%p38, %r1, 3;
	@%p38 bra 	BB1_12;

	setp.gt.s32	%p44, %r1, 1;
	@%p44 bra 	BB1_8;

	setp.eq.s32	%p47, %r1, 0;
	@%p47 bra 	BB1_86;
	bra.uni 	BB1_6;

BB1_86:
	ld.local.u32 	%r5168, [%rd8+12];
	mov.u32 	%r9673, 0;
	// inline asm
	prmt.b32 %r9676, %r9673, %r5168, %r2;
	// inline asm
	ld.local.u32 	%r5171, [%rd8+12];
	ld.local.u32 	%r5172, [%rd8+8];
	// inline asm
	prmt.b32 %r5170, %r5171, %r5172, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r5170;
	ld.local.u32 	%r5175, [%rd8+8];
	ld.local.u32 	%r5176, [%rd8+4];
	// inline asm
	prmt.b32 %r5174, %r5175, %r5176, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r5174;
	ld.local.u32 	%r5179, [%rd8+4];
	ld.local.u32 	%r5180, [%rd8];
	// inline asm
	prmt.b32 %r5178, %r5179, %r5180, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r5178;
	ld.local.u32 	%r5183, [%rd8];
	ld.local.u32 	%r5184, [%rd7+12];
	// inline asm
	prmt.b32 %r5182, %r5183, %r5184, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r5182;
	ld.local.u32 	%r5187, [%rd7+12];
	ld.local.u32 	%r5188, [%rd7+8];
	// inline asm
	prmt.b32 %r5186, %r5187, %r5188, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r5186;
	ld.local.u32 	%r5191, [%rd7+8];
	ld.local.u32 	%r5192, [%rd7+4];
	// inline asm
	prmt.b32 %r5190, %r5191, %r5192, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r5190;
	ld.local.u32 	%r5195, [%rd7+4];
	ld.local.u32 	%r5196, [%rd7];
	// inline asm
	prmt.b32 %r5194, %r5195, %r5196, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r5194;
	ld.local.u32 	%r5199, [%rd7];
	ld.local.u32 	%r5200, [%rd6+12];
	// inline asm
	prmt.b32 %r5198, %r5199, %r5200, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r5198;
	ld.local.u32 	%r5203, [%rd6+12];
	ld.local.u32 	%r5204, [%rd6+8];
	// inline asm
	prmt.b32 %r5202, %r5203, %r5204, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r5202;
	ld.local.u32 	%r5207, [%rd6+8];
	ld.local.u32 	%r5208, [%rd6+4];
	// inline asm
	prmt.b32 %r5206, %r5207, %r5208, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r5206;
	ld.local.u32 	%r5211, [%rd6+4];
	ld.local.u32 	%r5212, [%rd6];
	// inline asm
	prmt.b32 %r5210, %r5211, %r5212, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r5210;
	ld.local.u32 	%r5215, [%rd6];
	ld.local.u32 	%r5216, [%rd5+12];
	// inline asm
	prmt.b32 %r5214, %r5215, %r5216, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r5214;
	ld.local.u32 	%r5219, [%rd5+12];
	ld.local.u32 	%r5220, [%rd5+8];
	// inline asm
	prmt.b32 %r5218, %r5219, %r5220, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r5218;
	ld.local.u32 	%r5223, [%rd5+8];
	ld.local.u32 	%r5224, [%rd5+4];
	// inline asm
	prmt.b32 %r5222, %r5223, %r5224, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r5222;
	ld.local.u32 	%r5227, [%rd5+4];
	ld.local.u32 	%r5228, [%rd5];
	// inline asm
	prmt.b32 %r5226, %r5227, %r5228, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r5226;
	ld.local.u32 	%r5231, [%rd5];
	ld.local.u32 	%r5232, [%rd4+12];
	// inline asm
	prmt.b32 %r5230, %r5231, %r5232, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r5230;
	ld.local.u32 	%r5235, [%rd4+12];
	ld.local.u32 	%r5236, [%rd4+8];
	// inline asm
	prmt.b32 %r5234, %r5235, %r5236, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r5234;
	ld.local.u32 	%r5239, [%rd4+8];
	ld.local.u32 	%r5240, [%rd4+4];
	// inline asm
	prmt.b32 %r5238, %r5239, %r5240, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r5238;
	ld.local.u32 	%r5243, [%rd4+4];
	ld.local.u32 	%r5244, [%rd4];
	// inline asm
	prmt.b32 %r5242, %r5243, %r5244, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r5242;
	ld.local.u32 	%r5247, [%rd4];
	ld.local.u32 	%r5248, [%rd3+12];
	// inline asm
	prmt.b32 %r5246, %r5247, %r5248, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r5246;
	ld.local.u32 	%r5251, [%rd3+12];
	ld.local.u32 	%r5252, [%rd3+8];
	// inline asm
	prmt.b32 %r5250, %r5251, %r5252, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r5250;
	ld.local.u32 	%r5255, [%rd3+8];
	ld.local.u32 	%r5256, [%rd3+4];
	// inline asm
	prmt.b32 %r5254, %r5255, %r5256, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r5254;
	ld.local.u32 	%r5259, [%rd3+4];
	ld.local.u32 	%r5260, [%rd3];
	// inline asm
	prmt.b32 %r5258, %r5259, %r5260, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r5258;
	ld.local.u32 	%r5263, [%rd3];
	ld.local.u32 	%r5264, [%rd2+12];
	// inline asm
	prmt.b32 %r5262, %r5263, %r5264, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r5262;
	ld.local.u32 	%r5267, [%rd2+12];
	ld.local.u32 	%r5268, [%rd2+8];
	// inline asm
	prmt.b32 %r5266, %r5267, %r5268, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r5266;
	ld.local.u32 	%r5271, [%rd2+8];
	ld.local.u32 	%r5272, [%rd2+4];
	// inline asm
	prmt.b32 %r5270, %r5271, %r5272, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r5270;
	ld.local.u32 	%r5275, [%rd2+4];
	ld.local.u32 	%r5276, [%rd2];
	// inline asm
	prmt.b32 %r5274, %r5275, %r5276, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r5274;
	ld.local.u32 	%r5279, [%rd2];
	ld.local.u32 	%r5280, [%rd1+12];
	// inline asm
	prmt.b32 %r5278, %r5279, %r5280, %r2;
	// inline asm
	st.local.u32 	[%rd2], %r5278;
	ld.local.u32 	%r5283, [%rd1+12];
	ld.local.u32 	%r5284, [%rd1+8];
	// inline asm
	prmt.b32 %r5282, %r5283, %r5284, %r2;
	// inline asm
	st.local.u32 	[%rd1+12], %r5282;
	ld.local.u32 	%r5287, [%rd1+8];
	ld.local.u32 	%r5288, [%rd1+4];
	// inline asm
	prmt.b32 %r5286, %r5287, %r5288, %r2;
	// inline asm
	st.local.u32 	[%rd1+8], %r5286;
	ld.local.u32 	%r5291, [%rd1+4];
	ld.local.u32 	%r5292, [%rd1];
	// inline asm
	prmt.b32 %r5290, %r5291, %r5292, %r2;
	// inline asm
	st.local.u32 	[%rd1+4], %r5290;
	ld.local.u32 	%r5295, [%rd1];
	// inline asm
	prmt.b32 %r9672, %r5295, %r9673, %r2;
	// inline asm
	st.local.u32 	[%rd1], %r9672;
	mov.u32 	%r9674, %r9673;
	mov.u32 	%r9675, %r9673;
	bra.uni 	BB1_88;

BB1_122:
	setp.gt.s32	%p50, %r1, 23;
	@%p50 bra 	BB1_138;

	setp.gt.s32	%p62, %r1, 19;
	@%p62 bra 	BB1_131;

	setp.gt.s32	%p68, %r1, 17;
	@%p68 bra 	BB1_128;

	setp.eq.s32	%p71, %r1, 16;
	@%p71 bra 	BB1_160;
	bra.uni 	BB1_126;

BB1_160:
	ld.local.u32 	%r7930, [%rd4+12];
	ld.local.u32 	%r7931, [%rd4+8];
	// inline asm
	prmt.b32 %r7929, %r7930, %r7931, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r7929;
	ld.local.u32 	%r7934, [%rd4+8];
	ld.local.u32 	%r7935, [%rd4+4];
	// inline asm
	prmt.b32 %r7933, %r7934, %r7935, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r7933;
	ld.local.u32 	%r7938, [%rd4+4];
	ld.local.u32 	%r7939, [%rd4];
	// inline asm
	prmt.b32 %r7937, %r7938, %r7939, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r7937;
	ld.local.u32 	%r7942, [%rd4];
	ld.local.u32 	%r7943, [%rd3+12];
	// inline asm
	prmt.b32 %r7941, %r7942, %r7943, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r7941;
	ld.local.u32 	%r7946, [%rd3+12];
	ld.local.u32 	%r7947, [%rd3+8];
	// inline asm
	prmt.b32 %r7945, %r7946, %r7947, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r7945;
	ld.local.u32 	%r7950, [%rd3+8];
	ld.local.u32 	%r7951, [%rd3+4];
	// inline asm
	prmt.b32 %r7949, %r7950, %r7951, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r7949;
	ld.local.u32 	%r7954, [%rd3+4];
	ld.local.u32 	%r7955, [%rd3];
	// inline asm
	prmt.b32 %r7953, %r7954, %r7955, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r7953;
	ld.local.u32 	%r7958, [%rd3];
	ld.local.u32 	%r7959, [%rd2+12];
	// inline asm
	prmt.b32 %r7957, %r7958, %r7959, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r7957;
	ld.local.u32 	%r7962, [%rd2+12];
	ld.local.u32 	%r7963, [%rd2+8];
	// inline asm
	prmt.b32 %r7961, %r7962, %r7963, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r7961;
	ld.local.u32 	%r7966, [%rd2+8];
	ld.local.u32 	%r7967, [%rd2+4];
	// inline asm
	prmt.b32 %r7965, %r7966, %r7967, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r7965;
	ld.local.u32 	%r7970, [%rd2+4];
	ld.local.u32 	%r7971, [%rd2];
	// inline asm
	prmt.b32 %r7969, %r7970, %r7971, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r7969;
	ld.local.u32 	%r7974, [%rd2];
	ld.local.u32 	%r7975, [%rd1+12];
	// inline asm
	prmt.b32 %r7973, %r7974, %r7975, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r7973;
	ld.local.u32 	%r7978, [%rd1+12];
	ld.local.u32 	%r7979, [%rd1+8];
	// inline asm
	prmt.b32 %r7977, %r7978, %r7979, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r7977;
	ld.local.u32 	%r7982, [%rd1+8];
	ld.local.u32 	%r7983, [%rd1+4];
	// inline asm
	prmt.b32 %r7981, %r7982, %r7983, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r7981;
	ld.local.u32 	%r7986, [%rd1+4];
	ld.local.u32 	%r7987, [%rd1];
	// inline asm
	prmt.b32 %r7985, %r7986, %r7987, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r7985;
	ld.local.u32 	%r7990, [%rd1];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7989, %r7990, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r7989;
	st.local.u32 	[%rd4+12], %r9705;
	st.local.u32 	[%rd4+8], %r9705;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	mov.u64 	%rd2928, 0;
	st.local.u32 	[%rd1+4], %rd2928;
	st.local.u32 	[%rd1], %rd2928;
	bra.uni 	BB1_170;

BB1_34:
	setp.gt.s32	%p3, %r1, 23;
	@%p3 bra 	BB1_50;

	setp.gt.s32	%p15, %r1, 19;
	@%p15 bra 	BB1_43;

	setp.gt.s32	%p21, %r1, 17;
	@%p21 bra 	BB1_40;

	setp.eq.s32	%p24, %r1, 16;
	@%p24 bra 	BB1_72;
	bra.uni 	BB1_38;

BB1_72:
	ld.local.u32 	%r2680, [%rd8+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9692, %r9672, %r2680, %r2;
	// inline asm
	ld.local.u32 	%r2683, [%rd8+12];
	ld.local.u32 	%r2684, [%rd8+8];
	// inline asm
	prmt.b32 %r9685, %r2683, %r2684, %r2;
	// inline asm
	ld.local.u32 	%r2687, [%rd8+8];
	ld.local.u32 	%r2688, [%rd8+4];
	// inline asm
	prmt.b32 %r9686, %r2687, %r2688, %r2;
	// inline asm
	ld.local.u32 	%r2691, [%rd8+4];
	ld.local.u32 	%r2692, [%rd8];
	// inline asm
	prmt.b32 %r9687, %r2691, %r2692, %r2;
	// inline asm
	ld.local.u32 	%r2695, [%rd8];
	ld.local.u32 	%r2696, [%rd7+12];
	// inline asm
	prmt.b32 %r9688, %r2695, %r2696, %r2;
	// inline asm
	ld.local.u32 	%r2699, [%rd7+12];
	ld.local.u32 	%r2700, [%rd7+8];
	// inline asm
	prmt.b32 %r9681, %r2699, %r2700, %r2;
	// inline asm
	ld.local.u32 	%r2703, [%rd7+8];
	ld.local.u32 	%r2704, [%rd7+4];
	// inline asm
	prmt.b32 %r9682, %r2703, %r2704, %r2;
	// inline asm
	ld.local.u32 	%r2707, [%rd7+4];
	ld.local.u32 	%r2708, [%rd7];
	// inline asm
	prmt.b32 %r9683, %r2707, %r2708, %r2;
	// inline asm
	ld.local.u32 	%r2711, [%rd7];
	ld.local.u32 	%r2712, [%rd6+12];
	// inline asm
	prmt.b32 %r9684, %r2711, %r2712, %r2;
	// inline asm
	ld.local.u32 	%r2715, [%rd6+12];
	ld.local.u32 	%r2716, [%rd6+8];
	// inline asm
	prmt.b32 %r9677, %r2715, %r2716, %r2;
	// inline asm
	ld.local.u32 	%r2719, [%rd6+8];
	ld.local.u32 	%r2720, [%rd6+4];
	// inline asm
	prmt.b32 %r9678, %r2719, %r2720, %r2;
	// inline asm
	ld.local.u32 	%r2723, [%rd6+4];
	ld.local.u32 	%r2724, [%rd6];
	// inline asm
	prmt.b32 %r9679, %r2723, %r2724, %r2;
	// inline asm
	ld.local.u32 	%r2727, [%rd6];
	ld.local.u32 	%r2728, [%rd5+12];
	// inline asm
	prmt.b32 %r9680, %r2727, %r2728, %r2;
	// inline asm
	ld.local.u32 	%r2731, [%rd5+12];
	ld.local.u32 	%r2732, [%rd5+8];
	// inline asm
	prmt.b32 %r9673, %r2731, %r2732, %r2;
	// inline asm
	ld.local.u32 	%r2735, [%rd5+8];
	ld.local.u32 	%r2736, [%rd5+4];
	// inline asm
	prmt.b32 %r9674, %r2735, %r2736, %r2;
	// inline asm
	ld.local.u32 	%r2739, [%rd5+4];
	ld.local.u32 	%r2740, [%rd5];
	// inline asm
	prmt.b32 %r9675, %r2739, %r2740, %r2;
	// inline asm
	ld.local.u32 	%r2743, [%rd5];
	ld.local.u32 	%r2744, [%rd4+12];
	// inline asm
	prmt.b32 %r9676, %r2743, %r2744, %r2;
	// inline asm
	ld.local.u32 	%r2747, [%rd4+12];
	ld.local.u32 	%r2748, [%rd4+8];
	// inline asm
	prmt.b32 %r2746, %r2747, %r2748, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r2746;
	ld.local.u32 	%r2751, [%rd4+8];
	ld.local.u32 	%r2752, [%rd4+4];
	// inline asm
	prmt.b32 %r2750, %r2751, %r2752, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r2750;
	ld.local.u32 	%r2755, [%rd4+4];
	ld.local.u32 	%r2756, [%rd4];
	// inline asm
	prmt.b32 %r2754, %r2755, %r2756, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r2754;
	ld.local.u32 	%r2759, [%rd4];
	ld.local.u32 	%r2760, [%rd3+12];
	// inline asm
	prmt.b32 %r2758, %r2759, %r2760, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r2758;
	ld.local.u32 	%r2763, [%rd3+12];
	ld.local.u32 	%r2764, [%rd3+8];
	// inline asm
	prmt.b32 %r2762, %r2763, %r2764, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r2762;
	ld.local.u32 	%r2767, [%rd3+8];
	ld.local.u32 	%r2768, [%rd3+4];
	// inline asm
	prmt.b32 %r2766, %r2767, %r2768, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r2766;
	ld.local.u32 	%r2771, [%rd3+4];
	ld.local.u32 	%r2772, [%rd3];
	// inline asm
	prmt.b32 %r2770, %r2771, %r2772, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r2770;
	ld.local.u32 	%r2775, [%rd3];
	ld.local.u32 	%r2776, [%rd2+12];
	// inline asm
	prmt.b32 %r2774, %r2775, %r2776, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r2774;
	ld.local.u32 	%r2779, [%rd2+12];
	ld.local.u32 	%r2780, [%rd2+8];
	// inline asm
	prmt.b32 %r2778, %r2779, %r2780, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r2778;
	ld.local.u32 	%r2783, [%rd2+8];
	ld.local.u32 	%r2784, [%rd2+4];
	// inline asm
	prmt.b32 %r2782, %r2783, %r2784, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r2782;
	ld.local.u32 	%r2787, [%rd2+4];
	ld.local.u32 	%r2788, [%rd2];
	// inline asm
	prmt.b32 %r2786, %r2787, %r2788, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r2786;
	ld.local.u32 	%r2791, [%rd2];
	ld.local.u32 	%r2792, [%rd1+12];
	// inline asm
	prmt.b32 %r2790, %r2791, %r2792, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r2790;
	ld.local.u32 	%r2795, [%rd1+12];
	ld.local.u32 	%r2796, [%rd1+8];
	// inline asm
	prmt.b32 %r2794, %r2795, %r2796, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r2794;
	ld.local.u32 	%r2799, [%rd1+8];
	ld.local.u32 	%r2800, [%rd1+4];
	// inline asm
	prmt.b32 %r2798, %r2799, %r2800, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r2798;
	ld.local.u32 	%r2803, [%rd1+4];
	ld.local.u32 	%r2804, [%rd1];
	// inline asm
	prmt.b32 %r2802, %r2803, %r2804, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r2802;
	ld.local.u32 	%r2807, [%rd1];
	// inline asm
	prmt.b32 %r2806, %r2807, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r2806;
	st.local.u32 	[%rd4+12], %r9672;
	st.local.u32 	[%rd4+8], %r9672;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	mov.u64 	%rd34, 0;
	st.local.u32 	[%rd1+4], %rd34;
	st.local.u32 	[%rd1], %rd34;
	mov.u32 	%r9689, %r9672;
	mov.u32 	%r9690, %r9672;
	mov.u32 	%r9691, %r9672;
	bra.uni 	BB1_82;

BB1_107:
	setp.gt.s32	%p74, %r1, 11;
	@%p74 bra 	BB1_115;

	setp.gt.s32	%p80, %r1, 9;
	@%p80 bra 	BB1_112;

	setp.eq.s32	%p83, %r1, 8;
	@%p83 bra 	BB1_164;
	bra.uni 	BB1_110;

BB1_164:
	ld.local.u32 	%r8562, [%rd6+12];
	ld.local.u32 	%r8563, [%rd6+8];
	// inline asm
	prmt.b32 %r8561, %r8562, %r8563, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r8561;
	ld.local.u32 	%r8566, [%rd6+8];
	ld.local.u32 	%r8567, [%rd6+4];
	// inline asm
	prmt.b32 %r8565, %r8566, %r8567, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r8565;
	ld.local.u32 	%r8570, [%rd6+4];
	ld.local.u32 	%r8571, [%rd6];
	// inline asm
	prmt.b32 %r8569, %r8570, %r8571, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r8569;
	ld.local.u32 	%r8574, [%rd6];
	ld.local.u32 	%r8575, [%rd5+12];
	// inline asm
	prmt.b32 %r8573, %r8574, %r8575, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r8573;
	ld.local.u32 	%r8578, [%rd5+12];
	ld.local.u32 	%r8579, [%rd5+8];
	// inline asm
	prmt.b32 %r8577, %r8578, %r8579, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r8577;
	ld.local.u32 	%r8582, [%rd5+8];
	ld.local.u32 	%r8583, [%rd5+4];
	// inline asm
	prmt.b32 %r8581, %r8582, %r8583, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r8581;
	ld.local.u32 	%r8586, [%rd5+4];
	ld.local.u32 	%r8587, [%rd5];
	// inline asm
	prmt.b32 %r8585, %r8586, %r8587, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r8585;
	ld.local.u32 	%r8590, [%rd5];
	ld.local.u32 	%r8591, [%rd4+12];
	// inline asm
	prmt.b32 %r8589, %r8590, %r8591, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r8589;
	ld.local.u32 	%r8594, [%rd4+12];
	ld.local.u32 	%r8595, [%rd4+8];
	// inline asm
	prmt.b32 %r8593, %r8594, %r8595, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r8593;
	ld.local.u32 	%r8598, [%rd4+8];
	ld.local.u32 	%r8599, [%rd4+4];
	// inline asm
	prmt.b32 %r8597, %r8598, %r8599, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r8597;
	ld.local.u32 	%r8602, [%rd4+4];
	ld.local.u32 	%r8603, [%rd4];
	// inline asm
	prmt.b32 %r8601, %r8602, %r8603, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r8601;
	ld.local.u32 	%r8606, [%rd4];
	ld.local.u32 	%r8607, [%rd3+12];
	// inline asm
	prmt.b32 %r8605, %r8606, %r8607, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r8605;
	ld.local.u32 	%r8610, [%rd3+12];
	ld.local.u32 	%r8611, [%rd3+8];
	// inline asm
	prmt.b32 %r8609, %r8610, %r8611, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r8609;
	ld.local.u32 	%r8614, [%rd3+8];
	ld.local.u32 	%r8615, [%rd3+4];
	// inline asm
	prmt.b32 %r8613, %r8614, %r8615, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r8613;
	ld.local.u32 	%r8618, [%rd3+4];
	ld.local.u32 	%r8619, [%rd3];
	// inline asm
	prmt.b32 %r8617, %r8618, %r8619, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r8617;
	ld.local.u32 	%r8622, [%rd3];
	ld.local.u32 	%r8623, [%rd2+12];
	// inline asm
	prmt.b32 %r8621, %r8622, %r8623, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r8621;
	ld.local.u32 	%r8626, [%rd2+12];
	ld.local.u32 	%r8627, [%rd2+8];
	// inline asm
	prmt.b32 %r8625, %r8626, %r8627, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r8625;
	ld.local.u32 	%r8630, [%rd2+8];
	ld.local.u32 	%r8631, [%rd2+4];
	// inline asm
	prmt.b32 %r8629, %r8630, %r8631, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r8629;
	ld.local.u32 	%r8634, [%rd2+4];
	ld.local.u32 	%r8635, [%rd2];
	// inline asm
	prmt.b32 %r8633, %r8634, %r8635, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r8633;
	ld.local.u32 	%r8638, [%rd2];
	ld.local.u32 	%r8639, [%rd1+12];
	// inline asm
	prmt.b32 %r8637, %r8638, %r8639, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r8637;
	ld.local.u32 	%r8642, [%rd1+12];
	ld.local.u32 	%r8643, [%rd1+8];
	// inline asm
	prmt.b32 %r8641, %r8642, %r8643, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r8641;
	ld.local.u32 	%r8646, [%rd1+8];
	ld.local.u32 	%r8647, [%rd1+4];
	// inline asm
	prmt.b32 %r8645, %r8646, %r8647, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r8645;
	ld.local.u32 	%r8650, [%rd1+4];
	ld.local.u32 	%r8651, [%rd1];
	// inline asm
	prmt.b32 %r8649, %r8650, %r8651, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r8649;
	ld.local.u32 	%r8654, [%rd1];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r8653, %r8654, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r8653;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	mov.u64 	%rd2936, 0;
	st.local.u32 	[%rd1+4], %rd2936;
	st.local.u32 	[%rd1], %rd2936;
	bra.uni 	BB1_170;

BB1_19:
	setp.gt.s32	%p27, %r1, 11;
	@%p27 bra 	BB1_27;

	setp.gt.s32	%p33, %r1, 9;
	@%p33 bra 	BB1_24;

	setp.eq.s32	%p36, %r1, 8;
	@%p36 bra 	BB1_76;
	bra.uni 	BB1_22;

BB1_76:
	ld.local.u32 	%r3892, [%rd8+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9684, %r9672, %r3892, %r2;
	// inline asm
	ld.local.u32 	%r3895, [%rd8+12];
	ld.local.u32 	%r3896, [%rd8+8];
	// inline asm
	prmt.b32 %r9677, %r3895, %r3896, %r2;
	// inline asm
	ld.local.u32 	%r3899, [%rd8+8];
	ld.local.u32 	%r3900, [%rd8+4];
	// inline asm
	prmt.b32 %r9678, %r3899, %r3900, %r2;
	// inline asm
	ld.local.u32 	%r3903, [%rd8+4];
	ld.local.u32 	%r3904, [%rd8];
	// inline asm
	prmt.b32 %r9679, %r3903, %r3904, %r2;
	// inline asm
	ld.local.u32 	%r3907, [%rd8];
	ld.local.u32 	%r3908, [%rd7+12];
	// inline asm
	prmt.b32 %r9680, %r3907, %r3908, %r2;
	// inline asm
	ld.local.u32 	%r3911, [%rd7+12];
	ld.local.u32 	%r3912, [%rd7+8];
	// inline asm
	prmt.b32 %r9673, %r3911, %r3912, %r2;
	// inline asm
	ld.local.u32 	%r3915, [%rd7+8];
	ld.local.u32 	%r3916, [%rd7+4];
	// inline asm
	prmt.b32 %r9674, %r3915, %r3916, %r2;
	// inline asm
	ld.local.u32 	%r3919, [%rd7+4];
	ld.local.u32 	%r3920, [%rd7];
	// inline asm
	prmt.b32 %r9675, %r3919, %r3920, %r2;
	// inline asm
	ld.local.u32 	%r3923, [%rd7];
	ld.local.u32 	%r3924, [%rd6+12];
	// inline asm
	prmt.b32 %r9676, %r3923, %r3924, %r2;
	// inline asm
	ld.local.u32 	%r3927, [%rd6+12];
	ld.local.u32 	%r3928, [%rd6+8];
	// inline asm
	prmt.b32 %r3926, %r3927, %r3928, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r3926;
	ld.local.u32 	%r3931, [%rd6+8];
	ld.local.u32 	%r3932, [%rd6+4];
	// inline asm
	prmt.b32 %r3930, %r3931, %r3932, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r3930;
	ld.local.u32 	%r3935, [%rd6+4];
	ld.local.u32 	%r3936, [%rd6];
	// inline asm
	prmt.b32 %r3934, %r3935, %r3936, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r3934;
	ld.local.u32 	%r3939, [%rd6];
	ld.local.u32 	%r3940, [%rd5+12];
	// inline asm
	prmt.b32 %r3938, %r3939, %r3940, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r3938;
	ld.local.u32 	%r3943, [%rd5+12];
	ld.local.u32 	%r3944, [%rd5+8];
	// inline asm
	prmt.b32 %r3942, %r3943, %r3944, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r3942;
	ld.local.u32 	%r3947, [%rd5+8];
	ld.local.u32 	%r3948, [%rd5+4];
	// inline asm
	prmt.b32 %r3946, %r3947, %r3948, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r3946;
	ld.local.u32 	%r3951, [%rd5+4];
	ld.local.u32 	%r3952, [%rd5];
	// inline asm
	prmt.b32 %r3950, %r3951, %r3952, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r3950;
	ld.local.u32 	%r3955, [%rd5];
	ld.local.u32 	%r3956, [%rd4+12];
	// inline asm
	prmt.b32 %r3954, %r3955, %r3956, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r3954;
	ld.local.u32 	%r3959, [%rd4+12];
	ld.local.u32 	%r3960, [%rd4+8];
	// inline asm
	prmt.b32 %r3958, %r3959, %r3960, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r3958;
	ld.local.u32 	%r3963, [%rd4+8];
	ld.local.u32 	%r3964, [%rd4+4];
	// inline asm
	prmt.b32 %r3962, %r3963, %r3964, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r3962;
	ld.local.u32 	%r3967, [%rd4+4];
	ld.local.u32 	%r3968, [%rd4];
	// inline asm
	prmt.b32 %r3966, %r3967, %r3968, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r3966;
	ld.local.u32 	%r3971, [%rd4];
	ld.local.u32 	%r3972, [%rd3+12];
	// inline asm
	prmt.b32 %r3970, %r3971, %r3972, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r3970;
	ld.local.u32 	%r3975, [%rd3+12];
	ld.local.u32 	%r3976, [%rd3+8];
	// inline asm
	prmt.b32 %r3974, %r3975, %r3976, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r3974;
	ld.local.u32 	%r3979, [%rd3+8];
	ld.local.u32 	%r3980, [%rd3+4];
	// inline asm
	prmt.b32 %r3978, %r3979, %r3980, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r3978;
	ld.local.u32 	%r3983, [%rd3+4];
	ld.local.u32 	%r3984, [%rd3];
	// inline asm
	prmt.b32 %r3982, %r3983, %r3984, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r3982;
	ld.local.u32 	%r3987, [%rd3];
	ld.local.u32 	%r3988, [%rd2+12];
	// inline asm
	prmt.b32 %r3986, %r3987, %r3988, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r3986;
	ld.local.u32 	%r3991, [%rd2+12];
	ld.local.u32 	%r3992, [%rd2+8];
	// inline asm
	prmt.b32 %r3990, %r3991, %r3992, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r3990;
	ld.local.u32 	%r3995, [%rd2+8];
	ld.local.u32 	%r3996, [%rd2+4];
	// inline asm
	prmt.b32 %r3994, %r3995, %r3996, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r3994;
	ld.local.u32 	%r3999, [%rd2+4];
	ld.local.u32 	%r4000, [%rd2];
	// inline asm
	prmt.b32 %r3998, %r3999, %r4000, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r3998;
	ld.local.u32 	%r4003, [%rd2];
	ld.local.u32 	%r4004, [%rd1+12];
	// inline asm
	prmt.b32 %r4002, %r4003, %r4004, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r4002;
	ld.local.u32 	%r4007, [%rd1+12];
	ld.local.u32 	%r4008, [%rd1+8];
	// inline asm
	prmt.b32 %r4006, %r4007, %r4008, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r4006;
	ld.local.u32 	%r4011, [%rd1+8];
	ld.local.u32 	%r4012, [%rd1+4];
	// inline asm
	prmt.b32 %r4010, %r4011, %r4012, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r4010;
	ld.local.u32 	%r4015, [%rd1+4];
	ld.local.u32 	%r4016, [%rd1];
	// inline asm
	prmt.b32 %r4014, %r4015, %r4016, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r4014;
	ld.local.u32 	%r4019, [%rd1];
	// inline asm
	prmt.b32 %r4018, %r4019, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r4018;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	mov.u64 	%rd42, 0;
	st.local.u32 	[%rd1+4], %rd42;
	st.local.u32 	[%rd1], %rd42;
	mov.u32 	%r9681, %r9672;
	mov.u32 	%r9682, %r9672;
	mov.u32 	%r9683, %r9672;
	bra.uni 	BB1_80;

BB1_138:
	setp.gt.s32	%p51, %r1, 27;
	@%p51 bra 	BB1_146;

	setp.gt.s32	%p57, %r1, 25;
	@%p57 bra 	BB1_143;

	setp.eq.s32	%p60, %r1, 24;
	@%p60 bra 	BB1_156;
	bra.uni 	BB1_141;

BB1_156:
	ld.local.u32 	%r7554, [%rd2+12];
	ld.local.u32 	%r7555, [%rd2+8];
	// inline asm
	prmt.b32 %r7553, %r7554, %r7555, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r7553;
	ld.local.u32 	%r7558, [%rd2+8];
	ld.local.u32 	%r7559, [%rd2+4];
	// inline asm
	prmt.b32 %r7557, %r7558, %r7559, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r7557;
	ld.local.u32 	%r7562, [%rd2+4];
	ld.local.u32 	%r7563, [%rd2];
	// inline asm
	prmt.b32 %r7561, %r7562, %r7563, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r7561;
	ld.local.u32 	%r7566, [%rd2];
	ld.local.u32 	%r7567, [%rd1+12];
	// inline asm
	prmt.b32 %r7565, %r7566, %r7567, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r7565;
	ld.local.u32 	%r7570, [%rd1+12];
	ld.local.u32 	%r7571, [%rd1+8];
	// inline asm
	prmt.b32 %r7569, %r7570, %r7571, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r7569;
	ld.local.u32 	%r7574, [%rd1+8];
	ld.local.u32 	%r7575, [%rd1+4];
	// inline asm
	prmt.b32 %r7573, %r7574, %r7575, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r7573;
	ld.local.u32 	%r7578, [%rd1+4];
	ld.local.u32 	%r7579, [%rd1];
	// inline asm
	prmt.b32 %r7577, %r7578, %r7579, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r7577;
	ld.local.u32 	%r7582, [%rd1];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7581, %r7582, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r7581;
	st.local.u32 	[%rd6+12], %r9705;
	st.local.u32 	[%rd6+8], %r9705;
	st.local.u32 	[%rd6+4], %r9705;
	st.local.u32 	[%rd6], %r9705;
	st.local.u32 	[%rd5+12], %r9705;
	st.local.u32 	[%rd5+8], %r9705;
	st.local.u32 	[%rd5+4], %r9705;
	st.local.u32 	[%rd5], %r9705;
	st.local.u32 	[%rd4+12], %r9705;
	st.local.u32 	[%rd4+8], %r9705;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	mov.u64 	%rd2920, 0;
	st.local.u32 	[%rd1+4], %rd2920;
	st.local.u32 	[%rd1], %rd2920;
	bra.uni 	BB1_170;

BB1_50:
	setp.gt.s32	%p4, %r1, 27;
	@%p4 bra 	BB1_58;

	setp.gt.s32	%p10, %r1, 25;
	@%p10 bra 	BB1_55;

	setp.eq.s32	%p13, %r1, 24;
	@%p13 bra 	BB1_68;
	bra.uni 	BB1_53;

BB1_68:
	ld.local.u32 	%r1532, [%rd8+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9700, %r9672, %r1532, %r2;
	// inline asm
	ld.local.u32 	%r1535, [%rd8+12];
	ld.local.u32 	%r1536, [%rd8+8];
	// inline asm
	prmt.b32 %r9693, %r1535, %r1536, %r2;
	// inline asm
	ld.local.u32 	%r1539, [%rd8+8];
	ld.local.u32 	%r1540, [%rd8+4];
	// inline asm
	prmt.b32 %r9694, %r1539, %r1540, %r2;
	// inline asm
	ld.local.u32 	%r1543, [%rd8+4];
	ld.local.u32 	%r1544, [%rd8];
	// inline asm
	prmt.b32 %r9695, %r1543, %r1544, %r2;
	// inline asm
	ld.local.u32 	%r1547, [%rd8];
	ld.local.u32 	%r1548, [%rd7+12];
	// inline asm
	prmt.b32 %r9696, %r1547, %r1548, %r2;
	// inline asm
	ld.local.u32 	%r1551, [%rd7+12];
	ld.local.u32 	%r1552, [%rd7+8];
	// inline asm
	prmt.b32 %r9689, %r1551, %r1552, %r2;
	// inline asm
	ld.local.u32 	%r1555, [%rd7+8];
	ld.local.u32 	%r1556, [%rd7+4];
	// inline asm
	prmt.b32 %r9690, %r1555, %r1556, %r2;
	// inline asm
	ld.local.u32 	%r1559, [%rd7+4];
	ld.local.u32 	%r1560, [%rd7];
	// inline asm
	prmt.b32 %r9691, %r1559, %r1560, %r2;
	// inline asm
	ld.local.u32 	%r1563, [%rd7];
	ld.local.u32 	%r1564, [%rd6+12];
	// inline asm
	prmt.b32 %r9692, %r1563, %r1564, %r2;
	// inline asm
	ld.local.u32 	%r1567, [%rd6+12];
	ld.local.u32 	%r1568, [%rd6+8];
	// inline asm
	prmt.b32 %r9685, %r1567, %r1568, %r2;
	// inline asm
	ld.local.u32 	%r1571, [%rd6+8];
	ld.local.u32 	%r1572, [%rd6+4];
	// inline asm
	prmt.b32 %r9686, %r1571, %r1572, %r2;
	// inline asm
	ld.local.u32 	%r1575, [%rd6+4];
	ld.local.u32 	%r1576, [%rd6];
	// inline asm
	prmt.b32 %r9687, %r1575, %r1576, %r2;
	// inline asm
	ld.local.u32 	%r1579, [%rd6];
	ld.local.u32 	%r1580, [%rd5+12];
	// inline asm
	prmt.b32 %r9688, %r1579, %r1580, %r2;
	// inline asm
	ld.local.u32 	%r1583, [%rd5+12];
	ld.local.u32 	%r1584, [%rd5+8];
	// inline asm
	prmt.b32 %r9681, %r1583, %r1584, %r2;
	// inline asm
	ld.local.u32 	%r1587, [%rd5+8];
	ld.local.u32 	%r1588, [%rd5+4];
	// inline asm
	prmt.b32 %r9682, %r1587, %r1588, %r2;
	// inline asm
	ld.local.u32 	%r1591, [%rd5+4];
	ld.local.u32 	%r1592, [%rd5];
	// inline asm
	prmt.b32 %r9683, %r1591, %r1592, %r2;
	// inline asm
	ld.local.u32 	%r1595, [%rd5];
	ld.local.u32 	%r1596, [%rd4+12];
	// inline asm
	prmt.b32 %r9684, %r1595, %r1596, %r2;
	// inline asm
	ld.local.u32 	%r1599, [%rd4+12];
	ld.local.u32 	%r1600, [%rd4+8];
	// inline asm
	prmt.b32 %r9677, %r1599, %r1600, %r2;
	// inline asm
	ld.local.u32 	%r1603, [%rd4+8];
	ld.local.u32 	%r1604, [%rd4+4];
	// inline asm
	prmt.b32 %r9678, %r1603, %r1604, %r2;
	// inline asm
	ld.local.u32 	%r1607, [%rd4+4];
	ld.local.u32 	%r1608, [%rd4];
	// inline asm
	prmt.b32 %r9679, %r1607, %r1608, %r2;
	// inline asm
	ld.local.u32 	%r1611, [%rd4];
	ld.local.u32 	%r1612, [%rd3+12];
	// inline asm
	prmt.b32 %r9680, %r1611, %r1612, %r2;
	// inline asm
	ld.local.u32 	%r1615, [%rd3+12];
	ld.local.u32 	%r1616, [%rd3+8];
	// inline asm
	prmt.b32 %r9673, %r1615, %r1616, %r2;
	// inline asm
	ld.local.u32 	%r1619, [%rd3+8];
	ld.local.u32 	%r1620, [%rd3+4];
	// inline asm
	prmt.b32 %r9674, %r1619, %r1620, %r2;
	// inline asm
	ld.local.u32 	%r1623, [%rd3+4];
	ld.local.u32 	%r1624, [%rd3];
	// inline asm
	prmt.b32 %r9675, %r1623, %r1624, %r2;
	// inline asm
	ld.local.u32 	%r1627, [%rd3];
	ld.local.u32 	%r1628, [%rd2+12];
	// inline asm
	prmt.b32 %r9676, %r1627, %r1628, %r2;
	// inline asm
	ld.local.u32 	%r1631, [%rd2+12];
	ld.local.u32 	%r1632, [%rd2+8];
	// inline asm
	prmt.b32 %r1630, %r1631, %r1632, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r1630;
	ld.local.u32 	%r1635, [%rd2+8];
	ld.local.u32 	%r1636, [%rd2+4];
	// inline asm
	prmt.b32 %r1634, %r1635, %r1636, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r1634;
	ld.local.u32 	%r1639, [%rd2+4];
	ld.local.u32 	%r1640, [%rd2];
	// inline asm
	prmt.b32 %r1638, %r1639, %r1640, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r1638;
	ld.local.u32 	%r1643, [%rd2];
	ld.local.u32 	%r1644, [%rd1+12];
	// inline asm
	prmt.b32 %r1642, %r1643, %r1644, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r1642;
	ld.local.u32 	%r1647, [%rd1+12];
	ld.local.u32 	%r1648, [%rd1+8];
	// inline asm
	prmt.b32 %r1646, %r1647, %r1648, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r1646;
	ld.local.u32 	%r1651, [%rd1+8];
	ld.local.u32 	%r1652, [%rd1+4];
	// inline asm
	prmt.b32 %r1650, %r1651, %r1652, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r1650;
	ld.local.u32 	%r1655, [%rd1+4];
	ld.local.u32 	%r1656, [%rd1];
	// inline asm
	prmt.b32 %r1654, %r1655, %r1656, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r1654;
	ld.local.u32 	%r1659, [%rd1];
	// inline asm
	prmt.b32 %r1658, %r1659, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r1658;
	st.local.u32 	[%rd6+12], %r9672;
	st.local.u32 	[%rd6+8], %r9672;
	st.local.u32 	[%rd6+4], %r9672;
	st.local.u32 	[%rd6], %r9672;
	st.local.u32 	[%rd5+12], %r9672;
	st.local.u32 	[%rd5+8], %r9672;
	st.local.u32 	[%rd5+4], %r9672;
	st.local.u32 	[%rd5], %r9672;
	st.local.u32 	[%rd4+12], %r9672;
	st.local.u32 	[%rd4+8], %r9672;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	mov.u64 	%rd26, 0;
	st.local.u32 	[%rd1+4], %rd26;
	st.local.u32 	[%rd1], %rd26;
	mov.u32 	%r9697, %r9672;
	mov.u32 	%r9698, %r9672;
	mov.u32 	%r9699, %r9672;
	bra.uni 	BB1_84;

BB1_100:
	setp.gt.s32	%p86, %r1, 5;
	@%p86 bra 	BB1_104;

	setp.eq.s32	%p89, %r1, 4;
	@%p89 bra 	BB1_166;
	bra.uni 	BB1_102;

BB1_166:
	ld.local.u32 	%r8974, [%rd7+12];
	ld.local.u32 	%r8975, [%rd7+8];
	// inline asm
	prmt.b32 %r8973, %r8974, %r8975, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r8973;
	ld.local.u32 	%r8978, [%rd7+8];
	ld.local.u32 	%r8979, [%rd7+4];
	// inline asm
	prmt.b32 %r8977, %r8978, %r8979, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r8977;
	ld.local.u32 	%r8982, [%rd7+4];
	ld.local.u32 	%r8983, [%rd7];
	// inline asm
	prmt.b32 %r8981, %r8982, %r8983, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r8981;
	ld.local.u32 	%r8986, [%rd7];
	ld.local.u32 	%r8987, [%rd6+12];
	// inline asm
	prmt.b32 %r8985, %r8986, %r8987, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r8985;
	ld.local.u32 	%r8990, [%rd6+12];
	ld.local.u32 	%r8991, [%rd6+8];
	// inline asm
	prmt.b32 %r8989, %r8990, %r8991, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r8989;
	ld.local.u32 	%r8994, [%rd6+8];
	ld.local.u32 	%r8995, [%rd6+4];
	// inline asm
	prmt.b32 %r8993, %r8994, %r8995, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r8993;
	ld.local.u32 	%r8998, [%rd6+4];
	ld.local.u32 	%r8999, [%rd6];
	// inline asm
	prmt.b32 %r8997, %r8998, %r8999, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r8997;
	ld.local.u32 	%r9002, [%rd6];
	ld.local.u32 	%r9003, [%rd5+12];
	// inline asm
	prmt.b32 %r9001, %r9002, %r9003, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r9001;
	ld.local.u32 	%r9006, [%rd5+12];
	ld.local.u32 	%r9007, [%rd5+8];
	// inline asm
	prmt.b32 %r9005, %r9006, %r9007, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r9005;
	ld.local.u32 	%r9010, [%rd5+8];
	ld.local.u32 	%r9011, [%rd5+4];
	// inline asm
	prmt.b32 %r9009, %r9010, %r9011, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r9009;
	ld.local.u32 	%r9014, [%rd5+4];
	ld.local.u32 	%r9015, [%rd5];
	// inline asm
	prmt.b32 %r9013, %r9014, %r9015, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r9013;
	ld.local.u32 	%r9018, [%rd5];
	ld.local.u32 	%r9019, [%rd4+12];
	// inline asm
	prmt.b32 %r9017, %r9018, %r9019, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r9017;
	ld.local.u32 	%r9022, [%rd4+12];
	ld.local.u32 	%r9023, [%rd4+8];
	// inline asm
	prmt.b32 %r9021, %r9022, %r9023, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r9021;
	ld.local.u32 	%r9026, [%rd4+8];
	ld.local.u32 	%r9027, [%rd4+4];
	// inline asm
	prmt.b32 %r9025, %r9026, %r9027, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r9025;
	ld.local.u32 	%r9030, [%rd4+4];
	ld.local.u32 	%r9031, [%rd4];
	// inline asm
	prmt.b32 %r9029, %r9030, %r9031, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r9029;
	ld.local.u32 	%r9034, [%rd4];
	ld.local.u32 	%r9035, [%rd3+12];
	// inline asm
	prmt.b32 %r9033, %r9034, %r9035, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r9033;
	ld.local.u32 	%r9038, [%rd3+12];
	ld.local.u32 	%r9039, [%rd3+8];
	// inline asm
	prmt.b32 %r9037, %r9038, %r9039, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r9037;
	ld.local.u32 	%r9042, [%rd3+8];
	ld.local.u32 	%r9043, [%rd3+4];
	// inline asm
	prmt.b32 %r9041, %r9042, %r9043, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r9041;
	ld.local.u32 	%r9046, [%rd3+4];
	ld.local.u32 	%r9047, [%rd3];
	// inline asm
	prmt.b32 %r9045, %r9046, %r9047, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r9045;
	ld.local.u32 	%r9050, [%rd3];
	ld.local.u32 	%r9051, [%rd2+12];
	// inline asm
	prmt.b32 %r9049, %r9050, %r9051, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r9049;
	ld.local.u32 	%r9054, [%rd2+12];
	ld.local.u32 	%r9055, [%rd2+8];
	// inline asm
	prmt.b32 %r9053, %r9054, %r9055, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r9053;
	ld.local.u32 	%r9058, [%rd2+8];
	ld.local.u32 	%r9059, [%rd2+4];
	// inline asm
	prmt.b32 %r9057, %r9058, %r9059, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r9057;
	ld.local.u32 	%r9062, [%rd2+4];
	ld.local.u32 	%r9063, [%rd2];
	// inline asm
	prmt.b32 %r9061, %r9062, %r9063, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r9061;
	ld.local.u32 	%r9066, [%rd2];
	ld.local.u32 	%r9067, [%rd1+12];
	// inline asm
	prmt.b32 %r9065, %r9066, %r9067, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r9065;
	ld.local.u32 	%r9070, [%rd1+12];
	ld.local.u32 	%r9071, [%rd1+8];
	// inline asm
	prmt.b32 %r9069, %r9070, %r9071, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r9069;
	ld.local.u32 	%r9074, [%rd1+8];
	ld.local.u32 	%r9075, [%rd1+4];
	// inline asm
	prmt.b32 %r9073, %r9074, %r9075, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r9073;
	ld.local.u32 	%r9078, [%rd1+4];
	ld.local.u32 	%r9079, [%rd1];
	// inline asm
	prmt.b32 %r9077, %r9078, %r9079, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r9077;
	ld.local.u32 	%r9082, [%rd1];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r9081, %r9082, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd2], %r9081;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	mov.u64 	%rd2940, 0;
	st.local.u32 	[%rd1+4], %rd2940;
	st.local.u32 	[%rd1], %rd2940;
	bra.uni 	BB1_170;

BB1_12:
	setp.gt.s32	%p39, %r1, 5;
	@%p39 bra 	BB1_16;

	setp.eq.s32	%p42, %r1, 4;
	@%p42 bra 	BB1_78;
	bra.uni 	BB1_14;

BB1_78:
	ld.local.u32 	%r4522, [%rd8+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9680, %r9672, %r4522, %r2;
	// inline asm
	ld.local.u32 	%r4525, [%rd8+12];
	ld.local.u32 	%r4526, [%rd8+8];
	// inline asm
	prmt.b32 %r9673, %r4525, %r4526, %r2;
	// inline asm
	ld.local.u32 	%r4529, [%rd8+8];
	ld.local.u32 	%r4530, [%rd8+4];
	// inline asm
	prmt.b32 %r9674, %r4529, %r4530, %r2;
	// inline asm
	ld.local.u32 	%r4533, [%rd8+4];
	ld.local.u32 	%r4534, [%rd8];
	// inline asm
	prmt.b32 %r9675, %r4533, %r4534, %r2;
	// inline asm
	ld.local.u32 	%r4537, [%rd8];
	ld.local.u32 	%r4538, [%rd7+12];
	// inline asm
	prmt.b32 %r9676, %r4537, %r4538, %r2;
	// inline asm
	ld.local.u32 	%r4541, [%rd7+12];
	ld.local.u32 	%r4542, [%rd7+8];
	// inline asm
	prmt.b32 %r4540, %r4541, %r4542, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r4540;
	ld.local.u32 	%r4545, [%rd7+8];
	ld.local.u32 	%r4546, [%rd7+4];
	// inline asm
	prmt.b32 %r4544, %r4545, %r4546, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r4544;
	ld.local.u32 	%r4549, [%rd7+4];
	ld.local.u32 	%r4550, [%rd7];
	// inline asm
	prmt.b32 %r4548, %r4549, %r4550, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r4548;
	ld.local.u32 	%r4553, [%rd7];
	ld.local.u32 	%r4554, [%rd6+12];
	// inline asm
	prmt.b32 %r4552, %r4553, %r4554, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r4552;
	ld.local.u32 	%r4557, [%rd6+12];
	ld.local.u32 	%r4558, [%rd6+8];
	// inline asm
	prmt.b32 %r4556, %r4557, %r4558, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r4556;
	ld.local.u32 	%r4561, [%rd6+8];
	ld.local.u32 	%r4562, [%rd6+4];
	// inline asm
	prmt.b32 %r4560, %r4561, %r4562, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r4560;
	ld.local.u32 	%r4565, [%rd6+4];
	ld.local.u32 	%r4566, [%rd6];
	// inline asm
	prmt.b32 %r4564, %r4565, %r4566, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r4564;
	ld.local.u32 	%r4569, [%rd6];
	ld.local.u32 	%r4570, [%rd5+12];
	// inline asm
	prmt.b32 %r4568, %r4569, %r4570, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r4568;
	ld.local.u32 	%r4573, [%rd5+12];
	ld.local.u32 	%r4574, [%rd5+8];
	// inline asm
	prmt.b32 %r4572, %r4573, %r4574, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r4572;
	ld.local.u32 	%r4577, [%rd5+8];
	ld.local.u32 	%r4578, [%rd5+4];
	// inline asm
	prmt.b32 %r4576, %r4577, %r4578, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r4576;
	ld.local.u32 	%r4581, [%rd5+4];
	ld.local.u32 	%r4582, [%rd5];
	// inline asm
	prmt.b32 %r4580, %r4581, %r4582, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r4580;
	ld.local.u32 	%r4585, [%rd5];
	ld.local.u32 	%r4586, [%rd4+12];
	// inline asm
	prmt.b32 %r4584, %r4585, %r4586, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r4584;
	ld.local.u32 	%r4589, [%rd4+12];
	ld.local.u32 	%r4590, [%rd4+8];
	// inline asm
	prmt.b32 %r4588, %r4589, %r4590, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r4588;
	ld.local.u32 	%r4593, [%rd4+8];
	ld.local.u32 	%r4594, [%rd4+4];
	// inline asm
	prmt.b32 %r4592, %r4593, %r4594, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r4592;
	ld.local.u32 	%r4597, [%rd4+4];
	ld.local.u32 	%r4598, [%rd4];
	// inline asm
	prmt.b32 %r4596, %r4597, %r4598, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r4596;
	ld.local.u32 	%r4601, [%rd4];
	ld.local.u32 	%r4602, [%rd3+12];
	// inline asm
	prmt.b32 %r4600, %r4601, %r4602, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r4600;
	ld.local.u32 	%r4605, [%rd3+12];
	ld.local.u32 	%r4606, [%rd3+8];
	// inline asm
	prmt.b32 %r4604, %r4605, %r4606, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r4604;
	ld.local.u32 	%r4609, [%rd3+8];
	ld.local.u32 	%r4610, [%rd3+4];
	// inline asm
	prmt.b32 %r4608, %r4609, %r4610, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r4608;
	ld.local.u32 	%r4613, [%rd3+4];
	ld.local.u32 	%r4614, [%rd3];
	// inline asm
	prmt.b32 %r4612, %r4613, %r4614, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r4612;
	ld.local.u32 	%r4617, [%rd3];
	ld.local.u32 	%r4618, [%rd2+12];
	// inline asm
	prmt.b32 %r4616, %r4617, %r4618, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r4616;
	ld.local.u32 	%r4621, [%rd2+12];
	ld.local.u32 	%r4622, [%rd2+8];
	// inline asm
	prmt.b32 %r4620, %r4621, %r4622, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r4620;
	ld.local.u32 	%r4625, [%rd2+8];
	ld.local.u32 	%r4626, [%rd2+4];
	// inline asm
	prmt.b32 %r4624, %r4625, %r4626, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r4624;
	ld.local.u32 	%r4629, [%rd2+4];
	ld.local.u32 	%r4630, [%rd2];
	// inline asm
	prmt.b32 %r4628, %r4629, %r4630, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r4628;
	ld.local.u32 	%r4633, [%rd2];
	ld.local.u32 	%r4634, [%rd1+12];
	// inline asm
	prmt.b32 %r4632, %r4633, %r4634, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r4632;
	ld.local.u32 	%r4637, [%rd1+12];
	ld.local.u32 	%r4638, [%rd1+8];
	// inline asm
	prmt.b32 %r4636, %r4637, %r4638, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r4636;
	ld.local.u32 	%r4641, [%rd1+8];
	ld.local.u32 	%r4642, [%rd1+4];
	// inline asm
	prmt.b32 %r4640, %r4641, %r4642, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r4640;
	ld.local.u32 	%r4645, [%rd1+4];
	ld.local.u32 	%r4646, [%rd1];
	// inline asm
	prmt.b32 %r4644, %r4645, %r4646, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r4644;
	ld.local.u32 	%r4649, [%rd1];
	// inline asm
	prmt.b32 %r4648, %r4649, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd2], %r4648;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	mov.u64 	%rd46, 0;
	st.local.u32 	[%rd1+4], %rd46;
	st.local.u32 	[%rd1], %rd46;
	mov.u32 	%r9677, %r9672;
	mov.u32 	%r9678, %r9672;
	mov.u32 	%r9679, %r9672;
	bra.uni 	BB1_79;

BB1_131:
	setp.gt.s32	%p63, %r1, 21;
	@%p63 bra 	BB1_135;

	setp.eq.s32	%p66, %r1, 20;
	@%p66 bra 	BB1_158;
	bra.uni 	BB1_133;

BB1_158:
	ld.local.u32 	%r7710, [%rd3+12];
	ld.local.u32 	%r7711, [%rd3+8];
	// inline asm
	prmt.b32 %r7709, %r7710, %r7711, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r7709;
	ld.local.u32 	%r7714, [%rd3+8];
	ld.local.u32 	%r7715, [%rd3+4];
	// inline asm
	prmt.b32 %r7713, %r7714, %r7715, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r7713;
	ld.local.u32 	%r7718, [%rd3+4];
	ld.local.u32 	%r7719, [%rd3];
	// inline asm
	prmt.b32 %r7717, %r7718, %r7719, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r7717;
	ld.local.u32 	%r7722, [%rd3];
	ld.local.u32 	%r7723, [%rd2+12];
	// inline asm
	prmt.b32 %r7721, %r7722, %r7723, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r7721;
	ld.local.u32 	%r7726, [%rd2+12];
	ld.local.u32 	%r7727, [%rd2+8];
	// inline asm
	prmt.b32 %r7725, %r7726, %r7727, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r7725;
	ld.local.u32 	%r7730, [%rd2+8];
	ld.local.u32 	%r7731, [%rd2+4];
	// inline asm
	prmt.b32 %r7729, %r7730, %r7731, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r7729;
	ld.local.u32 	%r7734, [%rd2+4];
	ld.local.u32 	%r7735, [%rd2];
	// inline asm
	prmt.b32 %r7733, %r7734, %r7735, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r7733;
	ld.local.u32 	%r7738, [%rd2];
	ld.local.u32 	%r7739, [%rd1+12];
	// inline asm
	prmt.b32 %r7737, %r7738, %r7739, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r7737;
	ld.local.u32 	%r7742, [%rd1+12];
	ld.local.u32 	%r7743, [%rd1+8];
	// inline asm
	prmt.b32 %r7741, %r7742, %r7743, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r7741;
	ld.local.u32 	%r7746, [%rd1+8];
	ld.local.u32 	%r7747, [%rd1+4];
	// inline asm
	prmt.b32 %r7745, %r7746, %r7747, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r7745;
	ld.local.u32 	%r7750, [%rd1+4];
	ld.local.u32 	%r7751, [%rd1];
	// inline asm
	prmt.b32 %r7749, %r7750, %r7751, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r7749;
	ld.local.u32 	%r7754, [%rd1];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7753, %r7754, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r7753;
	st.local.u32 	[%rd5+12], %r9705;
	st.local.u32 	[%rd5+8], %r9705;
	st.local.u32 	[%rd5+4], %r9705;
	st.local.u32 	[%rd5], %r9705;
	st.local.u32 	[%rd4+12], %r9705;
	st.local.u32 	[%rd4+8], %r9705;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	mov.u64 	%rd2924, 0;
	st.local.u32 	[%rd1+4], %rd2924;
	st.local.u32 	[%rd1], %rd2924;
	bra.uni 	BB1_170;

BB1_43:
	setp.gt.s32	%p16, %r1, 21;
	@%p16 bra 	BB1_47;

	setp.eq.s32	%p19, %r1, 20;
	@%p19 bra 	BB1_70;
	bra.uni 	BB1_45;

BB1_70:
	ld.local.u32 	%r2098, [%rd8+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9696, %r9672, %r2098, %r2;
	// inline asm
	ld.local.u32 	%r2101, [%rd8+12];
	ld.local.u32 	%r2102, [%rd8+8];
	// inline asm
	prmt.b32 %r9689, %r2101, %r2102, %r2;
	// inline asm
	ld.local.u32 	%r2105, [%rd8+8];
	ld.local.u32 	%r2106, [%rd8+4];
	// inline asm
	prmt.b32 %r9690, %r2105, %r2106, %r2;
	// inline asm
	ld.local.u32 	%r2109, [%rd8+4];
	ld.local.u32 	%r2110, [%rd8];
	// inline asm
	prmt.b32 %r9691, %r2109, %r2110, %r2;
	// inline asm
	ld.local.u32 	%r2113, [%rd8];
	ld.local.u32 	%r2114, [%rd7+12];
	// inline asm
	prmt.b32 %r9692, %r2113, %r2114, %r2;
	// inline asm
	ld.local.u32 	%r2117, [%rd7+12];
	ld.local.u32 	%r2118, [%rd7+8];
	// inline asm
	prmt.b32 %r9685, %r2117, %r2118, %r2;
	// inline asm
	ld.local.u32 	%r2121, [%rd7+8];
	ld.local.u32 	%r2122, [%rd7+4];
	// inline asm
	prmt.b32 %r9686, %r2121, %r2122, %r2;
	// inline asm
	ld.local.u32 	%r2125, [%rd7+4];
	ld.local.u32 	%r2126, [%rd7];
	// inline asm
	prmt.b32 %r9687, %r2125, %r2126, %r2;
	// inline asm
	ld.local.u32 	%r2129, [%rd7];
	ld.local.u32 	%r2130, [%rd6+12];
	// inline asm
	prmt.b32 %r9688, %r2129, %r2130, %r2;
	// inline asm
	ld.local.u32 	%r2133, [%rd6+12];
	ld.local.u32 	%r2134, [%rd6+8];
	// inline asm
	prmt.b32 %r9681, %r2133, %r2134, %r2;
	// inline asm
	ld.local.u32 	%r2137, [%rd6+8];
	ld.local.u32 	%r2138, [%rd6+4];
	// inline asm
	prmt.b32 %r9682, %r2137, %r2138, %r2;
	// inline asm
	ld.local.u32 	%r2141, [%rd6+4];
	ld.local.u32 	%r2142, [%rd6];
	// inline asm
	prmt.b32 %r9683, %r2141, %r2142, %r2;
	// inline asm
	ld.local.u32 	%r2145, [%rd6];
	ld.local.u32 	%r2146, [%rd5+12];
	// inline asm
	prmt.b32 %r9684, %r2145, %r2146, %r2;
	// inline asm
	ld.local.u32 	%r2149, [%rd5+12];
	ld.local.u32 	%r2150, [%rd5+8];
	// inline asm
	prmt.b32 %r9677, %r2149, %r2150, %r2;
	// inline asm
	ld.local.u32 	%r2153, [%rd5+8];
	ld.local.u32 	%r2154, [%rd5+4];
	// inline asm
	prmt.b32 %r9678, %r2153, %r2154, %r2;
	// inline asm
	ld.local.u32 	%r2157, [%rd5+4];
	ld.local.u32 	%r2158, [%rd5];
	// inline asm
	prmt.b32 %r9679, %r2157, %r2158, %r2;
	// inline asm
	ld.local.u32 	%r2161, [%rd5];
	ld.local.u32 	%r2162, [%rd4+12];
	// inline asm
	prmt.b32 %r9680, %r2161, %r2162, %r2;
	// inline asm
	ld.local.u32 	%r2165, [%rd4+12];
	ld.local.u32 	%r2166, [%rd4+8];
	// inline asm
	prmt.b32 %r9673, %r2165, %r2166, %r2;
	// inline asm
	ld.local.u32 	%r2169, [%rd4+8];
	ld.local.u32 	%r2170, [%rd4+4];
	// inline asm
	prmt.b32 %r9674, %r2169, %r2170, %r2;
	// inline asm
	ld.local.u32 	%r2173, [%rd4+4];
	ld.local.u32 	%r2174, [%rd4];
	// inline asm
	prmt.b32 %r9675, %r2173, %r2174, %r2;
	// inline asm
	ld.local.u32 	%r2177, [%rd4];
	ld.local.u32 	%r2178, [%rd3+12];
	// inline asm
	prmt.b32 %r9676, %r2177, %r2178, %r2;
	// inline asm
	ld.local.u32 	%r2181, [%rd3+12];
	ld.local.u32 	%r2182, [%rd3+8];
	// inline asm
	prmt.b32 %r2180, %r2181, %r2182, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r2180;
	ld.local.u32 	%r2185, [%rd3+8];
	ld.local.u32 	%r2186, [%rd3+4];
	// inline asm
	prmt.b32 %r2184, %r2185, %r2186, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r2184;
	ld.local.u32 	%r2189, [%rd3+4];
	ld.local.u32 	%r2190, [%rd3];
	// inline asm
	prmt.b32 %r2188, %r2189, %r2190, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r2188;
	ld.local.u32 	%r2193, [%rd3];
	ld.local.u32 	%r2194, [%rd2+12];
	// inline asm
	prmt.b32 %r2192, %r2193, %r2194, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r2192;
	ld.local.u32 	%r2197, [%rd2+12];
	ld.local.u32 	%r2198, [%rd2+8];
	// inline asm
	prmt.b32 %r2196, %r2197, %r2198, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r2196;
	ld.local.u32 	%r2201, [%rd2+8];
	ld.local.u32 	%r2202, [%rd2+4];
	// inline asm
	prmt.b32 %r2200, %r2201, %r2202, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r2200;
	ld.local.u32 	%r2205, [%rd2+4];
	ld.local.u32 	%r2206, [%rd2];
	// inline asm
	prmt.b32 %r2204, %r2205, %r2206, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r2204;
	ld.local.u32 	%r2209, [%rd2];
	ld.local.u32 	%r2210, [%rd1+12];
	// inline asm
	prmt.b32 %r2208, %r2209, %r2210, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r2208;
	ld.local.u32 	%r2213, [%rd1+12];
	ld.local.u32 	%r2214, [%rd1+8];
	// inline asm
	prmt.b32 %r2212, %r2213, %r2214, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r2212;
	ld.local.u32 	%r2217, [%rd1+8];
	ld.local.u32 	%r2218, [%rd1+4];
	// inline asm
	prmt.b32 %r2216, %r2217, %r2218, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r2216;
	ld.local.u32 	%r2221, [%rd1+4];
	ld.local.u32 	%r2222, [%rd1];
	// inline asm
	prmt.b32 %r2220, %r2221, %r2222, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r2220;
	ld.local.u32 	%r2225, [%rd1];
	// inline asm
	prmt.b32 %r2224, %r2225, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r2224;
	st.local.u32 	[%rd5+12], %r9672;
	st.local.u32 	[%rd5+8], %r9672;
	st.local.u32 	[%rd5+4], %r9672;
	st.local.u32 	[%rd5], %r9672;
	st.local.u32 	[%rd4+12], %r9672;
	st.local.u32 	[%rd4+8], %r9672;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	mov.u64 	%rd30, 0;
	st.local.u32 	[%rd1+4], %rd30;
	st.local.u32 	[%rd1], %rd30;
	mov.u32 	%r9693, %r9672;
	mov.u32 	%r9694, %r9672;
	mov.u32 	%r9695, %r9672;
	bra.uni 	BB1_83;

BB1_115:
	setp.gt.s32	%p75, %r1, 13;
	@%p75 bra 	BB1_119;

	setp.eq.s32	%p78, %r1, 12;
	@%p78 bra 	BB1_162;
	bra.uni 	BB1_117;

BB1_162:
	ld.local.u32 	%r8214, [%rd5+12];
	ld.local.u32 	%r8215, [%rd5+8];
	// inline asm
	prmt.b32 %r8213, %r8214, %r8215, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r8213;
	ld.local.u32 	%r8218, [%rd5+8];
	ld.local.u32 	%r8219, [%rd5+4];
	// inline asm
	prmt.b32 %r8217, %r8218, %r8219, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r8217;
	ld.local.u32 	%r8222, [%rd5+4];
	ld.local.u32 	%r8223, [%rd5];
	// inline asm
	prmt.b32 %r8221, %r8222, %r8223, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r8221;
	ld.local.u32 	%r8226, [%rd5];
	ld.local.u32 	%r8227, [%rd4+12];
	// inline asm
	prmt.b32 %r8225, %r8226, %r8227, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r8225;
	ld.local.u32 	%r8230, [%rd4+12];
	ld.local.u32 	%r8231, [%rd4+8];
	// inline asm
	prmt.b32 %r8229, %r8230, %r8231, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r8229;
	ld.local.u32 	%r8234, [%rd4+8];
	ld.local.u32 	%r8235, [%rd4+4];
	// inline asm
	prmt.b32 %r8233, %r8234, %r8235, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r8233;
	ld.local.u32 	%r8238, [%rd4+4];
	ld.local.u32 	%r8239, [%rd4];
	// inline asm
	prmt.b32 %r8237, %r8238, %r8239, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r8237;
	ld.local.u32 	%r8242, [%rd4];
	ld.local.u32 	%r8243, [%rd3+12];
	// inline asm
	prmt.b32 %r8241, %r8242, %r8243, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r8241;
	ld.local.u32 	%r8246, [%rd3+12];
	ld.local.u32 	%r8247, [%rd3+8];
	// inline asm
	prmt.b32 %r8245, %r8246, %r8247, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r8245;
	ld.local.u32 	%r8250, [%rd3+8];
	ld.local.u32 	%r8251, [%rd3+4];
	// inline asm
	prmt.b32 %r8249, %r8250, %r8251, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r8249;
	ld.local.u32 	%r8254, [%rd3+4];
	ld.local.u32 	%r8255, [%rd3];
	// inline asm
	prmt.b32 %r8253, %r8254, %r8255, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r8253;
	ld.local.u32 	%r8258, [%rd3];
	ld.local.u32 	%r8259, [%rd2+12];
	// inline asm
	prmt.b32 %r8257, %r8258, %r8259, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r8257;
	ld.local.u32 	%r8262, [%rd2+12];
	ld.local.u32 	%r8263, [%rd2+8];
	// inline asm
	prmt.b32 %r8261, %r8262, %r8263, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r8261;
	ld.local.u32 	%r8266, [%rd2+8];
	ld.local.u32 	%r8267, [%rd2+4];
	// inline asm
	prmt.b32 %r8265, %r8266, %r8267, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r8265;
	ld.local.u32 	%r8270, [%rd2+4];
	ld.local.u32 	%r8271, [%rd2];
	// inline asm
	prmt.b32 %r8269, %r8270, %r8271, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r8269;
	ld.local.u32 	%r8274, [%rd2];
	ld.local.u32 	%r8275, [%rd1+12];
	// inline asm
	prmt.b32 %r8273, %r8274, %r8275, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r8273;
	ld.local.u32 	%r8278, [%rd1+12];
	ld.local.u32 	%r8279, [%rd1+8];
	// inline asm
	prmt.b32 %r8277, %r8278, %r8279, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r8277;
	ld.local.u32 	%r8282, [%rd1+8];
	ld.local.u32 	%r8283, [%rd1+4];
	// inline asm
	prmt.b32 %r8281, %r8282, %r8283, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r8281;
	ld.local.u32 	%r8286, [%rd1+4];
	ld.local.u32 	%r8287, [%rd1];
	// inline asm
	prmt.b32 %r8285, %r8286, %r8287, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r8285;
	ld.local.u32 	%r8290, [%rd1];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r8289, %r8290, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r8289;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	mov.u64 	%rd2932, 0;
	st.local.u32 	[%rd1+4], %rd2932;
	st.local.u32 	[%rd1], %rd2932;
	bra.uni 	BB1_170;

BB1_27:
	setp.gt.s32	%p28, %r1, 13;
	@%p28 bra 	BB1_31;

	setp.eq.s32	%p31, %r1, 12;
	@%p31 bra 	BB1_74;
	bra.uni 	BB1_29;

BB1_74:
	ld.local.u32 	%r3278, [%rd8+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9688, %r9672, %r3278, %r2;
	// inline asm
	ld.local.u32 	%r3281, [%rd8+12];
	ld.local.u32 	%r3282, [%rd8+8];
	// inline asm
	prmt.b32 %r9681, %r3281, %r3282, %r2;
	// inline asm
	ld.local.u32 	%r3285, [%rd8+8];
	ld.local.u32 	%r3286, [%rd8+4];
	// inline asm
	prmt.b32 %r9682, %r3285, %r3286, %r2;
	// inline asm
	ld.local.u32 	%r3289, [%rd8+4];
	ld.local.u32 	%r3290, [%rd8];
	// inline asm
	prmt.b32 %r9683, %r3289, %r3290, %r2;
	// inline asm
	ld.local.u32 	%r3293, [%rd8];
	ld.local.u32 	%r3294, [%rd7+12];
	// inline asm
	prmt.b32 %r9684, %r3293, %r3294, %r2;
	// inline asm
	ld.local.u32 	%r3297, [%rd7+12];
	ld.local.u32 	%r3298, [%rd7+8];
	// inline asm
	prmt.b32 %r9677, %r3297, %r3298, %r2;
	// inline asm
	ld.local.u32 	%r3301, [%rd7+8];
	ld.local.u32 	%r3302, [%rd7+4];
	// inline asm
	prmt.b32 %r9678, %r3301, %r3302, %r2;
	// inline asm
	ld.local.u32 	%r3305, [%rd7+4];
	ld.local.u32 	%r3306, [%rd7];
	// inline asm
	prmt.b32 %r9679, %r3305, %r3306, %r2;
	// inline asm
	ld.local.u32 	%r3309, [%rd7];
	ld.local.u32 	%r3310, [%rd6+12];
	// inline asm
	prmt.b32 %r9680, %r3309, %r3310, %r2;
	// inline asm
	ld.local.u32 	%r3313, [%rd6+12];
	ld.local.u32 	%r3314, [%rd6+8];
	// inline asm
	prmt.b32 %r9673, %r3313, %r3314, %r2;
	// inline asm
	ld.local.u32 	%r3317, [%rd6+8];
	ld.local.u32 	%r3318, [%rd6+4];
	// inline asm
	prmt.b32 %r9674, %r3317, %r3318, %r2;
	// inline asm
	ld.local.u32 	%r3321, [%rd6+4];
	ld.local.u32 	%r3322, [%rd6];
	// inline asm
	prmt.b32 %r9675, %r3321, %r3322, %r2;
	// inline asm
	ld.local.u32 	%r3325, [%rd6];
	ld.local.u32 	%r3326, [%rd5+12];
	// inline asm
	prmt.b32 %r9676, %r3325, %r3326, %r2;
	// inline asm
	ld.local.u32 	%r3329, [%rd5+12];
	ld.local.u32 	%r3330, [%rd5+8];
	// inline asm
	prmt.b32 %r3328, %r3329, %r3330, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r3328;
	ld.local.u32 	%r3333, [%rd5+8];
	ld.local.u32 	%r3334, [%rd5+4];
	// inline asm
	prmt.b32 %r3332, %r3333, %r3334, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r3332;
	ld.local.u32 	%r3337, [%rd5+4];
	ld.local.u32 	%r3338, [%rd5];
	// inline asm
	prmt.b32 %r3336, %r3337, %r3338, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r3336;
	ld.local.u32 	%r3341, [%rd5];
	ld.local.u32 	%r3342, [%rd4+12];
	// inline asm
	prmt.b32 %r3340, %r3341, %r3342, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r3340;
	ld.local.u32 	%r3345, [%rd4+12];
	ld.local.u32 	%r3346, [%rd4+8];
	// inline asm
	prmt.b32 %r3344, %r3345, %r3346, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r3344;
	ld.local.u32 	%r3349, [%rd4+8];
	ld.local.u32 	%r3350, [%rd4+4];
	// inline asm
	prmt.b32 %r3348, %r3349, %r3350, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r3348;
	ld.local.u32 	%r3353, [%rd4+4];
	ld.local.u32 	%r3354, [%rd4];
	// inline asm
	prmt.b32 %r3352, %r3353, %r3354, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r3352;
	ld.local.u32 	%r3357, [%rd4];
	ld.local.u32 	%r3358, [%rd3+12];
	// inline asm
	prmt.b32 %r3356, %r3357, %r3358, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r3356;
	ld.local.u32 	%r3361, [%rd3+12];
	ld.local.u32 	%r3362, [%rd3+8];
	// inline asm
	prmt.b32 %r3360, %r3361, %r3362, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r3360;
	ld.local.u32 	%r3365, [%rd3+8];
	ld.local.u32 	%r3366, [%rd3+4];
	// inline asm
	prmt.b32 %r3364, %r3365, %r3366, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r3364;
	ld.local.u32 	%r3369, [%rd3+4];
	ld.local.u32 	%r3370, [%rd3];
	// inline asm
	prmt.b32 %r3368, %r3369, %r3370, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r3368;
	ld.local.u32 	%r3373, [%rd3];
	ld.local.u32 	%r3374, [%rd2+12];
	// inline asm
	prmt.b32 %r3372, %r3373, %r3374, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r3372;
	ld.local.u32 	%r3377, [%rd2+12];
	ld.local.u32 	%r3378, [%rd2+8];
	// inline asm
	prmt.b32 %r3376, %r3377, %r3378, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r3376;
	ld.local.u32 	%r3381, [%rd2+8];
	ld.local.u32 	%r3382, [%rd2+4];
	// inline asm
	prmt.b32 %r3380, %r3381, %r3382, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r3380;
	ld.local.u32 	%r3385, [%rd2+4];
	ld.local.u32 	%r3386, [%rd2];
	// inline asm
	prmt.b32 %r3384, %r3385, %r3386, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r3384;
	ld.local.u32 	%r3389, [%rd2];
	ld.local.u32 	%r3390, [%rd1+12];
	// inline asm
	prmt.b32 %r3388, %r3389, %r3390, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r3388;
	ld.local.u32 	%r3393, [%rd1+12];
	ld.local.u32 	%r3394, [%rd1+8];
	// inline asm
	prmt.b32 %r3392, %r3393, %r3394, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r3392;
	ld.local.u32 	%r3397, [%rd1+8];
	ld.local.u32 	%r3398, [%rd1+4];
	// inline asm
	prmt.b32 %r3396, %r3397, %r3398, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r3396;
	ld.local.u32 	%r3401, [%rd1+4];
	ld.local.u32 	%r3402, [%rd1];
	// inline asm
	prmt.b32 %r3400, %r3401, %r3402, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r3400;
	ld.local.u32 	%r3405, [%rd1];
	// inline asm
	prmt.b32 %r3404, %r3405, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r3404;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	mov.u64 	%rd38, 0;
	st.local.u32 	[%rd1+4], %rd38;
	st.local.u32 	[%rd1], %rd38;
	mov.u32 	%r9685, %r9672;
	mov.u32 	%r9686, %r9672;
	mov.u32 	%r9687, %r9672;
	bra.uni 	BB1_81;

BB1_146:
	setp.gt.s32	%p52, %r1, 29;
	@%p52 bra 	BB1_150;

	setp.eq.s32	%p55, %r1, 28;
	@%p55 bra 	BB1_154;
	bra.uni 	BB1_148;

BB1_154:
	ld.local.u32 	%r7462, [%rd1+12];
	ld.local.u32 	%r7463, [%rd1+8];
	// inline asm
	prmt.b32 %r7461, %r7462, %r7463, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r7461;
	ld.local.u32 	%r7466, [%rd1+8];
	ld.local.u32 	%r7467, [%rd1+4];
	// inline asm
	prmt.b32 %r7465, %r7466, %r7467, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r7465;
	ld.local.u32 	%r7470, [%rd1+4];
	ld.local.u32 	%r7471, [%rd1];
	// inline asm
	prmt.b32 %r7469, %r7470, %r7471, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r7469;
	ld.local.u32 	%r7474, [%rd1];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7473, %r7474, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r7473;
	st.local.u32 	[%rd7+12], %r9705;
	st.local.u32 	[%rd7+8], %r9705;
	st.local.u32 	[%rd7+4], %r9705;
	st.local.u32 	[%rd7], %r9705;
	st.local.u32 	[%rd6+12], %r9705;
	st.local.u32 	[%rd6+8], %r9705;
	st.local.u32 	[%rd6+4], %r9705;
	st.local.u32 	[%rd6], %r9705;
	st.local.u32 	[%rd5+12], %r9705;
	st.local.u32 	[%rd5+8], %r9705;
	st.local.u32 	[%rd5+4], %r9705;
	st.local.u32 	[%rd5], %r9705;
	st.local.u32 	[%rd4+12], %r9705;
	st.local.u32 	[%rd4+8], %r9705;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	mov.u64 	%rd2916, 0;
	st.local.u32 	[%rd1+4], %rd2916;
	st.local.u32 	[%rd1], %rd2916;
	bra.uni 	BB1_170;

BB1_58:
	setp.gt.s32	%p5, %r1, 29;
	@%p5 bra 	BB1_62;

	setp.eq.s32	%p8, %r1, 28;
	@%p8 bra 	BB1_66;
	bra.uni 	BB1_60;

BB1_66:
	ld.local.u32 	%r982, [%rd8+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9704, %r9672, %r982, %r2;
	// inline asm
	ld.local.u32 	%r985, [%rd8+12];
	ld.local.u32 	%r986, [%rd8+8];
	// inline asm
	prmt.b32 %r9697, %r985, %r986, %r2;
	// inline asm
	ld.local.u32 	%r989, [%rd8+8];
	ld.local.u32 	%r990, [%rd8+4];
	// inline asm
	prmt.b32 %r9698, %r989, %r990, %r2;
	// inline asm
	ld.local.u32 	%r993, [%rd8+4];
	ld.local.u32 	%r994, [%rd8];
	// inline asm
	prmt.b32 %r9699, %r993, %r994, %r2;
	// inline asm
	ld.local.u32 	%r997, [%rd8];
	ld.local.u32 	%r998, [%rd7+12];
	// inline asm
	prmt.b32 %r9700, %r997, %r998, %r2;
	// inline asm
	ld.local.u32 	%r1001, [%rd7+12];
	ld.local.u32 	%r1002, [%rd7+8];
	// inline asm
	prmt.b32 %r9693, %r1001, %r1002, %r2;
	// inline asm
	ld.local.u32 	%r1005, [%rd7+8];
	ld.local.u32 	%r1006, [%rd7+4];
	// inline asm
	prmt.b32 %r9694, %r1005, %r1006, %r2;
	// inline asm
	ld.local.u32 	%r1009, [%rd7+4];
	ld.local.u32 	%r1010, [%rd7];
	// inline asm
	prmt.b32 %r9695, %r1009, %r1010, %r2;
	// inline asm
	ld.local.u32 	%r1013, [%rd7];
	ld.local.u32 	%r1014, [%rd6+12];
	// inline asm
	prmt.b32 %r9696, %r1013, %r1014, %r2;
	// inline asm
	ld.local.u32 	%r1017, [%rd6+12];
	ld.local.u32 	%r1018, [%rd6+8];
	// inline asm
	prmt.b32 %r9689, %r1017, %r1018, %r2;
	// inline asm
	ld.local.u32 	%r1021, [%rd6+8];
	ld.local.u32 	%r1022, [%rd6+4];
	// inline asm
	prmt.b32 %r9690, %r1021, %r1022, %r2;
	// inline asm
	ld.local.u32 	%r1025, [%rd6+4];
	ld.local.u32 	%r1026, [%rd6];
	// inline asm
	prmt.b32 %r9691, %r1025, %r1026, %r2;
	// inline asm
	ld.local.u32 	%r1029, [%rd6];
	ld.local.u32 	%r1030, [%rd5+12];
	// inline asm
	prmt.b32 %r9692, %r1029, %r1030, %r2;
	// inline asm
	ld.local.u32 	%r1033, [%rd5+12];
	ld.local.u32 	%r1034, [%rd5+8];
	// inline asm
	prmt.b32 %r9685, %r1033, %r1034, %r2;
	// inline asm
	ld.local.u32 	%r1037, [%rd5+8];
	ld.local.u32 	%r1038, [%rd5+4];
	// inline asm
	prmt.b32 %r9686, %r1037, %r1038, %r2;
	// inline asm
	ld.local.u32 	%r1041, [%rd5+4];
	ld.local.u32 	%r1042, [%rd5];
	// inline asm
	prmt.b32 %r9687, %r1041, %r1042, %r2;
	// inline asm
	ld.local.u32 	%r1045, [%rd5];
	ld.local.u32 	%r1046, [%rd4+12];
	// inline asm
	prmt.b32 %r9688, %r1045, %r1046, %r2;
	// inline asm
	ld.local.u32 	%r1049, [%rd4+12];
	ld.local.u32 	%r1050, [%rd4+8];
	// inline asm
	prmt.b32 %r9681, %r1049, %r1050, %r2;
	// inline asm
	ld.local.u32 	%r1053, [%rd4+8];
	ld.local.u32 	%r1054, [%rd4+4];
	// inline asm
	prmt.b32 %r9682, %r1053, %r1054, %r2;
	// inline asm
	ld.local.u32 	%r1057, [%rd4+4];
	ld.local.u32 	%r1058, [%rd4];
	// inline asm
	prmt.b32 %r9683, %r1057, %r1058, %r2;
	// inline asm
	ld.local.u32 	%r1061, [%rd4];
	ld.local.u32 	%r1062, [%rd3+12];
	// inline asm
	prmt.b32 %r9684, %r1061, %r1062, %r2;
	// inline asm
	ld.local.u32 	%r1065, [%rd3+12];
	ld.local.u32 	%r1066, [%rd3+8];
	// inline asm
	prmt.b32 %r9677, %r1065, %r1066, %r2;
	// inline asm
	ld.local.u32 	%r1069, [%rd3+8];
	ld.local.u32 	%r1070, [%rd3+4];
	// inline asm
	prmt.b32 %r9678, %r1069, %r1070, %r2;
	// inline asm
	ld.local.u32 	%r1073, [%rd3+4];
	ld.local.u32 	%r1074, [%rd3];
	// inline asm
	prmt.b32 %r9679, %r1073, %r1074, %r2;
	// inline asm
	ld.local.u32 	%r1077, [%rd3];
	ld.local.u32 	%r1078, [%rd2+12];
	// inline asm
	prmt.b32 %r9680, %r1077, %r1078, %r2;
	// inline asm
	ld.local.u32 	%r1081, [%rd2+12];
	ld.local.u32 	%r1082, [%rd2+8];
	// inline asm
	prmt.b32 %r9673, %r1081, %r1082, %r2;
	// inline asm
	ld.local.u32 	%r1085, [%rd2+8];
	ld.local.u32 	%r1086, [%rd2+4];
	// inline asm
	prmt.b32 %r9674, %r1085, %r1086, %r2;
	// inline asm
	ld.local.u32 	%r1089, [%rd2+4];
	ld.local.u32 	%r1090, [%rd2];
	// inline asm
	prmt.b32 %r9675, %r1089, %r1090, %r2;
	// inline asm
	ld.local.u32 	%r1093, [%rd2];
	ld.local.u32 	%r1094, [%rd1+12];
	// inline asm
	prmt.b32 %r9676, %r1093, %r1094, %r2;
	// inline asm
	ld.local.u32 	%r1097, [%rd1+12];
	ld.local.u32 	%r1098, [%rd1+8];
	// inline asm
	prmt.b32 %r1096, %r1097, %r1098, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r1096;
	ld.local.u32 	%r1101, [%rd1+8];
	ld.local.u32 	%r1102, [%rd1+4];
	// inline asm
	prmt.b32 %r1100, %r1101, %r1102, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r1100;
	ld.local.u32 	%r1105, [%rd1+4];
	ld.local.u32 	%r1106, [%rd1];
	// inline asm
	prmt.b32 %r1104, %r1105, %r1106, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r1104;
	ld.local.u32 	%r1109, [%rd1];
	// inline asm
	prmt.b32 %r1108, %r1109, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r1108;
	st.local.u32 	[%rd7+12], %r9672;
	st.local.u32 	[%rd7+8], %r9672;
	st.local.u32 	[%rd7+4], %r9672;
	st.local.u32 	[%rd7], %r9672;
	st.local.u32 	[%rd6+12], %r9672;
	st.local.u32 	[%rd6+8], %r9672;
	st.local.u32 	[%rd6+4], %r9672;
	st.local.u32 	[%rd6], %r9672;
	st.local.u32 	[%rd5+12], %r9672;
	st.local.u32 	[%rd5+8], %r9672;
	st.local.u32 	[%rd5+4], %r9672;
	st.local.u32 	[%rd5], %r9672;
	st.local.u32 	[%rd4+12], %r9672;
	st.local.u32 	[%rd4+8], %r9672;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	mov.u64 	%rd22, 0;
	st.local.u32 	[%rd1+4], %rd22;
	st.local.u32 	[%rd1], %rd22;
	mov.u32 	%r9701, %r9672;
	mov.u32 	%r9702, %r9672;
	mov.u32 	%r9703, %r9672;
	bra.uni 	BB1_89;

BB1_97:
	setp.eq.s32	%p92, %r1, 2;
	@%p92 bra 	BB1_167;
	bra.uni 	BB1_98;

BB1_167:
	ld.local.u32 	%r9204, [%rd8+4];
	ld.local.u32 	%r9205, [%rd8];
	// inline asm
	prmt.b32 %r9203, %r9204, %r9205, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r9203;
	ld.local.u32 	%r9208, [%rd8];
	ld.local.u32 	%r9209, [%rd7+12];
	// inline asm
	prmt.b32 %r9207, %r9208, %r9209, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r9207;
	ld.local.u32 	%r9212, [%rd7+12];
	ld.local.u32 	%r9213, [%rd7+8];
	// inline asm
	prmt.b32 %r9211, %r9212, %r9213, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r9211;
	ld.local.u32 	%r9216, [%rd7+8];
	ld.local.u32 	%r9217, [%rd7+4];
	// inline asm
	prmt.b32 %r9215, %r9216, %r9217, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r9215;
	ld.local.u32 	%r9220, [%rd7+4];
	ld.local.u32 	%r9221, [%rd7];
	// inline asm
	prmt.b32 %r9219, %r9220, %r9221, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r9219;
	ld.local.u32 	%r9224, [%rd7];
	ld.local.u32 	%r9225, [%rd6+12];
	// inline asm
	prmt.b32 %r9223, %r9224, %r9225, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r9223;
	ld.local.u32 	%r9228, [%rd6+12];
	ld.local.u32 	%r9229, [%rd6+8];
	// inline asm
	prmt.b32 %r9227, %r9228, %r9229, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r9227;
	ld.local.u32 	%r9232, [%rd6+8];
	ld.local.u32 	%r9233, [%rd6+4];
	// inline asm
	prmt.b32 %r9231, %r9232, %r9233, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r9231;
	ld.local.u32 	%r9236, [%rd6+4];
	ld.local.u32 	%r9237, [%rd6];
	// inline asm
	prmt.b32 %r9235, %r9236, %r9237, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r9235;
	ld.local.u32 	%r9240, [%rd6];
	ld.local.u32 	%r9241, [%rd5+12];
	// inline asm
	prmt.b32 %r9239, %r9240, %r9241, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r9239;
	ld.local.u32 	%r9244, [%rd5+12];
	ld.local.u32 	%r9245, [%rd5+8];
	// inline asm
	prmt.b32 %r9243, %r9244, %r9245, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r9243;
	ld.local.u32 	%r9248, [%rd5+8];
	ld.local.u32 	%r9249, [%rd5+4];
	// inline asm
	prmt.b32 %r9247, %r9248, %r9249, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r9247;
	ld.local.u32 	%r9252, [%rd5+4];
	ld.local.u32 	%r9253, [%rd5];
	// inline asm
	prmt.b32 %r9251, %r9252, %r9253, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r9251;
	ld.local.u32 	%r9256, [%rd5];
	ld.local.u32 	%r9257, [%rd4+12];
	// inline asm
	prmt.b32 %r9255, %r9256, %r9257, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r9255;
	ld.local.u32 	%r9260, [%rd4+12];
	ld.local.u32 	%r9261, [%rd4+8];
	// inline asm
	prmt.b32 %r9259, %r9260, %r9261, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r9259;
	ld.local.u32 	%r9264, [%rd4+8];
	ld.local.u32 	%r9265, [%rd4+4];
	// inline asm
	prmt.b32 %r9263, %r9264, %r9265, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r9263;
	ld.local.u32 	%r9268, [%rd4+4];
	ld.local.u32 	%r9269, [%rd4];
	// inline asm
	prmt.b32 %r9267, %r9268, %r9269, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r9267;
	ld.local.u32 	%r9272, [%rd4];
	ld.local.u32 	%r9273, [%rd3+12];
	// inline asm
	prmt.b32 %r9271, %r9272, %r9273, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r9271;
	ld.local.u32 	%r9276, [%rd3+12];
	ld.local.u32 	%r9277, [%rd3+8];
	// inline asm
	prmt.b32 %r9275, %r9276, %r9277, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r9275;
	ld.local.u32 	%r9280, [%rd3+8];
	ld.local.u32 	%r9281, [%rd3+4];
	// inline asm
	prmt.b32 %r9279, %r9280, %r9281, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r9279;
	ld.local.u32 	%r9284, [%rd3+4];
	ld.local.u32 	%r9285, [%rd3];
	// inline asm
	prmt.b32 %r9283, %r9284, %r9285, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r9283;
	ld.local.u32 	%r9288, [%rd3];
	ld.local.u32 	%r9289, [%rd2+12];
	// inline asm
	prmt.b32 %r9287, %r9288, %r9289, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r9287;
	ld.local.u32 	%r9292, [%rd2+12];
	ld.local.u32 	%r9293, [%rd2+8];
	// inline asm
	prmt.b32 %r9291, %r9292, %r9293, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r9291;
	ld.local.u32 	%r9296, [%rd2+8];
	ld.local.u32 	%r9297, [%rd2+4];
	// inline asm
	prmt.b32 %r9295, %r9296, %r9297, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r9295;
	ld.local.u32 	%r9300, [%rd2+4];
	ld.local.u32 	%r9301, [%rd2];
	// inline asm
	prmt.b32 %r9299, %r9300, %r9301, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r9299;
	ld.local.u32 	%r9304, [%rd2];
	ld.local.u32 	%r9305, [%rd1+12];
	// inline asm
	prmt.b32 %r9303, %r9304, %r9305, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r9303;
	ld.local.u32 	%r9308, [%rd1+12];
	ld.local.u32 	%r9309, [%rd1+8];
	// inline asm
	prmt.b32 %r9307, %r9308, %r9309, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r9307;
	ld.local.u32 	%r9312, [%rd1+8];
	ld.local.u32 	%r9313, [%rd1+4];
	// inline asm
	prmt.b32 %r9311, %r9312, %r9313, %r2;
	// inline asm
	st.local.u32 	[%rd2], %r9311;
	ld.local.u32 	%r9316, [%rd1+4];
	ld.local.u32 	%r9317, [%rd1];
	// inline asm
	prmt.b32 %r9315, %r9316, %r9317, %r2;
	// inline asm
	st.local.u32 	[%rd1+12], %r9315;
	ld.local.u32 	%r9320, [%rd1];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r9319, %r9320, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd1+8], %r9319;
	mov.u64 	%rd2942, 0;
	st.local.u32 	[%rd1+4], %rd2942;
	st.local.u32 	[%rd1], %rd2942;
	bra.uni 	BB1_170;

BB1_8:
	setp.eq.s32	%p45, %r1, 2;
	@%p45 bra 	BB1_85;
	bra.uni 	BB1_9;

BB1_85:
	ld.local.u32 	%r4843, [%rd8+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9674, %r9672, %r4843, %r2;
	// inline asm
	ld.local.u32 	%r4846, [%rd8+12];
	ld.local.u32 	%r4847, [%rd8+8];
	// inline asm
	prmt.b32 %r9675, %r4846, %r4847, %r2;
	// inline asm
	ld.local.u32 	%r4850, [%rd8+8];
	ld.local.u32 	%r4851, [%rd8+4];
	// inline asm
	prmt.b32 %r9676, %r4850, %r4851, %r2;
	// inline asm
	ld.local.u32 	%r4854, [%rd8+4];
	ld.local.u32 	%r4855, [%rd8];
	// inline asm
	prmt.b32 %r4853, %r4854, %r4855, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r4853;
	ld.local.u32 	%r4858, [%rd8];
	ld.local.u32 	%r4859, [%rd7+12];
	// inline asm
	prmt.b32 %r4857, %r4858, %r4859, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r4857;
	ld.local.u32 	%r4862, [%rd7+12];
	ld.local.u32 	%r4863, [%rd7+8];
	// inline asm
	prmt.b32 %r4861, %r4862, %r4863, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r4861;
	ld.local.u32 	%r4866, [%rd7+8];
	ld.local.u32 	%r4867, [%rd7+4];
	// inline asm
	prmt.b32 %r4865, %r4866, %r4867, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r4865;
	ld.local.u32 	%r4870, [%rd7+4];
	ld.local.u32 	%r4871, [%rd7];
	// inline asm
	prmt.b32 %r4869, %r4870, %r4871, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r4869;
	ld.local.u32 	%r4874, [%rd7];
	ld.local.u32 	%r4875, [%rd6+12];
	// inline asm
	prmt.b32 %r4873, %r4874, %r4875, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r4873;
	ld.local.u32 	%r4878, [%rd6+12];
	ld.local.u32 	%r4879, [%rd6+8];
	// inline asm
	prmt.b32 %r4877, %r4878, %r4879, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r4877;
	ld.local.u32 	%r4882, [%rd6+8];
	ld.local.u32 	%r4883, [%rd6+4];
	// inline asm
	prmt.b32 %r4881, %r4882, %r4883, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r4881;
	ld.local.u32 	%r4886, [%rd6+4];
	ld.local.u32 	%r4887, [%rd6];
	// inline asm
	prmt.b32 %r4885, %r4886, %r4887, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r4885;
	ld.local.u32 	%r4890, [%rd6];
	ld.local.u32 	%r4891, [%rd5+12];
	// inline asm
	prmt.b32 %r4889, %r4890, %r4891, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r4889;
	ld.local.u32 	%r4894, [%rd5+12];
	ld.local.u32 	%r4895, [%rd5+8];
	// inline asm
	prmt.b32 %r4893, %r4894, %r4895, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r4893;
	ld.local.u32 	%r4898, [%rd5+8];
	ld.local.u32 	%r4899, [%rd5+4];
	// inline asm
	prmt.b32 %r4897, %r4898, %r4899, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r4897;
	ld.local.u32 	%r4902, [%rd5+4];
	ld.local.u32 	%r4903, [%rd5];
	// inline asm
	prmt.b32 %r4901, %r4902, %r4903, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r4901;
	ld.local.u32 	%r4906, [%rd5];
	ld.local.u32 	%r4907, [%rd4+12];
	// inline asm
	prmt.b32 %r4905, %r4906, %r4907, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r4905;
	ld.local.u32 	%r4910, [%rd4+12];
	ld.local.u32 	%r4911, [%rd4+8];
	// inline asm
	prmt.b32 %r4909, %r4910, %r4911, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r4909;
	ld.local.u32 	%r4914, [%rd4+8];
	ld.local.u32 	%r4915, [%rd4+4];
	// inline asm
	prmt.b32 %r4913, %r4914, %r4915, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r4913;
	ld.local.u32 	%r4918, [%rd4+4];
	ld.local.u32 	%r4919, [%rd4];
	// inline asm
	prmt.b32 %r4917, %r4918, %r4919, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r4917;
	ld.local.u32 	%r4922, [%rd4];
	ld.local.u32 	%r4923, [%rd3+12];
	// inline asm
	prmt.b32 %r4921, %r4922, %r4923, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r4921;
	ld.local.u32 	%r4926, [%rd3+12];
	ld.local.u32 	%r4927, [%rd3+8];
	// inline asm
	prmt.b32 %r4925, %r4926, %r4927, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r4925;
	ld.local.u32 	%r4930, [%rd3+8];
	ld.local.u32 	%r4931, [%rd3+4];
	// inline asm
	prmt.b32 %r4929, %r4930, %r4931, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r4929;
	ld.local.u32 	%r4934, [%rd3+4];
	ld.local.u32 	%r4935, [%rd3];
	// inline asm
	prmt.b32 %r4933, %r4934, %r4935, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r4933;
	ld.local.u32 	%r4938, [%rd3];
	ld.local.u32 	%r4939, [%rd2+12];
	// inline asm
	prmt.b32 %r4937, %r4938, %r4939, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r4937;
	ld.local.u32 	%r4942, [%rd2+12];
	ld.local.u32 	%r4943, [%rd2+8];
	// inline asm
	prmt.b32 %r4941, %r4942, %r4943, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r4941;
	ld.local.u32 	%r4946, [%rd2+8];
	ld.local.u32 	%r4947, [%rd2+4];
	// inline asm
	prmt.b32 %r4945, %r4946, %r4947, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r4945;
	ld.local.u32 	%r4950, [%rd2+4];
	ld.local.u32 	%r4951, [%rd2];
	// inline asm
	prmt.b32 %r4949, %r4950, %r4951, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r4949;
	ld.local.u32 	%r4954, [%rd2];
	ld.local.u32 	%r4955, [%rd1+12];
	// inline asm
	prmt.b32 %r4953, %r4954, %r4955, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r4953;
	ld.local.u32 	%r4958, [%rd1+12];
	ld.local.u32 	%r4959, [%rd1+8];
	// inline asm
	prmt.b32 %r4957, %r4958, %r4959, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r4957;
	ld.local.u32 	%r4962, [%rd1+8];
	ld.local.u32 	%r4963, [%rd1+4];
	// inline asm
	prmt.b32 %r4961, %r4962, %r4963, %r2;
	// inline asm
	st.local.u32 	[%rd2], %r4961;
	ld.local.u32 	%r4966, [%rd1+4];
	ld.local.u32 	%r4967, [%rd1];
	// inline asm
	prmt.b32 %r4965, %r4966, %r4967, %r2;
	// inline asm
	st.local.u32 	[%rd1+12], %r4965;
	ld.local.u32 	%r4970, [%rd1];
	// inline asm
	prmt.b32 %r4969, %r4970, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd1+8], %r4969;
	mov.u64 	%rd48, 0;
	st.local.u32 	[%rd1+4], %rd48;
	st.local.u32 	[%rd1], %rd48;
	mov.u32 	%r9673, %r9672;
	bra.uni 	BB1_11;

BB1_128:
	setp.eq.s32	%p69, %r1, 18;
	@%p69 bra 	BB1_159;
	bra.uni 	BB1_129;

BB1_159:
	ld.local.u32 	%r7812, [%rd4+4];
	ld.local.u32 	%r7813, [%rd4];
	// inline asm
	prmt.b32 %r7811, %r7812, %r7813, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r7811;
	ld.local.u32 	%r7816, [%rd4];
	ld.local.u32 	%r7817, [%rd3+12];
	// inline asm
	prmt.b32 %r7815, %r7816, %r7817, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r7815;
	ld.local.u32 	%r7820, [%rd3+12];
	ld.local.u32 	%r7821, [%rd3+8];
	// inline asm
	prmt.b32 %r7819, %r7820, %r7821, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r7819;
	ld.local.u32 	%r7824, [%rd3+8];
	ld.local.u32 	%r7825, [%rd3+4];
	// inline asm
	prmt.b32 %r7823, %r7824, %r7825, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r7823;
	ld.local.u32 	%r7828, [%rd3+4];
	ld.local.u32 	%r7829, [%rd3];
	// inline asm
	prmt.b32 %r7827, %r7828, %r7829, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r7827;
	ld.local.u32 	%r7832, [%rd3];
	ld.local.u32 	%r7833, [%rd2+12];
	// inline asm
	prmt.b32 %r7831, %r7832, %r7833, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r7831;
	ld.local.u32 	%r7836, [%rd2+12];
	ld.local.u32 	%r7837, [%rd2+8];
	// inline asm
	prmt.b32 %r7835, %r7836, %r7837, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r7835;
	ld.local.u32 	%r7840, [%rd2+8];
	ld.local.u32 	%r7841, [%rd2+4];
	// inline asm
	prmt.b32 %r7839, %r7840, %r7841, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r7839;
	ld.local.u32 	%r7844, [%rd2+4];
	ld.local.u32 	%r7845, [%rd2];
	// inline asm
	prmt.b32 %r7843, %r7844, %r7845, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r7843;
	ld.local.u32 	%r7848, [%rd2];
	ld.local.u32 	%r7849, [%rd1+12];
	// inline asm
	prmt.b32 %r7847, %r7848, %r7849, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r7847;
	ld.local.u32 	%r7852, [%rd1+12];
	ld.local.u32 	%r7853, [%rd1+8];
	// inline asm
	prmt.b32 %r7851, %r7852, %r7853, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r7851;
	ld.local.u32 	%r7856, [%rd1+8];
	ld.local.u32 	%r7857, [%rd1+4];
	// inline asm
	prmt.b32 %r7855, %r7856, %r7857, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r7855;
	ld.local.u32 	%r7860, [%rd1+4];
	ld.local.u32 	%r7861, [%rd1];
	// inline asm
	prmt.b32 %r7859, %r7860, %r7861, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r7859;
	ld.local.u32 	%r7864, [%rd1];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7863, %r7864, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r7863;
	st.local.u32 	[%rd5+4], %r9705;
	st.local.u32 	[%rd5], %r9705;
	st.local.u32 	[%rd4+12], %r9705;
	st.local.u32 	[%rd4+8], %r9705;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	mov.u64 	%rd2926, 0;
	st.local.u32 	[%rd1+4], %rd2926;
	st.local.u32 	[%rd1], %rd2926;
	bra.uni 	BB1_170;

BB1_40:
	setp.eq.s32	%p22, %r1, 18;
	@%p22 bra 	BB1_71;
	bra.uni 	BB1_41;

BB1_71:
	ld.local.u32 	%r2387, [%rd8+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9690, %r9672, %r2387, %r2;
	// inline asm
	ld.local.u32 	%r2390, [%rd8+12];
	ld.local.u32 	%r2391, [%rd8+8];
	// inline asm
	prmt.b32 %r9691, %r2390, %r2391, %r2;
	// inline asm
	ld.local.u32 	%r2394, [%rd8+8];
	ld.local.u32 	%r2395, [%rd8+4];
	// inline asm
	prmt.b32 %r9692, %r2394, %r2395, %r2;
	// inline asm
	ld.local.u32 	%r2398, [%rd8+4];
	ld.local.u32 	%r2399, [%rd8];
	// inline asm
	prmt.b32 %r9685, %r2398, %r2399, %r2;
	// inline asm
	ld.local.u32 	%r2402, [%rd8];
	ld.local.u32 	%r2403, [%rd7+12];
	// inline asm
	prmt.b32 %r9686, %r2402, %r2403, %r2;
	// inline asm
	ld.local.u32 	%r2406, [%rd7+12];
	ld.local.u32 	%r2407, [%rd7+8];
	// inline asm
	prmt.b32 %r9687, %r2406, %r2407, %r2;
	// inline asm
	ld.local.u32 	%r2410, [%rd7+8];
	ld.local.u32 	%r2411, [%rd7+4];
	// inline asm
	prmt.b32 %r9688, %r2410, %r2411, %r2;
	// inline asm
	ld.local.u32 	%r2414, [%rd7+4];
	ld.local.u32 	%r2415, [%rd7];
	// inline asm
	prmt.b32 %r9681, %r2414, %r2415, %r2;
	// inline asm
	ld.local.u32 	%r2418, [%rd7];
	ld.local.u32 	%r2419, [%rd6+12];
	// inline asm
	prmt.b32 %r9682, %r2418, %r2419, %r2;
	// inline asm
	ld.local.u32 	%r2422, [%rd6+12];
	ld.local.u32 	%r2423, [%rd6+8];
	// inline asm
	prmt.b32 %r9683, %r2422, %r2423, %r2;
	// inline asm
	ld.local.u32 	%r2426, [%rd6+8];
	ld.local.u32 	%r2427, [%rd6+4];
	// inline asm
	prmt.b32 %r9684, %r2426, %r2427, %r2;
	// inline asm
	ld.local.u32 	%r2430, [%rd6+4];
	ld.local.u32 	%r2431, [%rd6];
	// inline asm
	prmt.b32 %r9677, %r2430, %r2431, %r2;
	// inline asm
	ld.local.u32 	%r2434, [%rd6];
	ld.local.u32 	%r2435, [%rd5+12];
	// inline asm
	prmt.b32 %r9678, %r2434, %r2435, %r2;
	// inline asm
	ld.local.u32 	%r2438, [%rd5+12];
	ld.local.u32 	%r2439, [%rd5+8];
	// inline asm
	prmt.b32 %r9679, %r2438, %r2439, %r2;
	// inline asm
	ld.local.u32 	%r2442, [%rd5+8];
	ld.local.u32 	%r2443, [%rd5+4];
	// inline asm
	prmt.b32 %r9680, %r2442, %r2443, %r2;
	// inline asm
	ld.local.u32 	%r2446, [%rd5+4];
	ld.local.u32 	%r2447, [%rd5];
	// inline asm
	prmt.b32 %r9673, %r2446, %r2447, %r2;
	// inline asm
	ld.local.u32 	%r2450, [%rd5];
	ld.local.u32 	%r2451, [%rd4+12];
	// inline asm
	prmt.b32 %r9674, %r2450, %r2451, %r2;
	// inline asm
	ld.local.u32 	%r2454, [%rd4+12];
	ld.local.u32 	%r2455, [%rd4+8];
	// inline asm
	prmt.b32 %r9675, %r2454, %r2455, %r2;
	// inline asm
	ld.local.u32 	%r2458, [%rd4+8];
	ld.local.u32 	%r2459, [%rd4+4];
	// inline asm
	prmt.b32 %r9676, %r2458, %r2459, %r2;
	// inline asm
	ld.local.u32 	%r2462, [%rd4+4];
	ld.local.u32 	%r2463, [%rd4];
	// inline asm
	prmt.b32 %r2461, %r2462, %r2463, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r2461;
	ld.local.u32 	%r2466, [%rd4];
	ld.local.u32 	%r2467, [%rd3+12];
	// inline asm
	prmt.b32 %r2465, %r2466, %r2467, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r2465;
	ld.local.u32 	%r2470, [%rd3+12];
	ld.local.u32 	%r2471, [%rd3+8];
	// inline asm
	prmt.b32 %r2469, %r2470, %r2471, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r2469;
	ld.local.u32 	%r2474, [%rd3+8];
	ld.local.u32 	%r2475, [%rd3+4];
	// inline asm
	prmt.b32 %r2473, %r2474, %r2475, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r2473;
	ld.local.u32 	%r2478, [%rd3+4];
	ld.local.u32 	%r2479, [%rd3];
	// inline asm
	prmt.b32 %r2477, %r2478, %r2479, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r2477;
	ld.local.u32 	%r2482, [%rd3];
	ld.local.u32 	%r2483, [%rd2+12];
	// inline asm
	prmt.b32 %r2481, %r2482, %r2483, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r2481;
	ld.local.u32 	%r2486, [%rd2+12];
	ld.local.u32 	%r2487, [%rd2+8];
	// inline asm
	prmt.b32 %r2485, %r2486, %r2487, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r2485;
	ld.local.u32 	%r2490, [%rd2+8];
	ld.local.u32 	%r2491, [%rd2+4];
	// inline asm
	prmt.b32 %r2489, %r2490, %r2491, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r2489;
	ld.local.u32 	%r2494, [%rd2+4];
	ld.local.u32 	%r2495, [%rd2];
	// inline asm
	prmt.b32 %r2493, %r2494, %r2495, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r2493;
	ld.local.u32 	%r2498, [%rd2];
	ld.local.u32 	%r2499, [%rd1+12];
	// inline asm
	prmt.b32 %r2497, %r2498, %r2499, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r2497;
	ld.local.u32 	%r2502, [%rd1+12];
	ld.local.u32 	%r2503, [%rd1+8];
	// inline asm
	prmt.b32 %r2501, %r2502, %r2503, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r2501;
	ld.local.u32 	%r2506, [%rd1+8];
	ld.local.u32 	%r2507, [%rd1+4];
	// inline asm
	prmt.b32 %r2505, %r2506, %r2507, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r2505;
	ld.local.u32 	%r2510, [%rd1+4];
	ld.local.u32 	%r2511, [%rd1];
	// inline asm
	prmt.b32 %r2509, %r2510, %r2511, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r2509;
	ld.local.u32 	%r2514, [%rd1];
	// inline asm
	prmt.b32 %r2513, %r2514, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r2513;
	st.local.u32 	[%rd5+4], %r9672;
	st.local.u32 	[%rd5], %r9672;
	st.local.u32 	[%rd4+12], %r9672;
	st.local.u32 	[%rd4+8], %r9672;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	mov.u64 	%rd32, 0;
	st.local.u32 	[%rd1+4], %rd32;
	st.local.u32 	[%rd1], %rd32;
	mov.u32 	%r9689, %r9672;
	bra.uni 	BB1_82;

BB1_112:
	setp.eq.s32	%p81, %r1, 10;
	@%p81 bra 	BB1_163;
	bra.uni 	BB1_113;

BB1_163:
	ld.local.u32 	%r8380, [%rd6+4];
	ld.local.u32 	%r8381, [%rd6];
	// inline asm
	prmt.b32 %r8379, %r8380, %r8381, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r8379;
	ld.local.u32 	%r8384, [%rd6];
	ld.local.u32 	%r8385, [%rd5+12];
	// inline asm
	prmt.b32 %r8383, %r8384, %r8385, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r8383;
	ld.local.u32 	%r8388, [%rd5+12];
	ld.local.u32 	%r8389, [%rd5+8];
	// inline asm
	prmt.b32 %r8387, %r8388, %r8389, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r8387;
	ld.local.u32 	%r8392, [%rd5+8];
	ld.local.u32 	%r8393, [%rd5+4];
	// inline asm
	prmt.b32 %r8391, %r8392, %r8393, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r8391;
	ld.local.u32 	%r8396, [%rd5+4];
	ld.local.u32 	%r8397, [%rd5];
	// inline asm
	prmt.b32 %r8395, %r8396, %r8397, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r8395;
	ld.local.u32 	%r8400, [%rd5];
	ld.local.u32 	%r8401, [%rd4+12];
	// inline asm
	prmt.b32 %r8399, %r8400, %r8401, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r8399;
	ld.local.u32 	%r8404, [%rd4+12];
	ld.local.u32 	%r8405, [%rd4+8];
	// inline asm
	prmt.b32 %r8403, %r8404, %r8405, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r8403;
	ld.local.u32 	%r8408, [%rd4+8];
	ld.local.u32 	%r8409, [%rd4+4];
	// inline asm
	prmt.b32 %r8407, %r8408, %r8409, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r8407;
	ld.local.u32 	%r8412, [%rd4+4];
	ld.local.u32 	%r8413, [%rd4];
	// inline asm
	prmt.b32 %r8411, %r8412, %r8413, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r8411;
	ld.local.u32 	%r8416, [%rd4];
	ld.local.u32 	%r8417, [%rd3+12];
	// inline asm
	prmt.b32 %r8415, %r8416, %r8417, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r8415;
	ld.local.u32 	%r8420, [%rd3+12];
	ld.local.u32 	%r8421, [%rd3+8];
	// inline asm
	prmt.b32 %r8419, %r8420, %r8421, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r8419;
	ld.local.u32 	%r8424, [%rd3+8];
	ld.local.u32 	%r8425, [%rd3+4];
	// inline asm
	prmt.b32 %r8423, %r8424, %r8425, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r8423;
	ld.local.u32 	%r8428, [%rd3+4];
	ld.local.u32 	%r8429, [%rd3];
	// inline asm
	prmt.b32 %r8427, %r8428, %r8429, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r8427;
	ld.local.u32 	%r8432, [%rd3];
	ld.local.u32 	%r8433, [%rd2+12];
	// inline asm
	prmt.b32 %r8431, %r8432, %r8433, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r8431;
	ld.local.u32 	%r8436, [%rd2+12];
	ld.local.u32 	%r8437, [%rd2+8];
	// inline asm
	prmt.b32 %r8435, %r8436, %r8437, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r8435;
	ld.local.u32 	%r8440, [%rd2+8];
	ld.local.u32 	%r8441, [%rd2+4];
	// inline asm
	prmt.b32 %r8439, %r8440, %r8441, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r8439;
	ld.local.u32 	%r8444, [%rd2+4];
	ld.local.u32 	%r8445, [%rd2];
	// inline asm
	prmt.b32 %r8443, %r8444, %r8445, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r8443;
	ld.local.u32 	%r8448, [%rd2];
	ld.local.u32 	%r8449, [%rd1+12];
	// inline asm
	prmt.b32 %r8447, %r8448, %r8449, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r8447;
	ld.local.u32 	%r8452, [%rd1+12];
	ld.local.u32 	%r8453, [%rd1+8];
	// inline asm
	prmt.b32 %r8451, %r8452, %r8453, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r8451;
	ld.local.u32 	%r8456, [%rd1+8];
	ld.local.u32 	%r8457, [%rd1+4];
	// inline asm
	prmt.b32 %r8455, %r8456, %r8457, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r8455;
	ld.local.u32 	%r8460, [%rd1+4];
	ld.local.u32 	%r8461, [%rd1];
	// inline asm
	prmt.b32 %r8459, %r8460, %r8461, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r8459;
	ld.local.u32 	%r8464, [%rd1];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r8463, %r8464, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r8463;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	mov.u64 	%rd2934, 0;
	st.local.u32 	[%rd1+4], %rd2934;
	st.local.u32 	[%rd1], %rd2934;
	bra.uni 	BB1_170;

BB1_24:
	setp.eq.s32	%p34, %r1, 10;
	@%p34 bra 	BB1_75;
	bra.uni 	BB1_25;

BB1_75:
	ld.local.u32 	%r3583, [%rd8+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9682, %r9672, %r3583, %r2;
	// inline asm
	ld.local.u32 	%r3586, [%rd8+12];
	ld.local.u32 	%r3587, [%rd8+8];
	// inline asm
	prmt.b32 %r9683, %r3586, %r3587, %r2;
	// inline asm
	ld.local.u32 	%r3590, [%rd8+8];
	ld.local.u32 	%r3591, [%rd8+4];
	// inline asm
	prmt.b32 %r9684, %r3590, %r3591, %r2;
	// inline asm
	ld.local.u32 	%r3594, [%rd8+4];
	ld.local.u32 	%r3595, [%rd8];
	// inline asm
	prmt.b32 %r9677, %r3594, %r3595, %r2;
	// inline asm
	ld.local.u32 	%r3598, [%rd8];
	ld.local.u32 	%r3599, [%rd7+12];
	// inline asm
	prmt.b32 %r9678, %r3598, %r3599, %r2;
	// inline asm
	ld.local.u32 	%r3602, [%rd7+12];
	ld.local.u32 	%r3603, [%rd7+8];
	// inline asm
	prmt.b32 %r9679, %r3602, %r3603, %r2;
	// inline asm
	ld.local.u32 	%r3606, [%rd7+8];
	ld.local.u32 	%r3607, [%rd7+4];
	// inline asm
	prmt.b32 %r9680, %r3606, %r3607, %r2;
	// inline asm
	ld.local.u32 	%r3610, [%rd7+4];
	ld.local.u32 	%r3611, [%rd7];
	// inline asm
	prmt.b32 %r9673, %r3610, %r3611, %r2;
	// inline asm
	ld.local.u32 	%r3614, [%rd7];
	ld.local.u32 	%r3615, [%rd6+12];
	// inline asm
	prmt.b32 %r9674, %r3614, %r3615, %r2;
	// inline asm
	ld.local.u32 	%r3618, [%rd6+12];
	ld.local.u32 	%r3619, [%rd6+8];
	// inline asm
	prmt.b32 %r9675, %r3618, %r3619, %r2;
	// inline asm
	ld.local.u32 	%r3622, [%rd6+8];
	ld.local.u32 	%r3623, [%rd6+4];
	// inline asm
	prmt.b32 %r9676, %r3622, %r3623, %r2;
	// inline asm
	ld.local.u32 	%r3626, [%rd6+4];
	ld.local.u32 	%r3627, [%rd6];
	// inline asm
	prmt.b32 %r3625, %r3626, %r3627, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r3625;
	ld.local.u32 	%r3630, [%rd6];
	ld.local.u32 	%r3631, [%rd5+12];
	// inline asm
	prmt.b32 %r3629, %r3630, %r3631, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r3629;
	ld.local.u32 	%r3634, [%rd5+12];
	ld.local.u32 	%r3635, [%rd5+8];
	// inline asm
	prmt.b32 %r3633, %r3634, %r3635, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r3633;
	ld.local.u32 	%r3638, [%rd5+8];
	ld.local.u32 	%r3639, [%rd5+4];
	// inline asm
	prmt.b32 %r3637, %r3638, %r3639, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r3637;
	ld.local.u32 	%r3642, [%rd5+4];
	ld.local.u32 	%r3643, [%rd5];
	// inline asm
	prmt.b32 %r3641, %r3642, %r3643, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r3641;
	ld.local.u32 	%r3646, [%rd5];
	ld.local.u32 	%r3647, [%rd4+12];
	// inline asm
	prmt.b32 %r3645, %r3646, %r3647, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r3645;
	ld.local.u32 	%r3650, [%rd4+12];
	ld.local.u32 	%r3651, [%rd4+8];
	// inline asm
	prmt.b32 %r3649, %r3650, %r3651, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r3649;
	ld.local.u32 	%r3654, [%rd4+8];
	ld.local.u32 	%r3655, [%rd4+4];
	// inline asm
	prmt.b32 %r3653, %r3654, %r3655, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r3653;
	ld.local.u32 	%r3658, [%rd4+4];
	ld.local.u32 	%r3659, [%rd4];
	// inline asm
	prmt.b32 %r3657, %r3658, %r3659, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r3657;
	ld.local.u32 	%r3662, [%rd4];
	ld.local.u32 	%r3663, [%rd3+12];
	// inline asm
	prmt.b32 %r3661, %r3662, %r3663, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r3661;
	ld.local.u32 	%r3666, [%rd3+12];
	ld.local.u32 	%r3667, [%rd3+8];
	// inline asm
	prmt.b32 %r3665, %r3666, %r3667, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r3665;
	ld.local.u32 	%r3670, [%rd3+8];
	ld.local.u32 	%r3671, [%rd3+4];
	// inline asm
	prmt.b32 %r3669, %r3670, %r3671, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r3669;
	ld.local.u32 	%r3674, [%rd3+4];
	ld.local.u32 	%r3675, [%rd3];
	// inline asm
	prmt.b32 %r3673, %r3674, %r3675, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r3673;
	ld.local.u32 	%r3678, [%rd3];
	ld.local.u32 	%r3679, [%rd2+12];
	// inline asm
	prmt.b32 %r3677, %r3678, %r3679, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r3677;
	ld.local.u32 	%r3682, [%rd2+12];
	ld.local.u32 	%r3683, [%rd2+8];
	// inline asm
	prmt.b32 %r3681, %r3682, %r3683, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r3681;
	ld.local.u32 	%r3686, [%rd2+8];
	ld.local.u32 	%r3687, [%rd2+4];
	// inline asm
	prmt.b32 %r3685, %r3686, %r3687, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r3685;
	ld.local.u32 	%r3690, [%rd2+4];
	ld.local.u32 	%r3691, [%rd2];
	// inline asm
	prmt.b32 %r3689, %r3690, %r3691, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r3689;
	ld.local.u32 	%r3694, [%rd2];
	ld.local.u32 	%r3695, [%rd1+12];
	// inline asm
	prmt.b32 %r3693, %r3694, %r3695, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r3693;
	ld.local.u32 	%r3698, [%rd1+12];
	ld.local.u32 	%r3699, [%rd1+8];
	// inline asm
	prmt.b32 %r3697, %r3698, %r3699, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r3697;
	ld.local.u32 	%r3702, [%rd1+8];
	ld.local.u32 	%r3703, [%rd1+4];
	// inline asm
	prmt.b32 %r3701, %r3702, %r3703, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r3701;
	ld.local.u32 	%r3706, [%rd1+4];
	ld.local.u32 	%r3707, [%rd1];
	// inline asm
	prmt.b32 %r3705, %r3706, %r3707, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r3705;
	ld.local.u32 	%r3710, [%rd1];
	// inline asm
	prmt.b32 %r3709, %r3710, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r3709;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	mov.u64 	%rd40, 0;
	st.local.u32 	[%rd1+4], %rd40;
	st.local.u32 	[%rd1], %rd40;
	mov.u32 	%r9681, %r9672;
	bra.uni 	BB1_80;

BB1_143:
	setp.eq.s32	%p58, %r1, 26;
	@%p58 bra 	BB1_155;
	bra.uni 	BB1_144;

BB1_155:
	ld.local.u32 	%r7500, [%rd2+4];
	ld.local.u32 	%r7501, [%rd2];
	// inline asm
	prmt.b32 %r7499, %r7500, %r7501, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r7499;
	ld.local.u32 	%r7504, [%rd2];
	ld.local.u32 	%r7505, [%rd1+12];
	// inline asm
	prmt.b32 %r7503, %r7504, %r7505, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r7503;
	ld.local.u32 	%r7508, [%rd1+12];
	ld.local.u32 	%r7509, [%rd1+8];
	// inline asm
	prmt.b32 %r7507, %r7508, %r7509, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r7507;
	ld.local.u32 	%r7512, [%rd1+8];
	ld.local.u32 	%r7513, [%rd1+4];
	// inline asm
	prmt.b32 %r7511, %r7512, %r7513, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r7511;
	ld.local.u32 	%r7516, [%rd1+4];
	ld.local.u32 	%r7517, [%rd1];
	// inline asm
	prmt.b32 %r7515, %r7516, %r7517, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r7515;
	ld.local.u32 	%r7520, [%rd1];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7519, %r7520, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r7519;
	st.local.u32 	[%rd7+4], %r9705;
	st.local.u32 	[%rd7], %r9705;
	st.local.u32 	[%rd6+12], %r9705;
	st.local.u32 	[%rd6+8], %r9705;
	st.local.u32 	[%rd6+4], %r9705;
	st.local.u32 	[%rd6], %r9705;
	st.local.u32 	[%rd5+12], %r9705;
	st.local.u32 	[%rd5+8], %r9705;
	st.local.u32 	[%rd5+4], %r9705;
	st.local.u32 	[%rd5], %r9705;
	st.local.u32 	[%rd4+12], %r9705;
	st.local.u32 	[%rd4+8], %r9705;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	mov.u64 	%rd2918, 0;
	st.local.u32 	[%rd1+4], %rd2918;
	st.local.u32 	[%rd1], %rd2918;
	bra.uni 	BB1_170;

BB1_55:
	setp.eq.s32	%p11, %r1, 26;
	@%p11 bra 	BB1_67;
	bra.uni 	BB1_56;

BB1_67:
	ld.local.u32 	%r1255, [%rd8+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9698, %r9672, %r1255, %r2;
	// inline asm
	ld.local.u32 	%r1258, [%rd8+12];
	ld.local.u32 	%r1259, [%rd8+8];
	// inline asm
	prmt.b32 %r9699, %r1258, %r1259, %r2;
	// inline asm
	ld.local.u32 	%r1262, [%rd8+8];
	ld.local.u32 	%r1263, [%rd8+4];
	// inline asm
	prmt.b32 %r9700, %r1262, %r1263, %r2;
	// inline asm
	ld.local.u32 	%r1266, [%rd8+4];
	ld.local.u32 	%r1267, [%rd8];
	// inline asm
	prmt.b32 %r9693, %r1266, %r1267, %r2;
	// inline asm
	ld.local.u32 	%r1270, [%rd8];
	ld.local.u32 	%r1271, [%rd7+12];
	// inline asm
	prmt.b32 %r9694, %r1270, %r1271, %r2;
	// inline asm
	ld.local.u32 	%r1274, [%rd7+12];
	ld.local.u32 	%r1275, [%rd7+8];
	// inline asm
	prmt.b32 %r9695, %r1274, %r1275, %r2;
	// inline asm
	ld.local.u32 	%r1278, [%rd7+8];
	ld.local.u32 	%r1279, [%rd7+4];
	// inline asm
	prmt.b32 %r9696, %r1278, %r1279, %r2;
	// inline asm
	ld.local.u32 	%r1282, [%rd7+4];
	ld.local.u32 	%r1283, [%rd7];
	// inline asm
	prmt.b32 %r9689, %r1282, %r1283, %r2;
	// inline asm
	ld.local.u32 	%r1286, [%rd7];
	ld.local.u32 	%r1287, [%rd6+12];
	// inline asm
	prmt.b32 %r9690, %r1286, %r1287, %r2;
	// inline asm
	ld.local.u32 	%r1290, [%rd6+12];
	ld.local.u32 	%r1291, [%rd6+8];
	// inline asm
	prmt.b32 %r9691, %r1290, %r1291, %r2;
	// inline asm
	ld.local.u32 	%r1294, [%rd6+8];
	ld.local.u32 	%r1295, [%rd6+4];
	// inline asm
	prmt.b32 %r9692, %r1294, %r1295, %r2;
	// inline asm
	ld.local.u32 	%r1298, [%rd6+4];
	ld.local.u32 	%r1299, [%rd6];
	// inline asm
	prmt.b32 %r9685, %r1298, %r1299, %r2;
	// inline asm
	ld.local.u32 	%r1302, [%rd6];
	ld.local.u32 	%r1303, [%rd5+12];
	// inline asm
	prmt.b32 %r9686, %r1302, %r1303, %r2;
	// inline asm
	ld.local.u32 	%r1306, [%rd5+12];
	ld.local.u32 	%r1307, [%rd5+8];
	// inline asm
	prmt.b32 %r9687, %r1306, %r1307, %r2;
	// inline asm
	ld.local.u32 	%r1310, [%rd5+8];
	ld.local.u32 	%r1311, [%rd5+4];
	// inline asm
	prmt.b32 %r9688, %r1310, %r1311, %r2;
	// inline asm
	ld.local.u32 	%r1314, [%rd5+4];
	ld.local.u32 	%r1315, [%rd5];
	// inline asm
	prmt.b32 %r9681, %r1314, %r1315, %r2;
	// inline asm
	ld.local.u32 	%r1318, [%rd5];
	ld.local.u32 	%r1319, [%rd4+12];
	// inline asm
	prmt.b32 %r9682, %r1318, %r1319, %r2;
	// inline asm
	ld.local.u32 	%r1322, [%rd4+12];
	ld.local.u32 	%r1323, [%rd4+8];
	// inline asm
	prmt.b32 %r9683, %r1322, %r1323, %r2;
	// inline asm
	ld.local.u32 	%r1326, [%rd4+8];
	ld.local.u32 	%r1327, [%rd4+4];
	// inline asm
	prmt.b32 %r9684, %r1326, %r1327, %r2;
	// inline asm
	ld.local.u32 	%r1330, [%rd4+4];
	ld.local.u32 	%r1331, [%rd4];
	// inline asm
	prmt.b32 %r9677, %r1330, %r1331, %r2;
	// inline asm
	ld.local.u32 	%r1334, [%rd4];
	ld.local.u32 	%r1335, [%rd3+12];
	// inline asm
	prmt.b32 %r9678, %r1334, %r1335, %r2;
	// inline asm
	ld.local.u32 	%r1338, [%rd3+12];
	ld.local.u32 	%r1339, [%rd3+8];
	// inline asm
	prmt.b32 %r9679, %r1338, %r1339, %r2;
	// inline asm
	ld.local.u32 	%r1342, [%rd3+8];
	ld.local.u32 	%r1343, [%rd3+4];
	// inline asm
	prmt.b32 %r9680, %r1342, %r1343, %r2;
	// inline asm
	ld.local.u32 	%r1346, [%rd3+4];
	ld.local.u32 	%r1347, [%rd3];
	// inline asm
	prmt.b32 %r9673, %r1346, %r1347, %r2;
	// inline asm
	ld.local.u32 	%r1350, [%rd3];
	ld.local.u32 	%r1351, [%rd2+12];
	// inline asm
	prmt.b32 %r9674, %r1350, %r1351, %r2;
	// inline asm
	ld.local.u32 	%r1354, [%rd2+12];
	ld.local.u32 	%r1355, [%rd2+8];
	// inline asm
	prmt.b32 %r9675, %r1354, %r1355, %r2;
	// inline asm
	ld.local.u32 	%r1358, [%rd2+8];
	ld.local.u32 	%r1359, [%rd2+4];
	// inline asm
	prmt.b32 %r9676, %r1358, %r1359, %r2;
	// inline asm
	ld.local.u32 	%r1362, [%rd2+4];
	ld.local.u32 	%r1363, [%rd2];
	// inline asm
	prmt.b32 %r1361, %r1362, %r1363, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r1361;
	ld.local.u32 	%r1366, [%rd2];
	ld.local.u32 	%r1367, [%rd1+12];
	// inline asm
	prmt.b32 %r1365, %r1366, %r1367, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r1365;
	ld.local.u32 	%r1370, [%rd1+12];
	ld.local.u32 	%r1371, [%rd1+8];
	// inline asm
	prmt.b32 %r1369, %r1370, %r1371, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r1369;
	ld.local.u32 	%r1374, [%rd1+8];
	ld.local.u32 	%r1375, [%rd1+4];
	// inline asm
	prmt.b32 %r1373, %r1374, %r1375, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r1373;
	ld.local.u32 	%r1378, [%rd1+4];
	ld.local.u32 	%r1379, [%rd1];
	// inline asm
	prmt.b32 %r1377, %r1378, %r1379, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r1377;
	ld.local.u32 	%r1382, [%rd1];
	// inline asm
	prmt.b32 %r1381, %r1382, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r1381;
	st.local.u32 	[%rd7+4], %r9672;
	st.local.u32 	[%rd7], %r9672;
	st.local.u32 	[%rd6+12], %r9672;
	st.local.u32 	[%rd6+8], %r9672;
	st.local.u32 	[%rd6+4], %r9672;
	st.local.u32 	[%rd6], %r9672;
	st.local.u32 	[%rd5+12], %r9672;
	st.local.u32 	[%rd5+8], %r9672;
	st.local.u32 	[%rd5+4], %r9672;
	st.local.u32 	[%rd5], %r9672;
	st.local.u32 	[%rd4+12], %r9672;
	st.local.u32 	[%rd4+8], %r9672;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	mov.u64 	%rd24, 0;
	st.local.u32 	[%rd1+4], %rd24;
	st.local.u32 	[%rd1], %rd24;
	mov.u32 	%r9697, %r9672;
	bra.uni 	BB1_84;

BB1_104:
	setp.eq.s32	%p87, %r1, 6;
	@%p87 bra 	BB1_165;
	bra.uni 	BB1_105;

BB1_165:
	ld.local.u32 	%r8760, [%rd7+4];
	ld.local.u32 	%r8761, [%rd7];
	// inline asm
	prmt.b32 %r8759, %r8760, %r8761, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r8759;
	ld.local.u32 	%r8764, [%rd7];
	ld.local.u32 	%r8765, [%rd6+12];
	// inline asm
	prmt.b32 %r8763, %r8764, %r8765, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r8763;
	ld.local.u32 	%r8768, [%rd6+12];
	ld.local.u32 	%r8769, [%rd6+8];
	// inline asm
	prmt.b32 %r8767, %r8768, %r8769, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r8767;
	ld.local.u32 	%r8772, [%rd6+8];
	ld.local.u32 	%r8773, [%rd6+4];
	// inline asm
	prmt.b32 %r8771, %r8772, %r8773, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r8771;
	ld.local.u32 	%r8776, [%rd6+4];
	ld.local.u32 	%r8777, [%rd6];
	// inline asm
	prmt.b32 %r8775, %r8776, %r8777, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r8775;
	ld.local.u32 	%r8780, [%rd6];
	ld.local.u32 	%r8781, [%rd5+12];
	// inline asm
	prmt.b32 %r8779, %r8780, %r8781, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r8779;
	ld.local.u32 	%r8784, [%rd5+12];
	ld.local.u32 	%r8785, [%rd5+8];
	// inline asm
	prmt.b32 %r8783, %r8784, %r8785, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r8783;
	ld.local.u32 	%r8788, [%rd5+8];
	ld.local.u32 	%r8789, [%rd5+4];
	// inline asm
	prmt.b32 %r8787, %r8788, %r8789, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r8787;
	ld.local.u32 	%r8792, [%rd5+4];
	ld.local.u32 	%r8793, [%rd5];
	// inline asm
	prmt.b32 %r8791, %r8792, %r8793, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r8791;
	ld.local.u32 	%r8796, [%rd5];
	ld.local.u32 	%r8797, [%rd4+12];
	// inline asm
	prmt.b32 %r8795, %r8796, %r8797, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r8795;
	ld.local.u32 	%r8800, [%rd4+12];
	ld.local.u32 	%r8801, [%rd4+8];
	// inline asm
	prmt.b32 %r8799, %r8800, %r8801, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r8799;
	ld.local.u32 	%r8804, [%rd4+8];
	ld.local.u32 	%r8805, [%rd4+4];
	// inline asm
	prmt.b32 %r8803, %r8804, %r8805, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r8803;
	ld.local.u32 	%r8808, [%rd4+4];
	ld.local.u32 	%r8809, [%rd4];
	// inline asm
	prmt.b32 %r8807, %r8808, %r8809, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r8807;
	ld.local.u32 	%r8812, [%rd4];
	ld.local.u32 	%r8813, [%rd3+12];
	// inline asm
	prmt.b32 %r8811, %r8812, %r8813, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r8811;
	ld.local.u32 	%r8816, [%rd3+12];
	ld.local.u32 	%r8817, [%rd3+8];
	// inline asm
	prmt.b32 %r8815, %r8816, %r8817, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r8815;
	ld.local.u32 	%r8820, [%rd3+8];
	ld.local.u32 	%r8821, [%rd3+4];
	// inline asm
	prmt.b32 %r8819, %r8820, %r8821, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r8819;
	ld.local.u32 	%r8824, [%rd3+4];
	ld.local.u32 	%r8825, [%rd3];
	// inline asm
	prmt.b32 %r8823, %r8824, %r8825, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r8823;
	ld.local.u32 	%r8828, [%rd3];
	ld.local.u32 	%r8829, [%rd2+12];
	// inline asm
	prmt.b32 %r8827, %r8828, %r8829, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r8827;
	ld.local.u32 	%r8832, [%rd2+12];
	ld.local.u32 	%r8833, [%rd2+8];
	// inline asm
	prmt.b32 %r8831, %r8832, %r8833, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r8831;
	ld.local.u32 	%r8836, [%rd2+8];
	ld.local.u32 	%r8837, [%rd2+4];
	// inline asm
	prmt.b32 %r8835, %r8836, %r8837, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r8835;
	ld.local.u32 	%r8840, [%rd2+4];
	ld.local.u32 	%r8841, [%rd2];
	// inline asm
	prmt.b32 %r8839, %r8840, %r8841, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r8839;
	ld.local.u32 	%r8844, [%rd2];
	ld.local.u32 	%r8845, [%rd1+12];
	// inline asm
	prmt.b32 %r8843, %r8844, %r8845, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r8843;
	ld.local.u32 	%r8848, [%rd1+12];
	ld.local.u32 	%r8849, [%rd1+8];
	// inline asm
	prmt.b32 %r8847, %r8848, %r8849, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r8847;
	ld.local.u32 	%r8852, [%rd1+8];
	ld.local.u32 	%r8853, [%rd1+4];
	// inline asm
	prmt.b32 %r8851, %r8852, %r8853, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r8851;
	ld.local.u32 	%r8856, [%rd1+4];
	ld.local.u32 	%r8857, [%rd1];
	// inline asm
	prmt.b32 %r8855, %r8856, %r8857, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r8855;
	ld.local.u32 	%r8860, [%rd1];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r8859, %r8860, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r8859;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	mov.u64 	%rd2938, 0;
	st.local.u32 	[%rd1+4], %rd2938;
	st.local.u32 	[%rd1], %rd2938;
	bra.uni 	BB1_170;

BB1_16:
	setp.eq.s32	%p40, %r1, 6;
	@%p40 bra 	BB1_77;
	bra.uni 	BB1_17;

BB1_77:
	ld.local.u32 	%r4205, [%rd8+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9678, %r9672, %r4205, %r2;
	// inline asm
	ld.local.u32 	%r4208, [%rd8+12];
	ld.local.u32 	%r4209, [%rd8+8];
	// inline asm
	prmt.b32 %r9679, %r4208, %r4209, %r2;
	// inline asm
	ld.local.u32 	%r4212, [%rd8+8];
	ld.local.u32 	%r4213, [%rd8+4];
	// inline asm
	prmt.b32 %r9680, %r4212, %r4213, %r2;
	// inline asm
	ld.local.u32 	%r4216, [%rd8+4];
	ld.local.u32 	%r4217, [%rd8];
	// inline asm
	prmt.b32 %r9673, %r4216, %r4217, %r2;
	// inline asm
	ld.local.u32 	%r4220, [%rd8];
	ld.local.u32 	%r4221, [%rd7+12];
	// inline asm
	prmt.b32 %r9674, %r4220, %r4221, %r2;
	// inline asm
	ld.local.u32 	%r4224, [%rd7+12];
	ld.local.u32 	%r4225, [%rd7+8];
	// inline asm
	prmt.b32 %r9675, %r4224, %r4225, %r2;
	// inline asm
	ld.local.u32 	%r4228, [%rd7+8];
	ld.local.u32 	%r4229, [%rd7+4];
	// inline asm
	prmt.b32 %r9676, %r4228, %r4229, %r2;
	// inline asm
	ld.local.u32 	%r4232, [%rd7+4];
	ld.local.u32 	%r4233, [%rd7];
	// inline asm
	prmt.b32 %r4231, %r4232, %r4233, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r4231;
	ld.local.u32 	%r4236, [%rd7];
	ld.local.u32 	%r4237, [%rd6+12];
	// inline asm
	prmt.b32 %r4235, %r4236, %r4237, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r4235;
	ld.local.u32 	%r4240, [%rd6+12];
	ld.local.u32 	%r4241, [%rd6+8];
	// inline asm
	prmt.b32 %r4239, %r4240, %r4241, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r4239;
	ld.local.u32 	%r4244, [%rd6+8];
	ld.local.u32 	%r4245, [%rd6+4];
	// inline asm
	prmt.b32 %r4243, %r4244, %r4245, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r4243;
	ld.local.u32 	%r4248, [%rd6+4];
	ld.local.u32 	%r4249, [%rd6];
	// inline asm
	prmt.b32 %r4247, %r4248, %r4249, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r4247;
	ld.local.u32 	%r4252, [%rd6];
	ld.local.u32 	%r4253, [%rd5+12];
	// inline asm
	prmt.b32 %r4251, %r4252, %r4253, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r4251;
	ld.local.u32 	%r4256, [%rd5+12];
	ld.local.u32 	%r4257, [%rd5+8];
	// inline asm
	prmt.b32 %r4255, %r4256, %r4257, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r4255;
	ld.local.u32 	%r4260, [%rd5+8];
	ld.local.u32 	%r4261, [%rd5+4];
	// inline asm
	prmt.b32 %r4259, %r4260, %r4261, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r4259;
	ld.local.u32 	%r4264, [%rd5+4];
	ld.local.u32 	%r4265, [%rd5];
	// inline asm
	prmt.b32 %r4263, %r4264, %r4265, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r4263;
	ld.local.u32 	%r4268, [%rd5];
	ld.local.u32 	%r4269, [%rd4+12];
	// inline asm
	prmt.b32 %r4267, %r4268, %r4269, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r4267;
	ld.local.u32 	%r4272, [%rd4+12];
	ld.local.u32 	%r4273, [%rd4+8];
	// inline asm
	prmt.b32 %r4271, %r4272, %r4273, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r4271;
	ld.local.u32 	%r4276, [%rd4+8];
	ld.local.u32 	%r4277, [%rd4+4];
	// inline asm
	prmt.b32 %r4275, %r4276, %r4277, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r4275;
	ld.local.u32 	%r4280, [%rd4+4];
	ld.local.u32 	%r4281, [%rd4];
	// inline asm
	prmt.b32 %r4279, %r4280, %r4281, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r4279;
	ld.local.u32 	%r4284, [%rd4];
	ld.local.u32 	%r4285, [%rd3+12];
	// inline asm
	prmt.b32 %r4283, %r4284, %r4285, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r4283;
	ld.local.u32 	%r4288, [%rd3+12];
	ld.local.u32 	%r4289, [%rd3+8];
	// inline asm
	prmt.b32 %r4287, %r4288, %r4289, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r4287;
	ld.local.u32 	%r4292, [%rd3+8];
	ld.local.u32 	%r4293, [%rd3+4];
	// inline asm
	prmt.b32 %r4291, %r4292, %r4293, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r4291;
	ld.local.u32 	%r4296, [%rd3+4];
	ld.local.u32 	%r4297, [%rd3];
	// inline asm
	prmt.b32 %r4295, %r4296, %r4297, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r4295;
	ld.local.u32 	%r4300, [%rd3];
	ld.local.u32 	%r4301, [%rd2+12];
	// inline asm
	prmt.b32 %r4299, %r4300, %r4301, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r4299;
	ld.local.u32 	%r4304, [%rd2+12];
	ld.local.u32 	%r4305, [%rd2+8];
	// inline asm
	prmt.b32 %r4303, %r4304, %r4305, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r4303;
	ld.local.u32 	%r4308, [%rd2+8];
	ld.local.u32 	%r4309, [%rd2+4];
	// inline asm
	prmt.b32 %r4307, %r4308, %r4309, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r4307;
	ld.local.u32 	%r4312, [%rd2+4];
	ld.local.u32 	%r4313, [%rd2];
	// inline asm
	prmt.b32 %r4311, %r4312, %r4313, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r4311;
	ld.local.u32 	%r4316, [%rd2];
	ld.local.u32 	%r4317, [%rd1+12];
	// inline asm
	prmt.b32 %r4315, %r4316, %r4317, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r4315;
	ld.local.u32 	%r4320, [%rd1+12];
	ld.local.u32 	%r4321, [%rd1+8];
	// inline asm
	prmt.b32 %r4319, %r4320, %r4321, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r4319;
	ld.local.u32 	%r4324, [%rd1+8];
	ld.local.u32 	%r4325, [%rd1+4];
	// inline asm
	prmt.b32 %r4323, %r4324, %r4325, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r4323;
	ld.local.u32 	%r4328, [%rd1+4];
	ld.local.u32 	%r4329, [%rd1];
	// inline asm
	prmt.b32 %r4327, %r4328, %r4329, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r4327;
	ld.local.u32 	%r4332, [%rd1];
	// inline asm
	prmt.b32 %r4331, %r4332, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r4331;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	mov.u64 	%rd44, 0;
	st.local.u32 	[%rd1+4], %rd44;
	st.local.u32 	[%rd1], %rd44;
	mov.u32 	%r9677, %r9672;
	bra.uni 	BB1_79;

BB1_135:
	setp.eq.s32	%p64, %r1, 22;
	@%p64 bra 	BB1_157;
	bra.uni 	BB1_136;

BB1_157:
	ld.local.u32 	%r7624, [%rd3+4];
	ld.local.u32 	%r7625, [%rd3];
	// inline asm
	prmt.b32 %r7623, %r7624, %r7625, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r7623;
	ld.local.u32 	%r7628, [%rd3];
	ld.local.u32 	%r7629, [%rd2+12];
	// inline asm
	prmt.b32 %r7627, %r7628, %r7629, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r7627;
	ld.local.u32 	%r7632, [%rd2+12];
	ld.local.u32 	%r7633, [%rd2+8];
	// inline asm
	prmt.b32 %r7631, %r7632, %r7633, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r7631;
	ld.local.u32 	%r7636, [%rd2+8];
	ld.local.u32 	%r7637, [%rd2+4];
	// inline asm
	prmt.b32 %r7635, %r7636, %r7637, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r7635;
	ld.local.u32 	%r7640, [%rd2+4];
	ld.local.u32 	%r7641, [%rd2];
	// inline asm
	prmt.b32 %r7639, %r7640, %r7641, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r7639;
	ld.local.u32 	%r7644, [%rd2];
	ld.local.u32 	%r7645, [%rd1+12];
	// inline asm
	prmt.b32 %r7643, %r7644, %r7645, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r7643;
	ld.local.u32 	%r7648, [%rd1+12];
	ld.local.u32 	%r7649, [%rd1+8];
	// inline asm
	prmt.b32 %r7647, %r7648, %r7649, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r7647;
	ld.local.u32 	%r7652, [%rd1+8];
	ld.local.u32 	%r7653, [%rd1+4];
	// inline asm
	prmt.b32 %r7651, %r7652, %r7653, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r7651;
	ld.local.u32 	%r7656, [%rd1+4];
	ld.local.u32 	%r7657, [%rd1];
	// inline asm
	prmt.b32 %r7655, %r7656, %r7657, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r7655;
	ld.local.u32 	%r7660, [%rd1];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7659, %r7660, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r7659;
	st.local.u32 	[%rd6+4], %r9705;
	st.local.u32 	[%rd6], %r9705;
	st.local.u32 	[%rd5+12], %r9705;
	st.local.u32 	[%rd5+8], %r9705;
	st.local.u32 	[%rd5+4], %r9705;
	st.local.u32 	[%rd5], %r9705;
	st.local.u32 	[%rd4+12], %r9705;
	st.local.u32 	[%rd4+8], %r9705;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	mov.u64 	%rd2922, 0;
	st.local.u32 	[%rd1+4], %rd2922;
	st.local.u32 	[%rd1], %rd2922;
	bra.uni 	BB1_170;

BB1_47:
	setp.eq.s32	%p17, %r1, 22;
	@%p17 bra 	BB1_69;
	bra.uni 	BB1_48;

BB1_69:
	ld.local.u32 	%r1813, [%rd8+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9694, %r9672, %r1813, %r2;
	// inline asm
	ld.local.u32 	%r1816, [%rd8+12];
	ld.local.u32 	%r1817, [%rd8+8];
	// inline asm
	prmt.b32 %r9695, %r1816, %r1817, %r2;
	// inline asm
	ld.local.u32 	%r1820, [%rd8+8];
	ld.local.u32 	%r1821, [%rd8+4];
	// inline asm
	prmt.b32 %r9696, %r1820, %r1821, %r2;
	// inline asm
	ld.local.u32 	%r1824, [%rd8+4];
	ld.local.u32 	%r1825, [%rd8];
	// inline asm
	prmt.b32 %r9689, %r1824, %r1825, %r2;
	// inline asm
	ld.local.u32 	%r1828, [%rd8];
	ld.local.u32 	%r1829, [%rd7+12];
	// inline asm
	prmt.b32 %r9690, %r1828, %r1829, %r2;
	// inline asm
	ld.local.u32 	%r1832, [%rd7+12];
	ld.local.u32 	%r1833, [%rd7+8];
	// inline asm
	prmt.b32 %r9691, %r1832, %r1833, %r2;
	// inline asm
	ld.local.u32 	%r1836, [%rd7+8];
	ld.local.u32 	%r1837, [%rd7+4];
	// inline asm
	prmt.b32 %r9692, %r1836, %r1837, %r2;
	// inline asm
	ld.local.u32 	%r1840, [%rd7+4];
	ld.local.u32 	%r1841, [%rd7];
	// inline asm
	prmt.b32 %r9685, %r1840, %r1841, %r2;
	// inline asm
	ld.local.u32 	%r1844, [%rd7];
	ld.local.u32 	%r1845, [%rd6+12];
	// inline asm
	prmt.b32 %r9686, %r1844, %r1845, %r2;
	// inline asm
	ld.local.u32 	%r1848, [%rd6+12];
	ld.local.u32 	%r1849, [%rd6+8];
	// inline asm
	prmt.b32 %r9687, %r1848, %r1849, %r2;
	// inline asm
	ld.local.u32 	%r1852, [%rd6+8];
	ld.local.u32 	%r1853, [%rd6+4];
	// inline asm
	prmt.b32 %r9688, %r1852, %r1853, %r2;
	// inline asm
	ld.local.u32 	%r1856, [%rd6+4];
	ld.local.u32 	%r1857, [%rd6];
	// inline asm
	prmt.b32 %r9681, %r1856, %r1857, %r2;
	// inline asm
	ld.local.u32 	%r1860, [%rd6];
	ld.local.u32 	%r1861, [%rd5+12];
	// inline asm
	prmt.b32 %r9682, %r1860, %r1861, %r2;
	// inline asm
	ld.local.u32 	%r1864, [%rd5+12];
	ld.local.u32 	%r1865, [%rd5+8];
	// inline asm
	prmt.b32 %r9683, %r1864, %r1865, %r2;
	// inline asm
	ld.local.u32 	%r1868, [%rd5+8];
	ld.local.u32 	%r1869, [%rd5+4];
	// inline asm
	prmt.b32 %r9684, %r1868, %r1869, %r2;
	// inline asm
	ld.local.u32 	%r1872, [%rd5+4];
	ld.local.u32 	%r1873, [%rd5];
	// inline asm
	prmt.b32 %r9677, %r1872, %r1873, %r2;
	// inline asm
	ld.local.u32 	%r1876, [%rd5];
	ld.local.u32 	%r1877, [%rd4+12];
	// inline asm
	prmt.b32 %r9678, %r1876, %r1877, %r2;
	// inline asm
	ld.local.u32 	%r1880, [%rd4+12];
	ld.local.u32 	%r1881, [%rd4+8];
	// inline asm
	prmt.b32 %r9679, %r1880, %r1881, %r2;
	// inline asm
	ld.local.u32 	%r1884, [%rd4+8];
	ld.local.u32 	%r1885, [%rd4+4];
	// inline asm
	prmt.b32 %r9680, %r1884, %r1885, %r2;
	// inline asm
	ld.local.u32 	%r1888, [%rd4+4];
	ld.local.u32 	%r1889, [%rd4];
	// inline asm
	prmt.b32 %r9673, %r1888, %r1889, %r2;
	// inline asm
	ld.local.u32 	%r1892, [%rd4];
	ld.local.u32 	%r1893, [%rd3+12];
	// inline asm
	prmt.b32 %r9674, %r1892, %r1893, %r2;
	// inline asm
	ld.local.u32 	%r1896, [%rd3+12];
	ld.local.u32 	%r1897, [%rd3+8];
	// inline asm
	prmt.b32 %r9675, %r1896, %r1897, %r2;
	// inline asm
	ld.local.u32 	%r1900, [%rd3+8];
	ld.local.u32 	%r1901, [%rd3+4];
	// inline asm
	prmt.b32 %r9676, %r1900, %r1901, %r2;
	// inline asm
	ld.local.u32 	%r1904, [%rd3+4];
	ld.local.u32 	%r1905, [%rd3];
	// inline asm
	prmt.b32 %r1903, %r1904, %r1905, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r1903;
	ld.local.u32 	%r1908, [%rd3];
	ld.local.u32 	%r1909, [%rd2+12];
	// inline asm
	prmt.b32 %r1907, %r1908, %r1909, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r1907;
	ld.local.u32 	%r1912, [%rd2+12];
	ld.local.u32 	%r1913, [%rd2+8];
	// inline asm
	prmt.b32 %r1911, %r1912, %r1913, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r1911;
	ld.local.u32 	%r1916, [%rd2+8];
	ld.local.u32 	%r1917, [%rd2+4];
	// inline asm
	prmt.b32 %r1915, %r1916, %r1917, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r1915;
	ld.local.u32 	%r1920, [%rd2+4];
	ld.local.u32 	%r1921, [%rd2];
	// inline asm
	prmt.b32 %r1919, %r1920, %r1921, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r1919;
	ld.local.u32 	%r1924, [%rd2];
	ld.local.u32 	%r1925, [%rd1+12];
	// inline asm
	prmt.b32 %r1923, %r1924, %r1925, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r1923;
	ld.local.u32 	%r1928, [%rd1+12];
	ld.local.u32 	%r1929, [%rd1+8];
	// inline asm
	prmt.b32 %r1927, %r1928, %r1929, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r1927;
	ld.local.u32 	%r1932, [%rd1+8];
	ld.local.u32 	%r1933, [%rd1+4];
	// inline asm
	prmt.b32 %r1931, %r1932, %r1933, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r1931;
	ld.local.u32 	%r1936, [%rd1+4];
	ld.local.u32 	%r1937, [%rd1];
	// inline asm
	prmt.b32 %r1935, %r1936, %r1937, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r1935;
	ld.local.u32 	%r1940, [%rd1];
	// inline asm
	prmt.b32 %r1939, %r1940, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r1939;
	st.local.u32 	[%rd6+4], %r9672;
	st.local.u32 	[%rd6], %r9672;
	st.local.u32 	[%rd5+12], %r9672;
	st.local.u32 	[%rd5+8], %r9672;
	st.local.u32 	[%rd5+4], %r9672;
	st.local.u32 	[%rd5], %r9672;
	st.local.u32 	[%rd4+12], %r9672;
	st.local.u32 	[%rd4+8], %r9672;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	mov.u64 	%rd28, 0;
	st.local.u32 	[%rd1+4], %rd28;
	st.local.u32 	[%rd1], %rd28;
	mov.u32 	%r9693, %r9672;
	bra.uni 	BB1_83;

BB1_119:
	setp.eq.s32	%p76, %r1, 14;
	@%p76 bra 	BB1_161;
	bra.uni 	BB1_120;

BB1_161:
	ld.local.u32 	%r8064, [%rd5+4];
	ld.local.u32 	%r8065, [%rd5];
	// inline asm
	prmt.b32 %r8063, %r8064, %r8065, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r8063;
	ld.local.u32 	%r8068, [%rd5];
	ld.local.u32 	%r8069, [%rd4+12];
	// inline asm
	prmt.b32 %r8067, %r8068, %r8069, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r8067;
	ld.local.u32 	%r8072, [%rd4+12];
	ld.local.u32 	%r8073, [%rd4+8];
	// inline asm
	prmt.b32 %r8071, %r8072, %r8073, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r8071;
	ld.local.u32 	%r8076, [%rd4+8];
	ld.local.u32 	%r8077, [%rd4+4];
	// inline asm
	prmt.b32 %r8075, %r8076, %r8077, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r8075;
	ld.local.u32 	%r8080, [%rd4+4];
	ld.local.u32 	%r8081, [%rd4];
	// inline asm
	prmt.b32 %r8079, %r8080, %r8081, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r8079;
	ld.local.u32 	%r8084, [%rd4];
	ld.local.u32 	%r8085, [%rd3+12];
	// inline asm
	prmt.b32 %r8083, %r8084, %r8085, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r8083;
	ld.local.u32 	%r8088, [%rd3+12];
	ld.local.u32 	%r8089, [%rd3+8];
	// inline asm
	prmt.b32 %r8087, %r8088, %r8089, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r8087;
	ld.local.u32 	%r8092, [%rd3+8];
	ld.local.u32 	%r8093, [%rd3+4];
	// inline asm
	prmt.b32 %r8091, %r8092, %r8093, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r8091;
	ld.local.u32 	%r8096, [%rd3+4];
	ld.local.u32 	%r8097, [%rd3];
	// inline asm
	prmt.b32 %r8095, %r8096, %r8097, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r8095;
	ld.local.u32 	%r8100, [%rd3];
	ld.local.u32 	%r8101, [%rd2+12];
	// inline asm
	prmt.b32 %r8099, %r8100, %r8101, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r8099;
	ld.local.u32 	%r8104, [%rd2+12];
	ld.local.u32 	%r8105, [%rd2+8];
	// inline asm
	prmt.b32 %r8103, %r8104, %r8105, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r8103;
	ld.local.u32 	%r8108, [%rd2+8];
	ld.local.u32 	%r8109, [%rd2+4];
	// inline asm
	prmt.b32 %r8107, %r8108, %r8109, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r8107;
	ld.local.u32 	%r8112, [%rd2+4];
	ld.local.u32 	%r8113, [%rd2];
	// inline asm
	prmt.b32 %r8111, %r8112, %r8113, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r8111;
	ld.local.u32 	%r8116, [%rd2];
	ld.local.u32 	%r8117, [%rd1+12];
	// inline asm
	prmt.b32 %r8115, %r8116, %r8117, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r8115;
	ld.local.u32 	%r8120, [%rd1+12];
	ld.local.u32 	%r8121, [%rd1+8];
	// inline asm
	prmt.b32 %r8119, %r8120, %r8121, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r8119;
	ld.local.u32 	%r8124, [%rd1+8];
	ld.local.u32 	%r8125, [%rd1+4];
	// inline asm
	prmt.b32 %r8123, %r8124, %r8125, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r8123;
	ld.local.u32 	%r8128, [%rd1+4];
	ld.local.u32 	%r8129, [%rd1];
	// inline asm
	prmt.b32 %r8127, %r8128, %r8129, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r8127;
	ld.local.u32 	%r8132, [%rd1];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r8131, %r8132, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r8131;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	mov.u64 	%rd2930, 0;
	st.local.u32 	[%rd1+4], %rd2930;
	st.local.u32 	[%rd1], %rd2930;
	bra.uni 	BB1_170;

BB1_31:
	setp.eq.s32	%p29, %r1, 14;
	@%p29 bra 	BB1_73;
	bra.uni 	BB1_32;

BB1_73:
	ld.local.u32 	%r2977, [%rd8+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9686, %r9672, %r2977, %r2;
	// inline asm
	ld.local.u32 	%r2980, [%rd8+12];
	ld.local.u32 	%r2981, [%rd8+8];
	// inline asm
	prmt.b32 %r9687, %r2980, %r2981, %r2;
	// inline asm
	ld.local.u32 	%r2984, [%rd8+8];
	ld.local.u32 	%r2985, [%rd8+4];
	// inline asm
	prmt.b32 %r9688, %r2984, %r2985, %r2;
	// inline asm
	ld.local.u32 	%r2988, [%rd8+4];
	ld.local.u32 	%r2989, [%rd8];
	// inline asm
	prmt.b32 %r9681, %r2988, %r2989, %r2;
	// inline asm
	ld.local.u32 	%r2992, [%rd8];
	ld.local.u32 	%r2993, [%rd7+12];
	// inline asm
	prmt.b32 %r9682, %r2992, %r2993, %r2;
	// inline asm
	ld.local.u32 	%r2996, [%rd7+12];
	ld.local.u32 	%r2997, [%rd7+8];
	// inline asm
	prmt.b32 %r9683, %r2996, %r2997, %r2;
	// inline asm
	ld.local.u32 	%r3000, [%rd7+8];
	ld.local.u32 	%r3001, [%rd7+4];
	// inline asm
	prmt.b32 %r9684, %r3000, %r3001, %r2;
	// inline asm
	ld.local.u32 	%r3004, [%rd7+4];
	ld.local.u32 	%r3005, [%rd7];
	// inline asm
	prmt.b32 %r9677, %r3004, %r3005, %r2;
	// inline asm
	ld.local.u32 	%r3008, [%rd7];
	ld.local.u32 	%r3009, [%rd6+12];
	// inline asm
	prmt.b32 %r9678, %r3008, %r3009, %r2;
	// inline asm
	ld.local.u32 	%r3012, [%rd6+12];
	ld.local.u32 	%r3013, [%rd6+8];
	// inline asm
	prmt.b32 %r9679, %r3012, %r3013, %r2;
	// inline asm
	ld.local.u32 	%r3016, [%rd6+8];
	ld.local.u32 	%r3017, [%rd6+4];
	// inline asm
	prmt.b32 %r9680, %r3016, %r3017, %r2;
	// inline asm
	ld.local.u32 	%r3020, [%rd6+4];
	ld.local.u32 	%r3021, [%rd6];
	// inline asm
	prmt.b32 %r9673, %r3020, %r3021, %r2;
	// inline asm
	ld.local.u32 	%r3024, [%rd6];
	ld.local.u32 	%r3025, [%rd5+12];
	// inline asm
	prmt.b32 %r9674, %r3024, %r3025, %r2;
	// inline asm
	ld.local.u32 	%r3028, [%rd5+12];
	ld.local.u32 	%r3029, [%rd5+8];
	// inline asm
	prmt.b32 %r9675, %r3028, %r3029, %r2;
	// inline asm
	ld.local.u32 	%r3032, [%rd5+8];
	ld.local.u32 	%r3033, [%rd5+4];
	// inline asm
	prmt.b32 %r9676, %r3032, %r3033, %r2;
	// inline asm
	ld.local.u32 	%r3036, [%rd5+4];
	ld.local.u32 	%r3037, [%rd5];
	// inline asm
	prmt.b32 %r3035, %r3036, %r3037, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r3035;
	ld.local.u32 	%r3040, [%rd5];
	ld.local.u32 	%r3041, [%rd4+12];
	// inline asm
	prmt.b32 %r3039, %r3040, %r3041, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r3039;
	ld.local.u32 	%r3044, [%rd4+12];
	ld.local.u32 	%r3045, [%rd4+8];
	// inline asm
	prmt.b32 %r3043, %r3044, %r3045, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r3043;
	ld.local.u32 	%r3048, [%rd4+8];
	ld.local.u32 	%r3049, [%rd4+4];
	// inline asm
	prmt.b32 %r3047, %r3048, %r3049, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r3047;
	ld.local.u32 	%r3052, [%rd4+4];
	ld.local.u32 	%r3053, [%rd4];
	// inline asm
	prmt.b32 %r3051, %r3052, %r3053, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r3051;
	ld.local.u32 	%r3056, [%rd4];
	ld.local.u32 	%r3057, [%rd3+12];
	// inline asm
	prmt.b32 %r3055, %r3056, %r3057, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r3055;
	ld.local.u32 	%r3060, [%rd3+12];
	ld.local.u32 	%r3061, [%rd3+8];
	// inline asm
	prmt.b32 %r3059, %r3060, %r3061, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r3059;
	ld.local.u32 	%r3064, [%rd3+8];
	ld.local.u32 	%r3065, [%rd3+4];
	// inline asm
	prmt.b32 %r3063, %r3064, %r3065, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r3063;
	ld.local.u32 	%r3068, [%rd3+4];
	ld.local.u32 	%r3069, [%rd3];
	// inline asm
	prmt.b32 %r3067, %r3068, %r3069, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r3067;
	ld.local.u32 	%r3072, [%rd3];
	ld.local.u32 	%r3073, [%rd2+12];
	// inline asm
	prmt.b32 %r3071, %r3072, %r3073, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r3071;
	ld.local.u32 	%r3076, [%rd2+12];
	ld.local.u32 	%r3077, [%rd2+8];
	// inline asm
	prmt.b32 %r3075, %r3076, %r3077, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r3075;
	ld.local.u32 	%r3080, [%rd2+8];
	ld.local.u32 	%r3081, [%rd2+4];
	// inline asm
	prmt.b32 %r3079, %r3080, %r3081, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r3079;
	ld.local.u32 	%r3084, [%rd2+4];
	ld.local.u32 	%r3085, [%rd2];
	// inline asm
	prmt.b32 %r3083, %r3084, %r3085, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r3083;
	ld.local.u32 	%r3088, [%rd2];
	ld.local.u32 	%r3089, [%rd1+12];
	// inline asm
	prmt.b32 %r3087, %r3088, %r3089, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r3087;
	ld.local.u32 	%r3092, [%rd1+12];
	ld.local.u32 	%r3093, [%rd1+8];
	// inline asm
	prmt.b32 %r3091, %r3092, %r3093, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r3091;
	ld.local.u32 	%r3096, [%rd1+8];
	ld.local.u32 	%r3097, [%rd1+4];
	// inline asm
	prmt.b32 %r3095, %r3096, %r3097, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r3095;
	ld.local.u32 	%r3100, [%rd1+4];
	ld.local.u32 	%r3101, [%rd1];
	// inline asm
	prmt.b32 %r3099, %r3100, %r3101, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r3099;
	ld.local.u32 	%r3104, [%rd1];
	// inline asm
	prmt.b32 %r3103, %r3104, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r3103;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	mov.u64 	%rd36, 0;
	st.local.u32 	[%rd1+4], %rd36;
	st.local.u32 	[%rd1], %rd36;
	mov.u32 	%r9685, %r9672;
	bra.uni 	BB1_81;

BB1_150:
	setp.eq.s32	%p53, %r1, 30;
	@%p53 bra 	BB1_153;
	bra.uni 	BB1_151;

BB1_153:
	ld.local.u32 	%r7440, [%rd1+4];
	ld.local.u32 	%r7441, [%rd1];
	// inline asm
	prmt.b32 %r7439, %r7440, %r7441, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r7439;
	ld.local.u32 	%r7444, [%rd1];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7443, %r7444, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r7443;
	st.local.u32 	[%rd8+4], %r9705;
	st.local.u32 	[%rd8], %r9705;
	st.local.u32 	[%rd7+12], %r9705;
	st.local.u32 	[%rd7+8], %r9705;
	st.local.u32 	[%rd7+4], %r9705;
	st.local.u32 	[%rd7], %r9705;
	st.local.u32 	[%rd6+12], %r9705;
	st.local.u32 	[%rd6+8], %r9705;
	st.local.u32 	[%rd6+4], %r9705;
	st.local.u32 	[%rd6], %r9705;
	st.local.u32 	[%rd5+12], %r9705;
	st.local.u32 	[%rd5+8], %r9705;
	st.local.u32 	[%rd5+4], %r9705;
	st.local.u32 	[%rd5], %r9705;
	st.local.u32 	[%rd4+12], %r9705;
	st.local.u32 	[%rd4+8], %r9705;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	mov.u64 	%rd2914, 0;
	st.local.u32 	[%rd1+4], %rd2914;
	st.local.u32 	[%rd1], %rd2914;
	bra.uni 	BB1_170;

BB1_62:
	setp.eq.s32	%p6, %r1, 30;
	@%p6 bra 	BB1_65;
	bra.uni 	BB1_63;

BB1_65:
	ld.local.u32 	%r713, [%rd8+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9702, %r9672, %r713, %r2;
	// inline asm
	ld.local.u32 	%r716, [%rd8+12];
	ld.local.u32 	%r717, [%rd8+8];
	// inline asm
	prmt.b32 %r9703, %r716, %r717, %r2;
	// inline asm
	ld.local.u32 	%r720, [%rd8+8];
	ld.local.u32 	%r721, [%rd8+4];
	// inline asm
	prmt.b32 %r9704, %r720, %r721, %r2;
	// inline asm
	ld.local.u32 	%r724, [%rd8+4];
	ld.local.u32 	%r725, [%rd8];
	// inline asm
	prmt.b32 %r9697, %r724, %r725, %r2;
	// inline asm
	ld.local.u32 	%r728, [%rd8];
	ld.local.u32 	%r729, [%rd7+12];
	// inline asm
	prmt.b32 %r9698, %r728, %r729, %r2;
	// inline asm
	ld.local.u32 	%r732, [%rd7+12];
	ld.local.u32 	%r733, [%rd7+8];
	// inline asm
	prmt.b32 %r9699, %r732, %r733, %r2;
	// inline asm
	ld.local.u32 	%r736, [%rd7+8];
	ld.local.u32 	%r737, [%rd7+4];
	// inline asm
	prmt.b32 %r9700, %r736, %r737, %r2;
	// inline asm
	ld.local.u32 	%r740, [%rd7+4];
	ld.local.u32 	%r741, [%rd7];
	// inline asm
	prmt.b32 %r9693, %r740, %r741, %r2;
	// inline asm
	ld.local.u32 	%r744, [%rd7];
	ld.local.u32 	%r745, [%rd6+12];
	// inline asm
	prmt.b32 %r9694, %r744, %r745, %r2;
	// inline asm
	ld.local.u32 	%r748, [%rd6+12];
	ld.local.u32 	%r749, [%rd6+8];
	// inline asm
	prmt.b32 %r9695, %r748, %r749, %r2;
	// inline asm
	ld.local.u32 	%r752, [%rd6+8];
	ld.local.u32 	%r753, [%rd6+4];
	// inline asm
	prmt.b32 %r9696, %r752, %r753, %r2;
	// inline asm
	ld.local.u32 	%r756, [%rd6+4];
	ld.local.u32 	%r757, [%rd6];
	// inline asm
	prmt.b32 %r9689, %r756, %r757, %r2;
	// inline asm
	ld.local.u32 	%r760, [%rd6];
	ld.local.u32 	%r761, [%rd5+12];
	// inline asm
	prmt.b32 %r9690, %r760, %r761, %r2;
	// inline asm
	ld.local.u32 	%r764, [%rd5+12];
	ld.local.u32 	%r765, [%rd5+8];
	// inline asm
	prmt.b32 %r9691, %r764, %r765, %r2;
	// inline asm
	ld.local.u32 	%r768, [%rd5+8];
	ld.local.u32 	%r769, [%rd5+4];
	// inline asm
	prmt.b32 %r9692, %r768, %r769, %r2;
	// inline asm
	ld.local.u32 	%r772, [%rd5+4];
	ld.local.u32 	%r773, [%rd5];
	// inline asm
	prmt.b32 %r9685, %r772, %r773, %r2;
	// inline asm
	ld.local.u32 	%r776, [%rd5];
	ld.local.u32 	%r777, [%rd4+12];
	// inline asm
	prmt.b32 %r9686, %r776, %r777, %r2;
	// inline asm
	ld.local.u32 	%r780, [%rd4+12];
	ld.local.u32 	%r781, [%rd4+8];
	// inline asm
	prmt.b32 %r9687, %r780, %r781, %r2;
	// inline asm
	ld.local.u32 	%r784, [%rd4+8];
	ld.local.u32 	%r785, [%rd4+4];
	// inline asm
	prmt.b32 %r9688, %r784, %r785, %r2;
	// inline asm
	ld.local.u32 	%r788, [%rd4+4];
	ld.local.u32 	%r789, [%rd4];
	// inline asm
	prmt.b32 %r9681, %r788, %r789, %r2;
	// inline asm
	ld.local.u32 	%r792, [%rd4];
	ld.local.u32 	%r793, [%rd3+12];
	// inline asm
	prmt.b32 %r9682, %r792, %r793, %r2;
	// inline asm
	ld.local.u32 	%r796, [%rd3+12];
	ld.local.u32 	%r797, [%rd3+8];
	// inline asm
	prmt.b32 %r9683, %r796, %r797, %r2;
	// inline asm
	ld.local.u32 	%r800, [%rd3+8];
	ld.local.u32 	%r801, [%rd3+4];
	// inline asm
	prmt.b32 %r9684, %r800, %r801, %r2;
	// inline asm
	ld.local.u32 	%r804, [%rd3+4];
	ld.local.u32 	%r805, [%rd3];
	// inline asm
	prmt.b32 %r9677, %r804, %r805, %r2;
	// inline asm
	ld.local.u32 	%r808, [%rd3];
	ld.local.u32 	%r809, [%rd2+12];
	// inline asm
	prmt.b32 %r9678, %r808, %r809, %r2;
	// inline asm
	ld.local.u32 	%r812, [%rd2+12];
	ld.local.u32 	%r813, [%rd2+8];
	// inline asm
	prmt.b32 %r9679, %r812, %r813, %r2;
	// inline asm
	ld.local.u32 	%r816, [%rd2+8];
	ld.local.u32 	%r817, [%rd2+4];
	// inline asm
	prmt.b32 %r9680, %r816, %r817, %r2;
	// inline asm
	ld.local.u32 	%r820, [%rd2+4];
	ld.local.u32 	%r821, [%rd2];
	// inline asm
	prmt.b32 %r9673, %r820, %r821, %r2;
	// inline asm
	ld.local.u32 	%r824, [%rd2];
	ld.local.u32 	%r825, [%rd1+12];
	// inline asm
	prmt.b32 %r9674, %r824, %r825, %r2;
	// inline asm
	ld.local.u32 	%r828, [%rd1+12];
	ld.local.u32 	%r829, [%rd1+8];
	// inline asm
	prmt.b32 %r9675, %r828, %r829, %r2;
	// inline asm
	ld.local.u32 	%r832, [%rd1+8];
	ld.local.u32 	%r833, [%rd1+4];
	// inline asm
	prmt.b32 %r9676, %r832, %r833, %r2;
	// inline asm
	ld.local.u32 	%r836, [%rd1+4];
	ld.local.u32 	%r837, [%rd1];
	// inline asm
	prmt.b32 %r835, %r836, %r837, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r835;
	ld.local.u32 	%r840, [%rd1];
	// inline asm
	prmt.b32 %r839, %r840, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r839;
	st.local.u32 	[%rd8+4], %r9672;
	st.local.u32 	[%rd8], %r9672;
	st.local.u32 	[%rd7+12], %r9672;
	st.local.u32 	[%rd7+8], %r9672;
	st.local.u32 	[%rd7+4], %r9672;
	st.local.u32 	[%rd7], %r9672;
	st.local.u32 	[%rd6+12], %r9672;
	st.local.u32 	[%rd6+8], %r9672;
	st.local.u32 	[%rd6+4], %r9672;
	st.local.u32 	[%rd6], %r9672;
	st.local.u32 	[%rd5+12], %r9672;
	st.local.u32 	[%rd5+8], %r9672;
	st.local.u32 	[%rd5+4], %r9672;
	st.local.u32 	[%rd5], %r9672;
	st.local.u32 	[%rd4+12], %r9672;
	st.local.u32 	[%rd4+8], %r9672;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	mov.u64 	%rd20, 0;
	st.local.u32 	[%rd1+4], %rd20;
	st.local.u32 	[%rd1], %rd20;
	mov.u32 	%r9701, %r9672;
	bra.uni 	BB1_89;

BB1_95:
	setp.eq.s32	%p95, %r1, 1;
	@%p95 bra 	BB1_96;
	bra.uni 	BB1_169;

BB1_96:
	ld.local.u32 	%r9325, [%rd8+8];
	ld.local.u32 	%r9326, [%rd8+4];
	// inline asm
	prmt.b32 %r9324, %r9325, %r9326, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r9324;
	ld.local.u32 	%r9329, [%rd8+4];
	ld.local.u32 	%r9330, [%rd8];
	// inline asm
	prmt.b32 %r9328, %r9329, %r9330, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r9328;
	ld.local.u32 	%r9333, [%rd8];
	ld.local.u32 	%r9334, [%rd7+12];
	// inline asm
	prmt.b32 %r9332, %r9333, %r9334, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r9332;
	ld.local.u32 	%r9337, [%rd7+12];
	ld.local.u32 	%r9338, [%rd7+8];
	// inline asm
	prmt.b32 %r9336, %r9337, %r9338, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r9336;
	ld.local.u32 	%r9341, [%rd7+8];
	ld.local.u32 	%r9342, [%rd7+4];
	// inline asm
	prmt.b32 %r9340, %r9341, %r9342, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r9340;
	ld.local.u32 	%r9345, [%rd7+4];
	ld.local.u32 	%r9346, [%rd7];
	// inline asm
	prmt.b32 %r9344, %r9345, %r9346, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r9344;
	ld.local.u32 	%r9349, [%rd7];
	ld.local.u32 	%r9350, [%rd6+12];
	// inline asm
	prmt.b32 %r9348, %r9349, %r9350, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r9348;
	ld.local.u32 	%r9353, [%rd6+12];
	ld.local.u32 	%r9354, [%rd6+8];
	// inline asm
	prmt.b32 %r9352, %r9353, %r9354, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r9352;
	ld.local.u32 	%r9357, [%rd6+8];
	ld.local.u32 	%r9358, [%rd6+4];
	// inline asm
	prmt.b32 %r9356, %r9357, %r9358, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r9356;
	ld.local.u32 	%r9361, [%rd6+4];
	ld.local.u32 	%r9362, [%rd6];
	// inline asm
	prmt.b32 %r9360, %r9361, %r9362, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r9360;
	ld.local.u32 	%r9365, [%rd6];
	ld.local.u32 	%r9366, [%rd5+12];
	// inline asm
	prmt.b32 %r9364, %r9365, %r9366, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r9364;
	ld.local.u32 	%r9369, [%rd5+12];
	ld.local.u32 	%r9370, [%rd5+8];
	// inline asm
	prmt.b32 %r9368, %r9369, %r9370, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r9368;
	ld.local.u32 	%r9373, [%rd5+8];
	ld.local.u32 	%r9374, [%rd5+4];
	// inline asm
	prmt.b32 %r9372, %r9373, %r9374, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r9372;
	ld.local.u32 	%r9377, [%rd5+4];
	ld.local.u32 	%r9378, [%rd5];
	// inline asm
	prmt.b32 %r9376, %r9377, %r9378, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r9376;
	ld.local.u32 	%r9381, [%rd5];
	ld.local.u32 	%r9382, [%rd4+12];
	// inline asm
	prmt.b32 %r9380, %r9381, %r9382, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r9380;
	ld.local.u32 	%r9385, [%rd4+12];
	ld.local.u32 	%r9386, [%rd4+8];
	// inline asm
	prmt.b32 %r9384, %r9385, %r9386, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r9384;
	ld.local.u32 	%r9389, [%rd4+8];
	ld.local.u32 	%r9390, [%rd4+4];
	// inline asm
	prmt.b32 %r9388, %r9389, %r9390, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r9388;
	ld.local.u32 	%r9393, [%rd4+4];
	ld.local.u32 	%r9394, [%rd4];
	// inline asm
	prmt.b32 %r9392, %r9393, %r9394, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r9392;
	ld.local.u32 	%r9397, [%rd4];
	ld.local.u32 	%r9398, [%rd3+12];
	// inline asm
	prmt.b32 %r9396, %r9397, %r9398, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r9396;
	ld.local.u32 	%r9401, [%rd3+12];
	ld.local.u32 	%r9402, [%rd3+8];
	// inline asm
	prmt.b32 %r9400, %r9401, %r9402, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r9400;
	ld.local.u32 	%r9405, [%rd3+8];
	ld.local.u32 	%r9406, [%rd3+4];
	// inline asm
	prmt.b32 %r9404, %r9405, %r9406, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r9404;
	ld.local.u32 	%r9409, [%rd3+4];
	ld.local.u32 	%r9410, [%rd3];
	// inline asm
	prmt.b32 %r9408, %r9409, %r9410, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r9408;
	ld.local.u32 	%r9413, [%rd3];
	ld.local.u32 	%r9414, [%rd2+12];
	// inline asm
	prmt.b32 %r9412, %r9413, %r9414, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r9412;
	ld.local.u32 	%r9417, [%rd2+12];
	ld.local.u32 	%r9418, [%rd2+8];
	// inline asm
	prmt.b32 %r9416, %r9417, %r9418, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r9416;
	ld.local.u32 	%r9421, [%rd2+8];
	ld.local.u32 	%r9422, [%rd2+4];
	// inline asm
	prmt.b32 %r9420, %r9421, %r9422, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r9420;
	ld.local.u32 	%r9425, [%rd2+4];
	ld.local.u32 	%r9426, [%rd2];
	// inline asm
	prmt.b32 %r9424, %r9425, %r9426, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r9424;
	ld.local.u32 	%r9429, [%rd2];
	ld.local.u32 	%r9430, [%rd1+12];
	// inline asm
	prmt.b32 %r9428, %r9429, %r9430, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r9428;
	ld.local.u32 	%r9433, [%rd1+12];
	ld.local.u32 	%r9434, [%rd1+8];
	// inline asm
	prmt.b32 %r9432, %r9433, %r9434, %r2;
	// inline asm
	st.local.u32 	[%rd2], %r9432;
	ld.local.u32 	%r9437, [%rd1+8];
	ld.local.u32 	%r9438, [%rd1+4];
	// inline asm
	prmt.b32 %r9436, %r9437, %r9438, %r2;
	// inline asm
	st.local.u32 	[%rd1+12], %r9436;
	ld.local.u32 	%r9441, [%rd1+4];
	ld.local.u32 	%r9442, [%rd1];
	// inline asm
	prmt.b32 %r9440, %r9441, %r9442, %r2;
	// inline asm
	st.local.u32 	[%rd1+8], %r9440;
	ld.local.u32 	%r9445, [%rd1];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r9444, %r9445, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd1+4], %r9444;
	st.local.u32 	[%rd1], %r9705;
	bra.uni 	BB1_170;

BB1_6:
	setp.eq.s32	%p48, %r1, 1;
	@%p48 bra 	BB1_7;
	bra.uni 	BB1_87;

BB1_7:
	ld.local.u32 	%r5005, [%rd8+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9675, %r9672, %r5005, %r2;
	// inline asm
	ld.local.u32 	%r5008, [%rd8+12];
	ld.local.u32 	%r5009, [%rd8+8];
	// inline asm
	prmt.b32 %r9676, %r5008, %r5009, %r2;
	// inline asm
	ld.local.u32 	%r5012, [%rd8+8];
	ld.local.u32 	%r5013, [%rd8+4];
	// inline asm
	prmt.b32 %r5011, %r5012, %r5013, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r5011;
	ld.local.u32 	%r5016, [%rd8+4];
	ld.local.u32 	%r5017, [%rd8];
	// inline asm
	prmt.b32 %r5015, %r5016, %r5017, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r5015;
	ld.local.u32 	%r5020, [%rd8];
	ld.local.u32 	%r5021, [%rd7+12];
	// inline asm
	prmt.b32 %r5019, %r5020, %r5021, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r5019;
	ld.local.u32 	%r5024, [%rd7+12];
	ld.local.u32 	%r5025, [%rd7+8];
	// inline asm
	prmt.b32 %r5023, %r5024, %r5025, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r5023;
	ld.local.u32 	%r5028, [%rd7+8];
	ld.local.u32 	%r5029, [%rd7+4];
	// inline asm
	prmt.b32 %r5027, %r5028, %r5029, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r5027;
	ld.local.u32 	%r5032, [%rd7+4];
	ld.local.u32 	%r5033, [%rd7];
	// inline asm
	prmt.b32 %r5031, %r5032, %r5033, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r5031;
	ld.local.u32 	%r5036, [%rd7];
	ld.local.u32 	%r5037, [%rd6+12];
	// inline asm
	prmt.b32 %r5035, %r5036, %r5037, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r5035;
	ld.local.u32 	%r5040, [%rd6+12];
	ld.local.u32 	%r5041, [%rd6+8];
	// inline asm
	prmt.b32 %r5039, %r5040, %r5041, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r5039;
	ld.local.u32 	%r5044, [%rd6+8];
	ld.local.u32 	%r5045, [%rd6+4];
	// inline asm
	prmt.b32 %r5043, %r5044, %r5045, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r5043;
	ld.local.u32 	%r5048, [%rd6+4];
	ld.local.u32 	%r5049, [%rd6];
	// inline asm
	prmt.b32 %r5047, %r5048, %r5049, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r5047;
	ld.local.u32 	%r5052, [%rd6];
	ld.local.u32 	%r5053, [%rd5+12];
	// inline asm
	prmt.b32 %r5051, %r5052, %r5053, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r5051;
	ld.local.u32 	%r5056, [%rd5+12];
	ld.local.u32 	%r5057, [%rd5+8];
	// inline asm
	prmt.b32 %r5055, %r5056, %r5057, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r5055;
	ld.local.u32 	%r5060, [%rd5+8];
	ld.local.u32 	%r5061, [%rd5+4];
	// inline asm
	prmt.b32 %r5059, %r5060, %r5061, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r5059;
	ld.local.u32 	%r5064, [%rd5+4];
	ld.local.u32 	%r5065, [%rd5];
	// inline asm
	prmt.b32 %r5063, %r5064, %r5065, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r5063;
	ld.local.u32 	%r5068, [%rd5];
	ld.local.u32 	%r5069, [%rd4+12];
	// inline asm
	prmt.b32 %r5067, %r5068, %r5069, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r5067;
	ld.local.u32 	%r5072, [%rd4+12];
	ld.local.u32 	%r5073, [%rd4+8];
	// inline asm
	prmt.b32 %r5071, %r5072, %r5073, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r5071;
	ld.local.u32 	%r5076, [%rd4+8];
	ld.local.u32 	%r5077, [%rd4+4];
	// inline asm
	prmt.b32 %r5075, %r5076, %r5077, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r5075;
	ld.local.u32 	%r5080, [%rd4+4];
	ld.local.u32 	%r5081, [%rd4];
	// inline asm
	prmt.b32 %r5079, %r5080, %r5081, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r5079;
	ld.local.u32 	%r5084, [%rd4];
	ld.local.u32 	%r5085, [%rd3+12];
	// inline asm
	prmt.b32 %r5083, %r5084, %r5085, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r5083;
	ld.local.u32 	%r5088, [%rd3+12];
	ld.local.u32 	%r5089, [%rd3+8];
	// inline asm
	prmt.b32 %r5087, %r5088, %r5089, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r5087;
	ld.local.u32 	%r5092, [%rd3+8];
	ld.local.u32 	%r5093, [%rd3+4];
	// inline asm
	prmt.b32 %r5091, %r5092, %r5093, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r5091;
	ld.local.u32 	%r5096, [%rd3+4];
	ld.local.u32 	%r5097, [%rd3];
	// inline asm
	prmt.b32 %r5095, %r5096, %r5097, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r5095;
	ld.local.u32 	%r5100, [%rd3];
	ld.local.u32 	%r5101, [%rd2+12];
	// inline asm
	prmt.b32 %r5099, %r5100, %r5101, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r5099;
	ld.local.u32 	%r5104, [%rd2+12];
	ld.local.u32 	%r5105, [%rd2+8];
	// inline asm
	prmt.b32 %r5103, %r5104, %r5105, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r5103;
	ld.local.u32 	%r5108, [%rd2+8];
	ld.local.u32 	%r5109, [%rd2+4];
	// inline asm
	prmt.b32 %r5107, %r5108, %r5109, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r5107;
	ld.local.u32 	%r5112, [%rd2+4];
	ld.local.u32 	%r5113, [%rd2];
	// inline asm
	prmt.b32 %r5111, %r5112, %r5113, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r5111;
	ld.local.u32 	%r5116, [%rd2];
	ld.local.u32 	%r5117, [%rd1+12];
	// inline asm
	prmt.b32 %r5115, %r5116, %r5117, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r5115;
	ld.local.u32 	%r5120, [%rd1+12];
	ld.local.u32 	%r5121, [%rd1+8];
	// inline asm
	prmt.b32 %r5119, %r5120, %r5121, %r2;
	// inline asm
	st.local.u32 	[%rd2], %r5119;
	ld.local.u32 	%r5124, [%rd1+8];
	ld.local.u32 	%r5125, [%rd1+4];
	// inline asm
	prmt.b32 %r5123, %r5124, %r5125, %r2;
	// inline asm
	st.local.u32 	[%rd1+12], %r5123;
	ld.local.u32 	%r5128, [%rd1+4];
	ld.local.u32 	%r5129, [%rd1];
	// inline asm
	prmt.b32 %r5127, %r5128, %r5129, %r2;
	// inline asm
	st.local.u32 	[%rd1+8], %r5127;
	ld.local.u32 	%r5132, [%rd1];
	// inline asm
	prmt.b32 %r5131, %r5132, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd1+4], %r5131;
	st.local.u32 	[%rd1], %r9672;
	mov.u32 	%r9673, %r9672;
	mov.u32 	%r9674, %r9672;
	bra.uni 	BB1_11;

BB1_126:
	setp.eq.s32	%p72, %r1, 17;
	@%p72 bra 	BB1_127;
	bra.uni 	BB1_169;

BB1_127:
	ld.local.u32 	%r7869, [%rd4+8];
	ld.local.u32 	%r7870, [%rd4+4];
	// inline asm
	prmt.b32 %r7868, %r7869, %r7870, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r7868;
	ld.local.u32 	%r7873, [%rd4+4];
	ld.local.u32 	%r7874, [%rd4];
	// inline asm
	prmt.b32 %r7872, %r7873, %r7874, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r7872;
	ld.local.u32 	%r7877, [%rd4];
	ld.local.u32 	%r7878, [%rd3+12];
	// inline asm
	prmt.b32 %r7876, %r7877, %r7878, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r7876;
	ld.local.u32 	%r7881, [%rd3+12];
	ld.local.u32 	%r7882, [%rd3+8];
	// inline asm
	prmt.b32 %r7880, %r7881, %r7882, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r7880;
	ld.local.u32 	%r7885, [%rd3+8];
	ld.local.u32 	%r7886, [%rd3+4];
	// inline asm
	prmt.b32 %r7884, %r7885, %r7886, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r7884;
	ld.local.u32 	%r7889, [%rd3+4];
	ld.local.u32 	%r7890, [%rd3];
	// inline asm
	prmt.b32 %r7888, %r7889, %r7890, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r7888;
	ld.local.u32 	%r7893, [%rd3];
	ld.local.u32 	%r7894, [%rd2+12];
	// inline asm
	prmt.b32 %r7892, %r7893, %r7894, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r7892;
	ld.local.u32 	%r7897, [%rd2+12];
	ld.local.u32 	%r7898, [%rd2+8];
	// inline asm
	prmt.b32 %r7896, %r7897, %r7898, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r7896;
	ld.local.u32 	%r7901, [%rd2+8];
	ld.local.u32 	%r7902, [%rd2+4];
	// inline asm
	prmt.b32 %r7900, %r7901, %r7902, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r7900;
	ld.local.u32 	%r7905, [%rd2+4];
	ld.local.u32 	%r7906, [%rd2];
	// inline asm
	prmt.b32 %r7904, %r7905, %r7906, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r7904;
	ld.local.u32 	%r7909, [%rd2];
	ld.local.u32 	%r7910, [%rd1+12];
	// inline asm
	prmt.b32 %r7908, %r7909, %r7910, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r7908;
	ld.local.u32 	%r7913, [%rd1+12];
	ld.local.u32 	%r7914, [%rd1+8];
	// inline asm
	prmt.b32 %r7912, %r7913, %r7914, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r7912;
	ld.local.u32 	%r7917, [%rd1+8];
	ld.local.u32 	%r7918, [%rd1+4];
	// inline asm
	prmt.b32 %r7916, %r7917, %r7918, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r7916;
	ld.local.u32 	%r7921, [%rd1+4];
	ld.local.u32 	%r7922, [%rd1];
	// inline asm
	prmt.b32 %r7920, %r7921, %r7922, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r7920;
	ld.local.u32 	%r7925, [%rd1];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7924, %r7925, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r7924;
	st.local.u32 	[%rd5], %r9705;
	st.local.u32 	[%rd4+12], %r9705;
	st.local.u32 	[%rd4+8], %r9705;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	mov.u64 	%rd2927, 0;
	st.local.u32 	[%rd1+4], %rd2927;
	st.local.u32 	[%rd1], %rd2927;
	bra.uni 	BB1_170;

BB1_38:
	setp.eq.s32	%p25, %r1, 17;
	@%p25 bra 	BB1_39;
	bra.uni 	BB1_87;

BB1_39:
	ld.local.u32 	%r2533, [%rd8+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9691, %r9672, %r2533, %r2;
	// inline asm
	ld.local.u32 	%r2536, [%rd8+12];
	ld.local.u32 	%r2537, [%rd8+8];
	// inline asm
	prmt.b32 %r9692, %r2536, %r2537, %r2;
	// inline asm
	ld.local.u32 	%r2540, [%rd8+8];
	ld.local.u32 	%r2541, [%rd8+4];
	// inline asm
	prmt.b32 %r9685, %r2540, %r2541, %r2;
	// inline asm
	ld.local.u32 	%r2544, [%rd8+4];
	ld.local.u32 	%r2545, [%rd8];
	// inline asm
	prmt.b32 %r9686, %r2544, %r2545, %r2;
	// inline asm
	ld.local.u32 	%r2548, [%rd8];
	ld.local.u32 	%r2549, [%rd7+12];
	// inline asm
	prmt.b32 %r9687, %r2548, %r2549, %r2;
	// inline asm
	ld.local.u32 	%r2552, [%rd7+12];
	ld.local.u32 	%r2553, [%rd7+8];
	// inline asm
	prmt.b32 %r9688, %r2552, %r2553, %r2;
	// inline asm
	ld.local.u32 	%r2556, [%rd7+8];
	ld.local.u32 	%r2557, [%rd7+4];
	// inline asm
	prmt.b32 %r9681, %r2556, %r2557, %r2;
	// inline asm
	ld.local.u32 	%r2560, [%rd7+4];
	ld.local.u32 	%r2561, [%rd7];
	// inline asm
	prmt.b32 %r9682, %r2560, %r2561, %r2;
	// inline asm
	ld.local.u32 	%r2564, [%rd7];
	ld.local.u32 	%r2565, [%rd6+12];
	// inline asm
	prmt.b32 %r9683, %r2564, %r2565, %r2;
	// inline asm
	ld.local.u32 	%r2568, [%rd6+12];
	ld.local.u32 	%r2569, [%rd6+8];
	// inline asm
	prmt.b32 %r9684, %r2568, %r2569, %r2;
	// inline asm
	ld.local.u32 	%r2572, [%rd6+8];
	ld.local.u32 	%r2573, [%rd6+4];
	// inline asm
	prmt.b32 %r9677, %r2572, %r2573, %r2;
	// inline asm
	ld.local.u32 	%r2576, [%rd6+4];
	ld.local.u32 	%r2577, [%rd6];
	// inline asm
	prmt.b32 %r9678, %r2576, %r2577, %r2;
	// inline asm
	ld.local.u32 	%r2580, [%rd6];
	ld.local.u32 	%r2581, [%rd5+12];
	// inline asm
	prmt.b32 %r9679, %r2580, %r2581, %r2;
	// inline asm
	ld.local.u32 	%r2584, [%rd5+12];
	ld.local.u32 	%r2585, [%rd5+8];
	// inline asm
	prmt.b32 %r9680, %r2584, %r2585, %r2;
	// inline asm
	ld.local.u32 	%r2588, [%rd5+8];
	ld.local.u32 	%r2589, [%rd5+4];
	// inline asm
	prmt.b32 %r9673, %r2588, %r2589, %r2;
	// inline asm
	ld.local.u32 	%r2592, [%rd5+4];
	ld.local.u32 	%r2593, [%rd5];
	// inline asm
	prmt.b32 %r9674, %r2592, %r2593, %r2;
	// inline asm
	ld.local.u32 	%r2596, [%rd5];
	ld.local.u32 	%r2597, [%rd4+12];
	// inline asm
	prmt.b32 %r9675, %r2596, %r2597, %r2;
	// inline asm
	ld.local.u32 	%r2600, [%rd4+12];
	ld.local.u32 	%r2601, [%rd4+8];
	// inline asm
	prmt.b32 %r9676, %r2600, %r2601, %r2;
	// inline asm
	ld.local.u32 	%r2604, [%rd4+8];
	ld.local.u32 	%r2605, [%rd4+4];
	// inline asm
	prmt.b32 %r2603, %r2604, %r2605, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r2603;
	ld.local.u32 	%r2608, [%rd4+4];
	ld.local.u32 	%r2609, [%rd4];
	// inline asm
	prmt.b32 %r2607, %r2608, %r2609, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r2607;
	ld.local.u32 	%r2612, [%rd4];
	ld.local.u32 	%r2613, [%rd3+12];
	// inline asm
	prmt.b32 %r2611, %r2612, %r2613, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r2611;
	ld.local.u32 	%r2616, [%rd3+12];
	ld.local.u32 	%r2617, [%rd3+8];
	// inline asm
	prmt.b32 %r2615, %r2616, %r2617, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r2615;
	ld.local.u32 	%r2620, [%rd3+8];
	ld.local.u32 	%r2621, [%rd3+4];
	// inline asm
	prmt.b32 %r2619, %r2620, %r2621, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r2619;
	ld.local.u32 	%r2624, [%rd3+4];
	ld.local.u32 	%r2625, [%rd3];
	// inline asm
	prmt.b32 %r2623, %r2624, %r2625, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r2623;
	ld.local.u32 	%r2628, [%rd3];
	ld.local.u32 	%r2629, [%rd2+12];
	// inline asm
	prmt.b32 %r2627, %r2628, %r2629, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r2627;
	ld.local.u32 	%r2632, [%rd2+12];
	ld.local.u32 	%r2633, [%rd2+8];
	// inline asm
	prmt.b32 %r2631, %r2632, %r2633, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r2631;
	ld.local.u32 	%r2636, [%rd2+8];
	ld.local.u32 	%r2637, [%rd2+4];
	// inline asm
	prmt.b32 %r2635, %r2636, %r2637, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r2635;
	ld.local.u32 	%r2640, [%rd2+4];
	ld.local.u32 	%r2641, [%rd2];
	// inline asm
	prmt.b32 %r2639, %r2640, %r2641, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r2639;
	ld.local.u32 	%r2644, [%rd2];
	ld.local.u32 	%r2645, [%rd1+12];
	// inline asm
	prmt.b32 %r2643, %r2644, %r2645, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r2643;
	ld.local.u32 	%r2648, [%rd1+12];
	ld.local.u32 	%r2649, [%rd1+8];
	// inline asm
	prmt.b32 %r2647, %r2648, %r2649, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r2647;
	ld.local.u32 	%r2652, [%rd1+8];
	ld.local.u32 	%r2653, [%rd1+4];
	// inline asm
	prmt.b32 %r2651, %r2652, %r2653, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r2651;
	ld.local.u32 	%r2656, [%rd1+4];
	ld.local.u32 	%r2657, [%rd1];
	// inline asm
	prmt.b32 %r2655, %r2656, %r2657, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r2655;
	ld.local.u32 	%r2660, [%rd1];
	// inline asm
	prmt.b32 %r2659, %r2660, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r2659;
	st.local.u32 	[%rd5], %r9672;
	st.local.u32 	[%rd4+12], %r9672;
	st.local.u32 	[%rd4+8], %r9672;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	mov.u64 	%rd33, 0;
	st.local.u32 	[%rd1+4], %rd33;
	st.local.u32 	[%rd1], %rd33;
	mov.u32 	%r9689, %r9672;
	mov.u32 	%r9690, %r9672;
	bra.uni 	BB1_82;

BB1_110:
	setp.eq.s32	%p84, %r1, 9;
	@%p84 bra 	BB1_111;
	bra.uni 	BB1_169;

BB1_111:
	ld.local.u32 	%r8469, [%rd6+8];
	ld.local.u32 	%r8470, [%rd6+4];
	// inline asm
	prmt.b32 %r8468, %r8469, %r8470, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r8468;
	ld.local.u32 	%r8473, [%rd6+4];
	ld.local.u32 	%r8474, [%rd6];
	// inline asm
	prmt.b32 %r8472, %r8473, %r8474, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r8472;
	ld.local.u32 	%r8477, [%rd6];
	ld.local.u32 	%r8478, [%rd5+12];
	// inline asm
	prmt.b32 %r8476, %r8477, %r8478, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r8476;
	ld.local.u32 	%r8481, [%rd5+12];
	ld.local.u32 	%r8482, [%rd5+8];
	// inline asm
	prmt.b32 %r8480, %r8481, %r8482, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r8480;
	ld.local.u32 	%r8485, [%rd5+8];
	ld.local.u32 	%r8486, [%rd5+4];
	// inline asm
	prmt.b32 %r8484, %r8485, %r8486, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r8484;
	ld.local.u32 	%r8489, [%rd5+4];
	ld.local.u32 	%r8490, [%rd5];
	// inline asm
	prmt.b32 %r8488, %r8489, %r8490, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r8488;
	ld.local.u32 	%r8493, [%rd5];
	ld.local.u32 	%r8494, [%rd4+12];
	// inline asm
	prmt.b32 %r8492, %r8493, %r8494, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r8492;
	ld.local.u32 	%r8497, [%rd4+12];
	ld.local.u32 	%r8498, [%rd4+8];
	// inline asm
	prmt.b32 %r8496, %r8497, %r8498, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r8496;
	ld.local.u32 	%r8501, [%rd4+8];
	ld.local.u32 	%r8502, [%rd4+4];
	// inline asm
	prmt.b32 %r8500, %r8501, %r8502, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r8500;
	ld.local.u32 	%r8505, [%rd4+4];
	ld.local.u32 	%r8506, [%rd4];
	// inline asm
	prmt.b32 %r8504, %r8505, %r8506, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r8504;
	ld.local.u32 	%r8509, [%rd4];
	ld.local.u32 	%r8510, [%rd3+12];
	// inline asm
	prmt.b32 %r8508, %r8509, %r8510, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r8508;
	ld.local.u32 	%r8513, [%rd3+12];
	ld.local.u32 	%r8514, [%rd3+8];
	// inline asm
	prmt.b32 %r8512, %r8513, %r8514, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r8512;
	ld.local.u32 	%r8517, [%rd3+8];
	ld.local.u32 	%r8518, [%rd3+4];
	// inline asm
	prmt.b32 %r8516, %r8517, %r8518, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r8516;
	ld.local.u32 	%r8521, [%rd3+4];
	ld.local.u32 	%r8522, [%rd3];
	// inline asm
	prmt.b32 %r8520, %r8521, %r8522, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r8520;
	ld.local.u32 	%r8525, [%rd3];
	ld.local.u32 	%r8526, [%rd2+12];
	// inline asm
	prmt.b32 %r8524, %r8525, %r8526, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r8524;
	ld.local.u32 	%r8529, [%rd2+12];
	ld.local.u32 	%r8530, [%rd2+8];
	// inline asm
	prmt.b32 %r8528, %r8529, %r8530, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r8528;
	ld.local.u32 	%r8533, [%rd2+8];
	ld.local.u32 	%r8534, [%rd2+4];
	// inline asm
	prmt.b32 %r8532, %r8533, %r8534, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r8532;
	ld.local.u32 	%r8537, [%rd2+4];
	ld.local.u32 	%r8538, [%rd2];
	// inline asm
	prmt.b32 %r8536, %r8537, %r8538, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r8536;
	ld.local.u32 	%r8541, [%rd2];
	ld.local.u32 	%r8542, [%rd1+12];
	// inline asm
	prmt.b32 %r8540, %r8541, %r8542, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r8540;
	ld.local.u32 	%r8545, [%rd1+12];
	ld.local.u32 	%r8546, [%rd1+8];
	// inline asm
	prmt.b32 %r8544, %r8545, %r8546, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r8544;
	ld.local.u32 	%r8549, [%rd1+8];
	ld.local.u32 	%r8550, [%rd1+4];
	// inline asm
	prmt.b32 %r8548, %r8549, %r8550, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r8548;
	ld.local.u32 	%r8553, [%rd1+4];
	ld.local.u32 	%r8554, [%rd1];
	// inline asm
	prmt.b32 %r8552, %r8553, %r8554, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r8552;
	ld.local.u32 	%r8557, [%rd1];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r8556, %r8557, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r8556;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	mov.u64 	%rd2935, 0;
	st.local.u32 	[%rd1+4], %rd2935;
	st.local.u32 	[%rd1], %rd2935;
	bra.uni 	BB1_170;

BB1_22:
	setp.eq.s32	%p37, %r1, 9;
	@%p37 bra 	BB1_23;
	bra.uni 	BB1_87;

BB1_23:
	ld.local.u32 	%r3737, [%rd8+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9683, %r9672, %r3737, %r2;
	// inline asm
	ld.local.u32 	%r3740, [%rd8+12];
	ld.local.u32 	%r3741, [%rd8+8];
	// inline asm
	prmt.b32 %r9684, %r3740, %r3741, %r2;
	// inline asm
	ld.local.u32 	%r3744, [%rd8+8];
	ld.local.u32 	%r3745, [%rd8+4];
	// inline asm
	prmt.b32 %r9677, %r3744, %r3745, %r2;
	// inline asm
	ld.local.u32 	%r3748, [%rd8+4];
	ld.local.u32 	%r3749, [%rd8];
	// inline asm
	prmt.b32 %r9678, %r3748, %r3749, %r2;
	// inline asm
	ld.local.u32 	%r3752, [%rd8];
	ld.local.u32 	%r3753, [%rd7+12];
	// inline asm
	prmt.b32 %r9679, %r3752, %r3753, %r2;
	// inline asm
	ld.local.u32 	%r3756, [%rd7+12];
	ld.local.u32 	%r3757, [%rd7+8];
	// inline asm
	prmt.b32 %r9680, %r3756, %r3757, %r2;
	// inline asm
	ld.local.u32 	%r3760, [%rd7+8];
	ld.local.u32 	%r3761, [%rd7+4];
	// inline asm
	prmt.b32 %r9673, %r3760, %r3761, %r2;
	// inline asm
	ld.local.u32 	%r3764, [%rd7+4];
	ld.local.u32 	%r3765, [%rd7];
	// inline asm
	prmt.b32 %r9674, %r3764, %r3765, %r2;
	// inline asm
	ld.local.u32 	%r3768, [%rd7];
	ld.local.u32 	%r3769, [%rd6+12];
	// inline asm
	prmt.b32 %r9675, %r3768, %r3769, %r2;
	// inline asm
	ld.local.u32 	%r3772, [%rd6+12];
	ld.local.u32 	%r3773, [%rd6+8];
	// inline asm
	prmt.b32 %r9676, %r3772, %r3773, %r2;
	// inline asm
	ld.local.u32 	%r3776, [%rd6+8];
	ld.local.u32 	%r3777, [%rd6+4];
	// inline asm
	prmt.b32 %r3775, %r3776, %r3777, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r3775;
	ld.local.u32 	%r3780, [%rd6+4];
	ld.local.u32 	%r3781, [%rd6];
	// inline asm
	prmt.b32 %r3779, %r3780, %r3781, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r3779;
	ld.local.u32 	%r3784, [%rd6];
	ld.local.u32 	%r3785, [%rd5+12];
	// inline asm
	prmt.b32 %r3783, %r3784, %r3785, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r3783;
	ld.local.u32 	%r3788, [%rd5+12];
	ld.local.u32 	%r3789, [%rd5+8];
	// inline asm
	prmt.b32 %r3787, %r3788, %r3789, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r3787;
	ld.local.u32 	%r3792, [%rd5+8];
	ld.local.u32 	%r3793, [%rd5+4];
	// inline asm
	prmt.b32 %r3791, %r3792, %r3793, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r3791;
	ld.local.u32 	%r3796, [%rd5+4];
	ld.local.u32 	%r3797, [%rd5];
	// inline asm
	prmt.b32 %r3795, %r3796, %r3797, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r3795;
	ld.local.u32 	%r3800, [%rd5];
	ld.local.u32 	%r3801, [%rd4+12];
	// inline asm
	prmt.b32 %r3799, %r3800, %r3801, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r3799;
	ld.local.u32 	%r3804, [%rd4+12];
	ld.local.u32 	%r3805, [%rd4+8];
	// inline asm
	prmt.b32 %r3803, %r3804, %r3805, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r3803;
	ld.local.u32 	%r3808, [%rd4+8];
	ld.local.u32 	%r3809, [%rd4+4];
	// inline asm
	prmt.b32 %r3807, %r3808, %r3809, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r3807;
	ld.local.u32 	%r3812, [%rd4+4];
	ld.local.u32 	%r3813, [%rd4];
	// inline asm
	prmt.b32 %r3811, %r3812, %r3813, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r3811;
	ld.local.u32 	%r3816, [%rd4];
	ld.local.u32 	%r3817, [%rd3+12];
	// inline asm
	prmt.b32 %r3815, %r3816, %r3817, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r3815;
	ld.local.u32 	%r3820, [%rd3+12];
	ld.local.u32 	%r3821, [%rd3+8];
	// inline asm
	prmt.b32 %r3819, %r3820, %r3821, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r3819;
	ld.local.u32 	%r3824, [%rd3+8];
	ld.local.u32 	%r3825, [%rd3+4];
	// inline asm
	prmt.b32 %r3823, %r3824, %r3825, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r3823;
	ld.local.u32 	%r3828, [%rd3+4];
	ld.local.u32 	%r3829, [%rd3];
	// inline asm
	prmt.b32 %r3827, %r3828, %r3829, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r3827;
	ld.local.u32 	%r3832, [%rd3];
	ld.local.u32 	%r3833, [%rd2+12];
	// inline asm
	prmt.b32 %r3831, %r3832, %r3833, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r3831;
	ld.local.u32 	%r3836, [%rd2+12];
	ld.local.u32 	%r3837, [%rd2+8];
	// inline asm
	prmt.b32 %r3835, %r3836, %r3837, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r3835;
	ld.local.u32 	%r3840, [%rd2+8];
	ld.local.u32 	%r3841, [%rd2+4];
	// inline asm
	prmt.b32 %r3839, %r3840, %r3841, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r3839;
	ld.local.u32 	%r3844, [%rd2+4];
	ld.local.u32 	%r3845, [%rd2];
	// inline asm
	prmt.b32 %r3843, %r3844, %r3845, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r3843;
	ld.local.u32 	%r3848, [%rd2];
	ld.local.u32 	%r3849, [%rd1+12];
	// inline asm
	prmt.b32 %r3847, %r3848, %r3849, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r3847;
	ld.local.u32 	%r3852, [%rd1+12];
	ld.local.u32 	%r3853, [%rd1+8];
	// inline asm
	prmt.b32 %r3851, %r3852, %r3853, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r3851;
	ld.local.u32 	%r3856, [%rd1+8];
	ld.local.u32 	%r3857, [%rd1+4];
	// inline asm
	prmt.b32 %r3855, %r3856, %r3857, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r3855;
	ld.local.u32 	%r3860, [%rd1+4];
	ld.local.u32 	%r3861, [%rd1];
	// inline asm
	prmt.b32 %r3859, %r3860, %r3861, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r3859;
	ld.local.u32 	%r3864, [%rd1];
	// inline asm
	prmt.b32 %r3863, %r3864, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r3863;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	mov.u64 	%rd41, 0;
	st.local.u32 	[%rd1+4], %rd41;
	st.local.u32 	[%rd1], %rd41;
	mov.u32 	%r9681, %r9672;
	mov.u32 	%r9682, %r9672;
	bra.uni 	BB1_80;

BB1_141:
	setp.eq.s32	%p61, %r1, 25;
	@%p61 bra 	BB1_142;
	bra.uni 	BB1_169;

BB1_142:
	ld.local.u32 	%r7525, [%rd2+8];
	ld.local.u32 	%r7526, [%rd2+4];
	// inline asm
	prmt.b32 %r7524, %r7525, %r7526, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r7524;
	ld.local.u32 	%r7529, [%rd2+4];
	ld.local.u32 	%r7530, [%rd2];
	// inline asm
	prmt.b32 %r7528, %r7529, %r7530, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r7528;
	ld.local.u32 	%r7533, [%rd2];
	ld.local.u32 	%r7534, [%rd1+12];
	// inline asm
	prmt.b32 %r7532, %r7533, %r7534, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r7532;
	ld.local.u32 	%r7537, [%rd1+12];
	ld.local.u32 	%r7538, [%rd1+8];
	// inline asm
	prmt.b32 %r7536, %r7537, %r7538, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r7536;
	ld.local.u32 	%r7541, [%rd1+8];
	ld.local.u32 	%r7542, [%rd1+4];
	// inline asm
	prmt.b32 %r7540, %r7541, %r7542, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r7540;
	ld.local.u32 	%r7545, [%rd1+4];
	ld.local.u32 	%r7546, [%rd1];
	// inline asm
	prmt.b32 %r7544, %r7545, %r7546, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r7544;
	ld.local.u32 	%r7549, [%rd1];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7548, %r7549, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r7548;
	st.local.u32 	[%rd7], %r9705;
	st.local.u32 	[%rd6+12], %r9705;
	st.local.u32 	[%rd6+8], %r9705;
	st.local.u32 	[%rd6+4], %r9705;
	st.local.u32 	[%rd6], %r9705;
	st.local.u32 	[%rd5+12], %r9705;
	st.local.u32 	[%rd5+8], %r9705;
	st.local.u32 	[%rd5+4], %r9705;
	st.local.u32 	[%rd5], %r9705;
	st.local.u32 	[%rd4+12], %r9705;
	st.local.u32 	[%rd4+8], %r9705;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	mov.u64 	%rd2919, 0;
	st.local.u32 	[%rd1+4], %rd2919;
	st.local.u32 	[%rd1], %rd2919;
	bra.uni 	BB1_170;

BB1_53:
	setp.eq.s32	%p14, %r1, 25;
	@%p14 bra 	BB1_54;
	bra.uni 	BB1_87;

BB1_54:
	ld.local.u32 	%r1393, [%rd8+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9699, %r9672, %r1393, %r2;
	// inline asm
	ld.local.u32 	%r1396, [%rd8+12];
	ld.local.u32 	%r1397, [%rd8+8];
	// inline asm
	prmt.b32 %r9700, %r1396, %r1397, %r2;
	// inline asm
	ld.local.u32 	%r1400, [%rd8+8];
	ld.local.u32 	%r1401, [%rd8+4];
	// inline asm
	prmt.b32 %r9693, %r1400, %r1401, %r2;
	// inline asm
	ld.local.u32 	%r1404, [%rd8+4];
	ld.local.u32 	%r1405, [%rd8];
	// inline asm
	prmt.b32 %r9694, %r1404, %r1405, %r2;
	// inline asm
	ld.local.u32 	%r1408, [%rd8];
	ld.local.u32 	%r1409, [%rd7+12];
	// inline asm
	prmt.b32 %r9695, %r1408, %r1409, %r2;
	// inline asm
	ld.local.u32 	%r1412, [%rd7+12];
	ld.local.u32 	%r1413, [%rd7+8];
	// inline asm
	prmt.b32 %r9696, %r1412, %r1413, %r2;
	// inline asm
	ld.local.u32 	%r1416, [%rd7+8];
	ld.local.u32 	%r1417, [%rd7+4];
	// inline asm
	prmt.b32 %r9689, %r1416, %r1417, %r2;
	// inline asm
	ld.local.u32 	%r1420, [%rd7+4];
	ld.local.u32 	%r1421, [%rd7];
	// inline asm
	prmt.b32 %r9690, %r1420, %r1421, %r2;
	// inline asm
	ld.local.u32 	%r1424, [%rd7];
	ld.local.u32 	%r1425, [%rd6+12];
	// inline asm
	prmt.b32 %r9691, %r1424, %r1425, %r2;
	// inline asm
	ld.local.u32 	%r1428, [%rd6+12];
	ld.local.u32 	%r1429, [%rd6+8];
	// inline asm
	prmt.b32 %r9692, %r1428, %r1429, %r2;
	// inline asm
	ld.local.u32 	%r1432, [%rd6+8];
	ld.local.u32 	%r1433, [%rd6+4];
	// inline asm
	prmt.b32 %r9685, %r1432, %r1433, %r2;
	// inline asm
	ld.local.u32 	%r1436, [%rd6+4];
	ld.local.u32 	%r1437, [%rd6];
	// inline asm
	prmt.b32 %r9686, %r1436, %r1437, %r2;
	// inline asm
	ld.local.u32 	%r1440, [%rd6];
	ld.local.u32 	%r1441, [%rd5+12];
	// inline asm
	prmt.b32 %r9687, %r1440, %r1441, %r2;
	// inline asm
	ld.local.u32 	%r1444, [%rd5+12];
	ld.local.u32 	%r1445, [%rd5+8];
	// inline asm
	prmt.b32 %r9688, %r1444, %r1445, %r2;
	// inline asm
	ld.local.u32 	%r1448, [%rd5+8];
	ld.local.u32 	%r1449, [%rd5+4];
	// inline asm
	prmt.b32 %r9681, %r1448, %r1449, %r2;
	// inline asm
	ld.local.u32 	%r1452, [%rd5+4];
	ld.local.u32 	%r1453, [%rd5];
	// inline asm
	prmt.b32 %r9682, %r1452, %r1453, %r2;
	// inline asm
	ld.local.u32 	%r1456, [%rd5];
	ld.local.u32 	%r1457, [%rd4+12];
	// inline asm
	prmt.b32 %r9683, %r1456, %r1457, %r2;
	// inline asm
	ld.local.u32 	%r1460, [%rd4+12];
	ld.local.u32 	%r1461, [%rd4+8];
	// inline asm
	prmt.b32 %r9684, %r1460, %r1461, %r2;
	// inline asm
	ld.local.u32 	%r1464, [%rd4+8];
	ld.local.u32 	%r1465, [%rd4+4];
	// inline asm
	prmt.b32 %r9677, %r1464, %r1465, %r2;
	// inline asm
	ld.local.u32 	%r1468, [%rd4+4];
	ld.local.u32 	%r1469, [%rd4];
	// inline asm
	prmt.b32 %r9678, %r1468, %r1469, %r2;
	// inline asm
	ld.local.u32 	%r1472, [%rd4];
	ld.local.u32 	%r1473, [%rd3+12];
	// inline asm
	prmt.b32 %r9679, %r1472, %r1473, %r2;
	// inline asm
	ld.local.u32 	%r1476, [%rd3+12];
	ld.local.u32 	%r1477, [%rd3+8];
	// inline asm
	prmt.b32 %r9680, %r1476, %r1477, %r2;
	// inline asm
	ld.local.u32 	%r1480, [%rd3+8];
	ld.local.u32 	%r1481, [%rd3+4];
	// inline asm
	prmt.b32 %r9673, %r1480, %r1481, %r2;
	// inline asm
	ld.local.u32 	%r1484, [%rd3+4];
	ld.local.u32 	%r1485, [%rd3];
	// inline asm
	prmt.b32 %r9674, %r1484, %r1485, %r2;
	// inline asm
	ld.local.u32 	%r1488, [%rd3];
	ld.local.u32 	%r1489, [%rd2+12];
	// inline asm
	prmt.b32 %r9675, %r1488, %r1489, %r2;
	// inline asm
	ld.local.u32 	%r1492, [%rd2+12];
	ld.local.u32 	%r1493, [%rd2+8];
	// inline asm
	prmt.b32 %r9676, %r1492, %r1493, %r2;
	// inline asm
	ld.local.u32 	%r1496, [%rd2+8];
	ld.local.u32 	%r1497, [%rd2+4];
	// inline asm
	prmt.b32 %r1495, %r1496, %r1497, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r1495;
	ld.local.u32 	%r1500, [%rd2+4];
	ld.local.u32 	%r1501, [%rd2];
	// inline asm
	prmt.b32 %r1499, %r1500, %r1501, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r1499;
	ld.local.u32 	%r1504, [%rd2];
	ld.local.u32 	%r1505, [%rd1+12];
	// inline asm
	prmt.b32 %r1503, %r1504, %r1505, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r1503;
	ld.local.u32 	%r1508, [%rd1+12];
	ld.local.u32 	%r1509, [%rd1+8];
	// inline asm
	prmt.b32 %r1507, %r1508, %r1509, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r1507;
	ld.local.u32 	%r1512, [%rd1+8];
	ld.local.u32 	%r1513, [%rd1+4];
	// inline asm
	prmt.b32 %r1511, %r1512, %r1513, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r1511;
	ld.local.u32 	%r1516, [%rd1+4];
	ld.local.u32 	%r1517, [%rd1];
	// inline asm
	prmt.b32 %r1515, %r1516, %r1517, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r1515;
	ld.local.u32 	%r1520, [%rd1];
	// inline asm
	prmt.b32 %r1519, %r1520, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r1519;
	st.local.u32 	[%rd7], %r9672;
	st.local.u32 	[%rd6+12], %r9672;
	st.local.u32 	[%rd6+8], %r9672;
	st.local.u32 	[%rd6+4], %r9672;
	st.local.u32 	[%rd6], %r9672;
	st.local.u32 	[%rd5+12], %r9672;
	st.local.u32 	[%rd5+8], %r9672;
	st.local.u32 	[%rd5+4], %r9672;
	st.local.u32 	[%rd5], %r9672;
	st.local.u32 	[%rd4+12], %r9672;
	st.local.u32 	[%rd4+8], %r9672;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	mov.u64 	%rd25, 0;
	st.local.u32 	[%rd1+4], %rd25;
	st.local.u32 	[%rd1], %rd25;
	mov.u32 	%r9697, %r9672;
	mov.u32 	%r9698, %r9672;
	bra.uni 	BB1_84;

BB1_102:
	setp.eq.s32	%p90, %r1, 5;
	@%p90 bra 	BB1_103;
	bra.uni 	BB1_169;

BB1_103:
	ld.local.u32 	%r8865, [%rd7+8];
	ld.local.u32 	%r8866, [%rd7+4];
	// inline asm
	prmt.b32 %r8864, %r8865, %r8866, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r8864;
	ld.local.u32 	%r8869, [%rd7+4];
	ld.local.u32 	%r8870, [%rd7];
	// inline asm
	prmt.b32 %r8868, %r8869, %r8870, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r8868;
	ld.local.u32 	%r8873, [%rd7];
	ld.local.u32 	%r8874, [%rd6+12];
	// inline asm
	prmt.b32 %r8872, %r8873, %r8874, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r8872;
	ld.local.u32 	%r8877, [%rd6+12];
	ld.local.u32 	%r8878, [%rd6+8];
	// inline asm
	prmt.b32 %r8876, %r8877, %r8878, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r8876;
	ld.local.u32 	%r8881, [%rd6+8];
	ld.local.u32 	%r8882, [%rd6+4];
	// inline asm
	prmt.b32 %r8880, %r8881, %r8882, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r8880;
	ld.local.u32 	%r8885, [%rd6+4];
	ld.local.u32 	%r8886, [%rd6];
	// inline asm
	prmt.b32 %r8884, %r8885, %r8886, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r8884;
	ld.local.u32 	%r8889, [%rd6];
	ld.local.u32 	%r8890, [%rd5+12];
	// inline asm
	prmt.b32 %r8888, %r8889, %r8890, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r8888;
	ld.local.u32 	%r8893, [%rd5+12];
	ld.local.u32 	%r8894, [%rd5+8];
	// inline asm
	prmt.b32 %r8892, %r8893, %r8894, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r8892;
	ld.local.u32 	%r8897, [%rd5+8];
	ld.local.u32 	%r8898, [%rd5+4];
	// inline asm
	prmt.b32 %r8896, %r8897, %r8898, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r8896;
	ld.local.u32 	%r8901, [%rd5+4];
	ld.local.u32 	%r8902, [%rd5];
	// inline asm
	prmt.b32 %r8900, %r8901, %r8902, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r8900;
	ld.local.u32 	%r8905, [%rd5];
	ld.local.u32 	%r8906, [%rd4+12];
	// inline asm
	prmt.b32 %r8904, %r8905, %r8906, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r8904;
	ld.local.u32 	%r8909, [%rd4+12];
	ld.local.u32 	%r8910, [%rd4+8];
	// inline asm
	prmt.b32 %r8908, %r8909, %r8910, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r8908;
	ld.local.u32 	%r8913, [%rd4+8];
	ld.local.u32 	%r8914, [%rd4+4];
	// inline asm
	prmt.b32 %r8912, %r8913, %r8914, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r8912;
	ld.local.u32 	%r8917, [%rd4+4];
	ld.local.u32 	%r8918, [%rd4];
	// inline asm
	prmt.b32 %r8916, %r8917, %r8918, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r8916;
	ld.local.u32 	%r8921, [%rd4];
	ld.local.u32 	%r8922, [%rd3+12];
	// inline asm
	prmt.b32 %r8920, %r8921, %r8922, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r8920;
	ld.local.u32 	%r8925, [%rd3+12];
	ld.local.u32 	%r8926, [%rd3+8];
	// inline asm
	prmt.b32 %r8924, %r8925, %r8926, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r8924;
	ld.local.u32 	%r8929, [%rd3+8];
	ld.local.u32 	%r8930, [%rd3+4];
	// inline asm
	prmt.b32 %r8928, %r8929, %r8930, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r8928;
	ld.local.u32 	%r8933, [%rd3+4];
	ld.local.u32 	%r8934, [%rd3];
	// inline asm
	prmt.b32 %r8932, %r8933, %r8934, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r8932;
	ld.local.u32 	%r8937, [%rd3];
	ld.local.u32 	%r8938, [%rd2+12];
	// inline asm
	prmt.b32 %r8936, %r8937, %r8938, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r8936;
	ld.local.u32 	%r8941, [%rd2+12];
	ld.local.u32 	%r8942, [%rd2+8];
	// inline asm
	prmt.b32 %r8940, %r8941, %r8942, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r8940;
	ld.local.u32 	%r8945, [%rd2+8];
	ld.local.u32 	%r8946, [%rd2+4];
	// inline asm
	prmt.b32 %r8944, %r8945, %r8946, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r8944;
	ld.local.u32 	%r8949, [%rd2+4];
	ld.local.u32 	%r8950, [%rd2];
	// inline asm
	prmt.b32 %r8948, %r8949, %r8950, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r8948;
	ld.local.u32 	%r8953, [%rd2];
	ld.local.u32 	%r8954, [%rd1+12];
	// inline asm
	prmt.b32 %r8952, %r8953, %r8954, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r8952;
	ld.local.u32 	%r8957, [%rd1+12];
	ld.local.u32 	%r8958, [%rd1+8];
	// inline asm
	prmt.b32 %r8956, %r8957, %r8958, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r8956;
	ld.local.u32 	%r8961, [%rd1+8];
	ld.local.u32 	%r8962, [%rd1+4];
	// inline asm
	prmt.b32 %r8960, %r8961, %r8962, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r8960;
	ld.local.u32 	%r8965, [%rd1+4];
	ld.local.u32 	%r8966, [%rd1];
	// inline asm
	prmt.b32 %r8964, %r8965, %r8966, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r8964;
	ld.local.u32 	%r8969, [%rd1];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r8968, %r8969, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r8968;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	mov.u64 	%rd2939, 0;
	st.local.u32 	[%rd1+4], %rd2939;
	st.local.u32 	[%rd1], %rd2939;
	bra.uni 	BB1_170;

BB1_14:
	setp.eq.s32	%p43, %r1, 5;
	@%p43 bra 	BB1_15;
	bra.uni 	BB1_87;

BB1_15:
	ld.local.u32 	%r4363, [%rd8+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9679, %r9672, %r4363, %r2;
	// inline asm
	ld.local.u32 	%r4366, [%rd8+12];
	ld.local.u32 	%r4367, [%rd8+8];
	// inline asm
	prmt.b32 %r9680, %r4366, %r4367, %r2;
	// inline asm
	ld.local.u32 	%r4370, [%rd8+8];
	ld.local.u32 	%r4371, [%rd8+4];
	// inline asm
	prmt.b32 %r9673, %r4370, %r4371, %r2;
	// inline asm
	ld.local.u32 	%r4374, [%rd8+4];
	ld.local.u32 	%r4375, [%rd8];
	// inline asm
	prmt.b32 %r9674, %r4374, %r4375, %r2;
	// inline asm
	ld.local.u32 	%r4378, [%rd8];
	ld.local.u32 	%r4379, [%rd7+12];
	// inline asm
	prmt.b32 %r9675, %r4378, %r4379, %r2;
	// inline asm
	ld.local.u32 	%r4382, [%rd7+12];
	ld.local.u32 	%r4383, [%rd7+8];
	// inline asm
	prmt.b32 %r9676, %r4382, %r4383, %r2;
	// inline asm
	ld.local.u32 	%r4386, [%rd7+8];
	ld.local.u32 	%r4387, [%rd7+4];
	// inline asm
	prmt.b32 %r4385, %r4386, %r4387, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r4385;
	ld.local.u32 	%r4390, [%rd7+4];
	ld.local.u32 	%r4391, [%rd7];
	// inline asm
	prmt.b32 %r4389, %r4390, %r4391, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r4389;
	ld.local.u32 	%r4394, [%rd7];
	ld.local.u32 	%r4395, [%rd6+12];
	// inline asm
	prmt.b32 %r4393, %r4394, %r4395, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r4393;
	ld.local.u32 	%r4398, [%rd6+12];
	ld.local.u32 	%r4399, [%rd6+8];
	// inline asm
	prmt.b32 %r4397, %r4398, %r4399, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r4397;
	ld.local.u32 	%r4402, [%rd6+8];
	ld.local.u32 	%r4403, [%rd6+4];
	// inline asm
	prmt.b32 %r4401, %r4402, %r4403, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r4401;
	ld.local.u32 	%r4406, [%rd6+4];
	ld.local.u32 	%r4407, [%rd6];
	// inline asm
	prmt.b32 %r4405, %r4406, %r4407, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r4405;
	ld.local.u32 	%r4410, [%rd6];
	ld.local.u32 	%r4411, [%rd5+12];
	// inline asm
	prmt.b32 %r4409, %r4410, %r4411, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r4409;
	ld.local.u32 	%r4414, [%rd5+12];
	ld.local.u32 	%r4415, [%rd5+8];
	// inline asm
	prmt.b32 %r4413, %r4414, %r4415, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r4413;
	ld.local.u32 	%r4418, [%rd5+8];
	ld.local.u32 	%r4419, [%rd5+4];
	// inline asm
	prmt.b32 %r4417, %r4418, %r4419, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r4417;
	ld.local.u32 	%r4422, [%rd5+4];
	ld.local.u32 	%r4423, [%rd5];
	// inline asm
	prmt.b32 %r4421, %r4422, %r4423, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r4421;
	ld.local.u32 	%r4426, [%rd5];
	ld.local.u32 	%r4427, [%rd4+12];
	// inline asm
	prmt.b32 %r4425, %r4426, %r4427, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r4425;
	ld.local.u32 	%r4430, [%rd4+12];
	ld.local.u32 	%r4431, [%rd4+8];
	// inline asm
	prmt.b32 %r4429, %r4430, %r4431, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r4429;
	ld.local.u32 	%r4434, [%rd4+8];
	ld.local.u32 	%r4435, [%rd4+4];
	// inline asm
	prmt.b32 %r4433, %r4434, %r4435, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r4433;
	ld.local.u32 	%r4438, [%rd4+4];
	ld.local.u32 	%r4439, [%rd4];
	// inline asm
	prmt.b32 %r4437, %r4438, %r4439, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r4437;
	ld.local.u32 	%r4442, [%rd4];
	ld.local.u32 	%r4443, [%rd3+12];
	// inline asm
	prmt.b32 %r4441, %r4442, %r4443, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r4441;
	ld.local.u32 	%r4446, [%rd3+12];
	ld.local.u32 	%r4447, [%rd3+8];
	// inline asm
	prmt.b32 %r4445, %r4446, %r4447, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r4445;
	ld.local.u32 	%r4450, [%rd3+8];
	ld.local.u32 	%r4451, [%rd3+4];
	// inline asm
	prmt.b32 %r4449, %r4450, %r4451, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r4449;
	ld.local.u32 	%r4454, [%rd3+4];
	ld.local.u32 	%r4455, [%rd3];
	// inline asm
	prmt.b32 %r4453, %r4454, %r4455, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r4453;
	ld.local.u32 	%r4458, [%rd3];
	ld.local.u32 	%r4459, [%rd2+12];
	// inline asm
	prmt.b32 %r4457, %r4458, %r4459, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r4457;
	ld.local.u32 	%r4462, [%rd2+12];
	ld.local.u32 	%r4463, [%rd2+8];
	// inline asm
	prmt.b32 %r4461, %r4462, %r4463, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r4461;
	ld.local.u32 	%r4466, [%rd2+8];
	ld.local.u32 	%r4467, [%rd2+4];
	// inline asm
	prmt.b32 %r4465, %r4466, %r4467, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r4465;
	ld.local.u32 	%r4470, [%rd2+4];
	ld.local.u32 	%r4471, [%rd2];
	// inline asm
	prmt.b32 %r4469, %r4470, %r4471, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r4469;
	ld.local.u32 	%r4474, [%rd2];
	ld.local.u32 	%r4475, [%rd1+12];
	// inline asm
	prmt.b32 %r4473, %r4474, %r4475, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r4473;
	ld.local.u32 	%r4478, [%rd1+12];
	ld.local.u32 	%r4479, [%rd1+8];
	// inline asm
	prmt.b32 %r4477, %r4478, %r4479, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r4477;
	ld.local.u32 	%r4482, [%rd1+8];
	ld.local.u32 	%r4483, [%rd1+4];
	// inline asm
	prmt.b32 %r4481, %r4482, %r4483, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r4481;
	ld.local.u32 	%r4486, [%rd1+4];
	ld.local.u32 	%r4487, [%rd1];
	// inline asm
	prmt.b32 %r4485, %r4486, %r4487, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r4485;
	ld.local.u32 	%r4490, [%rd1];
	// inline asm
	prmt.b32 %r4489, %r4490, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r4489;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	mov.u64 	%rd45, 0;
	st.local.u32 	[%rd1+4], %rd45;
	st.local.u32 	[%rd1], %rd45;
	mov.u32 	%r9677, %r9672;
	mov.u32 	%r9678, %r9672;
	bra.uni 	BB1_79;

BB1_133:
	setp.eq.s32	%p67, %r1, 21;
	@%p67 bra 	BB1_134;
	bra.uni 	BB1_169;

BB1_134:
	ld.local.u32 	%r7665, [%rd3+8];
	ld.local.u32 	%r7666, [%rd3+4];
	// inline asm
	prmt.b32 %r7664, %r7665, %r7666, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r7664;
	ld.local.u32 	%r7669, [%rd3+4];
	ld.local.u32 	%r7670, [%rd3];
	// inline asm
	prmt.b32 %r7668, %r7669, %r7670, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r7668;
	ld.local.u32 	%r7673, [%rd3];
	ld.local.u32 	%r7674, [%rd2+12];
	// inline asm
	prmt.b32 %r7672, %r7673, %r7674, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r7672;
	ld.local.u32 	%r7677, [%rd2+12];
	ld.local.u32 	%r7678, [%rd2+8];
	// inline asm
	prmt.b32 %r7676, %r7677, %r7678, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r7676;
	ld.local.u32 	%r7681, [%rd2+8];
	ld.local.u32 	%r7682, [%rd2+4];
	// inline asm
	prmt.b32 %r7680, %r7681, %r7682, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r7680;
	ld.local.u32 	%r7685, [%rd2+4];
	ld.local.u32 	%r7686, [%rd2];
	// inline asm
	prmt.b32 %r7684, %r7685, %r7686, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r7684;
	ld.local.u32 	%r7689, [%rd2];
	ld.local.u32 	%r7690, [%rd1+12];
	// inline asm
	prmt.b32 %r7688, %r7689, %r7690, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r7688;
	ld.local.u32 	%r7693, [%rd1+12];
	ld.local.u32 	%r7694, [%rd1+8];
	// inline asm
	prmt.b32 %r7692, %r7693, %r7694, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r7692;
	ld.local.u32 	%r7697, [%rd1+8];
	ld.local.u32 	%r7698, [%rd1+4];
	// inline asm
	prmt.b32 %r7696, %r7697, %r7698, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r7696;
	ld.local.u32 	%r7701, [%rd1+4];
	ld.local.u32 	%r7702, [%rd1];
	// inline asm
	prmt.b32 %r7700, %r7701, %r7702, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r7700;
	ld.local.u32 	%r7705, [%rd1];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7704, %r7705, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r7704;
	st.local.u32 	[%rd6], %r9705;
	st.local.u32 	[%rd5+12], %r9705;
	st.local.u32 	[%rd5+8], %r9705;
	st.local.u32 	[%rd5+4], %r9705;
	st.local.u32 	[%rd5], %r9705;
	st.local.u32 	[%rd4+12], %r9705;
	st.local.u32 	[%rd4+8], %r9705;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	mov.u64 	%rd2923, 0;
	st.local.u32 	[%rd1+4], %rd2923;
	st.local.u32 	[%rd1], %rd2923;
	bra.uni 	BB1_170;

BB1_45:
	setp.eq.s32	%p20, %r1, 21;
	@%p20 bra 	BB1_46;
	bra.uni 	BB1_87;

BB1_46:
	ld.local.u32 	%r1955, [%rd8+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9695, %r9672, %r1955, %r2;
	// inline asm
	ld.local.u32 	%r1958, [%rd8+12];
	ld.local.u32 	%r1959, [%rd8+8];
	// inline asm
	prmt.b32 %r9696, %r1958, %r1959, %r2;
	// inline asm
	ld.local.u32 	%r1962, [%rd8+8];
	ld.local.u32 	%r1963, [%rd8+4];
	// inline asm
	prmt.b32 %r9689, %r1962, %r1963, %r2;
	// inline asm
	ld.local.u32 	%r1966, [%rd8+4];
	ld.local.u32 	%r1967, [%rd8];
	// inline asm
	prmt.b32 %r9690, %r1966, %r1967, %r2;
	// inline asm
	ld.local.u32 	%r1970, [%rd8];
	ld.local.u32 	%r1971, [%rd7+12];
	// inline asm
	prmt.b32 %r9691, %r1970, %r1971, %r2;
	// inline asm
	ld.local.u32 	%r1974, [%rd7+12];
	ld.local.u32 	%r1975, [%rd7+8];
	// inline asm
	prmt.b32 %r9692, %r1974, %r1975, %r2;
	// inline asm
	ld.local.u32 	%r1978, [%rd7+8];
	ld.local.u32 	%r1979, [%rd7+4];
	// inline asm
	prmt.b32 %r9685, %r1978, %r1979, %r2;
	// inline asm
	ld.local.u32 	%r1982, [%rd7+4];
	ld.local.u32 	%r1983, [%rd7];
	// inline asm
	prmt.b32 %r9686, %r1982, %r1983, %r2;
	// inline asm
	ld.local.u32 	%r1986, [%rd7];
	ld.local.u32 	%r1987, [%rd6+12];
	// inline asm
	prmt.b32 %r9687, %r1986, %r1987, %r2;
	// inline asm
	ld.local.u32 	%r1990, [%rd6+12];
	ld.local.u32 	%r1991, [%rd6+8];
	// inline asm
	prmt.b32 %r9688, %r1990, %r1991, %r2;
	// inline asm
	ld.local.u32 	%r1994, [%rd6+8];
	ld.local.u32 	%r1995, [%rd6+4];
	// inline asm
	prmt.b32 %r9681, %r1994, %r1995, %r2;
	// inline asm
	ld.local.u32 	%r1998, [%rd6+4];
	ld.local.u32 	%r1999, [%rd6];
	// inline asm
	prmt.b32 %r9682, %r1998, %r1999, %r2;
	// inline asm
	ld.local.u32 	%r2002, [%rd6];
	ld.local.u32 	%r2003, [%rd5+12];
	// inline asm
	prmt.b32 %r9683, %r2002, %r2003, %r2;
	// inline asm
	ld.local.u32 	%r2006, [%rd5+12];
	ld.local.u32 	%r2007, [%rd5+8];
	// inline asm
	prmt.b32 %r9684, %r2006, %r2007, %r2;
	// inline asm
	ld.local.u32 	%r2010, [%rd5+8];
	ld.local.u32 	%r2011, [%rd5+4];
	// inline asm
	prmt.b32 %r9677, %r2010, %r2011, %r2;
	// inline asm
	ld.local.u32 	%r2014, [%rd5+4];
	ld.local.u32 	%r2015, [%rd5];
	// inline asm
	prmt.b32 %r9678, %r2014, %r2015, %r2;
	// inline asm
	ld.local.u32 	%r2018, [%rd5];
	ld.local.u32 	%r2019, [%rd4+12];
	// inline asm
	prmt.b32 %r9679, %r2018, %r2019, %r2;
	// inline asm
	ld.local.u32 	%r2022, [%rd4+12];
	ld.local.u32 	%r2023, [%rd4+8];
	// inline asm
	prmt.b32 %r9680, %r2022, %r2023, %r2;
	// inline asm
	ld.local.u32 	%r2026, [%rd4+8];
	ld.local.u32 	%r2027, [%rd4+4];
	// inline asm
	prmt.b32 %r9673, %r2026, %r2027, %r2;
	// inline asm
	ld.local.u32 	%r2030, [%rd4+4];
	ld.local.u32 	%r2031, [%rd4];
	// inline asm
	prmt.b32 %r9674, %r2030, %r2031, %r2;
	// inline asm
	ld.local.u32 	%r2034, [%rd4];
	ld.local.u32 	%r2035, [%rd3+12];
	// inline asm
	prmt.b32 %r9675, %r2034, %r2035, %r2;
	// inline asm
	ld.local.u32 	%r2038, [%rd3+12];
	ld.local.u32 	%r2039, [%rd3+8];
	// inline asm
	prmt.b32 %r9676, %r2038, %r2039, %r2;
	// inline asm
	ld.local.u32 	%r2042, [%rd3+8];
	ld.local.u32 	%r2043, [%rd3+4];
	// inline asm
	prmt.b32 %r2041, %r2042, %r2043, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r2041;
	ld.local.u32 	%r2046, [%rd3+4];
	ld.local.u32 	%r2047, [%rd3];
	// inline asm
	prmt.b32 %r2045, %r2046, %r2047, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r2045;
	ld.local.u32 	%r2050, [%rd3];
	ld.local.u32 	%r2051, [%rd2+12];
	// inline asm
	prmt.b32 %r2049, %r2050, %r2051, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r2049;
	ld.local.u32 	%r2054, [%rd2+12];
	ld.local.u32 	%r2055, [%rd2+8];
	// inline asm
	prmt.b32 %r2053, %r2054, %r2055, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r2053;
	ld.local.u32 	%r2058, [%rd2+8];
	ld.local.u32 	%r2059, [%rd2+4];
	// inline asm
	prmt.b32 %r2057, %r2058, %r2059, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r2057;
	ld.local.u32 	%r2062, [%rd2+4];
	ld.local.u32 	%r2063, [%rd2];
	// inline asm
	prmt.b32 %r2061, %r2062, %r2063, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r2061;
	ld.local.u32 	%r2066, [%rd2];
	ld.local.u32 	%r2067, [%rd1+12];
	// inline asm
	prmt.b32 %r2065, %r2066, %r2067, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r2065;
	ld.local.u32 	%r2070, [%rd1+12];
	ld.local.u32 	%r2071, [%rd1+8];
	// inline asm
	prmt.b32 %r2069, %r2070, %r2071, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r2069;
	ld.local.u32 	%r2074, [%rd1+8];
	ld.local.u32 	%r2075, [%rd1+4];
	// inline asm
	prmt.b32 %r2073, %r2074, %r2075, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r2073;
	ld.local.u32 	%r2078, [%rd1+4];
	ld.local.u32 	%r2079, [%rd1];
	// inline asm
	prmt.b32 %r2077, %r2078, %r2079, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r2077;
	ld.local.u32 	%r2082, [%rd1];
	// inline asm
	prmt.b32 %r2081, %r2082, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r2081;
	st.local.u32 	[%rd6], %r9672;
	st.local.u32 	[%rd5+12], %r9672;
	st.local.u32 	[%rd5+8], %r9672;
	st.local.u32 	[%rd5+4], %r9672;
	st.local.u32 	[%rd5], %r9672;
	st.local.u32 	[%rd4+12], %r9672;
	st.local.u32 	[%rd4+8], %r9672;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	mov.u64 	%rd29, 0;
	st.local.u32 	[%rd1+4], %rd29;
	st.local.u32 	[%rd1], %rd29;
	mov.u32 	%r9693, %r9672;
	mov.u32 	%r9694, %r9672;
	bra.uni 	BB1_83;

BB1_117:
	setp.eq.s32	%p79, %r1, 13;
	@%p79 bra 	BB1_118;
	bra.uni 	BB1_169;

BB1_118:
	ld.local.u32 	%r8137, [%rd5+8];
	ld.local.u32 	%r8138, [%rd5+4];
	// inline asm
	prmt.b32 %r8136, %r8137, %r8138, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r8136;
	ld.local.u32 	%r8141, [%rd5+4];
	ld.local.u32 	%r8142, [%rd5];
	// inline asm
	prmt.b32 %r8140, %r8141, %r8142, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r8140;
	ld.local.u32 	%r8145, [%rd5];
	ld.local.u32 	%r8146, [%rd4+12];
	// inline asm
	prmt.b32 %r8144, %r8145, %r8146, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r8144;
	ld.local.u32 	%r8149, [%rd4+12];
	ld.local.u32 	%r8150, [%rd4+8];
	// inline asm
	prmt.b32 %r8148, %r8149, %r8150, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r8148;
	ld.local.u32 	%r8153, [%rd4+8];
	ld.local.u32 	%r8154, [%rd4+4];
	// inline asm
	prmt.b32 %r8152, %r8153, %r8154, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r8152;
	ld.local.u32 	%r8157, [%rd4+4];
	ld.local.u32 	%r8158, [%rd4];
	// inline asm
	prmt.b32 %r8156, %r8157, %r8158, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r8156;
	ld.local.u32 	%r8161, [%rd4];
	ld.local.u32 	%r8162, [%rd3+12];
	// inline asm
	prmt.b32 %r8160, %r8161, %r8162, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r8160;
	ld.local.u32 	%r8165, [%rd3+12];
	ld.local.u32 	%r8166, [%rd3+8];
	// inline asm
	prmt.b32 %r8164, %r8165, %r8166, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r8164;
	ld.local.u32 	%r8169, [%rd3+8];
	ld.local.u32 	%r8170, [%rd3+4];
	// inline asm
	prmt.b32 %r8168, %r8169, %r8170, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r8168;
	ld.local.u32 	%r8173, [%rd3+4];
	ld.local.u32 	%r8174, [%rd3];
	// inline asm
	prmt.b32 %r8172, %r8173, %r8174, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r8172;
	ld.local.u32 	%r8177, [%rd3];
	ld.local.u32 	%r8178, [%rd2+12];
	// inline asm
	prmt.b32 %r8176, %r8177, %r8178, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r8176;
	ld.local.u32 	%r8181, [%rd2+12];
	ld.local.u32 	%r8182, [%rd2+8];
	// inline asm
	prmt.b32 %r8180, %r8181, %r8182, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r8180;
	ld.local.u32 	%r8185, [%rd2+8];
	ld.local.u32 	%r8186, [%rd2+4];
	// inline asm
	prmt.b32 %r8184, %r8185, %r8186, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r8184;
	ld.local.u32 	%r8189, [%rd2+4];
	ld.local.u32 	%r8190, [%rd2];
	// inline asm
	prmt.b32 %r8188, %r8189, %r8190, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r8188;
	ld.local.u32 	%r8193, [%rd2];
	ld.local.u32 	%r8194, [%rd1+12];
	// inline asm
	prmt.b32 %r8192, %r8193, %r8194, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r8192;
	ld.local.u32 	%r8197, [%rd1+12];
	ld.local.u32 	%r8198, [%rd1+8];
	// inline asm
	prmt.b32 %r8196, %r8197, %r8198, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r8196;
	ld.local.u32 	%r8201, [%rd1+8];
	ld.local.u32 	%r8202, [%rd1+4];
	// inline asm
	prmt.b32 %r8200, %r8201, %r8202, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r8200;
	ld.local.u32 	%r8205, [%rd1+4];
	ld.local.u32 	%r8206, [%rd1];
	// inline asm
	prmt.b32 %r8204, %r8205, %r8206, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r8204;
	ld.local.u32 	%r8209, [%rd1];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r8208, %r8209, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r8208;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	mov.u64 	%rd2931, 0;
	st.local.u32 	[%rd1+4], %rd2931;
	st.local.u32 	[%rd1], %rd2931;
	bra.uni 	BB1_170;

BB1_29:
	setp.eq.s32	%p32, %r1, 13;
	@%p32 bra 	BB1_30;
	bra.uni 	BB1_87;

BB1_30:
	ld.local.u32 	%r3127, [%rd8+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9687, %r9672, %r3127, %r2;
	// inline asm
	ld.local.u32 	%r3130, [%rd8+12];
	ld.local.u32 	%r3131, [%rd8+8];
	// inline asm
	prmt.b32 %r9688, %r3130, %r3131, %r2;
	// inline asm
	ld.local.u32 	%r3134, [%rd8+8];
	ld.local.u32 	%r3135, [%rd8+4];
	// inline asm
	prmt.b32 %r9681, %r3134, %r3135, %r2;
	// inline asm
	ld.local.u32 	%r3138, [%rd8+4];
	ld.local.u32 	%r3139, [%rd8];
	// inline asm
	prmt.b32 %r9682, %r3138, %r3139, %r2;
	// inline asm
	ld.local.u32 	%r3142, [%rd8];
	ld.local.u32 	%r3143, [%rd7+12];
	// inline asm
	prmt.b32 %r9683, %r3142, %r3143, %r2;
	// inline asm
	ld.local.u32 	%r3146, [%rd7+12];
	ld.local.u32 	%r3147, [%rd7+8];
	// inline asm
	prmt.b32 %r9684, %r3146, %r3147, %r2;
	// inline asm
	ld.local.u32 	%r3150, [%rd7+8];
	ld.local.u32 	%r3151, [%rd7+4];
	// inline asm
	prmt.b32 %r9677, %r3150, %r3151, %r2;
	// inline asm
	ld.local.u32 	%r3154, [%rd7+4];
	ld.local.u32 	%r3155, [%rd7];
	// inline asm
	prmt.b32 %r9678, %r3154, %r3155, %r2;
	// inline asm
	ld.local.u32 	%r3158, [%rd7];
	ld.local.u32 	%r3159, [%rd6+12];
	// inline asm
	prmt.b32 %r9679, %r3158, %r3159, %r2;
	// inline asm
	ld.local.u32 	%r3162, [%rd6+12];
	ld.local.u32 	%r3163, [%rd6+8];
	// inline asm
	prmt.b32 %r9680, %r3162, %r3163, %r2;
	// inline asm
	ld.local.u32 	%r3166, [%rd6+8];
	ld.local.u32 	%r3167, [%rd6+4];
	// inline asm
	prmt.b32 %r9673, %r3166, %r3167, %r2;
	// inline asm
	ld.local.u32 	%r3170, [%rd6+4];
	ld.local.u32 	%r3171, [%rd6];
	// inline asm
	prmt.b32 %r9674, %r3170, %r3171, %r2;
	// inline asm
	ld.local.u32 	%r3174, [%rd6];
	ld.local.u32 	%r3175, [%rd5+12];
	// inline asm
	prmt.b32 %r9675, %r3174, %r3175, %r2;
	// inline asm
	ld.local.u32 	%r3178, [%rd5+12];
	ld.local.u32 	%r3179, [%rd5+8];
	// inline asm
	prmt.b32 %r9676, %r3178, %r3179, %r2;
	// inline asm
	ld.local.u32 	%r3182, [%rd5+8];
	ld.local.u32 	%r3183, [%rd5+4];
	// inline asm
	prmt.b32 %r3181, %r3182, %r3183, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r3181;
	ld.local.u32 	%r3186, [%rd5+4];
	ld.local.u32 	%r3187, [%rd5];
	// inline asm
	prmt.b32 %r3185, %r3186, %r3187, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r3185;
	ld.local.u32 	%r3190, [%rd5];
	ld.local.u32 	%r3191, [%rd4+12];
	// inline asm
	prmt.b32 %r3189, %r3190, %r3191, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r3189;
	ld.local.u32 	%r3194, [%rd4+12];
	ld.local.u32 	%r3195, [%rd4+8];
	// inline asm
	prmt.b32 %r3193, %r3194, %r3195, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r3193;
	ld.local.u32 	%r3198, [%rd4+8];
	ld.local.u32 	%r3199, [%rd4+4];
	// inline asm
	prmt.b32 %r3197, %r3198, %r3199, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r3197;
	ld.local.u32 	%r3202, [%rd4+4];
	ld.local.u32 	%r3203, [%rd4];
	// inline asm
	prmt.b32 %r3201, %r3202, %r3203, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r3201;
	ld.local.u32 	%r3206, [%rd4];
	ld.local.u32 	%r3207, [%rd3+12];
	// inline asm
	prmt.b32 %r3205, %r3206, %r3207, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r3205;
	ld.local.u32 	%r3210, [%rd3+12];
	ld.local.u32 	%r3211, [%rd3+8];
	// inline asm
	prmt.b32 %r3209, %r3210, %r3211, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r3209;
	ld.local.u32 	%r3214, [%rd3+8];
	ld.local.u32 	%r3215, [%rd3+4];
	// inline asm
	prmt.b32 %r3213, %r3214, %r3215, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r3213;
	ld.local.u32 	%r3218, [%rd3+4];
	ld.local.u32 	%r3219, [%rd3];
	// inline asm
	prmt.b32 %r3217, %r3218, %r3219, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r3217;
	ld.local.u32 	%r3222, [%rd3];
	ld.local.u32 	%r3223, [%rd2+12];
	// inline asm
	prmt.b32 %r3221, %r3222, %r3223, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r3221;
	ld.local.u32 	%r3226, [%rd2+12];
	ld.local.u32 	%r3227, [%rd2+8];
	// inline asm
	prmt.b32 %r3225, %r3226, %r3227, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r3225;
	ld.local.u32 	%r3230, [%rd2+8];
	ld.local.u32 	%r3231, [%rd2+4];
	// inline asm
	prmt.b32 %r3229, %r3230, %r3231, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r3229;
	ld.local.u32 	%r3234, [%rd2+4];
	ld.local.u32 	%r3235, [%rd2];
	// inline asm
	prmt.b32 %r3233, %r3234, %r3235, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r3233;
	ld.local.u32 	%r3238, [%rd2];
	ld.local.u32 	%r3239, [%rd1+12];
	// inline asm
	prmt.b32 %r3237, %r3238, %r3239, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r3237;
	ld.local.u32 	%r3242, [%rd1+12];
	ld.local.u32 	%r3243, [%rd1+8];
	// inline asm
	prmt.b32 %r3241, %r3242, %r3243, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r3241;
	ld.local.u32 	%r3246, [%rd1+8];
	ld.local.u32 	%r3247, [%rd1+4];
	// inline asm
	prmt.b32 %r3245, %r3246, %r3247, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r3245;
	ld.local.u32 	%r3250, [%rd1+4];
	ld.local.u32 	%r3251, [%rd1];
	// inline asm
	prmt.b32 %r3249, %r3250, %r3251, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r3249;
	ld.local.u32 	%r3254, [%rd1];
	// inline asm
	prmt.b32 %r3253, %r3254, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r3253;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	mov.u64 	%rd37, 0;
	st.local.u32 	[%rd1+4], %rd37;
	st.local.u32 	[%rd1], %rd37;
	mov.u32 	%r9685, %r9672;
	mov.u32 	%r9686, %r9672;
	bra.uni 	BB1_81;

BB1_148:
	setp.eq.s32	%p56, %r1, 29;
	@%p56 bra 	BB1_149;
	bra.uni 	BB1_169;

BB1_149:
	ld.local.u32 	%r7449, [%rd1+8];
	ld.local.u32 	%r7450, [%rd1+4];
	// inline asm
	prmt.b32 %r7448, %r7449, %r7450, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r7448;
	ld.local.u32 	%r7453, [%rd1+4];
	ld.local.u32 	%r7454, [%rd1];
	// inline asm
	prmt.b32 %r7452, %r7453, %r7454, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r7452;
	ld.local.u32 	%r7457, [%rd1];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7456, %r7457, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r7456;
	st.local.u32 	[%rd8], %r9705;
	st.local.u32 	[%rd7+12], %r9705;
	st.local.u32 	[%rd7+8], %r9705;
	st.local.u32 	[%rd7+4], %r9705;
	st.local.u32 	[%rd7], %r9705;
	st.local.u32 	[%rd6+12], %r9705;
	st.local.u32 	[%rd6+8], %r9705;
	st.local.u32 	[%rd6+4], %r9705;
	st.local.u32 	[%rd6], %r9705;
	st.local.u32 	[%rd5+12], %r9705;
	st.local.u32 	[%rd5+8], %r9705;
	st.local.u32 	[%rd5+4], %r9705;
	st.local.u32 	[%rd5], %r9705;
	st.local.u32 	[%rd4+12], %r9705;
	st.local.u32 	[%rd4+8], %r9705;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	mov.u64 	%rd2915, 0;
	st.local.u32 	[%rd1+4], %rd2915;
	st.local.u32 	[%rd1], %rd2915;
	bra.uni 	BB1_170;

BB1_60:
	setp.eq.s32	%p9, %r1, 29;
	@%p9 bra 	BB1_61;
	bra.uni 	BB1_87;

BB1_61:
	ld.local.u32 	%r847, [%rd8+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9703, %r9672, %r847, %r2;
	// inline asm
	ld.local.u32 	%r850, [%rd8+12];
	ld.local.u32 	%r851, [%rd8+8];
	// inline asm
	prmt.b32 %r9704, %r850, %r851, %r2;
	// inline asm
	ld.local.u32 	%r854, [%rd8+8];
	ld.local.u32 	%r855, [%rd8+4];
	// inline asm
	prmt.b32 %r9697, %r854, %r855, %r2;
	// inline asm
	ld.local.u32 	%r858, [%rd8+4];
	ld.local.u32 	%r859, [%rd8];
	// inline asm
	prmt.b32 %r9698, %r858, %r859, %r2;
	// inline asm
	ld.local.u32 	%r862, [%rd8];
	ld.local.u32 	%r863, [%rd7+12];
	// inline asm
	prmt.b32 %r9699, %r862, %r863, %r2;
	// inline asm
	ld.local.u32 	%r866, [%rd7+12];
	ld.local.u32 	%r867, [%rd7+8];
	// inline asm
	prmt.b32 %r9700, %r866, %r867, %r2;
	// inline asm
	ld.local.u32 	%r870, [%rd7+8];
	ld.local.u32 	%r871, [%rd7+4];
	// inline asm
	prmt.b32 %r9693, %r870, %r871, %r2;
	// inline asm
	ld.local.u32 	%r874, [%rd7+4];
	ld.local.u32 	%r875, [%rd7];
	// inline asm
	prmt.b32 %r9694, %r874, %r875, %r2;
	// inline asm
	ld.local.u32 	%r878, [%rd7];
	ld.local.u32 	%r879, [%rd6+12];
	// inline asm
	prmt.b32 %r9695, %r878, %r879, %r2;
	// inline asm
	ld.local.u32 	%r882, [%rd6+12];
	ld.local.u32 	%r883, [%rd6+8];
	// inline asm
	prmt.b32 %r9696, %r882, %r883, %r2;
	// inline asm
	ld.local.u32 	%r886, [%rd6+8];
	ld.local.u32 	%r887, [%rd6+4];
	// inline asm
	prmt.b32 %r9689, %r886, %r887, %r2;
	// inline asm
	ld.local.u32 	%r890, [%rd6+4];
	ld.local.u32 	%r891, [%rd6];
	// inline asm
	prmt.b32 %r9690, %r890, %r891, %r2;
	// inline asm
	ld.local.u32 	%r894, [%rd6];
	ld.local.u32 	%r895, [%rd5+12];
	// inline asm
	prmt.b32 %r9691, %r894, %r895, %r2;
	// inline asm
	ld.local.u32 	%r898, [%rd5+12];
	ld.local.u32 	%r899, [%rd5+8];
	// inline asm
	prmt.b32 %r9692, %r898, %r899, %r2;
	// inline asm
	ld.local.u32 	%r902, [%rd5+8];
	ld.local.u32 	%r903, [%rd5+4];
	// inline asm
	prmt.b32 %r9685, %r902, %r903, %r2;
	// inline asm
	ld.local.u32 	%r906, [%rd5+4];
	ld.local.u32 	%r907, [%rd5];
	// inline asm
	prmt.b32 %r9686, %r906, %r907, %r2;
	// inline asm
	ld.local.u32 	%r910, [%rd5];
	ld.local.u32 	%r911, [%rd4+12];
	// inline asm
	prmt.b32 %r9687, %r910, %r911, %r2;
	// inline asm
	ld.local.u32 	%r914, [%rd4+12];
	ld.local.u32 	%r915, [%rd4+8];
	// inline asm
	prmt.b32 %r9688, %r914, %r915, %r2;
	// inline asm
	ld.local.u32 	%r918, [%rd4+8];
	ld.local.u32 	%r919, [%rd4+4];
	// inline asm
	prmt.b32 %r9681, %r918, %r919, %r2;
	// inline asm
	ld.local.u32 	%r922, [%rd4+4];
	ld.local.u32 	%r923, [%rd4];
	// inline asm
	prmt.b32 %r9682, %r922, %r923, %r2;
	// inline asm
	ld.local.u32 	%r926, [%rd4];
	ld.local.u32 	%r927, [%rd3+12];
	// inline asm
	prmt.b32 %r9683, %r926, %r927, %r2;
	// inline asm
	ld.local.u32 	%r930, [%rd3+12];
	ld.local.u32 	%r931, [%rd3+8];
	// inline asm
	prmt.b32 %r9684, %r930, %r931, %r2;
	// inline asm
	ld.local.u32 	%r934, [%rd3+8];
	ld.local.u32 	%r935, [%rd3+4];
	// inline asm
	prmt.b32 %r9677, %r934, %r935, %r2;
	// inline asm
	ld.local.u32 	%r938, [%rd3+4];
	ld.local.u32 	%r939, [%rd3];
	// inline asm
	prmt.b32 %r9678, %r938, %r939, %r2;
	// inline asm
	ld.local.u32 	%r942, [%rd3];
	ld.local.u32 	%r943, [%rd2+12];
	// inline asm
	prmt.b32 %r9679, %r942, %r943, %r2;
	// inline asm
	ld.local.u32 	%r946, [%rd2+12];
	ld.local.u32 	%r947, [%rd2+8];
	// inline asm
	prmt.b32 %r9680, %r946, %r947, %r2;
	// inline asm
	ld.local.u32 	%r950, [%rd2+8];
	ld.local.u32 	%r951, [%rd2+4];
	// inline asm
	prmt.b32 %r9673, %r950, %r951, %r2;
	// inline asm
	ld.local.u32 	%r954, [%rd2+4];
	ld.local.u32 	%r955, [%rd2];
	// inline asm
	prmt.b32 %r9674, %r954, %r955, %r2;
	// inline asm
	ld.local.u32 	%r958, [%rd2];
	ld.local.u32 	%r959, [%rd1+12];
	// inline asm
	prmt.b32 %r9675, %r958, %r959, %r2;
	// inline asm
	ld.local.u32 	%r962, [%rd1+12];
	ld.local.u32 	%r963, [%rd1+8];
	// inline asm
	prmt.b32 %r9676, %r962, %r963, %r2;
	// inline asm
	ld.local.u32 	%r966, [%rd1+8];
	ld.local.u32 	%r967, [%rd1+4];
	// inline asm
	prmt.b32 %r965, %r966, %r967, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r965;
	ld.local.u32 	%r970, [%rd1+4];
	ld.local.u32 	%r971, [%rd1];
	// inline asm
	prmt.b32 %r969, %r970, %r971, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r969;
	ld.local.u32 	%r974, [%rd1];
	// inline asm
	prmt.b32 %r973, %r974, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r973;
	st.local.u32 	[%rd8], %r9672;
	st.local.u32 	[%rd7+12], %r9672;
	st.local.u32 	[%rd7+8], %r9672;
	st.local.u32 	[%rd7+4], %r9672;
	st.local.u32 	[%rd7], %r9672;
	st.local.u32 	[%rd6+12], %r9672;
	st.local.u32 	[%rd6+8], %r9672;
	st.local.u32 	[%rd6+4], %r9672;
	st.local.u32 	[%rd6], %r9672;
	st.local.u32 	[%rd5+12], %r9672;
	st.local.u32 	[%rd5+8], %r9672;
	st.local.u32 	[%rd5+4], %r9672;
	st.local.u32 	[%rd5], %r9672;
	st.local.u32 	[%rd4+12], %r9672;
	st.local.u32 	[%rd4+8], %r9672;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	mov.u64 	%rd21, 0;
	st.local.u32 	[%rd1+4], %rd21;
	st.local.u32 	[%rd1], %rd21;
	mov.u32 	%r9701, %r9672;
	mov.u32 	%r9702, %r9672;
	bra.uni 	BB1_89;

BB1_98:
	setp.eq.s32	%p93, %r1, 3;
	@%p93 bra 	BB1_99;
	bra.uni 	BB1_169;

BB1_99:
	ld.local.u32 	%r9087, [%rd8];
	ld.local.u32 	%r9088, [%rd7+12];
	// inline asm
	prmt.b32 %r9086, %r9087, %r9088, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r9086;
	ld.local.u32 	%r9091, [%rd7+12];
	ld.local.u32 	%r9092, [%rd7+8];
	// inline asm
	prmt.b32 %r9090, %r9091, %r9092, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r9090;
	ld.local.u32 	%r9095, [%rd7+8];
	ld.local.u32 	%r9096, [%rd7+4];
	// inline asm
	prmt.b32 %r9094, %r9095, %r9096, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r9094;
	ld.local.u32 	%r9099, [%rd7+4];
	ld.local.u32 	%r9100, [%rd7];
	// inline asm
	prmt.b32 %r9098, %r9099, %r9100, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r9098;
	ld.local.u32 	%r9103, [%rd7];
	ld.local.u32 	%r9104, [%rd6+12];
	// inline asm
	prmt.b32 %r9102, %r9103, %r9104, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r9102;
	ld.local.u32 	%r9107, [%rd6+12];
	ld.local.u32 	%r9108, [%rd6+8];
	// inline asm
	prmt.b32 %r9106, %r9107, %r9108, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r9106;
	ld.local.u32 	%r9111, [%rd6+8];
	ld.local.u32 	%r9112, [%rd6+4];
	// inline asm
	prmt.b32 %r9110, %r9111, %r9112, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r9110;
	ld.local.u32 	%r9115, [%rd6+4];
	ld.local.u32 	%r9116, [%rd6];
	// inline asm
	prmt.b32 %r9114, %r9115, %r9116, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r9114;
	ld.local.u32 	%r9119, [%rd6];
	ld.local.u32 	%r9120, [%rd5+12];
	// inline asm
	prmt.b32 %r9118, %r9119, %r9120, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r9118;
	ld.local.u32 	%r9123, [%rd5+12];
	ld.local.u32 	%r9124, [%rd5+8];
	// inline asm
	prmt.b32 %r9122, %r9123, %r9124, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r9122;
	ld.local.u32 	%r9127, [%rd5+8];
	ld.local.u32 	%r9128, [%rd5+4];
	// inline asm
	prmt.b32 %r9126, %r9127, %r9128, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r9126;
	ld.local.u32 	%r9131, [%rd5+4];
	ld.local.u32 	%r9132, [%rd5];
	// inline asm
	prmt.b32 %r9130, %r9131, %r9132, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r9130;
	ld.local.u32 	%r9135, [%rd5];
	ld.local.u32 	%r9136, [%rd4+12];
	// inline asm
	prmt.b32 %r9134, %r9135, %r9136, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r9134;
	ld.local.u32 	%r9139, [%rd4+12];
	ld.local.u32 	%r9140, [%rd4+8];
	// inline asm
	prmt.b32 %r9138, %r9139, %r9140, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r9138;
	ld.local.u32 	%r9143, [%rd4+8];
	ld.local.u32 	%r9144, [%rd4+4];
	// inline asm
	prmt.b32 %r9142, %r9143, %r9144, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r9142;
	ld.local.u32 	%r9147, [%rd4+4];
	ld.local.u32 	%r9148, [%rd4];
	// inline asm
	prmt.b32 %r9146, %r9147, %r9148, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r9146;
	ld.local.u32 	%r9151, [%rd4];
	ld.local.u32 	%r9152, [%rd3+12];
	// inline asm
	prmt.b32 %r9150, %r9151, %r9152, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r9150;
	ld.local.u32 	%r9155, [%rd3+12];
	ld.local.u32 	%r9156, [%rd3+8];
	// inline asm
	prmt.b32 %r9154, %r9155, %r9156, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r9154;
	ld.local.u32 	%r9159, [%rd3+8];
	ld.local.u32 	%r9160, [%rd3+4];
	// inline asm
	prmt.b32 %r9158, %r9159, %r9160, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r9158;
	ld.local.u32 	%r9163, [%rd3+4];
	ld.local.u32 	%r9164, [%rd3];
	// inline asm
	prmt.b32 %r9162, %r9163, %r9164, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r9162;
	ld.local.u32 	%r9167, [%rd3];
	ld.local.u32 	%r9168, [%rd2+12];
	// inline asm
	prmt.b32 %r9166, %r9167, %r9168, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r9166;
	ld.local.u32 	%r9171, [%rd2+12];
	ld.local.u32 	%r9172, [%rd2+8];
	// inline asm
	prmt.b32 %r9170, %r9171, %r9172, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r9170;
	ld.local.u32 	%r9175, [%rd2+8];
	ld.local.u32 	%r9176, [%rd2+4];
	// inline asm
	prmt.b32 %r9174, %r9175, %r9176, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r9174;
	ld.local.u32 	%r9179, [%rd2+4];
	ld.local.u32 	%r9180, [%rd2];
	// inline asm
	prmt.b32 %r9178, %r9179, %r9180, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r9178;
	ld.local.u32 	%r9183, [%rd2];
	ld.local.u32 	%r9184, [%rd1+12];
	// inline asm
	prmt.b32 %r9182, %r9183, %r9184, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r9182;
	ld.local.u32 	%r9187, [%rd1+12];
	ld.local.u32 	%r9188, [%rd1+8];
	// inline asm
	prmt.b32 %r9186, %r9187, %r9188, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r9186;
	ld.local.u32 	%r9191, [%rd1+8];
	ld.local.u32 	%r9192, [%rd1+4];
	// inline asm
	prmt.b32 %r9190, %r9191, %r9192, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r9190;
	ld.local.u32 	%r9195, [%rd1+4];
	ld.local.u32 	%r9196, [%rd1];
	// inline asm
	prmt.b32 %r9194, %r9195, %r9196, %r2;
	// inline asm
	st.local.u32 	[%rd2], %r9194;
	ld.local.u32 	%r9199, [%rd1];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r9198, %r9199, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd1+12], %r9198;
	st.local.u32 	[%rd1+8], %r9705;
	mov.u64 	%rd2941, 0;
	st.local.u32 	[%rd1+4], %rd2941;
	st.local.u32 	[%rd1], %rd2941;
	bra.uni 	BB1_170;

BB1_9:
	setp.eq.s32	%p46, %r1, 3;
	@%p46 bra 	BB1_10;
	bra.uni 	BB1_87;

BB1_10:
	ld.local.u32 	%r4682, [%rd8+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9673, %r9672, %r4682, %r2;
	// inline asm
	ld.local.u32 	%r4685, [%rd8+12];
	ld.local.u32 	%r4686, [%rd8+8];
	// inline asm
	prmt.b32 %r9674, %r4685, %r4686, %r2;
	// inline asm
	ld.local.u32 	%r4689, [%rd8+8];
	ld.local.u32 	%r4690, [%rd8+4];
	// inline asm
	prmt.b32 %r9675, %r4689, %r4690, %r2;
	// inline asm
	ld.local.u32 	%r4693, [%rd8+4];
	ld.local.u32 	%r4694, [%rd8];
	// inline asm
	prmt.b32 %r9676, %r4693, %r4694, %r2;
	// inline asm
	ld.local.u32 	%r4697, [%rd8];
	ld.local.u32 	%r4698, [%rd7+12];
	// inline asm
	prmt.b32 %r4696, %r4697, %r4698, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r4696;
	ld.local.u32 	%r4701, [%rd7+12];
	ld.local.u32 	%r4702, [%rd7+8];
	// inline asm
	prmt.b32 %r4700, %r4701, %r4702, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r4700;
	ld.local.u32 	%r4705, [%rd7+8];
	ld.local.u32 	%r4706, [%rd7+4];
	// inline asm
	prmt.b32 %r4704, %r4705, %r4706, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r4704;
	ld.local.u32 	%r4709, [%rd7+4];
	ld.local.u32 	%r4710, [%rd7];
	// inline asm
	prmt.b32 %r4708, %r4709, %r4710, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r4708;
	ld.local.u32 	%r4713, [%rd7];
	ld.local.u32 	%r4714, [%rd6+12];
	// inline asm
	prmt.b32 %r4712, %r4713, %r4714, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r4712;
	ld.local.u32 	%r4717, [%rd6+12];
	ld.local.u32 	%r4718, [%rd6+8];
	// inline asm
	prmt.b32 %r4716, %r4717, %r4718, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r4716;
	ld.local.u32 	%r4721, [%rd6+8];
	ld.local.u32 	%r4722, [%rd6+4];
	// inline asm
	prmt.b32 %r4720, %r4721, %r4722, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r4720;
	ld.local.u32 	%r4725, [%rd6+4];
	ld.local.u32 	%r4726, [%rd6];
	// inline asm
	prmt.b32 %r4724, %r4725, %r4726, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r4724;
	ld.local.u32 	%r4729, [%rd6];
	ld.local.u32 	%r4730, [%rd5+12];
	// inline asm
	prmt.b32 %r4728, %r4729, %r4730, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r4728;
	ld.local.u32 	%r4733, [%rd5+12];
	ld.local.u32 	%r4734, [%rd5+8];
	// inline asm
	prmt.b32 %r4732, %r4733, %r4734, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r4732;
	ld.local.u32 	%r4737, [%rd5+8];
	ld.local.u32 	%r4738, [%rd5+4];
	// inline asm
	prmt.b32 %r4736, %r4737, %r4738, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r4736;
	ld.local.u32 	%r4741, [%rd5+4];
	ld.local.u32 	%r4742, [%rd5];
	// inline asm
	prmt.b32 %r4740, %r4741, %r4742, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r4740;
	ld.local.u32 	%r4745, [%rd5];
	ld.local.u32 	%r4746, [%rd4+12];
	// inline asm
	prmt.b32 %r4744, %r4745, %r4746, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r4744;
	ld.local.u32 	%r4749, [%rd4+12];
	ld.local.u32 	%r4750, [%rd4+8];
	// inline asm
	prmt.b32 %r4748, %r4749, %r4750, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r4748;
	ld.local.u32 	%r4753, [%rd4+8];
	ld.local.u32 	%r4754, [%rd4+4];
	// inline asm
	prmt.b32 %r4752, %r4753, %r4754, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r4752;
	ld.local.u32 	%r4757, [%rd4+4];
	ld.local.u32 	%r4758, [%rd4];
	// inline asm
	prmt.b32 %r4756, %r4757, %r4758, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r4756;
	ld.local.u32 	%r4761, [%rd4];
	ld.local.u32 	%r4762, [%rd3+12];
	// inline asm
	prmt.b32 %r4760, %r4761, %r4762, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r4760;
	ld.local.u32 	%r4765, [%rd3+12];
	ld.local.u32 	%r4766, [%rd3+8];
	// inline asm
	prmt.b32 %r4764, %r4765, %r4766, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r4764;
	ld.local.u32 	%r4769, [%rd3+8];
	ld.local.u32 	%r4770, [%rd3+4];
	// inline asm
	prmt.b32 %r4768, %r4769, %r4770, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r4768;
	ld.local.u32 	%r4773, [%rd3+4];
	ld.local.u32 	%r4774, [%rd3];
	// inline asm
	prmt.b32 %r4772, %r4773, %r4774, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r4772;
	ld.local.u32 	%r4777, [%rd3];
	ld.local.u32 	%r4778, [%rd2+12];
	// inline asm
	prmt.b32 %r4776, %r4777, %r4778, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r4776;
	ld.local.u32 	%r4781, [%rd2+12];
	ld.local.u32 	%r4782, [%rd2+8];
	// inline asm
	prmt.b32 %r4780, %r4781, %r4782, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r4780;
	ld.local.u32 	%r4785, [%rd2+8];
	ld.local.u32 	%r4786, [%rd2+4];
	// inline asm
	prmt.b32 %r4784, %r4785, %r4786, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r4784;
	ld.local.u32 	%r4789, [%rd2+4];
	ld.local.u32 	%r4790, [%rd2];
	// inline asm
	prmt.b32 %r4788, %r4789, %r4790, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r4788;
	ld.local.u32 	%r4793, [%rd2];
	ld.local.u32 	%r4794, [%rd1+12];
	// inline asm
	prmt.b32 %r4792, %r4793, %r4794, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r4792;
	ld.local.u32 	%r4797, [%rd1+12];
	ld.local.u32 	%r4798, [%rd1+8];
	// inline asm
	prmt.b32 %r4796, %r4797, %r4798, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r4796;
	ld.local.u32 	%r4801, [%rd1+8];
	ld.local.u32 	%r4802, [%rd1+4];
	// inline asm
	prmt.b32 %r4800, %r4801, %r4802, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r4800;
	ld.local.u32 	%r4805, [%rd1+4];
	ld.local.u32 	%r4806, [%rd1];
	// inline asm
	prmt.b32 %r4804, %r4805, %r4806, %r2;
	// inline asm
	st.local.u32 	[%rd2], %r4804;
	ld.local.u32 	%r4809, [%rd1];
	// inline asm
	prmt.b32 %r4808, %r4809, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd1+12], %r4808;
	st.local.u32 	[%rd1+8], %r9672;
	mov.u64 	%rd47, 0;
	st.local.u32 	[%rd1+4], %rd47;
	st.local.u32 	[%rd1], %rd47;

BB1_11:
	mov.u32 	%r9677, %r9672;
	mov.u32 	%r9678, %r9672;
	mov.u32 	%r9679, %r9672;
	mov.u32 	%r9680, %r9672;
	bra.uni 	BB1_79;

BB1_129:
	setp.eq.s32	%p70, %r1, 19;
	@%p70 bra 	BB1_130;
	bra.uni 	BB1_169;

BB1_130:
	ld.local.u32 	%r7759, [%rd4];
	ld.local.u32 	%r7760, [%rd3+12];
	// inline asm
	prmt.b32 %r7758, %r7759, %r7760, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r7758;
	ld.local.u32 	%r7763, [%rd3+12];
	ld.local.u32 	%r7764, [%rd3+8];
	// inline asm
	prmt.b32 %r7762, %r7763, %r7764, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r7762;
	ld.local.u32 	%r7767, [%rd3+8];
	ld.local.u32 	%r7768, [%rd3+4];
	// inline asm
	prmt.b32 %r7766, %r7767, %r7768, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r7766;
	ld.local.u32 	%r7771, [%rd3+4];
	ld.local.u32 	%r7772, [%rd3];
	// inline asm
	prmt.b32 %r7770, %r7771, %r7772, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r7770;
	ld.local.u32 	%r7775, [%rd3];
	ld.local.u32 	%r7776, [%rd2+12];
	// inline asm
	prmt.b32 %r7774, %r7775, %r7776, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r7774;
	ld.local.u32 	%r7779, [%rd2+12];
	ld.local.u32 	%r7780, [%rd2+8];
	// inline asm
	prmt.b32 %r7778, %r7779, %r7780, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r7778;
	ld.local.u32 	%r7783, [%rd2+8];
	ld.local.u32 	%r7784, [%rd2+4];
	// inline asm
	prmt.b32 %r7782, %r7783, %r7784, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r7782;
	ld.local.u32 	%r7787, [%rd2+4];
	ld.local.u32 	%r7788, [%rd2];
	// inline asm
	prmt.b32 %r7786, %r7787, %r7788, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r7786;
	ld.local.u32 	%r7791, [%rd2];
	ld.local.u32 	%r7792, [%rd1+12];
	// inline asm
	prmt.b32 %r7790, %r7791, %r7792, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r7790;
	ld.local.u32 	%r7795, [%rd1+12];
	ld.local.u32 	%r7796, [%rd1+8];
	// inline asm
	prmt.b32 %r7794, %r7795, %r7796, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r7794;
	ld.local.u32 	%r7799, [%rd1+8];
	ld.local.u32 	%r7800, [%rd1+4];
	// inline asm
	prmt.b32 %r7798, %r7799, %r7800, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r7798;
	ld.local.u32 	%r7803, [%rd1+4];
	ld.local.u32 	%r7804, [%rd1];
	// inline asm
	prmt.b32 %r7802, %r7803, %r7804, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r7802;
	ld.local.u32 	%r7807, [%rd1];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7806, %r7807, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r7806;
	st.local.u32 	[%rd5+8], %r9705;
	st.local.u32 	[%rd5+4], %r9705;
	st.local.u32 	[%rd5], %r9705;
	st.local.u32 	[%rd4+12], %r9705;
	st.local.u32 	[%rd4+8], %r9705;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	mov.u64 	%rd2925, 0;
	st.local.u32 	[%rd1+4], %rd2925;
	st.local.u32 	[%rd1], %rd2925;
	bra.uni 	BB1_170;

BB1_41:
	setp.eq.s32	%p23, %r1, 19;
	@%p23 bra 	BB1_42;
	bra.uni 	BB1_87;

BB1_42:
	ld.local.u32 	%r2242, [%rd8+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9689, %r9672, %r2242, %r2;
	// inline asm
	ld.local.u32 	%r2245, [%rd8+12];
	ld.local.u32 	%r2246, [%rd8+8];
	// inline asm
	prmt.b32 %r9690, %r2245, %r2246, %r2;
	// inline asm
	ld.local.u32 	%r2249, [%rd8+8];
	ld.local.u32 	%r2250, [%rd8+4];
	// inline asm
	prmt.b32 %r9691, %r2249, %r2250, %r2;
	// inline asm
	ld.local.u32 	%r2253, [%rd8+4];
	ld.local.u32 	%r2254, [%rd8];
	// inline asm
	prmt.b32 %r9692, %r2253, %r2254, %r2;
	// inline asm
	ld.local.u32 	%r2257, [%rd8];
	ld.local.u32 	%r2258, [%rd7+12];
	// inline asm
	prmt.b32 %r9685, %r2257, %r2258, %r2;
	// inline asm
	ld.local.u32 	%r2261, [%rd7+12];
	ld.local.u32 	%r2262, [%rd7+8];
	// inline asm
	prmt.b32 %r9686, %r2261, %r2262, %r2;
	// inline asm
	ld.local.u32 	%r2265, [%rd7+8];
	ld.local.u32 	%r2266, [%rd7+4];
	// inline asm
	prmt.b32 %r9687, %r2265, %r2266, %r2;
	// inline asm
	ld.local.u32 	%r2269, [%rd7+4];
	ld.local.u32 	%r2270, [%rd7];
	// inline asm
	prmt.b32 %r9688, %r2269, %r2270, %r2;
	// inline asm
	ld.local.u32 	%r2273, [%rd7];
	ld.local.u32 	%r2274, [%rd6+12];
	// inline asm
	prmt.b32 %r9681, %r2273, %r2274, %r2;
	// inline asm
	ld.local.u32 	%r2277, [%rd6+12];
	ld.local.u32 	%r2278, [%rd6+8];
	// inline asm
	prmt.b32 %r9682, %r2277, %r2278, %r2;
	// inline asm
	ld.local.u32 	%r2281, [%rd6+8];
	ld.local.u32 	%r2282, [%rd6+4];
	// inline asm
	prmt.b32 %r9683, %r2281, %r2282, %r2;
	// inline asm
	ld.local.u32 	%r2285, [%rd6+4];
	ld.local.u32 	%r2286, [%rd6];
	// inline asm
	prmt.b32 %r9684, %r2285, %r2286, %r2;
	// inline asm
	ld.local.u32 	%r2289, [%rd6];
	ld.local.u32 	%r2290, [%rd5+12];
	// inline asm
	prmt.b32 %r9677, %r2289, %r2290, %r2;
	// inline asm
	ld.local.u32 	%r2293, [%rd5+12];
	ld.local.u32 	%r2294, [%rd5+8];
	// inline asm
	prmt.b32 %r9678, %r2293, %r2294, %r2;
	// inline asm
	ld.local.u32 	%r2297, [%rd5+8];
	ld.local.u32 	%r2298, [%rd5+4];
	// inline asm
	prmt.b32 %r9679, %r2297, %r2298, %r2;
	// inline asm
	ld.local.u32 	%r2301, [%rd5+4];
	ld.local.u32 	%r2302, [%rd5];
	// inline asm
	prmt.b32 %r9680, %r2301, %r2302, %r2;
	// inline asm
	ld.local.u32 	%r2305, [%rd5];
	ld.local.u32 	%r2306, [%rd4+12];
	// inline asm
	prmt.b32 %r9673, %r2305, %r2306, %r2;
	// inline asm
	ld.local.u32 	%r2309, [%rd4+12];
	ld.local.u32 	%r2310, [%rd4+8];
	// inline asm
	prmt.b32 %r9674, %r2309, %r2310, %r2;
	// inline asm
	ld.local.u32 	%r2313, [%rd4+8];
	ld.local.u32 	%r2314, [%rd4+4];
	// inline asm
	prmt.b32 %r9675, %r2313, %r2314, %r2;
	// inline asm
	ld.local.u32 	%r2317, [%rd4+4];
	ld.local.u32 	%r2318, [%rd4];
	// inline asm
	prmt.b32 %r9676, %r2317, %r2318, %r2;
	// inline asm
	ld.local.u32 	%r2321, [%rd4];
	ld.local.u32 	%r2322, [%rd3+12];
	// inline asm
	prmt.b32 %r2320, %r2321, %r2322, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r2320;
	ld.local.u32 	%r2325, [%rd3+12];
	ld.local.u32 	%r2326, [%rd3+8];
	// inline asm
	prmt.b32 %r2324, %r2325, %r2326, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r2324;
	ld.local.u32 	%r2329, [%rd3+8];
	ld.local.u32 	%r2330, [%rd3+4];
	// inline asm
	prmt.b32 %r2328, %r2329, %r2330, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r2328;
	ld.local.u32 	%r2333, [%rd3+4];
	ld.local.u32 	%r2334, [%rd3];
	// inline asm
	prmt.b32 %r2332, %r2333, %r2334, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r2332;
	ld.local.u32 	%r2337, [%rd3];
	ld.local.u32 	%r2338, [%rd2+12];
	// inline asm
	prmt.b32 %r2336, %r2337, %r2338, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r2336;
	ld.local.u32 	%r2341, [%rd2+12];
	ld.local.u32 	%r2342, [%rd2+8];
	// inline asm
	prmt.b32 %r2340, %r2341, %r2342, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r2340;
	ld.local.u32 	%r2345, [%rd2+8];
	ld.local.u32 	%r2346, [%rd2+4];
	// inline asm
	prmt.b32 %r2344, %r2345, %r2346, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r2344;
	ld.local.u32 	%r2349, [%rd2+4];
	ld.local.u32 	%r2350, [%rd2];
	// inline asm
	prmt.b32 %r2348, %r2349, %r2350, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r2348;
	ld.local.u32 	%r2353, [%rd2];
	ld.local.u32 	%r2354, [%rd1+12];
	// inline asm
	prmt.b32 %r2352, %r2353, %r2354, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r2352;
	ld.local.u32 	%r2357, [%rd1+12];
	ld.local.u32 	%r2358, [%rd1+8];
	// inline asm
	prmt.b32 %r2356, %r2357, %r2358, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r2356;
	ld.local.u32 	%r2361, [%rd1+8];
	ld.local.u32 	%r2362, [%rd1+4];
	// inline asm
	prmt.b32 %r2360, %r2361, %r2362, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r2360;
	ld.local.u32 	%r2365, [%rd1+4];
	ld.local.u32 	%r2366, [%rd1];
	// inline asm
	prmt.b32 %r2364, %r2365, %r2366, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r2364;
	ld.local.u32 	%r2369, [%rd1];
	// inline asm
	prmt.b32 %r2368, %r2369, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r2368;
	st.local.u32 	[%rd5+8], %r9672;
	st.local.u32 	[%rd5+4], %r9672;
	st.local.u32 	[%rd5], %r9672;
	st.local.u32 	[%rd4+12], %r9672;
	st.local.u32 	[%rd4+8], %r9672;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	mov.u64 	%rd31, 0;
	st.local.u32 	[%rd1+4], %rd31;
	st.local.u32 	[%rd1], %rd31;
	bra.uni 	BB1_82;

BB1_113:
	setp.eq.s32	%p82, %r1, 11;
	@%p82 bra 	BB1_114;
	bra.uni 	BB1_169;

BB1_114:
	ld.local.u32 	%r8295, [%rd6];
	ld.local.u32 	%r8296, [%rd5+12];
	// inline asm
	prmt.b32 %r8294, %r8295, %r8296, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r8294;
	ld.local.u32 	%r8299, [%rd5+12];
	ld.local.u32 	%r8300, [%rd5+8];
	// inline asm
	prmt.b32 %r8298, %r8299, %r8300, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r8298;
	ld.local.u32 	%r8303, [%rd5+8];
	ld.local.u32 	%r8304, [%rd5+4];
	// inline asm
	prmt.b32 %r8302, %r8303, %r8304, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r8302;
	ld.local.u32 	%r8307, [%rd5+4];
	ld.local.u32 	%r8308, [%rd5];
	// inline asm
	prmt.b32 %r8306, %r8307, %r8308, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r8306;
	ld.local.u32 	%r8311, [%rd5];
	ld.local.u32 	%r8312, [%rd4+12];
	// inline asm
	prmt.b32 %r8310, %r8311, %r8312, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r8310;
	ld.local.u32 	%r8315, [%rd4+12];
	ld.local.u32 	%r8316, [%rd4+8];
	// inline asm
	prmt.b32 %r8314, %r8315, %r8316, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r8314;
	ld.local.u32 	%r8319, [%rd4+8];
	ld.local.u32 	%r8320, [%rd4+4];
	// inline asm
	prmt.b32 %r8318, %r8319, %r8320, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r8318;
	ld.local.u32 	%r8323, [%rd4+4];
	ld.local.u32 	%r8324, [%rd4];
	// inline asm
	prmt.b32 %r8322, %r8323, %r8324, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r8322;
	ld.local.u32 	%r8327, [%rd4];
	ld.local.u32 	%r8328, [%rd3+12];
	// inline asm
	prmt.b32 %r8326, %r8327, %r8328, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r8326;
	ld.local.u32 	%r8331, [%rd3+12];
	ld.local.u32 	%r8332, [%rd3+8];
	// inline asm
	prmt.b32 %r8330, %r8331, %r8332, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r8330;
	ld.local.u32 	%r8335, [%rd3+8];
	ld.local.u32 	%r8336, [%rd3+4];
	// inline asm
	prmt.b32 %r8334, %r8335, %r8336, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r8334;
	ld.local.u32 	%r8339, [%rd3+4];
	ld.local.u32 	%r8340, [%rd3];
	// inline asm
	prmt.b32 %r8338, %r8339, %r8340, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r8338;
	ld.local.u32 	%r8343, [%rd3];
	ld.local.u32 	%r8344, [%rd2+12];
	// inline asm
	prmt.b32 %r8342, %r8343, %r8344, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r8342;
	ld.local.u32 	%r8347, [%rd2+12];
	ld.local.u32 	%r8348, [%rd2+8];
	// inline asm
	prmt.b32 %r8346, %r8347, %r8348, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r8346;
	ld.local.u32 	%r8351, [%rd2+8];
	ld.local.u32 	%r8352, [%rd2+4];
	// inline asm
	prmt.b32 %r8350, %r8351, %r8352, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r8350;
	ld.local.u32 	%r8355, [%rd2+4];
	ld.local.u32 	%r8356, [%rd2];
	// inline asm
	prmt.b32 %r8354, %r8355, %r8356, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r8354;
	ld.local.u32 	%r8359, [%rd2];
	ld.local.u32 	%r8360, [%rd1+12];
	// inline asm
	prmt.b32 %r8358, %r8359, %r8360, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r8358;
	ld.local.u32 	%r8363, [%rd1+12];
	ld.local.u32 	%r8364, [%rd1+8];
	// inline asm
	prmt.b32 %r8362, %r8363, %r8364, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r8362;
	ld.local.u32 	%r8367, [%rd1+8];
	ld.local.u32 	%r8368, [%rd1+4];
	// inline asm
	prmt.b32 %r8366, %r8367, %r8368, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r8366;
	ld.local.u32 	%r8371, [%rd1+4];
	ld.local.u32 	%r8372, [%rd1];
	// inline asm
	prmt.b32 %r8370, %r8371, %r8372, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r8370;
	ld.local.u32 	%r8375, [%rd1];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r8374, %r8375, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r8374;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	mov.u64 	%rd2933, 0;
	st.local.u32 	[%rd1+4], %rd2933;
	st.local.u32 	[%rd1], %rd2933;
	bra.uni 	BB1_170;

BB1_25:
	setp.eq.s32	%p35, %r1, 11;
	@%p35 bra 	BB1_26;
	bra.uni 	BB1_87;

BB1_26:
	ld.local.u32 	%r3430, [%rd8+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9681, %r9672, %r3430, %r2;
	// inline asm
	ld.local.u32 	%r3433, [%rd8+12];
	ld.local.u32 	%r3434, [%rd8+8];
	// inline asm
	prmt.b32 %r9682, %r3433, %r3434, %r2;
	// inline asm
	ld.local.u32 	%r3437, [%rd8+8];
	ld.local.u32 	%r3438, [%rd8+4];
	// inline asm
	prmt.b32 %r9683, %r3437, %r3438, %r2;
	// inline asm
	ld.local.u32 	%r3441, [%rd8+4];
	ld.local.u32 	%r3442, [%rd8];
	// inline asm
	prmt.b32 %r9684, %r3441, %r3442, %r2;
	// inline asm
	ld.local.u32 	%r3445, [%rd8];
	ld.local.u32 	%r3446, [%rd7+12];
	// inline asm
	prmt.b32 %r9677, %r3445, %r3446, %r2;
	// inline asm
	ld.local.u32 	%r3449, [%rd7+12];
	ld.local.u32 	%r3450, [%rd7+8];
	// inline asm
	prmt.b32 %r9678, %r3449, %r3450, %r2;
	// inline asm
	ld.local.u32 	%r3453, [%rd7+8];
	ld.local.u32 	%r3454, [%rd7+4];
	// inline asm
	prmt.b32 %r9679, %r3453, %r3454, %r2;
	// inline asm
	ld.local.u32 	%r3457, [%rd7+4];
	ld.local.u32 	%r3458, [%rd7];
	// inline asm
	prmt.b32 %r9680, %r3457, %r3458, %r2;
	// inline asm
	ld.local.u32 	%r3461, [%rd7];
	ld.local.u32 	%r3462, [%rd6+12];
	// inline asm
	prmt.b32 %r9673, %r3461, %r3462, %r2;
	// inline asm
	ld.local.u32 	%r3465, [%rd6+12];
	ld.local.u32 	%r3466, [%rd6+8];
	// inline asm
	prmt.b32 %r9674, %r3465, %r3466, %r2;
	// inline asm
	ld.local.u32 	%r3469, [%rd6+8];
	ld.local.u32 	%r3470, [%rd6+4];
	// inline asm
	prmt.b32 %r9675, %r3469, %r3470, %r2;
	// inline asm
	ld.local.u32 	%r3473, [%rd6+4];
	ld.local.u32 	%r3474, [%rd6];
	// inline asm
	prmt.b32 %r9676, %r3473, %r3474, %r2;
	// inline asm
	ld.local.u32 	%r3477, [%rd6];
	ld.local.u32 	%r3478, [%rd5+12];
	// inline asm
	prmt.b32 %r3476, %r3477, %r3478, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r3476;
	ld.local.u32 	%r3481, [%rd5+12];
	ld.local.u32 	%r3482, [%rd5+8];
	// inline asm
	prmt.b32 %r3480, %r3481, %r3482, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r3480;
	ld.local.u32 	%r3485, [%rd5+8];
	ld.local.u32 	%r3486, [%rd5+4];
	// inline asm
	prmt.b32 %r3484, %r3485, %r3486, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r3484;
	ld.local.u32 	%r3489, [%rd5+4];
	ld.local.u32 	%r3490, [%rd5];
	// inline asm
	prmt.b32 %r3488, %r3489, %r3490, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r3488;
	ld.local.u32 	%r3493, [%rd5];
	ld.local.u32 	%r3494, [%rd4+12];
	// inline asm
	prmt.b32 %r3492, %r3493, %r3494, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r3492;
	ld.local.u32 	%r3497, [%rd4+12];
	ld.local.u32 	%r3498, [%rd4+8];
	// inline asm
	prmt.b32 %r3496, %r3497, %r3498, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r3496;
	ld.local.u32 	%r3501, [%rd4+8];
	ld.local.u32 	%r3502, [%rd4+4];
	// inline asm
	prmt.b32 %r3500, %r3501, %r3502, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r3500;
	ld.local.u32 	%r3505, [%rd4+4];
	ld.local.u32 	%r3506, [%rd4];
	// inline asm
	prmt.b32 %r3504, %r3505, %r3506, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r3504;
	ld.local.u32 	%r3509, [%rd4];
	ld.local.u32 	%r3510, [%rd3+12];
	// inline asm
	prmt.b32 %r3508, %r3509, %r3510, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r3508;
	ld.local.u32 	%r3513, [%rd3+12];
	ld.local.u32 	%r3514, [%rd3+8];
	// inline asm
	prmt.b32 %r3512, %r3513, %r3514, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r3512;
	ld.local.u32 	%r3517, [%rd3+8];
	ld.local.u32 	%r3518, [%rd3+4];
	// inline asm
	prmt.b32 %r3516, %r3517, %r3518, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r3516;
	ld.local.u32 	%r3521, [%rd3+4];
	ld.local.u32 	%r3522, [%rd3];
	// inline asm
	prmt.b32 %r3520, %r3521, %r3522, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r3520;
	ld.local.u32 	%r3525, [%rd3];
	ld.local.u32 	%r3526, [%rd2+12];
	// inline asm
	prmt.b32 %r3524, %r3525, %r3526, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r3524;
	ld.local.u32 	%r3529, [%rd2+12];
	ld.local.u32 	%r3530, [%rd2+8];
	// inline asm
	prmt.b32 %r3528, %r3529, %r3530, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r3528;
	ld.local.u32 	%r3533, [%rd2+8];
	ld.local.u32 	%r3534, [%rd2+4];
	// inline asm
	prmt.b32 %r3532, %r3533, %r3534, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r3532;
	ld.local.u32 	%r3537, [%rd2+4];
	ld.local.u32 	%r3538, [%rd2];
	// inline asm
	prmt.b32 %r3536, %r3537, %r3538, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r3536;
	ld.local.u32 	%r3541, [%rd2];
	ld.local.u32 	%r3542, [%rd1+12];
	// inline asm
	prmt.b32 %r3540, %r3541, %r3542, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r3540;
	ld.local.u32 	%r3545, [%rd1+12];
	ld.local.u32 	%r3546, [%rd1+8];
	// inline asm
	prmt.b32 %r3544, %r3545, %r3546, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r3544;
	ld.local.u32 	%r3549, [%rd1+8];
	ld.local.u32 	%r3550, [%rd1+4];
	// inline asm
	prmt.b32 %r3548, %r3549, %r3550, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r3548;
	ld.local.u32 	%r3553, [%rd1+4];
	ld.local.u32 	%r3554, [%rd1];
	// inline asm
	prmt.b32 %r3552, %r3553, %r3554, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r3552;
	ld.local.u32 	%r3557, [%rd1];
	// inline asm
	prmt.b32 %r3556, %r3557, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r3556;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	mov.u64 	%rd39, 0;
	st.local.u32 	[%rd1+4], %rd39;
	st.local.u32 	[%rd1], %rd39;
	bra.uni 	BB1_80;

BB1_144:
	setp.eq.s32	%p59, %r1, 27;
	@%p59 bra 	BB1_145;
	bra.uni 	BB1_169;

BB1_145:
	ld.local.u32 	%r7479, [%rd2];
	ld.local.u32 	%r7480, [%rd1+12];
	// inline asm
	prmt.b32 %r7478, %r7479, %r7480, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r7478;
	ld.local.u32 	%r7483, [%rd1+12];
	ld.local.u32 	%r7484, [%rd1+8];
	// inline asm
	prmt.b32 %r7482, %r7483, %r7484, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r7482;
	ld.local.u32 	%r7487, [%rd1+8];
	ld.local.u32 	%r7488, [%rd1+4];
	// inline asm
	prmt.b32 %r7486, %r7487, %r7488, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r7486;
	ld.local.u32 	%r7491, [%rd1+4];
	ld.local.u32 	%r7492, [%rd1];
	// inline asm
	prmt.b32 %r7490, %r7491, %r7492, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r7490;
	ld.local.u32 	%r7495, [%rd1];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7494, %r7495, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r7494;
	st.local.u32 	[%rd7+8], %r9705;
	st.local.u32 	[%rd7+4], %r9705;
	st.local.u32 	[%rd7], %r9705;
	st.local.u32 	[%rd6+12], %r9705;
	st.local.u32 	[%rd6+8], %r9705;
	st.local.u32 	[%rd6+4], %r9705;
	st.local.u32 	[%rd6], %r9705;
	st.local.u32 	[%rd5+12], %r9705;
	st.local.u32 	[%rd5+8], %r9705;
	st.local.u32 	[%rd5+4], %r9705;
	st.local.u32 	[%rd5], %r9705;
	st.local.u32 	[%rd4+12], %r9705;
	st.local.u32 	[%rd4+8], %r9705;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	mov.u64 	%rd2917, 0;
	st.local.u32 	[%rd1+4], %rd2917;
	st.local.u32 	[%rd1], %rd2917;
	bra.uni 	BB1_170;

BB1_56:
	setp.eq.s32	%p12, %r1, 27;
	@%p12 bra 	BB1_57;
	bra.uni 	BB1_87;

BB1_57:
	ld.local.u32 	%r1118, [%rd8+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9697, %r9672, %r1118, %r2;
	// inline asm
	ld.local.u32 	%r1121, [%rd8+12];
	ld.local.u32 	%r1122, [%rd8+8];
	// inline asm
	prmt.b32 %r9698, %r1121, %r1122, %r2;
	// inline asm
	ld.local.u32 	%r1125, [%rd8+8];
	ld.local.u32 	%r1126, [%rd8+4];
	// inline asm
	prmt.b32 %r9699, %r1125, %r1126, %r2;
	// inline asm
	ld.local.u32 	%r1129, [%rd8+4];
	ld.local.u32 	%r1130, [%rd8];
	// inline asm
	prmt.b32 %r9700, %r1129, %r1130, %r2;
	// inline asm
	ld.local.u32 	%r1133, [%rd8];
	ld.local.u32 	%r1134, [%rd7+12];
	// inline asm
	prmt.b32 %r9693, %r1133, %r1134, %r2;
	// inline asm
	ld.local.u32 	%r1137, [%rd7+12];
	ld.local.u32 	%r1138, [%rd7+8];
	// inline asm
	prmt.b32 %r9694, %r1137, %r1138, %r2;
	// inline asm
	ld.local.u32 	%r1141, [%rd7+8];
	ld.local.u32 	%r1142, [%rd7+4];
	// inline asm
	prmt.b32 %r9695, %r1141, %r1142, %r2;
	// inline asm
	ld.local.u32 	%r1145, [%rd7+4];
	ld.local.u32 	%r1146, [%rd7];
	// inline asm
	prmt.b32 %r9696, %r1145, %r1146, %r2;
	// inline asm
	ld.local.u32 	%r1149, [%rd7];
	ld.local.u32 	%r1150, [%rd6+12];
	// inline asm
	prmt.b32 %r9689, %r1149, %r1150, %r2;
	// inline asm
	ld.local.u32 	%r1153, [%rd6+12];
	ld.local.u32 	%r1154, [%rd6+8];
	// inline asm
	prmt.b32 %r9690, %r1153, %r1154, %r2;
	// inline asm
	ld.local.u32 	%r1157, [%rd6+8];
	ld.local.u32 	%r1158, [%rd6+4];
	// inline asm
	prmt.b32 %r9691, %r1157, %r1158, %r2;
	// inline asm
	ld.local.u32 	%r1161, [%rd6+4];
	ld.local.u32 	%r1162, [%rd6];
	// inline asm
	prmt.b32 %r9692, %r1161, %r1162, %r2;
	// inline asm
	ld.local.u32 	%r1165, [%rd6];
	ld.local.u32 	%r1166, [%rd5+12];
	// inline asm
	prmt.b32 %r9685, %r1165, %r1166, %r2;
	// inline asm
	ld.local.u32 	%r1169, [%rd5+12];
	ld.local.u32 	%r1170, [%rd5+8];
	// inline asm
	prmt.b32 %r9686, %r1169, %r1170, %r2;
	// inline asm
	ld.local.u32 	%r1173, [%rd5+8];
	ld.local.u32 	%r1174, [%rd5+4];
	// inline asm
	prmt.b32 %r9687, %r1173, %r1174, %r2;
	// inline asm
	ld.local.u32 	%r1177, [%rd5+4];
	ld.local.u32 	%r1178, [%rd5];
	// inline asm
	prmt.b32 %r9688, %r1177, %r1178, %r2;
	// inline asm
	ld.local.u32 	%r1181, [%rd5];
	ld.local.u32 	%r1182, [%rd4+12];
	// inline asm
	prmt.b32 %r9681, %r1181, %r1182, %r2;
	// inline asm
	ld.local.u32 	%r1185, [%rd4+12];
	ld.local.u32 	%r1186, [%rd4+8];
	// inline asm
	prmt.b32 %r9682, %r1185, %r1186, %r2;
	// inline asm
	ld.local.u32 	%r1189, [%rd4+8];
	ld.local.u32 	%r1190, [%rd4+4];
	// inline asm
	prmt.b32 %r9683, %r1189, %r1190, %r2;
	// inline asm
	ld.local.u32 	%r1193, [%rd4+4];
	ld.local.u32 	%r1194, [%rd4];
	// inline asm
	prmt.b32 %r9684, %r1193, %r1194, %r2;
	// inline asm
	ld.local.u32 	%r1197, [%rd4];
	ld.local.u32 	%r1198, [%rd3+12];
	// inline asm
	prmt.b32 %r9677, %r1197, %r1198, %r2;
	// inline asm
	ld.local.u32 	%r1201, [%rd3+12];
	ld.local.u32 	%r1202, [%rd3+8];
	// inline asm
	prmt.b32 %r9678, %r1201, %r1202, %r2;
	// inline asm
	ld.local.u32 	%r1205, [%rd3+8];
	ld.local.u32 	%r1206, [%rd3+4];
	// inline asm
	prmt.b32 %r9679, %r1205, %r1206, %r2;
	// inline asm
	ld.local.u32 	%r1209, [%rd3+4];
	ld.local.u32 	%r1210, [%rd3];
	// inline asm
	prmt.b32 %r9680, %r1209, %r1210, %r2;
	// inline asm
	ld.local.u32 	%r1213, [%rd3];
	ld.local.u32 	%r1214, [%rd2+12];
	// inline asm
	prmt.b32 %r9673, %r1213, %r1214, %r2;
	// inline asm
	ld.local.u32 	%r1217, [%rd2+12];
	ld.local.u32 	%r1218, [%rd2+8];
	// inline asm
	prmt.b32 %r9674, %r1217, %r1218, %r2;
	// inline asm
	ld.local.u32 	%r1221, [%rd2+8];
	ld.local.u32 	%r1222, [%rd2+4];
	// inline asm
	prmt.b32 %r9675, %r1221, %r1222, %r2;
	// inline asm
	ld.local.u32 	%r1225, [%rd2+4];
	ld.local.u32 	%r1226, [%rd2];
	// inline asm
	prmt.b32 %r9676, %r1225, %r1226, %r2;
	// inline asm
	ld.local.u32 	%r1229, [%rd2];
	ld.local.u32 	%r1230, [%rd1+12];
	// inline asm
	prmt.b32 %r1228, %r1229, %r1230, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r1228;
	ld.local.u32 	%r1233, [%rd1+12];
	ld.local.u32 	%r1234, [%rd1+8];
	// inline asm
	prmt.b32 %r1232, %r1233, %r1234, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r1232;
	ld.local.u32 	%r1237, [%rd1+8];
	ld.local.u32 	%r1238, [%rd1+4];
	// inline asm
	prmt.b32 %r1236, %r1237, %r1238, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r1236;
	ld.local.u32 	%r1241, [%rd1+4];
	ld.local.u32 	%r1242, [%rd1];
	// inline asm
	prmt.b32 %r1240, %r1241, %r1242, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r1240;
	ld.local.u32 	%r1245, [%rd1];
	// inline asm
	prmt.b32 %r1244, %r1245, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r1244;
	st.local.u32 	[%rd7+8], %r9672;
	st.local.u32 	[%rd7+4], %r9672;
	st.local.u32 	[%rd7], %r9672;
	st.local.u32 	[%rd6+12], %r9672;
	st.local.u32 	[%rd6+8], %r9672;
	st.local.u32 	[%rd6+4], %r9672;
	st.local.u32 	[%rd6], %r9672;
	st.local.u32 	[%rd5+12], %r9672;
	st.local.u32 	[%rd5+8], %r9672;
	st.local.u32 	[%rd5+4], %r9672;
	st.local.u32 	[%rd5], %r9672;
	st.local.u32 	[%rd4+12], %r9672;
	st.local.u32 	[%rd4+8], %r9672;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	mov.u64 	%rd23, 0;
	st.local.u32 	[%rd1+4], %rd23;
	st.local.u32 	[%rd1], %rd23;
	bra.uni 	BB1_84;

BB1_105:
	setp.eq.s32	%p88, %r1, 7;
	@%p88 bra 	BB1_106;
	bra.uni 	BB1_169;

BB1_106:
	ld.local.u32 	%r8659, [%rd7];
	ld.local.u32 	%r8660, [%rd6+12];
	// inline asm
	prmt.b32 %r8658, %r8659, %r8660, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r8658;
	ld.local.u32 	%r8663, [%rd6+12];
	ld.local.u32 	%r8664, [%rd6+8];
	// inline asm
	prmt.b32 %r8662, %r8663, %r8664, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r8662;
	ld.local.u32 	%r8667, [%rd6+8];
	ld.local.u32 	%r8668, [%rd6+4];
	// inline asm
	prmt.b32 %r8666, %r8667, %r8668, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r8666;
	ld.local.u32 	%r8671, [%rd6+4];
	ld.local.u32 	%r8672, [%rd6];
	// inline asm
	prmt.b32 %r8670, %r8671, %r8672, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r8670;
	ld.local.u32 	%r8675, [%rd6];
	ld.local.u32 	%r8676, [%rd5+12];
	// inline asm
	prmt.b32 %r8674, %r8675, %r8676, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r8674;
	ld.local.u32 	%r8679, [%rd5+12];
	ld.local.u32 	%r8680, [%rd5+8];
	// inline asm
	prmt.b32 %r8678, %r8679, %r8680, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r8678;
	ld.local.u32 	%r8683, [%rd5+8];
	ld.local.u32 	%r8684, [%rd5+4];
	// inline asm
	prmt.b32 %r8682, %r8683, %r8684, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r8682;
	ld.local.u32 	%r8687, [%rd5+4];
	ld.local.u32 	%r8688, [%rd5];
	// inline asm
	prmt.b32 %r8686, %r8687, %r8688, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r8686;
	ld.local.u32 	%r8691, [%rd5];
	ld.local.u32 	%r8692, [%rd4+12];
	// inline asm
	prmt.b32 %r8690, %r8691, %r8692, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r8690;
	ld.local.u32 	%r8695, [%rd4+12];
	ld.local.u32 	%r8696, [%rd4+8];
	// inline asm
	prmt.b32 %r8694, %r8695, %r8696, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r8694;
	ld.local.u32 	%r8699, [%rd4+8];
	ld.local.u32 	%r8700, [%rd4+4];
	// inline asm
	prmt.b32 %r8698, %r8699, %r8700, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r8698;
	ld.local.u32 	%r8703, [%rd4+4];
	ld.local.u32 	%r8704, [%rd4];
	// inline asm
	prmt.b32 %r8702, %r8703, %r8704, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r8702;
	ld.local.u32 	%r8707, [%rd4];
	ld.local.u32 	%r8708, [%rd3+12];
	// inline asm
	prmt.b32 %r8706, %r8707, %r8708, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r8706;
	ld.local.u32 	%r8711, [%rd3+12];
	ld.local.u32 	%r8712, [%rd3+8];
	// inline asm
	prmt.b32 %r8710, %r8711, %r8712, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r8710;
	ld.local.u32 	%r8715, [%rd3+8];
	ld.local.u32 	%r8716, [%rd3+4];
	// inline asm
	prmt.b32 %r8714, %r8715, %r8716, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r8714;
	ld.local.u32 	%r8719, [%rd3+4];
	ld.local.u32 	%r8720, [%rd3];
	// inline asm
	prmt.b32 %r8718, %r8719, %r8720, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r8718;
	ld.local.u32 	%r8723, [%rd3];
	ld.local.u32 	%r8724, [%rd2+12];
	// inline asm
	prmt.b32 %r8722, %r8723, %r8724, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r8722;
	ld.local.u32 	%r8727, [%rd2+12];
	ld.local.u32 	%r8728, [%rd2+8];
	// inline asm
	prmt.b32 %r8726, %r8727, %r8728, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r8726;
	ld.local.u32 	%r8731, [%rd2+8];
	ld.local.u32 	%r8732, [%rd2+4];
	// inline asm
	prmt.b32 %r8730, %r8731, %r8732, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r8730;
	ld.local.u32 	%r8735, [%rd2+4];
	ld.local.u32 	%r8736, [%rd2];
	// inline asm
	prmt.b32 %r8734, %r8735, %r8736, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r8734;
	ld.local.u32 	%r8739, [%rd2];
	ld.local.u32 	%r8740, [%rd1+12];
	// inline asm
	prmt.b32 %r8738, %r8739, %r8740, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r8738;
	ld.local.u32 	%r8743, [%rd1+12];
	ld.local.u32 	%r8744, [%rd1+8];
	// inline asm
	prmt.b32 %r8742, %r8743, %r8744, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r8742;
	ld.local.u32 	%r8747, [%rd1+8];
	ld.local.u32 	%r8748, [%rd1+4];
	// inline asm
	prmt.b32 %r8746, %r8747, %r8748, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r8746;
	ld.local.u32 	%r8751, [%rd1+4];
	ld.local.u32 	%r8752, [%rd1];
	// inline asm
	prmt.b32 %r8750, %r8751, %r8752, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r8750;
	ld.local.u32 	%r8755, [%rd1];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r8754, %r8755, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r8754;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	mov.u64 	%rd2937, 0;
	st.local.u32 	[%rd1+4], %rd2937;
	st.local.u32 	[%rd1], %rd2937;
	bra.uni 	BB1_170;

BB1_17:
	setp.eq.s32	%p41, %r1, 7;
	@%p41 bra 	BB1_18;
	bra.uni 	BB1_87;

BB1_18:
	ld.local.u32 	%r4048, [%rd8+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9677, %r9672, %r4048, %r2;
	// inline asm
	ld.local.u32 	%r4051, [%rd8+12];
	ld.local.u32 	%r4052, [%rd8+8];
	// inline asm
	prmt.b32 %r9678, %r4051, %r4052, %r2;
	// inline asm
	ld.local.u32 	%r4055, [%rd8+8];
	ld.local.u32 	%r4056, [%rd8+4];
	// inline asm
	prmt.b32 %r9679, %r4055, %r4056, %r2;
	// inline asm
	ld.local.u32 	%r4059, [%rd8+4];
	ld.local.u32 	%r4060, [%rd8];
	// inline asm
	prmt.b32 %r9680, %r4059, %r4060, %r2;
	// inline asm
	ld.local.u32 	%r4063, [%rd8];
	ld.local.u32 	%r4064, [%rd7+12];
	// inline asm
	prmt.b32 %r9673, %r4063, %r4064, %r2;
	// inline asm
	ld.local.u32 	%r4067, [%rd7+12];
	ld.local.u32 	%r4068, [%rd7+8];
	// inline asm
	prmt.b32 %r9674, %r4067, %r4068, %r2;
	// inline asm
	ld.local.u32 	%r4071, [%rd7+8];
	ld.local.u32 	%r4072, [%rd7+4];
	// inline asm
	prmt.b32 %r9675, %r4071, %r4072, %r2;
	// inline asm
	ld.local.u32 	%r4075, [%rd7+4];
	ld.local.u32 	%r4076, [%rd7];
	// inline asm
	prmt.b32 %r9676, %r4075, %r4076, %r2;
	// inline asm
	ld.local.u32 	%r4079, [%rd7];
	ld.local.u32 	%r4080, [%rd6+12];
	// inline asm
	prmt.b32 %r4078, %r4079, %r4080, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r4078;
	ld.local.u32 	%r4083, [%rd6+12];
	ld.local.u32 	%r4084, [%rd6+8];
	// inline asm
	prmt.b32 %r4082, %r4083, %r4084, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r4082;
	ld.local.u32 	%r4087, [%rd6+8];
	ld.local.u32 	%r4088, [%rd6+4];
	// inline asm
	prmt.b32 %r4086, %r4087, %r4088, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r4086;
	ld.local.u32 	%r4091, [%rd6+4];
	ld.local.u32 	%r4092, [%rd6];
	// inline asm
	prmt.b32 %r4090, %r4091, %r4092, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r4090;
	ld.local.u32 	%r4095, [%rd6];
	ld.local.u32 	%r4096, [%rd5+12];
	// inline asm
	prmt.b32 %r4094, %r4095, %r4096, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r4094;
	ld.local.u32 	%r4099, [%rd5+12];
	ld.local.u32 	%r4100, [%rd5+8];
	// inline asm
	prmt.b32 %r4098, %r4099, %r4100, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r4098;
	ld.local.u32 	%r4103, [%rd5+8];
	ld.local.u32 	%r4104, [%rd5+4];
	// inline asm
	prmt.b32 %r4102, %r4103, %r4104, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r4102;
	ld.local.u32 	%r4107, [%rd5+4];
	ld.local.u32 	%r4108, [%rd5];
	// inline asm
	prmt.b32 %r4106, %r4107, %r4108, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r4106;
	ld.local.u32 	%r4111, [%rd5];
	ld.local.u32 	%r4112, [%rd4+12];
	// inline asm
	prmt.b32 %r4110, %r4111, %r4112, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r4110;
	ld.local.u32 	%r4115, [%rd4+12];
	ld.local.u32 	%r4116, [%rd4+8];
	// inline asm
	prmt.b32 %r4114, %r4115, %r4116, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r4114;
	ld.local.u32 	%r4119, [%rd4+8];
	ld.local.u32 	%r4120, [%rd4+4];
	// inline asm
	prmt.b32 %r4118, %r4119, %r4120, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r4118;
	ld.local.u32 	%r4123, [%rd4+4];
	ld.local.u32 	%r4124, [%rd4];
	// inline asm
	prmt.b32 %r4122, %r4123, %r4124, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r4122;
	ld.local.u32 	%r4127, [%rd4];
	ld.local.u32 	%r4128, [%rd3+12];
	// inline asm
	prmt.b32 %r4126, %r4127, %r4128, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r4126;
	ld.local.u32 	%r4131, [%rd3+12];
	ld.local.u32 	%r4132, [%rd3+8];
	// inline asm
	prmt.b32 %r4130, %r4131, %r4132, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r4130;
	ld.local.u32 	%r4135, [%rd3+8];
	ld.local.u32 	%r4136, [%rd3+4];
	// inline asm
	prmt.b32 %r4134, %r4135, %r4136, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r4134;
	ld.local.u32 	%r4139, [%rd3+4];
	ld.local.u32 	%r4140, [%rd3];
	// inline asm
	prmt.b32 %r4138, %r4139, %r4140, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r4138;
	ld.local.u32 	%r4143, [%rd3];
	ld.local.u32 	%r4144, [%rd2+12];
	// inline asm
	prmt.b32 %r4142, %r4143, %r4144, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r4142;
	ld.local.u32 	%r4147, [%rd2+12];
	ld.local.u32 	%r4148, [%rd2+8];
	// inline asm
	prmt.b32 %r4146, %r4147, %r4148, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r4146;
	ld.local.u32 	%r4151, [%rd2+8];
	ld.local.u32 	%r4152, [%rd2+4];
	// inline asm
	prmt.b32 %r4150, %r4151, %r4152, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r4150;
	ld.local.u32 	%r4155, [%rd2+4];
	ld.local.u32 	%r4156, [%rd2];
	// inline asm
	prmt.b32 %r4154, %r4155, %r4156, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r4154;
	ld.local.u32 	%r4159, [%rd2];
	ld.local.u32 	%r4160, [%rd1+12];
	// inline asm
	prmt.b32 %r4158, %r4159, %r4160, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r4158;
	ld.local.u32 	%r4163, [%rd1+12];
	ld.local.u32 	%r4164, [%rd1+8];
	// inline asm
	prmt.b32 %r4162, %r4163, %r4164, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r4162;
	ld.local.u32 	%r4167, [%rd1+8];
	ld.local.u32 	%r4168, [%rd1+4];
	// inline asm
	prmt.b32 %r4166, %r4167, %r4168, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r4166;
	ld.local.u32 	%r4171, [%rd1+4];
	ld.local.u32 	%r4172, [%rd1];
	// inline asm
	prmt.b32 %r4170, %r4171, %r4172, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r4170;
	ld.local.u32 	%r4175, [%rd1];
	// inline asm
	prmt.b32 %r4174, %r4175, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r4174;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	mov.u64 	%rd43, 0;
	st.local.u32 	[%rd1+4], %rd43;
	st.local.u32 	[%rd1], %rd43;

BB1_79:
	mov.u32 	%r9681, %r9672;
	mov.u32 	%r9682, %r9672;
	mov.u32 	%r9683, %r9672;
	mov.u32 	%r9684, %r9672;

BB1_80:
	mov.u32 	%r9685, %r9672;
	mov.u32 	%r9686, %r9672;
	mov.u32 	%r9687, %r9672;
	mov.u32 	%r9688, %r9672;

BB1_81:
	mov.u32 	%r9689, %r9672;
	mov.u32 	%r9690, %r9672;
	mov.u32 	%r9691, %r9672;
	mov.u32 	%r9692, %r9672;

BB1_82:
	mov.u32 	%r9693, %r9672;
	mov.u32 	%r9694, %r9672;
	mov.u32 	%r9695, %r9672;
	mov.u32 	%r9696, %r9672;

BB1_83:
	mov.u32 	%r9697, %r9672;
	mov.u32 	%r9698, %r9672;
	mov.u32 	%r9699, %r9672;
	mov.u32 	%r9700, %r9672;

BB1_84:
	mov.u32 	%r9701, %r9672;
	mov.u32 	%r9702, %r9672;
	mov.u32 	%r9703, %r9672;
	mov.u32 	%r9704, %r9672;
	bra.uni 	BB1_89;

BB1_136:
	setp.eq.s32	%p65, %r1, 23;
	@%p65 bra 	BB1_137;
	bra.uni 	BB1_169;

BB1_137:
	ld.local.u32 	%r7587, [%rd3];
	ld.local.u32 	%r7588, [%rd2+12];
	// inline asm
	prmt.b32 %r7586, %r7587, %r7588, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r7586;
	ld.local.u32 	%r7591, [%rd2+12];
	ld.local.u32 	%r7592, [%rd2+8];
	// inline asm
	prmt.b32 %r7590, %r7591, %r7592, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r7590;
	ld.local.u32 	%r7595, [%rd2+8];
	ld.local.u32 	%r7596, [%rd2+4];
	// inline asm
	prmt.b32 %r7594, %r7595, %r7596, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r7594;
	ld.local.u32 	%r7599, [%rd2+4];
	ld.local.u32 	%r7600, [%rd2];
	// inline asm
	prmt.b32 %r7598, %r7599, %r7600, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r7598;
	ld.local.u32 	%r7603, [%rd2];
	ld.local.u32 	%r7604, [%rd1+12];
	// inline asm
	prmt.b32 %r7602, %r7603, %r7604, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r7602;
	ld.local.u32 	%r7607, [%rd1+12];
	ld.local.u32 	%r7608, [%rd1+8];
	// inline asm
	prmt.b32 %r7606, %r7607, %r7608, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r7606;
	ld.local.u32 	%r7611, [%rd1+8];
	ld.local.u32 	%r7612, [%rd1+4];
	// inline asm
	prmt.b32 %r7610, %r7611, %r7612, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r7610;
	ld.local.u32 	%r7615, [%rd1+4];
	ld.local.u32 	%r7616, [%rd1];
	// inline asm
	prmt.b32 %r7614, %r7615, %r7616, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r7614;
	ld.local.u32 	%r7619, [%rd1];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7618, %r7619, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r7618;
	st.local.u32 	[%rd6+8], %r9705;
	st.local.u32 	[%rd6+4], %r9705;
	st.local.u32 	[%rd6], %r9705;
	st.local.u32 	[%rd5+12], %r9705;
	st.local.u32 	[%rd5+8], %r9705;
	st.local.u32 	[%rd5+4], %r9705;
	st.local.u32 	[%rd5], %r9705;
	st.local.u32 	[%rd4+12], %r9705;
	st.local.u32 	[%rd4+8], %r9705;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	mov.u64 	%rd2921, 0;
	st.local.u32 	[%rd1+4], %rd2921;
	st.local.u32 	[%rd1], %rd2921;
	bra.uni 	BB1_170;

BB1_48:
	setp.eq.s32	%p18, %r1, 23;
	@%p18 bra 	BB1_49;
	bra.uni 	BB1_87;

BB1_49:
	ld.local.u32 	%r1672, [%rd8+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9693, %r9672, %r1672, %r2;
	// inline asm
	ld.local.u32 	%r1675, [%rd8+12];
	ld.local.u32 	%r1676, [%rd8+8];
	// inline asm
	prmt.b32 %r9694, %r1675, %r1676, %r2;
	// inline asm
	ld.local.u32 	%r1679, [%rd8+8];
	ld.local.u32 	%r1680, [%rd8+4];
	// inline asm
	prmt.b32 %r9695, %r1679, %r1680, %r2;
	// inline asm
	ld.local.u32 	%r1683, [%rd8+4];
	ld.local.u32 	%r1684, [%rd8];
	// inline asm
	prmt.b32 %r9696, %r1683, %r1684, %r2;
	// inline asm
	ld.local.u32 	%r1687, [%rd8];
	ld.local.u32 	%r1688, [%rd7+12];
	// inline asm
	prmt.b32 %r9689, %r1687, %r1688, %r2;
	// inline asm
	ld.local.u32 	%r1691, [%rd7+12];
	ld.local.u32 	%r1692, [%rd7+8];
	// inline asm
	prmt.b32 %r9690, %r1691, %r1692, %r2;
	// inline asm
	ld.local.u32 	%r1695, [%rd7+8];
	ld.local.u32 	%r1696, [%rd7+4];
	// inline asm
	prmt.b32 %r9691, %r1695, %r1696, %r2;
	// inline asm
	ld.local.u32 	%r1699, [%rd7+4];
	ld.local.u32 	%r1700, [%rd7];
	// inline asm
	prmt.b32 %r9692, %r1699, %r1700, %r2;
	// inline asm
	ld.local.u32 	%r1703, [%rd7];
	ld.local.u32 	%r1704, [%rd6+12];
	// inline asm
	prmt.b32 %r9685, %r1703, %r1704, %r2;
	// inline asm
	ld.local.u32 	%r1707, [%rd6+12];
	ld.local.u32 	%r1708, [%rd6+8];
	// inline asm
	prmt.b32 %r9686, %r1707, %r1708, %r2;
	// inline asm
	ld.local.u32 	%r1711, [%rd6+8];
	ld.local.u32 	%r1712, [%rd6+4];
	// inline asm
	prmt.b32 %r9687, %r1711, %r1712, %r2;
	// inline asm
	ld.local.u32 	%r1715, [%rd6+4];
	ld.local.u32 	%r1716, [%rd6];
	// inline asm
	prmt.b32 %r9688, %r1715, %r1716, %r2;
	// inline asm
	ld.local.u32 	%r1719, [%rd6];
	ld.local.u32 	%r1720, [%rd5+12];
	// inline asm
	prmt.b32 %r9681, %r1719, %r1720, %r2;
	// inline asm
	ld.local.u32 	%r1723, [%rd5+12];
	ld.local.u32 	%r1724, [%rd5+8];
	// inline asm
	prmt.b32 %r9682, %r1723, %r1724, %r2;
	// inline asm
	ld.local.u32 	%r1727, [%rd5+8];
	ld.local.u32 	%r1728, [%rd5+4];
	// inline asm
	prmt.b32 %r9683, %r1727, %r1728, %r2;
	// inline asm
	ld.local.u32 	%r1731, [%rd5+4];
	ld.local.u32 	%r1732, [%rd5];
	// inline asm
	prmt.b32 %r9684, %r1731, %r1732, %r2;
	// inline asm
	ld.local.u32 	%r1735, [%rd5];
	ld.local.u32 	%r1736, [%rd4+12];
	// inline asm
	prmt.b32 %r9677, %r1735, %r1736, %r2;
	// inline asm
	ld.local.u32 	%r1739, [%rd4+12];
	ld.local.u32 	%r1740, [%rd4+8];
	// inline asm
	prmt.b32 %r9678, %r1739, %r1740, %r2;
	// inline asm
	ld.local.u32 	%r1743, [%rd4+8];
	ld.local.u32 	%r1744, [%rd4+4];
	// inline asm
	prmt.b32 %r9679, %r1743, %r1744, %r2;
	// inline asm
	ld.local.u32 	%r1747, [%rd4+4];
	ld.local.u32 	%r1748, [%rd4];
	// inline asm
	prmt.b32 %r9680, %r1747, %r1748, %r2;
	// inline asm
	ld.local.u32 	%r1751, [%rd4];
	ld.local.u32 	%r1752, [%rd3+12];
	// inline asm
	prmt.b32 %r9673, %r1751, %r1752, %r2;
	// inline asm
	ld.local.u32 	%r1755, [%rd3+12];
	ld.local.u32 	%r1756, [%rd3+8];
	// inline asm
	prmt.b32 %r9674, %r1755, %r1756, %r2;
	// inline asm
	ld.local.u32 	%r1759, [%rd3+8];
	ld.local.u32 	%r1760, [%rd3+4];
	// inline asm
	prmt.b32 %r9675, %r1759, %r1760, %r2;
	// inline asm
	ld.local.u32 	%r1763, [%rd3+4];
	ld.local.u32 	%r1764, [%rd3];
	// inline asm
	prmt.b32 %r9676, %r1763, %r1764, %r2;
	// inline asm
	ld.local.u32 	%r1767, [%rd3];
	ld.local.u32 	%r1768, [%rd2+12];
	// inline asm
	prmt.b32 %r1766, %r1767, %r1768, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r1766;
	ld.local.u32 	%r1771, [%rd2+12];
	ld.local.u32 	%r1772, [%rd2+8];
	// inline asm
	prmt.b32 %r1770, %r1771, %r1772, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r1770;
	ld.local.u32 	%r1775, [%rd2+8];
	ld.local.u32 	%r1776, [%rd2+4];
	// inline asm
	prmt.b32 %r1774, %r1775, %r1776, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r1774;
	ld.local.u32 	%r1779, [%rd2+4];
	ld.local.u32 	%r1780, [%rd2];
	// inline asm
	prmt.b32 %r1778, %r1779, %r1780, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r1778;
	ld.local.u32 	%r1783, [%rd2];
	ld.local.u32 	%r1784, [%rd1+12];
	// inline asm
	prmt.b32 %r1782, %r1783, %r1784, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r1782;
	ld.local.u32 	%r1787, [%rd1+12];
	ld.local.u32 	%r1788, [%rd1+8];
	// inline asm
	prmt.b32 %r1786, %r1787, %r1788, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r1786;
	ld.local.u32 	%r1791, [%rd1+8];
	ld.local.u32 	%r1792, [%rd1+4];
	// inline asm
	prmt.b32 %r1790, %r1791, %r1792, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r1790;
	ld.local.u32 	%r1795, [%rd1+4];
	ld.local.u32 	%r1796, [%rd1];
	// inline asm
	prmt.b32 %r1794, %r1795, %r1796, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r1794;
	ld.local.u32 	%r1799, [%rd1];
	// inline asm
	prmt.b32 %r1798, %r1799, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r1798;
	st.local.u32 	[%rd6+8], %r9672;
	st.local.u32 	[%rd6+4], %r9672;
	st.local.u32 	[%rd6], %r9672;
	st.local.u32 	[%rd5+12], %r9672;
	st.local.u32 	[%rd5+8], %r9672;
	st.local.u32 	[%rd5+4], %r9672;
	st.local.u32 	[%rd5], %r9672;
	st.local.u32 	[%rd4+12], %r9672;
	st.local.u32 	[%rd4+8], %r9672;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	mov.u64 	%rd27, 0;
	st.local.u32 	[%rd1+4], %rd27;
	st.local.u32 	[%rd1], %rd27;
	bra.uni 	BB1_83;

BB1_120:
	setp.eq.s32	%p77, %r1, 15;
	@%p77 bra 	BB1_121;
	bra.uni 	BB1_169;

BB1_121:
	ld.local.u32 	%r7995, [%rd5];
	ld.local.u32 	%r7996, [%rd4+12];
	// inline asm
	prmt.b32 %r7994, %r7995, %r7996, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r7994;
	ld.local.u32 	%r7999, [%rd4+12];
	ld.local.u32 	%r8000, [%rd4+8];
	// inline asm
	prmt.b32 %r7998, %r7999, %r8000, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r7998;
	ld.local.u32 	%r8003, [%rd4+8];
	ld.local.u32 	%r8004, [%rd4+4];
	// inline asm
	prmt.b32 %r8002, %r8003, %r8004, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r8002;
	ld.local.u32 	%r8007, [%rd4+4];
	ld.local.u32 	%r8008, [%rd4];
	// inline asm
	prmt.b32 %r8006, %r8007, %r8008, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r8006;
	ld.local.u32 	%r8011, [%rd4];
	ld.local.u32 	%r8012, [%rd3+12];
	// inline asm
	prmt.b32 %r8010, %r8011, %r8012, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r8010;
	ld.local.u32 	%r8015, [%rd3+12];
	ld.local.u32 	%r8016, [%rd3+8];
	// inline asm
	prmt.b32 %r8014, %r8015, %r8016, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r8014;
	ld.local.u32 	%r8019, [%rd3+8];
	ld.local.u32 	%r8020, [%rd3+4];
	// inline asm
	prmt.b32 %r8018, %r8019, %r8020, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r8018;
	ld.local.u32 	%r8023, [%rd3+4];
	ld.local.u32 	%r8024, [%rd3];
	// inline asm
	prmt.b32 %r8022, %r8023, %r8024, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r8022;
	ld.local.u32 	%r8027, [%rd3];
	ld.local.u32 	%r8028, [%rd2+12];
	// inline asm
	prmt.b32 %r8026, %r8027, %r8028, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r8026;
	ld.local.u32 	%r8031, [%rd2+12];
	ld.local.u32 	%r8032, [%rd2+8];
	// inline asm
	prmt.b32 %r8030, %r8031, %r8032, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r8030;
	ld.local.u32 	%r8035, [%rd2+8];
	ld.local.u32 	%r8036, [%rd2+4];
	// inline asm
	prmt.b32 %r8034, %r8035, %r8036, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r8034;
	ld.local.u32 	%r8039, [%rd2+4];
	ld.local.u32 	%r8040, [%rd2];
	// inline asm
	prmt.b32 %r8038, %r8039, %r8040, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r8038;
	ld.local.u32 	%r8043, [%rd2];
	ld.local.u32 	%r8044, [%rd1+12];
	// inline asm
	prmt.b32 %r8042, %r8043, %r8044, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r8042;
	ld.local.u32 	%r8047, [%rd1+12];
	ld.local.u32 	%r8048, [%rd1+8];
	// inline asm
	prmt.b32 %r8046, %r8047, %r8048, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r8046;
	ld.local.u32 	%r8051, [%rd1+8];
	ld.local.u32 	%r8052, [%rd1+4];
	// inline asm
	prmt.b32 %r8050, %r8051, %r8052, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r8050;
	ld.local.u32 	%r8055, [%rd1+4];
	ld.local.u32 	%r8056, [%rd1];
	// inline asm
	prmt.b32 %r8054, %r8055, %r8056, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r8054;
	ld.local.u32 	%r8059, [%rd1];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r8058, %r8059, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r8058;
	st.local.u32 	[%rd4+8], %r9705;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	mov.u64 	%rd2929, 0;
	st.local.u32 	[%rd1+4], %rd2929;
	st.local.u32 	[%rd1], %rd2929;
	bra.uni 	BB1_170;

BB1_32:
	setp.eq.s32	%p30, %r1, 15;
	@%p30 bra 	BB1_33;
	bra.uni 	BB1_87;

BB1_33:
	ld.local.u32 	%r2828, [%rd8+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9685, %r9672, %r2828, %r2;
	// inline asm
	ld.local.u32 	%r2831, [%rd8+12];
	ld.local.u32 	%r2832, [%rd8+8];
	// inline asm
	prmt.b32 %r9686, %r2831, %r2832, %r2;
	// inline asm
	ld.local.u32 	%r2835, [%rd8+8];
	ld.local.u32 	%r2836, [%rd8+4];
	// inline asm
	prmt.b32 %r9687, %r2835, %r2836, %r2;
	// inline asm
	ld.local.u32 	%r2839, [%rd8+4];
	ld.local.u32 	%r2840, [%rd8];
	// inline asm
	prmt.b32 %r9688, %r2839, %r2840, %r2;
	// inline asm
	ld.local.u32 	%r2843, [%rd8];
	ld.local.u32 	%r2844, [%rd7+12];
	// inline asm
	prmt.b32 %r9681, %r2843, %r2844, %r2;
	// inline asm
	ld.local.u32 	%r2847, [%rd7+12];
	ld.local.u32 	%r2848, [%rd7+8];
	// inline asm
	prmt.b32 %r9682, %r2847, %r2848, %r2;
	// inline asm
	ld.local.u32 	%r2851, [%rd7+8];
	ld.local.u32 	%r2852, [%rd7+4];
	// inline asm
	prmt.b32 %r9683, %r2851, %r2852, %r2;
	// inline asm
	ld.local.u32 	%r2855, [%rd7+4];
	ld.local.u32 	%r2856, [%rd7];
	// inline asm
	prmt.b32 %r9684, %r2855, %r2856, %r2;
	// inline asm
	ld.local.u32 	%r2859, [%rd7];
	ld.local.u32 	%r2860, [%rd6+12];
	// inline asm
	prmt.b32 %r9677, %r2859, %r2860, %r2;
	// inline asm
	ld.local.u32 	%r2863, [%rd6+12];
	ld.local.u32 	%r2864, [%rd6+8];
	// inline asm
	prmt.b32 %r9678, %r2863, %r2864, %r2;
	// inline asm
	ld.local.u32 	%r2867, [%rd6+8];
	ld.local.u32 	%r2868, [%rd6+4];
	// inline asm
	prmt.b32 %r9679, %r2867, %r2868, %r2;
	// inline asm
	ld.local.u32 	%r2871, [%rd6+4];
	ld.local.u32 	%r2872, [%rd6];
	// inline asm
	prmt.b32 %r9680, %r2871, %r2872, %r2;
	// inline asm
	ld.local.u32 	%r2875, [%rd6];
	ld.local.u32 	%r2876, [%rd5+12];
	// inline asm
	prmt.b32 %r9673, %r2875, %r2876, %r2;
	// inline asm
	ld.local.u32 	%r2879, [%rd5+12];
	ld.local.u32 	%r2880, [%rd5+8];
	// inline asm
	prmt.b32 %r9674, %r2879, %r2880, %r2;
	// inline asm
	ld.local.u32 	%r2883, [%rd5+8];
	ld.local.u32 	%r2884, [%rd5+4];
	// inline asm
	prmt.b32 %r9675, %r2883, %r2884, %r2;
	// inline asm
	ld.local.u32 	%r2887, [%rd5+4];
	ld.local.u32 	%r2888, [%rd5];
	// inline asm
	prmt.b32 %r9676, %r2887, %r2888, %r2;
	// inline asm
	ld.local.u32 	%r2891, [%rd5];
	ld.local.u32 	%r2892, [%rd4+12];
	// inline asm
	prmt.b32 %r2890, %r2891, %r2892, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r2890;
	ld.local.u32 	%r2895, [%rd4+12];
	ld.local.u32 	%r2896, [%rd4+8];
	// inline asm
	prmt.b32 %r2894, %r2895, %r2896, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r2894;
	ld.local.u32 	%r2899, [%rd4+8];
	ld.local.u32 	%r2900, [%rd4+4];
	// inline asm
	prmt.b32 %r2898, %r2899, %r2900, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r2898;
	ld.local.u32 	%r2903, [%rd4+4];
	ld.local.u32 	%r2904, [%rd4];
	// inline asm
	prmt.b32 %r2902, %r2903, %r2904, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r2902;
	ld.local.u32 	%r2907, [%rd4];
	ld.local.u32 	%r2908, [%rd3+12];
	// inline asm
	prmt.b32 %r2906, %r2907, %r2908, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r2906;
	ld.local.u32 	%r2911, [%rd3+12];
	ld.local.u32 	%r2912, [%rd3+8];
	// inline asm
	prmt.b32 %r2910, %r2911, %r2912, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r2910;
	ld.local.u32 	%r2915, [%rd3+8];
	ld.local.u32 	%r2916, [%rd3+4];
	// inline asm
	prmt.b32 %r2914, %r2915, %r2916, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r2914;
	ld.local.u32 	%r2919, [%rd3+4];
	ld.local.u32 	%r2920, [%rd3];
	// inline asm
	prmt.b32 %r2918, %r2919, %r2920, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r2918;
	ld.local.u32 	%r2923, [%rd3];
	ld.local.u32 	%r2924, [%rd2+12];
	// inline asm
	prmt.b32 %r2922, %r2923, %r2924, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r2922;
	ld.local.u32 	%r2927, [%rd2+12];
	ld.local.u32 	%r2928, [%rd2+8];
	// inline asm
	prmt.b32 %r2926, %r2927, %r2928, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r2926;
	ld.local.u32 	%r2931, [%rd2+8];
	ld.local.u32 	%r2932, [%rd2+4];
	// inline asm
	prmt.b32 %r2930, %r2931, %r2932, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r2930;
	ld.local.u32 	%r2935, [%rd2+4];
	ld.local.u32 	%r2936, [%rd2];
	// inline asm
	prmt.b32 %r2934, %r2935, %r2936, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r2934;
	ld.local.u32 	%r2939, [%rd2];
	ld.local.u32 	%r2940, [%rd1+12];
	// inline asm
	prmt.b32 %r2938, %r2939, %r2940, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r2938;
	ld.local.u32 	%r2943, [%rd1+12];
	ld.local.u32 	%r2944, [%rd1+8];
	// inline asm
	prmt.b32 %r2942, %r2943, %r2944, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r2942;
	ld.local.u32 	%r2947, [%rd1+8];
	ld.local.u32 	%r2948, [%rd1+4];
	// inline asm
	prmt.b32 %r2946, %r2947, %r2948, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r2946;
	ld.local.u32 	%r2951, [%rd1+4];
	ld.local.u32 	%r2952, [%rd1];
	// inline asm
	prmt.b32 %r2950, %r2951, %r2952, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r2950;
	ld.local.u32 	%r2955, [%rd1];
	// inline asm
	prmt.b32 %r2954, %r2955, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r2954;
	st.local.u32 	[%rd4+8], %r9672;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	mov.u64 	%rd35, 0;
	st.local.u32 	[%rd1+4], %rd35;
	st.local.u32 	[%rd1], %rd35;
	bra.uni 	BB1_81;

BB1_151:
	setp.ne.s32	%p54, %r1, 31;
	@%p54 bra 	BB1_169;

	ld.local.u32 	%r7435, [%rd1];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7434, %r7435, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r7434;
	st.local.u32 	[%rd8+8], %r9705;
	st.local.u32 	[%rd8+4], %r9705;
	st.local.u32 	[%rd8], %r9705;
	st.local.u32 	[%rd7+12], %r9705;
	st.local.u32 	[%rd7+8], %r9705;
	st.local.u32 	[%rd7+4], %r9705;
	st.local.u32 	[%rd7], %r9705;
	st.local.u32 	[%rd6+12], %r9705;
	st.local.u32 	[%rd6+8], %r9705;
	st.local.u32 	[%rd6+4], %r9705;
	st.local.u32 	[%rd6], %r9705;
	st.local.u32 	[%rd5+12], %r9705;
	st.local.u32 	[%rd5+8], %r9705;
	st.local.u32 	[%rd5+4], %r9705;
	st.local.u32 	[%rd5], %r9705;
	st.local.u32 	[%rd4+12], %r9705;
	st.local.u32 	[%rd4+8], %r9705;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	mov.u64 	%rd2913, 0;
	st.local.u32 	[%rd1+4], %rd2913;
	st.local.u32 	[%rd1], %rd2913;
	bra.uni 	BB1_170;

BB1_169:
	ld.local.u32 	%r9705, [%rd1];

BB1_170:
	ld.local.u32 	%r9577, [%rd9+64];
	or.b32  	%r9578, %r9577, %r9705;
	ld.local.u32 	%r9579, [%rd9+68];
	ld.local.u32 	%r9580, [%rd9+72];
	ld.local.u32 	%r9581, [%rd9+76];
	ld.local.u32 	%r9582, [%rd9+80];
	ld.local.u32 	%r9583, [%rd9+84];
	ld.local.u32 	%r9584, [%rd9+88];
	ld.local.u32 	%r9585, [%rd9+92];
	ld.local.u32 	%r9586, [%rd9+96];
	ld.local.u32 	%r9587, [%rd9+100];
	ld.local.u32 	%r9588, [%rd9+104];
	ld.local.u32 	%r9589, [%rd9+108];
	ld.local.u32 	%r9590, [%rd9+112];
	ld.local.u32 	%r9591, [%rd9+116];
	ld.local.u32 	%r9592, [%rd9+120];
	ld.local.u32 	%r9593, [%rd9+124];
	ld.local.u32 	%r9594, [%rd9+128];
	ld.local.u32 	%r9595, [%rd9+132];
	ld.local.u32 	%r9596, [%rd9+136];
	ld.local.u32 	%r9597, [%rd9+140];
	ld.local.u32 	%r9598, [%rd9+144];
	ld.local.u32 	%r9599, [%rd9+148];
	ld.local.u32 	%r9600, [%rd9+152];
	ld.local.u32 	%r9601, [%rd9+156];
	ld.local.u32 	%r9602, [%rd9+160];
	ld.local.u32 	%r9603, [%rd9+164];
	ld.local.u32 	%r9604, [%rd9+168];
	ld.local.u32 	%r9605, [%rd9+172];
	ld.local.u32 	%r9606, [%rd9+176];
	ld.local.u32 	%r9607, [%rd9+180];
	ld.local.u32 	%r9608, [%rd9+184];
	ld.local.u32 	%r9609, [%rd9+188];
	st.local.u32 	[%rd9+64], %r9578;
	ld.local.u32 	%r9610, [%rd1+4];
	or.b32  	%r9611, %r9579, %r9610;
	st.local.u32 	[%rd9+68], %r9611;
	ld.local.u32 	%r9612, [%rd1+8];
	or.b32  	%r9613, %r9580, %r9612;
	st.local.u32 	[%rd9+72], %r9613;
	ld.local.u32 	%r9614, [%rd1+12];
	or.b32  	%r9615, %r9581, %r9614;
	st.local.u32 	[%rd9+76], %r9615;
	ld.local.u32 	%r9616, [%rd2];
	or.b32  	%r9617, %r9582, %r9616;
	st.local.u32 	[%rd9+80], %r9617;
	ld.local.u32 	%r9618, [%rd2+4];
	or.b32  	%r9619, %r9583, %r9618;
	st.local.u32 	[%rd9+84], %r9619;
	ld.local.u32 	%r9620, [%rd2+8];
	or.b32  	%r9621, %r9584, %r9620;
	st.local.u32 	[%rd9+88], %r9621;
	ld.local.u32 	%r9622, [%rd2+12];
	or.b32  	%r9623, %r9585, %r9622;
	st.local.u32 	[%rd9+92], %r9623;
	ld.local.u32 	%r9624, [%rd3];
	or.b32  	%r9625, %r9586, %r9624;
	st.local.u32 	[%rd9+96], %r9625;
	ld.local.u32 	%r9626, [%rd3+4];
	or.b32  	%r9627, %r9587, %r9626;
	st.local.u32 	[%rd9+100], %r9627;
	ld.local.u32 	%r9628, [%rd3+8];
	or.b32  	%r9629, %r9588, %r9628;
	st.local.u32 	[%rd9+104], %r9629;
	ld.local.u32 	%r9630, [%rd3+12];
	or.b32  	%r9631, %r9589, %r9630;
	st.local.u32 	[%rd9+108], %r9631;
	ld.local.u32 	%r9632, [%rd4];
	or.b32  	%r9633, %r9590, %r9632;
	st.local.u32 	[%rd9+112], %r9633;
	ld.local.u32 	%r9634, [%rd4+4];
	or.b32  	%r9635, %r9591, %r9634;
	st.local.u32 	[%rd9+116], %r9635;
	ld.local.u32 	%r9636, [%rd4+8];
	or.b32  	%r9637, %r9592, %r9636;
	st.local.u32 	[%rd9+120], %r9637;
	ld.local.u32 	%r9638, [%rd4+12];
	or.b32  	%r9639, %r9593, %r9638;
	st.local.u32 	[%rd9+124], %r9639;
	ld.local.u32 	%r9640, [%rd5];
	or.b32  	%r9641, %r9594, %r9640;
	st.local.u32 	[%rd9+128], %r9641;
	ld.local.u32 	%r9642, [%rd5+4];
	or.b32  	%r9643, %r9595, %r9642;
	st.local.u32 	[%rd9+132], %r9643;
	ld.local.u32 	%r9644, [%rd5+8];
	or.b32  	%r9645, %r9596, %r9644;
	st.local.u32 	[%rd9+136], %r9645;
	ld.local.u32 	%r9646, [%rd5+12];
	or.b32  	%r9647, %r9597, %r9646;
	st.local.u32 	[%rd9+140], %r9647;
	ld.local.u32 	%r9648, [%rd6];
	or.b32  	%r9649, %r9598, %r9648;
	st.local.u32 	[%rd9+144], %r9649;
	ld.local.u32 	%r9650, [%rd6+4];
	or.b32  	%r9651, %r9599, %r9650;
	st.local.u32 	[%rd9+148], %r9651;
	ld.local.u32 	%r9652, [%rd6+8];
	or.b32  	%r9653, %r9600, %r9652;
	st.local.u32 	[%rd9+152], %r9653;
	ld.local.u32 	%r9654, [%rd6+12];
	or.b32  	%r9655, %r9601, %r9654;
	st.local.u32 	[%rd9+156], %r9655;
	ld.local.u32 	%r9656, [%rd7];
	or.b32  	%r9657, %r9602, %r9656;
	st.local.u32 	[%rd9+160], %r9657;
	ld.local.u32 	%r9658, [%rd7+4];
	or.b32  	%r9659, %r9603, %r9658;
	st.local.u32 	[%rd9+164], %r9659;
	ld.local.u32 	%r9660, [%rd7+8];
	or.b32  	%r9661, %r9604, %r9660;
	st.local.u32 	[%rd9+168], %r9661;
	ld.local.u32 	%r9662, [%rd7+12];
	or.b32  	%r9663, %r9605, %r9662;
	st.local.u32 	[%rd9+172], %r9663;
	ld.local.u32 	%r9664, [%rd8];
	or.b32  	%r9665, %r9606, %r9664;
	st.local.u32 	[%rd9+176], %r9665;
	ld.local.u32 	%r9666, [%rd8+4];
	or.b32  	%r9667, %r9607, %r9666;
	st.local.u32 	[%rd9+180], %r9667;
	ld.local.u32 	%r9668, [%rd8+8];
	or.b32  	%r9669, %r9608, %r9668;
	st.local.u32 	[%rd9+184], %r9669;
	ld.local.u32 	%r9670, [%rd8+12];
	or.b32  	%r9671, %r9609, %r9670;
	st.local.u32 	[%rd9+188], %r9671;
	bra.uni 	BB1_171;

BB1_63:
	setp.ne.s32	%p7, %r1, 31;
	@%p7 bra 	BB1_87;

	ld.local.u32 	%r580, [%rd8+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9701, %r9672, %r580, %r2;
	// inline asm
	ld.local.u32 	%r583, [%rd8+12];
	ld.local.u32 	%r584, [%rd8+8];
	// inline asm
	prmt.b32 %r9702, %r583, %r584, %r2;
	// inline asm
	ld.local.u32 	%r587, [%rd8+8];
	ld.local.u32 	%r588, [%rd8+4];
	// inline asm
	prmt.b32 %r9703, %r587, %r588, %r2;
	// inline asm
	ld.local.u32 	%r591, [%rd8+4];
	ld.local.u32 	%r592, [%rd8];
	// inline asm
	prmt.b32 %r9704, %r591, %r592, %r2;
	// inline asm
	ld.local.u32 	%r595, [%rd8];
	ld.local.u32 	%r596, [%rd7+12];
	// inline asm
	prmt.b32 %r9697, %r595, %r596, %r2;
	// inline asm
	ld.local.u32 	%r599, [%rd7+12];
	ld.local.u32 	%r600, [%rd7+8];
	// inline asm
	prmt.b32 %r9698, %r599, %r600, %r2;
	// inline asm
	ld.local.u32 	%r603, [%rd7+8];
	ld.local.u32 	%r604, [%rd7+4];
	// inline asm
	prmt.b32 %r9699, %r603, %r604, %r2;
	// inline asm
	ld.local.u32 	%r607, [%rd7+4];
	ld.local.u32 	%r608, [%rd7];
	// inline asm
	prmt.b32 %r9700, %r607, %r608, %r2;
	// inline asm
	ld.local.u32 	%r611, [%rd7];
	ld.local.u32 	%r612, [%rd6+12];
	// inline asm
	prmt.b32 %r9693, %r611, %r612, %r2;
	// inline asm
	ld.local.u32 	%r615, [%rd6+12];
	ld.local.u32 	%r616, [%rd6+8];
	// inline asm
	prmt.b32 %r9694, %r615, %r616, %r2;
	// inline asm
	ld.local.u32 	%r619, [%rd6+8];
	ld.local.u32 	%r620, [%rd6+4];
	// inline asm
	prmt.b32 %r9695, %r619, %r620, %r2;
	// inline asm
	ld.local.u32 	%r623, [%rd6+4];
	ld.local.u32 	%r624, [%rd6];
	// inline asm
	prmt.b32 %r9696, %r623, %r624, %r2;
	// inline asm
	ld.local.u32 	%r627, [%rd6];
	ld.local.u32 	%r628, [%rd5+12];
	// inline asm
	prmt.b32 %r9689, %r627, %r628, %r2;
	// inline asm
	ld.local.u32 	%r631, [%rd5+12];
	ld.local.u32 	%r632, [%rd5+8];
	// inline asm
	prmt.b32 %r9690, %r631, %r632, %r2;
	// inline asm
	ld.local.u32 	%r635, [%rd5+8];
	ld.local.u32 	%r636, [%rd5+4];
	// inline asm
	prmt.b32 %r9691, %r635, %r636, %r2;
	// inline asm
	ld.local.u32 	%r639, [%rd5+4];
	ld.local.u32 	%r640, [%rd5];
	// inline asm
	prmt.b32 %r9692, %r639, %r640, %r2;
	// inline asm
	ld.local.u32 	%r643, [%rd5];
	ld.local.u32 	%r644, [%rd4+12];
	// inline asm
	prmt.b32 %r9685, %r643, %r644, %r2;
	// inline asm
	ld.local.u32 	%r647, [%rd4+12];
	ld.local.u32 	%r648, [%rd4+8];
	// inline asm
	prmt.b32 %r9686, %r647, %r648, %r2;
	// inline asm
	ld.local.u32 	%r651, [%rd4+8];
	ld.local.u32 	%r652, [%rd4+4];
	// inline asm
	prmt.b32 %r9687, %r651, %r652, %r2;
	// inline asm
	ld.local.u32 	%r655, [%rd4+4];
	ld.local.u32 	%r656, [%rd4];
	// inline asm
	prmt.b32 %r9688, %r655, %r656, %r2;
	// inline asm
	ld.local.u32 	%r659, [%rd4];
	ld.local.u32 	%r660, [%rd3+12];
	// inline asm
	prmt.b32 %r9681, %r659, %r660, %r2;
	// inline asm
	ld.local.u32 	%r663, [%rd3+12];
	ld.local.u32 	%r664, [%rd3+8];
	// inline asm
	prmt.b32 %r9682, %r663, %r664, %r2;
	// inline asm
	ld.local.u32 	%r667, [%rd3+8];
	ld.local.u32 	%r668, [%rd3+4];
	// inline asm
	prmt.b32 %r9683, %r667, %r668, %r2;
	// inline asm
	ld.local.u32 	%r671, [%rd3+4];
	ld.local.u32 	%r672, [%rd3];
	// inline asm
	prmt.b32 %r9684, %r671, %r672, %r2;
	// inline asm
	ld.local.u32 	%r675, [%rd3];
	ld.local.u32 	%r676, [%rd2+12];
	// inline asm
	prmt.b32 %r9677, %r675, %r676, %r2;
	// inline asm
	ld.local.u32 	%r679, [%rd2+12];
	ld.local.u32 	%r680, [%rd2+8];
	// inline asm
	prmt.b32 %r9678, %r679, %r680, %r2;
	// inline asm
	ld.local.u32 	%r683, [%rd2+8];
	ld.local.u32 	%r684, [%rd2+4];
	// inline asm
	prmt.b32 %r9679, %r683, %r684, %r2;
	// inline asm
	ld.local.u32 	%r687, [%rd2+4];
	ld.local.u32 	%r688, [%rd2];
	// inline asm
	prmt.b32 %r9680, %r687, %r688, %r2;
	// inline asm
	ld.local.u32 	%r691, [%rd2];
	ld.local.u32 	%r692, [%rd1+12];
	// inline asm
	prmt.b32 %r9673, %r691, %r692, %r2;
	// inline asm
	ld.local.u32 	%r695, [%rd1+12];
	ld.local.u32 	%r696, [%rd1+8];
	// inline asm
	prmt.b32 %r9674, %r695, %r696, %r2;
	// inline asm
	ld.local.u32 	%r699, [%rd1+8];
	ld.local.u32 	%r700, [%rd1+4];
	// inline asm
	prmt.b32 %r9675, %r699, %r700, %r2;
	// inline asm
	ld.local.u32 	%r703, [%rd1+4];
	ld.local.u32 	%r704, [%rd1];
	// inline asm
	prmt.b32 %r9676, %r703, %r704, %r2;
	// inline asm
	ld.local.u32 	%r707, [%rd1];
	// inline asm
	prmt.b32 %r706, %r707, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r706;
	st.local.u32 	[%rd8+8], %r9672;
	st.local.u32 	[%rd8+4], %r9672;
	st.local.u32 	[%rd8], %r9672;
	st.local.u32 	[%rd7+12], %r9672;
	st.local.u32 	[%rd7+8], %r9672;
	st.local.u32 	[%rd7+4], %r9672;
	st.local.u32 	[%rd7], %r9672;
	st.local.u32 	[%rd6+12], %r9672;
	st.local.u32 	[%rd6+8], %r9672;
	st.local.u32 	[%rd6+4], %r9672;
	st.local.u32 	[%rd6], %r9672;
	st.local.u32 	[%rd5+12], %r9672;
	st.local.u32 	[%rd5+8], %r9672;
	st.local.u32 	[%rd5+4], %r9672;
	st.local.u32 	[%rd5], %r9672;
	st.local.u32 	[%rd4+12], %r9672;
	st.local.u32 	[%rd4+8], %r9672;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	mov.u64 	%rd19, 0;
	st.local.u32 	[%rd1+4], %rd19;
	st.local.u32 	[%rd1], %rd19;
	bra.uni 	BB1_89;

BB1_87:
	ld.local.u32 	%r9672, [%rd1];
	mov.u32 	%r9673, 0;
	mov.u32 	%r9674, %r9673;
	mov.u32 	%r9675, %r9673;
	mov.u32 	%r9676, %r9673;

BB1_88:
	mov.u32 	%r9677, %r9673;
	mov.u32 	%r9678, %r9673;
	mov.u32 	%r9679, %r9673;
	mov.u32 	%r9680, %r9673;
	mov.u32 	%r9681, %r9673;
	mov.u32 	%r9682, %r9673;
	mov.u32 	%r9683, %r9673;
	mov.u32 	%r9684, %r9673;
	mov.u32 	%r9685, %r9673;
	mov.u32 	%r9686, %r9673;
	mov.u32 	%r9687, %r9673;
	mov.u32 	%r9688, %r9673;
	mov.u32 	%r9689, %r9673;
	mov.u32 	%r9690, %r9673;
	mov.u32 	%r9691, %r9673;
	mov.u32 	%r9692, %r9673;
	mov.u32 	%r9693, %r9673;
	mov.u32 	%r9694, %r9673;
	mov.u32 	%r9695, %r9673;
	mov.u32 	%r9696, %r9673;
	mov.u32 	%r9697, %r9673;
	mov.u32 	%r9698, %r9673;
	mov.u32 	%r9699, %r9673;
	mov.u32 	%r9700, %r9673;
	mov.u32 	%r9701, %r9673;
	mov.u32 	%r9702, %r9673;
	mov.u32 	%r9703, %r9673;
	mov.u32 	%r9704, %r9673;

BB1_89:
	ld.local.v2.u32 	{%r5361, %r5362}, [%rd9+64];
	ld.local.v2.u32 	{%r5364, %r5365}, [%rd9+72];
	ld.local.v2.u32 	{%r5366, %r5367}, [%rd9+80];
	ld.local.v2.u32 	{%r5368, %r5369}, [%rd9+88];
	ld.local.v2.u32 	{%r5370, %r5371}, [%rd9+96];
	ld.local.v2.u32 	{%r5372, %r5373}, [%rd9+104];
	ld.local.v2.u32 	{%r5374, %r5375}, [%rd9+112];
	ld.local.v2.u32 	{%r5376, %r5377}, [%rd9+120];
	ld.local.v2.u32 	{%r5378, %r5379}, [%rd9+128];
	ld.local.v2.u32 	{%r5380, %r5381}, [%rd9+136];
	ld.local.v2.u32 	{%r5382, %r5383}, [%rd9+144];
	ld.local.v2.u32 	{%r5384, %r5385}, [%rd9+152];
	ld.local.v2.u32 	{%r5386, %r5387}, [%rd9+160];
	ld.local.v2.u32 	{%r5388, %r5389}, [%rd9+168];
	ld.local.v2.u32 	{%r5390, %r5391}, [%rd9+176];
	ld.local.v2.u32 	{%r5392, %r5393}, [%rd9+184];
	or.b32  	%r5394, %r5361, %r9672;
	st.local.u32 	[%rd9+64], %r5394;
	ld.local.u32 	%r5396, [%rd1+4];
	or.b32  	%r5397, %r5362, %r5396;
	st.local.u32 	[%rd9+68], %r5397;
	ld.local.u32 	%r5398, [%rd1+8];
	or.b32  	%r5400, %r5364, %r5398;
	st.local.u32 	[%rd9+72], %r5400;
	ld.local.u32 	%r5402, [%rd1+12];
	or.b32  	%r5403, %r5365, %r5402;
	st.local.u32 	[%rd9+76], %r5403;
	ld.local.u32 	%r5404, [%rd2];
	or.b32  	%r5406, %r5366, %r5404;
	st.local.u32 	[%rd9+80], %r5406;
	ld.local.u32 	%r5408, [%rd2+4];
	or.b32  	%r5409, %r5367, %r5408;
	st.local.u32 	[%rd9+84], %r5409;
	ld.local.u32 	%r5410, [%rd2+8];
	or.b32  	%r5412, %r5368, %r5410;
	st.local.u32 	[%rd9+88], %r5412;
	ld.local.u32 	%r5414, [%rd2+12];
	or.b32  	%r5415, %r5369, %r5414;
	st.local.u32 	[%rd9+92], %r5415;
	ld.local.u32 	%r5416, [%rd3];
	or.b32  	%r5418, %r5370, %r5416;
	st.local.u32 	[%rd9+96], %r5418;
	ld.local.u32 	%r5420, [%rd3+4];
	or.b32  	%r5421, %r5371, %r5420;
	st.local.u32 	[%rd9+100], %r5421;
	ld.local.u32 	%r5422, [%rd3+8];
	or.b32  	%r5424, %r5372, %r5422;
	st.local.u32 	[%rd9+104], %r5424;
	ld.local.u32 	%r5426, [%rd3+12];
	or.b32  	%r5427, %r5373, %r5426;
	st.local.u32 	[%rd9+108], %r5427;
	ld.local.u32 	%r5428, [%rd4];
	or.b32  	%r5430, %r5374, %r5428;
	st.local.u32 	[%rd9+112], %r5430;
	ld.local.u32 	%r5432, [%rd4+4];
	or.b32  	%r5433, %r5375, %r5432;
	st.local.u32 	[%rd9+116], %r5433;
	ld.local.u32 	%r5434, [%rd4+8];
	or.b32  	%r5436, %r5376, %r5434;
	st.local.u32 	[%rd9+120], %r5436;
	ld.local.u32 	%r5438, [%rd4+12];
	or.b32  	%r5439, %r5377, %r5438;
	st.local.u32 	[%rd9+124], %r5439;
	ld.local.u32 	%r5440, [%rd5];
	or.b32  	%r5442, %r5378, %r5440;
	st.local.u32 	[%rd9+128], %r5442;
	ld.local.u32 	%r5444, [%rd5+4];
	or.b32  	%r5445, %r5379, %r5444;
	st.local.u32 	[%rd9+132], %r5445;
	ld.local.u32 	%r5446, [%rd5+8];
	or.b32  	%r5448, %r5380, %r5446;
	st.local.u32 	[%rd9+136], %r5448;
	ld.local.u32 	%r5450, [%rd5+12];
	or.b32  	%r5451, %r5381, %r5450;
	st.local.u32 	[%rd9+140], %r5451;
	ld.local.u32 	%r5452, [%rd6];
	or.b32  	%r5454, %r5382, %r5452;
	st.local.u32 	[%rd9+144], %r5454;
	ld.local.u32 	%r5456, [%rd6+4];
	or.b32  	%r5457, %r5383, %r5456;
	st.local.u32 	[%rd9+148], %r5457;
	ld.local.u32 	%r5458, [%rd6+8];
	or.b32  	%r5460, %r5384, %r5458;
	st.local.u32 	[%rd9+152], %r5460;
	ld.local.u32 	%r5462, [%rd6+12];
	or.b32  	%r5463, %r5385, %r5462;
	st.local.u32 	[%rd9+156], %r5463;
	ld.local.u32 	%r5464, [%rd7];
	or.b32  	%r5466, %r5386, %r5464;
	st.local.u32 	[%rd9+160], %r5466;
	ld.local.u32 	%r5468, [%rd7+4];
	or.b32  	%r5469, %r5387, %r5468;
	st.local.u32 	[%rd9+164], %r5469;
	ld.local.u32 	%r5470, [%rd7+8];
	or.b32  	%r5472, %r5388, %r5470;
	st.local.u32 	[%rd9+168], %r5472;
	ld.local.u32 	%r5474, [%rd7+12];
	or.b32  	%r5475, %r5389, %r5474;
	st.local.u32 	[%rd9+172], %r5475;
	ld.local.u32 	%r5476, [%rd8];
	or.b32  	%r5478, %r5390, %r5476;
	st.local.u32 	[%rd9+176], %r5478;
	ld.local.u32 	%r5480, [%rd8+4];
	or.b32  	%r5481, %r5391, %r5480;
	st.local.u32 	[%rd9+180], %r5481;
	ld.local.u32 	%r5482, [%rd8+8];
	or.b32  	%r5484, %r5392, %r5482;
	st.local.u32 	[%rd9+184], %r5484;
	ld.local.u32 	%r5486, [%rd8+12];
	mov.b64	%rd49, {%r5397, %r5394};
	mov.b64	%rd50, {%r5403, %r5400};
	mov.b64	%rd51, {%r5409, %r5406};
	mov.b64	%rd52, {%r5415, %r5412};
	mov.b64	%rd53, {%r5421, %r5418};
	mov.b64	%rd54, {%r5427, %r5424};
	mov.b64	%rd55, {%r5433, %r5430};
	mov.b64	%rd56, {%r5439, %r5436};
	mov.b64	%rd57, {%r5445, %r5442};
	mov.b64	%rd58, {%r5451, %r5448};
	mov.b64	%rd59, {%r5457, %r5454};
	mov.b64	%rd60, {%r5463, %r5460};
	mov.b64	%rd61, {%r5469, %r5466};
	mov.b64	%rd62, {%r5475, %r5472};
	mov.b64	%rd63, {%r5481, %r5478};
	or.b32  	%r5487, %r5393, %r5486;
	mov.b64	%rd64, {%r5487, %r5484};
	ld.local.u64 	%rd65, [%rd9+32];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5488,%dummy}, %rd65;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5489}, %rd65;
	}
	shf.r.wrap.b32 	%r5490, %r5489, %r5488, 14;
	shf.r.wrap.b32 	%r5491, %r5488, %r5489, 14;
	mov.b64 	%rd66, {%r5491, %r5490};
	shf.r.wrap.b32 	%r5492, %r5489, %r5488, 18;
	shf.r.wrap.b32 	%r5493, %r5488, %r5489, 18;
	mov.b64 	%rd67, {%r5493, %r5492};
	xor.b64  	%rd68, %rd67, %rd66;
	shf.l.wrap.b32 	%r5494, %r5488, %r5489, 23;
	shf.l.wrap.b32 	%r5495, %r5489, %r5488, 23;
	mov.b64 	%rd69, {%r5495, %r5494};
	xor.b64  	%rd70, %rd68, %rd69;
	ld.local.u64 	%rd71, [%rd9+48];
	ld.local.u64 	%rd72, [%rd9+40];
	xor.b64  	%rd73, %rd71, %rd72;
	and.b64  	%rd74, %rd73, %rd65;
	xor.b64  	%rd75, %rd74, %rd71;
	ld.local.u64 	%rd76, [%rd9+56];
	add.s64 	%rd77, %rd75, %rd76;
	add.s64 	%rd78, %rd77, %rd49;
	ld.const.u64 	%rd79, [k_sha512];
	add.s64 	%rd80, %rd78, %rd79;
	add.s64 	%rd81, %rd80, %rd70;
	ld.local.u64 	%rd82, [%rd9+24];
	add.s64 	%rd83, %rd81, %rd82;
	ld.local.u64 	%rd84, [%rd9];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5496,%dummy}, %rd84;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5497}, %rd84;
	}
	shf.r.wrap.b32 	%r5498, %r5497, %r5496, 28;
	shf.r.wrap.b32 	%r5499, %r5496, %r5497, 28;
	mov.b64 	%rd85, {%r5499, %r5498};
	shf.l.wrap.b32 	%r5500, %r5496, %r5497, 30;
	shf.l.wrap.b32 	%r5501, %r5497, %r5496, 30;
	mov.b64 	%rd86, {%r5501, %r5500};
	xor.b64  	%rd87, %rd86, %rd85;
	shf.l.wrap.b32 	%r5502, %r5496, %r5497, 25;
	shf.l.wrap.b32 	%r5503, %r5497, %r5496, 25;
	mov.b64 	%rd88, {%r5503, %r5502};
	xor.b64  	%rd89, %rd87, %rd88;
	ld.local.u64 	%rd90, [%rd9+16];
	xor.b64  	%rd91, %rd90, %rd84;
	ld.local.u64 	%rd92, [%rd9+8];
	xor.b64  	%rd93, %rd92, %rd84;
	and.b64  	%rd94, %rd91, %rd93;
	xor.b64  	%rd95, %rd94, %rd84;
	add.s64 	%rd96, %rd81, %rd95;
	add.s64 	%rd97, %rd96, %rd89;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5504,%dummy}, %rd83;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5505}, %rd83;
	}
	shf.r.wrap.b32 	%r5506, %r5505, %r5504, 14;
	shf.r.wrap.b32 	%r5507, %r5504, %r5505, 14;
	mov.b64 	%rd98, {%r5507, %r5506};
	shf.r.wrap.b32 	%r5508, %r5505, %r5504, 18;
	shf.r.wrap.b32 	%r5509, %r5504, %r5505, 18;
	mov.b64 	%rd99, {%r5509, %r5508};
	xor.b64  	%rd100, %rd99, %rd98;
	shf.l.wrap.b32 	%r5510, %r5504, %r5505, 23;
	shf.l.wrap.b32 	%r5511, %r5505, %r5504, 23;
	mov.b64 	%rd101, {%r5511, %r5510};
	xor.b64  	%rd102, %rd100, %rd101;
	xor.b64  	%rd103, %rd72, %rd65;
	and.b64  	%rd104, %rd83, %rd103;
	xor.b64  	%rd105, %rd104, %rd72;
	add.s64 	%rd106, %rd50, %rd71;
	ld.const.u64 	%rd107, [k_sha512+8];
	add.s64 	%rd108, %rd106, %rd107;
	add.s64 	%rd109, %rd108, %rd105;
	add.s64 	%rd110, %rd109, %rd102;
	add.s64 	%rd111, %rd110, %rd90;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5512,%dummy}, %rd97;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5513}, %rd97;
	}
	shf.r.wrap.b32 	%r5514, %r5513, %r5512, 28;
	shf.r.wrap.b32 	%r5515, %r5512, %r5513, 28;
	mov.b64 	%rd112, {%r5515, %r5514};
	shf.l.wrap.b32 	%r5516, %r5512, %r5513, 30;
	shf.l.wrap.b32 	%r5517, %r5513, %r5512, 30;
	mov.b64 	%rd113, {%r5517, %r5516};
	xor.b64  	%rd114, %rd113, %rd112;
	shf.l.wrap.b32 	%r5518, %r5512, %r5513, 25;
	shf.l.wrap.b32 	%r5519, %r5513, %r5512, 25;
	mov.b64 	%rd115, {%r5519, %r5518};
	xor.b64  	%rd116, %rd114, %rd115;
	xor.b64  	%rd117, %rd97, %rd92;
	xor.b64  	%rd118, %rd97, %rd84;
	and.b64  	%rd119, %rd118, %rd117;
	xor.b64  	%rd120, %rd119, %rd97;
	add.s64 	%rd121, %rd110, %rd120;
	add.s64 	%rd122, %rd121, %rd116;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5520,%dummy}, %rd111;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5521}, %rd111;
	}
	shf.r.wrap.b32 	%r5522, %r5521, %r5520, 14;
	shf.r.wrap.b32 	%r5523, %r5520, %r5521, 14;
	mov.b64 	%rd123, {%r5523, %r5522};
	shf.r.wrap.b32 	%r5524, %r5521, %r5520, 18;
	shf.r.wrap.b32 	%r5525, %r5520, %r5521, 18;
	mov.b64 	%rd124, {%r5525, %r5524};
	xor.b64  	%rd125, %rd124, %rd123;
	shf.l.wrap.b32 	%r5526, %r5520, %r5521, 23;
	shf.l.wrap.b32 	%r5527, %r5521, %r5520, 23;
	mov.b64 	%rd126, {%r5527, %r5526};
	xor.b64  	%rd127, %rd125, %rd126;
	xor.b64  	%rd128, %rd83, %rd65;
	and.b64  	%rd129, %rd111, %rd128;
	xor.b64  	%rd130, %rd129, %rd65;
	add.s64 	%rd131, %rd51, %rd72;
	ld.const.u64 	%rd132, [k_sha512+16];
	add.s64 	%rd133, %rd131, %rd132;
	add.s64 	%rd134, %rd133, %rd130;
	add.s64 	%rd135, %rd134, %rd127;
	add.s64 	%rd136, %rd135, %rd92;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5528,%dummy}, %rd122;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5529}, %rd122;
	}
	shf.r.wrap.b32 	%r5530, %r5529, %r5528, 28;
	shf.r.wrap.b32 	%r5531, %r5528, %r5529, 28;
	mov.b64 	%rd137, {%r5531, %r5530};
	shf.l.wrap.b32 	%r5532, %r5528, %r5529, 30;
	shf.l.wrap.b32 	%r5533, %r5529, %r5528, 30;
	mov.b64 	%rd138, {%r5533, %r5532};
	xor.b64  	%rd139, %rd138, %rd137;
	shf.l.wrap.b32 	%r5534, %r5528, %r5529, 25;
	shf.l.wrap.b32 	%r5535, %r5529, %r5528, 25;
	mov.b64 	%rd140, {%r5535, %r5534};
	xor.b64  	%rd141, %rd139, %rd140;
	xor.b64  	%rd142, %rd122, %rd84;
	xor.b64  	%rd143, %rd122, %rd97;
	and.b64  	%rd144, %rd143, %rd142;
	xor.b64  	%rd145, %rd144, %rd122;
	add.s64 	%rd146, %rd135, %rd145;
	add.s64 	%rd147, %rd146, %rd141;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5536,%dummy}, %rd136;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5537}, %rd136;
	}
	shf.r.wrap.b32 	%r5538, %r5537, %r5536, 14;
	shf.r.wrap.b32 	%r5539, %r5536, %r5537, 14;
	mov.b64 	%rd148, {%r5539, %r5538};
	shf.r.wrap.b32 	%r5540, %r5537, %r5536, 18;
	shf.r.wrap.b32 	%r5541, %r5536, %r5537, 18;
	mov.b64 	%rd149, {%r5541, %r5540};
	xor.b64  	%rd150, %rd149, %rd148;
	shf.l.wrap.b32 	%r5542, %r5536, %r5537, 23;
	shf.l.wrap.b32 	%r5543, %r5537, %r5536, 23;
	mov.b64 	%rd151, {%r5543, %r5542};
	xor.b64  	%rd152, %rd150, %rd151;
	xor.b64  	%rd153, %rd111, %rd83;
	and.b64  	%rd154, %rd136, %rd153;
	xor.b64  	%rd155, %rd154, %rd83;
	add.s64 	%rd156, %rd52, %rd65;
	ld.const.u64 	%rd157, [k_sha512+24];
	add.s64 	%rd158, %rd156, %rd157;
	add.s64 	%rd159, %rd158, %rd155;
	add.s64 	%rd160, %rd159, %rd152;
	add.s64 	%rd161, %rd160, %rd84;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5544,%dummy}, %rd147;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5545}, %rd147;
	}
	shf.r.wrap.b32 	%r5546, %r5545, %r5544, 28;
	shf.r.wrap.b32 	%r5547, %r5544, %r5545, 28;
	mov.b64 	%rd162, {%r5547, %r5546};
	shf.l.wrap.b32 	%r5548, %r5544, %r5545, 30;
	shf.l.wrap.b32 	%r5549, %r5545, %r5544, 30;
	mov.b64 	%rd163, {%r5549, %r5548};
	xor.b64  	%rd164, %rd163, %rd162;
	shf.l.wrap.b32 	%r5550, %r5544, %r5545, 25;
	shf.l.wrap.b32 	%r5551, %r5545, %r5544, 25;
	mov.b64 	%rd165, {%r5551, %r5550};
	xor.b64  	%rd166, %rd164, %rd165;
	xor.b64  	%rd167, %rd147, %rd97;
	xor.b64  	%rd168, %rd147, %rd122;
	and.b64  	%rd169, %rd168, %rd167;
	xor.b64  	%rd170, %rd169, %rd147;
	add.s64 	%rd171, %rd160, %rd170;
	add.s64 	%rd172, %rd171, %rd166;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5552,%dummy}, %rd161;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5553}, %rd161;
	}
	shf.r.wrap.b32 	%r5554, %r5553, %r5552, 14;
	shf.r.wrap.b32 	%r5555, %r5552, %r5553, 14;
	mov.b64 	%rd173, {%r5555, %r5554};
	shf.r.wrap.b32 	%r5556, %r5553, %r5552, 18;
	shf.r.wrap.b32 	%r5557, %r5552, %r5553, 18;
	mov.b64 	%rd174, {%r5557, %r5556};
	xor.b64  	%rd175, %rd174, %rd173;
	shf.l.wrap.b32 	%r5558, %r5552, %r5553, 23;
	shf.l.wrap.b32 	%r5559, %r5553, %r5552, 23;
	mov.b64 	%rd176, {%r5559, %r5558};
	xor.b64  	%rd177, %rd175, %rd176;
	xor.b64  	%rd178, %rd136, %rd111;
	and.b64  	%rd179, %rd161, %rd178;
	xor.b64  	%rd180, %rd179, %rd111;
	add.s64 	%rd181, %rd83, %rd53;
	ld.const.u64 	%rd182, [k_sha512+32];
	add.s64 	%rd183, %rd181, %rd182;
	add.s64 	%rd184, %rd183, %rd180;
	add.s64 	%rd185, %rd184, %rd177;
	add.s64 	%rd186, %rd185, %rd97;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5560,%dummy}, %rd172;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5561}, %rd172;
	}
	shf.r.wrap.b32 	%r5562, %r5561, %r5560, 28;
	shf.r.wrap.b32 	%r5563, %r5560, %r5561, 28;
	mov.b64 	%rd187, {%r5563, %r5562};
	shf.l.wrap.b32 	%r5564, %r5560, %r5561, 30;
	shf.l.wrap.b32 	%r5565, %r5561, %r5560, 30;
	mov.b64 	%rd188, {%r5565, %r5564};
	xor.b64  	%rd189, %rd188, %rd187;
	shf.l.wrap.b32 	%r5566, %r5560, %r5561, 25;
	shf.l.wrap.b32 	%r5567, %r5561, %r5560, 25;
	mov.b64 	%rd190, {%r5567, %r5566};
	xor.b64  	%rd191, %rd189, %rd190;
	xor.b64  	%rd192, %rd172, %rd122;
	xor.b64  	%rd193, %rd172, %rd147;
	and.b64  	%rd194, %rd193, %rd192;
	xor.b64  	%rd195, %rd194, %rd172;
	add.s64 	%rd196, %rd185, %rd195;
	add.s64 	%rd197, %rd196, %rd191;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5568,%dummy}, %rd186;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5569}, %rd186;
	}
	shf.r.wrap.b32 	%r5570, %r5569, %r5568, 14;
	shf.r.wrap.b32 	%r5571, %r5568, %r5569, 14;
	mov.b64 	%rd198, {%r5571, %r5570};
	shf.r.wrap.b32 	%r5572, %r5569, %r5568, 18;
	shf.r.wrap.b32 	%r5573, %r5568, %r5569, 18;
	mov.b64 	%rd199, {%r5573, %r5572};
	xor.b64  	%rd200, %rd199, %rd198;
	shf.l.wrap.b32 	%r5574, %r5568, %r5569, 23;
	shf.l.wrap.b32 	%r5575, %r5569, %r5568, 23;
	mov.b64 	%rd201, {%r5575, %r5574};
	xor.b64  	%rd202, %rd200, %rd201;
	xor.b64  	%rd203, %rd161, %rd136;
	and.b64  	%rd204, %rd186, %rd203;
	xor.b64  	%rd205, %rd204, %rd136;
	add.s64 	%rd206, %rd111, %rd54;
	ld.const.u64 	%rd207, [k_sha512+40];
	add.s64 	%rd208, %rd206, %rd207;
	add.s64 	%rd209, %rd208, %rd205;
	add.s64 	%rd210, %rd209, %rd202;
	add.s64 	%rd211, %rd210, %rd122;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5576,%dummy}, %rd197;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5577}, %rd197;
	}
	shf.r.wrap.b32 	%r5578, %r5577, %r5576, 28;
	shf.r.wrap.b32 	%r5579, %r5576, %r5577, 28;
	mov.b64 	%rd212, {%r5579, %r5578};
	shf.l.wrap.b32 	%r5580, %r5576, %r5577, 30;
	shf.l.wrap.b32 	%r5581, %r5577, %r5576, 30;
	mov.b64 	%rd213, {%r5581, %r5580};
	xor.b64  	%rd214, %rd213, %rd212;
	shf.l.wrap.b32 	%r5582, %r5576, %r5577, 25;
	shf.l.wrap.b32 	%r5583, %r5577, %r5576, 25;
	mov.b64 	%rd215, {%r5583, %r5582};
	xor.b64  	%rd216, %rd214, %rd215;
	xor.b64  	%rd217, %rd197, %rd147;
	xor.b64  	%rd218, %rd197, %rd172;
	and.b64  	%rd219, %rd218, %rd217;
	xor.b64  	%rd220, %rd219, %rd197;
	add.s64 	%rd221, %rd210, %rd220;
	add.s64 	%rd222, %rd221, %rd216;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5584,%dummy}, %rd211;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5585}, %rd211;
	}
	shf.r.wrap.b32 	%r5586, %r5585, %r5584, 14;
	shf.r.wrap.b32 	%r5587, %r5584, %r5585, 14;
	mov.b64 	%rd223, {%r5587, %r5586};
	shf.r.wrap.b32 	%r5588, %r5585, %r5584, 18;
	shf.r.wrap.b32 	%r5589, %r5584, %r5585, 18;
	mov.b64 	%rd224, {%r5589, %r5588};
	xor.b64  	%rd225, %rd224, %rd223;
	shf.l.wrap.b32 	%r5590, %r5584, %r5585, 23;
	shf.l.wrap.b32 	%r5591, %r5585, %r5584, 23;
	mov.b64 	%rd226, {%r5591, %r5590};
	xor.b64  	%rd227, %rd225, %rd226;
	xor.b64  	%rd228, %rd186, %rd161;
	and.b64  	%rd229, %rd211, %rd228;
	xor.b64  	%rd230, %rd229, %rd161;
	add.s64 	%rd231, %rd136, %rd55;
	ld.const.u64 	%rd232, [k_sha512+48];
	add.s64 	%rd233, %rd231, %rd232;
	add.s64 	%rd234, %rd233, %rd230;
	add.s64 	%rd235, %rd234, %rd227;
	add.s64 	%rd236, %rd235, %rd147;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5592,%dummy}, %rd222;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5593}, %rd222;
	}
	shf.r.wrap.b32 	%r5594, %r5593, %r5592, 28;
	shf.r.wrap.b32 	%r5595, %r5592, %r5593, 28;
	mov.b64 	%rd237, {%r5595, %r5594};
	shf.l.wrap.b32 	%r5596, %r5592, %r5593, 30;
	shf.l.wrap.b32 	%r5597, %r5593, %r5592, 30;
	mov.b64 	%rd238, {%r5597, %r5596};
	xor.b64  	%rd239, %rd238, %rd237;
	shf.l.wrap.b32 	%r5598, %r5592, %r5593, 25;
	shf.l.wrap.b32 	%r5599, %r5593, %r5592, 25;
	mov.b64 	%rd240, {%r5599, %r5598};
	xor.b64  	%rd241, %rd239, %rd240;
	xor.b64  	%rd242, %rd222, %rd172;
	xor.b64  	%rd243, %rd222, %rd197;
	and.b64  	%rd244, %rd243, %rd242;
	xor.b64  	%rd245, %rd244, %rd222;
	add.s64 	%rd246, %rd235, %rd245;
	add.s64 	%rd247, %rd246, %rd241;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5600,%dummy}, %rd236;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5601}, %rd236;
	}
	shf.r.wrap.b32 	%r5602, %r5601, %r5600, 14;
	shf.r.wrap.b32 	%r5603, %r5600, %r5601, 14;
	mov.b64 	%rd248, {%r5603, %r5602};
	shf.r.wrap.b32 	%r5604, %r5601, %r5600, 18;
	shf.r.wrap.b32 	%r5605, %r5600, %r5601, 18;
	mov.b64 	%rd249, {%r5605, %r5604};
	xor.b64  	%rd250, %rd249, %rd248;
	shf.l.wrap.b32 	%r5606, %r5600, %r5601, 23;
	shf.l.wrap.b32 	%r5607, %r5601, %r5600, 23;
	mov.b64 	%rd251, {%r5607, %r5606};
	xor.b64  	%rd252, %rd250, %rd251;
	xor.b64  	%rd253, %rd211, %rd186;
	and.b64  	%rd254, %rd236, %rd253;
	xor.b64  	%rd255, %rd254, %rd186;
	add.s64 	%rd256, %rd161, %rd56;
	ld.const.u64 	%rd257, [k_sha512+56];
	add.s64 	%rd258, %rd256, %rd257;
	add.s64 	%rd259, %rd258, %rd255;
	add.s64 	%rd260, %rd259, %rd252;
	add.s64 	%rd261, %rd260, %rd172;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5608,%dummy}, %rd247;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5609}, %rd247;
	}
	shf.r.wrap.b32 	%r5610, %r5609, %r5608, 28;
	shf.r.wrap.b32 	%r5611, %r5608, %r5609, 28;
	mov.b64 	%rd262, {%r5611, %r5610};
	shf.l.wrap.b32 	%r5612, %r5608, %r5609, 30;
	shf.l.wrap.b32 	%r5613, %r5609, %r5608, 30;
	mov.b64 	%rd263, {%r5613, %r5612};
	xor.b64  	%rd264, %rd263, %rd262;
	shf.l.wrap.b32 	%r5614, %r5608, %r5609, 25;
	shf.l.wrap.b32 	%r5615, %r5609, %r5608, 25;
	mov.b64 	%rd265, {%r5615, %r5614};
	xor.b64  	%rd266, %rd264, %rd265;
	xor.b64  	%rd267, %rd247, %rd197;
	xor.b64  	%rd268, %rd247, %rd222;
	and.b64  	%rd269, %rd268, %rd267;
	xor.b64  	%rd270, %rd269, %rd247;
	add.s64 	%rd271, %rd260, %rd270;
	add.s64 	%rd272, %rd271, %rd266;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5616,%dummy}, %rd261;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5617}, %rd261;
	}
	shf.r.wrap.b32 	%r5618, %r5617, %r5616, 14;
	shf.r.wrap.b32 	%r5619, %r5616, %r5617, 14;
	mov.b64 	%rd273, {%r5619, %r5618};
	shf.r.wrap.b32 	%r5620, %r5617, %r5616, 18;
	shf.r.wrap.b32 	%r5621, %r5616, %r5617, 18;
	mov.b64 	%rd274, {%r5621, %r5620};
	xor.b64  	%rd275, %rd274, %rd273;
	shf.l.wrap.b32 	%r5622, %r5616, %r5617, 23;
	shf.l.wrap.b32 	%r5623, %r5617, %r5616, 23;
	mov.b64 	%rd276, {%r5623, %r5622};
	xor.b64  	%rd277, %rd275, %rd276;
	xor.b64  	%rd278, %rd236, %rd211;
	and.b64  	%rd279, %rd261, %rd278;
	xor.b64  	%rd280, %rd279, %rd211;
	add.s64 	%rd281, %rd186, %rd57;
	ld.const.u64 	%rd282, [k_sha512+64];
	add.s64 	%rd283, %rd281, %rd282;
	add.s64 	%rd284, %rd283, %rd280;
	add.s64 	%rd285, %rd284, %rd277;
	add.s64 	%rd286, %rd285, %rd197;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5624,%dummy}, %rd272;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5625}, %rd272;
	}
	shf.r.wrap.b32 	%r5626, %r5625, %r5624, 28;
	shf.r.wrap.b32 	%r5627, %r5624, %r5625, 28;
	mov.b64 	%rd287, {%r5627, %r5626};
	shf.l.wrap.b32 	%r5628, %r5624, %r5625, 30;
	shf.l.wrap.b32 	%r5629, %r5625, %r5624, 30;
	mov.b64 	%rd288, {%r5629, %r5628};
	xor.b64  	%rd289, %rd288, %rd287;
	shf.l.wrap.b32 	%r5630, %r5624, %r5625, 25;
	shf.l.wrap.b32 	%r5631, %r5625, %r5624, 25;
	mov.b64 	%rd290, {%r5631, %r5630};
	xor.b64  	%rd291, %rd289, %rd290;
	xor.b64  	%rd292, %rd272, %rd222;
	xor.b64  	%rd293, %rd272, %rd247;
	and.b64  	%rd294, %rd293, %rd292;
	xor.b64  	%rd295, %rd294, %rd272;
	add.s64 	%rd296, %rd285, %rd295;
	add.s64 	%rd297, %rd296, %rd291;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5632,%dummy}, %rd286;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5633}, %rd286;
	}
	shf.r.wrap.b32 	%r5634, %r5633, %r5632, 14;
	shf.r.wrap.b32 	%r5635, %r5632, %r5633, 14;
	mov.b64 	%rd298, {%r5635, %r5634};
	shf.r.wrap.b32 	%r5636, %r5633, %r5632, 18;
	shf.r.wrap.b32 	%r5637, %r5632, %r5633, 18;
	mov.b64 	%rd299, {%r5637, %r5636};
	xor.b64  	%rd300, %rd299, %rd298;
	shf.l.wrap.b32 	%r5638, %r5632, %r5633, 23;
	shf.l.wrap.b32 	%r5639, %r5633, %r5632, 23;
	mov.b64 	%rd301, {%r5639, %r5638};
	xor.b64  	%rd302, %rd300, %rd301;
	xor.b64  	%rd303, %rd261, %rd236;
	and.b64  	%rd304, %rd286, %rd303;
	xor.b64  	%rd305, %rd304, %rd236;
	add.s64 	%rd306, %rd211, %rd58;
	ld.const.u64 	%rd307, [k_sha512+72];
	add.s64 	%rd308, %rd306, %rd307;
	add.s64 	%rd309, %rd308, %rd305;
	add.s64 	%rd310, %rd309, %rd302;
	add.s64 	%rd311, %rd310, %rd222;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5640,%dummy}, %rd297;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5641}, %rd297;
	}
	shf.r.wrap.b32 	%r5642, %r5641, %r5640, 28;
	shf.r.wrap.b32 	%r5643, %r5640, %r5641, 28;
	mov.b64 	%rd312, {%r5643, %r5642};
	shf.l.wrap.b32 	%r5644, %r5640, %r5641, 30;
	shf.l.wrap.b32 	%r5645, %r5641, %r5640, 30;
	mov.b64 	%rd313, {%r5645, %r5644};
	xor.b64  	%rd314, %rd313, %rd312;
	shf.l.wrap.b32 	%r5646, %r5640, %r5641, 25;
	shf.l.wrap.b32 	%r5647, %r5641, %r5640, 25;
	mov.b64 	%rd315, {%r5647, %r5646};
	xor.b64  	%rd316, %rd314, %rd315;
	xor.b64  	%rd317, %rd297, %rd247;
	xor.b64  	%rd318, %rd297, %rd272;
	and.b64  	%rd319, %rd318, %rd317;
	xor.b64  	%rd320, %rd319, %rd297;
	add.s64 	%rd321, %rd310, %rd320;
	add.s64 	%rd322, %rd321, %rd316;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5648,%dummy}, %rd311;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5649}, %rd311;
	}
	shf.r.wrap.b32 	%r5650, %r5649, %r5648, 14;
	shf.r.wrap.b32 	%r5651, %r5648, %r5649, 14;
	mov.b64 	%rd323, {%r5651, %r5650};
	shf.r.wrap.b32 	%r5652, %r5649, %r5648, 18;
	shf.r.wrap.b32 	%r5653, %r5648, %r5649, 18;
	mov.b64 	%rd324, {%r5653, %r5652};
	xor.b64  	%rd325, %rd324, %rd323;
	shf.l.wrap.b32 	%r5654, %r5648, %r5649, 23;
	shf.l.wrap.b32 	%r5655, %r5649, %r5648, 23;
	mov.b64 	%rd326, {%r5655, %r5654};
	xor.b64  	%rd327, %rd325, %rd326;
	xor.b64  	%rd328, %rd286, %rd261;
	and.b64  	%rd329, %rd311, %rd328;
	xor.b64  	%rd330, %rd329, %rd261;
	add.s64 	%rd331, %rd236, %rd59;
	ld.const.u64 	%rd332, [k_sha512+80];
	add.s64 	%rd333, %rd331, %rd332;
	add.s64 	%rd334, %rd333, %rd330;
	add.s64 	%rd335, %rd334, %rd327;
	add.s64 	%rd336, %rd335, %rd247;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5656,%dummy}, %rd322;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5657}, %rd322;
	}
	shf.r.wrap.b32 	%r5658, %r5657, %r5656, 28;
	shf.r.wrap.b32 	%r5659, %r5656, %r5657, 28;
	mov.b64 	%rd337, {%r5659, %r5658};
	shf.l.wrap.b32 	%r5660, %r5656, %r5657, 30;
	shf.l.wrap.b32 	%r5661, %r5657, %r5656, 30;
	mov.b64 	%rd338, {%r5661, %r5660};
	xor.b64  	%rd339, %rd338, %rd337;
	shf.l.wrap.b32 	%r5662, %r5656, %r5657, 25;
	shf.l.wrap.b32 	%r5663, %r5657, %r5656, 25;
	mov.b64 	%rd340, {%r5663, %r5662};
	xor.b64  	%rd341, %rd339, %rd340;
	xor.b64  	%rd342, %rd322, %rd272;
	xor.b64  	%rd343, %rd322, %rd297;
	and.b64  	%rd344, %rd343, %rd342;
	xor.b64  	%rd345, %rd344, %rd322;
	add.s64 	%rd346, %rd335, %rd345;
	add.s64 	%rd347, %rd346, %rd341;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5664,%dummy}, %rd336;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5665}, %rd336;
	}
	shf.r.wrap.b32 	%r5666, %r5665, %r5664, 14;
	shf.r.wrap.b32 	%r5667, %r5664, %r5665, 14;
	mov.b64 	%rd348, {%r5667, %r5666};
	shf.r.wrap.b32 	%r5668, %r5665, %r5664, 18;
	shf.r.wrap.b32 	%r5669, %r5664, %r5665, 18;
	mov.b64 	%rd349, {%r5669, %r5668};
	xor.b64  	%rd350, %rd349, %rd348;
	shf.l.wrap.b32 	%r5670, %r5664, %r5665, 23;
	shf.l.wrap.b32 	%r5671, %r5665, %r5664, 23;
	mov.b64 	%rd351, {%r5671, %r5670};
	xor.b64  	%rd352, %rd350, %rd351;
	xor.b64  	%rd353, %rd311, %rd286;
	and.b64  	%rd354, %rd336, %rd353;
	xor.b64  	%rd355, %rd354, %rd286;
	add.s64 	%rd356, %rd261, %rd60;
	ld.const.u64 	%rd357, [k_sha512+88];
	add.s64 	%rd358, %rd356, %rd357;
	add.s64 	%rd359, %rd358, %rd355;
	add.s64 	%rd360, %rd359, %rd352;
	add.s64 	%rd361, %rd360, %rd272;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5672,%dummy}, %rd347;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5673}, %rd347;
	}
	shf.r.wrap.b32 	%r5674, %r5673, %r5672, 28;
	shf.r.wrap.b32 	%r5675, %r5672, %r5673, 28;
	mov.b64 	%rd362, {%r5675, %r5674};
	shf.l.wrap.b32 	%r5676, %r5672, %r5673, 30;
	shf.l.wrap.b32 	%r5677, %r5673, %r5672, 30;
	mov.b64 	%rd363, {%r5677, %r5676};
	xor.b64  	%rd364, %rd363, %rd362;
	shf.l.wrap.b32 	%r5678, %r5672, %r5673, 25;
	shf.l.wrap.b32 	%r5679, %r5673, %r5672, 25;
	mov.b64 	%rd365, {%r5679, %r5678};
	xor.b64  	%rd366, %rd364, %rd365;
	xor.b64  	%rd367, %rd347, %rd297;
	xor.b64  	%rd368, %rd347, %rd322;
	and.b64  	%rd369, %rd368, %rd367;
	xor.b64  	%rd370, %rd369, %rd347;
	add.s64 	%rd371, %rd360, %rd370;
	add.s64 	%rd372, %rd371, %rd366;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5680,%dummy}, %rd361;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5681}, %rd361;
	}
	shf.r.wrap.b32 	%r5682, %r5681, %r5680, 14;
	shf.r.wrap.b32 	%r5683, %r5680, %r5681, 14;
	mov.b64 	%rd373, {%r5683, %r5682};
	shf.r.wrap.b32 	%r5684, %r5681, %r5680, 18;
	shf.r.wrap.b32 	%r5685, %r5680, %r5681, 18;
	mov.b64 	%rd374, {%r5685, %r5684};
	xor.b64  	%rd375, %rd374, %rd373;
	shf.l.wrap.b32 	%r5686, %r5680, %r5681, 23;
	shf.l.wrap.b32 	%r5687, %r5681, %r5680, 23;
	mov.b64 	%rd376, {%r5687, %r5686};
	xor.b64  	%rd377, %rd375, %rd376;
	xor.b64  	%rd378, %rd336, %rd311;
	and.b64  	%rd379, %rd361, %rd378;
	xor.b64  	%rd380, %rd379, %rd311;
	add.s64 	%rd381, %rd286, %rd61;
	ld.const.u64 	%rd382, [k_sha512+96];
	add.s64 	%rd383, %rd381, %rd382;
	add.s64 	%rd384, %rd383, %rd380;
	add.s64 	%rd385, %rd384, %rd377;
	add.s64 	%rd386, %rd385, %rd297;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5688,%dummy}, %rd372;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5689}, %rd372;
	}
	shf.r.wrap.b32 	%r5690, %r5689, %r5688, 28;
	shf.r.wrap.b32 	%r5691, %r5688, %r5689, 28;
	mov.b64 	%rd387, {%r5691, %r5690};
	shf.l.wrap.b32 	%r5692, %r5688, %r5689, 30;
	shf.l.wrap.b32 	%r5693, %r5689, %r5688, 30;
	mov.b64 	%rd388, {%r5693, %r5692};
	xor.b64  	%rd389, %rd388, %rd387;
	shf.l.wrap.b32 	%r5694, %r5688, %r5689, 25;
	shf.l.wrap.b32 	%r5695, %r5689, %r5688, 25;
	mov.b64 	%rd390, {%r5695, %r5694};
	xor.b64  	%rd391, %rd389, %rd390;
	xor.b64  	%rd392, %rd372, %rd322;
	xor.b64  	%rd393, %rd372, %rd347;
	and.b64  	%rd394, %rd393, %rd392;
	xor.b64  	%rd395, %rd394, %rd372;
	add.s64 	%rd396, %rd385, %rd395;
	add.s64 	%rd397, %rd396, %rd391;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5696,%dummy}, %rd386;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5697}, %rd386;
	}
	shf.r.wrap.b32 	%r5698, %r5697, %r5696, 14;
	shf.r.wrap.b32 	%r5699, %r5696, %r5697, 14;
	mov.b64 	%rd398, {%r5699, %r5698};
	shf.r.wrap.b32 	%r5700, %r5697, %r5696, 18;
	shf.r.wrap.b32 	%r5701, %r5696, %r5697, 18;
	mov.b64 	%rd399, {%r5701, %r5700};
	xor.b64  	%rd400, %rd399, %rd398;
	shf.l.wrap.b32 	%r5702, %r5696, %r5697, 23;
	shf.l.wrap.b32 	%r5703, %r5697, %r5696, 23;
	mov.b64 	%rd401, {%r5703, %r5702};
	xor.b64  	%rd402, %rd400, %rd401;
	xor.b64  	%rd403, %rd361, %rd336;
	and.b64  	%rd404, %rd386, %rd403;
	xor.b64  	%rd405, %rd404, %rd336;
	add.s64 	%rd406, %rd311, %rd62;
	ld.const.u64 	%rd407, [k_sha512+104];
	add.s64 	%rd408, %rd406, %rd407;
	add.s64 	%rd409, %rd408, %rd405;
	add.s64 	%rd410, %rd409, %rd402;
	add.s64 	%rd411, %rd410, %rd322;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5704,%dummy}, %rd397;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5705}, %rd397;
	}
	shf.r.wrap.b32 	%r5706, %r5705, %r5704, 28;
	shf.r.wrap.b32 	%r5707, %r5704, %r5705, 28;
	mov.b64 	%rd412, {%r5707, %r5706};
	shf.l.wrap.b32 	%r5708, %r5704, %r5705, 30;
	shf.l.wrap.b32 	%r5709, %r5705, %r5704, 30;
	mov.b64 	%rd413, {%r5709, %r5708};
	xor.b64  	%rd414, %rd413, %rd412;
	shf.l.wrap.b32 	%r5710, %r5704, %r5705, 25;
	shf.l.wrap.b32 	%r5711, %r5705, %r5704, 25;
	mov.b64 	%rd415, {%r5711, %r5710};
	xor.b64  	%rd416, %rd414, %rd415;
	xor.b64  	%rd417, %rd397, %rd347;
	xor.b64  	%rd418, %rd397, %rd372;
	and.b64  	%rd419, %rd418, %rd417;
	xor.b64  	%rd420, %rd419, %rd397;
	add.s64 	%rd421, %rd410, %rd420;
	add.s64 	%rd422, %rd421, %rd416;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5712,%dummy}, %rd411;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5713}, %rd411;
	}
	shf.r.wrap.b32 	%r5714, %r5713, %r5712, 14;
	shf.r.wrap.b32 	%r5715, %r5712, %r5713, 14;
	mov.b64 	%rd423, {%r5715, %r5714};
	shf.r.wrap.b32 	%r5716, %r5713, %r5712, 18;
	shf.r.wrap.b32 	%r5717, %r5712, %r5713, 18;
	mov.b64 	%rd424, {%r5717, %r5716};
	xor.b64  	%rd425, %rd424, %rd423;
	shf.l.wrap.b32 	%r5718, %r5712, %r5713, 23;
	shf.l.wrap.b32 	%r5719, %r5713, %r5712, 23;
	mov.b64 	%rd426, {%r5719, %r5718};
	xor.b64  	%rd427, %rd425, %rd426;
	xor.b64  	%rd428, %rd386, %rd361;
	and.b64  	%rd429, %rd411, %rd428;
	xor.b64  	%rd430, %rd429, %rd361;
	add.s64 	%rd431, %rd336, %rd63;
	ld.const.u64 	%rd432, [k_sha512+112];
	add.s64 	%rd433, %rd431, %rd432;
	add.s64 	%rd434, %rd433, %rd430;
	add.s64 	%rd435, %rd434, %rd427;
	add.s64 	%rd436, %rd435, %rd347;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5720,%dummy}, %rd422;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5721}, %rd422;
	}
	shf.r.wrap.b32 	%r5722, %r5721, %r5720, 28;
	shf.r.wrap.b32 	%r5723, %r5720, %r5721, 28;
	mov.b64 	%rd437, {%r5723, %r5722};
	shf.l.wrap.b32 	%r5724, %r5720, %r5721, 30;
	shf.l.wrap.b32 	%r5725, %r5721, %r5720, 30;
	mov.b64 	%rd438, {%r5725, %r5724};
	xor.b64  	%rd439, %rd438, %rd437;
	shf.l.wrap.b32 	%r5726, %r5720, %r5721, 25;
	shf.l.wrap.b32 	%r5727, %r5721, %r5720, 25;
	mov.b64 	%rd440, {%r5727, %r5726};
	xor.b64  	%rd441, %rd439, %rd440;
	xor.b64  	%rd442, %rd422, %rd372;
	xor.b64  	%rd443, %rd422, %rd397;
	and.b64  	%rd444, %rd443, %rd442;
	xor.b64  	%rd445, %rd444, %rd422;
	add.s64 	%rd446, %rd435, %rd445;
	add.s64 	%rd447, %rd446, %rd441;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5728,%dummy}, %rd436;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5729}, %rd436;
	}
	shf.r.wrap.b32 	%r5730, %r5729, %r5728, 14;
	shf.r.wrap.b32 	%r5731, %r5728, %r5729, 14;
	mov.b64 	%rd448, {%r5731, %r5730};
	shf.r.wrap.b32 	%r5732, %r5729, %r5728, 18;
	shf.r.wrap.b32 	%r5733, %r5728, %r5729, 18;
	mov.b64 	%rd449, {%r5733, %r5732};
	xor.b64  	%rd450, %rd449, %rd448;
	shf.l.wrap.b32 	%r5734, %r5728, %r5729, 23;
	shf.l.wrap.b32 	%r5735, %r5729, %r5728, 23;
	mov.b64 	%rd451, {%r5735, %r5734};
	xor.b64  	%rd452, %rd450, %rd451;
	xor.b64  	%rd453, %rd411, %rd386;
	and.b64  	%rd454, %rd436, %rd453;
	xor.b64  	%rd455, %rd454, %rd386;
	add.s64 	%rd456, %rd361, %rd64;
	ld.const.u64 	%rd457, [k_sha512+120];
	add.s64 	%rd458, %rd456, %rd457;
	add.s64 	%rd459, %rd458, %rd455;
	add.s64 	%rd460, %rd459, %rd452;
	add.s64 	%rd461, %rd460, %rd372;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5736,%dummy}, %rd447;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5737}, %rd447;
	}
	shf.r.wrap.b32 	%r5738, %r5737, %r5736, 28;
	shf.r.wrap.b32 	%r5739, %r5736, %r5737, 28;
	mov.b64 	%rd462, {%r5739, %r5738};
	shf.l.wrap.b32 	%r5740, %r5736, %r5737, 30;
	shf.l.wrap.b32 	%r5741, %r5737, %r5736, 30;
	mov.b64 	%rd463, {%r5741, %r5740};
	xor.b64  	%rd464, %rd463, %rd462;
	shf.l.wrap.b32 	%r5742, %r5736, %r5737, 25;
	shf.l.wrap.b32 	%r5743, %r5737, %r5736, 25;
	mov.b64 	%rd465, {%r5743, %r5742};
	xor.b64  	%rd466, %rd464, %rd465;
	xor.b64  	%rd467, %rd447, %rd397;
	xor.b64  	%rd468, %rd447, %rd422;
	and.b64  	%rd469, %rd468, %rd467;
	xor.b64  	%rd470, %rd469, %rd447;
	add.s64 	%rd471, %rd460, %rd470;
	add.s64 	%rd472, %rd471, %rd466;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5744,%dummy}, %rd63;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5745}, %rd63;
	}
	shf.r.wrap.b32 	%r5746, %r5745, %r5744, 19;
	shf.r.wrap.b32 	%r5747, %r5744, %r5745, 19;
	mov.b64 	%rd473, {%r5747, %r5746};
	shf.l.wrap.b32 	%r5748, %r5744, %r5745, 3;
	shf.l.wrap.b32 	%r5749, %r5745, %r5744, 3;
	mov.b64 	%rd474, {%r5749, %r5748};
	shr.u64 	%rd475, %rd63, 6;
	xor.b64  	%rd476, %rd473, %rd475;
	xor.b64  	%rd477, %rd476, %rd474;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5750,%dummy}, %rd50;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5751}, %rd50;
	}
	shf.r.wrap.b32 	%r5752, %r5751, %r5750, 1;
	shf.r.wrap.b32 	%r5753, %r5750, %r5751, 1;
	mov.b64 	%rd478, {%r5753, %r5752};
	shf.r.wrap.b32 	%r5754, %r5751, %r5750, 8;
	shf.r.wrap.b32 	%r5755, %r5750, %r5751, 8;
	mov.b64 	%rd479, {%r5755, %r5754};
	shr.u64 	%rd480, %rd50, 7;
	xor.b64  	%rd481, %rd478, %rd480;
	xor.b64  	%rd482, %rd481, %rd479;
	add.s64 	%rd483, %rd58, %rd49;
	add.s64 	%rd484, %rd483, %rd477;
	add.s64 	%rd485, %rd484, %rd482;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5756,%dummy}, %rd64;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5757}, %rd64;
	}
	shf.r.wrap.b32 	%r5758, %r5757, %r5756, 19;
	shf.r.wrap.b32 	%r5759, %r5756, %r5757, 19;
	mov.b64 	%rd486, {%r5759, %r5758};
	shf.l.wrap.b32 	%r5760, %r5756, %r5757, 3;
	shf.l.wrap.b32 	%r5761, %r5757, %r5756, 3;
	mov.b64 	%rd487, {%r5761, %r5760};
	shr.u64 	%rd488, %rd64, 6;
	xor.b64  	%rd489, %rd486, %rd488;
	xor.b64  	%rd490, %rd489, %rd487;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5762,%dummy}, %rd51;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5763}, %rd51;
	}
	shf.r.wrap.b32 	%r5764, %r5763, %r5762, 1;
	shf.r.wrap.b32 	%r5765, %r5762, %r5763, 1;
	mov.b64 	%rd491, {%r5765, %r5764};
	shf.r.wrap.b32 	%r5766, %r5763, %r5762, 8;
	shf.r.wrap.b32 	%r5767, %r5762, %r5763, 8;
	mov.b64 	%rd492, {%r5767, %r5766};
	shr.u64 	%rd493, %rd51, 7;
	xor.b64  	%rd494, %rd491, %rd493;
	xor.b64  	%rd495, %rd494, %rd492;
	add.s64 	%rd496, %rd59, %rd50;
	add.s64 	%rd497, %rd496, %rd490;
	add.s64 	%rd498, %rd497, %rd495;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5768,%dummy}, %rd485;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5769}, %rd485;
	}
	shf.r.wrap.b32 	%r5770, %r5769, %r5768, 19;
	shf.r.wrap.b32 	%r5771, %r5768, %r5769, 19;
	mov.b64 	%rd499, {%r5771, %r5770};
	shf.l.wrap.b32 	%r5772, %r5768, %r5769, 3;
	shf.l.wrap.b32 	%r5773, %r5769, %r5768, 3;
	mov.b64 	%rd500, {%r5773, %r5772};
	shr.u64 	%rd501, %rd485, 6;
	xor.b64  	%rd502, %rd499, %rd501;
	xor.b64  	%rd503, %rd502, %rd500;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5774,%dummy}, %rd52;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5775}, %rd52;
	}
	shf.r.wrap.b32 	%r5776, %r5775, %r5774, 1;
	shf.r.wrap.b32 	%r5777, %r5774, %r5775, 1;
	mov.b64 	%rd504, {%r5777, %r5776};
	shf.r.wrap.b32 	%r5778, %r5775, %r5774, 8;
	shf.r.wrap.b32 	%r5779, %r5774, %r5775, 8;
	mov.b64 	%rd505, {%r5779, %r5778};
	shr.u64 	%rd506, %rd52, 7;
	xor.b64  	%rd507, %rd504, %rd506;
	xor.b64  	%rd508, %rd507, %rd505;
	add.s64 	%rd509, %rd60, %rd51;
	add.s64 	%rd510, %rd509, %rd503;
	add.s64 	%rd511, %rd510, %rd508;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5780,%dummy}, %rd498;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5781}, %rd498;
	}
	shf.r.wrap.b32 	%r5782, %r5781, %r5780, 19;
	shf.r.wrap.b32 	%r5783, %r5780, %r5781, 19;
	mov.b64 	%rd512, {%r5783, %r5782};
	shf.l.wrap.b32 	%r5784, %r5780, %r5781, 3;
	shf.l.wrap.b32 	%r5785, %r5781, %r5780, 3;
	mov.b64 	%rd513, {%r5785, %r5784};
	shr.u64 	%rd514, %rd498, 6;
	xor.b64  	%rd515, %rd512, %rd514;
	xor.b64  	%rd516, %rd515, %rd513;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5786,%dummy}, %rd53;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5787}, %rd53;
	}
	shf.r.wrap.b32 	%r5788, %r5787, %r5786, 1;
	shf.r.wrap.b32 	%r5789, %r5786, %r5787, 1;
	mov.b64 	%rd517, {%r5789, %r5788};
	shf.r.wrap.b32 	%r5790, %r5787, %r5786, 8;
	shf.r.wrap.b32 	%r5791, %r5786, %r5787, 8;
	mov.b64 	%rd518, {%r5791, %r5790};
	shr.u64 	%rd519, %rd53, 7;
	xor.b64  	%rd520, %rd517, %rd519;
	xor.b64  	%rd521, %rd520, %rd518;
	add.s64 	%rd522, %rd61, %rd52;
	add.s64 	%rd523, %rd522, %rd516;
	add.s64 	%rd524, %rd523, %rd521;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5792,%dummy}, %rd511;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5793}, %rd511;
	}
	shf.r.wrap.b32 	%r5794, %r5793, %r5792, 19;
	shf.r.wrap.b32 	%r5795, %r5792, %r5793, 19;
	mov.b64 	%rd525, {%r5795, %r5794};
	shf.l.wrap.b32 	%r5796, %r5792, %r5793, 3;
	shf.l.wrap.b32 	%r5797, %r5793, %r5792, 3;
	mov.b64 	%rd526, {%r5797, %r5796};
	shr.u64 	%rd527, %rd511, 6;
	xor.b64  	%rd528, %rd525, %rd527;
	xor.b64  	%rd529, %rd528, %rd526;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5798,%dummy}, %rd54;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5799}, %rd54;
	}
	shf.r.wrap.b32 	%r5800, %r5799, %r5798, 1;
	shf.r.wrap.b32 	%r5801, %r5798, %r5799, 1;
	mov.b64 	%rd530, {%r5801, %r5800};
	shf.r.wrap.b32 	%r5802, %r5799, %r5798, 8;
	shf.r.wrap.b32 	%r5803, %r5798, %r5799, 8;
	mov.b64 	%rd531, {%r5803, %r5802};
	shr.u64 	%rd532, %rd54, 7;
	xor.b64  	%rd533, %rd530, %rd532;
	xor.b64  	%rd534, %rd533, %rd531;
	add.s64 	%rd535, %rd62, %rd53;
	add.s64 	%rd536, %rd535, %rd529;
	add.s64 	%rd537, %rd536, %rd534;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5804,%dummy}, %rd524;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5805}, %rd524;
	}
	shf.r.wrap.b32 	%r5806, %r5805, %r5804, 19;
	shf.r.wrap.b32 	%r5807, %r5804, %r5805, 19;
	mov.b64 	%rd538, {%r5807, %r5806};
	shf.l.wrap.b32 	%r5808, %r5804, %r5805, 3;
	shf.l.wrap.b32 	%r5809, %r5805, %r5804, 3;
	mov.b64 	%rd539, {%r5809, %r5808};
	shr.u64 	%rd540, %rd524, 6;
	xor.b64  	%rd541, %rd538, %rd540;
	xor.b64  	%rd542, %rd541, %rd539;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5810,%dummy}, %rd55;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5811}, %rd55;
	}
	shf.r.wrap.b32 	%r5812, %r5811, %r5810, 1;
	shf.r.wrap.b32 	%r5813, %r5810, %r5811, 1;
	mov.b64 	%rd543, {%r5813, %r5812};
	shf.r.wrap.b32 	%r5814, %r5811, %r5810, 8;
	shf.r.wrap.b32 	%r5815, %r5810, %r5811, 8;
	mov.b64 	%rd544, {%r5815, %r5814};
	shr.u64 	%rd545, %rd55, 7;
	xor.b64  	%rd546, %rd543, %rd545;
	xor.b64  	%rd547, %rd546, %rd544;
	add.s64 	%rd548, %rd63, %rd54;
	add.s64 	%rd549, %rd548, %rd542;
	add.s64 	%rd550, %rd549, %rd547;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5816,%dummy}, %rd537;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5817}, %rd537;
	}
	shf.r.wrap.b32 	%r5818, %r5817, %r5816, 19;
	shf.r.wrap.b32 	%r5819, %r5816, %r5817, 19;
	mov.b64 	%rd551, {%r5819, %r5818};
	shf.l.wrap.b32 	%r5820, %r5816, %r5817, 3;
	shf.l.wrap.b32 	%r5821, %r5817, %r5816, 3;
	mov.b64 	%rd552, {%r5821, %r5820};
	shr.u64 	%rd553, %rd537, 6;
	xor.b64  	%rd554, %rd551, %rd553;
	xor.b64  	%rd555, %rd554, %rd552;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5822,%dummy}, %rd56;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5823}, %rd56;
	}
	shf.r.wrap.b32 	%r5824, %r5823, %r5822, 1;
	shf.r.wrap.b32 	%r5825, %r5822, %r5823, 1;
	mov.b64 	%rd556, {%r5825, %r5824};
	shf.r.wrap.b32 	%r5826, %r5823, %r5822, 8;
	shf.r.wrap.b32 	%r5827, %r5822, %r5823, 8;
	mov.b64 	%rd557, {%r5827, %r5826};
	shr.u64 	%rd558, %rd56, 7;
	xor.b64  	%rd559, %rd556, %rd558;
	xor.b64  	%rd560, %rd559, %rd557;
	add.s64 	%rd561, %rd64, %rd55;
	add.s64 	%rd562, %rd561, %rd555;
	add.s64 	%rd563, %rd562, %rd560;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5828,%dummy}, %rd550;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5829}, %rd550;
	}
	shf.r.wrap.b32 	%r5830, %r5829, %r5828, 19;
	shf.r.wrap.b32 	%r5831, %r5828, %r5829, 19;
	mov.b64 	%rd564, {%r5831, %r5830};
	shf.l.wrap.b32 	%r5832, %r5828, %r5829, 3;
	shf.l.wrap.b32 	%r5833, %r5829, %r5828, 3;
	mov.b64 	%rd565, {%r5833, %r5832};
	shr.u64 	%rd566, %rd550, 6;
	xor.b64  	%rd567, %rd564, %rd566;
	xor.b64  	%rd568, %rd567, %rd565;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5834,%dummy}, %rd57;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5835}, %rd57;
	}
	shf.r.wrap.b32 	%r5836, %r5835, %r5834, 1;
	shf.r.wrap.b32 	%r5837, %r5834, %r5835, 1;
	mov.b64 	%rd569, {%r5837, %r5836};
	shf.r.wrap.b32 	%r5838, %r5835, %r5834, 8;
	shf.r.wrap.b32 	%r5839, %r5834, %r5835, 8;
	mov.b64 	%rd570, {%r5839, %r5838};
	shr.u64 	%rd571, %rd57, 7;
	xor.b64  	%rd572, %rd569, %rd571;
	xor.b64  	%rd573, %rd572, %rd570;
	add.s64 	%rd574, %rd485, %rd56;
	add.s64 	%rd575, %rd574, %rd568;
	add.s64 	%rd576, %rd575, %rd573;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5840,%dummy}, %rd563;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5841}, %rd563;
	}
	shf.r.wrap.b32 	%r5842, %r5841, %r5840, 19;
	shf.r.wrap.b32 	%r5843, %r5840, %r5841, 19;
	mov.b64 	%rd577, {%r5843, %r5842};
	shf.l.wrap.b32 	%r5844, %r5840, %r5841, 3;
	shf.l.wrap.b32 	%r5845, %r5841, %r5840, 3;
	mov.b64 	%rd578, {%r5845, %r5844};
	shr.u64 	%rd579, %rd563, 6;
	xor.b64  	%rd580, %rd577, %rd579;
	xor.b64  	%rd581, %rd580, %rd578;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5846,%dummy}, %rd58;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5847}, %rd58;
	}
	shf.r.wrap.b32 	%r5848, %r5847, %r5846, 1;
	shf.r.wrap.b32 	%r5849, %r5846, %r5847, 1;
	mov.b64 	%rd582, {%r5849, %r5848};
	shf.r.wrap.b32 	%r5850, %r5847, %r5846, 8;
	shf.r.wrap.b32 	%r5851, %r5846, %r5847, 8;
	mov.b64 	%rd583, {%r5851, %r5850};
	shr.u64 	%rd584, %rd58, 7;
	xor.b64  	%rd585, %rd582, %rd584;
	xor.b64  	%rd586, %rd585, %rd583;
	add.s64 	%rd587, %rd498, %rd57;
	add.s64 	%rd588, %rd587, %rd581;
	add.s64 	%rd589, %rd588, %rd586;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5852,%dummy}, %rd576;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5853}, %rd576;
	}
	shf.r.wrap.b32 	%r5854, %r5853, %r5852, 19;
	shf.r.wrap.b32 	%r5855, %r5852, %r5853, 19;
	mov.b64 	%rd590, {%r5855, %r5854};
	shf.l.wrap.b32 	%r5856, %r5852, %r5853, 3;
	shf.l.wrap.b32 	%r5857, %r5853, %r5852, 3;
	mov.b64 	%rd591, {%r5857, %r5856};
	shr.u64 	%rd592, %rd576, 6;
	xor.b64  	%rd593, %rd590, %rd592;
	xor.b64  	%rd594, %rd593, %rd591;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5858,%dummy}, %rd59;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5859}, %rd59;
	}
	shf.r.wrap.b32 	%r5860, %r5859, %r5858, 1;
	shf.r.wrap.b32 	%r5861, %r5858, %r5859, 1;
	mov.b64 	%rd595, {%r5861, %r5860};
	shf.r.wrap.b32 	%r5862, %r5859, %r5858, 8;
	shf.r.wrap.b32 	%r5863, %r5858, %r5859, 8;
	mov.b64 	%rd596, {%r5863, %r5862};
	shr.u64 	%rd597, %rd59, 7;
	xor.b64  	%rd598, %rd595, %rd597;
	xor.b64  	%rd599, %rd598, %rd596;
	add.s64 	%rd600, %rd511, %rd58;
	add.s64 	%rd601, %rd600, %rd594;
	add.s64 	%rd602, %rd601, %rd599;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5864,%dummy}, %rd589;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5865}, %rd589;
	}
	shf.r.wrap.b32 	%r5866, %r5865, %r5864, 19;
	shf.r.wrap.b32 	%r5867, %r5864, %r5865, 19;
	mov.b64 	%rd603, {%r5867, %r5866};
	shf.l.wrap.b32 	%r5868, %r5864, %r5865, 3;
	shf.l.wrap.b32 	%r5869, %r5865, %r5864, 3;
	mov.b64 	%rd604, {%r5869, %r5868};
	shr.u64 	%rd605, %rd589, 6;
	xor.b64  	%rd606, %rd603, %rd605;
	xor.b64  	%rd607, %rd606, %rd604;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5870,%dummy}, %rd60;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5871}, %rd60;
	}
	shf.r.wrap.b32 	%r5872, %r5871, %r5870, 1;
	shf.r.wrap.b32 	%r5873, %r5870, %r5871, 1;
	mov.b64 	%rd608, {%r5873, %r5872};
	shf.r.wrap.b32 	%r5874, %r5871, %r5870, 8;
	shf.r.wrap.b32 	%r5875, %r5870, %r5871, 8;
	mov.b64 	%rd609, {%r5875, %r5874};
	shr.u64 	%rd610, %rd60, 7;
	xor.b64  	%rd611, %rd608, %rd610;
	xor.b64  	%rd612, %rd611, %rd609;
	add.s64 	%rd613, %rd524, %rd59;
	add.s64 	%rd614, %rd613, %rd607;
	add.s64 	%rd615, %rd614, %rd612;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5876,%dummy}, %rd602;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5877}, %rd602;
	}
	shf.r.wrap.b32 	%r5878, %r5877, %r5876, 19;
	shf.r.wrap.b32 	%r5879, %r5876, %r5877, 19;
	mov.b64 	%rd616, {%r5879, %r5878};
	shf.l.wrap.b32 	%r5880, %r5876, %r5877, 3;
	shf.l.wrap.b32 	%r5881, %r5877, %r5876, 3;
	mov.b64 	%rd617, {%r5881, %r5880};
	shr.u64 	%rd618, %rd602, 6;
	xor.b64  	%rd619, %rd616, %rd618;
	xor.b64  	%rd620, %rd619, %rd617;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5882,%dummy}, %rd61;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5883}, %rd61;
	}
	shf.r.wrap.b32 	%r5884, %r5883, %r5882, 1;
	shf.r.wrap.b32 	%r5885, %r5882, %r5883, 1;
	mov.b64 	%rd621, {%r5885, %r5884};
	shf.r.wrap.b32 	%r5886, %r5883, %r5882, 8;
	shf.r.wrap.b32 	%r5887, %r5882, %r5883, 8;
	mov.b64 	%rd622, {%r5887, %r5886};
	shr.u64 	%rd623, %rd61, 7;
	xor.b64  	%rd624, %rd621, %rd623;
	xor.b64  	%rd625, %rd624, %rd622;
	add.s64 	%rd626, %rd537, %rd60;
	add.s64 	%rd627, %rd626, %rd620;
	add.s64 	%rd628, %rd627, %rd625;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5888,%dummy}, %rd615;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5889}, %rd615;
	}
	shf.r.wrap.b32 	%r5890, %r5889, %r5888, 19;
	shf.r.wrap.b32 	%r5891, %r5888, %r5889, 19;
	mov.b64 	%rd629, {%r5891, %r5890};
	shf.l.wrap.b32 	%r5892, %r5888, %r5889, 3;
	shf.l.wrap.b32 	%r5893, %r5889, %r5888, 3;
	mov.b64 	%rd630, {%r5893, %r5892};
	shr.u64 	%rd631, %rd615, 6;
	xor.b64  	%rd632, %rd629, %rd631;
	xor.b64  	%rd633, %rd632, %rd630;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5894,%dummy}, %rd62;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5895}, %rd62;
	}
	shf.r.wrap.b32 	%r5896, %r5895, %r5894, 1;
	shf.r.wrap.b32 	%r5897, %r5894, %r5895, 1;
	mov.b64 	%rd634, {%r5897, %r5896};
	shf.r.wrap.b32 	%r5898, %r5895, %r5894, 8;
	shf.r.wrap.b32 	%r5899, %r5894, %r5895, 8;
	mov.b64 	%rd635, {%r5899, %r5898};
	shr.u64 	%rd636, %rd62, 7;
	xor.b64  	%rd637, %rd634, %rd636;
	xor.b64  	%rd638, %rd637, %rd635;
	add.s64 	%rd639, %rd550, %rd61;
	add.s64 	%rd640, %rd639, %rd633;
	add.s64 	%rd641, %rd640, %rd638;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5900,%dummy}, %rd628;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5901}, %rd628;
	}
	shf.r.wrap.b32 	%r5902, %r5901, %r5900, 19;
	shf.r.wrap.b32 	%r5903, %r5900, %r5901, 19;
	mov.b64 	%rd642, {%r5903, %r5902};
	shf.l.wrap.b32 	%r5904, %r5900, %r5901, 3;
	shf.l.wrap.b32 	%r5905, %r5901, %r5900, 3;
	mov.b64 	%rd643, {%r5905, %r5904};
	shr.u64 	%rd644, %rd628, 6;
	xor.b64  	%rd645, %rd642, %rd644;
	xor.b64  	%rd646, %rd645, %rd643;
	shf.r.wrap.b32 	%r5906, %r5745, %r5744, 1;
	shf.r.wrap.b32 	%r5907, %r5744, %r5745, 1;
	mov.b64 	%rd647, {%r5907, %r5906};
	shf.r.wrap.b32 	%r5908, %r5745, %r5744, 8;
	shf.r.wrap.b32 	%r5909, %r5744, %r5745, 8;
	mov.b64 	%rd648, {%r5909, %r5908};
	shr.u64 	%rd649, %rd63, 7;
	xor.b64  	%rd650, %rd647, %rd649;
	xor.b64  	%rd651, %rd650, %rd648;
	add.s64 	%rd652, %rd563, %rd62;
	add.s64 	%rd653, %rd652, %rd646;
	add.s64 	%rd654, %rd653, %rd651;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5910,%dummy}, %rd641;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5911}, %rd641;
	}
	shf.r.wrap.b32 	%r5912, %r5911, %r5910, 19;
	shf.r.wrap.b32 	%r5913, %r5910, %r5911, 19;
	mov.b64 	%rd655, {%r5913, %r5912};
	shf.l.wrap.b32 	%r5914, %r5910, %r5911, 3;
	shf.l.wrap.b32 	%r5915, %r5911, %r5910, 3;
	mov.b64 	%rd656, {%r5915, %r5914};
	shr.u64 	%rd657, %rd641, 6;
	xor.b64  	%rd658, %rd655, %rd657;
	xor.b64  	%rd659, %rd658, %rd656;
	shf.r.wrap.b32 	%r5916, %r5757, %r5756, 1;
	shf.r.wrap.b32 	%r5917, %r5756, %r5757, 1;
	mov.b64 	%rd660, {%r5917, %r5916};
	shf.r.wrap.b32 	%r5918, %r5757, %r5756, 8;
	shf.r.wrap.b32 	%r5919, %r5756, %r5757, 8;
	mov.b64 	%rd661, {%r5919, %r5918};
	shr.u64 	%rd662, %rd64, 7;
	xor.b64  	%rd663, %rd660, %rd662;
	xor.b64  	%rd664, %rd663, %rd661;
	add.s64 	%rd665, %rd576, %rd63;
	add.s64 	%rd666, %rd665, %rd659;
	add.s64 	%rd667, %rd666, %rd664;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5920,%dummy}, %rd654;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5921}, %rd654;
	}
	shf.r.wrap.b32 	%r5922, %r5921, %r5920, 19;
	shf.r.wrap.b32 	%r5923, %r5920, %r5921, 19;
	mov.b64 	%rd668, {%r5923, %r5922};
	shf.l.wrap.b32 	%r5924, %r5920, %r5921, 3;
	shf.l.wrap.b32 	%r5925, %r5921, %r5920, 3;
	mov.b64 	%rd669, {%r5925, %r5924};
	shr.u64 	%rd670, %rd654, 6;
	xor.b64  	%rd671, %rd668, %rd670;
	xor.b64  	%rd672, %rd671, %rd669;
	shf.r.wrap.b32 	%r5926, %r5769, %r5768, 1;
	shf.r.wrap.b32 	%r5927, %r5768, %r5769, 1;
	mov.b64 	%rd673, {%r5927, %r5926};
	shf.r.wrap.b32 	%r5928, %r5769, %r5768, 8;
	shf.r.wrap.b32 	%r5929, %r5768, %r5769, 8;
	mov.b64 	%rd674, {%r5929, %r5928};
	shr.u64 	%rd675, %rd485, 7;
	xor.b64  	%rd676, %rd673, %rd675;
	xor.b64  	%rd677, %rd676, %rd674;
	add.s64 	%rd678, %rd589, %rd64;
	add.s64 	%rd679, %rd678, %rd672;
	add.s64 	%rd680, %rd679, %rd677;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5930,%dummy}, %rd461;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5931}, %rd461;
	}
	shf.r.wrap.b32 	%r5932, %r5931, %r5930, 14;
	shf.r.wrap.b32 	%r5933, %r5930, %r5931, 14;
	mov.b64 	%rd681, {%r5933, %r5932};
	shf.r.wrap.b32 	%r5934, %r5931, %r5930, 18;
	shf.r.wrap.b32 	%r5935, %r5930, %r5931, 18;
	mov.b64 	%rd682, {%r5935, %r5934};
	xor.b64  	%rd683, %rd682, %rd681;
	shf.l.wrap.b32 	%r5936, %r5930, %r5931, 23;
	shf.l.wrap.b32 	%r5937, %r5931, %r5930, 23;
	mov.b64 	%rd684, {%r5937, %r5936};
	xor.b64  	%rd685, %rd683, %rd684;
	xor.b64  	%rd686, %rd436, %rd411;
	and.b64  	%rd687, %rd686, %rd461;
	xor.b64  	%rd688, %rd687, %rd411;
	add.s64 	%rd689, %rd688, %rd386;
	add.s64 	%rd690, %rd689, %rd485;
	ld.const.u64 	%rd691, [k_sha512+128];
	add.s64 	%rd692, %rd690, %rd691;
	add.s64 	%rd693, %rd692, %rd685;
	add.s64 	%rd694, %rd693, %rd397;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5938,%dummy}, %rd472;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5939}, %rd472;
	}
	shf.r.wrap.b32 	%r5940, %r5939, %r5938, 28;
	shf.r.wrap.b32 	%r5941, %r5938, %r5939, 28;
	mov.b64 	%rd695, {%r5941, %r5940};
	shf.l.wrap.b32 	%r5942, %r5938, %r5939, 30;
	shf.l.wrap.b32 	%r5943, %r5939, %r5938, 30;
	mov.b64 	%rd696, {%r5943, %r5942};
	xor.b64  	%rd697, %rd696, %rd695;
	shf.l.wrap.b32 	%r5944, %r5938, %r5939, 25;
	shf.l.wrap.b32 	%r5945, %r5939, %r5938, 25;
	mov.b64 	%rd698, {%r5945, %r5944};
	xor.b64  	%rd699, %rd697, %rd698;
	xor.b64  	%rd700, %rd472, %rd422;
	xor.b64  	%rd701, %rd472, %rd447;
	and.b64  	%rd702, %rd701, %rd700;
	xor.b64  	%rd703, %rd702, %rd472;
	add.s64 	%rd704, %rd693, %rd703;
	add.s64 	%rd705, %rd704, %rd699;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5946,%dummy}, %rd694;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5947}, %rd694;
	}
	shf.r.wrap.b32 	%r5948, %r5947, %r5946, 14;
	shf.r.wrap.b32 	%r5949, %r5946, %r5947, 14;
	mov.b64 	%rd706, {%r5949, %r5948};
	shf.r.wrap.b32 	%r5950, %r5947, %r5946, 18;
	shf.r.wrap.b32 	%r5951, %r5946, %r5947, 18;
	mov.b64 	%rd707, {%r5951, %r5950};
	xor.b64  	%rd708, %rd707, %rd706;
	shf.l.wrap.b32 	%r5952, %r5946, %r5947, 23;
	shf.l.wrap.b32 	%r5953, %r5947, %r5946, 23;
	mov.b64 	%rd709, {%r5953, %r5952};
	xor.b64  	%rd710, %rd708, %rd709;
	xor.b64  	%rd711, %rd461, %rd436;
	and.b64  	%rd712, %rd694, %rd711;
	xor.b64  	%rd713, %rd712, %rd436;
	add.s64 	%rd714, %rd498, %rd411;
	ld.const.u64 	%rd715, [k_sha512+136];
	add.s64 	%rd716, %rd714, %rd715;
	add.s64 	%rd717, %rd716, %rd713;
	add.s64 	%rd718, %rd717, %rd710;
	add.s64 	%rd719, %rd718, %rd422;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5954,%dummy}, %rd705;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5955}, %rd705;
	}
	shf.r.wrap.b32 	%r5956, %r5955, %r5954, 28;
	shf.r.wrap.b32 	%r5957, %r5954, %r5955, 28;
	mov.b64 	%rd720, {%r5957, %r5956};
	shf.l.wrap.b32 	%r5958, %r5954, %r5955, 30;
	shf.l.wrap.b32 	%r5959, %r5955, %r5954, 30;
	mov.b64 	%rd721, {%r5959, %r5958};
	xor.b64  	%rd722, %rd721, %rd720;
	shf.l.wrap.b32 	%r5960, %r5954, %r5955, 25;
	shf.l.wrap.b32 	%r5961, %r5955, %r5954, 25;
	mov.b64 	%rd723, {%r5961, %r5960};
	xor.b64  	%rd724, %rd722, %rd723;
	xor.b64  	%rd725, %rd705, %rd447;
	xor.b64  	%rd726, %rd705, %rd472;
	and.b64  	%rd727, %rd726, %rd725;
	xor.b64  	%rd728, %rd727, %rd705;
	add.s64 	%rd729, %rd718, %rd728;
	add.s64 	%rd730, %rd729, %rd724;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5962,%dummy}, %rd719;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5963}, %rd719;
	}
	shf.r.wrap.b32 	%r5964, %r5963, %r5962, 14;
	shf.r.wrap.b32 	%r5965, %r5962, %r5963, 14;
	mov.b64 	%rd731, {%r5965, %r5964};
	shf.r.wrap.b32 	%r5966, %r5963, %r5962, 18;
	shf.r.wrap.b32 	%r5967, %r5962, %r5963, 18;
	mov.b64 	%rd732, {%r5967, %r5966};
	xor.b64  	%rd733, %rd732, %rd731;
	shf.l.wrap.b32 	%r5968, %r5962, %r5963, 23;
	shf.l.wrap.b32 	%r5969, %r5963, %r5962, 23;
	mov.b64 	%rd734, {%r5969, %r5968};
	xor.b64  	%rd735, %rd733, %rd734;
	xor.b64  	%rd736, %rd694, %rd461;
	and.b64  	%rd737, %rd719, %rd736;
	xor.b64  	%rd738, %rd737, %rd461;
	add.s64 	%rd739, %rd511, %rd436;
	ld.const.u64 	%rd740, [k_sha512+144];
	add.s64 	%rd741, %rd739, %rd740;
	add.s64 	%rd742, %rd741, %rd738;
	add.s64 	%rd743, %rd742, %rd735;
	add.s64 	%rd744, %rd743, %rd447;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5970,%dummy}, %rd730;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5971}, %rd730;
	}
	shf.r.wrap.b32 	%r5972, %r5971, %r5970, 28;
	shf.r.wrap.b32 	%r5973, %r5970, %r5971, 28;
	mov.b64 	%rd745, {%r5973, %r5972};
	shf.l.wrap.b32 	%r5974, %r5970, %r5971, 30;
	shf.l.wrap.b32 	%r5975, %r5971, %r5970, 30;
	mov.b64 	%rd746, {%r5975, %r5974};
	xor.b64  	%rd747, %rd746, %rd745;
	shf.l.wrap.b32 	%r5976, %r5970, %r5971, 25;
	shf.l.wrap.b32 	%r5977, %r5971, %r5970, 25;
	mov.b64 	%rd748, {%r5977, %r5976};
	xor.b64  	%rd749, %rd747, %rd748;
	xor.b64  	%rd750, %rd730, %rd472;
	xor.b64  	%rd751, %rd730, %rd705;
	and.b64  	%rd752, %rd751, %rd750;
	xor.b64  	%rd753, %rd752, %rd730;
	add.s64 	%rd754, %rd743, %rd753;
	add.s64 	%rd755, %rd754, %rd749;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5978,%dummy}, %rd744;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5979}, %rd744;
	}
	shf.r.wrap.b32 	%r5980, %r5979, %r5978, 14;
	shf.r.wrap.b32 	%r5981, %r5978, %r5979, 14;
	mov.b64 	%rd756, {%r5981, %r5980};
	shf.r.wrap.b32 	%r5982, %r5979, %r5978, 18;
	shf.r.wrap.b32 	%r5983, %r5978, %r5979, 18;
	mov.b64 	%rd757, {%r5983, %r5982};
	xor.b64  	%rd758, %rd757, %rd756;
	shf.l.wrap.b32 	%r5984, %r5978, %r5979, 23;
	shf.l.wrap.b32 	%r5985, %r5979, %r5978, 23;
	mov.b64 	%rd759, {%r5985, %r5984};
	xor.b64  	%rd760, %rd758, %rd759;
	xor.b64  	%rd761, %rd719, %rd694;
	and.b64  	%rd762, %rd744, %rd761;
	xor.b64  	%rd763, %rd762, %rd694;
	add.s64 	%rd764, %rd524, %rd461;
	ld.const.u64 	%rd765, [k_sha512+152];
	add.s64 	%rd766, %rd764, %rd765;
	add.s64 	%rd767, %rd766, %rd763;
	add.s64 	%rd768, %rd767, %rd760;
	add.s64 	%rd769, %rd768, %rd472;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5986,%dummy}, %rd755;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5987}, %rd755;
	}
	shf.r.wrap.b32 	%r5988, %r5987, %r5986, 28;
	shf.r.wrap.b32 	%r5989, %r5986, %r5987, 28;
	mov.b64 	%rd770, {%r5989, %r5988};
	shf.l.wrap.b32 	%r5990, %r5986, %r5987, 30;
	shf.l.wrap.b32 	%r5991, %r5987, %r5986, 30;
	mov.b64 	%rd771, {%r5991, %r5990};
	xor.b64  	%rd772, %rd771, %rd770;
	shf.l.wrap.b32 	%r5992, %r5986, %r5987, 25;
	shf.l.wrap.b32 	%r5993, %r5987, %r5986, 25;
	mov.b64 	%rd773, {%r5993, %r5992};
	xor.b64  	%rd774, %rd772, %rd773;
	xor.b64  	%rd775, %rd755, %rd705;
	xor.b64  	%rd776, %rd755, %rd730;
	and.b64  	%rd777, %rd776, %rd775;
	xor.b64  	%rd778, %rd777, %rd755;
	add.s64 	%rd779, %rd768, %rd778;
	add.s64 	%rd780, %rd779, %rd774;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5994,%dummy}, %rd769;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5995}, %rd769;
	}
	shf.r.wrap.b32 	%r5996, %r5995, %r5994, 14;
	shf.r.wrap.b32 	%r5997, %r5994, %r5995, 14;
	mov.b64 	%rd781, {%r5997, %r5996};
	shf.r.wrap.b32 	%r5998, %r5995, %r5994, 18;
	shf.r.wrap.b32 	%r5999, %r5994, %r5995, 18;
	mov.b64 	%rd782, {%r5999, %r5998};
	xor.b64  	%rd783, %rd782, %rd781;
	shf.l.wrap.b32 	%r6000, %r5994, %r5995, 23;
	shf.l.wrap.b32 	%r6001, %r5995, %r5994, 23;
	mov.b64 	%rd784, {%r6001, %r6000};
	xor.b64  	%rd785, %rd783, %rd784;
	xor.b64  	%rd786, %rd744, %rd719;
	and.b64  	%rd787, %rd769, %rd786;
	xor.b64  	%rd788, %rd787, %rd719;
	add.s64 	%rd789, %rd694, %rd537;
	ld.const.u64 	%rd790, [k_sha512+160];
	add.s64 	%rd791, %rd789, %rd790;
	add.s64 	%rd792, %rd791, %rd788;
	add.s64 	%rd793, %rd792, %rd785;
	add.s64 	%rd794, %rd793, %rd705;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6002,%dummy}, %rd780;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6003}, %rd780;
	}
	shf.r.wrap.b32 	%r6004, %r6003, %r6002, 28;
	shf.r.wrap.b32 	%r6005, %r6002, %r6003, 28;
	mov.b64 	%rd795, {%r6005, %r6004};
	shf.l.wrap.b32 	%r6006, %r6002, %r6003, 30;
	shf.l.wrap.b32 	%r6007, %r6003, %r6002, 30;
	mov.b64 	%rd796, {%r6007, %r6006};
	xor.b64  	%rd797, %rd796, %rd795;
	shf.l.wrap.b32 	%r6008, %r6002, %r6003, 25;
	shf.l.wrap.b32 	%r6009, %r6003, %r6002, 25;
	mov.b64 	%rd798, {%r6009, %r6008};
	xor.b64  	%rd799, %rd797, %rd798;
	xor.b64  	%rd800, %rd780, %rd730;
	xor.b64  	%rd801, %rd780, %rd755;
	and.b64  	%rd802, %rd801, %rd800;
	xor.b64  	%rd803, %rd802, %rd780;
	add.s64 	%rd804, %rd793, %rd803;
	add.s64 	%rd805, %rd804, %rd799;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6010,%dummy}, %rd794;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6011}, %rd794;
	}
	shf.r.wrap.b32 	%r6012, %r6011, %r6010, 14;
	shf.r.wrap.b32 	%r6013, %r6010, %r6011, 14;
	mov.b64 	%rd806, {%r6013, %r6012};
	shf.r.wrap.b32 	%r6014, %r6011, %r6010, 18;
	shf.r.wrap.b32 	%r6015, %r6010, %r6011, 18;
	mov.b64 	%rd807, {%r6015, %r6014};
	xor.b64  	%rd808, %rd807, %rd806;
	shf.l.wrap.b32 	%r6016, %r6010, %r6011, 23;
	shf.l.wrap.b32 	%r6017, %r6011, %r6010, 23;
	mov.b64 	%rd809, {%r6017, %r6016};
	xor.b64  	%rd810, %rd808, %rd809;
	xor.b64  	%rd811, %rd769, %rd744;
	and.b64  	%rd812, %rd794, %rd811;
	xor.b64  	%rd813, %rd812, %rd744;
	add.s64 	%rd814, %rd719, %rd550;
	ld.const.u64 	%rd815, [k_sha512+168];
	add.s64 	%rd816, %rd814, %rd815;
	add.s64 	%rd817, %rd816, %rd813;
	add.s64 	%rd818, %rd817, %rd810;
	add.s64 	%rd819, %rd818, %rd730;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6018,%dummy}, %rd805;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6019}, %rd805;
	}
	shf.r.wrap.b32 	%r6020, %r6019, %r6018, 28;
	shf.r.wrap.b32 	%r6021, %r6018, %r6019, 28;
	mov.b64 	%rd820, {%r6021, %r6020};
	shf.l.wrap.b32 	%r6022, %r6018, %r6019, 30;
	shf.l.wrap.b32 	%r6023, %r6019, %r6018, 30;
	mov.b64 	%rd821, {%r6023, %r6022};
	xor.b64  	%rd822, %rd821, %rd820;
	shf.l.wrap.b32 	%r6024, %r6018, %r6019, 25;
	shf.l.wrap.b32 	%r6025, %r6019, %r6018, 25;
	mov.b64 	%rd823, {%r6025, %r6024};
	xor.b64  	%rd824, %rd822, %rd823;
	xor.b64  	%rd825, %rd805, %rd755;
	xor.b64  	%rd826, %rd805, %rd780;
	and.b64  	%rd827, %rd826, %rd825;
	xor.b64  	%rd828, %rd827, %rd805;
	add.s64 	%rd829, %rd818, %rd828;
	add.s64 	%rd830, %rd829, %rd824;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6026,%dummy}, %rd819;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6027}, %rd819;
	}
	shf.r.wrap.b32 	%r6028, %r6027, %r6026, 14;
	shf.r.wrap.b32 	%r6029, %r6026, %r6027, 14;
	mov.b64 	%rd831, {%r6029, %r6028};
	shf.r.wrap.b32 	%r6030, %r6027, %r6026, 18;
	shf.r.wrap.b32 	%r6031, %r6026, %r6027, 18;
	mov.b64 	%rd832, {%r6031, %r6030};
	xor.b64  	%rd833, %rd832, %rd831;
	shf.l.wrap.b32 	%r6032, %r6026, %r6027, 23;
	shf.l.wrap.b32 	%r6033, %r6027, %r6026, 23;
	mov.b64 	%rd834, {%r6033, %r6032};
	xor.b64  	%rd835, %rd833, %rd834;
	xor.b64  	%rd836, %rd794, %rd769;
	and.b64  	%rd837, %rd819, %rd836;
	xor.b64  	%rd838, %rd837, %rd769;
	add.s64 	%rd839, %rd744, %rd563;
	ld.const.u64 	%rd840, [k_sha512+176];
	add.s64 	%rd841, %rd839, %rd840;
	add.s64 	%rd842, %rd841, %rd838;
	add.s64 	%rd843, %rd842, %rd835;
	add.s64 	%rd844, %rd843, %rd755;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6034,%dummy}, %rd830;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6035}, %rd830;
	}
	shf.r.wrap.b32 	%r6036, %r6035, %r6034, 28;
	shf.r.wrap.b32 	%r6037, %r6034, %r6035, 28;
	mov.b64 	%rd845, {%r6037, %r6036};
	shf.l.wrap.b32 	%r6038, %r6034, %r6035, 30;
	shf.l.wrap.b32 	%r6039, %r6035, %r6034, 30;
	mov.b64 	%rd846, {%r6039, %r6038};
	xor.b64  	%rd847, %rd846, %rd845;
	shf.l.wrap.b32 	%r6040, %r6034, %r6035, 25;
	shf.l.wrap.b32 	%r6041, %r6035, %r6034, 25;
	mov.b64 	%rd848, {%r6041, %r6040};
	xor.b64  	%rd849, %rd847, %rd848;
	xor.b64  	%rd850, %rd830, %rd780;
	xor.b64  	%rd851, %rd830, %rd805;
	and.b64  	%rd852, %rd851, %rd850;
	xor.b64  	%rd853, %rd852, %rd830;
	add.s64 	%rd854, %rd843, %rd853;
	add.s64 	%rd855, %rd854, %rd849;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6042,%dummy}, %rd844;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6043}, %rd844;
	}
	shf.r.wrap.b32 	%r6044, %r6043, %r6042, 14;
	shf.r.wrap.b32 	%r6045, %r6042, %r6043, 14;
	mov.b64 	%rd856, {%r6045, %r6044};
	shf.r.wrap.b32 	%r6046, %r6043, %r6042, 18;
	shf.r.wrap.b32 	%r6047, %r6042, %r6043, 18;
	mov.b64 	%rd857, {%r6047, %r6046};
	xor.b64  	%rd858, %rd857, %rd856;
	shf.l.wrap.b32 	%r6048, %r6042, %r6043, 23;
	shf.l.wrap.b32 	%r6049, %r6043, %r6042, 23;
	mov.b64 	%rd859, {%r6049, %r6048};
	xor.b64  	%rd860, %rd858, %rd859;
	xor.b64  	%rd861, %rd819, %rd794;
	and.b64  	%rd862, %rd844, %rd861;
	xor.b64  	%rd863, %rd862, %rd794;
	add.s64 	%rd864, %rd769, %rd576;
	ld.const.u64 	%rd865, [k_sha512+184];
	add.s64 	%rd866, %rd864, %rd865;
	add.s64 	%rd867, %rd866, %rd863;
	add.s64 	%rd868, %rd867, %rd860;
	add.s64 	%rd869, %rd868, %rd780;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6050,%dummy}, %rd855;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6051}, %rd855;
	}
	shf.r.wrap.b32 	%r6052, %r6051, %r6050, 28;
	shf.r.wrap.b32 	%r6053, %r6050, %r6051, 28;
	mov.b64 	%rd870, {%r6053, %r6052};
	shf.l.wrap.b32 	%r6054, %r6050, %r6051, 30;
	shf.l.wrap.b32 	%r6055, %r6051, %r6050, 30;
	mov.b64 	%rd871, {%r6055, %r6054};
	xor.b64  	%rd872, %rd871, %rd870;
	shf.l.wrap.b32 	%r6056, %r6050, %r6051, 25;
	shf.l.wrap.b32 	%r6057, %r6051, %r6050, 25;
	mov.b64 	%rd873, {%r6057, %r6056};
	xor.b64  	%rd874, %rd872, %rd873;
	xor.b64  	%rd875, %rd855, %rd805;
	xor.b64  	%rd876, %rd855, %rd830;
	and.b64  	%rd877, %rd876, %rd875;
	xor.b64  	%rd878, %rd877, %rd855;
	add.s64 	%rd879, %rd868, %rd878;
	add.s64 	%rd880, %rd879, %rd874;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6058,%dummy}, %rd869;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6059}, %rd869;
	}
	shf.r.wrap.b32 	%r6060, %r6059, %r6058, 14;
	shf.r.wrap.b32 	%r6061, %r6058, %r6059, 14;
	mov.b64 	%rd881, {%r6061, %r6060};
	shf.r.wrap.b32 	%r6062, %r6059, %r6058, 18;
	shf.r.wrap.b32 	%r6063, %r6058, %r6059, 18;
	mov.b64 	%rd882, {%r6063, %r6062};
	xor.b64  	%rd883, %rd882, %rd881;
	shf.l.wrap.b32 	%r6064, %r6058, %r6059, 23;
	shf.l.wrap.b32 	%r6065, %r6059, %r6058, 23;
	mov.b64 	%rd884, {%r6065, %r6064};
	xor.b64  	%rd885, %rd883, %rd884;
	xor.b64  	%rd886, %rd844, %rd819;
	and.b64  	%rd887, %rd869, %rd886;
	xor.b64  	%rd888, %rd887, %rd819;
	add.s64 	%rd889, %rd794, %rd589;
	ld.const.u64 	%rd890, [k_sha512+192];
	add.s64 	%rd891, %rd889, %rd890;
	add.s64 	%rd892, %rd891, %rd888;
	add.s64 	%rd893, %rd892, %rd885;
	add.s64 	%rd894, %rd893, %rd805;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6066,%dummy}, %rd880;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6067}, %rd880;
	}
	shf.r.wrap.b32 	%r6068, %r6067, %r6066, 28;
	shf.r.wrap.b32 	%r6069, %r6066, %r6067, 28;
	mov.b64 	%rd895, {%r6069, %r6068};
	shf.l.wrap.b32 	%r6070, %r6066, %r6067, 30;
	shf.l.wrap.b32 	%r6071, %r6067, %r6066, 30;
	mov.b64 	%rd896, {%r6071, %r6070};
	xor.b64  	%rd897, %rd896, %rd895;
	shf.l.wrap.b32 	%r6072, %r6066, %r6067, 25;
	shf.l.wrap.b32 	%r6073, %r6067, %r6066, 25;
	mov.b64 	%rd898, {%r6073, %r6072};
	xor.b64  	%rd899, %rd897, %rd898;
	xor.b64  	%rd900, %rd880, %rd830;
	xor.b64  	%rd901, %rd880, %rd855;
	and.b64  	%rd902, %rd901, %rd900;
	xor.b64  	%rd903, %rd902, %rd880;
	add.s64 	%rd904, %rd893, %rd903;
	add.s64 	%rd905, %rd904, %rd899;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6074,%dummy}, %rd894;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6075}, %rd894;
	}
	shf.r.wrap.b32 	%r6076, %r6075, %r6074, 14;
	shf.r.wrap.b32 	%r6077, %r6074, %r6075, 14;
	mov.b64 	%rd906, {%r6077, %r6076};
	shf.r.wrap.b32 	%r6078, %r6075, %r6074, 18;
	shf.r.wrap.b32 	%r6079, %r6074, %r6075, 18;
	mov.b64 	%rd907, {%r6079, %r6078};
	xor.b64  	%rd908, %rd907, %rd906;
	shf.l.wrap.b32 	%r6080, %r6074, %r6075, 23;
	shf.l.wrap.b32 	%r6081, %r6075, %r6074, 23;
	mov.b64 	%rd909, {%r6081, %r6080};
	xor.b64  	%rd910, %rd908, %rd909;
	xor.b64  	%rd911, %rd869, %rd844;
	and.b64  	%rd912, %rd894, %rd911;
	xor.b64  	%rd913, %rd912, %rd844;
	add.s64 	%rd914, %rd819, %rd602;
	ld.const.u64 	%rd915, [k_sha512+200];
	add.s64 	%rd916, %rd914, %rd915;
	add.s64 	%rd917, %rd916, %rd913;
	add.s64 	%rd918, %rd917, %rd910;
	add.s64 	%rd919, %rd918, %rd830;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6082,%dummy}, %rd905;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6083}, %rd905;
	}
	shf.r.wrap.b32 	%r6084, %r6083, %r6082, 28;
	shf.r.wrap.b32 	%r6085, %r6082, %r6083, 28;
	mov.b64 	%rd920, {%r6085, %r6084};
	shf.l.wrap.b32 	%r6086, %r6082, %r6083, 30;
	shf.l.wrap.b32 	%r6087, %r6083, %r6082, 30;
	mov.b64 	%rd921, {%r6087, %r6086};
	xor.b64  	%rd922, %rd921, %rd920;
	shf.l.wrap.b32 	%r6088, %r6082, %r6083, 25;
	shf.l.wrap.b32 	%r6089, %r6083, %r6082, 25;
	mov.b64 	%rd923, {%r6089, %r6088};
	xor.b64  	%rd924, %rd922, %rd923;
	xor.b64  	%rd925, %rd905, %rd855;
	xor.b64  	%rd926, %rd905, %rd880;
	and.b64  	%rd927, %rd926, %rd925;
	xor.b64  	%rd928, %rd927, %rd905;
	add.s64 	%rd929, %rd918, %rd928;
	add.s64 	%rd930, %rd929, %rd924;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6090,%dummy}, %rd919;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6091}, %rd919;
	}
	shf.r.wrap.b32 	%r6092, %r6091, %r6090, 14;
	shf.r.wrap.b32 	%r6093, %r6090, %r6091, 14;
	mov.b64 	%rd931, {%r6093, %r6092};
	shf.r.wrap.b32 	%r6094, %r6091, %r6090, 18;
	shf.r.wrap.b32 	%r6095, %r6090, %r6091, 18;
	mov.b64 	%rd932, {%r6095, %r6094};
	xor.b64  	%rd933, %rd932, %rd931;
	shf.l.wrap.b32 	%r6096, %r6090, %r6091, 23;
	shf.l.wrap.b32 	%r6097, %r6091, %r6090, 23;
	mov.b64 	%rd934, {%r6097, %r6096};
	xor.b64  	%rd935, %rd933, %rd934;
	xor.b64  	%rd936, %rd894, %rd869;
	and.b64  	%rd937, %rd919, %rd936;
	xor.b64  	%rd938, %rd937, %rd869;
	add.s64 	%rd939, %rd844, %rd615;
	ld.const.u64 	%rd940, [k_sha512+208];
	add.s64 	%rd941, %rd939, %rd940;
	add.s64 	%rd942, %rd941, %rd938;
	add.s64 	%rd943, %rd942, %rd935;
	add.s64 	%rd944, %rd943, %rd855;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6098,%dummy}, %rd930;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6099}, %rd930;
	}
	shf.r.wrap.b32 	%r6100, %r6099, %r6098, 28;
	shf.r.wrap.b32 	%r6101, %r6098, %r6099, 28;
	mov.b64 	%rd945, {%r6101, %r6100};
	shf.l.wrap.b32 	%r6102, %r6098, %r6099, 30;
	shf.l.wrap.b32 	%r6103, %r6099, %r6098, 30;
	mov.b64 	%rd946, {%r6103, %r6102};
	xor.b64  	%rd947, %rd946, %rd945;
	shf.l.wrap.b32 	%r6104, %r6098, %r6099, 25;
	shf.l.wrap.b32 	%r6105, %r6099, %r6098, 25;
	mov.b64 	%rd948, {%r6105, %r6104};
	xor.b64  	%rd949, %rd947, %rd948;
	xor.b64  	%rd950, %rd930, %rd880;
	xor.b64  	%rd951, %rd930, %rd905;
	and.b64  	%rd952, %rd951, %rd950;
	xor.b64  	%rd953, %rd952, %rd930;
	add.s64 	%rd954, %rd943, %rd953;
	add.s64 	%rd955, %rd954, %rd949;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6106,%dummy}, %rd944;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6107}, %rd944;
	}
	shf.r.wrap.b32 	%r6108, %r6107, %r6106, 14;
	shf.r.wrap.b32 	%r6109, %r6106, %r6107, 14;
	mov.b64 	%rd956, {%r6109, %r6108};
	shf.r.wrap.b32 	%r6110, %r6107, %r6106, 18;
	shf.r.wrap.b32 	%r6111, %r6106, %r6107, 18;
	mov.b64 	%rd957, {%r6111, %r6110};
	xor.b64  	%rd958, %rd957, %rd956;
	shf.l.wrap.b32 	%r6112, %r6106, %r6107, 23;
	shf.l.wrap.b32 	%r6113, %r6107, %r6106, 23;
	mov.b64 	%rd959, {%r6113, %r6112};
	xor.b64  	%rd960, %rd958, %rd959;
	xor.b64  	%rd961, %rd919, %rd894;
	and.b64  	%rd962, %rd944, %rd961;
	xor.b64  	%rd963, %rd962, %rd894;
	add.s64 	%rd964, %rd869, %rd628;
	ld.const.u64 	%rd965, [k_sha512+216];
	add.s64 	%rd966, %rd964, %rd965;
	add.s64 	%rd967, %rd966, %rd963;
	add.s64 	%rd968, %rd967, %rd960;
	add.s64 	%rd969, %rd968, %rd880;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6114,%dummy}, %rd955;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6115}, %rd955;
	}
	shf.r.wrap.b32 	%r6116, %r6115, %r6114, 28;
	shf.r.wrap.b32 	%r6117, %r6114, %r6115, 28;
	mov.b64 	%rd970, {%r6117, %r6116};
	shf.l.wrap.b32 	%r6118, %r6114, %r6115, 30;
	shf.l.wrap.b32 	%r6119, %r6115, %r6114, 30;
	mov.b64 	%rd971, {%r6119, %r6118};
	xor.b64  	%rd972, %rd971, %rd970;
	shf.l.wrap.b32 	%r6120, %r6114, %r6115, 25;
	shf.l.wrap.b32 	%r6121, %r6115, %r6114, 25;
	mov.b64 	%rd973, {%r6121, %r6120};
	xor.b64  	%rd974, %rd972, %rd973;
	xor.b64  	%rd975, %rd955, %rd905;
	xor.b64  	%rd976, %rd955, %rd930;
	and.b64  	%rd977, %rd976, %rd975;
	xor.b64  	%rd978, %rd977, %rd955;
	add.s64 	%rd979, %rd968, %rd978;
	add.s64 	%rd980, %rd979, %rd974;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6122,%dummy}, %rd969;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6123}, %rd969;
	}
	shf.r.wrap.b32 	%r6124, %r6123, %r6122, 14;
	shf.r.wrap.b32 	%r6125, %r6122, %r6123, 14;
	mov.b64 	%rd981, {%r6125, %r6124};
	shf.r.wrap.b32 	%r6126, %r6123, %r6122, 18;
	shf.r.wrap.b32 	%r6127, %r6122, %r6123, 18;
	mov.b64 	%rd982, {%r6127, %r6126};
	xor.b64  	%rd983, %rd982, %rd981;
	shf.l.wrap.b32 	%r6128, %r6122, %r6123, 23;
	shf.l.wrap.b32 	%r6129, %r6123, %r6122, 23;
	mov.b64 	%rd984, {%r6129, %r6128};
	xor.b64  	%rd985, %rd983, %rd984;
	xor.b64  	%rd986, %rd944, %rd919;
	and.b64  	%rd987, %rd969, %rd986;
	xor.b64  	%rd988, %rd987, %rd919;
	add.s64 	%rd989, %rd894, %rd641;
	ld.const.u64 	%rd990, [k_sha512+224];
	add.s64 	%rd991, %rd989, %rd990;
	add.s64 	%rd992, %rd991, %rd988;
	add.s64 	%rd993, %rd992, %rd985;
	add.s64 	%rd994, %rd993, %rd905;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6130,%dummy}, %rd980;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6131}, %rd980;
	}
	shf.r.wrap.b32 	%r6132, %r6131, %r6130, 28;
	shf.r.wrap.b32 	%r6133, %r6130, %r6131, 28;
	mov.b64 	%rd995, {%r6133, %r6132};
	shf.l.wrap.b32 	%r6134, %r6130, %r6131, 30;
	shf.l.wrap.b32 	%r6135, %r6131, %r6130, 30;
	mov.b64 	%rd996, {%r6135, %r6134};
	xor.b64  	%rd997, %rd996, %rd995;
	shf.l.wrap.b32 	%r6136, %r6130, %r6131, 25;
	shf.l.wrap.b32 	%r6137, %r6131, %r6130, 25;
	mov.b64 	%rd998, {%r6137, %r6136};
	xor.b64  	%rd999, %rd997, %rd998;
	xor.b64  	%rd1000, %rd980, %rd930;
	xor.b64  	%rd1001, %rd980, %rd955;
	and.b64  	%rd1002, %rd1001, %rd1000;
	xor.b64  	%rd1003, %rd1002, %rd980;
	add.s64 	%rd1004, %rd993, %rd1003;
	add.s64 	%rd1005, %rd1004, %rd999;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6138,%dummy}, %rd994;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6139}, %rd994;
	}
	shf.r.wrap.b32 	%r6140, %r6139, %r6138, 14;
	shf.r.wrap.b32 	%r6141, %r6138, %r6139, 14;
	mov.b64 	%rd1006, {%r6141, %r6140};
	shf.r.wrap.b32 	%r6142, %r6139, %r6138, 18;
	shf.r.wrap.b32 	%r6143, %r6138, %r6139, 18;
	mov.b64 	%rd1007, {%r6143, %r6142};
	xor.b64  	%rd1008, %rd1007, %rd1006;
	shf.l.wrap.b32 	%r6144, %r6138, %r6139, 23;
	shf.l.wrap.b32 	%r6145, %r6139, %r6138, 23;
	mov.b64 	%rd1009, {%r6145, %r6144};
	xor.b64  	%rd1010, %rd1008, %rd1009;
	xor.b64  	%rd1011, %rd969, %rd944;
	and.b64  	%rd1012, %rd994, %rd1011;
	xor.b64  	%rd1013, %rd1012, %rd944;
	add.s64 	%rd1014, %rd919, %rd654;
	ld.const.u64 	%rd1015, [k_sha512+232];
	add.s64 	%rd1016, %rd1014, %rd1015;
	add.s64 	%rd1017, %rd1016, %rd1013;
	add.s64 	%rd1018, %rd1017, %rd1010;
	add.s64 	%rd1019, %rd1018, %rd930;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6146,%dummy}, %rd1005;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6147}, %rd1005;
	}
	shf.r.wrap.b32 	%r6148, %r6147, %r6146, 28;
	shf.r.wrap.b32 	%r6149, %r6146, %r6147, 28;
	mov.b64 	%rd1020, {%r6149, %r6148};
	shf.l.wrap.b32 	%r6150, %r6146, %r6147, 30;
	shf.l.wrap.b32 	%r6151, %r6147, %r6146, 30;
	mov.b64 	%rd1021, {%r6151, %r6150};
	xor.b64  	%rd1022, %rd1021, %rd1020;
	shf.l.wrap.b32 	%r6152, %r6146, %r6147, 25;
	shf.l.wrap.b32 	%r6153, %r6147, %r6146, 25;
	mov.b64 	%rd1023, {%r6153, %r6152};
	xor.b64  	%rd1024, %rd1022, %rd1023;
	xor.b64  	%rd1025, %rd1005, %rd955;
	xor.b64  	%rd1026, %rd1005, %rd980;
	and.b64  	%rd1027, %rd1026, %rd1025;
	xor.b64  	%rd1028, %rd1027, %rd1005;
	add.s64 	%rd1029, %rd1018, %rd1028;
	add.s64 	%rd1030, %rd1029, %rd1024;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6154,%dummy}, %rd1019;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6155}, %rd1019;
	}
	shf.r.wrap.b32 	%r6156, %r6155, %r6154, 14;
	shf.r.wrap.b32 	%r6157, %r6154, %r6155, 14;
	mov.b64 	%rd1031, {%r6157, %r6156};
	shf.r.wrap.b32 	%r6158, %r6155, %r6154, 18;
	shf.r.wrap.b32 	%r6159, %r6154, %r6155, 18;
	mov.b64 	%rd1032, {%r6159, %r6158};
	xor.b64  	%rd1033, %rd1032, %rd1031;
	shf.l.wrap.b32 	%r6160, %r6154, %r6155, 23;
	shf.l.wrap.b32 	%r6161, %r6155, %r6154, 23;
	mov.b64 	%rd1034, {%r6161, %r6160};
	xor.b64  	%rd1035, %rd1033, %rd1034;
	xor.b64  	%rd1036, %rd994, %rd969;
	and.b64  	%rd1037, %rd1019, %rd1036;
	xor.b64  	%rd1038, %rd1037, %rd969;
	add.s64 	%rd1039, %rd944, %rd667;
	ld.const.u64 	%rd1040, [k_sha512+240];
	add.s64 	%rd1041, %rd1039, %rd1040;
	add.s64 	%rd1042, %rd1041, %rd1038;
	add.s64 	%rd1043, %rd1042, %rd1035;
	add.s64 	%rd1044, %rd1043, %rd955;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6162,%dummy}, %rd1030;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6163}, %rd1030;
	}
	shf.r.wrap.b32 	%r6164, %r6163, %r6162, 28;
	shf.r.wrap.b32 	%r6165, %r6162, %r6163, 28;
	mov.b64 	%rd1045, {%r6165, %r6164};
	shf.l.wrap.b32 	%r6166, %r6162, %r6163, 30;
	shf.l.wrap.b32 	%r6167, %r6163, %r6162, 30;
	mov.b64 	%rd1046, {%r6167, %r6166};
	xor.b64  	%rd1047, %rd1046, %rd1045;
	shf.l.wrap.b32 	%r6168, %r6162, %r6163, 25;
	shf.l.wrap.b32 	%r6169, %r6163, %r6162, 25;
	mov.b64 	%rd1048, {%r6169, %r6168};
	xor.b64  	%rd1049, %rd1047, %rd1048;
	xor.b64  	%rd1050, %rd1030, %rd980;
	xor.b64  	%rd1051, %rd1030, %rd1005;
	and.b64  	%rd1052, %rd1051, %rd1050;
	xor.b64  	%rd1053, %rd1052, %rd1030;
	add.s64 	%rd1054, %rd1043, %rd1053;
	add.s64 	%rd1055, %rd1054, %rd1049;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6170,%dummy}, %rd1044;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6171}, %rd1044;
	}
	shf.r.wrap.b32 	%r6172, %r6171, %r6170, 14;
	shf.r.wrap.b32 	%r6173, %r6170, %r6171, 14;
	mov.b64 	%rd1056, {%r6173, %r6172};
	shf.r.wrap.b32 	%r6174, %r6171, %r6170, 18;
	shf.r.wrap.b32 	%r6175, %r6170, %r6171, 18;
	mov.b64 	%rd1057, {%r6175, %r6174};
	xor.b64  	%rd1058, %rd1057, %rd1056;
	shf.l.wrap.b32 	%r6176, %r6170, %r6171, 23;
	shf.l.wrap.b32 	%r6177, %r6171, %r6170, 23;
	mov.b64 	%rd1059, {%r6177, %r6176};
	xor.b64  	%rd1060, %rd1058, %rd1059;
	xor.b64  	%rd1061, %rd1019, %rd994;
	and.b64  	%rd1062, %rd1044, %rd1061;
	xor.b64  	%rd1063, %rd1062, %rd994;
	add.s64 	%rd1064, %rd969, %rd680;
	ld.const.u64 	%rd1065, [k_sha512+248];
	add.s64 	%rd1066, %rd1064, %rd1065;
	add.s64 	%rd1067, %rd1066, %rd1063;
	add.s64 	%rd1068, %rd1067, %rd1060;
	add.s64 	%rd1069, %rd1068, %rd980;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6178,%dummy}, %rd1055;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6179}, %rd1055;
	}
	shf.r.wrap.b32 	%r6180, %r6179, %r6178, 28;
	shf.r.wrap.b32 	%r6181, %r6178, %r6179, 28;
	mov.b64 	%rd1070, {%r6181, %r6180};
	shf.l.wrap.b32 	%r6182, %r6178, %r6179, 30;
	shf.l.wrap.b32 	%r6183, %r6179, %r6178, 30;
	mov.b64 	%rd1071, {%r6183, %r6182};
	xor.b64  	%rd1072, %rd1071, %rd1070;
	shf.l.wrap.b32 	%r6184, %r6178, %r6179, 25;
	shf.l.wrap.b32 	%r6185, %r6179, %r6178, 25;
	mov.b64 	%rd1073, {%r6185, %r6184};
	xor.b64  	%rd1074, %rd1072, %rd1073;
	xor.b64  	%rd1075, %rd1055, %rd1005;
	xor.b64  	%rd1076, %rd1055, %rd1030;
	and.b64  	%rd1077, %rd1076, %rd1075;
	xor.b64  	%rd1078, %rd1077, %rd1055;
	add.s64 	%rd1079, %rd1068, %rd1078;
	add.s64 	%rd1080, %rd1079, %rd1074;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6186,%dummy}, %rd667;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6187}, %rd667;
	}
	shf.r.wrap.b32 	%r6188, %r6187, %r6186, 19;
	shf.r.wrap.b32 	%r6189, %r6186, %r6187, 19;
	mov.b64 	%rd1081, {%r6189, %r6188};
	shf.l.wrap.b32 	%r6190, %r6186, %r6187, 3;
	shf.l.wrap.b32 	%r6191, %r6187, %r6186, 3;
	mov.b64 	%rd1082, {%r6191, %r6190};
	shr.u64 	%rd1083, %rd667, 6;
	xor.b64  	%rd1084, %rd1081, %rd1083;
	xor.b64  	%rd1085, %rd1084, %rd1082;
	shf.r.wrap.b32 	%r6192, %r5781, %r5780, 1;
	shf.r.wrap.b32 	%r6193, %r5780, %r5781, 1;
	mov.b64 	%rd1086, {%r6193, %r6192};
	shf.r.wrap.b32 	%r6194, %r5781, %r5780, 8;
	shf.r.wrap.b32 	%r6195, %r5780, %r5781, 8;
	mov.b64 	%rd1087, {%r6195, %r6194};
	shr.u64 	%rd1088, %rd498, 7;
	xor.b64  	%rd1089, %rd1086, %rd1088;
	xor.b64  	%rd1090, %rd1089, %rd1087;
	add.s64 	%rd1091, %rd602, %rd485;
	add.s64 	%rd1092, %rd1091, %rd1085;
	add.s64 	%rd1093, %rd1092, %rd1090;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6196,%dummy}, %rd680;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6197}, %rd680;
	}
	shf.r.wrap.b32 	%r6198, %r6197, %r6196, 19;
	shf.r.wrap.b32 	%r6199, %r6196, %r6197, 19;
	mov.b64 	%rd1094, {%r6199, %r6198};
	shf.l.wrap.b32 	%r6200, %r6196, %r6197, 3;
	shf.l.wrap.b32 	%r6201, %r6197, %r6196, 3;
	mov.b64 	%rd1095, {%r6201, %r6200};
	shr.u64 	%rd1096, %rd680, 6;
	xor.b64  	%rd1097, %rd1094, %rd1096;
	xor.b64  	%rd1098, %rd1097, %rd1095;
	shf.r.wrap.b32 	%r6202, %r5793, %r5792, 1;
	shf.r.wrap.b32 	%r6203, %r5792, %r5793, 1;
	mov.b64 	%rd1099, {%r6203, %r6202};
	shf.r.wrap.b32 	%r6204, %r5793, %r5792, 8;
	shf.r.wrap.b32 	%r6205, %r5792, %r5793, 8;
	mov.b64 	%rd1100, {%r6205, %r6204};
	shr.u64 	%rd1101, %rd511, 7;
	xor.b64  	%rd1102, %rd1099, %rd1101;
	xor.b64  	%rd1103, %rd1102, %rd1100;
	add.s64 	%rd1104, %rd615, %rd498;
	add.s64 	%rd1105, %rd1104, %rd1098;
	add.s64 	%rd1106, %rd1105, %rd1103;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6206,%dummy}, %rd1093;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6207}, %rd1093;
	}
	shf.r.wrap.b32 	%r6208, %r6207, %r6206, 19;
	shf.r.wrap.b32 	%r6209, %r6206, %r6207, 19;
	mov.b64 	%rd1107, {%r6209, %r6208};
	shf.l.wrap.b32 	%r6210, %r6206, %r6207, 3;
	shf.l.wrap.b32 	%r6211, %r6207, %r6206, 3;
	mov.b64 	%rd1108, {%r6211, %r6210};
	shr.u64 	%rd1109, %rd1093, 6;
	xor.b64  	%rd1110, %rd1107, %rd1109;
	xor.b64  	%rd1111, %rd1110, %rd1108;
	shf.r.wrap.b32 	%r6212, %r5805, %r5804, 1;
	shf.r.wrap.b32 	%r6213, %r5804, %r5805, 1;
	mov.b64 	%rd1112, {%r6213, %r6212};
	shf.r.wrap.b32 	%r6214, %r5805, %r5804, 8;
	shf.r.wrap.b32 	%r6215, %r5804, %r5805, 8;
	mov.b64 	%rd1113, {%r6215, %r6214};
	shr.u64 	%rd1114, %rd524, 7;
	xor.b64  	%rd1115, %rd1112, %rd1114;
	xor.b64  	%rd1116, %rd1115, %rd1113;
	add.s64 	%rd1117, %rd628, %rd511;
	add.s64 	%rd1118, %rd1117, %rd1111;
	add.s64 	%rd1119, %rd1118, %rd1116;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6216,%dummy}, %rd1106;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6217}, %rd1106;
	}
	shf.r.wrap.b32 	%r6218, %r6217, %r6216, 19;
	shf.r.wrap.b32 	%r6219, %r6216, %r6217, 19;
	mov.b64 	%rd1120, {%r6219, %r6218};
	shf.l.wrap.b32 	%r6220, %r6216, %r6217, 3;
	shf.l.wrap.b32 	%r6221, %r6217, %r6216, 3;
	mov.b64 	%rd1121, {%r6221, %r6220};
	shr.u64 	%rd1122, %rd1106, 6;
	xor.b64  	%rd1123, %rd1120, %rd1122;
	xor.b64  	%rd1124, %rd1123, %rd1121;
	shf.r.wrap.b32 	%r6222, %r5817, %r5816, 1;
	shf.r.wrap.b32 	%r6223, %r5816, %r5817, 1;
	mov.b64 	%rd1125, {%r6223, %r6222};
	shf.r.wrap.b32 	%r6224, %r5817, %r5816, 8;
	shf.r.wrap.b32 	%r6225, %r5816, %r5817, 8;
	mov.b64 	%rd1126, {%r6225, %r6224};
	shr.u64 	%rd1127, %rd537, 7;
	xor.b64  	%rd1128, %rd1125, %rd1127;
	xor.b64  	%rd1129, %rd1128, %rd1126;
	add.s64 	%rd1130, %rd641, %rd524;
	add.s64 	%rd1131, %rd1130, %rd1124;
	add.s64 	%rd1132, %rd1131, %rd1129;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6226,%dummy}, %rd1119;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6227}, %rd1119;
	}
	shf.r.wrap.b32 	%r6228, %r6227, %r6226, 19;
	shf.r.wrap.b32 	%r6229, %r6226, %r6227, 19;
	mov.b64 	%rd1133, {%r6229, %r6228};
	shf.l.wrap.b32 	%r6230, %r6226, %r6227, 3;
	shf.l.wrap.b32 	%r6231, %r6227, %r6226, 3;
	mov.b64 	%rd1134, {%r6231, %r6230};
	shr.u64 	%rd1135, %rd1119, 6;
	xor.b64  	%rd1136, %rd1133, %rd1135;
	xor.b64  	%rd1137, %rd1136, %rd1134;
	shf.r.wrap.b32 	%r6232, %r5829, %r5828, 1;
	shf.r.wrap.b32 	%r6233, %r5828, %r5829, 1;
	mov.b64 	%rd1138, {%r6233, %r6232};
	shf.r.wrap.b32 	%r6234, %r5829, %r5828, 8;
	shf.r.wrap.b32 	%r6235, %r5828, %r5829, 8;
	mov.b64 	%rd1139, {%r6235, %r6234};
	shr.u64 	%rd1140, %rd550, 7;
	xor.b64  	%rd1141, %rd1138, %rd1140;
	xor.b64  	%rd1142, %rd1141, %rd1139;
	add.s64 	%rd1143, %rd654, %rd537;
	add.s64 	%rd1144, %rd1143, %rd1137;
	add.s64 	%rd1145, %rd1144, %rd1142;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6236,%dummy}, %rd1132;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6237}, %rd1132;
	}
	shf.r.wrap.b32 	%r6238, %r6237, %r6236, 19;
	shf.r.wrap.b32 	%r6239, %r6236, %r6237, 19;
	mov.b64 	%rd1146, {%r6239, %r6238};
	shf.l.wrap.b32 	%r6240, %r6236, %r6237, 3;
	shf.l.wrap.b32 	%r6241, %r6237, %r6236, 3;
	mov.b64 	%rd1147, {%r6241, %r6240};
	shr.u64 	%rd1148, %rd1132, 6;
	xor.b64  	%rd1149, %rd1146, %rd1148;
	xor.b64  	%rd1150, %rd1149, %rd1147;
	shf.r.wrap.b32 	%r6242, %r5841, %r5840, 1;
	shf.r.wrap.b32 	%r6243, %r5840, %r5841, 1;
	mov.b64 	%rd1151, {%r6243, %r6242};
	shf.r.wrap.b32 	%r6244, %r5841, %r5840, 8;
	shf.r.wrap.b32 	%r6245, %r5840, %r5841, 8;
	mov.b64 	%rd1152, {%r6245, %r6244};
	shr.u64 	%rd1153, %rd563, 7;
	xor.b64  	%rd1154, %rd1151, %rd1153;
	xor.b64  	%rd1155, %rd1154, %rd1152;
	add.s64 	%rd1156, %rd667, %rd550;
	add.s64 	%rd1157, %rd1156, %rd1150;
	add.s64 	%rd1158, %rd1157, %rd1155;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6246,%dummy}, %rd1145;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6247}, %rd1145;
	}
	shf.r.wrap.b32 	%r6248, %r6247, %r6246, 19;
	shf.r.wrap.b32 	%r6249, %r6246, %r6247, 19;
	mov.b64 	%rd1159, {%r6249, %r6248};
	shf.l.wrap.b32 	%r6250, %r6246, %r6247, 3;
	shf.l.wrap.b32 	%r6251, %r6247, %r6246, 3;
	mov.b64 	%rd1160, {%r6251, %r6250};
	shr.u64 	%rd1161, %rd1145, 6;
	xor.b64  	%rd1162, %rd1159, %rd1161;
	xor.b64  	%rd1163, %rd1162, %rd1160;
	shf.r.wrap.b32 	%r6252, %r5853, %r5852, 1;
	shf.r.wrap.b32 	%r6253, %r5852, %r5853, 1;
	mov.b64 	%rd1164, {%r6253, %r6252};
	shf.r.wrap.b32 	%r6254, %r5853, %r5852, 8;
	shf.r.wrap.b32 	%r6255, %r5852, %r5853, 8;
	mov.b64 	%rd1165, {%r6255, %r6254};
	shr.u64 	%rd1166, %rd576, 7;
	xor.b64  	%rd1167, %rd1164, %rd1166;
	xor.b64  	%rd1168, %rd1167, %rd1165;
	add.s64 	%rd1169, %rd680, %rd563;
	add.s64 	%rd1170, %rd1169, %rd1163;
	add.s64 	%rd1171, %rd1170, %rd1168;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6256,%dummy}, %rd1158;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6257}, %rd1158;
	}
	shf.r.wrap.b32 	%r6258, %r6257, %r6256, 19;
	shf.r.wrap.b32 	%r6259, %r6256, %r6257, 19;
	mov.b64 	%rd1172, {%r6259, %r6258};
	shf.l.wrap.b32 	%r6260, %r6256, %r6257, 3;
	shf.l.wrap.b32 	%r6261, %r6257, %r6256, 3;
	mov.b64 	%rd1173, {%r6261, %r6260};
	shr.u64 	%rd1174, %rd1158, 6;
	xor.b64  	%rd1175, %rd1172, %rd1174;
	xor.b64  	%rd1176, %rd1175, %rd1173;
	shf.r.wrap.b32 	%r6262, %r5865, %r5864, 1;
	shf.r.wrap.b32 	%r6263, %r5864, %r5865, 1;
	mov.b64 	%rd1177, {%r6263, %r6262};
	shf.r.wrap.b32 	%r6264, %r5865, %r5864, 8;
	shf.r.wrap.b32 	%r6265, %r5864, %r5865, 8;
	mov.b64 	%rd1178, {%r6265, %r6264};
	shr.u64 	%rd1179, %rd589, 7;
	xor.b64  	%rd1180, %rd1177, %rd1179;
	xor.b64  	%rd1181, %rd1180, %rd1178;
	add.s64 	%rd1182, %rd1093, %rd576;
	add.s64 	%rd1183, %rd1182, %rd1176;
	add.s64 	%rd1184, %rd1183, %rd1181;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6266,%dummy}, %rd1171;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6267}, %rd1171;
	}
	shf.r.wrap.b32 	%r6268, %r6267, %r6266, 19;
	shf.r.wrap.b32 	%r6269, %r6266, %r6267, 19;
	mov.b64 	%rd1185, {%r6269, %r6268};
	shf.l.wrap.b32 	%r6270, %r6266, %r6267, 3;
	shf.l.wrap.b32 	%r6271, %r6267, %r6266, 3;
	mov.b64 	%rd1186, {%r6271, %r6270};
	shr.u64 	%rd1187, %rd1171, 6;
	xor.b64  	%rd1188, %rd1185, %rd1187;
	xor.b64  	%rd1189, %rd1188, %rd1186;
	shf.r.wrap.b32 	%r6272, %r5877, %r5876, 1;
	shf.r.wrap.b32 	%r6273, %r5876, %r5877, 1;
	mov.b64 	%rd1190, {%r6273, %r6272};
	shf.r.wrap.b32 	%r6274, %r5877, %r5876, 8;
	shf.r.wrap.b32 	%r6275, %r5876, %r5877, 8;
	mov.b64 	%rd1191, {%r6275, %r6274};
	shr.u64 	%rd1192, %rd602, 7;
	xor.b64  	%rd1193, %rd1190, %rd1192;
	xor.b64  	%rd1194, %rd1193, %rd1191;
	add.s64 	%rd1195, %rd1106, %rd589;
	add.s64 	%rd1196, %rd1195, %rd1189;
	add.s64 	%rd1197, %rd1196, %rd1194;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6276,%dummy}, %rd1184;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6277}, %rd1184;
	}
	shf.r.wrap.b32 	%r6278, %r6277, %r6276, 19;
	shf.r.wrap.b32 	%r6279, %r6276, %r6277, 19;
	mov.b64 	%rd1198, {%r6279, %r6278};
	shf.l.wrap.b32 	%r6280, %r6276, %r6277, 3;
	shf.l.wrap.b32 	%r6281, %r6277, %r6276, 3;
	mov.b64 	%rd1199, {%r6281, %r6280};
	shr.u64 	%rd1200, %rd1184, 6;
	xor.b64  	%rd1201, %rd1198, %rd1200;
	xor.b64  	%rd1202, %rd1201, %rd1199;
	shf.r.wrap.b32 	%r6282, %r5889, %r5888, 1;
	shf.r.wrap.b32 	%r6283, %r5888, %r5889, 1;
	mov.b64 	%rd1203, {%r6283, %r6282};
	shf.r.wrap.b32 	%r6284, %r5889, %r5888, 8;
	shf.r.wrap.b32 	%r6285, %r5888, %r5889, 8;
	mov.b64 	%rd1204, {%r6285, %r6284};
	shr.u64 	%rd1205, %rd615, 7;
	xor.b64  	%rd1206, %rd1203, %rd1205;
	xor.b64  	%rd1207, %rd1206, %rd1204;
	add.s64 	%rd1208, %rd1119, %rd602;
	add.s64 	%rd1209, %rd1208, %rd1202;
	add.s64 	%rd1210, %rd1209, %rd1207;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6286,%dummy}, %rd1197;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6287}, %rd1197;
	}
	shf.r.wrap.b32 	%r6288, %r6287, %r6286, 19;
	shf.r.wrap.b32 	%r6289, %r6286, %r6287, 19;
	mov.b64 	%rd1211, {%r6289, %r6288};
	shf.l.wrap.b32 	%r6290, %r6286, %r6287, 3;
	shf.l.wrap.b32 	%r6291, %r6287, %r6286, 3;
	mov.b64 	%rd1212, {%r6291, %r6290};
	shr.u64 	%rd1213, %rd1197, 6;
	xor.b64  	%rd1214, %rd1211, %rd1213;
	xor.b64  	%rd1215, %rd1214, %rd1212;
	shf.r.wrap.b32 	%r6292, %r5901, %r5900, 1;
	shf.r.wrap.b32 	%r6293, %r5900, %r5901, 1;
	mov.b64 	%rd1216, {%r6293, %r6292};
	shf.r.wrap.b32 	%r6294, %r5901, %r5900, 8;
	shf.r.wrap.b32 	%r6295, %r5900, %r5901, 8;
	mov.b64 	%rd1217, {%r6295, %r6294};
	shr.u64 	%rd1218, %rd628, 7;
	xor.b64  	%rd1219, %rd1216, %rd1218;
	xor.b64  	%rd1220, %rd1219, %rd1217;
	add.s64 	%rd1221, %rd1132, %rd615;
	add.s64 	%rd1222, %rd1221, %rd1215;
	add.s64 	%rd1223, %rd1222, %rd1220;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6296,%dummy}, %rd1210;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6297}, %rd1210;
	}
	shf.r.wrap.b32 	%r6298, %r6297, %r6296, 19;
	shf.r.wrap.b32 	%r6299, %r6296, %r6297, 19;
	mov.b64 	%rd1224, {%r6299, %r6298};
	shf.l.wrap.b32 	%r6300, %r6296, %r6297, 3;
	shf.l.wrap.b32 	%r6301, %r6297, %r6296, 3;
	mov.b64 	%rd1225, {%r6301, %r6300};
	shr.u64 	%rd1226, %rd1210, 6;
	xor.b64  	%rd1227, %rd1224, %rd1226;
	xor.b64  	%rd1228, %rd1227, %rd1225;
	shf.r.wrap.b32 	%r6302, %r5911, %r5910, 1;
	shf.r.wrap.b32 	%r6303, %r5910, %r5911, 1;
	mov.b64 	%rd1229, {%r6303, %r6302};
	shf.r.wrap.b32 	%r6304, %r5911, %r5910, 8;
	shf.r.wrap.b32 	%r6305, %r5910, %r5911, 8;
	mov.b64 	%rd1230, {%r6305, %r6304};
	shr.u64 	%rd1231, %rd641, 7;
	xor.b64  	%rd1232, %rd1229, %rd1231;
	xor.b64  	%rd1233, %rd1232, %rd1230;
	add.s64 	%rd1234, %rd1145, %rd628;
	add.s64 	%rd1235, %rd1234, %rd1228;
	add.s64 	%rd1236, %rd1235, %rd1233;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6306,%dummy}, %rd1223;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6307}, %rd1223;
	}
	shf.r.wrap.b32 	%r6308, %r6307, %r6306, 19;
	shf.r.wrap.b32 	%r6309, %r6306, %r6307, 19;
	mov.b64 	%rd1237, {%r6309, %r6308};
	shf.l.wrap.b32 	%r6310, %r6306, %r6307, 3;
	shf.l.wrap.b32 	%r6311, %r6307, %r6306, 3;
	mov.b64 	%rd1238, {%r6311, %r6310};
	shr.u64 	%rd1239, %rd1223, 6;
	xor.b64  	%rd1240, %rd1237, %rd1239;
	xor.b64  	%rd1241, %rd1240, %rd1238;
	shf.r.wrap.b32 	%r6312, %r5921, %r5920, 1;
	shf.r.wrap.b32 	%r6313, %r5920, %r5921, 1;
	mov.b64 	%rd1242, {%r6313, %r6312};
	shf.r.wrap.b32 	%r6314, %r5921, %r5920, 8;
	shf.r.wrap.b32 	%r6315, %r5920, %r5921, 8;
	mov.b64 	%rd1243, {%r6315, %r6314};
	shr.u64 	%rd1244, %rd654, 7;
	xor.b64  	%rd1245, %rd1242, %rd1244;
	xor.b64  	%rd1246, %rd1245, %rd1243;
	add.s64 	%rd1247, %rd1158, %rd641;
	add.s64 	%rd1248, %rd1247, %rd1241;
	add.s64 	%rd1249, %rd1248, %rd1246;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6316,%dummy}, %rd1236;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6317}, %rd1236;
	}
	shf.r.wrap.b32 	%r6318, %r6317, %r6316, 19;
	shf.r.wrap.b32 	%r6319, %r6316, %r6317, 19;
	mov.b64 	%rd1250, {%r6319, %r6318};
	shf.l.wrap.b32 	%r6320, %r6316, %r6317, 3;
	shf.l.wrap.b32 	%r6321, %r6317, %r6316, 3;
	mov.b64 	%rd1251, {%r6321, %r6320};
	shr.u64 	%rd1252, %rd1236, 6;
	xor.b64  	%rd1253, %rd1250, %rd1252;
	xor.b64  	%rd1254, %rd1253, %rd1251;
	shf.r.wrap.b32 	%r6322, %r6187, %r6186, 1;
	shf.r.wrap.b32 	%r6323, %r6186, %r6187, 1;
	mov.b64 	%rd1255, {%r6323, %r6322};
	shf.r.wrap.b32 	%r6324, %r6187, %r6186, 8;
	shf.r.wrap.b32 	%r6325, %r6186, %r6187, 8;
	mov.b64 	%rd1256, {%r6325, %r6324};
	shr.u64 	%rd1257, %rd667, 7;
	xor.b64  	%rd1258, %rd1255, %rd1257;
	xor.b64  	%rd1259, %rd1258, %rd1256;
	add.s64 	%rd1260, %rd1171, %rd654;
	add.s64 	%rd1261, %rd1260, %rd1254;
	add.s64 	%rd1262, %rd1261, %rd1259;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6326,%dummy}, %rd1249;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6327}, %rd1249;
	}
	shf.r.wrap.b32 	%r6328, %r6327, %r6326, 19;
	shf.r.wrap.b32 	%r6329, %r6326, %r6327, 19;
	mov.b64 	%rd1263, {%r6329, %r6328};
	shf.l.wrap.b32 	%r6330, %r6326, %r6327, 3;
	shf.l.wrap.b32 	%r6331, %r6327, %r6326, 3;
	mov.b64 	%rd1264, {%r6331, %r6330};
	shr.u64 	%rd1265, %rd1249, 6;
	xor.b64  	%rd1266, %rd1263, %rd1265;
	xor.b64  	%rd1267, %rd1266, %rd1264;
	shf.r.wrap.b32 	%r6332, %r6197, %r6196, 1;
	shf.r.wrap.b32 	%r6333, %r6196, %r6197, 1;
	mov.b64 	%rd1268, {%r6333, %r6332};
	shf.r.wrap.b32 	%r6334, %r6197, %r6196, 8;
	shf.r.wrap.b32 	%r6335, %r6196, %r6197, 8;
	mov.b64 	%rd1269, {%r6335, %r6334};
	shr.u64 	%rd1270, %rd680, 7;
	xor.b64  	%rd1271, %rd1268, %rd1270;
	xor.b64  	%rd1272, %rd1271, %rd1269;
	add.s64 	%rd1273, %rd1184, %rd667;
	add.s64 	%rd1274, %rd1273, %rd1267;
	add.s64 	%rd1275, %rd1274, %rd1272;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6336,%dummy}, %rd1262;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6337}, %rd1262;
	}
	shf.r.wrap.b32 	%r6338, %r6337, %r6336, 19;
	shf.r.wrap.b32 	%r6339, %r6336, %r6337, 19;
	mov.b64 	%rd1276, {%r6339, %r6338};
	shf.l.wrap.b32 	%r6340, %r6336, %r6337, 3;
	shf.l.wrap.b32 	%r6341, %r6337, %r6336, 3;
	mov.b64 	%rd1277, {%r6341, %r6340};
	shr.u64 	%rd1278, %rd1262, 6;
	xor.b64  	%rd1279, %rd1276, %rd1278;
	xor.b64  	%rd1280, %rd1279, %rd1277;
	shf.r.wrap.b32 	%r6342, %r6207, %r6206, 1;
	shf.r.wrap.b32 	%r6343, %r6206, %r6207, 1;
	mov.b64 	%rd1281, {%r6343, %r6342};
	shf.r.wrap.b32 	%r6344, %r6207, %r6206, 8;
	shf.r.wrap.b32 	%r6345, %r6206, %r6207, 8;
	mov.b64 	%rd1282, {%r6345, %r6344};
	shr.u64 	%rd1283, %rd1093, 7;
	xor.b64  	%rd1284, %rd1281, %rd1283;
	xor.b64  	%rd1285, %rd1284, %rd1282;
	add.s64 	%rd1286, %rd1197, %rd680;
	add.s64 	%rd1287, %rd1286, %rd1280;
	add.s64 	%rd1288, %rd1287, %rd1285;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6346,%dummy}, %rd1069;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6347}, %rd1069;
	}
	shf.r.wrap.b32 	%r6348, %r6347, %r6346, 14;
	shf.r.wrap.b32 	%r6349, %r6346, %r6347, 14;
	mov.b64 	%rd1289, {%r6349, %r6348};
	shf.r.wrap.b32 	%r6350, %r6347, %r6346, 18;
	shf.r.wrap.b32 	%r6351, %r6346, %r6347, 18;
	mov.b64 	%rd1290, {%r6351, %r6350};
	xor.b64  	%rd1291, %rd1290, %rd1289;
	shf.l.wrap.b32 	%r6352, %r6346, %r6347, 23;
	shf.l.wrap.b32 	%r6353, %r6347, %r6346, 23;
	mov.b64 	%rd1292, {%r6353, %r6352};
	xor.b64  	%rd1293, %rd1291, %rd1292;
	xor.b64  	%rd1294, %rd1044, %rd1019;
	and.b64  	%rd1295, %rd1294, %rd1069;
	xor.b64  	%rd1296, %rd1295, %rd1019;
	add.s64 	%rd1297, %rd1296, %rd994;
	add.s64 	%rd1298, %rd1297, %rd1093;
	ld.const.u64 	%rd1299, [k_sha512+256];
	add.s64 	%rd1300, %rd1298, %rd1299;
	add.s64 	%rd1301, %rd1300, %rd1293;
	add.s64 	%rd1302, %rd1301, %rd1005;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6354,%dummy}, %rd1080;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6355}, %rd1080;
	}
	shf.r.wrap.b32 	%r6356, %r6355, %r6354, 28;
	shf.r.wrap.b32 	%r6357, %r6354, %r6355, 28;
	mov.b64 	%rd1303, {%r6357, %r6356};
	shf.l.wrap.b32 	%r6358, %r6354, %r6355, 30;
	shf.l.wrap.b32 	%r6359, %r6355, %r6354, 30;
	mov.b64 	%rd1304, {%r6359, %r6358};
	xor.b64  	%rd1305, %rd1304, %rd1303;
	shf.l.wrap.b32 	%r6360, %r6354, %r6355, 25;
	shf.l.wrap.b32 	%r6361, %r6355, %r6354, 25;
	mov.b64 	%rd1306, {%r6361, %r6360};
	xor.b64  	%rd1307, %rd1305, %rd1306;
	xor.b64  	%rd1308, %rd1080, %rd1030;
	xor.b64  	%rd1309, %rd1080, %rd1055;
	and.b64  	%rd1310, %rd1309, %rd1308;
	xor.b64  	%rd1311, %rd1310, %rd1080;
	add.s64 	%rd1312, %rd1301, %rd1311;
	add.s64 	%rd1313, %rd1312, %rd1307;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6362,%dummy}, %rd1302;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6363}, %rd1302;
	}
	shf.r.wrap.b32 	%r6364, %r6363, %r6362, 14;
	shf.r.wrap.b32 	%r6365, %r6362, %r6363, 14;
	mov.b64 	%rd1314, {%r6365, %r6364};
	shf.r.wrap.b32 	%r6366, %r6363, %r6362, 18;
	shf.r.wrap.b32 	%r6367, %r6362, %r6363, 18;
	mov.b64 	%rd1315, {%r6367, %r6366};
	xor.b64  	%rd1316, %rd1315, %rd1314;
	shf.l.wrap.b32 	%r6368, %r6362, %r6363, 23;
	shf.l.wrap.b32 	%r6369, %r6363, %r6362, 23;
	mov.b64 	%rd1317, {%r6369, %r6368};
	xor.b64  	%rd1318, %rd1316, %rd1317;
	xor.b64  	%rd1319, %rd1069, %rd1044;
	and.b64  	%rd1320, %rd1302, %rd1319;
	xor.b64  	%rd1321, %rd1320, %rd1044;
	add.s64 	%rd1322, %rd1106, %rd1019;
	ld.const.u64 	%rd1323, [k_sha512+264];
	add.s64 	%rd1324, %rd1322, %rd1323;
	add.s64 	%rd1325, %rd1324, %rd1321;
	add.s64 	%rd1326, %rd1325, %rd1318;
	add.s64 	%rd1327, %rd1326, %rd1030;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6370,%dummy}, %rd1313;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6371}, %rd1313;
	}
	shf.r.wrap.b32 	%r6372, %r6371, %r6370, 28;
	shf.r.wrap.b32 	%r6373, %r6370, %r6371, 28;
	mov.b64 	%rd1328, {%r6373, %r6372};
	shf.l.wrap.b32 	%r6374, %r6370, %r6371, 30;
	shf.l.wrap.b32 	%r6375, %r6371, %r6370, 30;
	mov.b64 	%rd1329, {%r6375, %r6374};
	xor.b64  	%rd1330, %rd1329, %rd1328;
	shf.l.wrap.b32 	%r6376, %r6370, %r6371, 25;
	shf.l.wrap.b32 	%r6377, %r6371, %r6370, 25;
	mov.b64 	%rd1331, {%r6377, %r6376};
	xor.b64  	%rd1332, %rd1330, %rd1331;
	xor.b64  	%rd1333, %rd1313, %rd1055;
	xor.b64  	%rd1334, %rd1313, %rd1080;
	and.b64  	%rd1335, %rd1334, %rd1333;
	xor.b64  	%rd1336, %rd1335, %rd1313;
	add.s64 	%rd1337, %rd1326, %rd1336;
	add.s64 	%rd1338, %rd1337, %rd1332;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6378,%dummy}, %rd1327;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6379}, %rd1327;
	}
	shf.r.wrap.b32 	%r6380, %r6379, %r6378, 14;
	shf.r.wrap.b32 	%r6381, %r6378, %r6379, 14;
	mov.b64 	%rd1339, {%r6381, %r6380};
	shf.r.wrap.b32 	%r6382, %r6379, %r6378, 18;
	shf.r.wrap.b32 	%r6383, %r6378, %r6379, 18;
	mov.b64 	%rd1340, {%r6383, %r6382};
	xor.b64  	%rd1341, %rd1340, %rd1339;
	shf.l.wrap.b32 	%r6384, %r6378, %r6379, 23;
	shf.l.wrap.b32 	%r6385, %r6379, %r6378, 23;
	mov.b64 	%rd1342, {%r6385, %r6384};
	xor.b64  	%rd1343, %rd1341, %rd1342;
	xor.b64  	%rd1344, %rd1302, %rd1069;
	and.b64  	%rd1345, %rd1327, %rd1344;
	xor.b64  	%rd1346, %rd1345, %rd1069;
	add.s64 	%rd1347, %rd1119, %rd1044;
	ld.const.u64 	%rd1348, [k_sha512+272];
	add.s64 	%rd1349, %rd1347, %rd1348;
	add.s64 	%rd1350, %rd1349, %rd1346;
	add.s64 	%rd1351, %rd1350, %rd1343;
	add.s64 	%rd1352, %rd1351, %rd1055;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6386,%dummy}, %rd1338;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6387}, %rd1338;
	}
	shf.r.wrap.b32 	%r6388, %r6387, %r6386, 28;
	shf.r.wrap.b32 	%r6389, %r6386, %r6387, 28;
	mov.b64 	%rd1353, {%r6389, %r6388};
	shf.l.wrap.b32 	%r6390, %r6386, %r6387, 30;
	shf.l.wrap.b32 	%r6391, %r6387, %r6386, 30;
	mov.b64 	%rd1354, {%r6391, %r6390};
	xor.b64  	%rd1355, %rd1354, %rd1353;
	shf.l.wrap.b32 	%r6392, %r6386, %r6387, 25;
	shf.l.wrap.b32 	%r6393, %r6387, %r6386, 25;
	mov.b64 	%rd1356, {%r6393, %r6392};
	xor.b64  	%rd1357, %rd1355, %rd1356;
	xor.b64  	%rd1358, %rd1338, %rd1080;
	xor.b64  	%rd1359, %rd1338, %rd1313;
	and.b64  	%rd1360, %rd1359, %rd1358;
	xor.b64  	%rd1361, %rd1360, %rd1338;
	add.s64 	%rd1362, %rd1351, %rd1361;
	add.s64 	%rd1363, %rd1362, %rd1357;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6394,%dummy}, %rd1352;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6395}, %rd1352;
	}
	shf.r.wrap.b32 	%r6396, %r6395, %r6394, 14;
	shf.r.wrap.b32 	%r6397, %r6394, %r6395, 14;
	mov.b64 	%rd1364, {%r6397, %r6396};
	shf.r.wrap.b32 	%r6398, %r6395, %r6394, 18;
	shf.r.wrap.b32 	%r6399, %r6394, %r6395, 18;
	mov.b64 	%rd1365, {%r6399, %r6398};
	xor.b64  	%rd1366, %rd1365, %rd1364;
	shf.l.wrap.b32 	%r6400, %r6394, %r6395, 23;
	shf.l.wrap.b32 	%r6401, %r6395, %r6394, 23;
	mov.b64 	%rd1367, {%r6401, %r6400};
	xor.b64  	%rd1368, %rd1366, %rd1367;
	xor.b64  	%rd1369, %rd1327, %rd1302;
	and.b64  	%rd1370, %rd1352, %rd1369;
	xor.b64  	%rd1371, %rd1370, %rd1302;
	add.s64 	%rd1372, %rd1132, %rd1069;
	ld.const.u64 	%rd1373, [k_sha512+280];
	add.s64 	%rd1374, %rd1372, %rd1373;
	add.s64 	%rd1375, %rd1374, %rd1371;
	add.s64 	%rd1376, %rd1375, %rd1368;
	add.s64 	%rd1377, %rd1376, %rd1080;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6402,%dummy}, %rd1363;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6403}, %rd1363;
	}
	shf.r.wrap.b32 	%r6404, %r6403, %r6402, 28;
	shf.r.wrap.b32 	%r6405, %r6402, %r6403, 28;
	mov.b64 	%rd1378, {%r6405, %r6404};
	shf.l.wrap.b32 	%r6406, %r6402, %r6403, 30;
	shf.l.wrap.b32 	%r6407, %r6403, %r6402, 30;
	mov.b64 	%rd1379, {%r6407, %r6406};
	xor.b64  	%rd1380, %rd1379, %rd1378;
	shf.l.wrap.b32 	%r6408, %r6402, %r6403, 25;
	shf.l.wrap.b32 	%r6409, %r6403, %r6402, 25;
	mov.b64 	%rd1381, {%r6409, %r6408};
	xor.b64  	%rd1382, %rd1380, %rd1381;
	xor.b64  	%rd1383, %rd1363, %rd1313;
	xor.b64  	%rd1384, %rd1363, %rd1338;
	and.b64  	%rd1385, %rd1384, %rd1383;
	xor.b64  	%rd1386, %rd1385, %rd1363;
	add.s64 	%rd1387, %rd1376, %rd1386;
	add.s64 	%rd1388, %rd1387, %rd1382;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6410,%dummy}, %rd1377;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6411}, %rd1377;
	}
	shf.r.wrap.b32 	%r6412, %r6411, %r6410, 14;
	shf.r.wrap.b32 	%r6413, %r6410, %r6411, 14;
	mov.b64 	%rd1389, {%r6413, %r6412};
	shf.r.wrap.b32 	%r6414, %r6411, %r6410, 18;
	shf.r.wrap.b32 	%r6415, %r6410, %r6411, 18;
	mov.b64 	%rd1390, {%r6415, %r6414};
	xor.b64  	%rd1391, %rd1390, %rd1389;
	shf.l.wrap.b32 	%r6416, %r6410, %r6411, 23;
	shf.l.wrap.b32 	%r6417, %r6411, %r6410, 23;
	mov.b64 	%rd1392, {%r6417, %r6416};
	xor.b64  	%rd1393, %rd1391, %rd1392;
	xor.b64  	%rd1394, %rd1352, %rd1327;
	and.b64  	%rd1395, %rd1377, %rd1394;
	xor.b64  	%rd1396, %rd1395, %rd1327;
	add.s64 	%rd1397, %rd1302, %rd1145;
	ld.const.u64 	%rd1398, [k_sha512+288];
	add.s64 	%rd1399, %rd1397, %rd1398;
	add.s64 	%rd1400, %rd1399, %rd1396;
	add.s64 	%rd1401, %rd1400, %rd1393;
	add.s64 	%rd1402, %rd1401, %rd1313;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6418,%dummy}, %rd1388;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6419}, %rd1388;
	}
	shf.r.wrap.b32 	%r6420, %r6419, %r6418, 28;
	shf.r.wrap.b32 	%r6421, %r6418, %r6419, 28;
	mov.b64 	%rd1403, {%r6421, %r6420};
	shf.l.wrap.b32 	%r6422, %r6418, %r6419, 30;
	shf.l.wrap.b32 	%r6423, %r6419, %r6418, 30;
	mov.b64 	%rd1404, {%r6423, %r6422};
	xor.b64  	%rd1405, %rd1404, %rd1403;
	shf.l.wrap.b32 	%r6424, %r6418, %r6419, 25;
	shf.l.wrap.b32 	%r6425, %r6419, %r6418, 25;
	mov.b64 	%rd1406, {%r6425, %r6424};
	xor.b64  	%rd1407, %rd1405, %rd1406;
	xor.b64  	%rd1408, %rd1388, %rd1338;
	xor.b64  	%rd1409, %rd1388, %rd1363;
	and.b64  	%rd1410, %rd1409, %rd1408;
	xor.b64  	%rd1411, %rd1410, %rd1388;
	add.s64 	%rd1412, %rd1401, %rd1411;
	add.s64 	%rd1413, %rd1412, %rd1407;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6426,%dummy}, %rd1402;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6427}, %rd1402;
	}
	shf.r.wrap.b32 	%r6428, %r6427, %r6426, 14;
	shf.r.wrap.b32 	%r6429, %r6426, %r6427, 14;
	mov.b64 	%rd1414, {%r6429, %r6428};
	shf.r.wrap.b32 	%r6430, %r6427, %r6426, 18;
	shf.r.wrap.b32 	%r6431, %r6426, %r6427, 18;
	mov.b64 	%rd1415, {%r6431, %r6430};
	xor.b64  	%rd1416, %rd1415, %rd1414;
	shf.l.wrap.b32 	%r6432, %r6426, %r6427, 23;
	shf.l.wrap.b32 	%r6433, %r6427, %r6426, 23;
	mov.b64 	%rd1417, {%r6433, %r6432};
	xor.b64  	%rd1418, %rd1416, %rd1417;
	xor.b64  	%rd1419, %rd1377, %rd1352;
	and.b64  	%rd1420, %rd1402, %rd1419;
	xor.b64  	%rd1421, %rd1420, %rd1352;
	add.s64 	%rd1422, %rd1327, %rd1158;
	ld.const.u64 	%rd1423, [k_sha512+296];
	add.s64 	%rd1424, %rd1422, %rd1423;
	add.s64 	%rd1425, %rd1424, %rd1421;
	add.s64 	%rd1426, %rd1425, %rd1418;
	add.s64 	%rd1427, %rd1426, %rd1338;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6434,%dummy}, %rd1413;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6435}, %rd1413;
	}
	shf.r.wrap.b32 	%r6436, %r6435, %r6434, 28;
	shf.r.wrap.b32 	%r6437, %r6434, %r6435, 28;
	mov.b64 	%rd1428, {%r6437, %r6436};
	shf.l.wrap.b32 	%r6438, %r6434, %r6435, 30;
	shf.l.wrap.b32 	%r6439, %r6435, %r6434, 30;
	mov.b64 	%rd1429, {%r6439, %r6438};
	xor.b64  	%rd1430, %rd1429, %rd1428;
	shf.l.wrap.b32 	%r6440, %r6434, %r6435, 25;
	shf.l.wrap.b32 	%r6441, %r6435, %r6434, 25;
	mov.b64 	%rd1431, {%r6441, %r6440};
	xor.b64  	%rd1432, %rd1430, %rd1431;
	xor.b64  	%rd1433, %rd1413, %rd1363;
	xor.b64  	%rd1434, %rd1413, %rd1388;
	and.b64  	%rd1435, %rd1434, %rd1433;
	xor.b64  	%rd1436, %rd1435, %rd1413;
	add.s64 	%rd1437, %rd1426, %rd1436;
	add.s64 	%rd1438, %rd1437, %rd1432;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6442,%dummy}, %rd1427;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6443}, %rd1427;
	}
	shf.r.wrap.b32 	%r6444, %r6443, %r6442, 14;
	shf.r.wrap.b32 	%r6445, %r6442, %r6443, 14;
	mov.b64 	%rd1439, {%r6445, %r6444};
	shf.r.wrap.b32 	%r6446, %r6443, %r6442, 18;
	shf.r.wrap.b32 	%r6447, %r6442, %r6443, 18;
	mov.b64 	%rd1440, {%r6447, %r6446};
	xor.b64  	%rd1441, %rd1440, %rd1439;
	shf.l.wrap.b32 	%r6448, %r6442, %r6443, 23;
	shf.l.wrap.b32 	%r6449, %r6443, %r6442, 23;
	mov.b64 	%rd1442, {%r6449, %r6448};
	xor.b64  	%rd1443, %rd1441, %rd1442;
	xor.b64  	%rd1444, %rd1402, %rd1377;
	and.b64  	%rd1445, %rd1427, %rd1444;
	xor.b64  	%rd1446, %rd1445, %rd1377;
	add.s64 	%rd1447, %rd1352, %rd1171;
	ld.const.u64 	%rd1448, [k_sha512+304];
	add.s64 	%rd1449, %rd1447, %rd1448;
	add.s64 	%rd1450, %rd1449, %rd1446;
	add.s64 	%rd1451, %rd1450, %rd1443;
	add.s64 	%rd1452, %rd1451, %rd1363;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6450,%dummy}, %rd1438;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6451}, %rd1438;
	}
	shf.r.wrap.b32 	%r6452, %r6451, %r6450, 28;
	shf.r.wrap.b32 	%r6453, %r6450, %r6451, 28;
	mov.b64 	%rd1453, {%r6453, %r6452};
	shf.l.wrap.b32 	%r6454, %r6450, %r6451, 30;
	shf.l.wrap.b32 	%r6455, %r6451, %r6450, 30;
	mov.b64 	%rd1454, {%r6455, %r6454};
	xor.b64  	%rd1455, %rd1454, %rd1453;
	shf.l.wrap.b32 	%r6456, %r6450, %r6451, 25;
	shf.l.wrap.b32 	%r6457, %r6451, %r6450, 25;
	mov.b64 	%rd1456, {%r6457, %r6456};
	xor.b64  	%rd1457, %rd1455, %rd1456;
	xor.b64  	%rd1458, %rd1438, %rd1388;
	xor.b64  	%rd1459, %rd1438, %rd1413;
	and.b64  	%rd1460, %rd1459, %rd1458;
	xor.b64  	%rd1461, %rd1460, %rd1438;
	add.s64 	%rd1462, %rd1451, %rd1461;
	add.s64 	%rd1463, %rd1462, %rd1457;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6458,%dummy}, %rd1452;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6459}, %rd1452;
	}
	shf.r.wrap.b32 	%r6460, %r6459, %r6458, 14;
	shf.r.wrap.b32 	%r6461, %r6458, %r6459, 14;
	mov.b64 	%rd1464, {%r6461, %r6460};
	shf.r.wrap.b32 	%r6462, %r6459, %r6458, 18;
	shf.r.wrap.b32 	%r6463, %r6458, %r6459, 18;
	mov.b64 	%rd1465, {%r6463, %r6462};
	xor.b64  	%rd1466, %rd1465, %rd1464;
	shf.l.wrap.b32 	%r6464, %r6458, %r6459, 23;
	shf.l.wrap.b32 	%r6465, %r6459, %r6458, 23;
	mov.b64 	%rd1467, {%r6465, %r6464};
	xor.b64  	%rd1468, %rd1466, %rd1467;
	xor.b64  	%rd1469, %rd1427, %rd1402;
	and.b64  	%rd1470, %rd1452, %rd1469;
	xor.b64  	%rd1471, %rd1470, %rd1402;
	add.s64 	%rd1472, %rd1377, %rd1184;
	ld.const.u64 	%rd1473, [k_sha512+312];
	add.s64 	%rd1474, %rd1472, %rd1473;
	add.s64 	%rd1475, %rd1474, %rd1471;
	add.s64 	%rd1476, %rd1475, %rd1468;
	add.s64 	%rd1477, %rd1476, %rd1388;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6466,%dummy}, %rd1463;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6467}, %rd1463;
	}
	shf.r.wrap.b32 	%r6468, %r6467, %r6466, 28;
	shf.r.wrap.b32 	%r6469, %r6466, %r6467, 28;
	mov.b64 	%rd1478, {%r6469, %r6468};
	shf.l.wrap.b32 	%r6470, %r6466, %r6467, 30;
	shf.l.wrap.b32 	%r6471, %r6467, %r6466, 30;
	mov.b64 	%rd1479, {%r6471, %r6470};
	xor.b64  	%rd1480, %rd1479, %rd1478;
	shf.l.wrap.b32 	%r6472, %r6466, %r6467, 25;
	shf.l.wrap.b32 	%r6473, %r6467, %r6466, 25;
	mov.b64 	%rd1481, {%r6473, %r6472};
	xor.b64  	%rd1482, %rd1480, %rd1481;
	xor.b64  	%rd1483, %rd1463, %rd1413;
	xor.b64  	%rd1484, %rd1463, %rd1438;
	and.b64  	%rd1485, %rd1484, %rd1483;
	xor.b64  	%rd1486, %rd1485, %rd1463;
	add.s64 	%rd1487, %rd1476, %rd1486;
	add.s64 	%rd1488, %rd1487, %rd1482;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6474,%dummy}, %rd1477;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6475}, %rd1477;
	}
	shf.r.wrap.b32 	%r6476, %r6475, %r6474, 14;
	shf.r.wrap.b32 	%r6477, %r6474, %r6475, 14;
	mov.b64 	%rd1489, {%r6477, %r6476};
	shf.r.wrap.b32 	%r6478, %r6475, %r6474, 18;
	shf.r.wrap.b32 	%r6479, %r6474, %r6475, 18;
	mov.b64 	%rd1490, {%r6479, %r6478};
	xor.b64  	%rd1491, %rd1490, %rd1489;
	shf.l.wrap.b32 	%r6480, %r6474, %r6475, 23;
	shf.l.wrap.b32 	%r6481, %r6475, %r6474, 23;
	mov.b64 	%rd1492, {%r6481, %r6480};
	xor.b64  	%rd1493, %rd1491, %rd1492;
	xor.b64  	%rd1494, %rd1452, %rd1427;
	and.b64  	%rd1495, %rd1477, %rd1494;
	xor.b64  	%rd1496, %rd1495, %rd1427;
	add.s64 	%rd1497, %rd1402, %rd1197;
	ld.const.u64 	%rd1498, [k_sha512+320];
	add.s64 	%rd1499, %rd1497, %rd1498;
	add.s64 	%rd1500, %rd1499, %rd1496;
	add.s64 	%rd1501, %rd1500, %rd1493;
	add.s64 	%rd1502, %rd1501, %rd1413;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6482,%dummy}, %rd1488;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6483}, %rd1488;
	}
	shf.r.wrap.b32 	%r6484, %r6483, %r6482, 28;
	shf.r.wrap.b32 	%r6485, %r6482, %r6483, 28;
	mov.b64 	%rd1503, {%r6485, %r6484};
	shf.l.wrap.b32 	%r6486, %r6482, %r6483, 30;
	shf.l.wrap.b32 	%r6487, %r6483, %r6482, 30;
	mov.b64 	%rd1504, {%r6487, %r6486};
	xor.b64  	%rd1505, %rd1504, %rd1503;
	shf.l.wrap.b32 	%r6488, %r6482, %r6483, 25;
	shf.l.wrap.b32 	%r6489, %r6483, %r6482, 25;
	mov.b64 	%rd1506, {%r6489, %r6488};
	xor.b64  	%rd1507, %rd1505, %rd1506;
	xor.b64  	%rd1508, %rd1488, %rd1438;
	xor.b64  	%rd1509, %rd1488, %rd1463;
	and.b64  	%rd1510, %rd1509, %rd1508;
	xor.b64  	%rd1511, %rd1510, %rd1488;
	add.s64 	%rd1512, %rd1501, %rd1511;
	add.s64 	%rd1513, %rd1512, %rd1507;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6490,%dummy}, %rd1502;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6491}, %rd1502;
	}
	shf.r.wrap.b32 	%r6492, %r6491, %r6490, 14;
	shf.r.wrap.b32 	%r6493, %r6490, %r6491, 14;
	mov.b64 	%rd1514, {%r6493, %r6492};
	shf.r.wrap.b32 	%r6494, %r6491, %r6490, 18;
	shf.r.wrap.b32 	%r6495, %r6490, %r6491, 18;
	mov.b64 	%rd1515, {%r6495, %r6494};
	xor.b64  	%rd1516, %rd1515, %rd1514;
	shf.l.wrap.b32 	%r6496, %r6490, %r6491, 23;
	shf.l.wrap.b32 	%r6497, %r6491, %r6490, 23;
	mov.b64 	%rd1517, {%r6497, %r6496};
	xor.b64  	%rd1518, %rd1516, %rd1517;
	xor.b64  	%rd1519, %rd1477, %rd1452;
	and.b64  	%rd1520, %rd1502, %rd1519;
	xor.b64  	%rd1521, %rd1520, %rd1452;
	add.s64 	%rd1522, %rd1427, %rd1210;
	ld.const.u64 	%rd1523, [k_sha512+328];
	add.s64 	%rd1524, %rd1522, %rd1523;
	add.s64 	%rd1525, %rd1524, %rd1521;
	add.s64 	%rd1526, %rd1525, %rd1518;
	add.s64 	%rd1527, %rd1526, %rd1438;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6498,%dummy}, %rd1513;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6499}, %rd1513;
	}
	shf.r.wrap.b32 	%r6500, %r6499, %r6498, 28;
	shf.r.wrap.b32 	%r6501, %r6498, %r6499, 28;
	mov.b64 	%rd1528, {%r6501, %r6500};
	shf.l.wrap.b32 	%r6502, %r6498, %r6499, 30;
	shf.l.wrap.b32 	%r6503, %r6499, %r6498, 30;
	mov.b64 	%rd1529, {%r6503, %r6502};
	xor.b64  	%rd1530, %rd1529, %rd1528;
	shf.l.wrap.b32 	%r6504, %r6498, %r6499, 25;
	shf.l.wrap.b32 	%r6505, %r6499, %r6498, 25;
	mov.b64 	%rd1531, {%r6505, %r6504};
	xor.b64  	%rd1532, %rd1530, %rd1531;
	xor.b64  	%rd1533, %rd1513, %rd1463;
	xor.b64  	%rd1534, %rd1513, %rd1488;
	and.b64  	%rd1535, %rd1534, %rd1533;
	xor.b64  	%rd1536, %rd1535, %rd1513;
	add.s64 	%rd1537, %rd1526, %rd1536;
	add.s64 	%rd1538, %rd1537, %rd1532;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6506,%dummy}, %rd1527;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6507}, %rd1527;
	}
	shf.r.wrap.b32 	%r6508, %r6507, %r6506, 14;
	shf.r.wrap.b32 	%r6509, %r6506, %r6507, 14;
	mov.b64 	%rd1539, {%r6509, %r6508};
	shf.r.wrap.b32 	%r6510, %r6507, %r6506, 18;
	shf.r.wrap.b32 	%r6511, %r6506, %r6507, 18;
	mov.b64 	%rd1540, {%r6511, %r6510};
	xor.b64  	%rd1541, %rd1540, %rd1539;
	shf.l.wrap.b32 	%r6512, %r6506, %r6507, 23;
	shf.l.wrap.b32 	%r6513, %r6507, %r6506, 23;
	mov.b64 	%rd1542, {%r6513, %r6512};
	xor.b64  	%rd1543, %rd1541, %rd1542;
	xor.b64  	%rd1544, %rd1502, %rd1477;
	and.b64  	%rd1545, %rd1527, %rd1544;
	xor.b64  	%rd1546, %rd1545, %rd1477;
	add.s64 	%rd1547, %rd1452, %rd1223;
	ld.const.u64 	%rd1548, [k_sha512+336];
	add.s64 	%rd1549, %rd1547, %rd1548;
	add.s64 	%rd1550, %rd1549, %rd1546;
	add.s64 	%rd1551, %rd1550, %rd1543;
	add.s64 	%rd1552, %rd1551, %rd1463;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6514,%dummy}, %rd1538;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6515}, %rd1538;
	}
	shf.r.wrap.b32 	%r6516, %r6515, %r6514, 28;
	shf.r.wrap.b32 	%r6517, %r6514, %r6515, 28;
	mov.b64 	%rd1553, {%r6517, %r6516};
	shf.l.wrap.b32 	%r6518, %r6514, %r6515, 30;
	shf.l.wrap.b32 	%r6519, %r6515, %r6514, 30;
	mov.b64 	%rd1554, {%r6519, %r6518};
	xor.b64  	%rd1555, %rd1554, %rd1553;
	shf.l.wrap.b32 	%r6520, %r6514, %r6515, 25;
	shf.l.wrap.b32 	%r6521, %r6515, %r6514, 25;
	mov.b64 	%rd1556, {%r6521, %r6520};
	xor.b64  	%rd1557, %rd1555, %rd1556;
	xor.b64  	%rd1558, %rd1538, %rd1488;
	xor.b64  	%rd1559, %rd1538, %rd1513;
	and.b64  	%rd1560, %rd1559, %rd1558;
	xor.b64  	%rd1561, %rd1560, %rd1538;
	add.s64 	%rd1562, %rd1551, %rd1561;
	add.s64 	%rd1563, %rd1562, %rd1557;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6522,%dummy}, %rd1552;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6523}, %rd1552;
	}
	shf.r.wrap.b32 	%r6524, %r6523, %r6522, 14;
	shf.r.wrap.b32 	%r6525, %r6522, %r6523, 14;
	mov.b64 	%rd1564, {%r6525, %r6524};
	shf.r.wrap.b32 	%r6526, %r6523, %r6522, 18;
	shf.r.wrap.b32 	%r6527, %r6522, %r6523, 18;
	mov.b64 	%rd1565, {%r6527, %r6526};
	xor.b64  	%rd1566, %rd1565, %rd1564;
	shf.l.wrap.b32 	%r6528, %r6522, %r6523, 23;
	shf.l.wrap.b32 	%r6529, %r6523, %r6522, 23;
	mov.b64 	%rd1567, {%r6529, %r6528};
	xor.b64  	%rd1568, %rd1566, %rd1567;
	xor.b64  	%rd1569, %rd1527, %rd1502;
	and.b64  	%rd1570, %rd1552, %rd1569;
	xor.b64  	%rd1571, %rd1570, %rd1502;
	add.s64 	%rd1572, %rd1477, %rd1236;
	ld.const.u64 	%rd1573, [k_sha512+344];
	add.s64 	%rd1574, %rd1572, %rd1573;
	add.s64 	%rd1575, %rd1574, %rd1571;
	add.s64 	%rd1576, %rd1575, %rd1568;
	add.s64 	%rd1577, %rd1576, %rd1488;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6530,%dummy}, %rd1563;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6531}, %rd1563;
	}
	shf.r.wrap.b32 	%r6532, %r6531, %r6530, 28;
	shf.r.wrap.b32 	%r6533, %r6530, %r6531, 28;
	mov.b64 	%rd1578, {%r6533, %r6532};
	shf.l.wrap.b32 	%r6534, %r6530, %r6531, 30;
	shf.l.wrap.b32 	%r6535, %r6531, %r6530, 30;
	mov.b64 	%rd1579, {%r6535, %r6534};
	xor.b64  	%rd1580, %rd1579, %rd1578;
	shf.l.wrap.b32 	%r6536, %r6530, %r6531, 25;
	shf.l.wrap.b32 	%r6537, %r6531, %r6530, 25;
	mov.b64 	%rd1581, {%r6537, %r6536};
	xor.b64  	%rd1582, %rd1580, %rd1581;
	xor.b64  	%rd1583, %rd1563, %rd1513;
	xor.b64  	%rd1584, %rd1563, %rd1538;
	and.b64  	%rd1585, %rd1584, %rd1583;
	xor.b64  	%rd1586, %rd1585, %rd1563;
	add.s64 	%rd1587, %rd1576, %rd1586;
	add.s64 	%rd1588, %rd1587, %rd1582;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6538,%dummy}, %rd1577;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6539}, %rd1577;
	}
	shf.r.wrap.b32 	%r6540, %r6539, %r6538, 14;
	shf.r.wrap.b32 	%r6541, %r6538, %r6539, 14;
	mov.b64 	%rd1589, {%r6541, %r6540};
	shf.r.wrap.b32 	%r6542, %r6539, %r6538, 18;
	shf.r.wrap.b32 	%r6543, %r6538, %r6539, 18;
	mov.b64 	%rd1590, {%r6543, %r6542};
	xor.b64  	%rd1591, %rd1590, %rd1589;
	shf.l.wrap.b32 	%r6544, %r6538, %r6539, 23;
	shf.l.wrap.b32 	%r6545, %r6539, %r6538, 23;
	mov.b64 	%rd1592, {%r6545, %r6544};
	xor.b64  	%rd1593, %rd1591, %rd1592;
	xor.b64  	%rd1594, %rd1552, %rd1527;
	and.b64  	%rd1595, %rd1577, %rd1594;
	xor.b64  	%rd1596, %rd1595, %rd1527;
	add.s64 	%rd1597, %rd1502, %rd1249;
	ld.const.u64 	%rd1598, [k_sha512+352];
	add.s64 	%rd1599, %rd1597, %rd1598;
	add.s64 	%rd1600, %rd1599, %rd1596;
	add.s64 	%rd1601, %rd1600, %rd1593;
	add.s64 	%rd1602, %rd1601, %rd1513;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6546,%dummy}, %rd1588;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6547}, %rd1588;
	}
	shf.r.wrap.b32 	%r6548, %r6547, %r6546, 28;
	shf.r.wrap.b32 	%r6549, %r6546, %r6547, 28;
	mov.b64 	%rd1603, {%r6549, %r6548};
	shf.l.wrap.b32 	%r6550, %r6546, %r6547, 30;
	shf.l.wrap.b32 	%r6551, %r6547, %r6546, 30;
	mov.b64 	%rd1604, {%r6551, %r6550};
	xor.b64  	%rd1605, %rd1604, %rd1603;
	shf.l.wrap.b32 	%r6552, %r6546, %r6547, 25;
	shf.l.wrap.b32 	%r6553, %r6547, %r6546, 25;
	mov.b64 	%rd1606, {%r6553, %r6552};
	xor.b64  	%rd1607, %rd1605, %rd1606;
	xor.b64  	%rd1608, %rd1588, %rd1538;
	xor.b64  	%rd1609, %rd1588, %rd1563;
	and.b64  	%rd1610, %rd1609, %rd1608;
	xor.b64  	%rd1611, %rd1610, %rd1588;
	add.s64 	%rd1612, %rd1601, %rd1611;
	add.s64 	%rd1613, %rd1612, %rd1607;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6554,%dummy}, %rd1602;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6555}, %rd1602;
	}
	shf.r.wrap.b32 	%r6556, %r6555, %r6554, 14;
	shf.r.wrap.b32 	%r6557, %r6554, %r6555, 14;
	mov.b64 	%rd1614, {%r6557, %r6556};
	shf.r.wrap.b32 	%r6558, %r6555, %r6554, 18;
	shf.r.wrap.b32 	%r6559, %r6554, %r6555, 18;
	mov.b64 	%rd1615, {%r6559, %r6558};
	xor.b64  	%rd1616, %rd1615, %rd1614;
	shf.l.wrap.b32 	%r6560, %r6554, %r6555, 23;
	shf.l.wrap.b32 	%r6561, %r6555, %r6554, 23;
	mov.b64 	%rd1617, {%r6561, %r6560};
	xor.b64  	%rd1618, %rd1616, %rd1617;
	xor.b64  	%rd1619, %rd1577, %rd1552;
	and.b64  	%rd1620, %rd1602, %rd1619;
	xor.b64  	%rd1621, %rd1620, %rd1552;
	add.s64 	%rd1622, %rd1527, %rd1262;
	ld.const.u64 	%rd1623, [k_sha512+360];
	add.s64 	%rd1624, %rd1622, %rd1623;
	add.s64 	%rd1625, %rd1624, %rd1621;
	add.s64 	%rd1626, %rd1625, %rd1618;
	add.s64 	%rd1627, %rd1626, %rd1538;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6562,%dummy}, %rd1613;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6563}, %rd1613;
	}
	shf.r.wrap.b32 	%r6564, %r6563, %r6562, 28;
	shf.r.wrap.b32 	%r6565, %r6562, %r6563, 28;
	mov.b64 	%rd1628, {%r6565, %r6564};
	shf.l.wrap.b32 	%r6566, %r6562, %r6563, 30;
	shf.l.wrap.b32 	%r6567, %r6563, %r6562, 30;
	mov.b64 	%rd1629, {%r6567, %r6566};
	xor.b64  	%rd1630, %rd1629, %rd1628;
	shf.l.wrap.b32 	%r6568, %r6562, %r6563, 25;
	shf.l.wrap.b32 	%r6569, %r6563, %r6562, 25;
	mov.b64 	%rd1631, {%r6569, %r6568};
	xor.b64  	%rd1632, %rd1630, %rd1631;
	xor.b64  	%rd1633, %rd1613, %rd1563;
	xor.b64  	%rd1634, %rd1613, %rd1588;
	and.b64  	%rd1635, %rd1634, %rd1633;
	xor.b64  	%rd1636, %rd1635, %rd1613;
	add.s64 	%rd1637, %rd1626, %rd1636;
	add.s64 	%rd1638, %rd1637, %rd1632;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6570,%dummy}, %rd1627;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6571}, %rd1627;
	}
	shf.r.wrap.b32 	%r6572, %r6571, %r6570, 14;
	shf.r.wrap.b32 	%r6573, %r6570, %r6571, 14;
	mov.b64 	%rd1639, {%r6573, %r6572};
	shf.r.wrap.b32 	%r6574, %r6571, %r6570, 18;
	shf.r.wrap.b32 	%r6575, %r6570, %r6571, 18;
	mov.b64 	%rd1640, {%r6575, %r6574};
	xor.b64  	%rd1641, %rd1640, %rd1639;
	shf.l.wrap.b32 	%r6576, %r6570, %r6571, 23;
	shf.l.wrap.b32 	%r6577, %r6571, %r6570, 23;
	mov.b64 	%rd1642, {%r6577, %r6576};
	xor.b64  	%rd1643, %rd1641, %rd1642;
	xor.b64  	%rd1644, %rd1602, %rd1577;
	and.b64  	%rd1645, %rd1627, %rd1644;
	xor.b64  	%rd1646, %rd1645, %rd1577;
	add.s64 	%rd1647, %rd1552, %rd1275;
	ld.const.u64 	%rd1648, [k_sha512+368];
	add.s64 	%rd1649, %rd1647, %rd1648;
	add.s64 	%rd1650, %rd1649, %rd1646;
	add.s64 	%rd1651, %rd1650, %rd1643;
	add.s64 	%rd1652, %rd1651, %rd1563;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6578,%dummy}, %rd1638;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6579}, %rd1638;
	}
	shf.r.wrap.b32 	%r6580, %r6579, %r6578, 28;
	shf.r.wrap.b32 	%r6581, %r6578, %r6579, 28;
	mov.b64 	%rd1653, {%r6581, %r6580};
	shf.l.wrap.b32 	%r6582, %r6578, %r6579, 30;
	shf.l.wrap.b32 	%r6583, %r6579, %r6578, 30;
	mov.b64 	%rd1654, {%r6583, %r6582};
	xor.b64  	%rd1655, %rd1654, %rd1653;
	shf.l.wrap.b32 	%r6584, %r6578, %r6579, 25;
	shf.l.wrap.b32 	%r6585, %r6579, %r6578, 25;
	mov.b64 	%rd1656, {%r6585, %r6584};
	xor.b64  	%rd1657, %rd1655, %rd1656;
	xor.b64  	%rd1658, %rd1638, %rd1588;
	xor.b64  	%rd1659, %rd1638, %rd1613;
	and.b64  	%rd1660, %rd1659, %rd1658;
	xor.b64  	%rd1661, %rd1660, %rd1638;
	add.s64 	%rd1662, %rd1651, %rd1661;
	add.s64 	%rd1663, %rd1662, %rd1657;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6586,%dummy}, %rd1652;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6587}, %rd1652;
	}
	shf.r.wrap.b32 	%r6588, %r6587, %r6586, 14;
	shf.r.wrap.b32 	%r6589, %r6586, %r6587, 14;
	mov.b64 	%rd1664, {%r6589, %r6588};
	shf.r.wrap.b32 	%r6590, %r6587, %r6586, 18;
	shf.r.wrap.b32 	%r6591, %r6586, %r6587, 18;
	mov.b64 	%rd1665, {%r6591, %r6590};
	xor.b64  	%rd1666, %rd1665, %rd1664;
	shf.l.wrap.b32 	%r6592, %r6586, %r6587, 23;
	shf.l.wrap.b32 	%r6593, %r6587, %r6586, 23;
	mov.b64 	%rd1667, {%r6593, %r6592};
	xor.b64  	%rd1668, %rd1666, %rd1667;
	xor.b64  	%rd1669, %rd1627, %rd1602;
	and.b64  	%rd1670, %rd1652, %rd1669;
	xor.b64  	%rd1671, %rd1670, %rd1602;
	add.s64 	%rd1672, %rd1577, %rd1288;
	ld.const.u64 	%rd1673, [k_sha512+376];
	add.s64 	%rd1674, %rd1672, %rd1673;
	add.s64 	%rd1675, %rd1674, %rd1671;
	add.s64 	%rd1676, %rd1675, %rd1668;
	add.s64 	%rd1677, %rd1676, %rd1588;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6594,%dummy}, %rd1663;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6595}, %rd1663;
	}
	shf.r.wrap.b32 	%r6596, %r6595, %r6594, 28;
	shf.r.wrap.b32 	%r6597, %r6594, %r6595, 28;
	mov.b64 	%rd1678, {%r6597, %r6596};
	shf.l.wrap.b32 	%r6598, %r6594, %r6595, 30;
	shf.l.wrap.b32 	%r6599, %r6595, %r6594, 30;
	mov.b64 	%rd1679, {%r6599, %r6598};
	xor.b64  	%rd1680, %rd1679, %rd1678;
	shf.l.wrap.b32 	%r6600, %r6594, %r6595, 25;
	shf.l.wrap.b32 	%r6601, %r6595, %r6594, 25;
	mov.b64 	%rd1681, {%r6601, %r6600};
	xor.b64  	%rd1682, %rd1680, %rd1681;
	xor.b64  	%rd1683, %rd1663, %rd1613;
	xor.b64  	%rd1684, %rd1663, %rd1638;
	and.b64  	%rd1685, %rd1684, %rd1683;
	xor.b64  	%rd1686, %rd1685, %rd1663;
	add.s64 	%rd1687, %rd1676, %rd1686;
	add.s64 	%rd1688, %rd1687, %rd1682;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6602,%dummy}, %rd1275;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6603}, %rd1275;
	}
	shf.r.wrap.b32 	%r6604, %r6603, %r6602, 19;
	shf.r.wrap.b32 	%r6605, %r6602, %r6603, 19;
	mov.b64 	%rd1689, {%r6605, %r6604};
	shf.l.wrap.b32 	%r6606, %r6602, %r6603, 3;
	shf.l.wrap.b32 	%r6607, %r6603, %r6602, 3;
	mov.b64 	%rd1690, {%r6607, %r6606};
	shr.u64 	%rd1691, %rd1275, 6;
	xor.b64  	%rd1692, %rd1689, %rd1691;
	xor.b64  	%rd1693, %rd1692, %rd1690;
	shf.r.wrap.b32 	%r6608, %r6217, %r6216, 1;
	shf.r.wrap.b32 	%r6609, %r6216, %r6217, 1;
	mov.b64 	%rd1694, {%r6609, %r6608};
	shf.r.wrap.b32 	%r6610, %r6217, %r6216, 8;
	shf.r.wrap.b32 	%r6611, %r6216, %r6217, 8;
	mov.b64 	%rd1695, {%r6611, %r6610};
	shr.u64 	%rd1696, %rd1106, 7;
	xor.b64  	%rd1697, %rd1694, %rd1696;
	xor.b64  	%rd1698, %rd1697, %rd1695;
	add.s64 	%rd1699, %rd1210, %rd1093;
	add.s64 	%rd1700, %rd1699, %rd1693;
	add.s64 	%rd1701, %rd1700, %rd1698;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6612,%dummy}, %rd1288;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6613}, %rd1288;
	}
	shf.r.wrap.b32 	%r6614, %r6613, %r6612, 19;
	shf.r.wrap.b32 	%r6615, %r6612, %r6613, 19;
	mov.b64 	%rd1702, {%r6615, %r6614};
	shf.l.wrap.b32 	%r6616, %r6612, %r6613, 3;
	shf.l.wrap.b32 	%r6617, %r6613, %r6612, 3;
	mov.b64 	%rd1703, {%r6617, %r6616};
	shr.u64 	%rd1704, %rd1288, 6;
	xor.b64  	%rd1705, %rd1702, %rd1704;
	xor.b64  	%rd1706, %rd1705, %rd1703;
	shf.r.wrap.b32 	%r6618, %r6227, %r6226, 1;
	shf.r.wrap.b32 	%r6619, %r6226, %r6227, 1;
	mov.b64 	%rd1707, {%r6619, %r6618};
	shf.r.wrap.b32 	%r6620, %r6227, %r6226, 8;
	shf.r.wrap.b32 	%r6621, %r6226, %r6227, 8;
	mov.b64 	%rd1708, {%r6621, %r6620};
	shr.u64 	%rd1709, %rd1119, 7;
	xor.b64  	%rd1710, %rd1707, %rd1709;
	xor.b64  	%rd1711, %rd1710, %rd1708;
	add.s64 	%rd1712, %rd1223, %rd1106;
	add.s64 	%rd1713, %rd1712, %rd1706;
	add.s64 	%rd1714, %rd1713, %rd1711;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6622,%dummy}, %rd1701;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6623}, %rd1701;
	}
	shf.r.wrap.b32 	%r6624, %r6623, %r6622, 19;
	shf.r.wrap.b32 	%r6625, %r6622, %r6623, 19;
	mov.b64 	%rd1715, {%r6625, %r6624};
	shf.l.wrap.b32 	%r6626, %r6622, %r6623, 3;
	shf.l.wrap.b32 	%r6627, %r6623, %r6622, 3;
	mov.b64 	%rd1716, {%r6627, %r6626};
	shr.u64 	%rd1717, %rd1701, 6;
	xor.b64  	%rd1718, %rd1715, %rd1717;
	xor.b64  	%rd1719, %rd1718, %rd1716;
	shf.r.wrap.b32 	%r6628, %r6237, %r6236, 1;
	shf.r.wrap.b32 	%r6629, %r6236, %r6237, 1;
	mov.b64 	%rd1720, {%r6629, %r6628};
	shf.r.wrap.b32 	%r6630, %r6237, %r6236, 8;
	shf.r.wrap.b32 	%r6631, %r6236, %r6237, 8;
	mov.b64 	%rd1721, {%r6631, %r6630};
	shr.u64 	%rd1722, %rd1132, 7;
	xor.b64  	%rd1723, %rd1720, %rd1722;
	xor.b64  	%rd1724, %rd1723, %rd1721;
	add.s64 	%rd1725, %rd1236, %rd1119;
	add.s64 	%rd1726, %rd1725, %rd1719;
	add.s64 	%rd1727, %rd1726, %rd1724;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6632,%dummy}, %rd1714;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6633}, %rd1714;
	}
	shf.r.wrap.b32 	%r6634, %r6633, %r6632, 19;
	shf.r.wrap.b32 	%r6635, %r6632, %r6633, 19;
	mov.b64 	%rd1728, {%r6635, %r6634};
	shf.l.wrap.b32 	%r6636, %r6632, %r6633, 3;
	shf.l.wrap.b32 	%r6637, %r6633, %r6632, 3;
	mov.b64 	%rd1729, {%r6637, %r6636};
	shr.u64 	%rd1730, %rd1714, 6;
	xor.b64  	%rd1731, %rd1728, %rd1730;
	xor.b64  	%rd1732, %rd1731, %rd1729;
	shf.r.wrap.b32 	%r6638, %r6247, %r6246, 1;
	shf.r.wrap.b32 	%r6639, %r6246, %r6247, 1;
	mov.b64 	%rd1733, {%r6639, %r6638};
	shf.r.wrap.b32 	%r6640, %r6247, %r6246, 8;
	shf.r.wrap.b32 	%r6641, %r6246, %r6247, 8;
	mov.b64 	%rd1734, {%r6641, %r6640};
	shr.u64 	%rd1735, %rd1145, 7;
	xor.b64  	%rd1736, %rd1733, %rd1735;
	xor.b64  	%rd1737, %rd1736, %rd1734;
	add.s64 	%rd1738, %rd1249, %rd1132;
	add.s64 	%rd1739, %rd1738, %rd1732;
	add.s64 	%rd1740, %rd1739, %rd1737;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6642,%dummy}, %rd1727;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6643}, %rd1727;
	}
	shf.r.wrap.b32 	%r6644, %r6643, %r6642, 19;
	shf.r.wrap.b32 	%r6645, %r6642, %r6643, 19;
	mov.b64 	%rd1741, {%r6645, %r6644};
	shf.l.wrap.b32 	%r6646, %r6642, %r6643, 3;
	shf.l.wrap.b32 	%r6647, %r6643, %r6642, 3;
	mov.b64 	%rd1742, {%r6647, %r6646};
	shr.u64 	%rd1743, %rd1727, 6;
	xor.b64  	%rd1744, %rd1741, %rd1743;
	xor.b64  	%rd1745, %rd1744, %rd1742;
	shf.r.wrap.b32 	%r6648, %r6257, %r6256, 1;
	shf.r.wrap.b32 	%r6649, %r6256, %r6257, 1;
	mov.b64 	%rd1746, {%r6649, %r6648};
	shf.r.wrap.b32 	%r6650, %r6257, %r6256, 8;
	shf.r.wrap.b32 	%r6651, %r6256, %r6257, 8;
	mov.b64 	%rd1747, {%r6651, %r6650};
	shr.u64 	%rd1748, %rd1158, 7;
	xor.b64  	%rd1749, %rd1746, %rd1748;
	xor.b64  	%rd1750, %rd1749, %rd1747;
	add.s64 	%rd1751, %rd1262, %rd1145;
	add.s64 	%rd1752, %rd1751, %rd1745;
	add.s64 	%rd1753, %rd1752, %rd1750;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6652,%dummy}, %rd1740;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6653}, %rd1740;
	}
	shf.r.wrap.b32 	%r6654, %r6653, %r6652, 19;
	shf.r.wrap.b32 	%r6655, %r6652, %r6653, 19;
	mov.b64 	%rd1754, {%r6655, %r6654};
	shf.l.wrap.b32 	%r6656, %r6652, %r6653, 3;
	shf.l.wrap.b32 	%r6657, %r6653, %r6652, 3;
	mov.b64 	%rd1755, {%r6657, %r6656};
	shr.u64 	%rd1756, %rd1740, 6;
	xor.b64  	%rd1757, %rd1754, %rd1756;
	xor.b64  	%rd1758, %rd1757, %rd1755;
	shf.r.wrap.b32 	%r6658, %r6267, %r6266, 1;
	shf.r.wrap.b32 	%r6659, %r6266, %r6267, 1;
	mov.b64 	%rd1759, {%r6659, %r6658};
	shf.r.wrap.b32 	%r6660, %r6267, %r6266, 8;
	shf.r.wrap.b32 	%r6661, %r6266, %r6267, 8;
	mov.b64 	%rd1760, {%r6661, %r6660};
	shr.u64 	%rd1761, %rd1171, 7;
	xor.b64  	%rd1762, %rd1759, %rd1761;
	xor.b64  	%rd1763, %rd1762, %rd1760;
	add.s64 	%rd1764, %rd1275, %rd1158;
	add.s64 	%rd1765, %rd1764, %rd1758;
	add.s64 	%rd1766, %rd1765, %rd1763;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6662,%dummy}, %rd1753;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6663}, %rd1753;
	}
	shf.r.wrap.b32 	%r6664, %r6663, %r6662, 19;
	shf.r.wrap.b32 	%r6665, %r6662, %r6663, 19;
	mov.b64 	%rd1767, {%r6665, %r6664};
	shf.l.wrap.b32 	%r6666, %r6662, %r6663, 3;
	shf.l.wrap.b32 	%r6667, %r6663, %r6662, 3;
	mov.b64 	%rd1768, {%r6667, %r6666};
	shr.u64 	%rd1769, %rd1753, 6;
	xor.b64  	%rd1770, %rd1767, %rd1769;
	xor.b64  	%rd1771, %rd1770, %rd1768;
	shf.r.wrap.b32 	%r6668, %r6277, %r6276, 1;
	shf.r.wrap.b32 	%r6669, %r6276, %r6277, 1;
	mov.b64 	%rd1772, {%r6669, %r6668};
	shf.r.wrap.b32 	%r6670, %r6277, %r6276, 8;
	shf.r.wrap.b32 	%r6671, %r6276, %r6277, 8;
	mov.b64 	%rd1773, {%r6671, %r6670};
	shr.u64 	%rd1774, %rd1184, 7;
	xor.b64  	%rd1775, %rd1772, %rd1774;
	xor.b64  	%rd1776, %rd1775, %rd1773;
	add.s64 	%rd1777, %rd1288, %rd1171;
	add.s64 	%rd1778, %rd1777, %rd1771;
	add.s64 	%rd1779, %rd1778, %rd1776;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6672,%dummy}, %rd1766;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6673}, %rd1766;
	}
	shf.r.wrap.b32 	%r6674, %r6673, %r6672, 19;
	shf.r.wrap.b32 	%r6675, %r6672, %r6673, 19;
	mov.b64 	%rd1780, {%r6675, %r6674};
	shf.l.wrap.b32 	%r6676, %r6672, %r6673, 3;
	shf.l.wrap.b32 	%r6677, %r6673, %r6672, 3;
	mov.b64 	%rd1781, {%r6677, %r6676};
	shr.u64 	%rd1782, %rd1766, 6;
	xor.b64  	%rd1783, %rd1780, %rd1782;
	xor.b64  	%rd1784, %rd1783, %rd1781;
	shf.r.wrap.b32 	%r6678, %r6287, %r6286, 1;
	shf.r.wrap.b32 	%r6679, %r6286, %r6287, 1;
	mov.b64 	%rd1785, {%r6679, %r6678};
	shf.r.wrap.b32 	%r6680, %r6287, %r6286, 8;
	shf.r.wrap.b32 	%r6681, %r6286, %r6287, 8;
	mov.b64 	%rd1786, {%r6681, %r6680};
	shr.u64 	%rd1787, %rd1197, 7;
	xor.b64  	%rd1788, %rd1785, %rd1787;
	xor.b64  	%rd1789, %rd1788, %rd1786;
	add.s64 	%rd1790, %rd1701, %rd1184;
	add.s64 	%rd1791, %rd1790, %rd1784;
	add.s64 	%rd1792, %rd1791, %rd1789;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6682,%dummy}, %rd1779;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6683}, %rd1779;
	}
	shf.r.wrap.b32 	%r6684, %r6683, %r6682, 19;
	shf.r.wrap.b32 	%r6685, %r6682, %r6683, 19;
	mov.b64 	%rd1793, {%r6685, %r6684};
	shf.l.wrap.b32 	%r6686, %r6682, %r6683, 3;
	shf.l.wrap.b32 	%r6687, %r6683, %r6682, 3;
	mov.b64 	%rd1794, {%r6687, %r6686};
	shr.u64 	%rd1795, %rd1779, 6;
	xor.b64  	%rd1796, %rd1793, %rd1795;
	xor.b64  	%rd1797, %rd1796, %rd1794;
	shf.r.wrap.b32 	%r6688, %r6297, %r6296, 1;
	shf.r.wrap.b32 	%r6689, %r6296, %r6297, 1;
	mov.b64 	%rd1798, {%r6689, %r6688};
	shf.r.wrap.b32 	%r6690, %r6297, %r6296, 8;
	shf.r.wrap.b32 	%r6691, %r6296, %r6297, 8;
	mov.b64 	%rd1799, {%r6691, %r6690};
	shr.u64 	%rd1800, %rd1210, 7;
	xor.b64  	%rd1801, %rd1798, %rd1800;
	xor.b64  	%rd1802, %rd1801, %rd1799;
	add.s64 	%rd1803, %rd1714, %rd1197;
	add.s64 	%rd1804, %rd1803, %rd1797;
	add.s64 	%rd1805, %rd1804, %rd1802;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6692,%dummy}, %rd1792;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6693}, %rd1792;
	}
	shf.r.wrap.b32 	%r6694, %r6693, %r6692, 19;
	shf.r.wrap.b32 	%r6695, %r6692, %r6693, 19;
	mov.b64 	%rd1806, {%r6695, %r6694};
	shf.l.wrap.b32 	%r6696, %r6692, %r6693, 3;
	shf.l.wrap.b32 	%r6697, %r6693, %r6692, 3;
	mov.b64 	%rd1807, {%r6697, %r6696};
	shr.u64 	%rd1808, %rd1792, 6;
	xor.b64  	%rd1809, %rd1806, %rd1808;
	xor.b64  	%rd1810, %rd1809, %rd1807;
	shf.r.wrap.b32 	%r6698, %r6307, %r6306, 1;
	shf.r.wrap.b32 	%r6699, %r6306, %r6307, 1;
	mov.b64 	%rd1811, {%r6699, %r6698};
	shf.r.wrap.b32 	%r6700, %r6307, %r6306, 8;
	shf.r.wrap.b32 	%r6701, %r6306, %r6307, 8;
	mov.b64 	%rd1812, {%r6701, %r6700};
	shr.u64 	%rd1813, %rd1223, 7;
	xor.b64  	%rd1814, %rd1811, %rd1813;
	xor.b64  	%rd1815, %rd1814, %rd1812;
	add.s64 	%rd1816, %rd1727, %rd1210;
	add.s64 	%rd1817, %rd1816, %rd1810;
	add.s64 	%rd1818, %rd1817, %rd1815;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6702,%dummy}, %rd1805;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6703}, %rd1805;
	}
	shf.r.wrap.b32 	%r6704, %r6703, %r6702, 19;
	shf.r.wrap.b32 	%r6705, %r6702, %r6703, 19;
	mov.b64 	%rd1819, {%r6705, %r6704};
	shf.l.wrap.b32 	%r6706, %r6702, %r6703, 3;
	shf.l.wrap.b32 	%r6707, %r6703, %r6702, 3;
	mov.b64 	%rd1820, {%r6707, %r6706};
	shr.u64 	%rd1821, %rd1805, 6;
	xor.b64  	%rd1822, %rd1819, %rd1821;
	xor.b64  	%rd1823, %rd1822, %rd1820;
	shf.r.wrap.b32 	%r6708, %r6317, %r6316, 1;
	shf.r.wrap.b32 	%r6709, %r6316, %r6317, 1;
	mov.b64 	%rd1824, {%r6709, %r6708};
	shf.r.wrap.b32 	%r6710, %r6317, %r6316, 8;
	shf.r.wrap.b32 	%r6711, %r6316, %r6317, 8;
	mov.b64 	%rd1825, {%r6711, %r6710};
	shr.u64 	%rd1826, %rd1236, 7;
	xor.b64  	%rd1827, %rd1824, %rd1826;
	xor.b64  	%rd1828, %rd1827, %rd1825;
	add.s64 	%rd1829, %rd1740, %rd1223;
	add.s64 	%rd1830, %rd1829, %rd1823;
	add.s64 	%rd1831, %rd1830, %rd1828;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6712,%dummy}, %rd1818;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6713}, %rd1818;
	}
	shf.r.wrap.b32 	%r6714, %r6713, %r6712, 19;
	shf.r.wrap.b32 	%r6715, %r6712, %r6713, 19;
	mov.b64 	%rd1832, {%r6715, %r6714};
	shf.l.wrap.b32 	%r6716, %r6712, %r6713, 3;
	shf.l.wrap.b32 	%r6717, %r6713, %r6712, 3;
	mov.b64 	%rd1833, {%r6717, %r6716};
	shr.u64 	%rd1834, %rd1818, 6;
	xor.b64  	%rd1835, %rd1832, %rd1834;
	xor.b64  	%rd1836, %rd1835, %rd1833;
	shf.r.wrap.b32 	%r6718, %r6327, %r6326, 1;
	shf.r.wrap.b32 	%r6719, %r6326, %r6327, 1;
	mov.b64 	%rd1837, {%r6719, %r6718};
	shf.r.wrap.b32 	%r6720, %r6327, %r6326, 8;
	shf.r.wrap.b32 	%r6721, %r6326, %r6327, 8;
	mov.b64 	%rd1838, {%r6721, %r6720};
	shr.u64 	%rd1839, %rd1249, 7;
	xor.b64  	%rd1840, %rd1837, %rd1839;
	xor.b64  	%rd1841, %rd1840, %rd1838;
	add.s64 	%rd1842, %rd1753, %rd1236;
	add.s64 	%rd1843, %rd1842, %rd1836;
	add.s64 	%rd1844, %rd1843, %rd1841;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6722,%dummy}, %rd1831;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6723}, %rd1831;
	}
	shf.r.wrap.b32 	%r6724, %r6723, %r6722, 19;
	shf.r.wrap.b32 	%r6725, %r6722, %r6723, 19;
	mov.b64 	%rd1845, {%r6725, %r6724};
	shf.l.wrap.b32 	%r6726, %r6722, %r6723, 3;
	shf.l.wrap.b32 	%r6727, %r6723, %r6722, 3;
	mov.b64 	%rd1846, {%r6727, %r6726};
	shr.u64 	%rd1847, %rd1831, 6;
	xor.b64  	%rd1848, %rd1845, %rd1847;
	xor.b64  	%rd1849, %rd1848, %rd1846;
	shf.r.wrap.b32 	%r6728, %r6337, %r6336, 1;
	shf.r.wrap.b32 	%r6729, %r6336, %r6337, 1;
	mov.b64 	%rd1850, {%r6729, %r6728};
	shf.r.wrap.b32 	%r6730, %r6337, %r6336, 8;
	shf.r.wrap.b32 	%r6731, %r6336, %r6337, 8;
	mov.b64 	%rd1851, {%r6731, %r6730};
	shr.u64 	%rd1852, %rd1262, 7;
	xor.b64  	%rd1853, %rd1850, %rd1852;
	xor.b64  	%rd1854, %rd1853, %rd1851;
	add.s64 	%rd1855, %rd1766, %rd1249;
	add.s64 	%rd1856, %rd1855, %rd1849;
	add.s64 	%rd1857, %rd1856, %rd1854;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6732,%dummy}, %rd1844;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6733}, %rd1844;
	}
	shf.r.wrap.b32 	%r6734, %r6733, %r6732, 19;
	shf.r.wrap.b32 	%r6735, %r6732, %r6733, 19;
	mov.b64 	%rd1858, {%r6735, %r6734};
	shf.l.wrap.b32 	%r6736, %r6732, %r6733, 3;
	shf.l.wrap.b32 	%r6737, %r6733, %r6732, 3;
	mov.b64 	%rd1859, {%r6737, %r6736};
	shr.u64 	%rd1860, %rd1844, 6;
	xor.b64  	%rd1861, %rd1858, %rd1860;
	xor.b64  	%rd1862, %rd1861, %rd1859;
	shf.r.wrap.b32 	%r6738, %r6603, %r6602, 1;
	shf.r.wrap.b32 	%r6739, %r6602, %r6603, 1;
	mov.b64 	%rd1863, {%r6739, %r6738};
	shf.r.wrap.b32 	%r6740, %r6603, %r6602, 8;
	shf.r.wrap.b32 	%r6741, %r6602, %r6603, 8;
	mov.b64 	%rd1864, {%r6741, %r6740};
	shr.u64 	%rd1865, %rd1275, 7;
	xor.b64  	%rd1866, %rd1863, %rd1865;
	xor.b64  	%rd1867, %rd1866, %rd1864;
	add.s64 	%rd1868, %rd1779, %rd1262;
	add.s64 	%rd1869, %rd1868, %rd1862;
	add.s64 	%rd1870, %rd1869, %rd1867;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6742,%dummy}, %rd1857;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6743}, %rd1857;
	}
	shf.r.wrap.b32 	%r6744, %r6743, %r6742, 19;
	shf.r.wrap.b32 	%r6745, %r6742, %r6743, 19;
	mov.b64 	%rd1871, {%r6745, %r6744};
	shf.l.wrap.b32 	%r6746, %r6742, %r6743, 3;
	shf.l.wrap.b32 	%r6747, %r6743, %r6742, 3;
	mov.b64 	%rd1872, {%r6747, %r6746};
	shr.u64 	%rd1873, %rd1857, 6;
	xor.b64  	%rd1874, %rd1871, %rd1873;
	xor.b64  	%rd1875, %rd1874, %rd1872;
	shf.r.wrap.b32 	%r6748, %r6613, %r6612, 1;
	shf.r.wrap.b32 	%r6749, %r6612, %r6613, 1;
	mov.b64 	%rd1876, {%r6749, %r6748};
	shf.r.wrap.b32 	%r6750, %r6613, %r6612, 8;
	shf.r.wrap.b32 	%r6751, %r6612, %r6613, 8;
	mov.b64 	%rd1877, {%r6751, %r6750};
	shr.u64 	%rd1878, %rd1288, 7;
	xor.b64  	%rd1879, %rd1876, %rd1878;
	xor.b64  	%rd1880, %rd1879, %rd1877;
	add.s64 	%rd1881, %rd1792, %rd1275;
	add.s64 	%rd1882, %rd1881, %rd1875;
	add.s64 	%rd1883, %rd1882, %rd1880;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6752,%dummy}, %rd1870;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6753}, %rd1870;
	}
	shf.r.wrap.b32 	%r6754, %r6753, %r6752, 19;
	shf.r.wrap.b32 	%r6755, %r6752, %r6753, 19;
	mov.b64 	%rd1884, {%r6755, %r6754};
	shf.l.wrap.b32 	%r6756, %r6752, %r6753, 3;
	shf.l.wrap.b32 	%r6757, %r6753, %r6752, 3;
	mov.b64 	%rd1885, {%r6757, %r6756};
	shr.u64 	%rd1886, %rd1870, 6;
	xor.b64  	%rd1887, %rd1884, %rd1886;
	xor.b64  	%rd1888, %rd1887, %rd1885;
	shf.r.wrap.b32 	%r6758, %r6623, %r6622, 1;
	shf.r.wrap.b32 	%r6759, %r6622, %r6623, 1;
	mov.b64 	%rd1889, {%r6759, %r6758};
	shf.r.wrap.b32 	%r6760, %r6623, %r6622, 8;
	shf.r.wrap.b32 	%r6761, %r6622, %r6623, 8;
	mov.b64 	%rd1890, {%r6761, %r6760};
	shr.u64 	%rd1891, %rd1701, 7;
	xor.b64  	%rd1892, %rd1889, %rd1891;
	xor.b64  	%rd1893, %rd1892, %rd1890;
	add.s64 	%rd1894, %rd1805, %rd1288;
	add.s64 	%rd1895, %rd1894, %rd1888;
	add.s64 	%rd1896, %rd1895, %rd1893;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6762,%dummy}, %rd1677;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6763}, %rd1677;
	}
	shf.r.wrap.b32 	%r6764, %r6763, %r6762, 14;
	shf.r.wrap.b32 	%r6765, %r6762, %r6763, 14;
	mov.b64 	%rd1897, {%r6765, %r6764};
	shf.r.wrap.b32 	%r6766, %r6763, %r6762, 18;
	shf.r.wrap.b32 	%r6767, %r6762, %r6763, 18;
	mov.b64 	%rd1898, {%r6767, %r6766};
	xor.b64  	%rd1899, %rd1898, %rd1897;
	shf.l.wrap.b32 	%r6768, %r6762, %r6763, 23;
	shf.l.wrap.b32 	%r6769, %r6763, %r6762, 23;
	mov.b64 	%rd1900, {%r6769, %r6768};
	xor.b64  	%rd1901, %rd1899, %rd1900;
	xor.b64  	%rd1902, %rd1652, %rd1627;
	and.b64  	%rd1903, %rd1902, %rd1677;
	xor.b64  	%rd1904, %rd1903, %rd1627;
	add.s64 	%rd1905, %rd1904, %rd1602;
	add.s64 	%rd1906, %rd1905, %rd1701;
	ld.const.u64 	%rd1907, [k_sha512+384];
	add.s64 	%rd1908, %rd1906, %rd1907;
	add.s64 	%rd1909, %rd1908, %rd1901;
	add.s64 	%rd1910, %rd1909, %rd1613;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6770,%dummy}, %rd1688;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6771}, %rd1688;
	}
	shf.r.wrap.b32 	%r6772, %r6771, %r6770, 28;
	shf.r.wrap.b32 	%r6773, %r6770, %r6771, 28;
	mov.b64 	%rd1911, {%r6773, %r6772};
	shf.l.wrap.b32 	%r6774, %r6770, %r6771, 30;
	shf.l.wrap.b32 	%r6775, %r6771, %r6770, 30;
	mov.b64 	%rd1912, {%r6775, %r6774};
	xor.b64  	%rd1913, %rd1912, %rd1911;
	shf.l.wrap.b32 	%r6776, %r6770, %r6771, 25;
	shf.l.wrap.b32 	%r6777, %r6771, %r6770, 25;
	mov.b64 	%rd1914, {%r6777, %r6776};
	xor.b64  	%rd1915, %rd1913, %rd1914;
	xor.b64  	%rd1916, %rd1688, %rd1638;
	xor.b64  	%rd1917, %rd1688, %rd1663;
	and.b64  	%rd1918, %rd1917, %rd1916;
	xor.b64  	%rd1919, %rd1918, %rd1688;
	add.s64 	%rd1920, %rd1909, %rd1919;
	add.s64 	%rd1921, %rd1920, %rd1915;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6778,%dummy}, %rd1910;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6779}, %rd1910;
	}
	shf.r.wrap.b32 	%r6780, %r6779, %r6778, 14;
	shf.r.wrap.b32 	%r6781, %r6778, %r6779, 14;
	mov.b64 	%rd1922, {%r6781, %r6780};
	shf.r.wrap.b32 	%r6782, %r6779, %r6778, 18;
	shf.r.wrap.b32 	%r6783, %r6778, %r6779, 18;
	mov.b64 	%rd1923, {%r6783, %r6782};
	xor.b64  	%rd1924, %rd1923, %rd1922;
	shf.l.wrap.b32 	%r6784, %r6778, %r6779, 23;
	shf.l.wrap.b32 	%r6785, %r6779, %r6778, 23;
	mov.b64 	%rd1925, {%r6785, %r6784};
	xor.b64  	%rd1926, %rd1924, %rd1925;
	xor.b64  	%rd1927, %rd1677, %rd1652;
	and.b64  	%rd1928, %rd1910, %rd1927;
	xor.b64  	%rd1929, %rd1928, %rd1652;
	add.s64 	%rd1930, %rd1714, %rd1627;
	ld.const.u64 	%rd1931, [k_sha512+392];
	add.s64 	%rd1932, %rd1930, %rd1931;
	add.s64 	%rd1933, %rd1932, %rd1929;
	add.s64 	%rd1934, %rd1933, %rd1926;
	add.s64 	%rd1935, %rd1934, %rd1638;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6786,%dummy}, %rd1921;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6787}, %rd1921;
	}
	shf.r.wrap.b32 	%r6788, %r6787, %r6786, 28;
	shf.r.wrap.b32 	%r6789, %r6786, %r6787, 28;
	mov.b64 	%rd1936, {%r6789, %r6788};
	shf.l.wrap.b32 	%r6790, %r6786, %r6787, 30;
	shf.l.wrap.b32 	%r6791, %r6787, %r6786, 30;
	mov.b64 	%rd1937, {%r6791, %r6790};
	xor.b64  	%rd1938, %rd1937, %rd1936;
	shf.l.wrap.b32 	%r6792, %r6786, %r6787, 25;
	shf.l.wrap.b32 	%r6793, %r6787, %r6786, 25;
	mov.b64 	%rd1939, {%r6793, %r6792};
	xor.b64  	%rd1940, %rd1938, %rd1939;
	xor.b64  	%rd1941, %rd1921, %rd1663;
	xor.b64  	%rd1942, %rd1921, %rd1688;
	and.b64  	%rd1943, %rd1942, %rd1941;
	xor.b64  	%rd1944, %rd1943, %rd1921;
	add.s64 	%rd1945, %rd1934, %rd1944;
	add.s64 	%rd1946, %rd1945, %rd1940;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6794,%dummy}, %rd1935;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6795}, %rd1935;
	}
	shf.r.wrap.b32 	%r6796, %r6795, %r6794, 14;
	shf.r.wrap.b32 	%r6797, %r6794, %r6795, 14;
	mov.b64 	%rd1947, {%r6797, %r6796};
	shf.r.wrap.b32 	%r6798, %r6795, %r6794, 18;
	shf.r.wrap.b32 	%r6799, %r6794, %r6795, 18;
	mov.b64 	%rd1948, {%r6799, %r6798};
	xor.b64  	%rd1949, %rd1948, %rd1947;
	shf.l.wrap.b32 	%r6800, %r6794, %r6795, 23;
	shf.l.wrap.b32 	%r6801, %r6795, %r6794, 23;
	mov.b64 	%rd1950, {%r6801, %r6800};
	xor.b64  	%rd1951, %rd1949, %rd1950;
	xor.b64  	%rd1952, %rd1910, %rd1677;
	and.b64  	%rd1953, %rd1935, %rd1952;
	xor.b64  	%rd1954, %rd1953, %rd1677;
	add.s64 	%rd1955, %rd1727, %rd1652;
	ld.const.u64 	%rd1956, [k_sha512+400];
	add.s64 	%rd1957, %rd1955, %rd1956;
	add.s64 	%rd1958, %rd1957, %rd1954;
	add.s64 	%rd1959, %rd1958, %rd1951;
	add.s64 	%rd1960, %rd1959, %rd1663;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6802,%dummy}, %rd1946;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6803}, %rd1946;
	}
	shf.r.wrap.b32 	%r6804, %r6803, %r6802, 28;
	shf.r.wrap.b32 	%r6805, %r6802, %r6803, 28;
	mov.b64 	%rd1961, {%r6805, %r6804};
	shf.l.wrap.b32 	%r6806, %r6802, %r6803, 30;
	shf.l.wrap.b32 	%r6807, %r6803, %r6802, 30;
	mov.b64 	%rd1962, {%r6807, %r6806};
	xor.b64  	%rd1963, %rd1962, %rd1961;
	shf.l.wrap.b32 	%r6808, %r6802, %r6803, 25;
	shf.l.wrap.b32 	%r6809, %r6803, %r6802, 25;
	mov.b64 	%rd1964, {%r6809, %r6808};
	xor.b64  	%rd1965, %rd1963, %rd1964;
	xor.b64  	%rd1966, %rd1946, %rd1688;
	xor.b64  	%rd1967, %rd1946, %rd1921;
	and.b64  	%rd1968, %rd1967, %rd1966;
	xor.b64  	%rd1969, %rd1968, %rd1946;
	add.s64 	%rd1970, %rd1959, %rd1969;
	add.s64 	%rd1971, %rd1970, %rd1965;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6810,%dummy}, %rd1960;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6811}, %rd1960;
	}
	shf.r.wrap.b32 	%r6812, %r6811, %r6810, 14;
	shf.r.wrap.b32 	%r6813, %r6810, %r6811, 14;
	mov.b64 	%rd1972, {%r6813, %r6812};
	shf.r.wrap.b32 	%r6814, %r6811, %r6810, 18;
	shf.r.wrap.b32 	%r6815, %r6810, %r6811, 18;
	mov.b64 	%rd1973, {%r6815, %r6814};
	xor.b64  	%rd1974, %rd1973, %rd1972;
	shf.l.wrap.b32 	%r6816, %r6810, %r6811, 23;
	shf.l.wrap.b32 	%r6817, %r6811, %r6810, 23;
	mov.b64 	%rd1975, {%r6817, %r6816};
	xor.b64  	%rd1976, %rd1974, %rd1975;
	xor.b64  	%rd1977, %rd1935, %rd1910;
	and.b64  	%rd1978, %rd1960, %rd1977;
	xor.b64  	%rd1979, %rd1978, %rd1910;
	add.s64 	%rd1980, %rd1740, %rd1677;
	ld.const.u64 	%rd1981, [k_sha512+408];
	add.s64 	%rd1982, %rd1980, %rd1981;
	add.s64 	%rd1983, %rd1982, %rd1979;
	add.s64 	%rd1984, %rd1983, %rd1976;
	add.s64 	%rd1985, %rd1984, %rd1688;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6818,%dummy}, %rd1971;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6819}, %rd1971;
	}
	shf.r.wrap.b32 	%r6820, %r6819, %r6818, 28;
	shf.r.wrap.b32 	%r6821, %r6818, %r6819, 28;
	mov.b64 	%rd1986, {%r6821, %r6820};
	shf.l.wrap.b32 	%r6822, %r6818, %r6819, 30;
	shf.l.wrap.b32 	%r6823, %r6819, %r6818, 30;
	mov.b64 	%rd1987, {%r6823, %r6822};
	xor.b64  	%rd1988, %rd1987, %rd1986;
	shf.l.wrap.b32 	%r6824, %r6818, %r6819, 25;
	shf.l.wrap.b32 	%r6825, %r6819, %r6818, 25;
	mov.b64 	%rd1989, {%r6825, %r6824};
	xor.b64  	%rd1990, %rd1988, %rd1989;
	xor.b64  	%rd1991, %rd1971, %rd1921;
	xor.b64  	%rd1992, %rd1971, %rd1946;
	and.b64  	%rd1993, %rd1992, %rd1991;
	xor.b64  	%rd1994, %rd1993, %rd1971;
	add.s64 	%rd1995, %rd1984, %rd1994;
	add.s64 	%rd1996, %rd1995, %rd1990;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6826,%dummy}, %rd1985;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6827}, %rd1985;
	}
	shf.r.wrap.b32 	%r6828, %r6827, %r6826, 14;
	shf.r.wrap.b32 	%r6829, %r6826, %r6827, 14;
	mov.b64 	%rd1997, {%r6829, %r6828};
	shf.r.wrap.b32 	%r6830, %r6827, %r6826, 18;
	shf.r.wrap.b32 	%r6831, %r6826, %r6827, 18;
	mov.b64 	%rd1998, {%r6831, %r6830};
	xor.b64  	%rd1999, %rd1998, %rd1997;
	shf.l.wrap.b32 	%r6832, %r6826, %r6827, 23;
	shf.l.wrap.b32 	%r6833, %r6827, %r6826, 23;
	mov.b64 	%rd2000, {%r6833, %r6832};
	xor.b64  	%rd2001, %rd1999, %rd2000;
	xor.b64  	%rd2002, %rd1960, %rd1935;
	and.b64  	%rd2003, %rd1985, %rd2002;
	xor.b64  	%rd2004, %rd2003, %rd1935;
	add.s64 	%rd2005, %rd1910, %rd1753;
	ld.const.u64 	%rd2006, [k_sha512+416];
	add.s64 	%rd2007, %rd2005, %rd2006;
	add.s64 	%rd2008, %rd2007, %rd2004;
	add.s64 	%rd2009, %rd2008, %rd2001;
	add.s64 	%rd2010, %rd2009, %rd1921;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6834,%dummy}, %rd1996;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6835}, %rd1996;
	}
	shf.r.wrap.b32 	%r6836, %r6835, %r6834, 28;
	shf.r.wrap.b32 	%r6837, %r6834, %r6835, 28;
	mov.b64 	%rd2011, {%r6837, %r6836};
	shf.l.wrap.b32 	%r6838, %r6834, %r6835, 30;
	shf.l.wrap.b32 	%r6839, %r6835, %r6834, 30;
	mov.b64 	%rd2012, {%r6839, %r6838};
	xor.b64  	%rd2013, %rd2012, %rd2011;
	shf.l.wrap.b32 	%r6840, %r6834, %r6835, 25;
	shf.l.wrap.b32 	%r6841, %r6835, %r6834, 25;
	mov.b64 	%rd2014, {%r6841, %r6840};
	xor.b64  	%rd2015, %rd2013, %rd2014;
	xor.b64  	%rd2016, %rd1996, %rd1946;
	xor.b64  	%rd2017, %rd1996, %rd1971;
	and.b64  	%rd2018, %rd2017, %rd2016;
	xor.b64  	%rd2019, %rd2018, %rd1996;
	add.s64 	%rd2020, %rd2009, %rd2019;
	add.s64 	%rd2021, %rd2020, %rd2015;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6842,%dummy}, %rd2010;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6843}, %rd2010;
	}
	shf.r.wrap.b32 	%r6844, %r6843, %r6842, 14;
	shf.r.wrap.b32 	%r6845, %r6842, %r6843, 14;
	mov.b64 	%rd2022, {%r6845, %r6844};
	shf.r.wrap.b32 	%r6846, %r6843, %r6842, 18;
	shf.r.wrap.b32 	%r6847, %r6842, %r6843, 18;
	mov.b64 	%rd2023, {%r6847, %r6846};
	xor.b64  	%rd2024, %rd2023, %rd2022;
	shf.l.wrap.b32 	%r6848, %r6842, %r6843, 23;
	shf.l.wrap.b32 	%r6849, %r6843, %r6842, 23;
	mov.b64 	%rd2025, {%r6849, %r6848};
	xor.b64  	%rd2026, %rd2024, %rd2025;
	xor.b64  	%rd2027, %rd1985, %rd1960;
	and.b64  	%rd2028, %rd2010, %rd2027;
	xor.b64  	%rd2029, %rd2028, %rd1960;
	add.s64 	%rd2030, %rd1935, %rd1766;
	ld.const.u64 	%rd2031, [k_sha512+424];
	add.s64 	%rd2032, %rd2030, %rd2031;
	add.s64 	%rd2033, %rd2032, %rd2029;
	add.s64 	%rd2034, %rd2033, %rd2026;
	add.s64 	%rd2035, %rd2034, %rd1946;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6850,%dummy}, %rd2021;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6851}, %rd2021;
	}
	shf.r.wrap.b32 	%r6852, %r6851, %r6850, 28;
	shf.r.wrap.b32 	%r6853, %r6850, %r6851, 28;
	mov.b64 	%rd2036, {%r6853, %r6852};
	shf.l.wrap.b32 	%r6854, %r6850, %r6851, 30;
	shf.l.wrap.b32 	%r6855, %r6851, %r6850, 30;
	mov.b64 	%rd2037, {%r6855, %r6854};
	xor.b64  	%rd2038, %rd2037, %rd2036;
	shf.l.wrap.b32 	%r6856, %r6850, %r6851, 25;
	shf.l.wrap.b32 	%r6857, %r6851, %r6850, 25;
	mov.b64 	%rd2039, {%r6857, %r6856};
	xor.b64  	%rd2040, %rd2038, %rd2039;
	xor.b64  	%rd2041, %rd2021, %rd1971;
	xor.b64  	%rd2042, %rd2021, %rd1996;
	and.b64  	%rd2043, %rd2042, %rd2041;
	xor.b64  	%rd2044, %rd2043, %rd2021;
	add.s64 	%rd2045, %rd2034, %rd2044;
	add.s64 	%rd2046, %rd2045, %rd2040;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6858,%dummy}, %rd2035;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6859}, %rd2035;
	}
	shf.r.wrap.b32 	%r6860, %r6859, %r6858, 14;
	shf.r.wrap.b32 	%r6861, %r6858, %r6859, 14;
	mov.b64 	%rd2047, {%r6861, %r6860};
	shf.r.wrap.b32 	%r6862, %r6859, %r6858, 18;
	shf.r.wrap.b32 	%r6863, %r6858, %r6859, 18;
	mov.b64 	%rd2048, {%r6863, %r6862};
	xor.b64  	%rd2049, %rd2048, %rd2047;
	shf.l.wrap.b32 	%r6864, %r6858, %r6859, 23;
	shf.l.wrap.b32 	%r6865, %r6859, %r6858, 23;
	mov.b64 	%rd2050, {%r6865, %r6864};
	xor.b64  	%rd2051, %rd2049, %rd2050;
	xor.b64  	%rd2052, %rd2010, %rd1985;
	and.b64  	%rd2053, %rd2035, %rd2052;
	xor.b64  	%rd2054, %rd2053, %rd1985;
	add.s64 	%rd2055, %rd1960, %rd1779;
	ld.const.u64 	%rd2056, [k_sha512+432];
	add.s64 	%rd2057, %rd2055, %rd2056;
	add.s64 	%rd2058, %rd2057, %rd2054;
	add.s64 	%rd2059, %rd2058, %rd2051;
	add.s64 	%rd2060, %rd2059, %rd1971;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6866,%dummy}, %rd2046;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6867}, %rd2046;
	}
	shf.r.wrap.b32 	%r6868, %r6867, %r6866, 28;
	shf.r.wrap.b32 	%r6869, %r6866, %r6867, 28;
	mov.b64 	%rd2061, {%r6869, %r6868};
	shf.l.wrap.b32 	%r6870, %r6866, %r6867, 30;
	shf.l.wrap.b32 	%r6871, %r6867, %r6866, 30;
	mov.b64 	%rd2062, {%r6871, %r6870};
	xor.b64  	%rd2063, %rd2062, %rd2061;
	shf.l.wrap.b32 	%r6872, %r6866, %r6867, 25;
	shf.l.wrap.b32 	%r6873, %r6867, %r6866, 25;
	mov.b64 	%rd2064, {%r6873, %r6872};
	xor.b64  	%rd2065, %rd2063, %rd2064;
	xor.b64  	%rd2066, %rd2046, %rd1996;
	xor.b64  	%rd2067, %rd2046, %rd2021;
	and.b64  	%rd2068, %rd2067, %rd2066;
	xor.b64  	%rd2069, %rd2068, %rd2046;
	add.s64 	%rd2070, %rd2059, %rd2069;
	add.s64 	%rd2071, %rd2070, %rd2065;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6874,%dummy}, %rd2060;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6875}, %rd2060;
	}
	shf.r.wrap.b32 	%r6876, %r6875, %r6874, 14;
	shf.r.wrap.b32 	%r6877, %r6874, %r6875, 14;
	mov.b64 	%rd2072, {%r6877, %r6876};
	shf.r.wrap.b32 	%r6878, %r6875, %r6874, 18;
	shf.r.wrap.b32 	%r6879, %r6874, %r6875, 18;
	mov.b64 	%rd2073, {%r6879, %r6878};
	xor.b64  	%rd2074, %rd2073, %rd2072;
	shf.l.wrap.b32 	%r6880, %r6874, %r6875, 23;
	shf.l.wrap.b32 	%r6881, %r6875, %r6874, 23;
	mov.b64 	%rd2075, {%r6881, %r6880};
	xor.b64  	%rd2076, %rd2074, %rd2075;
	xor.b64  	%rd2077, %rd2035, %rd2010;
	and.b64  	%rd2078, %rd2060, %rd2077;
	xor.b64  	%rd2079, %rd2078, %rd2010;
	add.s64 	%rd2080, %rd1985, %rd1792;
	ld.const.u64 	%rd2081, [k_sha512+440];
	add.s64 	%rd2082, %rd2080, %rd2081;
	add.s64 	%rd2083, %rd2082, %rd2079;
	add.s64 	%rd2084, %rd2083, %rd2076;
	add.s64 	%rd2085, %rd2084, %rd1996;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6882,%dummy}, %rd2071;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6883}, %rd2071;
	}
	shf.r.wrap.b32 	%r6884, %r6883, %r6882, 28;
	shf.r.wrap.b32 	%r6885, %r6882, %r6883, 28;
	mov.b64 	%rd2086, {%r6885, %r6884};
	shf.l.wrap.b32 	%r6886, %r6882, %r6883, 30;
	shf.l.wrap.b32 	%r6887, %r6883, %r6882, 30;
	mov.b64 	%rd2087, {%r6887, %r6886};
	xor.b64  	%rd2088, %rd2087, %rd2086;
	shf.l.wrap.b32 	%r6888, %r6882, %r6883, 25;
	shf.l.wrap.b32 	%r6889, %r6883, %r6882, 25;
	mov.b64 	%rd2089, {%r6889, %r6888};
	xor.b64  	%rd2090, %rd2088, %rd2089;
	xor.b64  	%rd2091, %rd2071, %rd2021;
	xor.b64  	%rd2092, %rd2071, %rd2046;
	and.b64  	%rd2093, %rd2092, %rd2091;
	xor.b64  	%rd2094, %rd2093, %rd2071;
	add.s64 	%rd2095, %rd2084, %rd2094;
	add.s64 	%rd2096, %rd2095, %rd2090;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6890,%dummy}, %rd2085;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6891}, %rd2085;
	}
	shf.r.wrap.b32 	%r6892, %r6891, %r6890, 14;
	shf.r.wrap.b32 	%r6893, %r6890, %r6891, 14;
	mov.b64 	%rd2097, {%r6893, %r6892};
	shf.r.wrap.b32 	%r6894, %r6891, %r6890, 18;
	shf.r.wrap.b32 	%r6895, %r6890, %r6891, 18;
	mov.b64 	%rd2098, {%r6895, %r6894};
	xor.b64  	%rd2099, %rd2098, %rd2097;
	shf.l.wrap.b32 	%r6896, %r6890, %r6891, 23;
	shf.l.wrap.b32 	%r6897, %r6891, %r6890, 23;
	mov.b64 	%rd2100, {%r6897, %r6896};
	xor.b64  	%rd2101, %rd2099, %rd2100;
	xor.b64  	%rd2102, %rd2060, %rd2035;
	and.b64  	%rd2103, %rd2085, %rd2102;
	xor.b64  	%rd2104, %rd2103, %rd2035;
	add.s64 	%rd2105, %rd2010, %rd1805;
	ld.const.u64 	%rd2106, [k_sha512+448];
	add.s64 	%rd2107, %rd2105, %rd2106;
	add.s64 	%rd2108, %rd2107, %rd2104;
	add.s64 	%rd2109, %rd2108, %rd2101;
	add.s64 	%rd2110, %rd2109, %rd2021;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6898,%dummy}, %rd2096;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6899}, %rd2096;
	}
	shf.r.wrap.b32 	%r6900, %r6899, %r6898, 28;
	shf.r.wrap.b32 	%r6901, %r6898, %r6899, 28;
	mov.b64 	%rd2111, {%r6901, %r6900};
	shf.l.wrap.b32 	%r6902, %r6898, %r6899, 30;
	shf.l.wrap.b32 	%r6903, %r6899, %r6898, 30;
	mov.b64 	%rd2112, {%r6903, %r6902};
	xor.b64  	%rd2113, %rd2112, %rd2111;
	shf.l.wrap.b32 	%r6904, %r6898, %r6899, 25;
	shf.l.wrap.b32 	%r6905, %r6899, %r6898, 25;
	mov.b64 	%rd2114, {%r6905, %r6904};
	xor.b64  	%rd2115, %rd2113, %rd2114;
	xor.b64  	%rd2116, %rd2096, %rd2046;
	xor.b64  	%rd2117, %rd2096, %rd2071;
	and.b64  	%rd2118, %rd2117, %rd2116;
	xor.b64  	%rd2119, %rd2118, %rd2096;
	add.s64 	%rd2120, %rd2109, %rd2119;
	add.s64 	%rd2121, %rd2120, %rd2115;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6906,%dummy}, %rd2110;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6907}, %rd2110;
	}
	shf.r.wrap.b32 	%r6908, %r6907, %r6906, 14;
	shf.r.wrap.b32 	%r6909, %r6906, %r6907, 14;
	mov.b64 	%rd2122, {%r6909, %r6908};
	shf.r.wrap.b32 	%r6910, %r6907, %r6906, 18;
	shf.r.wrap.b32 	%r6911, %r6906, %r6907, 18;
	mov.b64 	%rd2123, {%r6911, %r6910};
	xor.b64  	%rd2124, %rd2123, %rd2122;
	shf.l.wrap.b32 	%r6912, %r6906, %r6907, 23;
	shf.l.wrap.b32 	%r6913, %r6907, %r6906, 23;
	mov.b64 	%rd2125, {%r6913, %r6912};
	xor.b64  	%rd2126, %rd2124, %rd2125;
	xor.b64  	%rd2127, %rd2085, %rd2060;
	and.b64  	%rd2128, %rd2110, %rd2127;
	xor.b64  	%rd2129, %rd2128, %rd2060;
	add.s64 	%rd2130, %rd2035, %rd1818;
	ld.const.u64 	%rd2131, [k_sha512+456];
	add.s64 	%rd2132, %rd2130, %rd2131;
	add.s64 	%rd2133, %rd2132, %rd2129;
	add.s64 	%rd2134, %rd2133, %rd2126;
	add.s64 	%rd2135, %rd2134, %rd2046;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6914,%dummy}, %rd2121;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6915}, %rd2121;
	}
	shf.r.wrap.b32 	%r6916, %r6915, %r6914, 28;
	shf.r.wrap.b32 	%r6917, %r6914, %r6915, 28;
	mov.b64 	%rd2136, {%r6917, %r6916};
	shf.l.wrap.b32 	%r6918, %r6914, %r6915, 30;
	shf.l.wrap.b32 	%r6919, %r6915, %r6914, 30;
	mov.b64 	%rd2137, {%r6919, %r6918};
	xor.b64  	%rd2138, %rd2137, %rd2136;
	shf.l.wrap.b32 	%r6920, %r6914, %r6915, 25;
	shf.l.wrap.b32 	%r6921, %r6915, %r6914, 25;
	mov.b64 	%rd2139, {%r6921, %r6920};
	xor.b64  	%rd2140, %rd2138, %rd2139;
	xor.b64  	%rd2141, %rd2121, %rd2071;
	xor.b64  	%rd2142, %rd2121, %rd2096;
	and.b64  	%rd2143, %rd2142, %rd2141;
	xor.b64  	%rd2144, %rd2143, %rd2121;
	add.s64 	%rd2145, %rd2134, %rd2144;
	add.s64 	%rd2146, %rd2145, %rd2140;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6922,%dummy}, %rd2135;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6923}, %rd2135;
	}
	shf.r.wrap.b32 	%r6924, %r6923, %r6922, 14;
	shf.r.wrap.b32 	%r6925, %r6922, %r6923, 14;
	mov.b64 	%rd2147, {%r6925, %r6924};
	shf.r.wrap.b32 	%r6926, %r6923, %r6922, 18;
	shf.r.wrap.b32 	%r6927, %r6922, %r6923, 18;
	mov.b64 	%rd2148, {%r6927, %r6926};
	xor.b64  	%rd2149, %rd2148, %rd2147;
	shf.l.wrap.b32 	%r6928, %r6922, %r6923, 23;
	shf.l.wrap.b32 	%r6929, %r6923, %r6922, 23;
	mov.b64 	%rd2150, {%r6929, %r6928};
	xor.b64  	%rd2151, %rd2149, %rd2150;
	xor.b64  	%rd2152, %rd2110, %rd2085;
	and.b64  	%rd2153, %rd2135, %rd2152;
	xor.b64  	%rd2154, %rd2153, %rd2085;
	add.s64 	%rd2155, %rd2060, %rd1831;
	ld.const.u64 	%rd2156, [k_sha512+464];
	add.s64 	%rd2157, %rd2155, %rd2156;
	add.s64 	%rd2158, %rd2157, %rd2154;
	add.s64 	%rd2159, %rd2158, %rd2151;
	add.s64 	%rd2160, %rd2159, %rd2071;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6930,%dummy}, %rd2146;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6931}, %rd2146;
	}
	shf.r.wrap.b32 	%r6932, %r6931, %r6930, 28;
	shf.r.wrap.b32 	%r6933, %r6930, %r6931, 28;
	mov.b64 	%rd2161, {%r6933, %r6932};
	shf.l.wrap.b32 	%r6934, %r6930, %r6931, 30;
	shf.l.wrap.b32 	%r6935, %r6931, %r6930, 30;
	mov.b64 	%rd2162, {%r6935, %r6934};
	xor.b64  	%rd2163, %rd2162, %rd2161;
	shf.l.wrap.b32 	%r6936, %r6930, %r6931, 25;
	shf.l.wrap.b32 	%r6937, %r6931, %r6930, 25;
	mov.b64 	%rd2164, {%r6937, %r6936};
	xor.b64  	%rd2165, %rd2163, %rd2164;
	xor.b64  	%rd2166, %rd2146, %rd2096;
	xor.b64  	%rd2167, %rd2146, %rd2121;
	and.b64  	%rd2168, %rd2167, %rd2166;
	xor.b64  	%rd2169, %rd2168, %rd2146;
	add.s64 	%rd2170, %rd2159, %rd2169;
	add.s64 	%rd2171, %rd2170, %rd2165;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6938,%dummy}, %rd2160;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6939}, %rd2160;
	}
	shf.r.wrap.b32 	%r6940, %r6939, %r6938, 14;
	shf.r.wrap.b32 	%r6941, %r6938, %r6939, 14;
	mov.b64 	%rd2172, {%r6941, %r6940};
	shf.r.wrap.b32 	%r6942, %r6939, %r6938, 18;
	shf.r.wrap.b32 	%r6943, %r6938, %r6939, 18;
	mov.b64 	%rd2173, {%r6943, %r6942};
	xor.b64  	%rd2174, %rd2173, %rd2172;
	shf.l.wrap.b32 	%r6944, %r6938, %r6939, 23;
	shf.l.wrap.b32 	%r6945, %r6939, %r6938, 23;
	mov.b64 	%rd2175, {%r6945, %r6944};
	xor.b64  	%rd2176, %rd2174, %rd2175;
	xor.b64  	%rd2177, %rd2135, %rd2110;
	and.b64  	%rd2178, %rd2160, %rd2177;
	xor.b64  	%rd2179, %rd2178, %rd2110;
	add.s64 	%rd2180, %rd2085, %rd1844;
	ld.const.u64 	%rd2181, [k_sha512+472];
	add.s64 	%rd2182, %rd2180, %rd2181;
	add.s64 	%rd2183, %rd2182, %rd2179;
	add.s64 	%rd2184, %rd2183, %rd2176;
	add.s64 	%rd2185, %rd2184, %rd2096;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6946,%dummy}, %rd2171;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6947}, %rd2171;
	}
	shf.r.wrap.b32 	%r6948, %r6947, %r6946, 28;
	shf.r.wrap.b32 	%r6949, %r6946, %r6947, 28;
	mov.b64 	%rd2186, {%r6949, %r6948};
	shf.l.wrap.b32 	%r6950, %r6946, %r6947, 30;
	shf.l.wrap.b32 	%r6951, %r6947, %r6946, 30;
	mov.b64 	%rd2187, {%r6951, %r6950};
	xor.b64  	%rd2188, %rd2187, %rd2186;
	shf.l.wrap.b32 	%r6952, %r6946, %r6947, 25;
	shf.l.wrap.b32 	%r6953, %r6947, %r6946, 25;
	mov.b64 	%rd2189, {%r6953, %r6952};
	xor.b64  	%rd2190, %rd2188, %rd2189;
	xor.b64  	%rd2191, %rd2171, %rd2121;
	xor.b64  	%rd2192, %rd2171, %rd2146;
	and.b64  	%rd2193, %rd2192, %rd2191;
	xor.b64  	%rd2194, %rd2193, %rd2171;
	add.s64 	%rd2195, %rd2184, %rd2194;
	add.s64 	%rd2196, %rd2195, %rd2190;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6954,%dummy}, %rd2185;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6955}, %rd2185;
	}
	shf.r.wrap.b32 	%r6956, %r6955, %r6954, 14;
	shf.r.wrap.b32 	%r6957, %r6954, %r6955, 14;
	mov.b64 	%rd2197, {%r6957, %r6956};
	shf.r.wrap.b32 	%r6958, %r6955, %r6954, 18;
	shf.r.wrap.b32 	%r6959, %r6954, %r6955, 18;
	mov.b64 	%rd2198, {%r6959, %r6958};
	xor.b64  	%rd2199, %rd2198, %rd2197;
	shf.l.wrap.b32 	%r6960, %r6954, %r6955, 23;
	shf.l.wrap.b32 	%r6961, %r6955, %r6954, 23;
	mov.b64 	%rd2200, {%r6961, %r6960};
	xor.b64  	%rd2201, %rd2199, %rd2200;
	xor.b64  	%rd2202, %rd2160, %rd2135;
	and.b64  	%rd2203, %rd2185, %rd2202;
	xor.b64  	%rd2204, %rd2203, %rd2135;
	add.s64 	%rd2205, %rd2110, %rd1857;
	ld.const.u64 	%rd2206, [k_sha512+480];
	add.s64 	%rd2207, %rd2205, %rd2206;
	add.s64 	%rd2208, %rd2207, %rd2204;
	add.s64 	%rd2209, %rd2208, %rd2201;
	add.s64 	%rd2210, %rd2209, %rd2121;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6962,%dummy}, %rd2196;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6963}, %rd2196;
	}
	shf.r.wrap.b32 	%r6964, %r6963, %r6962, 28;
	shf.r.wrap.b32 	%r6965, %r6962, %r6963, 28;
	mov.b64 	%rd2211, {%r6965, %r6964};
	shf.l.wrap.b32 	%r6966, %r6962, %r6963, 30;
	shf.l.wrap.b32 	%r6967, %r6963, %r6962, 30;
	mov.b64 	%rd2212, {%r6967, %r6966};
	xor.b64  	%rd2213, %rd2212, %rd2211;
	shf.l.wrap.b32 	%r6968, %r6962, %r6963, 25;
	shf.l.wrap.b32 	%r6969, %r6963, %r6962, 25;
	mov.b64 	%rd2214, {%r6969, %r6968};
	xor.b64  	%rd2215, %rd2213, %rd2214;
	xor.b64  	%rd2216, %rd2196, %rd2146;
	xor.b64  	%rd2217, %rd2196, %rd2171;
	and.b64  	%rd2218, %rd2217, %rd2216;
	xor.b64  	%rd2219, %rd2218, %rd2196;
	add.s64 	%rd2220, %rd2209, %rd2219;
	add.s64 	%rd2221, %rd2220, %rd2215;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6970,%dummy}, %rd2210;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6971}, %rd2210;
	}
	shf.r.wrap.b32 	%r6972, %r6971, %r6970, 14;
	shf.r.wrap.b32 	%r6973, %r6970, %r6971, 14;
	mov.b64 	%rd2222, {%r6973, %r6972};
	shf.r.wrap.b32 	%r6974, %r6971, %r6970, 18;
	shf.r.wrap.b32 	%r6975, %r6970, %r6971, 18;
	mov.b64 	%rd2223, {%r6975, %r6974};
	xor.b64  	%rd2224, %rd2223, %rd2222;
	shf.l.wrap.b32 	%r6976, %r6970, %r6971, 23;
	shf.l.wrap.b32 	%r6977, %r6971, %r6970, 23;
	mov.b64 	%rd2225, {%r6977, %r6976};
	xor.b64  	%rd2226, %rd2224, %rd2225;
	xor.b64  	%rd2227, %rd2185, %rd2160;
	and.b64  	%rd2228, %rd2210, %rd2227;
	xor.b64  	%rd2229, %rd2228, %rd2160;
	add.s64 	%rd2230, %rd2135, %rd1870;
	ld.const.u64 	%rd2231, [k_sha512+488];
	add.s64 	%rd2232, %rd2230, %rd2231;
	add.s64 	%rd2233, %rd2232, %rd2229;
	add.s64 	%rd2234, %rd2233, %rd2226;
	add.s64 	%rd2235, %rd2234, %rd2146;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6978,%dummy}, %rd2221;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6979}, %rd2221;
	}
	shf.r.wrap.b32 	%r6980, %r6979, %r6978, 28;
	shf.r.wrap.b32 	%r6981, %r6978, %r6979, 28;
	mov.b64 	%rd2236, {%r6981, %r6980};
	shf.l.wrap.b32 	%r6982, %r6978, %r6979, 30;
	shf.l.wrap.b32 	%r6983, %r6979, %r6978, 30;
	mov.b64 	%rd2237, {%r6983, %r6982};
	xor.b64  	%rd2238, %rd2237, %rd2236;
	shf.l.wrap.b32 	%r6984, %r6978, %r6979, 25;
	shf.l.wrap.b32 	%r6985, %r6979, %r6978, 25;
	mov.b64 	%rd2239, {%r6985, %r6984};
	xor.b64  	%rd2240, %rd2238, %rd2239;
	xor.b64  	%rd2241, %rd2221, %rd2171;
	xor.b64  	%rd2242, %rd2221, %rd2196;
	and.b64  	%rd2243, %rd2242, %rd2241;
	xor.b64  	%rd2244, %rd2243, %rd2221;
	add.s64 	%rd2245, %rd2234, %rd2244;
	add.s64 	%rd2246, %rd2245, %rd2240;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6986,%dummy}, %rd2235;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6987}, %rd2235;
	}
	shf.r.wrap.b32 	%r6988, %r6987, %r6986, 14;
	shf.r.wrap.b32 	%r6989, %r6986, %r6987, 14;
	mov.b64 	%rd2247, {%r6989, %r6988};
	shf.r.wrap.b32 	%r6990, %r6987, %r6986, 18;
	shf.r.wrap.b32 	%r6991, %r6986, %r6987, 18;
	mov.b64 	%rd2248, {%r6991, %r6990};
	xor.b64  	%rd2249, %rd2248, %rd2247;
	shf.l.wrap.b32 	%r6992, %r6986, %r6987, 23;
	shf.l.wrap.b32 	%r6993, %r6987, %r6986, 23;
	mov.b64 	%rd2250, {%r6993, %r6992};
	xor.b64  	%rd2251, %rd2249, %rd2250;
	xor.b64  	%rd2252, %rd2210, %rd2185;
	and.b64  	%rd2253, %rd2235, %rd2252;
	xor.b64  	%rd2254, %rd2253, %rd2185;
	add.s64 	%rd2255, %rd2160, %rd1883;
	ld.const.u64 	%rd2256, [k_sha512+496];
	add.s64 	%rd2257, %rd2255, %rd2256;
	add.s64 	%rd2258, %rd2257, %rd2254;
	add.s64 	%rd2259, %rd2258, %rd2251;
	add.s64 	%rd2260, %rd2259, %rd2171;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6994,%dummy}, %rd2246;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6995}, %rd2246;
	}
	shf.r.wrap.b32 	%r6996, %r6995, %r6994, 28;
	shf.r.wrap.b32 	%r6997, %r6994, %r6995, 28;
	mov.b64 	%rd2261, {%r6997, %r6996};
	shf.l.wrap.b32 	%r6998, %r6994, %r6995, 30;
	shf.l.wrap.b32 	%r6999, %r6995, %r6994, 30;
	mov.b64 	%rd2262, {%r6999, %r6998};
	xor.b64  	%rd2263, %rd2262, %rd2261;
	shf.l.wrap.b32 	%r7000, %r6994, %r6995, 25;
	shf.l.wrap.b32 	%r7001, %r6995, %r6994, 25;
	mov.b64 	%rd2264, {%r7001, %r7000};
	xor.b64  	%rd2265, %rd2263, %rd2264;
	xor.b64  	%rd2266, %rd2246, %rd2196;
	xor.b64  	%rd2267, %rd2246, %rd2221;
	and.b64  	%rd2268, %rd2267, %rd2266;
	xor.b64  	%rd2269, %rd2268, %rd2246;
	add.s64 	%rd2270, %rd2259, %rd2269;
	add.s64 	%rd2271, %rd2270, %rd2265;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7002,%dummy}, %rd2260;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7003}, %rd2260;
	}
	shf.r.wrap.b32 	%r7004, %r7003, %r7002, 14;
	shf.r.wrap.b32 	%r7005, %r7002, %r7003, 14;
	mov.b64 	%rd2272, {%r7005, %r7004};
	shf.r.wrap.b32 	%r7006, %r7003, %r7002, 18;
	shf.r.wrap.b32 	%r7007, %r7002, %r7003, 18;
	mov.b64 	%rd2273, {%r7007, %r7006};
	xor.b64  	%rd2274, %rd2273, %rd2272;
	shf.l.wrap.b32 	%r7008, %r7002, %r7003, 23;
	shf.l.wrap.b32 	%r7009, %r7003, %r7002, 23;
	mov.b64 	%rd2275, {%r7009, %r7008};
	xor.b64  	%rd2276, %rd2274, %rd2275;
	xor.b64  	%rd2277, %rd2235, %rd2210;
	and.b64  	%rd2278, %rd2260, %rd2277;
	xor.b64  	%rd2279, %rd2278, %rd2210;
	add.s64 	%rd2280, %rd2185, %rd1896;
	ld.const.u64 	%rd2281, [k_sha512+504];
	add.s64 	%rd2282, %rd2280, %rd2281;
	add.s64 	%rd2283, %rd2282, %rd2279;
	add.s64 	%rd2284, %rd2283, %rd2276;
	add.s64 	%rd2285, %rd2284, %rd2196;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7010,%dummy}, %rd2271;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7011}, %rd2271;
	}
	shf.r.wrap.b32 	%r7012, %r7011, %r7010, 28;
	shf.r.wrap.b32 	%r7013, %r7010, %r7011, 28;
	mov.b64 	%rd2286, {%r7013, %r7012};
	shf.l.wrap.b32 	%r7014, %r7010, %r7011, 30;
	shf.l.wrap.b32 	%r7015, %r7011, %r7010, 30;
	mov.b64 	%rd2287, {%r7015, %r7014};
	xor.b64  	%rd2288, %rd2287, %rd2286;
	shf.l.wrap.b32 	%r7016, %r7010, %r7011, 25;
	shf.l.wrap.b32 	%r7017, %r7011, %r7010, 25;
	mov.b64 	%rd2289, {%r7017, %r7016};
	xor.b64  	%rd2290, %rd2288, %rd2289;
	xor.b64  	%rd2291, %rd2271, %rd2221;
	xor.b64  	%rd2292, %rd2271, %rd2246;
	and.b64  	%rd2293, %rd2292, %rd2291;
	xor.b64  	%rd2294, %rd2293, %rd2271;
	add.s64 	%rd2295, %rd2284, %rd2294;
	add.s64 	%rd2296, %rd2295, %rd2290;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7018,%dummy}, %rd1883;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7019}, %rd1883;
	}
	shf.r.wrap.b32 	%r7020, %r7019, %r7018, 19;
	shf.r.wrap.b32 	%r7021, %r7018, %r7019, 19;
	mov.b64 	%rd2297, {%r7021, %r7020};
	shf.l.wrap.b32 	%r7022, %r7018, %r7019, 3;
	shf.l.wrap.b32 	%r7023, %r7019, %r7018, 3;
	mov.b64 	%rd2298, {%r7023, %r7022};
	shr.u64 	%rd2299, %rd1883, 6;
	xor.b64  	%rd2300, %rd2297, %rd2299;
	xor.b64  	%rd2301, %rd2300, %rd2298;
	shf.r.wrap.b32 	%r7024, %r6633, %r6632, 1;
	shf.r.wrap.b32 	%r7025, %r6632, %r6633, 1;
	mov.b64 	%rd2302, {%r7025, %r7024};
	shf.r.wrap.b32 	%r7026, %r6633, %r6632, 8;
	shf.r.wrap.b32 	%r7027, %r6632, %r6633, 8;
	mov.b64 	%rd2303, {%r7027, %r7026};
	shr.u64 	%rd2304, %rd1714, 7;
	xor.b64  	%rd2305, %rd2302, %rd2304;
	xor.b64  	%rd2306, %rd2305, %rd2303;
	add.s64 	%rd2307, %rd1818, %rd1701;
	add.s64 	%rd2308, %rd2307, %rd2301;
	add.s64 	%rd2309, %rd2308, %rd2306;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7028,%dummy}, %rd1896;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7029}, %rd1896;
	}
	shf.r.wrap.b32 	%r7030, %r7029, %r7028, 19;
	shf.r.wrap.b32 	%r7031, %r7028, %r7029, 19;
	mov.b64 	%rd2310, {%r7031, %r7030};
	shf.l.wrap.b32 	%r7032, %r7028, %r7029, 3;
	shf.l.wrap.b32 	%r7033, %r7029, %r7028, 3;
	mov.b64 	%rd2311, {%r7033, %r7032};
	shr.u64 	%rd2312, %rd1896, 6;
	xor.b64  	%rd2313, %rd2310, %rd2312;
	xor.b64  	%rd2314, %rd2313, %rd2311;
	shf.r.wrap.b32 	%r7034, %r6643, %r6642, 1;
	shf.r.wrap.b32 	%r7035, %r6642, %r6643, 1;
	mov.b64 	%rd2315, {%r7035, %r7034};
	shf.r.wrap.b32 	%r7036, %r6643, %r6642, 8;
	shf.r.wrap.b32 	%r7037, %r6642, %r6643, 8;
	mov.b64 	%rd2316, {%r7037, %r7036};
	shr.u64 	%rd2317, %rd1727, 7;
	xor.b64  	%rd2318, %rd2315, %rd2317;
	xor.b64  	%rd2319, %rd2318, %rd2316;
	add.s64 	%rd2320, %rd1831, %rd1714;
	add.s64 	%rd2321, %rd2320, %rd2314;
	add.s64 	%rd2322, %rd2321, %rd2319;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7038,%dummy}, %rd2309;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7039}, %rd2309;
	}
	shf.r.wrap.b32 	%r7040, %r7039, %r7038, 19;
	shf.r.wrap.b32 	%r7041, %r7038, %r7039, 19;
	mov.b64 	%rd2323, {%r7041, %r7040};
	shf.l.wrap.b32 	%r7042, %r7038, %r7039, 3;
	shf.l.wrap.b32 	%r7043, %r7039, %r7038, 3;
	mov.b64 	%rd2324, {%r7043, %r7042};
	shr.u64 	%rd2325, %rd2309, 6;
	xor.b64  	%rd2326, %rd2323, %rd2325;
	xor.b64  	%rd2327, %rd2326, %rd2324;
	shf.r.wrap.b32 	%r7044, %r6653, %r6652, 1;
	shf.r.wrap.b32 	%r7045, %r6652, %r6653, 1;
	mov.b64 	%rd2328, {%r7045, %r7044};
	shf.r.wrap.b32 	%r7046, %r6653, %r6652, 8;
	shf.r.wrap.b32 	%r7047, %r6652, %r6653, 8;
	mov.b64 	%rd2329, {%r7047, %r7046};
	shr.u64 	%rd2330, %rd1740, 7;
	xor.b64  	%rd2331, %rd2328, %rd2330;
	xor.b64  	%rd2332, %rd2331, %rd2329;
	add.s64 	%rd2333, %rd1844, %rd1727;
	add.s64 	%rd2334, %rd2333, %rd2327;
	add.s64 	%rd2335, %rd2334, %rd2332;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7048,%dummy}, %rd2322;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7049}, %rd2322;
	}
	shf.r.wrap.b32 	%r7050, %r7049, %r7048, 19;
	shf.r.wrap.b32 	%r7051, %r7048, %r7049, 19;
	mov.b64 	%rd2336, {%r7051, %r7050};
	shf.l.wrap.b32 	%r7052, %r7048, %r7049, 3;
	shf.l.wrap.b32 	%r7053, %r7049, %r7048, 3;
	mov.b64 	%rd2337, {%r7053, %r7052};
	shr.u64 	%rd2338, %rd2322, 6;
	xor.b64  	%rd2339, %rd2336, %rd2338;
	xor.b64  	%rd2340, %rd2339, %rd2337;
	shf.r.wrap.b32 	%r7054, %r6663, %r6662, 1;
	shf.r.wrap.b32 	%r7055, %r6662, %r6663, 1;
	mov.b64 	%rd2341, {%r7055, %r7054};
	shf.r.wrap.b32 	%r7056, %r6663, %r6662, 8;
	shf.r.wrap.b32 	%r7057, %r6662, %r6663, 8;
	mov.b64 	%rd2342, {%r7057, %r7056};
	shr.u64 	%rd2343, %rd1753, 7;
	xor.b64  	%rd2344, %rd2341, %rd2343;
	xor.b64  	%rd2345, %rd2344, %rd2342;
	add.s64 	%rd2346, %rd1857, %rd1740;
	add.s64 	%rd2347, %rd2346, %rd2340;
	add.s64 	%rd2348, %rd2347, %rd2345;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7058,%dummy}, %rd2335;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7059}, %rd2335;
	}
	shf.r.wrap.b32 	%r7060, %r7059, %r7058, 19;
	shf.r.wrap.b32 	%r7061, %r7058, %r7059, 19;
	mov.b64 	%rd2349, {%r7061, %r7060};
	shf.l.wrap.b32 	%r7062, %r7058, %r7059, 3;
	shf.l.wrap.b32 	%r7063, %r7059, %r7058, 3;
	mov.b64 	%rd2350, {%r7063, %r7062};
	shr.u64 	%rd2351, %rd2335, 6;
	xor.b64  	%rd2352, %rd2349, %rd2351;
	xor.b64  	%rd2353, %rd2352, %rd2350;
	shf.r.wrap.b32 	%r7064, %r6673, %r6672, 1;
	shf.r.wrap.b32 	%r7065, %r6672, %r6673, 1;
	mov.b64 	%rd2354, {%r7065, %r7064};
	shf.r.wrap.b32 	%r7066, %r6673, %r6672, 8;
	shf.r.wrap.b32 	%r7067, %r6672, %r6673, 8;
	mov.b64 	%rd2355, {%r7067, %r7066};
	shr.u64 	%rd2356, %rd1766, 7;
	xor.b64  	%rd2357, %rd2354, %rd2356;
	xor.b64  	%rd2358, %rd2357, %rd2355;
	add.s64 	%rd2359, %rd1870, %rd1753;
	add.s64 	%rd2360, %rd2359, %rd2353;
	add.s64 	%rd2361, %rd2360, %rd2358;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7068,%dummy}, %rd2348;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7069}, %rd2348;
	}
	shf.r.wrap.b32 	%r7070, %r7069, %r7068, 19;
	shf.r.wrap.b32 	%r7071, %r7068, %r7069, 19;
	mov.b64 	%rd2362, {%r7071, %r7070};
	shf.l.wrap.b32 	%r7072, %r7068, %r7069, 3;
	shf.l.wrap.b32 	%r7073, %r7069, %r7068, 3;
	mov.b64 	%rd2363, {%r7073, %r7072};
	shr.u64 	%rd2364, %rd2348, 6;
	xor.b64  	%rd2365, %rd2362, %rd2364;
	xor.b64  	%rd2366, %rd2365, %rd2363;
	shf.r.wrap.b32 	%r7074, %r6683, %r6682, 1;
	shf.r.wrap.b32 	%r7075, %r6682, %r6683, 1;
	mov.b64 	%rd2367, {%r7075, %r7074};
	shf.r.wrap.b32 	%r7076, %r6683, %r6682, 8;
	shf.r.wrap.b32 	%r7077, %r6682, %r6683, 8;
	mov.b64 	%rd2368, {%r7077, %r7076};
	shr.u64 	%rd2369, %rd1779, 7;
	xor.b64  	%rd2370, %rd2367, %rd2369;
	xor.b64  	%rd2371, %rd2370, %rd2368;
	add.s64 	%rd2372, %rd1883, %rd1766;
	add.s64 	%rd2373, %rd2372, %rd2366;
	add.s64 	%rd2374, %rd2373, %rd2371;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7078,%dummy}, %rd2361;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7079}, %rd2361;
	}
	shf.r.wrap.b32 	%r7080, %r7079, %r7078, 19;
	shf.r.wrap.b32 	%r7081, %r7078, %r7079, 19;
	mov.b64 	%rd2375, {%r7081, %r7080};
	shf.l.wrap.b32 	%r7082, %r7078, %r7079, 3;
	shf.l.wrap.b32 	%r7083, %r7079, %r7078, 3;
	mov.b64 	%rd2376, {%r7083, %r7082};
	shr.u64 	%rd2377, %rd2361, 6;
	xor.b64  	%rd2378, %rd2375, %rd2377;
	xor.b64  	%rd2379, %rd2378, %rd2376;
	shf.r.wrap.b32 	%r7084, %r6693, %r6692, 1;
	shf.r.wrap.b32 	%r7085, %r6692, %r6693, 1;
	mov.b64 	%rd2380, {%r7085, %r7084};
	shf.r.wrap.b32 	%r7086, %r6693, %r6692, 8;
	shf.r.wrap.b32 	%r7087, %r6692, %r6693, 8;
	mov.b64 	%rd2381, {%r7087, %r7086};
	shr.u64 	%rd2382, %rd1792, 7;
	xor.b64  	%rd2383, %rd2380, %rd2382;
	xor.b64  	%rd2384, %rd2383, %rd2381;
	add.s64 	%rd2385, %rd1896, %rd1779;
	add.s64 	%rd2386, %rd2385, %rd2379;
	add.s64 	%rd2387, %rd2386, %rd2384;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7088,%dummy}, %rd2374;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7089}, %rd2374;
	}
	shf.r.wrap.b32 	%r7090, %r7089, %r7088, 19;
	shf.r.wrap.b32 	%r7091, %r7088, %r7089, 19;
	mov.b64 	%rd2388, {%r7091, %r7090};
	shf.l.wrap.b32 	%r7092, %r7088, %r7089, 3;
	shf.l.wrap.b32 	%r7093, %r7089, %r7088, 3;
	mov.b64 	%rd2389, {%r7093, %r7092};
	shr.u64 	%rd2390, %rd2374, 6;
	xor.b64  	%rd2391, %rd2388, %rd2390;
	xor.b64  	%rd2392, %rd2391, %rd2389;
	shf.r.wrap.b32 	%r7094, %r6703, %r6702, 1;
	shf.r.wrap.b32 	%r7095, %r6702, %r6703, 1;
	mov.b64 	%rd2393, {%r7095, %r7094};
	shf.r.wrap.b32 	%r7096, %r6703, %r6702, 8;
	shf.r.wrap.b32 	%r7097, %r6702, %r6703, 8;
	mov.b64 	%rd2394, {%r7097, %r7096};
	shr.u64 	%rd2395, %rd1805, 7;
	xor.b64  	%rd2396, %rd2393, %rd2395;
	xor.b64  	%rd2397, %rd2396, %rd2394;
	add.s64 	%rd2398, %rd2309, %rd1792;
	add.s64 	%rd2399, %rd2398, %rd2392;
	add.s64 	%rd2400, %rd2399, %rd2397;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7098,%dummy}, %rd2387;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7099}, %rd2387;
	}
	shf.r.wrap.b32 	%r7100, %r7099, %r7098, 19;
	shf.r.wrap.b32 	%r7101, %r7098, %r7099, 19;
	mov.b64 	%rd2401, {%r7101, %r7100};
	shf.l.wrap.b32 	%r7102, %r7098, %r7099, 3;
	shf.l.wrap.b32 	%r7103, %r7099, %r7098, 3;
	mov.b64 	%rd2402, {%r7103, %r7102};
	shr.u64 	%rd2403, %rd2387, 6;
	xor.b64  	%rd2404, %rd2401, %rd2403;
	xor.b64  	%rd2405, %rd2404, %rd2402;
	shf.r.wrap.b32 	%r7104, %r6713, %r6712, 1;
	shf.r.wrap.b32 	%r7105, %r6712, %r6713, 1;
	mov.b64 	%rd2406, {%r7105, %r7104};
	shf.r.wrap.b32 	%r7106, %r6713, %r6712, 8;
	shf.r.wrap.b32 	%r7107, %r6712, %r6713, 8;
	mov.b64 	%rd2407, {%r7107, %r7106};
	shr.u64 	%rd2408, %rd1818, 7;
	xor.b64  	%rd2409, %rd2406, %rd2408;
	xor.b64  	%rd2410, %rd2409, %rd2407;
	add.s64 	%rd2411, %rd2322, %rd1805;
	add.s64 	%rd2412, %rd2411, %rd2405;
	add.s64 	%rd2413, %rd2412, %rd2410;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7108,%dummy}, %rd2400;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7109}, %rd2400;
	}
	shf.r.wrap.b32 	%r7110, %r7109, %r7108, 19;
	shf.r.wrap.b32 	%r7111, %r7108, %r7109, 19;
	mov.b64 	%rd2414, {%r7111, %r7110};
	shf.l.wrap.b32 	%r7112, %r7108, %r7109, 3;
	shf.l.wrap.b32 	%r7113, %r7109, %r7108, 3;
	mov.b64 	%rd2415, {%r7113, %r7112};
	shr.u64 	%rd2416, %rd2400, 6;
	xor.b64  	%rd2417, %rd2414, %rd2416;
	xor.b64  	%rd2418, %rd2417, %rd2415;
	shf.r.wrap.b32 	%r7114, %r6723, %r6722, 1;
	shf.r.wrap.b32 	%r7115, %r6722, %r6723, 1;
	mov.b64 	%rd2419, {%r7115, %r7114};
	shf.r.wrap.b32 	%r7116, %r6723, %r6722, 8;
	shf.r.wrap.b32 	%r7117, %r6722, %r6723, 8;
	mov.b64 	%rd2420, {%r7117, %r7116};
	shr.u64 	%rd2421, %rd1831, 7;
	xor.b64  	%rd2422, %rd2419, %rd2421;
	xor.b64  	%rd2423, %rd2422, %rd2420;
	add.s64 	%rd2424, %rd2335, %rd1818;
	add.s64 	%rd2425, %rd2424, %rd2418;
	add.s64 	%rd2426, %rd2425, %rd2423;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7118,%dummy}, %rd2413;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7119}, %rd2413;
	}
	shf.r.wrap.b32 	%r7120, %r7119, %r7118, 19;
	shf.r.wrap.b32 	%r7121, %r7118, %r7119, 19;
	mov.b64 	%rd2427, {%r7121, %r7120};
	shf.l.wrap.b32 	%r7122, %r7118, %r7119, 3;
	shf.l.wrap.b32 	%r7123, %r7119, %r7118, 3;
	mov.b64 	%rd2428, {%r7123, %r7122};
	shr.u64 	%rd2429, %rd2413, 6;
	xor.b64  	%rd2430, %rd2427, %rd2429;
	xor.b64  	%rd2431, %rd2430, %rd2428;
	shf.r.wrap.b32 	%r7124, %r6733, %r6732, 1;
	shf.r.wrap.b32 	%r7125, %r6732, %r6733, 1;
	mov.b64 	%rd2432, {%r7125, %r7124};
	shf.r.wrap.b32 	%r7126, %r6733, %r6732, 8;
	shf.r.wrap.b32 	%r7127, %r6732, %r6733, 8;
	mov.b64 	%rd2433, {%r7127, %r7126};
	shr.u64 	%rd2434, %rd1844, 7;
	xor.b64  	%rd2435, %rd2432, %rd2434;
	xor.b64  	%rd2436, %rd2435, %rd2433;
	add.s64 	%rd2437, %rd2348, %rd1831;
	add.s64 	%rd2438, %rd2437, %rd2431;
	add.s64 	%rd2439, %rd2438, %rd2436;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7128,%dummy}, %rd2426;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7129}, %rd2426;
	}
	shf.r.wrap.b32 	%r7130, %r7129, %r7128, 19;
	shf.r.wrap.b32 	%r7131, %r7128, %r7129, 19;
	mov.b64 	%rd2440, {%r7131, %r7130};
	shf.l.wrap.b32 	%r7132, %r7128, %r7129, 3;
	shf.l.wrap.b32 	%r7133, %r7129, %r7128, 3;
	mov.b64 	%rd2441, {%r7133, %r7132};
	shr.u64 	%rd2442, %rd2426, 6;
	xor.b64  	%rd2443, %rd2440, %rd2442;
	xor.b64  	%rd2444, %rd2443, %rd2441;
	shf.r.wrap.b32 	%r7134, %r6743, %r6742, 1;
	shf.r.wrap.b32 	%r7135, %r6742, %r6743, 1;
	mov.b64 	%rd2445, {%r7135, %r7134};
	shf.r.wrap.b32 	%r7136, %r6743, %r6742, 8;
	shf.r.wrap.b32 	%r7137, %r6742, %r6743, 8;
	mov.b64 	%rd2446, {%r7137, %r7136};
	shr.u64 	%rd2447, %rd1857, 7;
	xor.b64  	%rd2448, %rd2445, %rd2447;
	xor.b64  	%rd2449, %rd2448, %rd2446;
	add.s64 	%rd2450, %rd2361, %rd1844;
	add.s64 	%rd2451, %rd2450, %rd2444;
	add.s64 	%rd2452, %rd2451, %rd2449;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7138,%dummy}, %rd2439;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7139}, %rd2439;
	}
	shf.r.wrap.b32 	%r7140, %r7139, %r7138, 19;
	shf.r.wrap.b32 	%r7141, %r7138, %r7139, 19;
	mov.b64 	%rd2453, {%r7141, %r7140};
	shf.l.wrap.b32 	%r7142, %r7138, %r7139, 3;
	shf.l.wrap.b32 	%r7143, %r7139, %r7138, 3;
	mov.b64 	%rd2454, {%r7143, %r7142};
	shr.u64 	%rd2455, %rd2439, 6;
	xor.b64  	%rd2456, %rd2453, %rd2455;
	xor.b64  	%rd2457, %rd2456, %rd2454;
	shf.r.wrap.b32 	%r7144, %r6753, %r6752, 1;
	shf.r.wrap.b32 	%r7145, %r6752, %r6753, 1;
	mov.b64 	%rd2458, {%r7145, %r7144};
	shf.r.wrap.b32 	%r7146, %r6753, %r6752, 8;
	shf.r.wrap.b32 	%r7147, %r6752, %r6753, 8;
	mov.b64 	%rd2459, {%r7147, %r7146};
	shr.u64 	%rd2460, %rd1870, 7;
	xor.b64  	%rd2461, %rd2458, %rd2460;
	xor.b64  	%rd2462, %rd2461, %rd2459;
	add.s64 	%rd2463, %rd2374, %rd1857;
	add.s64 	%rd2464, %rd2463, %rd2457;
	add.s64 	%rd2465, %rd2464, %rd2462;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7148,%dummy}, %rd2452;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7149}, %rd2452;
	}
	shf.r.wrap.b32 	%r7150, %r7149, %r7148, 19;
	shf.r.wrap.b32 	%r7151, %r7148, %r7149, 19;
	mov.b64 	%rd2466, {%r7151, %r7150};
	shf.l.wrap.b32 	%r7152, %r7148, %r7149, 3;
	shf.l.wrap.b32 	%r7153, %r7149, %r7148, 3;
	mov.b64 	%rd2467, {%r7153, %r7152};
	shr.u64 	%rd2468, %rd2452, 6;
	xor.b64  	%rd2469, %rd2466, %rd2468;
	xor.b64  	%rd2470, %rd2469, %rd2467;
	shf.r.wrap.b32 	%r7154, %r7019, %r7018, 1;
	shf.r.wrap.b32 	%r7155, %r7018, %r7019, 1;
	mov.b64 	%rd2471, {%r7155, %r7154};
	shf.r.wrap.b32 	%r7156, %r7019, %r7018, 8;
	shf.r.wrap.b32 	%r7157, %r7018, %r7019, 8;
	mov.b64 	%rd2472, {%r7157, %r7156};
	shr.u64 	%rd2473, %rd1883, 7;
	xor.b64  	%rd2474, %rd2471, %rd2473;
	xor.b64  	%rd2475, %rd2474, %rd2472;
	add.s64 	%rd2476, %rd2387, %rd1870;
	add.s64 	%rd2477, %rd2476, %rd2470;
	add.s64 	%rd2478, %rd2477, %rd2475;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7158,%dummy}, %rd2465;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7159}, %rd2465;
	}
	shf.r.wrap.b32 	%r7160, %r7159, %r7158, 19;
	shf.r.wrap.b32 	%r7161, %r7158, %r7159, 19;
	mov.b64 	%rd2479, {%r7161, %r7160};
	shf.l.wrap.b32 	%r7162, %r7158, %r7159, 3;
	shf.l.wrap.b32 	%r7163, %r7159, %r7158, 3;
	mov.b64 	%rd2480, {%r7163, %r7162};
	shr.u64 	%rd2481, %rd2465, 6;
	xor.b64  	%rd2482, %rd2479, %rd2481;
	xor.b64  	%rd2483, %rd2482, %rd2480;
	shf.r.wrap.b32 	%r7164, %r7029, %r7028, 1;
	shf.r.wrap.b32 	%r7165, %r7028, %r7029, 1;
	mov.b64 	%rd2484, {%r7165, %r7164};
	shf.r.wrap.b32 	%r7166, %r7029, %r7028, 8;
	shf.r.wrap.b32 	%r7167, %r7028, %r7029, 8;
	mov.b64 	%rd2485, {%r7167, %r7166};
	shr.u64 	%rd2486, %rd1896, 7;
	xor.b64  	%rd2487, %rd2484, %rd2486;
	xor.b64  	%rd2488, %rd2487, %rd2485;
	add.s64 	%rd2489, %rd2400, %rd1883;
	add.s64 	%rd2490, %rd2489, %rd2483;
	add.s64 	%rd2491, %rd2490, %rd2488;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7168,%dummy}, %rd2478;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7169}, %rd2478;
	}
	shf.r.wrap.b32 	%r7170, %r7169, %r7168, 19;
	shf.r.wrap.b32 	%r7171, %r7168, %r7169, 19;
	mov.b64 	%rd2492, {%r7171, %r7170};
	shf.l.wrap.b32 	%r7172, %r7168, %r7169, 3;
	shf.l.wrap.b32 	%r7173, %r7169, %r7168, 3;
	mov.b64 	%rd2493, {%r7173, %r7172};
	shr.u64 	%rd2494, %rd2478, 6;
	xor.b64  	%rd2495, %rd2492, %rd2494;
	xor.b64  	%rd2496, %rd2495, %rd2493;
	shf.r.wrap.b32 	%r7174, %r7039, %r7038, 1;
	shf.r.wrap.b32 	%r7175, %r7038, %r7039, 1;
	mov.b64 	%rd2497, {%r7175, %r7174};
	shf.r.wrap.b32 	%r7176, %r7039, %r7038, 8;
	shf.r.wrap.b32 	%r7177, %r7038, %r7039, 8;
	mov.b64 	%rd2498, {%r7177, %r7176};
	shr.u64 	%rd2499, %rd2309, 7;
	xor.b64  	%rd2500, %rd2497, %rd2499;
	xor.b64  	%rd2501, %rd2500, %rd2498;
	add.s64 	%rd2502, %rd2413, %rd1896;
	add.s64 	%rd2503, %rd2502, %rd2496;
	add.s64 	%rd2504, %rd2503, %rd2501;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7178,%dummy}, %rd2285;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7179}, %rd2285;
	}
	shf.r.wrap.b32 	%r7180, %r7179, %r7178, 14;
	shf.r.wrap.b32 	%r7181, %r7178, %r7179, 14;
	mov.b64 	%rd2505, {%r7181, %r7180};
	shf.r.wrap.b32 	%r7182, %r7179, %r7178, 18;
	shf.r.wrap.b32 	%r7183, %r7178, %r7179, 18;
	mov.b64 	%rd2506, {%r7183, %r7182};
	xor.b64  	%rd2507, %rd2506, %rd2505;
	shf.l.wrap.b32 	%r7184, %r7178, %r7179, 23;
	shf.l.wrap.b32 	%r7185, %r7179, %r7178, 23;
	mov.b64 	%rd2508, {%r7185, %r7184};
	xor.b64  	%rd2509, %rd2507, %rd2508;
	xor.b64  	%rd2510, %rd2260, %rd2235;
	and.b64  	%rd2511, %rd2510, %rd2285;
	xor.b64  	%rd2512, %rd2511, %rd2235;
	add.s64 	%rd2513, %rd2512, %rd2210;
	add.s64 	%rd2514, %rd2513, %rd2309;
	ld.const.u64 	%rd2515, [k_sha512+512];
	add.s64 	%rd2516, %rd2514, %rd2515;
	add.s64 	%rd2517, %rd2516, %rd2509;
	add.s64 	%rd2518, %rd2517, %rd2221;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7186,%dummy}, %rd2296;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7187}, %rd2296;
	}
	shf.r.wrap.b32 	%r7188, %r7187, %r7186, 28;
	shf.r.wrap.b32 	%r7189, %r7186, %r7187, 28;
	mov.b64 	%rd2519, {%r7189, %r7188};
	shf.l.wrap.b32 	%r7190, %r7186, %r7187, 30;
	shf.l.wrap.b32 	%r7191, %r7187, %r7186, 30;
	mov.b64 	%rd2520, {%r7191, %r7190};
	xor.b64  	%rd2521, %rd2520, %rd2519;
	shf.l.wrap.b32 	%r7192, %r7186, %r7187, 25;
	shf.l.wrap.b32 	%r7193, %r7187, %r7186, 25;
	mov.b64 	%rd2522, {%r7193, %r7192};
	xor.b64  	%rd2523, %rd2521, %rd2522;
	xor.b64  	%rd2524, %rd2296, %rd2246;
	xor.b64  	%rd2525, %rd2296, %rd2271;
	and.b64  	%rd2526, %rd2525, %rd2524;
	xor.b64  	%rd2527, %rd2526, %rd2296;
	add.s64 	%rd2528, %rd2517, %rd2527;
	add.s64 	%rd2529, %rd2528, %rd2523;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7194,%dummy}, %rd2518;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7195}, %rd2518;
	}
	shf.r.wrap.b32 	%r7196, %r7195, %r7194, 14;
	shf.r.wrap.b32 	%r7197, %r7194, %r7195, 14;
	mov.b64 	%rd2530, {%r7197, %r7196};
	shf.r.wrap.b32 	%r7198, %r7195, %r7194, 18;
	shf.r.wrap.b32 	%r7199, %r7194, %r7195, 18;
	mov.b64 	%rd2531, {%r7199, %r7198};
	xor.b64  	%rd2532, %rd2531, %rd2530;
	shf.l.wrap.b32 	%r7200, %r7194, %r7195, 23;
	shf.l.wrap.b32 	%r7201, %r7195, %r7194, 23;
	mov.b64 	%rd2533, {%r7201, %r7200};
	xor.b64  	%rd2534, %rd2532, %rd2533;
	xor.b64  	%rd2535, %rd2285, %rd2260;
	and.b64  	%rd2536, %rd2518, %rd2535;
	xor.b64  	%rd2537, %rd2536, %rd2260;
	add.s64 	%rd2538, %rd2322, %rd2235;
	ld.const.u64 	%rd2539, [k_sha512+520];
	add.s64 	%rd2540, %rd2538, %rd2539;
	add.s64 	%rd2541, %rd2540, %rd2537;
	add.s64 	%rd2542, %rd2541, %rd2534;
	add.s64 	%rd2543, %rd2542, %rd2246;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7202,%dummy}, %rd2529;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7203}, %rd2529;
	}
	shf.r.wrap.b32 	%r7204, %r7203, %r7202, 28;
	shf.r.wrap.b32 	%r7205, %r7202, %r7203, 28;
	mov.b64 	%rd2544, {%r7205, %r7204};
	shf.l.wrap.b32 	%r7206, %r7202, %r7203, 30;
	shf.l.wrap.b32 	%r7207, %r7203, %r7202, 30;
	mov.b64 	%rd2545, {%r7207, %r7206};
	xor.b64  	%rd2546, %rd2545, %rd2544;
	shf.l.wrap.b32 	%r7208, %r7202, %r7203, 25;
	shf.l.wrap.b32 	%r7209, %r7203, %r7202, 25;
	mov.b64 	%rd2547, {%r7209, %r7208};
	xor.b64  	%rd2548, %rd2546, %rd2547;
	xor.b64  	%rd2549, %rd2529, %rd2271;
	xor.b64  	%rd2550, %rd2529, %rd2296;
	and.b64  	%rd2551, %rd2550, %rd2549;
	xor.b64  	%rd2552, %rd2551, %rd2529;
	add.s64 	%rd2553, %rd2542, %rd2552;
	add.s64 	%rd2554, %rd2553, %rd2548;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7210,%dummy}, %rd2543;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7211}, %rd2543;
	}
	shf.r.wrap.b32 	%r7212, %r7211, %r7210, 14;
	shf.r.wrap.b32 	%r7213, %r7210, %r7211, 14;
	mov.b64 	%rd2555, {%r7213, %r7212};
	shf.r.wrap.b32 	%r7214, %r7211, %r7210, 18;
	shf.r.wrap.b32 	%r7215, %r7210, %r7211, 18;
	mov.b64 	%rd2556, {%r7215, %r7214};
	xor.b64  	%rd2557, %rd2556, %rd2555;
	shf.l.wrap.b32 	%r7216, %r7210, %r7211, 23;
	shf.l.wrap.b32 	%r7217, %r7211, %r7210, 23;
	mov.b64 	%rd2558, {%r7217, %r7216};
	xor.b64  	%rd2559, %rd2557, %rd2558;
	xor.b64  	%rd2560, %rd2518, %rd2285;
	and.b64  	%rd2561, %rd2543, %rd2560;
	xor.b64  	%rd2562, %rd2561, %rd2285;
	add.s64 	%rd2563, %rd2335, %rd2260;
	ld.const.u64 	%rd2564, [k_sha512+528];
	add.s64 	%rd2565, %rd2563, %rd2564;
	add.s64 	%rd2566, %rd2565, %rd2562;
	add.s64 	%rd2567, %rd2566, %rd2559;
	add.s64 	%rd2568, %rd2567, %rd2271;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7218,%dummy}, %rd2554;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7219}, %rd2554;
	}
	shf.r.wrap.b32 	%r7220, %r7219, %r7218, 28;
	shf.r.wrap.b32 	%r7221, %r7218, %r7219, 28;
	mov.b64 	%rd2569, {%r7221, %r7220};
	shf.l.wrap.b32 	%r7222, %r7218, %r7219, 30;
	shf.l.wrap.b32 	%r7223, %r7219, %r7218, 30;
	mov.b64 	%rd2570, {%r7223, %r7222};
	xor.b64  	%rd2571, %rd2570, %rd2569;
	shf.l.wrap.b32 	%r7224, %r7218, %r7219, 25;
	shf.l.wrap.b32 	%r7225, %r7219, %r7218, 25;
	mov.b64 	%rd2572, {%r7225, %r7224};
	xor.b64  	%rd2573, %rd2571, %rd2572;
	xor.b64  	%rd2574, %rd2554, %rd2296;
	xor.b64  	%rd2575, %rd2554, %rd2529;
	and.b64  	%rd2576, %rd2575, %rd2574;
	xor.b64  	%rd2577, %rd2576, %rd2554;
	add.s64 	%rd2578, %rd2567, %rd2577;
	add.s64 	%rd2579, %rd2578, %rd2573;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7226,%dummy}, %rd2568;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7227}, %rd2568;
	}
	shf.r.wrap.b32 	%r7228, %r7227, %r7226, 14;
	shf.r.wrap.b32 	%r7229, %r7226, %r7227, 14;
	mov.b64 	%rd2580, {%r7229, %r7228};
	shf.r.wrap.b32 	%r7230, %r7227, %r7226, 18;
	shf.r.wrap.b32 	%r7231, %r7226, %r7227, 18;
	mov.b64 	%rd2581, {%r7231, %r7230};
	xor.b64  	%rd2582, %rd2581, %rd2580;
	shf.l.wrap.b32 	%r7232, %r7226, %r7227, 23;
	shf.l.wrap.b32 	%r7233, %r7227, %r7226, 23;
	mov.b64 	%rd2583, {%r7233, %r7232};
	xor.b64  	%rd2584, %rd2582, %rd2583;
	xor.b64  	%rd2585, %rd2543, %rd2518;
	and.b64  	%rd2586, %rd2568, %rd2585;
	xor.b64  	%rd2587, %rd2586, %rd2518;
	add.s64 	%rd2588, %rd2348, %rd2285;
	ld.const.u64 	%rd2589, [k_sha512+536];
	add.s64 	%rd2590, %rd2588, %rd2589;
	add.s64 	%rd2591, %rd2590, %rd2587;
	add.s64 	%rd2592, %rd2591, %rd2584;
	add.s64 	%rd2593, %rd2592, %rd2296;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7234,%dummy}, %rd2579;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7235}, %rd2579;
	}
	shf.r.wrap.b32 	%r7236, %r7235, %r7234, 28;
	shf.r.wrap.b32 	%r7237, %r7234, %r7235, 28;
	mov.b64 	%rd2594, {%r7237, %r7236};
	shf.l.wrap.b32 	%r7238, %r7234, %r7235, 30;
	shf.l.wrap.b32 	%r7239, %r7235, %r7234, 30;
	mov.b64 	%rd2595, {%r7239, %r7238};
	xor.b64  	%rd2596, %rd2595, %rd2594;
	shf.l.wrap.b32 	%r7240, %r7234, %r7235, 25;
	shf.l.wrap.b32 	%r7241, %r7235, %r7234, 25;
	mov.b64 	%rd2597, {%r7241, %r7240};
	xor.b64  	%rd2598, %rd2596, %rd2597;
	xor.b64  	%rd2599, %rd2579, %rd2529;
	xor.b64  	%rd2600, %rd2579, %rd2554;
	and.b64  	%rd2601, %rd2600, %rd2599;
	xor.b64  	%rd2602, %rd2601, %rd2579;
	add.s64 	%rd2603, %rd2592, %rd2602;
	add.s64 	%rd2604, %rd2603, %rd2598;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7242,%dummy}, %rd2593;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7243}, %rd2593;
	}
	shf.r.wrap.b32 	%r7244, %r7243, %r7242, 14;
	shf.r.wrap.b32 	%r7245, %r7242, %r7243, 14;
	mov.b64 	%rd2605, {%r7245, %r7244};
	shf.r.wrap.b32 	%r7246, %r7243, %r7242, 18;
	shf.r.wrap.b32 	%r7247, %r7242, %r7243, 18;
	mov.b64 	%rd2606, {%r7247, %r7246};
	xor.b64  	%rd2607, %rd2606, %rd2605;
	shf.l.wrap.b32 	%r7248, %r7242, %r7243, 23;
	shf.l.wrap.b32 	%r7249, %r7243, %r7242, 23;
	mov.b64 	%rd2608, {%r7249, %r7248};
	xor.b64  	%rd2609, %rd2607, %rd2608;
	xor.b64  	%rd2610, %rd2568, %rd2543;
	and.b64  	%rd2611, %rd2593, %rd2610;
	xor.b64  	%rd2612, %rd2611, %rd2543;
	add.s64 	%rd2613, %rd2518, %rd2361;
	ld.const.u64 	%rd2614, [k_sha512+544];
	add.s64 	%rd2615, %rd2613, %rd2614;
	add.s64 	%rd2616, %rd2615, %rd2612;
	add.s64 	%rd2617, %rd2616, %rd2609;
	add.s64 	%rd2618, %rd2617, %rd2529;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7250,%dummy}, %rd2604;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7251}, %rd2604;
	}
	shf.r.wrap.b32 	%r7252, %r7251, %r7250, 28;
	shf.r.wrap.b32 	%r7253, %r7250, %r7251, 28;
	mov.b64 	%rd2619, {%r7253, %r7252};
	shf.l.wrap.b32 	%r7254, %r7250, %r7251, 30;
	shf.l.wrap.b32 	%r7255, %r7251, %r7250, 30;
	mov.b64 	%rd2620, {%r7255, %r7254};
	xor.b64  	%rd2621, %rd2620, %rd2619;
	shf.l.wrap.b32 	%r7256, %r7250, %r7251, 25;
	shf.l.wrap.b32 	%r7257, %r7251, %r7250, 25;
	mov.b64 	%rd2622, {%r7257, %r7256};
	xor.b64  	%rd2623, %rd2621, %rd2622;
	xor.b64  	%rd2624, %rd2604, %rd2554;
	xor.b64  	%rd2625, %rd2604, %rd2579;
	and.b64  	%rd2626, %rd2625, %rd2624;
	xor.b64  	%rd2627, %rd2626, %rd2604;
	add.s64 	%rd2628, %rd2617, %rd2627;
	add.s64 	%rd2629, %rd2628, %rd2623;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7258,%dummy}, %rd2618;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7259}, %rd2618;
	}
	shf.r.wrap.b32 	%r7260, %r7259, %r7258, 14;
	shf.r.wrap.b32 	%r7261, %r7258, %r7259, 14;
	mov.b64 	%rd2630, {%r7261, %r7260};
	shf.r.wrap.b32 	%r7262, %r7259, %r7258, 18;
	shf.r.wrap.b32 	%r7263, %r7258, %r7259, 18;
	mov.b64 	%rd2631, {%r7263, %r7262};
	xor.b64  	%rd2632, %rd2631, %rd2630;
	shf.l.wrap.b32 	%r7264, %r7258, %r7259, 23;
	shf.l.wrap.b32 	%r7265, %r7259, %r7258, 23;
	mov.b64 	%rd2633, {%r7265, %r7264};
	xor.b64  	%rd2634, %rd2632, %rd2633;
	xor.b64  	%rd2635, %rd2593, %rd2568;
	and.b64  	%rd2636, %rd2618, %rd2635;
	xor.b64  	%rd2637, %rd2636, %rd2568;
	add.s64 	%rd2638, %rd2543, %rd2374;
	ld.const.u64 	%rd2639, [k_sha512+552];
	add.s64 	%rd2640, %rd2638, %rd2639;
	add.s64 	%rd2641, %rd2640, %rd2637;
	add.s64 	%rd2642, %rd2641, %rd2634;
	add.s64 	%rd2643, %rd2642, %rd2554;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7266,%dummy}, %rd2629;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7267}, %rd2629;
	}
	shf.r.wrap.b32 	%r7268, %r7267, %r7266, 28;
	shf.r.wrap.b32 	%r7269, %r7266, %r7267, 28;
	mov.b64 	%rd2644, {%r7269, %r7268};
	shf.l.wrap.b32 	%r7270, %r7266, %r7267, 30;
	shf.l.wrap.b32 	%r7271, %r7267, %r7266, 30;
	mov.b64 	%rd2645, {%r7271, %r7270};
	xor.b64  	%rd2646, %rd2645, %rd2644;
	shf.l.wrap.b32 	%r7272, %r7266, %r7267, 25;
	shf.l.wrap.b32 	%r7273, %r7267, %r7266, 25;
	mov.b64 	%rd2647, {%r7273, %r7272};
	xor.b64  	%rd2648, %rd2646, %rd2647;
	xor.b64  	%rd2649, %rd2629, %rd2579;
	xor.b64  	%rd2650, %rd2629, %rd2604;
	and.b64  	%rd2651, %rd2650, %rd2649;
	xor.b64  	%rd2652, %rd2651, %rd2629;
	add.s64 	%rd2653, %rd2642, %rd2652;
	add.s64 	%rd2654, %rd2653, %rd2648;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7274,%dummy}, %rd2643;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7275}, %rd2643;
	}
	shf.r.wrap.b32 	%r7276, %r7275, %r7274, 14;
	shf.r.wrap.b32 	%r7277, %r7274, %r7275, 14;
	mov.b64 	%rd2655, {%r7277, %r7276};
	shf.r.wrap.b32 	%r7278, %r7275, %r7274, 18;
	shf.r.wrap.b32 	%r7279, %r7274, %r7275, 18;
	mov.b64 	%rd2656, {%r7279, %r7278};
	xor.b64  	%rd2657, %rd2656, %rd2655;
	shf.l.wrap.b32 	%r7280, %r7274, %r7275, 23;
	shf.l.wrap.b32 	%r7281, %r7275, %r7274, 23;
	mov.b64 	%rd2658, {%r7281, %r7280};
	xor.b64  	%rd2659, %rd2657, %rd2658;
	xor.b64  	%rd2660, %rd2618, %rd2593;
	and.b64  	%rd2661, %rd2643, %rd2660;
	xor.b64  	%rd2662, %rd2661, %rd2593;
	add.s64 	%rd2663, %rd2568, %rd2387;
	ld.const.u64 	%rd2664, [k_sha512+560];
	add.s64 	%rd2665, %rd2663, %rd2664;
	add.s64 	%rd2666, %rd2665, %rd2662;
	add.s64 	%rd2667, %rd2666, %rd2659;
	add.s64 	%rd2668, %rd2667, %rd2579;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7282,%dummy}, %rd2654;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7283}, %rd2654;
	}
	shf.r.wrap.b32 	%r7284, %r7283, %r7282, 28;
	shf.r.wrap.b32 	%r7285, %r7282, %r7283, 28;
	mov.b64 	%rd2669, {%r7285, %r7284};
	shf.l.wrap.b32 	%r7286, %r7282, %r7283, 30;
	shf.l.wrap.b32 	%r7287, %r7283, %r7282, 30;
	mov.b64 	%rd2670, {%r7287, %r7286};
	xor.b64  	%rd2671, %rd2670, %rd2669;
	shf.l.wrap.b32 	%r7288, %r7282, %r7283, 25;
	shf.l.wrap.b32 	%r7289, %r7283, %r7282, 25;
	mov.b64 	%rd2672, {%r7289, %r7288};
	xor.b64  	%rd2673, %rd2671, %rd2672;
	xor.b64  	%rd2674, %rd2654, %rd2604;
	xor.b64  	%rd2675, %rd2654, %rd2629;
	and.b64  	%rd2676, %rd2675, %rd2674;
	xor.b64  	%rd2677, %rd2676, %rd2654;
	add.s64 	%rd2678, %rd2667, %rd2677;
	add.s64 	%rd2679, %rd2678, %rd2673;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7290,%dummy}, %rd2668;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7291}, %rd2668;
	}
	shf.r.wrap.b32 	%r7292, %r7291, %r7290, 14;
	shf.r.wrap.b32 	%r7293, %r7290, %r7291, 14;
	mov.b64 	%rd2680, {%r7293, %r7292};
	shf.r.wrap.b32 	%r7294, %r7291, %r7290, 18;
	shf.r.wrap.b32 	%r7295, %r7290, %r7291, 18;
	mov.b64 	%rd2681, {%r7295, %r7294};
	xor.b64  	%rd2682, %rd2681, %rd2680;
	shf.l.wrap.b32 	%r7296, %r7290, %r7291, 23;
	shf.l.wrap.b32 	%r7297, %r7291, %r7290, 23;
	mov.b64 	%rd2683, {%r7297, %r7296};
	xor.b64  	%rd2684, %rd2682, %rd2683;
	xor.b64  	%rd2685, %rd2643, %rd2618;
	and.b64  	%rd2686, %rd2668, %rd2685;
	xor.b64  	%rd2687, %rd2686, %rd2618;
	add.s64 	%rd2688, %rd2593, %rd2400;
	ld.const.u64 	%rd2689, [k_sha512+568];
	add.s64 	%rd2690, %rd2688, %rd2689;
	add.s64 	%rd2691, %rd2690, %rd2687;
	add.s64 	%rd2692, %rd2691, %rd2684;
	add.s64 	%rd2693, %rd2692, %rd2604;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7298,%dummy}, %rd2679;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7299}, %rd2679;
	}
	shf.r.wrap.b32 	%r7300, %r7299, %r7298, 28;
	shf.r.wrap.b32 	%r7301, %r7298, %r7299, 28;
	mov.b64 	%rd2694, {%r7301, %r7300};
	shf.l.wrap.b32 	%r7302, %r7298, %r7299, 30;
	shf.l.wrap.b32 	%r7303, %r7299, %r7298, 30;
	mov.b64 	%rd2695, {%r7303, %r7302};
	xor.b64  	%rd2696, %rd2695, %rd2694;
	shf.l.wrap.b32 	%r7304, %r7298, %r7299, 25;
	shf.l.wrap.b32 	%r7305, %r7299, %r7298, 25;
	mov.b64 	%rd2697, {%r7305, %r7304};
	xor.b64  	%rd2698, %rd2696, %rd2697;
	xor.b64  	%rd2699, %rd2679, %rd2629;
	xor.b64  	%rd2700, %rd2679, %rd2654;
	and.b64  	%rd2701, %rd2700, %rd2699;
	xor.b64  	%rd2702, %rd2701, %rd2679;
	add.s64 	%rd2703, %rd2692, %rd2702;
	add.s64 	%rd2704, %rd2703, %rd2698;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7306,%dummy}, %rd2693;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7307}, %rd2693;
	}
	shf.r.wrap.b32 	%r7308, %r7307, %r7306, 14;
	shf.r.wrap.b32 	%r7309, %r7306, %r7307, 14;
	mov.b64 	%rd2705, {%r7309, %r7308};
	shf.r.wrap.b32 	%r7310, %r7307, %r7306, 18;
	shf.r.wrap.b32 	%r7311, %r7306, %r7307, 18;
	mov.b64 	%rd2706, {%r7311, %r7310};
	xor.b64  	%rd2707, %rd2706, %rd2705;
	shf.l.wrap.b32 	%r7312, %r7306, %r7307, 23;
	shf.l.wrap.b32 	%r7313, %r7307, %r7306, 23;
	mov.b64 	%rd2708, {%r7313, %r7312};
	xor.b64  	%rd2709, %rd2707, %rd2708;
	xor.b64  	%rd2710, %rd2668, %rd2643;
	and.b64  	%rd2711, %rd2693, %rd2710;
	xor.b64  	%rd2712, %rd2711, %rd2643;
	add.s64 	%rd2713, %rd2618, %rd2413;
	ld.const.u64 	%rd2714, [k_sha512+576];
	add.s64 	%rd2715, %rd2713, %rd2714;
	add.s64 	%rd2716, %rd2715, %rd2712;
	add.s64 	%rd2717, %rd2716, %rd2709;
	add.s64 	%rd2718, %rd2717, %rd2629;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7314,%dummy}, %rd2704;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7315}, %rd2704;
	}
	shf.r.wrap.b32 	%r7316, %r7315, %r7314, 28;
	shf.r.wrap.b32 	%r7317, %r7314, %r7315, 28;
	mov.b64 	%rd2719, {%r7317, %r7316};
	shf.l.wrap.b32 	%r7318, %r7314, %r7315, 30;
	shf.l.wrap.b32 	%r7319, %r7315, %r7314, 30;
	mov.b64 	%rd2720, {%r7319, %r7318};
	xor.b64  	%rd2721, %rd2720, %rd2719;
	shf.l.wrap.b32 	%r7320, %r7314, %r7315, 25;
	shf.l.wrap.b32 	%r7321, %r7315, %r7314, 25;
	mov.b64 	%rd2722, {%r7321, %r7320};
	xor.b64  	%rd2723, %rd2721, %rd2722;
	xor.b64  	%rd2724, %rd2704, %rd2654;
	xor.b64  	%rd2725, %rd2704, %rd2679;
	and.b64  	%rd2726, %rd2725, %rd2724;
	xor.b64  	%rd2727, %rd2726, %rd2704;
	add.s64 	%rd2728, %rd2717, %rd2727;
	add.s64 	%rd2729, %rd2728, %rd2723;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7322,%dummy}, %rd2718;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7323}, %rd2718;
	}
	shf.r.wrap.b32 	%r7324, %r7323, %r7322, 14;
	shf.r.wrap.b32 	%r7325, %r7322, %r7323, 14;
	mov.b64 	%rd2730, {%r7325, %r7324};
	shf.r.wrap.b32 	%r7326, %r7323, %r7322, 18;
	shf.r.wrap.b32 	%r7327, %r7322, %r7323, 18;
	mov.b64 	%rd2731, {%r7327, %r7326};
	xor.b64  	%rd2732, %rd2731, %rd2730;
	shf.l.wrap.b32 	%r7328, %r7322, %r7323, 23;
	shf.l.wrap.b32 	%r7329, %r7323, %r7322, 23;
	mov.b64 	%rd2733, {%r7329, %r7328};
	xor.b64  	%rd2734, %rd2732, %rd2733;
	xor.b64  	%rd2735, %rd2693, %rd2668;
	and.b64  	%rd2736, %rd2718, %rd2735;
	xor.b64  	%rd2737, %rd2736, %rd2668;
	add.s64 	%rd2738, %rd2643, %rd2426;
	ld.const.u64 	%rd2739, [k_sha512+584];
	add.s64 	%rd2740, %rd2738, %rd2739;
	add.s64 	%rd2741, %rd2740, %rd2737;
	add.s64 	%rd2742, %rd2741, %rd2734;
	add.s64 	%rd2743, %rd2742, %rd2654;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7330,%dummy}, %rd2729;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7331}, %rd2729;
	}
	shf.r.wrap.b32 	%r7332, %r7331, %r7330, 28;
	shf.r.wrap.b32 	%r7333, %r7330, %r7331, 28;
	mov.b64 	%rd2744, {%r7333, %r7332};
	shf.l.wrap.b32 	%r7334, %r7330, %r7331, 30;
	shf.l.wrap.b32 	%r7335, %r7331, %r7330, 30;
	mov.b64 	%rd2745, {%r7335, %r7334};
	xor.b64  	%rd2746, %rd2745, %rd2744;
	shf.l.wrap.b32 	%r7336, %r7330, %r7331, 25;
	shf.l.wrap.b32 	%r7337, %r7331, %r7330, 25;
	mov.b64 	%rd2747, {%r7337, %r7336};
	xor.b64  	%rd2748, %rd2746, %rd2747;
	xor.b64  	%rd2749, %rd2729, %rd2679;
	xor.b64  	%rd2750, %rd2729, %rd2704;
	and.b64  	%rd2751, %rd2750, %rd2749;
	xor.b64  	%rd2752, %rd2751, %rd2729;
	add.s64 	%rd2753, %rd2742, %rd2752;
	add.s64 	%rd2754, %rd2753, %rd2748;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7338,%dummy}, %rd2743;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7339}, %rd2743;
	}
	shf.r.wrap.b32 	%r7340, %r7339, %r7338, 14;
	shf.r.wrap.b32 	%r7341, %r7338, %r7339, 14;
	mov.b64 	%rd2755, {%r7341, %r7340};
	shf.r.wrap.b32 	%r7342, %r7339, %r7338, 18;
	shf.r.wrap.b32 	%r7343, %r7338, %r7339, 18;
	mov.b64 	%rd2756, {%r7343, %r7342};
	xor.b64  	%rd2757, %rd2756, %rd2755;
	shf.l.wrap.b32 	%r7344, %r7338, %r7339, 23;
	shf.l.wrap.b32 	%r7345, %r7339, %r7338, 23;
	mov.b64 	%rd2758, {%r7345, %r7344};
	xor.b64  	%rd2759, %rd2757, %rd2758;
	xor.b64  	%rd2760, %rd2718, %rd2693;
	and.b64  	%rd2761, %rd2743, %rd2760;
	xor.b64  	%rd2762, %rd2761, %rd2693;
	add.s64 	%rd2763, %rd2668, %rd2439;
	ld.const.u64 	%rd2764, [k_sha512+592];
	add.s64 	%rd2765, %rd2763, %rd2764;
	add.s64 	%rd2766, %rd2765, %rd2762;
	add.s64 	%rd2767, %rd2766, %rd2759;
	add.s64 	%rd2768, %rd2767, %rd2679;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7346,%dummy}, %rd2754;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7347}, %rd2754;
	}
	shf.r.wrap.b32 	%r7348, %r7347, %r7346, 28;
	shf.r.wrap.b32 	%r7349, %r7346, %r7347, 28;
	mov.b64 	%rd2769, {%r7349, %r7348};
	shf.l.wrap.b32 	%r7350, %r7346, %r7347, 30;
	shf.l.wrap.b32 	%r7351, %r7347, %r7346, 30;
	mov.b64 	%rd2770, {%r7351, %r7350};
	xor.b64  	%rd2771, %rd2770, %rd2769;
	shf.l.wrap.b32 	%r7352, %r7346, %r7347, 25;
	shf.l.wrap.b32 	%r7353, %r7347, %r7346, 25;
	mov.b64 	%rd2772, {%r7353, %r7352};
	xor.b64  	%rd2773, %rd2771, %rd2772;
	xor.b64  	%rd2774, %rd2754, %rd2704;
	xor.b64  	%rd2775, %rd2754, %rd2729;
	and.b64  	%rd2776, %rd2775, %rd2774;
	xor.b64  	%rd2777, %rd2776, %rd2754;
	add.s64 	%rd2778, %rd2767, %rd2777;
	add.s64 	%rd2779, %rd2778, %rd2773;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7354,%dummy}, %rd2768;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7355}, %rd2768;
	}
	shf.r.wrap.b32 	%r7356, %r7355, %r7354, 14;
	shf.r.wrap.b32 	%r7357, %r7354, %r7355, 14;
	mov.b64 	%rd2780, {%r7357, %r7356};
	shf.r.wrap.b32 	%r7358, %r7355, %r7354, 18;
	shf.r.wrap.b32 	%r7359, %r7354, %r7355, 18;
	mov.b64 	%rd2781, {%r7359, %r7358};
	xor.b64  	%rd2782, %rd2781, %rd2780;
	shf.l.wrap.b32 	%r7360, %r7354, %r7355, 23;
	shf.l.wrap.b32 	%r7361, %r7355, %r7354, 23;
	mov.b64 	%rd2783, {%r7361, %r7360};
	xor.b64  	%rd2784, %rd2782, %rd2783;
	xor.b64  	%rd2785, %rd2743, %rd2718;
	and.b64  	%rd2786, %rd2768, %rd2785;
	xor.b64  	%rd2787, %rd2786, %rd2718;
	add.s64 	%rd2788, %rd2693, %rd2452;
	ld.const.u64 	%rd2789, [k_sha512+600];
	add.s64 	%rd2790, %rd2788, %rd2789;
	add.s64 	%rd2791, %rd2790, %rd2787;
	add.s64 	%rd2792, %rd2791, %rd2784;
	add.s64 	%rd2793, %rd2792, %rd2704;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7362,%dummy}, %rd2779;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7363}, %rd2779;
	}
	shf.r.wrap.b32 	%r7364, %r7363, %r7362, 28;
	shf.r.wrap.b32 	%r7365, %r7362, %r7363, 28;
	mov.b64 	%rd2794, {%r7365, %r7364};
	shf.l.wrap.b32 	%r7366, %r7362, %r7363, 30;
	shf.l.wrap.b32 	%r7367, %r7363, %r7362, 30;
	mov.b64 	%rd2795, {%r7367, %r7366};
	xor.b64  	%rd2796, %rd2795, %rd2794;
	shf.l.wrap.b32 	%r7368, %r7362, %r7363, 25;
	shf.l.wrap.b32 	%r7369, %r7363, %r7362, 25;
	mov.b64 	%rd2797, {%r7369, %r7368};
	xor.b64  	%rd2798, %rd2796, %rd2797;
	xor.b64  	%rd2799, %rd2779, %rd2729;
	xor.b64  	%rd2800, %rd2779, %rd2754;
	and.b64  	%rd2801, %rd2800, %rd2799;
	xor.b64  	%rd2802, %rd2801, %rd2779;
	add.s64 	%rd2803, %rd2792, %rd2802;
	add.s64 	%rd2804, %rd2803, %rd2798;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7370,%dummy}, %rd2793;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7371}, %rd2793;
	}
	shf.r.wrap.b32 	%r7372, %r7371, %r7370, 14;
	shf.r.wrap.b32 	%r7373, %r7370, %r7371, 14;
	mov.b64 	%rd2805, {%r7373, %r7372};
	shf.r.wrap.b32 	%r7374, %r7371, %r7370, 18;
	shf.r.wrap.b32 	%r7375, %r7370, %r7371, 18;
	mov.b64 	%rd2806, {%r7375, %r7374};
	xor.b64  	%rd2807, %rd2806, %rd2805;
	shf.l.wrap.b32 	%r7376, %r7370, %r7371, 23;
	shf.l.wrap.b32 	%r7377, %r7371, %r7370, 23;
	mov.b64 	%rd2808, {%r7377, %r7376};
	xor.b64  	%rd2809, %rd2807, %rd2808;
	xor.b64  	%rd2810, %rd2768, %rd2743;
	and.b64  	%rd2811, %rd2793, %rd2810;
	xor.b64  	%rd2812, %rd2811, %rd2743;
	add.s64 	%rd2813, %rd2718, %rd2465;
	ld.const.u64 	%rd2814, [k_sha512+608];
	add.s64 	%rd2815, %rd2813, %rd2814;
	add.s64 	%rd2816, %rd2815, %rd2812;
	add.s64 	%rd2817, %rd2816, %rd2809;
	add.s64 	%rd2818, %rd2817, %rd2729;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7378,%dummy}, %rd2804;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7379}, %rd2804;
	}
	shf.r.wrap.b32 	%r7380, %r7379, %r7378, 28;
	shf.r.wrap.b32 	%r7381, %r7378, %r7379, 28;
	mov.b64 	%rd2819, {%r7381, %r7380};
	shf.l.wrap.b32 	%r7382, %r7378, %r7379, 30;
	shf.l.wrap.b32 	%r7383, %r7379, %r7378, 30;
	mov.b64 	%rd2820, {%r7383, %r7382};
	xor.b64  	%rd2821, %rd2820, %rd2819;
	shf.l.wrap.b32 	%r7384, %r7378, %r7379, 25;
	shf.l.wrap.b32 	%r7385, %r7379, %r7378, 25;
	mov.b64 	%rd2822, {%r7385, %r7384};
	xor.b64  	%rd2823, %rd2821, %rd2822;
	xor.b64  	%rd2824, %rd2804, %rd2754;
	xor.b64  	%rd2825, %rd2804, %rd2779;
	and.b64  	%rd2826, %rd2825, %rd2824;
	xor.b64  	%rd2827, %rd2826, %rd2804;
	add.s64 	%rd2828, %rd2817, %rd2827;
	add.s64 	%rd2829, %rd2828, %rd2823;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7386,%dummy}, %rd2818;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7387}, %rd2818;
	}
	shf.r.wrap.b32 	%r7388, %r7387, %r7386, 14;
	shf.r.wrap.b32 	%r7389, %r7386, %r7387, 14;
	mov.b64 	%rd2830, {%r7389, %r7388};
	shf.r.wrap.b32 	%r7390, %r7387, %r7386, 18;
	shf.r.wrap.b32 	%r7391, %r7386, %r7387, 18;
	mov.b64 	%rd2831, {%r7391, %r7390};
	xor.b64  	%rd2832, %rd2831, %rd2830;
	shf.l.wrap.b32 	%r7392, %r7386, %r7387, 23;
	shf.l.wrap.b32 	%r7393, %r7387, %r7386, 23;
	mov.b64 	%rd2833, {%r7393, %r7392};
	xor.b64  	%rd2834, %rd2832, %rd2833;
	xor.b64  	%rd2835, %rd2793, %rd2768;
	and.b64  	%rd2836, %rd2818, %rd2835;
	xor.b64  	%rd2837, %rd2836, %rd2768;
	add.s64 	%rd2838, %rd2743, %rd2478;
	ld.const.u64 	%rd2839, [k_sha512+616];
	add.s64 	%rd2840, %rd2838, %rd2839;
	add.s64 	%rd2841, %rd2840, %rd2837;
	add.s64 	%rd2842, %rd2841, %rd2834;
	add.s64 	%rd2843, %rd2842, %rd2754;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7394,%dummy}, %rd2829;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7395}, %rd2829;
	}
	shf.r.wrap.b32 	%r7396, %r7395, %r7394, 28;
	shf.r.wrap.b32 	%r7397, %r7394, %r7395, 28;
	mov.b64 	%rd2844, {%r7397, %r7396};
	shf.l.wrap.b32 	%r7398, %r7394, %r7395, 30;
	shf.l.wrap.b32 	%r7399, %r7395, %r7394, 30;
	mov.b64 	%rd2845, {%r7399, %r7398};
	xor.b64  	%rd2846, %rd2845, %rd2844;
	shf.l.wrap.b32 	%r7400, %r7394, %r7395, 25;
	shf.l.wrap.b32 	%r7401, %r7395, %r7394, 25;
	mov.b64 	%rd2847, {%r7401, %r7400};
	xor.b64  	%rd2848, %rd2846, %rd2847;
	xor.b64  	%rd2849, %rd2829, %rd2779;
	xor.b64  	%rd2850, %rd2829, %rd2804;
	and.b64  	%rd2851, %rd2850, %rd2849;
	xor.b64  	%rd2852, %rd2851, %rd2829;
	add.s64 	%rd2853, %rd2842, %rd2852;
	add.s64 	%rd2854, %rd2853, %rd2848;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7402,%dummy}, %rd2843;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7403}, %rd2843;
	}
	shf.r.wrap.b32 	%r7404, %r7403, %r7402, 14;
	shf.r.wrap.b32 	%r7405, %r7402, %r7403, 14;
	mov.b64 	%rd2855, {%r7405, %r7404};
	shf.r.wrap.b32 	%r7406, %r7403, %r7402, 18;
	shf.r.wrap.b32 	%r7407, %r7402, %r7403, 18;
	mov.b64 	%rd2856, {%r7407, %r7406};
	xor.b64  	%rd2857, %rd2856, %rd2855;
	shf.l.wrap.b32 	%r7408, %r7402, %r7403, 23;
	shf.l.wrap.b32 	%r7409, %r7403, %r7402, 23;
	mov.b64 	%rd2858, {%r7409, %r7408};
	xor.b64  	%rd2859, %rd2857, %rd2858;
	xor.b64  	%rd2860, %rd2818, %rd2793;
	and.b64  	%rd2861, %rd2843, %rd2860;
	xor.b64  	%rd2862, %rd2861, %rd2793;
	add.s64 	%rd2863, %rd2768, %rd2491;
	ld.const.u64 	%rd2864, [k_sha512+624];
	add.s64 	%rd2865, %rd2863, %rd2864;
	add.s64 	%rd2866, %rd2865, %rd2862;
	add.s64 	%rd2867, %rd2866, %rd2859;
	add.s64 	%rd2868, %rd2867, %rd2779;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7410,%dummy}, %rd2854;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7411}, %rd2854;
	}
	shf.r.wrap.b32 	%r7412, %r7411, %r7410, 28;
	shf.r.wrap.b32 	%r7413, %r7410, %r7411, 28;
	mov.b64 	%rd2869, {%r7413, %r7412};
	shf.l.wrap.b32 	%r7414, %r7410, %r7411, 30;
	shf.l.wrap.b32 	%r7415, %r7411, %r7410, 30;
	mov.b64 	%rd2870, {%r7415, %r7414};
	xor.b64  	%rd2871, %rd2870, %rd2869;
	shf.l.wrap.b32 	%r7416, %r7410, %r7411, 25;
	shf.l.wrap.b32 	%r7417, %r7411, %r7410, 25;
	mov.b64 	%rd2872, {%r7417, %r7416};
	xor.b64  	%rd2873, %rd2871, %rd2872;
	xor.b64  	%rd2874, %rd2854, %rd2804;
	xor.b64  	%rd2875, %rd2854, %rd2829;
	and.b64  	%rd2876, %rd2875, %rd2874;
	xor.b64  	%rd2877, %rd2876, %rd2854;
	add.s64 	%rd2878, %rd2867, %rd2877;
	add.s64 	%rd2879, %rd2878, %rd2873;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7418,%dummy}, %rd2868;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7419}, %rd2868;
	}
	shf.r.wrap.b32 	%r7420, %r7419, %r7418, 14;
	shf.r.wrap.b32 	%r7421, %r7418, %r7419, 14;
	mov.b64 	%rd2880, {%r7421, %r7420};
	shf.r.wrap.b32 	%r7422, %r7419, %r7418, 18;
	shf.r.wrap.b32 	%r7423, %r7418, %r7419, 18;
	mov.b64 	%rd2881, {%r7423, %r7422};
	xor.b64  	%rd2882, %rd2881, %rd2880;
	shf.l.wrap.b32 	%r7424, %r7418, %r7419, 23;
	shf.l.wrap.b32 	%r7425, %r7419, %r7418, 23;
	mov.b64 	%rd2883, {%r7425, %r7424};
	xor.b64  	%rd2884, %rd2882, %rd2883;
	xor.b64  	%rd2885, %rd2843, %rd2818;
	and.b64  	%rd2886, %rd2868, %rd2885;
	xor.b64  	%rd2887, %rd2886, %rd2818;
	add.s64 	%rd2888, %rd2793, %rd2504;
	ld.const.u64 	%rd2889, [k_sha512+632];
	add.s64 	%rd2890, %rd2888, %rd2889;
	add.s64 	%rd2891, %rd2890, %rd2887;
	add.s64 	%rd2892, %rd2891, %rd2884;
	add.s64 	%rd2893, %rd2892, %rd2804;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7426,%dummy}, %rd2879;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7427}, %rd2879;
	}
	shf.r.wrap.b32 	%r7428, %r7427, %r7426, 28;
	shf.r.wrap.b32 	%r7429, %r7426, %r7427, 28;
	mov.b64 	%rd2894, {%r7429, %r7428};
	shf.l.wrap.b32 	%r7430, %r7426, %r7427, 30;
	shf.l.wrap.b32 	%r7431, %r7427, %r7426, 30;
	mov.b64 	%rd2895, {%r7431, %r7430};
	xor.b64  	%rd2896, %rd2895, %rd2894;
	shf.l.wrap.b32 	%r7432, %r7426, %r7427, 25;
	shf.l.wrap.b32 	%r7433, %r7427, %r7426, 25;
	mov.b64 	%rd2897, {%r7433, %r7432};
	xor.b64  	%rd2898, %rd2896, %rd2897;
	xor.b64  	%rd2899, %rd2879, %rd2829;
	xor.b64  	%rd2900, %rd2879, %rd2854;
	and.b64  	%rd2901, %rd2900, %rd2899;
	xor.b64  	%rd2902, %rd2901, %rd2879;
	add.s64 	%rd2903, %rd2892, %rd2902;
	add.s64 	%rd2904, %rd2903, %rd2898;
	add.s64 	%rd2905, %rd84, %rd2904;
	st.local.u64 	[%rd9], %rd2905;
	add.s64 	%rd2906, %rd92, %rd2879;
	st.local.u64 	[%rd9+8], %rd2906;
	add.s64 	%rd2907, %rd90, %rd2854;
	st.local.u64 	[%rd9+16], %rd2907;
	add.s64 	%rd2908, %rd82, %rd2829;
	st.local.u64 	[%rd9+24], %rd2908;
	add.s64 	%rd2909, %rd65, %rd2893;
	st.local.u64 	[%rd9+32], %rd2909;
	add.s64 	%rd2910, %rd72, %rd2868;
	st.local.u64 	[%rd9+40], %rd2910;
	add.s64 	%rd2911, %rd71, %rd2843;
	st.local.u64 	[%rd9+48], %rd2911;
	add.s64 	%rd2912, %rd76, %rd2818;
	st.local.u64 	[%rd9+56], %rd2912;
	st.local.v2.u32 	[%rd9+64], {%r9676, %r9675};
	st.local.v2.u32 	[%rd9+72], {%r9674, %r9673};
	st.local.v2.u32 	[%rd9+80], {%r9680, %r9679};
	st.local.v2.u32 	[%rd9+88], {%r9678, %r9677};
	st.local.v2.u32 	[%rd9+96], {%r9684, %r9683};
	st.local.v2.u32 	[%rd9+104], {%r9682, %r9681};
	st.local.v2.u32 	[%rd9+112], {%r9688, %r9687};
	st.local.v2.u32 	[%rd9+120], {%r9686, %r9685};
	st.local.v2.u32 	[%rd9+128], {%r9692, %r9691};
	st.local.v2.u32 	[%rd9+136], {%r9690, %r9689};
	st.local.v2.u32 	[%rd9+144], {%r9696, %r9695};
	st.local.v2.u32 	[%rd9+152], {%r9694, %r9693};
	st.local.v2.u32 	[%rd9+160], {%r9700, %r9699};
	st.local.v2.u32 	[%rd9+168], {%r9698, %r9697};
	st.local.v2.u32 	[%rd9+176], {%r9704, %r9703};
	st.local.v2.u32 	[%rd9+184], {%r9702, %r9701};

BB1_171:
	ret;
}

	// .globl	m01700_mxx
.entry m01700_mxx(
	.param .u64 .ptr .global .align 4 m01700_mxx_param_0,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_1,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_2,
	.param .u64 .ptr .const .align 4 m01700_mxx_param_3,
	.param .u64 .ptr .global .align 1 m01700_mxx_param_4,
	.param .u64 .ptr .global .align 1 m01700_mxx_param_5,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_6,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_7,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_8,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_9,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_10,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_11,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_12,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_13,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_14,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_15,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_16,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_17,
	.param .u64 .ptr .global .align 1 m01700_mxx_param_18,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_19,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_20,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_21,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_22,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_23,
	.param .u32 m01700_mxx_param_24,
	.param .u32 m01700_mxx_param_25,
	.param .u32 m01700_mxx_param_26,
	.param .u32 m01700_mxx_param_27,
	.param .u32 m01700_mxx_param_28,
	.param .u32 m01700_mxx_param_29,
	.param .u32 m01700_mxx_param_30,
	.param .u32 m01700_mxx_param_31,
	.param .u32 m01700_mxx_param_32,
	.param .u32 m01700_mxx_param_33,
	.param .u64 m01700_mxx_param_34
)
{
	.local .align 16 .b8 	__local_depot2[592];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<275>;
	.reg .b32 	%r<12533>;
	.reg .b64 	%rd<8980>;


	mov.u64 	%rd8979, __local_depot2;
	cvta.local.u64 	%SP, %rd8979;
	ld.param.u64 	%rd273, [m01700_mxx_param_0];
	ld.param.u64 	%rd286, [m01700_mxx_param_19];
	ld.param.u32 	%r684, [m01700_mxx_param_24];
	ld.param.u32 	%r685, [m01700_mxx_param_25];
	ld.param.u32 	%r686, [m01700_mxx_param_26];
	ld.param.u32 	%r688, [m01700_mxx_param_30];
	ld.param.u32 	%r689, [m01700_mxx_param_31];
	ld.param.u32 	%r690, [m01700_mxx_param_32];
	ld.param.u64 	%rd287, [m01700_mxx_param_34];
	add.u64 	%rd288, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd288;
	add.u64 	%rd289, %SP, 16;
	cvta.to.local.u64 	%rd2, %rd289;
	add.u64 	%rd290, %SP, 32;
	cvta.to.local.u64 	%rd3, %rd290;
	add.u64 	%rd291, %SP, 48;
	cvta.to.local.u64 	%rd4, %rd291;
	add.u64 	%rd292, %SP, 64;
	cvta.to.local.u64 	%rd5, %rd292;
	add.u64 	%rd293, %SP, 80;
	cvta.to.local.u64 	%rd6, %rd293;
	add.u64 	%rd294, %SP, 96;
	cvta.to.local.u64 	%rd7, %rd294;
	add.u64 	%rd295, %SP, 112;
	cvta.to.local.u64 	%rd8, %rd295;
	add.u64 	%rd296, %SP, 128;
	cvta.to.local.u64 	%rd9, %rd296;
	add.u64 	%rd297, %SP, 384;
	cvta.to.local.u64 	%rd10, %rd297;
	mov.u32 	%r691, %ctaid.x;
	mov.u32 	%r692, %ntid.x;
	mov.b32	%r693, %envreg3;
	mad.lo.s32 	%r694, %r691, %r692, %r693;
	mov.u32 	%r695, %tid.x;
	add.s32 	%r1, %r694, %r695;
	cvt.s64.s32	%rd298, %r1;
	setp.ge.u64	%p1, %rd298, %rd287;
	@%p1 bra 	BB2_366;

	mul.wide.s32 	%rd300, %r1, 260;
	add.s64 	%rd301, %rd273, %rd300;
	ld.global.u32 	%r2, [%rd301+256];
	mov.u64 	%rd8906, 0;
	mov.pred 	%p2, 0;
	@%p2 bra 	BB2_3;

BB2_2:
	shl.b64 	%rd303, %rd8906, 2;
	add.s64 	%rd304, %rd9, %rd303;
	mov.u32 	%r696, 0;
	st.local.u32 	[%rd304], %r696;
	add.s64 	%rd8906, %rd8906, 1;
	setp.lt.u64	%p3, %rd8906, 64;
	@%p3 bra 	BB2_2;

BB2_3:
	setp.eq.s32	%p4, %r2, 0;
	@%p4 bra 	BB2_12;

	add.s32 	%r699, %r2, -1;
	shr.u32 	%r700, %r699, 2;
	add.s32 	%r3, %r700, 1;
	and.b32  	%r4, %r3, 3;
	setp.eq.s32	%p5, %r4, 0;
	mov.u32 	%r12459, 0;
	mov.u32 	%r12460, %r12459;
	@%p5 bra 	BB2_10;

	setp.eq.s32	%p6, %r4, 1;
	mov.u32 	%r12455, 0;
	mov.u32 	%r12456, %r12455;
	@%p6 bra 	BB2_9;

	setp.eq.s32	%p7, %r4, 2;
	mov.u32 	%r12456, 4;
	mov.u32 	%r12453, 0;
	@%p7 bra 	BB2_8;

	ld.global.u32 	%r707, [%rd301];
	st.local.u32 	[%rd9], %r707;
	mov.u32 	%r12456, 8;
	mov.u32 	%r12453, 1;

BB2_8:
	mul.wide.u32 	%rd309, %r12453, 4;
	add.s64 	%rd310, %rd301, %rd309;
	ld.global.u32 	%r708, [%rd310];
	add.s64 	%rd311, %rd9, %rd309;
	st.local.u32 	[%rd311], %r708;
	add.s32 	%r12455, %r12453, 1;

BB2_9:
	mul.wide.s32 	%rd314, %r12455, 4;
	add.s64 	%rd315, %rd301, %rd314;
	ld.global.u32 	%r709, [%rd315];
	add.s64 	%rd316, %rd9, %rd314;
	st.local.u32 	[%rd316], %r709;
	add.s32 	%r12460, %r12456, 4;
	add.s32 	%r12459, %r12455, 1;

BB2_10:
	setp.lt.u32	%p8, %r3, 4;
	@%p8 bra 	BB2_12;

BB2_11:
	mul.wide.s32 	%rd319, %r12459, 4;
	add.s64 	%rd320, %rd301, %rd319;
	ld.global.u32 	%r710, [%rd320];
	add.s64 	%rd321, %rd9, %rd319;
	st.local.u32 	[%rd321], %r710;
	add.s32 	%r711, %r12459, 1;
	mul.wide.s32 	%rd322, %r711, 4;
	add.s64 	%rd323, %rd301, %rd322;
	ld.global.u32 	%r712, [%rd323];
	add.s64 	%rd324, %rd9, %rd322;
	st.local.u32 	[%rd324], %r712;
	add.s32 	%r713, %r12459, 2;
	mul.wide.s32 	%rd325, %r713, 4;
	add.s64 	%rd326, %rd301, %rd325;
	ld.global.u32 	%r714, [%rd326];
	add.s64 	%rd327, %rd9, %rd325;
	st.local.u32 	[%rd327], %r714;
	add.s32 	%r715, %r12459, 3;
	mul.wide.s32 	%rd328, %r715, 4;
	add.s64 	%rd329, %rd301, %rd328;
	ld.global.u32 	%r716, [%rd329];
	add.s64 	%rd330, %rd9, %rd328;
	st.local.u32 	[%rd330], %r716;
	add.s32 	%r12459, %r12459, 4;
	add.s32 	%r12460, %r12460, 16;
	setp.lt.u32	%p9, %r12460, %r2;
	@%p9 bra 	BB2_11;

BB2_12:
	setp.eq.s32	%p10, %r688, 0;
	@%p10 bra 	BB2_366;

	ld.local.u32 	%r18, [%rd9];
	add.s64 	%rd14, %rd10, 8;
	add.s64 	%rd15, %rd10, 64;
	add.s64 	%rd16, %rd10, 72;
	add.s64 	%rd17, %rd10, 80;
	add.s64 	%rd18, %rd10, 88;
	add.s64 	%rd19, %rd10, 96;
	add.s64 	%rd20, %rd10, 104;
	add.s64 	%rd21, %rd10, 112;
	add.s64 	%rd22, %rd10, 120;
	add.s64 	%rd23, %rd10, 128;
	add.s64 	%rd24, %rd10, 136;
	add.s64 	%rd25, %rd10, 144;
	add.s64 	%rd26, %rd10, 152;
	add.s64 	%rd27, %rd10, 160;
	add.s64 	%rd28, %rd10, 168;
	add.s64 	%rd29, %rd10, 176;
	add.s64 	%rd30, %rd10, 184;
	add.s64 	%rd31, %rd1, 4;
	add.s64 	%rd32, %rd2, 4;
	add.s64 	%rd33, %rd3, 4;
	add.s64 	%rd34, %rd4, 4;
	add.s64 	%rd35, %rd5, 4;
	add.s64 	%rd36, %rd6, 4;
	add.s64 	%rd37, %rd7, 4;
	add.s64 	%rd38, %rd8, 4;
	and.b32  	%r20, %r685, 31;
	and.b32  	%r21, %r686, 31;
	cvt.u64.u32	%rd39, %r690;
	mov.u32 	%r12461, 0;

BB2_14:
	mov.u32 	%r12463, 0;
	ld.param.u64 	%rd8847, [m01700_mxx_param_3];
	mul.wide.u32 	%rd331, %r12461, 4;
	add.s64 	%rd332, %rd8847, %rd331;
	ld.const.u32 	%r720, [%rd332];
	or.b32  	%r12500, %r720, %r18;
	st.local.u32 	[%rd9], %r12500;
	mov.u64 	%rd333, 7640891576956012808;
	st.local.u64 	[%rd10], %rd333;
	mov.u64 	%rd334, -4942790177534073029;
	st.local.u64 	[%rd14], %rd334;
	mov.u64 	%rd335, 4354685564936845355;
	st.local.u64 	[%rd14+8], %rd335;
	mov.u64 	%rd336, -6534734903238641935;
	st.local.u64 	[%rd14+16], %rd336;
	mov.u64 	%rd337, 5840696475078001361;
	st.local.u64 	[%rd14+24], %rd337;
	mov.u64 	%rd338, -7276294671716946913;
	st.local.u64 	[%rd14+32], %rd338;
	mov.u64 	%rd339, 2270897969802886507;
	st.local.u64 	[%rd14+40], %rd339;
	mov.u64 	%rd340, 6620516959819538809;
	st.local.u64 	[%rd14+48], %rd340;
	st.local.u32 	[%rd14+56], %r12463;
	st.local.u32 	[%rd14+64], %r12463;
	st.local.u32 	[%rd14+72], %r12463;
	st.local.u32 	[%rd14+80], %r12463;
	st.local.u32 	[%rd14+88], %r12463;
	st.local.u32 	[%rd14+96], %r12463;
	st.local.u32 	[%rd14+104], %r12463;
	st.local.u32 	[%rd14+112], %r12463;
	st.local.u32 	[%rd14+120], %r12463;
	st.local.u32 	[%rd14+128], %r12463;
	st.local.u32 	[%rd14+136], %r12463;
	st.local.u32 	[%rd14+144], %r12463;
	st.local.u32 	[%rd14+152], %r12463;
	st.local.u32 	[%rd14+160], %r12463;
	st.local.u32 	[%rd14+168], %r12463;
	st.local.u32 	[%rd14+176], %r12463;
	st.local.u32 	[%rd14+184], %r12463;
	st.local.u32 	[%rd15+4], %r12463;
	st.local.u32 	[%rd16+4], %r12463;
	st.local.u32 	[%rd17+4], %r12463;
	st.local.u32 	[%rd18+4], %r12463;
	st.local.u32 	[%rd19+4], %r12463;
	st.local.u32 	[%rd20+4], %r12463;
	st.local.u32 	[%rd21+4], %r12463;
	st.local.u32 	[%rd22+4], %r12463;
	st.local.u32 	[%rd23+4], %r12463;
	st.local.u32 	[%rd24+4], %r12463;
	st.local.u32 	[%rd25+4], %r12463;
	st.local.u32 	[%rd26+4], %r12463;
	st.local.u32 	[%rd27+4], %r12463;
	st.local.u32 	[%rd28+4], %r12463;
	st.local.u32 	[%rd29+4], %r12463;
	st.local.u32 	[%rd30+4], %r12463;
	mov.u32 	%r12464, %r12463;
	bra.uni 	BB2_15;

BB2_452:
	ld.const.u64 	%rd8905, [k_sha512+120];
	ld.const.u64 	%rd8904, [k_sha512+112];
	ld.const.u64 	%rd8899, [k_sha512+104];
	ld.const.u64 	%rd8898, [k_sha512+96];
	ld.const.u64 	%rd8897, [k_sha512+88];
	ld.const.u64 	%rd8896, [k_sha512+8];
	ld.const.u64 	%rd8895, [k_sha512];
	ld.const.u64 	%rd8884, [k_sha512+80];
	ld.const.u64 	%rd8883, [k_sha512+72];
	ld.const.u64 	%rd8882, [k_sha512+64];
	ld.const.u64 	%rd8881, [k_sha512+56];
	ld.const.u64 	%rd8880, [k_sha512+48];
	ld.const.u64 	%rd8879, [k_sha512+40];
	ld.const.u64 	%rd8878, [k_sha512+32];
	ld.const.u64 	%rd8877, [k_sha512+24];
	ld.const.u64 	%rd8876, [k_sha512+16];
	ld.local.u32 	%r10381, [%rd14+56];
	ld.local.u32 	%r10382, [%rd15+4];
	ld.local.u32 	%r10383, [%rd14+64];
	ld.local.u32 	%r10384, [%rd16+4];
	ld.local.v2.u32 	{%r10385, %r10386}, [%rd31+4];
	ld.local.u32 	%r10389, [%rd14+72];
	ld.local.u32 	%r10390, [%rd2];
	ld.local.u32 	%r10391, [%rd17+4];
	ld.local.u32 	%r10392, [%rd32];
	ld.local.u32 	%r10393, [%rd14+80];
	ld.local.u32 	%r10394, [%rd18+4];
	ld.local.v2.u32 	{%r10395, %r10396}, [%rd32+4];
	ld.local.u32 	%r10399, [%rd14+88];
	ld.local.u32 	%r10400, [%rd3];
	ld.local.u32 	%r10401, [%rd19+4];
	ld.local.u32 	%r10402, [%rd33];
	ld.local.u32 	%r10403, [%rd14+96];
	ld.local.u32 	%r10404, [%rd20+4];
	ld.local.v2.u32 	{%r10405, %r10406}, [%rd33+4];
	ld.local.u32 	%r10409, [%rd14+104];
	ld.local.u32 	%r10410, [%rd4];
	ld.local.u32 	%r10411, [%rd21+4];
	ld.local.u32 	%r10412, [%rd34];
	ld.local.u32 	%r10413, [%rd14+112];
	ld.local.u32 	%r10414, [%rd22+4];
	ld.local.v2.u32 	{%r10415, %r10416}, [%rd34+4];
	ld.local.u32 	%r10419, [%rd14+120];
	ld.local.u32 	%r10420, [%rd5];
	ld.local.u32 	%r10421, [%rd23+4];
	ld.local.u32 	%r10422, [%rd35];
	ld.local.u32 	%r10423, [%rd14+128];
	ld.local.u32 	%r10424, [%rd24+4];
	ld.local.v2.u32 	{%r10425, %r10426}, [%rd35+4];
	ld.local.u32 	%r10429, [%rd14+136];
	ld.local.u32 	%r10430, [%rd6];
	ld.local.u32 	%r10431, [%rd25+4];
	ld.local.u32 	%r10432, [%rd36];
	ld.local.u32 	%r10433, [%rd14+144];
	ld.local.u32 	%r10434, [%rd26+4];
	ld.local.v2.u32 	{%r10435, %r10436}, [%rd36+4];
	ld.local.u32 	%r10439, [%rd14+152];
	ld.local.u32 	%r10440, [%rd7];
	ld.local.u32 	%r10441, [%rd27+4];
	ld.local.u32 	%r10442, [%rd37];
	ld.local.u32 	%r10443, [%rd14+160];
	ld.local.u32 	%r10444, [%rd28+4];
	ld.local.v2.u32 	{%r10445, %r10446}, [%rd37+4];
	ld.local.u32 	%r10449, [%rd14+168];
	ld.local.u32 	%r10450, [%rd8];
	ld.local.u32 	%r10451, [%rd29+4];
	ld.local.u32 	%r10452, [%rd38];
	ld.local.u32 	%r10453, [%rd14+176];
	ld.local.u32 	%r10454, [%rd30+4];
	ld.local.v2.u32 	{%r10455, %r10456}, [%rd38+4];
	or.b32  	%r10459, %r10381, %r12500;
	or.b32  	%r10460, %r10382, %r12499;
	mov.b64	%rd5987, {%r10460, %r10459};
	or.b32  	%r10461, %r10383, %r10385;
	or.b32  	%r10462, %r10384, %r10386;
	mov.b64	%rd5988, {%r10462, %r10461};
	or.b32  	%r10463, %r10389, %r10390;
	or.b32  	%r10464, %r10391, %r10392;
	mov.b64	%rd5989, {%r10464, %r10463};
	or.b32  	%r10465, %r10393, %r10395;
	or.b32  	%r10466, %r10394, %r10396;
	mov.b64	%rd5990, {%r10466, %r10465};
	or.b32  	%r10467, %r10399, %r10400;
	or.b32  	%r10468, %r10401, %r10402;
	mov.b64	%rd5991, {%r10468, %r10467};
	or.b32  	%r10469, %r10403, %r10405;
	or.b32  	%r10470, %r10404, %r10406;
	mov.b64	%rd5992, {%r10470, %r10469};
	or.b32  	%r10471, %r10409, %r10410;
	or.b32  	%r10472, %r10411, %r10412;
	mov.b64	%rd5993, {%r10472, %r10471};
	or.b32  	%r10473, %r10413, %r10415;
	or.b32  	%r10474, %r10414, %r10416;
	mov.b64	%rd5994, {%r10474, %r10473};
	or.b32  	%r10475, %r10419, %r10420;
	or.b32  	%r10476, %r10421, %r10422;
	mov.b64	%rd5995, {%r10476, %r10475};
	or.b32  	%r10477, %r10423, %r10425;
	or.b32  	%r10478, %r10424, %r10426;
	mov.b64	%rd5996, {%r10478, %r10477};
	or.b32  	%r10479, %r10429, %r10430;
	or.b32  	%r10480, %r10431, %r10432;
	mov.b64	%rd5997, {%r10480, %r10479};
	or.b32  	%r10481, %r10433, %r10435;
	or.b32  	%r10482, %r10434, %r10436;
	mov.b64	%rd5998, {%r10482, %r10481};
	or.b32  	%r10483, %r10439, %r10440;
	or.b32  	%r10484, %r10441, %r10442;
	mov.b64	%rd5999, {%r10484, %r10483};
	or.b32  	%r10485, %r10443, %r10445;
	or.b32  	%r10486, %r10444, %r10446;
	mov.b64	%rd6000, {%r10486, %r10485};
	or.b32  	%r10487, %r10449, %r10450;
	or.b32  	%r10488, %r10451, %r10452;
	mov.b64	%rd6001, {%r10488, %r10487};
	or.b32  	%r10489, %r10453, %r10455;
	or.b32  	%r10490, %r10454, %r10456;
	mov.b64	%rd6002, {%r10490, %r10489};
	ld.local.u64 	%rd6003, [%rd14+24];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10491,%dummy}, %rd6003;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10492}, %rd6003;
	}
	shf.r.wrap.b32 	%r10493, %r10492, %r10491, 14;
	shf.r.wrap.b32 	%r10494, %r10491, %r10492, 14;
	mov.b64 	%rd6004, {%r10494, %r10493};
	shf.r.wrap.b32 	%r10495, %r10492, %r10491, 18;
	shf.r.wrap.b32 	%r10496, %r10491, %r10492, 18;
	mov.b64 	%rd6005, {%r10496, %r10495};
	xor.b64  	%rd6006, %rd6005, %rd6004;
	shf.l.wrap.b32 	%r10497, %r10491, %r10492, 23;
	shf.l.wrap.b32 	%r10498, %r10492, %r10491, 23;
	mov.b64 	%rd6007, {%r10498, %r10497};
	xor.b64  	%rd6008, %rd6006, %rd6007;
	ld.local.u64 	%rd6009, [%rd14+40];
	ld.local.u64 	%rd6010, [%rd14+32];
	xor.b64  	%rd6011, %rd6009, %rd6010;
	and.b64  	%rd6012, %rd6011, %rd6003;
	xor.b64  	%rd6013, %rd6012, %rd6009;
	ld.local.u64 	%rd6014, [%rd14+48];
	add.s64 	%rd6015, %rd6013, %rd6014;
	add.s64 	%rd6016, %rd6015, %rd5987;
	add.s64 	%rd6017, %rd6016, %rd8895;
	add.s64 	%rd6018, %rd6017, %rd6008;
	ld.local.u64 	%rd6019, [%rd14+16];
	add.s64 	%rd6020, %rd6018, %rd6019;
	ld.local.u64 	%rd6021, [%rd10];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10499,%dummy}, %rd6021;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10500}, %rd6021;
	}
	shf.r.wrap.b32 	%r10501, %r10500, %r10499, 28;
	shf.r.wrap.b32 	%r10502, %r10499, %r10500, 28;
	mov.b64 	%rd6022, {%r10502, %r10501};
	shf.l.wrap.b32 	%r10503, %r10499, %r10500, 30;
	shf.l.wrap.b32 	%r10504, %r10500, %r10499, 30;
	mov.b64 	%rd6023, {%r10504, %r10503};
	xor.b64  	%rd6024, %rd6023, %rd6022;
	shf.l.wrap.b32 	%r10505, %r10499, %r10500, 25;
	shf.l.wrap.b32 	%r10506, %r10500, %r10499, 25;
	mov.b64 	%rd6025, {%r10506, %r10505};
	xor.b64  	%rd6026, %rd6024, %rd6025;
	ld.local.u64 	%rd6027, [%rd14+8];
	xor.b64  	%rd6028, %rd6027, %rd6021;
	ld.local.u64 	%rd6029, [%rd14];
	xor.b64  	%rd6030, %rd6029, %rd6021;
	and.b64  	%rd6031, %rd6028, %rd6030;
	xor.b64  	%rd6032, %rd6031, %rd6021;
	add.s64 	%rd6033, %rd6018, %rd6032;
	add.s64 	%rd6034, %rd6033, %rd6026;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10507,%dummy}, %rd6020;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10508}, %rd6020;
	}
	shf.r.wrap.b32 	%r10509, %r10508, %r10507, 14;
	shf.r.wrap.b32 	%r10510, %r10507, %r10508, 14;
	mov.b64 	%rd6035, {%r10510, %r10509};
	shf.r.wrap.b32 	%r10511, %r10508, %r10507, 18;
	shf.r.wrap.b32 	%r10512, %r10507, %r10508, 18;
	mov.b64 	%rd6036, {%r10512, %r10511};
	xor.b64  	%rd6037, %rd6036, %rd6035;
	shf.l.wrap.b32 	%r10513, %r10507, %r10508, 23;
	shf.l.wrap.b32 	%r10514, %r10508, %r10507, 23;
	mov.b64 	%rd6038, {%r10514, %r10513};
	xor.b64  	%rd6039, %rd6037, %rd6038;
	xor.b64  	%rd6040, %rd6010, %rd6003;
	and.b64  	%rd6041, %rd6020, %rd6040;
	xor.b64  	%rd6042, %rd6041, %rd6010;
	add.s64 	%rd6043, %rd5988, %rd6009;
	add.s64 	%rd6044, %rd6043, %rd8896;
	add.s64 	%rd6045, %rd6044, %rd6042;
	add.s64 	%rd6046, %rd6045, %rd6039;
	add.s64 	%rd6047, %rd6046, %rd6027;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10515,%dummy}, %rd6034;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10516}, %rd6034;
	}
	shf.r.wrap.b32 	%r10517, %r10516, %r10515, 28;
	shf.r.wrap.b32 	%r10518, %r10515, %r10516, 28;
	mov.b64 	%rd6048, {%r10518, %r10517};
	shf.l.wrap.b32 	%r10519, %r10515, %r10516, 30;
	shf.l.wrap.b32 	%r10520, %r10516, %r10515, 30;
	mov.b64 	%rd6049, {%r10520, %r10519};
	xor.b64  	%rd6050, %rd6049, %rd6048;
	shf.l.wrap.b32 	%r10521, %r10515, %r10516, 25;
	shf.l.wrap.b32 	%r10522, %r10516, %r10515, 25;
	mov.b64 	%rd6051, {%r10522, %r10521};
	xor.b64  	%rd6052, %rd6050, %rd6051;
	xor.b64  	%rd6053, %rd6034, %rd6029;
	xor.b64  	%rd6054, %rd6034, %rd6021;
	and.b64  	%rd6055, %rd6054, %rd6053;
	xor.b64  	%rd6056, %rd6055, %rd6034;
	add.s64 	%rd6057, %rd6046, %rd6056;
	add.s64 	%rd6058, %rd6057, %rd6052;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10523,%dummy}, %rd6047;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10524}, %rd6047;
	}
	shf.r.wrap.b32 	%r10525, %r10524, %r10523, 14;
	shf.r.wrap.b32 	%r10526, %r10523, %r10524, 14;
	mov.b64 	%rd6059, {%r10526, %r10525};
	shf.r.wrap.b32 	%r10527, %r10524, %r10523, 18;
	shf.r.wrap.b32 	%r10528, %r10523, %r10524, 18;
	mov.b64 	%rd6060, {%r10528, %r10527};
	xor.b64  	%rd6061, %rd6060, %rd6059;
	shf.l.wrap.b32 	%r10529, %r10523, %r10524, 23;
	shf.l.wrap.b32 	%r10530, %r10524, %r10523, 23;
	mov.b64 	%rd6062, {%r10530, %r10529};
	xor.b64  	%rd6063, %rd6061, %rd6062;
	xor.b64  	%rd6064, %rd6020, %rd6003;
	and.b64  	%rd6065, %rd6047, %rd6064;
	xor.b64  	%rd6066, %rd6065, %rd6003;
	add.s64 	%rd6067, %rd5989, %rd6010;
	add.s64 	%rd6068, %rd6067, %rd8876;
	add.s64 	%rd6069, %rd6068, %rd6066;
	add.s64 	%rd6070, %rd6069, %rd6063;
	add.s64 	%rd6071, %rd6070, %rd6029;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10531,%dummy}, %rd6058;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10532}, %rd6058;
	}
	shf.r.wrap.b32 	%r10533, %r10532, %r10531, 28;
	shf.r.wrap.b32 	%r10534, %r10531, %r10532, 28;
	mov.b64 	%rd6072, {%r10534, %r10533};
	shf.l.wrap.b32 	%r10535, %r10531, %r10532, 30;
	shf.l.wrap.b32 	%r10536, %r10532, %r10531, 30;
	mov.b64 	%rd6073, {%r10536, %r10535};
	xor.b64  	%rd6074, %rd6073, %rd6072;
	shf.l.wrap.b32 	%r10537, %r10531, %r10532, 25;
	shf.l.wrap.b32 	%r10538, %r10532, %r10531, 25;
	mov.b64 	%rd6075, {%r10538, %r10537};
	xor.b64  	%rd6076, %rd6074, %rd6075;
	xor.b64  	%rd6077, %rd6058, %rd6021;
	xor.b64  	%rd6078, %rd6058, %rd6034;
	and.b64  	%rd6079, %rd6078, %rd6077;
	xor.b64  	%rd6080, %rd6079, %rd6058;
	add.s64 	%rd6081, %rd6070, %rd6080;
	add.s64 	%rd6082, %rd6081, %rd6076;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10539,%dummy}, %rd6071;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10540}, %rd6071;
	}
	shf.r.wrap.b32 	%r10541, %r10540, %r10539, 14;
	shf.r.wrap.b32 	%r10542, %r10539, %r10540, 14;
	mov.b64 	%rd6083, {%r10542, %r10541};
	shf.r.wrap.b32 	%r10543, %r10540, %r10539, 18;
	shf.r.wrap.b32 	%r10544, %r10539, %r10540, 18;
	mov.b64 	%rd6084, {%r10544, %r10543};
	xor.b64  	%rd6085, %rd6084, %rd6083;
	shf.l.wrap.b32 	%r10545, %r10539, %r10540, 23;
	shf.l.wrap.b32 	%r10546, %r10540, %r10539, 23;
	mov.b64 	%rd6086, {%r10546, %r10545};
	xor.b64  	%rd6087, %rd6085, %rd6086;
	xor.b64  	%rd6088, %rd6047, %rd6020;
	and.b64  	%rd6089, %rd6071, %rd6088;
	xor.b64  	%rd6090, %rd6089, %rd6020;
	add.s64 	%rd6091, %rd5990, %rd6003;
	add.s64 	%rd6092, %rd6091, %rd8877;
	add.s64 	%rd6093, %rd6092, %rd6090;
	add.s64 	%rd6094, %rd6093, %rd6087;
	add.s64 	%rd6095, %rd6094, %rd6021;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10547,%dummy}, %rd6082;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10548}, %rd6082;
	}
	shf.r.wrap.b32 	%r10549, %r10548, %r10547, 28;
	shf.r.wrap.b32 	%r10550, %r10547, %r10548, 28;
	mov.b64 	%rd6096, {%r10550, %r10549};
	shf.l.wrap.b32 	%r10551, %r10547, %r10548, 30;
	shf.l.wrap.b32 	%r10552, %r10548, %r10547, 30;
	mov.b64 	%rd6097, {%r10552, %r10551};
	xor.b64  	%rd6098, %rd6097, %rd6096;
	shf.l.wrap.b32 	%r10553, %r10547, %r10548, 25;
	shf.l.wrap.b32 	%r10554, %r10548, %r10547, 25;
	mov.b64 	%rd6099, {%r10554, %r10553};
	xor.b64  	%rd6100, %rd6098, %rd6099;
	xor.b64  	%rd6101, %rd6082, %rd6034;
	xor.b64  	%rd6102, %rd6082, %rd6058;
	and.b64  	%rd6103, %rd6102, %rd6101;
	xor.b64  	%rd6104, %rd6103, %rd6082;
	add.s64 	%rd6105, %rd6094, %rd6104;
	add.s64 	%rd6106, %rd6105, %rd6100;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10555,%dummy}, %rd6095;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10556}, %rd6095;
	}
	shf.r.wrap.b32 	%r10557, %r10556, %r10555, 14;
	shf.r.wrap.b32 	%r10558, %r10555, %r10556, 14;
	mov.b64 	%rd6107, {%r10558, %r10557};
	shf.r.wrap.b32 	%r10559, %r10556, %r10555, 18;
	shf.r.wrap.b32 	%r10560, %r10555, %r10556, 18;
	mov.b64 	%rd6108, {%r10560, %r10559};
	xor.b64  	%rd6109, %rd6108, %rd6107;
	shf.l.wrap.b32 	%r10561, %r10555, %r10556, 23;
	shf.l.wrap.b32 	%r10562, %r10556, %r10555, 23;
	mov.b64 	%rd6110, {%r10562, %r10561};
	xor.b64  	%rd6111, %rd6109, %rd6110;
	xor.b64  	%rd6112, %rd6071, %rd6047;
	and.b64  	%rd6113, %rd6095, %rd6112;
	xor.b64  	%rd6114, %rd6113, %rd6047;
	add.s64 	%rd6115, %rd6020, %rd5991;
	add.s64 	%rd6116, %rd6115, %rd8878;
	add.s64 	%rd6117, %rd6116, %rd6114;
	add.s64 	%rd6118, %rd6117, %rd6111;
	add.s64 	%rd6119, %rd6118, %rd6034;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10563,%dummy}, %rd6106;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10564}, %rd6106;
	}
	shf.r.wrap.b32 	%r10565, %r10564, %r10563, 28;
	shf.r.wrap.b32 	%r10566, %r10563, %r10564, 28;
	mov.b64 	%rd6120, {%r10566, %r10565};
	shf.l.wrap.b32 	%r10567, %r10563, %r10564, 30;
	shf.l.wrap.b32 	%r10568, %r10564, %r10563, 30;
	mov.b64 	%rd6121, {%r10568, %r10567};
	xor.b64  	%rd6122, %rd6121, %rd6120;
	shf.l.wrap.b32 	%r10569, %r10563, %r10564, 25;
	shf.l.wrap.b32 	%r10570, %r10564, %r10563, 25;
	mov.b64 	%rd6123, {%r10570, %r10569};
	xor.b64  	%rd6124, %rd6122, %rd6123;
	xor.b64  	%rd6125, %rd6106, %rd6058;
	xor.b64  	%rd6126, %rd6106, %rd6082;
	and.b64  	%rd6127, %rd6126, %rd6125;
	xor.b64  	%rd6128, %rd6127, %rd6106;
	add.s64 	%rd6129, %rd6118, %rd6128;
	add.s64 	%rd6130, %rd6129, %rd6124;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10571,%dummy}, %rd6119;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10572}, %rd6119;
	}
	shf.r.wrap.b32 	%r10573, %r10572, %r10571, 14;
	shf.r.wrap.b32 	%r10574, %r10571, %r10572, 14;
	mov.b64 	%rd6131, {%r10574, %r10573};
	shf.r.wrap.b32 	%r10575, %r10572, %r10571, 18;
	shf.r.wrap.b32 	%r10576, %r10571, %r10572, 18;
	mov.b64 	%rd6132, {%r10576, %r10575};
	xor.b64  	%rd6133, %rd6132, %rd6131;
	shf.l.wrap.b32 	%r10577, %r10571, %r10572, 23;
	shf.l.wrap.b32 	%r10578, %r10572, %r10571, 23;
	mov.b64 	%rd6134, {%r10578, %r10577};
	xor.b64  	%rd6135, %rd6133, %rd6134;
	xor.b64  	%rd6136, %rd6095, %rd6071;
	and.b64  	%rd6137, %rd6119, %rd6136;
	xor.b64  	%rd6138, %rd6137, %rd6071;
	add.s64 	%rd6139, %rd6047, %rd5992;
	add.s64 	%rd6140, %rd6139, %rd8879;
	add.s64 	%rd6141, %rd6140, %rd6138;
	add.s64 	%rd6142, %rd6141, %rd6135;
	add.s64 	%rd6143, %rd6142, %rd6058;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10579,%dummy}, %rd6130;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10580}, %rd6130;
	}
	shf.r.wrap.b32 	%r10581, %r10580, %r10579, 28;
	shf.r.wrap.b32 	%r10582, %r10579, %r10580, 28;
	mov.b64 	%rd6144, {%r10582, %r10581};
	shf.l.wrap.b32 	%r10583, %r10579, %r10580, 30;
	shf.l.wrap.b32 	%r10584, %r10580, %r10579, 30;
	mov.b64 	%rd6145, {%r10584, %r10583};
	xor.b64  	%rd6146, %rd6145, %rd6144;
	shf.l.wrap.b32 	%r10585, %r10579, %r10580, 25;
	shf.l.wrap.b32 	%r10586, %r10580, %r10579, 25;
	mov.b64 	%rd6147, {%r10586, %r10585};
	xor.b64  	%rd6148, %rd6146, %rd6147;
	xor.b64  	%rd6149, %rd6130, %rd6082;
	xor.b64  	%rd6150, %rd6130, %rd6106;
	and.b64  	%rd6151, %rd6150, %rd6149;
	xor.b64  	%rd6152, %rd6151, %rd6130;
	add.s64 	%rd6153, %rd6142, %rd6152;
	add.s64 	%rd6154, %rd6153, %rd6148;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10587,%dummy}, %rd6143;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10588}, %rd6143;
	}
	shf.r.wrap.b32 	%r10589, %r10588, %r10587, 14;
	shf.r.wrap.b32 	%r10590, %r10587, %r10588, 14;
	mov.b64 	%rd6155, {%r10590, %r10589};
	shf.r.wrap.b32 	%r10591, %r10588, %r10587, 18;
	shf.r.wrap.b32 	%r10592, %r10587, %r10588, 18;
	mov.b64 	%rd6156, {%r10592, %r10591};
	xor.b64  	%rd6157, %rd6156, %rd6155;
	shf.l.wrap.b32 	%r10593, %r10587, %r10588, 23;
	shf.l.wrap.b32 	%r10594, %r10588, %r10587, 23;
	mov.b64 	%rd6158, {%r10594, %r10593};
	xor.b64  	%rd6159, %rd6157, %rd6158;
	xor.b64  	%rd6160, %rd6119, %rd6095;
	and.b64  	%rd6161, %rd6143, %rd6160;
	xor.b64  	%rd6162, %rd6161, %rd6095;
	add.s64 	%rd6163, %rd6071, %rd5993;
	add.s64 	%rd6164, %rd6163, %rd8880;
	add.s64 	%rd6165, %rd6164, %rd6162;
	add.s64 	%rd6166, %rd6165, %rd6159;
	add.s64 	%rd6167, %rd6166, %rd6082;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10595,%dummy}, %rd6154;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10596}, %rd6154;
	}
	shf.r.wrap.b32 	%r10597, %r10596, %r10595, 28;
	shf.r.wrap.b32 	%r10598, %r10595, %r10596, 28;
	mov.b64 	%rd6168, {%r10598, %r10597};
	shf.l.wrap.b32 	%r10599, %r10595, %r10596, 30;
	shf.l.wrap.b32 	%r10600, %r10596, %r10595, 30;
	mov.b64 	%rd6169, {%r10600, %r10599};
	xor.b64  	%rd6170, %rd6169, %rd6168;
	shf.l.wrap.b32 	%r10601, %r10595, %r10596, 25;
	shf.l.wrap.b32 	%r10602, %r10596, %r10595, 25;
	mov.b64 	%rd6171, {%r10602, %r10601};
	xor.b64  	%rd6172, %rd6170, %rd6171;
	xor.b64  	%rd6173, %rd6154, %rd6106;
	xor.b64  	%rd6174, %rd6154, %rd6130;
	and.b64  	%rd6175, %rd6174, %rd6173;
	xor.b64  	%rd6176, %rd6175, %rd6154;
	add.s64 	%rd6177, %rd6166, %rd6176;
	add.s64 	%rd6178, %rd6177, %rd6172;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10603,%dummy}, %rd6167;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10604}, %rd6167;
	}
	shf.r.wrap.b32 	%r10605, %r10604, %r10603, 14;
	shf.r.wrap.b32 	%r10606, %r10603, %r10604, 14;
	mov.b64 	%rd6179, {%r10606, %r10605};
	shf.r.wrap.b32 	%r10607, %r10604, %r10603, 18;
	shf.r.wrap.b32 	%r10608, %r10603, %r10604, 18;
	mov.b64 	%rd6180, {%r10608, %r10607};
	xor.b64  	%rd6181, %rd6180, %rd6179;
	shf.l.wrap.b32 	%r10609, %r10603, %r10604, 23;
	shf.l.wrap.b32 	%r10610, %r10604, %r10603, 23;
	mov.b64 	%rd6182, {%r10610, %r10609};
	xor.b64  	%rd6183, %rd6181, %rd6182;
	xor.b64  	%rd6184, %rd6143, %rd6119;
	and.b64  	%rd6185, %rd6167, %rd6184;
	xor.b64  	%rd6186, %rd6185, %rd6119;
	add.s64 	%rd6187, %rd6095, %rd5994;
	add.s64 	%rd6188, %rd6187, %rd8881;
	add.s64 	%rd6189, %rd6188, %rd6186;
	add.s64 	%rd6190, %rd6189, %rd6183;
	add.s64 	%rd6191, %rd6190, %rd6106;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10611,%dummy}, %rd6178;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10612}, %rd6178;
	}
	shf.r.wrap.b32 	%r10613, %r10612, %r10611, 28;
	shf.r.wrap.b32 	%r10614, %r10611, %r10612, 28;
	mov.b64 	%rd6192, {%r10614, %r10613};
	shf.l.wrap.b32 	%r10615, %r10611, %r10612, 30;
	shf.l.wrap.b32 	%r10616, %r10612, %r10611, 30;
	mov.b64 	%rd6193, {%r10616, %r10615};
	xor.b64  	%rd6194, %rd6193, %rd6192;
	shf.l.wrap.b32 	%r10617, %r10611, %r10612, 25;
	shf.l.wrap.b32 	%r10618, %r10612, %r10611, 25;
	mov.b64 	%rd6195, {%r10618, %r10617};
	xor.b64  	%rd6196, %rd6194, %rd6195;
	xor.b64  	%rd6197, %rd6178, %rd6130;
	xor.b64  	%rd6198, %rd6178, %rd6154;
	and.b64  	%rd6199, %rd6198, %rd6197;
	xor.b64  	%rd6200, %rd6199, %rd6178;
	add.s64 	%rd6201, %rd6190, %rd6200;
	add.s64 	%rd6202, %rd6201, %rd6196;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10619,%dummy}, %rd6191;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10620}, %rd6191;
	}
	shf.r.wrap.b32 	%r10621, %r10620, %r10619, 14;
	shf.r.wrap.b32 	%r10622, %r10619, %r10620, 14;
	mov.b64 	%rd6203, {%r10622, %r10621};
	shf.r.wrap.b32 	%r10623, %r10620, %r10619, 18;
	shf.r.wrap.b32 	%r10624, %r10619, %r10620, 18;
	mov.b64 	%rd6204, {%r10624, %r10623};
	xor.b64  	%rd6205, %rd6204, %rd6203;
	shf.l.wrap.b32 	%r10625, %r10619, %r10620, 23;
	shf.l.wrap.b32 	%r10626, %r10620, %r10619, 23;
	mov.b64 	%rd6206, {%r10626, %r10625};
	xor.b64  	%rd6207, %rd6205, %rd6206;
	xor.b64  	%rd6208, %rd6167, %rd6143;
	and.b64  	%rd6209, %rd6191, %rd6208;
	xor.b64  	%rd6210, %rd6209, %rd6143;
	add.s64 	%rd6211, %rd6119, %rd5995;
	add.s64 	%rd6212, %rd6211, %rd8882;
	add.s64 	%rd6213, %rd6212, %rd6210;
	add.s64 	%rd6214, %rd6213, %rd6207;
	add.s64 	%rd6215, %rd6214, %rd6130;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10627,%dummy}, %rd6202;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10628}, %rd6202;
	}
	shf.r.wrap.b32 	%r10629, %r10628, %r10627, 28;
	shf.r.wrap.b32 	%r10630, %r10627, %r10628, 28;
	mov.b64 	%rd6216, {%r10630, %r10629};
	shf.l.wrap.b32 	%r10631, %r10627, %r10628, 30;
	shf.l.wrap.b32 	%r10632, %r10628, %r10627, 30;
	mov.b64 	%rd6217, {%r10632, %r10631};
	xor.b64  	%rd6218, %rd6217, %rd6216;
	shf.l.wrap.b32 	%r10633, %r10627, %r10628, 25;
	shf.l.wrap.b32 	%r10634, %r10628, %r10627, 25;
	mov.b64 	%rd6219, {%r10634, %r10633};
	xor.b64  	%rd6220, %rd6218, %rd6219;
	xor.b64  	%rd6221, %rd6202, %rd6154;
	xor.b64  	%rd6222, %rd6202, %rd6178;
	and.b64  	%rd6223, %rd6222, %rd6221;
	xor.b64  	%rd6224, %rd6223, %rd6202;
	add.s64 	%rd6225, %rd6214, %rd6224;
	add.s64 	%rd6226, %rd6225, %rd6220;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10635,%dummy}, %rd6215;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10636}, %rd6215;
	}
	shf.r.wrap.b32 	%r10637, %r10636, %r10635, 14;
	shf.r.wrap.b32 	%r10638, %r10635, %r10636, 14;
	mov.b64 	%rd6227, {%r10638, %r10637};
	shf.r.wrap.b32 	%r10639, %r10636, %r10635, 18;
	shf.r.wrap.b32 	%r10640, %r10635, %r10636, 18;
	mov.b64 	%rd6228, {%r10640, %r10639};
	xor.b64  	%rd6229, %rd6228, %rd6227;
	shf.l.wrap.b32 	%r10641, %r10635, %r10636, 23;
	shf.l.wrap.b32 	%r10642, %r10636, %r10635, 23;
	mov.b64 	%rd6230, {%r10642, %r10641};
	xor.b64  	%rd6231, %rd6229, %rd6230;
	xor.b64  	%rd6232, %rd6191, %rd6167;
	and.b64  	%rd6233, %rd6215, %rd6232;
	xor.b64  	%rd6234, %rd6233, %rd6167;
	add.s64 	%rd6235, %rd6143, %rd5996;
	add.s64 	%rd6236, %rd6235, %rd8883;
	add.s64 	%rd6237, %rd6236, %rd6234;
	add.s64 	%rd6238, %rd6237, %rd6231;
	add.s64 	%rd6239, %rd6238, %rd6154;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10643,%dummy}, %rd6226;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10644}, %rd6226;
	}
	shf.r.wrap.b32 	%r10645, %r10644, %r10643, 28;
	shf.r.wrap.b32 	%r10646, %r10643, %r10644, 28;
	mov.b64 	%rd6240, {%r10646, %r10645};
	shf.l.wrap.b32 	%r10647, %r10643, %r10644, 30;
	shf.l.wrap.b32 	%r10648, %r10644, %r10643, 30;
	mov.b64 	%rd6241, {%r10648, %r10647};
	xor.b64  	%rd6242, %rd6241, %rd6240;
	shf.l.wrap.b32 	%r10649, %r10643, %r10644, 25;
	shf.l.wrap.b32 	%r10650, %r10644, %r10643, 25;
	mov.b64 	%rd6243, {%r10650, %r10649};
	xor.b64  	%rd6244, %rd6242, %rd6243;
	xor.b64  	%rd6245, %rd6226, %rd6178;
	xor.b64  	%rd6246, %rd6226, %rd6202;
	and.b64  	%rd6247, %rd6246, %rd6245;
	xor.b64  	%rd6248, %rd6247, %rd6226;
	add.s64 	%rd6249, %rd6238, %rd6248;
	add.s64 	%rd6250, %rd6249, %rd6244;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10651,%dummy}, %rd6239;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10652}, %rd6239;
	}
	shf.r.wrap.b32 	%r10653, %r10652, %r10651, 14;
	shf.r.wrap.b32 	%r10654, %r10651, %r10652, 14;
	mov.b64 	%rd6251, {%r10654, %r10653};
	shf.r.wrap.b32 	%r10655, %r10652, %r10651, 18;
	shf.r.wrap.b32 	%r10656, %r10651, %r10652, 18;
	mov.b64 	%rd6252, {%r10656, %r10655};
	xor.b64  	%rd6253, %rd6252, %rd6251;
	shf.l.wrap.b32 	%r10657, %r10651, %r10652, 23;
	shf.l.wrap.b32 	%r10658, %r10652, %r10651, 23;
	mov.b64 	%rd6254, {%r10658, %r10657};
	xor.b64  	%rd6255, %rd6253, %rd6254;
	xor.b64  	%rd6256, %rd6215, %rd6191;
	and.b64  	%rd6257, %rd6239, %rd6256;
	xor.b64  	%rd6258, %rd6257, %rd6191;
	add.s64 	%rd6259, %rd6167, %rd5997;
	add.s64 	%rd6260, %rd6259, %rd8884;
	add.s64 	%rd6261, %rd6260, %rd6258;
	add.s64 	%rd6262, %rd6261, %rd6255;
	add.s64 	%rd6263, %rd6262, %rd6178;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10659,%dummy}, %rd6250;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10660}, %rd6250;
	}
	shf.r.wrap.b32 	%r10661, %r10660, %r10659, 28;
	shf.r.wrap.b32 	%r10662, %r10659, %r10660, 28;
	mov.b64 	%rd6264, {%r10662, %r10661};
	shf.l.wrap.b32 	%r10663, %r10659, %r10660, 30;
	shf.l.wrap.b32 	%r10664, %r10660, %r10659, 30;
	mov.b64 	%rd6265, {%r10664, %r10663};
	xor.b64  	%rd6266, %rd6265, %rd6264;
	shf.l.wrap.b32 	%r10665, %r10659, %r10660, 25;
	shf.l.wrap.b32 	%r10666, %r10660, %r10659, 25;
	mov.b64 	%rd6267, {%r10666, %r10665};
	xor.b64  	%rd6268, %rd6266, %rd6267;
	xor.b64  	%rd6269, %rd6250, %rd6202;
	xor.b64  	%rd6270, %rd6250, %rd6226;
	and.b64  	%rd6271, %rd6270, %rd6269;
	xor.b64  	%rd6272, %rd6271, %rd6250;
	add.s64 	%rd6273, %rd6262, %rd6272;
	add.s64 	%rd6274, %rd6273, %rd6268;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10667,%dummy}, %rd6263;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10668}, %rd6263;
	}
	shf.r.wrap.b32 	%r10669, %r10668, %r10667, 14;
	shf.r.wrap.b32 	%r10670, %r10667, %r10668, 14;
	mov.b64 	%rd6275, {%r10670, %r10669};
	shf.r.wrap.b32 	%r10671, %r10668, %r10667, 18;
	shf.r.wrap.b32 	%r10672, %r10667, %r10668, 18;
	mov.b64 	%rd6276, {%r10672, %r10671};
	xor.b64  	%rd6277, %rd6276, %rd6275;
	shf.l.wrap.b32 	%r10673, %r10667, %r10668, 23;
	shf.l.wrap.b32 	%r10674, %r10668, %r10667, 23;
	mov.b64 	%rd6278, {%r10674, %r10673};
	xor.b64  	%rd6279, %rd6277, %rd6278;
	xor.b64  	%rd6280, %rd6239, %rd6215;
	and.b64  	%rd6281, %rd6263, %rd6280;
	xor.b64  	%rd6282, %rd6281, %rd6215;
	add.s64 	%rd6283, %rd6191, %rd5998;
	add.s64 	%rd6284, %rd6283, %rd8897;
	add.s64 	%rd6285, %rd6284, %rd6282;
	add.s64 	%rd6286, %rd6285, %rd6279;
	add.s64 	%rd6287, %rd6286, %rd6202;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10675,%dummy}, %rd6274;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10676}, %rd6274;
	}
	shf.r.wrap.b32 	%r10677, %r10676, %r10675, 28;
	shf.r.wrap.b32 	%r10678, %r10675, %r10676, 28;
	mov.b64 	%rd6288, {%r10678, %r10677};
	shf.l.wrap.b32 	%r10679, %r10675, %r10676, 30;
	shf.l.wrap.b32 	%r10680, %r10676, %r10675, 30;
	mov.b64 	%rd6289, {%r10680, %r10679};
	xor.b64  	%rd6290, %rd6289, %rd6288;
	shf.l.wrap.b32 	%r10681, %r10675, %r10676, 25;
	shf.l.wrap.b32 	%r10682, %r10676, %r10675, 25;
	mov.b64 	%rd6291, {%r10682, %r10681};
	xor.b64  	%rd6292, %rd6290, %rd6291;
	xor.b64  	%rd6293, %rd6274, %rd6226;
	xor.b64  	%rd6294, %rd6274, %rd6250;
	and.b64  	%rd6295, %rd6294, %rd6293;
	xor.b64  	%rd6296, %rd6295, %rd6274;
	add.s64 	%rd6297, %rd6286, %rd6296;
	add.s64 	%rd6298, %rd6297, %rd6292;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10683,%dummy}, %rd6287;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10684}, %rd6287;
	}
	shf.r.wrap.b32 	%r10685, %r10684, %r10683, 14;
	shf.r.wrap.b32 	%r10686, %r10683, %r10684, 14;
	mov.b64 	%rd6299, {%r10686, %r10685};
	shf.r.wrap.b32 	%r10687, %r10684, %r10683, 18;
	shf.r.wrap.b32 	%r10688, %r10683, %r10684, 18;
	mov.b64 	%rd6300, {%r10688, %r10687};
	xor.b64  	%rd6301, %rd6300, %rd6299;
	shf.l.wrap.b32 	%r10689, %r10683, %r10684, 23;
	shf.l.wrap.b32 	%r10690, %r10684, %r10683, 23;
	mov.b64 	%rd6302, {%r10690, %r10689};
	xor.b64  	%rd6303, %rd6301, %rd6302;
	xor.b64  	%rd6304, %rd6263, %rd6239;
	and.b64  	%rd6305, %rd6287, %rd6304;
	xor.b64  	%rd6306, %rd6305, %rd6239;
	add.s64 	%rd6307, %rd6215, %rd5999;
	add.s64 	%rd6308, %rd6307, %rd8898;
	add.s64 	%rd6309, %rd6308, %rd6306;
	add.s64 	%rd6310, %rd6309, %rd6303;
	add.s64 	%rd6311, %rd6310, %rd6226;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10691,%dummy}, %rd6298;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10692}, %rd6298;
	}
	shf.r.wrap.b32 	%r10693, %r10692, %r10691, 28;
	shf.r.wrap.b32 	%r10694, %r10691, %r10692, 28;
	mov.b64 	%rd6312, {%r10694, %r10693};
	shf.l.wrap.b32 	%r10695, %r10691, %r10692, 30;
	shf.l.wrap.b32 	%r10696, %r10692, %r10691, 30;
	mov.b64 	%rd6313, {%r10696, %r10695};
	xor.b64  	%rd6314, %rd6313, %rd6312;
	shf.l.wrap.b32 	%r10697, %r10691, %r10692, 25;
	shf.l.wrap.b32 	%r10698, %r10692, %r10691, 25;
	mov.b64 	%rd6315, {%r10698, %r10697};
	xor.b64  	%rd6316, %rd6314, %rd6315;
	xor.b64  	%rd6317, %rd6298, %rd6250;
	xor.b64  	%rd6318, %rd6298, %rd6274;
	and.b64  	%rd6319, %rd6318, %rd6317;
	xor.b64  	%rd6320, %rd6319, %rd6298;
	add.s64 	%rd6321, %rd6310, %rd6320;
	add.s64 	%rd6322, %rd6321, %rd6316;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10699,%dummy}, %rd6311;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10700}, %rd6311;
	}
	shf.r.wrap.b32 	%r10701, %r10700, %r10699, 14;
	shf.r.wrap.b32 	%r10702, %r10699, %r10700, 14;
	mov.b64 	%rd6323, {%r10702, %r10701};
	shf.r.wrap.b32 	%r10703, %r10700, %r10699, 18;
	shf.r.wrap.b32 	%r10704, %r10699, %r10700, 18;
	mov.b64 	%rd6324, {%r10704, %r10703};
	xor.b64  	%rd6325, %rd6324, %rd6323;
	shf.l.wrap.b32 	%r10705, %r10699, %r10700, 23;
	shf.l.wrap.b32 	%r10706, %r10700, %r10699, 23;
	mov.b64 	%rd6326, {%r10706, %r10705};
	xor.b64  	%rd6327, %rd6325, %rd6326;
	xor.b64  	%rd6328, %rd6287, %rd6263;
	and.b64  	%rd6329, %rd6311, %rd6328;
	xor.b64  	%rd6330, %rd6329, %rd6263;
	add.s64 	%rd6331, %rd6239, %rd6000;
	add.s64 	%rd6332, %rd6331, %rd8899;
	add.s64 	%rd6333, %rd6332, %rd6330;
	add.s64 	%rd6334, %rd6333, %rd6327;
	add.s64 	%rd6335, %rd6334, %rd6250;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10707,%dummy}, %rd6322;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10708}, %rd6322;
	}
	shf.r.wrap.b32 	%r10709, %r10708, %r10707, 28;
	shf.r.wrap.b32 	%r10710, %r10707, %r10708, 28;
	mov.b64 	%rd6336, {%r10710, %r10709};
	shf.l.wrap.b32 	%r10711, %r10707, %r10708, 30;
	shf.l.wrap.b32 	%r10712, %r10708, %r10707, 30;
	mov.b64 	%rd6337, {%r10712, %r10711};
	xor.b64  	%rd6338, %rd6337, %rd6336;
	shf.l.wrap.b32 	%r10713, %r10707, %r10708, 25;
	shf.l.wrap.b32 	%r10714, %r10708, %r10707, 25;
	mov.b64 	%rd6339, {%r10714, %r10713};
	xor.b64  	%rd6340, %rd6338, %rd6339;
	xor.b64  	%rd6341, %rd6322, %rd6274;
	xor.b64  	%rd6342, %rd6322, %rd6298;
	and.b64  	%rd6343, %rd6342, %rd6341;
	xor.b64  	%rd6344, %rd6343, %rd6322;
	add.s64 	%rd6345, %rd6334, %rd6344;
	add.s64 	%rd6346, %rd6345, %rd6340;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10715,%dummy}, %rd6335;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10716}, %rd6335;
	}
	shf.r.wrap.b32 	%r10717, %r10716, %r10715, 14;
	shf.r.wrap.b32 	%r10718, %r10715, %r10716, 14;
	mov.b64 	%rd6347, {%r10718, %r10717};
	shf.r.wrap.b32 	%r10719, %r10716, %r10715, 18;
	shf.r.wrap.b32 	%r10720, %r10715, %r10716, 18;
	mov.b64 	%rd6348, {%r10720, %r10719};
	xor.b64  	%rd6349, %rd6348, %rd6347;
	shf.l.wrap.b32 	%r10721, %r10715, %r10716, 23;
	shf.l.wrap.b32 	%r10722, %r10716, %r10715, 23;
	mov.b64 	%rd6350, {%r10722, %r10721};
	xor.b64  	%rd6351, %rd6349, %rd6350;
	xor.b64  	%rd6352, %rd6311, %rd6287;
	and.b64  	%rd6353, %rd6335, %rd6352;
	xor.b64  	%rd6354, %rd6353, %rd6287;
	add.s64 	%rd6355, %rd6263, %rd6001;
	add.s64 	%rd6356, %rd6355, %rd8904;
	add.s64 	%rd6357, %rd6356, %rd6354;
	add.s64 	%rd6358, %rd6357, %rd6351;
	add.s64 	%rd6359, %rd6358, %rd6274;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10723,%dummy}, %rd6346;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10724}, %rd6346;
	}
	shf.r.wrap.b32 	%r10725, %r10724, %r10723, 28;
	shf.r.wrap.b32 	%r10726, %r10723, %r10724, 28;
	mov.b64 	%rd6360, {%r10726, %r10725};
	shf.l.wrap.b32 	%r10727, %r10723, %r10724, 30;
	shf.l.wrap.b32 	%r10728, %r10724, %r10723, 30;
	mov.b64 	%rd6361, {%r10728, %r10727};
	xor.b64  	%rd6362, %rd6361, %rd6360;
	shf.l.wrap.b32 	%r10729, %r10723, %r10724, 25;
	shf.l.wrap.b32 	%r10730, %r10724, %r10723, 25;
	mov.b64 	%rd6363, {%r10730, %r10729};
	xor.b64  	%rd6364, %rd6362, %rd6363;
	xor.b64  	%rd6365, %rd6346, %rd6298;
	xor.b64  	%rd6366, %rd6346, %rd6322;
	and.b64  	%rd6367, %rd6366, %rd6365;
	xor.b64  	%rd6368, %rd6367, %rd6346;
	add.s64 	%rd6369, %rd6358, %rd6368;
	add.s64 	%rd6370, %rd6369, %rd6364;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10731,%dummy}, %rd6359;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10732}, %rd6359;
	}
	shf.r.wrap.b32 	%r10733, %r10732, %r10731, 14;
	shf.r.wrap.b32 	%r10734, %r10731, %r10732, 14;
	mov.b64 	%rd6371, {%r10734, %r10733};
	shf.r.wrap.b32 	%r10735, %r10732, %r10731, 18;
	shf.r.wrap.b32 	%r10736, %r10731, %r10732, 18;
	mov.b64 	%rd6372, {%r10736, %r10735};
	xor.b64  	%rd6373, %rd6372, %rd6371;
	shf.l.wrap.b32 	%r10737, %r10731, %r10732, 23;
	shf.l.wrap.b32 	%r10738, %r10732, %r10731, 23;
	mov.b64 	%rd6374, {%r10738, %r10737};
	xor.b64  	%rd6375, %rd6373, %rd6374;
	xor.b64  	%rd6376, %rd6335, %rd6311;
	and.b64  	%rd6377, %rd6359, %rd6376;
	xor.b64  	%rd6378, %rd6377, %rd6311;
	add.s64 	%rd6379, %rd6287, %rd6002;
	add.s64 	%rd6380, %rd6379, %rd8905;
	add.s64 	%rd6381, %rd6380, %rd6378;
	add.s64 	%rd6382, %rd6381, %rd6375;
	add.s64 	%rd6383, %rd6382, %rd6298;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10739,%dummy}, %rd6370;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10740}, %rd6370;
	}
	shf.r.wrap.b32 	%r10741, %r10740, %r10739, 28;
	shf.r.wrap.b32 	%r10742, %r10739, %r10740, 28;
	mov.b64 	%rd6384, {%r10742, %r10741};
	shf.l.wrap.b32 	%r10743, %r10739, %r10740, 30;
	shf.l.wrap.b32 	%r10744, %r10740, %r10739, 30;
	mov.b64 	%rd6385, {%r10744, %r10743};
	xor.b64  	%rd6386, %rd6385, %rd6384;
	shf.l.wrap.b32 	%r10745, %r10739, %r10740, 25;
	shf.l.wrap.b32 	%r10746, %r10740, %r10739, 25;
	mov.b64 	%rd6387, {%r10746, %r10745};
	xor.b64  	%rd6388, %rd6386, %rd6387;
	xor.b64  	%rd6389, %rd6370, %rd6322;
	xor.b64  	%rd6390, %rd6370, %rd6346;
	and.b64  	%rd6391, %rd6390, %rd6389;
	xor.b64  	%rd6392, %rd6391, %rd6370;
	add.s64 	%rd6393, %rd6382, %rd6392;
	add.s64 	%rd6394, %rd6393, %rd6388;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10747,%dummy}, %rd6001;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10748}, %rd6001;
	}
	shf.r.wrap.b32 	%r10749, %r10748, %r10747, 19;
	shf.r.wrap.b32 	%r10750, %r10747, %r10748, 19;
	mov.b64 	%rd6395, {%r10750, %r10749};
	shf.l.wrap.b32 	%r10751, %r10747, %r10748, 3;
	shf.l.wrap.b32 	%r10752, %r10748, %r10747, 3;
	mov.b64 	%rd6396, {%r10752, %r10751};
	shr.u64 	%rd6397, %rd6001, 6;
	xor.b64  	%rd6398, %rd6395, %rd6397;
	xor.b64  	%rd6399, %rd6398, %rd6396;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10753,%dummy}, %rd5988;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10754}, %rd5988;
	}
	shf.r.wrap.b32 	%r10755, %r10754, %r10753, 1;
	shf.r.wrap.b32 	%r10756, %r10753, %r10754, 1;
	mov.b64 	%rd6400, {%r10756, %r10755};
	shf.r.wrap.b32 	%r10757, %r10754, %r10753, 8;
	shf.r.wrap.b32 	%r10758, %r10753, %r10754, 8;
	mov.b64 	%rd6401, {%r10758, %r10757};
	shr.u64 	%rd6402, %rd5988, 7;
	xor.b64  	%rd6403, %rd6400, %rd6402;
	xor.b64  	%rd6404, %rd6403, %rd6401;
	add.s64 	%rd6405, %rd5996, %rd5987;
	add.s64 	%rd6406, %rd6405, %rd6399;
	add.s64 	%rd6407, %rd6406, %rd6404;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10759,%dummy}, %rd6002;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10760}, %rd6002;
	}
	shf.r.wrap.b32 	%r10761, %r10760, %r10759, 19;
	shf.r.wrap.b32 	%r10762, %r10759, %r10760, 19;
	mov.b64 	%rd6408, {%r10762, %r10761};
	shf.l.wrap.b32 	%r10763, %r10759, %r10760, 3;
	shf.l.wrap.b32 	%r10764, %r10760, %r10759, 3;
	mov.b64 	%rd6409, {%r10764, %r10763};
	shr.u64 	%rd6410, %rd6002, 6;
	xor.b64  	%rd6411, %rd6408, %rd6410;
	xor.b64  	%rd6412, %rd6411, %rd6409;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10765,%dummy}, %rd5989;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10766}, %rd5989;
	}
	shf.r.wrap.b32 	%r10767, %r10766, %r10765, 1;
	shf.r.wrap.b32 	%r10768, %r10765, %r10766, 1;
	mov.b64 	%rd6413, {%r10768, %r10767};
	shf.r.wrap.b32 	%r10769, %r10766, %r10765, 8;
	shf.r.wrap.b32 	%r10770, %r10765, %r10766, 8;
	mov.b64 	%rd6414, {%r10770, %r10769};
	shr.u64 	%rd6415, %rd5989, 7;
	xor.b64  	%rd6416, %rd6413, %rd6415;
	xor.b64  	%rd6417, %rd6416, %rd6414;
	add.s64 	%rd6418, %rd5997, %rd5988;
	add.s64 	%rd6419, %rd6418, %rd6412;
	add.s64 	%rd6420, %rd6419, %rd6417;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10771,%dummy}, %rd6407;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10772}, %rd6407;
	}
	shf.r.wrap.b32 	%r10773, %r10772, %r10771, 19;
	shf.r.wrap.b32 	%r10774, %r10771, %r10772, 19;
	mov.b64 	%rd6421, {%r10774, %r10773};
	shf.l.wrap.b32 	%r10775, %r10771, %r10772, 3;
	shf.l.wrap.b32 	%r10776, %r10772, %r10771, 3;
	mov.b64 	%rd6422, {%r10776, %r10775};
	shr.u64 	%rd6423, %rd6407, 6;
	xor.b64  	%rd6424, %rd6421, %rd6423;
	xor.b64  	%rd6425, %rd6424, %rd6422;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10777,%dummy}, %rd5990;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10778}, %rd5990;
	}
	shf.r.wrap.b32 	%r10779, %r10778, %r10777, 1;
	shf.r.wrap.b32 	%r10780, %r10777, %r10778, 1;
	mov.b64 	%rd6426, {%r10780, %r10779};
	shf.r.wrap.b32 	%r10781, %r10778, %r10777, 8;
	shf.r.wrap.b32 	%r10782, %r10777, %r10778, 8;
	mov.b64 	%rd6427, {%r10782, %r10781};
	shr.u64 	%rd6428, %rd5990, 7;
	xor.b64  	%rd6429, %rd6426, %rd6428;
	xor.b64  	%rd6430, %rd6429, %rd6427;
	add.s64 	%rd6431, %rd5998, %rd5989;
	add.s64 	%rd6432, %rd6431, %rd6425;
	add.s64 	%rd6433, %rd6432, %rd6430;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10783,%dummy}, %rd6420;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10784}, %rd6420;
	}
	shf.r.wrap.b32 	%r10785, %r10784, %r10783, 19;
	shf.r.wrap.b32 	%r10786, %r10783, %r10784, 19;
	mov.b64 	%rd6434, {%r10786, %r10785};
	shf.l.wrap.b32 	%r10787, %r10783, %r10784, 3;
	shf.l.wrap.b32 	%r10788, %r10784, %r10783, 3;
	mov.b64 	%rd6435, {%r10788, %r10787};
	shr.u64 	%rd6436, %rd6420, 6;
	xor.b64  	%rd6437, %rd6434, %rd6436;
	xor.b64  	%rd6438, %rd6437, %rd6435;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10789,%dummy}, %rd5991;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10790}, %rd5991;
	}
	shf.r.wrap.b32 	%r10791, %r10790, %r10789, 1;
	shf.r.wrap.b32 	%r10792, %r10789, %r10790, 1;
	mov.b64 	%rd6439, {%r10792, %r10791};
	shf.r.wrap.b32 	%r10793, %r10790, %r10789, 8;
	shf.r.wrap.b32 	%r10794, %r10789, %r10790, 8;
	mov.b64 	%rd6440, {%r10794, %r10793};
	shr.u64 	%rd6441, %rd5991, 7;
	xor.b64  	%rd6442, %rd6439, %rd6441;
	xor.b64  	%rd6443, %rd6442, %rd6440;
	add.s64 	%rd6444, %rd5999, %rd5990;
	add.s64 	%rd6445, %rd6444, %rd6438;
	add.s64 	%rd6446, %rd6445, %rd6443;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10795,%dummy}, %rd6433;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10796}, %rd6433;
	}
	shf.r.wrap.b32 	%r10797, %r10796, %r10795, 19;
	shf.r.wrap.b32 	%r10798, %r10795, %r10796, 19;
	mov.b64 	%rd6447, {%r10798, %r10797};
	shf.l.wrap.b32 	%r10799, %r10795, %r10796, 3;
	shf.l.wrap.b32 	%r10800, %r10796, %r10795, 3;
	mov.b64 	%rd6448, {%r10800, %r10799};
	shr.u64 	%rd6449, %rd6433, 6;
	xor.b64  	%rd6450, %rd6447, %rd6449;
	xor.b64  	%rd6451, %rd6450, %rd6448;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10801,%dummy}, %rd5992;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10802}, %rd5992;
	}
	shf.r.wrap.b32 	%r10803, %r10802, %r10801, 1;
	shf.r.wrap.b32 	%r10804, %r10801, %r10802, 1;
	mov.b64 	%rd6452, {%r10804, %r10803};
	shf.r.wrap.b32 	%r10805, %r10802, %r10801, 8;
	shf.r.wrap.b32 	%r10806, %r10801, %r10802, 8;
	mov.b64 	%rd6453, {%r10806, %r10805};
	shr.u64 	%rd6454, %rd5992, 7;
	xor.b64  	%rd6455, %rd6452, %rd6454;
	xor.b64  	%rd6456, %rd6455, %rd6453;
	add.s64 	%rd6457, %rd6000, %rd5991;
	add.s64 	%rd6458, %rd6457, %rd6451;
	add.s64 	%rd6459, %rd6458, %rd6456;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10807,%dummy}, %rd6446;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10808}, %rd6446;
	}
	shf.r.wrap.b32 	%r10809, %r10808, %r10807, 19;
	shf.r.wrap.b32 	%r10810, %r10807, %r10808, 19;
	mov.b64 	%rd6460, {%r10810, %r10809};
	shf.l.wrap.b32 	%r10811, %r10807, %r10808, 3;
	shf.l.wrap.b32 	%r10812, %r10808, %r10807, 3;
	mov.b64 	%rd6461, {%r10812, %r10811};
	shr.u64 	%rd6462, %rd6446, 6;
	xor.b64  	%rd6463, %rd6460, %rd6462;
	xor.b64  	%rd6464, %rd6463, %rd6461;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10813,%dummy}, %rd5993;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10814}, %rd5993;
	}
	shf.r.wrap.b32 	%r10815, %r10814, %r10813, 1;
	shf.r.wrap.b32 	%r10816, %r10813, %r10814, 1;
	mov.b64 	%rd6465, {%r10816, %r10815};
	shf.r.wrap.b32 	%r10817, %r10814, %r10813, 8;
	shf.r.wrap.b32 	%r10818, %r10813, %r10814, 8;
	mov.b64 	%rd6466, {%r10818, %r10817};
	shr.u64 	%rd6467, %rd5993, 7;
	xor.b64  	%rd6468, %rd6465, %rd6467;
	xor.b64  	%rd6469, %rd6468, %rd6466;
	add.s64 	%rd6470, %rd6001, %rd5992;
	add.s64 	%rd6471, %rd6470, %rd6464;
	add.s64 	%rd6472, %rd6471, %rd6469;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10819,%dummy}, %rd6459;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10820}, %rd6459;
	}
	shf.r.wrap.b32 	%r10821, %r10820, %r10819, 19;
	shf.r.wrap.b32 	%r10822, %r10819, %r10820, 19;
	mov.b64 	%rd6473, {%r10822, %r10821};
	shf.l.wrap.b32 	%r10823, %r10819, %r10820, 3;
	shf.l.wrap.b32 	%r10824, %r10820, %r10819, 3;
	mov.b64 	%rd6474, {%r10824, %r10823};
	shr.u64 	%rd6475, %rd6459, 6;
	xor.b64  	%rd6476, %rd6473, %rd6475;
	xor.b64  	%rd6477, %rd6476, %rd6474;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10825,%dummy}, %rd5994;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10826}, %rd5994;
	}
	shf.r.wrap.b32 	%r10827, %r10826, %r10825, 1;
	shf.r.wrap.b32 	%r10828, %r10825, %r10826, 1;
	mov.b64 	%rd6478, {%r10828, %r10827};
	shf.r.wrap.b32 	%r10829, %r10826, %r10825, 8;
	shf.r.wrap.b32 	%r10830, %r10825, %r10826, 8;
	mov.b64 	%rd6479, {%r10830, %r10829};
	shr.u64 	%rd6480, %rd5994, 7;
	xor.b64  	%rd6481, %rd6478, %rd6480;
	xor.b64  	%rd6482, %rd6481, %rd6479;
	add.s64 	%rd6483, %rd6002, %rd5993;
	add.s64 	%rd6484, %rd6483, %rd6477;
	add.s64 	%rd6485, %rd6484, %rd6482;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10831,%dummy}, %rd6472;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10832}, %rd6472;
	}
	shf.r.wrap.b32 	%r10833, %r10832, %r10831, 19;
	shf.r.wrap.b32 	%r10834, %r10831, %r10832, 19;
	mov.b64 	%rd6486, {%r10834, %r10833};
	shf.l.wrap.b32 	%r10835, %r10831, %r10832, 3;
	shf.l.wrap.b32 	%r10836, %r10832, %r10831, 3;
	mov.b64 	%rd6487, {%r10836, %r10835};
	shr.u64 	%rd6488, %rd6472, 6;
	xor.b64  	%rd6489, %rd6486, %rd6488;
	xor.b64  	%rd6490, %rd6489, %rd6487;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10837,%dummy}, %rd5995;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10838}, %rd5995;
	}
	shf.r.wrap.b32 	%r10839, %r10838, %r10837, 1;
	shf.r.wrap.b32 	%r10840, %r10837, %r10838, 1;
	mov.b64 	%rd6491, {%r10840, %r10839};
	shf.r.wrap.b32 	%r10841, %r10838, %r10837, 8;
	shf.r.wrap.b32 	%r10842, %r10837, %r10838, 8;
	mov.b64 	%rd6492, {%r10842, %r10841};
	shr.u64 	%rd6493, %rd5995, 7;
	xor.b64  	%rd6494, %rd6491, %rd6493;
	xor.b64  	%rd6495, %rd6494, %rd6492;
	add.s64 	%rd6496, %rd6407, %rd5994;
	add.s64 	%rd6497, %rd6496, %rd6490;
	add.s64 	%rd6498, %rd6497, %rd6495;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10843,%dummy}, %rd6485;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10844}, %rd6485;
	}
	shf.r.wrap.b32 	%r10845, %r10844, %r10843, 19;
	shf.r.wrap.b32 	%r10846, %r10843, %r10844, 19;
	mov.b64 	%rd6499, {%r10846, %r10845};
	shf.l.wrap.b32 	%r10847, %r10843, %r10844, 3;
	shf.l.wrap.b32 	%r10848, %r10844, %r10843, 3;
	mov.b64 	%rd6500, {%r10848, %r10847};
	shr.u64 	%rd6501, %rd6485, 6;
	xor.b64  	%rd6502, %rd6499, %rd6501;
	xor.b64  	%rd6503, %rd6502, %rd6500;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10849,%dummy}, %rd5996;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10850}, %rd5996;
	}
	shf.r.wrap.b32 	%r10851, %r10850, %r10849, 1;
	shf.r.wrap.b32 	%r10852, %r10849, %r10850, 1;
	mov.b64 	%rd6504, {%r10852, %r10851};
	shf.r.wrap.b32 	%r10853, %r10850, %r10849, 8;
	shf.r.wrap.b32 	%r10854, %r10849, %r10850, 8;
	mov.b64 	%rd6505, {%r10854, %r10853};
	shr.u64 	%rd6506, %rd5996, 7;
	xor.b64  	%rd6507, %rd6504, %rd6506;
	xor.b64  	%rd6508, %rd6507, %rd6505;
	add.s64 	%rd6509, %rd6420, %rd5995;
	add.s64 	%rd6510, %rd6509, %rd6503;
	add.s64 	%rd6511, %rd6510, %rd6508;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10855,%dummy}, %rd6498;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10856}, %rd6498;
	}
	shf.r.wrap.b32 	%r10857, %r10856, %r10855, 19;
	shf.r.wrap.b32 	%r10858, %r10855, %r10856, 19;
	mov.b64 	%rd6512, {%r10858, %r10857};
	shf.l.wrap.b32 	%r10859, %r10855, %r10856, 3;
	shf.l.wrap.b32 	%r10860, %r10856, %r10855, 3;
	mov.b64 	%rd6513, {%r10860, %r10859};
	shr.u64 	%rd6514, %rd6498, 6;
	xor.b64  	%rd6515, %rd6512, %rd6514;
	xor.b64  	%rd6516, %rd6515, %rd6513;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10861,%dummy}, %rd5997;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10862}, %rd5997;
	}
	shf.r.wrap.b32 	%r10863, %r10862, %r10861, 1;
	shf.r.wrap.b32 	%r10864, %r10861, %r10862, 1;
	mov.b64 	%rd6517, {%r10864, %r10863};
	shf.r.wrap.b32 	%r10865, %r10862, %r10861, 8;
	shf.r.wrap.b32 	%r10866, %r10861, %r10862, 8;
	mov.b64 	%rd6518, {%r10866, %r10865};
	shr.u64 	%rd6519, %rd5997, 7;
	xor.b64  	%rd6520, %rd6517, %rd6519;
	xor.b64  	%rd6521, %rd6520, %rd6518;
	add.s64 	%rd6522, %rd6433, %rd5996;
	add.s64 	%rd6523, %rd6522, %rd6516;
	add.s64 	%rd6524, %rd6523, %rd6521;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10867,%dummy}, %rd6511;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10868}, %rd6511;
	}
	shf.r.wrap.b32 	%r10869, %r10868, %r10867, 19;
	shf.r.wrap.b32 	%r10870, %r10867, %r10868, 19;
	mov.b64 	%rd6525, {%r10870, %r10869};
	shf.l.wrap.b32 	%r10871, %r10867, %r10868, 3;
	shf.l.wrap.b32 	%r10872, %r10868, %r10867, 3;
	mov.b64 	%rd6526, {%r10872, %r10871};
	shr.u64 	%rd6527, %rd6511, 6;
	xor.b64  	%rd6528, %rd6525, %rd6527;
	xor.b64  	%rd6529, %rd6528, %rd6526;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10873,%dummy}, %rd5998;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10874}, %rd5998;
	}
	shf.r.wrap.b32 	%r10875, %r10874, %r10873, 1;
	shf.r.wrap.b32 	%r10876, %r10873, %r10874, 1;
	mov.b64 	%rd6530, {%r10876, %r10875};
	shf.r.wrap.b32 	%r10877, %r10874, %r10873, 8;
	shf.r.wrap.b32 	%r10878, %r10873, %r10874, 8;
	mov.b64 	%rd6531, {%r10878, %r10877};
	shr.u64 	%rd6532, %rd5998, 7;
	xor.b64  	%rd6533, %rd6530, %rd6532;
	xor.b64  	%rd6534, %rd6533, %rd6531;
	add.s64 	%rd6535, %rd6446, %rd5997;
	add.s64 	%rd6536, %rd6535, %rd6529;
	add.s64 	%rd6537, %rd6536, %rd6534;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10879,%dummy}, %rd6524;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10880}, %rd6524;
	}
	shf.r.wrap.b32 	%r10881, %r10880, %r10879, 19;
	shf.r.wrap.b32 	%r10882, %r10879, %r10880, 19;
	mov.b64 	%rd6538, {%r10882, %r10881};
	shf.l.wrap.b32 	%r10883, %r10879, %r10880, 3;
	shf.l.wrap.b32 	%r10884, %r10880, %r10879, 3;
	mov.b64 	%rd6539, {%r10884, %r10883};
	shr.u64 	%rd6540, %rd6524, 6;
	xor.b64  	%rd6541, %rd6538, %rd6540;
	xor.b64  	%rd6542, %rd6541, %rd6539;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10885,%dummy}, %rd5999;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10886}, %rd5999;
	}
	shf.r.wrap.b32 	%r10887, %r10886, %r10885, 1;
	shf.r.wrap.b32 	%r10888, %r10885, %r10886, 1;
	mov.b64 	%rd6543, {%r10888, %r10887};
	shf.r.wrap.b32 	%r10889, %r10886, %r10885, 8;
	shf.r.wrap.b32 	%r10890, %r10885, %r10886, 8;
	mov.b64 	%rd6544, {%r10890, %r10889};
	shr.u64 	%rd6545, %rd5999, 7;
	xor.b64  	%rd6546, %rd6543, %rd6545;
	xor.b64  	%rd6547, %rd6546, %rd6544;
	add.s64 	%rd6548, %rd6459, %rd5998;
	add.s64 	%rd6549, %rd6548, %rd6542;
	add.s64 	%rd6550, %rd6549, %rd6547;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10891,%dummy}, %rd6537;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10892}, %rd6537;
	}
	shf.r.wrap.b32 	%r10893, %r10892, %r10891, 19;
	shf.r.wrap.b32 	%r10894, %r10891, %r10892, 19;
	mov.b64 	%rd6551, {%r10894, %r10893};
	shf.l.wrap.b32 	%r10895, %r10891, %r10892, 3;
	shf.l.wrap.b32 	%r10896, %r10892, %r10891, 3;
	mov.b64 	%rd6552, {%r10896, %r10895};
	shr.u64 	%rd6553, %rd6537, 6;
	xor.b64  	%rd6554, %rd6551, %rd6553;
	xor.b64  	%rd6555, %rd6554, %rd6552;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10897,%dummy}, %rd6000;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10898}, %rd6000;
	}
	shf.r.wrap.b32 	%r10899, %r10898, %r10897, 1;
	shf.r.wrap.b32 	%r10900, %r10897, %r10898, 1;
	mov.b64 	%rd6556, {%r10900, %r10899};
	shf.r.wrap.b32 	%r10901, %r10898, %r10897, 8;
	shf.r.wrap.b32 	%r10902, %r10897, %r10898, 8;
	mov.b64 	%rd6557, {%r10902, %r10901};
	shr.u64 	%rd6558, %rd6000, 7;
	xor.b64  	%rd6559, %rd6556, %rd6558;
	xor.b64  	%rd6560, %rd6559, %rd6557;
	add.s64 	%rd6561, %rd6472, %rd5999;
	add.s64 	%rd6562, %rd6561, %rd6555;
	add.s64 	%rd6563, %rd6562, %rd6560;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10903,%dummy}, %rd6550;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10904}, %rd6550;
	}
	shf.r.wrap.b32 	%r10905, %r10904, %r10903, 19;
	shf.r.wrap.b32 	%r10906, %r10903, %r10904, 19;
	mov.b64 	%rd6564, {%r10906, %r10905};
	shf.l.wrap.b32 	%r10907, %r10903, %r10904, 3;
	shf.l.wrap.b32 	%r10908, %r10904, %r10903, 3;
	mov.b64 	%rd6565, {%r10908, %r10907};
	shr.u64 	%rd6566, %rd6550, 6;
	xor.b64  	%rd6567, %rd6564, %rd6566;
	xor.b64  	%rd6568, %rd6567, %rd6565;
	shf.r.wrap.b32 	%r10909, %r10748, %r10747, 1;
	shf.r.wrap.b32 	%r10910, %r10747, %r10748, 1;
	mov.b64 	%rd6569, {%r10910, %r10909};
	shf.r.wrap.b32 	%r10911, %r10748, %r10747, 8;
	shf.r.wrap.b32 	%r10912, %r10747, %r10748, 8;
	mov.b64 	%rd6570, {%r10912, %r10911};
	shr.u64 	%rd6571, %rd6001, 7;
	xor.b64  	%rd6572, %rd6569, %rd6571;
	xor.b64  	%rd6573, %rd6572, %rd6570;
	add.s64 	%rd6574, %rd6485, %rd6000;
	add.s64 	%rd6575, %rd6574, %rd6568;
	add.s64 	%rd6576, %rd6575, %rd6573;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10913,%dummy}, %rd6563;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10914}, %rd6563;
	}
	shf.r.wrap.b32 	%r10915, %r10914, %r10913, 19;
	shf.r.wrap.b32 	%r10916, %r10913, %r10914, 19;
	mov.b64 	%rd6577, {%r10916, %r10915};
	shf.l.wrap.b32 	%r10917, %r10913, %r10914, 3;
	shf.l.wrap.b32 	%r10918, %r10914, %r10913, 3;
	mov.b64 	%rd6578, {%r10918, %r10917};
	shr.u64 	%rd6579, %rd6563, 6;
	xor.b64  	%rd6580, %rd6577, %rd6579;
	xor.b64  	%rd6581, %rd6580, %rd6578;
	shf.r.wrap.b32 	%r10919, %r10760, %r10759, 1;
	shf.r.wrap.b32 	%r10920, %r10759, %r10760, 1;
	mov.b64 	%rd6582, {%r10920, %r10919};
	shf.r.wrap.b32 	%r10921, %r10760, %r10759, 8;
	shf.r.wrap.b32 	%r10922, %r10759, %r10760, 8;
	mov.b64 	%rd6583, {%r10922, %r10921};
	shr.u64 	%rd6584, %rd6002, 7;
	xor.b64  	%rd6585, %rd6582, %rd6584;
	xor.b64  	%rd6586, %rd6585, %rd6583;
	add.s64 	%rd6587, %rd6498, %rd6001;
	add.s64 	%rd6588, %rd6587, %rd6581;
	add.s64 	%rd6589, %rd6588, %rd6586;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10923,%dummy}, %rd6576;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10924}, %rd6576;
	}
	shf.r.wrap.b32 	%r10925, %r10924, %r10923, 19;
	shf.r.wrap.b32 	%r10926, %r10923, %r10924, 19;
	mov.b64 	%rd6590, {%r10926, %r10925};
	shf.l.wrap.b32 	%r10927, %r10923, %r10924, 3;
	shf.l.wrap.b32 	%r10928, %r10924, %r10923, 3;
	mov.b64 	%rd6591, {%r10928, %r10927};
	shr.u64 	%rd6592, %rd6576, 6;
	xor.b64  	%rd6593, %rd6590, %rd6592;
	xor.b64  	%rd6594, %rd6593, %rd6591;
	shf.r.wrap.b32 	%r10929, %r10772, %r10771, 1;
	shf.r.wrap.b32 	%r10930, %r10771, %r10772, 1;
	mov.b64 	%rd6595, {%r10930, %r10929};
	shf.r.wrap.b32 	%r10931, %r10772, %r10771, 8;
	shf.r.wrap.b32 	%r10932, %r10771, %r10772, 8;
	mov.b64 	%rd6596, {%r10932, %r10931};
	shr.u64 	%rd6597, %rd6407, 7;
	xor.b64  	%rd6598, %rd6595, %rd6597;
	xor.b64  	%rd6599, %rd6598, %rd6596;
	add.s64 	%rd6600, %rd6511, %rd6002;
	add.s64 	%rd6601, %rd6600, %rd6594;
	add.s64 	%rd6602, %rd6601, %rd6599;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10933,%dummy}, %rd6383;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10934}, %rd6383;
	}
	shf.r.wrap.b32 	%r10935, %r10934, %r10933, 14;
	shf.r.wrap.b32 	%r10936, %r10933, %r10934, 14;
	mov.b64 	%rd6603, {%r10936, %r10935};
	shf.r.wrap.b32 	%r10937, %r10934, %r10933, 18;
	shf.r.wrap.b32 	%r10938, %r10933, %r10934, 18;
	mov.b64 	%rd6604, {%r10938, %r10937};
	xor.b64  	%rd6605, %rd6604, %rd6603;
	shf.l.wrap.b32 	%r10939, %r10933, %r10934, 23;
	shf.l.wrap.b32 	%r10940, %r10934, %r10933, 23;
	mov.b64 	%rd6606, {%r10940, %r10939};
	xor.b64  	%rd6607, %rd6605, %rd6606;
	xor.b64  	%rd6608, %rd6359, %rd6335;
	and.b64  	%rd6609, %rd6608, %rd6383;
	xor.b64  	%rd6610, %rd6609, %rd6335;
	add.s64 	%rd6611, %rd6610, %rd6311;
	add.s64 	%rd6612, %rd6611, %rd6407;
	ld.const.u64 	%rd6613, [k_sha512+128];
	add.s64 	%rd6614, %rd6612, %rd6613;
	add.s64 	%rd6615, %rd6614, %rd6607;
	add.s64 	%rd6616, %rd6615, %rd6322;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10941,%dummy}, %rd6394;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10942}, %rd6394;
	}
	shf.r.wrap.b32 	%r10943, %r10942, %r10941, 28;
	shf.r.wrap.b32 	%r10944, %r10941, %r10942, 28;
	mov.b64 	%rd6617, {%r10944, %r10943};
	shf.l.wrap.b32 	%r10945, %r10941, %r10942, 30;
	shf.l.wrap.b32 	%r10946, %r10942, %r10941, 30;
	mov.b64 	%rd6618, {%r10946, %r10945};
	xor.b64  	%rd6619, %rd6618, %rd6617;
	shf.l.wrap.b32 	%r10947, %r10941, %r10942, 25;
	shf.l.wrap.b32 	%r10948, %r10942, %r10941, 25;
	mov.b64 	%rd6620, {%r10948, %r10947};
	xor.b64  	%rd6621, %rd6619, %rd6620;
	xor.b64  	%rd6622, %rd6394, %rd6346;
	xor.b64  	%rd6623, %rd6394, %rd6370;
	and.b64  	%rd6624, %rd6623, %rd6622;
	xor.b64  	%rd6625, %rd6624, %rd6394;
	add.s64 	%rd6626, %rd6615, %rd6625;
	add.s64 	%rd6627, %rd6626, %rd6621;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10949,%dummy}, %rd6616;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10950}, %rd6616;
	}
	shf.r.wrap.b32 	%r10951, %r10950, %r10949, 14;
	shf.r.wrap.b32 	%r10952, %r10949, %r10950, 14;
	mov.b64 	%rd6628, {%r10952, %r10951};
	shf.r.wrap.b32 	%r10953, %r10950, %r10949, 18;
	shf.r.wrap.b32 	%r10954, %r10949, %r10950, 18;
	mov.b64 	%rd6629, {%r10954, %r10953};
	xor.b64  	%rd6630, %rd6629, %rd6628;
	shf.l.wrap.b32 	%r10955, %r10949, %r10950, 23;
	shf.l.wrap.b32 	%r10956, %r10950, %r10949, 23;
	mov.b64 	%rd6631, {%r10956, %r10955};
	xor.b64  	%rd6632, %rd6630, %rd6631;
	xor.b64  	%rd6633, %rd6383, %rd6359;
	and.b64  	%rd6634, %rd6616, %rd6633;
	xor.b64  	%rd6635, %rd6634, %rd6359;
	add.s64 	%rd6636, %rd6420, %rd6335;
	ld.const.u64 	%rd6637, [k_sha512+136];
	add.s64 	%rd6638, %rd6636, %rd6637;
	add.s64 	%rd6639, %rd6638, %rd6635;
	add.s64 	%rd6640, %rd6639, %rd6632;
	add.s64 	%rd6641, %rd6640, %rd6346;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10957,%dummy}, %rd6627;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10958}, %rd6627;
	}
	shf.r.wrap.b32 	%r10959, %r10958, %r10957, 28;
	shf.r.wrap.b32 	%r10960, %r10957, %r10958, 28;
	mov.b64 	%rd6642, {%r10960, %r10959};
	shf.l.wrap.b32 	%r10961, %r10957, %r10958, 30;
	shf.l.wrap.b32 	%r10962, %r10958, %r10957, 30;
	mov.b64 	%rd6643, {%r10962, %r10961};
	xor.b64  	%rd6644, %rd6643, %rd6642;
	shf.l.wrap.b32 	%r10963, %r10957, %r10958, 25;
	shf.l.wrap.b32 	%r10964, %r10958, %r10957, 25;
	mov.b64 	%rd6645, {%r10964, %r10963};
	xor.b64  	%rd6646, %rd6644, %rd6645;
	xor.b64  	%rd6647, %rd6627, %rd6370;
	xor.b64  	%rd6648, %rd6627, %rd6394;
	and.b64  	%rd6649, %rd6648, %rd6647;
	xor.b64  	%rd6650, %rd6649, %rd6627;
	add.s64 	%rd6651, %rd6640, %rd6650;
	add.s64 	%rd6652, %rd6651, %rd6646;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10965,%dummy}, %rd6641;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10966}, %rd6641;
	}
	shf.r.wrap.b32 	%r10967, %r10966, %r10965, 14;
	shf.r.wrap.b32 	%r10968, %r10965, %r10966, 14;
	mov.b64 	%rd6653, {%r10968, %r10967};
	shf.r.wrap.b32 	%r10969, %r10966, %r10965, 18;
	shf.r.wrap.b32 	%r10970, %r10965, %r10966, 18;
	mov.b64 	%rd6654, {%r10970, %r10969};
	xor.b64  	%rd6655, %rd6654, %rd6653;
	shf.l.wrap.b32 	%r10971, %r10965, %r10966, 23;
	shf.l.wrap.b32 	%r10972, %r10966, %r10965, 23;
	mov.b64 	%rd6656, {%r10972, %r10971};
	xor.b64  	%rd6657, %rd6655, %rd6656;
	xor.b64  	%rd6658, %rd6616, %rd6383;
	and.b64  	%rd6659, %rd6641, %rd6658;
	xor.b64  	%rd6660, %rd6659, %rd6383;
	add.s64 	%rd6661, %rd6433, %rd6359;
	ld.const.u64 	%rd6662, [k_sha512+144];
	add.s64 	%rd6663, %rd6661, %rd6662;
	add.s64 	%rd6664, %rd6663, %rd6660;
	add.s64 	%rd6665, %rd6664, %rd6657;
	add.s64 	%rd6666, %rd6665, %rd6370;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10973,%dummy}, %rd6652;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10974}, %rd6652;
	}
	shf.r.wrap.b32 	%r10975, %r10974, %r10973, 28;
	shf.r.wrap.b32 	%r10976, %r10973, %r10974, 28;
	mov.b64 	%rd6667, {%r10976, %r10975};
	shf.l.wrap.b32 	%r10977, %r10973, %r10974, 30;
	shf.l.wrap.b32 	%r10978, %r10974, %r10973, 30;
	mov.b64 	%rd6668, {%r10978, %r10977};
	xor.b64  	%rd6669, %rd6668, %rd6667;
	shf.l.wrap.b32 	%r10979, %r10973, %r10974, 25;
	shf.l.wrap.b32 	%r10980, %r10974, %r10973, 25;
	mov.b64 	%rd6670, {%r10980, %r10979};
	xor.b64  	%rd6671, %rd6669, %rd6670;
	xor.b64  	%rd6672, %rd6652, %rd6394;
	xor.b64  	%rd6673, %rd6652, %rd6627;
	and.b64  	%rd6674, %rd6673, %rd6672;
	xor.b64  	%rd6675, %rd6674, %rd6652;
	add.s64 	%rd6676, %rd6665, %rd6675;
	add.s64 	%rd6677, %rd6676, %rd6671;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10981,%dummy}, %rd6666;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10982}, %rd6666;
	}
	shf.r.wrap.b32 	%r10983, %r10982, %r10981, 14;
	shf.r.wrap.b32 	%r10984, %r10981, %r10982, 14;
	mov.b64 	%rd6678, {%r10984, %r10983};
	shf.r.wrap.b32 	%r10985, %r10982, %r10981, 18;
	shf.r.wrap.b32 	%r10986, %r10981, %r10982, 18;
	mov.b64 	%rd6679, {%r10986, %r10985};
	xor.b64  	%rd6680, %rd6679, %rd6678;
	shf.l.wrap.b32 	%r10987, %r10981, %r10982, 23;
	shf.l.wrap.b32 	%r10988, %r10982, %r10981, 23;
	mov.b64 	%rd6681, {%r10988, %r10987};
	xor.b64  	%rd6682, %rd6680, %rd6681;
	xor.b64  	%rd6683, %rd6641, %rd6616;
	and.b64  	%rd6684, %rd6666, %rd6683;
	xor.b64  	%rd6685, %rd6684, %rd6616;
	add.s64 	%rd6686, %rd6446, %rd6383;
	ld.const.u64 	%rd6687, [k_sha512+152];
	add.s64 	%rd6688, %rd6686, %rd6687;
	add.s64 	%rd6689, %rd6688, %rd6685;
	add.s64 	%rd6690, %rd6689, %rd6682;
	add.s64 	%rd6691, %rd6690, %rd6394;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10989,%dummy}, %rd6677;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10990}, %rd6677;
	}
	shf.r.wrap.b32 	%r10991, %r10990, %r10989, 28;
	shf.r.wrap.b32 	%r10992, %r10989, %r10990, 28;
	mov.b64 	%rd6692, {%r10992, %r10991};
	shf.l.wrap.b32 	%r10993, %r10989, %r10990, 30;
	shf.l.wrap.b32 	%r10994, %r10990, %r10989, 30;
	mov.b64 	%rd6693, {%r10994, %r10993};
	xor.b64  	%rd6694, %rd6693, %rd6692;
	shf.l.wrap.b32 	%r10995, %r10989, %r10990, 25;
	shf.l.wrap.b32 	%r10996, %r10990, %r10989, 25;
	mov.b64 	%rd6695, {%r10996, %r10995};
	xor.b64  	%rd6696, %rd6694, %rd6695;
	xor.b64  	%rd6697, %rd6677, %rd6627;
	xor.b64  	%rd6698, %rd6677, %rd6652;
	and.b64  	%rd6699, %rd6698, %rd6697;
	xor.b64  	%rd6700, %rd6699, %rd6677;
	add.s64 	%rd6701, %rd6690, %rd6700;
	add.s64 	%rd6702, %rd6701, %rd6696;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10997,%dummy}, %rd6691;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10998}, %rd6691;
	}
	shf.r.wrap.b32 	%r10999, %r10998, %r10997, 14;
	shf.r.wrap.b32 	%r11000, %r10997, %r10998, 14;
	mov.b64 	%rd6703, {%r11000, %r10999};
	shf.r.wrap.b32 	%r11001, %r10998, %r10997, 18;
	shf.r.wrap.b32 	%r11002, %r10997, %r10998, 18;
	mov.b64 	%rd6704, {%r11002, %r11001};
	xor.b64  	%rd6705, %rd6704, %rd6703;
	shf.l.wrap.b32 	%r11003, %r10997, %r10998, 23;
	shf.l.wrap.b32 	%r11004, %r10998, %r10997, 23;
	mov.b64 	%rd6706, {%r11004, %r11003};
	xor.b64  	%rd6707, %rd6705, %rd6706;
	xor.b64  	%rd6708, %rd6666, %rd6641;
	and.b64  	%rd6709, %rd6691, %rd6708;
	xor.b64  	%rd6710, %rd6709, %rd6641;
	add.s64 	%rd6711, %rd6616, %rd6459;
	ld.const.u64 	%rd6712, [k_sha512+160];
	add.s64 	%rd6713, %rd6711, %rd6712;
	add.s64 	%rd6714, %rd6713, %rd6710;
	add.s64 	%rd6715, %rd6714, %rd6707;
	add.s64 	%rd6716, %rd6715, %rd6627;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11005,%dummy}, %rd6702;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11006}, %rd6702;
	}
	shf.r.wrap.b32 	%r11007, %r11006, %r11005, 28;
	shf.r.wrap.b32 	%r11008, %r11005, %r11006, 28;
	mov.b64 	%rd6717, {%r11008, %r11007};
	shf.l.wrap.b32 	%r11009, %r11005, %r11006, 30;
	shf.l.wrap.b32 	%r11010, %r11006, %r11005, 30;
	mov.b64 	%rd6718, {%r11010, %r11009};
	xor.b64  	%rd6719, %rd6718, %rd6717;
	shf.l.wrap.b32 	%r11011, %r11005, %r11006, 25;
	shf.l.wrap.b32 	%r11012, %r11006, %r11005, 25;
	mov.b64 	%rd6720, {%r11012, %r11011};
	xor.b64  	%rd6721, %rd6719, %rd6720;
	xor.b64  	%rd6722, %rd6702, %rd6652;
	xor.b64  	%rd6723, %rd6702, %rd6677;
	and.b64  	%rd6724, %rd6723, %rd6722;
	xor.b64  	%rd6725, %rd6724, %rd6702;
	add.s64 	%rd6726, %rd6715, %rd6725;
	add.s64 	%rd6727, %rd6726, %rd6721;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11013,%dummy}, %rd6716;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11014}, %rd6716;
	}
	shf.r.wrap.b32 	%r11015, %r11014, %r11013, 14;
	shf.r.wrap.b32 	%r11016, %r11013, %r11014, 14;
	mov.b64 	%rd6728, {%r11016, %r11015};
	shf.r.wrap.b32 	%r11017, %r11014, %r11013, 18;
	shf.r.wrap.b32 	%r11018, %r11013, %r11014, 18;
	mov.b64 	%rd6729, {%r11018, %r11017};
	xor.b64  	%rd6730, %rd6729, %rd6728;
	shf.l.wrap.b32 	%r11019, %r11013, %r11014, 23;
	shf.l.wrap.b32 	%r11020, %r11014, %r11013, 23;
	mov.b64 	%rd6731, {%r11020, %r11019};
	xor.b64  	%rd6732, %rd6730, %rd6731;
	xor.b64  	%rd6733, %rd6691, %rd6666;
	and.b64  	%rd6734, %rd6716, %rd6733;
	xor.b64  	%rd6735, %rd6734, %rd6666;
	add.s64 	%rd6736, %rd6641, %rd6472;
	ld.const.u64 	%rd6737, [k_sha512+168];
	add.s64 	%rd6738, %rd6736, %rd6737;
	add.s64 	%rd6739, %rd6738, %rd6735;
	add.s64 	%rd6740, %rd6739, %rd6732;
	add.s64 	%rd6741, %rd6740, %rd6652;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11021,%dummy}, %rd6727;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11022}, %rd6727;
	}
	shf.r.wrap.b32 	%r11023, %r11022, %r11021, 28;
	shf.r.wrap.b32 	%r11024, %r11021, %r11022, 28;
	mov.b64 	%rd6742, {%r11024, %r11023};
	shf.l.wrap.b32 	%r11025, %r11021, %r11022, 30;
	shf.l.wrap.b32 	%r11026, %r11022, %r11021, 30;
	mov.b64 	%rd6743, {%r11026, %r11025};
	xor.b64  	%rd6744, %rd6743, %rd6742;
	shf.l.wrap.b32 	%r11027, %r11021, %r11022, 25;
	shf.l.wrap.b32 	%r11028, %r11022, %r11021, 25;
	mov.b64 	%rd6745, {%r11028, %r11027};
	xor.b64  	%rd6746, %rd6744, %rd6745;
	xor.b64  	%rd6747, %rd6727, %rd6677;
	xor.b64  	%rd6748, %rd6727, %rd6702;
	and.b64  	%rd6749, %rd6748, %rd6747;
	xor.b64  	%rd6750, %rd6749, %rd6727;
	add.s64 	%rd6751, %rd6740, %rd6750;
	add.s64 	%rd6752, %rd6751, %rd6746;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11029,%dummy}, %rd6741;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11030}, %rd6741;
	}
	shf.r.wrap.b32 	%r11031, %r11030, %r11029, 14;
	shf.r.wrap.b32 	%r11032, %r11029, %r11030, 14;
	mov.b64 	%rd6753, {%r11032, %r11031};
	shf.r.wrap.b32 	%r11033, %r11030, %r11029, 18;
	shf.r.wrap.b32 	%r11034, %r11029, %r11030, 18;
	mov.b64 	%rd6754, {%r11034, %r11033};
	xor.b64  	%rd6755, %rd6754, %rd6753;
	shf.l.wrap.b32 	%r11035, %r11029, %r11030, 23;
	shf.l.wrap.b32 	%r11036, %r11030, %r11029, 23;
	mov.b64 	%rd6756, {%r11036, %r11035};
	xor.b64  	%rd6757, %rd6755, %rd6756;
	xor.b64  	%rd6758, %rd6716, %rd6691;
	and.b64  	%rd6759, %rd6741, %rd6758;
	xor.b64  	%rd6760, %rd6759, %rd6691;
	add.s64 	%rd6761, %rd6666, %rd6485;
	ld.const.u64 	%rd6762, [k_sha512+176];
	add.s64 	%rd6763, %rd6761, %rd6762;
	add.s64 	%rd6764, %rd6763, %rd6760;
	add.s64 	%rd6765, %rd6764, %rd6757;
	add.s64 	%rd6766, %rd6765, %rd6677;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11037,%dummy}, %rd6752;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11038}, %rd6752;
	}
	shf.r.wrap.b32 	%r11039, %r11038, %r11037, 28;
	shf.r.wrap.b32 	%r11040, %r11037, %r11038, 28;
	mov.b64 	%rd6767, {%r11040, %r11039};
	shf.l.wrap.b32 	%r11041, %r11037, %r11038, 30;
	shf.l.wrap.b32 	%r11042, %r11038, %r11037, 30;
	mov.b64 	%rd6768, {%r11042, %r11041};
	xor.b64  	%rd6769, %rd6768, %rd6767;
	shf.l.wrap.b32 	%r11043, %r11037, %r11038, 25;
	shf.l.wrap.b32 	%r11044, %r11038, %r11037, 25;
	mov.b64 	%rd6770, {%r11044, %r11043};
	xor.b64  	%rd6771, %rd6769, %rd6770;
	xor.b64  	%rd6772, %rd6752, %rd6702;
	xor.b64  	%rd6773, %rd6752, %rd6727;
	and.b64  	%rd6774, %rd6773, %rd6772;
	xor.b64  	%rd6775, %rd6774, %rd6752;
	add.s64 	%rd6776, %rd6765, %rd6775;
	add.s64 	%rd6777, %rd6776, %rd6771;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11045,%dummy}, %rd6766;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11046}, %rd6766;
	}
	shf.r.wrap.b32 	%r11047, %r11046, %r11045, 14;
	shf.r.wrap.b32 	%r11048, %r11045, %r11046, 14;
	mov.b64 	%rd6778, {%r11048, %r11047};
	shf.r.wrap.b32 	%r11049, %r11046, %r11045, 18;
	shf.r.wrap.b32 	%r11050, %r11045, %r11046, 18;
	mov.b64 	%rd6779, {%r11050, %r11049};
	xor.b64  	%rd6780, %rd6779, %rd6778;
	shf.l.wrap.b32 	%r11051, %r11045, %r11046, 23;
	shf.l.wrap.b32 	%r11052, %r11046, %r11045, 23;
	mov.b64 	%rd6781, {%r11052, %r11051};
	xor.b64  	%rd6782, %rd6780, %rd6781;
	xor.b64  	%rd6783, %rd6741, %rd6716;
	and.b64  	%rd6784, %rd6766, %rd6783;
	xor.b64  	%rd6785, %rd6784, %rd6716;
	add.s64 	%rd6786, %rd6691, %rd6498;
	ld.const.u64 	%rd6787, [k_sha512+184];
	add.s64 	%rd6788, %rd6786, %rd6787;
	add.s64 	%rd6789, %rd6788, %rd6785;
	add.s64 	%rd6790, %rd6789, %rd6782;
	add.s64 	%rd6791, %rd6790, %rd6702;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11053,%dummy}, %rd6777;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11054}, %rd6777;
	}
	shf.r.wrap.b32 	%r11055, %r11054, %r11053, 28;
	shf.r.wrap.b32 	%r11056, %r11053, %r11054, 28;
	mov.b64 	%rd6792, {%r11056, %r11055};
	shf.l.wrap.b32 	%r11057, %r11053, %r11054, 30;
	shf.l.wrap.b32 	%r11058, %r11054, %r11053, 30;
	mov.b64 	%rd6793, {%r11058, %r11057};
	xor.b64  	%rd6794, %rd6793, %rd6792;
	shf.l.wrap.b32 	%r11059, %r11053, %r11054, 25;
	shf.l.wrap.b32 	%r11060, %r11054, %r11053, 25;
	mov.b64 	%rd6795, {%r11060, %r11059};
	xor.b64  	%rd6796, %rd6794, %rd6795;
	xor.b64  	%rd6797, %rd6777, %rd6727;
	xor.b64  	%rd6798, %rd6777, %rd6752;
	and.b64  	%rd6799, %rd6798, %rd6797;
	xor.b64  	%rd6800, %rd6799, %rd6777;
	add.s64 	%rd6801, %rd6790, %rd6800;
	add.s64 	%rd6802, %rd6801, %rd6796;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11061,%dummy}, %rd6791;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11062}, %rd6791;
	}
	shf.r.wrap.b32 	%r11063, %r11062, %r11061, 14;
	shf.r.wrap.b32 	%r11064, %r11061, %r11062, 14;
	mov.b64 	%rd6803, {%r11064, %r11063};
	shf.r.wrap.b32 	%r11065, %r11062, %r11061, 18;
	shf.r.wrap.b32 	%r11066, %r11061, %r11062, 18;
	mov.b64 	%rd6804, {%r11066, %r11065};
	xor.b64  	%rd6805, %rd6804, %rd6803;
	shf.l.wrap.b32 	%r11067, %r11061, %r11062, 23;
	shf.l.wrap.b32 	%r11068, %r11062, %r11061, 23;
	mov.b64 	%rd6806, {%r11068, %r11067};
	xor.b64  	%rd6807, %rd6805, %rd6806;
	xor.b64  	%rd6808, %rd6766, %rd6741;
	and.b64  	%rd6809, %rd6791, %rd6808;
	xor.b64  	%rd6810, %rd6809, %rd6741;
	add.s64 	%rd6811, %rd6716, %rd6511;
	ld.const.u64 	%rd6812, [k_sha512+192];
	add.s64 	%rd6813, %rd6811, %rd6812;
	add.s64 	%rd6814, %rd6813, %rd6810;
	add.s64 	%rd6815, %rd6814, %rd6807;
	add.s64 	%rd6816, %rd6815, %rd6727;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11069,%dummy}, %rd6802;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11070}, %rd6802;
	}
	shf.r.wrap.b32 	%r11071, %r11070, %r11069, 28;
	shf.r.wrap.b32 	%r11072, %r11069, %r11070, 28;
	mov.b64 	%rd6817, {%r11072, %r11071};
	shf.l.wrap.b32 	%r11073, %r11069, %r11070, 30;
	shf.l.wrap.b32 	%r11074, %r11070, %r11069, 30;
	mov.b64 	%rd6818, {%r11074, %r11073};
	xor.b64  	%rd6819, %rd6818, %rd6817;
	shf.l.wrap.b32 	%r11075, %r11069, %r11070, 25;
	shf.l.wrap.b32 	%r11076, %r11070, %r11069, 25;
	mov.b64 	%rd6820, {%r11076, %r11075};
	xor.b64  	%rd6821, %rd6819, %rd6820;
	xor.b64  	%rd6822, %rd6802, %rd6752;
	xor.b64  	%rd6823, %rd6802, %rd6777;
	and.b64  	%rd6824, %rd6823, %rd6822;
	xor.b64  	%rd6825, %rd6824, %rd6802;
	add.s64 	%rd6826, %rd6815, %rd6825;
	add.s64 	%rd6827, %rd6826, %rd6821;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11077,%dummy}, %rd6816;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11078}, %rd6816;
	}
	shf.r.wrap.b32 	%r11079, %r11078, %r11077, 14;
	shf.r.wrap.b32 	%r11080, %r11077, %r11078, 14;
	mov.b64 	%rd6828, {%r11080, %r11079};
	shf.r.wrap.b32 	%r11081, %r11078, %r11077, 18;
	shf.r.wrap.b32 	%r11082, %r11077, %r11078, 18;
	mov.b64 	%rd6829, {%r11082, %r11081};
	xor.b64  	%rd6830, %rd6829, %rd6828;
	shf.l.wrap.b32 	%r11083, %r11077, %r11078, 23;
	shf.l.wrap.b32 	%r11084, %r11078, %r11077, 23;
	mov.b64 	%rd6831, {%r11084, %r11083};
	xor.b64  	%rd6832, %rd6830, %rd6831;
	xor.b64  	%rd6833, %rd6791, %rd6766;
	and.b64  	%rd6834, %rd6816, %rd6833;
	xor.b64  	%rd6835, %rd6834, %rd6766;
	add.s64 	%rd6836, %rd6741, %rd6524;
	ld.const.u64 	%rd6837, [k_sha512+200];
	add.s64 	%rd6838, %rd6836, %rd6837;
	add.s64 	%rd6839, %rd6838, %rd6835;
	add.s64 	%rd6840, %rd6839, %rd6832;
	add.s64 	%rd6841, %rd6840, %rd6752;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11085,%dummy}, %rd6827;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11086}, %rd6827;
	}
	shf.r.wrap.b32 	%r11087, %r11086, %r11085, 28;
	shf.r.wrap.b32 	%r11088, %r11085, %r11086, 28;
	mov.b64 	%rd6842, {%r11088, %r11087};
	shf.l.wrap.b32 	%r11089, %r11085, %r11086, 30;
	shf.l.wrap.b32 	%r11090, %r11086, %r11085, 30;
	mov.b64 	%rd6843, {%r11090, %r11089};
	xor.b64  	%rd6844, %rd6843, %rd6842;
	shf.l.wrap.b32 	%r11091, %r11085, %r11086, 25;
	shf.l.wrap.b32 	%r11092, %r11086, %r11085, 25;
	mov.b64 	%rd6845, {%r11092, %r11091};
	xor.b64  	%rd6846, %rd6844, %rd6845;
	xor.b64  	%rd6847, %rd6827, %rd6777;
	xor.b64  	%rd6848, %rd6827, %rd6802;
	and.b64  	%rd6849, %rd6848, %rd6847;
	xor.b64  	%rd6850, %rd6849, %rd6827;
	add.s64 	%rd6851, %rd6840, %rd6850;
	add.s64 	%rd6852, %rd6851, %rd6846;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11093,%dummy}, %rd6841;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11094}, %rd6841;
	}
	shf.r.wrap.b32 	%r11095, %r11094, %r11093, 14;
	shf.r.wrap.b32 	%r11096, %r11093, %r11094, 14;
	mov.b64 	%rd6853, {%r11096, %r11095};
	shf.r.wrap.b32 	%r11097, %r11094, %r11093, 18;
	shf.r.wrap.b32 	%r11098, %r11093, %r11094, 18;
	mov.b64 	%rd6854, {%r11098, %r11097};
	xor.b64  	%rd6855, %rd6854, %rd6853;
	shf.l.wrap.b32 	%r11099, %r11093, %r11094, 23;
	shf.l.wrap.b32 	%r11100, %r11094, %r11093, 23;
	mov.b64 	%rd6856, {%r11100, %r11099};
	xor.b64  	%rd6857, %rd6855, %rd6856;
	xor.b64  	%rd6858, %rd6816, %rd6791;
	and.b64  	%rd6859, %rd6841, %rd6858;
	xor.b64  	%rd6860, %rd6859, %rd6791;
	add.s64 	%rd6861, %rd6766, %rd6537;
	ld.const.u64 	%rd6862, [k_sha512+208];
	add.s64 	%rd6863, %rd6861, %rd6862;
	add.s64 	%rd6864, %rd6863, %rd6860;
	add.s64 	%rd6865, %rd6864, %rd6857;
	add.s64 	%rd6866, %rd6865, %rd6777;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11101,%dummy}, %rd6852;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11102}, %rd6852;
	}
	shf.r.wrap.b32 	%r11103, %r11102, %r11101, 28;
	shf.r.wrap.b32 	%r11104, %r11101, %r11102, 28;
	mov.b64 	%rd6867, {%r11104, %r11103};
	shf.l.wrap.b32 	%r11105, %r11101, %r11102, 30;
	shf.l.wrap.b32 	%r11106, %r11102, %r11101, 30;
	mov.b64 	%rd6868, {%r11106, %r11105};
	xor.b64  	%rd6869, %rd6868, %rd6867;
	shf.l.wrap.b32 	%r11107, %r11101, %r11102, 25;
	shf.l.wrap.b32 	%r11108, %r11102, %r11101, 25;
	mov.b64 	%rd6870, {%r11108, %r11107};
	xor.b64  	%rd6871, %rd6869, %rd6870;
	xor.b64  	%rd6872, %rd6852, %rd6802;
	xor.b64  	%rd6873, %rd6852, %rd6827;
	and.b64  	%rd6874, %rd6873, %rd6872;
	xor.b64  	%rd6875, %rd6874, %rd6852;
	add.s64 	%rd6876, %rd6865, %rd6875;
	add.s64 	%rd6877, %rd6876, %rd6871;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11109,%dummy}, %rd6866;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11110}, %rd6866;
	}
	shf.r.wrap.b32 	%r11111, %r11110, %r11109, 14;
	shf.r.wrap.b32 	%r11112, %r11109, %r11110, 14;
	mov.b64 	%rd6878, {%r11112, %r11111};
	shf.r.wrap.b32 	%r11113, %r11110, %r11109, 18;
	shf.r.wrap.b32 	%r11114, %r11109, %r11110, 18;
	mov.b64 	%rd6879, {%r11114, %r11113};
	xor.b64  	%rd6880, %rd6879, %rd6878;
	shf.l.wrap.b32 	%r11115, %r11109, %r11110, 23;
	shf.l.wrap.b32 	%r11116, %r11110, %r11109, 23;
	mov.b64 	%rd6881, {%r11116, %r11115};
	xor.b64  	%rd6882, %rd6880, %rd6881;
	xor.b64  	%rd6883, %rd6841, %rd6816;
	and.b64  	%rd6884, %rd6866, %rd6883;
	xor.b64  	%rd6885, %rd6884, %rd6816;
	add.s64 	%rd6886, %rd6791, %rd6550;
	ld.const.u64 	%rd6887, [k_sha512+216];
	add.s64 	%rd6888, %rd6886, %rd6887;
	add.s64 	%rd6889, %rd6888, %rd6885;
	add.s64 	%rd6890, %rd6889, %rd6882;
	add.s64 	%rd6891, %rd6890, %rd6802;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11117,%dummy}, %rd6877;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11118}, %rd6877;
	}
	shf.r.wrap.b32 	%r11119, %r11118, %r11117, 28;
	shf.r.wrap.b32 	%r11120, %r11117, %r11118, 28;
	mov.b64 	%rd6892, {%r11120, %r11119};
	shf.l.wrap.b32 	%r11121, %r11117, %r11118, 30;
	shf.l.wrap.b32 	%r11122, %r11118, %r11117, 30;
	mov.b64 	%rd6893, {%r11122, %r11121};
	xor.b64  	%rd6894, %rd6893, %rd6892;
	shf.l.wrap.b32 	%r11123, %r11117, %r11118, 25;
	shf.l.wrap.b32 	%r11124, %r11118, %r11117, 25;
	mov.b64 	%rd6895, {%r11124, %r11123};
	xor.b64  	%rd6896, %rd6894, %rd6895;
	xor.b64  	%rd6897, %rd6877, %rd6827;
	xor.b64  	%rd6898, %rd6877, %rd6852;
	and.b64  	%rd6899, %rd6898, %rd6897;
	xor.b64  	%rd6900, %rd6899, %rd6877;
	add.s64 	%rd6901, %rd6890, %rd6900;
	add.s64 	%rd6902, %rd6901, %rd6896;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11125,%dummy}, %rd6891;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11126}, %rd6891;
	}
	shf.r.wrap.b32 	%r11127, %r11126, %r11125, 14;
	shf.r.wrap.b32 	%r11128, %r11125, %r11126, 14;
	mov.b64 	%rd6903, {%r11128, %r11127};
	shf.r.wrap.b32 	%r11129, %r11126, %r11125, 18;
	shf.r.wrap.b32 	%r11130, %r11125, %r11126, 18;
	mov.b64 	%rd6904, {%r11130, %r11129};
	xor.b64  	%rd6905, %rd6904, %rd6903;
	shf.l.wrap.b32 	%r11131, %r11125, %r11126, 23;
	shf.l.wrap.b32 	%r11132, %r11126, %r11125, 23;
	mov.b64 	%rd6906, {%r11132, %r11131};
	xor.b64  	%rd6907, %rd6905, %rd6906;
	xor.b64  	%rd6908, %rd6866, %rd6841;
	and.b64  	%rd6909, %rd6891, %rd6908;
	xor.b64  	%rd6910, %rd6909, %rd6841;
	add.s64 	%rd6911, %rd6816, %rd6563;
	ld.const.u64 	%rd6912, [k_sha512+224];
	add.s64 	%rd6913, %rd6911, %rd6912;
	add.s64 	%rd6914, %rd6913, %rd6910;
	add.s64 	%rd6915, %rd6914, %rd6907;
	add.s64 	%rd6916, %rd6915, %rd6827;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11133,%dummy}, %rd6902;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11134}, %rd6902;
	}
	shf.r.wrap.b32 	%r11135, %r11134, %r11133, 28;
	shf.r.wrap.b32 	%r11136, %r11133, %r11134, 28;
	mov.b64 	%rd6917, {%r11136, %r11135};
	shf.l.wrap.b32 	%r11137, %r11133, %r11134, 30;
	shf.l.wrap.b32 	%r11138, %r11134, %r11133, 30;
	mov.b64 	%rd6918, {%r11138, %r11137};
	xor.b64  	%rd6919, %rd6918, %rd6917;
	shf.l.wrap.b32 	%r11139, %r11133, %r11134, 25;
	shf.l.wrap.b32 	%r11140, %r11134, %r11133, 25;
	mov.b64 	%rd6920, {%r11140, %r11139};
	xor.b64  	%rd6921, %rd6919, %rd6920;
	xor.b64  	%rd6922, %rd6902, %rd6852;
	xor.b64  	%rd6923, %rd6902, %rd6877;
	and.b64  	%rd6924, %rd6923, %rd6922;
	xor.b64  	%rd6925, %rd6924, %rd6902;
	add.s64 	%rd6926, %rd6915, %rd6925;
	add.s64 	%rd6927, %rd6926, %rd6921;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11141,%dummy}, %rd6916;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11142}, %rd6916;
	}
	shf.r.wrap.b32 	%r11143, %r11142, %r11141, 14;
	shf.r.wrap.b32 	%r11144, %r11141, %r11142, 14;
	mov.b64 	%rd6928, {%r11144, %r11143};
	shf.r.wrap.b32 	%r11145, %r11142, %r11141, 18;
	shf.r.wrap.b32 	%r11146, %r11141, %r11142, 18;
	mov.b64 	%rd6929, {%r11146, %r11145};
	xor.b64  	%rd6930, %rd6929, %rd6928;
	shf.l.wrap.b32 	%r11147, %r11141, %r11142, 23;
	shf.l.wrap.b32 	%r11148, %r11142, %r11141, 23;
	mov.b64 	%rd6931, {%r11148, %r11147};
	xor.b64  	%rd6932, %rd6930, %rd6931;
	xor.b64  	%rd6933, %rd6891, %rd6866;
	and.b64  	%rd6934, %rd6916, %rd6933;
	xor.b64  	%rd6935, %rd6934, %rd6866;
	add.s64 	%rd6936, %rd6841, %rd6576;
	ld.const.u64 	%rd6937, [k_sha512+232];
	add.s64 	%rd6938, %rd6936, %rd6937;
	add.s64 	%rd6939, %rd6938, %rd6935;
	add.s64 	%rd6940, %rd6939, %rd6932;
	add.s64 	%rd6941, %rd6940, %rd6852;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11149,%dummy}, %rd6927;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11150}, %rd6927;
	}
	shf.r.wrap.b32 	%r11151, %r11150, %r11149, 28;
	shf.r.wrap.b32 	%r11152, %r11149, %r11150, 28;
	mov.b64 	%rd6942, {%r11152, %r11151};
	shf.l.wrap.b32 	%r11153, %r11149, %r11150, 30;
	shf.l.wrap.b32 	%r11154, %r11150, %r11149, 30;
	mov.b64 	%rd6943, {%r11154, %r11153};
	xor.b64  	%rd6944, %rd6943, %rd6942;
	shf.l.wrap.b32 	%r11155, %r11149, %r11150, 25;
	shf.l.wrap.b32 	%r11156, %r11150, %r11149, 25;
	mov.b64 	%rd6945, {%r11156, %r11155};
	xor.b64  	%rd6946, %rd6944, %rd6945;
	xor.b64  	%rd6947, %rd6927, %rd6877;
	xor.b64  	%rd6948, %rd6927, %rd6902;
	and.b64  	%rd6949, %rd6948, %rd6947;
	xor.b64  	%rd6950, %rd6949, %rd6927;
	add.s64 	%rd6951, %rd6940, %rd6950;
	add.s64 	%rd6952, %rd6951, %rd6946;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11157,%dummy}, %rd6941;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11158}, %rd6941;
	}
	shf.r.wrap.b32 	%r11159, %r11158, %r11157, 14;
	shf.r.wrap.b32 	%r11160, %r11157, %r11158, 14;
	mov.b64 	%rd6953, {%r11160, %r11159};
	shf.r.wrap.b32 	%r11161, %r11158, %r11157, 18;
	shf.r.wrap.b32 	%r11162, %r11157, %r11158, 18;
	mov.b64 	%rd6954, {%r11162, %r11161};
	xor.b64  	%rd6955, %rd6954, %rd6953;
	shf.l.wrap.b32 	%r11163, %r11157, %r11158, 23;
	shf.l.wrap.b32 	%r11164, %r11158, %r11157, 23;
	mov.b64 	%rd6956, {%r11164, %r11163};
	xor.b64  	%rd6957, %rd6955, %rd6956;
	xor.b64  	%rd6958, %rd6916, %rd6891;
	and.b64  	%rd6959, %rd6941, %rd6958;
	xor.b64  	%rd6960, %rd6959, %rd6891;
	add.s64 	%rd6961, %rd6866, %rd6589;
	ld.const.u64 	%rd6962, [k_sha512+240];
	add.s64 	%rd6963, %rd6961, %rd6962;
	add.s64 	%rd6964, %rd6963, %rd6960;
	add.s64 	%rd6965, %rd6964, %rd6957;
	add.s64 	%rd6966, %rd6965, %rd6877;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11165,%dummy}, %rd6952;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11166}, %rd6952;
	}
	shf.r.wrap.b32 	%r11167, %r11166, %r11165, 28;
	shf.r.wrap.b32 	%r11168, %r11165, %r11166, 28;
	mov.b64 	%rd6967, {%r11168, %r11167};
	shf.l.wrap.b32 	%r11169, %r11165, %r11166, 30;
	shf.l.wrap.b32 	%r11170, %r11166, %r11165, 30;
	mov.b64 	%rd6968, {%r11170, %r11169};
	xor.b64  	%rd6969, %rd6968, %rd6967;
	shf.l.wrap.b32 	%r11171, %r11165, %r11166, 25;
	shf.l.wrap.b32 	%r11172, %r11166, %r11165, 25;
	mov.b64 	%rd6970, {%r11172, %r11171};
	xor.b64  	%rd6971, %rd6969, %rd6970;
	xor.b64  	%rd6972, %rd6952, %rd6902;
	xor.b64  	%rd6973, %rd6952, %rd6927;
	and.b64  	%rd6974, %rd6973, %rd6972;
	xor.b64  	%rd6975, %rd6974, %rd6952;
	add.s64 	%rd6976, %rd6965, %rd6975;
	add.s64 	%rd6977, %rd6976, %rd6971;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11173,%dummy}, %rd6966;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11174}, %rd6966;
	}
	shf.r.wrap.b32 	%r11175, %r11174, %r11173, 14;
	shf.r.wrap.b32 	%r11176, %r11173, %r11174, 14;
	mov.b64 	%rd6978, {%r11176, %r11175};
	shf.r.wrap.b32 	%r11177, %r11174, %r11173, 18;
	shf.r.wrap.b32 	%r11178, %r11173, %r11174, 18;
	mov.b64 	%rd6979, {%r11178, %r11177};
	xor.b64  	%rd6980, %rd6979, %rd6978;
	shf.l.wrap.b32 	%r11179, %r11173, %r11174, 23;
	shf.l.wrap.b32 	%r11180, %r11174, %r11173, 23;
	mov.b64 	%rd6981, {%r11180, %r11179};
	xor.b64  	%rd6982, %rd6980, %rd6981;
	xor.b64  	%rd6983, %rd6941, %rd6916;
	and.b64  	%rd6984, %rd6966, %rd6983;
	xor.b64  	%rd6985, %rd6984, %rd6916;
	add.s64 	%rd6986, %rd6891, %rd6602;
	ld.const.u64 	%rd6987, [k_sha512+248];
	add.s64 	%rd6988, %rd6986, %rd6987;
	add.s64 	%rd6989, %rd6988, %rd6985;
	add.s64 	%rd6990, %rd6989, %rd6982;
	add.s64 	%rd6991, %rd6990, %rd6902;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11181,%dummy}, %rd6977;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11182}, %rd6977;
	}
	shf.r.wrap.b32 	%r11183, %r11182, %r11181, 28;
	shf.r.wrap.b32 	%r11184, %r11181, %r11182, 28;
	mov.b64 	%rd6992, {%r11184, %r11183};
	shf.l.wrap.b32 	%r11185, %r11181, %r11182, 30;
	shf.l.wrap.b32 	%r11186, %r11182, %r11181, 30;
	mov.b64 	%rd6993, {%r11186, %r11185};
	xor.b64  	%rd6994, %rd6993, %rd6992;
	shf.l.wrap.b32 	%r11187, %r11181, %r11182, 25;
	shf.l.wrap.b32 	%r11188, %r11182, %r11181, 25;
	mov.b64 	%rd6995, {%r11188, %r11187};
	xor.b64  	%rd6996, %rd6994, %rd6995;
	xor.b64  	%rd6997, %rd6977, %rd6927;
	xor.b64  	%rd6998, %rd6977, %rd6952;
	and.b64  	%rd6999, %rd6998, %rd6997;
	xor.b64  	%rd7000, %rd6999, %rd6977;
	add.s64 	%rd7001, %rd6990, %rd7000;
	add.s64 	%rd7002, %rd7001, %rd6996;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11189,%dummy}, %rd6589;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11190}, %rd6589;
	}
	shf.r.wrap.b32 	%r11191, %r11190, %r11189, 19;
	shf.r.wrap.b32 	%r11192, %r11189, %r11190, 19;
	mov.b64 	%rd7003, {%r11192, %r11191};
	shf.l.wrap.b32 	%r11193, %r11189, %r11190, 3;
	shf.l.wrap.b32 	%r11194, %r11190, %r11189, 3;
	mov.b64 	%rd7004, {%r11194, %r11193};
	shr.u64 	%rd7005, %rd6589, 6;
	xor.b64  	%rd7006, %rd7003, %rd7005;
	xor.b64  	%rd7007, %rd7006, %rd7004;
	shf.r.wrap.b32 	%r11195, %r10784, %r10783, 1;
	shf.r.wrap.b32 	%r11196, %r10783, %r10784, 1;
	mov.b64 	%rd7008, {%r11196, %r11195};
	shf.r.wrap.b32 	%r11197, %r10784, %r10783, 8;
	shf.r.wrap.b32 	%r11198, %r10783, %r10784, 8;
	mov.b64 	%rd7009, {%r11198, %r11197};
	shr.u64 	%rd7010, %rd6420, 7;
	xor.b64  	%rd7011, %rd7008, %rd7010;
	xor.b64  	%rd7012, %rd7011, %rd7009;
	add.s64 	%rd7013, %rd6524, %rd6407;
	add.s64 	%rd7014, %rd7013, %rd7007;
	add.s64 	%rd7015, %rd7014, %rd7012;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11199,%dummy}, %rd6602;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11200}, %rd6602;
	}
	shf.r.wrap.b32 	%r11201, %r11200, %r11199, 19;
	shf.r.wrap.b32 	%r11202, %r11199, %r11200, 19;
	mov.b64 	%rd7016, {%r11202, %r11201};
	shf.l.wrap.b32 	%r11203, %r11199, %r11200, 3;
	shf.l.wrap.b32 	%r11204, %r11200, %r11199, 3;
	mov.b64 	%rd7017, {%r11204, %r11203};
	shr.u64 	%rd7018, %rd6602, 6;
	xor.b64  	%rd7019, %rd7016, %rd7018;
	xor.b64  	%rd7020, %rd7019, %rd7017;
	shf.r.wrap.b32 	%r11205, %r10796, %r10795, 1;
	shf.r.wrap.b32 	%r11206, %r10795, %r10796, 1;
	mov.b64 	%rd7021, {%r11206, %r11205};
	shf.r.wrap.b32 	%r11207, %r10796, %r10795, 8;
	shf.r.wrap.b32 	%r11208, %r10795, %r10796, 8;
	mov.b64 	%rd7022, {%r11208, %r11207};
	shr.u64 	%rd7023, %rd6433, 7;
	xor.b64  	%rd7024, %rd7021, %rd7023;
	xor.b64  	%rd7025, %rd7024, %rd7022;
	add.s64 	%rd7026, %rd6537, %rd6420;
	add.s64 	%rd7027, %rd7026, %rd7020;
	add.s64 	%rd7028, %rd7027, %rd7025;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11209,%dummy}, %rd7015;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11210}, %rd7015;
	}
	shf.r.wrap.b32 	%r11211, %r11210, %r11209, 19;
	shf.r.wrap.b32 	%r11212, %r11209, %r11210, 19;
	mov.b64 	%rd7029, {%r11212, %r11211};
	shf.l.wrap.b32 	%r11213, %r11209, %r11210, 3;
	shf.l.wrap.b32 	%r11214, %r11210, %r11209, 3;
	mov.b64 	%rd7030, {%r11214, %r11213};
	shr.u64 	%rd7031, %rd7015, 6;
	xor.b64  	%rd7032, %rd7029, %rd7031;
	xor.b64  	%rd7033, %rd7032, %rd7030;
	shf.r.wrap.b32 	%r11215, %r10808, %r10807, 1;
	shf.r.wrap.b32 	%r11216, %r10807, %r10808, 1;
	mov.b64 	%rd7034, {%r11216, %r11215};
	shf.r.wrap.b32 	%r11217, %r10808, %r10807, 8;
	shf.r.wrap.b32 	%r11218, %r10807, %r10808, 8;
	mov.b64 	%rd7035, {%r11218, %r11217};
	shr.u64 	%rd7036, %rd6446, 7;
	xor.b64  	%rd7037, %rd7034, %rd7036;
	xor.b64  	%rd7038, %rd7037, %rd7035;
	add.s64 	%rd7039, %rd6550, %rd6433;
	add.s64 	%rd7040, %rd7039, %rd7033;
	add.s64 	%rd7041, %rd7040, %rd7038;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11219,%dummy}, %rd7028;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11220}, %rd7028;
	}
	shf.r.wrap.b32 	%r11221, %r11220, %r11219, 19;
	shf.r.wrap.b32 	%r11222, %r11219, %r11220, 19;
	mov.b64 	%rd7042, {%r11222, %r11221};
	shf.l.wrap.b32 	%r11223, %r11219, %r11220, 3;
	shf.l.wrap.b32 	%r11224, %r11220, %r11219, 3;
	mov.b64 	%rd7043, {%r11224, %r11223};
	shr.u64 	%rd7044, %rd7028, 6;
	xor.b64  	%rd7045, %rd7042, %rd7044;
	xor.b64  	%rd7046, %rd7045, %rd7043;
	shf.r.wrap.b32 	%r11225, %r10820, %r10819, 1;
	shf.r.wrap.b32 	%r11226, %r10819, %r10820, 1;
	mov.b64 	%rd7047, {%r11226, %r11225};
	shf.r.wrap.b32 	%r11227, %r10820, %r10819, 8;
	shf.r.wrap.b32 	%r11228, %r10819, %r10820, 8;
	mov.b64 	%rd7048, {%r11228, %r11227};
	shr.u64 	%rd7049, %rd6459, 7;
	xor.b64  	%rd7050, %rd7047, %rd7049;
	xor.b64  	%rd7051, %rd7050, %rd7048;
	add.s64 	%rd7052, %rd6563, %rd6446;
	add.s64 	%rd7053, %rd7052, %rd7046;
	add.s64 	%rd7054, %rd7053, %rd7051;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11229,%dummy}, %rd7041;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11230}, %rd7041;
	}
	shf.r.wrap.b32 	%r11231, %r11230, %r11229, 19;
	shf.r.wrap.b32 	%r11232, %r11229, %r11230, 19;
	mov.b64 	%rd7055, {%r11232, %r11231};
	shf.l.wrap.b32 	%r11233, %r11229, %r11230, 3;
	shf.l.wrap.b32 	%r11234, %r11230, %r11229, 3;
	mov.b64 	%rd7056, {%r11234, %r11233};
	shr.u64 	%rd7057, %rd7041, 6;
	xor.b64  	%rd7058, %rd7055, %rd7057;
	xor.b64  	%rd7059, %rd7058, %rd7056;
	shf.r.wrap.b32 	%r11235, %r10832, %r10831, 1;
	shf.r.wrap.b32 	%r11236, %r10831, %r10832, 1;
	mov.b64 	%rd7060, {%r11236, %r11235};
	shf.r.wrap.b32 	%r11237, %r10832, %r10831, 8;
	shf.r.wrap.b32 	%r11238, %r10831, %r10832, 8;
	mov.b64 	%rd7061, {%r11238, %r11237};
	shr.u64 	%rd7062, %rd6472, 7;
	xor.b64  	%rd7063, %rd7060, %rd7062;
	xor.b64  	%rd7064, %rd7063, %rd7061;
	add.s64 	%rd7065, %rd6576, %rd6459;
	add.s64 	%rd7066, %rd7065, %rd7059;
	add.s64 	%rd7067, %rd7066, %rd7064;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11239,%dummy}, %rd7054;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11240}, %rd7054;
	}
	shf.r.wrap.b32 	%r11241, %r11240, %r11239, 19;
	shf.r.wrap.b32 	%r11242, %r11239, %r11240, 19;
	mov.b64 	%rd7068, {%r11242, %r11241};
	shf.l.wrap.b32 	%r11243, %r11239, %r11240, 3;
	shf.l.wrap.b32 	%r11244, %r11240, %r11239, 3;
	mov.b64 	%rd7069, {%r11244, %r11243};
	shr.u64 	%rd7070, %rd7054, 6;
	xor.b64  	%rd7071, %rd7068, %rd7070;
	xor.b64  	%rd7072, %rd7071, %rd7069;
	shf.r.wrap.b32 	%r11245, %r10844, %r10843, 1;
	shf.r.wrap.b32 	%r11246, %r10843, %r10844, 1;
	mov.b64 	%rd7073, {%r11246, %r11245};
	shf.r.wrap.b32 	%r11247, %r10844, %r10843, 8;
	shf.r.wrap.b32 	%r11248, %r10843, %r10844, 8;
	mov.b64 	%rd7074, {%r11248, %r11247};
	shr.u64 	%rd7075, %rd6485, 7;
	xor.b64  	%rd7076, %rd7073, %rd7075;
	xor.b64  	%rd7077, %rd7076, %rd7074;
	add.s64 	%rd7078, %rd6589, %rd6472;
	add.s64 	%rd7079, %rd7078, %rd7072;
	add.s64 	%rd7080, %rd7079, %rd7077;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11249,%dummy}, %rd7067;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11250}, %rd7067;
	}
	shf.r.wrap.b32 	%r11251, %r11250, %r11249, 19;
	shf.r.wrap.b32 	%r11252, %r11249, %r11250, 19;
	mov.b64 	%rd7081, {%r11252, %r11251};
	shf.l.wrap.b32 	%r11253, %r11249, %r11250, 3;
	shf.l.wrap.b32 	%r11254, %r11250, %r11249, 3;
	mov.b64 	%rd7082, {%r11254, %r11253};
	shr.u64 	%rd7083, %rd7067, 6;
	xor.b64  	%rd7084, %rd7081, %rd7083;
	xor.b64  	%rd7085, %rd7084, %rd7082;
	shf.r.wrap.b32 	%r11255, %r10856, %r10855, 1;
	shf.r.wrap.b32 	%r11256, %r10855, %r10856, 1;
	mov.b64 	%rd7086, {%r11256, %r11255};
	shf.r.wrap.b32 	%r11257, %r10856, %r10855, 8;
	shf.r.wrap.b32 	%r11258, %r10855, %r10856, 8;
	mov.b64 	%rd7087, {%r11258, %r11257};
	shr.u64 	%rd7088, %rd6498, 7;
	xor.b64  	%rd7089, %rd7086, %rd7088;
	xor.b64  	%rd7090, %rd7089, %rd7087;
	add.s64 	%rd7091, %rd6602, %rd6485;
	add.s64 	%rd7092, %rd7091, %rd7085;
	add.s64 	%rd7093, %rd7092, %rd7090;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11259,%dummy}, %rd7080;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11260}, %rd7080;
	}
	shf.r.wrap.b32 	%r11261, %r11260, %r11259, 19;
	shf.r.wrap.b32 	%r11262, %r11259, %r11260, 19;
	mov.b64 	%rd7094, {%r11262, %r11261};
	shf.l.wrap.b32 	%r11263, %r11259, %r11260, 3;
	shf.l.wrap.b32 	%r11264, %r11260, %r11259, 3;
	mov.b64 	%rd7095, {%r11264, %r11263};
	shr.u64 	%rd7096, %rd7080, 6;
	xor.b64  	%rd7097, %rd7094, %rd7096;
	xor.b64  	%rd7098, %rd7097, %rd7095;
	shf.r.wrap.b32 	%r11265, %r10868, %r10867, 1;
	shf.r.wrap.b32 	%r11266, %r10867, %r10868, 1;
	mov.b64 	%rd7099, {%r11266, %r11265};
	shf.r.wrap.b32 	%r11267, %r10868, %r10867, 8;
	shf.r.wrap.b32 	%r11268, %r10867, %r10868, 8;
	mov.b64 	%rd7100, {%r11268, %r11267};
	shr.u64 	%rd7101, %rd6511, 7;
	xor.b64  	%rd7102, %rd7099, %rd7101;
	xor.b64  	%rd7103, %rd7102, %rd7100;
	add.s64 	%rd7104, %rd7015, %rd6498;
	add.s64 	%rd7105, %rd7104, %rd7098;
	add.s64 	%rd7106, %rd7105, %rd7103;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11269,%dummy}, %rd7093;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11270}, %rd7093;
	}
	shf.r.wrap.b32 	%r11271, %r11270, %r11269, 19;
	shf.r.wrap.b32 	%r11272, %r11269, %r11270, 19;
	mov.b64 	%rd7107, {%r11272, %r11271};
	shf.l.wrap.b32 	%r11273, %r11269, %r11270, 3;
	shf.l.wrap.b32 	%r11274, %r11270, %r11269, 3;
	mov.b64 	%rd7108, {%r11274, %r11273};
	shr.u64 	%rd7109, %rd7093, 6;
	xor.b64  	%rd7110, %rd7107, %rd7109;
	xor.b64  	%rd7111, %rd7110, %rd7108;
	shf.r.wrap.b32 	%r11275, %r10880, %r10879, 1;
	shf.r.wrap.b32 	%r11276, %r10879, %r10880, 1;
	mov.b64 	%rd7112, {%r11276, %r11275};
	shf.r.wrap.b32 	%r11277, %r10880, %r10879, 8;
	shf.r.wrap.b32 	%r11278, %r10879, %r10880, 8;
	mov.b64 	%rd7113, {%r11278, %r11277};
	shr.u64 	%rd7114, %rd6524, 7;
	xor.b64  	%rd7115, %rd7112, %rd7114;
	xor.b64  	%rd7116, %rd7115, %rd7113;
	add.s64 	%rd7117, %rd7028, %rd6511;
	add.s64 	%rd7118, %rd7117, %rd7111;
	add.s64 	%rd7119, %rd7118, %rd7116;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11279,%dummy}, %rd7106;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11280}, %rd7106;
	}
	shf.r.wrap.b32 	%r11281, %r11280, %r11279, 19;
	shf.r.wrap.b32 	%r11282, %r11279, %r11280, 19;
	mov.b64 	%rd7120, {%r11282, %r11281};
	shf.l.wrap.b32 	%r11283, %r11279, %r11280, 3;
	shf.l.wrap.b32 	%r11284, %r11280, %r11279, 3;
	mov.b64 	%rd7121, {%r11284, %r11283};
	shr.u64 	%rd7122, %rd7106, 6;
	xor.b64  	%rd7123, %rd7120, %rd7122;
	xor.b64  	%rd7124, %rd7123, %rd7121;
	shf.r.wrap.b32 	%r11285, %r10892, %r10891, 1;
	shf.r.wrap.b32 	%r11286, %r10891, %r10892, 1;
	mov.b64 	%rd7125, {%r11286, %r11285};
	shf.r.wrap.b32 	%r11287, %r10892, %r10891, 8;
	shf.r.wrap.b32 	%r11288, %r10891, %r10892, 8;
	mov.b64 	%rd7126, {%r11288, %r11287};
	shr.u64 	%rd7127, %rd6537, 7;
	xor.b64  	%rd7128, %rd7125, %rd7127;
	xor.b64  	%rd7129, %rd7128, %rd7126;
	add.s64 	%rd7130, %rd7041, %rd6524;
	add.s64 	%rd7131, %rd7130, %rd7124;
	add.s64 	%rd7132, %rd7131, %rd7129;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11289,%dummy}, %rd7119;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11290}, %rd7119;
	}
	shf.r.wrap.b32 	%r11291, %r11290, %r11289, 19;
	shf.r.wrap.b32 	%r11292, %r11289, %r11290, 19;
	mov.b64 	%rd7133, {%r11292, %r11291};
	shf.l.wrap.b32 	%r11293, %r11289, %r11290, 3;
	shf.l.wrap.b32 	%r11294, %r11290, %r11289, 3;
	mov.b64 	%rd7134, {%r11294, %r11293};
	shr.u64 	%rd7135, %rd7119, 6;
	xor.b64  	%rd7136, %rd7133, %rd7135;
	xor.b64  	%rd7137, %rd7136, %rd7134;
	shf.r.wrap.b32 	%r11295, %r10904, %r10903, 1;
	shf.r.wrap.b32 	%r11296, %r10903, %r10904, 1;
	mov.b64 	%rd7138, {%r11296, %r11295};
	shf.r.wrap.b32 	%r11297, %r10904, %r10903, 8;
	shf.r.wrap.b32 	%r11298, %r10903, %r10904, 8;
	mov.b64 	%rd7139, {%r11298, %r11297};
	shr.u64 	%rd7140, %rd6550, 7;
	xor.b64  	%rd7141, %rd7138, %rd7140;
	xor.b64  	%rd7142, %rd7141, %rd7139;
	add.s64 	%rd7143, %rd7054, %rd6537;
	add.s64 	%rd7144, %rd7143, %rd7137;
	add.s64 	%rd7145, %rd7144, %rd7142;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11299,%dummy}, %rd7132;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11300}, %rd7132;
	}
	shf.r.wrap.b32 	%r11301, %r11300, %r11299, 19;
	shf.r.wrap.b32 	%r11302, %r11299, %r11300, 19;
	mov.b64 	%rd7146, {%r11302, %r11301};
	shf.l.wrap.b32 	%r11303, %r11299, %r11300, 3;
	shf.l.wrap.b32 	%r11304, %r11300, %r11299, 3;
	mov.b64 	%rd7147, {%r11304, %r11303};
	shr.u64 	%rd7148, %rd7132, 6;
	xor.b64  	%rd7149, %rd7146, %rd7148;
	xor.b64  	%rd7150, %rd7149, %rd7147;
	shf.r.wrap.b32 	%r11305, %r10914, %r10913, 1;
	shf.r.wrap.b32 	%r11306, %r10913, %r10914, 1;
	mov.b64 	%rd7151, {%r11306, %r11305};
	shf.r.wrap.b32 	%r11307, %r10914, %r10913, 8;
	shf.r.wrap.b32 	%r11308, %r10913, %r10914, 8;
	mov.b64 	%rd7152, {%r11308, %r11307};
	shr.u64 	%rd7153, %rd6563, 7;
	xor.b64  	%rd7154, %rd7151, %rd7153;
	xor.b64  	%rd7155, %rd7154, %rd7152;
	add.s64 	%rd7156, %rd7067, %rd6550;
	add.s64 	%rd7157, %rd7156, %rd7150;
	add.s64 	%rd7158, %rd7157, %rd7155;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11309,%dummy}, %rd7145;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11310}, %rd7145;
	}
	shf.r.wrap.b32 	%r11311, %r11310, %r11309, 19;
	shf.r.wrap.b32 	%r11312, %r11309, %r11310, 19;
	mov.b64 	%rd7159, {%r11312, %r11311};
	shf.l.wrap.b32 	%r11313, %r11309, %r11310, 3;
	shf.l.wrap.b32 	%r11314, %r11310, %r11309, 3;
	mov.b64 	%rd7160, {%r11314, %r11313};
	shr.u64 	%rd7161, %rd7145, 6;
	xor.b64  	%rd7162, %rd7159, %rd7161;
	xor.b64  	%rd7163, %rd7162, %rd7160;
	shf.r.wrap.b32 	%r11315, %r10924, %r10923, 1;
	shf.r.wrap.b32 	%r11316, %r10923, %r10924, 1;
	mov.b64 	%rd7164, {%r11316, %r11315};
	shf.r.wrap.b32 	%r11317, %r10924, %r10923, 8;
	shf.r.wrap.b32 	%r11318, %r10923, %r10924, 8;
	mov.b64 	%rd7165, {%r11318, %r11317};
	shr.u64 	%rd7166, %rd6576, 7;
	xor.b64  	%rd7167, %rd7164, %rd7166;
	xor.b64  	%rd7168, %rd7167, %rd7165;
	add.s64 	%rd7169, %rd7080, %rd6563;
	add.s64 	%rd7170, %rd7169, %rd7163;
	add.s64 	%rd7171, %rd7170, %rd7168;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11319,%dummy}, %rd7158;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11320}, %rd7158;
	}
	shf.r.wrap.b32 	%r11321, %r11320, %r11319, 19;
	shf.r.wrap.b32 	%r11322, %r11319, %r11320, 19;
	mov.b64 	%rd7172, {%r11322, %r11321};
	shf.l.wrap.b32 	%r11323, %r11319, %r11320, 3;
	shf.l.wrap.b32 	%r11324, %r11320, %r11319, 3;
	mov.b64 	%rd7173, {%r11324, %r11323};
	shr.u64 	%rd7174, %rd7158, 6;
	xor.b64  	%rd7175, %rd7172, %rd7174;
	xor.b64  	%rd7176, %rd7175, %rd7173;
	shf.r.wrap.b32 	%r11325, %r11190, %r11189, 1;
	shf.r.wrap.b32 	%r11326, %r11189, %r11190, 1;
	mov.b64 	%rd7177, {%r11326, %r11325};
	shf.r.wrap.b32 	%r11327, %r11190, %r11189, 8;
	shf.r.wrap.b32 	%r11328, %r11189, %r11190, 8;
	mov.b64 	%rd7178, {%r11328, %r11327};
	shr.u64 	%rd7179, %rd6589, 7;
	xor.b64  	%rd7180, %rd7177, %rd7179;
	xor.b64  	%rd7181, %rd7180, %rd7178;
	add.s64 	%rd7182, %rd7093, %rd6576;
	add.s64 	%rd7183, %rd7182, %rd7176;
	add.s64 	%rd7184, %rd7183, %rd7181;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11329,%dummy}, %rd7171;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11330}, %rd7171;
	}
	shf.r.wrap.b32 	%r11331, %r11330, %r11329, 19;
	shf.r.wrap.b32 	%r11332, %r11329, %r11330, 19;
	mov.b64 	%rd7185, {%r11332, %r11331};
	shf.l.wrap.b32 	%r11333, %r11329, %r11330, 3;
	shf.l.wrap.b32 	%r11334, %r11330, %r11329, 3;
	mov.b64 	%rd7186, {%r11334, %r11333};
	shr.u64 	%rd7187, %rd7171, 6;
	xor.b64  	%rd7188, %rd7185, %rd7187;
	xor.b64  	%rd7189, %rd7188, %rd7186;
	shf.r.wrap.b32 	%r11335, %r11200, %r11199, 1;
	shf.r.wrap.b32 	%r11336, %r11199, %r11200, 1;
	mov.b64 	%rd7190, {%r11336, %r11335};
	shf.r.wrap.b32 	%r11337, %r11200, %r11199, 8;
	shf.r.wrap.b32 	%r11338, %r11199, %r11200, 8;
	mov.b64 	%rd7191, {%r11338, %r11337};
	shr.u64 	%rd7192, %rd6602, 7;
	xor.b64  	%rd7193, %rd7190, %rd7192;
	xor.b64  	%rd7194, %rd7193, %rd7191;
	add.s64 	%rd7195, %rd7106, %rd6589;
	add.s64 	%rd7196, %rd7195, %rd7189;
	add.s64 	%rd7197, %rd7196, %rd7194;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11339,%dummy}, %rd7184;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11340}, %rd7184;
	}
	shf.r.wrap.b32 	%r11341, %r11340, %r11339, 19;
	shf.r.wrap.b32 	%r11342, %r11339, %r11340, 19;
	mov.b64 	%rd7198, {%r11342, %r11341};
	shf.l.wrap.b32 	%r11343, %r11339, %r11340, 3;
	shf.l.wrap.b32 	%r11344, %r11340, %r11339, 3;
	mov.b64 	%rd7199, {%r11344, %r11343};
	shr.u64 	%rd7200, %rd7184, 6;
	xor.b64  	%rd7201, %rd7198, %rd7200;
	xor.b64  	%rd7202, %rd7201, %rd7199;
	shf.r.wrap.b32 	%r11345, %r11210, %r11209, 1;
	shf.r.wrap.b32 	%r11346, %r11209, %r11210, 1;
	mov.b64 	%rd7203, {%r11346, %r11345};
	shf.r.wrap.b32 	%r11347, %r11210, %r11209, 8;
	shf.r.wrap.b32 	%r11348, %r11209, %r11210, 8;
	mov.b64 	%rd7204, {%r11348, %r11347};
	shr.u64 	%rd7205, %rd7015, 7;
	xor.b64  	%rd7206, %rd7203, %rd7205;
	xor.b64  	%rd7207, %rd7206, %rd7204;
	add.s64 	%rd7208, %rd7119, %rd6602;
	add.s64 	%rd7209, %rd7208, %rd7202;
	add.s64 	%rd7210, %rd7209, %rd7207;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11349,%dummy}, %rd6991;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11350}, %rd6991;
	}
	shf.r.wrap.b32 	%r11351, %r11350, %r11349, 14;
	shf.r.wrap.b32 	%r11352, %r11349, %r11350, 14;
	mov.b64 	%rd7211, {%r11352, %r11351};
	shf.r.wrap.b32 	%r11353, %r11350, %r11349, 18;
	shf.r.wrap.b32 	%r11354, %r11349, %r11350, 18;
	mov.b64 	%rd7212, {%r11354, %r11353};
	xor.b64  	%rd7213, %rd7212, %rd7211;
	shf.l.wrap.b32 	%r11355, %r11349, %r11350, 23;
	shf.l.wrap.b32 	%r11356, %r11350, %r11349, 23;
	mov.b64 	%rd7214, {%r11356, %r11355};
	xor.b64  	%rd7215, %rd7213, %rd7214;
	xor.b64  	%rd7216, %rd6966, %rd6941;
	and.b64  	%rd7217, %rd7216, %rd6991;
	xor.b64  	%rd7218, %rd7217, %rd6941;
	add.s64 	%rd7219, %rd7218, %rd6916;
	add.s64 	%rd7220, %rd7219, %rd7015;
	ld.const.u64 	%rd7221, [k_sha512+256];
	add.s64 	%rd7222, %rd7220, %rd7221;
	add.s64 	%rd7223, %rd7222, %rd7215;
	add.s64 	%rd7224, %rd7223, %rd6927;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11357,%dummy}, %rd7002;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11358}, %rd7002;
	}
	shf.r.wrap.b32 	%r11359, %r11358, %r11357, 28;
	shf.r.wrap.b32 	%r11360, %r11357, %r11358, 28;
	mov.b64 	%rd7225, {%r11360, %r11359};
	shf.l.wrap.b32 	%r11361, %r11357, %r11358, 30;
	shf.l.wrap.b32 	%r11362, %r11358, %r11357, 30;
	mov.b64 	%rd7226, {%r11362, %r11361};
	xor.b64  	%rd7227, %rd7226, %rd7225;
	shf.l.wrap.b32 	%r11363, %r11357, %r11358, 25;
	shf.l.wrap.b32 	%r11364, %r11358, %r11357, 25;
	mov.b64 	%rd7228, {%r11364, %r11363};
	xor.b64  	%rd7229, %rd7227, %rd7228;
	xor.b64  	%rd7230, %rd7002, %rd6952;
	xor.b64  	%rd7231, %rd7002, %rd6977;
	and.b64  	%rd7232, %rd7231, %rd7230;
	xor.b64  	%rd7233, %rd7232, %rd7002;
	add.s64 	%rd7234, %rd7223, %rd7233;
	add.s64 	%rd7235, %rd7234, %rd7229;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11365,%dummy}, %rd7224;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11366}, %rd7224;
	}
	shf.r.wrap.b32 	%r11367, %r11366, %r11365, 14;
	shf.r.wrap.b32 	%r11368, %r11365, %r11366, 14;
	mov.b64 	%rd7236, {%r11368, %r11367};
	shf.r.wrap.b32 	%r11369, %r11366, %r11365, 18;
	shf.r.wrap.b32 	%r11370, %r11365, %r11366, 18;
	mov.b64 	%rd7237, {%r11370, %r11369};
	xor.b64  	%rd7238, %rd7237, %rd7236;
	shf.l.wrap.b32 	%r11371, %r11365, %r11366, 23;
	shf.l.wrap.b32 	%r11372, %r11366, %r11365, 23;
	mov.b64 	%rd7239, {%r11372, %r11371};
	xor.b64  	%rd7240, %rd7238, %rd7239;
	xor.b64  	%rd7241, %rd6991, %rd6966;
	and.b64  	%rd7242, %rd7224, %rd7241;
	xor.b64  	%rd7243, %rd7242, %rd6966;
	add.s64 	%rd7244, %rd7028, %rd6941;
	ld.const.u64 	%rd7245, [k_sha512+264];
	add.s64 	%rd7246, %rd7244, %rd7245;
	add.s64 	%rd7247, %rd7246, %rd7243;
	add.s64 	%rd7248, %rd7247, %rd7240;
	add.s64 	%rd7249, %rd7248, %rd6952;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11373,%dummy}, %rd7235;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11374}, %rd7235;
	}
	shf.r.wrap.b32 	%r11375, %r11374, %r11373, 28;
	shf.r.wrap.b32 	%r11376, %r11373, %r11374, 28;
	mov.b64 	%rd7250, {%r11376, %r11375};
	shf.l.wrap.b32 	%r11377, %r11373, %r11374, 30;
	shf.l.wrap.b32 	%r11378, %r11374, %r11373, 30;
	mov.b64 	%rd7251, {%r11378, %r11377};
	xor.b64  	%rd7252, %rd7251, %rd7250;
	shf.l.wrap.b32 	%r11379, %r11373, %r11374, 25;
	shf.l.wrap.b32 	%r11380, %r11374, %r11373, 25;
	mov.b64 	%rd7253, {%r11380, %r11379};
	xor.b64  	%rd7254, %rd7252, %rd7253;
	xor.b64  	%rd7255, %rd7235, %rd6977;
	xor.b64  	%rd7256, %rd7235, %rd7002;
	and.b64  	%rd7257, %rd7256, %rd7255;
	xor.b64  	%rd7258, %rd7257, %rd7235;
	add.s64 	%rd7259, %rd7248, %rd7258;
	add.s64 	%rd7260, %rd7259, %rd7254;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11381,%dummy}, %rd7249;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11382}, %rd7249;
	}
	shf.r.wrap.b32 	%r11383, %r11382, %r11381, 14;
	shf.r.wrap.b32 	%r11384, %r11381, %r11382, 14;
	mov.b64 	%rd7261, {%r11384, %r11383};
	shf.r.wrap.b32 	%r11385, %r11382, %r11381, 18;
	shf.r.wrap.b32 	%r11386, %r11381, %r11382, 18;
	mov.b64 	%rd7262, {%r11386, %r11385};
	xor.b64  	%rd7263, %rd7262, %rd7261;
	shf.l.wrap.b32 	%r11387, %r11381, %r11382, 23;
	shf.l.wrap.b32 	%r11388, %r11382, %r11381, 23;
	mov.b64 	%rd7264, {%r11388, %r11387};
	xor.b64  	%rd7265, %rd7263, %rd7264;
	xor.b64  	%rd7266, %rd7224, %rd6991;
	and.b64  	%rd7267, %rd7249, %rd7266;
	xor.b64  	%rd7268, %rd7267, %rd6991;
	add.s64 	%rd7269, %rd7041, %rd6966;
	ld.const.u64 	%rd7270, [k_sha512+272];
	add.s64 	%rd7271, %rd7269, %rd7270;
	add.s64 	%rd7272, %rd7271, %rd7268;
	add.s64 	%rd7273, %rd7272, %rd7265;
	add.s64 	%rd7274, %rd7273, %rd6977;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11389,%dummy}, %rd7260;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11390}, %rd7260;
	}
	shf.r.wrap.b32 	%r11391, %r11390, %r11389, 28;
	shf.r.wrap.b32 	%r11392, %r11389, %r11390, 28;
	mov.b64 	%rd7275, {%r11392, %r11391};
	shf.l.wrap.b32 	%r11393, %r11389, %r11390, 30;
	shf.l.wrap.b32 	%r11394, %r11390, %r11389, 30;
	mov.b64 	%rd7276, {%r11394, %r11393};
	xor.b64  	%rd7277, %rd7276, %rd7275;
	shf.l.wrap.b32 	%r11395, %r11389, %r11390, 25;
	shf.l.wrap.b32 	%r11396, %r11390, %r11389, 25;
	mov.b64 	%rd7278, {%r11396, %r11395};
	xor.b64  	%rd7279, %rd7277, %rd7278;
	xor.b64  	%rd7280, %rd7260, %rd7002;
	xor.b64  	%rd7281, %rd7260, %rd7235;
	and.b64  	%rd7282, %rd7281, %rd7280;
	xor.b64  	%rd7283, %rd7282, %rd7260;
	add.s64 	%rd7284, %rd7273, %rd7283;
	add.s64 	%rd7285, %rd7284, %rd7279;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11397,%dummy}, %rd7274;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11398}, %rd7274;
	}
	shf.r.wrap.b32 	%r11399, %r11398, %r11397, 14;
	shf.r.wrap.b32 	%r11400, %r11397, %r11398, 14;
	mov.b64 	%rd7286, {%r11400, %r11399};
	shf.r.wrap.b32 	%r11401, %r11398, %r11397, 18;
	shf.r.wrap.b32 	%r11402, %r11397, %r11398, 18;
	mov.b64 	%rd7287, {%r11402, %r11401};
	xor.b64  	%rd7288, %rd7287, %rd7286;
	shf.l.wrap.b32 	%r11403, %r11397, %r11398, 23;
	shf.l.wrap.b32 	%r11404, %r11398, %r11397, 23;
	mov.b64 	%rd7289, {%r11404, %r11403};
	xor.b64  	%rd7290, %rd7288, %rd7289;
	xor.b64  	%rd7291, %rd7249, %rd7224;
	and.b64  	%rd7292, %rd7274, %rd7291;
	xor.b64  	%rd7293, %rd7292, %rd7224;
	add.s64 	%rd7294, %rd7054, %rd6991;
	ld.const.u64 	%rd7295, [k_sha512+280];
	add.s64 	%rd7296, %rd7294, %rd7295;
	add.s64 	%rd7297, %rd7296, %rd7293;
	add.s64 	%rd7298, %rd7297, %rd7290;
	add.s64 	%rd7299, %rd7298, %rd7002;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11405,%dummy}, %rd7285;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11406}, %rd7285;
	}
	shf.r.wrap.b32 	%r11407, %r11406, %r11405, 28;
	shf.r.wrap.b32 	%r11408, %r11405, %r11406, 28;
	mov.b64 	%rd7300, {%r11408, %r11407};
	shf.l.wrap.b32 	%r11409, %r11405, %r11406, 30;
	shf.l.wrap.b32 	%r11410, %r11406, %r11405, 30;
	mov.b64 	%rd7301, {%r11410, %r11409};
	xor.b64  	%rd7302, %rd7301, %rd7300;
	shf.l.wrap.b32 	%r11411, %r11405, %r11406, 25;
	shf.l.wrap.b32 	%r11412, %r11406, %r11405, 25;
	mov.b64 	%rd7303, {%r11412, %r11411};
	xor.b64  	%rd7304, %rd7302, %rd7303;
	xor.b64  	%rd7305, %rd7285, %rd7235;
	xor.b64  	%rd7306, %rd7285, %rd7260;
	and.b64  	%rd7307, %rd7306, %rd7305;
	xor.b64  	%rd7308, %rd7307, %rd7285;
	add.s64 	%rd7309, %rd7298, %rd7308;
	add.s64 	%rd7310, %rd7309, %rd7304;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11413,%dummy}, %rd7299;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11414}, %rd7299;
	}
	shf.r.wrap.b32 	%r11415, %r11414, %r11413, 14;
	shf.r.wrap.b32 	%r11416, %r11413, %r11414, 14;
	mov.b64 	%rd7311, {%r11416, %r11415};
	shf.r.wrap.b32 	%r11417, %r11414, %r11413, 18;
	shf.r.wrap.b32 	%r11418, %r11413, %r11414, 18;
	mov.b64 	%rd7312, {%r11418, %r11417};
	xor.b64  	%rd7313, %rd7312, %rd7311;
	shf.l.wrap.b32 	%r11419, %r11413, %r11414, 23;
	shf.l.wrap.b32 	%r11420, %r11414, %r11413, 23;
	mov.b64 	%rd7314, {%r11420, %r11419};
	xor.b64  	%rd7315, %rd7313, %rd7314;
	xor.b64  	%rd7316, %rd7274, %rd7249;
	and.b64  	%rd7317, %rd7299, %rd7316;
	xor.b64  	%rd7318, %rd7317, %rd7249;
	add.s64 	%rd7319, %rd7224, %rd7067;
	ld.const.u64 	%rd7320, [k_sha512+288];
	add.s64 	%rd7321, %rd7319, %rd7320;
	add.s64 	%rd7322, %rd7321, %rd7318;
	add.s64 	%rd7323, %rd7322, %rd7315;
	add.s64 	%rd7324, %rd7323, %rd7235;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11421,%dummy}, %rd7310;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11422}, %rd7310;
	}
	shf.r.wrap.b32 	%r11423, %r11422, %r11421, 28;
	shf.r.wrap.b32 	%r11424, %r11421, %r11422, 28;
	mov.b64 	%rd7325, {%r11424, %r11423};
	shf.l.wrap.b32 	%r11425, %r11421, %r11422, 30;
	shf.l.wrap.b32 	%r11426, %r11422, %r11421, 30;
	mov.b64 	%rd7326, {%r11426, %r11425};
	xor.b64  	%rd7327, %rd7326, %rd7325;
	shf.l.wrap.b32 	%r11427, %r11421, %r11422, 25;
	shf.l.wrap.b32 	%r11428, %r11422, %r11421, 25;
	mov.b64 	%rd7328, {%r11428, %r11427};
	xor.b64  	%rd7329, %rd7327, %rd7328;
	xor.b64  	%rd7330, %rd7310, %rd7260;
	xor.b64  	%rd7331, %rd7310, %rd7285;
	and.b64  	%rd7332, %rd7331, %rd7330;
	xor.b64  	%rd7333, %rd7332, %rd7310;
	add.s64 	%rd7334, %rd7323, %rd7333;
	add.s64 	%rd7335, %rd7334, %rd7329;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11429,%dummy}, %rd7324;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11430}, %rd7324;
	}
	shf.r.wrap.b32 	%r11431, %r11430, %r11429, 14;
	shf.r.wrap.b32 	%r11432, %r11429, %r11430, 14;
	mov.b64 	%rd7336, {%r11432, %r11431};
	shf.r.wrap.b32 	%r11433, %r11430, %r11429, 18;
	shf.r.wrap.b32 	%r11434, %r11429, %r11430, 18;
	mov.b64 	%rd7337, {%r11434, %r11433};
	xor.b64  	%rd7338, %rd7337, %rd7336;
	shf.l.wrap.b32 	%r11435, %r11429, %r11430, 23;
	shf.l.wrap.b32 	%r11436, %r11430, %r11429, 23;
	mov.b64 	%rd7339, {%r11436, %r11435};
	xor.b64  	%rd7340, %rd7338, %rd7339;
	xor.b64  	%rd7341, %rd7299, %rd7274;
	and.b64  	%rd7342, %rd7324, %rd7341;
	xor.b64  	%rd7343, %rd7342, %rd7274;
	add.s64 	%rd7344, %rd7249, %rd7080;
	ld.const.u64 	%rd7345, [k_sha512+296];
	add.s64 	%rd7346, %rd7344, %rd7345;
	add.s64 	%rd7347, %rd7346, %rd7343;
	add.s64 	%rd7348, %rd7347, %rd7340;
	add.s64 	%rd7349, %rd7348, %rd7260;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11437,%dummy}, %rd7335;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11438}, %rd7335;
	}
	shf.r.wrap.b32 	%r11439, %r11438, %r11437, 28;
	shf.r.wrap.b32 	%r11440, %r11437, %r11438, 28;
	mov.b64 	%rd7350, {%r11440, %r11439};
	shf.l.wrap.b32 	%r11441, %r11437, %r11438, 30;
	shf.l.wrap.b32 	%r11442, %r11438, %r11437, 30;
	mov.b64 	%rd7351, {%r11442, %r11441};
	xor.b64  	%rd7352, %rd7351, %rd7350;
	shf.l.wrap.b32 	%r11443, %r11437, %r11438, 25;
	shf.l.wrap.b32 	%r11444, %r11438, %r11437, 25;
	mov.b64 	%rd7353, {%r11444, %r11443};
	xor.b64  	%rd7354, %rd7352, %rd7353;
	xor.b64  	%rd7355, %rd7335, %rd7285;
	xor.b64  	%rd7356, %rd7335, %rd7310;
	and.b64  	%rd7357, %rd7356, %rd7355;
	xor.b64  	%rd7358, %rd7357, %rd7335;
	add.s64 	%rd7359, %rd7348, %rd7358;
	add.s64 	%rd7360, %rd7359, %rd7354;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11445,%dummy}, %rd7349;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11446}, %rd7349;
	}
	shf.r.wrap.b32 	%r11447, %r11446, %r11445, 14;
	shf.r.wrap.b32 	%r11448, %r11445, %r11446, 14;
	mov.b64 	%rd7361, {%r11448, %r11447};
	shf.r.wrap.b32 	%r11449, %r11446, %r11445, 18;
	shf.r.wrap.b32 	%r11450, %r11445, %r11446, 18;
	mov.b64 	%rd7362, {%r11450, %r11449};
	xor.b64  	%rd7363, %rd7362, %rd7361;
	shf.l.wrap.b32 	%r11451, %r11445, %r11446, 23;
	shf.l.wrap.b32 	%r11452, %r11446, %r11445, 23;
	mov.b64 	%rd7364, {%r11452, %r11451};
	xor.b64  	%rd7365, %rd7363, %rd7364;
	xor.b64  	%rd7366, %rd7324, %rd7299;
	and.b64  	%rd7367, %rd7349, %rd7366;
	xor.b64  	%rd7368, %rd7367, %rd7299;
	add.s64 	%rd7369, %rd7274, %rd7093;
	ld.const.u64 	%rd7370, [k_sha512+304];
	add.s64 	%rd7371, %rd7369, %rd7370;
	add.s64 	%rd7372, %rd7371, %rd7368;
	add.s64 	%rd7373, %rd7372, %rd7365;
	add.s64 	%rd7374, %rd7373, %rd7285;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11453,%dummy}, %rd7360;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11454}, %rd7360;
	}
	shf.r.wrap.b32 	%r11455, %r11454, %r11453, 28;
	shf.r.wrap.b32 	%r11456, %r11453, %r11454, 28;
	mov.b64 	%rd7375, {%r11456, %r11455};
	shf.l.wrap.b32 	%r11457, %r11453, %r11454, 30;
	shf.l.wrap.b32 	%r11458, %r11454, %r11453, 30;
	mov.b64 	%rd7376, {%r11458, %r11457};
	xor.b64  	%rd7377, %rd7376, %rd7375;
	shf.l.wrap.b32 	%r11459, %r11453, %r11454, 25;
	shf.l.wrap.b32 	%r11460, %r11454, %r11453, 25;
	mov.b64 	%rd7378, {%r11460, %r11459};
	xor.b64  	%rd7379, %rd7377, %rd7378;
	xor.b64  	%rd7380, %rd7360, %rd7310;
	xor.b64  	%rd7381, %rd7360, %rd7335;
	and.b64  	%rd7382, %rd7381, %rd7380;
	xor.b64  	%rd7383, %rd7382, %rd7360;
	add.s64 	%rd7384, %rd7373, %rd7383;
	add.s64 	%rd7385, %rd7384, %rd7379;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11461,%dummy}, %rd7374;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11462}, %rd7374;
	}
	shf.r.wrap.b32 	%r11463, %r11462, %r11461, 14;
	shf.r.wrap.b32 	%r11464, %r11461, %r11462, 14;
	mov.b64 	%rd7386, {%r11464, %r11463};
	shf.r.wrap.b32 	%r11465, %r11462, %r11461, 18;
	shf.r.wrap.b32 	%r11466, %r11461, %r11462, 18;
	mov.b64 	%rd7387, {%r11466, %r11465};
	xor.b64  	%rd7388, %rd7387, %rd7386;
	shf.l.wrap.b32 	%r11467, %r11461, %r11462, 23;
	shf.l.wrap.b32 	%r11468, %r11462, %r11461, 23;
	mov.b64 	%rd7389, {%r11468, %r11467};
	xor.b64  	%rd7390, %rd7388, %rd7389;
	xor.b64  	%rd7391, %rd7349, %rd7324;
	and.b64  	%rd7392, %rd7374, %rd7391;
	xor.b64  	%rd7393, %rd7392, %rd7324;
	add.s64 	%rd7394, %rd7299, %rd7106;
	ld.const.u64 	%rd7395, [k_sha512+312];
	add.s64 	%rd7396, %rd7394, %rd7395;
	add.s64 	%rd7397, %rd7396, %rd7393;
	add.s64 	%rd7398, %rd7397, %rd7390;
	add.s64 	%rd7399, %rd7398, %rd7310;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11469,%dummy}, %rd7385;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11470}, %rd7385;
	}
	shf.r.wrap.b32 	%r11471, %r11470, %r11469, 28;
	shf.r.wrap.b32 	%r11472, %r11469, %r11470, 28;
	mov.b64 	%rd7400, {%r11472, %r11471};
	shf.l.wrap.b32 	%r11473, %r11469, %r11470, 30;
	shf.l.wrap.b32 	%r11474, %r11470, %r11469, 30;
	mov.b64 	%rd7401, {%r11474, %r11473};
	xor.b64  	%rd7402, %rd7401, %rd7400;
	shf.l.wrap.b32 	%r11475, %r11469, %r11470, 25;
	shf.l.wrap.b32 	%r11476, %r11470, %r11469, 25;
	mov.b64 	%rd7403, {%r11476, %r11475};
	xor.b64  	%rd7404, %rd7402, %rd7403;
	xor.b64  	%rd7405, %rd7385, %rd7335;
	xor.b64  	%rd7406, %rd7385, %rd7360;
	and.b64  	%rd7407, %rd7406, %rd7405;
	xor.b64  	%rd7408, %rd7407, %rd7385;
	add.s64 	%rd7409, %rd7398, %rd7408;
	add.s64 	%rd7410, %rd7409, %rd7404;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11477,%dummy}, %rd7399;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11478}, %rd7399;
	}
	shf.r.wrap.b32 	%r11479, %r11478, %r11477, 14;
	shf.r.wrap.b32 	%r11480, %r11477, %r11478, 14;
	mov.b64 	%rd7411, {%r11480, %r11479};
	shf.r.wrap.b32 	%r11481, %r11478, %r11477, 18;
	shf.r.wrap.b32 	%r11482, %r11477, %r11478, 18;
	mov.b64 	%rd7412, {%r11482, %r11481};
	xor.b64  	%rd7413, %rd7412, %rd7411;
	shf.l.wrap.b32 	%r11483, %r11477, %r11478, 23;
	shf.l.wrap.b32 	%r11484, %r11478, %r11477, 23;
	mov.b64 	%rd7414, {%r11484, %r11483};
	xor.b64  	%rd7415, %rd7413, %rd7414;
	xor.b64  	%rd7416, %rd7374, %rd7349;
	and.b64  	%rd7417, %rd7399, %rd7416;
	xor.b64  	%rd7418, %rd7417, %rd7349;
	add.s64 	%rd7419, %rd7324, %rd7119;
	ld.const.u64 	%rd7420, [k_sha512+320];
	add.s64 	%rd7421, %rd7419, %rd7420;
	add.s64 	%rd7422, %rd7421, %rd7418;
	add.s64 	%rd7423, %rd7422, %rd7415;
	add.s64 	%rd7424, %rd7423, %rd7335;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11485,%dummy}, %rd7410;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11486}, %rd7410;
	}
	shf.r.wrap.b32 	%r11487, %r11486, %r11485, 28;
	shf.r.wrap.b32 	%r11488, %r11485, %r11486, 28;
	mov.b64 	%rd7425, {%r11488, %r11487};
	shf.l.wrap.b32 	%r11489, %r11485, %r11486, 30;
	shf.l.wrap.b32 	%r11490, %r11486, %r11485, 30;
	mov.b64 	%rd7426, {%r11490, %r11489};
	xor.b64  	%rd7427, %rd7426, %rd7425;
	shf.l.wrap.b32 	%r11491, %r11485, %r11486, 25;
	shf.l.wrap.b32 	%r11492, %r11486, %r11485, 25;
	mov.b64 	%rd7428, {%r11492, %r11491};
	xor.b64  	%rd7429, %rd7427, %rd7428;
	xor.b64  	%rd7430, %rd7410, %rd7360;
	xor.b64  	%rd7431, %rd7410, %rd7385;
	and.b64  	%rd7432, %rd7431, %rd7430;
	xor.b64  	%rd7433, %rd7432, %rd7410;
	add.s64 	%rd7434, %rd7423, %rd7433;
	add.s64 	%rd7435, %rd7434, %rd7429;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11493,%dummy}, %rd7424;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11494}, %rd7424;
	}
	shf.r.wrap.b32 	%r11495, %r11494, %r11493, 14;
	shf.r.wrap.b32 	%r11496, %r11493, %r11494, 14;
	mov.b64 	%rd7436, {%r11496, %r11495};
	shf.r.wrap.b32 	%r11497, %r11494, %r11493, 18;
	shf.r.wrap.b32 	%r11498, %r11493, %r11494, 18;
	mov.b64 	%rd7437, {%r11498, %r11497};
	xor.b64  	%rd7438, %rd7437, %rd7436;
	shf.l.wrap.b32 	%r11499, %r11493, %r11494, 23;
	shf.l.wrap.b32 	%r11500, %r11494, %r11493, 23;
	mov.b64 	%rd7439, {%r11500, %r11499};
	xor.b64  	%rd7440, %rd7438, %rd7439;
	xor.b64  	%rd7441, %rd7399, %rd7374;
	and.b64  	%rd7442, %rd7424, %rd7441;
	xor.b64  	%rd7443, %rd7442, %rd7374;
	add.s64 	%rd7444, %rd7349, %rd7132;
	ld.const.u64 	%rd7445, [k_sha512+328];
	add.s64 	%rd7446, %rd7444, %rd7445;
	add.s64 	%rd7447, %rd7446, %rd7443;
	add.s64 	%rd7448, %rd7447, %rd7440;
	add.s64 	%rd7449, %rd7448, %rd7360;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11501,%dummy}, %rd7435;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11502}, %rd7435;
	}
	shf.r.wrap.b32 	%r11503, %r11502, %r11501, 28;
	shf.r.wrap.b32 	%r11504, %r11501, %r11502, 28;
	mov.b64 	%rd7450, {%r11504, %r11503};
	shf.l.wrap.b32 	%r11505, %r11501, %r11502, 30;
	shf.l.wrap.b32 	%r11506, %r11502, %r11501, 30;
	mov.b64 	%rd7451, {%r11506, %r11505};
	xor.b64  	%rd7452, %rd7451, %rd7450;
	shf.l.wrap.b32 	%r11507, %r11501, %r11502, 25;
	shf.l.wrap.b32 	%r11508, %r11502, %r11501, 25;
	mov.b64 	%rd7453, {%r11508, %r11507};
	xor.b64  	%rd7454, %rd7452, %rd7453;
	xor.b64  	%rd7455, %rd7435, %rd7385;
	xor.b64  	%rd7456, %rd7435, %rd7410;
	and.b64  	%rd7457, %rd7456, %rd7455;
	xor.b64  	%rd7458, %rd7457, %rd7435;
	add.s64 	%rd7459, %rd7448, %rd7458;
	add.s64 	%rd7460, %rd7459, %rd7454;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11509,%dummy}, %rd7449;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11510}, %rd7449;
	}
	shf.r.wrap.b32 	%r11511, %r11510, %r11509, 14;
	shf.r.wrap.b32 	%r11512, %r11509, %r11510, 14;
	mov.b64 	%rd7461, {%r11512, %r11511};
	shf.r.wrap.b32 	%r11513, %r11510, %r11509, 18;
	shf.r.wrap.b32 	%r11514, %r11509, %r11510, 18;
	mov.b64 	%rd7462, {%r11514, %r11513};
	xor.b64  	%rd7463, %rd7462, %rd7461;
	shf.l.wrap.b32 	%r11515, %r11509, %r11510, 23;
	shf.l.wrap.b32 	%r11516, %r11510, %r11509, 23;
	mov.b64 	%rd7464, {%r11516, %r11515};
	xor.b64  	%rd7465, %rd7463, %rd7464;
	xor.b64  	%rd7466, %rd7424, %rd7399;
	and.b64  	%rd7467, %rd7449, %rd7466;
	xor.b64  	%rd7468, %rd7467, %rd7399;
	add.s64 	%rd7469, %rd7374, %rd7145;
	ld.const.u64 	%rd7470, [k_sha512+336];
	add.s64 	%rd7471, %rd7469, %rd7470;
	add.s64 	%rd7472, %rd7471, %rd7468;
	add.s64 	%rd7473, %rd7472, %rd7465;
	add.s64 	%rd7474, %rd7473, %rd7385;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11517,%dummy}, %rd7460;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11518}, %rd7460;
	}
	shf.r.wrap.b32 	%r11519, %r11518, %r11517, 28;
	shf.r.wrap.b32 	%r11520, %r11517, %r11518, 28;
	mov.b64 	%rd7475, {%r11520, %r11519};
	shf.l.wrap.b32 	%r11521, %r11517, %r11518, 30;
	shf.l.wrap.b32 	%r11522, %r11518, %r11517, 30;
	mov.b64 	%rd7476, {%r11522, %r11521};
	xor.b64  	%rd7477, %rd7476, %rd7475;
	shf.l.wrap.b32 	%r11523, %r11517, %r11518, 25;
	shf.l.wrap.b32 	%r11524, %r11518, %r11517, 25;
	mov.b64 	%rd7478, {%r11524, %r11523};
	xor.b64  	%rd7479, %rd7477, %rd7478;
	xor.b64  	%rd7480, %rd7460, %rd7410;
	xor.b64  	%rd7481, %rd7460, %rd7435;
	and.b64  	%rd7482, %rd7481, %rd7480;
	xor.b64  	%rd7483, %rd7482, %rd7460;
	add.s64 	%rd7484, %rd7473, %rd7483;
	add.s64 	%rd7485, %rd7484, %rd7479;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11525,%dummy}, %rd7474;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11526}, %rd7474;
	}
	shf.r.wrap.b32 	%r11527, %r11526, %r11525, 14;
	shf.r.wrap.b32 	%r11528, %r11525, %r11526, 14;
	mov.b64 	%rd7486, {%r11528, %r11527};
	shf.r.wrap.b32 	%r11529, %r11526, %r11525, 18;
	shf.r.wrap.b32 	%r11530, %r11525, %r11526, 18;
	mov.b64 	%rd7487, {%r11530, %r11529};
	xor.b64  	%rd7488, %rd7487, %rd7486;
	shf.l.wrap.b32 	%r11531, %r11525, %r11526, 23;
	shf.l.wrap.b32 	%r11532, %r11526, %r11525, 23;
	mov.b64 	%rd7489, {%r11532, %r11531};
	xor.b64  	%rd7490, %rd7488, %rd7489;
	xor.b64  	%rd7491, %rd7449, %rd7424;
	and.b64  	%rd7492, %rd7474, %rd7491;
	xor.b64  	%rd7493, %rd7492, %rd7424;
	add.s64 	%rd7494, %rd7399, %rd7158;
	ld.const.u64 	%rd7495, [k_sha512+344];
	add.s64 	%rd7496, %rd7494, %rd7495;
	add.s64 	%rd7497, %rd7496, %rd7493;
	add.s64 	%rd7498, %rd7497, %rd7490;
	add.s64 	%rd7499, %rd7498, %rd7410;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11533,%dummy}, %rd7485;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11534}, %rd7485;
	}
	shf.r.wrap.b32 	%r11535, %r11534, %r11533, 28;
	shf.r.wrap.b32 	%r11536, %r11533, %r11534, 28;
	mov.b64 	%rd7500, {%r11536, %r11535};
	shf.l.wrap.b32 	%r11537, %r11533, %r11534, 30;
	shf.l.wrap.b32 	%r11538, %r11534, %r11533, 30;
	mov.b64 	%rd7501, {%r11538, %r11537};
	xor.b64  	%rd7502, %rd7501, %rd7500;
	shf.l.wrap.b32 	%r11539, %r11533, %r11534, 25;
	shf.l.wrap.b32 	%r11540, %r11534, %r11533, 25;
	mov.b64 	%rd7503, {%r11540, %r11539};
	xor.b64  	%rd7504, %rd7502, %rd7503;
	xor.b64  	%rd7505, %rd7485, %rd7435;
	xor.b64  	%rd7506, %rd7485, %rd7460;
	and.b64  	%rd7507, %rd7506, %rd7505;
	xor.b64  	%rd7508, %rd7507, %rd7485;
	add.s64 	%rd7509, %rd7498, %rd7508;
	add.s64 	%rd7510, %rd7509, %rd7504;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11541,%dummy}, %rd7499;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11542}, %rd7499;
	}
	shf.r.wrap.b32 	%r11543, %r11542, %r11541, 14;
	shf.r.wrap.b32 	%r11544, %r11541, %r11542, 14;
	mov.b64 	%rd7511, {%r11544, %r11543};
	shf.r.wrap.b32 	%r11545, %r11542, %r11541, 18;
	shf.r.wrap.b32 	%r11546, %r11541, %r11542, 18;
	mov.b64 	%rd7512, {%r11546, %r11545};
	xor.b64  	%rd7513, %rd7512, %rd7511;
	shf.l.wrap.b32 	%r11547, %r11541, %r11542, 23;
	shf.l.wrap.b32 	%r11548, %r11542, %r11541, 23;
	mov.b64 	%rd7514, {%r11548, %r11547};
	xor.b64  	%rd7515, %rd7513, %rd7514;
	xor.b64  	%rd7516, %rd7474, %rd7449;
	and.b64  	%rd7517, %rd7499, %rd7516;
	xor.b64  	%rd7518, %rd7517, %rd7449;
	add.s64 	%rd7519, %rd7424, %rd7171;
	ld.const.u64 	%rd7520, [k_sha512+352];
	add.s64 	%rd7521, %rd7519, %rd7520;
	add.s64 	%rd7522, %rd7521, %rd7518;
	add.s64 	%rd7523, %rd7522, %rd7515;
	add.s64 	%rd7524, %rd7523, %rd7435;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11549,%dummy}, %rd7510;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11550}, %rd7510;
	}
	shf.r.wrap.b32 	%r11551, %r11550, %r11549, 28;
	shf.r.wrap.b32 	%r11552, %r11549, %r11550, 28;
	mov.b64 	%rd7525, {%r11552, %r11551};
	shf.l.wrap.b32 	%r11553, %r11549, %r11550, 30;
	shf.l.wrap.b32 	%r11554, %r11550, %r11549, 30;
	mov.b64 	%rd7526, {%r11554, %r11553};
	xor.b64  	%rd7527, %rd7526, %rd7525;
	shf.l.wrap.b32 	%r11555, %r11549, %r11550, 25;
	shf.l.wrap.b32 	%r11556, %r11550, %r11549, 25;
	mov.b64 	%rd7528, {%r11556, %r11555};
	xor.b64  	%rd7529, %rd7527, %rd7528;
	xor.b64  	%rd7530, %rd7510, %rd7460;
	xor.b64  	%rd7531, %rd7510, %rd7485;
	and.b64  	%rd7532, %rd7531, %rd7530;
	xor.b64  	%rd7533, %rd7532, %rd7510;
	add.s64 	%rd7534, %rd7523, %rd7533;
	add.s64 	%rd7535, %rd7534, %rd7529;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11557,%dummy}, %rd7524;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11558}, %rd7524;
	}
	shf.r.wrap.b32 	%r11559, %r11558, %r11557, 14;
	shf.r.wrap.b32 	%r11560, %r11557, %r11558, 14;
	mov.b64 	%rd7536, {%r11560, %r11559};
	shf.r.wrap.b32 	%r11561, %r11558, %r11557, 18;
	shf.r.wrap.b32 	%r11562, %r11557, %r11558, 18;
	mov.b64 	%rd7537, {%r11562, %r11561};
	xor.b64  	%rd7538, %rd7537, %rd7536;
	shf.l.wrap.b32 	%r11563, %r11557, %r11558, 23;
	shf.l.wrap.b32 	%r11564, %r11558, %r11557, 23;
	mov.b64 	%rd7539, {%r11564, %r11563};
	xor.b64  	%rd7540, %rd7538, %rd7539;
	xor.b64  	%rd7541, %rd7499, %rd7474;
	and.b64  	%rd7542, %rd7524, %rd7541;
	xor.b64  	%rd7543, %rd7542, %rd7474;
	add.s64 	%rd7544, %rd7449, %rd7184;
	ld.const.u64 	%rd7545, [k_sha512+360];
	add.s64 	%rd7546, %rd7544, %rd7545;
	add.s64 	%rd7547, %rd7546, %rd7543;
	add.s64 	%rd7548, %rd7547, %rd7540;
	add.s64 	%rd7549, %rd7548, %rd7460;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11565,%dummy}, %rd7535;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11566}, %rd7535;
	}
	shf.r.wrap.b32 	%r11567, %r11566, %r11565, 28;
	shf.r.wrap.b32 	%r11568, %r11565, %r11566, 28;
	mov.b64 	%rd7550, {%r11568, %r11567};
	shf.l.wrap.b32 	%r11569, %r11565, %r11566, 30;
	shf.l.wrap.b32 	%r11570, %r11566, %r11565, 30;
	mov.b64 	%rd7551, {%r11570, %r11569};
	xor.b64  	%rd7552, %rd7551, %rd7550;
	shf.l.wrap.b32 	%r11571, %r11565, %r11566, 25;
	shf.l.wrap.b32 	%r11572, %r11566, %r11565, 25;
	mov.b64 	%rd7553, {%r11572, %r11571};
	xor.b64  	%rd7554, %rd7552, %rd7553;
	xor.b64  	%rd7555, %rd7535, %rd7485;
	xor.b64  	%rd7556, %rd7535, %rd7510;
	and.b64  	%rd7557, %rd7556, %rd7555;
	xor.b64  	%rd7558, %rd7557, %rd7535;
	add.s64 	%rd7559, %rd7548, %rd7558;
	add.s64 	%rd7560, %rd7559, %rd7554;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11573,%dummy}, %rd7549;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11574}, %rd7549;
	}
	shf.r.wrap.b32 	%r11575, %r11574, %r11573, 14;
	shf.r.wrap.b32 	%r11576, %r11573, %r11574, 14;
	mov.b64 	%rd7561, {%r11576, %r11575};
	shf.r.wrap.b32 	%r11577, %r11574, %r11573, 18;
	shf.r.wrap.b32 	%r11578, %r11573, %r11574, 18;
	mov.b64 	%rd7562, {%r11578, %r11577};
	xor.b64  	%rd7563, %rd7562, %rd7561;
	shf.l.wrap.b32 	%r11579, %r11573, %r11574, 23;
	shf.l.wrap.b32 	%r11580, %r11574, %r11573, 23;
	mov.b64 	%rd7564, {%r11580, %r11579};
	xor.b64  	%rd7565, %rd7563, %rd7564;
	xor.b64  	%rd7566, %rd7524, %rd7499;
	and.b64  	%rd7567, %rd7549, %rd7566;
	xor.b64  	%rd7568, %rd7567, %rd7499;
	add.s64 	%rd7569, %rd7474, %rd7197;
	ld.const.u64 	%rd7570, [k_sha512+368];
	add.s64 	%rd7571, %rd7569, %rd7570;
	add.s64 	%rd7572, %rd7571, %rd7568;
	add.s64 	%rd7573, %rd7572, %rd7565;
	add.s64 	%rd7574, %rd7573, %rd7485;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11581,%dummy}, %rd7560;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11582}, %rd7560;
	}
	shf.r.wrap.b32 	%r11583, %r11582, %r11581, 28;
	shf.r.wrap.b32 	%r11584, %r11581, %r11582, 28;
	mov.b64 	%rd7575, {%r11584, %r11583};
	shf.l.wrap.b32 	%r11585, %r11581, %r11582, 30;
	shf.l.wrap.b32 	%r11586, %r11582, %r11581, 30;
	mov.b64 	%rd7576, {%r11586, %r11585};
	xor.b64  	%rd7577, %rd7576, %rd7575;
	shf.l.wrap.b32 	%r11587, %r11581, %r11582, 25;
	shf.l.wrap.b32 	%r11588, %r11582, %r11581, 25;
	mov.b64 	%rd7578, {%r11588, %r11587};
	xor.b64  	%rd7579, %rd7577, %rd7578;
	xor.b64  	%rd7580, %rd7560, %rd7510;
	xor.b64  	%rd7581, %rd7560, %rd7535;
	and.b64  	%rd7582, %rd7581, %rd7580;
	xor.b64  	%rd7583, %rd7582, %rd7560;
	add.s64 	%rd7584, %rd7573, %rd7583;
	add.s64 	%rd7585, %rd7584, %rd7579;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11589,%dummy}, %rd7574;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11590}, %rd7574;
	}
	shf.r.wrap.b32 	%r11591, %r11590, %r11589, 14;
	shf.r.wrap.b32 	%r11592, %r11589, %r11590, 14;
	mov.b64 	%rd7586, {%r11592, %r11591};
	shf.r.wrap.b32 	%r11593, %r11590, %r11589, 18;
	shf.r.wrap.b32 	%r11594, %r11589, %r11590, 18;
	mov.b64 	%rd7587, {%r11594, %r11593};
	xor.b64  	%rd7588, %rd7587, %rd7586;
	shf.l.wrap.b32 	%r11595, %r11589, %r11590, 23;
	shf.l.wrap.b32 	%r11596, %r11590, %r11589, 23;
	mov.b64 	%rd7589, {%r11596, %r11595};
	xor.b64  	%rd7590, %rd7588, %rd7589;
	xor.b64  	%rd7591, %rd7549, %rd7524;
	and.b64  	%rd7592, %rd7574, %rd7591;
	xor.b64  	%rd7593, %rd7592, %rd7524;
	add.s64 	%rd7594, %rd7499, %rd7210;
	ld.const.u64 	%rd7595, [k_sha512+376];
	add.s64 	%rd7596, %rd7594, %rd7595;
	add.s64 	%rd7597, %rd7596, %rd7593;
	add.s64 	%rd7598, %rd7597, %rd7590;
	add.s64 	%rd7599, %rd7598, %rd7510;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11597,%dummy}, %rd7585;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11598}, %rd7585;
	}
	shf.r.wrap.b32 	%r11599, %r11598, %r11597, 28;
	shf.r.wrap.b32 	%r11600, %r11597, %r11598, 28;
	mov.b64 	%rd7600, {%r11600, %r11599};
	shf.l.wrap.b32 	%r11601, %r11597, %r11598, 30;
	shf.l.wrap.b32 	%r11602, %r11598, %r11597, 30;
	mov.b64 	%rd7601, {%r11602, %r11601};
	xor.b64  	%rd7602, %rd7601, %rd7600;
	shf.l.wrap.b32 	%r11603, %r11597, %r11598, 25;
	shf.l.wrap.b32 	%r11604, %r11598, %r11597, 25;
	mov.b64 	%rd7603, {%r11604, %r11603};
	xor.b64  	%rd7604, %rd7602, %rd7603;
	xor.b64  	%rd7605, %rd7585, %rd7535;
	xor.b64  	%rd7606, %rd7585, %rd7560;
	and.b64  	%rd7607, %rd7606, %rd7605;
	xor.b64  	%rd7608, %rd7607, %rd7585;
	add.s64 	%rd7609, %rd7598, %rd7608;
	add.s64 	%rd7610, %rd7609, %rd7604;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11605,%dummy}, %rd7197;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11606}, %rd7197;
	}
	shf.r.wrap.b32 	%r11607, %r11606, %r11605, 19;
	shf.r.wrap.b32 	%r11608, %r11605, %r11606, 19;
	mov.b64 	%rd7611, {%r11608, %r11607};
	shf.l.wrap.b32 	%r11609, %r11605, %r11606, 3;
	shf.l.wrap.b32 	%r11610, %r11606, %r11605, 3;
	mov.b64 	%rd7612, {%r11610, %r11609};
	shr.u64 	%rd7613, %rd7197, 6;
	xor.b64  	%rd7614, %rd7611, %rd7613;
	xor.b64  	%rd7615, %rd7614, %rd7612;
	shf.r.wrap.b32 	%r11611, %r11220, %r11219, 1;
	shf.r.wrap.b32 	%r11612, %r11219, %r11220, 1;
	mov.b64 	%rd7616, {%r11612, %r11611};
	shf.r.wrap.b32 	%r11613, %r11220, %r11219, 8;
	shf.r.wrap.b32 	%r11614, %r11219, %r11220, 8;
	mov.b64 	%rd7617, {%r11614, %r11613};
	shr.u64 	%rd7618, %rd7028, 7;
	xor.b64  	%rd7619, %rd7616, %rd7618;
	xor.b64  	%rd7620, %rd7619, %rd7617;
	add.s64 	%rd7621, %rd7132, %rd7015;
	add.s64 	%rd7622, %rd7621, %rd7615;
	add.s64 	%rd7623, %rd7622, %rd7620;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11615,%dummy}, %rd7210;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11616}, %rd7210;
	}
	shf.r.wrap.b32 	%r11617, %r11616, %r11615, 19;
	shf.r.wrap.b32 	%r11618, %r11615, %r11616, 19;
	mov.b64 	%rd7624, {%r11618, %r11617};
	shf.l.wrap.b32 	%r11619, %r11615, %r11616, 3;
	shf.l.wrap.b32 	%r11620, %r11616, %r11615, 3;
	mov.b64 	%rd7625, {%r11620, %r11619};
	shr.u64 	%rd7626, %rd7210, 6;
	xor.b64  	%rd7627, %rd7624, %rd7626;
	xor.b64  	%rd7628, %rd7627, %rd7625;
	shf.r.wrap.b32 	%r11621, %r11230, %r11229, 1;
	shf.r.wrap.b32 	%r11622, %r11229, %r11230, 1;
	mov.b64 	%rd7629, {%r11622, %r11621};
	shf.r.wrap.b32 	%r11623, %r11230, %r11229, 8;
	shf.r.wrap.b32 	%r11624, %r11229, %r11230, 8;
	mov.b64 	%rd7630, {%r11624, %r11623};
	shr.u64 	%rd7631, %rd7041, 7;
	xor.b64  	%rd7632, %rd7629, %rd7631;
	xor.b64  	%rd7633, %rd7632, %rd7630;
	add.s64 	%rd7634, %rd7145, %rd7028;
	add.s64 	%rd7635, %rd7634, %rd7628;
	add.s64 	%rd7636, %rd7635, %rd7633;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11625,%dummy}, %rd7623;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11626}, %rd7623;
	}
	shf.r.wrap.b32 	%r11627, %r11626, %r11625, 19;
	shf.r.wrap.b32 	%r11628, %r11625, %r11626, 19;
	mov.b64 	%rd7637, {%r11628, %r11627};
	shf.l.wrap.b32 	%r11629, %r11625, %r11626, 3;
	shf.l.wrap.b32 	%r11630, %r11626, %r11625, 3;
	mov.b64 	%rd7638, {%r11630, %r11629};
	shr.u64 	%rd7639, %rd7623, 6;
	xor.b64  	%rd7640, %rd7637, %rd7639;
	xor.b64  	%rd7641, %rd7640, %rd7638;
	shf.r.wrap.b32 	%r11631, %r11240, %r11239, 1;
	shf.r.wrap.b32 	%r11632, %r11239, %r11240, 1;
	mov.b64 	%rd7642, {%r11632, %r11631};
	shf.r.wrap.b32 	%r11633, %r11240, %r11239, 8;
	shf.r.wrap.b32 	%r11634, %r11239, %r11240, 8;
	mov.b64 	%rd7643, {%r11634, %r11633};
	shr.u64 	%rd7644, %rd7054, 7;
	xor.b64  	%rd7645, %rd7642, %rd7644;
	xor.b64  	%rd7646, %rd7645, %rd7643;
	add.s64 	%rd7647, %rd7158, %rd7041;
	add.s64 	%rd7648, %rd7647, %rd7641;
	add.s64 	%rd7649, %rd7648, %rd7646;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11635,%dummy}, %rd7636;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11636}, %rd7636;
	}
	shf.r.wrap.b32 	%r11637, %r11636, %r11635, 19;
	shf.r.wrap.b32 	%r11638, %r11635, %r11636, 19;
	mov.b64 	%rd7650, {%r11638, %r11637};
	shf.l.wrap.b32 	%r11639, %r11635, %r11636, 3;
	shf.l.wrap.b32 	%r11640, %r11636, %r11635, 3;
	mov.b64 	%rd7651, {%r11640, %r11639};
	shr.u64 	%rd7652, %rd7636, 6;
	xor.b64  	%rd7653, %rd7650, %rd7652;
	xor.b64  	%rd7654, %rd7653, %rd7651;
	shf.r.wrap.b32 	%r11641, %r11250, %r11249, 1;
	shf.r.wrap.b32 	%r11642, %r11249, %r11250, 1;
	mov.b64 	%rd7655, {%r11642, %r11641};
	shf.r.wrap.b32 	%r11643, %r11250, %r11249, 8;
	shf.r.wrap.b32 	%r11644, %r11249, %r11250, 8;
	mov.b64 	%rd7656, {%r11644, %r11643};
	shr.u64 	%rd7657, %rd7067, 7;
	xor.b64  	%rd7658, %rd7655, %rd7657;
	xor.b64  	%rd7659, %rd7658, %rd7656;
	add.s64 	%rd7660, %rd7171, %rd7054;
	add.s64 	%rd7661, %rd7660, %rd7654;
	add.s64 	%rd7662, %rd7661, %rd7659;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11645,%dummy}, %rd7649;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11646}, %rd7649;
	}
	shf.r.wrap.b32 	%r11647, %r11646, %r11645, 19;
	shf.r.wrap.b32 	%r11648, %r11645, %r11646, 19;
	mov.b64 	%rd7663, {%r11648, %r11647};
	shf.l.wrap.b32 	%r11649, %r11645, %r11646, 3;
	shf.l.wrap.b32 	%r11650, %r11646, %r11645, 3;
	mov.b64 	%rd7664, {%r11650, %r11649};
	shr.u64 	%rd7665, %rd7649, 6;
	xor.b64  	%rd7666, %rd7663, %rd7665;
	xor.b64  	%rd7667, %rd7666, %rd7664;
	shf.r.wrap.b32 	%r11651, %r11260, %r11259, 1;
	shf.r.wrap.b32 	%r11652, %r11259, %r11260, 1;
	mov.b64 	%rd7668, {%r11652, %r11651};
	shf.r.wrap.b32 	%r11653, %r11260, %r11259, 8;
	shf.r.wrap.b32 	%r11654, %r11259, %r11260, 8;
	mov.b64 	%rd7669, {%r11654, %r11653};
	shr.u64 	%rd7670, %rd7080, 7;
	xor.b64  	%rd7671, %rd7668, %rd7670;
	xor.b64  	%rd7672, %rd7671, %rd7669;
	add.s64 	%rd7673, %rd7184, %rd7067;
	add.s64 	%rd7674, %rd7673, %rd7667;
	add.s64 	%rd7675, %rd7674, %rd7672;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11655,%dummy}, %rd7662;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11656}, %rd7662;
	}
	shf.r.wrap.b32 	%r11657, %r11656, %r11655, 19;
	shf.r.wrap.b32 	%r11658, %r11655, %r11656, 19;
	mov.b64 	%rd7676, {%r11658, %r11657};
	shf.l.wrap.b32 	%r11659, %r11655, %r11656, 3;
	shf.l.wrap.b32 	%r11660, %r11656, %r11655, 3;
	mov.b64 	%rd7677, {%r11660, %r11659};
	shr.u64 	%rd7678, %rd7662, 6;
	xor.b64  	%rd7679, %rd7676, %rd7678;
	xor.b64  	%rd7680, %rd7679, %rd7677;
	shf.r.wrap.b32 	%r11661, %r11270, %r11269, 1;
	shf.r.wrap.b32 	%r11662, %r11269, %r11270, 1;
	mov.b64 	%rd7681, {%r11662, %r11661};
	shf.r.wrap.b32 	%r11663, %r11270, %r11269, 8;
	shf.r.wrap.b32 	%r11664, %r11269, %r11270, 8;
	mov.b64 	%rd7682, {%r11664, %r11663};
	shr.u64 	%rd7683, %rd7093, 7;
	xor.b64  	%rd7684, %rd7681, %rd7683;
	xor.b64  	%rd7685, %rd7684, %rd7682;
	add.s64 	%rd7686, %rd7197, %rd7080;
	add.s64 	%rd7687, %rd7686, %rd7680;
	add.s64 	%rd7688, %rd7687, %rd7685;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11665,%dummy}, %rd7675;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11666}, %rd7675;
	}
	shf.r.wrap.b32 	%r11667, %r11666, %r11665, 19;
	shf.r.wrap.b32 	%r11668, %r11665, %r11666, 19;
	mov.b64 	%rd7689, {%r11668, %r11667};
	shf.l.wrap.b32 	%r11669, %r11665, %r11666, 3;
	shf.l.wrap.b32 	%r11670, %r11666, %r11665, 3;
	mov.b64 	%rd7690, {%r11670, %r11669};
	shr.u64 	%rd7691, %rd7675, 6;
	xor.b64  	%rd7692, %rd7689, %rd7691;
	xor.b64  	%rd7693, %rd7692, %rd7690;
	shf.r.wrap.b32 	%r11671, %r11280, %r11279, 1;
	shf.r.wrap.b32 	%r11672, %r11279, %r11280, 1;
	mov.b64 	%rd7694, {%r11672, %r11671};
	shf.r.wrap.b32 	%r11673, %r11280, %r11279, 8;
	shf.r.wrap.b32 	%r11674, %r11279, %r11280, 8;
	mov.b64 	%rd7695, {%r11674, %r11673};
	shr.u64 	%rd7696, %rd7106, 7;
	xor.b64  	%rd7697, %rd7694, %rd7696;
	xor.b64  	%rd7698, %rd7697, %rd7695;
	add.s64 	%rd7699, %rd7210, %rd7093;
	add.s64 	%rd7700, %rd7699, %rd7693;
	add.s64 	%rd7701, %rd7700, %rd7698;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11675,%dummy}, %rd7688;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11676}, %rd7688;
	}
	shf.r.wrap.b32 	%r11677, %r11676, %r11675, 19;
	shf.r.wrap.b32 	%r11678, %r11675, %r11676, 19;
	mov.b64 	%rd7702, {%r11678, %r11677};
	shf.l.wrap.b32 	%r11679, %r11675, %r11676, 3;
	shf.l.wrap.b32 	%r11680, %r11676, %r11675, 3;
	mov.b64 	%rd7703, {%r11680, %r11679};
	shr.u64 	%rd7704, %rd7688, 6;
	xor.b64  	%rd7705, %rd7702, %rd7704;
	xor.b64  	%rd7706, %rd7705, %rd7703;
	shf.r.wrap.b32 	%r11681, %r11290, %r11289, 1;
	shf.r.wrap.b32 	%r11682, %r11289, %r11290, 1;
	mov.b64 	%rd7707, {%r11682, %r11681};
	shf.r.wrap.b32 	%r11683, %r11290, %r11289, 8;
	shf.r.wrap.b32 	%r11684, %r11289, %r11290, 8;
	mov.b64 	%rd7708, {%r11684, %r11683};
	shr.u64 	%rd7709, %rd7119, 7;
	xor.b64  	%rd7710, %rd7707, %rd7709;
	xor.b64  	%rd7711, %rd7710, %rd7708;
	add.s64 	%rd7712, %rd7623, %rd7106;
	add.s64 	%rd7713, %rd7712, %rd7706;
	add.s64 	%rd7714, %rd7713, %rd7711;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11685,%dummy}, %rd7701;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11686}, %rd7701;
	}
	shf.r.wrap.b32 	%r11687, %r11686, %r11685, 19;
	shf.r.wrap.b32 	%r11688, %r11685, %r11686, 19;
	mov.b64 	%rd7715, {%r11688, %r11687};
	shf.l.wrap.b32 	%r11689, %r11685, %r11686, 3;
	shf.l.wrap.b32 	%r11690, %r11686, %r11685, 3;
	mov.b64 	%rd7716, {%r11690, %r11689};
	shr.u64 	%rd7717, %rd7701, 6;
	xor.b64  	%rd7718, %rd7715, %rd7717;
	xor.b64  	%rd7719, %rd7718, %rd7716;
	shf.r.wrap.b32 	%r11691, %r11300, %r11299, 1;
	shf.r.wrap.b32 	%r11692, %r11299, %r11300, 1;
	mov.b64 	%rd7720, {%r11692, %r11691};
	shf.r.wrap.b32 	%r11693, %r11300, %r11299, 8;
	shf.r.wrap.b32 	%r11694, %r11299, %r11300, 8;
	mov.b64 	%rd7721, {%r11694, %r11693};
	shr.u64 	%rd7722, %rd7132, 7;
	xor.b64  	%rd7723, %rd7720, %rd7722;
	xor.b64  	%rd7724, %rd7723, %rd7721;
	add.s64 	%rd7725, %rd7636, %rd7119;
	add.s64 	%rd7726, %rd7725, %rd7719;
	add.s64 	%rd7727, %rd7726, %rd7724;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11695,%dummy}, %rd7714;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11696}, %rd7714;
	}
	shf.r.wrap.b32 	%r11697, %r11696, %r11695, 19;
	shf.r.wrap.b32 	%r11698, %r11695, %r11696, 19;
	mov.b64 	%rd7728, {%r11698, %r11697};
	shf.l.wrap.b32 	%r11699, %r11695, %r11696, 3;
	shf.l.wrap.b32 	%r11700, %r11696, %r11695, 3;
	mov.b64 	%rd7729, {%r11700, %r11699};
	shr.u64 	%rd7730, %rd7714, 6;
	xor.b64  	%rd7731, %rd7728, %rd7730;
	xor.b64  	%rd7732, %rd7731, %rd7729;
	shf.r.wrap.b32 	%r11701, %r11310, %r11309, 1;
	shf.r.wrap.b32 	%r11702, %r11309, %r11310, 1;
	mov.b64 	%rd7733, {%r11702, %r11701};
	shf.r.wrap.b32 	%r11703, %r11310, %r11309, 8;
	shf.r.wrap.b32 	%r11704, %r11309, %r11310, 8;
	mov.b64 	%rd7734, {%r11704, %r11703};
	shr.u64 	%rd7735, %rd7145, 7;
	xor.b64  	%rd7736, %rd7733, %rd7735;
	xor.b64  	%rd7737, %rd7736, %rd7734;
	add.s64 	%rd7738, %rd7649, %rd7132;
	add.s64 	%rd7739, %rd7738, %rd7732;
	add.s64 	%rd7740, %rd7739, %rd7737;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11705,%dummy}, %rd7727;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11706}, %rd7727;
	}
	shf.r.wrap.b32 	%r11707, %r11706, %r11705, 19;
	shf.r.wrap.b32 	%r11708, %r11705, %r11706, 19;
	mov.b64 	%rd7741, {%r11708, %r11707};
	shf.l.wrap.b32 	%r11709, %r11705, %r11706, 3;
	shf.l.wrap.b32 	%r11710, %r11706, %r11705, 3;
	mov.b64 	%rd7742, {%r11710, %r11709};
	shr.u64 	%rd7743, %rd7727, 6;
	xor.b64  	%rd7744, %rd7741, %rd7743;
	xor.b64  	%rd7745, %rd7744, %rd7742;
	shf.r.wrap.b32 	%r11711, %r11320, %r11319, 1;
	shf.r.wrap.b32 	%r11712, %r11319, %r11320, 1;
	mov.b64 	%rd7746, {%r11712, %r11711};
	shf.r.wrap.b32 	%r11713, %r11320, %r11319, 8;
	shf.r.wrap.b32 	%r11714, %r11319, %r11320, 8;
	mov.b64 	%rd7747, {%r11714, %r11713};
	shr.u64 	%rd7748, %rd7158, 7;
	xor.b64  	%rd7749, %rd7746, %rd7748;
	xor.b64  	%rd7750, %rd7749, %rd7747;
	add.s64 	%rd7751, %rd7662, %rd7145;
	add.s64 	%rd7752, %rd7751, %rd7745;
	add.s64 	%rd7753, %rd7752, %rd7750;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11715,%dummy}, %rd7740;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11716}, %rd7740;
	}
	shf.r.wrap.b32 	%r11717, %r11716, %r11715, 19;
	shf.r.wrap.b32 	%r11718, %r11715, %r11716, 19;
	mov.b64 	%rd7754, {%r11718, %r11717};
	shf.l.wrap.b32 	%r11719, %r11715, %r11716, 3;
	shf.l.wrap.b32 	%r11720, %r11716, %r11715, 3;
	mov.b64 	%rd7755, {%r11720, %r11719};
	shr.u64 	%rd7756, %rd7740, 6;
	xor.b64  	%rd7757, %rd7754, %rd7756;
	xor.b64  	%rd7758, %rd7757, %rd7755;
	shf.r.wrap.b32 	%r11721, %r11330, %r11329, 1;
	shf.r.wrap.b32 	%r11722, %r11329, %r11330, 1;
	mov.b64 	%rd7759, {%r11722, %r11721};
	shf.r.wrap.b32 	%r11723, %r11330, %r11329, 8;
	shf.r.wrap.b32 	%r11724, %r11329, %r11330, 8;
	mov.b64 	%rd7760, {%r11724, %r11723};
	shr.u64 	%rd7761, %rd7171, 7;
	xor.b64  	%rd7762, %rd7759, %rd7761;
	xor.b64  	%rd7763, %rd7762, %rd7760;
	add.s64 	%rd7764, %rd7675, %rd7158;
	add.s64 	%rd7765, %rd7764, %rd7758;
	add.s64 	%rd7766, %rd7765, %rd7763;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11725,%dummy}, %rd7753;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11726}, %rd7753;
	}
	shf.r.wrap.b32 	%r11727, %r11726, %r11725, 19;
	shf.r.wrap.b32 	%r11728, %r11725, %r11726, 19;
	mov.b64 	%rd7767, {%r11728, %r11727};
	shf.l.wrap.b32 	%r11729, %r11725, %r11726, 3;
	shf.l.wrap.b32 	%r11730, %r11726, %r11725, 3;
	mov.b64 	%rd7768, {%r11730, %r11729};
	shr.u64 	%rd7769, %rd7753, 6;
	xor.b64  	%rd7770, %rd7767, %rd7769;
	xor.b64  	%rd7771, %rd7770, %rd7768;
	shf.r.wrap.b32 	%r11731, %r11340, %r11339, 1;
	shf.r.wrap.b32 	%r11732, %r11339, %r11340, 1;
	mov.b64 	%rd7772, {%r11732, %r11731};
	shf.r.wrap.b32 	%r11733, %r11340, %r11339, 8;
	shf.r.wrap.b32 	%r11734, %r11339, %r11340, 8;
	mov.b64 	%rd7773, {%r11734, %r11733};
	shr.u64 	%rd7774, %rd7184, 7;
	xor.b64  	%rd7775, %rd7772, %rd7774;
	xor.b64  	%rd7776, %rd7775, %rd7773;
	add.s64 	%rd7777, %rd7688, %rd7171;
	add.s64 	%rd7778, %rd7777, %rd7771;
	add.s64 	%rd7779, %rd7778, %rd7776;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11735,%dummy}, %rd7766;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11736}, %rd7766;
	}
	shf.r.wrap.b32 	%r11737, %r11736, %r11735, 19;
	shf.r.wrap.b32 	%r11738, %r11735, %r11736, 19;
	mov.b64 	%rd7780, {%r11738, %r11737};
	shf.l.wrap.b32 	%r11739, %r11735, %r11736, 3;
	shf.l.wrap.b32 	%r11740, %r11736, %r11735, 3;
	mov.b64 	%rd7781, {%r11740, %r11739};
	shr.u64 	%rd7782, %rd7766, 6;
	xor.b64  	%rd7783, %rd7780, %rd7782;
	xor.b64  	%rd7784, %rd7783, %rd7781;
	shf.r.wrap.b32 	%r11741, %r11606, %r11605, 1;
	shf.r.wrap.b32 	%r11742, %r11605, %r11606, 1;
	mov.b64 	%rd7785, {%r11742, %r11741};
	shf.r.wrap.b32 	%r11743, %r11606, %r11605, 8;
	shf.r.wrap.b32 	%r11744, %r11605, %r11606, 8;
	mov.b64 	%rd7786, {%r11744, %r11743};
	shr.u64 	%rd7787, %rd7197, 7;
	xor.b64  	%rd7788, %rd7785, %rd7787;
	xor.b64  	%rd7789, %rd7788, %rd7786;
	add.s64 	%rd7790, %rd7701, %rd7184;
	add.s64 	%rd7791, %rd7790, %rd7784;
	add.s64 	%rd7792, %rd7791, %rd7789;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11745,%dummy}, %rd7779;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11746}, %rd7779;
	}
	shf.r.wrap.b32 	%r11747, %r11746, %r11745, 19;
	shf.r.wrap.b32 	%r11748, %r11745, %r11746, 19;
	mov.b64 	%rd7793, {%r11748, %r11747};
	shf.l.wrap.b32 	%r11749, %r11745, %r11746, 3;
	shf.l.wrap.b32 	%r11750, %r11746, %r11745, 3;
	mov.b64 	%rd7794, {%r11750, %r11749};
	shr.u64 	%rd7795, %rd7779, 6;
	xor.b64  	%rd7796, %rd7793, %rd7795;
	xor.b64  	%rd7797, %rd7796, %rd7794;
	shf.r.wrap.b32 	%r11751, %r11616, %r11615, 1;
	shf.r.wrap.b32 	%r11752, %r11615, %r11616, 1;
	mov.b64 	%rd7798, {%r11752, %r11751};
	shf.r.wrap.b32 	%r11753, %r11616, %r11615, 8;
	shf.r.wrap.b32 	%r11754, %r11615, %r11616, 8;
	mov.b64 	%rd7799, {%r11754, %r11753};
	shr.u64 	%rd7800, %rd7210, 7;
	xor.b64  	%rd7801, %rd7798, %rd7800;
	xor.b64  	%rd7802, %rd7801, %rd7799;
	add.s64 	%rd7803, %rd7714, %rd7197;
	add.s64 	%rd7804, %rd7803, %rd7797;
	add.s64 	%rd7805, %rd7804, %rd7802;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11755,%dummy}, %rd7792;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11756}, %rd7792;
	}
	shf.r.wrap.b32 	%r11757, %r11756, %r11755, 19;
	shf.r.wrap.b32 	%r11758, %r11755, %r11756, 19;
	mov.b64 	%rd7806, {%r11758, %r11757};
	shf.l.wrap.b32 	%r11759, %r11755, %r11756, 3;
	shf.l.wrap.b32 	%r11760, %r11756, %r11755, 3;
	mov.b64 	%rd7807, {%r11760, %r11759};
	shr.u64 	%rd7808, %rd7792, 6;
	xor.b64  	%rd7809, %rd7806, %rd7808;
	xor.b64  	%rd7810, %rd7809, %rd7807;
	shf.r.wrap.b32 	%r11761, %r11626, %r11625, 1;
	shf.r.wrap.b32 	%r11762, %r11625, %r11626, 1;
	mov.b64 	%rd7811, {%r11762, %r11761};
	shf.r.wrap.b32 	%r11763, %r11626, %r11625, 8;
	shf.r.wrap.b32 	%r11764, %r11625, %r11626, 8;
	mov.b64 	%rd7812, {%r11764, %r11763};
	shr.u64 	%rd7813, %rd7623, 7;
	xor.b64  	%rd7814, %rd7811, %rd7813;
	xor.b64  	%rd7815, %rd7814, %rd7812;
	add.s64 	%rd7816, %rd7727, %rd7210;
	add.s64 	%rd7817, %rd7816, %rd7810;
	add.s64 	%rd7818, %rd7817, %rd7815;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11765,%dummy}, %rd7599;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11766}, %rd7599;
	}
	shf.r.wrap.b32 	%r11767, %r11766, %r11765, 14;
	shf.r.wrap.b32 	%r11768, %r11765, %r11766, 14;
	mov.b64 	%rd7819, {%r11768, %r11767};
	shf.r.wrap.b32 	%r11769, %r11766, %r11765, 18;
	shf.r.wrap.b32 	%r11770, %r11765, %r11766, 18;
	mov.b64 	%rd7820, {%r11770, %r11769};
	xor.b64  	%rd7821, %rd7820, %rd7819;
	shf.l.wrap.b32 	%r11771, %r11765, %r11766, 23;
	shf.l.wrap.b32 	%r11772, %r11766, %r11765, 23;
	mov.b64 	%rd7822, {%r11772, %r11771};
	xor.b64  	%rd7823, %rd7821, %rd7822;
	xor.b64  	%rd7824, %rd7574, %rd7549;
	and.b64  	%rd7825, %rd7824, %rd7599;
	xor.b64  	%rd7826, %rd7825, %rd7549;
	add.s64 	%rd7827, %rd7826, %rd7524;
	add.s64 	%rd7828, %rd7827, %rd7623;
	ld.const.u64 	%rd7829, [k_sha512+384];
	add.s64 	%rd7830, %rd7828, %rd7829;
	add.s64 	%rd7831, %rd7830, %rd7823;
	add.s64 	%rd7832, %rd7831, %rd7535;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11773,%dummy}, %rd7610;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11774}, %rd7610;
	}
	shf.r.wrap.b32 	%r11775, %r11774, %r11773, 28;
	shf.r.wrap.b32 	%r11776, %r11773, %r11774, 28;
	mov.b64 	%rd7833, {%r11776, %r11775};
	shf.l.wrap.b32 	%r11777, %r11773, %r11774, 30;
	shf.l.wrap.b32 	%r11778, %r11774, %r11773, 30;
	mov.b64 	%rd7834, {%r11778, %r11777};
	xor.b64  	%rd7835, %rd7834, %rd7833;
	shf.l.wrap.b32 	%r11779, %r11773, %r11774, 25;
	shf.l.wrap.b32 	%r11780, %r11774, %r11773, 25;
	mov.b64 	%rd7836, {%r11780, %r11779};
	xor.b64  	%rd7837, %rd7835, %rd7836;
	xor.b64  	%rd7838, %rd7610, %rd7560;
	xor.b64  	%rd7839, %rd7610, %rd7585;
	and.b64  	%rd7840, %rd7839, %rd7838;
	xor.b64  	%rd7841, %rd7840, %rd7610;
	add.s64 	%rd7842, %rd7831, %rd7841;
	add.s64 	%rd7843, %rd7842, %rd7837;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11781,%dummy}, %rd7832;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11782}, %rd7832;
	}
	shf.r.wrap.b32 	%r11783, %r11782, %r11781, 14;
	shf.r.wrap.b32 	%r11784, %r11781, %r11782, 14;
	mov.b64 	%rd7844, {%r11784, %r11783};
	shf.r.wrap.b32 	%r11785, %r11782, %r11781, 18;
	shf.r.wrap.b32 	%r11786, %r11781, %r11782, 18;
	mov.b64 	%rd7845, {%r11786, %r11785};
	xor.b64  	%rd7846, %rd7845, %rd7844;
	shf.l.wrap.b32 	%r11787, %r11781, %r11782, 23;
	shf.l.wrap.b32 	%r11788, %r11782, %r11781, 23;
	mov.b64 	%rd7847, {%r11788, %r11787};
	xor.b64  	%rd7848, %rd7846, %rd7847;
	xor.b64  	%rd7849, %rd7599, %rd7574;
	and.b64  	%rd7850, %rd7832, %rd7849;
	xor.b64  	%rd7851, %rd7850, %rd7574;
	add.s64 	%rd7852, %rd7636, %rd7549;
	ld.const.u64 	%rd7853, [k_sha512+392];
	add.s64 	%rd7854, %rd7852, %rd7853;
	add.s64 	%rd7855, %rd7854, %rd7851;
	add.s64 	%rd7856, %rd7855, %rd7848;
	add.s64 	%rd7857, %rd7856, %rd7560;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11789,%dummy}, %rd7843;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11790}, %rd7843;
	}
	shf.r.wrap.b32 	%r11791, %r11790, %r11789, 28;
	shf.r.wrap.b32 	%r11792, %r11789, %r11790, 28;
	mov.b64 	%rd7858, {%r11792, %r11791};
	shf.l.wrap.b32 	%r11793, %r11789, %r11790, 30;
	shf.l.wrap.b32 	%r11794, %r11790, %r11789, 30;
	mov.b64 	%rd7859, {%r11794, %r11793};
	xor.b64  	%rd7860, %rd7859, %rd7858;
	shf.l.wrap.b32 	%r11795, %r11789, %r11790, 25;
	shf.l.wrap.b32 	%r11796, %r11790, %r11789, 25;
	mov.b64 	%rd7861, {%r11796, %r11795};
	xor.b64  	%rd7862, %rd7860, %rd7861;
	xor.b64  	%rd7863, %rd7843, %rd7585;
	xor.b64  	%rd7864, %rd7843, %rd7610;
	and.b64  	%rd7865, %rd7864, %rd7863;
	xor.b64  	%rd7866, %rd7865, %rd7843;
	add.s64 	%rd7867, %rd7856, %rd7866;
	add.s64 	%rd7868, %rd7867, %rd7862;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11797,%dummy}, %rd7857;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11798}, %rd7857;
	}
	shf.r.wrap.b32 	%r11799, %r11798, %r11797, 14;
	shf.r.wrap.b32 	%r11800, %r11797, %r11798, 14;
	mov.b64 	%rd7869, {%r11800, %r11799};
	shf.r.wrap.b32 	%r11801, %r11798, %r11797, 18;
	shf.r.wrap.b32 	%r11802, %r11797, %r11798, 18;
	mov.b64 	%rd7870, {%r11802, %r11801};
	xor.b64  	%rd7871, %rd7870, %rd7869;
	shf.l.wrap.b32 	%r11803, %r11797, %r11798, 23;
	shf.l.wrap.b32 	%r11804, %r11798, %r11797, 23;
	mov.b64 	%rd7872, {%r11804, %r11803};
	xor.b64  	%rd7873, %rd7871, %rd7872;
	xor.b64  	%rd7874, %rd7832, %rd7599;
	and.b64  	%rd7875, %rd7857, %rd7874;
	xor.b64  	%rd7876, %rd7875, %rd7599;
	add.s64 	%rd7877, %rd7649, %rd7574;
	ld.const.u64 	%rd7878, [k_sha512+400];
	add.s64 	%rd7879, %rd7877, %rd7878;
	add.s64 	%rd7880, %rd7879, %rd7876;
	add.s64 	%rd7881, %rd7880, %rd7873;
	add.s64 	%rd7882, %rd7881, %rd7585;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11805,%dummy}, %rd7868;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11806}, %rd7868;
	}
	shf.r.wrap.b32 	%r11807, %r11806, %r11805, 28;
	shf.r.wrap.b32 	%r11808, %r11805, %r11806, 28;
	mov.b64 	%rd7883, {%r11808, %r11807};
	shf.l.wrap.b32 	%r11809, %r11805, %r11806, 30;
	shf.l.wrap.b32 	%r11810, %r11806, %r11805, 30;
	mov.b64 	%rd7884, {%r11810, %r11809};
	xor.b64  	%rd7885, %rd7884, %rd7883;
	shf.l.wrap.b32 	%r11811, %r11805, %r11806, 25;
	shf.l.wrap.b32 	%r11812, %r11806, %r11805, 25;
	mov.b64 	%rd7886, {%r11812, %r11811};
	xor.b64  	%rd7887, %rd7885, %rd7886;
	xor.b64  	%rd7888, %rd7868, %rd7610;
	xor.b64  	%rd7889, %rd7868, %rd7843;
	and.b64  	%rd7890, %rd7889, %rd7888;
	xor.b64  	%rd7891, %rd7890, %rd7868;
	add.s64 	%rd7892, %rd7881, %rd7891;
	add.s64 	%rd7893, %rd7892, %rd7887;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11813,%dummy}, %rd7882;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11814}, %rd7882;
	}
	shf.r.wrap.b32 	%r11815, %r11814, %r11813, 14;
	shf.r.wrap.b32 	%r11816, %r11813, %r11814, 14;
	mov.b64 	%rd7894, {%r11816, %r11815};
	shf.r.wrap.b32 	%r11817, %r11814, %r11813, 18;
	shf.r.wrap.b32 	%r11818, %r11813, %r11814, 18;
	mov.b64 	%rd7895, {%r11818, %r11817};
	xor.b64  	%rd7896, %rd7895, %rd7894;
	shf.l.wrap.b32 	%r11819, %r11813, %r11814, 23;
	shf.l.wrap.b32 	%r11820, %r11814, %r11813, 23;
	mov.b64 	%rd7897, {%r11820, %r11819};
	xor.b64  	%rd7898, %rd7896, %rd7897;
	xor.b64  	%rd7899, %rd7857, %rd7832;
	and.b64  	%rd7900, %rd7882, %rd7899;
	xor.b64  	%rd7901, %rd7900, %rd7832;
	add.s64 	%rd7902, %rd7662, %rd7599;
	ld.const.u64 	%rd7903, [k_sha512+408];
	add.s64 	%rd7904, %rd7902, %rd7903;
	add.s64 	%rd7905, %rd7904, %rd7901;
	add.s64 	%rd7906, %rd7905, %rd7898;
	add.s64 	%rd7907, %rd7906, %rd7610;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11821,%dummy}, %rd7893;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11822}, %rd7893;
	}
	shf.r.wrap.b32 	%r11823, %r11822, %r11821, 28;
	shf.r.wrap.b32 	%r11824, %r11821, %r11822, 28;
	mov.b64 	%rd7908, {%r11824, %r11823};
	shf.l.wrap.b32 	%r11825, %r11821, %r11822, 30;
	shf.l.wrap.b32 	%r11826, %r11822, %r11821, 30;
	mov.b64 	%rd7909, {%r11826, %r11825};
	xor.b64  	%rd7910, %rd7909, %rd7908;
	shf.l.wrap.b32 	%r11827, %r11821, %r11822, 25;
	shf.l.wrap.b32 	%r11828, %r11822, %r11821, 25;
	mov.b64 	%rd7911, {%r11828, %r11827};
	xor.b64  	%rd7912, %rd7910, %rd7911;
	xor.b64  	%rd7913, %rd7893, %rd7843;
	xor.b64  	%rd7914, %rd7893, %rd7868;
	and.b64  	%rd7915, %rd7914, %rd7913;
	xor.b64  	%rd7916, %rd7915, %rd7893;
	add.s64 	%rd7917, %rd7906, %rd7916;
	add.s64 	%rd7918, %rd7917, %rd7912;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11829,%dummy}, %rd7907;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11830}, %rd7907;
	}
	shf.r.wrap.b32 	%r11831, %r11830, %r11829, 14;
	shf.r.wrap.b32 	%r11832, %r11829, %r11830, 14;
	mov.b64 	%rd7919, {%r11832, %r11831};
	shf.r.wrap.b32 	%r11833, %r11830, %r11829, 18;
	shf.r.wrap.b32 	%r11834, %r11829, %r11830, 18;
	mov.b64 	%rd7920, {%r11834, %r11833};
	xor.b64  	%rd7921, %rd7920, %rd7919;
	shf.l.wrap.b32 	%r11835, %r11829, %r11830, 23;
	shf.l.wrap.b32 	%r11836, %r11830, %r11829, 23;
	mov.b64 	%rd7922, {%r11836, %r11835};
	xor.b64  	%rd7923, %rd7921, %rd7922;
	xor.b64  	%rd7924, %rd7882, %rd7857;
	and.b64  	%rd7925, %rd7907, %rd7924;
	xor.b64  	%rd7926, %rd7925, %rd7857;
	add.s64 	%rd7927, %rd7832, %rd7675;
	ld.const.u64 	%rd7928, [k_sha512+416];
	add.s64 	%rd7929, %rd7927, %rd7928;
	add.s64 	%rd7930, %rd7929, %rd7926;
	add.s64 	%rd7931, %rd7930, %rd7923;
	add.s64 	%rd7932, %rd7931, %rd7843;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11837,%dummy}, %rd7918;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11838}, %rd7918;
	}
	shf.r.wrap.b32 	%r11839, %r11838, %r11837, 28;
	shf.r.wrap.b32 	%r11840, %r11837, %r11838, 28;
	mov.b64 	%rd7933, {%r11840, %r11839};
	shf.l.wrap.b32 	%r11841, %r11837, %r11838, 30;
	shf.l.wrap.b32 	%r11842, %r11838, %r11837, 30;
	mov.b64 	%rd7934, {%r11842, %r11841};
	xor.b64  	%rd7935, %rd7934, %rd7933;
	shf.l.wrap.b32 	%r11843, %r11837, %r11838, 25;
	shf.l.wrap.b32 	%r11844, %r11838, %r11837, 25;
	mov.b64 	%rd7936, {%r11844, %r11843};
	xor.b64  	%rd7937, %rd7935, %rd7936;
	xor.b64  	%rd7938, %rd7918, %rd7868;
	xor.b64  	%rd7939, %rd7918, %rd7893;
	and.b64  	%rd7940, %rd7939, %rd7938;
	xor.b64  	%rd7941, %rd7940, %rd7918;
	add.s64 	%rd7942, %rd7931, %rd7941;
	add.s64 	%rd7943, %rd7942, %rd7937;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11845,%dummy}, %rd7932;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11846}, %rd7932;
	}
	shf.r.wrap.b32 	%r11847, %r11846, %r11845, 14;
	shf.r.wrap.b32 	%r11848, %r11845, %r11846, 14;
	mov.b64 	%rd7944, {%r11848, %r11847};
	shf.r.wrap.b32 	%r11849, %r11846, %r11845, 18;
	shf.r.wrap.b32 	%r11850, %r11845, %r11846, 18;
	mov.b64 	%rd7945, {%r11850, %r11849};
	xor.b64  	%rd7946, %rd7945, %rd7944;
	shf.l.wrap.b32 	%r11851, %r11845, %r11846, 23;
	shf.l.wrap.b32 	%r11852, %r11846, %r11845, 23;
	mov.b64 	%rd7947, {%r11852, %r11851};
	xor.b64  	%rd7948, %rd7946, %rd7947;
	xor.b64  	%rd7949, %rd7907, %rd7882;
	and.b64  	%rd7950, %rd7932, %rd7949;
	xor.b64  	%rd7951, %rd7950, %rd7882;
	add.s64 	%rd7952, %rd7857, %rd7688;
	ld.const.u64 	%rd7953, [k_sha512+424];
	add.s64 	%rd7954, %rd7952, %rd7953;
	add.s64 	%rd7955, %rd7954, %rd7951;
	add.s64 	%rd7956, %rd7955, %rd7948;
	add.s64 	%rd7957, %rd7956, %rd7868;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11853,%dummy}, %rd7943;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11854}, %rd7943;
	}
	shf.r.wrap.b32 	%r11855, %r11854, %r11853, 28;
	shf.r.wrap.b32 	%r11856, %r11853, %r11854, 28;
	mov.b64 	%rd7958, {%r11856, %r11855};
	shf.l.wrap.b32 	%r11857, %r11853, %r11854, 30;
	shf.l.wrap.b32 	%r11858, %r11854, %r11853, 30;
	mov.b64 	%rd7959, {%r11858, %r11857};
	xor.b64  	%rd7960, %rd7959, %rd7958;
	shf.l.wrap.b32 	%r11859, %r11853, %r11854, 25;
	shf.l.wrap.b32 	%r11860, %r11854, %r11853, 25;
	mov.b64 	%rd7961, {%r11860, %r11859};
	xor.b64  	%rd7962, %rd7960, %rd7961;
	xor.b64  	%rd7963, %rd7943, %rd7893;
	xor.b64  	%rd7964, %rd7943, %rd7918;
	and.b64  	%rd7965, %rd7964, %rd7963;
	xor.b64  	%rd7966, %rd7965, %rd7943;
	add.s64 	%rd7967, %rd7956, %rd7966;
	add.s64 	%rd7968, %rd7967, %rd7962;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11861,%dummy}, %rd7957;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11862}, %rd7957;
	}
	shf.r.wrap.b32 	%r11863, %r11862, %r11861, 14;
	shf.r.wrap.b32 	%r11864, %r11861, %r11862, 14;
	mov.b64 	%rd7969, {%r11864, %r11863};
	shf.r.wrap.b32 	%r11865, %r11862, %r11861, 18;
	shf.r.wrap.b32 	%r11866, %r11861, %r11862, 18;
	mov.b64 	%rd7970, {%r11866, %r11865};
	xor.b64  	%rd7971, %rd7970, %rd7969;
	shf.l.wrap.b32 	%r11867, %r11861, %r11862, 23;
	shf.l.wrap.b32 	%r11868, %r11862, %r11861, 23;
	mov.b64 	%rd7972, {%r11868, %r11867};
	xor.b64  	%rd7973, %rd7971, %rd7972;
	xor.b64  	%rd7974, %rd7932, %rd7907;
	and.b64  	%rd7975, %rd7957, %rd7974;
	xor.b64  	%rd7976, %rd7975, %rd7907;
	add.s64 	%rd7977, %rd7882, %rd7701;
	ld.const.u64 	%rd7978, [k_sha512+432];
	add.s64 	%rd7979, %rd7977, %rd7978;
	add.s64 	%rd7980, %rd7979, %rd7976;
	add.s64 	%rd7981, %rd7980, %rd7973;
	add.s64 	%rd7982, %rd7981, %rd7893;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11869,%dummy}, %rd7968;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11870}, %rd7968;
	}
	shf.r.wrap.b32 	%r11871, %r11870, %r11869, 28;
	shf.r.wrap.b32 	%r11872, %r11869, %r11870, 28;
	mov.b64 	%rd7983, {%r11872, %r11871};
	shf.l.wrap.b32 	%r11873, %r11869, %r11870, 30;
	shf.l.wrap.b32 	%r11874, %r11870, %r11869, 30;
	mov.b64 	%rd7984, {%r11874, %r11873};
	xor.b64  	%rd7985, %rd7984, %rd7983;
	shf.l.wrap.b32 	%r11875, %r11869, %r11870, 25;
	shf.l.wrap.b32 	%r11876, %r11870, %r11869, 25;
	mov.b64 	%rd7986, {%r11876, %r11875};
	xor.b64  	%rd7987, %rd7985, %rd7986;
	xor.b64  	%rd7988, %rd7968, %rd7918;
	xor.b64  	%rd7989, %rd7968, %rd7943;
	and.b64  	%rd7990, %rd7989, %rd7988;
	xor.b64  	%rd7991, %rd7990, %rd7968;
	add.s64 	%rd7992, %rd7981, %rd7991;
	add.s64 	%rd7993, %rd7992, %rd7987;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11877,%dummy}, %rd7982;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11878}, %rd7982;
	}
	shf.r.wrap.b32 	%r11879, %r11878, %r11877, 14;
	shf.r.wrap.b32 	%r11880, %r11877, %r11878, 14;
	mov.b64 	%rd7994, {%r11880, %r11879};
	shf.r.wrap.b32 	%r11881, %r11878, %r11877, 18;
	shf.r.wrap.b32 	%r11882, %r11877, %r11878, 18;
	mov.b64 	%rd7995, {%r11882, %r11881};
	xor.b64  	%rd7996, %rd7995, %rd7994;
	shf.l.wrap.b32 	%r11883, %r11877, %r11878, 23;
	shf.l.wrap.b32 	%r11884, %r11878, %r11877, 23;
	mov.b64 	%rd7997, {%r11884, %r11883};
	xor.b64  	%rd7998, %rd7996, %rd7997;
	xor.b64  	%rd7999, %rd7957, %rd7932;
	and.b64  	%rd8000, %rd7982, %rd7999;
	xor.b64  	%rd8001, %rd8000, %rd7932;
	add.s64 	%rd8002, %rd7907, %rd7714;
	ld.const.u64 	%rd8003, [k_sha512+440];
	add.s64 	%rd8004, %rd8002, %rd8003;
	add.s64 	%rd8005, %rd8004, %rd8001;
	add.s64 	%rd8006, %rd8005, %rd7998;
	add.s64 	%rd8007, %rd8006, %rd7918;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11885,%dummy}, %rd7993;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11886}, %rd7993;
	}
	shf.r.wrap.b32 	%r11887, %r11886, %r11885, 28;
	shf.r.wrap.b32 	%r11888, %r11885, %r11886, 28;
	mov.b64 	%rd8008, {%r11888, %r11887};
	shf.l.wrap.b32 	%r11889, %r11885, %r11886, 30;
	shf.l.wrap.b32 	%r11890, %r11886, %r11885, 30;
	mov.b64 	%rd8009, {%r11890, %r11889};
	xor.b64  	%rd8010, %rd8009, %rd8008;
	shf.l.wrap.b32 	%r11891, %r11885, %r11886, 25;
	shf.l.wrap.b32 	%r11892, %r11886, %r11885, 25;
	mov.b64 	%rd8011, {%r11892, %r11891};
	xor.b64  	%rd8012, %rd8010, %rd8011;
	xor.b64  	%rd8013, %rd7993, %rd7943;
	xor.b64  	%rd8014, %rd7993, %rd7968;
	and.b64  	%rd8015, %rd8014, %rd8013;
	xor.b64  	%rd8016, %rd8015, %rd7993;
	add.s64 	%rd8017, %rd8006, %rd8016;
	add.s64 	%rd8018, %rd8017, %rd8012;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11893,%dummy}, %rd8007;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11894}, %rd8007;
	}
	shf.r.wrap.b32 	%r11895, %r11894, %r11893, 14;
	shf.r.wrap.b32 	%r11896, %r11893, %r11894, 14;
	mov.b64 	%rd8019, {%r11896, %r11895};
	shf.r.wrap.b32 	%r11897, %r11894, %r11893, 18;
	shf.r.wrap.b32 	%r11898, %r11893, %r11894, 18;
	mov.b64 	%rd8020, {%r11898, %r11897};
	xor.b64  	%rd8021, %rd8020, %rd8019;
	shf.l.wrap.b32 	%r11899, %r11893, %r11894, 23;
	shf.l.wrap.b32 	%r11900, %r11894, %r11893, 23;
	mov.b64 	%rd8022, {%r11900, %r11899};
	xor.b64  	%rd8023, %rd8021, %rd8022;
	xor.b64  	%rd8024, %rd7982, %rd7957;
	and.b64  	%rd8025, %rd8007, %rd8024;
	xor.b64  	%rd8026, %rd8025, %rd7957;
	add.s64 	%rd8027, %rd7932, %rd7727;
	ld.const.u64 	%rd8028, [k_sha512+448];
	add.s64 	%rd8029, %rd8027, %rd8028;
	add.s64 	%rd8030, %rd8029, %rd8026;
	add.s64 	%rd8031, %rd8030, %rd8023;
	add.s64 	%rd8032, %rd8031, %rd7943;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11901,%dummy}, %rd8018;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11902}, %rd8018;
	}
	shf.r.wrap.b32 	%r11903, %r11902, %r11901, 28;
	shf.r.wrap.b32 	%r11904, %r11901, %r11902, 28;
	mov.b64 	%rd8033, {%r11904, %r11903};
	shf.l.wrap.b32 	%r11905, %r11901, %r11902, 30;
	shf.l.wrap.b32 	%r11906, %r11902, %r11901, 30;
	mov.b64 	%rd8034, {%r11906, %r11905};
	xor.b64  	%rd8035, %rd8034, %rd8033;
	shf.l.wrap.b32 	%r11907, %r11901, %r11902, 25;
	shf.l.wrap.b32 	%r11908, %r11902, %r11901, 25;
	mov.b64 	%rd8036, {%r11908, %r11907};
	xor.b64  	%rd8037, %rd8035, %rd8036;
	xor.b64  	%rd8038, %rd8018, %rd7968;
	xor.b64  	%rd8039, %rd8018, %rd7993;
	and.b64  	%rd8040, %rd8039, %rd8038;
	xor.b64  	%rd8041, %rd8040, %rd8018;
	add.s64 	%rd8042, %rd8031, %rd8041;
	add.s64 	%rd8043, %rd8042, %rd8037;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11909,%dummy}, %rd8032;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11910}, %rd8032;
	}
	shf.r.wrap.b32 	%r11911, %r11910, %r11909, 14;
	shf.r.wrap.b32 	%r11912, %r11909, %r11910, 14;
	mov.b64 	%rd8044, {%r11912, %r11911};
	shf.r.wrap.b32 	%r11913, %r11910, %r11909, 18;
	shf.r.wrap.b32 	%r11914, %r11909, %r11910, 18;
	mov.b64 	%rd8045, {%r11914, %r11913};
	xor.b64  	%rd8046, %rd8045, %rd8044;
	shf.l.wrap.b32 	%r11915, %r11909, %r11910, 23;
	shf.l.wrap.b32 	%r11916, %r11910, %r11909, 23;
	mov.b64 	%rd8047, {%r11916, %r11915};
	xor.b64  	%rd8048, %rd8046, %rd8047;
	xor.b64  	%rd8049, %rd8007, %rd7982;
	and.b64  	%rd8050, %rd8032, %rd8049;
	xor.b64  	%rd8051, %rd8050, %rd7982;
	add.s64 	%rd8052, %rd7957, %rd7740;
	ld.const.u64 	%rd8053, [k_sha512+456];
	add.s64 	%rd8054, %rd8052, %rd8053;
	add.s64 	%rd8055, %rd8054, %rd8051;
	add.s64 	%rd8056, %rd8055, %rd8048;
	add.s64 	%rd8057, %rd8056, %rd7968;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11917,%dummy}, %rd8043;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11918}, %rd8043;
	}
	shf.r.wrap.b32 	%r11919, %r11918, %r11917, 28;
	shf.r.wrap.b32 	%r11920, %r11917, %r11918, 28;
	mov.b64 	%rd8058, {%r11920, %r11919};
	shf.l.wrap.b32 	%r11921, %r11917, %r11918, 30;
	shf.l.wrap.b32 	%r11922, %r11918, %r11917, 30;
	mov.b64 	%rd8059, {%r11922, %r11921};
	xor.b64  	%rd8060, %rd8059, %rd8058;
	shf.l.wrap.b32 	%r11923, %r11917, %r11918, 25;
	shf.l.wrap.b32 	%r11924, %r11918, %r11917, 25;
	mov.b64 	%rd8061, {%r11924, %r11923};
	xor.b64  	%rd8062, %rd8060, %rd8061;
	xor.b64  	%rd8063, %rd8043, %rd7993;
	xor.b64  	%rd8064, %rd8043, %rd8018;
	and.b64  	%rd8065, %rd8064, %rd8063;
	xor.b64  	%rd8066, %rd8065, %rd8043;
	add.s64 	%rd8067, %rd8056, %rd8066;
	add.s64 	%rd8068, %rd8067, %rd8062;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11925,%dummy}, %rd8057;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11926}, %rd8057;
	}
	shf.r.wrap.b32 	%r11927, %r11926, %r11925, 14;
	shf.r.wrap.b32 	%r11928, %r11925, %r11926, 14;
	mov.b64 	%rd8069, {%r11928, %r11927};
	shf.r.wrap.b32 	%r11929, %r11926, %r11925, 18;
	shf.r.wrap.b32 	%r11930, %r11925, %r11926, 18;
	mov.b64 	%rd8070, {%r11930, %r11929};
	xor.b64  	%rd8071, %rd8070, %rd8069;
	shf.l.wrap.b32 	%r11931, %r11925, %r11926, 23;
	shf.l.wrap.b32 	%r11932, %r11926, %r11925, 23;
	mov.b64 	%rd8072, {%r11932, %r11931};
	xor.b64  	%rd8073, %rd8071, %rd8072;
	xor.b64  	%rd8074, %rd8032, %rd8007;
	and.b64  	%rd8075, %rd8057, %rd8074;
	xor.b64  	%rd8076, %rd8075, %rd8007;
	add.s64 	%rd8077, %rd7982, %rd7753;
	ld.const.u64 	%rd8078, [k_sha512+464];
	add.s64 	%rd8079, %rd8077, %rd8078;
	add.s64 	%rd8080, %rd8079, %rd8076;
	add.s64 	%rd8081, %rd8080, %rd8073;
	add.s64 	%rd8082, %rd8081, %rd7993;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11933,%dummy}, %rd8068;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11934}, %rd8068;
	}
	shf.r.wrap.b32 	%r11935, %r11934, %r11933, 28;
	shf.r.wrap.b32 	%r11936, %r11933, %r11934, 28;
	mov.b64 	%rd8083, {%r11936, %r11935};
	shf.l.wrap.b32 	%r11937, %r11933, %r11934, 30;
	shf.l.wrap.b32 	%r11938, %r11934, %r11933, 30;
	mov.b64 	%rd8084, {%r11938, %r11937};
	xor.b64  	%rd8085, %rd8084, %rd8083;
	shf.l.wrap.b32 	%r11939, %r11933, %r11934, 25;
	shf.l.wrap.b32 	%r11940, %r11934, %r11933, 25;
	mov.b64 	%rd8086, {%r11940, %r11939};
	xor.b64  	%rd8087, %rd8085, %rd8086;
	xor.b64  	%rd8088, %rd8068, %rd8018;
	xor.b64  	%rd8089, %rd8068, %rd8043;
	and.b64  	%rd8090, %rd8089, %rd8088;
	xor.b64  	%rd8091, %rd8090, %rd8068;
	add.s64 	%rd8092, %rd8081, %rd8091;
	add.s64 	%rd8093, %rd8092, %rd8087;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11941,%dummy}, %rd8082;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11942}, %rd8082;
	}
	shf.r.wrap.b32 	%r11943, %r11942, %r11941, 14;
	shf.r.wrap.b32 	%r11944, %r11941, %r11942, 14;
	mov.b64 	%rd8094, {%r11944, %r11943};
	shf.r.wrap.b32 	%r11945, %r11942, %r11941, 18;
	shf.r.wrap.b32 	%r11946, %r11941, %r11942, 18;
	mov.b64 	%rd8095, {%r11946, %r11945};
	xor.b64  	%rd8096, %rd8095, %rd8094;
	shf.l.wrap.b32 	%r11947, %r11941, %r11942, 23;
	shf.l.wrap.b32 	%r11948, %r11942, %r11941, 23;
	mov.b64 	%rd8097, {%r11948, %r11947};
	xor.b64  	%rd8098, %rd8096, %rd8097;
	xor.b64  	%rd8099, %rd8057, %rd8032;
	and.b64  	%rd8100, %rd8082, %rd8099;
	xor.b64  	%rd8101, %rd8100, %rd8032;
	add.s64 	%rd8102, %rd8007, %rd7766;
	ld.const.u64 	%rd8103, [k_sha512+472];
	add.s64 	%rd8104, %rd8102, %rd8103;
	add.s64 	%rd8105, %rd8104, %rd8101;
	add.s64 	%rd8106, %rd8105, %rd8098;
	add.s64 	%rd8107, %rd8106, %rd8018;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11949,%dummy}, %rd8093;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11950}, %rd8093;
	}
	shf.r.wrap.b32 	%r11951, %r11950, %r11949, 28;
	shf.r.wrap.b32 	%r11952, %r11949, %r11950, 28;
	mov.b64 	%rd8108, {%r11952, %r11951};
	shf.l.wrap.b32 	%r11953, %r11949, %r11950, 30;
	shf.l.wrap.b32 	%r11954, %r11950, %r11949, 30;
	mov.b64 	%rd8109, {%r11954, %r11953};
	xor.b64  	%rd8110, %rd8109, %rd8108;
	shf.l.wrap.b32 	%r11955, %r11949, %r11950, 25;
	shf.l.wrap.b32 	%r11956, %r11950, %r11949, 25;
	mov.b64 	%rd8111, {%r11956, %r11955};
	xor.b64  	%rd8112, %rd8110, %rd8111;
	xor.b64  	%rd8113, %rd8093, %rd8043;
	xor.b64  	%rd8114, %rd8093, %rd8068;
	and.b64  	%rd8115, %rd8114, %rd8113;
	xor.b64  	%rd8116, %rd8115, %rd8093;
	add.s64 	%rd8117, %rd8106, %rd8116;
	add.s64 	%rd8118, %rd8117, %rd8112;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11957,%dummy}, %rd8107;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11958}, %rd8107;
	}
	shf.r.wrap.b32 	%r11959, %r11958, %r11957, 14;
	shf.r.wrap.b32 	%r11960, %r11957, %r11958, 14;
	mov.b64 	%rd8119, {%r11960, %r11959};
	shf.r.wrap.b32 	%r11961, %r11958, %r11957, 18;
	shf.r.wrap.b32 	%r11962, %r11957, %r11958, 18;
	mov.b64 	%rd8120, {%r11962, %r11961};
	xor.b64  	%rd8121, %rd8120, %rd8119;
	shf.l.wrap.b32 	%r11963, %r11957, %r11958, 23;
	shf.l.wrap.b32 	%r11964, %r11958, %r11957, 23;
	mov.b64 	%rd8122, {%r11964, %r11963};
	xor.b64  	%rd8123, %rd8121, %rd8122;
	xor.b64  	%rd8124, %rd8082, %rd8057;
	and.b64  	%rd8125, %rd8107, %rd8124;
	xor.b64  	%rd8126, %rd8125, %rd8057;
	add.s64 	%rd8127, %rd8032, %rd7779;
	ld.const.u64 	%rd8128, [k_sha512+480];
	add.s64 	%rd8129, %rd8127, %rd8128;
	add.s64 	%rd8130, %rd8129, %rd8126;
	add.s64 	%rd8131, %rd8130, %rd8123;
	add.s64 	%rd8132, %rd8131, %rd8043;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11965,%dummy}, %rd8118;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11966}, %rd8118;
	}
	shf.r.wrap.b32 	%r11967, %r11966, %r11965, 28;
	shf.r.wrap.b32 	%r11968, %r11965, %r11966, 28;
	mov.b64 	%rd8133, {%r11968, %r11967};
	shf.l.wrap.b32 	%r11969, %r11965, %r11966, 30;
	shf.l.wrap.b32 	%r11970, %r11966, %r11965, 30;
	mov.b64 	%rd8134, {%r11970, %r11969};
	xor.b64  	%rd8135, %rd8134, %rd8133;
	shf.l.wrap.b32 	%r11971, %r11965, %r11966, 25;
	shf.l.wrap.b32 	%r11972, %r11966, %r11965, 25;
	mov.b64 	%rd8136, {%r11972, %r11971};
	xor.b64  	%rd8137, %rd8135, %rd8136;
	xor.b64  	%rd8138, %rd8118, %rd8068;
	xor.b64  	%rd8139, %rd8118, %rd8093;
	and.b64  	%rd8140, %rd8139, %rd8138;
	xor.b64  	%rd8141, %rd8140, %rd8118;
	add.s64 	%rd8142, %rd8131, %rd8141;
	add.s64 	%rd8143, %rd8142, %rd8137;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11973,%dummy}, %rd8132;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11974}, %rd8132;
	}
	shf.r.wrap.b32 	%r11975, %r11974, %r11973, 14;
	shf.r.wrap.b32 	%r11976, %r11973, %r11974, 14;
	mov.b64 	%rd8144, {%r11976, %r11975};
	shf.r.wrap.b32 	%r11977, %r11974, %r11973, 18;
	shf.r.wrap.b32 	%r11978, %r11973, %r11974, 18;
	mov.b64 	%rd8145, {%r11978, %r11977};
	xor.b64  	%rd8146, %rd8145, %rd8144;
	shf.l.wrap.b32 	%r11979, %r11973, %r11974, 23;
	shf.l.wrap.b32 	%r11980, %r11974, %r11973, 23;
	mov.b64 	%rd8147, {%r11980, %r11979};
	xor.b64  	%rd8148, %rd8146, %rd8147;
	xor.b64  	%rd8149, %rd8107, %rd8082;
	and.b64  	%rd8150, %rd8132, %rd8149;
	xor.b64  	%rd8151, %rd8150, %rd8082;
	add.s64 	%rd8152, %rd8057, %rd7792;
	ld.const.u64 	%rd8153, [k_sha512+488];
	add.s64 	%rd8154, %rd8152, %rd8153;
	add.s64 	%rd8155, %rd8154, %rd8151;
	add.s64 	%rd8156, %rd8155, %rd8148;
	add.s64 	%rd8157, %rd8156, %rd8068;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11981,%dummy}, %rd8143;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11982}, %rd8143;
	}
	shf.r.wrap.b32 	%r11983, %r11982, %r11981, 28;
	shf.r.wrap.b32 	%r11984, %r11981, %r11982, 28;
	mov.b64 	%rd8158, {%r11984, %r11983};
	shf.l.wrap.b32 	%r11985, %r11981, %r11982, 30;
	shf.l.wrap.b32 	%r11986, %r11982, %r11981, 30;
	mov.b64 	%rd8159, {%r11986, %r11985};
	xor.b64  	%rd8160, %rd8159, %rd8158;
	shf.l.wrap.b32 	%r11987, %r11981, %r11982, 25;
	shf.l.wrap.b32 	%r11988, %r11982, %r11981, 25;
	mov.b64 	%rd8161, {%r11988, %r11987};
	xor.b64  	%rd8162, %rd8160, %rd8161;
	xor.b64  	%rd8163, %rd8143, %rd8093;
	xor.b64  	%rd8164, %rd8143, %rd8118;
	and.b64  	%rd8165, %rd8164, %rd8163;
	xor.b64  	%rd8166, %rd8165, %rd8143;
	add.s64 	%rd8167, %rd8156, %rd8166;
	add.s64 	%rd8168, %rd8167, %rd8162;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11989,%dummy}, %rd8157;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11990}, %rd8157;
	}
	shf.r.wrap.b32 	%r11991, %r11990, %r11989, 14;
	shf.r.wrap.b32 	%r11992, %r11989, %r11990, 14;
	mov.b64 	%rd8169, {%r11992, %r11991};
	shf.r.wrap.b32 	%r11993, %r11990, %r11989, 18;
	shf.r.wrap.b32 	%r11994, %r11989, %r11990, 18;
	mov.b64 	%rd8170, {%r11994, %r11993};
	xor.b64  	%rd8171, %rd8170, %rd8169;
	shf.l.wrap.b32 	%r11995, %r11989, %r11990, 23;
	shf.l.wrap.b32 	%r11996, %r11990, %r11989, 23;
	mov.b64 	%rd8172, {%r11996, %r11995};
	xor.b64  	%rd8173, %rd8171, %rd8172;
	xor.b64  	%rd8174, %rd8132, %rd8107;
	and.b64  	%rd8175, %rd8157, %rd8174;
	xor.b64  	%rd8176, %rd8175, %rd8107;
	add.s64 	%rd8177, %rd8082, %rd7805;
	ld.const.u64 	%rd8178, [k_sha512+496];
	add.s64 	%rd8179, %rd8177, %rd8178;
	add.s64 	%rd8180, %rd8179, %rd8176;
	add.s64 	%rd8181, %rd8180, %rd8173;
	add.s64 	%rd8182, %rd8181, %rd8093;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11997,%dummy}, %rd8168;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11998}, %rd8168;
	}
	shf.r.wrap.b32 	%r11999, %r11998, %r11997, 28;
	shf.r.wrap.b32 	%r12000, %r11997, %r11998, 28;
	mov.b64 	%rd8183, {%r12000, %r11999};
	shf.l.wrap.b32 	%r12001, %r11997, %r11998, 30;
	shf.l.wrap.b32 	%r12002, %r11998, %r11997, 30;
	mov.b64 	%rd8184, {%r12002, %r12001};
	xor.b64  	%rd8185, %rd8184, %rd8183;
	shf.l.wrap.b32 	%r12003, %r11997, %r11998, 25;
	shf.l.wrap.b32 	%r12004, %r11998, %r11997, 25;
	mov.b64 	%rd8186, {%r12004, %r12003};
	xor.b64  	%rd8187, %rd8185, %rd8186;
	xor.b64  	%rd8188, %rd8168, %rd8118;
	xor.b64  	%rd8189, %rd8168, %rd8143;
	and.b64  	%rd8190, %rd8189, %rd8188;
	xor.b64  	%rd8191, %rd8190, %rd8168;
	add.s64 	%rd8192, %rd8181, %rd8191;
	add.s64 	%rd8193, %rd8192, %rd8187;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12005,%dummy}, %rd8182;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12006}, %rd8182;
	}
	shf.r.wrap.b32 	%r12007, %r12006, %r12005, 14;
	shf.r.wrap.b32 	%r12008, %r12005, %r12006, 14;
	mov.b64 	%rd8194, {%r12008, %r12007};
	shf.r.wrap.b32 	%r12009, %r12006, %r12005, 18;
	shf.r.wrap.b32 	%r12010, %r12005, %r12006, 18;
	mov.b64 	%rd8195, {%r12010, %r12009};
	xor.b64  	%rd8196, %rd8195, %rd8194;
	shf.l.wrap.b32 	%r12011, %r12005, %r12006, 23;
	shf.l.wrap.b32 	%r12012, %r12006, %r12005, 23;
	mov.b64 	%rd8197, {%r12012, %r12011};
	xor.b64  	%rd8198, %rd8196, %rd8197;
	xor.b64  	%rd8199, %rd8157, %rd8132;
	and.b64  	%rd8200, %rd8182, %rd8199;
	xor.b64  	%rd8201, %rd8200, %rd8132;
	add.s64 	%rd8202, %rd8107, %rd7818;
	ld.const.u64 	%rd8203, [k_sha512+504];
	add.s64 	%rd8204, %rd8202, %rd8203;
	add.s64 	%rd8205, %rd8204, %rd8201;
	add.s64 	%rd8206, %rd8205, %rd8198;
	add.s64 	%rd8207, %rd8206, %rd8118;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12013,%dummy}, %rd8193;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12014}, %rd8193;
	}
	shf.r.wrap.b32 	%r12015, %r12014, %r12013, 28;
	shf.r.wrap.b32 	%r12016, %r12013, %r12014, 28;
	mov.b64 	%rd8208, {%r12016, %r12015};
	shf.l.wrap.b32 	%r12017, %r12013, %r12014, 30;
	shf.l.wrap.b32 	%r12018, %r12014, %r12013, 30;
	mov.b64 	%rd8209, {%r12018, %r12017};
	xor.b64  	%rd8210, %rd8209, %rd8208;
	shf.l.wrap.b32 	%r12019, %r12013, %r12014, 25;
	shf.l.wrap.b32 	%r12020, %r12014, %r12013, 25;
	mov.b64 	%rd8211, {%r12020, %r12019};
	xor.b64  	%rd8212, %rd8210, %rd8211;
	xor.b64  	%rd8213, %rd8193, %rd8143;
	xor.b64  	%rd8214, %rd8193, %rd8168;
	and.b64  	%rd8215, %rd8214, %rd8213;
	xor.b64  	%rd8216, %rd8215, %rd8193;
	add.s64 	%rd8217, %rd8206, %rd8216;
	add.s64 	%rd8218, %rd8217, %rd8212;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12021,%dummy}, %rd7805;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12022}, %rd7805;
	}
	shf.r.wrap.b32 	%r12023, %r12022, %r12021, 19;
	shf.r.wrap.b32 	%r12024, %r12021, %r12022, 19;
	mov.b64 	%rd8219, {%r12024, %r12023};
	shf.l.wrap.b32 	%r12025, %r12021, %r12022, 3;
	shf.l.wrap.b32 	%r12026, %r12022, %r12021, 3;
	mov.b64 	%rd8220, {%r12026, %r12025};
	shr.u64 	%rd8221, %rd7805, 6;
	xor.b64  	%rd8222, %rd8219, %rd8221;
	xor.b64  	%rd8223, %rd8222, %rd8220;
	shf.r.wrap.b32 	%r12027, %r11636, %r11635, 1;
	shf.r.wrap.b32 	%r12028, %r11635, %r11636, 1;
	mov.b64 	%rd8224, {%r12028, %r12027};
	shf.r.wrap.b32 	%r12029, %r11636, %r11635, 8;
	shf.r.wrap.b32 	%r12030, %r11635, %r11636, 8;
	mov.b64 	%rd8225, {%r12030, %r12029};
	shr.u64 	%rd8226, %rd7636, 7;
	xor.b64  	%rd8227, %rd8224, %rd8226;
	xor.b64  	%rd8228, %rd8227, %rd8225;
	add.s64 	%rd8229, %rd7740, %rd7623;
	add.s64 	%rd8230, %rd8229, %rd8223;
	add.s64 	%rd8231, %rd8230, %rd8228;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12031,%dummy}, %rd7818;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12032}, %rd7818;
	}
	shf.r.wrap.b32 	%r12033, %r12032, %r12031, 19;
	shf.r.wrap.b32 	%r12034, %r12031, %r12032, 19;
	mov.b64 	%rd8232, {%r12034, %r12033};
	shf.l.wrap.b32 	%r12035, %r12031, %r12032, 3;
	shf.l.wrap.b32 	%r12036, %r12032, %r12031, 3;
	mov.b64 	%rd8233, {%r12036, %r12035};
	shr.u64 	%rd8234, %rd7818, 6;
	xor.b64  	%rd8235, %rd8232, %rd8234;
	xor.b64  	%rd8236, %rd8235, %rd8233;
	shf.r.wrap.b32 	%r12037, %r11646, %r11645, 1;
	shf.r.wrap.b32 	%r12038, %r11645, %r11646, 1;
	mov.b64 	%rd8237, {%r12038, %r12037};
	shf.r.wrap.b32 	%r12039, %r11646, %r11645, 8;
	shf.r.wrap.b32 	%r12040, %r11645, %r11646, 8;
	mov.b64 	%rd8238, {%r12040, %r12039};
	shr.u64 	%rd8239, %rd7649, 7;
	xor.b64  	%rd8240, %rd8237, %rd8239;
	xor.b64  	%rd8241, %rd8240, %rd8238;
	add.s64 	%rd8242, %rd7753, %rd7636;
	add.s64 	%rd8243, %rd8242, %rd8236;
	add.s64 	%rd8244, %rd8243, %rd8241;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12041,%dummy}, %rd8231;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12042}, %rd8231;
	}
	shf.r.wrap.b32 	%r12043, %r12042, %r12041, 19;
	shf.r.wrap.b32 	%r12044, %r12041, %r12042, 19;
	mov.b64 	%rd8245, {%r12044, %r12043};
	shf.l.wrap.b32 	%r12045, %r12041, %r12042, 3;
	shf.l.wrap.b32 	%r12046, %r12042, %r12041, 3;
	mov.b64 	%rd8246, {%r12046, %r12045};
	shr.u64 	%rd8247, %rd8231, 6;
	xor.b64  	%rd8248, %rd8245, %rd8247;
	xor.b64  	%rd8249, %rd8248, %rd8246;
	shf.r.wrap.b32 	%r12047, %r11656, %r11655, 1;
	shf.r.wrap.b32 	%r12048, %r11655, %r11656, 1;
	mov.b64 	%rd8250, {%r12048, %r12047};
	shf.r.wrap.b32 	%r12049, %r11656, %r11655, 8;
	shf.r.wrap.b32 	%r12050, %r11655, %r11656, 8;
	mov.b64 	%rd8251, {%r12050, %r12049};
	shr.u64 	%rd8252, %rd7662, 7;
	xor.b64  	%rd8253, %rd8250, %rd8252;
	xor.b64  	%rd8254, %rd8253, %rd8251;
	add.s64 	%rd8255, %rd7766, %rd7649;
	add.s64 	%rd8256, %rd8255, %rd8249;
	add.s64 	%rd8257, %rd8256, %rd8254;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12051,%dummy}, %rd8244;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12052}, %rd8244;
	}
	shf.r.wrap.b32 	%r12053, %r12052, %r12051, 19;
	shf.r.wrap.b32 	%r12054, %r12051, %r12052, 19;
	mov.b64 	%rd8258, {%r12054, %r12053};
	shf.l.wrap.b32 	%r12055, %r12051, %r12052, 3;
	shf.l.wrap.b32 	%r12056, %r12052, %r12051, 3;
	mov.b64 	%rd8259, {%r12056, %r12055};
	shr.u64 	%rd8260, %rd8244, 6;
	xor.b64  	%rd8261, %rd8258, %rd8260;
	xor.b64  	%rd8262, %rd8261, %rd8259;
	shf.r.wrap.b32 	%r12057, %r11666, %r11665, 1;
	shf.r.wrap.b32 	%r12058, %r11665, %r11666, 1;
	mov.b64 	%rd8263, {%r12058, %r12057};
	shf.r.wrap.b32 	%r12059, %r11666, %r11665, 8;
	shf.r.wrap.b32 	%r12060, %r11665, %r11666, 8;
	mov.b64 	%rd8264, {%r12060, %r12059};
	shr.u64 	%rd8265, %rd7675, 7;
	xor.b64  	%rd8266, %rd8263, %rd8265;
	xor.b64  	%rd8267, %rd8266, %rd8264;
	add.s64 	%rd8268, %rd7779, %rd7662;
	add.s64 	%rd8269, %rd8268, %rd8262;
	add.s64 	%rd8270, %rd8269, %rd8267;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12061,%dummy}, %rd8257;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12062}, %rd8257;
	}
	shf.r.wrap.b32 	%r12063, %r12062, %r12061, 19;
	shf.r.wrap.b32 	%r12064, %r12061, %r12062, 19;
	mov.b64 	%rd8271, {%r12064, %r12063};
	shf.l.wrap.b32 	%r12065, %r12061, %r12062, 3;
	shf.l.wrap.b32 	%r12066, %r12062, %r12061, 3;
	mov.b64 	%rd8272, {%r12066, %r12065};
	shr.u64 	%rd8273, %rd8257, 6;
	xor.b64  	%rd8274, %rd8271, %rd8273;
	xor.b64  	%rd8275, %rd8274, %rd8272;
	shf.r.wrap.b32 	%r12067, %r11676, %r11675, 1;
	shf.r.wrap.b32 	%r12068, %r11675, %r11676, 1;
	mov.b64 	%rd8276, {%r12068, %r12067};
	shf.r.wrap.b32 	%r12069, %r11676, %r11675, 8;
	shf.r.wrap.b32 	%r12070, %r11675, %r11676, 8;
	mov.b64 	%rd8277, {%r12070, %r12069};
	shr.u64 	%rd8278, %rd7688, 7;
	xor.b64  	%rd8279, %rd8276, %rd8278;
	xor.b64  	%rd8280, %rd8279, %rd8277;
	add.s64 	%rd8281, %rd7792, %rd7675;
	add.s64 	%rd8282, %rd8281, %rd8275;
	add.s64 	%rd8283, %rd8282, %rd8280;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12071,%dummy}, %rd8270;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12072}, %rd8270;
	}
	shf.r.wrap.b32 	%r12073, %r12072, %r12071, 19;
	shf.r.wrap.b32 	%r12074, %r12071, %r12072, 19;
	mov.b64 	%rd8284, {%r12074, %r12073};
	shf.l.wrap.b32 	%r12075, %r12071, %r12072, 3;
	shf.l.wrap.b32 	%r12076, %r12072, %r12071, 3;
	mov.b64 	%rd8285, {%r12076, %r12075};
	shr.u64 	%rd8286, %rd8270, 6;
	xor.b64  	%rd8287, %rd8284, %rd8286;
	xor.b64  	%rd8288, %rd8287, %rd8285;
	shf.r.wrap.b32 	%r12077, %r11686, %r11685, 1;
	shf.r.wrap.b32 	%r12078, %r11685, %r11686, 1;
	mov.b64 	%rd8289, {%r12078, %r12077};
	shf.r.wrap.b32 	%r12079, %r11686, %r11685, 8;
	shf.r.wrap.b32 	%r12080, %r11685, %r11686, 8;
	mov.b64 	%rd8290, {%r12080, %r12079};
	shr.u64 	%rd8291, %rd7701, 7;
	xor.b64  	%rd8292, %rd8289, %rd8291;
	xor.b64  	%rd8293, %rd8292, %rd8290;
	add.s64 	%rd8294, %rd7805, %rd7688;
	add.s64 	%rd8295, %rd8294, %rd8288;
	add.s64 	%rd8296, %rd8295, %rd8293;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12081,%dummy}, %rd8283;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12082}, %rd8283;
	}
	shf.r.wrap.b32 	%r12083, %r12082, %r12081, 19;
	shf.r.wrap.b32 	%r12084, %r12081, %r12082, 19;
	mov.b64 	%rd8297, {%r12084, %r12083};
	shf.l.wrap.b32 	%r12085, %r12081, %r12082, 3;
	shf.l.wrap.b32 	%r12086, %r12082, %r12081, 3;
	mov.b64 	%rd8298, {%r12086, %r12085};
	shr.u64 	%rd8299, %rd8283, 6;
	xor.b64  	%rd8300, %rd8297, %rd8299;
	xor.b64  	%rd8301, %rd8300, %rd8298;
	shf.r.wrap.b32 	%r12087, %r11696, %r11695, 1;
	shf.r.wrap.b32 	%r12088, %r11695, %r11696, 1;
	mov.b64 	%rd8302, {%r12088, %r12087};
	shf.r.wrap.b32 	%r12089, %r11696, %r11695, 8;
	shf.r.wrap.b32 	%r12090, %r11695, %r11696, 8;
	mov.b64 	%rd8303, {%r12090, %r12089};
	shr.u64 	%rd8304, %rd7714, 7;
	xor.b64  	%rd8305, %rd8302, %rd8304;
	xor.b64  	%rd8306, %rd8305, %rd8303;
	add.s64 	%rd8307, %rd7818, %rd7701;
	add.s64 	%rd8308, %rd8307, %rd8301;
	add.s64 	%rd8309, %rd8308, %rd8306;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12091,%dummy}, %rd8296;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12092}, %rd8296;
	}
	shf.r.wrap.b32 	%r12093, %r12092, %r12091, 19;
	shf.r.wrap.b32 	%r12094, %r12091, %r12092, 19;
	mov.b64 	%rd8310, {%r12094, %r12093};
	shf.l.wrap.b32 	%r12095, %r12091, %r12092, 3;
	shf.l.wrap.b32 	%r12096, %r12092, %r12091, 3;
	mov.b64 	%rd8311, {%r12096, %r12095};
	shr.u64 	%rd8312, %rd8296, 6;
	xor.b64  	%rd8313, %rd8310, %rd8312;
	xor.b64  	%rd8314, %rd8313, %rd8311;
	shf.r.wrap.b32 	%r12097, %r11706, %r11705, 1;
	shf.r.wrap.b32 	%r12098, %r11705, %r11706, 1;
	mov.b64 	%rd8315, {%r12098, %r12097};
	shf.r.wrap.b32 	%r12099, %r11706, %r11705, 8;
	shf.r.wrap.b32 	%r12100, %r11705, %r11706, 8;
	mov.b64 	%rd8316, {%r12100, %r12099};
	shr.u64 	%rd8317, %rd7727, 7;
	xor.b64  	%rd8318, %rd8315, %rd8317;
	xor.b64  	%rd8319, %rd8318, %rd8316;
	add.s64 	%rd8320, %rd8231, %rd7714;
	add.s64 	%rd8321, %rd8320, %rd8314;
	add.s64 	%rd8322, %rd8321, %rd8319;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12101,%dummy}, %rd8309;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12102}, %rd8309;
	}
	shf.r.wrap.b32 	%r12103, %r12102, %r12101, 19;
	shf.r.wrap.b32 	%r12104, %r12101, %r12102, 19;
	mov.b64 	%rd8323, {%r12104, %r12103};
	shf.l.wrap.b32 	%r12105, %r12101, %r12102, 3;
	shf.l.wrap.b32 	%r12106, %r12102, %r12101, 3;
	mov.b64 	%rd8324, {%r12106, %r12105};
	shr.u64 	%rd8325, %rd8309, 6;
	xor.b64  	%rd8326, %rd8323, %rd8325;
	xor.b64  	%rd8327, %rd8326, %rd8324;
	shf.r.wrap.b32 	%r12107, %r11716, %r11715, 1;
	shf.r.wrap.b32 	%r12108, %r11715, %r11716, 1;
	mov.b64 	%rd8328, {%r12108, %r12107};
	shf.r.wrap.b32 	%r12109, %r11716, %r11715, 8;
	shf.r.wrap.b32 	%r12110, %r11715, %r11716, 8;
	mov.b64 	%rd8329, {%r12110, %r12109};
	shr.u64 	%rd8330, %rd7740, 7;
	xor.b64  	%rd8331, %rd8328, %rd8330;
	xor.b64  	%rd8332, %rd8331, %rd8329;
	add.s64 	%rd8333, %rd8244, %rd7727;
	add.s64 	%rd8334, %rd8333, %rd8327;
	add.s64 	%rd8335, %rd8334, %rd8332;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12111,%dummy}, %rd8322;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12112}, %rd8322;
	}
	shf.r.wrap.b32 	%r12113, %r12112, %r12111, 19;
	shf.r.wrap.b32 	%r12114, %r12111, %r12112, 19;
	mov.b64 	%rd8336, {%r12114, %r12113};
	shf.l.wrap.b32 	%r12115, %r12111, %r12112, 3;
	shf.l.wrap.b32 	%r12116, %r12112, %r12111, 3;
	mov.b64 	%rd8337, {%r12116, %r12115};
	shr.u64 	%rd8338, %rd8322, 6;
	xor.b64  	%rd8339, %rd8336, %rd8338;
	xor.b64  	%rd8340, %rd8339, %rd8337;
	shf.r.wrap.b32 	%r12117, %r11726, %r11725, 1;
	shf.r.wrap.b32 	%r12118, %r11725, %r11726, 1;
	mov.b64 	%rd8341, {%r12118, %r12117};
	shf.r.wrap.b32 	%r12119, %r11726, %r11725, 8;
	shf.r.wrap.b32 	%r12120, %r11725, %r11726, 8;
	mov.b64 	%rd8342, {%r12120, %r12119};
	shr.u64 	%rd8343, %rd7753, 7;
	xor.b64  	%rd8344, %rd8341, %rd8343;
	xor.b64  	%rd8345, %rd8344, %rd8342;
	add.s64 	%rd8346, %rd8257, %rd7740;
	add.s64 	%rd8347, %rd8346, %rd8340;
	add.s64 	%rd8348, %rd8347, %rd8345;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12121,%dummy}, %rd8335;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12122}, %rd8335;
	}
	shf.r.wrap.b32 	%r12123, %r12122, %r12121, 19;
	shf.r.wrap.b32 	%r12124, %r12121, %r12122, 19;
	mov.b64 	%rd8349, {%r12124, %r12123};
	shf.l.wrap.b32 	%r12125, %r12121, %r12122, 3;
	shf.l.wrap.b32 	%r12126, %r12122, %r12121, 3;
	mov.b64 	%rd8350, {%r12126, %r12125};
	shr.u64 	%rd8351, %rd8335, 6;
	xor.b64  	%rd8352, %rd8349, %rd8351;
	xor.b64  	%rd8353, %rd8352, %rd8350;
	shf.r.wrap.b32 	%r12127, %r11736, %r11735, 1;
	shf.r.wrap.b32 	%r12128, %r11735, %r11736, 1;
	mov.b64 	%rd8354, {%r12128, %r12127};
	shf.r.wrap.b32 	%r12129, %r11736, %r11735, 8;
	shf.r.wrap.b32 	%r12130, %r11735, %r11736, 8;
	mov.b64 	%rd8355, {%r12130, %r12129};
	shr.u64 	%rd8356, %rd7766, 7;
	xor.b64  	%rd8357, %rd8354, %rd8356;
	xor.b64  	%rd8358, %rd8357, %rd8355;
	add.s64 	%rd8359, %rd8270, %rd7753;
	add.s64 	%rd8360, %rd8359, %rd8353;
	add.s64 	%rd8361, %rd8360, %rd8358;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12131,%dummy}, %rd8348;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12132}, %rd8348;
	}
	shf.r.wrap.b32 	%r12133, %r12132, %r12131, 19;
	shf.r.wrap.b32 	%r12134, %r12131, %r12132, 19;
	mov.b64 	%rd8362, {%r12134, %r12133};
	shf.l.wrap.b32 	%r12135, %r12131, %r12132, 3;
	shf.l.wrap.b32 	%r12136, %r12132, %r12131, 3;
	mov.b64 	%rd8363, {%r12136, %r12135};
	shr.u64 	%rd8364, %rd8348, 6;
	xor.b64  	%rd8365, %rd8362, %rd8364;
	xor.b64  	%rd8366, %rd8365, %rd8363;
	shf.r.wrap.b32 	%r12137, %r11746, %r11745, 1;
	shf.r.wrap.b32 	%r12138, %r11745, %r11746, 1;
	mov.b64 	%rd8367, {%r12138, %r12137};
	shf.r.wrap.b32 	%r12139, %r11746, %r11745, 8;
	shf.r.wrap.b32 	%r12140, %r11745, %r11746, 8;
	mov.b64 	%rd8368, {%r12140, %r12139};
	shr.u64 	%rd8369, %rd7779, 7;
	xor.b64  	%rd8370, %rd8367, %rd8369;
	xor.b64  	%rd8371, %rd8370, %rd8368;
	add.s64 	%rd8372, %rd8283, %rd7766;
	add.s64 	%rd8373, %rd8372, %rd8366;
	add.s64 	%rd8374, %rd8373, %rd8371;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12141,%dummy}, %rd8361;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12142}, %rd8361;
	}
	shf.r.wrap.b32 	%r12143, %r12142, %r12141, 19;
	shf.r.wrap.b32 	%r12144, %r12141, %r12142, 19;
	mov.b64 	%rd8375, {%r12144, %r12143};
	shf.l.wrap.b32 	%r12145, %r12141, %r12142, 3;
	shf.l.wrap.b32 	%r12146, %r12142, %r12141, 3;
	mov.b64 	%rd8376, {%r12146, %r12145};
	shr.u64 	%rd8377, %rd8361, 6;
	xor.b64  	%rd8378, %rd8375, %rd8377;
	xor.b64  	%rd8379, %rd8378, %rd8376;
	shf.r.wrap.b32 	%r12147, %r11756, %r11755, 1;
	shf.r.wrap.b32 	%r12148, %r11755, %r11756, 1;
	mov.b64 	%rd8380, {%r12148, %r12147};
	shf.r.wrap.b32 	%r12149, %r11756, %r11755, 8;
	shf.r.wrap.b32 	%r12150, %r11755, %r11756, 8;
	mov.b64 	%rd8381, {%r12150, %r12149};
	shr.u64 	%rd8382, %rd7792, 7;
	xor.b64  	%rd8383, %rd8380, %rd8382;
	xor.b64  	%rd8384, %rd8383, %rd8381;
	add.s64 	%rd8385, %rd8296, %rd7779;
	add.s64 	%rd8386, %rd8385, %rd8379;
	add.s64 	%rd8387, %rd8386, %rd8384;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12151,%dummy}, %rd8374;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12152}, %rd8374;
	}
	shf.r.wrap.b32 	%r12153, %r12152, %r12151, 19;
	shf.r.wrap.b32 	%r12154, %r12151, %r12152, 19;
	mov.b64 	%rd8388, {%r12154, %r12153};
	shf.l.wrap.b32 	%r12155, %r12151, %r12152, 3;
	shf.l.wrap.b32 	%r12156, %r12152, %r12151, 3;
	mov.b64 	%rd8389, {%r12156, %r12155};
	shr.u64 	%rd8390, %rd8374, 6;
	xor.b64  	%rd8391, %rd8388, %rd8390;
	xor.b64  	%rd8392, %rd8391, %rd8389;
	shf.r.wrap.b32 	%r12157, %r12022, %r12021, 1;
	shf.r.wrap.b32 	%r12158, %r12021, %r12022, 1;
	mov.b64 	%rd8393, {%r12158, %r12157};
	shf.r.wrap.b32 	%r12159, %r12022, %r12021, 8;
	shf.r.wrap.b32 	%r12160, %r12021, %r12022, 8;
	mov.b64 	%rd8394, {%r12160, %r12159};
	shr.u64 	%rd8395, %rd7805, 7;
	xor.b64  	%rd8396, %rd8393, %rd8395;
	xor.b64  	%rd8397, %rd8396, %rd8394;
	add.s64 	%rd8398, %rd8309, %rd7792;
	add.s64 	%rd8399, %rd8398, %rd8392;
	add.s64 	%rd8400, %rd8399, %rd8397;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12161,%dummy}, %rd8387;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12162}, %rd8387;
	}
	shf.r.wrap.b32 	%r12163, %r12162, %r12161, 19;
	shf.r.wrap.b32 	%r12164, %r12161, %r12162, 19;
	mov.b64 	%rd8401, {%r12164, %r12163};
	shf.l.wrap.b32 	%r12165, %r12161, %r12162, 3;
	shf.l.wrap.b32 	%r12166, %r12162, %r12161, 3;
	mov.b64 	%rd8402, {%r12166, %r12165};
	shr.u64 	%rd8403, %rd8387, 6;
	xor.b64  	%rd8404, %rd8401, %rd8403;
	xor.b64  	%rd8405, %rd8404, %rd8402;
	shf.r.wrap.b32 	%r12167, %r12032, %r12031, 1;
	shf.r.wrap.b32 	%r12168, %r12031, %r12032, 1;
	mov.b64 	%rd8406, {%r12168, %r12167};
	shf.r.wrap.b32 	%r12169, %r12032, %r12031, 8;
	shf.r.wrap.b32 	%r12170, %r12031, %r12032, 8;
	mov.b64 	%rd8407, {%r12170, %r12169};
	shr.u64 	%rd8408, %rd7818, 7;
	xor.b64  	%rd8409, %rd8406, %rd8408;
	xor.b64  	%rd8410, %rd8409, %rd8407;
	add.s64 	%rd8411, %rd8322, %rd7805;
	add.s64 	%rd8412, %rd8411, %rd8405;
	add.s64 	%rd8413, %rd8412, %rd8410;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12171,%dummy}, %rd8400;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12172}, %rd8400;
	}
	shf.r.wrap.b32 	%r12173, %r12172, %r12171, 19;
	shf.r.wrap.b32 	%r12174, %r12171, %r12172, 19;
	mov.b64 	%rd8414, {%r12174, %r12173};
	shf.l.wrap.b32 	%r12175, %r12171, %r12172, 3;
	shf.l.wrap.b32 	%r12176, %r12172, %r12171, 3;
	mov.b64 	%rd8415, {%r12176, %r12175};
	shr.u64 	%rd8416, %rd8400, 6;
	xor.b64  	%rd8417, %rd8414, %rd8416;
	xor.b64  	%rd8418, %rd8417, %rd8415;
	shf.r.wrap.b32 	%r12177, %r12042, %r12041, 1;
	shf.r.wrap.b32 	%r12178, %r12041, %r12042, 1;
	mov.b64 	%rd8419, {%r12178, %r12177};
	shf.r.wrap.b32 	%r12179, %r12042, %r12041, 8;
	shf.r.wrap.b32 	%r12180, %r12041, %r12042, 8;
	mov.b64 	%rd8420, {%r12180, %r12179};
	shr.u64 	%rd8421, %rd8231, 7;
	xor.b64  	%rd8422, %rd8419, %rd8421;
	xor.b64  	%rd8423, %rd8422, %rd8420;
	add.s64 	%rd8424, %rd8335, %rd7818;
	add.s64 	%rd8425, %rd8424, %rd8418;
	add.s64 	%rd8426, %rd8425, %rd8423;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12181,%dummy}, %rd8207;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12182}, %rd8207;
	}
	shf.r.wrap.b32 	%r12183, %r12182, %r12181, 14;
	shf.r.wrap.b32 	%r12184, %r12181, %r12182, 14;
	mov.b64 	%rd8427, {%r12184, %r12183};
	shf.r.wrap.b32 	%r12185, %r12182, %r12181, 18;
	shf.r.wrap.b32 	%r12186, %r12181, %r12182, 18;
	mov.b64 	%rd8428, {%r12186, %r12185};
	xor.b64  	%rd8429, %rd8428, %rd8427;
	shf.l.wrap.b32 	%r12187, %r12181, %r12182, 23;
	shf.l.wrap.b32 	%r12188, %r12182, %r12181, 23;
	mov.b64 	%rd8430, {%r12188, %r12187};
	xor.b64  	%rd8431, %rd8429, %rd8430;
	xor.b64  	%rd8432, %rd8182, %rd8157;
	and.b64  	%rd8433, %rd8432, %rd8207;
	xor.b64  	%rd8434, %rd8433, %rd8157;
	add.s64 	%rd8435, %rd8434, %rd8132;
	add.s64 	%rd8436, %rd8435, %rd8231;
	ld.const.u64 	%rd8437, [k_sha512+512];
	add.s64 	%rd8438, %rd8436, %rd8437;
	add.s64 	%rd8439, %rd8438, %rd8431;
	add.s64 	%rd8440, %rd8439, %rd8143;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12189,%dummy}, %rd8218;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12190}, %rd8218;
	}
	shf.r.wrap.b32 	%r12191, %r12190, %r12189, 28;
	shf.r.wrap.b32 	%r12192, %r12189, %r12190, 28;
	mov.b64 	%rd8441, {%r12192, %r12191};
	shf.l.wrap.b32 	%r12193, %r12189, %r12190, 30;
	shf.l.wrap.b32 	%r12194, %r12190, %r12189, 30;
	mov.b64 	%rd8442, {%r12194, %r12193};
	xor.b64  	%rd8443, %rd8442, %rd8441;
	shf.l.wrap.b32 	%r12195, %r12189, %r12190, 25;
	shf.l.wrap.b32 	%r12196, %r12190, %r12189, 25;
	mov.b64 	%rd8444, {%r12196, %r12195};
	xor.b64  	%rd8445, %rd8443, %rd8444;
	xor.b64  	%rd8446, %rd8218, %rd8168;
	xor.b64  	%rd8447, %rd8218, %rd8193;
	and.b64  	%rd8448, %rd8447, %rd8446;
	xor.b64  	%rd8449, %rd8448, %rd8218;
	add.s64 	%rd8450, %rd8439, %rd8449;
	add.s64 	%rd8451, %rd8450, %rd8445;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12197,%dummy}, %rd8440;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12198}, %rd8440;
	}
	shf.r.wrap.b32 	%r12199, %r12198, %r12197, 14;
	shf.r.wrap.b32 	%r12200, %r12197, %r12198, 14;
	mov.b64 	%rd8452, {%r12200, %r12199};
	shf.r.wrap.b32 	%r12201, %r12198, %r12197, 18;
	shf.r.wrap.b32 	%r12202, %r12197, %r12198, 18;
	mov.b64 	%rd8453, {%r12202, %r12201};
	xor.b64  	%rd8454, %rd8453, %rd8452;
	shf.l.wrap.b32 	%r12203, %r12197, %r12198, 23;
	shf.l.wrap.b32 	%r12204, %r12198, %r12197, 23;
	mov.b64 	%rd8455, {%r12204, %r12203};
	xor.b64  	%rd8456, %rd8454, %rd8455;
	xor.b64  	%rd8457, %rd8207, %rd8182;
	and.b64  	%rd8458, %rd8440, %rd8457;
	xor.b64  	%rd8459, %rd8458, %rd8182;
	add.s64 	%rd8460, %rd8244, %rd8157;
	ld.const.u64 	%rd8461, [k_sha512+520];
	add.s64 	%rd8462, %rd8460, %rd8461;
	add.s64 	%rd8463, %rd8462, %rd8459;
	add.s64 	%rd8464, %rd8463, %rd8456;
	add.s64 	%rd8465, %rd8464, %rd8168;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12205,%dummy}, %rd8451;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12206}, %rd8451;
	}
	shf.r.wrap.b32 	%r12207, %r12206, %r12205, 28;
	shf.r.wrap.b32 	%r12208, %r12205, %r12206, 28;
	mov.b64 	%rd8466, {%r12208, %r12207};
	shf.l.wrap.b32 	%r12209, %r12205, %r12206, 30;
	shf.l.wrap.b32 	%r12210, %r12206, %r12205, 30;
	mov.b64 	%rd8467, {%r12210, %r12209};
	xor.b64  	%rd8468, %rd8467, %rd8466;
	shf.l.wrap.b32 	%r12211, %r12205, %r12206, 25;
	shf.l.wrap.b32 	%r12212, %r12206, %r12205, 25;
	mov.b64 	%rd8469, {%r12212, %r12211};
	xor.b64  	%rd8470, %rd8468, %rd8469;
	xor.b64  	%rd8471, %rd8451, %rd8193;
	xor.b64  	%rd8472, %rd8451, %rd8218;
	and.b64  	%rd8473, %rd8472, %rd8471;
	xor.b64  	%rd8474, %rd8473, %rd8451;
	add.s64 	%rd8475, %rd8464, %rd8474;
	add.s64 	%rd8476, %rd8475, %rd8470;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12213,%dummy}, %rd8465;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12214}, %rd8465;
	}
	shf.r.wrap.b32 	%r12215, %r12214, %r12213, 14;
	shf.r.wrap.b32 	%r12216, %r12213, %r12214, 14;
	mov.b64 	%rd8477, {%r12216, %r12215};
	shf.r.wrap.b32 	%r12217, %r12214, %r12213, 18;
	shf.r.wrap.b32 	%r12218, %r12213, %r12214, 18;
	mov.b64 	%rd8478, {%r12218, %r12217};
	xor.b64  	%rd8479, %rd8478, %rd8477;
	shf.l.wrap.b32 	%r12219, %r12213, %r12214, 23;
	shf.l.wrap.b32 	%r12220, %r12214, %r12213, 23;
	mov.b64 	%rd8480, {%r12220, %r12219};
	xor.b64  	%rd8481, %rd8479, %rd8480;
	xor.b64  	%rd8482, %rd8440, %rd8207;
	and.b64  	%rd8483, %rd8465, %rd8482;
	xor.b64  	%rd8484, %rd8483, %rd8207;
	add.s64 	%rd8485, %rd8257, %rd8182;
	ld.const.u64 	%rd8486, [k_sha512+528];
	add.s64 	%rd8487, %rd8485, %rd8486;
	add.s64 	%rd8488, %rd8487, %rd8484;
	add.s64 	%rd8489, %rd8488, %rd8481;
	add.s64 	%rd8490, %rd8489, %rd8193;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12221,%dummy}, %rd8476;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12222}, %rd8476;
	}
	shf.r.wrap.b32 	%r12223, %r12222, %r12221, 28;
	shf.r.wrap.b32 	%r12224, %r12221, %r12222, 28;
	mov.b64 	%rd8491, {%r12224, %r12223};
	shf.l.wrap.b32 	%r12225, %r12221, %r12222, 30;
	shf.l.wrap.b32 	%r12226, %r12222, %r12221, 30;
	mov.b64 	%rd8492, {%r12226, %r12225};
	xor.b64  	%rd8493, %rd8492, %rd8491;
	shf.l.wrap.b32 	%r12227, %r12221, %r12222, 25;
	shf.l.wrap.b32 	%r12228, %r12222, %r12221, 25;
	mov.b64 	%rd8494, {%r12228, %r12227};
	xor.b64  	%rd8495, %rd8493, %rd8494;
	xor.b64  	%rd8496, %rd8476, %rd8218;
	xor.b64  	%rd8497, %rd8476, %rd8451;
	and.b64  	%rd8498, %rd8497, %rd8496;
	xor.b64  	%rd8499, %rd8498, %rd8476;
	add.s64 	%rd8500, %rd8489, %rd8499;
	add.s64 	%rd8501, %rd8500, %rd8495;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12229,%dummy}, %rd8490;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12230}, %rd8490;
	}
	shf.r.wrap.b32 	%r12231, %r12230, %r12229, 14;
	shf.r.wrap.b32 	%r12232, %r12229, %r12230, 14;
	mov.b64 	%rd8502, {%r12232, %r12231};
	shf.r.wrap.b32 	%r12233, %r12230, %r12229, 18;
	shf.r.wrap.b32 	%r12234, %r12229, %r12230, 18;
	mov.b64 	%rd8503, {%r12234, %r12233};
	xor.b64  	%rd8504, %rd8503, %rd8502;
	shf.l.wrap.b32 	%r12235, %r12229, %r12230, 23;
	shf.l.wrap.b32 	%r12236, %r12230, %r12229, 23;
	mov.b64 	%rd8505, {%r12236, %r12235};
	xor.b64  	%rd8506, %rd8504, %rd8505;
	xor.b64  	%rd8507, %rd8465, %rd8440;
	and.b64  	%rd8508, %rd8490, %rd8507;
	xor.b64  	%rd8509, %rd8508, %rd8440;
	add.s64 	%rd8510, %rd8270, %rd8207;
	ld.const.u64 	%rd8511, [k_sha512+536];
	add.s64 	%rd8512, %rd8510, %rd8511;
	add.s64 	%rd8513, %rd8512, %rd8509;
	add.s64 	%rd8514, %rd8513, %rd8506;
	add.s64 	%rd8515, %rd8514, %rd8218;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12237,%dummy}, %rd8501;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12238}, %rd8501;
	}
	shf.r.wrap.b32 	%r12239, %r12238, %r12237, 28;
	shf.r.wrap.b32 	%r12240, %r12237, %r12238, 28;
	mov.b64 	%rd8516, {%r12240, %r12239};
	shf.l.wrap.b32 	%r12241, %r12237, %r12238, 30;
	shf.l.wrap.b32 	%r12242, %r12238, %r12237, 30;
	mov.b64 	%rd8517, {%r12242, %r12241};
	xor.b64  	%rd8518, %rd8517, %rd8516;
	shf.l.wrap.b32 	%r12243, %r12237, %r12238, 25;
	shf.l.wrap.b32 	%r12244, %r12238, %r12237, 25;
	mov.b64 	%rd8519, {%r12244, %r12243};
	xor.b64  	%rd8520, %rd8518, %rd8519;
	xor.b64  	%rd8521, %rd8501, %rd8451;
	xor.b64  	%rd8522, %rd8501, %rd8476;
	and.b64  	%rd8523, %rd8522, %rd8521;
	xor.b64  	%rd8524, %rd8523, %rd8501;
	add.s64 	%rd8525, %rd8514, %rd8524;
	add.s64 	%rd8526, %rd8525, %rd8520;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12245,%dummy}, %rd8515;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12246}, %rd8515;
	}
	shf.r.wrap.b32 	%r12247, %r12246, %r12245, 14;
	shf.r.wrap.b32 	%r12248, %r12245, %r12246, 14;
	mov.b64 	%rd8527, {%r12248, %r12247};
	shf.r.wrap.b32 	%r12249, %r12246, %r12245, 18;
	shf.r.wrap.b32 	%r12250, %r12245, %r12246, 18;
	mov.b64 	%rd8528, {%r12250, %r12249};
	xor.b64  	%rd8529, %rd8528, %rd8527;
	shf.l.wrap.b32 	%r12251, %r12245, %r12246, 23;
	shf.l.wrap.b32 	%r12252, %r12246, %r12245, 23;
	mov.b64 	%rd8530, {%r12252, %r12251};
	xor.b64  	%rd8531, %rd8529, %rd8530;
	xor.b64  	%rd8532, %rd8490, %rd8465;
	and.b64  	%rd8533, %rd8515, %rd8532;
	xor.b64  	%rd8534, %rd8533, %rd8465;
	add.s64 	%rd8535, %rd8440, %rd8283;
	ld.const.u64 	%rd8536, [k_sha512+544];
	add.s64 	%rd8537, %rd8535, %rd8536;
	add.s64 	%rd8538, %rd8537, %rd8534;
	add.s64 	%rd8539, %rd8538, %rd8531;
	add.s64 	%rd8540, %rd8539, %rd8451;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12253,%dummy}, %rd8526;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12254}, %rd8526;
	}
	shf.r.wrap.b32 	%r12255, %r12254, %r12253, 28;
	shf.r.wrap.b32 	%r12256, %r12253, %r12254, 28;
	mov.b64 	%rd8541, {%r12256, %r12255};
	shf.l.wrap.b32 	%r12257, %r12253, %r12254, 30;
	shf.l.wrap.b32 	%r12258, %r12254, %r12253, 30;
	mov.b64 	%rd8542, {%r12258, %r12257};
	xor.b64  	%rd8543, %rd8542, %rd8541;
	shf.l.wrap.b32 	%r12259, %r12253, %r12254, 25;
	shf.l.wrap.b32 	%r12260, %r12254, %r12253, 25;
	mov.b64 	%rd8544, {%r12260, %r12259};
	xor.b64  	%rd8545, %rd8543, %rd8544;
	xor.b64  	%rd8546, %rd8526, %rd8476;
	xor.b64  	%rd8547, %rd8526, %rd8501;
	and.b64  	%rd8548, %rd8547, %rd8546;
	xor.b64  	%rd8549, %rd8548, %rd8526;
	add.s64 	%rd8550, %rd8539, %rd8549;
	add.s64 	%rd8551, %rd8550, %rd8545;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12261,%dummy}, %rd8540;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12262}, %rd8540;
	}
	shf.r.wrap.b32 	%r12263, %r12262, %r12261, 14;
	shf.r.wrap.b32 	%r12264, %r12261, %r12262, 14;
	mov.b64 	%rd8552, {%r12264, %r12263};
	shf.r.wrap.b32 	%r12265, %r12262, %r12261, 18;
	shf.r.wrap.b32 	%r12266, %r12261, %r12262, 18;
	mov.b64 	%rd8553, {%r12266, %r12265};
	xor.b64  	%rd8554, %rd8553, %rd8552;
	shf.l.wrap.b32 	%r12267, %r12261, %r12262, 23;
	shf.l.wrap.b32 	%r12268, %r12262, %r12261, 23;
	mov.b64 	%rd8555, {%r12268, %r12267};
	xor.b64  	%rd8556, %rd8554, %rd8555;
	xor.b64  	%rd8557, %rd8515, %rd8490;
	and.b64  	%rd8558, %rd8540, %rd8557;
	xor.b64  	%rd8559, %rd8558, %rd8490;
	add.s64 	%rd8560, %rd8465, %rd8296;
	ld.const.u64 	%rd8561, [k_sha512+552];
	add.s64 	%rd8562, %rd8560, %rd8561;
	add.s64 	%rd8563, %rd8562, %rd8559;
	add.s64 	%rd8564, %rd8563, %rd8556;
	add.s64 	%rd8565, %rd8564, %rd8476;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12269,%dummy}, %rd8551;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12270}, %rd8551;
	}
	shf.r.wrap.b32 	%r12271, %r12270, %r12269, 28;
	shf.r.wrap.b32 	%r12272, %r12269, %r12270, 28;
	mov.b64 	%rd8566, {%r12272, %r12271};
	shf.l.wrap.b32 	%r12273, %r12269, %r12270, 30;
	shf.l.wrap.b32 	%r12274, %r12270, %r12269, 30;
	mov.b64 	%rd8567, {%r12274, %r12273};
	xor.b64  	%rd8568, %rd8567, %rd8566;
	shf.l.wrap.b32 	%r12275, %r12269, %r12270, 25;
	shf.l.wrap.b32 	%r12276, %r12270, %r12269, 25;
	mov.b64 	%rd8569, {%r12276, %r12275};
	xor.b64  	%rd8570, %rd8568, %rd8569;
	xor.b64  	%rd8571, %rd8551, %rd8501;
	xor.b64  	%rd8572, %rd8551, %rd8526;
	and.b64  	%rd8573, %rd8572, %rd8571;
	xor.b64  	%rd8574, %rd8573, %rd8551;
	add.s64 	%rd8575, %rd8564, %rd8574;
	add.s64 	%rd8576, %rd8575, %rd8570;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12277,%dummy}, %rd8565;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12278}, %rd8565;
	}
	shf.r.wrap.b32 	%r12279, %r12278, %r12277, 14;
	shf.r.wrap.b32 	%r12280, %r12277, %r12278, 14;
	mov.b64 	%rd8577, {%r12280, %r12279};
	shf.r.wrap.b32 	%r12281, %r12278, %r12277, 18;
	shf.r.wrap.b32 	%r12282, %r12277, %r12278, 18;
	mov.b64 	%rd8578, {%r12282, %r12281};
	xor.b64  	%rd8579, %rd8578, %rd8577;
	shf.l.wrap.b32 	%r12283, %r12277, %r12278, 23;
	shf.l.wrap.b32 	%r12284, %r12278, %r12277, 23;
	mov.b64 	%rd8580, {%r12284, %r12283};
	xor.b64  	%rd8581, %rd8579, %rd8580;
	xor.b64  	%rd8582, %rd8540, %rd8515;
	and.b64  	%rd8583, %rd8565, %rd8582;
	xor.b64  	%rd8584, %rd8583, %rd8515;
	add.s64 	%rd8585, %rd8490, %rd8309;
	ld.const.u64 	%rd8586, [k_sha512+560];
	add.s64 	%rd8587, %rd8585, %rd8586;
	add.s64 	%rd8588, %rd8587, %rd8584;
	add.s64 	%rd8589, %rd8588, %rd8581;
	add.s64 	%rd8590, %rd8589, %rd8501;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12285,%dummy}, %rd8576;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12286}, %rd8576;
	}
	shf.r.wrap.b32 	%r12287, %r12286, %r12285, 28;
	shf.r.wrap.b32 	%r12288, %r12285, %r12286, 28;
	mov.b64 	%rd8591, {%r12288, %r12287};
	shf.l.wrap.b32 	%r12289, %r12285, %r12286, 30;
	shf.l.wrap.b32 	%r12290, %r12286, %r12285, 30;
	mov.b64 	%rd8592, {%r12290, %r12289};
	xor.b64  	%rd8593, %rd8592, %rd8591;
	shf.l.wrap.b32 	%r12291, %r12285, %r12286, 25;
	shf.l.wrap.b32 	%r12292, %r12286, %r12285, 25;
	mov.b64 	%rd8594, {%r12292, %r12291};
	xor.b64  	%rd8595, %rd8593, %rd8594;
	xor.b64  	%rd8596, %rd8576, %rd8526;
	xor.b64  	%rd8597, %rd8576, %rd8551;
	and.b64  	%rd8598, %rd8597, %rd8596;
	xor.b64  	%rd8599, %rd8598, %rd8576;
	add.s64 	%rd8600, %rd8589, %rd8599;
	add.s64 	%rd8601, %rd8600, %rd8595;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12293,%dummy}, %rd8590;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12294}, %rd8590;
	}
	shf.r.wrap.b32 	%r12295, %r12294, %r12293, 14;
	shf.r.wrap.b32 	%r12296, %r12293, %r12294, 14;
	mov.b64 	%rd8602, {%r12296, %r12295};
	shf.r.wrap.b32 	%r12297, %r12294, %r12293, 18;
	shf.r.wrap.b32 	%r12298, %r12293, %r12294, 18;
	mov.b64 	%rd8603, {%r12298, %r12297};
	xor.b64  	%rd8604, %rd8603, %rd8602;
	shf.l.wrap.b32 	%r12299, %r12293, %r12294, 23;
	shf.l.wrap.b32 	%r12300, %r12294, %r12293, 23;
	mov.b64 	%rd8605, {%r12300, %r12299};
	xor.b64  	%rd8606, %rd8604, %rd8605;
	xor.b64  	%rd8607, %rd8565, %rd8540;
	and.b64  	%rd8608, %rd8590, %rd8607;
	xor.b64  	%rd8609, %rd8608, %rd8540;
	add.s64 	%rd8610, %rd8515, %rd8322;
	ld.const.u64 	%rd8611, [k_sha512+568];
	add.s64 	%rd8612, %rd8610, %rd8611;
	add.s64 	%rd8613, %rd8612, %rd8609;
	add.s64 	%rd8614, %rd8613, %rd8606;
	add.s64 	%rd8615, %rd8614, %rd8526;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12301,%dummy}, %rd8601;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12302}, %rd8601;
	}
	shf.r.wrap.b32 	%r12303, %r12302, %r12301, 28;
	shf.r.wrap.b32 	%r12304, %r12301, %r12302, 28;
	mov.b64 	%rd8616, {%r12304, %r12303};
	shf.l.wrap.b32 	%r12305, %r12301, %r12302, 30;
	shf.l.wrap.b32 	%r12306, %r12302, %r12301, 30;
	mov.b64 	%rd8617, {%r12306, %r12305};
	xor.b64  	%rd8618, %rd8617, %rd8616;
	shf.l.wrap.b32 	%r12307, %r12301, %r12302, 25;
	shf.l.wrap.b32 	%r12308, %r12302, %r12301, 25;
	mov.b64 	%rd8619, {%r12308, %r12307};
	xor.b64  	%rd8620, %rd8618, %rd8619;
	xor.b64  	%rd8621, %rd8601, %rd8551;
	xor.b64  	%rd8622, %rd8601, %rd8576;
	and.b64  	%rd8623, %rd8622, %rd8621;
	xor.b64  	%rd8624, %rd8623, %rd8601;
	add.s64 	%rd8625, %rd8614, %rd8624;
	add.s64 	%rd8626, %rd8625, %rd8620;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12309,%dummy}, %rd8615;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12310}, %rd8615;
	}
	shf.r.wrap.b32 	%r12311, %r12310, %r12309, 14;
	shf.r.wrap.b32 	%r12312, %r12309, %r12310, 14;
	mov.b64 	%rd8627, {%r12312, %r12311};
	shf.r.wrap.b32 	%r12313, %r12310, %r12309, 18;
	shf.r.wrap.b32 	%r12314, %r12309, %r12310, 18;
	mov.b64 	%rd8628, {%r12314, %r12313};
	xor.b64  	%rd8629, %rd8628, %rd8627;
	shf.l.wrap.b32 	%r12315, %r12309, %r12310, 23;
	shf.l.wrap.b32 	%r12316, %r12310, %r12309, 23;
	mov.b64 	%rd8630, {%r12316, %r12315};
	xor.b64  	%rd8631, %rd8629, %rd8630;
	xor.b64  	%rd8632, %rd8590, %rd8565;
	and.b64  	%rd8633, %rd8615, %rd8632;
	xor.b64  	%rd8634, %rd8633, %rd8565;
	add.s64 	%rd8635, %rd8540, %rd8335;
	ld.const.u64 	%rd8636, [k_sha512+576];
	add.s64 	%rd8637, %rd8635, %rd8636;
	add.s64 	%rd8638, %rd8637, %rd8634;
	add.s64 	%rd8639, %rd8638, %rd8631;
	add.s64 	%rd8640, %rd8639, %rd8551;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12317,%dummy}, %rd8626;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12318}, %rd8626;
	}
	shf.r.wrap.b32 	%r12319, %r12318, %r12317, 28;
	shf.r.wrap.b32 	%r12320, %r12317, %r12318, 28;
	mov.b64 	%rd8641, {%r12320, %r12319};
	shf.l.wrap.b32 	%r12321, %r12317, %r12318, 30;
	shf.l.wrap.b32 	%r12322, %r12318, %r12317, 30;
	mov.b64 	%rd8642, {%r12322, %r12321};
	xor.b64  	%rd8643, %rd8642, %rd8641;
	shf.l.wrap.b32 	%r12323, %r12317, %r12318, 25;
	shf.l.wrap.b32 	%r12324, %r12318, %r12317, 25;
	mov.b64 	%rd8644, {%r12324, %r12323};
	xor.b64  	%rd8645, %rd8643, %rd8644;
	xor.b64  	%rd8646, %rd8626, %rd8576;
	xor.b64  	%rd8647, %rd8626, %rd8601;
	and.b64  	%rd8648, %rd8647, %rd8646;
	xor.b64  	%rd8649, %rd8648, %rd8626;
	add.s64 	%rd8650, %rd8639, %rd8649;
	add.s64 	%rd8651, %rd8650, %rd8645;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12325,%dummy}, %rd8640;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12326}, %rd8640;
	}
	shf.r.wrap.b32 	%r12327, %r12326, %r12325, 14;
	shf.r.wrap.b32 	%r12328, %r12325, %r12326, 14;
	mov.b64 	%rd8652, {%r12328, %r12327};
	shf.r.wrap.b32 	%r12329, %r12326, %r12325, 18;
	shf.r.wrap.b32 	%r12330, %r12325, %r12326, 18;
	mov.b64 	%rd8653, {%r12330, %r12329};
	xor.b64  	%rd8654, %rd8653, %rd8652;
	shf.l.wrap.b32 	%r12331, %r12325, %r12326, 23;
	shf.l.wrap.b32 	%r12332, %r12326, %r12325, 23;
	mov.b64 	%rd8655, {%r12332, %r12331};
	xor.b64  	%rd8656, %rd8654, %rd8655;
	xor.b64  	%rd8657, %rd8615, %rd8590;
	and.b64  	%rd8658, %rd8640, %rd8657;
	xor.b64  	%rd8659, %rd8658, %rd8590;
	add.s64 	%rd8660, %rd8565, %rd8348;
	ld.const.u64 	%rd8661, [k_sha512+584];
	add.s64 	%rd8662, %rd8660, %rd8661;
	add.s64 	%rd8663, %rd8662, %rd8659;
	add.s64 	%rd8664, %rd8663, %rd8656;
	add.s64 	%rd8665, %rd8664, %rd8576;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12333,%dummy}, %rd8651;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12334}, %rd8651;
	}
	shf.r.wrap.b32 	%r12335, %r12334, %r12333, 28;
	shf.r.wrap.b32 	%r12336, %r12333, %r12334, 28;
	mov.b64 	%rd8666, {%r12336, %r12335};
	shf.l.wrap.b32 	%r12337, %r12333, %r12334, 30;
	shf.l.wrap.b32 	%r12338, %r12334, %r12333, 30;
	mov.b64 	%rd8667, {%r12338, %r12337};
	xor.b64  	%rd8668, %rd8667, %rd8666;
	shf.l.wrap.b32 	%r12339, %r12333, %r12334, 25;
	shf.l.wrap.b32 	%r12340, %r12334, %r12333, 25;
	mov.b64 	%rd8669, {%r12340, %r12339};
	xor.b64  	%rd8670, %rd8668, %rd8669;
	xor.b64  	%rd8671, %rd8651, %rd8601;
	xor.b64  	%rd8672, %rd8651, %rd8626;
	and.b64  	%rd8673, %rd8672, %rd8671;
	xor.b64  	%rd8674, %rd8673, %rd8651;
	add.s64 	%rd8675, %rd8664, %rd8674;
	add.s64 	%rd8676, %rd8675, %rd8670;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12341,%dummy}, %rd8665;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12342}, %rd8665;
	}
	shf.r.wrap.b32 	%r12343, %r12342, %r12341, 14;
	shf.r.wrap.b32 	%r12344, %r12341, %r12342, 14;
	mov.b64 	%rd8677, {%r12344, %r12343};
	shf.r.wrap.b32 	%r12345, %r12342, %r12341, 18;
	shf.r.wrap.b32 	%r12346, %r12341, %r12342, 18;
	mov.b64 	%rd8678, {%r12346, %r12345};
	xor.b64  	%rd8679, %rd8678, %rd8677;
	shf.l.wrap.b32 	%r12347, %r12341, %r12342, 23;
	shf.l.wrap.b32 	%r12348, %r12342, %r12341, 23;
	mov.b64 	%rd8680, {%r12348, %r12347};
	xor.b64  	%rd8681, %rd8679, %rd8680;
	xor.b64  	%rd8682, %rd8640, %rd8615;
	and.b64  	%rd8683, %rd8665, %rd8682;
	xor.b64  	%rd8684, %rd8683, %rd8615;
	add.s64 	%rd8685, %rd8590, %rd8361;
	ld.const.u64 	%rd8686, [k_sha512+592];
	add.s64 	%rd8687, %rd8685, %rd8686;
	add.s64 	%rd8688, %rd8687, %rd8684;
	add.s64 	%rd8689, %rd8688, %rd8681;
	add.s64 	%rd8690, %rd8689, %rd8601;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12349,%dummy}, %rd8676;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12350}, %rd8676;
	}
	shf.r.wrap.b32 	%r12351, %r12350, %r12349, 28;
	shf.r.wrap.b32 	%r12352, %r12349, %r12350, 28;
	mov.b64 	%rd8691, {%r12352, %r12351};
	shf.l.wrap.b32 	%r12353, %r12349, %r12350, 30;
	shf.l.wrap.b32 	%r12354, %r12350, %r12349, 30;
	mov.b64 	%rd8692, {%r12354, %r12353};
	xor.b64  	%rd8693, %rd8692, %rd8691;
	shf.l.wrap.b32 	%r12355, %r12349, %r12350, 25;
	shf.l.wrap.b32 	%r12356, %r12350, %r12349, 25;
	mov.b64 	%rd8694, {%r12356, %r12355};
	xor.b64  	%rd8695, %rd8693, %rd8694;
	xor.b64  	%rd8696, %rd8676, %rd8626;
	xor.b64  	%rd8697, %rd8676, %rd8651;
	and.b64  	%rd8698, %rd8697, %rd8696;
	xor.b64  	%rd8699, %rd8698, %rd8676;
	add.s64 	%rd8700, %rd8689, %rd8699;
	add.s64 	%rd8701, %rd8700, %rd8695;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12357,%dummy}, %rd8690;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12358}, %rd8690;
	}
	shf.r.wrap.b32 	%r12359, %r12358, %r12357, 14;
	shf.r.wrap.b32 	%r12360, %r12357, %r12358, 14;
	mov.b64 	%rd8702, {%r12360, %r12359};
	shf.r.wrap.b32 	%r12361, %r12358, %r12357, 18;
	shf.r.wrap.b32 	%r12362, %r12357, %r12358, 18;
	mov.b64 	%rd8703, {%r12362, %r12361};
	xor.b64  	%rd8704, %rd8703, %rd8702;
	shf.l.wrap.b32 	%r12363, %r12357, %r12358, 23;
	shf.l.wrap.b32 	%r12364, %r12358, %r12357, 23;
	mov.b64 	%rd8705, {%r12364, %r12363};
	xor.b64  	%rd8706, %rd8704, %rd8705;
	xor.b64  	%rd8707, %rd8665, %rd8640;
	and.b64  	%rd8708, %rd8690, %rd8707;
	xor.b64  	%rd8709, %rd8708, %rd8640;
	add.s64 	%rd8710, %rd8615, %rd8374;
	ld.const.u64 	%rd8711, [k_sha512+600];
	add.s64 	%rd8712, %rd8710, %rd8711;
	add.s64 	%rd8713, %rd8712, %rd8709;
	add.s64 	%rd8714, %rd8713, %rd8706;
	add.s64 	%rd8715, %rd8714, %rd8626;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12365,%dummy}, %rd8701;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12366}, %rd8701;
	}
	shf.r.wrap.b32 	%r12367, %r12366, %r12365, 28;
	shf.r.wrap.b32 	%r12368, %r12365, %r12366, 28;
	mov.b64 	%rd8716, {%r12368, %r12367};
	shf.l.wrap.b32 	%r12369, %r12365, %r12366, 30;
	shf.l.wrap.b32 	%r12370, %r12366, %r12365, 30;
	mov.b64 	%rd8717, {%r12370, %r12369};
	xor.b64  	%rd8718, %rd8717, %rd8716;
	shf.l.wrap.b32 	%r12371, %r12365, %r12366, 25;
	shf.l.wrap.b32 	%r12372, %r12366, %r12365, 25;
	mov.b64 	%rd8719, {%r12372, %r12371};
	xor.b64  	%rd8720, %rd8718, %rd8719;
	xor.b64  	%rd8721, %rd8701, %rd8651;
	xor.b64  	%rd8722, %rd8701, %rd8676;
	and.b64  	%rd8723, %rd8722, %rd8721;
	xor.b64  	%rd8724, %rd8723, %rd8701;
	add.s64 	%rd8725, %rd8714, %rd8724;
	add.s64 	%rd8726, %rd8725, %rd8720;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12373,%dummy}, %rd8715;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12374}, %rd8715;
	}
	shf.r.wrap.b32 	%r12375, %r12374, %r12373, 14;
	shf.r.wrap.b32 	%r12376, %r12373, %r12374, 14;
	mov.b64 	%rd8727, {%r12376, %r12375};
	shf.r.wrap.b32 	%r12377, %r12374, %r12373, 18;
	shf.r.wrap.b32 	%r12378, %r12373, %r12374, 18;
	mov.b64 	%rd8728, {%r12378, %r12377};
	xor.b64  	%rd8729, %rd8728, %rd8727;
	shf.l.wrap.b32 	%r12379, %r12373, %r12374, 23;
	shf.l.wrap.b32 	%r12380, %r12374, %r12373, 23;
	mov.b64 	%rd8730, {%r12380, %r12379};
	xor.b64  	%rd8731, %rd8729, %rd8730;
	xor.b64  	%rd8732, %rd8690, %rd8665;
	and.b64  	%rd8733, %rd8715, %rd8732;
	xor.b64  	%rd8734, %rd8733, %rd8665;
	add.s64 	%rd8735, %rd8640, %rd8387;
	ld.const.u64 	%rd8736, [k_sha512+608];
	add.s64 	%rd8737, %rd8735, %rd8736;
	add.s64 	%rd8738, %rd8737, %rd8734;
	add.s64 	%rd8739, %rd8738, %rd8731;
	add.s64 	%rd8740, %rd8739, %rd8651;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12381,%dummy}, %rd8726;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12382}, %rd8726;
	}
	shf.r.wrap.b32 	%r12383, %r12382, %r12381, 28;
	shf.r.wrap.b32 	%r12384, %r12381, %r12382, 28;
	mov.b64 	%rd8741, {%r12384, %r12383};
	shf.l.wrap.b32 	%r12385, %r12381, %r12382, 30;
	shf.l.wrap.b32 	%r12386, %r12382, %r12381, 30;
	mov.b64 	%rd8742, {%r12386, %r12385};
	xor.b64  	%rd8743, %rd8742, %rd8741;
	shf.l.wrap.b32 	%r12387, %r12381, %r12382, 25;
	shf.l.wrap.b32 	%r12388, %r12382, %r12381, 25;
	mov.b64 	%rd8744, {%r12388, %r12387};
	xor.b64  	%rd8745, %rd8743, %rd8744;
	xor.b64  	%rd8746, %rd8726, %rd8676;
	xor.b64  	%rd8747, %rd8726, %rd8701;
	and.b64  	%rd8748, %rd8747, %rd8746;
	xor.b64  	%rd8749, %rd8748, %rd8726;
	add.s64 	%rd8750, %rd8739, %rd8749;
	add.s64 	%rd8751, %rd8750, %rd8745;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12389,%dummy}, %rd8740;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12390}, %rd8740;
	}
	shf.r.wrap.b32 	%r12391, %r12390, %r12389, 14;
	shf.r.wrap.b32 	%r12392, %r12389, %r12390, 14;
	mov.b64 	%rd8752, {%r12392, %r12391};
	shf.r.wrap.b32 	%r12393, %r12390, %r12389, 18;
	shf.r.wrap.b32 	%r12394, %r12389, %r12390, 18;
	mov.b64 	%rd8753, {%r12394, %r12393};
	xor.b64  	%rd8754, %rd8753, %rd8752;
	shf.l.wrap.b32 	%r12395, %r12389, %r12390, 23;
	shf.l.wrap.b32 	%r12396, %r12390, %r12389, 23;
	mov.b64 	%rd8755, {%r12396, %r12395};
	xor.b64  	%rd8756, %rd8754, %rd8755;
	xor.b64  	%rd8757, %rd8715, %rd8690;
	and.b64  	%rd8758, %rd8740, %rd8757;
	xor.b64  	%rd8759, %rd8758, %rd8690;
	add.s64 	%rd8760, %rd8665, %rd8400;
	ld.const.u64 	%rd8761, [k_sha512+616];
	add.s64 	%rd8762, %rd8760, %rd8761;
	add.s64 	%rd8763, %rd8762, %rd8759;
	add.s64 	%rd8764, %rd8763, %rd8756;
	add.s64 	%rd8765, %rd8764, %rd8676;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12397,%dummy}, %rd8751;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12398}, %rd8751;
	}
	shf.r.wrap.b32 	%r12399, %r12398, %r12397, 28;
	shf.r.wrap.b32 	%r12400, %r12397, %r12398, 28;
	mov.b64 	%rd8766, {%r12400, %r12399};
	shf.l.wrap.b32 	%r12401, %r12397, %r12398, 30;
	shf.l.wrap.b32 	%r12402, %r12398, %r12397, 30;
	mov.b64 	%rd8767, {%r12402, %r12401};
	xor.b64  	%rd8768, %rd8767, %rd8766;
	shf.l.wrap.b32 	%r12403, %r12397, %r12398, 25;
	shf.l.wrap.b32 	%r12404, %r12398, %r12397, 25;
	mov.b64 	%rd8769, {%r12404, %r12403};
	xor.b64  	%rd8770, %rd8768, %rd8769;
	xor.b64  	%rd8771, %rd8751, %rd8701;
	xor.b64  	%rd8772, %rd8751, %rd8726;
	and.b64  	%rd8773, %rd8772, %rd8771;
	xor.b64  	%rd8774, %rd8773, %rd8751;
	add.s64 	%rd8775, %rd8764, %rd8774;
	add.s64 	%rd8776, %rd8775, %rd8770;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12405,%dummy}, %rd8765;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12406}, %rd8765;
	}
	shf.r.wrap.b32 	%r12407, %r12406, %r12405, 14;
	shf.r.wrap.b32 	%r12408, %r12405, %r12406, 14;
	mov.b64 	%rd8777, {%r12408, %r12407};
	shf.r.wrap.b32 	%r12409, %r12406, %r12405, 18;
	shf.r.wrap.b32 	%r12410, %r12405, %r12406, 18;
	mov.b64 	%rd8778, {%r12410, %r12409};
	xor.b64  	%rd8779, %rd8778, %rd8777;
	shf.l.wrap.b32 	%r12411, %r12405, %r12406, 23;
	shf.l.wrap.b32 	%r12412, %r12406, %r12405, 23;
	mov.b64 	%rd8780, {%r12412, %r12411};
	xor.b64  	%rd8781, %rd8779, %rd8780;
	xor.b64  	%rd8782, %rd8740, %rd8715;
	and.b64  	%rd8783, %rd8765, %rd8782;
	xor.b64  	%rd8784, %rd8783, %rd8715;
	add.s64 	%rd8785, %rd8690, %rd8413;
	ld.const.u64 	%rd8786, [k_sha512+624];
	add.s64 	%rd8787, %rd8785, %rd8786;
	add.s64 	%rd8788, %rd8787, %rd8784;
	add.s64 	%rd8789, %rd8788, %rd8781;
	add.s64 	%rd8790, %rd8789, %rd8701;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12413,%dummy}, %rd8776;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12414}, %rd8776;
	}
	shf.r.wrap.b32 	%r12415, %r12414, %r12413, 28;
	shf.r.wrap.b32 	%r12416, %r12413, %r12414, 28;
	mov.b64 	%rd8791, {%r12416, %r12415};
	shf.l.wrap.b32 	%r12417, %r12413, %r12414, 30;
	shf.l.wrap.b32 	%r12418, %r12414, %r12413, 30;
	mov.b64 	%rd8792, {%r12418, %r12417};
	xor.b64  	%rd8793, %rd8792, %rd8791;
	shf.l.wrap.b32 	%r12419, %r12413, %r12414, 25;
	shf.l.wrap.b32 	%r12420, %r12414, %r12413, 25;
	mov.b64 	%rd8794, {%r12420, %r12419};
	xor.b64  	%rd8795, %rd8793, %rd8794;
	xor.b64  	%rd8796, %rd8776, %rd8726;
	xor.b64  	%rd8797, %rd8776, %rd8751;
	and.b64  	%rd8798, %rd8797, %rd8796;
	xor.b64  	%rd8799, %rd8798, %rd8776;
	add.s64 	%rd8800, %rd8789, %rd8799;
	add.s64 	%rd8801, %rd8800, %rd8795;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12421,%dummy}, %rd8790;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12422}, %rd8790;
	}
	shf.r.wrap.b32 	%r12423, %r12422, %r12421, 14;
	shf.r.wrap.b32 	%r12424, %r12421, %r12422, 14;
	mov.b64 	%rd8802, {%r12424, %r12423};
	shf.r.wrap.b32 	%r12425, %r12422, %r12421, 18;
	shf.r.wrap.b32 	%r12426, %r12421, %r12422, 18;
	mov.b64 	%rd8803, {%r12426, %r12425};
	xor.b64  	%rd8804, %rd8803, %rd8802;
	shf.l.wrap.b32 	%r12427, %r12421, %r12422, 23;
	shf.l.wrap.b32 	%r12428, %r12422, %r12421, 23;
	mov.b64 	%rd8805, {%r12428, %r12427};
	xor.b64  	%rd8806, %rd8804, %rd8805;
	xor.b64  	%rd8807, %rd8765, %rd8740;
	and.b64  	%rd8808, %rd8790, %rd8807;
	xor.b64  	%rd8809, %rd8808, %rd8740;
	add.s64 	%rd8810, %rd8715, %rd8426;
	ld.const.u64 	%rd8811, [k_sha512+632];
	add.s64 	%rd8812, %rd8810, %rd8811;
	add.s64 	%rd8813, %rd8812, %rd8809;
	add.s64 	%rd8814, %rd8813, %rd8806;
	add.s64 	%rd8815, %rd8814, %rd8726;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12429,%dummy}, %rd8801;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12430}, %rd8801;
	}
	shf.r.wrap.b32 	%r12431, %r12430, %r12429, 28;
	shf.r.wrap.b32 	%r12432, %r12429, %r12430, 28;
	mov.b64 	%rd8816, {%r12432, %r12431};
	shf.l.wrap.b32 	%r12433, %r12429, %r12430, 30;
	shf.l.wrap.b32 	%r12434, %r12430, %r12429, 30;
	mov.b64 	%rd8817, {%r12434, %r12433};
	xor.b64  	%rd8818, %rd8817, %rd8816;
	shf.l.wrap.b32 	%r12435, %r12429, %r12430, 25;
	shf.l.wrap.b32 	%r12436, %r12430, %r12429, 25;
	mov.b64 	%rd8819, {%r12436, %r12435};
	xor.b64  	%rd8820, %rd8818, %rd8819;
	xor.b64  	%rd8821, %rd8801, %rd8751;
	xor.b64  	%rd8822, %rd8801, %rd8776;
	and.b64  	%rd8823, %rd8822, %rd8821;
	xor.b64  	%rd8824, %rd8823, %rd8801;
	add.s64 	%rd8825, %rd8814, %rd8824;
	add.s64 	%rd8826, %rd8825, %rd8820;
	add.s64 	%rd8827, %rd6021, %rd8826;
	st.local.u64 	[%rd10], %rd8827;
	add.s64 	%rd8828, %rd6029, %rd8801;
	st.local.u64 	[%rd14], %rd8828;
	add.s64 	%rd8829, %rd6027, %rd8776;
	st.local.u64 	[%rd14+8], %rd8829;
	add.s64 	%rd8830, %rd6019, %rd8751;
	st.local.u64 	[%rd14+16], %rd8830;
	add.s64 	%rd8831, %rd6003, %rd8815;
	st.local.u64 	[%rd14+24], %rd8831;
	add.s64 	%rd8832, %rd6010, %rd8790;
	st.local.u64 	[%rd14+32], %rd8832;
	add.s64 	%rd8833, %rd6009, %rd8765;
	st.local.u64 	[%rd14+40], %rd8833;
	add.s64 	%rd8834, %rd6014, %rd8740;
	st.local.u64 	[%rd14+48], %rd8834;
	st.local.u32 	[%rd14+56], %r12529;
	st.local.u32 	[%rd14+64], %r12531;
	st.local.u32 	[%rd14+72], %r12504;
	st.local.u32 	[%rd14+80], %r12502;
	st.local.u32 	[%rd14+88], %r12508;
	st.local.u32 	[%rd14+96], %r12506;
	st.local.u32 	[%rd14+104], %r12512;
	st.local.u32 	[%rd14+112], %r12510;
	st.local.u32 	[%rd14+120], %r12516;
	st.local.u32 	[%rd14+128], %r12514;
	st.local.u32 	[%rd14+136], %r12520;
	st.local.u32 	[%rd14+144], %r12518;
	st.local.u32 	[%rd14+152], %r12524;
	st.local.u32 	[%rd14+160], %r12522;
	st.local.u32 	[%rd14+168], %r12528;
	st.local.u32 	[%rd14+176], %r12526;
	st.local.u32 	[%rd15+4], %r12530;
	st.local.u32 	[%rd16+4], %r12532;
	st.local.u32 	[%rd17+4], %r12503;
	st.local.u32 	[%rd18+4], %r12501;
	st.local.u32 	[%rd19+4], %r12507;
	st.local.u32 	[%rd20+4], %r12505;
	st.local.u32 	[%rd21+4], %r12511;
	st.local.u32 	[%rd22+4], %r12509;
	st.local.u32 	[%rd23+4], %r12515;
	st.local.u32 	[%rd24+4], %r12513;
	st.local.u32 	[%rd25+4], %r12519;
	st.local.u32 	[%rd26+4], %r12517;
	st.local.u32 	[%rd27+4], %r12523;
	st.local.u32 	[%rd28+4], %r12521;
	st.local.u32 	[%rd29+4], %r12527;
	st.local.u32 	[%rd30+4], %r12525;
	add.s32 	%r12463, %r12463, 128;
	add.s32 	%r12464, %r12464, 32;
	mul.wide.s32 	%rd8835, %r12464, 4;
	add.s64 	%rd8836, %rd9, %rd8835;
	ld.local.u32 	%r12500, [%rd8836];

BB2_15:
	add.s32 	%r12440, %r2, -128;
	st.local.u32 	[%rd1], %r12500;
	add.s32 	%r721, %r12464, 1;
	mul.wide.s32 	%rd341, %r721, 4;
	add.s64 	%rd342, %rd9, %rd341;
	ld.local.u32 	%r12499, [%rd342];
	st.local.u32 	[%rd31], %r12499;
	add.s32 	%r722, %r12464, 2;
	mul.wide.s32 	%rd343, %r722, 4;
	add.s64 	%rd344, %rd9, %rd343;
	ld.local.u32 	%r723, [%rd344];
	st.local.u32 	[%rd31+4], %r723;
	add.s32 	%r724, %r12464, 3;
	mul.wide.s32 	%rd345, %r724, 4;
	add.s64 	%rd346, %rd9, %rd345;
	ld.local.u32 	%r725, [%rd346];
	st.local.u32 	[%rd31+8], %r725;
	add.s32 	%r726, %r12464, 4;
	mul.wide.s32 	%rd347, %r726, 4;
	add.s64 	%rd348, %rd9, %rd347;
	ld.local.u32 	%r727, [%rd348];
	st.local.u32 	[%rd2], %r727;
	add.s32 	%r728, %r12464, 5;
	mul.wide.s32 	%rd349, %r728, 4;
	add.s64 	%rd350, %rd9, %rd349;
	ld.local.u32 	%r729, [%rd350];
	st.local.u32 	[%rd32], %r729;
	add.s32 	%r730, %r12464, 6;
	mul.wide.s32 	%rd351, %r730, 4;
	add.s64 	%rd352, %rd9, %rd351;
	ld.local.u32 	%r731, [%rd352];
	st.local.u32 	[%rd32+4], %r731;
	add.s32 	%r732, %r12464, 7;
	mul.wide.s32 	%rd353, %r732, 4;
	add.s64 	%rd354, %rd9, %rd353;
	ld.local.u32 	%r733, [%rd354];
	st.local.u32 	[%rd32+8], %r733;
	add.s32 	%r734, %r12464, 8;
	mul.wide.s32 	%rd355, %r734, 4;
	add.s64 	%rd356, %rd9, %rd355;
	ld.local.u32 	%r735, [%rd356];
	st.local.u32 	[%rd3], %r735;
	add.s32 	%r736, %r12464, 9;
	mul.wide.s32 	%rd357, %r736, 4;
	add.s64 	%rd358, %rd9, %rd357;
	ld.local.u32 	%r737, [%rd358];
	st.local.u32 	[%rd33], %r737;
	add.s32 	%r738, %r12464, 10;
	mul.wide.s32 	%rd359, %r738, 4;
	add.s64 	%rd360, %rd9, %rd359;
	ld.local.u32 	%r739, [%rd360];
	st.local.u32 	[%rd33+4], %r739;
	add.s32 	%r740, %r12464, 11;
	mul.wide.s32 	%rd361, %r740, 4;
	add.s64 	%rd362, %rd9, %rd361;
	ld.local.u32 	%r741, [%rd362];
	st.local.u32 	[%rd33+8], %r741;
	add.s32 	%r742, %r12464, 12;
	mul.wide.s32 	%rd363, %r742, 4;
	add.s64 	%rd364, %rd9, %rd363;
	ld.local.u32 	%r743, [%rd364];
	st.local.u32 	[%rd4], %r743;
	add.s32 	%r744, %r12464, 13;
	mul.wide.s32 	%rd365, %r744, 4;
	add.s64 	%rd366, %rd9, %rd365;
	ld.local.u32 	%r745, [%rd366];
	st.local.u32 	[%rd34], %r745;
	add.s32 	%r746, %r12464, 14;
	mul.wide.s32 	%rd367, %r746, 4;
	add.s64 	%rd368, %rd9, %rd367;
	ld.local.u32 	%r747, [%rd368];
	st.local.u32 	[%rd34+4], %r747;
	add.s32 	%r748, %r12464, 15;
	mul.wide.s32 	%rd369, %r748, 4;
	add.s64 	%rd370, %rd9, %rd369;
	ld.local.u32 	%r749, [%rd370];
	st.local.u32 	[%rd34+8], %r749;
	add.s32 	%r750, %r12464, 16;
	mul.wide.s32 	%rd371, %r750, 4;
	add.s64 	%rd372, %rd9, %rd371;
	ld.local.u32 	%r751, [%rd372];
	st.local.u32 	[%rd5], %r751;
	add.s32 	%r752, %r12464, 17;
	mul.wide.s32 	%rd373, %r752, 4;
	add.s64 	%rd374, %rd9, %rd373;
	ld.local.u32 	%r753, [%rd374];
	st.local.u32 	[%rd35], %r753;
	add.s32 	%r754, %r12464, 18;
	mul.wide.s32 	%rd375, %r754, 4;
	add.s64 	%rd376, %rd9, %rd375;
	ld.local.u32 	%r755, [%rd376];
	st.local.u32 	[%rd35+4], %r755;
	add.s32 	%r756, %r12464, 19;
	mul.wide.s32 	%rd377, %r756, 4;
	add.s64 	%rd378, %rd9, %rd377;
	ld.local.u32 	%r757, [%rd378];
	st.local.u32 	[%rd35+8], %r757;
	add.s32 	%r758, %r12464, 20;
	mul.wide.s32 	%rd379, %r758, 4;
	add.s64 	%rd380, %rd9, %rd379;
	ld.local.u32 	%r759, [%rd380];
	st.local.u32 	[%rd6], %r759;
	add.s32 	%r760, %r12464, 21;
	mul.wide.s32 	%rd381, %r760, 4;
	add.s64 	%rd382, %rd9, %rd381;
	ld.local.u32 	%r761, [%rd382];
	st.local.u32 	[%rd36], %r761;
	add.s32 	%r762, %r12464, 22;
	mul.wide.s32 	%rd383, %r762, 4;
	add.s64 	%rd384, %rd9, %rd383;
	ld.local.u32 	%r763, [%rd384];
	st.local.u32 	[%rd36+4], %r763;
	add.s32 	%r764, %r12464, 23;
	mul.wide.s32 	%rd385, %r764, 4;
	add.s64 	%rd386, %rd9, %rd385;
	ld.local.u32 	%r765, [%rd386];
	st.local.u32 	[%rd36+8], %r765;
	add.s32 	%r766, %r12464, 24;
	mul.wide.s32 	%rd387, %r766, 4;
	add.s64 	%rd388, %rd9, %rd387;
	ld.local.u32 	%r767, [%rd388];
	st.local.u32 	[%rd7], %r767;
	add.s32 	%r768, %r12464, 25;
	mul.wide.s32 	%rd389, %r768, 4;
	add.s64 	%rd390, %rd9, %rd389;
	ld.local.u32 	%r769, [%rd390];
	st.local.u32 	[%rd37], %r769;
	add.s32 	%r770, %r12464, 26;
	mul.wide.s32 	%rd391, %r770, 4;
	add.s64 	%rd392, %rd9, %rd391;
	ld.local.u32 	%r771, [%rd392];
	st.local.u32 	[%rd37+4], %r771;
	add.s32 	%r772, %r12464, 27;
	mul.wide.s32 	%rd393, %r772, 4;
	add.s64 	%rd394, %rd9, %rd393;
	ld.local.u32 	%r773, [%rd394];
	st.local.u32 	[%rd37+8], %r773;
	add.s32 	%r774, %r12464, 28;
	mul.wide.s32 	%rd395, %r774, 4;
	add.s64 	%rd396, %rd9, %rd395;
	ld.local.u32 	%r775, [%rd396];
	st.local.u32 	[%rd8], %r775;
	add.s32 	%r776, %r12464, 29;
	mul.wide.s32 	%rd397, %r776, 4;
	add.s64 	%rd398, %rd9, %rd397;
	ld.local.u32 	%r777, [%rd398];
	st.local.u32 	[%rd38], %r777;
	add.s32 	%r778, %r12464, 30;
	mul.wide.s32 	%rd399, %r778, 4;
	add.s64 	%rd400, %rd9, %rd399;
	ld.local.u32 	%r779, [%rd400];
	st.local.u32 	[%rd38+4], %r779;
	add.s32 	%r780, %r12464, 31;
	mul.wide.s32 	%rd401, %r780, 4;
	add.s64 	%rd402, %rd9, %rd401;
	ld.local.u32 	%r28, [%rd402];
	st.local.u32 	[%rd38+8], %r28;
	setp.lt.s32	%p11, %r12463, %r12440;
	@%p11 bra 	BB2_367;
	bra.uni 	BB2_16;

BB2_367:
	ld.local.u32 	%r5082, [%rd14+184];
	add.s32 	%r5083, %r5082, 128;
	st.local.u32 	[%rd14+184], %r5083;
	bfe.u32 	%r5081, %r5082, 2, 5;
	and.b32  	%r5084, %r5082, 3;
	shl.b32 	%r5085, %r5084, 2;
	mov.u32 	%r5086, 1985229328;
	shr.u32 	%r5087, %r5086, %r5085;
	and.b32  	%r115, %r5087, 65535;
	mov.u32 	%r12501, 0;
	setp.gt.s32	%p228, %r5081, 15;
	@%p228 bra 	BB2_400;

	setp.gt.s32	%p252, %r5081, 7;
	@%p252 bra 	BB2_385;

	setp.gt.s32	%p264, %r5081, 3;
	@%p264 bra 	BB2_377;

	setp.gt.s32	%p270, %r5081, 1;
	@%p270 bra 	BB2_374;

	setp.eq.s32	%p273, %r5081, 0;
	@%p273 bra 	BB2_451;
	bra.uni 	BB2_372;

BB2_451:
	mov.u32 	%r12501, 0;
	// inline asm
	prmt.b32 %r12529, %r12501, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r10365, %r10366}, [%rd38+4];
	// inline asm
	prmt.b32 %r10206, %r10366, %r10365, %r115;
	// inline asm
	st.local.u32 	[%rd38+8], %r10206;
	ld.local.u32 	%r10211, [%rd38+4];
	ld.local.u32 	%r10212, [%rd38];
	// inline asm
	prmt.b32 %r10210, %r10211, %r10212, %r115;
	// inline asm
	st.local.u32 	[%rd38+4], %r10210;
	ld.local.u32 	%r10215, [%rd38];
	ld.local.u32 	%r10216, [%rd8];
	// inline asm
	prmt.b32 %r10214, %r10215, %r10216, %r115;
	// inline asm
	st.local.u32 	[%rd38], %r10214;
	ld.local.u32 	%r10219, [%rd8];
	ld.local.u32 	%r10220, [%rd37+8];
	// inline asm
	prmt.b32 %r10218, %r10219, %r10220, %r115;
	// inline asm
	st.local.u32 	[%rd8], %r10218;
	ld.local.v2.u32 	{%r10367, %r10368}, [%rd37+4];
	// inline asm
	prmt.b32 %r10222, %r10368, %r10367, %r115;
	// inline asm
	st.local.u32 	[%rd37+8], %r10222;
	ld.local.u32 	%r10227, [%rd37+4];
	ld.local.u32 	%r10228, [%rd37];
	// inline asm
	prmt.b32 %r10226, %r10227, %r10228, %r115;
	// inline asm
	st.local.u32 	[%rd37+4], %r10226;
	ld.local.u32 	%r10231, [%rd37];
	ld.local.u32 	%r10232, [%rd7];
	// inline asm
	prmt.b32 %r10230, %r10231, %r10232, %r115;
	// inline asm
	st.local.u32 	[%rd37], %r10230;
	ld.local.u32 	%r10235, [%rd7];
	ld.local.u32 	%r10236, [%rd36+8];
	// inline asm
	prmt.b32 %r10234, %r10235, %r10236, %r115;
	// inline asm
	st.local.u32 	[%rd7], %r10234;
	ld.local.v2.u32 	{%r10369, %r10370}, [%rd36+4];
	// inline asm
	prmt.b32 %r10238, %r10370, %r10369, %r115;
	// inline asm
	st.local.u32 	[%rd36+8], %r10238;
	ld.local.u32 	%r10243, [%rd36+4];
	ld.local.u32 	%r10244, [%rd36];
	// inline asm
	prmt.b32 %r10242, %r10243, %r10244, %r115;
	// inline asm
	st.local.u32 	[%rd36+4], %r10242;
	ld.local.u32 	%r10247, [%rd36];
	ld.local.u32 	%r10248, [%rd6];
	// inline asm
	prmt.b32 %r10246, %r10247, %r10248, %r115;
	// inline asm
	st.local.u32 	[%rd36], %r10246;
	ld.local.u32 	%r10251, [%rd6];
	ld.local.u32 	%r10252, [%rd35+8];
	// inline asm
	prmt.b32 %r10250, %r10251, %r10252, %r115;
	// inline asm
	st.local.u32 	[%rd6], %r10250;
	ld.local.v2.u32 	{%r10371, %r10372}, [%rd35+4];
	// inline asm
	prmt.b32 %r10254, %r10372, %r10371, %r115;
	// inline asm
	st.local.u32 	[%rd35+8], %r10254;
	ld.local.u32 	%r10259, [%rd35+4];
	ld.local.u32 	%r10260, [%rd35];
	// inline asm
	prmt.b32 %r10258, %r10259, %r10260, %r115;
	// inline asm
	st.local.u32 	[%rd35+4], %r10258;
	ld.local.u32 	%r10263, [%rd35];
	ld.local.u32 	%r10264, [%rd5];
	// inline asm
	prmt.b32 %r10262, %r10263, %r10264, %r115;
	// inline asm
	st.local.u32 	[%rd35], %r10262;
	ld.local.u32 	%r10267, [%rd5];
	ld.local.u32 	%r10268, [%rd34+8];
	// inline asm
	prmt.b32 %r10266, %r10267, %r10268, %r115;
	// inline asm
	st.local.u32 	[%rd5], %r10266;
	ld.local.v2.u32 	{%r10373, %r10374}, [%rd34+4];
	// inline asm
	prmt.b32 %r10270, %r10374, %r10373, %r115;
	// inline asm
	st.local.u32 	[%rd34+8], %r10270;
	ld.local.u32 	%r10275, [%rd34+4];
	ld.local.u32 	%r10276, [%rd34];
	// inline asm
	prmt.b32 %r10274, %r10275, %r10276, %r115;
	// inline asm
	st.local.u32 	[%rd34+4], %r10274;
	ld.local.u32 	%r10279, [%rd34];
	ld.local.u32 	%r10280, [%rd4];
	// inline asm
	prmt.b32 %r10278, %r10279, %r10280, %r115;
	// inline asm
	st.local.u32 	[%rd34], %r10278;
	ld.local.u32 	%r10283, [%rd4];
	ld.local.u32 	%r10284, [%rd33+8];
	// inline asm
	prmt.b32 %r10282, %r10283, %r10284, %r115;
	// inline asm
	st.local.u32 	[%rd4], %r10282;
	ld.local.v2.u32 	{%r10375, %r10376}, [%rd33+4];
	// inline asm
	prmt.b32 %r10286, %r10376, %r10375, %r115;
	// inline asm
	st.local.u32 	[%rd33+8], %r10286;
	ld.local.u32 	%r10291, [%rd33+4];
	ld.local.u32 	%r10292, [%rd33];
	// inline asm
	prmt.b32 %r10290, %r10291, %r10292, %r115;
	// inline asm
	st.local.u32 	[%rd33+4], %r10290;
	ld.local.u32 	%r10295, [%rd33];
	ld.local.u32 	%r10296, [%rd3];
	// inline asm
	prmt.b32 %r10294, %r10295, %r10296, %r115;
	// inline asm
	st.local.u32 	[%rd33], %r10294;
	ld.local.u32 	%r10299, [%rd3];
	ld.local.u32 	%r10300, [%rd32+8];
	// inline asm
	prmt.b32 %r10298, %r10299, %r10300, %r115;
	// inline asm
	st.local.u32 	[%rd3], %r10298;
	ld.local.v2.u32 	{%r10377, %r10378}, [%rd32+4];
	// inline asm
	prmt.b32 %r10302, %r10378, %r10377, %r115;
	// inline asm
	st.local.u32 	[%rd32+8], %r10302;
	ld.local.u32 	%r10307, [%rd32+4];
	ld.local.u32 	%r10308, [%rd32];
	// inline asm
	prmt.b32 %r10306, %r10307, %r10308, %r115;
	// inline asm
	st.local.u32 	[%rd32+4], %r10306;
	ld.local.u32 	%r10311, [%rd32];
	ld.local.u32 	%r10312, [%rd2];
	// inline asm
	prmt.b32 %r10310, %r10311, %r10312, %r115;
	// inline asm
	st.local.u32 	[%rd32], %r10310;
	ld.local.u32 	%r10315, [%rd2];
	ld.local.u32 	%r10316, [%rd31+8];
	// inline asm
	prmt.b32 %r10314, %r10315, %r10316, %r115;
	// inline asm
	st.local.u32 	[%rd2], %r10314;
	ld.local.v2.u32 	{%r10379, %r10380}, [%rd31+4];
	// inline asm
	prmt.b32 %r10318, %r10380, %r10379, %r115;
	// inline asm
	st.local.u32 	[%rd31+8], %r10318;
	ld.local.u32 	%r10323, [%rd31+4];
	ld.local.u32 	%r10324, [%rd31];
	// inline asm
	prmt.b32 %r10322, %r10323, %r10324, %r115;
	// inline asm
	st.local.u32 	[%rd31+4], %r10322;
	ld.local.u32 	%r10327, [%rd31];
	ld.local.u32 	%r10328, [%rd1];
	// inline asm
	prmt.b32 %r10326, %r10327, %r10328, %r115;
	// inline asm
	st.local.u32 	[%rd31], %r10326;
	ld.local.u32 	%r10331, [%rd1];
	// inline asm
	prmt.b32 %r12500, %r10331, %r12501, %r115;
	// inline asm
	st.local.u32 	[%rd1], %r12500;
	ld.local.u32 	%r12499, [%rd31];
	mov.u32 	%r12502, %r12501;
	mov.u32 	%r12503, %r12501;
	mov.u32 	%r12504, %r12501;
	mov.u32 	%r12505, %r12501;
	mov.u32 	%r12506, %r12501;
	mov.u32 	%r12507, %r12501;
	mov.u32 	%r12508, %r12501;
	mov.u32 	%r12509, %r12501;
	mov.u32 	%r12510, %r12501;
	mov.u32 	%r12511, %r12501;
	mov.u32 	%r12512, %r12501;
	mov.u32 	%r12513, %r12501;
	mov.u32 	%r12514, %r12501;
	mov.u32 	%r12515, %r12501;
	mov.u32 	%r12516, %r12501;
	mov.u32 	%r12517, %r12501;
	mov.u32 	%r12518, %r12501;
	mov.u32 	%r12519, %r12501;
	mov.u32 	%r12520, %r12501;
	mov.u32 	%r12521, %r12501;
	mov.u32 	%r12522, %r12501;
	mov.u32 	%r12523, %r12501;
	mov.u32 	%r12524, %r12501;
	mov.u32 	%r12525, %r12501;
	mov.u32 	%r12526, %r12501;
	mov.u32 	%r12527, %r12501;
	mov.u32 	%r12528, %r12501;
	mov.u32 	%r12530, %r12501;
	mov.u32 	%r12531, %r12501;
	mov.u32 	%r12532, %r12501;
	bra.uni 	BB2_452;

BB2_400:
	setp.gt.s32	%p229, %r5081, 23;
	@%p229 bra 	BB2_416;

	setp.gt.s32	%p241, %r5081, 19;
	@%p241 bra 	BB2_409;

	setp.gt.s32	%p247, %r5081, 17;
	@%p247 bra 	BB2_406;

	setp.eq.s32	%p250, %r5081, 16;
	@%p250 bra 	BB2_438;
	bra.uni 	BB2_404;

BB2_438:
	mov.u32 	%r12499, 0;
	// inline asm
	prmt.b32 %r12516, %r12499, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r7592, %r7593}, [%rd38+4];
	// inline asm
	prmt.b32 %r12509, %r7593, %r7592, %r115;
	// inline asm
	ld.local.u32 	%r7452, [%rd38+4];
	ld.local.u32 	%r7453, [%rd38];
	// inline asm
	prmt.b32 %r12510, %r7452, %r7453, %r115;
	// inline asm
	ld.local.u32 	%r7456, [%rd38];
	ld.local.u32 	%r7457, [%rd8];
	// inline asm
	prmt.b32 %r12511, %r7456, %r7457, %r115;
	// inline asm
	ld.local.u32 	%r7460, [%rd8];
	ld.local.u32 	%r7461, [%rd37+8];
	// inline asm
	prmt.b32 %r12512, %r7460, %r7461, %r115;
	// inline asm
	ld.local.v2.u32 	{%r7594, %r7595}, [%rd37+4];
	// inline asm
	prmt.b32 %r12505, %r7595, %r7594, %r115;
	// inline asm
	ld.local.u32 	%r7468, [%rd37+4];
	ld.local.u32 	%r7469, [%rd37];
	// inline asm
	prmt.b32 %r12506, %r7468, %r7469, %r115;
	// inline asm
	ld.local.u32 	%r7472, [%rd37];
	ld.local.u32 	%r7473, [%rd7];
	// inline asm
	prmt.b32 %r12507, %r7472, %r7473, %r115;
	// inline asm
	ld.local.u32 	%r7476, [%rd7];
	ld.local.u32 	%r7477, [%rd36+8];
	// inline asm
	prmt.b32 %r12508, %r7476, %r7477, %r115;
	// inline asm
	ld.local.v2.u32 	{%r7596, %r7597}, [%rd36+4];
	// inline asm
	prmt.b32 %r12501, %r7597, %r7596, %r115;
	// inline asm
	ld.local.u32 	%r7484, [%rd36+4];
	ld.local.u32 	%r7485, [%rd36];
	// inline asm
	prmt.b32 %r12502, %r7484, %r7485, %r115;
	// inline asm
	ld.local.u32 	%r7488, [%rd36];
	ld.local.u32 	%r7489, [%rd6];
	// inline asm
	prmt.b32 %r12503, %r7488, %r7489, %r115;
	// inline asm
	ld.local.u32 	%r7492, [%rd6];
	ld.local.u32 	%r7493, [%rd35+8];
	// inline asm
	prmt.b32 %r12504, %r7492, %r7493, %r115;
	// inline asm
	ld.local.v2.u32 	{%r7598, %r7599}, [%rd35+4];
	// inline asm
	prmt.b32 %r12532, %r7599, %r7598, %r115;
	// inline asm
	ld.local.u32 	%r7500, [%rd35+4];
	ld.local.u32 	%r7501, [%rd35];
	// inline asm
	prmt.b32 %r12531, %r7500, %r7501, %r115;
	// inline asm
	ld.local.u32 	%r7504, [%rd35];
	ld.local.u32 	%r7505, [%rd5];
	// inline asm
	prmt.b32 %r12530, %r7504, %r7505, %r115;
	// inline asm
	ld.local.u32 	%r7508, [%rd5];
	ld.local.u32 	%r7509, [%rd34+8];
	// inline asm
	prmt.b32 %r12529, %r7508, %r7509, %r115;
	// inline asm
	ld.local.v2.u32 	{%r7600, %r7601}, [%rd34+4];
	// inline asm
	prmt.b32 %r7511, %r7601, %r7600, %r115;
	// inline asm
	st.local.u32 	[%rd38+8], %r7511;
	ld.local.u32 	%r7516, [%rd34+4];
	ld.local.u32 	%r7517, [%rd34];
	// inline asm
	prmt.b32 %r7515, %r7516, %r7517, %r115;
	// inline asm
	st.local.u32 	[%rd38+4], %r7515;
	ld.local.u32 	%r7520, [%rd34];
	ld.local.u32 	%r7521, [%rd4];
	// inline asm
	prmt.b32 %r7519, %r7520, %r7521, %r115;
	// inline asm
	st.local.u32 	[%rd38], %r7519;
	ld.local.u32 	%r7524, [%rd4];
	ld.local.u32 	%r7525, [%rd33+8];
	// inline asm
	prmt.b32 %r7523, %r7524, %r7525, %r115;
	// inline asm
	st.local.u32 	[%rd8], %r7523;
	ld.local.v2.u32 	{%r7602, %r7603}, [%rd33+4];
	// inline asm
	prmt.b32 %r7527, %r7603, %r7602, %r115;
	// inline asm
	st.local.u32 	[%rd37+8], %r7527;
	ld.local.u32 	%r7532, [%rd33+4];
	ld.local.u32 	%r7533, [%rd33];
	// inline asm
	prmt.b32 %r7531, %r7532, %r7533, %r115;
	// inline asm
	st.local.u32 	[%rd37+4], %r7531;
	ld.local.u32 	%r7536, [%rd33];
	ld.local.u32 	%r7537, [%rd3];
	// inline asm
	prmt.b32 %r7535, %r7536, %r7537, %r115;
	// inline asm
	st.local.u32 	[%rd37], %r7535;
	ld.local.u32 	%r7540, [%rd3];
	ld.local.u32 	%r7541, [%rd32+8];
	// inline asm
	prmt.b32 %r7539, %r7540, %r7541, %r115;
	// inline asm
	st.local.u32 	[%rd7], %r7539;
	ld.local.v2.u32 	{%r7604, %r7605}, [%rd32+4];
	// inline asm
	prmt.b32 %r7543, %r7605, %r7604, %r115;
	// inline asm
	st.local.u32 	[%rd36+8], %r7543;
	ld.local.u32 	%r7548, [%rd32+4];
	ld.local.u32 	%r7549, [%rd32];
	// inline asm
	prmt.b32 %r7547, %r7548, %r7549, %r115;
	// inline asm
	st.local.u32 	[%rd36+4], %r7547;
	ld.local.u32 	%r7552, [%rd32];
	ld.local.u32 	%r7553, [%rd2];
	// inline asm
	prmt.b32 %r7551, %r7552, %r7553, %r115;
	// inline asm
	st.local.u32 	[%rd36], %r7551;
	ld.local.u32 	%r7556, [%rd2];
	ld.local.u32 	%r7557, [%rd31+8];
	// inline asm
	prmt.b32 %r7555, %r7556, %r7557, %r115;
	// inline asm
	st.local.u32 	[%rd6], %r7555;
	ld.local.v2.u32 	{%r7606, %r7607}, [%rd31+4];
	// inline asm
	prmt.b32 %r7559, %r7607, %r7606, %r115;
	// inline asm
	st.local.u32 	[%rd35+8], %r7559;
	ld.local.u32 	%r7564, [%rd31+4];
	ld.local.u32 	%r7565, [%rd31];
	// inline asm
	prmt.b32 %r7563, %r7564, %r7565, %r115;
	// inline asm
	st.local.u32 	[%rd35+4], %r7563;
	ld.local.u32 	%r7568, [%rd31];
	ld.local.u32 	%r7569, [%rd1];
	// inline asm
	prmt.b32 %r7567, %r7568, %r7569, %r115;
	// inline asm
	st.local.u32 	[%rd35], %r7567;
	ld.local.u32 	%r7572, [%rd1];
	// inline asm
	prmt.b32 %r7571, %r7572, %r12499, %r115;
	// inline asm
	st.local.u32 	[%rd5], %r7571;
	st.local.v2.u32 	[%rd34+4], {%r12499, %r12499};
	st.local.u32 	[%rd34], %r12499;
	st.local.u32 	[%rd4], %r12499;
	st.local.v2.u32 	[%rd33+4], {%r12499, %r12499};
	st.local.u32 	[%rd33], %r12499;
	st.local.u32 	[%rd3], %r12499;
	st.local.v2.u32 	[%rd32+4], {%r12499, %r12499};
	st.local.u32 	[%rd32], %r12499;
	st.local.u32 	[%rd2], %r12499;
	st.local.v2.u32 	[%rd31+4], {%r12499, %r12499};
	st.local.u32 	[%rd31], %r12499;
	st.local.u32 	[%rd1], %r12499;
	mov.u32 	%r12500, %r12499;
	mov.u32 	%r12513, %r12499;
	mov.u32 	%r12514, %r12499;
	mov.u32 	%r12515, %r12499;
	bra.uni 	BB2_445;

BB2_385:
	setp.gt.s32	%p253, %r5081, 11;
	@%p253 bra 	BB2_393;

	setp.gt.s32	%p259, %r5081, 9;
	@%p259 bra 	BB2_390;

	setp.eq.s32	%p262, %r5081, 8;
	@%p262 bra 	BB2_442;
	bra.uni 	BB2_388;

BB2_442:
	mov.u32 	%r12499, 0;
	// inline asm
	prmt.b32 %r12508, %r12499, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r8948, %r8949}, [%rd38+4];
	// inline asm
	prmt.b32 %r12501, %r8949, %r8948, %r115;
	// inline asm
	ld.local.u32 	%r8800, [%rd38+4];
	ld.local.u32 	%r8801, [%rd38];
	// inline asm
	prmt.b32 %r12502, %r8800, %r8801, %r115;
	// inline asm
	ld.local.u32 	%r8804, [%rd38];
	ld.local.u32 	%r8805, [%rd8];
	// inline asm
	prmt.b32 %r12503, %r8804, %r8805, %r115;
	// inline asm
	ld.local.u32 	%r8808, [%rd8];
	ld.local.u32 	%r8809, [%rd37+8];
	// inline asm
	prmt.b32 %r12504, %r8808, %r8809, %r115;
	// inline asm
	ld.local.v2.u32 	{%r8950, %r8951}, [%rd37+4];
	// inline asm
	prmt.b32 %r12532, %r8951, %r8950, %r115;
	// inline asm
	ld.local.u32 	%r8816, [%rd37+4];
	ld.local.u32 	%r8817, [%rd37];
	// inline asm
	prmt.b32 %r12531, %r8816, %r8817, %r115;
	// inline asm
	ld.local.u32 	%r8820, [%rd37];
	ld.local.u32 	%r8821, [%rd7];
	// inline asm
	prmt.b32 %r12530, %r8820, %r8821, %r115;
	// inline asm
	ld.local.u32 	%r8824, [%rd7];
	ld.local.u32 	%r8825, [%rd36+8];
	// inline asm
	prmt.b32 %r12529, %r8824, %r8825, %r115;
	// inline asm
	ld.local.v2.u32 	{%r8952, %r8953}, [%rd36+4];
	// inline asm
	prmt.b32 %r8827, %r8953, %r8952, %r115;
	// inline asm
	st.local.u32 	[%rd38+8], %r8827;
	ld.local.u32 	%r8832, [%rd36+4];
	ld.local.u32 	%r8833, [%rd36];
	// inline asm
	prmt.b32 %r8831, %r8832, %r8833, %r115;
	// inline asm
	st.local.u32 	[%rd38+4], %r8831;
	ld.local.u32 	%r8836, [%rd36];
	ld.local.u32 	%r8837, [%rd6];
	// inline asm
	prmt.b32 %r8835, %r8836, %r8837, %r115;
	// inline asm
	st.local.u32 	[%rd38], %r8835;
	ld.local.u32 	%r8840, [%rd6];
	ld.local.u32 	%r8841, [%rd35+8];
	// inline asm
	prmt.b32 %r8839, %r8840, %r8841, %r115;
	// inline asm
	st.local.u32 	[%rd8], %r8839;
	ld.local.v2.u32 	{%r8954, %r8955}, [%rd35+4];
	// inline asm
	prmt.b32 %r8843, %r8955, %r8954, %r115;
	// inline asm
	st.local.u32 	[%rd37+8], %r8843;
	ld.local.u32 	%r8848, [%rd35+4];
	ld.local.u32 	%r8849, [%rd35];
	// inline asm
	prmt.b32 %r8847, %r8848, %r8849, %r115;
	// inline asm
	st.local.u32 	[%rd37+4], %r8847;
	ld.local.u32 	%r8852, [%rd35];
	ld.local.u32 	%r8853, [%rd5];
	// inline asm
	prmt.b32 %r8851, %r8852, %r8853, %r115;
	// inline asm
	st.local.u32 	[%rd37], %r8851;
	ld.local.u32 	%r8856, [%rd5];
	ld.local.u32 	%r8857, [%rd34+8];
	// inline asm
	prmt.b32 %r8855, %r8856, %r8857, %r115;
	// inline asm
	st.local.u32 	[%rd7], %r8855;
	ld.local.v2.u32 	{%r8956, %r8957}, [%rd34+4];
	// inline asm
	prmt.b32 %r8859, %r8957, %r8956, %r115;
	// inline asm
	st.local.u32 	[%rd36+8], %r8859;
	ld.local.u32 	%r8864, [%rd34+4];
	ld.local.u32 	%r8865, [%rd34];
	// inline asm
	prmt.b32 %r8863, %r8864, %r8865, %r115;
	// inline asm
	st.local.u32 	[%rd36+4], %r8863;
	ld.local.u32 	%r8868, [%rd34];
	ld.local.u32 	%r8869, [%rd4];
	// inline asm
	prmt.b32 %r8867, %r8868, %r8869, %r115;
	// inline asm
	st.local.u32 	[%rd36], %r8867;
	ld.local.u32 	%r8872, [%rd4];
	ld.local.u32 	%r8873, [%rd33+8];
	// inline asm
	prmt.b32 %r8871, %r8872, %r8873, %r115;
	// inline asm
	st.local.u32 	[%rd6], %r8871;
	ld.local.v2.u32 	{%r8958, %r8959}, [%rd33+4];
	// inline asm
	prmt.b32 %r8875, %r8959, %r8958, %r115;
	// inline asm
	st.local.u32 	[%rd35+8], %r8875;
	ld.local.u32 	%r8880, [%rd33+4];
	ld.local.u32 	%r8881, [%rd33];
	// inline asm
	prmt.b32 %r8879, %r8880, %r8881, %r115;
	// inline asm
	st.local.u32 	[%rd35+4], %r8879;
	ld.local.u32 	%r8884, [%rd33];
	ld.local.u32 	%r8885, [%rd3];
	// inline asm
	prmt.b32 %r8883, %r8884, %r8885, %r115;
	// inline asm
	st.local.u32 	[%rd35], %r8883;
	ld.local.u32 	%r8888, [%rd3];
	ld.local.u32 	%r8889, [%rd32+8];
	// inline asm
	prmt.b32 %r8887, %r8888, %r8889, %r115;
	// inline asm
	st.local.u32 	[%rd5], %r8887;
	ld.local.v2.u32 	{%r8960, %r8961}, [%rd32+4];
	// inline asm
	prmt.b32 %r8891, %r8961, %r8960, %r115;
	// inline asm
	st.local.u32 	[%rd34+8], %r8891;
	ld.local.u32 	%r8896, [%rd32+4];
	ld.local.u32 	%r8897, [%rd32];
	// inline asm
	prmt.b32 %r8895, %r8896, %r8897, %r115;
	// inline asm
	st.local.u32 	[%rd34+4], %r8895;
	ld.local.u32 	%r8900, [%rd32];
	ld.local.u32 	%r8901, [%rd2];
	// inline asm
	prmt.b32 %r8899, %r8900, %r8901, %r115;
	// inline asm
	st.local.u32 	[%rd34], %r8899;
	ld.local.u32 	%r8904, [%rd2];
	ld.local.u32 	%r8905, [%rd31+8];
	// inline asm
	prmt.b32 %r8903, %r8904, %r8905, %r115;
	// inline asm
	st.local.u32 	[%rd4], %r8903;
	ld.local.v2.u32 	{%r8962, %r8963}, [%rd31+4];
	// inline asm
	prmt.b32 %r8907, %r8963, %r8962, %r115;
	// inline asm
	st.local.u32 	[%rd33+8], %r8907;
	ld.local.u32 	%r8912, [%rd31+4];
	ld.local.u32 	%r8913, [%rd31];
	// inline asm
	prmt.b32 %r8911, %r8912, %r8913, %r115;
	// inline asm
	st.local.u32 	[%rd33+4], %r8911;
	ld.local.u32 	%r8916, [%rd31];
	ld.local.u32 	%r8917, [%rd1];
	// inline asm
	prmt.b32 %r8915, %r8916, %r8917, %r115;
	// inline asm
	st.local.u32 	[%rd33], %r8915;
	ld.local.u32 	%r8920, [%rd1];
	// inline asm
	prmt.b32 %r8919, %r8920, %r12499, %r115;
	// inline asm
	st.local.u32 	[%rd3], %r8919;
	st.local.v2.u32 	[%rd32+4], {%r12499, %r12499};
	st.local.u32 	[%rd32], %r12499;
	st.local.u32 	[%rd2], %r12499;
	st.local.v2.u32 	[%rd31+4], {%r12499, %r12499};
	st.local.u32 	[%rd31], %r12499;
	st.local.u32 	[%rd1], %r12499;
	mov.u32 	%r12500, %r12499;
	mov.u32 	%r12505, %r12499;
	mov.u32 	%r12506, %r12499;
	mov.u32 	%r12507, %r12499;
	bra.uni 	BB2_443;

BB2_416:
	setp.gt.s32	%p230, %r5081, 27;
	@%p230 bra 	BB2_424;

	setp.gt.s32	%p236, %r5081, 25;
	@%p236 bra 	BB2_421;

	setp.eq.s32	%p239, %r5081, 24;
	@%p239 bra 	BB2_434;
	bra.uni 	BB2_419;

BB2_434:
	mov.u32 	%r12499, 0;
	// inline asm
	prmt.b32 %r12524, %r12499, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6300, %r6301}, [%rd38+4];
	// inline asm
	prmt.b32 %r12517, %r6301, %r6300, %r115;
	// inline asm
	ld.local.u32 	%r6168, [%rd38+4];
	ld.local.u32 	%r6169, [%rd38];
	// inline asm
	prmt.b32 %r12518, %r6168, %r6169, %r115;
	// inline asm
	ld.local.u32 	%r6172, [%rd38];
	ld.local.u32 	%r6173, [%rd8];
	// inline asm
	prmt.b32 %r12519, %r6172, %r6173, %r115;
	// inline asm
	ld.local.u32 	%r6176, [%rd8];
	ld.local.u32 	%r6177, [%rd37+8];
	// inline asm
	prmt.b32 %r12520, %r6176, %r6177, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6302, %r6303}, [%rd37+4];
	// inline asm
	prmt.b32 %r12513, %r6303, %r6302, %r115;
	// inline asm
	ld.local.u32 	%r6184, [%rd37+4];
	ld.local.u32 	%r6185, [%rd37];
	// inline asm
	prmt.b32 %r12514, %r6184, %r6185, %r115;
	// inline asm
	ld.local.u32 	%r6188, [%rd37];
	ld.local.u32 	%r6189, [%rd7];
	// inline asm
	prmt.b32 %r12515, %r6188, %r6189, %r115;
	// inline asm
	ld.local.u32 	%r6192, [%rd7];
	ld.local.u32 	%r6193, [%rd36+8];
	// inline asm
	prmt.b32 %r12516, %r6192, %r6193, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6304, %r6305}, [%rd36+4];
	// inline asm
	prmt.b32 %r12509, %r6305, %r6304, %r115;
	// inline asm
	ld.local.u32 	%r6200, [%rd36+4];
	ld.local.u32 	%r6201, [%rd36];
	// inline asm
	prmt.b32 %r12510, %r6200, %r6201, %r115;
	// inline asm
	ld.local.u32 	%r6204, [%rd36];
	ld.local.u32 	%r6205, [%rd6];
	// inline asm
	prmt.b32 %r12511, %r6204, %r6205, %r115;
	// inline asm
	ld.local.u32 	%r6208, [%rd6];
	ld.local.u32 	%r6209, [%rd35+8];
	// inline asm
	prmt.b32 %r12512, %r6208, %r6209, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6306, %r6307}, [%rd35+4];
	// inline asm
	prmt.b32 %r12505, %r6307, %r6306, %r115;
	// inline asm
	ld.local.u32 	%r6216, [%rd35+4];
	ld.local.u32 	%r6217, [%rd35];
	// inline asm
	prmt.b32 %r12506, %r6216, %r6217, %r115;
	// inline asm
	ld.local.u32 	%r6220, [%rd35];
	ld.local.u32 	%r6221, [%rd5];
	// inline asm
	prmt.b32 %r12507, %r6220, %r6221, %r115;
	// inline asm
	ld.local.u32 	%r6224, [%rd5];
	ld.local.u32 	%r6225, [%rd34+8];
	// inline asm
	prmt.b32 %r12508, %r6224, %r6225, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6308, %r6309}, [%rd34+4];
	// inline asm
	prmt.b32 %r12501, %r6309, %r6308, %r115;
	// inline asm
	ld.local.u32 	%r6232, [%rd34+4];
	ld.local.u32 	%r6233, [%rd34];
	// inline asm
	prmt.b32 %r12502, %r6232, %r6233, %r115;
	// inline asm
	ld.local.u32 	%r6236, [%rd34];
	ld.local.u32 	%r6237, [%rd4];
	// inline asm
	prmt.b32 %r12503, %r6236, %r6237, %r115;
	// inline asm
	ld.local.u32 	%r6240, [%rd4];
	ld.local.u32 	%r6241, [%rd33+8];
	// inline asm
	prmt.b32 %r12504, %r6240, %r6241, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6310, %r6311}, [%rd33+4];
	// inline asm
	prmt.b32 %r12532, %r6311, %r6310, %r115;
	// inline asm
	ld.local.u32 	%r6248, [%rd33+4];
	ld.local.u32 	%r6249, [%rd33];
	// inline asm
	prmt.b32 %r12531, %r6248, %r6249, %r115;
	// inline asm
	ld.local.u32 	%r6252, [%rd33];
	ld.local.u32 	%r6253, [%rd3];
	// inline asm
	prmt.b32 %r12530, %r6252, %r6253, %r115;
	// inline asm
	ld.local.u32 	%r6256, [%rd3];
	ld.local.u32 	%r6257, [%rd32+8];
	// inline asm
	prmt.b32 %r12529, %r6256, %r6257, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6312, %r6313}, [%rd32+4];
	// inline asm
	prmt.b32 %r6259, %r6313, %r6312, %r115;
	// inline asm
	st.local.u32 	[%rd38+8], %r6259;
	ld.local.u32 	%r6264, [%rd32+4];
	ld.local.u32 	%r6265, [%rd32];
	// inline asm
	prmt.b32 %r6263, %r6264, %r6265, %r115;
	// inline asm
	st.local.u32 	[%rd38+4], %r6263;
	ld.local.u32 	%r6268, [%rd32];
	ld.local.u32 	%r6269, [%rd2];
	// inline asm
	prmt.b32 %r6267, %r6268, %r6269, %r115;
	// inline asm
	st.local.u32 	[%rd38], %r6267;
	ld.local.u32 	%r6272, [%rd2];
	ld.local.u32 	%r6273, [%rd31+8];
	// inline asm
	prmt.b32 %r6271, %r6272, %r6273, %r115;
	// inline asm
	st.local.u32 	[%rd8], %r6271;
	ld.local.v2.u32 	{%r6314, %r6315}, [%rd31+4];
	// inline asm
	prmt.b32 %r6275, %r6315, %r6314, %r115;
	// inline asm
	st.local.u32 	[%rd37+8], %r6275;
	ld.local.u32 	%r6280, [%rd31+4];
	ld.local.u32 	%r6281, [%rd31];
	// inline asm
	prmt.b32 %r6279, %r6280, %r6281, %r115;
	// inline asm
	st.local.u32 	[%rd37+4], %r6279;
	ld.local.u32 	%r6284, [%rd31];
	ld.local.u32 	%r6285, [%rd1];
	// inline asm
	prmt.b32 %r6283, %r6284, %r6285, %r115;
	// inline asm
	st.local.u32 	[%rd37], %r6283;
	ld.local.u32 	%r6288, [%rd1];
	// inline asm
	prmt.b32 %r6287, %r6288, %r12499, %r115;
	// inline asm
	st.local.u32 	[%rd7], %r6287;
	st.local.v2.u32 	[%rd36+4], {%r12499, %r12499};
	st.local.u32 	[%rd36], %r12499;
	st.local.u32 	[%rd6], %r12499;
	st.local.v2.u32 	[%rd35+4], {%r12499, %r12499};
	st.local.u32 	[%rd35], %r12499;
	st.local.u32 	[%rd5], %r12499;
	st.local.v2.u32 	[%rd34+4], {%r12499, %r12499};
	st.local.u32 	[%rd34], %r12499;
	st.local.u32 	[%rd4], %r12499;
	st.local.v2.u32 	[%rd33+4], {%r12499, %r12499};
	st.local.u32 	[%rd33], %r12499;
	st.local.u32 	[%rd3], %r12499;
	st.local.v2.u32 	[%rd32+4], {%r12499, %r12499};
	st.local.u32 	[%rd32], %r12499;
	st.local.u32 	[%rd2], %r12499;
	st.local.v2.u32 	[%rd31+4], {%r12499, %r12499};
	st.local.u32 	[%rd31], %r12499;
	st.local.u32 	[%rd1], %r12499;
	mov.u32 	%r12500, %r12499;
	mov.u32 	%r12521, %r12499;
	mov.u32 	%r12522, %r12499;
	mov.u32 	%r12523, %r12499;
	bra.uni 	BB2_447;

BB2_377:
	setp.gt.s32	%p265, %r5081, 5;
	@%p265 bra 	BB2_381;

	setp.eq.s32	%p268, %r5081, 4;
	@%p268 bra 	BB2_449;
	bra.uni 	BB2_379;

BB2_449:
	mov.u32 	%r12499, 0;
	// inline asm
	prmt.b32 %r12504, %r12499, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r9650, %r9651}, [%rd38+4];
	// inline asm
	prmt.b32 %r12532, %r9651, %r9650, %r115;
	// inline asm
	ld.local.u32 	%r9498, [%rd38+4];
	ld.local.u32 	%r9499, [%rd38];
	// inline asm
	prmt.b32 %r12531, %r9498, %r9499, %r115;
	// inline asm
	ld.local.u32 	%r9502, [%rd38];
	ld.local.u32 	%r9503, [%rd8];
	// inline asm
	prmt.b32 %r12530, %r9502, %r9503, %r115;
	// inline asm
	ld.local.u32 	%r9506, [%rd8];
	ld.local.u32 	%r9507, [%rd37+8];
	// inline asm
	prmt.b32 %r12529, %r9506, %r9507, %r115;
	// inline asm
	ld.local.v2.u32 	{%r9652, %r9653}, [%rd37+4];
	// inline asm
	prmt.b32 %r9509, %r9653, %r9652, %r115;
	// inline asm
	st.local.u32 	[%rd38+8], %r9509;
	ld.local.u32 	%r9514, [%rd37+4];
	ld.local.u32 	%r9515, [%rd37];
	// inline asm
	prmt.b32 %r9513, %r9514, %r9515, %r115;
	// inline asm
	st.local.u32 	[%rd38+4], %r9513;
	ld.local.u32 	%r9518, [%rd37];
	ld.local.u32 	%r9519, [%rd7];
	// inline asm
	prmt.b32 %r9517, %r9518, %r9519, %r115;
	// inline asm
	st.local.u32 	[%rd38], %r9517;
	ld.local.u32 	%r9522, [%rd7];
	ld.local.u32 	%r9523, [%rd36+8];
	// inline asm
	prmt.b32 %r9521, %r9522, %r9523, %r115;
	// inline asm
	st.local.u32 	[%rd8], %r9521;
	ld.local.v2.u32 	{%r9654, %r9655}, [%rd36+4];
	// inline asm
	prmt.b32 %r9525, %r9655, %r9654, %r115;
	// inline asm
	st.local.u32 	[%rd37+8], %r9525;
	ld.local.u32 	%r9530, [%rd36+4];
	ld.local.u32 	%r9531, [%rd36];
	// inline asm
	prmt.b32 %r9529, %r9530, %r9531, %r115;
	// inline asm
	st.local.u32 	[%rd37+4], %r9529;
	ld.local.u32 	%r9534, [%rd36];
	ld.local.u32 	%r9535, [%rd6];
	// inline asm
	prmt.b32 %r9533, %r9534, %r9535, %r115;
	// inline asm
	st.local.u32 	[%rd37], %r9533;
	ld.local.u32 	%r9538, [%rd6];
	ld.local.u32 	%r9539, [%rd35+8];
	// inline asm
	prmt.b32 %r9537, %r9538, %r9539, %r115;
	// inline asm
	st.local.u32 	[%rd7], %r9537;
	ld.local.v2.u32 	{%r9656, %r9657}, [%rd35+4];
	// inline asm
	prmt.b32 %r9541, %r9657, %r9656, %r115;
	// inline asm
	st.local.u32 	[%rd36+8], %r9541;
	ld.local.u32 	%r9546, [%rd35+4];
	ld.local.u32 	%r9547, [%rd35];
	// inline asm
	prmt.b32 %r9545, %r9546, %r9547, %r115;
	// inline asm
	st.local.u32 	[%rd36+4], %r9545;
	ld.local.u32 	%r9550, [%rd35];
	ld.local.u32 	%r9551, [%rd5];
	// inline asm
	prmt.b32 %r9549, %r9550, %r9551, %r115;
	// inline asm
	st.local.u32 	[%rd36], %r9549;
	ld.local.u32 	%r9554, [%rd5];
	ld.local.u32 	%r9555, [%rd34+8];
	// inline asm
	prmt.b32 %r9553, %r9554, %r9555, %r115;
	// inline asm
	st.local.u32 	[%rd6], %r9553;
	ld.local.v2.u32 	{%r9658, %r9659}, [%rd34+4];
	// inline asm
	prmt.b32 %r9557, %r9659, %r9658, %r115;
	// inline asm
	st.local.u32 	[%rd35+8], %r9557;
	ld.local.u32 	%r9562, [%rd34+4];
	ld.local.u32 	%r9563, [%rd34];
	// inline asm
	prmt.b32 %r9561, %r9562, %r9563, %r115;
	// inline asm
	st.local.u32 	[%rd35+4], %r9561;
	ld.local.u32 	%r9566, [%rd34];
	ld.local.u32 	%r9567, [%rd4];
	// inline asm
	prmt.b32 %r9565, %r9566, %r9567, %r115;
	// inline asm
	st.local.u32 	[%rd35], %r9565;
	ld.local.u32 	%r9570, [%rd4];
	ld.local.u32 	%r9571, [%rd33+8];
	// inline asm
	prmt.b32 %r9569, %r9570, %r9571, %r115;
	// inline asm
	st.local.u32 	[%rd5], %r9569;
	ld.local.v2.u32 	{%r9660, %r9661}, [%rd33+4];
	// inline asm
	prmt.b32 %r9573, %r9661, %r9660, %r115;
	// inline asm
	st.local.u32 	[%rd34+8], %r9573;
	ld.local.u32 	%r9578, [%rd33+4];
	ld.local.u32 	%r9579, [%rd33];
	// inline asm
	prmt.b32 %r9577, %r9578, %r9579, %r115;
	// inline asm
	st.local.u32 	[%rd34+4], %r9577;
	ld.local.u32 	%r9582, [%rd33];
	ld.local.u32 	%r9583, [%rd3];
	// inline asm
	prmt.b32 %r9581, %r9582, %r9583, %r115;
	// inline asm
	st.local.u32 	[%rd34], %r9581;
	ld.local.u32 	%r9586, [%rd3];
	ld.local.u32 	%r9587, [%rd32+8];
	// inline asm
	prmt.b32 %r9585, %r9586, %r9587, %r115;
	// inline asm
	st.local.u32 	[%rd4], %r9585;
	ld.local.v2.u32 	{%r9662, %r9663}, [%rd32+4];
	// inline asm
	prmt.b32 %r9589, %r9663, %r9662, %r115;
	// inline asm
	st.local.u32 	[%rd33+8], %r9589;
	ld.local.u32 	%r9594, [%rd32+4];
	ld.local.u32 	%r9595, [%rd32];
	// inline asm
	prmt.b32 %r9593, %r9594, %r9595, %r115;
	// inline asm
	st.local.u32 	[%rd33+4], %r9593;
	ld.local.u32 	%r9598, [%rd32];
	ld.local.u32 	%r9599, [%rd2];
	// inline asm
	prmt.b32 %r9597, %r9598, %r9599, %r115;
	// inline asm
	st.local.u32 	[%rd33], %r9597;
	ld.local.u32 	%r9602, [%rd2];
	ld.local.u32 	%r9603, [%rd31+8];
	// inline asm
	prmt.b32 %r9601, %r9602, %r9603, %r115;
	// inline asm
	st.local.u32 	[%rd3], %r9601;
	ld.local.v2.u32 	{%r9664, %r9665}, [%rd31+4];
	// inline asm
	prmt.b32 %r9605, %r9665, %r9664, %r115;
	// inline asm
	st.local.u32 	[%rd32+8], %r9605;
	ld.local.u32 	%r9610, [%rd31+4];
	ld.local.u32 	%r9611, [%rd31];
	// inline asm
	prmt.b32 %r9609, %r9610, %r9611, %r115;
	// inline asm
	st.local.u32 	[%rd32+4], %r9609;
	ld.local.u32 	%r9614, [%rd31];
	ld.local.u32 	%r9615, [%rd1];
	// inline asm
	prmt.b32 %r9613, %r9614, %r9615, %r115;
	// inline asm
	st.local.u32 	[%rd32], %r9613;
	ld.local.u32 	%r9618, [%rd1];
	// inline asm
	prmt.b32 %r9617, %r9618, %r12499, %r115;
	// inline asm
	st.local.u32 	[%rd2], %r9617;
	st.local.v2.u32 	[%rd31+4], {%r12499, %r12499};
	st.local.u32 	[%rd31], %r12499;
	st.local.u32 	[%rd1], %r12499;
	mov.u32 	%r12500, %r12499;
	mov.u32 	%r12501, %r12499;
	mov.u32 	%r12502, %r12499;
	mov.u32 	%r12503, %r12499;
	bra.uni 	BB2_384;

BB2_409:
	setp.gt.s32	%p242, %r5081, 21;
	@%p242 bra 	BB2_413;

	setp.eq.s32	%p245, %r5081, 20;
	@%p245 bra 	BB2_436;
	bra.uni 	BB2_411;

BB2_436:
	mov.u32 	%r12499, 0;
	// inline asm
	prmt.b32 %r12520, %r12499, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6938, %r6939}, [%rd38+4];
	// inline asm
	prmt.b32 %r12513, %r6939, %r6938, %r115;
	// inline asm
	ld.local.u32 	%r6802, [%rd38+4];
	ld.local.u32 	%r6803, [%rd38];
	// inline asm
	prmt.b32 %r12514, %r6802, %r6803, %r115;
	// inline asm
	ld.local.u32 	%r6806, [%rd38];
	ld.local.u32 	%r6807, [%rd8];
	// inline asm
	prmt.b32 %r12515, %r6806, %r6807, %r115;
	// inline asm
	ld.local.u32 	%r6810, [%rd8];
	ld.local.u32 	%r6811, [%rd37+8];
	// inline asm
	prmt.b32 %r12516, %r6810, %r6811, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6940, %r6941}, [%rd37+4];
	// inline asm
	prmt.b32 %r12509, %r6941, %r6940, %r115;
	// inline asm
	ld.local.u32 	%r6818, [%rd37+4];
	ld.local.u32 	%r6819, [%rd37];
	// inline asm
	prmt.b32 %r12510, %r6818, %r6819, %r115;
	// inline asm
	ld.local.u32 	%r6822, [%rd37];
	ld.local.u32 	%r6823, [%rd7];
	// inline asm
	prmt.b32 %r12511, %r6822, %r6823, %r115;
	// inline asm
	ld.local.u32 	%r6826, [%rd7];
	ld.local.u32 	%r6827, [%rd36+8];
	// inline asm
	prmt.b32 %r12512, %r6826, %r6827, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6942, %r6943}, [%rd36+4];
	// inline asm
	prmt.b32 %r12505, %r6943, %r6942, %r115;
	// inline asm
	ld.local.u32 	%r6834, [%rd36+4];
	ld.local.u32 	%r6835, [%rd36];
	// inline asm
	prmt.b32 %r12506, %r6834, %r6835, %r115;
	// inline asm
	ld.local.u32 	%r6838, [%rd36];
	ld.local.u32 	%r6839, [%rd6];
	// inline asm
	prmt.b32 %r12507, %r6838, %r6839, %r115;
	// inline asm
	ld.local.u32 	%r6842, [%rd6];
	ld.local.u32 	%r6843, [%rd35+8];
	// inline asm
	prmt.b32 %r12508, %r6842, %r6843, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6944, %r6945}, [%rd35+4];
	// inline asm
	prmt.b32 %r12501, %r6945, %r6944, %r115;
	// inline asm
	ld.local.u32 	%r6850, [%rd35+4];
	ld.local.u32 	%r6851, [%rd35];
	// inline asm
	prmt.b32 %r12502, %r6850, %r6851, %r115;
	// inline asm
	ld.local.u32 	%r6854, [%rd35];
	ld.local.u32 	%r6855, [%rd5];
	// inline asm
	prmt.b32 %r12503, %r6854, %r6855, %r115;
	// inline asm
	ld.local.u32 	%r6858, [%rd5];
	ld.local.u32 	%r6859, [%rd34+8];
	// inline asm
	prmt.b32 %r12504, %r6858, %r6859, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6946, %r6947}, [%rd34+4];
	// inline asm
	prmt.b32 %r12532, %r6947, %r6946, %r115;
	// inline asm
	ld.local.u32 	%r6866, [%rd34+4];
	ld.local.u32 	%r6867, [%rd34];
	// inline asm
	prmt.b32 %r12531, %r6866, %r6867, %r115;
	// inline asm
	ld.local.u32 	%r6870, [%rd34];
	ld.local.u32 	%r6871, [%rd4];
	// inline asm
	prmt.b32 %r12530, %r6870, %r6871, %r115;
	// inline asm
	ld.local.u32 	%r6874, [%rd4];
	ld.local.u32 	%r6875, [%rd33+8];
	// inline asm
	prmt.b32 %r12529, %r6874, %r6875, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6948, %r6949}, [%rd33+4];
	// inline asm
	prmt.b32 %r6877, %r6949, %r6948, %r115;
	// inline asm
	st.local.u32 	[%rd38+8], %r6877;
	ld.local.u32 	%r6882, [%rd33+4];
	ld.local.u32 	%r6883, [%rd33];
	// inline asm
	prmt.b32 %r6881, %r6882, %r6883, %r115;
	// inline asm
	st.local.u32 	[%rd38+4], %r6881;
	ld.local.u32 	%r6886, [%rd33];
	ld.local.u32 	%r6887, [%rd3];
	// inline asm
	prmt.b32 %r6885, %r6886, %r6887, %r115;
	// inline asm
	st.local.u32 	[%rd38], %r6885;
	ld.local.u32 	%r6890, [%rd3];
	ld.local.u32 	%r6891, [%rd32+8];
	// inline asm
	prmt.b32 %r6889, %r6890, %r6891, %r115;
	// inline asm
	st.local.u32 	[%rd8], %r6889;
	ld.local.v2.u32 	{%r6950, %r6951}, [%rd32+4];
	// inline asm
	prmt.b32 %r6893, %r6951, %r6950, %r115;
	// inline asm
	st.local.u32 	[%rd37+8], %r6893;
	ld.local.u32 	%r6898, [%rd32+4];
	ld.local.u32 	%r6899, [%rd32];
	// inline asm
	prmt.b32 %r6897, %r6898, %r6899, %r115;
	// inline asm
	st.local.u32 	[%rd37+4], %r6897;
	ld.local.u32 	%r6902, [%rd32];
	ld.local.u32 	%r6903, [%rd2];
	// inline asm
	prmt.b32 %r6901, %r6902, %r6903, %r115;
	// inline asm
	st.local.u32 	[%rd37], %r6901;
	ld.local.u32 	%r6906, [%rd2];
	ld.local.u32 	%r6907, [%rd31+8];
	// inline asm
	prmt.b32 %r6905, %r6906, %r6907, %r115;
	// inline asm
	st.local.u32 	[%rd7], %r6905;
	ld.local.v2.u32 	{%r6952, %r6953}, [%rd31+4];
	// inline asm
	prmt.b32 %r6909, %r6953, %r6952, %r115;
	// inline asm
	st.local.u32 	[%rd36+8], %r6909;
	ld.local.u32 	%r6914, [%rd31+4];
	ld.local.u32 	%r6915, [%rd31];
	// inline asm
	prmt.b32 %r6913, %r6914, %r6915, %r115;
	// inline asm
	st.local.u32 	[%rd36+4], %r6913;
	ld.local.u32 	%r6918, [%rd31];
	ld.local.u32 	%r6919, [%rd1];
	// inline asm
	prmt.b32 %r6917, %r6918, %r6919, %r115;
	// inline asm
	st.local.u32 	[%rd36], %r6917;
	ld.local.u32 	%r6922, [%rd1];
	// inline asm
	prmt.b32 %r6921, %r6922, %r12499, %r115;
	// inline asm
	st.local.u32 	[%rd6], %r6921;
	st.local.v2.u32 	[%rd35+4], {%r12499, %r12499};
	st.local.u32 	[%rd35], %r12499;
	st.local.u32 	[%rd5], %r12499;
	st.local.v2.u32 	[%rd34+4], {%r12499, %r12499};
	st.local.u32 	[%rd34], %r12499;
	st.local.u32 	[%rd4], %r12499;
	st.local.v2.u32 	[%rd33+4], {%r12499, %r12499};
	st.local.u32 	[%rd33], %r12499;
	st.local.u32 	[%rd3], %r12499;
	st.local.v2.u32 	[%rd32+4], {%r12499, %r12499};
	st.local.u32 	[%rd32], %r12499;
	st.local.u32 	[%rd2], %r12499;
	st.local.v2.u32 	[%rd31+4], {%r12499, %r12499};
	st.local.u32 	[%rd31], %r12499;
	st.local.u32 	[%rd1], %r12499;
	mov.u32 	%r12500, %r12499;
	mov.u32 	%r12517, %r12499;
	mov.u32 	%r12518, %r12499;
	mov.u32 	%r12519, %r12499;
	bra.uni 	BB2_446;

BB2_393:
	setp.gt.s32	%p254, %r5081, 13;
	@%p254 bra 	BB2_397;

	setp.eq.s32	%p257, %r5081, 12;
	@%p257 bra 	BB2_440;
	bra.uni 	BB2_395;

BB2_440:
	mov.u32 	%r12499, 0;
	// inline asm
	prmt.b32 %r12512, %r12499, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r8262, %r8263}, [%rd38+4];
	// inline asm
	prmt.b32 %r12505, %r8263, %r8262, %r115;
	// inline asm
	ld.local.u32 	%r8118, [%rd38+4];
	ld.local.u32 	%r8119, [%rd38];
	// inline asm
	prmt.b32 %r12506, %r8118, %r8119, %r115;
	// inline asm
	ld.local.u32 	%r8122, [%rd38];
	ld.local.u32 	%r8123, [%rd8];
	// inline asm
	prmt.b32 %r12507, %r8122, %r8123, %r115;
	// inline asm
	ld.local.u32 	%r8126, [%rd8];
	ld.local.u32 	%r8127, [%rd37+8];
	// inline asm
	prmt.b32 %r12508, %r8126, %r8127, %r115;
	// inline asm
	ld.local.v2.u32 	{%r8264, %r8265}, [%rd37+4];
	// inline asm
	prmt.b32 %r12501, %r8265, %r8264, %r115;
	// inline asm
	ld.local.u32 	%r8134, [%rd37+4];
	ld.local.u32 	%r8135, [%rd37];
	// inline asm
	prmt.b32 %r12502, %r8134, %r8135, %r115;
	// inline asm
	ld.local.u32 	%r8138, [%rd37];
	ld.local.u32 	%r8139, [%rd7];
	// inline asm
	prmt.b32 %r12503, %r8138, %r8139, %r115;
	// inline asm
	ld.local.u32 	%r8142, [%rd7];
	ld.local.u32 	%r8143, [%rd36+8];
	// inline asm
	prmt.b32 %r12504, %r8142, %r8143, %r115;
	// inline asm
	ld.local.v2.u32 	{%r8266, %r8267}, [%rd36+4];
	// inline asm
	prmt.b32 %r12532, %r8267, %r8266, %r115;
	// inline asm
	ld.local.u32 	%r8150, [%rd36+4];
	ld.local.u32 	%r8151, [%rd36];
	// inline asm
	prmt.b32 %r12531, %r8150, %r8151, %r115;
	// inline asm
	ld.local.u32 	%r8154, [%rd36];
	ld.local.u32 	%r8155, [%rd6];
	// inline asm
	prmt.b32 %r12530, %r8154, %r8155, %r115;
	// inline asm
	ld.local.u32 	%r8158, [%rd6];
	ld.local.u32 	%r8159, [%rd35+8];
	// inline asm
	prmt.b32 %r12529, %r8158, %r8159, %r115;
	// inline asm
	ld.local.v2.u32 	{%r8268, %r8269}, [%rd35+4];
	// inline asm
	prmt.b32 %r8161, %r8269, %r8268, %r115;
	// inline asm
	st.local.u32 	[%rd38+8], %r8161;
	ld.local.u32 	%r8166, [%rd35+4];
	ld.local.u32 	%r8167, [%rd35];
	// inline asm
	prmt.b32 %r8165, %r8166, %r8167, %r115;
	// inline asm
	st.local.u32 	[%rd38+4], %r8165;
	ld.local.u32 	%r8170, [%rd35];
	ld.local.u32 	%r8171, [%rd5];
	// inline asm
	prmt.b32 %r8169, %r8170, %r8171, %r115;
	// inline asm
	st.local.u32 	[%rd38], %r8169;
	ld.local.u32 	%r8174, [%rd5];
	ld.local.u32 	%r8175, [%rd34+8];
	// inline asm
	prmt.b32 %r8173, %r8174, %r8175, %r115;
	// inline asm
	st.local.u32 	[%rd8], %r8173;
	ld.local.v2.u32 	{%r8270, %r8271}, [%rd34+4];
	// inline asm
	prmt.b32 %r8177, %r8271, %r8270, %r115;
	// inline asm
	st.local.u32 	[%rd37+8], %r8177;
	ld.local.u32 	%r8182, [%rd34+4];
	ld.local.u32 	%r8183, [%rd34];
	// inline asm
	prmt.b32 %r8181, %r8182, %r8183, %r115;
	// inline asm
	st.local.u32 	[%rd37+4], %r8181;
	ld.local.u32 	%r8186, [%rd34];
	ld.local.u32 	%r8187, [%rd4];
	// inline asm
	prmt.b32 %r8185, %r8186, %r8187, %r115;
	// inline asm
	st.local.u32 	[%rd37], %r8185;
	ld.local.u32 	%r8190, [%rd4];
	ld.local.u32 	%r8191, [%rd33+8];
	// inline asm
	prmt.b32 %r8189, %r8190, %r8191, %r115;
	// inline asm
	st.local.u32 	[%rd7], %r8189;
	ld.local.v2.u32 	{%r8272, %r8273}, [%rd33+4];
	// inline asm
	prmt.b32 %r8193, %r8273, %r8272, %r115;
	// inline asm
	st.local.u32 	[%rd36+8], %r8193;
	ld.local.u32 	%r8198, [%rd33+4];
	ld.local.u32 	%r8199, [%rd33];
	// inline asm
	prmt.b32 %r8197, %r8198, %r8199, %r115;
	// inline asm
	st.local.u32 	[%rd36+4], %r8197;
	ld.local.u32 	%r8202, [%rd33];
	ld.local.u32 	%r8203, [%rd3];
	// inline asm
	prmt.b32 %r8201, %r8202, %r8203, %r115;
	// inline asm
	st.local.u32 	[%rd36], %r8201;
	ld.local.u32 	%r8206, [%rd3];
	ld.local.u32 	%r8207, [%rd32+8];
	// inline asm
	prmt.b32 %r8205, %r8206, %r8207, %r115;
	// inline asm
	st.local.u32 	[%rd6], %r8205;
	ld.local.v2.u32 	{%r8274, %r8275}, [%rd32+4];
	// inline asm
	prmt.b32 %r8209, %r8275, %r8274, %r115;
	// inline asm
	st.local.u32 	[%rd35+8], %r8209;
	ld.local.u32 	%r8214, [%rd32+4];
	ld.local.u32 	%r8215, [%rd32];
	// inline asm
	prmt.b32 %r8213, %r8214, %r8215, %r115;
	// inline asm
	st.local.u32 	[%rd35+4], %r8213;
	ld.local.u32 	%r8218, [%rd32];
	ld.local.u32 	%r8219, [%rd2];
	// inline asm
	prmt.b32 %r8217, %r8218, %r8219, %r115;
	// inline asm
	st.local.u32 	[%rd35], %r8217;
	ld.local.u32 	%r8222, [%rd2];
	ld.local.u32 	%r8223, [%rd31+8];
	// inline asm
	prmt.b32 %r8221, %r8222, %r8223, %r115;
	// inline asm
	st.local.u32 	[%rd5], %r8221;
	ld.local.v2.u32 	{%r8276, %r8277}, [%rd31+4];
	// inline asm
	prmt.b32 %r8225, %r8277, %r8276, %r115;
	// inline asm
	st.local.u32 	[%rd34+8], %r8225;
	ld.local.u32 	%r8230, [%rd31+4];
	ld.local.u32 	%r8231, [%rd31];
	// inline asm
	prmt.b32 %r8229, %r8230, %r8231, %r115;
	// inline asm
	st.local.u32 	[%rd34+4], %r8229;
	ld.local.u32 	%r8234, [%rd31];
	ld.local.u32 	%r8235, [%rd1];
	// inline asm
	prmt.b32 %r8233, %r8234, %r8235, %r115;
	// inline asm
	st.local.u32 	[%rd34], %r8233;
	ld.local.u32 	%r8238, [%rd1];
	// inline asm
	prmt.b32 %r8237, %r8238, %r12499, %r115;
	// inline asm
	st.local.u32 	[%rd4], %r8237;
	st.local.v2.u32 	[%rd33+4], {%r12499, %r12499};
	st.local.u32 	[%rd33], %r12499;
	st.local.u32 	[%rd3], %r12499;
	st.local.v2.u32 	[%rd32+4], {%r12499, %r12499};
	st.local.u32 	[%rd32], %r12499;
	st.local.u32 	[%rd2], %r12499;
	st.local.v2.u32 	[%rd31+4], {%r12499, %r12499};
	st.local.u32 	[%rd31], %r12499;
	st.local.u32 	[%rd1], %r12499;
	mov.u32 	%r12500, %r12499;
	mov.u32 	%r12509, %r12499;
	mov.u32 	%r12510, %r12499;
	mov.u32 	%r12511, %r12499;
	bra.uni 	BB2_444;

BB2_424:
	setp.gt.s32	%p231, %r5081, 29;
	@%p231 bra 	BB2_428;

	setp.eq.s32	%p234, %r5081, 28;
	@%p234 bra 	BB2_432;
	bra.uni 	BB2_426;

BB2_432:
	mov.u32 	%r12499, 0;
	// inline asm
	prmt.b32 %r12528, %r12499, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5678, %r5679}, [%rd38+4];
	// inline asm
	prmt.b32 %r12521, %r5679, %r5678, %r115;
	// inline asm
	ld.local.u32 	%r5550, [%rd38+4];
	ld.local.u32 	%r5551, [%rd38];
	// inline asm
	prmt.b32 %r12522, %r5550, %r5551, %r115;
	// inline asm
	ld.local.u32 	%r5554, [%rd38];
	ld.local.u32 	%r5555, [%rd8];
	// inline asm
	prmt.b32 %r12523, %r5554, %r5555, %r115;
	// inline asm
	ld.local.u32 	%r5558, [%rd8];
	ld.local.u32 	%r5559, [%rd37+8];
	// inline asm
	prmt.b32 %r12524, %r5558, %r5559, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5680, %r5681}, [%rd37+4];
	// inline asm
	prmt.b32 %r12517, %r5681, %r5680, %r115;
	// inline asm
	ld.local.u32 	%r5566, [%rd37+4];
	ld.local.u32 	%r5567, [%rd37];
	// inline asm
	prmt.b32 %r12518, %r5566, %r5567, %r115;
	// inline asm
	ld.local.u32 	%r5570, [%rd37];
	ld.local.u32 	%r5571, [%rd7];
	// inline asm
	prmt.b32 %r12519, %r5570, %r5571, %r115;
	// inline asm
	ld.local.u32 	%r5574, [%rd7];
	ld.local.u32 	%r5575, [%rd36+8];
	// inline asm
	prmt.b32 %r12520, %r5574, %r5575, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5682, %r5683}, [%rd36+4];
	// inline asm
	prmt.b32 %r12513, %r5683, %r5682, %r115;
	// inline asm
	ld.local.u32 	%r5582, [%rd36+4];
	ld.local.u32 	%r5583, [%rd36];
	// inline asm
	prmt.b32 %r12514, %r5582, %r5583, %r115;
	// inline asm
	ld.local.u32 	%r5586, [%rd36];
	ld.local.u32 	%r5587, [%rd6];
	// inline asm
	prmt.b32 %r12515, %r5586, %r5587, %r115;
	// inline asm
	ld.local.u32 	%r5590, [%rd6];
	ld.local.u32 	%r5591, [%rd35+8];
	// inline asm
	prmt.b32 %r12516, %r5590, %r5591, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5684, %r5685}, [%rd35+4];
	// inline asm
	prmt.b32 %r12509, %r5685, %r5684, %r115;
	// inline asm
	ld.local.u32 	%r5598, [%rd35+4];
	ld.local.u32 	%r5599, [%rd35];
	// inline asm
	prmt.b32 %r12510, %r5598, %r5599, %r115;
	// inline asm
	ld.local.u32 	%r5602, [%rd35];
	ld.local.u32 	%r5603, [%rd5];
	// inline asm
	prmt.b32 %r12511, %r5602, %r5603, %r115;
	// inline asm
	ld.local.u32 	%r5606, [%rd5];
	ld.local.u32 	%r5607, [%rd34+8];
	// inline asm
	prmt.b32 %r12512, %r5606, %r5607, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5686, %r5687}, [%rd34+4];
	// inline asm
	prmt.b32 %r12505, %r5687, %r5686, %r115;
	// inline asm
	ld.local.u32 	%r5614, [%rd34+4];
	ld.local.u32 	%r5615, [%rd34];
	// inline asm
	prmt.b32 %r12506, %r5614, %r5615, %r115;
	// inline asm
	ld.local.u32 	%r5618, [%rd34];
	ld.local.u32 	%r5619, [%rd4];
	// inline asm
	prmt.b32 %r12507, %r5618, %r5619, %r115;
	// inline asm
	ld.local.u32 	%r5622, [%rd4];
	ld.local.u32 	%r5623, [%rd33+8];
	// inline asm
	prmt.b32 %r12508, %r5622, %r5623, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5688, %r5689}, [%rd33+4];
	// inline asm
	prmt.b32 %r12501, %r5689, %r5688, %r115;
	// inline asm
	ld.local.u32 	%r5630, [%rd33+4];
	ld.local.u32 	%r5631, [%rd33];
	// inline asm
	prmt.b32 %r12502, %r5630, %r5631, %r115;
	// inline asm
	ld.local.u32 	%r5634, [%rd33];
	ld.local.u32 	%r5635, [%rd3];
	// inline asm
	prmt.b32 %r12503, %r5634, %r5635, %r115;
	// inline asm
	ld.local.u32 	%r5638, [%rd3];
	ld.local.u32 	%r5639, [%rd32+8];
	// inline asm
	prmt.b32 %r12504, %r5638, %r5639, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5690, %r5691}, [%rd32+4];
	// inline asm
	prmt.b32 %r12532, %r5691, %r5690, %r115;
	// inline asm
	ld.local.u32 	%r5646, [%rd32+4];
	ld.local.u32 	%r5647, [%rd32];
	// inline asm
	prmt.b32 %r12531, %r5646, %r5647, %r115;
	// inline asm
	ld.local.u32 	%r5650, [%rd32];
	ld.local.u32 	%r5651, [%rd2];
	// inline asm
	prmt.b32 %r12530, %r5650, %r5651, %r115;
	// inline asm
	ld.local.u32 	%r5654, [%rd2];
	ld.local.u32 	%r5655, [%rd31+8];
	// inline asm
	prmt.b32 %r12529, %r5654, %r5655, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5692, %r5693}, [%rd31+4];
	// inline asm
	prmt.b32 %r5657, %r5693, %r5692, %r115;
	// inline asm
	st.local.u32 	[%rd38+8], %r5657;
	ld.local.u32 	%r5662, [%rd31+4];
	ld.local.u32 	%r5663, [%rd31];
	// inline asm
	prmt.b32 %r5661, %r5662, %r5663, %r115;
	// inline asm
	st.local.u32 	[%rd38+4], %r5661;
	ld.local.u32 	%r5666, [%rd31];
	ld.local.u32 	%r5667, [%rd1];
	// inline asm
	prmt.b32 %r5665, %r5666, %r5667, %r115;
	// inline asm
	st.local.u32 	[%rd38], %r5665;
	ld.local.u32 	%r5670, [%rd1];
	// inline asm
	prmt.b32 %r5669, %r5670, %r12499, %r115;
	// inline asm
	st.local.u32 	[%rd8], %r5669;
	st.local.v2.u32 	[%rd37+4], {%r12499, %r12499};
	st.local.u32 	[%rd37], %r12499;
	st.local.u32 	[%rd7], %r12499;
	st.local.v2.u32 	[%rd36+4], {%r12499, %r12499};
	st.local.u32 	[%rd36], %r12499;
	st.local.u32 	[%rd6], %r12499;
	st.local.v2.u32 	[%rd35+4], {%r12499, %r12499};
	st.local.u32 	[%rd35], %r12499;
	st.local.u32 	[%rd5], %r12499;
	st.local.v2.u32 	[%rd34+4], {%r12499, %r12499};
	st.local.u32 	[%rd34], %r12499;
	st.local.u32 	[%rd4], %r12499;
	st.local.v2.u32 	[%rd33+4], {%r12499, %r12499};
	st.local.u32 	[%rd33], %r12499;
	st.local.u32 	[%rd3], %r12499;
	st.local.v2.u32 	[%rd32+4], {%r12499, %r12499};
	st.local.u32 	[%rd32], %r12499;
	st.local.u32 	[%rd2], %r12499;
	st.local.v2.u32 	[%rd31+4], {%r12499, %r12499};
	st.local.u32 	[%rd31], %r12499;
	st.local.u32 	[%rd1], %r12499;
	mov.u32 	%r12500, %r12499;
	mov.u32 	%r12525, %r12499;
	mov.u32 	%r12526, %r12499;
	mov.u32 	%r12527, %r12499;
	bra.uni 	BB2_452;

BB2_374:
	setp.eq.s32	%p271, %r5081, 2;
	@%p271 bra 	BB2_450;
	bra.uni 	BB2_375;

BB2_450:
	mov.u32 	%r12499, 0;
	// inline asm
	prmt.b32 %r12531, %r12499, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r10007, %r10008}, [%rd38+4];
	// inline asm
	prmt.b32 %r12530, %r10008, %r10007, %r115;
	// inline asm
	ld.local.u32 	%r9853, [%rd38+4];
	ld.local.u32 	%r9854, [%rd38];
	// inline asm
	prmt.b32 %r12529, %r9853, %r9854, %r115;
	// inline asm
	ld.local.u32 	%r9857, [%rd38];
	ld.local.u32 	%r9858, [%rd8];
	// inline asm
	prmt.b32 %r9856, %r9857, %r9858, %r115;
	// inline asm
	st.local.u32 	[%rd38+8], %r9856;
	ld.local.u32 	%r9861, [%rd8];
	ld.local.u32 	%r9862, [%rd37+8];
	// inline asm
	prmt.b32 %r9860, %r9861, %r9862, %r115;
	// inline asm
	st.local.u32 	[%rd38+4], %r9860;
	ld.local.v2.u32 	{%r10009, %r10010}, [%rd37+4];
	// inline asm
	prmt.b32 %r9864, %r10010, %r10009, %r115;
	// inline asm
	st.local.u32 	[%rd38], %r9864;
	ld.local.u32 	%r9869, [%rd37+4];
	ld.local.u32 	%r9870, [%rd37];
	// inline asm
	prmt.b32 %r9868, %r9869, %r9870, %r115;
	// inline asm
	st.local.u32 	[%rd8], %r9868;
	ld.local.u32 	%r9873, [%rd37];
	ld.local.u32 	%r9874, [%rd7];
	// inline asm
	prmt.b32 %r9872, %r9873, %r9874, %r115;
	// inline asm
	st.local.u32 	[%rd37+8], %r9872;
	ld.local.u32 	%r9877, [%rd7];
	ld.local.u32 	%r9878, [%rd36+8];
	// inline asm
	prmt.b32 %r9876, %r9877, %r9878, %r115;
	// inline asm
	st.local.u32 	[%rd37+4], %r9876;
	ld.local.v2.u32 	{%r10011, %r10012}, [%rd36+4];
	// inline asm
	prmt.b32 %r9880, %r10012, %r10011, %r115;
	// inline asm
	st.local.u32 	[%rd37], %r9880;
	ld.local.u32 	%r9885, [%rd36+4];
	ld.local.u32 	%r9886, [%rd36];
	// inline asm
	prmt.b32 %r9884, %r9885, %r9886, %r115;
	// inline asm
	st.local.u32 	[%rd7], %r9884;
	ld.local.u32 	%r9889, [%rd36];
	ld.local.u32 	%r9890, [%rd6];
	// inline asm
	prmt.b32 %r9888, %r9889, %r9890, %r115;
	// inline asm
	st.local.u32 	[%rd36+8], %r9888;
	ld.local.u32 	%r9893, [%rd6];
	ld.local.u32 	%r9894, [%rd35+8];
	// inline asm
	prmt.b32 %r9892, %r9893, %r9894, %r115;
	// inline asm
	st.local.u32 	[%rd36+4], %r9892;
	ld.local.v2.u32 	{%r10013, %r10014}, [%rd35+4];
	// inline asm
	prmt.b32 %r9896, %r10014, %r10013, %r115;
	// inline asm
	st.local.u32 	[%rd36], %r9896;
	ld.local.u32 	%r9901, [%rd35+4];
	ld.local.u32 	%r9902, [%rd35];
	// inline asm
	prmt.b32 %r9900, %r9901, %r9902, %r115;
	// inline asm
	st.local.u32 	[%rd6], %r9900;
	ld.local.u32 	%r9905, [%rd35];
	ld.local.u32 	%r9906, [%rd5];
	// inline asm
	prmt.b32 %r9904, %r9905, %r9906, %r115;
	// inline asm
	st.local.u32 	[%rd35+8], %r9904;
	ld.local.u32 	%r9909, [%rd5];
	ld.local.u32 	%r9910, [%rd34+8];
	// inline asm
	prmt.b32 %r9908, %r9909, %r9910, %r115;
	// inline asm
	st.local.u32 	[%rd35+4], %r9908;
	ld.local.v2.u32 	{%r10015, %r10016}, [%rd34+4];
	// inline asm
	prmt.b32 %r9912, %r10016, %r10015, %r115;
	// inline asm
	st.local.u32 	[%rd35], %r9912;
	ld.local.u32 	%r9917, [%rd34+4];
	ld.local.u32 	%r9918, [%rd34];
	// inline asm
	prmt.b32 %r9916, %r9917, %r9918, %r115;
	// inline asm
	st.local.u32 	[%rd5], %r9916;
	ld.local.u32 	%r9921, [%rd34];
	ld.local.u32 	%r9922, [%rd4];
	// inline asm
	prmt.b32 %r9920, %r9921, %r9922, %r115;
	// inline asm
	st.local.u32 	[%rd34+8], %r9920;
	ld.local.u32 	%r9925, [%rd4];
	ld.local.u32 	%r9926, [%rd33+8];
	// inline asm
	prmt.b32 %r9924, %r9925, %r9926, %r115;
	// inline asm
	st.local.u32 	[%rd34+4], %r9924;
	ld.local.v2.u32 	{%r10017, %r10018}, [%rd33+4];
	// inline asm
	prmt.b32 %r9928, %r10018, %r10017, %r115;
	// inline asm
	st.local.u32 	[%rd34], %r9928;
	ld.local.u32 	%r9933, [%rd33+4];
	ld.local.u32 	%r9934, [%rd33];
	// inline asm
	prmt.b32 %r9932, %r9933, %r9934, %r115;
	// inline asm
	st.local.u32 	[%rd4], %r9932;
	ld.local.u32 	%r9937, [%rd33];
	ld.local.u32 	%r9938, [%rd3];
	// inline asm
	prmt.b32 %r9936, %r9937, %r9938, %r115;
	// inline asm
	st.local.u32 	[%rd33+8], %r9936;
	ld.local.u32 	%r9941, [%rd3];
	ld.local.u32 	%r9942, [%rd32+8];
	// inline asm
	prmt.b32 %r9940, %r9941, %r9942, %r115;
	// inline asm
	st.local.u32 	[%rd33+4], %r9940;
	ld.local.v2.u32 	{%r10019, %r10020}, [%rd32+4];
	// inline asm
	prmt.b32 %r9944, %r10020, %r10019, %r115;
	// inline asm
	st.local.u32 	[%rd33], %r9944;
	ld.local.u32 	%r9949, [%rd32+4];
	ld.local.u32 	%r9950, [%rd32];
	// inline asm
	prmt.b32 %r9948, %r9949, %r9950, %r115;
	// inline asm
	st.local.u32 	[%rd3], %r9948;
	ld.local.u32 	%r9953, [%rd32];
	ld.local.u32 	%r9954, [%rd2];
	// inline asm
	prmt.b32 %r9952, %r9953, %r9954, %r115;
	// inline asm
	st.local.u32 	[%rd32+8], %r9952;
	ld.local.u32 	%r9957, [%rd2];
	ld.local.u32 	%r9958, [%rd31+8];
	// inline asm
	prmt.b32 %r9956, %r9957, %r9958, %r115;
	// inline asm
	st.local.u32 	[%rd32+4], %r9956;
	ld.local.v2.u32 	{%r10021, %r10022}, [%rd31+4];
	// inline asm
	prmt.b32 %r9960, %r10022, %r10021, %r115;
	// inline asm
	st.local.u32 	[%rd32], %r9960;
	ld.local.u32 	%r9965, [%rd31+4];
	ld.local.u32 	%r9966, [%rd31];
	// inline asm
	prmt.b32 %r9964, %r9965, %r9966, %r115;
	// inline asm
	st.local.u32 	[%rd2], %r9964;
	ld.local.u32 	%r9969, [%rd31];
	ld.local.u32 	%r9970, [%rd1];
	// inline asm
	prmt.b32 %r9968, %r9969, %r9970, %r115;
	// inline asm
	st.local.u32 	[%rd31+8], %r9968;
	ld.local.u32 	%r9973, [%rd1];
	// inline asm
	prmt.b32 %r9972, %r9973, %r12499, %r115;
	// inline asm
	st.local.u32 	[%rd31+4], %r9972;
	st.local.u32 	[%rd31], %r12499;
	st.local.u32 	[%rd1], %r12499;
	mov.u32 	%r12500, %r12499;
	mov.u32 	%r12501, %r12499;
	mov.u32 	%r12502, %r12499;
	mov.u32 	%r12503, %r12499;
	mov.u32 	%r12504, %r12499;
	mov.u32 	%r12505, %r12499;
	mov.u32 	%r12506, %r12499;
	mov.u32 	%r12507, %r12499;
	mov.u32 	%r12508, %r12499;
	mov.u32 	%r12509, %r12499;
	mov.u32 	%r12510, %r12499;
	mov.u32 	%r12511, %r12499;
	mov.u32 	%r12512, %r12499;
	mov.u32 	%r12513, %r12499;
	mov.u32 	%r12514, %r12499;
	mov.u32 	%r12515, %r12499;
	mov.u32 	%r12516, %r12499;
	mov.u32 	%r12517, %r12499;
	mov.u32 	%r12518, %r12499;
	mov.u32 	%r12519, %r12499;
	mov.u32 	%r12520, %r12499;
	mov.u32 	%r12521, %r12499;
	mov.u32 	%r12522, %r12499;
	mov.u32 	%r12523, %r12499;
	mov.u32 	%r12524, %r12499;
	mov.u32 	%r12525, %r12499;
	mov.u32 	%r12526, %r12499;
	mov.u32 	%r12527, %r12499;
	mov.u32 	%r12528, %r12499;
	mov.u32 	%r12532, %r12499;
	bra.uni 	BB2_452;

BB2_406:
	setp.eq.s32	%p248, %r5081, 18;
	@%p248 bra 	BB2_437;
	bra.uni 	BB2_407;

BB2_437:
	mov.u32 	%r12499, 0;
	// inline asm
	prmt.b32 %r12514, %r12499, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r7263, %r7264}, [%rd38+4];
	// inline asm
	prmt.b32 %r12515, %r7264, %r7263, %r115;
	// inline asm
	ld.local.u32 	%r7125, [%rd38+4];
	ld.local.u32 	%r7126, [%rd38];
	// inline asm
	prmt.b32 %r12516, %r7125, %r7126, %r115;
	// inline asm
	ld.local.u32 	%r7129, [%rd38];
	ld.local.u32 	%r7130, [%rd8];
	// inline asm
	prmt.b32 %r12509, %r7129, %r7130, %r115;
	// inline asm
	ld.local.u32 	%r7133, [%rd8];
	ld.local.u32 	%r7134, [%rd37+8];
	// inline asm
	prmt.b32 %r12510, %r7133, %r7134, %r115;
	// inline asm
	ld.local.v2.u32 	{%r7265, %r7266}, [%rd37+4];
	// inline asm
	prmt.b32 %r12511, %r7266, %r7265, %r115;
	// inline asm
	ld.local.u32 	%r7141, [%rd37+4];
	ld.local.u32 	%r7142, [%rd37];
	// inline asm
	prmt.b32 %r12512, %r7141, %r7142, %r115;
	// inline asm
	ld.local.u32 	%r7145, [%rd37];
	ld.local.u32 	%r7146, [%rd7];
	// inline asm
	prmt.b32 %r12505, %r7145, %r7146, %r115;
	// inline asm
	ld.local.u32 	%r7149, [%rd7];
	ld.local.u32 	%r7150, [%rd36+8];
	// inline asm
	prmt.b32 %r12506, %r7149, %r7150, %r115;
	// inline asm
	ld.local.v2.u32 	{%r7267, %r7268}, [%rd36+4];
	// inline asm
	prmt.b32 %r12507, %r7268, %r7267, %r115;
	// inline asm
	ld.local.u32 	%r7157, [%rd36+4];
	ld.local.u32 	%r7158, [%rd36];
	// inline asm
	prmt.b32 %r12508, %r7157, %r7158, %r115;
	// inline asm
	ld.local.u32 	%r7161, [%rd36];
	ld.local.u32 	%r7162, [%rd6];
	// inline asm
	prmt.b32 %r12501, %r7161, %r7162, %r115;
	// inline asm
	ld.local.u32 	%r7165, [%rd6];
	ld.local.u32 	%r7166, [%rd35+8];
	// inline asm
	prmt.b32 %r12502, %r7165, %r7166, %r115;
	// inline asm
	ld.local.v2.u32 	{%r7269, %r7270}, [%rd35+4];
	// inline asm
	prmt.b32 %r12503, %r7270, %r7269, %r115;
	// inline asm
	ld.local.u32 	%r7173, [%rd35+4];
	ld.local.u32 	%r7174, [%rd35];
	// inline asm
	prmt.b32 %r12504, %r7173, %r7174, %r115;
	// inline asm
	ld.local.u32 	%r7177, [%rd35];
	ld.local.u32 	%r7178, [%rd5];
	// inline asm
	prmt.b32 %r12532, %r7177, %r7178, %r115;
	// inline asm
	ld.local.u32 	%r7181, [%rd5];
	ld.local.u32 	%r7182, [%rd34+8];
	// inline asm
	prmt.b32 %r12531, %r7181, %r7182, %r115;
	// inline asm
	ld.local.v2.u32 	{%r7271, %r7272}, [%rd34+4];
	// inline asm
	prmt.b32 %r12530, %r7272, %r7271, %r115;
	// inline asm
	ld.local.u32 	%r7189, [%rd34+4];
	ld.local.u32 	%r7190, [%rd34];
	// inline asm
	prmt.b32 %r12529, %r7189, %r7190, %r115;
	// inline asm
	ld.local.u32 	%r7193, [%rd34];
	ld.local.u32 	%r7194, [%rd4];
	// inline asm
	prmt.b32 %r7192, %r7193, %r7194, %r115;
	// inline asm
	st.local.u32 	[%rd38+8], %r7192;
	ld.local.u32 	%r7197, [%rd4];
	ld.local.u32 	%r7198, [%rd33+8];
	// inline asm
	prmt.b32 %r7196, %r7197, %r7198, %r115;
	// inline asm
	st.local.u32 	[%rd38+4], %r7196;
	ld.local.v2.u32 	{%r7273, %r7274}, [%rd33+4];
	// inline asm
	prmt.b32 %r7200, %r7274, %r7273, %r115;
	// inline asm
	st.local.u32 	[%rd38], %r7200;
	ld.local.u32 	%r7205, [%rd33+4];
	ld.local.u32 	%r7206, [%rd33];
	// inline asm
	prmt.b32 %r7204, %r7205, %r7206, %r115;
	// inline asm
	st.local.u32 	[%rd8], %r7204;
	ld.local.u32 	%r7209, [%rd33];
	ld.local.u32 	%r7210, [%rd3];
	// inline asm
	prmt.b32 %r7208, %r7209, %r7210, %r115;
	// inline asm
	st.local.u32 	[%rd37+8], %r7208;
	ld.local.u32 	%r7213, [%rd3];
	ld.local.u32 	%r7214, [%rd32+8];
	// inline asm
	prmt.b32 %r7212, %r7213, %r7214, %r115;
	// inline asm
	st.local.u32 	[%rd37+4], %r7212;
	ld.local.v2.u32 	{%r7275, %r7276}, [%rd32+4];
	// inline asm
	prmt.b32 %r7216, %r7276, %r7275, %r115;
	// inline asm
	st.local.u32 	[%rd37], %r7216;
	ld.local.u32 	%r7221, [%rd32+4];
	ld.local.u32 	%r7222, [%rd32];
	// inline asm
	prmt.b32 %r7220, %r7221, %r7222, %r115;
	// inline asm
	st.local.u32 	[%rd7], %r7220;
	ld.local.u32 	%r7225, [%rd32];
	ld.local.u32 	%r7226, [%rd2];
	// inline asm
	prmt.b32 %r7224, %r7225, %r7226, %r115;
	// inline asm
	st.local.u32 	[%rd36+8], %r7224;
	ld.local.u32 	%r7229, [%rd2];
	ld.local.u32 	%r7230, [%rd31+8];
	// inline asm
	prmt.b32 %r7228, %r7229, %r7230, %r115;
	// inline asm
	st.local.u32 	[%rd36+4], %r7228;
	ld.local.v2.u32 	{%r7277, %r7278}, [%rd31+4];
	// inline asm
	prmt.b32 %r7232, %r7278, %r7277, %r115;
	// inline asm
	st.local.u32 	[%rd36], %r7232;
	ld.local.u32 	%r7237, [%rd31+4];
	ld.local.u32 	%r7238, [%rd31];
	// inline asm
	prmt.b32 %r7236, %r7237, %r7238, %r115;
	// inline asm
	st.local.u32 	[%rd6], %r7236;
	ld.local.u32 	%r7241, [%rd31];
	ld.local.u32 	%r7242, [%rd1];
	// inline asm
	prmt.b32 %r7240, %r7241, %r7242, %r115;
	// inline asm
	st.local.u32 	[%rd35+8], %r7240;
	ld.local.u32 	%r7245, [%rd1];
	// inline asm
	prmt.b32 %r7244, %r7245, %r12499, %r115;
	// inline asm
	st.local.u32 	[%rd35+4], %r7244;
	st.local.u32 	[%rd35], %r12499;
	st.local.u32 	[%rd5], %r12499;
	st.local.v2.u32 	[%rd34+4], {%r12499, %r12499};
	st.local.u32 	[%rd34], %r12499;
	st.local.u32 	[%rd4], %r12499;
	st.local.v2.u32 	[%rd33+4], {%r12499, %r12499};
	st.local.u32 	[%rd33], %r12499;
	st.local.u32 	[%rd3], %r12499;
	st.local.v2.u32 	[%rd32+4], {%r12499, %r12499};
	st.local.u32 	[%rd32], %r12499;
	st.local.u32 	[%rd2], %r12499;
	st.local.v2.u32 	[%rd31+4], {%r12499, %r12499};
	st.local.u32 	[%rd31], %r12499;
	st.local.u32 	[%rd1], %r12499;
	mov.u32 	%r12500, %r12499;
	mov.u32 	%r12513, %r12499;
	bra.uni 	BB2_445;

BB2_390:
	setp.eq.s32	%p260, %r5081, 10;
	@%p260 bra 	BB2_441;
	bra.uni 	BB2_391;

BB2_441:
	mov.u32 	%r12499, 0;
	// inline asm
	prmt.b32 %r12506, %r12499, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r8603, %r8604}, [%rd38+4];
	// inline asm
	prmt.b32 %r12507, %r8604, %r8603, %r115;
	// inline asm
	ld.local.u32 	%r8457, [%rd38+4];
	ld.local.u32 	%r8458, [%rd38];
	// inline asm
	prmt.b32 %r12508, %r8457, %r8458, %r115;
	// inline asm
	ld.local.u32 	%r8461, [%rd38];
	ld.local.u32 	%r8462, [%rd8];
	// inline asm
	prmt.b32 %r12501, %r8461, %r8462, %r115;
	// inline asm
	ld.local.u32 	%r8465, [%rd8];
	ld.local.u32 	%r8466, [%rd37+8];
	// inline asm
	prmt.b32 %r12502, %r8465, %r8466, %r115;
	// inline asm
	ld.local.v2.u32 	{%r8605, %r8606}, [%rd37+4];
	// inline asm
	prmt.b32 %r12503, %r8606, %r8605, %r115;
	// inline asm
	ld.local.u32 	%r8473, [%rd37+4];
	ld.local.u32 	%r8474, [%rd37];
	// inline asm
	prmt.b32 %r12504, %r8473, %r8474, %r115;
	// inline asm
	ld.local.u32 	%r8477, [%rd37];
	ld.local.u32 	%r8478, [%rd7];
	// inline asm
	prmt.b32 %r12532, %r8477, %r8478, %r115;
	// inline asm
	ld.local.u32 	%r8481, [%rd7];
	ld.local.u32 	%r8482, [%rd36+8];
	// inline asm
	prmt.b32 %r12531, %r8481, %r8482, %r115;
	// inline asm
	ld.local.v2.u32 	{%r8607, %r8608}, [%rd36+4];
	// inline asm
	prmt.b32 %r12530, %r8608, %r8607, %r115;
	// inline asm
	ld.local.u32 	%r8489, [%rd36+4];
	ld.local.u32 	%r8490, [%rd36];
	// inline asm
	prmt.b32 %r12529, %r8489, %r8490, %r115;
	// inline asm
	ld.local.u32 	%r8493, [%rd36];
	ld.local.u32 	%r8494, [%rd6];
	// inline asm
	prmt.b32 %r8492, %r8493, %r8494, %r115;
	// inline asm
	st.local.u32 	[%rd38+8], %r8492;
	ld.local.u32 	%r8497, [%rd6];
	ld.local.u32 	%r8498, [%rd35+8];
	// inline asm
	prmt.b32 %r8496, %r8497, %r8498, %r115;
	// inline asm
	st.local.u32 	[%rd38+4], %r8496;
	ld.local.v2.u32 	{%r8609, %r8610}, [%rd35+4];
	// inline asm
	prmt.b32 %r8500, %r8610, %r8609, %r115;
	// inline asm
	st.local.u32 	[%rd38], %r8500;
	ld.local.u32 	%r8505, [%rd35+4];
	ld.local.u32 	%r8506, [%rd35];
	// inline asm
	prmt.b32 %r8504, %r8505, %r8506, %r115;
	// inline asm
	st.local.u32 	[%rd8], %r8504;
	ld.local.u32 	%r8509, [%rd35];
	ld.local.u32 	%r8510, [%rd5];
	// inline asm
	prmt.b32 %r8508, %r8509, %r8510, %r115;
	// inline asm
	st.local.u32 	[%rd37+8], %r8508;
	ld.local.u32 	%r8513, [%rd5];
	ld.local.u32 	%r8514, [%rd34+8];
	// inline asm
	prmt.b32 %r8512, %r8513, %r8514, %r115;
	// inline asm
	st.local.u32 	[%rd37+4], %r8512;
	ld.local.v2.u32 	{%r8611, %r8612}, [%rd34+4];
	// inline asm
	prmt.b32 %r8516, %r8612, %r8611, %r115;
	// inline asm
	st.local.u32 	[%rd37], %r8516;
	ld.local.u32 	%r8521, [%rd34+4];
	ld.local.u32 	%r8522, [%rd34];
	// inline asm
	prmt.b32 %r8520, %r8521, %r8522, %r115;
	// inline asm
	st.local.u32 	[%rd7], %r8520;
	ld.local.u32 	%r8525, [%rd34];
	ld.local.u32 	%r8526, [%rd4];
	// inline asm
	prmt.b32 %r8524, %r8525, %r8526, %r115;
	// inline asm
	st.local.u32 	[%rd36+8], %r8524;
	ld.local.u32 	%r8529, [%rd4];
	ld.local.u32 	%r8530, [%rd33+8];
	// inline asm
	prmt.b32 %r8528, %r8529, %r8530, %r115;
	// inline asm
	st.local.u32 	[%rd36+4], %r8528;
	ld.local.v2.u32 	{%r8613, %r8614}, [%rd33+4];
	// inline asm
	prmt.b32 %r8532, %r8614, %r8613, %r115;
	// inline asm
	st.local.u32 	[%rd36], %r8532;
	ld.local.u32 	%r8537, [%rd33+4];
	ld.local.u32 	%r8538, [%rd33];
	// inline asm
	prmt.b32 %r8536, %r8537, %r8538, %r115;
	// inline asm
	st.local.u32 	[%rd6], %r8536;
	ld.local.u32 	%r8541, [%rd33];
	ld.local.u32 	%r8542, [%rd3];
	// inline asm
	prmt.b32 %r8540, %r8541, %r8542, %r115;
	// inline asm
	st.local.u32 	[%rd35+8], %r8540;
	ld.local.u32 	%r8545, [%rd3];
	ld.local.u32 	%r8546, [%rd32+8];
	// inline asm
	prmt.b32 %r8544, %r8545, %r8546, %r115;
	// inline asm
	st.local.u32 	[%rd35+4], %r8544;
	ld.local.v2.u32 	{%r8615, %r8616}, [%rd32+4];
	// inline asm
	prmt.b32 %r8548, %r8616, %r8615, %r115;
	// inline asm
	st.local.u32 	[%rd35], %r8548;
	ld.local.u32 	%r8553, [%rd32+4];
	ld.local.u32 	%r8554, [%rd32];
	// inline asm
	prmt.b32 %r8552, %r8553, %r8554, %r115;
	// inline asm
	st.local.u32 	[%rd5], %r8552;
	ld.local.u32 	%r8557, [%rd32];
	ld.local.u32 	%r8558, [%rd2];
	// inline asm
	prmt.b32 %r8556, %r8557, %r8558, %r115;
	// inline asm
	st.local.u32 	[%rd34+8], %r8556;
	ld.local.u32 	%r8561, [%rd2];
	ld.local.u32 	%r8562, [%rd31+8];
	// inline asm
	prmt.b32 %r8560, %r8561, %r8562, %r115;
	// inline asm
	st.local.u32 	[%rd34+4], %r8560;
	ld.local.v2.u32 	{%r8617, %r8618}, [%rd31+4];
	// inline asm
	prmt.b32 %r8564, %r8618, %r8617, %r115;
	// inline asm
	st.local.u32 	[%rd34], %r8564;
	ld.local.u32 	%r8569, [%rd31+4];
	ld.local.u32 	%r8570, [%rd31];
	// inline asm
	prmt.b32 %r8568, %r8569, %r8570, %r115;
	// inline asm
	st.local.u32 	[%rd4], %r8568;
	ld.local.u32 	%r8573, [%rd31];
	ld.local.u32 	%r8574, [%rd1];
	// inline asm
	prmt.b32 %r8572, %r8573, %r8574, %r115;
	// inline asm
	st.local.u32 	[%rd33+8], %r8572;
	ld.local.u32 	%r8577, [%rd1];
	// inline asm
	prmt.b32 %r8576, %r8577, %r12499, %r115;
	// inline asm
	st.local.u32 	[%rd33+4], %r8576;
	st.local.u32 	[%rd33], %r12499;
	st.local.u32 	[%rd3], %r12499;
	st.local.v2.u32 	[%rd32+4], {%r12499, %r12499};
	st.local.u32 	[%rd32], %r12499;
	st.local.u32 	[%rd2], %r12499;
	st.local.v2.u32 	[%rd31+4], {%r12499, %r12499};
	st.local.u32 	[%rd31], %r12499;
	st.local.u32 	[%rd1], %r12499;
	mov.u32 	%r12500, %r12499;
	mov.u32 	%r12505, %r12499;
	bra.uni 	BB2_443;

BB2_421:
	setp.eq.s32	%p237, %r5081, 26;
	@%p237 bra 	BB2_433;
	bra.uni 	BB2_422;

BB2_433:
	mov.u32 	%r12499, 0;
	// inline asm
	prmt.b32 %r12522, %r12499, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5987, %r5988}, [%rd38+4];
	// inline asm
	prmt.b32 %r12523, %r5988, %r5987, %r115;
	// inline asm
	ld.local.u32 	%r5857, [%rd38+4];
	ld.local.u32 	%r5858, [%rd38];
	// inline asm
	prmt.b32 %r12524, %r5857, %r5858, %r115;
	// inline asm
	ld.local.u32 	%r5861, [%rd38];
	ld.local.u32 	%r5862, [%rd8];
	// inline asm
	prmt.b32 %r12517, %r5861, %r5862, %r115;
	// inline asm
	ld.local.u32 	%r5865, [%rd8];
	ld.local.u32 	%r5866, [%rd37+8];
	// inline asm
	prmt.b32 %r12518, %r5865, %r5866, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5989, %r5990}, [%rd37+4];
	// inline asm
	prmt.b32 %r12519, %r5990, %r5989, %r115;
	// inline asm
	ld.local.u32 	%r5873, [%rd37+4];
	ld.local.u32 	%r5874, [%rd37];
	// inline asm
	prmt.b32 %r12520, %r5873, %r5874, %r115;
	// inline asm
	ld.local.u32 	%r5877, [%rd37];
	ld.local.u32 	%r5878, [%rd7];
	// inline asm
	prmt.b32 %r12513, %r5877, %r5878, %r115;
	// inline asm
	ld.local.u32 	%r5881, [%rd7];
	ld.local.u32 	%r5882, [%rd36+8];
	// inline asm
	prmt.b32 %r12514, %r5881, %r5882, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5991, %r5992}, [%rd36+4];
	// inline asm
	prmt.b32 %r12515, %r5992, %r5991, %r115;
	// inline asm
	ld.local.u32 	%r5889, [%rd36+4];
	ld.local.u32 	%r5890, [%rd36];
	// inline asm
	prmt.b32 %r12516, %r5889, %r5890, %r115;
	// inline asm
	ld.local.u32 	%r5893, [%rd36];
	ld.local.u32 	%r5894, [%rd6];
	// inline asm
	prmt.b32 %r12509, %r5893, %r5894, %r115;
	// inline asm
	ld.local.u32 	%r5897, [%rd6];
	ld.local.u32 	%r5898, [%rd35+8];
	// inline asm
	prmt.b32 %r12510, %r5897, %r5898, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5993, %r5994}, [%rd35+4];
	// inline asm
	prmt.b32 %r12511, %r5994, %r5993, %r115;
	// inline asm
	ld.local.u32 	%r5905, [%rd35+4];
	ld.local.u32 	%r5906, [%rd35];
	// inline asm
	prmt.b32 %r12512, %r5905, %r5906, %r115;
	// inline asm
	ld.local.u32 	%r5909, [%rd35];
	ld.local.u32 	%r5910, [%rd5];
	// inline asm
	prmt.b32 %r12505, %r5909, %r5910, %r115;
	// inline asm
	ld.local.u32 	%r5913, [%rd5];
	ld.local.u32 	%r5914, [%rd34+8];
	// inline asm
	prmt.b32 %r12506, %r5913, %r5914, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5995, %r5996}, [%rd34+4];
	// inline asm
	prmt.b32 %r12507, %r5996, %r5995, %r115;
	// inline asm
	ld.local.u32 	%r5921, [%rd34+4];
	ld.local.u32 	%r5922, [%rd34];
	// inline asm
	prmt.b32 %r12508, %r5921, %r5922, %r115;
	// inline asm
	ld.local.u32 	%r5925, [%rd34];
	ld.local.u32 	%r5926, [%rd4];
	// inline asm
	prmt.b32 %r12501, %r5925, %r5926, %r115;
	// inline asm
	ld.local.u32 	%r5929, [%rd4];
	ld.local.u32 	%r5930, [%rd33+8];
	// inline asm
	prmt.b32 %r12502, %r5929, %r5930, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5997, %r5998}, [%rd33+4];
	// inline asm
	prmt.b32 %r12503, %r5998, %r5997, %r115;
	// inline asm
	ld.local.u32 	%r5937, [%rd33+4];
	ld.local.u32 	%r5938, [%rd33];
	// inline asm
	prmt.b32 %r12504, %r5937, %r5938, %r115;
	// inline asm
	ld.local.u32 	%r5941, [%rd33];
	ld.local.u32 	%r5942, [%rd3];
	// inline asm
	prmt.b32 %r12532, %r5941, %r5942, %r115;
	// inline asm
	ld.local.u32 	%r5945, [%rd3];
	ld.local.u32 	%r5946, [%rd32+8];
	// inline asm
	prmt.b32 %r12531, %r5945, %r5946, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5999, %r6000}, [%rd32+4];
	// inline asm
	prmt.b32 %r12530, %r6000, %r5999, %r115;
	// inline asm
	ld.local.u32 	%r5953, [%rd32+4];
	ld.local.u32 	%r5954, [%rd32];
	// inline asm
	prmt.b32 %r12529, %r5953, %r5954, %r115;
	// inline asm
	ld.local.u32 	%r5957, [%rd32];
	ld.local.u32 	%r5958, [%rd2];
	// inline asm
	prmt.b32 %r5956, %r5957, %r5958, %r115;
	// inline asm
	st.local.u32 	[%rd38+8], %r5956;
	ld.local.u32 	%r5961, [%rd2];
	ld.local.u32 	%r5962, [%rd31+8];
	// inline asm
	prmt.b32 %r5960, %r5961, %r5962, %r115;
	// inline asm
	st.local.u32 	[%rd38+4], %r5960;
	ld.local.v2.u32 	{%r6001, %r6002}, [%rd31+4];
	// inline asm
	prmt.b32 %r5964, %r6002, %r6001, %r115;
	// inline asm
	st.local.u32 	[%rd38], %r5964;
	ld.local.u32 	%r5969, [%rd31+4];
	ld.local.u32 	%r5970, [%rd31];
	// inline asm
	prmt.b32 %r5968, %r5969, %r5970, %r115;
	// inline asm
	st.local.u32 	[%rd8], %r5968;
	ld.local.u32 	%r5973, [%rd31];
	ld.local.u32 	%r5974, [%rd1];
	// inline asm
	prmt.b32 %r5972, %r5973, %r5974, %r115;
	// inline asm
	st.local.u32 	[%rd37+8], %r5972;
	ld.local.u32 	%r5977, [%rd1];
	// inline asm
	prmt.b32 %r5976, %r5977, %r12499, %r115;
	// inline asm
	st.local.u32 	[%rd37+4], %r5976;
	st.local.u32 	[%rd37], %r12499;
	st.local.u32 	[%rd7], %r12499;
	st.local.v2.u32 	[%rd36+4], {%r12499, %r12499};
	st.local.u32 	[%rd36], %r12499;
	st.local.u32 	[%rd6], %r12499;
	st.local.v2.u32 	[%rd35+4], {%r12499, %r12499};
	st.local.u32 	[%rd35], %r12499;
	st.local.u32 	[%rd5], %r12499;
	st.local.v2.u32 	[%rd34+4], {%r12499, %r12499};
	st.local.u32 	[%rd34], %r12499;
	st.local.u32 	[%rd4], %r12499;
	st.local.v2.u32 	[%rd33+4], {%r12499, %r12499};
	st.local.u32 	[%rd33], %r12499;
	st.local.u32 	[%rd3], %r12499;
	st.local.v2.u32 	[%rd32+4], {%r12499, %r12499};
	st.local.u32 	[%rd32], %r12499;
	st.local.u32 	[%rd2], %r12499;
	st.local.v2.u32 	[%rd31+4], {%r12499, %r12499};
	st.local.u32 	[%rd31], %r12499;
	st.local.u32 	[%rd1], %r12499;
	mov.u32 	%r12500, %r12499;
	mov.u32 	%r12521, %r12499;
	bra.uni 	BB2_447;

BB2_381:
	setp.eq.s32	%p266, %r5081, 6;
	@%p266 bra 	BB2_448;
	bra.uni 	BB2_382;

BB2_448:
	mov.u32 	%r12499, 0;
	// inline asm
	prmt.b32 %r12502, %r12499, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r9297, %r9298}, [%rd38+4];
	// inline asm
	prmt.b32 %r12503, %r9298, %r9297, %r115;
	// inline asm
	ld.local.u32 	%r9147, [%rd38+4];
	ld.local.u32 	%r9148, [%rd38];
	// inline asm
	prmt.b32 %r12504, %r9147, %r9148, %r115;
	// inline asm
	ld.local.u32 	%r9151, [%rd38];
	ld.local.u32 	%r9152, [%rd8];
	// inline asm
	prmt.b32 %r12532, %r9151, %r9152, %r115;
	// inline asm
	ld.local.u32 	%r9155, [%rd8];
	ld.local.u32 	%r9156, [%rd37+8];
	// inline asm
	prmt.b32 %r12531, %r9155, %r9156, %r115;
	// inline asm
	ld.local.v2.u32 	{%r9299, %r9300}, [%rd37+4];
	// inline asm
	prmt.b32 %r12530, %r9300, %r9299, %r115;
	// inline asm
	ld.local.u32 	%r9163, [%rd37+4];
	ld.local.u32 	%r9164, [%rd37];
	// inline asm
	prmt.b32 %r12529, %r9163, %r9164, %r115;
	// inline asm
	ld.local.u32 	%r9167, [%rd37];
	ld.local.u32 	%r9168, [%rd7];
	// inline asm
	prmt.b32 %r9166, %r9167, %r9168, %r115;
	// inline asm
	st.local.u32 	[%rd38+8], %r9166;
	ld.local.u32 	%r9171, [%rd7];
	ld.local.u32 	%r9172, [%rd36+8];
	// inline asm
	prmt.b32 %r9170, %r9171, %r9172, %r115;
	// inline asm
	st.local.u32 	[%rd38+4], %r9170;
	ld.local.v2.u32 	{%r9301, %r9302}, [%rd36+4];
	// inline asm
	prmt.b32 %r9174, %r9302, %r9301, %r115;
	// inline asm
	st.local.u32 	[%rd38], %r9174;
	ld.local.u32 	%r9179, [%rd36+4];
	ld.local.u32 	%r9180, [%rd36];
	// inline asm
	prmt.b32 %r9178, %r9179, %r9180, %r115;
	// inline asm
	st.local.u32 	[%rd8], %r9178;
	ld.local.u32 	%r9183, [%rd36];
	ld.local.u32 	%r9184, [%rd6];
	// inline asm
	prmt.b32 %r9182, %r9183, %r9184, %r115;
	// inline asm
	st.local.u32 	[%rd37+8], %r9182;
	ld.local.u32 	%r9187, [%rd6];
	ld.local.u32 	%r9188, [%rd35+8];
	// inline asm
	prmt.b32 %r9186, %r9187, %r9188, %r115;
	// inline asm
	st.local.u32 	[%rd37+4], %r9186;
	ld.local.v2.u32 	{%r9303, %r9304}, [%rd35+4];
	// inline asm
	prmt.b32 %r9190, %r9304, %r9303, %r115;
	// inline asm
	st.local.u32 	[%rd37], %r9190;
	ld.local.u32 	%r9195, [%rd35+4];
	ld.local.u32 	%r9196, [%rd35];
	// inline asm
	prmt.b32 %r9194, %r9195, %r9196, %r115;
	// inline asm
	st.local.u32 	[%rd7], %r9194;
	ld.local.u32 	%r9199, [%rd35];
	ld.local.u32 	%r9200, [%rd5];
	// inline asm
	prmt.b32 %r9198, %r9199, %r9200, %r115;
	// inline asm
	st.local.u32 	[%rd36+8], %r9198;
	ld.local.u32 	%r9203, [%rd5];
	ld.local.u32 	%r9204, [%rd34+8];
	// inline asm
	prmt.b32 %r9202, %r9203, %r9204, %r115;
	// inline asm
	st.local.u32 	[%rd36+4], %r9202;
	ld.local.v2.u32 	{%r9305, %r9306}, [%rd34+4];
	// inline asm
	prmt.b32 %r9206, %r9306, %r9305, %r115;
	// inline asm
	st.local.u32 	[%rd36], %r9206;
	ld.local.u32 	%r9211, [%rd34+4];
	ld.local.u32 	%r9212, [%rd34];
	// inline asm
	prmt.b32 %r9210, %r9211, %r9212, %r115;
	// inline asm
	st.local.u32 	[%rd6], %r9210;
	ld.local.u32 	%r9215, [%rd34];
	ld.local.u32 	%r9216, [%rd4];
	// inline asm
	prmt.b32 %r9214, %r9215, %r9216, %r115;
	// inline asm
	st.local.u32 	[%rd35+8], %r9214;
	ld.local.u32 	%r9219, [%rd4];
	ld.local.u32 	%r9220, [%rd33+8];
	// inline asm
	prmt.b32 %r9218, %r9219, %r9220, %r115;
	// inline asm
	st.local.u32 	[%rd35+4], %r9218;
	ld.local.v2.u32 	{%r9307, %r9308}, [%rd33+4];
	// inline asm
	prmt.b32 %r9222, %r9308, %r9307, %r115;
	// inline asm
	st.local.u32 	[%rd35], %r9222;
	ld.local.u32 	%r9227, [%rd33+4];
	ld.local.u32 	%r9228, [%rd33];
	// inline asm
	prmt.b32 %r9226, %r9227, %r9228, %r115;
	// inline asm
	st.local.u32 	[%rd5], %r9226;
	ld.local.u32 	%r9231, [%rd33];
	ld.local.u32 	%r9232, [%rd3];
	// inline asm
	prmt.b32 %r9230, %r9231, %r9232, %r115;
	// inline asm
	st.local.u32 	[%rd34+8], %r9230;
	ld.local.u32 	%r9235, [%rd3];
	ld.local.u32 	%r9236, [%rd32+8];
	// inline asm
	prmt.b32 %r9234, %r9235, %r9236, %r115;
	// inline asm
	st.local.u32 	[%rd34+4], %r9234;
	ld.local.v2.u32 	{%r9309, %r9310}, [%rd32+4];
	// inline asm
	prmt.b32 %r9238, %r9310, %r9309, %r115;
	// inline asm
	st.local.u32 	[%rd34], %r9238;
	ld.local.u32 	%r9243, [%rd32+4];
	ld.local.u32 	%r9244, [%rd32];
	// inline asm
	prmt.b32 %r9242, %r9243, %r9244, %r115;
	// inline asm
	st.local.u32 	[%rd4], %r9242;
	ld.local.u32 	%r9247, [%rd32];
	ld.local.u32 	%r9248, [%rd2];
	// inline asm
	prmt.b32 %r9246, %r9247, %r9248, %r115;
	// inline asm
	st.local.u32 	[%rd33+8], %r9246;
	ld.local.u32 	%r9251, [%rd2];
	ld.local.u32 	%r9252, [%rd31+8];
	// inline asm
	prmt.b32 %r9250, %r9251, %r9252, %r115;
	// inline asm
	st.local.u32 	[%rd33+4], %r9250;
	ld.local.v2.u32 	{%r9311, %r9312}, [%rd31+4];
	// inline asm
	prmt.b32 %r9254, %r9312, %r9311, %r115;
	// inline asm
	st.local.u32 	[%rd33], %r9254;
	ld.local.u32 	%r9259, [%rd31+4];
	ld.local.u32 	%r9260, [%rd31];
	// inline asm
	prmt.b32 %r9258, %r9259, %r9260, %r115;
	// inline asm
	st.local.u32 	[%rd3], %r9258;
	ld.local.u32 	%r9263, [%rd31];
	ld.local.u32 	%r9264, [%rd1];
	// inline asm
	prmt.b32 %r9262, %r9263, %r9264, %r115;
	// inline asm
	st.local.u32 	[%rd32+8], %r9262;
	ld.local.u32 	%r9267, [%rd1];
	// inline asm
	prmt.b32 %r9266, %r9267, %r12499, %r115;
	// inline asm
	st.local.u32 	[%rd32+4], %r9266;
	st.local.u32 	[%rd32], %r12499;
	st.local.u32 	[%rd2], %r12499;
	st.local.v2.u32 	[%rd31+4], {%r12499, %r12499};
	st.local.u32 	[%rd31], %r12499;
	st.local.u32 	[%rd1], %r12499;
	mov.u32 	%r12500, %r12499;
	mov.u32 	%r12501, %r12499;
	bra.uni 	BB2_384;

BB2_413:
	setp.eq.s32	%p243, %r5081, 22;
	@%p243 bra 	BB2_435;
	bra.uni 	BB2_414;

BB2_435:
	mov.u32 	%r12499, 0;
	// inline asm
	prmt.b32 %r12518, %r12499, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6617, %r6618}, [%rd38+4];
	// inline asm
	prmt.b32 %r12519, %r6618, %r6617, %r115;
	// inline asm
	ld.local.u32 	%r6483, [%rd38+4];
	ld.local.u32 	%r6484, [%rd38];
	// inline asm
	prmt.b32 %r12520, %r6483, %r6484, %r115;
	// inline asm
	ld.local.u32 	%r6487, [%rd38];
	ld.local.u32 	%r6488, [%rd8];
	// inline asm
	prmt.b32 %r12513, %r6487, %r6488, %r115;
	// inline asm
	ld.local.u32 	%r6491, [%rd8];
	ld.local.u32 	%r6492, [%rd37+8];
	// inline asm
	prmt.b32 %r12514, %r6491, %r6492, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6619, %r6620}, [%rd37+4];
	// inline asm
	prmt.b32 %r12515, %r6620, %r6619, %r115;
	// inline asm
	ld.local.u32 	%r6499, [%rd37+4];
	ld.local.u32 	%r6500, [%rd37];
	// inline asm
	prmt.b32 %r12516, %r6499, %r6500, %r115;
	// inline asm
	ld.local.u32 	%r6503, [%rd37];
	ld.local.u32 	%r6504, [%rd7];
	// inline asm
	prmt.b32 %r12509, %r6503, %r6504, %r115;
	// inline asm
	ld.local.u32 	%r6507, [%rd7];
	ld.local.u32 	%r6508, [%rd36+8];
	// inline asm
	prmt.b32 %r12510, %r6507, %r6508, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6621, %r6622}, [%rd36+4];
	// inline asm
	prmt.b32 %r12511, %r6622, %r6621, %r115;
	// inline asm
	ld.local.u32 	%r6515, [%rd36+4];
	ld.local.u32 	%r6516, [%rd36];
	// inline asm
	prmt.b32 %r12512, %r6515, %r6516, %r115;
	// inline asm
	ld.local.u32 	%r6519, [%rd36];
	ld.local.u32 	%r6520, [%rd6];
	// inline asm
	prmt.b32 %r12505, %r6519, %r6520, %r115;
	// inline asm
	ld.local.u32 	%r6523, [%rd6];
	ld.local.u32 	%r6524, [%rd35+8];
	// inline asm
	prmt.b32 %r12506, %r6523, %r6524, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6623, %r6624}, [%rd35+4];
	// inline asm
	prmt.b32 %r12507, %r6624, %r6623, %r115;
	// inline asm
	ld.local.u32 	%r6531, [%rd35+4];
	ld.local.u32 	%r6532, [%rd35];
	// inline asm
	prmt.b32 %r12508, %r6531, %r6532, %r115;
	// inline asm
	ld.local.u32 	%r6535, [%rd35];
	ld.local.u32 	%r6536, [%rd5];
	// inline asm
	prmt.b32 %r12501, %r6535, %r6536, %r115;
	// inline asm
	ld.local.u32 	%r6539, [%rd5];
	ld.local.u32 	%r6540, [%rd34+8];
	// inline asm
	prmt.b32 %r12502, %r6539, %r6540, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6625, %r6626}, [%rd34+4];
	// inline asm
	prmt.b32 %r12503, %r6626, %r6625, %r115;
	// inline asm
	ld.local.u32 	%r6547, [%rd34+4];
	ld.local.u32 	%r6548, [%rd34];
	// inline asm
	prmt.b32 %r12504, %r6547, %r6548, %r115;
	// inline asm
	ld.local.u32 	%r6551, [%rd34];
	ld.local.u32 	%r6552, [%rd4];
	// inline asm
	prmt.b32 %r12532, %r6551, %r6552, %r115;
	// inline asm
	ld.local.u32 	%r6555, [%rd4];
	ld.local.u32 	%r6556, [%rd33+8];
	// inline asm
	prmt.b32 %r12531, %r6555, %r6556, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6627, %r6628}, [%rd33+4];
	// inline asm
	prmt.b32 %r12530, %r6628, %r6627, %r115;
	// inline asm
	ld.local.u32 	%r6563, [%rd33+4];
	ld.local.u32 	%r6564, [%rd33];
	// inline asm
	prmt.b32 %r12529, %r6563, %r6564, %r115;
	// inline asm
	ld.local.u32 	%r6567, [%rd33];
	ld.local.u32 	%r6568, [%rd3];
	// inline asm
	prmt.b32 %r6566, %r6567, %r6568, %r115;
	// inline asm
	st.local.u32 	[%rd38+8], %r6566;
	ld.local.u32 	%r6571, [%rd3];
	ld.local.u32 	%r6572, [%rd32+8];
	// inline asm
	prmt.b32 %r6570, %r6571, %r6572, %r115;
	// inline asm
	st.local.u32 	[%rd38+4], %r6570;
	ld.local.v2.u32 	{%r6629, %r6630}, [%rd32+4];
	// inline asm
	prmt.b32 %r6574, %r6630, %r6629, %r115;
	// inline asm
	st.local.u32 	[%rd38], %r6574;
	ld.local.u32 	%r6579, [%rd32+4];
	ld.local.u32 	%r6580, [%rd32];
	// inline asm
	prmt.b32 %r6578, %r6579, %r6580, %r115;
	// inline asm
	st.local.u32 	[%rd8], %r6578;
	ld.local.u32 	%r6583, [%rd32];
	ld.local.u32 	%r6584, [%rd2];
	// inline asm
	prmt.b32 %r6582, %r6583, %r6584, %r115;
	// inline asm
	st.local.u32 	[%rd37+8], %r6582;
	ld.local.u32 	%r6587, [%rd2];
	ld.local.u32 	%r6588, [%rd31+8];
	// inline asm
	prmt.b32 %r6586, %r6587, %r6588, %r115;
	// inline asm
	st.local.u32 	[%rd37+4], %r6586;
	ld.local.v2.u32 	{%r6631, %r6632}, [%rd31+4];
	// inline asm
	prmt.b32 %r6590, %r6632, %r6631, %r115;
	// inline asm
	st.local.u32 	[%rd37], %r6590;
	ld.local.u32 	%r6595, [%rd31+4];
	ld.local.u32 	%r6596, [%rd31];
	// inline asm
	prmt.b32 %r6594, %r6595, %r6596, %r115;
	// inline asm
	st.local.u32 	[%rd7], %r6594;
	ld.local.u32 	%r6599, [%rd31];
	ld.local.u32 	%r6600, [%rd1];
	// inline asm
	prmt.b32 %r6598, %r6599, %r6600, %r115;
	// inline asm
	st.local.u32 	[%rd36+8], %r6598;
	ld.local.u32 	%r6603, [%rd1];
	// inline asm
	prmt.b32 %r6602, %r6603, %r12499, %r115;
	// inline asm
	st.local.u32 	[%rd36+4], %r6602;
	st.local.u32 	[%rd36], %r12499;
	st.local.u32 	[%rd6], %r12499;
	st.local.v2.u32 	[%rd35+4], {%r12499, %r12499};
	st.local.u32 	[%rd35], %r12499;
	st.local.u32 	[%rd5], %r12499;
	st.local.v2.u32 	[%rd34+4], {%r12499, %r12499};
	st.local.u32 	[%rd34], %r12499;
	st.local.u32 	[%rd4], %r12499;
	st.local.v2.u32 	[%rd33+4], {%r12499, %r12499};
	st.local.u32 	[%rd33], %r12499;
	st.local.u32 	[%rd3], %r12499;
	st.local.v2.u32 	[%rd32+4], {%r12499, %r12499};
	st.local.u32 	[%rd32], %r12499;
	st.local.u32 	[%rd2], %r12499;
	st.local.v2.u32 	[%rd31+4], {%r12499, %r12499};
	st.local.u32 	[%rd31], %r12499;
	st.local.u32 	[%rd1], %r12499;
	mov.u32 	%r12500, %r12499;
	mov.u32 	%r12517, %r12499;
	bra.uni 	BB2_446;

BB2_397:
	setp.eq.s32	%p255, %r5081, 14;
	@%p255 bra 	BB2_439;
	bra.uni 	BB2_398;

BB2_439:
	mov.u32 	%r12499, 0;
	// inline asm
	prmt.b32 %r12510, %r12499, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r7925, %r7926}, [%rd38+4];
	// inline asm
	prmt.b32 %r12511, %r7926, %r7925, %r115;
	// inline asm
	ld.local.u32 	%r7783, [%rd38+4];
	ld.local.u32 	%r7784, [%rd38];
	// inline asm
	prmt.b32 %r12512, %r7783, %r7784, %r115;
	// inline asm
	ld.local.u32 	%r7787, [%rd38];
	ld.local.u32 	%r7788, [%rd8];
	// inline asm
	prmt.b32 %r12505, %r7787, %r7788, %r115;
	// inline asm
	ld.local.u32 	%r7791, [%rd8];
	ld.local.u32 	%r7792, [%rd37+8];
	// inline asm
	prmt.b32 %r12506, %r7791, %r7792, %r115;
	// inline asm
	ld.local.v2.u32 	{%r7927, %r7928}, [%rd37+4];
	// inline asm
	prmt.b32 %r12507, %r7928, %r7927, %r115;
	// inline asm
	ld.local.u32 	%r7799, [%rd37+4];
	ld.local.u32 	%r7800, [%rd37];
	// inline asm
	prmt.b32 %r12508, %r7799, %r7800, %r115;
	// inline asm
	ld.local.u32 	%r7803, [%rd37];
	ld.local.u32 	%r7804, [%rd7];
	// inline asm
	prmt.b32 %r12501, %r7803, %r7804, %r115;
	// inline asm
	ld.local.u32 	%r7807, [%rd7];
	ld.local.u32 	%r7808, [%rd36+8];
	// inline asm
	prmt.b32 %r12502, %r7807, %r7808, %r115;
	// inline asm
	ld.local.v2.u32 	{%r7929, %r7930}, [%rd36+4];
	// inline asm
	prmt.b32 %r12503, %r7930, %r7929, %r115;
	// inline asm
	ld.local.u32 	%r7815, [%rd36+4];
	ld.local.u32 	%r7816, [%rd36];
	// inline asm
	prmt.b32 %r12504, %r7815, %r7816, %r115;
	// inline asm
	ld.local.u32 	%r7819, [%rd36];
	ld.local.u32 	%r7820, [%rd6];
	// inline asm
	prmt.b32 %r12532, %r7819, %r7820, %r115;
	// inline asm
	ld.local.u32 	%r7823, [%rd6];
	ld.local.u32 	%r7824, [%rd35+8];
	// inline asm
	prmt.b32 %r12531, %r7823, %r7824, %r115;
	// inline asm
	ld.local.v2.u32 	{%r7931, %r7932}, [%rd35+4];
	// inline asm
	prmt.b32 %r12530, %r7932, %r7931, %r115;
	// inline asm
	ld.local.u32 	%r7831, [%rd35+4];
	ld.local.u32 	%r7832, [%rd35];
	// inline asm
	prmt.b32 %r12529, %r7831, %r7832, %r115;
	// inline asm
	ld.local.u32 	%r7835, [%rd35];
	ld.local.u32 	%r7836, [%rd5];
	// inline asm
	prmt.b32 %r7834, %r7835, %r7836, %r115;
	// inline asm
	st.local.u32 	[%rd38+8], %r7834;
	ld.local.u32 	%r7839, [%rd5];
	ld.local.u32 	%r7840, [%rd34+8];
	// inline asm
	prmt.b32 %r7838, %r7839, %r7840, %r115;
	// inline asm
	st.local.u32 	[%rd38+4], %r7838;
	ld.local.v2.u32 	{%r7933, %r7934}, [%rd34+4];
	// inline asm
	prmt.b32 %r7842, %r7934, %r7933, %r115;
	// inline asm
	st.local.u32 	[%rd38], %r7842;
	ld.local.u32 	%r7847, [%rd34+4];
	ld.local.u32 	%r7848, [%rd34];
	// inline asm
	prmt.b32 %r7846, %r7847, %r7848, %r115;
	// inline asm
	st.local.u32 	[%rd8], %r7846;
	ld.local.u32 	%r7851, [%rd34];
	ld.local.u32 	%r7852, [%rd4];
	// inline asm
	prmt.b32 %r7850, %r7851, %r7852, %r115;
	// inline asm
	st.local.u32 	[%rd37+8], %r7850;
	ld.local.u32 	%r7855, [%rd4];
	ld.local.u32 	%r7856, [%rd33+8];
	// inline asm
	prmt.b32 %r7854, %r7855, %r7856, %r115;
	// inline asm
	st.local.u32 	[%rd37+4], %r7854;
	ld.local.v2.u32 	{%r7935, %r7936}, [%rd33+4];
	// inline asm
	prmt.b32 %r7858, %r7936, %r7935, %r115;
	// inline asm
	st.local.u32 	[%rd37], %r7858;
	ld.local.u32 	%r7863, [%rd33+4];
	ld.local.u32 	%r7864, [%rd33];
	// inline asm
	prmt.b32 %r7862, %r7863, %r7864, %r115;
	// inline asm
	st.local.u32 	[%rd7], %r7862;
	ld.local.u32 	%r7867, [%rd33];
	ld.local.u32 	%r7868, [%rd3];
	// inline asm
	prmt.b32 %r7866, %r7867, %r7868, %r115;
	// inline asm
	st.local.u32 	[%rd36+8], %r7866;
	ld.local.u32 	%r7871, [%rd3];
	ld.local.u32 	%r7872, [%rd32+8];
	// inline asm
	prmt.b32 %r7870, %r7871, %r7872, %r115;
	// inline asm
	st.local.u32 	[%rd36+4], %r7870;
	ld.local.v2.u32 	{%r7937, %r7938}, [%rd32+4];
	// inline asm
	prmt.b32 %r7874, %r7938, %r7937, %r115;
	// inline asm
	st.local.u32 	[%rd36], %r7874;
	ld.local.u32 	%r7879, [%rd32+4];
	ld.local.u32 	%r7880, [%rd32];
	// inline asm
	prmt.b32 %r7878, %r7879, %r7880, %r115;
	// inline asm
	st.local.u32 	[%rd6], %r7878;
	ld.local.u32 	%r7883, [%rd32];
	ld.local.u32 	%r7884, [%rd2];
	// inline asm
	prmt.b32 %r7882, %r7883, %r7884, %r115;
	// inline asm
	st.local.u32 	[%rd35+8], %r7882;
	ld.local.u32 	%r7887, [%rd2];
	ld.local.u32 	%r7888, [%rd31+8];
	// inline asm
	prmt.b32 %r7886, %r7887, %r7888, %r115;
	// inline asm
	st.local.u32 	[%rd35+4], %r7886;
	ld.local.v2.u32 	{%r7939, %r7940}, [%rd31+4];
	// inline asm
	prmt.b32 %r7890, %r7940, %r7939, %r115;
	// inline asm
	st.local.u32 	[%rd35], %r7890;
	ld.local.u32 	%r7895, [%rd31+4];
	ld.local.u32 	%r7896, [%rd31];
	// inline asm
	prmt.b32 %r7894, %r7895, %r7896, %r115;
	// inline asm
	st.local.u32 	[%rd5], %r7894;
	ld.local.u32 	%r7899, [%rd31];
	ld.local.u32 	%r7900, [%rd1];
	// inline asm
	prmt.b32 %r7898, %r7899, %r7900, %r115;
	// inline asm
	st.local.u32 	[%rd34+8], %r7898;
	ld.local.u32 	%r7903, [%rd1];
	// inline asm
	prmt.b32 %r7902, %r7903, %r12499, %r115;
	// inline asm
	st.local.u32 	[%rd34+4], %r7902;
	st.local.u32 	[%rd34], %r12499;
	st.local.u32 	[%rd4], %r12499;
	st.local.v2.u32 	[%rd33+4], {%r12499, %r12499};
	st.local.u32 	[%rd33], %r12499;
	st.local.u32 	[%rd3], %r12499;
	st.local.v2.u32 	[%rd32+4], {%r12499, %r12499};
	st.local.u32 	[%rd32], %r12499;
	st.local.u32 	[%rd2], %r12499;
	st.local.v2.u32 	[%rd31+4], {%r12499, %r12499};
	st.local.u32 	[%rd31], %r12499;
	st.local.u32 	[%rd1], %r12499;
	mov.u32 	%r12500, %r12499;
	mov.u32 	%r12509, %r12499;
	bra.uni 	BB2_444;

BB2_428:
	setp.eq.s32	%p232, %r5081, 30;
	@%p232 bra 	BB2_431;
	bra.uni 	BB2_429;

BB2_431:
	mov.u32 	%r12499, 0;
	// inline asm
	prmt.b32 %r12526, %r12499, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5373, %r5374}, [%rd38+4];
	// inline asm
	prmt.b32 %r12527, %r5374, %r5373, %r115;
	// inline asm
	ld.local.u32 	%r5247, [%rd38+4];
	ld.local.u32 	%r5248, [%rd38];
	// inline asm
	prmt.b32 %r12528, %r5247, %r5248, %r115;
	// inline asm
	ld.local.u32 	%r5251, [%rd38];
	ld.local.u32 	%r5252, [%rd8];
	// inline asm
	prmt.b32 %r12521, %r5251, %r5252, %r115;
	// inline asm
	ld.local.u32 	%r5255, [%rd8];
	ld.local.u32 	%r5256, [%rd37+8];
	// inline asm
	prmt.b32 %r12522, %r5255, %r5256, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5375, %r5376}, [%rd37+4];
	// inline asm
	prmt.b32 %r12523, %r5376, %r5375, %r115;
	// inline asm
	ld.local.u32 	%r5263, [%rd37+4];
	ld.local.u32 	%r5264, [%rd37];
	// inline asm
	prmt.b32 %r12524, %r5263, %r5264, %r115;
	// inline asm
	ld.local.u32 	%r5267, [%rd37];
	ld.local.u32 	%r5268, [%rd7];
	// inline asm
	prmt.b32 %r12517, %r5267, %r5268, %r115;
	// inline asm
	ld.local.u32 	%r5271, [%rd7];
	ld.local.u32 	%r5272, [%rd36+8];
	// inline asm
	prmt.b32 %r12518, %r5271, %r5272, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5377, %r5378}, [%rd36+4];
	// inline asm
	prmt.b32 %r12519, %r5378, %r5377, %r115;
	// inline asm
	ld.local.u32 	%r5279, [%rd36+4];
	ld.local.u32 	%r5280, [%rd36];
	// inline asm
	prmt.b32 %r12520, %r5279, %r5280, %r115;
	// inline asm
	ld.local.u32 	%r5283, [%rd36];
	ld.local.u32 	%r5284, [%rd6];
	// inline asm
	prmt.b32 %r12513, %r5283, %r5284, %r115;
	// inline asm
	ld.local.u32 	%r5287, [%rd6];
	ld.local.u32 	%r5288, [%rd35+8];
	// inline asm
	prmt.b32 %r12514, %r5287, %r5288, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5379, %r5380}, [%rd35+4];
	// inline asm
	prmt.b32 %r12515, %r5380, %r5379, %r115;
	// inline asm
	ld.local.u32 	%r5295, [%rd35+4];
	ld.local.u32 	%r5296, [%rd35];
	// inline asm
	prmt.b32 %r12516, %r5295, %r5296, %r115;
	// inline asm
	ld.local.u32 	%r5299, [%rd35];
	ld.local.u32 	%r5300, [%rd5];
	// inline asm
	prmt.b32 %r12509, %r5299, %r5300, %r115;
	// inline asm
	ld.local.u32 	%r5303, [%rd5];
	ld.local.u32 	%r5304, [%rd34+8];
	// inline asm
	prmt.b32 %r12510, %r5303, %r5304, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5381, %r5382}, [%rd34+4];
	// inline asm
	prmt.b32 %r12511, %r5382, %r5381, %r115;
	// inline asm
	ld.local.u32 	%r5311, [%rd34+4];
	ld.local.u32 	%r5312, [%rd34];
	// inline asm
	prmt.b32 %r12512, %r5311, %r5312, %r115;
	// inline asm
	ld.local.u32 	%r5315, [%rd34];
	ld.local.u32 	%r5316, [%rd4];
	// inline asm
	prmt.b32 %r12505, %r5315, %r5316, %r115;
	// inline asm
	ld.local.u32 	%r5319, [%rd4];
	ld.local.u32 	%r5320, [%rd33+8];
	// inline asm
	prmt.b32 %r12506, %r5319, %r5320, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5383, %r5384}, [%rd33+4];
	// inline asm
	prmt.b32 %r12507, %r5384, %r5383, %r115;
	// inline asm
	ld.local.u32 	%r5327, [%rd33+4];
	ld.local.u32 	%r5328, [%rd33];
	// inline asm
	prmt.b32 %r12508, %r5327, %r5328, %r115;
	// inline asm
	ld.local.u32 	%r5331, [%rd33];
	ld.local.u32 	%r5332, [%rd3];
	// inline asm
	prmt.b32 %r12501, %r5331, %r5332, %r115;
	// inline asm
	ld.local.u32 	%r5335, [%rd3];
	ld.local.u32 	%r5336, [%rd32+8];
	// inline asm
	prmt.b32 %r12502, %r5335, %r5336, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5385, %r5386}, [%rd32+4];
	// inline asm
	prmt.b32 %r12503, %r5386, %r5385, %r115;
	// inline asm
	ld.local.u32 	%r5343, [%rd32+4];
	ld.local.u32 	%r5344, [%rd32];
	// inline asm
	prmt.b32 %r12504, %r5343, %r5344, %r115;
	// inline asm
	ld.local.u32 	%r5347, [%rd32];
	ld.local.u32 	%r5348, [%rd2];
	// inline asm
	prmt.b32 %r12532, %r5347, %r5348, %r115;
	// inline asm
	ld.local.u32 	%r5351, [%rd2];
	ld.local.u32 	%r5352, [%rd31+8];
	// inline asm
	prmt.b32 %r12531, %r5351, %r5352, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5387, %r5388}, [%rd31+4];
	// inline asm
	prmt.b32 %r12530, %r5388, %r5387, %r115;
	// inline asm
	ld.local.u32 	%r5359, [%rd31+4];
	ld.local.u32 	%r5360, [%rd31];
	// inline asm
	prmt.b32 %r12529, %r5359, %r5360, %r115;
	// inline asm
	ld.local.u32 	%r5363, [%rd31];
	ld.local.u32 	%r5364, [%rd1];
	// inline asm
	prmt.b32 %r5362, %r5363, %r5364, %r115;
	// inline asm
	st.local.u32 	[%rd38+8], %r5362;
	ld.local.u32 	%r5367, [%rd1];
	// inline asm
	prmt.b32 %r5366, %r5367, %r12499, %r115;
	// inline asm
	st.local.u32 	[%rd38+4], %r5366;
	st.local.u32 	[%rd38], %r12499;
	st.local.u32 	[%rd8], %r12499;
	st.local.v2.u32 	[%rd37+4], {%r12499, %r12499};
	st.local.u32 	[%rd37], %r12499;
	st.local.u32 	[%rd7], %r12499;
	st.local.v2.u32 	[%rd36+4], {%r12499, %r12499};
	st.local.u32 	[%rd36], %r12499;
	st.local.u32 	[%rd6], %r12499;
	st.local.v2.u32 	[%rd35+4], {%r12499, %r12499};
	st.local.u32 	[%rd35], %r12499;
	st.local.u32 	[%rd5], %r12499;
	st.local.v2.u32 	[%rd34+4], {%r12499, %r12499};
	st.local.u32 	[%rd34], %r12499;
	st.local.u32 	[%rd4], %r12499;
	st.local.v2.u32 	[%rd33+4], {%r12499, %r12499};
	st.local.u32 	[%rd33], %r12499;
	st.local.u32 	[%rd3], %r12499;
	st.local.v2.u32 	[%rd32+4], {%r12499, %r12499};
	st.local.u32 	[%rd32], %r12499;
	st.local.u32 	[%rd2], %r12499;
	st.local.v2.u32 	[%rd31+4], {%r12499, %r12499};
	st.local.u32 	[%rd31], %r12499;
	st.local.u32 	[%rd1], %r12499;
	mov.u32 	%r12500, %r12499;
	mov.u32 	%r12525, %r12499;
	bra.uni 	BB2_452;

BB2_372:
	setp.eq.s32	%p274, %r5081, 1;
	mov.u32 	%r12502, %r12501;
	mov.u32 	%r12503, %r12501;
	mov.u32 	%r12504, %r12501;
	mov.u32 	%r12505, %r12501;
	mov.u32 	%r12506, %r12501;
	mov.u32 	%r12507, %r12501;
	mov.u32 	%r12508, %r12501;
	mov.u32 	%r12509, %r12501;
	mov.u32 	%r12510, %r12501;
	mov.u32 	%r12511, %r12501;
	mov.u32 	%r12512, %r12501;
	mov.u32 	%r12513, %r12501;
	mov.u32 	%r12514, %r12501;
	mov.u32 	%r12515, %r12501;
	mov.u32 	%r12516, %r12501;
	mov.u32 	%r12517, %r12501;
	mov.u32 	%r12518, %r12501;
	mov.u32 	%r12519, %r12501;
	mov.u32 	%r12520, %r12501;
	mov.u32 	%r12521, %r12501;
	mov.u32 	%r12522, %r12501;
	mov.u32 	%r12523, %r12501;
	mov.u32 	%r12524, %r12501;
	mov.u32 	%r12525, %r12501;
	mov.u32 	%r12526, %r12501;
	mov.u32 	%r12527, %r12501;
	mov.u32 	%r12528, %r12501;
	mov.u32 	%r12529, %r12501;
	mov.u32 	%r12530, %r12501;
	mov.u32 	%r12531, %r12501;
	mov.u32 	%r12532, %r12501;
	@%p274 bra 	BB2_373;
	bra.uni 	BB2_452;

BB2_373:
	mov.u32 	%r12500, 0;
	// inline asm
	prmt.b32 %r12530, %r12500, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r10186, %r10187}, [%rd38+4];
	// inline asm
	prmt.b32 %r12529, %r10187, %r10186, %r115;
	// inline asm
	ld.local.u32 	%r10032, [%rd38+4];
	ld.local.u32 	%r10033, [%rd38];
	// inline asm
	prmt.b32 %r10031, %r10032, %r10033, %r115;
	// inline asm
	st.local.u32 	[%rd38+8], %r10031;
	ld.local.u32 	%r10036, [%rd38];
	ld.local.u32 	%r10037, [%rd8];
	// inline asm
	prmt.b32 %r10035, %r10036, %r10037, %r115;
	// inline asm
	st.local.u32 	[%rd38+4], %r10035;
	ld.local.u32 	%r10040, [%rd8];
	ld.local.u32 	%r10041, [%rd37+8];
	// inline asm
	prmt.b32 %r10039, %r10040, %r10041, %r115;
	// inline asm
	st.local.u32 	[%rd38], %r10039;
	ld.local.v2.u32 	{%r10188, %r10189}, [%rd37+4];
	// inline asm
	prmt.b32 %r10043, %r10189, %r10188, %r115;
	// inline asm
	st.local.u32 	[%rd8], %r10043;
	ld.local.u32 	%r10048, [%rd37+4];
	ld.local.u32 	%r10049, [%rd37];
	// inline asm
	prmt.b32 %r10047, %r10048, %r10049, %r115;
	// inline asm
	st.local.u32 	[%rd37+8], %r10047;
	ld.local.u32 	%r10052, [%rd37];
	ld.local.u32 	%r10053, [%rd7];
	// inline asm
	prmt.b32 %r10051, %r10052, %r10053, %r115;
	// inline asm
	st.local.u32 	[%rd37+4], %r10051;
	ld.local.u32 	%r10056, [%rd7];
	ld.local.u32 	%r10057, [%rd36+8];
	// inline asm
	prmt.b32 %r10055, %r10056, %r10057, %r115;
	// inline asm
	st.local.u32 	[%rd37], %r10055;
	ld.local.v2.u32 	{%r10190, %r10191}, [%rd36+4];
	// inline asm
	prmt.b32 %r10059, %r10191, %r10190, %r115;
	// inline asm
	st.local.u32 	[%rd7], %r10059;
	ld.local.u32 	%r10064, [%rd36+4];
	ld.local.u32 	%r10065, [%rd36];
	// inline asm
	prmt.b32 %r10063, %r10064, %r10065, %r115;
	// inline asm
	st.local.u32 	[%rd36+8], %r10063;
	ld.local.u32 	%r10068, [%rd36];
	ld.local.u32 	%r10069, [%rd6];
	// inline asm
	prmt.b32 %r10067, %r10068, %r10069, %r115;
	// inline asm
	st.local.u32 	[%rd36+4], %r10067;
	ld.local.u32 	%r10072, [%rd6];
	ld.local.u32 	%r10073, [%rd35+8];
	// inline asm
	prmt.b32 %r10071, %r10072, %r10073, %r115;
	// inline asm
	st.local.u32 	[%rd36], %r10071;
	ld.local.v2.u32 	{%r10192, %r10193}, [%rd35+4];
	// inline asm
	prmt.b32 %r10075, %r10193, %r10192, %r115;
	// inline asm
	st.local.u32 	[%rd6], %r10075;
	ld.local.u32 	%r10080, [%rd35+4];
	ld.local.u32 	%r10081, [%rd35];
	// inline asm
	prmt.b32 %r10079, %r10080, %r10081, %r115;
	// inline asm
	st.local.u32 	[%rd35+8], %r10079;
	ld.local.u32 	%r10084, [%rd35];
	ld.local.u32 	%r10085, [%rd5];
	// inline asm
	prmt.b32 %r10083, %r10084, %r10085, %r115;
	// inline asm
	st.local.u32 	[%rd35+4], %r10083;
	ld.local.u32 	%r10088, [%rd5];
	ld.local.u32 	%r10089, [%rd34+8];
	// inline asm
	prmt.b32 %r10087, %r10088, %r10089, %r115;
	// inline asm
	st.local.u32 	[%rd35], %r10087;
	ld.local.v2.u32 	{%r10194, %r10195}, [%rd34+4];
	// inline asm
	prmt.b32 %r10091, %r10195, %r10194, %r115;
	// inline asm
	st.local.u32 	[%rd5], %r10091;
	ld.local.u32 	%r10096, [%rd34+4];
	ld.local.u32 	%r10097, [%rd34];
	// inline asm
	prmt.b32 %r10095, %r10096, %r10097, %r115;
	// inline asm
	st.local.u32 	[%rd34+8], %r10095;
	ld.local.u32 	%r10100, [%rd34];
	ld.local.u32 	%r10101, [%rd4];
	// inline asm
	prmt.b32 %r10099, %r10100, %r10101, %r115;
	// inline asm
	st.local.u32 	[%rd34+4], %r10099;
	ld.local.u32 	%r10104, [%rd4];
	ld.local.u32 	%r10105, [%rd33+8];
	// inline asm
	prmt.b32 %r10103, %r10104, %r10105, %r115;
	// inline asm
	st.local.u32 	[%rd34], %r10103;
	ld.local.v2.u32 	{%r10196, %r10197}, [%rd33+4];
	// inline asm
	prmt.b32 %r10107, %r10197, %r10196, %r115;
	// inline asm
	st.local.u32 	[%rd4], %r10107;
	ld.local.u32 	%r10112, [%rd33+4];
	ld.local.u32 	%r10113, [%rd33];
	// inline asm
	prmt.b32 %r10111, %r10112, %r10113, %r115;
	// inline asm
	st.local.u32 	[%rd33+8], %r10111;
	ld.local.u32 	%r10116, [%rd33];
	ld.local.u32 	%r10117, [%rd3];
	// inline asm
	prmt.b32 %r10115, %r10116, %r10117, %r115;
	// inline asm
	st.local.u32 	[%rd33+4], %r10115;
	ld.local.u32 	%r10120, [%rd3];
	ld.local.u32 	%r10121, [%rd32+8];
	// inline asm
	prmt.b32 %r10119, %r10120, %r10121, %r115;
	// inline asm
	st.local.u32 	[%rd33], %r10119;
	ld.local.v2.u32 	{%r10198, %r10199}, [%rd32+4];
	// inline asm
	prmt.b32 %r10123, %r10199, %r10198, %r115;
	// inline asm
	st.local.u32 	[%rd3], %r10123;
	ld.local.u32 	%r10128, [%rd32+4];
	ld.local.u32 	%r10129, [%rd32];
	// inline asm
	prmt.b32 %r10127, %r10128, %r10129, %r115;
	// inline asm
	st.local.u32 	[%rd32+8], %r10127;
	ld.local.u32 	%r10132, [%rd32];
	ld.local.u32 	%r10133, [%rd2];
	// inline asm
	prmt.b32 %r10131, %r10132, %r10133, %r115;
	// inline asm
	st.local.u32 	[%rd32+4], %r10131;
	ld.local.u32 	%r10136, [%rd2];
	ld.local.u32 	%r10137, [%rd31+8];
	// inline asm
	prmt.b32 %r10135, %r10136, %r10137, %r115;
	// inline asm
	st.local.u32 	[%rd32], %r10135;
	ld.local.v2.u32 	{%r10200, %r10201}, [%rd31+4];
	// inline asm
	prmt.b32 %r10139, %r10201, %r10200, %r115;
	// inline asm
	st.local.u32 	[%rd2], %r10139;
	ld.local.u32 	%r10144, [%rd31+4];
	ld.local.u32 	%r10145, [%rd31];
	// inline asm
	prmt.b32 %r10143, %r10144, %r10145, %r115;
	// inline asm
	st.local.u32 	[%rd31+8], %r10143;
	ld.local.u32 	%r10148, [%rd31];
	ld.local.u32 	%r10149, [%rd1];
	// inline asm
	prmt.b32 %r10147, %r10148, %r10149, %r115;
	// inline asm
	st.local.u32 	[%rd31+4], %r10147;
	ld.local.u32 	%r10152, [%rd1];
	// inline asm
	prmt.b32 %r12499, %r10152, %r12500, %r115;
	// inline asm
	st.local.u32 	[%rd31], %r12499;
	st.local.u32 	[%rd1], %r12500;
	mov.u32 	%r12501, %r12500;
	mov.u32 	%r12502, %r12500;
	mov.u32 	%r12503, %r12500;
	mov.u32 	%r12504, %r12500;
	mov.u32 	%r12505, %r12500;
	mov.u32 	%r12506, %r12500;
	mov.u32 	%r12507, %r12500;
	mov.u32 	%r12508, %r12500;
	mov.u32 	%r12509, %r12500;
	mov.u32 	%r12510, %r12500;
	mov.u32 	%r12511, %r12500;
	mov.u32 	%r12512, %r12500;
	mov.u32 	%r12513, %r12500;
	mov.u32 	%r12514, %r12500;
	mov.u32 	%r12515, %r12500;
	mov.u32 	%r12516, %r12500;
	mov.u32 	%r12517, %r12500;
	mov.u32 	%r12518, %r12500;
	mov.u32 	%r12519, %r12500;
	mov.u32 	%r12520, %r12500;
	mov.u32 	%r12521, %r12500;
	mov.u32 	%r12522, %r12500;
	mov.u32 	%r12523, %r12500;
	mov.u32 	%r12524, %r12500;
	mov.u32 	%r12525, %r12500;
	mov.u32 	%r12526, %r12500;
	mov.u32 	%r12527, %r12500;
	mov.u32 	%r12528, %r12500;
	mov.u32 	%r12531, %r12500;
	mov.u32 	%r12532, %r12500;
	bra.uni 	BB2_452;

BB2_404:
	setp.eq.s32	%p251, %r5081, 17;
	mov.u32 	%r12502, %r12501;
	mov.u32 	%r12503, %r12501;
	mov.u32 	%r12504, %r12501;
	mov.u32 	%r12505, %r12501;
	mov.u32 	%r12506, %r12501;
	mov.u32 	%r12507, %r12501;
	mov.u32 	%r12508, %r12501;
	mov.u32 	%r12509, %r12501;
	mov.u32 	%r12510, %r12501;
	mov.u32 	%r12511, %r12501;
	mov.u32 	%r12512, %r12501;
	mov.u32 	%r12513, %r12501;
	mov.u32 	%r12514, %r12501;
	mov.u32 	%r12515, %r12501;
	mov.u32 	%r12516, %r12501;
	mov.u32 	%r12517, %r12501;
	mov.u32 	%r12518, %r12501;
	mov.u32 	%r12519, %r12501;
	mov.u32 	%r12520, %r12501;
	mov.u32 	%r12521, %r12501;
	mov.u32 	%r12522, %r12501;
	mov.u32 	%r12523, %r12501;
	mov.u32 	%r12524, %r12501;
	mov.u32 	%r12525, %r12501;
	mov.u32 	%r12526, %r12501;
	mov.u32 	%r12527, %r12501;
	mov.u32 	%r12528, %r12501;
	mov.u32 	%r12529, %r12501;
	mov.u32 	%r12530, %r12501;
	mov.u32 	%r12531, %r12501;
	mov.u32 	%r12532, %r12501;
	@%p251 bra 	BB2_405;
	bra.uni 	BB2_452;

BB2_405:
	mov.u32 	%r12499, 0;
	// inline asm
	prmt.b32 %r12515, %r12499, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r7427, %r7428}, [%rd38+4];
	// inline asm
	prmt.b32 %r12516, %r7428, %r7427, %r115;
	// inline asm
	ld.local.u32 	%r7288, [%rd38+4];
	ld.local.u32 	%r7289, [%rd38];
	// inline asm
	prmt.b32 %r12509, %r7288, %r7289, %r115;
	// inline asm
	ld.local.u32 	%r7292, [%rd38];
	ld.local.u32 	%r7293, [%rd8];
	// inline asm
	prmt.b32 %r12510, %r7292, %r7293, %r115;
	// inline asm
	ld.local.u32 	%r7296, [%rd8];
	ld.local.u32 	%r7297, [%rd37+8];
	// inline asm
	prmt.b32 %r12511, %r7296, %r7297, %r115;
	// inline asm
	ld.local.v2.u32 	{%r7429, %r7430}, [%rd37+4];
	// inline asm
	prmt.b32 %r12512, %r7430, %r7429, %r115;
	// inline asm
	ld.local.u32 	%r7304, [%rd37+4];
	ld.local.u32 	%r7305, [%rd37];
	// inline asm
	prmt.b32 %r12505, %r7304, %r7305, %r115;
	// inline asm
	ld.local.u32 	%r7308, [%rd37];
	ld.local.u32 	%r7309, [%rd7];
	// inline asm
	prmt.b32 %r12506, %r7308, %r7309, %r115;
	// inline asm
	ld.local.u32 	%r7312, [%rd7];
	ld.local.u32 	%r7313, [%rd36+8];
	// inline asm
	prmt.b32 %r12507, %r7312, %r7313, %r115;
	// inline asm
	ld.local.v2.u32 	{%r7431, %r7432}, [%rd36+4];
	// inline asm
	prmt.b32 %r12508, %r7432, %r7431, %r115;
	// inline asm
	ld.local.u32 	%r7320, [%rd36+4];
	ld.local.u32 	%r7321, [%rd36];
	// inline asm
	prmt.b32 %r12501, %r7320, %r7321, %r115;
	// inline asm
	ld.local.u32 	%r7324, [%rd36];
	ld.local.u32 	%r7325, [%rd6];
	// inline asm
	prmt.b32 %r12502, %r7324, %r7325, %r115;
	// inline asm
	ld.local.u32 	%r7328, [%rd6];
	ld.local.u32 	%r7329, [%rd35+8];
	// inline asm
	prmt.b32 %r12503, %r7328, %r7329, %r115;
	// inline asm
	ld.local.v2.u32 	{%r7433, %r7434}, [%rd35+4];
	// inline asm
	prmt.b32 %r12504, %r7434, %r7433, %r115;
	// inline asm
	ld.local.u32 	%r7336, [%rd35+4];
	ld.local.u32 	%r7337, [%rd35];
	// inline asm
	prmt.b32 %r12532, %r7336, %r7337, %r115;
	// inline asm
	ld.local.u32 	%r7340, [%rd35];
	ld.local.u32 	%r7341, [%rd5];
	// inline asm
	prmt.b32 %r12531, %r7340, %r7341, %r115;
	// inline asm
	ld.local.u32 	%r7344, [%rd5];
	ld.local.u32 	%r7345, [%rd34+8];
	// inline asm
	prmt.b32 %r12530, %r7344, %r7345, %r115;
	// inline asm
	ld.local.v2.u32 	{%r7435, %r7436}, [%rd34+4];
	// inline asm
	prmt.b32 %r12529, %r7436, %r7435, %r115;
	// inline asm
	ld.local.u32 	%r7352, [%rd34+4];
	ld.local.u32 	%r7353, [%rd34];
	// inline asm
	prmt.b32 %r7351, %r7352, %r7353, %r115;
	// inline asm
	st.local.u32 	[%rd38+8], %r7351;
	ld.local.u32 	%r7356, [%rd34];
	ld.local.u32 	%r7357, [%rd4];
	// inline asm
	prmt.b32 %r7355, %r7356, %r7357, %r115;
	// inline asm
	st.local.u32 	[%rd38+4], %r7355;
	ld.local.u32 	%r7360, [%rd4];
	ld.local.u32 	%r7361, [%rd33+8];
	// inline asm
	prmt.b32 %r7359, %r7360, %r7361, %r115;
	// inline asm
	st.local.u32 	[%rd38], %r7359;
	ld.local.v2.u32 	{%r7437, %r7438}, [%rd33+4];
	// inline asm
	prmt.b32 %r7363, %r7438, %r7437, %r115;
	// inline asm
	st.local.u32 	[%rd8], %r7363;
	ld.local.u32 	%r7368, [%rd33+4];
	ld.local.u32 	%r7369, [%rd33];
	// inline asm
	prmt.b32 %r7367, %r7368, %r7369, %r115;
	// inline asm
	st.local.u32 	[%rd37+8], %r7367;
	ld.local.u32 	%r7372, [%rd33];
	ld.local.u32 	%r7373, [%rd3];
	// inline asm
	prmt.b32 %r7371, %r7372, %r7373, %r115;
	// inline asm
	st.local.u32 	[%rd37+4], %r7371;
	ld.local.u32 	%r7376, [%rd3];
	ld.local.u32 	%r7377, [%rd32+8];
	// inline asm
	prmt.b32 %r7375, %r7376, %r7377, %r115;
	// inline asm
	st.local.u32 	[%rd37], %r7375;
	ld.local.v2.u32 	{%r7439, %r7440}, [%rd32+4];
	// inline asm
	prmt.b32 %r7379, %r7440, %r7439, %r115;
	// inline asm
	st.local.u32 	[%rd7], %r7379;
	ld.local.u32 	%r7384, [%rd32+4];
	ld.local.u32 	%r7385, [%rd32];
	// inline asm
	prmt.b32 %r7383, %r7384, %r7385, %r115;
	// inline asm
	st.local.u32 	[%rd36+8], %r7383;
	ld.local.u32 	%r7388, [%rd32];
	ld.local.u32 	%r7389, [%rd2];
	// inline asm
	prmt.b32 %r7387, %r7388, %r7389, %r115;
	// inline asm
	st.local.u32 	[%rd36+4], %r7387;
	ld.local.u32 	%r7392, [%rd2];
	ld.local.u32 	%r7393, [%rd31+8];
	// inline asm
	prmt.b32 %r7391, %r7392, %r7393, %r115;
	// inline asm
	st.local.u32 	[%rd36], %r7391;
	ld.local.v2.u32 	{%r7441, %r7442}, [%rd31+4];
	// inline asm
	prmt.b32 %r7395, %r7442, %r7441, %r115;
	// inline asm
	st.local.u32 	[%rd6], %r7395;
	ld.local.u32 	%r7400, [%rd31+4];
	ld.local.u32 	%r7401, [%rd31];
	// inline asm
	prmt.b32 %r7399, %r7400, %r7401, %r115;
	// inline asm
	st.local.u32 	[%rd35+8], %r7399;
	ld.local.u32 	%r7404, [%rd31];
	ld.local.u32 	%r7405, [%rd1];
	// inline asm
	prmt.b32 %r7403, %r7404, %r7405, %r115;
	// inline asm
	st.local.u32 	[%rd35+4], %r7403;
	ld.local.u32 	%r7408, [%rd1];
	// inline asm
	prmt.b32 %r7407, %r7408, %r12499, %r115;
	// inline asm
	st.local.u32 	[%rd35], %r7407;
	st.local.u32 	[%rd5], %r12499;
	st.local.v2.u32 	[%rd34+4], {%r12499, %r12499};
	st.local.u32 	[%rd34], %r12499;
	st.local.u32 	[%rd4], %r12499;
	st.local.v2.u32 	[%rd33+4], {%r12499, %r12499};
	st.local.u32 	[%rd33], %r12499;
	st.local.u32 	[%rd3], %r12499;
	st.local.v2.u32 	[%rd32+4], {%r12499, %r12499};
	st.local.u32 	[%rd32], %r12499;
	st.local.u32 	[%rd2], %r12499;
	st.local.v2.u32 	[%rd31+4], {%r12499, %r12499};
	st.local.u32 	[%rd31], %r12499;
	st.local.u32 	[%rd1], %r12499;
	mov.u32 	%r12500, %r12499;
	mov.u32 	%r12513, %r12499;
	mov.u32 	%r12514, %r12499;
	bra.uni 	BB2_445;

BB2_388:
	setp.eq.s32	%p263, %r5081, 9;
	mov.u32 	%r12502, %r12501;
	mov.u32 	%r12503, %r12501;
	mov.u32 	%r12504, %r12501;
	mov.u32 	%r12505, %r12501;
	mov.u32 	%r12506, %r12501;
	mov.u32 	%r12507, %r12501;
	mov.u32 	%r12508, %r12501;
	mov.u32 	%r12509, %r12501;
	mov.u32 	%r12510, %r12501;
	mov.u32 	%r12511, %r12501;
	mov.u32 	%r12512, %r12501;
	mov.u32 	%r12513, %r12501;
	mov.u32 	%r12514, %r12501;
	mov.u32 	%r12515, %r12501;
	mov.u32 	%r12516, %r12501;
	mov.u32 	%r12517, %r12501;
	mov.u32 	%r12518, %r12501;
	mov.u32 	%r12519, %r12501;
	mov.u32 	%r12520, %r12501;
	mov.u32 	%r12521, %r12501;
	mov.u32 	%r12522, %r12501;
	mov.u32 	%r12523, %r12501;
	mov.u32 	%r12524, %r12501;
	mov.u32 	%r12525, %r12501;
	mov.u32 	%r12526, %r12501;
	mov.u32 	%r12527, %r12501;
	mov.u32 	%r12528, %r12501;
	mov.u32 	%r12529, %r12501;
	mov.u32 	%r12530, %r12501;
	mov.u32 	%r12531, %r12501;
	mov.u32 	%r12532, %r12501;
	@%p263 bra 	BB2_389;
	bra.uni 	BB2_452;

BB2_389:
	mov.u32 	%r12499, 0;
	// inline asm
	prmt.b32 %r12507, %r12499, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r8775, %r8776}, [%rd38+4];
	// inline asm
	prmt.b32 %r12508, %r8776, %r8775, %r115;
	// inline asm
	ld.local.u32 	%r8628, [%rd38+4];
	ld.local.u32 	%r8629, [%rd38];
	// inline asm
	prmt.b32 %r12501, %r8628, %r8629, %r115;
	// inline asm
	ld.local.u32 	%r8632, [%rd38];
	ld.local.u32 	%r8633, [%rd8];
	// inline asm
	prmt.b32 %r12502, %r8632, %r8633, %r115;
	// inline asm
	ld.local.u32 	%r8636, [%rd8];
	ld.local.u32 	%r8637, [%rd37+8];
	// inline asm
	prmt.b32 %r12503, %r8636, %r8637, %r115;
	// inline asm
	ld.local.v2.u32 	{%r8777, %r8778}, [%rd37+4];
	// inline asm
	prmt.b32 %r12504, %r8778, %r8777, %r115;
	// inline asm
	ld.local.u32 	%r8644, [%rd37+4];
	ld.local.u32 	%r8645, [%rd37];
	// inline asm
	prmt.b32 %r12532, %r8644, %r8645, %r115;
	// inline asm
	ld.local.u32 	%r8648, [%rd37];
	ld.local.u32 	%r8649, [%rd7];
	// inline asm
	prmt.b32 %r12531, %r8648, %r8649, %r115;
	// inline asm
	ld.local.u32 	%r8652, [%rd7];
	ld.local.u32 	%r8653, [%rd36+8];
	// inline asm
	prmt.b32 %r12530, %r8652, %r8653, %r115;
	// inline asm
	ld.local.v2.u32 	{%r8779, %r8780}, [%rd36+4];
	// inline asm
	prmt.b32 %r12529, %r8780, %r8779, %r115;
	// inline asm
	ld.local.u32 	%r8660, [%rd36+4];
	ld.local.u32 	%r8661, [%rd36];
	// inline asm
	prmt.b32 %r8659, %r8660, %r8661, %r115;
	// inline asm
	st.local.u32 	[%rd38+8], %r8659;
	ld.local.u32 	%r8664, [%rd36];
	ld.local.u32 	%r8665, [%rd6];
	// inline asm
	prmt.b32 %r8663, %r8664, %r8665, %r115;
	// inline asm
	st.local.u32 	[%rd38+4], %r8663;
	ld.local.u32 	%r8668, [%rd6];
	ld.local.u32 	%r8669, [%rd35+8];
	// inline asm
	prmt.b32 %r8667, %r8668, %r8669, %r115;
	// inline asm
	st.local.u32 	[%rd38], %r8667;
	ld.local.v2.u32 	{%r8781, %r8782}, [%rd35+4];
	// inline asm
	prmt.b32 %r8671, %r8782, %r8781, %r115;
	// inline asm
	st.local.u32 	[%rd8], %r8671;
	ld.local.u32 	%r8676, [%rd35+4];
	ld.local.u32 	%r8677, [%rd35];
	// inline asm
	prmt.b32 %r8675, %r8676, %r8677, %r115;
	// inline asm
	st.local.u32 	[%rd37+8], %r8675;
	ld.local.u32 	%r8680, [%rd35];
	ld.local.u32 	%r8681, [%rd5];
	// inline asm
	prmt.b32 %r8679, %r8680, %r8681, %r115;
	// inline asm
	st.local.u32 	[%rd37+4], %r8679;
	ld.local.u32 	%r8684, [%rd5];
	ld.local.u32 	%r8685, [%rd34+8];
	// inline asm
	prmt.b32 %r8683, %r8684, %r8685, %r115;
	// inline asm
	st.local.u32 	[%rd37], %r8683;
	ld.local.v2.u32 	{%r8783, %r8784}, [%rd34+4];
	// inline asm
	prmt.b32 %r8687, %r8784, %r8783, %r115;
	// inline asm
	st.local.u32 	[%rd7], %r8687;
	ld.local.u32 	%r8692, [%rd34+4];
	ld.local.u32 	%r8693, [%rd34];
	// inline asm
	prmt.b32 %r8691, %r8692, %r8693, %r115;
	// inline asm
	st.local.u32 	[%rd36+8], %r8691;
	ld.local.u32 	%r8696, [%rd34];
	ld.local.u32 	%r8697, [%rd4];
	// inline asm
	prmt.b32 %r8695, %r8696, %r8697, %r115;
	// inline asm
	st.local.u32 	[%rd36+4], %r8695;
	ld.local.u32 	%r8700, [%rd4];
	ld.local.u32 	%r8701, [%rd33+8];
	// inline asm
	prmt.b32 %r8699, %r8700, %r8701, %r115;
	// inline asm
	st.local.u32 	[%rd36], %r8699;
	ld.local.v2.u32 	{%r8785, %r8786}, [%rd33+4];
	// inline asm
	prmt.b32 %r8703, %r8786, %r8785, %r115;
	// inline asm
	st.local.u32 	[%rd6], %r8703;
	ld.local.u32 	%r8708, [%rd33+4];
	ld.local.u32 	%r8709, [%rd33];
	// inline asm
	prmt.b32 %r8707, %r8708, %r8709, %r115;
	// inline asm
	st.local.u32 	[%rd35+8], %r8707;
	ld.local.u32 	%r8712, [%rd33];
	ld.local.u32 	%r8713, [%rd3];
	// inline asm
	prmt.b32 %r8711, %r8712, %r8713, %r115;
	// inline asm
	st.local.u32 	[%rd35+4], %r8711;
	ld.local.u32 	%r8716, [%rd3];
	ld.local.u32 	%r8717, [%rd32+8];
	// inline asm
	prmt.b32 %r8715, %r8716, %r8717, %r115;
	// inline asm
	st.local.u32 	[%rd35], %r8715;
	ld.local.v2.u32 	{%r8787, %r8788}, [%rd32+4];
	// inline asm
	prmt.b32 %r8719, %r8788, %r8787, %r115;
	// inline asm
	st.local.u32 	[%rd5], %r8719;
	ld.local.u32 	%r8724, [%rd32+4];
	ld.local.u32 	%r8725, [%rd32];
	// inline asm
	prmt.b32 %r8723, %r8724, %r8725, %r115;
	// inline asm
	st.local.u32 	[%rd34+8], %r8723;
	ld.local.u32 	%r8728, [%rd32];
	ld.local.u32 	%r8729, [%rd2];
	// inline asm
	prmt.b32 %r8727, %r8728, %r8729, %r115;
	// inline asm
	st.local.u32 	[%rd34+4], %r8727;
	ld.local.u32 	%r8732, [%rd2];
	ld.local.u32 	%r8733, [%rd31+8];
	// inline asm
	prmt.b32 %r8731, %r8732, %r8733, %r115;
	// inline asm
	st.local.u32 	[%rd34], %r8731;
	ld.local.v2.u32 	{%r8789, %r8790}, [%rd31+4];
	// inline asm
	prmt.b32 %r8735, %r8790, %r8789, %r115;
	// inline asm
	st.local.u32 	[%rd4], %r8735;
	ld.local.u32 	%r8740, [%rd31+4];
	ld.local.u32 	%r8741, [%rd31];
	// inline asm
	prmt.b32 %r8739, %r8740, %r8741, %r115;
	// inline asm
	st.local.u32 	[%rd33+8], %r8739;
	ld.local.u32 	%r8744, [%rd31];
	ld.local.u32 	%r8745, [%rd1];
	// inline asm
	prmt.b32 %r8743, %r8744, %r8745, %r115;
	// inline asm
	st.local.u32 	[%rd33+4], %r8743;
	ld.local.u32 	%r8748, [%rd1];
	// inline asm
	prmt.b32 %r8747, %r8748, %r12499, %r115;
	// inline asm
	st.local.u32 	[%rd33], %r8747;
	st.local.u32 	[%rd3], %r12499;
	st.local.v2.u32 	[%rd32+4], {%r12499, %r12499};
	st.local.u32 	[%rd32], %r12499;
	st.local.u32 	[%rd2], %r12499;
	st.local.v2.u32 	[%rd31+4], {%r12499, %r12499};
	st.local.u32 	[%rd31], %r12499;
	st.local.u32 	[%rd1], %r12499;
	mov.u32 	%r12500, %r12499;
	mov.u32 	%r12505, %r12499;
	mov.u32 	%r12506, %r12499;
	bra.uni 	BB2_443;

BB2_419:
	setp.eq.s32	%p240, %r5081, 25;
	mov.u32 	%r12502, %r12501;
	mov.u32 	%r12503, %r12501;
	mov.u32 	%r12504, %r12501;
	mov.u32 	%r12505, %r12501;
	mov.u32 	%r12506, %r12501;
	mov.u32 	%r12507, %r12501;
	mov.u32 	%r12508, %r12501;
	mov.u32 	%r12509, %r12501;
	mov.u32 	%r12510, %r12501;
	mov.u32 	%r12511, %r12501;
	mov.u32 	%r12512, %r12501;
	mov.u32 	%r12513, %r12501;
	mov.u32 	%r12514, %r12501;
	mov.u32 	%r12515, %r12501;
	mov.u32 	%r12516, %r12501;
	mov.u32 	%r12517, %r12501;
	mov.u32 	%r12518, %r12501;
	mov.u32 	%r12519, %r12501;
	mov.u32 	%r12520, %r12501;
	mov.u32 	%r12521, %r12501;
	mov.u32 	%r12522, %r12501;
	mov.u32 	%r12523, %r12501;
	mov.u32 	%r12524, %r12501;
	mov.u32 	%r12525, %r12501;
	mov.u32 	%r12526, %r12501;
	mov.u32 	%r12527, %r12501;
	mov.u32 	%r12528, %r12501;
	mov.u32 	%r12529, %r12501;
	mov.u32 	%r12530, %r12501;
	mov.u32 	%r12531, %r12501;
	mov.u32 	%r12532, %r12501;
	@%p240 bra 	BB2_420;
	bra.uni 	BB2_452;

BB2_420:
	mov.u32 	%r12499, 0;
	// inline asm
	prmt.b32 %r12523, %r12499, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6143, %r6144}, [%rd38+4];
	// inline asm
	prmt.b32 %r12524, %r6144, %r6143, %r115;
	// inline asm
	ld.local.u32 	%r6012, [%rd38+4];
	ld.local.u32 	%r6013, [%rd38];
	// inline asm
	prmt.b32 %r12517, %r6012, %r6013, %r115;
	// inline asm
	ld.local.u32 	%r6016, [%rd38];
	ld.local.u32 	%r6017, [%rd8];
	// inline asm
	prmt.b32 %r12518, %r6016, %r6017, %r115;
	// inline asm
	ld.local.u32 	%r6020, [%rd8];
	ld.local.u32 	%r6021, [%rd37+8];
	// inline asm
	prmt.b32 %r12519, %r6020, %r6021, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6145, %r6146}, [%rd37+4];
	// inline asm
	prmt.b32 %r12520, %r6146, %r6145, %r115;
	// inline asm
	ld.local.u32 	%r6028, [%rd37+4];
	ld.local.u32 	%r6029, [%rd37];
	// inline asm
	prmt.b32 %r12513, %r6028, %r6029, %r115;
	// inline asm
	ld.local.u32 	%r6032, [%rd37];
	ld.local.u32 	%r6033, [%rd7];
	// inline asm
	prmt.b32 %r12514, %r6032, %r6033, %r115;
	// inline asm
	ld.local.u32 	%r6036, [%rd7];
	ld.local.u32 	%r6037, [%rd36+8];
	// inline asm
	prmt.b32 %r12515, %r6036, %r6037, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6147, %r6148}, [%rd36+4];
	// inline asm
	prmt.b32 %r12516, %r6148, %r6147, %r115;
	// inline asm
	ld.local.u32 	%r6044, [%rd36+4];
	ld.local.u32 	%r6045, [%rd36];
	// inline asm
	prmt.b32 %r12509, %r6044, %r6045, %r115;
	// inline asm
	ld.local.u32 	%r6048, [%rd36];
	ld.local.u32 	%r6049, [%rd6];
	// inline asm
	prmt.b32 %r12510, %r6048, %r6049, %r115;
	// inline asm
	ld.local.u32 	%r6052, [%rd6];
	ld.local.u32 	%r6053, [%rd35+8];
	// inline asm
	prmt.b32 %r12511, %r6052, %r6053, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6149, %r6150}, [%rd35+4];
	// inline asm
	prmt.b32 %r12512, %r6150, %r6149, %r115;
	// inline asm
	ld.local.u32 	%r6060, [%rd35+4];
	ld.local.u32 	%r6061, [%rd35];
	// inline asm
	prmt.b32 %r12505, %r6060, %r6061, %r115;
	// inline asm
	ld.local.u32 	%r6064, [%rd35];
	ld.local.u32 	%r6065, [%rd5];
	// inline asm
	prmt.b32 %r12506, %r6064, %r6065, %r115;
	// inline asm
	ld.local.u32 	%r6068, [%rd5];
	ld.local.u32 	%r6069, [%rd34+8];
	// inline asm
	prmt.b32 %r12507, %r6068, %r6069, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6151, %r6152}, [%rd34+4];
	// inline asm
	prmt.b32 %r12508, %r6152, %r6151, %r115;
	// inline asm
	ld.local.u32 	%r6076, [%rd34+4];
	ld.local.u32 	%r6077, [%rd34];
	// inline asm
	prmt.b32 %r12501, %r6076, %r6077, %r115;
	// inline asm
	ld.local.u32 	%r6080, [%rd34];
	ld.local.u32 	%r6081, [%rd4];
	// inline asm
	prmt.b32 %r12502, %r6080, %r6081, %r115;
	// inline asm
	ld.local.u32 	%r6084, [%rd4];
	ld.local.u32 	%r6085, [%rd33+8];
	// inline asm
	prmt.b32 %r12503, %r6084, %r6085, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6153, %r6154}, [%rd33+4];
	// inline asm
	prmt.b32 %r12504, %r6154, %r6153, %r115;
	// inline asm
	ld.local.u32 	%r6092, [%rd33+4];
	ld.local.u32 	%r6093, [%rd33];
	// inline asm
	prmt.b32 %r12532, %r6092, %r6093, %r115;
	// inline asm
	ld.local.u32 	%r6096, [%rd33];
	ld.local.u32 	%r6097, [%rd3];
	// inline asm
	prmt.b32 %r12531, %r6096, %r6097, %r115;
	// inline asm
	ld.local.u32 	%r6100, [%rd3];
	ld.local.u32 	%r6101, [%rd32+8];
	// inline asm
	prmt.b32 %r12530, %r6100, %r6101, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6155, %r6156}, [%rd32+4];
	// inline asm
	prmt.b32 %r12529, %r6156, %r6155, %r115;
	// inline asm
	ld.local.u32 	%r6108, [%rd32+4];
	ld.local.u32 	%r6109, [%rd32];
	// inline asm
	prmt.b32 %r6107, %r6108, %r6109, %r115;
	// inline asm
	st.local.u32 	[%rd38+8], %r6107;
	ld.local.u32 	%r6112, [%rd32];
	ld.local.u32 	%r6113, [%rd2];
	// inline asm
	prmt.b32 %r6111, %r6112, %r6113, %r115;
	// inline asm
	st.local.u32 	[%rd38+4], %r6111;
	ld.local.u32 	%r6116, [%rd2];
	ld.local.u32 	%r6117, [%rd31+8];
	// inline asm
	prmt.b32 %r6115, %r6116, %r6117, %r115;
	// inline asm
	st.local.u32 	[%rd38], %r6115;
	ld.local.v2.u32 	{%r6157, %r6158}, [%rd31+4];
	// inline asm
	prmt.b32 %r6119, %r6158, %r6157, %r115;
	// inline asm
	st.local.u32 	[%rd8], %r6119;
	ld.local.u32 	%r6124, [%rd31+4];
	ld.local.u32 	%r6125, [%rd31];
	// inline asm
	prmt.b32 %r6123, %r6124, %r6125, %r115;
	// inline asm
	st.local.u32 	[%rd37+8], %r6123;
	ld.local.u32 	%r6128, [%rd31];
	ld.local.u32 	%r6129, [%rd1];
	// inline asm
	prmt.b32 %r6127, %r6128, %r6129, %r115;
	// inline asm
	st.local.u32 	[%rd37+4], %r6127;
	ld.local.u32 	%r6132, [%rd1];
	// inline asm
	prmt.b32 %r6131, %r6132, %r12499, %r115;
	// inline asm
	st.local.u32 	[%rd37], %r6131;
	st.local.u32 	[%rd7], %r12499;
	st.local.v2.u32 	[%rd36+4], {%r12499, %r12499};
	st.local.u32 	[%rd36], %r12499;
	st.local.u32 	[%rd6], %r12499;
	st.local.v2.u32 	[%rd35+4], {%r12499, %r12499};
	st.local.u32 	[%rd35], %r12499;
	st.local.u32 	[%rd5], %r12499;
	st.local.v2.u32 	[%rd34+4], {%r12499, %r12499};
	st.local.u32 	[%rd34], %r12499;
	st.local.u32 	[%rd4], %r12499;
	st.local.v2.u32 	[%rd33+4], {%r12499, %r12499};
	st.local.u32 	[%rd33], %r12499;
	st.local.u32 	[%rd3], %r12499;
	st.local.v2.u32 	[%rd32+4], {%r12499, %r12499};
	st.local.u32 	[%rd32], %r12499;
	st.local.u32 	[%rd2], %r12499;
	st.local.v2.u32 	[%rd31+4], {%r12499, %r12499};
	st.local.u32 	[%rd31], %r12499;
	st.local.u32 	[%rd1], %r12499;
	mov.u32 	%r12500, %r12499;
	mov.u32 	%r12521, %r12499;
	mov.u32 	%r12522, %r12499;
	bra.uni 	BB2_447;

BB2_379:
	setp.eq.s32	%p269, %r5081, 5;
	mov.u32 	%r12502, %r12501;
	mov.u32 	%r12503, %r12501;
	mov.u32 	%r12504, %r12501;
	mov.u32 	%r12505, %r12501;
	mov.u32 	%r12506, %r12501;
	mov.u32 	%r12507, %r12501;
	mov.u32 	%r12508, %r12501;
	mov.u32 	%r12509, %r12501;
	mov.u32 	%r12510, %r12501;
	mov.u32 	%r12511, %r12501;
	mov.u32 	%r12512, %r12501;
	mov.u32 	%r12513, %r12501;
	mov.u32 	%r12514, %r12501;
	mov.u32 	%r12515, %r12501;
	mov.u32 	%r12516, %r12501;
	mov.u32 	%r12517, %r12501;
	mov.u32 	%r12518, %r12501;
	mov.u32 	%r12519, %r12501;
	mov.u32 	%r12520, %r12501;
	mov.u32 	%r12521, %r12501;
	mov.u32 	%r12522, %r12501;
	mov.u32 	%r12523, %r12501;
	mov.u32 	%r12524, %r12501;
	mov.u32 	%r12525, %r12501;
	mov.u32 	%r12526, %r12501;
	mov.u32 	%r12527, %r12501;
	mov.u32 	%r12528, %r12501;
	mov.u32 	%r12529, %r12501;
	mov.u32 	%r12530, %r12501;
	mov.u32 	%r12531, %r12501;
	mov.u32 	%r12532, %r12501;
	@%p269 bra 	BB2_380;
	bra.uni 	BB2_452;

BB2_380:
	mov.u32 	%r12499, 0;
	// inline asm
	prmt.b32 %r12503, %r12499, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r9473, %r9474}, [%rd38+4];
	// inline asm
	prmt.b32 %r12504, %r9474, %r9473, %r115;
	// inline asm
	ld.local.u32 	%r9322, [%rd38+4];
	ld.local.u32 	%r9323, [%rd38];
	// inline asm
	prmt.b32 %r12532, %r9322, %r9323, %r115;
	// inline asm
	ld.local.u32 	%r9326, [%rd38];
	ld.local.u32 	%r9327, [%rd8];
	// inline asm
	prmt.b32 %r12531, %r9326, %r9327, %r115;
	// inline asm
	ld.local.u32 	%r9330, [%rd8];
	ld.local.u32 	%r9331, [%rd37+8];
	// inline asm
	prmt.b32 %r12530, %r9330, %r9331, %r115;
	// inline asm
	ld.local.v2.u32 	{%r9475, %r9476}, [%rd37+4];
	// inline asm
	prmt.b32 %r12529, %r9476, %r9475, %r115;
	// inline asm
	ld.local.u32 	%r9338, [%rd37+4];
	ld.local.u32 	%r9339, [%rd37];
	// inline asm
	prmt.b32 %r9337, %r9338, %r9339, %r115;
	// inline asm
	st.local.u32 	[%rd38+8], %r9337;
	ld.local.u32 	%r9342, [%rd37];
	ld.local.u32 	%r9343, [%rd7];
	// inline asm
	prmt.b32 %r9341, %r9342, %r9343, %r115;
	// inline asm
	st.local.u32 	[%rd38+4], %r9341;
	ld.local.u32 	%r9346, [%rd7];
	ld.local.u32 	%r9347, [%rd36+8];
	// inline asm
	prmt.b32 %r9345, %r9346, %r9347, %r115;
	// inline asm
	st.local.u32 	[%rd38], %r9345;
	ld.local.v2.u32 	{%r9477, %r9478}, [%rd36+4];
	// inline asm
	prmt.b32 %r9349, %r9478, %r9477, %r115;
	// inline asm
	st.local.u32 	[%rd8], %r9349;
	ld.local.u32 	%r9354, [%rd36+4];
	ld.local.u32 	%r9355, [%rd36];
	// inline asm
	prmt.b32 %r9353, %r9354, %r9355, %r115;
	// inline asm
	st.local.u32 	[%rd37+8], %r9353;
	ld.local.u32 	%r9358, [%rd36];
	ld.local.u32 	%r9359, [%rd6];
	// inline asm
	prmt.b32 %r9357, %r9358, %r9359, %r115;
	// inline asm
	st.local.u32 	[%rd37+4], %r9357;
	ld.local.u32 	%r9362, [%rd6];
	ld.local.u32 	%r9363, [%rd35+8];
	// inline asm
	prmt.b32 %r9361, %r9362, %r9363, %r115;
	// inline asm
	st.local.u32 	[%rd37], %r9361;
	ld.local.v2.u32 	{%r9479, %r9480}, [%rd35+4];
	// inline asm
	prmt.b32 %r9365, %r9480, %r9479, %r115;
	// inline asm
	st.local.u32 	[%rd7], %r9365;
	ld.local.u32 	%r9370, [%rd35+4];
	ld.local.u32 	%r9371, [%rd35];
	// inline asm
	prmt.b32 %r9369, %r9370, %r9371, %r115;
	// inline asm
	st.local.u32 	[%rd36+8], %r9369;
	ld.local.u32 	%r9374, [%rd35];
	ld.local.u32 	%r9375, [%rd5];
	// inline asm
	prmt.b32 %r9373, %r9374, %r9375, %r115;
	// inline asm
	st.local.u32 	[%rd36+4], %r9373;
	ld.local.u32 	%r9378, [%rd5];
	ld.local.u32 	%r9379, [%rd34+8];
	// inline asm
	prmt.b32 %r9377, %r9378, %r9379, %r115;
	// inline asm
	st.local.u32 	[%rd36], %r9377;
	ld.local.v2.u32 	{%r9481, %r9482}, [%rd34+4];
	// inline asm
	prmt.b32 %r9381, %r9482, %r9481, %r115;
	// inline asm
	st.local.u32 	[%rd6], %r9381;
	ld.local.u32 	%r9386, [%rd34+4];
	ld.local.u32 	%r9387, [%rd34];
	// inline asm
	prmt.b32 %r9385, %r9386, %r9387, %r115;
	// inline asm
	st.local.u32 	[%rd35+8], %r9385;
	ld.local.u32 	%r9390, [%rd34];
	ld.local.u32 	%r9391, [%rd4];
	// inline asm
	prmt.b32 %r9389, %r9390, %r9391, %r115;
	// inline asm
	st.local.u32 	[%rd35+4], %r9389;
	ld.local.u32 	%r9394, [%rd4];
	ld.local.u32 	%r9395, [%rd33+8];
	// inline asm
	prmt.b32 %r9393, %r9394, %r9395, %r115;
	// inline asm
	st.local.u32 	[%rd35], %r9393;
	ld.local.v2.u32 	{%r9483, %r9484}, [%rd33+4];
	// inline asm
	prmt.b32 %r9397, %r9484, %r9483, %r115;
	// inline asm
	st.local.u32 	[%rd5], %r9397;
	ld.local.u32 	%r9402, [%rd33+4];
	ld.local.u32 	%r9403, [%rd33];
	// inline asm
	prmt.b32 %r9401, %r9402, %r9403, %r115;
	// inline asm
	st.local.u32 	[%rd34+8], %r9401;
	ld.local.u32 	%r9406, [%rd33];
	ld.local.u32 	%r9407, [%rd3];
	// inline asm
	prmt.b32 %r9405, %r9406, %r9407, %r115;
	// inline asm
	st.local.u32 	[%rd34+4], %r9405;
	ld.local.u32 	%r9410, [%rd3];
	ld.local.u32 	%r9411, [%rd32+8];
	// inline asm
	prmt.b32 %r9409, %r9410, %r9411, %r115;
	// inline asm
	st.local.u32 	[%rd34], %r9409;
	ld.local.v2.u32 	{%r9485, %r9486}, [%rd32+4];
	// inline asm
	prmt.b32 %r9413, %r9486, %r9485, %r115;
	// inline asm
	st.local.u32 	[%rd4], %r9413;
	ld.local.u32 	%r9418, [%rd32+4];
	ld.local.u32 	%r9419, [%rd32];
	// inline asm
	prmt.b32 %r9417, %r9418, %r9419, %r115;
	// inline asm
	st.local.u32 	[%rd33+8], %r9417;
	ld.local.u32 	%r9422, [%rd32];
	ld.local.u32 	%r9423, [%rd2];
	// inline asm
	prmt.b32 %r9421, %r9422, %r9423, %r115;
	// inline asm
	st.local.u32 	[%rd33+4], %r9421;
	ld.local.u32 	%r9426, [%rd2];
	ld.local.u32 	%r9427, [%rd31+8];
	// inline asm
	prmt.b32 %r9425, %r9426, %r9427, %r115;
	// inline asm
	st.local.u32 	[%rd33], %r9425;
	ld.local.v2.u32 	{%r9487, %r9488}, [%rd31+4];
	// inline asm
	prmt.b32 %r9429, %r9488, %r9487, %r115;
	// inline asm
	st.local.u32 	[%rd3], %r9429;
	ld.local.u32 	%r9434, [%rd31+4];
	ld.local.u32 	%r9435, [%rd31];
	// inline asm
	prmt.b32 %r9433, %r9434, %r9435, %r115;
	// inline asm
	st.local.u32 	[%rd32+8], %r9433;
	ld.local.u32 	%r9438, [%rd31];
	ld.local.u32 	%r9439, [%rd1];
	// inline asm
	prmt.b32 %r9437, %r9438, %r9439, %r115;
	// inline asm
	st.local.u32 	[%rd32+4], %r9437;
	ld.local.u32 	%r9442, [%rd1];
	// inline asm
	prmt.b32 %r9441, %r9442, %r12499, %r115;
	// inline asm
	st.local.u32 	[%rd32], %r9441;
	st.local.u32 	[%rd2], %r12499;
	st.local.v2.u32 	[%rd31+4], {%r12499, %r12499};
	st.local.u32 	[%rd31], %r12499;
	st.local.u32 	[%rd1], %r12499;
	mov.u32 	%r12500, %r12499;
	mov.u32 	%r12501, %r12499;
	mov.u32 	%r12502, %r12499;
	bra.uni 	BB2_384;

BB2_411:
	setp.eq.s32	%p246, %r5081, 21;
	mov.u32 	%r12502, %r12501;
	mov.u32 	%r12503, %r12501;
	mov.u32 	%r12504, %r12501;
	mov.u32 	%r12505, %r12501;
	mov.u32 	%r12506, %r12501;
	mov.u32 	%r12507, %r12501;
	mov.u32 	%r12508, %r12501;
	mov.u32 	%r12509, %r12501;
	mov.u32 	%r12510, %r12501;
	mov.u32 	%r12511, %r12501;
	mov.u32 	%r12512, %r12501;
	mov.u32 	%r12513, %r12501;
	mov.u32 	%r12514, %r12501;
	mov.u32 	%r12515, %r12501;
	mov.u32 	%r12516, %r12501;
	mov.u32 	%r12517, %r12501;
	mov.u32 	%r12518, %r12501;
	mov.u32 	%r12519, %r12501;
	mov.u32 	%r12520, %r12501;
	mov.u32 	%r12521, %r12501;
	mov.u32 	%r12522, %r12501;
	mov.u32 	%r12523, %r12501;
	mov.u32 	%r12524, %r12501;
	mov.u32 	%r12525, %r12501;
	mov.u32 	%r12526, %r12501;
	mov.u32 	%r12527, %r12501;
	mov.u32 	%r12528, %r12501;
	mov.u32 	%r12529, %r12501;
	mov.u32 	%r12530, %r12501;
	mov.u32 	%r12531, %r12501;
	mov.u32 	%r12532, %r12501;
	@%p246 bra 	BB2_412;
	bra.uni 	BB2_452;

BB2_412:
	mov.u32 	%r12499, 0;
	// inline asm
	prmt.b32 %r12519, %r12499, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6777, %r6778}, [%rd38+4];
	// inline asm
	prmt.b32 %r12520, %r6778, %r6777, %r115;
	// inline asm
	ld.local.u32 	%r6642, [%rd38+4];
	ld.local.u32 	%r6643, [%rd38];
	// inline asm
	prmt.b32 %r12513, %r6642, %r6643, %r115;
	// inline asm
	ld.local.u32 	%r6646, [%rd38];
	ld.local.u32 	%r6647, [%rd8];
	// inline asm
	prmt.b32 %r12514, %r6646, %r6647, %r115;
	// inline asm
	ld.local.u32 	%r6650, [%rd8];
	ld.local.u32 	%r6651, [%rd37+8];
	// inline asm
	prmt.b32 %r12515, %r6650, %r6651, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6779, %r6780}, [%rd37+4];
	// inline asm
	prmt.b32 %r12516, %r6780, %r6779, %r115;
	// inline asm
	ld.local.u32 	%r6658, [%rd37+4];
	ld.local.u32 	%r6659, [%rd37];
	// inline asm
	prmt.b32 %r12509, %r6658, %r6659, %r115;
	// inline asm
	ld.local.u32 	%r6662, [%rd37];
	ld.local.u32 	%r6663, [%rd7];
	// inline asm
	prmt.b32 %r12510, %r6662, %r6663, %r115;
	// inline asm
	ld.local.u32 	%r6666, [%rd7];
	ld.local.u32 	%r6667, [%rd36+8];
	// inline asm
	prmt.b32 %r12511, %r6666, %r6667, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6781, %r6782}, [%rd36+4];
	// inline asm
	prmt.b32 %r12512, %r6782, %r6781, %r115;
	// inline asm
	ld.local.u32 	%r6674, [%rd36+4];
	ld.local.u32 	%r6675, [%rd36];
	// inline asm
	prmt.b32 %r12505, %r6674, %r6675, %r115;
	// inline asm
	ld.local.u32 	%r6678, [%rd36];
	ld.local.u32 	%r6679, [%rd6];
	// inline asm
	prmt.b32 %r12506, %r6678, %r6679, %r115;
	// inline asm
	ld.local.u32 	%r6682, [%rd6];
	ld.local.u32 	%r6683, [%rd35+8];
	// inline asm
	prmt.b32 %r12507, %r6682, %r6683, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6783, %r6784}, [%rd35+4];
	// inline asm
	prmt.b32 %r12508, %r6784, %r6783, %r115;
	// inline asm
	ld.local.u32 	%r6690, [%rd35+4];
	ld.local.u32 	%r6691, [%rd35];
	// inline asm
	prmt.b32 %r12501, %r6690, %r6691, %r115;
	// inline asm
	ld.local.u32 	%r6694, [%rd35];
	ld.local.u32 	%r6695, [%rd5];
	// inline asm
	prmt.b32 %r12502, %r6694, %r6695, %r115;
	// inline asm
	ld.local.u32 	%r6698, [%rd5];
	ld.local.u32 	%r6699, [%rd34+8];
	// inline asm
	prmt.b32 %r12503, %r6698, %r6699, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6785, %r6786}, [%rd34+4];
	// inline asm
	prmt.b32 %r12504, %r6786, %r6785, %r115;
	// inline asm
	ld.local.u32 	%r6706, [%rd34+4];
	ld.local.u32 	%r6707, [%rd34];
	// inline asm
	prmt.b32 %r12532, %r6706, %r6707, %r115;
	// inline asm
	ld.local.u32 	%r6710, [%rd34];
	ld.local.u32 	%r6711, [%rd4];
	// inline asm
	prmt.b32 %r12531, %r6710, %r6711, %r115;
	// inline asm
	ld.local.u32 	%r6714, [%rd4];
	ld.local.u32 	%r6715, [%rd33+8];
	// inline asm
	prmt.b32 %r12530, %r6714, %r6715, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6787, %r6788}, [%rd33+4];
	// inline asm
	prmt.b32 %r12529, %r6788, %r6787, %r115;
	// inline asm
	ld.local.u32 	%r6722, [%rd33+4];
	ld.local.u32 	%r6723, [%rd33];
	// inline asm
	prmt.b32 %r6721, %r6722, %r6723, %r115;
	// inline asm
	st.local.u32 	[%rd38+8], %r6721;
	ld.local.u32 	%r6726, [%rd33];
	ld.local.u32 	%r6727, [%rd3];
	// inline asm
	prmt.b32 %r6725, %r6726, %r6727, %r115;
	// inline asm
	st.local.u32 	[%rd38+4], %r6725;
	ld.local.u32 	%r6730, [%rd3];
	ld.local.u32 	%r6731, [%rd32+8];
	// inline asm
	prmt.b32 %r6729, %r6730, %r6731, %r115;
	// inline asm
	st.local.u32 	[%rd38], %r6729;
	ld.local.v2.u32 	{%r6789, %r6790}, [%rd32+4];
	// inline asm
	prmt.b32 %r6733, %r6790, %r6789, %r115;
	// inline asm
	st.local.u32 	[%rd8], %r6733;
	ld.local.u32 	%r6738, [%rd32+4];
	ld.local.u32 	%r6739, [%rd32];
	// inline asm
	prmt.b32 %r6737, %r6738, %r6739, %r115;
	// inline asm
	st.local.u32 	[%rd37+8], %r6737;
	ld.local.u32 	%r6742, [%rd32];
	ld.local.u32 	%r6743, [%rd2];
	// inline asm
	prmt.b32 %r6741, %r6742, %r6743, %r115;
	// inline asm
	st.local.u32 	[%rd37+4], %r6741;
	ld.local.u32 	%r6746, [%rd2];
	ld.local.u32 	%r6747, [%rd31+8];
	// inline asm
	prmt.b32 %r6745, %r6746, %r6747, %r115;
	// inline asm
	st.local.u32 	[%rd37], %r6745;
	ld.local.v2.u32 	{%r6791, %r6792}, [%rd31+4];
	// inline asm
	prmt.b32 %r6749, %r6792, %r6791, %r115;
	// inline asm
	st.local.u32 	[%rd7], %r6749;
	ld.local.u32 	%r6754, [%rd31+4];
	ld.local.u32 	%r6755, [%rd31];
	// inline asm
	prmt.b32 %r6753, %r6754, %r6755, %r115;
	// inline asm
	st.local.u32 	[%rd36+8], %r6753;
	ld.local.u32 	%r6758, [%rd31];
	ld.local.u32 	%r6759, [%rd1];
	// inline asm
	prmt.b32 %r6757, %r6758, %r6759, %r115;
	// inline asm
	st.local.u32 	[%rd36+4], %r6757;
	ld.local.u32 	%r6762, [%rd1];
	// inline asm
	prmt.b32 %r6761, %r6762, %r12499, %r115;
	// inline asm
	st.local.u32 	[%rd36], %r6761;
	st.local.u32 	[%rd6], %r12499;
	st.local.v2.u32 	[%rd35+4], {%r12499, %r12499};
	st.local.u32 	[%rd35], %r12499;
	st.local.u32 	[%rd5], %r12499;
	st.local.v2.u32 	[%rd34+4], {%r12499, %r12499};
	st.local.u32 	[%rd34], %r12499;
	st.local.u32 	[%rd4], %r12499;
	st.local.v2.u32 	[%rd33+4], {%r12499, %r12499};
	st.local.u32 	[%rd33], %r12499;
	st.local.u32 	[%rd3], %r12499;
	st.local.v2.u32 	[%rd32+4], {%r12499, %r12499};
	st.local.u32 	[%rd32], %r12499;
	st.local.u32 	[%rd2], %r12499;
	st.local.v2.u32 	[%rd31+4], {%r12499, %r12499};
	st.local.u32 	[%rd31], %r12499;
	st.local.u32 	[%rd1], %r12499;
	mov.u32 	%r12500, %r12499;
	mov.u32 	%r12517, %r12499;
	mov.u32 	%r12518, %r12499;
	bra.uni 	BB2_446;

BB2_395:
	setp.eq.s32	%p258, %r5081, 13;
	mov.u32 	%r12502, %r12501;
	mov.u32 	%r12503, %r12501;
	mov.u32 	%r12504, %r12501;
	mov.u32 	%r12505, %r12501;
	mov.u32 	%r12506, %r12501;
	mov.u32 	%r12507, %r12501;
	mov.u32 	%r12508, %r12501;
	mov.u32 	%r12509, %r12501;
	mov.u32 	%r12510, %r12501;
	mov.u32 	%r12511, %r12501;
	mov.u32 	%r12512, %r12501;
	mov.u32 	%r12513, %r12501;
	mov.u32 	%r12514, %r12501;
	mov.u32 	%r12515, %r12501;
	mov.u32 	%r12516, %r12501;
	mov.u32 	%r12517, %r12501;
	mov.u32 	%r12518, %r12501;
	mov.u32 	%r12519, %r12501;
	mov.u32 	%r12520, %r12501;
	mov.u32 	%r12521, %r12501;
	mov.u32 	%r12522, %r12501;
	mov.u32 	%r12523, %r12501;
	mov.u32 	%r12524, %r12501;
	mov.u32 	%r12525, %r12501;
	mov.u32 	%r12526, %r12501;
	mov.u32 	%r12527, %r12501;
	mov.u32 	%r12528, %r12501;
	mov.u32 	%r12529, %r12501;
	mov.u32 	%r12530, %r12501;
	mov.u32 	%r12531, %r12501;
	mov.u32 	%r12532, %r12501;
	@%p258 bra 	BB2_396;
	bra.uni 	BB2_452;

BB2_396:
	mov.u32 	%r12499, 0;
	// inline asm
	prmt.b32 %r12511, %r12499, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r8093, %r8094}, [%rd38+4];
	// inline asm
	prmt.b32 %r12512, %r8094, %r8093, %r115;
	// inline asm
	ld.local.u32 	%r7950, [%rd38+4];
	ld.local.u32 	%r7951, [%rd38];
	// inline asm
	prmt.b32 %r12505, %r7950, %r7951, %r115;
	// inline asm
	ld.local.u32 	%r7954, [%rd38];
	ld.local.u32 	%r7955, [%rd8];
	// inline asm
	prmt.b32 %r12506, %r7954, %r7955, %r115;
	// inline asm
	ld.local.u32 	%r7958, [%rd8];
	ld.local.u32 	%r7959, [%rd37+8];
	// inline asm
	prmt.b32 %r12507, %r7958, %r7959, %r115;
	// inline asm
	ld.local.v2.u32 	{%r8095, %r8096}, [%rd37+4];
	// inline asm
	prmt.b32 %r12508, %r8096, %r8095, %r115;
	// inline asm
	ld.local.u32 	%r7966, [%rd37+4];
	ld.local.u32 	%r7967, [%rd37];
	// inline asm
	prmt.b32 %r12501, %r7966, %r7967, %r115;
	// inline asm
	ld.local.u32 	%r7970, [%rd37];
	ld.local.u32 	%r7971, [%rd7];
	// inline asm
	prmt.b32 %r12502, %r7970, %r7971, %r115;
	// inline asm
	ld.local.u32 	%r7974, [%rd7];
	ld.local.u32 	%r7975, [%rd36+8];
	// inline asm
	prmt.b32 %r12503, %r7974, %r7975, %r115;
	// inline asm
	ld.local.v2.u32 	{%r8097, %r8098}, [%rd36+4];
	// inline asm
	prmt.b32 %r12504, %r8098, %r8097, %r115;
	// inline asm
	ld.local.u32 	%r7982, [%rd36+4];
	ld.local.u32 	%r7983, [%rd36];
	// inline asm
	prmt.b32 %r12532, %r7982, %r7983, %r115;
	// inline asm
	ld.local.u32 	%r7986, [%rd36];
	ld.local.u32 	%r7987, [%rd6];
	// inline asm
	prmt.b32 %r12531, %r7986, %r7987, %r115;
	// inline asm
	ld.local.u32 	%r7990, [%rd6];
	ld.local.u32 	%r7991, [%rd35+8];
	// inline asm
	prmt.b32 %r12530, %r7990, %r7991, %r115;
	// inline asm
	ld.local.v2.u32 	{%r8099, %r8100}, [%rd35+4];
	// inline asm
	prmt.b32 %r12529, %r8100, %r8099, %r115;
	// inline asm
	ld.local.u32 	%r7998, [%rd35+4];
	ld.local.u32 	%r7999, [%rd35];
	// inline asm
	prmt.b32 %r7997, %r7998, %r7999, %r115;
	// inline asm
	st.local.u32 	[%rd38+8], %r7997;
	ld.local.u32 	%r8002, [%rd35];
	ld.local.u32 	%r8003, [%rd5];
	// inline asm
	prmt.b32 %r8001, %r8002, %r8003, %r115;
	// inline asm
	st.local.u32 	[%rd38+4], %r8001;
	ld.local.u32 	%r8006, [%rd5];
	ld.local.u32 	%r8007, [%rd34+8];
	// inline asm
	prmt.b32 %r8005, %r8006, %r8007, %r115;
	// inline asm
	st.local.u32 	[%rd38], %r8005;
	ld.local.v2.u32 	{%r8101, %r8102}, [%rd34+4];
	// inline asm
	prmt.b32 %r8009, %r8102, %r8101, %r115;
	// inline asm
	st.local.u32 	[%rd8], %r8009;
	ld.local.u32 	%r8014, [%rd34+4];
	ld.local.u32 	%r8015, [%rd34];
	// inline asm
	prmt.b32 %r8013, %r8014, %r8015, %r115;
	// inline asm
	st.local.u32 	[%rd37+8], %r8013;
	ld.local.u32 	%r8018, [%rd34];
	ld.local.u32 	%r8019, [%rd4];
	// inline asm
	prmt.b32 %r8017, %r8018, %r8019, %r115;
	// inline asm
	st.local.u32 	[%rd37+4], %r8017;
	ld.local.u32 	%r8022, [%rd4];
	ld.local.u32 	%r8023, [%rd33+8];
	// inline asm
	prmt.b32 %r8021, %r8022, %r8023, %r115;
	// inline asm
	st.local.u32 	[%rd37], %r8021;
	ld.local.v2.u32 	{%r8103, %r8104}, [%rd33+4];
	// inline asm
	prmt.b32 %r8025, %r8104, %r8103, %r115;
	// inline asm
	st.local.u32 	[%rd7], %r8025;
	ld.local.u32 	%r8030, [%rd33+4];
	ld.local.u32 	%r8031, [%rd33];
	// inline asm
	prmt.b32 %r8029, %r8030, %r8031, %r115;
	// inline asm
	st.local.u32 	[%rd36+8], %r8029;
	ld.local.u32 	%r8034, [%rd33];
	ld.local.u32 	%r8035, [%rd3];
	// inline asm
	prmt.b32 %r8033, %r8034, %r8035, %r115;
	// inline asm
	st.local.u32 	[%rd36+4], %r8033;
	ld.local.u32 	%r8038, [%rd3];
	ld.local.u32 	%r8039, [%rd32+8];
	// inline asm
	prmt.b32 %r8037, %r8038, %r8039, %r115;
	// inline asm
	st.local.u32 	[%rd36], %r8037;
	ld.local.v2.u32 	{%r8105, %r8106}, [%rd32+4];
	// inline asm
	prmt.b32 %r8041, %r8106, %r8105, %r115;
	// inline asm
	st.local.u32 	[%rd6], %r8041;
	ld.local.u32 	%r8046, [%rd32+4];
	ld.local.u32 	%r8047, [%rd32];
	// inline asm
	prmt.b32 %r8045, %r8046, %r8047, %r115;
	// inline asm
	st.local.u32 	[%rd35+8], %r8045;
	ld.local.u32 	%r8050, [%rd32];
	ld.local.u32 	%r8051, [%rd2];
	// inline asm
	prmt.b32 %r8049, %r8050, %r8051, %r115;
	// inline asm
	st.local.u32 	[%rd35+4], %r8049;
	ld.local.u32 	%r8054, [%rd2];
	ld.local.u32 	%r8055, [%rd31+8];
	// inline asm
	prmt.b32 %r8053, %r8054, %r8055, %r115;
	// inline asm
	st.local.u32 	[%rd35], %r8053;
	ld.local.v2.u32 	{%r8107, %r8108}, [%rd31+4];
	// inline asm
	prmt.b32 %r8057, %r8108, %r8107, %r115;
	// inline asm
	st.local.u32 	[%rd5], %r8057;
	ld.local.u32 	%r8062, [%rd31+4];
	ld.local.u32 	%r8063, [%rd31];
	// inline asm
	prmt.b32 %r8061, %r8062, %r8063, %r115;
	// inline asm
	st.local.u32 	[%rd34+8], %r8061;
	ld.local.u32 	%r8066, [%rd31];
	ld.local.u32 	%r8067, [%rd1];
	// inline asm
	prmt.b32 %r8065, %r8066, %r8067, %r115;
	// inline asm
	st.local.u32 	[%rd34+4], %r8065;
	ld.local.u32 	%r8070, [%rd1];
	// inline asm
	prmt.b32 %r8069, %r8070, %r12499, %r115;
	// inline asm
	st.local.u32 	[%rd34], %r8069;
	st.local.u32 	[%rd4], %r12499;
	st.local.v2.u32 	[%rd33+4], {%r12499, %r12499};
	st.local.u32 	[%rd33], %r12499;
	st.local.u32 	[%rd3], %r12499;
	st.local.v2.u32 	[%rd32+4], {%r12499, %r12499};
	st.local.u32 	[%rd32], %r12499;
	st.local.u32 	[%rd2], %r12499;
	st.local.v2.u32 	[%rd31+4], {%r12499, %r12499};
	st.local.u32 	[%rd31], %r12499;
	st.local.u32 	[%rd1], %r12499;
	mov.u32 	%r12500, %r12499;
	mov.u32 	%r12509, %r12499;
	mov.u32 	%r12510, %r12499;
	bra.uni 	BB2_444;

BB2_426:
	setp.eq.s32	%p235, %r5081, 29;
	mov.u32 	%r12502, %r12501;
	mov.u32 	%r12503, %r12501;
	mov.u32 	%r12504, %r12501;
	mov.u32 	%r12505, %r12501;
	mov.u32 	%r12506, %r12501;
	mov.u32 	%r12507, %r12501;
	mov.u32 	%r12508, %r12501;
	mov.u32 	%r12509, %r12501;
	mov.u32 	%r12510, %r12501;
	mov.u32 	%r12511, %r12501;
	mov.u32 	%r12512, %r12501;
	mov.u32 	%r12513, %r12501;
	mov.u32 	%r12514, %r12501;
	mov.u32 	%r12515, %r12501;
	mov.u32 	%r12516, %r12501;
	mov.u32 	%r12517, %r12501;
	mov.u32 	%r12518, %r12501;
	mov.u32 	%r12519, %r12501;
	mov.u32 	%r12520, %r12501;
	mov.u32 	%r12521, %r12501;
	mov.u32 	%r12522, %r12501;
	mov.u32 	%r12523, %r12501;
	mov.u32 	%r12524, %r12501;
	mov.u32 	%r12525, %r12501;
	mov.u32 	%r12526, %r12501;
	mov.u32 	%r12527, %r12501;
	mov.u32 	%r12528, %r12501;
	mov.u32 	%r12529, %r12501;
	mov.u32 	%r12530, %r12501;
	mov.u32 	%r12531, %r12501;
	mov.u32 	%r12532, %r12501;
	@%p235 bra 	BB2_427;
	bra.uni 	BB2_452;

BB2_427:
	mov.u32 	%r12499, 0;
	// inline asm
	prmt.b32 %r12527, %r12499, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5525, %r5526}, [%rd38+4];
	// inline asm
	prmt.b32 %r12528, %r5526, %r5525, %r115;
	// inline asm
	ld.local.u32 	%r5398, [%rd38+4];
	ld.local.u32 	%r5399, [%rd38];
	// inline asm
	prmt.b32 %r12521, %r5398, %r5399, %r115;
	// inline asm
	ld.local.u32 	%r5402, [%rd38];
	ld.local.u32 	%r5403, [%rd8];
	// inline asm
	prmt.b32 %r12522, %r5402, %r5403, %r115;
	// inline asm
	ld.local.u32 	%r5406, [%rd8];
	ld.local.u32 	%r5407, [%rd37+8];
	// inline asm
	prmt.b32 %r12523, %r5406, %r5407, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5527, %r5528}, [%rd37+4];
	// inline asm
	prmt.b32 %r12524, %r5528, %r5527, %r115;
	// inline asm
	ld.local.u32 	%r5414, [%rd37+4];
	ld.local.u32 	%r5415, [%rd37];
	// inline asm
	prmt.b32 %r12517, %r5414, %r5415, %r115;
	// inline asm
	ld.local.u32 	%r5418, [%rd37];
	ld.local.u32 	%r5419, [%rd7];
	// inline asm
	prmt.b32 %r12518, %r5418, %r5419, %r115;
	// inline asm
	ld.local.u32 	%r5422, [%rd7];
	ld.local.u32 	%r5423, [%rd36+8];
	// inline asm
	prmt.b32 %r12519, %r5422, %r5423, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5529, %r5530}, [%rd36+4];
	// inline asm
	prmt.b32 %r12520, %r5530, %r5529, %r115;
	// inline asm
	ld.local.u32 	%r5430, [%rd36+4];
	ld.local.u32 	%r5431, [%rd36];
	// inline asm
	prmt.b32 %r12513, %r5430, %r5431, %r115;
	// inline asm
	ld.local.u32 	%r5434, [%rd36];
	ld.local.u32 	%r5435, [%rd6];
	// inline asm
	prmt.b32 %r12514, %r5434, %r5435, %r115;
	// inline asm
	ld.local.u32 	%r5438, [%rd6];
	ld.local.u32 	%r5439, [%rd35+8];
	// inline asm
	prmt.b32 %r12515, %r5438, %r5439, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5531, %r5532}, [%rd35+4];
	// inline asm
	prmt.b32 %r12516, %r5532, %r5531, %r115;
	// inline asm
	ld.local.u32 	%r5446, [%rd35+4];
	ld.local.u32 	%r5447, [%rd35];
	// inline asm
	prmt.b32 %r12509, %r5446, %r5447, %r115;
	// inline asm
	ld.local.u32 	%r5450, [%rd35];
	ld.local.u32 	%r5451, [%rd5];
	// inline asm
	prmt.b32 %r12510, %r5450, %r5451, %r115;
	// inline asm
	ld.local.u32 	%r5454, [%rd5];
	ld.local.u32 	%r5455, [%rd34+8];
	// inline asm
	prmt.b32 %r12511, %r5454, %r5455, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5533, %r5534}, [%rd34+4];
	// inline asm
	prmt.b32 %r12512, %r5534, %r5533, %r115;
	// inline asm
	ld.local.u32 	%r5462, [%rd34+4];
	ld.local.u32 	%r5463, [%rd34];
	// inline asm
	prmt.b32 %r12505, %r5462, %r5463, %r115;
	// inline asm
	ld.local.u32 	%r5466, [%rd34];
	ld.local.u32 	%r5467, [%rd4];
	// inline asm
	prmt.b32 %r12506, %r5466, %r5467, %r115;
	// inline asm
	ld.local.u32 	%r5470, [%rd4];
	ld.local.u32 	%r5471, [%rd33+8];
	// inline asm
	prmt.b32 %r12507, %r5470, %r5471, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5535, %r5536}, [%rd33+4];
	// inline asm
	prmt.b32 %r12508, %r5536, %r5535, %r115;
	// inline asm
	ld.local.u32 	%r5478, [%rd33+4];
	ld.local.u32 	%r5479, [%rd33];
	// inline asm
	prmt.b32 %r12501, %r5478, %r5479, %r115;
	// inline asm
	ld.local.u32 	%r5482, [%rd33];
	ld.local.u32 	%r5483, [%rd3];
	// inline asm
	prmt.b32 %r12502, %r5482, %r5483, %r115;
	// inline asm
	ld.local.u32 	%r5486, [%rd3];
	ld.local.u32 	%r5487, [%rd32+8];
	// inline asm
	prmt.b32 %r12503, %r5486, %r5487, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5537, %r5538}, [%rd32+4];
	// inline asm
	prmt.b32 %r12504, %r5538, %r5537, %r115;
	// inline asm
	ld.local.u32 	%r5494, [%rd32+4];
	ld.local.u32 	%r5495, [%rd32];
	// inline asm
	prmt.b32 %r12532, %r5494, %r5495, %r115;
	// inline asm
	ld.local.u32 	%r5498, [%rd32];
	ld.local.u32 	%r5499, [%rd2];
	// inline asm
	prmt.b32 %r12531, %r5498, %r5499, %r115;
	// inline asm
	ld.local.u32 	%r5502, [%rd2];
	ld.local.u32 	%r5503, [%rd31+8];
	// inline asm
	prmt.b32 %r12530, %r5502, %r5503, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5539, %r5540}, [%rd31+4];
	// inline asm
	prmt.b32 %r12529, %r5540, %r5539, %r115;
	// inline asm
	ld.local.u32 	%r5510, [%rd31+4];
	ld.local.u32 	%r5511, [%rd31];
	// inline asm
	prmt.b32 %r5509, %r5510, %r5511, %r115;
	// inline asm
	st.local.u32 	[%rd38+8], %r5509;
	ld.local.u32 	%r5514, [%rd31];
	ld.local.u32 	%r5515, [%rd1];
	// inline asm
	prmt.b32 %r5513, %r5514, %r5515, %r115;
	// inline asm
	st.local.u32 	[%rd38+4], %r5513;
	ld.local.u32 	%r5518, [%rd1];
	// inline asm
	prmt.b32 %r5517, %r5518, %r12499, %r115;
	// inline asm
	st.local.u32 	[%rd38], %r5517;
	st.local.u32 	[%rd8], %r12499;
	st.local.v2.u32 	[%rd37+4], {%r12499, %r12499};
	st.local.u32 	[%rd37], %r12499;
	st.local.u32 	[%rd7], %r12499;
	st.local.v2.u32 	[%rd36+4], {%r12499, %r12499};
	st.local.u32 	[%rd36], %r12499;
	st.local.u32 	[%rd6], %r12499;
	st.local.v2.u32 	[%rd35+4], {%r12499, %r12499};
	st.local.u32 	[%rd35], %r12499;
	st.local.u32 	[%rd5], %r12499;
	st.local.v2.u32 	[%rd34+4], {%r12499, %r12499};
	st.local.u32 	[%rd34], %r12499;
	st.local.u32 	[%rd4], %r12499;
	st.local.v2.u32 	[%rd33+4], {%r12499, %r12499};
	st.local.u32 	[%rd33], %r12499;
	st.local.u32 	[%rd3], %r12499;
	st.local.v2.u32 	[%rd32+4], {%r12499, %r12499};
	st.local.u32 	[%rd32], %r12499;
	st.local.u32 	[%rd2], %r12499;
	st.local.v2.u32 	[%rd31+4], {%r12499, %r12499};
	st.local.u32 	[%rd31], %r12499;
	st.local.u32 	[%rd1], %r12499;
	mov.u32 	%r12500, %r12499;
	mov.u32 	%r12525, %r12499;
	mov.u32 	%r12526, %r12499;
	bra.uni 	BB2_452;

BB2_375:
	setp.eq.s32	%p272, %r5081, 3;
	mov.u32 	%r12502, %r12501;
	mov.u32 	%r12503, %r12501;
	mov.u32 	%r12504, %r12501;
	mov.u32 	%r12505, %r12501;
	mov.u32 	%r12506, %r12501;
	mov.u32 	%r12507, %r12501;
	mov.u32 	%r12508, %r12501;
	mov.u32 	%r12509, %r12501;
	mov.u32 	%r12510, %r12501;
	mov.u32 	%r12511, %r12501;
	mov.u32 	%r12512, %r12501;
	mov.u32 	%r12513, %r12501;
	mov.u32 	%r12514, %r12501;
	mov.u32 	%r12515, %r12501;
	mov.u32 	%r12516, %r12501;
	mov.u32 	%r12517, %r12501;
	mov.u32 	%r12518, %r12501;
	mov.u32 	%r12519, %r12501;
	mov.u32 	%r12520, %r12501;
	mov.u32 	%r12521, %r12501;
	mov.u32 	%r12522, %r12501;
	mov.u32 	%r12523, %r12501;
	mov.u32 	%r12524, %r12501;
	mov.u32 	%r12525, %r12501;
	mov.u32 	%r12526, %r12501;
	mov.u32 	%r12527, %r12501;
	mov.u32 	%r12528, %r12501;
	mov.u32 	%r12529, %r12501;
	mov.u32 	%r12530, %r12501;
	mov.u32 	%r12531, %r12501;
	mov.u32 	%r12532, %r12501;
	@%p272 bra 	BB2_376;
	bra.uni 	BB2_452;

BB2_376:
	mov.u32 	%r12499, 0;
	// inline asm
	prmt.b32 %r12532, %r12499, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r9828, %r9829}, [%rd38+4];
	// inline asm
	prmt.b32 %r12531, %r9829, %r9828, %r115;
	// inline asm
	ld.local.u32 	%r9675, [%rd38+4];
	ld.local.u32 	%r9676, [%rd38];
	// inline asm
	prmt.b32 %r12530, %r9675, %r9676, %r115;
	// inline asm
	ld.local.u32 	%r9679, [%rd38];
	ld.local.u32 	%r9680, [%rd8];
	// inline asm
	prmt.b32 %r12529, %r9679, %r9680, %r115;
	// inline asm
	ld.local.u32 	%r9683, [%rd8];
	ld.local.u32 	%r9684, [%rd37+8];
	// inline asm
	prmt.b32 %r9682, %r9683, %r9684, %r115;
	// inline asm
	st.local.u32 	[%rd38+8], %r9682;
	ld.local.v2.u32 	{%r9830, %r9831}, [%rd37+4];
	// inline asm
	prmt.b32 %r9686, %r9831, %r9830, %r115;
	// inline asm
	st.local.u32 	[%rd38+4], %r9686;
	ld.local.u32 	%r9691, [%rd37+4];
	ld.local.u32 	%r9692, [%rd37];
	// inline asm
	prmt.b32 %r9690, %r9691, %r9692, %r115;
	// inline asm
	st.local.u32 	[%rd38], %r9690;
	ld.local.u32 	%r9695, [%rd37];
	ld.local.u32 	%r9696, [%rd7];
	// inline asm
	prmt.b32 %r9694, %r9695, %r9696, %r115;
	// inline asm
	st.local.u32 	[%rd8], %r9694;
	ld.local.u32 	%r9699, [%rd7];
	ld.local.u32 	%r9700, [%rd36+8];
	// inline asm
	prmt.b32 %r9698, %r9699, %r9700, %r115;
	// inline asm
	st.local.u32 	[%rd37+8], %r9698;
	ld.local.v2.u32 	{%r9832, %r9833}, [%rd36+4];
	// inline asm
	prmt.b32 %r9702, %r9833, %r9832, %r115;
	// inline asm
	st.local.u32 	[%rd37+4], %r9702;
	ld.local.u32 	%r9707, [%rd36+4];
	ld.local.u32 	%r9708, [%rd36];
	// inline asm
	prmt.b32 %r9706, %r9707, %r9708, %r115;
	// inline asm
	st.local.u32 	[%rd37], %r9706;
	ld.local.u32 	%r9711, [%rd36];
	ld.local.u32 	%r9712, [%rd6];
	// inline asm
	prmt.b32 %r9710, %r9711, %r9712, %r115;
	// inline asm
	st.local.u32 	[%rd7], %r9710;
	ld.local.u32 	%r9715, [%rd6];
	ld.local.u32 	%r9716, [%rd35+8];
	// inline asm
	prmt.b32 %r9714, %r9715, %r9716, %r115;
	// inline asm
	st.local.u32 	[%rd36+8], %r9714;
	ld.local.v2.u32 	{%r9834, %r9835}, [%rd35+4];
	// inline asm
	prmt.b32 %r9718, %r9835, %r9834, %r115;
	// inline asm
	st.local.u32 	[%rd36+4], %r9718;
	ld.local.u32 	%r9723, [%rd35+4];
	ld.local.u32 	%r9724, [%rd35];
	// inline asm
	prmt.b32 %r9722, %r9723, %r9724, %r115;
	// inline asm
	st.local.u32 	[%rd36], %r9722;
	ld.local.u32 	%r9727, [%rd35];
	ld.local.u32 	%r9728, [%rd5];
	// inline asm
	prmt.b32 %r9726, %r9727, %r9728, %r115;
	// inline asm
	st.local.u32 	[%rd6], %r9726;
	ld.local.u32 	%r9731, [%rd5];
	ld.local.u32 	%r9732, [%rd34+8];
	// inline asm
	prmt.b32 %r9730, %r9731, %r9732, %r115;
	// inline asm
	st.local.u32 	[%rd35+8], %r9730;
	ld.local.v2.u32 	{%r9836, %r9837}, [%rd34+4];
	// inline asm
	prmt.b32 %r9734, %r9837, %r9836, %r115;
	// inline asm
	st.local.u32 	[%rd35+4], %r9734;
	ld.local.u32 	%r9739, [%rd34+4];
	ld.local.u32 	%r9740, [%rd34];
	// inline asm
	prmt.b32 %r9738, %r9739, %r9740, %r115;
	// inline asm
	st.local.u32 	[%rd35], %r9738;
	ld.local.u32 	%r9743, [%rd34];
	ld.local.u32 	%r9744, [%rd4];
	// inline asm
	prmt.b32 %r9742, %r9743, %r9744, %r115;
	// inline asm
	st.local.u32 	[%rd5], %r9742;
	ld.local.u32 	%r9747, [%rd4];
	ld.local.u32 	%r9748, [%rd33+8];
	// inline asm
	prmt.b32 %r9746, %r9747, %r9748, %r115;
	// inline asm
	st.local.u32 	[%rd34+8], %r9746;
	ld.local.v2.u32 	{%r9838, %r9839}, [%rd33+4];
	// inline asm
	prmt.b32 %r9750, %r9839, %r9838, %r115;
	// inline asm
	st.local.u32 	[%rd34+4], %r9750;
	ld.local.u32 	%r9755, [%rd33+4];
	ld.local.u32 	%r9756, [%rd33];
	// inline asm
	prmt.b32 %r9754, %r9755, %r9756, %r115;
	// inline asm
	st.local.u32 	[%rd34], %r9754;
	ld.local.u32 	%r9759, [%rd33];
	ld.local.u32 	%r9760, [%rd3];
	// inline asm
	prmt.b32 %r9758, %r9759, %r9760, %r115;
	// inline asm
	st.local.u32 	[%rd4], %r9758;
	ld.local.u32 	%r9763, [%rd3];
	ld.local.u32 	%r9764, [%rd32+8];
	// inline asm
	prmt.b32 %r9762, %r9763, %r9764, %r115;
	// inline asm
	st.local.u32 	[%rd33+8], %r9762;
	ld.local.v2.u32 	{%r9840, %r9841}, [%rd32+4];
	// inline asm
	prmt.b32 %r9766, %r9841, %r9840, %r115;
	// inline asm
	st.local.u32 	[%rd33+4], %r9766;
	ld.local.u32 	%r9771, [%rd32+4];
	ld.local.u32 	%r9772, [%rd32];
	// inline asm
	prmt.b32 %r9770, %r9771, %r9772, %r115;
	// inline asm
	st.local.u32 	[%rd33], %r9770;
	ld.local.u32 	%r9775, [%rd32];
	ld.local.u32 	%r9776, [%rd2];
	// inline asm
	prmt.b32 %r9774, %r9775, %r9776, %r115;
	// inline asm
	st.local.u32 	[%rd3], %r9774;
	ld.local.u32 	%r9779, [%rd2];
	ld.local.u32 	%r9780, [%rd31+8];
	// inline asm
	prmt.b32 %r9778, %r9779, %r9780, %r115;
	// inline asm
	st.local.u32 	[%rd32+8], %r9778;
	ld.local.v2.u32 	{%r9842, %r9843}, [%rd31+4];
	// inline asm
	prmt.b32 %r9782, %r9843, %r9842, %r115;
	// inline asm
	st.local.u32 	[%rd32+4], %r9782;
	ld.local.u32 	%r9787, [%rd31+4];
	ld.local.u32 	%r9788, [%rd31];
	// inline asm
	prmt.b32 %r9786, %r9787, %r9788, %r115;
	// inline asm
	st.local.u32 	[%rd32], %r9786;
	ld.local.u32 	%r9791, [%rd31];
	ld.local.u32 	%r9792, [%rd1];
	// inline asm
	prmt.b32 %r9790, %r9791, %r9792, %r115;
	// inline asm
	st.local.u32 	[%rd2], %r9790;
	ld.local.u32 	%r9795, [%rd1];
	// inline asm
	prmt.b32 %r9794, %r9795, %r12499, %r115;
	// inline asm
	st.local.v2.u32 	[%rd31+4], {%r12499, %r9794};
	st.local.u32 	[%rd31], %r12499;
	st.local.u32 	[%rd1], %r12499;
	mov.u32 	%r12500, %r12499;
	mov.u32 	%r12501, %r12499;
	mov.u32 	%r12502, %r12499;
	mov.u32 	%r12503, %r12499;
	mov.u32 	%r12504, %r12499;
	bra.uni 	BB2_384;

BB2_407:
	setp.eq.s32	%p249, %r5081, 19;
	mov.u32 	%r12502, %r12501;
	mov.u32 	%r12503, %r12501;
	mov.u32 	%r12504, %r12501;
	mov.u32 	%r12505, %r12501;
	mov.u32 	%r12506, %r12501;
	mov.u32 	%r12507, %r12501;
	mov.u32 	%r12508, %r12501;
	mov.u32 	%r12509, %r12501;
	mov.u32 	%r12510, %r12501;
	mov.u32 	%r12511, %r12501;
	mov.u32 	%r12512, %r12501;
	mov.u32 	%r12513, %r12501;
	mov.u32 	%r12514, %r12501;
	mov.u32 	%r12515, %r12501;
	mov.u32 	%r12516, %r12501;
	mov.u32 	%r12517, %r12501;
	mov.u32 	%r12518, %r12501;
	mov.u32 	%r12519, %r12501;
	mov.u32 	%r12520, %r12501;
	mov.u32 	%r12521, %r12501;
	mov.u32 	%r12522, %r12501;
	mov.u32 	%r12523, %r12501;
	mov.u32 	%r12524, %r12501;
	mov.u32 	%r12525, %r12501;
	mov.u32 	%r12526, %r12501;
	mov.u32 	%r12527, %r12501;
	mov.u32 	%r12528, %r12501;
	mov.u32 	%r12529, %r12501;
	mov.u32 	%r12530, %r12501;
	mov.u32 	%r12531, %r12501;
	mov.u32 	%r12532, %r12501;
	@%p249 bra 	BB2_408;
	bra.uni 	BB2_452;

BB2_408:
	mov.u32 	%r12499, 0;
	// inline asm
	prmt.b32 %r12513, %r12499, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r7100, %r7101}, [%rd38+4];
	// inline asm
	prmt.b32 %r12514, %r7101, %r7100, %r115;
	// inline asm
	ld.local.u32 	%r6963, [%rd38+4];
	ld.local.u32 	%r6964, [%rd38];
	// inline asm
	prmt.b32 %r12515, %r6963, %r6964, %r115;
	// inline asm
	ld.local.u32 	%r6967, [%rd38];
	ld.local.u32 	%r6968, [%rd8];
	// inline asm
	prmt.b32 %r12516, %r6967, %r6968, %r115;
	// inline asm
	ld.local.u32 	%r6971, [%rd8];
	ld.local.u32 	%r6972, [%rd37+8];
	// inline asm
	prmt.b32 %r12509, %r6971, %r6972, %r115;
	// inline asm
	ld.local.v2.u32 	{%r7102, %r7103}, [%rd37+4];
	// inline asm
	prmt.b32 %r12510, %r7103, %r7102, %r115;
	// inline asm
	ld.local.u32 	%r6979, [%rd37+4];
	ld.local.u32 	%r6980, [%rd37];
	// inline asm
	prmt.b32 %r12511, %r6979, %r6980, %r115;
	// inline asm
	ld.local.u32 	%r6983, [%rd37];
	ld.local.u32 	%r6984, [%rd7];
	// inline asm
	prmt.b32 %r12512, %r6983, %r6984, %r115;
	// inline asm
	ld.local.u32 	%r6987, [%rd7];
	ld.local.u32 	%r6988, [%rd36+8];
	// inline asm
	prmt.b32 %r12505, %r6987, %r6988, %r115;
	// inline asm
	ld.local.v2.u32 	{%r7104, %r7105}, [%rd36+4];
	// inline asm
	prmt.b32 %r12506, %r7105, %r7104, %r115;
	// inline asm
	ld.local.u32 	%r6995, [%rd36+4];
	ld.local.u32 	%r6996, [%rd36];
	// inline asm
	prmt.b32 %r12507, %r6995, %r6996, %r115;
	// inline asm
	ld.local.u32 	%r6999, [%rd36];
	ld.local.u32 	%r7000, [%rd6];
	// inline asm
	prmt.b32 %r12508, %r6999, %r7000, %r115;
	// inline asm
	ld.local.u32 	%r7003, [%rd6];
	ld.local.u32 	%r7004, [%rd35+8];
	// inline asm
	prmt.b32 %r12501, %r7003, %r7004, %r115;
	// inline asm
	ld.local.v2.u32 	{%r7106, %r7107}, [%rd35+4];
	// inline asm
	prmt.b32 %r12502, %r7107, %r7106, %r115;
	// inline asm
	ld.local.u32 	%r7011, [%rd35+4];
	ld.local.u32 	%r7012, [%rd35];
	// inline asm
	prmt.b32 %r12503, %r7011, %r7012, %r115;
	// inline asm
	ld.local.u32 	%r7015, [%rd35];
	ld.local.u32 	%r7016, [%rd5];
	// inline asm
	prmt.b32 %r12504, %r7015, %r7016, %r115;
	// inline asm
	ld.local.u32 	%r7019, [%rd5];
	ld.local.u32 	%r7020, [%rd34+8];
	// inline asm
	prmt.b32 %r12532, %r7019, %r7020, %r115;
	// inline asm
	ld.local.v2.u32 	{%r7108, %r7109}, [%rd34+4];
	// inline asm
	prmt.b32 %r12531, %r7109, %r7108, %r115;
	// inline asm
	ld.local.u32 	%r7027, [%rd34+4];
	ld.local.u32 	%r7028, [%rd34];
	// inline asm
	prmt.b32 %r12530, %r7027, %r7028, %r115;
	// inline asm
	ld.local.u32 	%r7031, [%rd34];
	ld.local.u32 	%r7032, [%rd4];
	// inline asm
	prmt.b32 %r12529, %r7031, %r7032, %r115;
	// inline asm
	ld.local.u32 	%r7035, [%rd4];
	ld.local.u32 	%r7036, [%rd33+8];
	// inline asm
	prmt.b32 %r7034, %r7035, %r7036, %r115;
	// inline asm
	st.local.u32 	[%rd38+8], %r7034;
	ld.local.v2.u32 	{%r7110, %r7111}, [%rd33+4];
	// inline asm
	prmt.b32 %r7038, %r7111, %r7110, %r115;
	// inline asm
	st.local.u32 	[%rd38+4], %r7038;
	ld.local.u32 	%r7043, [%rd33+4];
	ld.local.u32 	%r7044, [%rd33];
	// inline asm
	prmt.b32 %r7042, %r7043, %r7044, %r115;
	// inline asm
	st.local.u32 	[%rd38], %r7042;
	ld.local.u32 	%r7047, [%rd33];
	ld.local.u32 	%r7048, [%rd3];
	// inline asm
	prmt.b32 %r7046, %r7047, %r7048, %r115;
	// inline asm
	st.local.u32 	[%rd8], %r7046;
	ld.local.u32 	%r7051, [%rd3];
	ld.local.u32 	%r7052, [%rd32+8];
	// inline asm
	prmt.b32 %r7050, %r7051, %r7052, %r115;
	// inline asm
	st.local.u32 	[%rd37+8], %r7050;
	ld.local.v2.u32 	{%r7112, %r7113}, [%rd32+4];
	// inline asm
	prmt.b32 %r7054, %r7113, %r7112, %r115;
	// inline asm
	st.local.u32 	[%rd37+4], %r7054;
	ld.local.u32 	%r7059, [%rd32+4];
	ld.local.u32 	%r7060, [%rd32];
	// inline asm
	prmt.b32 %r7058, %r7059, %r7060, %r115;
	// inline asm
	st.local.u32 	[%rd37], %r7058;
	ld.local.u32 	%r7063, [%rd32];
	ld.local.u32 	%r7064, [%rd2];
	// inline asm
	prmt.b32 %r7062, %r7063, %r7064, %r115;
	// inline asm
	st.local.u32 	[%rd7], %r7062;
	ld.local.u32 	%r7067, [%rd2];
	ld.local.u32 	%r7068, [%rd31+8];
	// inline asm
	prmt.b32 %r7066, %r7067, %r7068, %r115;
	// inline asm
	st.local.u32 	[%rd36+8], %r7066;
	ld.local.v2.u32 	{%r7114, %r7115}, [%rd31+4];
	// inline asm
	prmt.b32 %r7070, %r7115, %r7114, %r115;
	// inline asm
	st.local.u32 	[%rd36+4], %r7070;
	ld.local.u32 	%r7075, [%rd31+4];
	ld.local.u32 	%r7076, [%rd31];
	// inline asm
	prmt.b32 %r7074, %r7075, %r7076, %r115;
	// inline asm
	st.local.u32 	[%rd36], %r7074;
	ld.local.u32 	%r7079, [%rd31];
	ld.local.u32 	%r7080, [%rd1];
	// inline asm
	prmt.b32 %r7078, %r7079, %r7080, %r115;
	// inline asm
	st.local.u32 	[%rd6], %r7078;
	ld.local.u32 	%r7083, [%rd1];
	// inline asm
	prmt.b32 %r7082, %r7083, %r12499, %r115;
	// inline asm
	st.local.v2.u32 	[%rd35+4], {%r12499, %r7082};
	st.local.u32 	[%rd35], %r12499;
	st.local.u32 	[%rd5], %r12499;
	st.local.v2.u32 	[%rd34+4], {%r12499, %r12499};
	st.local.u32 	[%rd34], %r12499;
	st.local.u32 	[%rd4], %r12499;
	st.local.v2.u32 	[%rd33+4], {%r12499, %r12499};
	st.local.u32 	[%rd33], %r12499;
	st.local.u32 	[%rd3], %r12499;
	st.local.v2.u32 	[%rd32+4], {%r12499, %r12499};
	st.local.u32 	[%rd32], %r12499;
	st.local.u32 	[%rd2], %r12499;
	st.local.v2.u32 	[%rd31+4], {%r12499, %r12499};
	st.local.u32 	[%rd31], %r12499;
	st.local.u32 	[%rd1], %r12499;
	mov.u32 	%r12500, %r12499;
	bra.uni 	BB2_445;

BB2_391:
	setp.eq.s32	%p261, %r5081, 11;
	mov.u32 	%r12502, %r12501;
	mov.u32 	%r12503, %r12501;
	mov.u32 	%r12504, %r12501;
	mov.u32 	%r12505, %r12501;
	mov.u32 	%r12506, %r12501;
	mov.u32 	%r12507, %r12501;
	mov.u32 	%r12508, %r12501;
	mov.u32 	%r12509, %r12501;
	mov.u32 	%r12510, %r12501;
	mov.u32 	%r12511, %r12501;
	mov.u32 	%r12512, %r12501;
	mov.u32 	%r12513, %r12501;
	mov.u32 	%r12514, %r12501;
	mov.u32 	%r12515, %r12501;
	mov.u32 	%r12516, %r12501;
	mov.u32 	%r12517, %r12501;
	mov.u32 	%r12518, %r12501;
	mov.u32 	%r12519, %r12501;
	mov.u32 	%r12520, %r12501;
	mov.u32 	%r12521, %r12501;
	mov.u32 	%r12522, %r12501;
	mov.u32 	%r12523, %r12501;
	mov.u32 	%r12524, %r12501;
	mov.u32 	%r12525, %r12501;
	mov.u32 	%r12526, %r12501;
	mov.u32 	%r12527, %r12501;
	mov.u32 	%r12528, %r12501;
	mov.u32 	%r12529, %r12501;
	mov.u32 	%r12530, %r12501;
	mov.u32 	%r12531, %r12501;
	mov.u32 	%r12532, %r12501;
	@%p261 bra 	BB2_392;
	bra.uni 	BB2_452;

BB2_392:
	mov.u32 	%r12499, 0;
	// inline asm
	prmt.b32 %r12505, %r12499, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r8432, %r8433}, [%rd38+4];
	// inline asm
	prmt.b32 %r12506, %r8433, %r8432, %r115;
	// inline asm
	ld.local.u32 	%r8287, [%rd38+4];
	ld.local.u32 	%r8288, [%rd38];
	// inline asm
	prmt.b32 %r12507, %r8287, %r8288, %r115;
	// inline asm
	ld.local.u32 	%r8291, [%rd38];
	ld.local.u32 	%r8292, [%rd8];
	// inline asm
	prmt.b32 %r12508, %r8291, %r8292, %r115;
	// inline asm
	ld.local.u32 	%r8295, [%rd8];
	ld.local.u32 	%r8296, [%rd37+8];
	// inline asm
	prmt.b32 %r12501, %r8295, %r8296, %r115;
	// inline asm
	ld.local.v2.u32 	{%r8434, %r8435}, [%rd37+4];
	// inline asm
	prmt.b32 %r12502, %r8435, %r8434, %r115;
	// inline asm
	ld.local.u32 	%r8303, [%rd37+4];
	ld.local.u32 	%r8304, [%rd37];
	// inline asm
	prmt.b32 %r12503, %r8303, %r8304, %r115;
	// inline asm
	ld.local.u32 	%r8307, [%rd37];
	ld.local.u32 	%r8308, [%rd7];
	// inline asm
	prmt.b32 %r12504, %r8307, %r8308, %r115;
	// inline asm
	ld.local.u32 	%r8311, [%rd7];
	ld.local.u32 	%r8312, [%rd36+8];
	// inline asm
	prmt.b32 %r12532, %r8311, %r8312, %r115;
	// inline asm
	ld.local.v2.u32 	{%r8436, %r8437}, [%rd36+4];
	// inline asm
	prmt.b32 %r12531, %r8437, %r8436, %r115;
	// inline asm
	ld.local.u32 	%r8319, [%rd36+4];
	ld.local.u32 	%r8320, [%rd36];
	// inline asm
	prmt.b32 %r12530, %r8319, %r8320, %r115;
	// inline asm
	ld.local.u32 	%r8323, [%rd36];
	ld.local.u32 	%r8324, [%rd6];
	// inline asm
	prmt.b32 %r12529, %r8323, %r8324, %r115;
	// inline asm
	ld.local.u32 	%r8327, [%rd6];
	ld.local.u32 	%r8328, [%rd35+8];
	// inline asm
	prmt.b32 %r8326, %r8327, %r8328, %r115;
	// inline asm
	st.local.u32 	[%rd38+8], %r8326;
	ld.local.v2.u32 	{%r8438, %r8439}, [%rd35+4];
	// inline asm
	prmt.b32 %r8330, %r8439, %r8438, %r115;
	// inline asm
	st.local.u32 	[%rd38+4], %r8330;
	ld.local.u32 	%r8335, [%rd35+4];
	ld.local.u32 	%r8336, [%rd35];
	// inline asm
	prmt.b32 %r8334, %r8335, %r8336, %r115;
	// inline asm
	st.local.u32 	[%rd38], %r8334;
	ld.local.u32 	%r8339, [%rd35];
	ld.local.u32 	%r8340, [%rd5];
	// inline asm
	prmt.b32 %r8338, %r8339, %r8340, %r115;
	// inline asm
	st.local.u32 	[%rd8], %r8338;
	ld.local.u32 	%r8343, [%rd5];
	ld.local.u32 	%r8344, [%rd34+8];
	// inline asm
	prmt.b32 %r8342, %r8343, %r8344, %r115;
	// inline asm
	st.local.u32 	[%rd37+8], %r8342;
	ld.local.v2.u32 	{%r8440, %r8441}, [%rd34+4];
	// inline asm
	prmt.b32 %r8346, %r8441, %r8440, %r115;
	// inline asm
	st.local.u32 	[%rd37+4], %r8346;
	ld.local.u32 	%r8351, [%rd34+4];
	ld.local.u32 	%r8352, [%rd34];
	// inline asm
	prmt.b32 %r8350, %r8351, %r8352, %r115;
	// inline asm
	st.local.u32 	[%rd37], %r8350;
	ld.local.u32 	%r8355, [%rd34];
	ld.local.u32 	%r8356, [%rd4];
	// inline asm
	prmt.b32 %r8354, %r8355, %r8356, %r115;
	// inline asm
	st.local.u32 	[%rd7], %r8354;
	ld.local.u32 	%r8359, [%rd4];
	ld.local.u32 	%r8360, [%rd33+8];
	// inline asm
	prmt.b32 %r8358, %r8359, %r8360, %r115;
	// inline asm
	st.local.u32 	[%rd36+8], %r8358;
	ld.local.v2.u32 	{%r8442, %r8443}, [%rd33+4];
	// inline asm
	prmt.b32 %r8362, %r8443, %r8442, %r115;
	// inline asm
	st.local.u32 	[%rd36+4], %r8362;
	ld.local.u32 	%r8367, [%rd33+4];
	ld.local.u32 	%r8368, [%rd33];
	// inline asm
	prmt.b32 %r8366, %r8367, %r8368, %r115;
	// inline asm
	st.local.u32 	[%rd36], %r8366;
	ld.local.u32 	%r8371, [%rd33];
	ld.local.u32 	%r8372, [%rd3];
	// inline asm
	prmt.b32 %r8370, %r8371, %r8372, %r115;
	// inline asm
	st.local.u32 	[%rd6], %r8370;
	ld.local.u32 	%r8375, [%rd3];
	ld.local.u32 	%r8376, [%rd32+8];
	// inline asm
	prmt.b32 %r8374, %r8375, %r8376, %r115;
	// inline asm
	st.local.u32 	[%rd35+8], %r8374;
	ld.local.v2.u32 	{%r8444, %r8445}, [%rd32+4];
	// inline asm
	prmt.b32 %r8378, %r8445, %r8444, %r115;
	// inline asm
	st.local.u32 	[%rd35+4], %r8378;
	ld.local.u32 	%r8383, [%rd32+4];
	ld.local.u32 	%r8384, [%rd32];
	// inline asm
	prmt.b32 %r8382, %r8383, %r8384, %r115;
	// inline asm
	st.local.u32 	[%rd35], %r8382;
	ld.local.u32 	%r8387, [%rd32];
	ld.local.u32 	%r8388, [%rd2];
	// inline asm
	prmt.b32 %r8386, %r8387, %r8388, %r115;
	// inline asm
	st.local.u32 	[%rd5], %r8386;
	ld.local.u32 	%r8391, [%rd2];
	ld.local.u32 	%r8392, [%rd31+8];
	// inline asm
	prmt.b32 %r8390, %r8391, %r8392, %r115;
	// inline asm
	st.local.u32 	[%rd34+8], %r8390;
	ld.local.v2.u32 	{%r8446, %r8447}, [%rd31+4];
	// inline asm
	prmt.b32 %r8394, %r8447, %r8446, %r115;
	// inline asm
	st.local.u32 	[%rd34+4], %r8394;
	ld.local.u32 	%r8399, [%rd31+4];
	ld.local.u32 	%r8400, [%rd31];
	// inline asm
	prmt.b32 %r8398, %r8399, %r8400, %r115;
	// inline asm
	st.local.u32 	[%rd34], %r8398;
	ld.local.u32 	%r8403, [%rd31];
	ld.local.u32 	%r8404, [%rd1];
	// inline asm
	prmt.b32 %r8402, %r8403, %r8404, %r115;
	// inline asm
	st.local.u32 	[%rd4], %r8402;
	ld.local.u32 	%r8407, [%rd1];
	// inline asm
	prmt.b32 %r8406, %r8407, %r12499, %r115;
	// inline asm
	st.local.v2.u32 	[%rd33+4], {%r12499, %r8406};
	st.local.u32 	[%rd33], %r12499;
	st.local.u32 	[%rd3], %r12499;
	st.local.v2.u32 	[%rd32+4], {%r12499, %r12499};
	st.local.u32 	[%rd32], %r12499;
	st.local.u32 	[%rd2], %r12499;
	st.local.v2.u32 	[%rd31+4], {%r12499, %r12499};
	st.local.u32 	[%rd31], %r12499;
	st.local.u32 	[%rd1], %r12499;
	mov.u32 	%r12500, %r12499;
	bra.uni 	BB2_443;

BB2_422:
	setp.eq.s32	%p238, %r5081, 27;
	mov.u32 	%r12502, %r12501;
	mov.u32 	%r12503, %r12501;
	mov.u32 	%r12504, %r12501;
	mov.u32 	%r12505, %r12501;
	mov.u32 	%r12506, %r12501;
	mov.u32 	%r12507, %r12501;
	mov.u32 	%r12508, %r12501;
	mov.u32 	%r12509, %r12501;
	mov.u32 	%r12510, %r12501;
	mov.u32 	%r12511, %r12501;
	mov.u32 	%r12512, %r12501;
	mov.u32 	%r12513, %r12501;
	mov.u32 	%r12514, %r12501;
	mov.u32 	%r12515, %r12501;
	mov.u32 	%r12516, %r12501;
	mov.u32 	%r12517, %r12501;
	mov.u32 	%r12518, %r12501;
	mov.u32 	%r12519, %r12501;
	mov.u32 	%r12520, %r12501;
	mov.u32 	%r12521, %r12501;
	mov.u32 	%r12522, %r12501;
	mov.u32 	%r12523, %r12501;
	mov.u32 	%r12524, %r12501;
	mov.u32 	%r12525, %r12501;
	mov.u32 	%r12526, %r12501;
	mov.u32 	%r12527, %r12501;
	mov.u32 	%r12528, %r12501;
	mov.u32 	%r12529, %r12501;
	mov.u32 	%r12530, %r12501;
	mov.u32 	%r12531, %r12501;
	mov.u32 	%r12532, %r12501;
	@%p238 bra 	BB2_423;
	bra.uni 	BB2_452;

BB2_423:
	mov.u32 	%r12499, 0;
	// inline asm
	prmt.b32 %r12521, %r12499, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5832, %r5833}, [%rd38+4];
	// inline asm
	prmt.b32 %r12522, %r5833, %r5832, %r115;
	// inline asm
	ld.local.u32 	%r5703, [%rd38+4];
	ld.local.u32 	%r5704, [%rd38];
	// inline asm
	prmt.b32 %r12523, %r5703, %r5704, %r115;
	// inline asm
	ld.local.u32 	%r5707, [%rd38];
	ld.local.u32 	%r5708, [%rd8];
	// inline asm
	prmt.b32 %r12524, %r5707, %r5708, %r115;
	// inline asm
	ld.local.u32 	%r5711, [%rd8];
	ld.local.u32 	%r5712, [%rd37+8];
	// inline asm
	prmt.b32 %r12517, %r5711, %r5712, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5834, %r5835}, [%rd37+4];
	// inline asm
	prmt.b32 %r12518, %r5835, %r5834, %r115;
	// inline asm
	ld.local.u32 	%r5719, [%rd37+4];
	ld.local.u32 	%r5720, [%rd37];
	// inline asm
	prmt.b32 %r12519, %r5719, %r5720, %r115;
	// inline asm
	ld.local.u32 	%r5723, [%rd37];
	ld.local.u32 	%r5724, [%rd7];
	// inline asm
	prmt.b32 %r12520, %r5723, %r5724, %r115;
	// inline asm
	ld.local.u32 	%r5727, [%rd7];
	ld.local.u32 	%r5728, [%rd36+8];
	// inline asm
	prmt.b32 %r12513, %r5727, %r5728, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5836, %r5837}, [%rd36+4];
	// inline asm
	prmt.b32 %r12514, %r5837, %r5836, %r115;
	// inline asm
	ld.local.u32 	%r5735, [%rd36+4];
	ld.local.u32 	%r5736, [%rd36];
	// inline asm
	prmt.b32 %r12515, %r5735, %r5736, %r115;
	// inline asm
	ld.local.u32 	%r5739, [%rd36];
	ld.local.u32 	%r5740, [%rd6];
	// inline asm
	prmt.b32 %r12516, %r5739, %r5740, %r115;
	// inline asm
	ld.local.u32 	%r5743, [%rd6];
	ld.local.u32 	%r5744, [%rd35+8];
	// inline asm
	prmt.b32 %r12509, %r5743, %r5744, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5838, %r5839}, [%rd35+4];
	// inline asm
	prmt.b32 %r12510, %r5839, %r5838, %r115;
	// inline asm
	ld.local.u32 	%r5751, [%rd35+4];
	ld.local.u32 	%r5752, [%rd35];
	// inline asm
	prmt.b32 %r12511, %r5751, %r5752, %r115;
	// inline asm
	ld.local.u32 	%r5755, [%rd35];
	ld.local.u32 	%r5756, [%rd5];
	// inline asm
	prmt.b32 %r12512, %r5755, %r5756, %r115;
	// inline asm
	ld.local.u32 	%r5759, [%rd5];
	ld.local.u32 	%r5760, [%rd34+8];
	// inline asm
	prmt.b32 %r12505, %r5759, %r5760, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5840, %r5841}, [%rd34+4];
	// inline asm
	prmt.b32 %r12506, %r5841, %r5840, %r115;
	// inline asm
	ld.local.u32 	%r5767, [%rd34+4];
	ld.local.u32 	%r5768, [%rd34];
	// inline asm
	prmt.b32 %r12507, %r5767, %r5768, %r115;
	// inline asm
	ld.local.u32 	%r5771, [%rd34];
	ld.local.u32 	%r5772, [%rd4];
	// inline asm
	prmt.b32 %r12508, %r5771, %r5772, %r115;
	// inline asm
	ld.local.u32 	%r5775, [%rd4];
	ld.local.u32 	%r5776, [%rd33+8];
	// inline asm
	prmt.b32 %r12501, %r5775, %r5776, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5842, %r5843}, [%rd33+4];
	// inline asm
	prmt.b32 %r12502, %r5843, %r5842, %r115;
	// inline asm
	ld.local.u32 	%r5783, [%rd33+4];
	ld.local.u32 	%r5784, [%rd33];
	// inline asm
	prmt.b32 %r12503, %r5783, %r5784, %r115;
	// inline asm
	ld.local.u32 	%r5787, [%rd33];
	ld.local.u32 	%r5788, [%rd3];
	// inline asm
	prmt.b32 %r12504, %r5787, %r5788, %r115;
	// inline asm
	ld.local.u32 	%r5791, [%rd3];
	ld.local.u32 	%r5792, [%rd32+8];
	// inline asm
	prmt.b32 %r12532, %r5791, %r5792, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5844, %r5845}, [%rd32+4];
	// inline asm
	prmt.b32 %r12531, %r5845, %r5844, %r115;
	// inline asm
	ld.local.u32 	%r5799, [%rd32+4];
	ld.local.u32 	%r5800, [%rd32];
	// inline asm
	prmt.b32 %r12530, %r5799, %r5800, %r115;
	// inline asm
	ld.local.u32 	%r5803, [%rd32];
	ld.local.u32 	%r5804, [%rd2];
	// inline asm
	prmt.b32 %r12529, %r5803, %r5804, %r115;
	// inline asm
	ld.local.u32 	%r5807, [%rd2];
	ld.local.u32 	%r5808, [%rd31+8];
	// inline asm
	prmt.b32 %r5806, %r5807, %r5808, %r115;
	// inline asm
	st.local.u32 	[%rd38+8], %r5806;
	ld.local.v2.u32 	{%r5846, %r5847}, [%rd31+4];
	// inline asm
	prmt.b32 %r5810, %r5847, %r5846, %r115;
	// inline asm
	st.local.u32 	[%rd38+4], %r5810;
	ld.local.u32 	%r5815, [%rd31+4];
	ld.local.u32 	%r5816, [%rd31];
	// inline asm
	prmt.b32 %r5814, %r5815, %r5816, %r115;
	// inline asm
	st.local.u32 	[%rd38], %r5814;
	ld.local.u32 	%r5819, [%rd31];
	ld.local.u32 	%r5820, [%rd1];
	// inline asm
	prmt.b32 %r5818, %r5819, %r5820, %r115;
	// inline asm
	st.local.u32 	[%rd8], %r5818;
	ld.local.u32 	%r5823, [%rd1];
	// inline asm
	prmt.b32 %r5822, %r5823, %r12499, %r115;
	// inline asm
	st.local.v2.u32 	[%rd37+4], {%r12499, %r5822};
	st.local.u32 	[%rd37], %r12499;
	st.local.u32 	[%rd7], %r12499;
	st.local.v2.u32 	[%rd36+4], {%r12499, %r12499};
	st.local.u32 	[%rd36], %r12499;
	st.local.u32 	[%rd6], %r12499;
	st.local.v2.u32 	[%rd35+4], {%r12499, %r12499};
	st.local.u32 	[%rd35], %r12499;
	st.local.u32 	[%rd5], %r12499;
	st.local.v2.u32 	[%rd34+4], {%r12499, %r12499};
	st.local.u32 	[%rd34], %r12499;
	st.local.u32 	[%rd4], %r12499;
	st.local.v2.u32 	[%rd33+4], {%r12499, %r12499};
	st.local.u32 	[%rd33], %r12499;
	st.local.u32 	[%rd3], %r12499;
	st.local.v2.u32 	[%rd32+4], {%r12499, %r12499};
	st.local.u32 	[%rd32], %r12499;
	st.local.u32 	[%rd2], %r12499;
	st.local.v2.u32 	[%rd31+4], {%r12499, %r12499};
	st.local.u32 	[%rd31], %r12499;
	st.local.u32 	[%rd1], %r12499;
	mov.u32 	%r12500, %r12499;
	bra.uni 	BB2_447;

BB2_382:
	setp.eq.s32	%p267, %r5081, 7;
	mov.u32 	%r12502, %r12501;
	mov.u32 	%r12503, %r12501;
	mov.u32 	%r12504, %r12501;
	mov.u32 	%r12505, %r12501;
	mov.u32 	%r12506, %r12501;
	mov.u32 	%r12507, %r12501;
	mov.u32 	%r12508, %r12501;
	mov.u32 	%r12509, %r12501;
	mov.u32 	%r12510, %r12501;
	mov.u32 	%r12511, %r12501;
	mov.u32 	%r12512, %r12501;
	mov.u32 	%r12513, %r12501;
	mov.u32 	%r12514, %r12501;
	mov.u32 	%r12515, %r12501;
	mov.u32 	%r12516, %r12501;
	mov.u32 	%r12517, %r12501;
	mov.u32 	%r12518, %r12501;
	mov.u32 	%r12519, %r12501;
	mov.u32 	%r12520, %r12501;
	mov.u32 	%r12521, %r12501;
	mov.u32 	%r12522, %r12501;
	mov.u32 	%r12523, %r12501;
	mov.u32 	%r12524, %r12501;
	mov.u32 	%r12525, %r12501;
	mov.u32 	%r12526, %r12501;
	mov.u32 	%r12527, %r12501;
	mov.u32 	%r12528, %r12501;
	mov.u32 	%r12529, %r12501;
	mov.u32 	%r12530, %r12501;
	mov.u32 	%r12531, %r12501;
	mov.u32 	%r12532, %r12501;
	@%p267 bra 	BB2_383;
	bra.uni 	BB2_452;

BB2_383:
	mov.u32 	%r12499, 0;
	// inline asm
	prmt.b32 %r12501, %r12499, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r9122, %r9123}, [%rd38+4];
	// inline asm
	prmt.b32 %r12502, %r9123, %r9122, %r115;
	// inline asm
	ld.local.u32 	%r8973, [%rd38+4];
	ld.local.u32 	%r8974, [%rd38];
	// inline asm
	prmt.b32 %r12503, %r8973, %r8974, %r115;
	// inline asm
	ld.local.u32 	%r8977, [%rd38];
	ld.local.u32 	%r8978, [%rd8];
	// inline asm
	prmt.b32 %r12504, %r8977, %r8978, %r115;
	// inline asm
	ld.local.u32 	%r8981, [%rd8];
	ld.local.u32 	%r8982, [%rd37+8];
	// inline asm
	prmt.b32 %r12532, %r8981, %r8982, %r115;
	// inline asm
	ld.local.v2.u32 	{%r9124, %r9125}, [%rd37+4];
	// inline asm
	prmt.b32 %r12531, %r9125, %r9124, %r115;
	// inline asm
	ld.local.u32 	%r8989, [%rd37+4];
	ld.local.u32 	%r8990, [%rd37];
	// inline asm
	prmt.b32 %r12530, %r8989, %r8990, %r115;
	// inline asm
	ld.local.u32 	%r8993, [%rd37];
	ld.local.u32 	%r8994, [%rd7];
	// inline asm
	prmt.b32 %r12529, %r8993, %r8994, %r115;
	// inline asm
	ld.local.u32 	%r8997, [%rd7];
	ld.local.u32 	%r8998, [%rd36+8];
	// inline asm
	prmt.b32 %r8996, %r8997, %r8998, %r115;
	// inline asm
	st.local.u32 	[%rd38+8], %r8996;
	ld.local.v2.u32 	{%r9126, %r9127}, [%rd36+4];
	// inline asm
	prmt.b32 %r9000, %r9127, %r9126, %r115;
	// inline asm
	st.local.u32 	[%rd38+4], %r9000;
	ld.local.u32 	%r9005, [%rd36+4];
	ld.local.u32 	%r9006, [%rd36];
	// inline asm
	prmt.b32 %r9004, %r9005, %r9006, %r115;
	// inline asm
	st.local.u32 	[%rd38], %r9004;
	ld.local.u32 	%r9009, [%rd36];
	ld.local.u32 	%r9010, [%rd6];
	// inline asm
	prmt.b32 %r9008, %r9009, %r9010, %r115;
	// inline asm
	st.local.u32 	[%rd8], %r9008;
	ld.local.u32 	%r9013, [%rd6];
	ld.local.u32 	%r9014, [%rd35+8];
	// inline asm
	prmt.b32 %r9012, %r9013, %r9014, %r115;
	// inline asm
	st.local.u32 	[%rd37+8], %r9012;
	ld.local.v2.u32 	{%r9128, %r9129}, [%rd35+4];
	// inline asm
	prmt.b32 %r9016, %r9129, %r9128, %r115;
	// inline asm
	st.local.u32 	[%rd37+4], %r9016;
	ld.local.u32 	%r9021, [%rd35+4];
	ld.local.u32 	%r9022, [%rd35];
	// inline asm
	prmt.b32 %r9020, %r9021, %r9022, %r115;
	// inline asm
	st.local.u32 	[%rd37], %r9020;
	ld.local.u32 	%r9025, [%rd35];
	ld.local.u32 	%r9026, [%rd5];
	// inline asm
	prmt.b32 %r9024, %r9025, %r9026, %r115;
	// inline asm
	st.local.u32 	[%rd7], %r9024;
	ld.local.u32 	%r9029, [%rd5];
	ld.local.u32 	%r9030, [%rd34+8];
	// inline asm
	prmt.b32 %r9028, %r9029, %r9030, %r115;
	// inline asm
	st.local.u32 	[%rd36+8], %r9028;
	ld.local.v2.u32 	{%r9130, %r9131}, [%rd34+4];
	// inline asm
	prmt.b32 %r9032, %r9131, %r9130, %r115;
	// inline asm
	st.local.u32 	[%rd36+4], %r9032;
	ld.local.u32 	%r9037, [%rd34+4];
	ld.local.u32 	%r9038, [%rd34];
	// inline asm
	prmt.b32 %r9036, %r9037, %r9038, %r115;
	// inline asm
	st.local.u32 	[%rd36], %r9036;
	ld.local.u32 	%r9041, [%rd34];
	ld.local.u32 	%r9042, [%rd4];
	// inline asm
	prmt.b32 %r9040, %r9041, %r9042, %r115;
	// inline asm
	st.local.u32 	[%rd6], %r9040;
	ld.local.u32 	%r9045, [%rd4];
	ld.local.u32 	%r9046, [%rd33+8];
	// inline asm
	prmt.b32 %r9044, %r9045, %r9046, %r115;
	// inline asm
	st.local.u32 	[%rd35+8], %r9044;
	ld.local.v2.u32 	{%r9132, %r9133}, [%rd33+4];
	// inline asm
	prmt.b32 %r9048, %r9133, %r9132, %r115;
	// inline asm
	st.local.u32 	[%rd35+4], %r9048;
	ld.local.u32 	%r9053, [%rd33+4];
	ld.local.u32 	%r9054, [%rd33];
	// inline asm
	prmt.b32 %r9052, %r9053, %r9054, %r115;
	// inline asm
	st.local.u32 	[%rd35], %r9052;
	ld.local.u32 	%r9057, [%rd33];
	ld.local.u32 	%r9058, [%rd3];
	// inline asm
	prmt.b32 %r9056, %r9057, %r9058, %r115;
	// inline asm
	st.local.u32 	[%rd5], %r9056;
	ld.local.u32 	%r9061, [%rd3];
	ld.local.u32 	%r9062, [%rd32+8];
	// inline asm
	prmt.b32 %r9060, %r9061, %r9062, %r115;
	// inline asm
	st.local.u32 	[%rd34+8], %r9060;
	ld.local.v2.u32 	{%r9134, %r9135}, [%rd32+4];
	// inline asm
	prmt.b32 %r9064, %r9135, %r9134, %r115;
	// inline asm
	st.local.u32 	[%rd34+4], %r9064;
	ld.local.u32 	%r9069, [%rd32+4];
	ld.local.u32 	%r9070, [%rd32];
	// inline asm
	prmt.b32 %r9068, %r9069, %r9070, %r115;
	// inline asm
	st.local.u32 	[%rd34], %r9068;
	ld.local.u32 	%r9073, [%rd32];
	ld.local.u32 	%r9074, [%rd2];
	// inline asm
	prmt.b32 %r9072, %r9073, %r9074, %r115;
	// inline asm
	st.local.u32 	[%rd4], %r9072;
	ld.local.u32 	%r9077, [%rd2];
	ld.local.u32 	%r9078, [%rd31+8];
	// inline asm
	prmt.b32 %r9076, %r9077, %r9078, %r115;
	// inline asm
	st.local.u32 	[%rd33+8], %r9076;
	ld.local.v2.u32 	{%r9136, %r9137}, [%rd31+4];
	// inline asm
	prmt.b32 %r9080, %r9137, %r9136, %r115;
	// inline asm
	st.local.u32 	[%rd33+4], %r9080;
	ld.local.u32 	%r9085, [%rd31+4];
	ld.local.u32 	%r9086, [%rd31];
	// inline asm
	prmt.b32 %r9084, %r9085, %r9086, %r115;
	// inline asm
	st.local.u32 	[%rd33], %r9084;
	ld.local.u32 	%r9089, [%rd31];
	ld.local.u32 	%r9090, [%rd1];
	// inline asm
	prmt.b32 %r9088, %r9089, %r9090, %r115;
	// inline asm
	st.local.u32 	[%rd3], %r9088;
	ld.local.u32 	%r9093, [%rd1];
	// inline asm
	prmt.b32 %r9092, %r9093, %r12499, %r115;
	// inline asm
	st.local.v2.u32 	[%rd32+4], {%r12499, %r9092};
	st.local.u32 	[%rd32], %r12499;
	st.local.u32 	[%rd2], %r12499;
	st.local.v2.u32 	[%rd31+4], {%r12499, %r12499};
	st.local.u32 	[%rd31], %r12499;
	st.local.u32 	[%rd1], %r12499;
	mov.u32 	%r12500, %r12499;

BB2_384:
	mov.u32 	%r12505, %r12499;
	mov.u32 	%r12506, %r12499;
	mov.u32 	%r12507, %r12499;
	mov.u32 	%r12508, %r12499;

BB2_443:
	mov.u32 	%r12509, %r12499;
	mov.u32 	%r12510, %r12499;
	mov.u32 	%r12511, %r12499;
	mov.u32 	%r12512, %r12499;

BB2_444:
	mov.u32 	%r12513, %r12499;
	mov.u32 	%r12514, %r12499;
	mov.u32 	%r12515, %r12499;
	mov.u32 	%r12516, %r12499;

BB2_445:
	mov.u32 	%r12517, %r12499;
	mov.u32 	%r12518, %r12499;
	mov.u32 	%r12519, %r12499;
	mov.u32 	%r12520, %r12499;

BB2_446:
	mov.u32 	%r12521, %r12499;
	mov.u32 	%r12522, %r12499;
	mov.u32 	%r12523, %r12499;
	mov.u32 	%r12524, %r12499;

BB2_447:
	mov.u32 	%r12525, %r12499;
	mov.u32 	%r12526, %r12499;
	mov.u32 	%r12527, %r12499;
	mov.u32 	%r12528, %r12499;
	bra.uni 	BB2_452;

BB2_414:
	setp.eq.s32	%p244, %r5081, 23;
	mov.u32 	%r12502, %r12501;
	mov.u32 	%r12503, %r12501;
	mov.u32 	%r12504, %r12501;
	mov.u32 	%r12505, %r12501;
	mov.u32 	%r12506, %r12501;
	mov.u32 	%r12507, %r12501;
	mov.u32 	%r12508, %r12501;
	mov.u32 	%r12509, %r12501;
	mov.u32 	%r12510, %r12501;
	mov.u32 	%r12511, %r12501;
	mov.u32 	%r12512, %r12501;
	mov.u32 	%r12513, %r12501;
	mov.u32 	%r12514, %r12501;
	mov.u32 	%r12515, %r12501;
	mov.u32 	%r12516, %r12501;
	mov.u32 	%r12517, %r12501;
	mov.u32 	%r12518, %r12501;
	mov.u32 	%r12519, %r12501;
	mov.u32 	%r12520, %r12501;
	mov.u32 	%r12521, %r12501;
	mov.u32 	%r12522, %r12501;
	mov.u32 	%r12523, %r12501;
	mov.u32 	%r12524, %r12501;
	mov.u32 	%r12525, %r12501;
	mov.u32 	%r12526, %r12501;
	mov.u32 	%r12527, %r12501;
	mov.u32 	%r12528, %r12501;
	mov.u32 	%r12529, %r12501;
	mov.u32 	%r12530, %r12501;
	mov.u32 	%r12531, %r12501;
	mov.u32 	%r12532, %r12501;
	@%p244 bra 	BB2_415;
	bra.uni 	BB2_452;

BB2_415:
	mov.u32 	%r12499, 0;
	// inline asm
	prmt.b32 %r12517, %r12499, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6458, %r6459}, [%rd38+4];
	// inline asm
	prmt.b32 %r12518, %r6459, %r6458, %r115;
	// inline asm
	ld.local.u32 	%r6325, [%rd38+4];
	ld.local.u32 	%r6326, [%rd38];
	// inline asm
	prmt.b32 %r12519, %r6325, %r6326, %r115;
	// inline asm
	ld.local.u32 	%r6329, [%rd38];
	ld.local.u32 	%r6330, [%rd8];
	// inline asm
	prmt.b32 %r12520, %r6329, %r6330, %r115;
	// inline asm
	ld.local.u32 	%r6333, [%rd8];
	ld.local.u32 	%r6334, [%rd37+8];
	// inline asm
	prmt.b32 %r12513, %r6333, %r6334, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6460, %r6461}, [%rd37+4];
	// inline asm
	prmt.b32 %r12514, %r6461, %r6460, %r115;
	// inline asm
	ld.local.u32 	%r6341, [%rd37+4];
	ld.local.u32 	%r6342, [%rd37];
	// inline asm
	prmt.b32 %r12515, %r6341, %r6342, %r115;
	// inline asm
	ld.local.u32 	%r6345, [%rd37];
	ld.local.u32 	%r6346, [%rd7];
	// inline asm
	prmt.b32 %r12516, %r6345, %r6346, %r115;
	// inline asm
	ld.local.u32 	%r6349, [%rd7];
	ld.local.u32 	%r6350, [%rd36+8];
	// inline asm
	prmt.b32 %r12509, %r6349, %r6350, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6462, %r6463}, [%rd36+4];
	// inline asm
	prmt.b32 %r12510, %r6463, %r6462, %r115;
	// inline asm
	ld.local.u32 	%r6357, [%rd36+4];
	ld.local.u32 	%r6358, [%rd36];
	// inline asm
	prmt.b32 %r12511, %r6357, %r6358, %r115;
	// inline asm
	ld.local.u32 	%r6361, [%rd36];
	ld.local.u32 	%r6362, [%rd6];
	// inline asm
	prmt.b32 %r12512, %r6361, %r6362, %r115;
	// inline asm
	ld.local.u32 	%r6365, [%rd6];
	ld.local.u32 	%r6366, [%rd35+8];
	// inline asm
	prmt.b32 %r12505, %r6365, %r6366, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6464, %r6465}, [%rd35+4];
	// inline asm
	prmt.b32 %r12506, %r6465, %r6464, %r115;
	// inline asm
	ld.local.u32 	%r6373, [%rd35+4];
	ld.local.u32 	%r6374, [%rd35];
	// inline asm
	prmt.b32 %r12507, %r6373, %r6374, %r115;
	// inline asm
	ld.local.u32 	%r6377, [%rd35];
	ld.local.u32 	%r6378, [%rd5];
	// inline asm
	prmt.b32 %r12508, %r6377, %r6378, %r115;
	// inline asm
	ld.local.u32 	%r6381, [%rd5];
	ld.local.u32 	%r6382, [%rd34+8];
	// inline asm
	prmt.b32 %r12501, %r6381, %r6382, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6466, %r6467}, [%rd34+4];
	// inline asm
	prmt.b32 %r12502, %r6467, %r6466, %r115;
	// inline asm
	ld.local.u32 	%r6389, [%rd34+4];
	ld.local.u32 	%r6390, [%rd34];
	// inline asm
	prmt.b32 %r12503, %r6389, %r6390, %r115;
	// inline asm
	ld.local.u32 	%r6393, [%rd34];
	ld.local.u32 	%r6394, [%rd4];
	// inline asm
	prmt.b32 %r12504, %r6393, %r6394, %r115;
	// inline asm
	ld.local.u32 	%r6397, [%rd4];
	ld.local.u32 	%r6398, [%rd33+8];
	// inline asm
	prmt.b32 %r12532, %r6397, %r6398, %r115;
	// inline asm
	ld.local.v2.u32 	{%r6468, %r6469}, [%rd33+4];
	// inline asm
	prmt.b32 %r12531, %r6469, %r6468, %r115;
	// inline asm
	ld.local.u32 	%r6405, [%rd33+4];
	ld.local.u32 	%r6406, [%rd33];
	// inline asm
	prmt.b32 %r12530, %r6405, %r6406, %r115;
	// inline asm
	ld.local.u32 	%r6409, [%rd33];
	ld.local.u32 	%r6410, [%rd3];
	// inline asm
	prmt.b32 %r12529, %r6409, %r6410, %r115;
	// inline asm
	ld.local.u32 	%r6413, [%rd3];
	ld.local.u32 	%r6414, [%rd32+8];
	// inline asm
	prmt.b32 %r6412, %r6413, %r6414, %r115;
	// inline asm
	st.local.u32 	[%rd38+8], %r6412;
	ld.local.v2.u32 	{%r6470, %r6471}, [%rd32+4];
	// inline asm
	prmt.b32 %r6416, %r6471, %r6470, %r115;
	// inline asm
	st.local.u32 	[%rd38+4], %r6416;
	ld.local.u32 	%r6421, [%rd32+4];
	ld.local.u32 	%r6422, [%rd32];
	// inline asm
	prmt.b32 %r6420, %r6421, %r6422, %r115;
	// inline asm
	st.local.u32 	[%rd38], %r6420;
	ld.local.u32 	%r6425, [%rd32];
	ld.local.u32 	%r6426, [%rd2];
	// inline asm
	prmt.b32 %r6424, %r6425, %r6426, %r115;
	// inline asm
	st.local.u32 	[%rd8], %r6424;
	ld.local.u32 	%r6429, [%rd2];
	ld.local.u32 	%r6430, [%rd31+8];
	// inline asm
	prmt.b32 %r6428, %r6429, %r6430, %r115;
	// inline asm
	st.local.u32 	[%rd37+8], %r6428;
	ld.local.v2.u32 	{%r6472, %r6473}, [%rd31+4];
	// inline asm
	prmt.b32 %r6432, %r6473, %r6472, %r115;
	// inline asm
	st.local.u32 	[%rd37+4], %r6432;
	ld.local.u32 	%r6437, [%rd31+4];
	ld.local.u32 	%r6438, [%rd31];
	// inline asm
	prmt.b32 %r6436, %r6437, %r6438, %r115;
	// inline asm
	st.local.u32 	[%rd37], %r6436;
	ld.local.u32 	%r6441, [%rd31];
	ld.local.u32 	%r6442, [%rd1];
	// inline asm
	prmt.b32 %r6440, %r6441, %r6442, %r115;
	// inline asm
	st.local.u32 	[%rd7], %r6440;
	ld.local.u32 	%r6445, [%rd1];
	// inline asm
	prmt.b32 %r6444, %r6445, %r12499, %r115;
	// inline asm
	st.local.v2.u32 	[%rd36+4], {%r12499, %r6444};
	st.local.u32 	[%rd36], %r12499;
	st.local.u32 	[%rd6], %r12499;
	st.local.v2.u32 	[%rd35+4], {%r12499, %r12499};
	st.local.u32 	[%rd35], %r12499;
	st.local.u32 	[%rd5], %r12499;
	st.local.v2.u32 	[%rd34+4], {%r12499, %r12499};
	st.local.u32 	[%rd34], %r12499;
	st.local.u32 	[%rd4], %r12499;
	st.local.v2.u32 	[%rd33+4], {%r12499, %r12499};
	st.local.u32 	[%rd33], %r12499;
	st.local.u32 	[%rd3], %r12499;
	st.local.v2.u32 	[%rd32+4], {%r12499, %r12499};
	st.local.u32 	[%rd32], %r12499;
	st.local.u32 	[%rd2], %r12499;
	st.local.v2.u32 	[%rd31+4], {%r12499, %r12499};
	st.local.u32 	[%rd31], %r12499;
	st.local.u32 	[%rd1], %r12499;
	mov.u32 	%r12500, %r12499;
	bra.uni 	BB2_446;

BB2_398:
	setp.eq.s32	%p256, %r5081, 15;
	mov.u32 	%r12502, %r12501;
	mov.u32 	%r12503, %r12501;
	mov.u32 	%r12504, %r12501;
	mov.u32 	%r12505, %r12501;
	mov.u32 	%r12506, %r12501;
	mov.u32 	%r12507, %r12501;
	mov.u32 	%r12508, %r12501;
	mov.u32 	%r12509, %r12501;
	mov.u32 	%r12510, %r12501;
	mov.u32 	%r12511, %r12501;
	mov.u32 	%r12512, %r12501;
	mov.u32 	%r12513, %r12501;
	mov.u32 	%r12514, %r12501;
	mov.u32 	%r12515, %r12501;
	mov.u32 	%r12516, %r12501;
	mov.u32 	%r12517, %r12501;
	mov.u32 	%r12518, %r12501;
	mov.u32 	%r12519, %r12501;
	mov.u32 	%r12520, %r12501;
	mov.u32 	%r12521, %r12501;
	mov.u32 	%r12522, %r12501;
	mov.u32 	%r12523, %r12501;
	mov.u32 	%r12524, %r12501;
	mov.u32 	%r12525, %r12501;
	mov.u32 	%r12526, %r12501;
	mov.u32 	%r12527, %r12501;
	mov.u32 	%r12528, %r12501;
	mov.u32 	%r12529, %r12501;
	mov.u32 	%r12530, %r12501;
	mov.u32 	%r12531, %r12501;
	mov.u32 	%r12532, %r12501;
	@%p256 bra 	BB2_399;
	bra.uni 	BB2_452;

BB2_399:
	mov.u32 	%r12499, 0;
	// inline asm
	prmt.b32 %r12509, %r12499, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r7758, %r7759}, [%rd38+4];
	// inline asm
	prmt.b32 %r12510, %r7759, %r7758, %r115;
	// inline asm
	ld.local.u32 	%r7617, [%rd38+4];
	ld.local.u32 	%r7618, [%rd38];
	// inline asm
	prmt.b32 %r12511, %r7617, %r7618, %r115;
	// inline asm
	ld.local.u32 	%r7621, [%rd38];
	ld.local.u32 	%r7622, [%rd8];
	// inline asm
	prmt.b32 %r12512, %r7621, %r7622, %r115;
	// inline asm
	ld.local.u32 	%r7625, [%rd8];
	ld.local.u32 	%r7626, [%rd37+8];
	// inline asm
	prmt.b32 %r12505, %r7625, %r7626, %r115;
	// inline asm
	ld.local.v2.u32 	{%r7760, %r7761}, [%rd37+4];
	// inline asm
	prmt.b32 %r12506, %r7761, %r7760, %r115;
	// inline asm
	ld.local.u32 	%r7633, [%rd37+4];
	ld.local.u32 	%r7634, [%rd37];
	// inline asm
	prmt.b32 %r12507, %r7633, %r7634, %r115;
	// inline asm
	ld.local.u32 	%r7637, [%rd37];
	ld.local.u32 	%r7638, [%rd7];
	// inline asm
	prmt.b32 %r12508, %r7637, %r7638, %r115;
	// inline asm
	ld.local.u32 	%r7641, [%rd7];
	ld.local.u32 	%r7642, [%rd36+8];
	// inline asm
	prmt.b32 %r12501, %r7641, %r7642, %r115;
	// inline asm
	ld.local.v2.u32 	{%r7762, %r7763}, [%rd36+4];
	// inline asm
	prmt.b32 %r12502, %r7763, %r7762, %r115;
	// inline asm
	ld.local.u32 	%r7649, [%rd36+4];
	ld.local.u32 	%r7650, [%rd36];
	// inline asm
	prmt.b32 %r12503, %r7649, %r7650, %r115;
	// inline asm
	ld.local.u32 	%r7653, [%rd36];
	ld.local.u32 	%r7654, [%rd6];
	// inline asm
	prmt.b32 %r12504, %r7653, %r7654, %r115;
	// inline asm
	ld.local.u32 	%r7657, [%rd6];
	ld.local.u32 	%r7658, [%rd35+8];
	// inline asm
	prmt.b32 %r12532, %r7657, %r7658, %r115;
	// inline asm
	ld.local.v2.u32 	{%r7764, %r7765}, [%rd35+4];
	// inline asm
	prmt.b32 %r12531, %r7765, %r7764, %r115;
	// inline asm
	ld.local.u32 	%r7665, [%rd35+4];
	ld.local.u32 	%r7666, [%rd35];
	// inline asm
	prmt.b32 %r12530, %r7665, %r7666, %r115;
	// inline asm
	ld.local.u32 	%r7669, [%rd35];
	ld.local.u32 	%r7670, [%rd5];
	// inline asm
	prmt.b32 %r12529, %r7669, %r7670, %r115;
	// inline asm
	ld.local.u32 	%r7673, [%rd5];
	ld.local.u32 	%r7674, [%rd34+8];
	// inline asm
	prmt.b32 %r7672, %r7673, %r7674, %r115;
	// inline asm
	st.local.u32 	[%rd38+8], %r7672;
	ld.local.v2.u32 	{%r7766, %r7767}, [%rd34+4];
	// inline asm
	prmt.b32 %r7676, %r7767, %r7766, %r115;
	// inline asm
	st.local.u32 	[%rd38+4], %r7676;
	ld.local.u32 	%r7681, [%rd34+4];
	ld.local.u32 	%r7682, [%rd34];
	// inline asm
	prmt.b32 %r7680, %r7681, %r7682, %r115;
	// inline asm
	st.local.u32 	[%rd38], %r7680;
	ld.local.u32 	%r7685, [%rd34];
	ld.local.u32 	%r7686, [%rd4];
	// inline asm
	prmt.b32 %r7684, %r7685, %r7686, %r115;
	// inline asm
	st.local.u32 	[%rd8], %r7684;
	ld.local.u32 	%r7689, [%rd4];
	ld.local.u32 	%r7690, [%rd33+8];
	// inline asm
	prmt.b32 %r7688, %r7689, %r7690, %r115;
	// inline asm
	st.local.u32 	[%rd37+8], %r7688;
	ld.local.v2.u32 	{%r7768, %r7769}, [%rd33+4];
	// inline asm
	prmt.b32 %r7692, %r7769, %r7768, %r115;
	// inline asm
	st.local.u32 	[%rd37+4], %r7692;
	ld.local.u32 	%r7697, [%rd33+4];
	ld.local.u32 	%r7698, [%rd33];
	// inline asm
	prmt.b32 %r7696, %r7697, %r7698, %r115;
	// inline asm
	st.local.u32 	[%rd37], %r7696;
	ld.local.u32 	%r7701, [%rd33];
	ld.local.u32 	%r7702, [%rd3];
	// inline asm
	prmt.b32 %r7700, %r7701, %r7702, %r115;
	// inline asm
	st.local.u32 	[%rd7], %r7700;
	ld.local.u32 	%r7705, [%rd3];
	ld.local.u32 	%r7706, [%rd32+8];
	// inline asm
	prmt.b32 %r7704, %r7705, %r7706, %r115;
	// inline asm
	st.local.u32 	[%rd36+8], %r7704;
	ld.local.v2.u32 	{%r7770, %r7771}, [%rd32+4];
	// inline asm
	prmt.b32 %r7708, %r7771, %r7770, %r115;
	// inline asm
	st.local.u32 	[%rd36+4], %r7708;
	ld.local.u32 	%r7713, [%rd32+4];
	ld.local.u32 	%r7714, [%rd32];
	// inline asm
	prmt.b32 %r7712, %r7713, %r7714, %r115;
	// inline asm
	st.local.u32 	[%rd36], %r7712;
	ld.local.u32 	%r7717, [%rd32];
	ld.local.u32 	%r7718, [%rd2];
	// inline asm
	prmt.b32 %r7716, %r7717, %r7718, %r115;
	// inline asm
	st.local.u32 	[%rd6], %r7716;
	ld.local.u32 	%r7721, [%rd2];
	ld.local.u32 	%r7722, [%rd31+8];
	// inline asm
	prmt.b32 %r7720, %r7721, %r7722, %r115;
	// inline asm
	st.local.u32 	[%rd35+8], %r7720;
	ld.local.v2.u32 	{%r7772, %r7773}, [%rd31+4];
	// inline asm
	prmt.b32 %r7724, %r7773, %r7772, %r115;
	// inline asm
	st.local.u32 	[%rd35+4], %r7724;
	ld.local.u32 	%r7729, [%rd31+4];
	ld.local.u32 	%r7730, [%rd31];
	// inline asm
	prmt.b32 %r7728, %r7729, %r7730, %r115;
	// inline asm
	st.local.u32 	[%rd35], %r7728;
	ld.local.u32 	%r7733, [%rd31];
	ld.local.u32 	%r7734, [%rd1];
	// inline asm
	prmt.b32 %r7732, %r7733, %r7734, %r115;
	// inline asm
	st.local.u32 	[%rd5], %r7732;
	ld.local.u32 	%r7737, [%rd1];
	// inline asm
	prmt.b32 %r7736, %r7737, %r12499, %r115;
	// inline asm
	st.local.v2.u32 	[%rd34+4], {%r12499, %r7736};
	st.local.u32 	[%rd34], %r12499;
	st.local.u32 	[%rd4], %r12499;
	st.local.v2.u32 	[%rd33+4], {%r12499, %r12499};
	st.local.u32 	[%rd33], %r12499;
	st.local.u32 	[%rd3], %r12499;
	st.local.v2.u32 	[%rd32+4], {%r12499, %r12499};
	st.local.u32 	[%rd32], %r12499;
	st.local.u32 	[%rd2], %r12499;
	st.local.v2.u32 	[%rd31+4], {%r12499, %r12499};
	st.local.u32 	[%rd31], %r12499;
	st.local.u32 	[%rd1], %r12499;
	mov.u32 	%r12500, %r12499;
	bra.uni 	BB2_444;

BB2_429:
	setp.ne.s32	%p233, %r5081, 31;
	mov.u32 	%r12502, %r12501;
	mov.u32 	%r12503, %r12501;
	mov.u32 	%r12504, %r12501;
	mov.u32 	%r12505, %r12501;
	mov.u32 	%r12506, %r12501;
	mov.u32 	%r12507, %r12501;
	mov.u32 	%r12508, %r12501;
	mov.u32 	%r12509, %r12501;
	mov.u32 	%r12510, %r12501;
	mov.u32 	%r12511, %r12501;
	mov.u32 	%r12512, %r12501;
	mov.u32 	%r12513, %r12501;
	mov.u32 	%r12514, %r12501;
	mov.u32 	%r12515, %r12501;
	mov.u32 	%r12516, %r12501;
	mov.u32 	%r12517, %r12501;
	mov.u32 	%r12518, %r12501;
	mov.u32 	%r12519, %r12501;
	mov.u32 	%r12520, %r12501;
	mov.u32 	%r12521, %r12501;
	mov.u32 	%r12522, %r12501;
	mov.u32 	%r12523, %r12501;
	mov.u32 	%r12524, %r12501;
	mov.u32 	%r12525, %r12501;
	mov.u32 	%r12526, %r12501;
	mov.u32 	%r12527, %r12501;
	mov.u32 	%r12528, %r12501;
	mov.u32 	%r12529, %r12501;
	mov.u32 	%r12530, %r12501;
	mov.u32 	%r12531, %r12501;
	mov.u32 	%r12532, %r12501;
	@%p233 bra 	BB2_452;

	mov.u32 	%r12499, 0;
	// inline asm
	prmt.b32 %r12525, %r12499, %r28, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5222, %r5223}, [%rd38+4];
	// inline asm
	prmt.b32 %r12526, %r5223, %r5222, %r115;
	// inline asm
	ld.local.u32 	%r5097, [%rd38+4];
	ld.local.u32 	%r5098, [%rd38];
	// inline asm
	prmt.b32 %r12527, %r5097, %r5098, %r115;
	// inline asm
	ld.local.u32 	%r5101, [%rd38];
	ld.local.u32 	%r5102, [%rd8];
	// inline asm
	prmt.b32 %r12528, %r5101, %r5102, %r115;
	// inline asm
	ld.local.u32 	%r5105, [%rd8];
	ld.local.u32 	%r5106, [%rd37+8];
	// inline asm
	prmt.b32 %r12521, %r5105, %r5106, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5224, %r5225}, [%rd37+4];
	// inline asm
	prmt.b32 %r12522, %r5225, %r5224, %r115;
	// inline asm
	ld.local.u32 	%r5113, [%rd37+4];
	ld.local.u32 	%r5114, [%rd37];
	// inline asm
	prmt.b32 %r12523, %r5113, %r5114, %r115;
	// inline asm
	ld.local.u32 	%r5117, [%rd37];
	ld.local.u32 	%r5118, [%rd7];
	// inline asm
	prmt.b32 %r12524, %r5117, %r5118, %r115;
	// inline asm
	ld.local.u32 	%r5121, [%rd7];
	ld.local.u32 	%r5122, [%rd36+8];
	// inline asm
	prmt.b32 %r12517, %r5121, %r5122, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5226, %r5227}, [%rd36+4];
	// inline asm
	prmt.b32 %r12518, %r5227, %r5226, %r115;
	// inline asm
	ld.local.u32 	%r5129, [%rd36+4];
	ld.local.u32 	%r5130, [%rd36];
	// inline asm
	prmt.b32 %r12519, %r5129, %r5130, %r115;
	// inline asm
	ld.local.u32 	%r5133, [%rd36];
	ld.local.u32 	%r5134, [%rd6];
	// inline asm
	prmt.b32 %r12520, %r5133, %r5134, %r115;
	// inline asm
	ld.local.u32 	%r5137, [%rd6];
	ld.local.u32 	%r5138, [%rd35+8];
	// inline asm
	prmt.b32 %r12513, %r5137, %r5138, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5228, %r5229}, [%rd35+4];
	// inline asm
	prmt.b32 %r12514, %r5229, %r5228, %r115;
	// inline asm
	ld.local.u32 	%r5145, [%rd35+4];
	ld.local.u32 	%r5146, [%rd35];
	// inline asm
	prmt.b32 %r12515, %r5145, %r5146, %r115;
	// inline asm
	ld.local.u32 	%r5149, [%rd35];
	ld.local.u32 	%r5150, [%rd5];
	// inline asm
	prmt.b32 %r12516, %r5149, %r5150, %r115;
	// inline asm
	ld.local.u32 	%r5153, [%rd5];
	ld.local.u32 	%r5154, [%rd34+8];
	// inline asm
	prmt.b32 %r12509, %r5153, %r5154, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5230, %r5231}, [%rd34+4];
	// inline asm
	prmt.b32 %r12510, %r5231, %r5230, %r115;
	// inline asm
	ld.local.u32 	%r5161, [%rd34+4];
	ld.local.u32 	%r5162, [%rd34];
	// inline asm
	prmt.b32 %r12511, %r5161, %r5162, %r115;
	// inline asm
	ld.local.u32 	%r5165, [%rd34];
	ld.local.u32 	%r5166, [%rd4];
	// inline asm
	prmt.b32 %r12512, %r5165, %r5166, %r115;
	// inline asm
	ld.local.u32 	%r5169, [%rd4];
	ld.local.u32 	%r5170, [%rd33+8];
	// inline asm
	prmt.b32 %r12505, %r5169, %r5170, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5232, %r5233}, [%rd33+4];
	// inline asm
	prmt.b32 %r12506, %r5233, %r5232, %r115;
	// inline asm
	ld.local.u32 	%r5177, [%rd33+4];
	ld.local.u32 	%r5178, [%rd33];
	// inline asm
	prmt.b32 %r12507, %r5177, %r5178, %r115;
	// inline asm
	ld.local.u32 	%r5181, [%rd33];
	ld.local.u32 	%r5182, [%rd3];
	// inline asm
	prmt.b32 %r12508, %r5181, %r5182, %r115;
	// inline asm
	ld.local.u32 	%r5185, [%rd3];
	ld.local.u32 	%r5186, [%rd32+8];
	// inline asm
	prmt.b32 %r12501, %r5185, %r5186, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5234, %r5235}, [%rd32+4];
	// inline asm
	prmt.b32 %r12502, %r5235, %r5234, %r115;
	// inline asm
	ld.local.u32 	%r5193, [%rd32+4];
	ld.local.u32 	%r5194, [%rd32];
	// inline asm
	prmt.b32 %r12503, %r5193, %r5194, %r115;
	// inline asm
	ld.local.u32 	%r5197, [%rd32];
	ld.local.u32 	%r5198, [%rd2];
	// inline asm
	prmt.b32 %r12504, %r5197, %r5198, %r115;
	// inline asm
	ld.local.u32 	%r5201, [%rd2];
	ld.local.u32 	%r5202, [%rd31+8];
	// inline asm
	prmt.b32 %r12532, %r5201, %r5202, %r115;
	// inline asm
	ld.local.v2.u32 	{%r5236, %r5237}, [%rd31+4];
	// inline asm
	prmt.b32 %r12531, %r5237, %r5236, %r115;
	// inline asm
	ld.local.u32 	%r5209, [%rd31+4];
	ld.local.u32 	%r5210, [%rd31];
	// inline asm
	prmt.b32 %r12530, %r5209, %r5210, %r115;
	// inline asm
	ld.local.u32 	%r5213, [%rd31];
	ld.local.u32 	%r5214, [%rd1];
	// inline asm
	prmt.b32 %r12529, %r5213, %r5214, %r115;
	// inline asm
	ld.local.u32 	%r5217, [%rd1];
	// inline asm
	prmt.b32 %r5216, %r5217, %r12499, %r115;
	// inline asm
	st.local.v2.u32 	[%rd38+4], {%r12499, %r5216};
	st.local.u32 	[%rd38], %r12499;
	st.local.u32 	[%rd8], %r12499;
	st.local.v2.u32 	[%rd37+4], {%r12499, %r12499};
	st.local.u32 	[%rd37], %r12499;
	st.local.u32 	[%rd7], %r12499;
	st.local.v2.u32 	[%rd36+4], {%r12499, %r12499};
	st.local.u32 	[%rd36], %r12499;
	st.local.u32 	[%rd6], %r12499;
	st.local.v2.u32 	[%rd35+4], {%r12499, %r12499};
	st.local.u32 	[%rd35], %r12499;
	st.local.u32 	[%rd5], %r12499;
	st.local.v2.u32 	[%rd34+4], {%r12499, %r12499};
	st.local.u32 	[%rd34], %r12499;
	st.local.u32 	[%rd4], %r12499;
	st.local.v2.u32 	[%rd33+4], {%r12499, %r12499};
	st.local.u32 	[%rd33], %r12499;
	st.local.u32 	[%rd3], %r12499;
	st.local.v2.u32 	[%rd32+4], {%r12499, %r12499};
	st.local.u32 	[%rd32], %r12499;
	st.local.u32 	[%rd2], %r12499;
	st.local.v2.u32 	[%rd31+4], {%r12499, %r12499};
	st.local.u32 	[%rd31], %r12499;
	st.local.u32 	[%rd1], %r12499;
	mov.u32 	%r12500, %r12499;
	bra.uni 	BB2_452;

BB2_16:
	add.u64 	%rd8856, %SP, 112;
	add.u64 	%rd8855, %SP, 96;
	add.u64 	%rd8854, %SP, 80;
	add.u64 	%rd8853, %SP, 64;
	add.u64 	%rd8852, %SP, 48;
	add.u64 	%rd8851, %SP, 32;
	add.u64 	%rd8850, %SP, 16;
	add.u64 	%rd8849, %SP, 0;
	add.u64 	%rd8848, %SP, 384;
	sub.s32 	%r782, %r2, %r12463;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8848;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8849;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd8850;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8851;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8852;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd8853;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd8854;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd8855;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd8856;
	.param .b32 param9;
	st.param.b32	[param9+0], %r782;
	call.uni 
	sha512_update_vector_128, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9
	);
	
	//{
	}// Callseq End 0
	ld.local.u32 	%r29, [%rd14+184];
	and.b32  	%r30, %r29, 127;
	xor.b32  	%r781, %r30, 3;
	setp.gt.s32	%p12, %r781, 63;
	@%p12 bra 	BB2_144;

	setp.gt.s32	%p108, %r781, 31;
	@%p108 bra 	BB2_81;

	setp.gt.s32	%p156, %r781, 15;
	@%p156 bra 	BB2_50;

	setp.gt.s32	%p180, %r781, 7;
	@%p180 bra 	BB2_35;

	setp.gt.s32	%p192, %r781, 3;
	@%p192 bra 	BB2_28;

	setp.gt.s32	%p198, %r781, 1;
	@%p198 bra 	BB2_25;

	setp.eq.s32	%p201, %r781, 0;
	@%p201 bra 	BB2_334;
	bra.uni 	BB2_23;

BB2_334:
	ld.local.u32 	%r1037, [%rd14+56];
	or.b32  	%r1038, %r1037, 128;
	st.local.u32 	[%rd14+56], %r1038;
	bra.uni 	BB2_335;

BB2_144:
	setp.gt.s32	%p13, %r781, 95;
	@%p13 bra 	BB2_208;

	setp.gt.s32	%p61, %r781, 79;
	@%p61 bra 	BB2_177;

	setp.gt.s32	%p85, %r781, 71;
	@%p85 bra 	BB2_162;

	setp.gt.s32	%p97, %r781, 67;
	@%p97 bra 	BB2_155;

	setp.gt.s32	%p103, %r781, 65;
	@%p103 bra 	BB2_152;

	setp.eq.s32	%p106, %r781, 64;
	@%p106 bra 	BB2_302;
	bra.uni 	BB2_150;

BB2_302:
	ld.local.u32 	%r909, [%rd14+120];
	or.b32  	%r910, %r909, 128;
	st.local.u32 	[%rd14+120], %r910;
	bra.uni 	BB2_335;

BB2_81:
	setp.gt.s32	%p109, %r781, 47;
	@%p109 bra 	BB2_113;

	setp.gt.s32	%p133, %r781, 39;
	@%p133 bra 	BB2_98;

	setp.gt.s32	%p145, %r781, 35;
	@%p145 bra 	BB2_91;

	setp.gt.s32	%p151, %r781, 33;
	@%p151 bra 	BB2_88;

	setp.eq.s32	%p154, %r781, 32;
	@%p154 bra 	BB2_318;
	bra.uni 	BB2_86;

BB2_318:
	ld.local.u32 	%r973, [%rd14+88];
	or.b32  	%r974, %r973, 128;
	st.local.u32 	[%rd14+88], %r974;
	bra.uni 	BB2_335;

BB2_208:
	setp.gt.s32	%p14, %r781, 111;
	@%p14 bra 	BB2_240;

	setp.gt.s32	%p38, %r781, 103;
	@%p38 bra 	BB2_225;

	setp.gt.s32	%p50, %r781, 99;
	@%p50 bra 	BB2_218;

	setp.gt.s32	%p56, %r781, 97;
	@%p56 bra 	BB2_215;

	setp.eq.s32	%p59, %r781, 96;
	@%p59 bra 	BB2_286;
	bra.uni 	BB2_213;

BB2_286:
	ld.local.u32 	%r845, [%rd14+152];
	or.b32  	%r846, %r845, 128;
	st.local.u32 	[%rd14+152], %r846;
	bra.uni 	BB2_335;

BB2_50:
	setp.gt.s32	%p157, %r781, 23;
	@%p157 bra 	BB2_66;

	setp.gt.s32	%p169, %r781, 19;
	@%p169 bra 	BB2_59;

	setp.gt.s32	%p175, %r781, 17;
	@%p175 bra 	BB2_56;

	setp.eq.s32	%p178, %r781, 16;
	@%p178 bra 	BB2_326;
	bra.uni 	BB2_54;

BB2_326:
	ld.local.u32 	%r1005, [%rd14+72];
	or.b32  	%r1006, %r1005, 128;
	st.local.u32 	[%rd14+72], %r1006;
	bra.uni 	BB2_335;

BB2_177:
	setp.gt.s32	%p62, %r781, 87;
	@%p62 bra 	BB2_193;

	setp.gt.s32	%p74, %r781, 83;
	@%p74 bra 	BB2_186;

	setp.gt.s32	%p80, %r781, 81;
	@%p80 bra 	BB2_183;

	setp.eq.s32	%p83, %r781, 80;
	@%p83 bra 	BB2_294;
	bra.uni 	BB2_181;

BB2_294:
	ld.local.u32 	%r877, [%rd14+136];
	or.b32  	%r878, %r877, 128;
	st.local.u32 	[%rd14+136], %r878;
	bra.uni 	BB2_335;

BB2_113:
	setp.gt.s32	%p110, %r781, 55;
	@%p110 bra 	BB2_129;

	setp.gt.s32	%p122, %r781, 51;
	@%p122 bra 	BB2_122;

	setp.gt.s32	%p128, %r781, 49;
	@%p128 bra 	BB2_119;

	setp.eq.s32	%p131, %r781, 48;
	@%p131 bra 	BB2_310;
	bra.uni 	BB2_117;

BB2_310:
	ld.local.u32 	%r941, [%rd14+104];
	or.b32  	%r942, %r941, 128;
	st.local.u32 	[%rd14+104], %r942;
	bra.uni 	BB2_335;

BB2_240:
	setp.gt.s32	%p15, %r781, 119;
	@%p15 bra 	BB2_256;

	setp.gt.s32	%p27, %r781, 115;
	@%p27 bra 	BB2_249;

	setp.gt.s32	%p33, %r781, 113;
	@%p33 bra 	BB2_246;

	setp.eq.s32	%p36, %r781, 112;
	@%p36 bra 	BB2_278;
	bra.uni 	BB2_244;

BB2_278:
	ld.local.u32 	%r813, [%rd14+168];
	or.b32  	%r814, %r813, 128;
	st.local.u32 	[%rd14+168], %r814;
	bra.uni 	BB2_335;

BB2_35:
	setp.gt.s32	%p181, %r781, 11;
	@%p181 bra 	BB2_43;

	setp.gt.s32	%p187, %r781, 9;
	@%p187 bra 	BB2_40;

	setp.eq.s32	%p190, %r781, 8;
	@%p190 bra 	BB2_330;
	bra.uni 	BB2_38;

BB2_330:
	ld.local.u32 	%r1021, [%rd14+64];
	or.b32  	%r1022, %r1021, 128;
	st.local.u32 	[%rd14+64], %r1022;
	bra.uni 	BB2_335;

BB2_162:
	setp.gt.s32	%p86, %r781, 75;
	@%p86 bra 	BB2_170;

	setp.gt.s32	%p92, %r781, 73;
	@%p92 bra 	BB2_167;

	setp.eq.s32	%p95, %r781, 72;
	@%p95 bra 	BB2_298;
	bra.uni 	BB2_165;

BB2_298:
	ld.local.u32 	%r893, [%rd14+128];
	or.b32  	%r894, %r893, 128;
	st.local.u32 	[%rd14+128], %r894;
	bra.uni 	BB2_335;

BB2_98:
	setp.gt.s32	%p134, %r781, 43;
	@%p134 bra 	BB2_106;

	setp.gt.s32	%p140, %r781, 41;
	@%p140 bra 	BB2_103;

	setp.eq.s32	%p143, %r781, 40;
	@%p143 bra 	BB2_314;
	bra.uni 	BB2_101;

BB2_314:
	ld.local.u32 	%r957, [%rd14+96];
	or.b32  	%r958, %r957, 128;
	st.local.u32 	[%rd14+96], %r958;
	bra.uni 	BB2_335;

BB2_225:
	setp.gt.s32	%p39, %r781, 107;
	@%p39 bra 	BB2_233;

	setp.gt.s32	%p45, %r781, 105;
	@%p45 bra 	BB2_230;

	setp.eq.s32	%p48, %r781, 104;
	@%p48 bra 	BB2_282;
	bra.uni 	BB2_228;

BB2_282:
	ld.local.u32 	%r829, [%rd14+160];
	or.b32  	%r830, %r829, 128;
	st.local.u32 	[%rd14+160], %r830;
	bra.uni 	BB2_335;

BB2_66:
	setp.gt.s32	%p158, %r781, 27;
	@%p158 bra 	BB2_74;

	setp.gt.s32	%p164, %r781, 25;
	@%p164 bra 	BB2_71;

	setp.eq.s32	%p167, %r781, 24;
	@%p167 bra 	BB2_322;
	bra.uni 	BB2_69;

BB2_322:
	ld.local.u32 	%r989, [%rd14+80];
	or.b32  	%r990, %r989, 128;
	st.local.u32 	[%rd14+80], %r990;
	bra.uni 	BB2_335;

BB2_193:
	setp.gt.s32	%p63, %r781, 91;
	@%p63 bra 	BB2_201;

	setp.gt.s32	%p69, %r781, 89;
	@%p69 bra 	BB2_198;

	setp.eq.s32	%p72, %r781, 88;
	@%p72 bra 	BB2_290;
	bra.uni 	BB2_196;

BB2_290:
	ld.local.u32 	%r861, [%rd14+144];
	or.b32  	%r862, %r861, 128;
	st.local.u32 	[%rd14+144], %r862;
	bra.uni 	BB2_335;

BB2_129:
	setp.gt.s32	%p111, %r781, 59;
	@%p111 bra 	BB2_137;

	setp.gt.s32	%p117, %r781, 57;
	@%p117 bra 	BB2_134;

	setp.eq.s32	%p120, %r781, 56;
	@%p120 bra 	BB2_306;
	bra.uni 	BB2_132;

BB2_306:
	ld.local.u32 	%r925, [%rd14+112];
	or.b32  	%r926, %r925, 128;
	st.local.u32 	[%rd14+112], %r926;
	bra.uni 	BB2_335;

BB2_256:
	setp.gt.s32	%p16, %r781, 123;
	@%p16 bra 	BB2_264;

	setp.gt.s32	%p22, %r781, 121;
	@%p22 bra 	BB2_261;

	setp.eq.s32	%p25, %r781, 120;
	@%p25 bra 	BB2_274;
	bra.uni 	BB2_259;

BB2_274:
	ld.local.u32 	%r797, [%rd14+176];
	or.b32  	%r798, %r797, 128;
	st.local.u32 	[%rd14+176], %r798;
	bra.uni 	BB2_335;

BB2_28:
	setp.gt.s32	%p193, %r781, 5;
	@%p193 bra 	BB2_32;

	setp.eq.s32	%p196, %r781, 4;
	@%p196 bra 	BB2_332;
	bra.uni 	BB2_30;

BB2_332:
	ld.local.u32 	%r1029, [%rd15+4];
	or.b32  	%r1030, %r1029, 128;
	st.local.u32 	[%rd15+4], %r1030;
	bra.uni 	BB2_335;

BB2_155:
	setp.gt.s32	%p98, %r781, 69;
	@%p98 bra 	BB2_159;

	setp.eq.s32	%p101, %r781, 68;
	@%p101 bra 	BB2_300;
	bra.uni 	BB2_157;

BB2_300:
	ld.local.u32 	%r901, [%rd23+4];
	or.b32  	%r902, %r901, 128;
	st.local.u32 	[%rd23+4], %r902;
	bra.uni 	BB2_335;

BB2_91:
	setp.gt.s32	%p146, %r781, 37;
	@%p146 bra 	BB2_95;

	setp.eq.s32	%p149, %r781, 36;
	@%p149 bra 	BB2_316;
	bra.uni 	BB2_93;

BB2_316:
	ld.local.u32 	%r965, [%rd19+4];
	or.b32  	%r966, %r965, 128;
	st.local.u32 	[%rd19+4], %r966;
	bra.uni 	BB2_335;

BB2_218:
	setp.gt.s32	%p51, %r781, 101;
	@%p51 bra 	BB2_222;

	setp.eq.s32	%p54, %r781, 100;
	@%p54 bra 	BB2_284;
	bra.uni 	BB2_220;

BB2_284:
	ld.local.u32 	%r837, [%rd27+4];
	or.b32  	%r838, %r837, 128;
	st.local.u32 	[%rd27+4], %r838;
	bra.uni 	BB2_335;

BB2_59:
	setp.gt.s32	%p170, %r781, 21;
	@%p170 bra 	BB2_63;

	setp.eq.s32	%p173, %r781, 20;
	@%p173 bra 	BB2_324;
	bra.uni 	BB2_61;

BB2_324:
	ld.local.u32 	%r997, [%rd17+4];
	or.b32  	%r998, %r997, 128;
	st.local.u32 	[%rd17+4], %r998;
	bra.uni 	BB2_335;

BB2_186:
	setp.gt.s32	%p75, %r781, 85;
	@%p75 bra 	BB2_190;

	setp.eq.s32	%p78, %r781, 84;
	@%p78 bra 	BB2_292;
	bra.uni 	BB2_188;

BB2_292:
	ld.local.u32 	%r869, [%rd25+4];
	or.b32  	%r870, %r869, 128;
	st.local.u32 	[%rd25+4], %r870;
	bra.uni 	BB2_335;

BB2_122:
	setp.gt.s32	%p123, %r781, 53;
	@%p123 bra 	BB2_126;

	setp.eq.s32	%p126, %r781, 52;
	@%p126 bra 	BB2_308;
	bra.uni 	BB2_124;

BB2_308:
	ld.local.u32 	%r933, [%rd21+4];
	or.b32  	%r934, %r933, 128;
	st.local.u32 	[%rd21+4], %r934;
	bra.uni 	BB2_335;

BB2_249:
	setp.gt.s32	%p28, %r781, 117;
	@%p28 bra 	BB2_253;

	setp.eq.s32	%p31, %r781, 116;
	@%p31 bra 	BB2_276;
	bra.uni 	BB2_251;

BB2_276:
	ld.local.u32 	%r805, [%rd29+4];
	or.b32  	%r806, %r805, 128;
	st.local.u32 	[%rd29+4], %r806;
	bra.uni 	BB2_335;

BB2_43:
	setp.gt.s32	%p182, %r781, 13;
	@%p182 bra 	BB2_47;

	setp.eq.s32	%p185, %r781, 12;
	@%p185 bra 	BB2_328;
	bra.uni 	BB2_45;

BB2_328:
	ld.local.u32 	%r1013, [%rd16+4];
	or.b32  	%r1014, %r1013, 128;
	st.local.u32 	[%rd16+4], %r1014;
	bra.uni 	BB2_335;

BB2_170:
	setp.gt.s32	%p87, %r781, 77;
	@%p87 bra 	BB2_174;

	setp.eq.s32	%p90, %r781, 76;
	@%p90 bra 	BB2_296;
	bra.uni 	BB2_172;

BB2_296:
	ld.local.u32 	%r885, [%rd24+4];
	or.b32  	%r886, %r885, 128;
	st.local.u32 	[%rd24+4], %r886;
	bra.uni 	BB2_335;

BB2_106:
	setp.gt.s32	%p135, %r781, 45;
	@%p135 bra 	BB2_110;

	setp.eq.s32	%p138, %r781, 44;
	@%p138 bra 	BB2_312;
	bra.uni 	BB2_108;

BB2_312:
	ld.local.u32 	%r949, [%rd20+4];
	or.b32  	%r950, %r949, 128;
	st.local.u32 	[%rd20+4], %r950;
	bra.uni 	BB2_335;

BB2_233:
	setp.gt.s32	%p40, %r781, 109;
	@%p40 bra 	BB2_237;

	setp.eq.s32	%p43, %r781, 108;
	@%p43 bra 	BB2_280;
	bra.uni 	BB2_235;

BB2_280:
	ld.local.u32 	%r821, [%rd28+4];
	or.b32  	%r822, %r821, 128;
	st.local.u32 	[%rd28+4], %r822;
	bra.uni 	BB2_335;

BB2_74:
	setp.gt.s32	%p159, %r781, 29;
	@%p159 bra 	BB2_78;

	setp.eq.s32	%p162, %r781, 28;
	@%p162 bra 	BB2_320;
	bra.uni 	BB2_76;

BB2_320:
	ld.local.u32 	%r981, [%rd18+4];
	or.b32  	%r982, %r981, 128;
	st.local.u32 	[%rd18+4], %r982;
	bra.uni 	BB2_335;

BB2_201:
	setp.gt.s32	%p64, %r781, 93;
	@%p64 bra 	BB2_205;

	setp.eq.s32	%p67, %r781, 92;
	@%p67 bra 	BB2_288;
	bra.uni 	BB2_203;

BB2_288:
	ld.local.u32 	%r853, [%rd26+4];
	or.b32  	%r854, %r853, 128;
	st.local.u32 	[%rd26+4], %r854;
	bra.uni 	BB2_335;

BB2_137:
	setp.gt.s32	%p112, %r781, 61;
	@%p112 bra 	BB2_141;

	setp.eq.s32	%p115, %r781, 60;
	@%p115 bra 	BB2_304;
	bra.uni 	BB2_139;

BB2_304:
	ld.local.u32 	%r917, [%rd22+4];
	or.b32  	%r918, %r917, 128;
	st.local.u32 	[%rd22+4], %r918;
	bra.uni 	BB2_335;

BB2_264:
	setp.gt.s32	%p17, %r781, 125;
	@%p17 bra 	BB2_268;

	setp.eq.s32	%p20, %r781, 124;
	@%p20 bra 	BB2_272;
	bra.uni 	BB2_266;

BB2_272:
	ld.local.u32 	%r789, [%rd30+4];
	or.b32  	%r790, %r789, 128;
	st.local.u32 	[%rd30+4], %r790;
	bra.uni 	BB2_335;

BB2_25:
	setp.eq.s32	%p199, %r781, 2;
	@%p199 bra 	BB2_333;
	bra.uni 	BB2_26;

BB2_333:
	ld.local.u32 	%r1033, [%rd14+56];
	or.b32  	%r1034, %r1033, 8388608;
	st.local.u32 	[%rd14+56], %r1034;
	bra.uni 	BB2_335;

BB2_152:
	setp.eq.s32	%p104, %r781, 66;
	@%p104 bra 	BB2_301;
	bra.uni 	BB2_153;

BB2_301:
	ld.local.u32 	%r905, [%rd14+120];
	or.b32  	%r906, %r905, 8388608;
	st.local.u32 	[%rd14+120], %r906;
	bra.uni 	BB2_335;

BB2_88:
	setp.eq.s32	%p152, %r781, 34;
	@%p152 bra 	BB2_317;
	bra.uni 	BB2_89;

BB2_317:
	ld.local.u32 	%r969, [%rd14+88];
	or.b32  	%r970, %r969, 8388608;
	st.local.u32 	[%rd14+88], %r970;
	bra.uni 	BB2_335;

BB2_215:
	setp.eq.s32	%p57, %r781, 98;
	@%p57 bra 	BB2_285;
	bra.uni 	BB2_216;

BB2_285:
	ld.local.u32 	%r841, [%rd14+152];
	or.b32  	%r842, %r841, 8388608;
	st.local.u32 	[%rd14+152], %r842;
	bra.uni 	BB2_335;

BB2_56:
	setp.eq.s32	%p176, %r781, 18;
	@%p176 bra 	BB2_325;
	bra.uni 	BB2_57;

BB2_325:
	ld.local.u32 	%r1001, [%rd14+72];
	or.b32  	%r1002, %r1001, 8388608;
	st.local.u32 	[%rd14+72], %r1002;
	bra.uni 	BB2_335;

BB2_183:
	setp.eq.s32	%p81, %r781, 82;
	@%p81 bra 	BB2_293;
	bra.uni 	BB2_184;

BB2_293:
	ld.local.u32 	%r873, [%rd14+136];
	or.b32  	%r874, %r873, 8388608;
	st.local.u32 	[%rd14+136], %r874;
	bra.uni 	BB2_335;

BB2_119:
	setp.eq.s32	%p129, %r781, 50;
	@%p129 bra 	BB2_309;
	bra.uni 	BB2_120;

BB2_309:
	ld.local.u32 	%r937, [%rd14+104];
	or.b32  	%r938, %r937, 8388608;
	st.local.u32 	[%rd14+104], %r938;
	bra.uni 	BB2_335;

BB2_246:
	setp.eq.s32	%p34, %r781, 114;
	@%p34 bra 	BB2_277;
	bra.uni 	BB2_247;

BB2_277:
	ld.local.u32 	%r809, [%rd14+168];
	or.b32  	%r810, %r809, 8388608;
	st.local.u32 	[%rd14+168], %r810;
	bra.uni 	BB2_335;

BB2_40:
	setp.eq.s32	%p188, %r781, 10;
	@%p188 bra 	BB2_329;
	bra.uni 	BB2_41;

BB2_329:
	ld.local.u32 	%r1017, [%rd14+64];
	or.b32  	%r1018, %r1017, 8388608;
	st.local.u32 	[%rd14+64], %r1018;
	bra.uni 	BB2_335;

BB2_167:
	setp.eq.s32	%p93, %r781, 74;
	@%p93 bra 	BB2_297;
	bra.uni 	BB2_168;

BB2_297:
	ld.local.u32 	%r889, [%rd14+128];
	or.b32  	%r890, %r889, 8388608;
	st.local.u32 	[%rd14+128], %r890;
	bra.uni 	BB2_335;

BB2_103:
	setp.eq.s32	%p141, %r781, 42;
	@%p141 bra 	BB2_313;
	bra.uni 	BB2_104;

BB2_313:
	ld.local.u32 	%r953, [%rd14+96];
	or.b32  	%r954, %r953, 8388608;
	st.local.u32 	[%rd14+96], %r954;
	bra.uni 	BB2_335;

BB2_230:
	setp.eq.s32	%p46, %r781, 106;
	@%p46 bra 	BB2_281;
	bra.uni 	BB2_231;

BB2_281:
	ld.local.u32 	%r825, [%rd14+160];
	or.b32  	%r826, %r825, 8388608;
	st.local.u32 	[%rd14+160], %r826;
	bra.uni 	BB2_335;

BB2_71:
	setp.eq.s32	%p165, %r781, 26;
	@%p165 bra 	BB2_321;
	bra.uni 	BB2_72;

BB2_321:
	ld.local.u32 	%r985, [%rd14+80];
	or.b32  	%r986, %r985, 8388608;
	st.local.u32 	[%rd14+80], %r986;
	bra.uni 	BB2_335;

BB2_198:
	setp.eq.s32	%p70, %r781, 90;
	@%p70 bra 	BB2_289;
	bra.uni 	BB2_199;

BB2_289:
	ld.local.u32 	%r857, [%rd14+144];
	or.b32  	%r858, %r857, 8388608;
	st.local.u32 	[%rd14+144], %r858;
	bra.uni 	BB2_335;

BB2_134:
	setp.eq.s32	%p118, %r781, 58;
	@%p118 bra 	BB2_305;
	bra.uni 	BB2_135;

BB2_305:
	ld.local.u32 	%r921, [%rd14+112];
	or.b32  	%r922, %r921, 8388608;
	st.local.u32 	[%rd14+112], %r922;
	bra.uni 	BB2_335;

BB2_261:
	setp.eq.s32	%p23, %r781, 122;
	@%p23 bra 	BB2_273;
	bra.uni 	BB2_262;

BB2_273:
	ld.local.u32 	%r793, [%rd14+176];
	or.b32  	%r794, %r793, 8388608;
	st.local.u32 	[%rd14+176], %r794;
	bra.uni 	BB2_335;

BB2_32:
	setp.eq.s32	%p194, %r781, 6;
	@%p194 bra 	BB2_331;
	bra.uni 	BB2_33;

BB2_331:
	ld.local.u32 	%r1025, [%rd15+4];
	or.b32  	%r1026, %r1025, 8388608;
	st.local.u32 	[%rd15+4], %r1026;
	bra.uni 	BB2_335;

BB2_159:
	setp.eq.s32	%p99, %r781, 70;
	@%p99 bra 	BB2_299;
	bra.uni 	BB2_160;

BB2_299:
	ld.local.u32 	%r897, [%rd23+4];
	or.b32  	%r898, %r897, 8388608;
	st.local.u32 	[%rd23+4], %r898;
	bra.uni 	BB2_335;

BB2_95:
	setp.eq.s32	%p147, %r781, 38;
	@%p147 bra 	BB2_315;
	bra.uni 	BB2_96;

BB2_315:
	ld.local.u32 	%r961, [%rd19+4];
	or.b32  	%r962, %r961, 8388608;
	st.local.u32 	[%rd19+4], %r962;
	bra.uni 	BB2_335;

BB2_222:
	setp.eq.s32	%p52, %r781, 102;
	@%p52 bra 	BB2_283;
	bra.uni 	BB2_223;

BB2_283:
	ld.local.u32 	%r833, [%rd27+4];
	or.b32  	%r834, %r833, 8388608;
	st.local.u32 	[%rd27+4], %r834;
	bra.uni 	BB2_335;

BB2_63:
	setp.eq.s32	%p171, %r781, 22;
	@%p171 bra 	BB2_323;
	bra.uni 	BB2_64;

BB2_323:
	ld.local.u32 	%r993, [%rd17+4];
	or.b32  	%r994, %r993, 8388608;
	st.local.u32 	[%rd17+4], %r994;
	bra.uni 	BB2_335;

BB2_190:
	setp.eq.s32	%p76, %r781, 86;
	@%p76 bra 	BB2_291;
	bra.uni 	BB2_191;

BB2_291:
	ld.local.u32 	%r865, [%rd25+4];
	or.b32  	%r866, %r865, 8388608;
	st.local.u32 	[%rd25+4], %r866;
	bra.uni 	BB2_335;

BB2_126:
	setp.eq.s32	%p124, %r781, 54;
	@%p124 bra 	BB2_307;
	bra.uni 	BB2_127;

BB2_307:
	ld.local.u32 	%r929, [%rd21+4];
	or.b32  	%r930, %r929, 8388608;
	st.local.u32 	[%rd21+4], %r930;
	bra.uni 	BB2_335;

BB2_253:
	setp.eq.s32	%p29, %r781, 118;
	@%p29 bra 	BB2_275;
	bra.uni 	BB2_254;

BB2_275:
	ld.local.u32 	%r801, [%rd29+4];
	or.b32  	%r802, %r801, 8388608;
	st.local.u32 	[%rd29+4], %r802;
	bra.uni 	BB2_335;

BB2_47:
	setp.eq.s32	%p183, %r781, 14;
	@%p183 bra 	BB2_327;
	bra.uni 	BB2_48;

BB2_327:
	ld.local.u32 	%r1009, [%rd16+4];
	or.b32  	%r1010, %r1009, 8388608;
	st.local.u32 	[%rd16+4], %r1010;
	bra.uni 	BB2_335;

BB2_174:
	setp.eq.s32	%p88, %r781, 78;
	@%p88 bra 	BB2_295;
	bra.uni 	BB2_175;

BB2_295:
	ld.local.u32 	%r881, [%rd24+4];
	or.b32  	%r882, %r881, 8388608;
	st.local.u32 	[%rd24+4], %r882;
	bra.uni 	BB2_335;

BB2_110:
	setp.eq.s32	%p136, %r781, 46;
	@%p136 bra 	BB2_311;
	bra.uni 	BB2_111;

BB2_311:
	ld.local.u32 	%r945, [%rd20+4];
	or.b32  	%r946, %r945, 8388608;
	st.local.u32 	[%rd20+4], %r946;
	bra.uni 	BB2_335;

BB2_237:
	setp.eq.s32	%p41, %r781, 110;
	@%p41 bra 	BB2_279;
	bra.uni 	BB2_238;

BB2_279:
	ld.local.u32 	%r817, [%rd28+4];
	or.b32  	%r818, %r817, 8388608;
	st.local.u32 	[%rd28+4], %r818;
	bra.uni 	BB2_335;

BB2_78:
	setp.eq.s32	%p160, %r781, 30;
	@%p160 bra 	BB2_319;
	bra.uni 	BB2_79;

BB2_319:
	ld.local.u32 	%r977, [%rd18+4];
	or.b32  	%r978, %r977, 8388608;
	st.local.u32 	[%rd18+4], %r978;
	bra.uni 	BB2_335;

BB2_205:
	setp.eq.s32	%p65, %r781, 94;
	@%p65 bra 	BB2_287;
	bra.uni 	BB2_206;

BB2_287:
	ld.local.u32 	%r849, [%rd26+4];
	or.b32  	%r850, %r849, 8388608;
	st.local.u32 	[%rd26+4], %r850;
	bra.uni 	BB2_335;

BB2_141:
	setp.eq.s32	%p113, %r781, 62;
	@%p113 bra 	BB2_303;
	bra.uni 	BB2_142;

BB2_303:
	ld.local.u32 	%r913, [%rd22+4];
	or.b32  	%r914, %r913, 8388608;
	st.local.u32 	[%rd22+4], %r914;
	bra.uni 	BB2_335;

BB2_268:
	setp.eq.s32	%p18, %r781, 126;
	@%p18 bra 	BB2_271;
	bra.uni 	BB2_269;

BB2_271:
	ld.local.u32 	%r785, [%rd30+4];
	or.b32  	%r786, %r785, 8388608;
	st.local.u32 	[%rd30+4], %r786;
	bra.uni 	BB2_335;

BB2_23:
	setp.eq.s32	%p202, %r781, 1;
	@%p202 bra 	BB2_24;
	bra.uni 	BB2_335;

BB2_24:
	ld.local.u32 	%r1035, [%rd14+56];
	or.b32  	%r1036, %r1035, 32768;
	st.local.u32 	[%rd14+56], %r1036;
	bra.uni 	BB2_335;

BB2_150:
	setp.eq.s32	%p107, %r781, 65;
	@%p107 bra 	BB2_151;
	bra.uni 	BB2_335;

BB2_151:
	ld.local.u32 	%r907, [%rd14+120];
	or.b32  	%r908, %r907, 32768;
	st.local.u32 	[%rd14+120], %r908;
	bra.uni 	BB2_335;

BB2_86:
	setp.eq.s32	%p155, %r781, 33;
	@%p155 bra 	BB2_87;
	bra.uni 	BB2_335;

BB2_87:
	ld.local.u32 	%r971, [%rd14+88];
	or.b32  	%r972, %r971, 32768;
	st.local.u32 	[%rd14+88], %r972;
	bra.uni 	BB2_335;

BB2_213:
	setp.eq.s32	%p60, %r781, 97;
	@%p60 bra 	BB2_214;
	bra.uni 	BB2_335;

BB2_214:
	ld.local.u32 	%r843, [%rd14+152];
	or.b32  	%r844, %r843, 32768;
	st.local.u32 	[%rd14+152], %r844;
	bra.uni 	BB2_335;

BB2_54:
	setp.eq.s32	%p179, %r781, 17;
	@%p179 bra 	BB2_55;
	bra.uni 	BB2_335;

BB2_55:
	ld.local.u32 	%r1003, [%rd14+72];
	or.b32  	%r1004, %r1003, 32768;
	st.local.u32 	[%rd14+72], %r1004;
	bra.uni 	BB2_335;

BB2_181:
	setp.eq.s32	%p84, %r781, 81;
	@%p84 bra 	BB2_182;
	bra.uni 	BB2_335;

BB2_182:
	ld.local.u32 	%r875, [%rd14+136];
	or.b32  	%r876, %r875, 32768;
	st.local.u32 	[%rd14+136], %r876;
	bra.uni 	BB2_335;

BB2_117:
	setp.eq.s32	%p132, %r781, 49;
	@%p132 bra 	BB2_118;
	bra.uni 	BB2_335;

BB2_118:
	ld.local.u32 	%r939, [%rd14+104];
	or.b32  	%r940, %r939, 32768;
	st.local.u32 	[%rd14+104], %r940;
	bra.uni 	BB2_335;

BB2_244:
	setp.eq.s32	%p37, %r781, 113;
	@%p37 bra 	BB2_245;
	bra.uni 	BB2_335;

BB2_245:
	ld.local.u32 	%r811, [%rd14+168];
	or.b32  	%r812, %r811, 32768;
	st.local.u32 	[%rd14+168], %r812;
	bra.uni 	BB2_335;

BB2_38:
	setp.eq.s32	%p191, %r781, 9;
	@%p191 bra 	BB2_39;
	bra.uni 	BB2_335;

BB2_39:
	ld.local.u32 	%r1019, [%rd14+64];
	or.b32  	%r1020, %r1019, 32768;
	st.local.u32 	[%rd14+64], %r1020;
	bra.uni 	BB2_335;

BB2_165:
	setp.eq.s32	%p96, %r781, 73;
	@%p96 bra 	BB2_166;
	bra.uni 	BB2_335;

BB2_166:
	ld.local.u32 	%r891, [%rd14+128];
	or.b32  	%r892, %r891, 32768;
	st.local.u32 	[%rd14+128], %r892;
	bra.uni 	BB2_335;

BB2_101:
	setp.eq.s32	%p144, %r781, 41;
	@%p144 bra 	BB2_102;
	bra.uni 	BB2_335;

BB2_102:
	ld.local.u32 	%r955, [%rd14+96];
	or.b32  	%r956, %r955, 32768;
	st.local.u32 	[%rd14+96], %r956;
	bra.uni 	BB2_335;

BB2_228:
	setp.eq.s32	%p49, %r781, 105;
	@%p49 bra 	BB2_229;
	bra.uni 	BB2_335;

BB2_229:
	ld.local.u32 	%r827, [%rd14+160];
	or.b32  	%r828, %r827, 32768;
	st.local.u32 	[%rd14+160], %r828;
	bra.uni 	BB2_335;

BB2_69:
	setp.eq.s32	%p168, %r781, 25;
	@%p168 bra 	BB2_70;
	bra.uni 	BB2_335;

BB2_70:
	ld.local.u32 	%r987, [%rd14+80];
	or.b32  	%r988, %r987, 32768;
	st.local.u32 	[%rd14+80], %r988;
	bra.uni 	BB2_335;

BB2_196:
	setp.eq.s32	%p73, %r781, 89;
	@%p73 bra 	BB2_197;
	bra.uni 	BB2_335;

BB2_197:
	ld.local.u32 	%r859, [%rd14+144];
	or.b32  	%r860, %r859, 32768;
	st.local.u32 	[%rd14+144], %r860;
	bra.uni 	BB2_335;

BB2_132:
	setp.eq.s32	%p121, %r781, 57;
	@%p121 bra 	BB2_133;
	bra.uni 	BB2_335;

BB2_133:
	ld.local.u32 	%r923, [%rd14+112];
	or.b32  	%r924, %r923, 32768;
	st.local.u32 	[%rd14+112], %r924;
	bra.uni 	BB2_335;

BB2_259:
	setp.eq.s32	%p26, %r781, 121;
	@%p26 bra 	BB2_260;
	bra.uni 	BB2_335;

BB2_260:
	ld.local.u32 	%r795, [%rd14+176];
	or.b32  	%r796, %r795, 32768;
	st.local.u32 	[%rd14+176], %r796;
	bra.uni 	BB2_335;

BB2_30:
	setp.eq.s32	%p197, %r781, 5;
	@%p197 bra 	BB2_31;
	bra.uni 	BB2_335;

BB2_31:
	ld.local.u32 	%r1027, [%rd15+4];
	or.b32  	%r1028, %r1027, 32768;
	st.local.u32 	[%rd15+4], %r1028;
	bra.uni 	BB2_335;

BB2_157:
	setp.eq.s32	%p102, %r781, 69;
	@%p102 bra 	BB2_158;
	bra.uni 	BB2_335;

BB2_158:
	ld.local.u32 	%r899, [%rd23+4];
	or.b32  	%r900, %r899, 32768;
	st.local.u32 	[%rd23+4], %r900;
	bra.uni 	BB2_335;

BB2_93:
	setp.eq.s32	%p150, %r781, 37;
	@%p150 bra 	BB2_94;
	bra.uni 	BB2_335;

BB2_94:
	ld.local.u32 	%r963, [%rd19+4];
	or.b32  	%r964, %r963, 32768;
	st.local.u32 	[%rd19+4], %r964;
	bra.uni 	BB2_335;

BB2_220:
	setp.eq.s32	%p55, %r781, 101;
	@%p55 bra 	BB2_221;
	bra.uni 	BB2_335;

BB2_221:
	ld.local.u32 	%r835, [%rd27+4];
	or.b32  	%r836, %r835, 32768;
	st.local.u32 	[%rd27+4], %r836;
	bra.uni 	BB2_335;

BB2_61:
	setp.eq.s32	%p174, %r781, 21;
	@%p174 bra 	BB2_62;
	bra.uni 	BB2_335;

BB2_62:
	ld.local.u32 	%r995, [%rd17+4];
	or.b32  	%r996, %r995, 32768;
	st.local.u32 	[%rd17+4], %r996;
	bra.uni 	BB2_335;

BB2_188:
	setp.eq.s32	%p79, %r781, 85;
	@%p79 bra 	BB2_189;
	bra.uni 	BB2_335;

BB2_189:
	ld.local.u32 	%r867, [%rd25+4];
	or.b32  	%r868, %r867, 32768;
	st.local.u32 	[%rd25+4], %r868;
	bra.uni 	BB2_335;

BB2_124:
	setp.eq.s32	%p127, %r781, 53;
	@%p127 bra 	BB2_125;
	bra.uni 	BB2_335;

BB2_125:
	ld.local.u32 	%r931, [%rd21+4];
	or.b32  	%r932, %r931, 32768;
	st.local.u32 	[%rd21+4], %r932;
	bra.uni 	BB2_335;

BB2_251:
	setp.eq.s32	%p32, %r781, 117;
	@%p32 bra 	BB2_252;
	bra.uni 	BB2_335;

BB2_252:
	ld.local.u32 	%r803, [%rd29+4];
	or.b32  	%r804, %r803, 32768;
	st.local.u32 	[%rd29+4], %r804;
	bra.uni 	BB2_335;

BB2_45:
	setp.eq.s32	%p186, %r781, 13;
	@%p186 bra 	BB2_46;
	bra.uni 	BB2_335;

BB2_46:
	ld.local.u32 	%r1011, [%rd16+4];
	or.b32  	%r1012, %r1011, 32768;
	st.local.u32 	[%rd16+4], %r1012;
	bra.uni 	BB2_335;

BB2_172:
	setp.eq.s32	%p91, %r781, 77;
	@%p91 bra 	BB2_173;
	bra.uni 	BB2_335;

BB2_173:
	ld.local.u32 	%r883, [%rd24+4];
	or.b32  	%r884, %r883, 32768;
	st.local.u32 	[%rd24+4], %r884;
	bra.uni 	BB2_335;

BB2_108:
	setp.eq.s32	%p139, %r781, 45;
	@%p139 bra 	BB2_109;
	bra.uni 	BB2_335;

BB2_109:
	ld.local.u32 	%r947, [%rd20+4];
	or.b32  	%r948, %r947, 32768;
	st.local.u32 	[%rd20+4], %r948;
	bra.uni 	BB2_335;

BB2_235:
	setp.eq.s32	%p44, %r781, 109;
	@%p44 bra 	BB2_236;
	bra.uni 	BB2_335;

BB2_236:
	ld.local.u32 	%r819, [%rd28+4];
	or.b32  	%r820, %r819, 32768;
	st.local.u32 	[%rd28+4], %r820;
	bra.uni 	BB2_335;

BB2_76:
	setp.eq.s32	%p163, %r781, 29;
	@%p163 bra 	BB2_77;
	bra.uni 	BB2_335;

BB2_77:
	ld.local.u32 	%r979, [%rd18+4];
	or.b32  	%r980, %r979, 32768;
	st.local.u32 	[%rd18+4], %r980;
	bra.uni 	BB2_335;

BB2_203:
	setp.eq.s32	%p68, %r781, 93;
	@%p68 bra 	BB2_204;
	bra.uni 	BB2_335;

BB2_204:
	ld.local.u32 	%r851, [%rd26+4];
	or.b32  	%r852, %r851, 32768;
	st.local.u32 	[%rd26+4], %r852;
	bra.uni 	BB2_335;

BB2_139:
	setp.eq.s32	%p116, %r781, 61;
	@%p116 bra 	BB2_140;
	bra.uni 	BB2_335;

BB2_140:
	ld.local.u32 	%r915, [%rd22+4];
	or.b32  	%r916, %r915, 32768;
	st.local.u32 	[%rd22+4], %r916;
	bra.uni 	BB2_335;

BB2_266:
	setp.eq.s32	%p21, %r781, 125;
	@%p21 bra 	BB2_267;
	bra.uni 	BB2_335;

BB2_267:
	ld.local.u32 	%r787, [%rd30+4];
	or.b32  	%r788, %r787, 32768;
	st.local.u32 	[%rd30+4], %r788;
	bra.uni 	BB2_335;

BB2_26:
	setp.eq.s32	%p200, %r781, 3;
	@%p200 bra 	BB2_27;
	bra.uni 	BB2_335;

BB2_27:
	ld.local.u32 	%r1031, [%rd14+56];
	or.b32  	%r1032, %r1031, -2147483648;
	st.local.u32 	[%rd14+56], %r1032;
	bra.uni 	BB2_335;

BB2_153:
	setp.eq.s32	%p105, %r781, 67;
	@%p105 bra 	BB2_154;
	bra.uni 	BB2_335;

BB2_154:
	ld.local.u32 	%r903, [%rd14+120];
	or.b32  	%r904, %r903, -2147483648;
	st.local.u32 	[%rd14+120], %r904;
	bra.uni 	BB2_335;

BB2_89:
	setp.eq.s32	%p153, %r781, 35;
	@%p153 bra 	BB2_90;
	bra.uni 	BB2_335;

BB2_90:
	ld.local.u32 	%r967, [%rd14+88];
	or.b32  	%r968, %r967, -2147483648;
	st.local.u32 	[%rd14+88], %r968;
	bra.uni 	BB2_335;

BB2_216:
	setp.eq.s32	%p58, %r781, 99;
	@%p58 bra 	BB2_217;
	bra.uni 	BB2_335;

BB2_217:
	ld.local.u32 	%r839, [%rd14+152];
	or.b32  	%r840, %r839, -2147483648;
	st.local.u32 	[%rd14+152], %r840;
	bra.uni 	BB2_335;

BB2_57:
	setp.eq.s32	%p177, %r781, 19;
	@%p177 bra 	BB2_58;
	bra.uni 	BB2_335;

BB2_58:
	ld.local.u32 	%r999, [%rd14+72];
	or.b32  	%r1000, %r999, -2147483648;
	st.local.u32 	[%rd14+72], %r1000;
	bra.uni 	BB2_335;

BB2_184:
	setp.eq.s32	%p82, %r781, 83;
	@%p82 bra 	BB2_185;
	bra.uni 	BB2_335;

BB2_185:
	ld.local.u32 	%r871, [%rd14+136];
	or.b32  	%r872, %r871, -2147483648;
	st.local.u32 	[%rd14+136], %r872;
	bra.uni 	BB2_335;

BB2_120:
	setp.eq.s32	%p130, %r781, 51;
	@%p130 bra 	BB2_121;
	bra.uni 	BB2_335;

BB2_121:
	ld.local.u32 	%r935, [%rd14+104];
	or.b32  	%r936, %r935, -2147483648;
	st.local.u32 	[%rd14+104], %r936;
	bra.uni 	BB2_335;

BB2_247:
	setp.eq.s32	%p35, %r781, 115;
	@%p35 bra 	BB2_248;
	bra.uni 	BB2_335;

BB2_248:
	ld.local.u32 	%r807, [%rd14+168];
	or.b32  	%r808, %r807, -2147483648;
	st.local.u32 	[%rd14+168], %r808;
	bra.uni 	BB2_335;

BB2_41:
	setp.eq.s32	%p189, %r781, 11;
	@%p189 bra 	BB2_42;
	bra.uni 	BB2_335;

BB2_42:
	ld.local.u32 	%r1015, [%rd14+64];
	or.b32  	%r1016, %r1015, -2147483648;
	st.local.u32 	[%rd14+64], %r1016;
	bra.uni 	BB2_335;

BB2_168:
	setp.eq.s32	%p94, %r781, 75;
	@%p94 bra 	BB2_169;
	bra.uni 	BB2_335;

BB2_169:
	ld.local.u32 	%r887, [%rd14+128];
	or.b32  	%r888, %r887, -2147483648;
	st.local.u32 	[%rd14+128], %r888;
	bra.uni 	BB2_335;

BB2_104:
	setp.eq.s32	%p142, %r781, 43;
	@%p142 bra 	BB2_105;
	bra.uni 	BB2_335;

BB2_105:
	ld.local.u32 	%r951, [%rd14+96];
	or.b32  	%r952, %r951, -2147483648;
	st.local.u32 	[%rd14+96], %r952;
	bra.uni 	BB2_335;

BB2_231:
	setp.eq.s32	%p47, %r781, 107;
	@%p47 bra 	BB2_232;
	bra.uni 	BB2_335;

BB2_232:
	ld.local.u32 	%r823, [%rd14+160];
	or.b32  	%r824, %r823, -2147483648;
	st.local.u32 	[%rd14+160], %r824;
	bra.uni 	BB2_335;

BB2_72:
	setp.eq.s32	%p166, %r781, 27;
	@%p166 bra 	BB2_73;
	bra.uni 	BB2_335;

BB2_73:
	ld.local.u32 	%r983, [%rd14+80];
	or.b32  	%r984, %r983, -2147483648;
	st.local.u32 	[%rd14+80], %r984;
	bra.uni 	BB2_335;

BB2_199:
	setp.eq.s32	%p71, %r781, 91;
	@%p71 bra 	BB2_200;
	bra.uni 	BB2_335;

BB2_200:
	ld.local.u32 	%r855, [%rd14+144];
	or.b32  	%r856, %r855, -2147483648;
	st.local.u32 	[%rd14+144], %r856;
	bra.uni 	BB2_335;

BB2_135:
	setp.eq.s32	%p119, %r781, 59;
	@%p119 bra 	BB2_136;
	bra.uni 	BB2_335;

BB2_136:
	ld.local.u32 	%r919, [%rd14+112];
	or.b32  	%r920, %r919, -2147483648;
	st.local.u32 	[%rd14+112], %r920;
	bra.uni 	BB2_335;

BB2_262:
	setp.eq.s32	%p24, %r781, 123;
	@%p24 bra 	BB2_263;
	bra.uni 	BB2_335;

BB2_263:
	ld.local.u32 	%r791, [%rd14+176];
	or.b32  	%r792, %r791, -2147483648;
	st.local.u32 	[%rd14+176], %r792;
	bra.uni 	BB2_335;

BB2_33:
	setp.eq.s32	%p195, %r781, 7;
	@%p195 bra 	BB2_34;
	bra.uni 	BB2_335;

BB2_34:
	ld.local.u32 	%r1023, [%rd15+4];
	or.b32  	%r1024, %r1023, -2147483648;
	st.local.u32 	[%rd15+4], %r1024;
	bra.uni 	BB2_335;

BB2_160:
	setp.eq.s32	%p100, %r781, 71;
	@%p100 bra 	BB2_161;
	bra.uni 	BB2_335;

BB2_161:
	ld.local.u32 	%r895, [%rd23+4];
	or.b32  	%r896, %r895, -2147483648;
	st.local.u32 	[%rd23+4], %r896;
	bra.uni 	BB2_335;

BB2_96:
	setp.eq.s32	%p148, %r781, 39;
	@%p148 bra 	BB2_97;
	bra.uni 	BB2_335;

BB2_97:
	ld.local.u32 	%r959, [%rd19+4];
	or.b32  	%r960, %r959, -2147483648;
	st.local.u32 	[%rd19+4], %r960;
	bra.uni 	BB2_335;

BB2_223:
	setp.eq.s32	%p53, %r781, 103;
	@%p53 bra 	BB2_224;
	bra.uni 	BB2_335;

BB2_224:
	ld.local.u32 	%r831, [%rd27+4];
	or.b32  	%r832, %r831, -2147483648;
	st.local.u32 	[%rd27+4], %r832;
	bra.uni 	BB2_335;

BB2_64:
	setp.eq.s32	%p172, %r781, 23;
	@%p172 bra 	BB2_65;
	bra.uni 	BB2_335;

BB2_65:
	ld.local.u32 	%r991, [%rd17+4];
	or.b32  	%r992, %r991, -2147483648;
	st.local.u32 	[%rd17+4], %r992;
	bra.uni 	BB2_335;

BB2_191:
	setp.eq.s32	%p77, %r781, 87;
	@%p77 bra 	BB2_192;
	bra.uni 	BB2_335;

BB2_192:
	ld.local.u32 	%r863, [%rd25+4];
	or.b32  	%r864, %r863, -2147483648;
	st.local.u32 	[%rd25+4], %r864;
	bra.uni 	BB2_335;

BB2_127:
	setp.eq.s32	%p125, %r781, 55;
	@%p125 bra 	BB2_128;
	bra.uni 	BB2_335;

BB2_128:
	ld.local.u32 	%r927, [%rd21+4];
	or.b32  	%r928, %r927, -2147483648;
	st.local.u32 	[%rd21+4], %r928;
	bra.uni 	BB2_335;

BB2_254:
	setp.eq.s32	%p30, %r781, 119;
	@%p30 bra 	BB2_255;
	bra.uni 	BB2_335;

BB2_255:
	ld.local.u32 	%r799, [%rd29+4];
	or.b32  	%r800, %r799, -2147483648;
	st.local.u32 	[%rd29+4], %r800;
	bra.uni 	BB2_335;

BB2_48:
	setp.eq.s32	%p184, %r781, 15;
	@%p184 bra 	BB2_49;
	bra.uni 	BB2_335;

BB2_49:
	ld.local.u32 	%r1007, [%rd16+4];
	or.b32  	%r1008, %r1007, -2147483648;
	st.local.u32 	[%rd16+4], %r1008;
	bra.uni 	BB2_335;

BB2_175:
	setp.eq.s32	%p89, %r781, 79;
	@%p89 bra 	BB2_176;
	bra.uni 	BB2_335;

BB2_176:
	ld.local.u32 	%r879, [%rd24+4];
	or.b32  	%r880, %r879, -2147483648;
	st.local.u32 	[%rd24+4], %r880;
	bra.uni 	BB2_335;

BB2_111:
	setp.eq.s32	%p137, %r781, 47;
	@%p137 bra 	BB2_112;
	bra.uni 	BB2_335;

BB2_112:
	ld.local.u32 	%r943, [%rd20+4];
	or.b32  	%r944, %r943, -2147483648;
	st.local.u32 	[%rd20+4], %r944;
	bra.uni 	BB2_335;

BB2_238:
	setp.eq.s32	%p42, %r781, 111;
	@%p42 bra 	BB2_239;
	bra.uni 	BB2_335;

BB2_239:
	ld.local.u32 	%r815, [%rd28+4];
	or.b32  	%r816, %r815, -2147483648;
	st.local.u32 	[%rd28+4], %r816;
	bra.uni 	BB2_335;

BB2_79:
	setp.eq.s32	%p161, %r781, 31;
	@%p161 bra 	BB2_80;
	bra.uni 	BB2_335;

BB2_80:
	ld.local.u32 	%r975, [%rd18+4];
	or.b32  	%r976, %r975, -2147483648;
	st.local.u32 	[%rd18+4], %r976;
	bra.uni 	BB2_335;

BB2_206:
	setp.eq.s32	%p66, %r781, 95;
	@%p66 bra 	BB2_207;
	bra.uni 	BB2_335;

BB2_207:
	ld.local.u32 	%r847, [%rd26+4];
	or.b32  	%r848, %r847, -2147483648;
	st.local.u32 	[%rd26+4], %r848;
	bra.uni 	BB2_335;

BB2_142:
	setp.eq.s32	%p114, %r781, 63;
	@%p114 bra 	BB2_143;
	bra.uni 	BB2_335;

BB2_143:
	ld.local.u32 	%r911, [%rd22+4];
	or.b32  	%r912, %r911, -2147483648;
	st.local.u32 	[%rd22+4], %r912;
	bra.uni 	BB2_335;

BB2_269:
	setp.ne.s32	%p19, %r781, 127;
	@%p19 bra 	BB2_335;

	ld.local.u32 	%r783, [%rd30+4];
	or.b32  	%r784, %r783, -2147483648;
	st.local.u32 	[%rd30+4], %r784;

BB2_335:
	ld.local.u64 	%rd8978, [%rd10];
	ld.local.u64 	%rd8977, [%rd14];
	ld.local.u64 	%rd8976, [%rd14+8];
	ld.local.u64 	%rd8975, [%rd14+16];
	ld.local.u64 	%rd8974, [%rd14+24];
	ld.local.u64 	%rd8973, [%rd14+32];
	ld.local.u64 	%rd8972, [%rd14+40];
	ld.local.u64 	%rd8971, [%rd14+48];
	ld.local.u32 	%r12494, [%rd14+56];
	ld.local.u32 	%r12493, [%rd15+4];
	setp.gt.u32	%p203, %r30, 111;
	@%p203 bra 	BB2_337;
	bra.uni 	BB2_336;

BB2_337:
	ld.const.u64 	%rd8903, [k_sha512+120];
	ld.const.u64 	%rd8902, [k_sha512+112];
	ld.const.u64 	%rd8894, [k_sha512+104];
	ld.const.u64 	%rd8893, [k_sha512+96];
	ld.const.u64 	%rd8892, [k_sha512+88];
	ld.const.u64 	%rd8891, [k_sha512+8];
	ld.const.u64 	%rd8890, [k_sha512];
	ld.const.u64 	%rd8875, [k_sha512+80];
	ld.const.u64 	%rd8874, [k_sha512+72];
	ld.const.u64 	%rd8873, [k_sha512+64];
	ld.const.u64 	%rd8872, [k_sha512+56];
	ld.const.u64 	%rd8871, [k_sha512+48];
	ld.const.u64 	%rd8870, [k_sha512+40];
	ld.const.u64 	%rd8869, [k_sha512+32];
	ld.const.u64 	%rd8868, [k_sha512+24];
	ld.const.u64 	%rd8867, [k_sha512+16];
	mov.b64	%rd412, {%r12493, %r12494};
	ld.local.u32 	%r1069, [%rd14+64];
	ld.local.u32 	%r1070, [%rd16+4];
	mov.b64	%rd413, {%r1070, %r1069};
	ld.local.u32 	%r1071, [%rd14+72];
	ld.local.u32 	%r1072, [%rd17+4];
	mov.b64	%rd414, {%r1072, %r1071};
	ld.local.u32 	%r1073, [%rd14+80];
	ld.local.u32 	%r1074, [%rd18+4];
	mov.b64	%rd415, {%r1074, %r1073};
	ld.local.u32 	%r1075, [%rd14+88];
	ld.local.u32 	%r1076, [%rd19+4];
	mov.b64	%rd416, {%r1076, %r1075};
	ld.local.u32 	%r1077, [%rd14+96];
	ld.local.u32 	%r1078, [%rd20+4];
	mov.b64	%rd417, {%r1078, %r1077};
	ld.local.u32 	%r1079, [%rd14+104];
	ld.local.u32 	%r1080, [%rd21+4];
	mov.b64	%rd418, {%r1080, %r1079};
	ld.local.u32 	%r1081, [%rd14+112];
	ld.local.u32 	%r1082, [%rd22+4];
	mov.b64	%rd419, {%r1082, %r1081};
	ld.local.u32 	%r1083, [%rd14+120];
	ld.local.u32 	%r1084, [%rd23+4];
	mov.b64	%rd420, {%r1084, %r1083};
	ld.local.u32 	%r1085, [%rd14+128];
	ld.local.u32 	%r1086, [%rd24+4];
	mov.b64	%rd421, {%r1086, %r1085};
	ld.local.u32 	%r1087, [%rd14+136];
	ld.local.u32 	%r1088, [%rd25+4];
	mov.b64	%rd422, {%r1088, %r1087};
	ld.local.u32 	%r1089, [%rd14+144];
	ld.local.u32 	%r1090, [%rd26+4];
	mov.b64	%rd423, {%r1090, %r1089};
	ld.local.u32 	%r1091, [%rd14+152];
	ld.local.u32 	%r1092, [%rd27+4];
	mov.b64	%rd424, {%r1092, %r1091};
	ld.local.u32 	%r1093, [%rd14+160];
	ld.local.u32 	%r1094, [%rd28+4];
	mov.b64	%rd425, {%r1094, %r1093};
	ld.local.u32 	%r1095, [%rd14+168];
	ld.local.u32 	%r1096, [%rd29+4];
	mov.b64	%rd426, {%r1096, %r1095};
	ld.local.u32 	%r1097, [%rd14+176];
	ld.local.u32 	%r1098, [%rd30+4];
	mov.b64	%rd427, {%r1098, %r1097};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1099,%dummy}, %rd8974;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1100}, %rd8974;
	}
	shf.r.wrap.b32 	%r1101, %r1100, %r1099, 18;
	shf.r.wrap.b32 	%r1102, %r1099, %r1100, 18;
	mov.b64 	%rd428, {%r1102, %r1101};
	shf.r.wrap.b32 	%r1103, %r1100, %r1099, 14;
	shf.r.wrap.b32 	%r1104, %r1099, %r1100, 14;
	mov.b64 	%rd429, {%r1104, %r1103};
	xor.b64  	%rd430, %rd428, %rd429;
	shf.l.wrap.b32 	%r1105, %r1099, %r1100, 23;
	shf.l.wrap.b32 	%r1106, %r1100, %r1099, 23;
	mov.b64 	%rd431, {%r1106, %r1105};
	xor.b64  	%rd432, %rd430, %rd431;
	xor.b64  	%rd433, %rd8972, %rd8973;
	and.b64  	%rd434, %rd433, %rd8974;
	xor.b64  	%rd435, %rd434, %rd8972;
	add.s64 	%rd436, %rd435, %rd8971;
	add.s64 	%rd437, %rd436, %rd412;
	add.s64 	%rd438, %rd437, %rd8890;
	add.s64 	%rd439, %rd438, %rd432;
	add.s64 	%rd440, %rd439, %rd8975;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1107}, %rd8978;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1108,%dummy}, %rd8978;
	}
	shf.l.wrap.b32 	%r1109, %r1108, %r1107, 30;
	shf.l.wrap.b32 	%r1110, %r1107, %r1108, 30;
	mov.b64 	%rd441, {%r1110, %r1109};
	shf.r.wrap.b32 	%r1111, %r1107, %r1108, 28;
	shf.r.wrap.b32 	%r1112, %r1108, %r1107, 28;
	mov.b64 	%rd442, {%r1112, %r1111};
	xor.b64  	%rd443, %rd441, %rd442;
	shf.l.wrap.b32 	%r1113, %r1108, %r1107, 25;
	shf.l.wrap.b32 	%r1114, %r1107, %r1108, 25;
	mov.b64 	%rd444, {%r1114, %r1113};
	xor.b64  	%rd445, %rd443, %rd444;
	xor.b64  	%rd446, %rd8977, %rd8978;
	xor.b64  	%rd447, %rd8976, %rd8978;
	and.b64  	%rd448, %rd447, %rd446;
	xor.b64  	%rd449, %rd448, %rd8978;
	add.s64 	%rd450, %rd439, %rd449;
	add.s64 	%rd451, %rd450, %rd445;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1115,%dummy}, %rd440;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1116}, %rd440;
	}
	shf.r.wrap.b32 	%r1117, %r1116, %r1115, 14;
	shf.r.wrap.b32 	%r1118, %r1115, %r1116, 14;
	mov.b64 	%rd452, {%r1118, %r1117};
	shf.r.wrap.b32 	%r1119, %r1116, %r1115, 18;
	shf.r.wrap.b32 	%r1120, %r1115, %r1116, 18;
	mov.b64 	%rd453, {%r1120, %r1119};
	xor.b64  	%rd454, %rd453, %rd452;
	shf.l.wrap.b32 	%r1121, %r1115, %r1116, 23;
	shf.l.wrap.b32 	%r1122, %r1116, %r1115, 23;
	mov.b64 	%rd455, {%r1122, %r1121};
	xor.b64  	%rd456, %rd454, %rd455;
	xor.b64  	%rd457, %rd8973, %rd8974;
	and.b64  	%rd458, %rd440, %rd457;
	xor.b64  	%rd459, %rd458, %rd8973;
	add.s64 	%rd460, %rd413, %rd8972;
	add.s64 	%rd461, %rd460, %rd8891;
	add.s64 	%rd462, %rd461, %rd459;
	add.s64 	%rd463, %rd462, %rd456;
	add.s64 	%rd464, %rd463, %rd8976;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1123,%dummy}, %rd451;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1124}, %rd451;
	}
	shf.r.wrap.b32 	%r1125, %r1124, %r1123, 28;
	shf.r.wrap.b32 	%r1126, %r1123, %r1124, 28;
	mov.b64 	%rd465, {%r1126, %r1125};
	shf.l.wrap.b32 	%r1127, %r1123, %r1124, 30;
	shf.l.wrap.b32 	%r1128, %r1124, %r1123, 30;
	mov.b64 	%rd466, {%r1128, %r1127};
	xor.b64  	%rd467, %rd466, %rd465;
	shf.l.wrap.b32 	%r1129, %r1123, %r1124, 25;
	shf.l.wrap.b32 	%r1130, %r1124, %r1123, 25;
	mov.b64 	%rd468, {%r1130, %r1129};
	xor.b64  	%rd469, %rd467, %rd468;
	xor.b64  	%rd470, %rd451, %rd8977;
	xor.b64  	%rd471, %rd451, %rd8978;
	and.b64  	%rd472, %rd471, %rd470;
	xor.b64  	%rd473, %rd472, %rd451;
	add.s64 	%rd474, %rd463, %rd473;
	add.s64 	%rd475, %rd474, %rd469;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1131,%dummy}, %rd464;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1132}, %rd464;
	}
	shf.r.wrap.b32 	%r1133, %r1132, %r1131, 14;
	shf.r.wrap.b32 	%r1134, %r1131, %r1132, 14;
	mov.b64 	%rd476, {%r1134, %r1133};
	shf.r.wrap.b32 	%r1135, %r1132, %r1131, 18;
	shf.r.wrap.b32 	%r1136, %r1131, %r1132, 18;
	mov.b64 	%rd477, {%r1136, %r1135};
	xor.b64  	%rd478, %rd477, %rd476;
	shf.l.wrap.b32 	%r1137, %r1131, %r1132, 23;
	shf.l.wrap.b32 	%r1138, %r1132, %r1131, 23;
	mov.b64 	%rd479, {%r1138, %r1137};
	xor.b64  	%rd480, %rd478, %rd479;
	xor.b64  	%rd481, %rd440, %rd8974;
	and.b64  	%rd482, %rd464, %rd481;
	xor.b64  	%rd483, %rd482, %rd8974;
	add.s64 	%rd484, %rd414, %rd8973;
	add.s64 	%rd485, %rd484, %rd8867;
	add.s64 	%rd486, %rd485, %rd483;
	add.s64 	%rd487, %rd486, %rd480;
	add.s64 	%rd488, %rd487, %rd8977;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1139,%dummy}, %rd475;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1140}, %rd475;
	}
	shf.r.wrap.b32 	%r1141, %r1140, %r1139, 28;
	shf.r.wrap.b32 	%r1142, %r1139, %r1140, 28;
	mov.b64 	%rd489, {%r1142, %r1141};
	shf.l.wrap.b32 	%r1143, %r1139, %r1140, 30;
	shf.l.wrap.b32 	%r1144, %r1140, %r1139, 30;
	mov.b64 	%rd490, {%r1144, %r1143};
	xor.b64  	%rd491, %rd490, %rd489;
	shf.l.wrap.b32 	%r1145, %r1139, %r1140, 25;
	shf.l.wrap.b32 	%r1146, %r1140, %r1139, 25;
	mov.b64 	%rd492, {%r1146, %r1145};
	xor.b64  	%rd493, %rd491, %rd492;
	xor.b64  	%rd494, %rd475, %rd8978;
	xor.b64  	%rd495, %rd475, %rd451;
	and.b64  	%rd496, %rd495, %rd494;
	xor.b64  	%rd497, %rd496, %rd475;
	add.s64 	%rd498, %rd487, %rd497;
	add.s64 	%rd499, %rd498, %rd493;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1147,%dummy}, %rd488;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1148}, %rd488;
	}
	shf.r.wrap.b32 	%r1149, %r1148, %r1147, 14;
	shf.r.wrap.b32 	%r1150, %r1147, %r1148, 14;
	mov.b64 	%rd500, {%r1150, %r1149};
	shf.r.wrap.b32 	%r1151, %r1148, %r1147, 18;
	shf.r.wrap.b32 	%r1152, %r1147, %r1148, 18;
	mov.b64 	%rd501, {%r1152, %r1151};
	xor.b64  	%rd502, %rd501, %rd500;
	shf.l.wrap.b32 	%r1153, %r1147, %r1148, 23;
	shf.l.wrap.b32 	%r1154, %r1148, %r1147, 23;
	mov.b64 	%rd503, {%r1154, %r1153};
	xor.b64  	%rd504, %rd502, %rd503;
	xor.b64  	%rd505, %rd464, %rd440;
	and.b64  	%rd506, %rd488, %rd505;
	xor.b64  	%rd507, %rd506, %rd440;
	add.s64 	%rd508, %rd415, %rd8974;
	add.s64 	%rd509, %rd508, %rd8868;
	add.s64 	%rd510, %rd509, %rd507;
	add.s64 	%rd511, %rd510, %rd504;
	add.s64 	%rd512, %rd511, %rd8978;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1155,%dummy}, %rd499;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1156}, %rd499;
	}
	shf.r.wrap.b32 	%r1157, %r1156, %r1155, 28;
	shf.r.wrap.b32 	%r1158, %r1155, %r1156, 28;
	mov.b64 	%rd513, {%r1158, %r1157};
	shf.l.wrap.b32 	%r1159, %r1155, %r1156, 30;
	shf.l.wrap.b32 	%r1160, %r1156, %r1155, 30;
	mov.b64 	%rd514, {%r1160, %r1159};
	xor.b64  	%rd515, %rd514, %rd513;
	shf.l.wrap.b32 	%r1161, %r1155, %r1156, 25;
	shf.l.wrap.b32 	%r1162, %r1156, %r1155, 25;
	mov.b64 	%rd516, {%r1162, %r1161};
	xor.b64  	%rd517, %rd515, %rd516;
	xor.b64  	%rd518, %rd499, %rd451;
	xor.b64  	%rd519, %rd499, %rd475;
	and.b64  	%rd520, %rd519, %rd518;
	xor.b64  	%rd521, %rd520, %rd499;
	add.s64 	%rd522, %rd511, %rd521;
	add.s64 	%rd523, %rd522, %rd517;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1163,%dummy}, %rd512;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1164}, %rd512;
	}
	shf.r.wrap.b32 	%r1165, %r1164, %r1163, 14;
	shf.r.wrap.b32 	%r1166, %r1163, %r1164, 14;
	mov.b64 	%rd524, {%r1166, %r1165};
	shf.r.wrap.b32 	%r1167, %r1164, %r1163, 18;
	shf.r.wrap.b32 	%r1168, %r1163, %r1164, 18;
	mov.b64 	%rd525, {%r1168, %r1167};
	xor.b64  	%rd526, %rd525, %rd524;
	shf.l.wrap.b32 	%r1169, %r1163, %r1164, 23;
	shf.l.wrap.b32 	%r1170, %r1164, %r1163, 23;
	mov.b64 	%rd527, {%r1170, %r1169};
	xor.b64  	%rd528, %rd526, %rd527;
	xor.b64  	%rd529, %rd488, %rd464;
	and.b64  	%rd530, %rd512, %rd529;
	xor.b64  	%rd531, %rd530, %rd464;
	add.s64 	%rd532, %rd440, %rd416;
	add.s64 	%rd533, %rd532, %rd8869;
	add.s64 	%rd534, %rd533, %rd531;
	add.s64 	%rd535, %rd534, %rd528;
	add.s64 	%rd536, %rd535, %rd451;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1171,%dummy}, %rd523;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1172}, %rd523;
	}
	shf.r.wrap.b32 	%r1173, %r1172, %r1171, 28;
	shf.r.wrap.b32 	%r1174, %r1171, %r1172, 28;
	mov.b64 	%rd537, {%r1174, %r1173};
	shf.l.wrap.b32 	%r1175, %r1171, %r1172, 30;
	shf.l.wrap.b32 	%r1176, %r1172, %r1171, 30;
	mov.b64 	%rd538, {%r1176, %r1175};
	xor.b64  	%rd539, %rd538, %rd537;
	shf.l.wrap.b32 	%r1177, %r1171, %r1172, 25;
	shf.l.wrap.b32 	%r1178, %r1172, %r1171, 25;
	mov.b64 	%rd540, {%r1178, %r1177};
	xor.b64  	%rd541, %rd539, %rd540;
	xor.b64  	%rd542, %rd523, %rd475;
	xor.b64  	%rd543, %rd523, %rd499;
	and.b64  	%rd544, %rd543, %rd542;
	xor.b64  	%rd545, %rd544, %rd523;
	add.s64 	%rd546, %rd535, %rd545;
	add.s64 	%rd547, %rd546, %rd541;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1179,%dummy}, %rd536;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1180}, %rd536;
	}
	shf.r.wrap.b32 	%r1181, %r1180, %r1179, 14;
	shf.r.wrap.b32 	%r1182, %r1179, %r1180, 14;
	mov.b64 	%rd548, {%r1182, %r1181};
	shf.r.wrap.b32 	%r1183, %r1180, %r1179, 18;
	shf.r.wrap.b32 	%r1184, %r1179, %r1180, 18;
	mov.b64 	%rd549, {%r1184, %r1183};
	xor.b64  	%rd550, %rd549, %rd548;
	shf.l.wrap.b32 	%r1185, %r1179, %r1180, 23;
	shf.l.wrap.b32 	%r1186, %r1180, %r1179, 23;
	mov.b64 	%rd551, {%r1186, %r1185};
	xor.b64  	%rd552, %rd550, %rd551;
	xor.b64  	%rd553, %rd512, %rd488;
	and.b64  	%rd554, %rd536, %rd553;
	xor.b64  	%rd555, %rd554, %rd488;
	add.s64 	%rd556, %rd464, %rd417;
	add.s64 	%rd557, %rd556, %rd8870;
	add.s64 	%rd558, %rd557, %rd555;
	add.s64 	%rd559, %rd558, %rd552;
	add.s64 	%rd560, %rd559, %rd475;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1187,%dummy}, %rd547;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1188}, %rd547;
	}
	shf.r.wrap.b32 	%r1189, %r1188, %r1187, 28;
	shf.r.wrap.b32 	%r1190, %r1187, %r1188, 28;
	mov.b64 	%rd561, {%r1190, %r1189};
	shf.l.wrap.b32 	%r1191, %r1187, %r1188, 30;
	shf.l.wrap.b32 	%r1192, %r1188, %r1187, 30;
	mov.b64 	%rd562, {%r1192, %r1191};
	xor.b64  	%rd563, %rd562, %rd561;
	shf.l.wrap.b32 	%r1193, %r1187, %r1188, 25;
	shf.l.wrap.b32 	%r1194, %r1188, %r1187, 25;
	mov.b64 	%rd564, {%r1194, %r1193};
	xor.b64  	%rd565, %rd563, %rd564;
	xor.b64  	%rd566, %rd547, %rd499;
	xor.b64  	%rd567, %rd547, %rd523;
	and.b64  	%rd568, %rd567, %rd566;
	xor.b64  	%rd569, %rd568, %rd547;
	add.s64 	%rd570, %rd559, %rd569;
	add.s64 	%rd571, %rd570, %rd565;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1195,%dummy}, %rd560;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1196}, %rd560;
	}
	shf.r.wrap.b32 	%r1197, %r1196, %r1195, 14;
	shf.r.wrap.b32 	%r1198, %r1195, %r1196, 14;
	mov.b64 	%rd572, {%r1198, %r1197};
	shf.r.wrap.b32 	%r1199, %r1196, %r1195, 18;
	shf.r.wrap.b32 	%r1200, %r1195, %r1196, 18;
	mov.b64 	%rd573, {%r1200, %r1199};
	xor.b64  	%rd574, %rd573, %rd572;
	shf.l.wrap.b32 	%r1201, %r1195, %r1196, 23;
	shf.l.wrap.b32 	%r1202, %r1196, %r1195, 23;
	mov.b64 	%rd575, {%r1202, %r1201};
	xor.b64  	%rd576, %rd574, %rd575;
	xor.b64  	%rd577, %rd536, %rd512;
	and.b64  	%rd578, %rd560, %rd577;
	xor.b64  	%rd579, %rd578, %rd512;
	add.s64 	%rd580, %rd488, %rd418;
	add.s64 	%rd581, %rd580, %rd8871;
	add.s64 	%rd582, %rd581, %rd579;
	add.s64 	%rd583, %rd582, %rd576;
	add.s64 	%rd584, %rd583, %rd499;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1203,%dummy}, %rd571;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1204}, %rd571;
	}
	shf.r.wrap.b32 	%r1205, %r1204, %r1203, 28;
	shf.r.wrap.b32 	%r1206, %r1203, %r1204, 28;
	mov.b64 	%rd585, {%r1206, %r1205};
	shf.l.wrap.b32 	%r1207, %r1203, %r1204, 30;
	shf.l.wrap.b32 	%r1208, %r1204, %r1203, 30;
	mov.b64 	%rd586, {%r1208, %r1207};
	xor.b64  	%rd587, %rd586, %rd585;
	shf.l.wrap.b32 	%r1209, %r1203, %r1204, 25;
	shf.l.wrap.b32 	%r1210, %r1204, %r1203, 25;
	mov.b64 	%rd588, {%r1210, %r1209};
	xor.b64  	%rd589, %rd587, %rd588;
	xor.b64  	%rd590, %rd571, %rd523;
	xor.b64  	%rd591, %rd571, %rd547;
	and.b64  	%rd592, %rd591, %rd590;
	xor.b64  	%rd593, %rd592, %rd571;
	add.s64 	%rd594, %rd583, %rd593;
	add.s64 	%rd595, %rd594, %rd589;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1211,%dummy}, %rd584;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1212}, %rd584;
	}
	shf.r.wrap.b32 	%r1213, %r1212, %r1211, 14;
	shf.r.wrap.b32 	%r1214, %r1211, %r1212, 14;
	mov.b64 	%rd596, {%r1214, %r1213};
	shf.r.wrap.b32 	%r1215, %r1212, %r1211, 18;
	shf.r.wrap.b32 	%r1216, %r1211, %r1212, 18;
	mov.b64 	%rd597, {%r1216, %r1215};
	xor.b64  	%rd598, %rd597, %rd596;
	shf.l.wrap.b32 	%r1217, %r1211, %r1212, 23;
	shf.l.wrap.b32 	%r1218, %r1212, %r1211, 23;
	mov.b64 	%rd599, {%r1218, %r1217};
	xor.b64  	%rd600, %rd598, %rd599;
	xor.b64  	%rd601, %rd560, %rd536;
	and.b64  	%rd602, %rd584, %rd601;
	xor.b64  	%rd603, %rd602, %rd536;
	add.s64 	%rd604, %rd512, %rd419;
	add.s64 	%rd605, %rd604, %rd8872;
	add.s64 	%rd606, %rd605, %rd603;
	add.s64 	%rd607, %rd606, %rd600;
	add.s64 	%rd608, %rd607, %rd523;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1219,%dummy}, %rd595;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1220}, %rd595;
	}
	shf.r.wrap.b32 	%r1221, %r1220, %r1219, 28;
	shf.r.wrap.b32 	%r1222, %r1219, %r1220, 28;
	mov.b64 	%rd609, {%r1222, %r1221};
	shf.l.wrap.b32 	%r1223, %r1219, %r1220, 30;
	shf.l.wrap.b32 	%r1224, %r1220, %r1219, 30;
	mov.b64 	%rd610, {%r1224, %r1223};
	xor.b64  	%rd611, %rd610, %rd609;
	shf.l.wrap.b32 	%r1225, %r1219, %r1220, 25;
	shf.l.wrap.b32 	%r1226, %r1220, %r1219, 25;
	mov.b64 	%rd612, {%r1226, %r1225};
	xor.b64  	%rd613, %rd611, %rd612;
	xor.b64  	%rd614, %rd595, %rd547;
	xor.b64  	%rd615, %rd595, %rd571;
	and.b64  	%rd616, %rd615, %rd614;
	xor.b64  	%rd617, %rd616, %rd595;
	add.s64 	%rd618, %rd607, %rd617;
	add.s64 	%rd619, %rd618, %rd613;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1227,%dummy}, %rd608;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1228}, %rd608;
	}
	shf.r.wrap.b32 	%r1229, %r1228, %r1227, 14;
	shf.r.wrap.b32 	%r1230, %r1227, %r1228, 14;
	mov.b64 	%rd620, {%r1230, %r1229};
	shf.r.wrap.b32 	%r1231, %r1228, %r1227, 18;
	shf.r.wrap.b32 	%r1232, %r1227, %r1228, 18;
	mov.b64 	%rd621, {%r1232, %r1231};
	xor.b64  	%rd622, %rd621, %rd620;
	shf.l.wrap.b32 	%r1233, %r1227, %r1228, 23;
	shf.l.wrap.b32 	%r1234, %r1228, %r1227, 23;
	mov.b64 	%rd623, {%r1234, %r1233};
	xor.b64  	%rd624, %rd622, %rd623;
	xor.b64  	%rd625, %rd584, %rd560;
	and.b64  	%rd626, %rd608, %rd625;
	xor.b64  	%rd627, %rd626, %rd560;
	add.s64 	%rd628, %rd536, %rd420;
	add.s64 	%rd629, %rd628, %rd8873;
	add.s64 	%rd630, %rd629, %rd627;
	add.s64 	%rd631, %rd630, %rd624;
	add.s64 	%rd632, %rd631, %rd547;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1235,%dummy}, %rd619;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1236}, %rd619;
	}
	shf.r.wrap.b32 	%r1237, %r1236, %r1235, 28;
	shf.r.wrap.b32 	%r1238, %r1235, %r1236, 28;
	mov.b64 	%rd633, {%r1238, %r1237};
	shf.l.wrap.b32 	%r1239, %r1235, %r1236, 30;
	shf.l.wrap.b32 	%r1240, %r1236, %r1235, 30;
	mov.b64 	%rd634, {%r1240, %r1239};
	xor.b64  	%rd635, %rd634, %rd633;
	shf.l.wrap.b32 	%r1241, %r1235, %r1236, 25;
	shf.l.wrap.b32 	%r1242, %r1236, %r1235, 25;
	mov.b64 	%rd636, {%r1242, %r1241};
	xor.b64  	%rd637, %rd635, %rd636;
	xor.b64  	%rd638, %rd619, %rd571;
	xor.b64  	%rd639, %rd619, %rd595;
	and.b64  	%rd640, %rd639, %rd638;
	xor.b64  	%rd641, %rd640, %rd619;
	add.s64 	%rd642, %rd631, %rd641;
	add.s64 	%rd643, %rd642, %rd637;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1243,%dummy}, %rd632;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1244}, %rd632;
	}
	shf.r.wrap.b32 	%r1245, %r1244, %r1243, 14;
	shf.r.wrap.b32 	%r1246, %r1243, %r1244, 14;
	mov.b64 	%rd644, {%r1246, %r1245};
	shf.r.wrap.b32 	%r1247, %r1244, %r1243, 18;
	shf.r.wrap.b32 	%r1248, %r1243, %r1244, 18;
	mov.b64 	%rd645, {%r1248, %r1247};
	xor.b64  	%rd646, %rd645, %rd644;
	shf.l.wrap.b32 	%r1249, %r1243, %r1244, 23;
	shf.l.wrap.b32 	%r1250, %r1244, %r1243, 23;
	mov.b64 	%rd647, {%r1250, %r1249};
	xor.b64  	%rd648, %rd646, %rd647;
	xor.b64  	%rd649, %rd608, %rd584;
	and.b64  	%rd650, %rd632, %rd649;
	xor.b64  	%rd651, %rd650, %rd584;
	add.s64 	%rd652, %rd560, %rd421;
	add.s64 	%rd653, %rd652, %rd8874;
	add.s64 	%rd654, %rd653, %rd651;
	add.s64 	%rd655, %rd654, %rd648;
	add.s64 	%rd656, %rd655, %rd571;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1251,%dummy}, %rd643;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1252}, %rd643;
	}
	shf.r.wrap.b32 	%r1253, %r1252, %r1251, 28;
	shf.r.wrap.b32 	%r1254, %r1251, %r1252, 28;
	mov.b64 	%rd657, {%r1254, %r1253};
	shf.l.wrap.b32 	%r1255, %r1251, %r1252, 30;
	shf.l.wrap.b32 	%r1256, %r1252, %r1251, 30;
	mov.b64 	%rd658, {%r1256, %r1255};
	xor.b64  	%rd659, %rd658, %rd657;
	shf.l.wrap.b32 	%r1257, %r1251, %r1252, 25;
	shf.l.wrap.b32 	%r1258, %r1252, %r1251, 25;
	mov.b64 	%rd660, {%r1258, %r1257};
	xor.b64  	%rd661, %rd659, %rd660;
	xor.b64  	%rd662, %rd643, %rd595;
	xor.b64  	%rd663, %rd643, %rd619;
	and.b64  	%rd664, %rd663, %rd662;
	xor.b64  	%rd665, %rd664, %rd643;
	add.s64 	%rd666, %rd655, %rd665;
	add.s64 	%rd667, %rd666, %rd661;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1259,%dummy}, %rd656;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1260}, %rd656;
	}
	shf.r.wrap.b32 	%r1261, %r1260, %r1259, 14;
	shf.r.wrap.b32 	%r1262, %r1259, %r1260, 14;
	mov.b64 	%rd668, {%r1262, %r1261};
	shf.r.wrap.b32 	%r1263, %r1260, %r1259, 18;
	shf.r.wrap.b32 	%r1264, %r1259, %r1260, 18;
	mov.b64 	%rd669, {%r1264, %r1263};
	xor.b64  	%rd670, %rd669, %rd668;
	shf.l.wrap.b32 	%r1265, %r1259, %r1260, 23;
	shf.l.wrap.b32 	%r1266, %r1260, %r1259, 23;
	mov.b64 	%rd671, {%r1266, %r1265};
	xor.b64  	%rd672, %rd670, %rd671;
	xor.b64  	%rd673, %rd632, %rd608;
	and.b64  	%rd674, %rd656, %rd673;
	xor.b64  	%rd675, %rd674, %rd608;
	add.s64 	%rd676, %rd584, %rd422;
	add.s64 	%rd677, %rd676, %rd8875;
	add.s64 	%rd678, %rd677, %rd675;
	add.s64 	%rd679, %rd678, %rd672;
	add.s64 	%rd680, %rd679, %rd595;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1267,%dummy}, %rd667;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1268}, %rd667;
	}
	shf.r.wrap.b32 	%r1269, %r1268, %r1267, 28;
	shf.r.wrap.b32 	%r1270, %r1267, %r1268, 28;
	mov.b64 	%rd681, {%r1270, %r1269};
	shf.l.wrap.b32 	%r1271, %r1267, %r1268, 30;
	shf.l.wrap.b32 	%r1272, %r1268, %r1267, 30;
	mov.b64 	%rd682, {%r1272, %r1271};
	xor.b64  	%rd683, %rd682, %rd681;
	shf.l.wrap.b32 	%r1273, %r1267, %r1268, 25;
	shf.l.wrap.b32 	%r1274, %r1268, %r1267, 25;
	mov.b64 	%rd684, {%r1274, %r1273};
	xor.b64  	%rd685, %rd683, %rd684;
	xor.b64  	%rd686, %rd667, %rd619;
	xor.b64  	%rd687, %rd667, %rd643;
	and.b64  	%rd688, %rd687, %rd686;
	xor.b64  	%rd689, %rd688, %rd667;
	add.s64 	%rd690, %rd679, %rd689;
	add.s64 	%rd691, %rd690, %rd685;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1275,%dummy}, %rd680;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1276}, %rd680;
	}
	shf.r.wrap.b32 	%r1277, %r1276, %r1275, 14;
	shf.r.wrap.b32 	%r1278, %r1275, %r1276, 14;
	mov.b64 	%rd692, {%r1278, %r1277};
	shf.r.wrap.b32 	%r1279, %r1276, %r1275, 18;
	shf.r.wrap.b32 	%r1280, %r1275, %r1276, 18;
	mov.b64 	%rd693, {%r1280, %r1279};
	xor.b64  	%rd694, %rd693, %rd692;
	shf.l.wrap.b32 	%r1281, %r1275, %r1276, 23;
	shf.l.wrap.b32 	%r1282, %r1276, %r1275, 23;
	mov.b64 	%rd695, {%r1282, %r1281};
	xor.b64  	%rd696, %rd694, %rd695;
	xor.b64  	%rd697, %rd656, %rd632;
	and.b64  	%rd698, %rd680, %rd697;
	xor.b64  	%rd699, %rd698, %rd632;
	add.s64 	%rd700, %rd608, %rd423;
	add.s64 	%rd701, %rd700, %rd8892;
	add.s64 	%rd702, %rd701, %rd699;
	add.s64 	%rd703, %rd702, %rd696;
	add.s64 	%rd704, %rd703, %rd619;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1283,%dummy}, %rd691;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1284}, %rd691;
	}
	shf.r.wrap.b32 	%r1285, %r1284, %r1283, 28;
	shf.r.wrap.b32 	%r1286, %r1283, %r1284, 28;
	mov.b64 	%rd705, {%r1286, %r1285};
	shf.l.wrap.b32 	%r1287, %r1283, %r1284, 30;
	shf.l.wrap.b32 	%r1288, %r1284, %r1283, 30;
	mov.b64 	%rd706, {%r1288, %r1287};
	xor.b64  	%rd707, %rd706, %rd705;
	shf.l.wrap.b32 	%r1289, %r1283, %r1284, 25;
	shf.l.wrap.b32 	%r1290, %r1284, %r1283, 25;
	mov.b64 	%rd708, {%r1290, %r1289};
	xor.b64  	%rd709, %rd707, %rd708;
	xor.b64  	%rd710, %rd691, %rd643;
	xor.b64  	%rd711, %rd691, %rd667;
	and.b64  	%rd712, %rd711, %rd710;
	xor.b64  	%rd713, %rd712, %rd691;
	add.s64 	%rd714, %rd703, %rd713;
	add.s64 	%rd715, %rd714, %rd709;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1291,%dummy}, %rd704;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1292}, %rd704;
	}
	shf.r.wrap.b32 	%r1293, %r1292, %r1291, 14;
	shf.r.wrap.b32 	%r1294, %r1291, %r1292, 14;
	mov.b64 	%rd716, {%r1294, %r1293};
	shf.r.wrap.b32 	%r1295, %r1292, %r1291, 18;
	shf.r.wrap.b32 	%r1296, %r1291, %r1292, 18;
	mov.b64 	%rd717, {%r1296, %r1295};
	xor.b64  	%rd718, %rd717, %rd716;
	shf.l.wrap.b32 	%r1297, %r1291, %r1292, 23;
	shf.l.wrap.b32 	%r1298, %r1292, %r1291, 23;
	mov.b64 	%rd719, {%r1298, %r1297};
	xor.b64  	%rd720, %rd718, %rd719;
	xor.b64  	%rd721, %rd680, %rd656;
	and.b64  	%rd722, %rd704, %rd721;
	xor.b64  	%rd723, %rd722, %rd656;
	add.s64 	%rd724, %rd632, %rd424;
	add.s64 	%rd725, %rd724, %rd8893;
	add.s64 	%rd726, %rd725, %rd723;
	add.s64 	%rd727, %rd726, %rd720;
	add.s64 	%rd728, %rd727, %rd643;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1299,%dummy}, %rd715;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1300}, %rd715;
	}
	shf.r.wrap.b32 	%r1301, %r1300, %r1299, 28;
	shf.r.wrap.b32 	%r1302, %r1299, %r1300, 28;
	mov.b64 	%rd729, {%r1302, %r1301};
	shf.l.wrap.b32 	%r1303, %r1299, %r1300, 30;
	shf.l.wrap.b32 	%r1304, %r1300, %r1299, 30;
	mov.b64 	%rd730, {%r1304, %r1303};
	xor.b64  	%rd731, %rd730, %rd729;
	shf.l.wrap.b32 	%r1305, %r1299, %r1300, 25;
	shf.l.wrap.b32 	%r1306, %r1300, %r1299, 25;
	mov.b64 	%rd732, {%r1306, %r1305};
	xor.b64  	%rd733, %rd731, %rd732;
	xor.b64  	%rd734, %rd715, %rd667;
	xor.b64  	%rd735, %rd715, %rd691;
	and.b64  	%rd736, %rd735, %rd734;
	xor.b64  	%rd737, %rd736, %rd715;
	add.s64 	%rd738, %rd727, %rd737;
	add.s64 	%rd739, %rd738, %rd733;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1307,%dummy}, %rd728;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1308}, %rd728;
	}
	shf.r.wrap.b32 	%r1309, %r1308, %r1307, 14;
	shf.r.wrap.b32 	%r1310, %r1307, %r1308, 14;
	mov.b64 	%rd740, {%r1310, %r1309};
	shf.r.wrap.b32 	%r1311, %r1308, %r1307, 18;
	shf.r.wrap.b32 	%r1312, %r1307, %r1308, 18;
	mov.b64 	%rd741, {%r1312, %r1311};
	xor.b64  	%rd742, %rd741, %rd740;
	shf.l.wrap.b32 	%r1313, %r1307, %r1308, 23;
	shf.l.wrap.b32 	%r1314, %r1308, %r1307, 23;
	mov.b64 	%rd743, {%r1314, %r1313};
	xor.b64  	%rd744, %rd742, %rd743;
	xor.b64  	%rd745, %rd704, %rd680;
	and.b64  	%rd746, %rd728, %rd745;
	xor.b64  	%rd747, %rd746, %rd680;
	add.s64 	%rd748, %rd656, %rd425;
	add.s64 	%rd749, %rd748, %rd8894;
	add.s64 	%rd750, %rd749, %rd747;
	add.s64 	%rd751, %rd750, %rd744;
	add.s64 	%rd752, %rd751, %rd667;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1315,%dummy}, %rd739;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1316}, %rd739;
	}
	shf.r.wrap.b32 	%r1317, %r1316, %r1315, 28;
	shf.r.wrap.b32 	%r1318, %r1315, %r1316, 28;
	mov.b64 	%rd753, {%r1318, %r1317};
	shf.l.wrap.b32 	%r1319, %r1315, %r1316, 30;
	shf.l.wrap.b32 	%r1320, %r1316, %r1315, 30;
	mov.b64 	%rd754, {%r1320, %r1319};
	xor.b64  	%rd755, %rd754, %rd753;
	shf.l.wrap.b32 	%r1321, %r1315, %r1316, 25;
	shf.l.wrap.b32 	%r1322, %r1316, %r1315, 25;
	mov.b64 	%rd756, {%r1322, %r1321};
	xor.b64  	%rd757, %rd755, %rd756;
	xor.b64  	%rd758, %rd739, %rd691;
	xor.b64  	%rd759, %rd739, %rd715;
	and.b64  	%rd760, %rd759, %rd758;
	xor.b64  	%rd761, %rd760, %rd739;
	add.s64 	%rd762, %rd751, %rd761;
	add.s64 	%rd763, %rd762, %rd757;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1323,%dummy}, %rd752;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1324}, %rd752;
	}
	shf.r.wrap.b32 	%r1325, %r1324, %r1323, 14;
	shf.r.wrap.b32 	%r1326, %r1323, %r1324, 14;
	mov.b64 	%rd764, {%r1326, %r1325};
	shf.r.wrap.b32 	%r1327, %r1324, %r1323, 18;
	shf.r.wrap.b32 	%r1328, %r1323, %r1324, 18;
	mov.b64 	%rd765, {%r1328, %r1327};
	xor.b64  	%rd766, %rd765, %rd764;
	shf.l.wrap.b32 	%r1329, %r1323, %r1324, 23;
	shf.l.wrap.b32 	%r1330, %r1324, %r1323, 23;
	mov.b64 	%rd767, {%r1330, %r1329};
	xor.b64  	%rd768, %rd766, %rd767;
	xor.b64  	%rd769, %rd728, %rd704;
	and.b64  	%rd770, %rd752, %rd769;
	xor.b64  	%rd771, %rd770, %rd704;
	add.s64 	%rd772, %rd680, %rd426;
	add.s64 	%rd773, %rd772, %rd8902;
	add.s64 	%rd774, %rd773, %rd771;
	add.s64 	%rd775, %rd774, %rd768;
	add.s64 	%rd776, %rd775, %rd691;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1331,%dummy}, %rd763;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1332}, %rd763;
	}
	shf.r.wrap.b32 	%r1333, %r1332, %r1331, 28;
	shf.r.wrap.b32 	%r1334, %r1331, %r1332, 28;
	mov.b64 	%rd777, {%r1334, %r1333};
	shf.l.wrap.b32 	%r1335, %r1331, %r1332, 30;
	shf.l.wrap.b32 	%r1336, %r1332, %r1331, 30;
	mov.b64 	%rd778, {%r1336, %r1335};
	xor.b64  	%rd779, %rd778, %rd777;
	shf.l.wrap.b32 	%r1337, %r1331, %r1332, 25;
	shf.l.wrap.b32 	%r1338, %r1332, %r1331, 25;
	mov.b64 	%rd780, {%r1338, %r1337};
	xor.b64  	%rd781, %rd779, %rd780;
	xor.b64  	%rd782, %rd763, %rd715;
	xor.b64  	%rd783, %rd763, %rd739;
	and.b64  	%rd784, %rd783, %rd782;
	xor.b64  	%rd785, %rd784, %rd763;
	add.s64 	%rd786, %rd775, %rd785;
	add.s64 	%rd787, %rd786, %rd781;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1339,%dummy}, %rd776;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1340}, %rd776;
	}
	shf.r.wrap.b32 	%r1341, %r1340, %r1339, 14;
	shf.r.wrap.b32 	%r1342, %r1339, %r1340, 14;
	mov.b64 	%rd788, {%r1342, %r1341};
	shf.r.wrap.b32 	%r1343, %r1340, %r1339, 18;
	shf.r.wrap.b32 	%r1344, %r1339, %r1340, 18;
	mov.b64 	%rd789, {%r1344, %r1343};
	xor.b64  	%rd790, %rd789, %rd788;
	shf.l.wrap.b32 	%r1345, %r1339, %r1340, 23;
	shf.l.wrap.b32 	%r1346, %r1340, %r1339, 23;
	mov.b64 	%rd791, {%r1346, %r1345};
	xor.b64  	%rd792, %rd790, %rd791;
	xor.b64  	%rd793, %rd752, %rd728;
	and.b64  	%rd794, %rd776, %rd793;
	xor.b64  	%rd795, %rd794, %rd728;
	add.s64 	%rd796, %rd704, %rd427;
	add.s64 	%rd797, %rd796, %rd8903;
	add.s64 	%rd798, %rd797, %rd795;
	add.s64 	%rd799, %rd798, %rd792;
	add.s64 	%rd800, %rd799, %rd715;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1347,%dummy}, %rd787;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1348}, %rd787;
	}
	shf.r.wrap.b32 	%r1349, %r1348, %r1347, 28;
	shf.r.wrap.b32 	%r1350, %r1347, %r1348, 28;
	mov.b64 	%rd801, {%r1350, %r1349};
	shf.l.wrap.b32 	%r1351, %r1347, %r1348, 30;
	shf.l.wrap.b32 	%r1352, %r1348, %r1347, 30;
	mov.b64 	%rd802, {%r1352, %r1351};
	xor.b64  	%rd803, %rd802, %rd801;
	shf.l.wrap.b32 	%r1353, %r1347, %r1348, 25;
	shf.l.wrap.b32 	%r1354, %r1348, %r1347, 25;
	mov.b64 	%rd804, {%r1354, %r1353};
	xor.b64  	%rd805, %rd803, %rd804;
	xor.b64  	%rd806, %rd787, %rd739;
	xor.b64  	%rd807, %rd787, %rd763;
	and.b64  	%rd808, %rd807, %rd806;
	xor.b64  	%rd809, %rd808, %rd787;
	add.s64 	%rd810, %rd799, %rd809;
	add.s64 	%rd811, %rd810, %rd805;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1355,%dummy}, %rd426;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1356}, %rd426;
	}
	shf.r.wrap.b32 	%r1357, %r1356, %r1355, 19;
	shf.r.wrap.b32 	%r1358, %r1355, %r1356, 19;
	mov.b64 	%rd812, {%r1358, %r1357};
	shf.l.wrap.b32 	%r1359, %r1355, %r1356, 3;
	shf.l.wrap.b32 	%r1360, %r1356, %r1355, 3;
	mov.b64 	%rd813, {%r1360, %r1359};
	shr.u64 	%rd814, %rd426, 6;
	xor.b64  	%rd815, %rd812, %rd814;
	xor.b64  	%rd816, %rd815, %rd813;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1361,%dummy}, %rd413;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1362}, %rd413;
	}
	shf.r.wrap.b32 	%r1363, %r1362, %r1361, 1;
	shf.r.wrap.b32 	%r1364, %r1361, %r1362, 1;
	mov.b64 	%rd817, {%r1364, %r1363};
	shf.r.wrap.b32 	%r1365, %r1362, %r1361, 8;
	shf.r.wrap.b32 	%r1366, %r1361, %r1362, 8;
	mov.b64 	%rd818, {%r1366, %r1365};
	shr.u64 	%rd819, %rd413, 7;
	xor.b64  	%rd820, %rd817, %rd819;
	xor.b64  	%rd821, %rd820, %rd818;
	add.s64 	%rd822, %rd421, %rd412;
	add.s64 	%rd823, %rd822, %rd816;
	add.s64 	%rd824, %rd823, %rd821;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1367,%dummy}, %rd427;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1368}, %rd427;
	}
	shf.r.wrap.b32 	%r1369, %r1368, %r1367, 19;
	shf.r.wrap.b32 	%r1370, %r1367, %r1368, 19;
	mov.b64 	%rd825, {%r1370, %r1369};
	shf.l.wrap.b32 	%r1371, %r1367, %r1368, 3;
	shf.l.wrap.b32 	%r1372, %r1368, %r1367, 3;
	mov.b64 	%rd826, {%r1372, %r1371};
	shr.u64 	%rd827, %rd427, 6;
	xor.b64  	%rd828, %rd825, %rd827;
	xor.b64  	%rd829, %rd828, %rd826;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1373,%dummy}, %rd414;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1374}, %rd414;
	}
	shf.r.wrap.b32 	%r1375, %r1374, %r1373, 1;
	shf.r.wrap.b32 	%r1376, %r1373, %r1374, 1;
	mov.b64 	%rd830, {%r1376, %r1375};
	shf.r.wrap.b32 	%r1377, %r1374, %r1373, 8;
	shf.r.wrap.b32 	%r1378, %r1373, %r1374, 8;
	mov.b64 	%rd831, {%r1378, %r1377};
	shr.u64 	%rd832, %rd414, 7;
	xor.b64  	%rd833, %rd830, %rd832;
	xor.b64  	%rd834, %rd833, %rd831;
	add.s64 	%rd835, %rd422, %rd413;
	add.s64 	%rd836, %rd835, %rd829;
	add.s64 	%rd837, %rd836, %rd834;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1379,%dummy}, %rd824;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1380}, %rd824;
	}
	shf.r.wrap.b32 	%r1381, %r1380, %r1379, 19;
	shf.r.wrap.b32 	%r1382, %r1379, %r1380, 19;
	mov.b64 	%rd838, {%r1382, %r1381};
	shf.l.wrap.b32 	%r1383, %r1379, %r1380, 3;
	shf.l.wrap.b32 	%r1384, %r1380, %r1379, 3;
	mov.b64 	%rd839, {%r1384, %r1383};
	shr.u64 	%rd840, %rd824, 6;
	xor.b64  	%rd841, %rd838, %rd840;
	xor.b64  	%rd842, %rd841, %rd839;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1385,%dummy}, %rd415;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1386}, %rd415;
	}
	shf.r.wrap.b32 	%r1387, %r1386, %r1385, 1;
	shf.r.wrap.b32 	%r1388, %r1385, %r1386, 1;
	mov.b64 	%rd843, {%r1388, %r1387};
	shf.r.wrap.b32 	%r1389, %r1386, %r1385, 8;
	shf.r.wrap.b32 	%r1390, %r1385, %r1386, 8;
	mov.b64 	%rd844, {%r1390, %r1389};
	shr.u64 	%rd845, %rd415, 7;
	xor.b64  	%rd846, %rd843, %rd845;
	xor.b64  	%rd847, %rd846, %rd844;
	add.s64 	%rd848, %rd423, %rd414;
	add.s64 	%rd849, %rd848, %rd842;
	add.s64 	%rd850, %rd849, %rd847;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1391,%dummy}, %rd837;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1392}, %rd837;
	}
	shf.r.wrap.b32 	%r1393, %r1392, %r1391, 19;
	shf.r.wrap.b32 	%r1394, %r1391, %r1392, 19;
	mov.b64 	%rd851, {%r1394, %r1393};
	shf.l.wrap.b32 	%r1395, %r1391, %r1392, 3;
	shf.l.wrap.b32 	%r1396, %r1392, %r1391, 3;
	mov.b64 	%rd852, {%r1396, %r1395};
	shr.u64 	%rd853, %rd837, 6;
	xor.b64  	%rd854, %rd851, %rd853;
	xor.b64  	%rd855, %rd854, %rd852;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1397,%dummy}, %rd416;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1398}, %rd416;
	}
	shf.r.wrap.b32 	%r1399, %r1398, %r1397, 1;
	shf.r.wrap.b32 	%r1400, %r1397, %r1398, 1;
	mov.b64 	%rd856, {%r1400, %r1399};
	shf.r.wrap.b32 	%r1401, %r1398, %r1397, 8;
	shf.r.wrap.b32 	%r1402, %r1397, %r1398, 8;
	mov.b64 	%rd857, {%r1402, %r1401};
	shr.u64 	%rd858, %rd416, 7;
	xor.b64  	%rd859, %rd856, %rd858;
	xor.b64  	%rd860, %rd859, %rd857;
	add.s64 	%rd861, %rd424, %rd415;
	add.s64 	%rd862, %rd861, %rd855;
	add.s64 	%rd863, %rd862, %rd860;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1403,%dummy}, %rd850;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1404}, %rd850;
	}
	shf.r.wrap.b32 	%r1405, %r1404, %r1403, 19;
	shf.r.wrap.b32 	%r1406, %r1403, %r1404, 19;
	mov.b64 	%rd864, {%r1406, %r1405};
	shf.l.wrap.b32 	%r1407, %r1403, %r1404, 3;
	shf.l.wrap.b32 	%r1408, %r1404, %r1403, 3;
	mov.b64 	%rd865, {%r1408, %r1407};
	shr.u64 	%rd866, %rd850, 6;
	xor.b64  	%rd867, %rd864, %rd866;
	xor.b64  	%rd868, %rd867, %rd865;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1409,%dummy}, %rd417;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1410}, %rd417;
	}
	shf.r.wrap.b32 	%r1411, %r1410, %r1409, 1;
	shf.r.wrap.b32 	%r1412, %r1409, %r1410, 1;
	mov.b64 	%rd869, {%r1412, %r1411};
	shf.r.wrap.b32 	%r1413, %r1410, %r1409, 8;
	shf.r.wrap.b32 	%r1414, %r1409, %r1410, 8;
	mov.b64 	%rd870, {%r1414, %r1413};
	shr.u64 	%rd871, %rd417, 7;
	xor.b64  	%rd872, %rd869, %rd871;
	xor.b64  	%rd873, %rd872, %rd870;
	add.s64 	%rd874, %rd425, %rd416;
	add.s64 	%rd875, %rd874, %rd868;
	add.s64 	%rd876, %rd875, %rd873;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1415,%dummy}, %rd863;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1416}, %rd863;
	}
	shf.r.wrap.b32 	%r1417, %r1416, %r1415, 19;
	shf.r.wrap.b32 	%r1418, %r1415, %r1416, 19;
	mov.b64 	%rd877, {%r1418, %r1417};
	shf.l.wrap.b32 	%r1419, %r1415, %r1416, 3;
	shf.l.wrap.b32 	%r1420, %r1416, %r1415, 3;
	mov.b64 	%rd878, {%r1420, %r1419};
	shr.u64 	%rd879, %rd863, 6;
	xor.b64  	%rd880, %rd877, %rd879;
	xor.b64  	%rd881, %rd880, %rd878;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1421,%dummy}, %rd418;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1422}, %rd418;
	}
	shf.r.wrap.b32 	%r1423, %r1422, %r1421, 1;
	shf.r.wrap.b32 	%r1424, %r1421, %r1422, 1;
	mov.b64 	%rd882, {%r1424, %r1423};
	shf.r.wrap.b32 	%r1425, %r1422, %r1421, 8;
	shf.r.wrap.b32 	%r1426, %r1421, %r1422, 8;
	mov.b64 	%rd883, {%r1426, %r1425};
	shr.u64 	%rd884, %rd418, 7;
	xor.b64  	%rd885, %rd882, %rd884;
	xor.b64  	%rd886, %rd885, %rd883;
	add.s64 	%rd887, %rd426, %rd417;
	add.s64 	%rd888, %rd887, %rd881;
	add.s64 	%rd889, %rd888, %rd886;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1427,%dummy}, %rd876;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1428}, %rd876;
	}
	shf.r.wrap.b32 	%r1429, %r1428, %r1427, 19;
	shf.r.wrap.b32 	%r1430, %r1427, %r1428, 19;
	mov.b64 	%rd890, {%r1430, %r1429};
	shf.l.wrap.b32 	%r1431, %r1427, %r1428, 3;
	shf.l.wrap.b32 	%r1432, %r1428, %r1427, 3;
	mov.b64 	%rd891, {%r1432, %r1431};
	shr.u64 	%rd892, %rd876, 6;
	xor.b64  	%rd893, %rd890, %rd892;
	xor.b64  	%rd894, %rd893, %rd891;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1433,%dummy}, %rd419;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1434}, %rd419;
	}
	shf.r.wrap.b32 	%r1435, %r1434, %r1433, 1;
	shf.r.wrap.b32 	%r1436, %r1433, %r1434, 1;
	mov.b64 	%rd895, {%r1436, %r1435};
	shf.r.wrap.b32 	%r1437, %r1434, %r1433, 8;
	shf.r.wrap.b32 	%r1438, %r1433, %r1434, 8;
	mov.b64 	%rd896, {%r1438, %r1437};
	shr.u64 	%rd897, %rd419, 7;
	xor.b64  	%rd898, %rd895, %rd897;
	xor.b64  	%rd899, %rd898, %rd896;
	add.s64 	%rd900, %rd427, %rd418;
	add.s64 	%rd901, %rd900, %rd894;
	add.s64 	%rd902, %rd901, %rd899;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1439,%dummy}, %rd889;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1440}, %rd889;
	}
	shf.r.wrap.b32 	%r1441, %r1440, %r1439, 19;
	shf.r.wrap.b32 	%r1442, %r1439, %r1440, 19;
	mov.b64 	%rd903, {%r1442, %r1441};
	shf.l.wrap.b32 	%r1443, %r1439, %r1440, 3;
	shf.l.wrap.b32 	%r1444, %r1440, %r1439, 3;
	mov.b64 	%rd904, {%r1444, %r1443};
	shr.u64 	%rd905, %rd889, 6;
	xor.b64  	%rd906, %rd903, %rd905;
	xor.b64  	%rd907, %rd906, %rd904;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1445,%dummy}, %rd420;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1446}, %rd420;
	}
	shf.r.wrap.b32 	%r1447, %r1446, %r1445, 1;
	shf.r.wrap.b32 	%r1448, %r1445, %r1446, 1;
	mov.b64 	%rd908, {%r1448, %r1447};
	shf.r.wrap.b32 	%r1449, %r1446, %r1445, 8;
	shf.r.wrap.b32 	%r1450, %r1445, %r1446, 8;
	mov.b64 	%rd909, {%r1450, %r1449};
	shr.u64 	%rd910, %rd420, 7;
	xor.b64  	%rd911, %rd908, %rd910;
	xor.b64  	%rd912, %rd911, %rd909;
	add.s64 	%rd913, %rd824, %rd419;
	add.s64 	%rd914, %rd913, %rd907;
	add.s64 	%rd915, %rd914, %rd912;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1451,%dummy}, %rd902;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1452}, %rd902;
	}
	shf.r.wrap.b32 	%r1453, %r1452, %r1451, 19;
	shf.r.wrap.b32 	%r1454, %r1451, %r1452, 19;
	mov.b64 	%rd916, {%r1454, %r1453};
	shf.l.wrap.b32 	%r1455, %r1451, %r1452, 3;
	shf.l.wrap.b32 	%r1456, %r1452, %r1451, 3;
	mov.b64 	%rd917, {%r1456, %r1455};
	shr.u64 	%rd918, %rd902, 6;
	xor.b64  	%rd919, %rd916, %rd918;
	xor.b64  	%rd920, %rd919, %rd917;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1457,%dummy}, %rd421;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1458}, %rd421;
	}
	shf.r.wrap.b32 	%r1459, %r1458, %r1457, 1;
	shf.r.wrap.b32 	%r1460, %r1457, %r1458, 1;
	mov.b64 	%rd921, {%r1460, %r1459};
	shf.r.wrap.b32 	%r1461, %r1458, %r1457, 8;
	shf.r.wrap.b32 	%r1462, %r1457, %r1458, 8;
	mov.b64 	%rd922, {%r1462, %r1461};
	shr.u64 	%rd923, %rd421, 7;
	xor.b64  	%rd924, %rd921, %rd923;
	xor.b64  	%rd925, %rd924, %rd922;
	add.s64 	%rd926, %rd837, %rd420;
	add.s64 	%rd927, %rd926, %rd920;
	add.s64 	%rd928, %rd927, %rd925;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1463,%dummy}, %rd915;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1464}, %rd915;
	}
	shf.r.wrap.b32 	%r1465, %r1464, %r1463, 19;
	shf.r.wrap.b32 	%r1466, %r1463, %r1464, 19;
	mov.b64 	%rd929, {%r1466, %r1465};
	shf.l.wrap.b32 	%r1467, %r1463, %r1464, 3;
	shf.l.wrap.b32 	%r1468, %r1464, %r1463, 3;
	mov.b64 	%rd930, {%r1468, %r1467};
	shr.u64 	%rd931, %rd915, 6;
	xor.b64  	%rd932, %rd929, %rd931;
	xor.b64  	%rd933, %rd932, %rd930;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1469,%dummy}, %rd422;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1470}, %rd422;
	}
	shf.r.wrap.b32 	%r1471, %r1470, %r1469, 1;
	shf.r.wrap.b32 	%r1472, %r1469, %r1470, 1;
	mov.b64 	%rd934, {%r1472, %r1471};
	shf.r.wrap.b32 	%r1473, %r1470, %r1469, 8;
	shf.r.wrap.b32 	%r1474, %r1469, %r1470, 8;
	mov.b64 	%rd935, {%r1474, %r1473};
	shr.u64 	%rd936, %rd422, 7;
	xor.b64  	%rd937, %rd934, %rd936;
	xor.b64  	%rd938, %rd937, %rd935;
	add.s64 	%rd939, %rd850, %rd421;
	add.s64 	%rd940, %rd939, %rd933;
	add.s64 	%rd941, %rd940, %rd938;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1475,%dummy}, %rd928;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1476}, %rd928;
	}
	shf.r.wrap.b32 	%r1477, %r1476, %r1475, 19;
	shf.r.wrap.b32 	%r1478, %r1475, %r1476, 19;
	mov.b64 	%rd942, {%r1478, %r1477};
	shf.l.wrap.b32 	%r1479, %r1475, %r1476, 3;
	shf.l.wrap.b32 	%r1480, %r1476, %r1475, 3;
	mov.b64 	%rd943, {%r1480, %r1479};
	shr.u64 	%rd944, %rd928, 6;
	xor.b64  	%rd945, %rd942, %rd944;
	xor.b64  	%rd946, %rd945, %rd943;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1481,%dummy}, %rd423;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1482}, %rd423;
	}
	shf.r.wrap.b32 	%r1483, %r1482, %r1481, 1;
	shf.r.wrap.b32 	%r1484, %r1481, %r1482, 1;
	mov.b64 	%rd947, {%r1484, %r1483};
	shf.r.wrap.b32 	%r1485, %r1482, %r1481, 8;
	shf.r.wrap.b32 	%r1486, %r1481, %r1482, 8;
	mov.b64 	%rd948, {%r1486, %r1485};
	shr.u64 	%rd949, %rd423, 7;
	xor.b64  	%rd950, %rd947, %rd949;
	xor.b64  	%rd951, %rd950, %rd948;
	add.s64 	%rd952, %rd863, %rd422;
	add.s64 	%rd953, %rd952, %rd946;
	add.s64 	%rd954, %rd953, %rd951;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1487,%dummy}, %rd941;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1488}, %rd941;
	}
	shf.r.wrap.b32 	%r1489, %r1488, %r1487, 19;
	shf.r.wrap.b32 	%r1490, %r1487, %r1488, 19;
	mov.b64 	%rd955, {%r1490, %r1489};
	shf.l.wrap.b32 	%r1491, %r1487, %r1488, 3;
	shf.l.wrap.b32 	%r1492, %r1488, %r1487, 3;
	mov.b64 	%rd956, {%r1492, %r1491};
	shr.u64 	%rd957, %rd941, 6;
	xor.b64  	%rd958, %rd955, %rd957;
	xor.b64  	%rd959, %rd958, %rd956;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1493,%dummy}, %rd424;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1494}, %rd424;
	}
	shf.r.wrap.b32 	%r1495, %r1494, %r1493, 1;
	shf.r.wrap.b32 	%r1496, %r1493, %r1494, 1;
	mov.b64 	%rd960, {%r1496, %r1495};
	shf.r.wrap.b32 	%r1497, %r1494, %r1493, 8;
	shf.r.wrap.b32 	%r1498, %r1493, %r1494, 8;
	mov.b64 	%rd961, {%r1498, %r1497};
	shr.u64 	%rd962, %rd424, 7;
	xor.b64  	%rd963, %rd960, %rd962;
	xor.b64  	%rd964, %rd963, %rd961;
	add.s64 	%rd965, %rd876, %rd423;
	add.s64 	%rd966, %rd965, %rd959;
	add.s64 	%rd967, %rd966, %rd964;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1499,%dummy}, %rd954;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1500}, %rd954;
	}
	shf.r.wrap.b32 	%r1501, %r1500, %r1499, 19;
	shf.r.wrap.b32 	%r1502, %r1499, %r1500, 19;
	mov.b64 	%rd968, {%r1502, %r1501};
	shf.l.wrap.b32 	%r1503, %r1499, %r1500, 3;
	shf.l.wrap.b32 	%r1504, %r1500, %r1499, 3;
	mov.b64 	%rd969, {%r1504, %r1503};
	shr.u64 	%rd970, %rd954, 6;
	xor.b64  	%rd971, %rd968, %rd970;
	xor.b64  	%rd972, %rd971, %rd969;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1505,%dummy}, %rd425;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1506}, %rd425;
	}
	shf.r.wrap.b32 	%r1507, %r1506, %r1505, 1;
	shf.r.wrap.b32 	%r1508, %r1505, %r1506, 1;
	mov.b64 	%rd973, {%r1508, %r1507};
	shf.r.wrap.b32 	%r1509, %r1506, %r1505, 8;
	shf.r.wrap.b32 	%r1510, %r1505, %r1506, 8;
	mov.b64 	%rd974, {%r1510, %r1509};
	shr.u64 	%rd975, %rd425, 7;
	xor.b64  	%rd976, %rd973, %rd975;
	xor.b64  	%rd977, %rd976, %rd974;
	add.s64 	%rd978, %rd889, %rd424;
	add.s64 	%rd979, %rd978, %rd972;
	add.s64 	%rd980, %rd979, %rd977;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1511,%dummy}, %rd967;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1512}, %rd967;
	}
	shf.r.wrap.b32 	%r1513, %r1512, %r1511, 19;
	shf.r.wrap.b32 	%r1514, %r1511, %r1512, 19;
	mov.b64 	%rd981, {%r1514, %r1513};
	shf.l.wrap.b32 	%r1515, %r1511, %r1512, 3;
	shf.l.wrap.b32 	%r1516, %r1512, %r1511, 3;
	mov.b64 	%rd982, {%r1516, %r1515};
	shr.u64 	%rd983, %rd967, 6;
	xor.b64  	%rd984, %rd981, %rd983;
	xor.b64  	%rd985, %rd984, %rd982;
	shf.r.wrap.b32 	%r1517, %r1356, %r1355, 1;
	shf.r.wrap.b32 	%r1518, %r1355, %r1356, 1;
	mov.b64 	%rd986, {%r1518, %r1517};
	shf.r.wrap.b32 	%r1519, %r1356, %r1355, 8;
	shf.r.wrap.b32 	%r1520, %r1355, %r1356, 8;
	mov.b64 	%rd987, {%r1520, %r1519};
	shr.u64 	%rd988, %rd426, 7;
	xor.b64  	%rd989, %rd986, %rd988;
	xor.b64  	%rd990, %rd989, %rd987;
	add.s64 	%rd991, %rd902, %rd425;
	add.s64 	%rd992, %rd991, %rd985;
	add.s64 	%rd993, %rd992, %rd990;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1521,%dummy}, %rd980;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1522}, %rd980;
	}
	shf.r.wrap.b32 	%r1523, %r1522, %r1521, 19;
	shf.r.wrap.b32 	%r1524, %r1521, %r1522, 19;
	mov.b64 	%rd994, {%r1524, %r1523};
	shf.l.wrap.b32 	%r1525, %r1521, %r1522, 3;
	shf.l.wrap.b32 	%r1526, %r1522, %r1521, 3;
	mov.b64 	%rd995, {%r1526, %r1525};
	shr.u64 	%rd996, %rd980, 6;
	xor.b64  	%rd997, %rd994, %rd996;
	xor.b64  	%rd998, %rd997, %rd995;
	shf.r.wrap.b32 	%r1527, %r1368, %r1367, 1;
	shf.r.wrap.b32 	%r1528, %r1367, %r1368, 1;
	mov.b64 	%rd999, {%r1528, %r1527};
	shf.r.wrap.b32 	%r1529, %r1368, %r1367, 8;
	shf.r.wrap.b32 	%r1530, %r1367, %r1368, 8;
	mov.b64 	%rd1000, {%r1530, %r1529};
	shr.u64 	%rd1001, %rd427, 7;
	xor.b64  	%rd1002, %rd999, %rd1001;
	xor.b64  	%rd1003, %rd1002, %rd1000;
	add.s64 	%rd1004, %rd915, %rd426;
	add.s64 	%rd1005, %rd1004, %rd998;
	add.s64 	%rd1006, %rd1005, %rd1003;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1531,%dummy}, %rd993;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1532}, %rd993;
	}
	shf.r.wrap.b32 	%r1533, %r1532, %r1531, 19;
	shf.r.wrap.b32 	%r1534, %r1531, %r1532, 19;
	mov.b64 	%rd1007, {%r1534, %r1533};
	shf.l.wrap.b32 	%r1535, %r1531, %r1532, 3;
	shf.l.wrap.b32 	%r1536, %r1532, %r1531, 3;
	mov.b64 	%rd1008, {%r1536, %r1535};
	shr.u64 	%rd1009, %rd993, 6;
	xor.b64  	%rd1010, %rd1007, %rd1009;
	xor.b64  	%rd1011, %rd1010, %rd1008;
	shf.r.wrap.b32 	%r1537, %r1380, %r1379, 1;
	shf.r.wrap.b32 	%r1538, %r1379, %r1380, 1;
	mov.b64 	%rd1012, {%r1538, %r1537};
	shf.r.wrap.b32 	%r1539, %r1380, %r1379, 8;
	shf.r.wrap.b32 	%r1540, %r1379, %r1380, 8;
	mov.b64 	%rd1013, {%r1540, %r1539};
	shr.u64 	%rd1014, %rd824, 7;
	xor.b64  	%rd1015, %rd1012, %rd1014;
	xor.b64  	%rd1016, %rd1015, %rd1013;
	add.s64 	%rd1017, %rd928, %rd427;
	add.s64 	%rd1018, %rd1017, %rd1011;
	add.s64 	%rd1019, %rd1018, %rd1016;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1541,%dummy}, %rd800;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1542}, %rd800;
	}
	shf.r.wrap.b32 	%r1543, %r1542, %r1541, 14;
	shf.r.wrap.b32 	%r1544, %r1541, %r1542, 14;
	mov.b64 	%rd1020, {%r1544, %r1543};
	shf.r.wrap.b32 	%r1545, %r1542, %r1541, 18;
	shf.r.wrap.b32 	%r1546, %r1541, %r1542, 18;
	mov.b64 	%rd1021, {%r1546, %r1545};
	xor.b64  	%rd1022, %rd1021, %rd1020;
	shf.l.wrap.b32 	%r1547, %r1541, %r1542, 23;
	shf.l.wrap.b32 	%r1548, %r1542, %r1541, 23;
	mov.b64 	%rd1023, {%r1548, %r1547};
	xor.b64  	%rd1024, %rd1022, %rd1023;
	xor.b64  	%rd1025, %rd776, %rd752;
	and.b64  	%rd1026, %rd1025, %rd800;
	xor.b64  	%rd1027, %rd1026, %rd752;
	add.s64 	%rd1028, %rd1027, %rd728;
	add.s64 	%rd1029, %rd1028, %rd824;
	ld.const.u64 	%rd8970, [k_sha512+128];
	add.s64 	%rd1030, %rd1029, %rd8970;
	add.s64 	%rd1031, %rd1030, %rd1024;
	add.s64 	%rd1032, %rd1031, %rd739;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1549,%dummy}, %rd811;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1550}, %rd811;
	}
	shf.r.wrap.b32 	%r1551, %r1550, %r1549, 28;
	shf.r.wrap.b32 	%r1552, %r1549, %r1550, 28;
	mov.b64 	%rd1033, {%r1552, %r1551};
	shf.l.wrap.b32 	%r1553, %r1549, %r1550, 30;
	shf.l.wrap.b32 	%r1554, %r1550, %r1549, 30;
	mov.b64 	%rd1034, {%r1554, %r1553};
	xor.b64  	%rd1035, %rd1034, %rd1033;
	shf.l.wrap.b32 	%r1555, %r1549, %r1550, 25;
	shf.l.wrap.b32 	%r1556, %r1550, %r1549, 25;
	mov.b64 	%rd1036, {%r1556, %r1555};
	xor.b64  	%rd1037, %rd1035, %rd1036;
	xor.b64  	%rd1038, %rd811, %rd763;
	xor.b64  	%rd1039, %rd811, %rd787;
	and.b64  	%rd1040, %rd1039, %rd1038;
	xor.b64  	%rd1041, %rd1040, %rd811;
	add.s64 	%rd1042, %rd1031, %rd1041;
	add.s64 	%rd1043, %rd1042, %rd1037;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1557,%dummy}, %rd1032;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1558}, %rd1032;
	}
	shf.r.wrap.b32 	%r1559, %r1558, %r1557, 14;
	shf.r.wrap.b32 	%r1560, %r1557, %r1558, 14;
	mov.b64 	%rd1044, {%r1560, %r1559};
	shf.r.wrap.b32 	%r1561, %r1558, %r1557, 18;
	shf.r.wrap.b32 	%r1562, %r1557, %r1558, 18;
	mov.b64 	%rd1045, {%r1562, %r1561};
	xor.b64  	%rd1046, %rd1045, %rd1044;
	shf.l.wrap.b32 	%r1563, %r1557, %r1558, 23;
	shf.l.wrap.b32 	%r1564, %r1558, %r1557, 23;
	mov.b64 	%rd1047, {%r1564, %r1563};
	xor.b64  	%rd1048, %rd1046, %rd1047;
	xor.b64  	%rd1049, %rd800, %rd776;
	and.b64  	%rd1050, %rd1032, %rd1049;
	xor.b64  	%rd1051, %rd1050, %rd776;
	add.s64 	%rd1052, %rd837, %rd752;
	ld.const.u64 	%rd8969, [k_sha512+136];
	add.s64 	%rd1053, %rd1052, %rd8969;
	add.s64 	%rd1054, %rd1053, %rd1051;
	add.s64 	%rd1055, %rd1054, %rd1048;
	add.s64 	%rd1056, %rd1055, %rd763;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1565,%dummy}, %rd1043;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1566}, %rd1043;
	}
	shf.r.wrap.b32 	%r1567, %r1566, %r1565, 28;
	shf.r.wrap.b32 	%r1568, %r1565, %r1566, 28;
	mov.b64 	%rd1057, {%r1568, %r1567};
	shf.l.wrap.b32 	%r1569, %r1565, %r1566, 30;
	shf.l.wrap.b32 	%r1570, %r1566, %r1565, 30;
	mov.b64 	%rd1058, {%r1570, %r1569};
	xor.b64  	%rd1059, %rd1058, %rd1057;
	shf.l.wrap.b32 	%r1571, %r1565, %r1566, 25;
	shf.l.wrap.b32 	%r1572, %r1566, %r1565, 25;
	mov.b64 	%rd1060, {%r1572, %r1571};
	xor.b64  	%rd1061, %rd1059, %rd1060;
	xor.b64  	%rd1062, %rd1043, %rd787;
	xor.b64  	%rd1063, %rd1043, %rd811;
	and.b64  	%rd1064, %rd1063, %rd1062;
	xor.b64  	%rd1065, %rd1064, %rd1043;
	add.s64 	%rd1066, %rd1055, %rd1065;
	add.s64 	%rd1067, %rd1066, %rd1061;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1573,%dummy}, %rd1056;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1574}, %rd1056;
	}
	shf.r.wrap.b32 	%r1575, %r1574, %r1573, 14;
	shf.r.wrap.b32 	%r1576, %r1573, %r1574, 14;
	mov.b64 	%rd1068, {%r1576, %r1575};
	shf.r.wrap.b32 	%r1577, %r1574, %r1573, 18;
	shf.r.wrap.b32 	%r1578, %r1573, %r1574, 18;
	mov.b64 	%rd1069, {%r1578, %r1577};
	xor.b64  	%rd1070, %rd1069, %rd1068;
	shf.l.wrap.b32 	%r1579, %r1573, %r1574, 23;
	shf.l.wrap.b32 	%r1580, %r1574, %r1573, 23;
	mov.b64 	%rd1071, {%r1580, %r1579};
	xor.b64  	%rd1072, %rd1070, %rd1071;
	xor.b64  	%rd1073, %rd1032, %rd800;
	and.b64  	%rd1074, %rd1056, %rd1073;
	xor.b64  	%rd1075, %rd1074, %rd800;
	add.s64 	%rd1076, %rd850, %rd776;
	ld.const.u64 	%rd8968, [k_sha512+144];
	add.s64 	%rd1077, %rd1076, %rd8968;
	add.s64 	%rd1078, %rd1077, %rd1075;
	add.s64 	%rd1079, %rd1078, %rd1072;
	add.s64 	%rd1080, %rd1079, %rd787;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1581,%dummy}, %rd1067;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1582}, %rd1067;
	}
	shf.r.wrap.b32 	%r1583, %r1582, %r1581, 28;
	shf.r.wrap.b32 	%r1584, %r1581, %r1582, 28;
	mov.b64 	%rd1081, {%r1584, %r1583};
	shf.l.wrap.b32 	%r1585, %r1581, %r1582, 30;
	shf.l.wrap.b32 	%r1586, %r1582, %r1581, 30;
	mov.b64 	%rd1082, {%r1586, %r1585};
	xor.b64  	%rd1083, %rd1082, %rd1081;
	shf.l.wrap.b32 	%r1587, %r1581, %r1582, 25;
	shf.l.wrap.b32 	%r1588, %r1582, %r1581, 25;
	mov.b64 	%rd1084, {%r1588, %r1587};
	xor.b64  	%rd1085, %rd1083, %rd1084;
	xor.b64  	%rd1086, %rd1067, %rd811;
	xor.b64  	%rd1087, %rd1067, %rd1043;
	and.b64  	%rd1088, %rd1087, %rd1086;
	xor.b64  	%rd1089, %rd1088, %rd1067;
	add.s64 	%rd1090, %rd1079, %rd1089;
	add.s64 	%rd1091, %rd1090, %rd1085;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1589,%dummy}, %rd1080;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1590}, %rd1080;
	}
	shf.r.wrap.b32 	%r1591, %r1590, %r1589, 14;
	shf.r.wrap.b32 	%r1592, %r1589, %r1590, 14;
	mov.b64 	%rd1092, {%r1592, %r1591};
	shf.r.wrap.b32 	%r1593, %r1590, %r1589, 18;
	shf.r.wrap.b32 	%r1594, %r1589, %r1590, 18;
	mov.b64 	%rd1093, {%r1594, %r1593};
	xor.b64  	%rd1094, %rd1093, %rd1092;
	shf.l.wrap.b32 	%r1595, %r1589, %r1590, 23;
	shf.l.wrap.b32 	%r1596, %r1590, %r1589, 23;
	mov.b64 	%rd1095, {%r1596, %r1595};
	xor.b64  	%rd1096, %rd1094, %rd1095;
	xor.b64  	%rd1097, %rd1056, %rd1032;
	and.b64  	%rd1098, %rd1080, %rd1097;
	xor.b64  	%rd1099, %rd1098, %rd1032;
	add.s64 	%rd1100, %rd863, %rd800;
	ld.const.u64 	%rd8967, [k_sha512+152];
	add.s64 	%rd1101, %rd1100, %rd8967;
	add.s64 	%rd1102, %rd1101, %rd1099;
	add.s64 	%rd1103, %rd1102, %rd1096;
	add.s64 	%rd1104, %rd1103, %rd811;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1597,%dummy}, %rd1091;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1598}, %rd1091;
	}
	shf.r.wrap.b32 	%r1599, %r1598, %r1597, 28;
	shf.r.wrap.b32 	%r1600, %r1597, %r1598, 28;
	mov.b64 	%rd1105, {%r1600, %r1599};
	shf.l.wrap.b32 	%r1601, %r1597, %r1598, 30;
	shf.l.wrap.b32 	%r1602, %r1598, %r1597, 30;
	mov.b64 	%rd1106, {%r1602, %r1601};
	xor.b64  	%rd1107, %rd1106, %rd1105;
	shf.l.wrap.b32 	%r1603, %r1597, %r1598, 25;
	shf.l.wrap.b32 	%r1604, %r1598, %r1597, 25;
	mov.b64 	%rd1108, {%r1604, %r1603};
	xor.b64  	%rd1109, %rd1107, %rd1108;
	xor.b64  	%rd1110, %rd1091, %rd1043;
	xor.b64  	%rd1111, %rd1091, %rd1067;
	and.b64  	%rd1112, %rd1111, %rd1110;
	xor.b64  	%rd1113, %rd1112, %rd1091;
	add.s64 	%rd1114, %rd1103, %rd1113;
	add.s64 	%rd1115, %rd1114, %rd1109;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1605,%dummy}, %rd1104;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1606}, %rd1104;
	}
	shf.r.wrap.b32 	%r1607, %r1606, %r1605, 14;
	shf.r.wrap.b32 	%r1608, %r1605, %r1606, 14;
	mov.b64 	%rd1116, {%r1608, %r1607};
	shf.r.wrap.b32 	%r1609, %r1606, %r1605, 18;
	shf.r.wrap.b32 	%r1610, %r1605, %r1606, 18;
	mov.b64 	%rd1117, {%r1610, %r1609};
	xor.b64  	%rd1118, %rd1117, %rd1116;
	shf.l.wrap.b32 	%r1611, %r1605, %r1606, 23;
	shf.l.wrap.b32 	%r1612, %r1606, %r1605, 23;
	mov.b64 	%rd1119, {%r1612, %r1611};
	xor.b64  	%rd1120, %rd1118, %rd1119;
	xor.b64  	%rd1121, %rd1080, %rd1056;
	and.b64  	%rd1122, %rd1104, %rd1121;
	xor.b64  	%rd1123, %rd1122, %rd1056;
	add.s64 	%rd1124, %rd1032, %rd876;
	ld.const.u64 	%rd8966, [k_sha512+160];
	add.s64 	%rd1125, %rd1124, %rd8966;
	add.s64 	%rd1126, %rd1125, %rd1123;
	add.s64 	%rd1127, %rd1126, %rd1120;
	add.s64 	%rd1128, %rd1127, %rd1043;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1613,%dummy}, %rd1115;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1614}, %rd1115;
	}
	shf.r.wrap.b32 	%r1615, %r1614, %r1613, 28;
	shf.r.wrap.b32 	%r1616, %r1613, %r1614, 28;
	mov.b64 	%rd1129, {%r1616, %r1615};
	shf.l.wrap.b32 	%r1617, %r1613, %r1614, 30;
	shf.l.wrap.b32 	%r1618, %r1614, %r1613, 30;
	mov.b64 	%rd1130, {%r1618, %r1617};
	xor.b64  	%rd1131, %rd1130, %rd1129;
	shf.l.wrap.b32 	%r1619, %r1613, %r1614, 25;
	shf.l.wrap.b32 	%r1620, %r1614, %r1613, 25;
	mov.b64 	%rd1132, {%r1620, %r1619};
	xor.b64  	%rd1133, %rd1131, %rd1132;
	xor.b64  	%rd1134, %rd1115, %rd1067;
	xor.b64  	%rd1135, %rd1115, %rd1091;
	and.b64  	%rd1136, %rd1135, %rd1134;
	xor.b64  	%rd1137, %rd1136, %rd1115;
	add.s64 	%rd1138, %rd1127, %rd1137;
	add.s64 	%rd1139, %rd1138, %rd1133;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1621,%dummy}, %rd1128;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1622}, %rd1128;
	}
	shf.r.wrap.b32 	%r1623, %r1622, %r1621, 14;
	shf.r.wrap.b32 	%r1624, %r1621, %r1622, 14;
	mov.b64 	%rd1140, {%r1624, %r1623};
	shf.r.wrap.b32 	%r1625, %r1622, %r1621, 18;
	shf.r.wrap.b32 	%r1626, %r1621, %r1622, 18;
	mov.b64 	%rd1141, {%r1626, %r1625};
	xor.b64  	%rd1142, %rd1141, %rd1140;
	shf.l.wrap.b32 	%r1627, %r1621, %r1622, 23;
	shf.l.wrap.b32 	%r1628, %r1622, %r1621, 23;
	mov.b64 	%rd1143, {%r1628, %r1627};
	xor.b64  	%rd1144, %rd1142, %rd1143;
	xor.b64  	%rd1145, %rd1104, %rd1080;
	and.b64  	%rd1146, %rd1128, %rd1145;
	xor.b64  	%rd1147, %rd1146, %rd1080;
	add.s64 	%rd1148, %rd1056, %rd889;
	ld.const.u64 	%rd8965, [k_sha512+168];
	add.s64 	%rd1149, %rd1148, %rd8965;
	add.s64 	%rd1150, %rd1149, %rd1147;
	add.s64 	%rd1151, %rd1150, %rd1144;
	add.s64 	%rd1152, %rd1151, %rd1067;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1629,%dummy}, %rd1139;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1630}, %rd1139;
	}
	shf.r.wrap.b32 	%r1631, %r1630, %r1629, 28;
	shf.r.wrap.b32 	%r1632, %r1629, %r1630, 28;
	mov.b64 	%rd1153, {%r1632, %r1631};
	shf.l.wrap.b32 	%r1633, %r1629, %r1630, 30;
	shf.l.wrap.b32 	%r1634, %r1630, %r1629, 30;
	mov.b64 	%rd1154, {%r1634, %r1633};
	xor.b64  	%rd1155, %rd1154, %rd1153;
	shf.l.wrap.b32 	%r1635, %r1629, %r1630, 25;
	shf.l.wrap.b32 	%r1636, %r1630, %r1629, 25;
	mov.b64 	%rd1156, {%r1636, %r1635};
	xor.b64  	%rd1157, %rd1155, %rd1156;
	xor.b64  	%rd1158, %rd1139, %rd1091;
	xor.b64  	%rd1159, %rd1139, %rd1115;
	and.b64  	%rd1160, %rd1159, %rd1158;
	xor.b64  	%rd1161, %rd1160, %rd1139;
	add.s64 	%rd1162, %rd1151, %rd1161;
	add.s64 	%rd1163, %rd1162, %rd1157;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1637,%dummy}, %rd1152;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1638}, %rd1152;
	}
	shf.r.wrap.b32 	%r1639, %r1638, %r1637, 14;
	shf.r.wrap.b32 	%r1640, %r1637, %r1638, 14;
	mov.b64 	%rd1164, {%r1640, %r1639};
	shf.r.wrap.b32 	%r1641, %r1638, %r1637, 18;
	shf.r.wrap.b32 	%r1642, %r1637, %r1638, 18;
	mov.b64 	%rd1165, {%r1642, %r1641};
	xor.b64  	%rd1166, %rd1165, %rd1164;
	shf.l.wrap.b32 	%r1643, %r1637, %r1638, 23;
	shf.l.wrap.b32 	%r1644, %r1638, %r1637, 23;
	mov.b64 	%rd1167, {%r1644, %r1643};
	xor.b64  	%rd1168, %rd1166, %rd1167;
	xor.b64  	%rd1169, %rd1128, %rd1104;
	and.b64  	%rd1170, %rd1152, %rd1169;
	xor.b64  	%rd1171, %rd1170, %rd1104;
	add.s64 	%rd1172, %rd1080, %rd902;
	ld.const.u64 	%rd8964, [k_sha512+176];
	add.s64 	%rd1173, %rd1172, %rd8964;
	add.s64 	%rd1174, %rd1173, %rd1171;
	add.s64 	%rd1175, %rd1174, %rd1168;
	add.s64 	%rd1176, %rd1175, %rd1091;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1645,%dummy}, %rd1163;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1646}, %rd1163;
	}
	shf.r.wrap.b32 	%r1647, %r1646, %r1645, 28;
	shf.r.wrap.b32 	%r1648, %r1645, %r1646, 28;
	mov.b64 	%rd1177, {%r1648, %r1647};
	shf.l.wrap.b32 	%r1649, %r1645, %r1646, 30;
	shf.l.wrap.b32 	%r1650, %r1646, %r1645, 30;
	mov.b64 	%rd1178, {%r1650, %r1649};
	xor.b64  	%rd1179, %rd1178, %rd1177;
	shf.l.wrap.b32 	%r1651, %r1645, %r1646, 25;
	shf.l.wrap.b32 	%r1652, %r1646, %r1645, 25;
	mov.b64 	%rd1180, {%r1652, %r1651};
	xor.b64  	%rd1181, %rd1179, %rd1180;
	xor.b64  	%rd1182, %rd1163, %rd1115;
	xor.b64  	%rd1183, %rd1163, %rd1139;
	and.b64  	%rd1184, %rd1183, %rd1182;
	xor.b64  	%rd1185, %rd1184, %rd1163;
	add.s64 	%rd1186, %rd1175, %rd1185;
	add.s64 	%rd1187, %rd1186, %rd1181;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1653,%dummy}, %rd1176;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1654}, %rd1176;
	}
	shf.r.wrap.b32 	%r1655, %r1654, %r1653, 14;
	shf.r.wrap.b32 	%r1656, %r1653, %r1654, 14;
	mov.b64 	%rd1188, {%r1656, %r1655};
	shf.r.wrap.b32 	%r1657, %r1654, %r1653, 18;
	shf.r.wrap.b32 	%r1658, %r1653, %r1654, 18;
	mov.b64 	%rd1189, {%r1658, %r1657};
	xor.b64  	%rd1190, %rd1189, %rd1188;
	shf.l.wrap.b32 	%r1659, %r1653, %r1654, 23;
	shf.l.wrap.b32 	%r1660, %r1654, %r1653, 23;
	mov.b64 	%rd1191, {%r1660, %r1659};
	xor.b64  	%rd1192, %rd1190, %rd1191;
	xor.b64  	%rd1193, %rd1152, %rd1128;
	and.b64  	%rd1194, %rd1176, %rd1193;
	xor.b64  	%rd1195, %rd1194, %rd1128;
	add.s64 	%rd1196, %rd1104, %rd915;
	ld.const.u64 	%rd8963, [k_sha512+184];
	add.s64 	%rd1197, %rd1196, %rd8963;
	add.s64 	%rd1198, %rd1197, %rd1195;
	add.s64 	%rd1199, %rd1198, %rd1192;
	add.s64 	%rd1200, %rd1199, %rd1115;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1661,%dummy}, %rd1187;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1662}, %rd1187;
	}
	shf.r.wrap.b32 	%r1663, %r1662, %r1661, 28;
	shf.r.wrap.b32 	%r1664, %r1661, %r1662, 28;
	mov.b64 	%rd1201, {%r1664, %r1663};
	shf.l.wrap.b32 	%r1665, %r1661, %r1662, 30;
	shf.l.wrap.b32 	%r1666, %r1662, %r1661, 30;
	mov.b64 	%rd1202, {%r1666, %r1665};
	xor.b64  	%rd1203, %rd1202, %rd1201;
	shf.l.wrap.b32 	%r1667, %r1661, %r1662, 25;
	shf.l.wrap.b32 	%r1668, %r1662, %r1661, 25;
	mov.b64 	%rd1204, {%r1668, %r1667};
	xor.b64  	%rd1205, %rd1203, %rd1204;
	xor.b64  	%rd1206, %rd1187, %rd1139;
	xor.b64  	%rd1207, %rd1187, %rd1163;
	and.b64  	%rd1208, %rd1207, %rd1206;
	xor.b64  	%rd1209, %rd1208, %rd1187;
	add.s64 	%rd1210, %rd1199, %rd1209;
	add.s64 	%rd1211, %rd1210, %rd1205;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1669,%dummy}, %rd1200;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1670}, %rd1200;
	}
	shf.r.wrap.b32 	%r1671, %r1670, %r1669, 14;
	shf.r.wrap.b32 	%r1672, %r1669, %r1670, 14;
	mov.b64 	%rd1212, {%r1672, %r1671};
	shf.r.wrap.b32 	%r1673, %r1670, %r1669, 18;
	shf.r.wrap.b32 	%r1674, %r1669, %r1670, 18;
	mov.b64 	%rd1213, {%r1674, %r1673};
	xor.b64  	%rd1214, %rd1213, %rd1212;
	shf.l.wrap.b32 	%r1675, %r1669, %r1670, 23;
	shf.l.wrap.b32 	%r1676, %r1670, %r1669, 23;
	mov.b64 	%rd1215, {%r1676, %r1675};
	xor.b64  	%rd1216, %rd1214, %rd1215;
	xor.b64  	%rd1217, %rd1176, %rd1152;
	and.b64  	%rd1218, %rd1200, %rd1217;
	xor.b64  	%rd1219, %rd1218, %rd1152;
	add.s64 	%rd1220, %rd1128, %rd928;
	ld.const.u64 	%rd8962, [k_sha512+192];
	add.s64 	%rd1221, %rd1220, %rd8962;
	add.s64 	%rd1222, %rd1221, %rd1219;
	add.s64 	%rd1223, %rd1222, %rd1216;
	add.s64 	%rd1224, %rd1223, %rd1139;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1677,%dummy}, %rd1211;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1678}, %rd1211;
	}
	shf.r.wrap.b32 	%r1679, %r1678, %r1677, 28;
	shf.r.wrap.b32 	%r1680, %r1677, %r1678, 28;
	mov.b64 	%rd1225, {%r1680, %r1679};
	shf.l.wrap.b32 	%r1681, %r1677, %r1678, 30;
	shf.l.wrap.b32 	%r1682, %r1678, %r1677, 30;
	mov.b64 	%rd1226, {%r1682, %r1681};
	xor.b64  	%rd1227, %rd1226, %rd1225;
	shf.l.wrap.b32 	%r1683, %r1677, %r1678, 25;
	shf.l.wrap.b32 	%r1684, %r1678, %r1677, 25;
	mov.b64 	%rd1228, {%r1684, %r1683};
	xor.b64  	%rd1229, %rd1227, %rd1228;
	xor.b64  	%rd1230, %rd1211, %rd1163;
	xor.b64  	%rd1231, %rd1211, %rd1187;
	and.b64  	%rd1232, %rd1231, %rd1230;
	xor.b64  	%rd1233, %rd1232, %rd1211;
	add.s64 	%rd1234, %rd1223, %rd1233;
	add.s64 	%rd1235, %rd1234, %rd1229;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1685,%dummy}, %rd1224;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1686}, %rd1224;
	}
	shf.r.wrap.b32 	%r1687, %r1686, %r1685, 14;
	shf.r.wrap.b32 	%r1688, %r1685, %r1686, 14;
	mov.b64 	%rd1236, {%r1688, %r1687};
	shf.r.wrap.b32 	%r1689, %r1686, %r1685, 18;
	shf.r.wrap.b32 	%r1690, %r1685, %r1686, 18;
	mov.b64 	%rd1237, {%r1690, %r1689};
	xor.b64  	%rd1238, %rd1237, %rd1236;
	shf.l.wrap.b32 	%r1691, %r1685, %r1686, 23;
	shf.l.wrap.b32 	%r1692, %r1686, %r1685, 23;
	mov.b64 	%rd1239, {%r1692, %r1691};
	xor.b64  	%rd1240, %rd1238, %rd1239;
	xor.b64  	%rd1241, %rd1200, %rd1176;
	and.b64  	%rd1242, %rd1224, %rd1241;
	xor.b64  	%rd1243, %rd1242, %rd1176;
	add.s64 	%rd1244, %rd1152, %rd941;
	ld.const.u64 	%rd8961, [k_sha512+200];
	add.s64 	%rd1245, %rd1244, %rd8961;
	add.s64 	%rd1246, %rd1245, %rd1243;
	add.s64 	%rd1247, %rd1246, %rd1240;
	add.s64 	%rd1248, %rd1247, %rd1163;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1693,%dummy}, %rd1235;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1694}, %rd1235;
	}
	shf.r.wrap.b32 	%r1695, %r1694, %r1693, 28;
	shf.r.wrap.b32 	%r1696, %r1693, %r1694, 28;
	mov.b64 	%rd1249, {%r1696, %r1695};
	shf.l.wrap.b32 	%r1697, %r1693, %r1694, 30;
	shf.l.wrap.b32 	%r1698, %r1694, %r1693, 30;
	mov.b64 	%rd1250, {%r1698, %r1697};
	xor.b64  	%rd1251, %rd1250, %rd1249;
	shf.l.wrap.b32 	%r1699, %r1693, %r1694, 25;
	shf.l.wrap.b32 	%r1700, %r1694, %r1693, 25;
	mov.b64 	%rd1252, {%r1700, %r1699};
	xor.b64  	%rd1253, %rd1251, %rd1252;
	xor.b64  	%rd1254, %rd1235, %rd1187;
	xor.b64  	%rd1255, %rd1235, %rd1211;
	and.b64  	%rd1256, %rd1255, %rd1254;
	xor.b64  	%rd1257, %rd1256, %rd1235;
	add.s64 	%rd1258, %rd1247, %rd1257;
	add.s64 	%rd1259, %rd1258, %rd1253;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1701,%dummy}, %rd1248;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1702}, %rd1248;
	}
	shf.r.wrap.b32 	%r1703, %r1702, %r1701, 14;
	shf.r.wrap.b32 	%r1704, %r1701, %r1702, 14;
	mov.b64 	%rd1260, {%r1704, %r1703};
	shf.r.wrap.b32 	%r1705, %r1702, %r1701, 18;
	shf.r.wrap.b32 	%r1706, %r1701, %r1702, 18;
	mov.b64 	%rd1261, {%r1706, %r1705};
	xor.b64  	%rd1262, %rd1261, %rd1260;
	shf.l.wrap.b32 	%r1707, %r1701, %r1702, 23;
	shf.l.wrap.b32 	%r1708, %r1702, %r1701, 23;
	mov.b64 	%rd1263, {%r1708, %r1707};
	xor.b64  	%rd1264, %rd1262, %rd1263;
	xor.b64  	%rd1265, %rd1224, %rd1200;
	and.b64  	%rd1266, %rd1248, %rd1265;
	xor.b64  	%rd1267, %rd1266, %rd1200;
	add.s64 	%rd1268, %rd1176, %rd954;
	ld.const.u64 	%rd8960, [k_sha512+208];
	add.s64 	%rd1269, %rd1268, %rd8960;
	add.s64 	%rd1270, %rd1269, %rd1267;
	add.s64 	%rd1271, %rd1270, %rd1264;
	add.s64 	%rd1272, %rd1271, %rd1187;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1709,%dummy}, %rd1259;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1710}, %rd1259;
	}
	shf.r.wrap.b32 	%r1711, %r1710, %r1709, 28;
	shf.r.wrap.b32 	%r1712, %r1709, %r1710, 28;
	mov.b64 	%rd1273, {%r1712, %r1711};
	shf.l.wrap.b32 	%r1713, %r1709, %r1710, 30;
	shf.l.wrap.b32 	%r1714, %r1710, %r1709, 30;
	mov.b64 	%rd1274, {%r1714, %r1713};
	xor.b64  	%rd1275, %rd1274, %rd1273;
	shf.l.wrap.b32 	%r1715, %r1709, %r1710, 25;
	shf.l.wrap.b32 	%r1716, %r1710, %r1709, 25;
	mov.b64 	%rd1276, {%r1716, %r1715};
	xor.b64  	%rd1277, %rd1275, %rd1276;
	xor.b64  	%rd1278, %rd1259, %rd1211;
	xor.b64  	%rd1279, %rd1259, %rd1235;
	and.b64  	%rd1280, %rd1279, %rd1278;
	xor.b64  	%rd1281, %rd1280, %rd1259;
	add.s64 	%rd1282, %rd1271, %rd1281;
	add.s64 	%rd1283, %rd1282, %rd1277;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1717,%dummy}, %rd1272;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1718}, %rd1272;
	}
	shf.r.wrap.b32 	%r1719, %r1718, %r1717, 14;
	shf.r.wrap.b32 	%r1720, %r1717, %r1718, 14;
	mov.b64 	%rd1284, {%r1720, %r1719};
	shf.r.wrap.b32 	%r1721, %r1718, %r1717, 18;
	shf.r.wrap.b32 	%r1722, %r1717, %r1718, 18;
	mov.b64 	%rd1285, {%r1722, %r1721};
	xor.b64  	%rd1286, %rd1285, %rd1284;
	shf.l.wrap.b32 	%r1723, %r1717, %r1718, 23;
	shf.l.wrap.b32 	%r1724, %r1718, %r1717, 23;
	mov.b64 	%rd1287, {%r1724, %r1723};
	xor.b64  	%rd1288, %rd1286, %rd1287;
	xor.b64  	%rd1289, %rd1248, %rd1224;
	and.b64  	%rd1290, %rd1272, %rd1289;
	xor.b64  	%rd1291, %rd1290, %rd1224;
	add.s64 	%rd1292, %rd1200, %rd967;
	ld.const.u64 	%rd8959, [k_sha512+216];
	add.s64 	%rd1293, %rd1292, %rd8959;
	add.s64 	%rd1294, %rd1293, %rd1291;
	add.s64 	%rd1295, %rd1294, %rd1288;
	add.s64 	%rd1296, %rd1295, %rd1211;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1725,%dummy}, %rd1283;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1726}, %rd1283;
	}
	shf.r.wrap.b32 	%r1727, %r1726, %r1725, 28;
	shf.r.wrap.b32 	%r1728, %r1725, %r1726, 28;
	mov.b64 	%rd1297, {%r1728, %r1727};
	shf.l.wrap.b32 	%r1729, %r1725, %r1726, 30;
	shf.l.wrap.b32 	%r1730, %r1726, %r1725, 30;
	mov.b64 	%rd1298, {%r1730, %r1729};
	xor.b64  	%rd1299, %rd1298, %rd1297;
	shf.l.wrap.b32 	%r1731, %r1725, %r1726, 25;
	shf.l.wrap.b32 	%r1732, %r1726, %r1725, 25;
	mov.b64 	%rd1300, {%r1732, %r1731};
	xor.b64  	%rd1301, %rd1299, %rd1300;
	xor.b64  	%rd1302, %rd1283, %rd1235;
	xor.b64  	%rd1303, %rd1283, %rd1259;
	and.b64  	%rd1304, %rd1303, %rd1302;
	xor.b64  	%rd1305, %rd1304, %rd1283;
	add.s64 	%rd1306, %rd1295, %rd1305;
	add.s64 	%rd1307, %rd1306, %rd1301;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1733,%dummy}, %rd1296;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1734}, %rd1296;
	}
	shf.r.wrap.b32 	%r1735, %r1734, %r1733, 14;
	shf.r.wrap.b32 	%r1736, %r1733, %r1734, 14;
	mov.b64 	%rd1308, {%r1736, %r1735};
	shf.r.wrap.b32 	%r1737, %r1734, %r1733, 18;
	shf.r.wrap.b32 	%r1738, %r1733, %r1734, 18;
	mov.b64 	%rd1309, {%r1738, %r1737};
	xor.b64  	%rd1310, %rd1309, %rd1308;
	shf.l.wrap.b32 	%r1739, %r1733, %r1734, 23;
	shf.l.wrap.b32 	%r1740, %r1734, %r1733, 23;
	mov.b64 	%rd1311, {%r1740, %r1739};
	xor.b64  	%rd1312, %rd1310, %rd1311;
	xor.b64  	%rd1313, %rd1272, %rd1248;
	and.b64  	%rd1314, %rd1296, %rd1313;
	xor.b64  	%rd1315, %rd1314, %rd1248;
	add.s64 	%rd1316, %rd1224, %rd980;
	ld.const.u64 	%rd8958, [k_sha512+224];
	add.s64 	%rd1317, %rd1316, %rd8958;
	add.s64 	%rd1318, %rd1317, %rd1315;
	add.s64 	%rd1319, %rd1318, %rd1312;
	add.s64 	%rd1320, %rd1319, %rd1235;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1741,%dummy}, %rd1307;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1742}, %rd1307;
	}
	shf.r.wrap.b32 	%r1743, %r1742, %r1741, 28;
	shf.r.wrap.b32 	%r1744, %r1741, %r1742, 28;
	mov.b64 	%rd1321, {%r1744, %r1743};
	shf.l.wrap.b32 	%r1745, %r1741, %r1742, 30;
	shf.l.wrap.b32 	%r1746, %r1742, %r1741, 30;
	mov.b64 	%rd1322, {%r1746, %r1745};
	xor.b64  	%rd1323, %rd1322, %rd1321;
	shf.l.wrap.b32 	%r1747, %r1741, %r1742, 25;
	shf.l.wrap.b32 	%r1748, %r1742, %r1741, 25;
	mov.b64 	%rd1324, {%r1748, %r1747};
	xor.b64  	%rd1325, %rd1323, %rd1324;
	xor.b64  	%rd1326, %rd1307, %rd1259;
	xor.b64  	%rd1327, %rd1307, %rd1283;
	and.b64  	%rd1328, %rd1327, %rd1326;
	xor.b64  	%rd1329, %rd1328, %rd1307;
	add.s64 	%rd1330, %rd1319, %rd1329;
	add.s64 	%rd1331, %rd1330, %rd1325;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1749,%dummy}, %rd1320;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1750}, %rd1320;
	}
	shf.r.wrap.b32 	%r1751, %r1750, %r1749, 14;
	shf.r.wrap.b32 	%r1752, %r1749, %r1750, 14;
	mov.b64 	%rd1332, {%r1752, %r1751};
	shf.r.wrap.b32 	%r1753, %r1750, %r1749, 18;
	shf.r.wrap.b32 	%r1754, %r1749, %r1750, 18;
	mov.b64 	%rd1333, {%r1754, %r1753};
	xor.b64  	%rd1334, %rd1333, %rd1332;
	shf.l.wrap.b32 	%r1755, %r1749, %r1750, 23;
	shf.l.wrap.b32 	%r1756, %r1750, %r1749, 23;
	mov.b64 	%rd1335, {%r1756, %r1755};
	xor.b64  	%rd1336, %rd1334, %rd1335;
	xor.b64  	%rd1337, %rd1296, %rd1272;
	and.b64  	%rd1338, %rd1320, %rd1337;
	xor.b64  	%rd1339, %rd1338, %rd1272;
	add.s64 	%rd1340, %rd1248, %rd993;
	ld.const.u64 	%rd8957, [k_sha512+232];
	add.s64 	%rd1341, %rd1340, %rd8957;
	add.s64 	%rd1342, %rd1341, %rd1339;
	add.s64 	%rd1343, %rd1342, %rd1336;
	add.s64 	%rd1344, %rd1343, %rd1259;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1757,%dummy}, %rd1331;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1758}, %rd1331;
	}
	shf.r.wrap.b32 	%r1759, %r1758, %r1757, 28;
	shf.r.wrap.b32 	%r1760, %r1757, %r1758, 28;
	mov.b64 	%rd1345, {%r1760, %r1759};
	shf.l.wrap.b32 	%r1761, %r1757, %r1758, 30;
	shf.l.wrap.b32 	%r1762, %r1758, %r1757, 30;
	mov.b64 	%rd1346, {%r1762, %r1761};
	xor.b64  	%rd1347, %rd1346, %rd1345;
	shf.l.wrap.b32 	%r1763, %r1757, %r1758, 25;
	shf.l.wrap.b32 	%r1764, %r1758, %r1757, 25;
	mov.b64 	%rd1348, {%r1764, %r1763};
	xor.b64  	%rd1349, %rd1347, %rd1348;
	xor.b64  	%rd1350, %rd1331, %rd1283;
	xor.b64  	%rd1351, %rd1331, %rd1307;
	and.b64  	%rd1352, %rd1351, %rd1350;
	xor.b64  	%rd1353, %rd1352, %rd1331;
	add.s64 	%rd1354, %rd1343, %rd1353;
	add.s64 	%rd1355, %rd1354, %rd1349;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1765,%dummy}, %rd1344;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1766}, %rd1344;
	}
	shf.r.wrap.b32 	%r1767, %r1766, %r1765, 14;
	shf.r.wrap.b32 	%r1768, %r1765, %r1766, 14;
	mov.b64 	%rd1356, {%r1768, %r1767};
	shf.r.wrap.b32 	%r1769, %r1766, %r1765, 18;
	shf.r.wrap.b32 	%r1770, %r1765, %r1766, 18;
	mov.b64 	%rd1357, {%r1770, %r1769};
	xor.b64  	%rd1358, %rd1357, %rd1356;
	shf.l.wrap.b32 	%r1771, %r1765, %r1766, 23;
	shf.l.wrap.b32 	%r1772, %r1766, %r1765, 23;
	mov.b64 	%rd1359, {%r1772, %r1771};
	xor.b64  	%rd1360, %rd1358, %rd1359;
	xor.b64  	%rd1361, %rd1320, %rd1296;
	and.b64  	%rd1362, %rd1344, %rd1361;
	xor.b64  	%rd1363, %rd1362, %rd1296;
	add.s64 	%rd1364, %rd1272, %rd1006;
	ld.const.u64 	%rd8956, [k_sha512+240];
	add.s64 	%rd1365, %rd1364, %rd8956;
	add.s64 	%rd1366, %rd1365, %rd1363;
	add.s64 	%rd1367, %rd1366, %rd1360;
	add.s64 	%rd1368, %rd1367, %rd1283;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1773,%dummy}, %rd1355;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1774}, %rd1355;
	}
	shf.r.wrap.b32 	%r1775, %r1774, %r1773, 28;
	shf.r.wrap.b32 	%r1776, %r1773, %r1774, 28;
	mov.b64 	%rd1369, {%r1776, %r1775};
	shf.l.wrap.b32 	%r1777, %r1773, %r1774, 30;
	shf.l.wrap.b32 	%r1778, %r1774, %r1773, 30;
	mov.b64 	%rd1370, {%r1778, %r1777};
	xor.b64  	%rd1371, %rd1370, %rd1369;
	shf.l.wrap.b32 	%r1779, %r1773, %r1774, 25;
	shf.l.wrap.b32 	%r1780, %r1774, %r1773, 25;
	mov.b64 	%rd1372, {%r1780, %r1779};
	xor.b64  	%rd1373, %rd1371, %rd1372;
	xor.b64  	%rd1374, %rd1355, %rd1307;
	xor.b64  	%rd1375, %rd1355, %rd1331;
	and.b64  	%rd1376, %rd1375, %rd1374;
	xor.b64  	%rd1377, %rd1376, %rd1355;
	add.s64 	%rd1378, %rd1367, %rd1377;
	add.s64 	%rd1379, %rd1378, %rd1373;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1781,%dummy}, %rd1368;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1782}, %rd1368;
	}
	shf.r.wrap.b32 	%r1783, %r1782, %r1781, 14;
	shf.r.wrap.b32 	%r1784, %r1781, %r1782, 14;
	mov.b64 	%rd1380, {%r1784, %r1783};
	shf.r.wrap.b32 	%r1785, %r1782, %r1781, 18;
	shf.r.wrap.b32 	%r1786, %r1781, %r1782, 18;
	mov.b64 	%rd1381, {%r1786, %r1785};
	xor.b64  	%rd1382, %rd1381, %rd1380;
	shf.l.wrap.b32 	%r1787, %r1781, %r1782, 23;
	shf.l.wrap.b32 	%r1788, %r1782, %r1781, 23;
	mov.b64 	%rd1383, {%r1788, %r1787};
	xor.b64  	%rd1384, %rd1382, %rd1383;
	xor.b64  	%rd1385, %rd1344, %rd1320;
	and.b64  	%rd1386, %rd1368, %rd1385;
	xor.b64  	%rd1387, %rd1386, %rd1320;
	add.s64 	%rd1388, %rd1296, %rd1019;
	ld.const.u64 	%rd8955, [k_sha512+248];
	add.s64 	%rd1389, %rd1388, %rd8955;
	add.s64 	%rd1390, %rd1389, %rd1387;
	add.s64 	%rd1391, %rd1390, %rd1384;
	add.s64 	%rd1392, %rd1391, %rd1307;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1789,%dummy}, %rd1379;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1790}, %rd1379;
	}
	shf.r.wrap.b32 	%r1791, %r1790, %r1789, 28;
	shf.r.wrap.b32 	%r1792, %r1789, %r1790, 28;
	mov.b64 	%rd1393, {%r1792, %r1791};
	shf.l.wrap.b32 	%r1793, %r1789, %r1790, 30;
	shf.l.wrap.b32 	%r1794, %r1790, %r1789, 30;
	mov.b64 	%rd1394, {%r1794, %r1793};
	xor.b64  	%rd1395, %rd1394, %rd1393;
	shf.l.wrap.b32 	%r1795, %r1789, %r1790, 25;
	shf.l.wrap.b32 	%r1796, %r1790, %r1789, 25;
	mov.b64 	%rd1396, {%r1796, %r1795};
	xor.b64  	%rd1397, %rd1395, %rd1396;
	xor.b64  	%rd1398, %rd1379, %rd1331;
	xor.b64  	%rd1399, %rd1379, %rd1355;
	and.b64  	%rd1400, %rd1399, %rd1398;
	xor.b64  	%rd1401, %rd1400, %rd1379;
	add.s64 	%rd1402, %rd1391, %rd1401;
	add.s64 	%rd1403, %rd1402, %rd1397;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1797,%dummy}, %rd1006;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1798}, %rd1006;
	}
	shf.r.wrap.b32 	%r1799, %r1798, %r1797, 19;
	shf.r.wrap.b32 	%r1800, %r1797, %r1798, 19;
	mov.b64 	%rd1404, {%r1800, %r1799};
	shf.l.wrap.b32 	%r1801, %r1797, %r1798, 3;
	shf.l.wrap.b32 	%r1802, %r1798, %r1797, 3;
	mov.b64 	%rd1405, {%r1802, %r1801};
	shr.u64 	%rd1406, %rd1006, 6;
	xor.b64  	%rd1407, %rd1404, %rd1406;
	xor.b64  	%rd1408, %rd1407, %rd1405;
	shf.r.wrap.b32 	%r1803, %r1392, %r1391, 1;
	shf.r.wrap.b32 	%r1804, %r1391, %r1392, 1;
	mov.b64 	%rd1409, {%r1804, %r1803};
	shf.r.wrap.b32 	%r1805, %r1392, %r1391, 8;
	shf.r.wrap.b32 	%r1806, %r1391, %r1392, 8;
	mov.b64 	%rd1410, {%r1806, %r1805};
	shr.u64 	%rd1411, %rd837, 7;
	xor.b64  	%rd1412, %rd1409, %rd1411;
	xor.b64  	%rd1413, %rd1412, %rd1410;
	add.s64 	%rd1414, %rd941, %rd824;
	add.s64 	%rd1415, %rd1414, %rd1408;
	add.s64 	%rd1416, %rd1415, %rd1413;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1807,%dummy}, %rd1019;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1808}, %rd1019;
	}
	shf.r.wrap.b32 	%r1809, %r1808, %r1807, 19;
	shf.r.wrap.b32 	%r1810, %r1807, %r1808, 19;
	mov.b64 	%rd1417, {%r1810, %r1809};
	shf.l.wrap.b32 	%r1811, %r1807, %r1808, 3;
	shf.l.wrap.b32 	%r1812, %r1808, %r1807, 3;
	mov.b64 	%rd1418, {%r1812, %r1811};
	shr.u64 	%rd1419, %rd1019, 6;
	xor.b64  	%rd1420, %rd1417, %rd1419;
	xor.b64  	%rd1421, %rd1420, %rd1418;
	shf.r.wrap.b32 	%r1813, %r1404, %r1403, 1;
	shf.r.wrap.b32 	%r1814, %r1403, %r1404, 1;
	mov.b64 	%rd1422, {%r1814, %r1813};
	shf.r.wrap.b32 	%r1815, %r1404, %r1403, 8;
	shf.r.wrap.b32 	%r1816, %r1403, %r1404, 8;
	mov.b64 	%rd1423, {%r1816, %r1815};
	shr.u64 	%rd1424, %rd850, 7;
	xor.b64  	%rd1425, %rd1422, %rd1424;
	xor.b64  	%rd1426, %rd1425, %rd1423;
	add.s64 	%rd1427, %rd954, %rd837;
	add.s64 	%rd1428, %rd1427, %rd1421;
	add.s64 	%rd1429, %rd1428, %rd1426;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1817,%dummy}, %rd1416;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1818}, %rd1416;
	}
	shf.r.wrap.b32 	%r1819, %r1818, %r1817, 19;
	shf.r.wrap.b32 	%r1820, %r1817, %r1818, 19;
	mov.b64 	%rd1430, {%r1820, %r1819};
	shf.l.wrap.b32 	%r1821, %r1817, %r1818, 3;
	shf.l.wrap.b32 	%r1822, %r1818, %r1817, 3;
	mov.b64 	%rd1431, {%r1822, %r1821};
	shr.u64 	%rd1432, %rd1416, 6;
	xor.b64  	%rd1433, %rd1430, %rd1432;
	xor.b64  	%rd1434, %rd1433, %rd1431;
	shf.r.wrap.b32 	%r1823, %r1416, %r1415, 1;
	shf.r.wrap.b32 	%r1824, %r1415, %r1416, 1;
	mov.b64 	%rd1435, {%r1824, %r1823};
	shf.r.wrap.b32 	%r1825, %r1416, %r1415, 8;
	shf.r.wrap.b32 	%r1826, %r1415, %r1416, 8;
	mov.b64 	%rd1436, {%r1826, %r1825};
	shr.u64 	%rd1437, %rd863, 7;
	xor.b64  	%rd1438, %rd1435, %rd1437;
	xor.b64  	%rd1439, %rd1438, %rd1436;
	add.s64 	%rd1440, %rd967, %rd850;
	add.s64 	%rd1441, %rd1440, %rd1434;
	add.s64 	%rd1442, %rd1441, %rd1439;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1827,%dummy}, %rd1429;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1828}, %rd1429;
	}
	shf.r.wrap.b32 	%r1829, %r1828, %r1827, 19;
	shf.r.wrap.b32 	%r1830, %r1827, %r1828, 19;
	mov.b64 	%rd1443, {%r1830, %r1829};
	shf.l.wrap.b32 	%r1831, %r1827, %r1828, 3;
	shf.l.wrap.b32 	%r1832, %r1828, %r1827, 3;
	mov.b64 	%rd1444, {%r1832, %r1831};
	shr.u64 	%rd1445, %rd1429, 6;
	xor.b64  	%rd1446, %rd1443, %rd1445;
	xor.b64  	%rd1447, %rd1446, %rd1444;
	shf.r.wrap.b32 	%r1833, %r1428, %r1427, 1;
	shf.r.wrap.b32 	%r1834, %r1427, %r1428, 1;
	mov.b64 	%rd1448, {%r1834, %r1833};
	shf.r.wrap.b32 	%r1835, %r1428, %r1427, 8;
	shf.r.wrap.b32 	%r1836, %r1427, %r1428, 8;
	mov.b64 	%rd1449, {%r1836, %r1835};
	shr.u64 	%rd1450, %rd876, 7;
	xor.b64  	%rd1451, %rd1448, %rd1450;
	xor.b64  	%rd1452, %rd1451, %rd1449;
	add.s64 	%rd1453, %rd980, %rd863;
	add.s64 	%rd1454, %rd1453, %rd1447;
	add.s64 	%rd1455, %rd1454, %rd1452;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1837,%dummy}, %rd1442;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1838}, %rd1442;
	}
	shf.r.wrap.b32 	%r1839, %r1838, %r1837, 19;
	shf.r.wrap.b32 	%r1840, %r1837, %r1838, 19;
	mov.b64 	%rd1456, {%r1840, %r1839};
	shf.l.wrap.b32 	%r1841, %r1837, %r1838, 3;
	shf.l.wrap.b32 	%r1842, %r1838, %r1837, 3;
	mov.b64 	%rd1457, {%r1842, %r1841};
	shr.u64 	%rd1458, %rd1442, 6;
	xor.b64  	%rd1459, %rd1456, %rd1458;
	xor.b64  	%rd1460, %rd1459, %rd1457;
	shf.r.wrap.b32 	%r1843, %r1440, %r1439, 1;
	shf.r.wrap.b32 	%r1844, %r1439, %r1440, 1;
	mov.b64 	%rd1461, {%r1844, %r1843};
	shf.r.wrap.b32 	%r1845, %r1440, %r1439, 8;
	shf.r.wrap.b32 	%r1846, %r1439, %r1440, 8;
	mov.b64 	%rd1462, {%r1846, %r1845};
	shr.u64 	%rd1463, %rd889, 7;
	xor.b64  	%rd1464, %rd1461, %rd1463;
	xor.b64  	%rd1465, %rd1464, %rd1462;
	add.s64 	%rd1466, %rd993, %rd876;
	add.s64 	%rd1467, %rd1466, %rd1460;
	add.s64 	%rd1468, %rd1467, %rd1465;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1847,%dummy}, %rd1455;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1848}, %rd1455;
	}
	shf.r.wrap.b32 	%r1849, %r1848, %r1847, 19;
	shf.r.wrap.b32 	%r1850, %r1847, %r1848, 19;
	mov.b64 	%rd1469, {%r1850, %r1849};
	shf.l.wrap.b32 	%r1851, %r1847, %r1848, 3;
	shf.l.wrap.b32 	%r1852, %r1848, %r1847, 3;
	mov.b64 	%rd1470, {%r1852, %r1851};
	shr.u64 	%rd1471, %rd1455, 6;
	xor.b64  	%rd1472, %rd1469, %rd1471;
	xor.b64  	%rd1473, %rd1472, %rd1470;
	shf.r.wrap.b32 	%r1853, %r1452, %r1451, 1;
	shf.r.wrap.b32 	%r1854, %r1451, %r1452, 1;
	mov.b64 	%rd1474, {%r1854, %r1853};
	shf.r.wrap.b32 	%r1855, %r1452, %r1451, 8;
	shf.r.wrap.b32 	%r1856, %r1451, %r1452, 8;
	mov.b64 	%rd1475, {%r1856, %r1855};
	shr.u64 	%rd1476, %rd902, 7;
	xor.b64  	%rd1477, %rd1474, %rd1476;
	xor.b64  	%rd1478, %rd1477, %rd1475;
	add.s64 	%rd1479, %rd1006, %rd889;
	add.s64 	%rd1480, %rd1479, %rd1473;
	add.s64 	%rd1481, %rd1480, %rd1478;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1857,%dummy}, %rd1468;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1858}, %rd1468;
	}
	shf.r.wrap.b32 	%r1859, %r1858, %r1857, 19;
	shf.r.wrap.b32 	%r1860, %r1857, %r1858, 19;
	mov.b64 	%rd1482, {%r1860, %r1859};
	shf.l.wrap.b32 	%r1861, %r1857, %r1858, 3;
	shf.l.wrap.b32 	%r1862, %r1858, %r1857, 3;
	mov.b64 	%rd1483, {%r1862, %r1861};
	shr.u64 	%rd1484, %rd1468, 6;
	xor.b64  	%rd1485, %rd1482, %rd1484;
	xor.b64  	%rd1486, %rd1485, %rd1483;
	shf.r.wrap.b32 	%r1863, %r1464, %r1463, 1;
	shf.r.wrap.b32 	%r1864, %r1463, %r1464, 1;
	mov.b64 	%rd1487, {%r1864, %r1863};
	shf.r.wrap.b32 	%r1865, %r1464, %r1463, 8;
	shf.r.wrap.b32 	%r1866, %r1463, %r1464, 8;
	mov.b64 	%rd1488, {%r1866, %r1865};
	shr.u64 	%rd1489, %rd915, 7;
	xor.b64  	%rd1490, %rd1487, %rd1489;
	xor.b64  	%rd1491, %rd1490, %rd1488;
	add.s64 	%rd1492, %rd1019, %rd902;
	add.s64 	%rd1493, %rd1492, %rd1486;
	add.s64 	%rd1494, %rd1493, %rd1491;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1867,%dummy}, %rd1481;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1868}, %rd1481;
	}
	shf.r.wrap.b32 	%r1869, %r1868, %r1867, 19;
	shf.r.wrap.b32 	%r1870, %r1867, %r1868, 19;
	mov.b64 	%rd1495, {%r1870, %r1869};
	shf.l.wrap.b32 	%r1871, %r1867, %r1868, 3;
	shf.l.wrap.b32 	%r1872, %r1868, %r1867, 3;
	mov.b64 	%rd1496, {%r1872, %r1871};
	shr.u64 	%rd1497, %rd1481, 6;
	xor.b64  	%rd1498, %rd1495, %rd1497;
	xor.b64  	%rd1499, %rd1498, %rd1496;
	shf.r.wrap.b32 	%r1873, %r1476, %r1475, 1;
	shf.r.wrap.b32 	%r1874, %r1475, %r1476, 1;
	mov.b64 	%rd1500, {%r1874, %r1873};
	shf.r.wrap.b32 	%r1875, %r1476, %r1475, 8;
	shf.r.wrap.b32 	%r1876, %r1475, %r1476, 8;
	mov.b64 	%rd1501, {%r1876, %r1875};
	shr.u64 	%rd1502, %rd928, 7;
	xor.b64  	%rd1503, %rd1500, %rd1502;
	xor.b64  	%rd1504, %rd1503, %rd1501;
	add.s64 	%rd1505, %rd1416, %rd915;
	add.s64 	%rd1506, %rd1505, %rd1499;
	add.s64 	%rd1507, %rd1506, %rd1504;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1877,%dummy}, %rd1494;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1878}, %rd1494;
	}
	shf.r.wrap.b32 	%r1879, %r1878, %r1877, 19;
	shf.r.wrap.b32 	%r1880, %r1877, %r1878, 19;
	mov.b64 	%rd1508, {%r1880, %r1879};
	shf.l.wrap.b32 	%r1881, %r1877, %r1878, 3;
	shf.l.wrap.b32 	%r1882, %r1878, %r1877, 3;
	mov.b64 	%rd1509, {%r1882, %r1881};
	shr.u64 	%rd1510, %rd1494, 6;
	xor.b64  	%rd1511, %rd1508, %rd1510;
	xor.b64  	%rd1512, %rd1511, %rd1509;
	shf.r.wrap.b32 	%r1883, %r1488, %r1487, 1;
	shf.r.wrap.b32 	%r1884, %r1487, %r1488, 1;
	mov.b64 	%rd1513, {%r1884, %r1883};
	shf.r.wrap.b32 	%r1885, %r1488, %r1487, 8;
	shf.r.wrap.b32 	%r1886, %r1487, %r1488, 8;
	mov.b64 	%rd1514, {%r1886, %r1885};
	shr.u64 	%rd1515, %rd941, 7;
	xor.b64  	%rd1516, %rd1513, %rd1515;
	xor.b64  	%rd1517, %rd1516, %rd1514;
	add.s64 	%rd1518, %rd1429, %rd928;
	add.s64 	%rd1519, %rd1518, %rd1512;
	add.s64 	%rd1520, %rd1519, %rd1517;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1887,%dummy}, %rd1507;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1888}, %rd1507;
	}
	shf.r.wrap.b32 	%r1889, %r1888, %r1887, 19;
	shf.r.wrap.b32 	%r1890, %r1887, %r1888, 19;
	mov.b64 	%rd1521, {%r1890, %r1889};
	shf.l.wrap.b32 	%r1891, %r1887, %r1888, 3;
	shf.l.wrap.b32 	%r1892, %r1888, %r1887, 3;
	mov.b64 	%rd1522, {%r1892, %r1891};
	shr.u64 	%rd1523, %rd1507, 6;
	xor.b64  	%rd1524, %rd1521, %rd1523;
	xor.b64  	%rd1525, %rd1524, %rd1522;
	shf.r.wrap.b32 	%r1893, %r1500, %r1499, 1;
	shf.r.wrap.b32 	%r1894, %r1499, %r1500, 1;
	mov.b64 	%rd1526, {%r1894, %r1893};
	shf.r.wrap.b32 	%r1895, %r1500, %r1499, 8;
	shf.r.wrap.b32 	%r1896, %r1499, %r1500, 8;
	mov.b64 	%rd1527, {%r1896, %r1895};
	shr.u64 	%rd1528, %rd954, 7;
	xor.b64  	%rd1529, %rd1526, %rd1528;
	xor.b64  	%rd1530, %rd1529, %rd1527;
	add.s64 	%rd1531, %rd1442, %rd941;
	add.s64 	%rd1532, %rd1531, %rd1525;
	add.s64 	%rd1533, %rd1532, %rd1530;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1897,%dummy}, %rd1520;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1898}, %rd1520;
	}
	shf.r.wrap.b32 	%r1899, %r1898, %r1897, 19;
	shf.r.wrap.b32 	%r1900, %r1897, %r1898, 19;
	mov.b64 	%rd1534, {%r1900, %r1899};
	shf.l.wrap.b32 	%r1901, %r1897, %r1898, 3;
	shf.l.wrap.b32 	%r1902, %r1898, %r1897, 3;
	mov.b64 	%rd1535, {%r1902, %r1901};
	shr.u64 	%rd1536, %rd1520, 6;
	xor.b64  	%rd1537, %rd1534, %rd1536;
	xor.b64  	%rd1538, %rd1537, %rd1535;
	shf.r.wrap.b32 	%r1903, %r1512, %r1511, 1;
	shf.r.wrap.b32 	%r1904, %r1511, %r1512, 1;
	mov.b64 	%rd1539, {%r1904, %r1903};
	shf.r.wrap.b32 	%r1905, %r1512, %r1511, 8;
	shf.r.wrap.b32 	%r1906, %r1511, %r1512, 8;
	mov.b64 	%rd1540, {%r1906, %r1905};
	shr.u64 	%rd1541, %rd967, 7;
	xor.b64  	%rd1542, %rd1539, %rd1541;
	xor.b64  	%rd1543, %rd1542, %rd1540;
	add.s64 	%rd1544, %rd1455, %rd954;
	add.s64 	%rd1545, %rd1544, %rd1538;
	add.s64 	%rd1546, %rd1545, %rd1543;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1907,%dummy}, %rd1533;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1908}, %rd1533;
	}
	shf.r.wrap.b32 	%r1909, %r1908, %r1907, 19;
	shf.r.wrap.b32 	%r1910, %r1907, %r1908, 19;
	mov.b64 	%rd1547, {%r1910, %r1909};
	shf.l.wrap.b32 	%r1911, %r1907, %r1908, 3;
	shf.l.wrap.b32 	%r1912, %r1908, %r1907, 3;
	mov.b64 	%rd1548, {%r1912, %r1911};
	shr.u64 	%rd1549, %rd1533, 6;
	xor.b64  	%rd1550, %rd1547, %rd1549;
	xor.b64  	%rd1551, %rd1550, %rd1548;
	shf.r.wrap.b32 	%r1913, %r1522, %r1521, 1;
	shf.r.wrap.b32 	%r1914, %r1521, %r1522, 1;
	mov.b64 	%rd1552, {%r1914, %r1913};
	shf.r.wrap.b32 	%r1915, %r1522, %r1521, 8;
	shf.r.wrap.b32 	%r1916, %r1521, %r1522, 8;
	mov.b64 	%rd1553, {%r1916, %r1915};
	shr.u64 	%rd1554, %rd980, 7;
	xor.b64  	%rd1555, %rd1552, %rd1554;
	xor.b64  	%rd1556, %rd1555, %rd1553;
	add.s64 	%rd1557, %rd1468, %rd967;
	add.s64 	%rd1558, %rd1557, %rd1551;
	add.s64 	%rd1559, %rd1558, %rd1556;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1917,%dummy}, %rd1546;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1918}, %rd1546;
	}
	shf.r.wrap.b32 	%r1919, %r1918, %r1917, 19;
	shf.r.wrap.b32 	%r1920, %r1917, %r1918, 19;
	mov.b64 	%rd1560, {%r1920, %r1919};
	shf.l.wrap.b32 	%r1921, %r1917, %r1918, 3;
	shf.l.wrap.b32 	%r1922, %r1918, %r1917, 3;
	mov.b64 	%rd1561, {%r1922, %r1921};
	shr.u64 	%rd1562, %rd1546, 6;
	xor.b64  	%rd1563, %rd1560, %rd1562;
	xor.b64  	%rd1564, %rd1563, %rd1561;
	shf.r.wrap.b32 	%r1923, %r1532, %r1531, 1;
	shf.r.wrap.b32 	%r1924, %r1531, %r1532, 1;
	mov.b64 	%rd1565, {%r1924, %r1923};
	shf.r.wrap.b32 	%r1925, %r1532, %r1531, 8;
	shf.r.wrap.b32 	%r1926, %r1531, %r1532, 8;
	mov.b64 	%rd1566, {%r1926, %r1925};
	shr.u64 	%rd1567, %rd993, 7;
	xor.b64  	%rd1568, %rd1565, %rd1567;
	xor.b64  	%rd1569, %rd1568, %rd1566;
	add.s64 	%rd1570, %rd1481, %rd980;
	add.s64 	%rd1571, %rd1570, %rd1564;
	add.s64 	%rd1572, %rd1571, %rd1569;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1927,%dummy}, %rd1559;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1928}, %rd1559;
	}
	shf.r.wrap.b32 	%r1929, %r1928, %r1927, 19;
	shf.r.wrap.b32 	%r1930, %r1927, %r1928, 19;
	mov.b64 	%rd1573, {%r1930, %r1929};
	shf.l.wrap.b32 	%r1931, %r1927, %r1928, 3;
	shf.l.wrap.b32 	%r1932, %r1928, %r1927, 3;
	mov.b64 	%rd1574, {%r1932, %r1931};
	shr.u64 	%rd1575, %rd1559, 6;
	xor.b64  	%rd1576, %rd1573, %rd1575;
	xor.b64  	%rd1577, %rd1576, %rd1574;
	shf.r.wrap.b32 	%r1933, %r1798, %r1797, 1;
	shf.r.wrap.b32 	%r1934, %r1797, %r1798, 1;
	mov.b64 	%rd1578, {%r1934, %r1933};
	shf.r.wrap.b32 	%r1935, %r1798, %r1797, 8;
	shf.r.wrap.b32 	%r1936, %r1797, %r1798, 8;
	mov.b64 	%rd1579, {%r1936, %r1935};
	shr.u64 	%rd1580, %rd1006, 7;
	xor.b64  	%rd1581, %rd1578, %rd1580;
	xor.b64  	%rd1582, %rd1581, %rd1579;
	add.s64 	%rd1583, %rd1494, %rd993;
	add.s64 	%rd1584, %rd1583, %rd1577;
	add.s64 	%rd1585, %rd1584, %rd1582;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1937,%dummy}, %rd1572;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1938}, %rd1572;
	}
	shf.r.wrap.b32 	%r1939, %r1938, %r1937, 19;
	shf.r.wrap.b32 	%r1940, %r1937, %r1938, 19;
	mov.b64 	%rd1586, {%r1940, %r1939};
	shf.l.wrap.b32 	%r1941, %r1937, %r1938, 3;
	shf.l.wrap.b32 	%r1942, %r1938, %r1937, 3;
	mov.b64 	%rd1587, {%r1942, %r1941};
	shr.u64 	%rd1588, %rd1572, 6;
	xor.b64  	%rd1589, %rd1586, %rd1588;
	xor.b64  	%rd1590, %rd1589, %rd1587;
	shf.r.wrap.b32 	%r1943, %r1808, %r1807, 1;
	shf.r.wrap.b32 	%r1944, %r1807, %r1808, 1;
	mov.b64 	%rd1591, {%r1944, %r1943};
	shf.r.wrap.b32 	%r1945, %r1808, %r1807, 8;
	shf.r.wrap.b32 	%r1946, %r1807, %r1808, 8;
	mov.b64 	%rd1592, {%r1946, %r1945};
	shr.u64 	%rd1593, %rd1019, 7;
	xor.b64  	%rd1594, %rd1591, %rd1593;
	xor.b64  	%rd1595, %rd1594, %rd1592;
	add.s64 	%rd1596, %rd1507, %rd1006;
	add.s64 	%rd1597, %rd1596, %rd1590;
	add.s64 	%rd1598, %rd1597, %rd1595;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1947,%dummy}, %rd1585;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1948}, %rd1585;
	}
	shf.r.wrap.b32 	%r1949, %r1948, %r1947, 19;
	shf.r.wrap.b32 	%r1950, %r1947, %r1948, 19;
	mov.b64 	%rd1599, {%r1950, %r1949};
	shf.l.wrap.b32 	%r1951, %r1947, %r1948, 3;
	shf.l.wrap.b32 	%r1952, %r1948, %r1947, 3;
	mov.b64 	%rd1600, {%r1952, %r1951};
	shr.u64 	%rd1601, %rd1585, 6;
	xor.b64  	%rd1602, %rd1599, %rd1601;
	xor.b64  	%rd1603, %rd1602, %rd1600;
	shf.r.wrap.b32 	%r1953, %r1818, %r1817, 1;
	shf.r.wrap.b32 	%r1954, %r1817, %r1818, 1;
	mov.b64 	%rd1604, {%r1954, %r1953};
	shf.r.wrap.b32 	%r1955, %r1818, %r1817, 8;
	shf.r.wrap.b32 	%r1956, %r1817, %r1818, 8;
	mov.b64 	%rd1605, {%r1956, %r1955};
	shr.u64 	%rd1606, %rd1416, 7;
	xor.b64  	%rd1607, %rd1604, %rd1606;
	xor.b64  	%rd1608, %rd1607, %rd1605;
	add.s64 	%rd1609, %rd1520, %rd1019;
	add.s64 	%rd1610, %rd1609, %rd1603;
	add.s64 	%rd1611, %rd1610, %rd1608;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1957,%dummy}, %rd1392;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1958}, %rd1392;
	}
	shf.r.wrap.b32 	%r1959, %r1958, %r1957, 14;
	shf.r.wrap.b32 	%r1960, %r1957, %r1958, 14;
	mov.b64 	%rd1612, {%r1960, %r1959};
	shf.r.wrap.b32 	%r1961, %r1958, %r1957, 18;
	shf.r.wrap.b32 	%r1962, %r1957, %r1958, 18;
	mov.b64 	%rd1613, {%r1962, %r1961};
	xor.b64  	%rd1614, %rd1613, %rd1612;
	shf.l.wrap.b32 	%r1963, %r1957, %r1958, 23;
	shf.l.wrap.b32 	%r1964, %r1958, %r1957, 23;
	mov.b64 	%rd1615, {%r1964, %r1963};
	xor.b64  	%rd1616, %rd1614, %rd1615;
	xor.b64  	%rd1617, %rd1368, %rd1344;
	and.b64  	%rd1618, %rd1617, %rd1392;
	xor.b64  	%rd1619, %rd1618, %rd1344;
	add.s64 	%rd1620, %rd1619, %rd1320;
	add.s64 	%rd1621, %rd1620, %rd1416;
	ld.const.u64 	%rd8954, [k_sha512+256];
	add.s64 	%rd1622, %rd1621, %rd8954;
	add.s64 	%rd1623, %rd1622, %rd1616;
	add.s64 	%rd1624, %rd1623, %rd1331;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1965,%dummy}, %rd1403;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1966}, %rd1403;
	}
	shf.r.wrap.b32 	%r1967, %r1966, %r1965, 28;
	shf.r.wrap.b32 	%r1968, %r1965, %r1966, 28;
	mov.b64 	%rd1625, {%r1968, %r1967};
	shf.l.wrap.b32 	%r1969, %r1965, %r1966, 30;
	shf.l.wrap.b32 	%r1970, %r1966, %r1965, 30;
	mov.b64 	%rd1626, {%r1970, %r1969};
	xor.b64  	%rd1627, %rd1626, %rd1625;
	shf.l.wrap.b32 	%r1971, %r1965, %r1966, 25;
	shf.l.wrap.b32 	%r1972, %r1966, %r1965, 25;
	mov.b64 	%rd1628, {%r1972, %r1971};
	xor.b64  	%rd1629, %rd1627, %rd1628;
	xor.b64  	%rd1630, %rd1403, %rd1355;
	xor.b64  	%rd1631, %rd1403, %rd1379;
	and.b64  	%rd1632, %rd1631, %rd1630;
	xor.b64  	%rd1633, %rd1632, %rd1403;
	add.s64 	%rd1634, %rd1623, %rd1633;
	add.s64 	%rd1635, %rd1634, %rd1629;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1973,%dummy}, %rd1624;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1974}, %rd1624;
	}
	shf.r.wrap.b32 	%r1975, %r1974, %r1973, 14;
	shf.r.wrap.b32 	%r1976, %r1973, %r1974, 14;
	mov.b64 	%rd1636, {%r1976, %r1975};
	shf.r.wrap.b32 	%r1977, %r1974, %r1973, 18;
	shf.r.wrap.b32 	%r1978, %r1973, %r1974, 18;
	mov.b64 	%rd1637, {%r1978, %r1977};
	xor.b64  	%rd1638, %rd1637, %rd1636;
	shf.l.wrap.b32 	%r1979, %r1973, %r1974, 23;
	shf.l.wrap.b32 	%r1980, %r1974, %r1973, 23;
	mov.b64 	%rd1639, {%r1980, %r1979};
	xor.b64  	%rd1640, %rd1638, %rd1639;
	xor.b64  	%rd1641, %rd1392, %rd1368;
	and.b64  	%rd1642, %rd1624, %rd1641;
	xor.b64  	%rd1643, %rd1642, %rd1368;
	add.s64 	%rd1644, %rd1429, %rd1344;
	ld.const.u64 	%rd8953, [k_sha512+264];
	add.s64 	%rd1645, %rd1644, %rd8953;
	add.s64 	%rd1646, %rd1645, %rd1643;
	add.s64 	%rd1647, %rd1646, %rd1640;
	add.s64 	%rd1648, %rd1647, %rd1355;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1981,%dummy}, %rd1635;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1982}, %rd1635;
	}
	shf.r.wrap.b32 	%r1983, %r1982, %r1981, 28;
	shf.r.wrap.b32 	%r1984, %r1981, %r1982, 28;
	mov.b64 	%rd1649, {%r1984, %r1983};
	shf.l.wrap.b32 	%r1985, %r1981, %r1982, 30;
	shf.l.wrap.b32 	%r1986, %r1982, %r1981, 30;
	mov.b64 	%rd1650, {%r1986, %r1985};
	xor.b64  	%rd1651, %rd1650, %rd1649;
	shf.l.wrap.b32 	%r1987, %r1981, %r1982, 25;
	shf.l.wrap.b32 	%r1988, %r1982, %r1981, 25;
	mov.b64 	%rd1652, {%r1988, %r1987};
	xor.b64  	%rd1653, %rd1651, %rd1652;
	xor.b64  	%rd1654, %rd1635, %rd1379;
	xor.b64  	%rd1655, %rd1635, %rd1403;
	and.b64  	%rd1656, %rd1655, %rd1654;
	xor.b64  	%rd1657, %rd1656, %rd1635;
	add.s64 	%rd1658, %rd1647, %rd1657;
	add.s64 	%rd1659, %rd1658, %rd1653;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1989,%dummy}, %rd1648;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1990}, %rd1648;
	}
	shf.r.wrap.b32 	%r1991, %r1990, %r1989, 14;
	shf.r.wrap.b32 	%r1992, %r1989, %r1990, 14;
	mov.b64 	%rd1660, {%r1992, %r1991};
	shf.r.wrap.b32 	%r1993, %r1990, %r1989, 18;
	shf.r.wrap.b32 	%r1994, %r1989, %r1990, 18;
	mov.b64 	%rd1661, {%r1994, %r1993};
	xor.b64  	%rd1662, %rd1661, %rd1660;
	shf.l.wrap.b32 	%r1995, %r1989, %r1990, 23;
	shf.l.wrap.b32 	%r1996, %r1990, %r1989, 23;
	mov.b64 	%rd1663, {%r1996, %r1995};
	xor.b64  	%rd1664, %rd1662, %rd1663;
	xor.b64  	%rd1665, %rd1624, %rd1392;
	and.b64  	%rd1666, %rd1648, %rd1665;
	xor.b64  	%rd1667, %rd1666, %rd1392;
	add.s64 	%rd1668, %rd1442, %rd1368;
	ld.const.u64 	%rd8952, [k_sha512+272];
	add.s64 	%rd1669, %rd1668, %rd8952;
	add.s64 	%rd1670, %rd1669, %rd1667;
	add.s64 	%rd1671, %rd1670, %rd1664;
	add.s64 	%rd1672, %rd1671, %rd1379;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1997,%dummy}, %rd1659;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1998}, %rd1659;
	}
	shf.r.wrap.b32 	%r1999, %r1998, %r1997, 28;
	shf.r.wrap.b32 	%r2000, %r1997, %r1998, 28;
	mov.b64 	%rd1673, {%r2000, %r1999};
	shf.l.wrap.b32 	%r2001, %r1997, %r1998, 30;
	shf.l.wrap.b32 	%r2002, %r1998, %r1997, 30;
	mov.b64 	%rd1674, {%r2002, %r2001};
	xor.b64  	%rd1675, %rd1674, %rd1673;
	shf.l.wrap.b32 	%r2003, %r1997, %r1998, 25;
	shf.l.wrap.b32 	%r2004, %r1998, %r1997, 25;
	mov.b64 	%rd1676, {%r2004, %r2003};
	xor.b64  	%rd1677, %rd1675, %rd1676;
	xor.b64  	%rd1678, %rd1659, %rd1403;
	xor.b64  	%rd1679, %rd1659, %rd1635;
	and.b64  	%rd1680, %rd1679, %rd1678;
	xor.b64  	%rd1681, %rd1680, %rd1659;
	add.s64 	%rd1682, %rd1671, %rd1681;
	add.s64 	%rd1683, %rd1682, %rd1677;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2005,%dummy}, %rd1672;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2006}, %rd1672;
	}
	shf.r.wrap.b32 	%r2007, %r2006, %r2005, 14;
	shf.r.wrap.b32 	%r2008, %r2005, %r2006, 14;
	mov.b64 	%rd1684, {%r2008, %r2007};
	shf.r.wrap.b32 	%r2009, %r2006, %r2005, 18;
	shf.r.wrap.b32 	%r2010, %r2005, %r2006, 18;
	mov.b64 	%rd1685, {%r2010, %r2009};
	xor.b64  	%rd1686, %rd1685, %rd1684;
	shf.l.wrap.b32 	%r2011, %r2005, %r2006, 23;
	shf.l.wrap.b32 	%r2012, %r2006, %r2005, 23;
	mov.b64 	%rd1687, {%r2012, %r2011};
	xor.b64  	%rd1688, %rd1686, %rd1687;
	xor.b64  	%rd1689, %rd1648, %rd1624;
	and.b64  	%rd1690, %rd1672, %rd1689;
	xor.b64  	%rd1691, %rd1690, %rd1624;
	add.s64 	%rd1692, %rd1455, %rd1392;
	ld.const.u64 	%rd8951, [k_sha512+280];
	add.s64 	%rd1693, %rd1692, %rd8951;
	add.s64 	%rd1694, %rd1693, %rd1691;
	add.s64 	%rd1695, %rd1694, %rd1688;
	add.s64 	%rd1696, %rd1695, %rd1403;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2013,%dummy}, %rd1683;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2014}, %rd1683;
	}
	shf.r.wrap.b32 	%r2015, %r2014, %r2013, 28;
	shf.r.wrap.b32 	%r2016, %r2013, %r2014, 28;
	mov.b64 	%rd1697, {%r2016, %r2015};
	shf.l.wrap.b32 	%r2017, %r2013, %r2014, 30;
	shf.l.wrap.b32 	%r2018, %r2014, %r2013, 30;
	mov.b64 	%rd1698, {%r2018, %r2017};
	xor.b64  	%rd1699, %rd1698, %rd1697;
	shf.l.wrap.b32 	%r2019, %r2013, %r2014, 25;
	shf.l.wrap.b32 	%r2020, %r2014, %r2013, 25;
	mov.b64 	%rd1700, {%r2020, %r2019};
	xor.b64  	%rd1701, %rd1699, %rd1700;
	xor.b64  	%rd1702, %rd1683, %rd1635;
	xor.b64  	%rd1703, %rd1683, %rd1659;
	and.b64  	%rd1704, %rd1703, %rd1702;
	xor.b64  	%rd1705, %rd1704, %rd1683;
	add.s64 	%rd1706, %rd1695, %rd1705;
	add.s64 	%rd1707, %rd1706, %rd1701;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2021,%dummy}, %rd1696;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2022}, %rd1696;
	}
	shf.r.wrap.b32 	%r2023, %r2022, %r2021, 14;
	shf.r.wrap.b32 	%r2024, %r2021, %r2022, 14;
	mov.b64 	%rd1708, {%r2024, %r2023};
	shf.r.wrap.b32 	%r2025, %r2022, %r2021, 18;
	shf.r.wrap.b32 	%r2026, %r2021, %r2022, 18;
	mov.b64 	%rd1709, {%r2026, %r2025};
	xor.b64  	%rd1710, %rd1709, %rd1708;
	shf.l.wrap.b32 	%r2027, %r2021, %r2022, 23;
	shf.l.wrap.b32 	%r2028, %r2022, %r2021, 23;
	mov.b64 	%rd1711, {%r2028, %r2027};
	xor.b64  	%rd1712, %rd1710, %rd1711;
	xor.b64  	%rd1713, %rd1672, %rd1648;
	and.b64  	%rd1714, %rd1696, %rd1713;
	xor.b64  	%rd1715, %rd1714, %rd1648;
	add.s64 	%rd1716, %rd1624, %rd1468;
	ld.const.u64 	%rd8950, [k_sha512+288];
	add.s64 	%rd1717, %rd1716, %rd8950;
	add.s64 	%rd1718, %rd1717, %rd1715;
	add.s64 	%rd1719, %rd1718, %rd1712;
	add.s64 	%rd1720, %rd1719, %rd1635;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2029,%dummy}, %rd1707;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2030}, %rd1707;
	}
	shf.r.wrap.b32 	%r2031, %r2030, %r2029, 28;
	shf.r.wrap.b32 	%r2032, %r2029, %r2030, 28;
	mov.b64 	%rd1721, {%r2032, %r2031};
	shf.l.wrap.b32 	%r2033, %r2029, %r2030, 30;
	shf.l.wrap.b32 	%r2034, %r2030, %r2029, 30;
	mov.b64 	%rd1722, {%r2034, %r2033};
	xor.b64  	%rd1723, %rd1722, %rd1721;
	shf.l.wrap.b32 	%r2035, %r2029, %r2030, 25;
	shf.l.wrap.b32 	%r2036, %r2030, %r2029, 25;
	mov.b64 	%rd1724, {%r2036, %r2035};
	xor.b64  	%rd1725, %rd1723, %rd1724;
	xor.b64  	%rd1726, %rd1707, %rd1659;
	xor.b64  	%rd1727, %rd1707, %rd1683;
	and.b64  	%rd1728, %rd1727, %rd1726;
	xor.b64  	%rd1729, %rd1728, %rd1707;
	add.s64 	%rd1730, %rd1719, %rd1729;
	add.s64 	%rd1731, %rd1730, %rd1725;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2037,%dummy}, %rd1720;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2038}, %rd1720;
	}
	shf.r.wrap.b32 	%r2039, %r2038, %r2037, 14;
	shf.r.wrap.b32 	%r2040, %r2037, %r2038, 14;
	mov.b64 	%rd1732, {%r2040, %r2039};
	shf.r.wrap.b32 	%r2041, %r2038, %r2037, 18;
	shf.r.wrap.b32 	%r2042, %r2037, %r2038, 18;
	mov.b64 	%rd1733, {%r2042, %r2041};
	xor.b64  	%rd1734, %rd1733, %rd1732;
	shf.l.wrap.b32 	%r2043, %r2037, %r2038, 23;
	shf.l.wrap.b32 	%r2044, %r2038, %r2037, 23;
	mov.b64 	%rd1735, {%r2044, %r2043};
	xor.b64  	%rd1736, %rd1734, %rd1735;
	xor.b64  	%rd1737, %rd1696, %rd1672;
	and.b64  	%rd1738, %rd1720, %rd1737;
	xor.b64  	%rd1739, %rd1738, %rd1672;
	add.s64 	%rd1740, %rd1648, %rd1481;
	ld.const.u64 	%rd8949, [k_sha512+296];
	add.s64 	%rd1741, %rd1740, %rd8949;
	add.s64 	%rd1742, %rd1741, %rd1739;
	add.s64 	%rd1743, %rd1742, %rd1736;
	add.s64 	%rd1744, %rd1743, %rd1659;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2045,%dummy}, %rd1731;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2046}, %rd1731;
	}
	shf.r.wrap.b32 	%r2047, %r2046, %r2045, 28;
	shf.r.wrap.b32 	%r2048, %r2045, %r2046, 28;
	mov.b64 	%rd1745, {%r2048, %r2047};
	shf.l.wrap.b32 	%r2049, %r2045, %r2046, 30;
	shf.l.wrap.b32 	%r2050, %r2046, %r2045, 30;
	mov.b64 	%rd1746, {%r2050, %r2049};
	xor.b64  	%rd1747, %rd1746, %rd1745;
	shf.l.wrap.b32 	%r2051, %r2045, %r2046, 25;
	shf.l.wrap.b32 	%r2052, %r2046, %r2045, 25;
	mov.b64 	%rd1748, {%r2052, %r2051};
	xor.b64  	%rd1749, %rd1747, %rd1748;
	xor.b64  	%rd1750, %rd1731, %rd1683;
	xor.b64  	%rd1751, %rd1731, %rd1707;
	and.b64  	%rd1752, %rd1751, %rd1750;
	xor.b64  	%rd1753, %rd1752, %rd1731;
	add.s64 	%rd1754, %rd1743, %rd1753;
	add.s64 	%rd1755, %rd1754, %rd1749;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2053,%dummy}, %rd1744;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2054}, %rd1744;
	}
	shf.r.wrap.b32 	%r2055, %r2054, %r2053, 14;
	shf.r.wrap.b32 	%r2056, %r2053, %r2054, 14;
	mov.b64 	%rd1756, {%r2056, %r2055};
	shf.r.wrap.b32 	%r2057, %r2054, %r2053, 18;
	shf.r.wrap.b32 	%r2058, %r2053, %r2054, 18;
	mov.b64 	%rd1757, {%r2058, %r2057};
	xor.b64  	%rd1758, %rd1757, %rd1756;
	shf.l.wrap.b32 	%r2059, %r2053, %r2054, 23;
	shf.l.wrap.b32 	%r2060, %r2054, %r2053, 23;
	mov.b64 	%rd1759, {%r2060, %r2059};
	xor.b64  	%rd1760, %rd1758, %rd1759;
	xor.b64  	%rd1761, %rd1720, %rd1696;
	and.b64  	%rd1762, %rd1744, %rd1761;
	xor.b64  	%rd1763, %rd1762, %rd1696;
	add.s64 	%rd1764, %rd1672, %rd1494;
	ld.const.u64 	%rd8948, [k_sha512+304];
	add.s64 	%rd1765, %rd1764, %rd8948;
	add.s64 	%rd1766, %rd1765, %rd1763;
	add.s64 	%rd1767, %rd1766, %rd1760;
	add.s64 	%rd1768, %rd1767, %rd1683;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2061,%dummy}, %rd1755;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2062}, %rd1755;
	}
	shf.r.wrap.b32 	%r2063, %r2062, %r2061, 28;
	shf.r.wrap.b32 	%r2064, %r2061, %r2062, 28;
	mov.b64 	%rd1769, {%r2064, %r2063};
	shf.l.wrap.b32 	%r2065, %r2061, %r2062, 30;
	shf.l.wrap.b32 	%r2066, %r2062, %r2061, 30;
	mov.b64 	%rd1770, {%r2066, %r2065};
	xor.b64  	%rd1771, %rd1770, %rd1769;
	shf.l.wrap.b32 	%r2067, %r2061, %r2062, 25;
	shf.l.wrap.b32 	%r2068, %r2062, %r2061, 25;
	mov.b64 	%rd1772, {%r2068, %r2067};
	xor.b64  	%rd1773, %rd1771, %rd1772;
	xor.b64  	%rd1774, %rd1755, %rd1707;
	xor.b64  	%rd1775, %rd1755, %rd1731;
	and.b64  	%rd1776, %rd1775, %rd1774;
	xor.b64  	%rd1777, %rd1776, %rd1755;
	add.s64 	%rd1778, %rd1767, %rd1777;
	add.s64 	%rd1779, %rd1778, %rd1773;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2069,%dummy}, %rd1768;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2070}, %rd1768;
	}
	shf.r.wrap.b32 	%r2071, %r2070, %r2069, 14;
	shf.r.wrap.b32 	%r2072, %r2069, %r2070, 14;
	mov.b64 	%rd1780, {%r2072, %r2071};
	shf.r.wrap.b32 	%r2073, %r2070, %r2069, 18;
	shf.r.wrap.b32 	%r2074, %r2069, %r2070, 18;
	mov.b64 	%rd1781, {%r2074, %r2073};
	xor.b64  	%rd1782, %rd1781, %rd1780;
	shf.l.wrap.b32 	%r2075, %r2069, %r2070, 23;
	shf.l.wrap.b32 	%r2076, %r2070, %r2069, 23;
	mov.b64 	%rd1783, {%r2076, %r2075};
	xor.b64  	%rd1784, %rd1782, %rd1783;
	xor.b64  	%rd1785, %rd1744, %rd1720;
	and.b64  	%rd1786, %rd1768, %rd1785;
	xor.b64  	%rd1787, %rd1786, %rd1720;
	add.s64 	%rd1788, %rd1696, %rd1507;
	ld.const.u64 	%rd8947, [k_sha512+312];
	add.s64 	%rd1789, %rd1788, %rd8947;
	add.s64 	%rd1790, %rd1789, %rd1787;
	add.s64 	%rd1791, %rd1790, %rd1784;
	add.s64 	%rd1792, %rd1791, %rd1707;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2077,%dummy}, %rd1779;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2078}, %rd1779;
	}
	shf.r.wrap.b32 	%r2079, %r2078, %r2077, 28;
	shf.r.wrap.b32 	%r2080, %r2077, %r2078, 28;
	mov.b64 	%rd1793, {%r2080, %r2079};
	shf.l.wrap.b32 	%r2081, %r2077, %r2078, 30;
	shf.l.wrap.b32 	%r2082, %r2078, %r2077, 30;
	mov.b64 	%rd1794, {%r2082, %r2081};
	xor.b64  	%rd1795, %rd1794, %rd1793;
	shf.l.wrap.b32 	%r2083, %r2077, %r2078, 25;
	shf.l.wrap.b32 	%r2084, %r2078, %r2077, 25;
	mov.b64 	%rd1796, {%r2084, %r2083};
	xor.b64  	%rd1797, %rd1795, %rd1796;
	xor.b64  	%rd1798, %rd1779, %rd1731;
	xor.b64  	%rd1799, %rd1779, %rd1755;
	and.b64  	%rd1800, %rd1799, %rd1798;
	xor.b64  	%rd1801, %rd1800, %rd1779;
	add.s64 	%rd1802, %rd1791, %rd1801;
	add.s64 	%rd1803, %rd1802, %rd1797;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2085,%dummy}, %rd1792;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2086}, %rd1792;
	}
	shf.r.wrap.b32 	%r2087, %r2086, %r2085, 14;
	shf.r.wrap.b32 	%r2088, %r2085, %r2086, 14;
	mov.b64 	%rd1804, {%r2088, %r2087};
	shf.r.wrap.b32 	%r2089, %r2086, %r2085, 18;
	shf.r.wrap.b32 	%r2090, %r2085, %r2086, 18;
	mov.b64 	%rd1805, {%r2090, %r2089};
	xor.b64  	%rd1806, %rd1805, %rd1804;
	shf.l.wrap.b32 	%r2091, %r2085, %r2086, 23;
	shf.l.wrap.b32 	%r2092, %r2086, %r2085, 23;
	mov.b64 	%rd1807, {%r2092, %r2091};
	xor.b64  	%rd1808, %rd1806, %rd1807;
	xor.b64  	%rd1809, %rd1768, %rd1744;
	and.b64  	%rd1810, %rd1792, %rd1809;
	xor.b64  	%rd1811, %rd1810, %rd1744;
	add.s64 	%rd1812, %rd1720, %rd1520;
	ld.const.u64 	%rd8946, [k_sha512+320];
	add.s64 	%rd1813, %rd1812, %rd8946;
	add.s64 	%rd1814, %rd1813, %rd1811;
	add.s64 	%rd1815, %rd1814, %rd1808;
	add.s64 	%rd1816, %rd1815, %rd1731;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2093,%dummy}, %rd1803;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2094}, %rd1803;
	}
	shf.r.wrap.b32 	%r2095, %r2094, %r2093, 28;
	shf.r.wrap.b32 	%r2096, %r2093, %r2094, 28;
	mov.b64 	%rd1817, {%r2096, %r2095};
	shf.l.wrap.b32 	%r2097, %r2093, %r2094, 30;
	shf.l.wrap.b32 	%r2098, %r2094, %r2093, 30;
	mov.b64 	%rd1818, {%r2098, %r2097};
	xor.b64  	%rd1819, %rd1818, %rd1817;
	shf.l.wrap.b32 	%r2099, %r2093, %r2094, 25;
	shf.l.wrap.b32 	%r2100, %r2094, %r2093, 25;
	mov.b64 	%rd1820, {%r2100, %r2099};
	xor.b64  	%rd1821, %rd1819, %rd1820;
	xor.b64  	%rd1822, %rd1803, %rd1755;
	xor.b64  	%rd1823, %rd1803, %rd1779;
	and.b64  	%rd1824, %rd1823, %rd1822;
	xor.b64  	%rd1825, %rd1824, %rd1803;
	add.s64 	%rd1826, %rd1815, %rd1825;
	add.s64 	%rd1827, %rd1826, %rd1821;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2101,%dummy}, %rd1816;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2102}, %rd1816;
	}
	shf.r.wrap.b32 	%r2103, %r2102, %r2101, 14;
	shf.r.wrap.b32 	%r2104, %r2101, %r2102, 14;
	mov.b64 	%rd1828, {%r2104, %r2103};
	shf.r.wrap.b32 	%r2105, %r2102, %r2101, 18;
	shf.r.wrap.b32 	%r2106, %r2101, %r2102, 18;
	mov.b64 	%rd1829, {%r2106, %r2105};
	xor.b64  	%rd1830, %rd1829, %rd1828;
	shf.l.wrap.b32 	%r2107, %r2101, %r2102, 23;
	shf.l.wrap.b32 	%r2108, %r2102, %r2101, 23;
	mov.b64 	%rd1831, {%r2108, %r2107};
	xor.b64  	%rd1832, %rd1830, %rd1831;
	xor.b64  	%rd1833, %rd1792, %rd1768;
	and.b64  	%rd1834, %rd1816, %rd1833;
	xor.b64  	%rd1835, %rd1834, %rd1768;
	add.s64 	%rd1836, %rd1744, %rd1533;
	ld.const.u64 	%rd8945, [k_sha512+328];
	add.s64 	%rd1837, %rd1836, %rd8945;
	add.s64 	%rd1838, %rd1837, %rd1835;
	add.s64 	%rd1839, %rd1838, %rd1832;
	add.s64 	%rd1840, %rd1839, %rd1755;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2109,%dummy}, %rd1827;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2110}, %rd1827;
	}
	shf.r.wrap.b32 	%r2111, %r2110, %r2109, 28;
	shf.r.wrap.b32 	%r2112, %r2109, %r2110, 28;
	mov.b64 	%rd1841, {%r2112, %r2111};
	shf.l.wrap.b32 	%r2113, %r2109, %r2110, 30;
	shf.l.wrap.b32 	%r2114, %r2110, %r2109, 30;
	mov.b64 	%rd1842, {%r2114, %r2113};
	xor.b64  	%rd1843, %rd1842, %rd1841;
	shf.l.wrap.b32 	%r2115, %r2109, %r2110, 25;
	shf.l.wrap.b32 	%r2116, %r2110, %r2109, 25;
	mov.b64 	%rd1844, {%r2116, %r2115};
	xor.b64  	%rd1845, %rd1843, %rd1844;
	xor.b64  	%rd1846, %rd1827, %rd1779;
	xor.b64  	%rd1847, %rd1827, %rd1803;
	and.b64  	%rd1848, %rd1847, %rd1846;
	xor.b64  	%rd1849, %rd1848, %rd1827;
	add.s64 	%rd1850, %rd1839, %rd1849;
	add.s64 	%rd1851, %rd1850, %rd1845;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2117,%dummy}, %rd1840;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2118}, %rd1840;
	}
	shf.r.wrap.b32 	%r2119, %r2118, %r2117, 14;
	shf.r.wrap.b32 	%r2120, %r2117, %r2118, 14;
	mov.b64 	%rd1852, {%r2120, %r2119};
	shf.r.wrap.b32 	%r2121, %r2118, %r2117, 18;
	shf.r.wrap.b32 	%r2122, %r2117, %r2118, 18;
	mov.b64 	%rd1853, {%r2122, %r2121};
	xor.b64  	%rd1854, %rd1853, %rd1852;
	shf.l.wrap.b32 	%r2123, %r2117, %r2118, 23;
	shf.l.wrap.b32 	%r2124, %r2118, %r2117, 23;
	mov.b64 	%rd1855, {%r2124, %r2123};
	xor.b64  	%rd1856, %rd1854, %rd1855;
	xor.b64  	%rd1857, %rd1816, %rd1792;
	and.b64  	%rd1858, %rd1840, %rd1857;
	xor.b64  	%rd1859, %rd1858, %rd1792;
	add.s64 	%rd1860, %rd1768, %rd1546;
	ld.const.u64 	%rd8944, [k_sha512+336];
	add.s64 	%rd1861, %rd1860, %rd8944;
	add.s64 	%rd1862, %rd1861, %rd1859;
	add.s64 	%rd1863, %rd1862, %rd1856;
	add.s64 	%rd1864, %rd1863, %rd1779;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2125,%dummy}, %rd1851;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2126}, %rd1851;
	}
	shf.r.wrap.b32 	%r2127, %r2126, %r2125, 28;
	shf.r.wrap.b32 	%r2128, %r2125, %r2126, 28;
	mov.b64 	%rd1865, {%r2128, %r2127};
	shf.l.wrap.b32 	%r2129, %r2125, %r2126, 30;
	shf.l.wrap.b32 	%r2130, %r2126, %r2125, 30;
	mov.b64 	%rd1866, {%r2130, %r2129};
	xor.b64  	%rd1867, %rd1866, %rd1865;
	shf.l.wrap.b32 	%r2131, %r2125, %r2126, 25;
	shf.l.wrap.b32 	%r2132, %r2126, %r2125, 25;
	mov.b64 	%rd1868, {%r2132, %r2131};
	xor.b64  	%rd1869, %rd1867, %rd1868;
	xor.b64  	%rd1870, %rd1851, %rd1803;
	xor.b64  	%rd1871, %rd1851, %rd1827;
	and.b64  	%rd1872, %rd1871, %rd1870;
	xor.b64  	%rd1873, %rd1872, %rd1851;
	add.s64 	%rd1874, %rd1863, %rd1873;
	add.s64 	%rd1875, %rd1874, %rd1869;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2133,%dummy}, %rd1864;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2134}, %rd1864;
	}
	shf.r.wrap.b32 	%r2135, %r2134, %r2133, 14;
	shf.r.wrap.b32 	%r2136, %r2133, %r2134, 14;
	mov.b64 	%rd1876, {%r2136, %r2135};
	shf.r.wrap.b32 	%r2137, %r2134, %r2133, 18;
	shf.r.wrap.b32 	%r2138, %r2133, %r2134, 18;
	mov.b64 	%rd1877, {%r2138, %r2137};
	xor.b64  	%rd1878, %rd1877, %rd1876;
	shf.l.wrap.b32 	%r2139, %r2133, %r2134, 23;
	shf.l.wrap.b32 	%r2140, %r2134, %r2133, 23;
	mov.b64 	%rd1879, {%r2140, %r2139};
	xor.b64  	%rd1880, %rd1878, %rd1879;
	xor.b64  	%rd1881, %rd1840, %rd1816;
	and.b64  	%rd1882, %rd1864, %rd1881;
	xor.b64  	%rd1883, %rd1882, %rd1816;
	add.s64 	%rd1884, %rd1792, %rd1559;
	ld.const.u64 	%rd8943, [k_sha512+344];
	add.s64 	%rd1885, %rd1884, %rd8943;
	add.s64 	%rd1886, %rd1885, %rd1883;
	add.s64 	%rd1887, %rd1886, %rd1880;
	add.s64 	%rd1888, %rd1887, %rd1803;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2141,%dummy}, %rd1875;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2142}, %rd1875;
	}
	shf.r.wrap.b32 	%r2143, %r2142, %r2141, 28;
	shf.r.wrap.b32 	%r2144, %r2141, %r2142, 28;
	mov.b64 	%rd1889, {%r2144, %r2143};
	shf.l.wrap.b32 	%r2145, %r2141, %r2142, 30;
	shf.l.wrap.b32 	%r2146, %r2142, %r2141, 30;
	mov.b64 	%rd1890, {%r2146, %r2145};
	xor.b64  	%rd1891, %rd1890, %rd1889;
	shf.l.wrap.b32 	%r2147, %r2141, %r2142, 25;
	shf.l.wrap.b32 	%r2148, %r2142, %r2141, 25;
	mov.b64 	%rd1892, {%r2148, %r2147};
	xor.b64  	%rd1893, %rd1891, %rd1892;
	xor.b64  	%rd1894, %rd1875, %rd1827;
	xor.b64  	%rd1895, %rd1875, %rd1851;
	and.b64  	%rd1896, %rd1895, %rd1894;
	xor.b64  	%rd1897, %rd1896, %rd1875;
	add.s64 	%rd1898, %rd1887, %rd1897;
	add.s64 	%rd1899, %rd1898, %rd1893;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2149,%dummy}, %rd1888;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2150}, %rd1888;
	}
	shf.r.wrap.b32 	%r2151, %r2150, %r2149, 14;
	shf.r.wrap.b32 	%r2152, %r2149, %r2150, 14;
	mov.b64 	%rd1900, {%r2152, %r2151};
	shf.r.wrap.b32 	%r2153, %r2150, %r2149, 18;
	shf.r.wrap.b32 	%r2154, %r2149, %r2150, 18;
	mov.b64 	%rd1901, {%r2154, %r2153};
	xor.b64  	%rd1902, %rd1901, %rd1900;
	shf.l.wrap.b32 	%r2155, %r2149, %r2150, 23;
	shf.l.wrap.b32 	%r2156, %r2150, %r2149, 23;
	mov.b64 	%rd1903, {%r2156, %r2155};
	xor.b64  	%rd1904, %rd1902, %rd1903;
	xor.b64  	%rd1905, %rd1864, %rd1840;
	and.b64  	%rd1906, %rd1888, %rd1905;
	xor.b64  	%rd1907, %rd1906, %rd1840;
	add.s64 	%rd1908, %rd1816, %rd1572;
	ld.const.u64 	%rd8942, [k_sha512+352];
	add.s64 	%rd1909, %rd1908, %rd8942;
	add.s64 	%rd1910, %rd1909, %rd1907;
	add.s64 	%rd1911, %rd1910, %rd1904;
	add.s64 	%rd1912, %rd1911, %rd1827;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2157,%dummy}, %rd1899;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2158}, %rd1899;
	}
	shf.r.wrap.b32 	%r2159, %r2158, %r2157, 28;
	shf.r.wrap.b32 	%r2160, %r2157, %r2158, 28;
	mov.b64 	%rd1913, {%r2160, %r2159};
	shf.l.wrap.b32 	%r2161, %r2157, %r2158, 30;
	shf.l.wrap.b32 	%r2162, %r2158, %r2157, 30;
	mov.b64 	%rd1914, {%r2162, %r2161};
	xor.b64  	%rd1915, %rd1914, %rd1913;
	shf.l.wrap.b32 	%r2163, %r2157, %r2158, 25;
	shf.l.wrap.b32 	%r2164, %r2158, %r2157, 25;
	mov.b64 	%rd1916, {%r2164, %r2163};
	xor.b64  	%rd1917, %rd1915, %rd1916;
	xor.b64  	%rd1918, %rd1899, %rd1851;
	xor.b64  	%rd1919, %rd1899, %rd1875;
	and.b64  	%rd1920, %rd1919, %rd1918;
	xor.b64  	%rd1921, %rd1920, %rd1899;
	add.s64 	%rd1922, %rd1911, %rd1921;
	add.s64 	%rd1923, %rd1922, %rd1917;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2165,%dummy}, %rd1912;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2166}, %rd1912;
	}
	shf.r.wrap.b32 	%r2167, %r2166, %r2165, 14;
	shf.r.wrap.b32 	%r2168, %r2165, %r2166, 14;
	mov.b64 	%rd1924, {%r2168, %r2167};
	shf.r.wrap.b32 	%r2169, %r2166, %r2165, 18;
	shf.r.wrap.b32 	%r2170, %r2165, %r2166, 18;
	mov.b64 	%rd1925, {%r2170, %r2169};
	xor.b64  	%rd1926, %rd1925, %rd1924;
	shf.l.wrap.b32 	%r2171, %r2165, %r2166, 23;
	shf.l.wrap.b32 	%r2172, %r2166, %r2165, 23;
	mov.b64 	%rd1927, {%r2172, %r2171};
	xor.b64  	%rd1928, %rd1926, %rd1927;
	xor.b64  	%rd1929, %rd1888, %rd1864;
	and.b64  	%rd1930, %rd1912, %rd1929;
	xor.b64  	%rd1931, %rd1930, %rd1864;
	add.s64 	%rd1932, %rd1840, %rd1585;
	ld.const.u64 	%rd8941, [k_sha512+360];
	add.s64 	%rd1933, %rd1932, %rd8941;
	add.s64 	%rd1934, %rd1933, %rd1931;
	add.s64 	%rd1935, %rd1934, %rd1928;
	add.s64 	%rd1936, %rd1935, %rd1851;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2173,%dummy}, %rd1923;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2174}, %rd1923;
	}
	shf.r.wrap.b32 	%r2175, %r2174, %r2173, 28;
	shf.r.wrap.b32 	%r2176, %r2173, %r2174, 28;
	mov.b64 	%rd1937, {%r2176, %r2175};
	shf.l.wrap.b32 	%r2177, %r2173, %r2174, 30;
	shf.l.wrap.b32 	%r2178, %r2174, %r2173, 30;
	mov.b64 	%rd1938, {%r2178, %r2177};
	xor.b64  	%rd1939, %rd1938, %rd1937;
	shf.l.wrap.b32 	%r2179, %r2173, %r2174, 25;
	shf.l.wrap.b32 	%r2180, %r2174, %r2173, 25;
	mov.b64 	%rd1940, {%r2180, %r2179};
	xor.b64  	%rd1941, %rd1939, %rd1940;
	xor.b64  	%rd1942, %rd1923, %rd1875;
	xor.b64  	%rd1943, %rd1923, %rd1899;
	and.b64  	%rd1944, %rd1943, %rd1942;
	xor.b64  	%rd1945, %rd1944, %rd1923;
	add.s64 	%rd1946, %rd1935, %rd1945;
	add.s64 	%rd1947, %rd1946, %rd1941;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2181,%dummy}, %rd1936;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2182}, %rd1936;
	}
	shf.r.wrap.b32 	%r2183, %r2182, %r2181, 14;
	shf.r.wrap.b32 	%r2184, %r2181, %r2182, 14;
	mov.b64 	%rd1948, {%r2184, %r2183};
	shf.r.wrap.b32 	%r2185, %r2182, %r2181, 18;
	shf.r.wrap.b32 	%r2186, %r2181, %r2182, 18;
	mov.b64 	%rd1949, {%r2186, %r2185};
	xor.b64  	%rd1950, %rd1949, %rd1948;
	shf.l.wrap.b32 	%r2187, %r2181, %r2182, 23;
	shf.l.wrap.b32 	%r2188, %r2182, %r2181, 23;
	mov.b64 	%rd1951, {%r2188, %r2187};
	xor.b64  	%rd1952, %rd1950, %rd1951;
	xor.b64  	%rd1953, %rd1912, %rd1888;
	and.b64  	%rd1954, %rd1936, %rd1953;
	xor.b64  	%rd1955, %rd1954, %rd1888;
	add.s64 	%rd1956, %rd1864, %rd1598;
	ld.const.u64 	%rd8940, [k_sha512+368];
	add.s64 	%rd1957, %rd1956, %rd8940;
	add.s64 	%rd1958, %rd1957, %rd1955;
	add.s64 	%rd1959, %rd1958, %rd1952;
	add.s64 	%rd1960, %rd1959, %rd1875;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2189,%dummy}, %rd1947;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2190}, %rd1947;
	}
	shf.r.wrap.b32 	%r2191, %r2190, %r2189, 28;
	shf.r.wrap.b32 	%r2192, %r2189, %r2190, 28;
	mov.b64 	%rd1961, {%r2192, %r2191};
	shf.l.wrap.b32 	%r2193, %r2189, %r2190, 30;
	shf.l.wrap.b32 	%r2194, %r2190, %r2189, 30;
	mov.b64 	%rd1962, {%r2194, %r2193};
	xor.b64  	%rd1963, %rd1962, %rd1961;
	shf.l.wrap.b32 	%r2195, %r2189, %r2190, 25;
	shf.l.wrap.b32 	%r2196, %r2190, %r2189, 25;
	mov.b64 	%rd1964, {%r2196, %r2195};
	xor.b64  	%rd1965, %rd1963, %rd1964;
	xor.b64  	%rd1966, %rd1947, %rd1899;
	xor.b64  	%rd1967, %rd1947, %rd1923;
	and.b64  	%rd1968, %rd1967, %rd1966;
	xor.b64  	%rd1969, %rd1968, %rd1947;
	add.s64 	%rd1970, %rd1959, %rd1969;
	add.s64 	%rd1971, %rd1970, %rd1965;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2197,%dummy}, %rd1960;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2198}, %rd1960;
	}
	shf.r.wrap.b32 	%r2199, %r2198, %r2197, 14;
	shf.r.wrap.b32 	%r2200, %r2197, %r2198, 14;
	mov.b64 	%rd1972, {%r2200, %r2199};
	shf.r.wrap.b32 	%r2201, %r2198, %r2197, 18;
	shf.r.wrap.b32 	%r2202, %r2197, %r2198, 18;
	mov.b64 	%rd1973, {%r2202, %r2201};
	xor.b64  	%rd1974, %rd1973, %rd1972;
	shf.l.wrap.b32 	%r2203, %r2197, %r2198, 23;
	shf.l.wrap.b32 	%r2204, %r2198, %r2197, 23;
	mov.b64 	%rd1975, {%r2204, %r2203};
	xor.b64  	%rd1976, %rd1974, %rd1975;
	xor.b64  	%rd1977, %rd1936, %rd1912;
	and.b64  	%rd1978, %rd1960, %rd1977;
	xor.b64  	%rd1979, %rd1978, %rd1912;
	add.s64 	%rd1980, %rd1888, %rd1611;
	ld.const.u64 	%rd8939, [k_sha512+376];
	add.s64 	%rd1981, %rd1980, %rd8939;
	add.s64 	%rd1982, %rd1981, %rd1979;
	add.s64 	%rd1983, %rd1982, %rd1976;
	add.s64 	%rd1984, %rd1983, %rd1899;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2205,%dummy}, %rd1971;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2206}, %rd1971;
	}
	shf.r.wrap.b32 	%r2207, %r2206, %r2205, 28;
	shf.r.wrap.b32 	%r2208, %r2205, %r2206, 28;
	mov.b64 	%rd1985, {%r2208, %r2207};
	shf.l.wrap.b32 	%r2209, %r2205, %r2206, 30;
	shf.l.wrap.b32 	%r2210, %r2206, %r2205, 30;
	mov.b64 	%rd1986, {%r2210, %r2209};
	xor.b64  	%rd1987, %rd1986, %rd1985;
	shf.l.wrap.b32 	%r2211, %r2205, %r2206, 25;
	shf.l.wrap.b32 	%r2212, %r2206, %r2205, 25;
	mov.b64 	%rd1988, {%r2212, %r2211};
	xor.b64  	%rd1989, %rd1987, %rd1988;
	xor.b64  	%rd1990, %rd1971, %rd1923;
	xor.b64  	%rd1991, %rd1971, %rd1947;
	and.b64  	%rd1992, %rd1991, %rd1990;
	xor.b64  	%rd1993, %rd1992, %rd1971;
	add.s64 	%rd1994, %rd1983, %rd1993;
	add.s64 	%rd1995, %rd1994, %rd1989;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2213,%dummy}, %rd1598;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2214}, %rd1598;
	}
	shf.r.wrap.b32 	%r2215, %r2214, %r2213, 19;
	shf.r.wrap.b32 	%r2216, %r2213, %r2214, 19;
	mov.b64 	%rd1996, {%r2216, %r2215};
	shf.l.wrap.b32 	%r2217, %r2213, %r2214, 3;
	shf.l.wrap.b32 	%r2218, %r2214, %r2213, 3;
	mov.b64 	%rd1997, {%r2218, %r2217};
	shr.u64 	%rd1998, %rd1598, 6;
	xor.b64  	%rd1999, %rd1996, %rd1998;
	xor.b64  	%rd2000, %rd1999, %rd1997;
	shf.r.wrap.b32 	%r2219, %r1828, %r1827, 1;
	shf.r.wrap.b32 	%r2220, %r1827, %r1828, 1;
	mov.b64 	%rd2001, {%r2220, %r2219};
	shf.r.wrap.b32 	%r2221, %r1828, %r1827, 8;
	shf.r.wrap.b32 	%r2222, %r1827, %r1828, 8;
	mov.b64 	%rd2002, {%r2222, %r2221};
	shr.u64 	%rd2003, %rd1429, 7;
	xor.b64  	%rd2004, %rd2001, %rd2003;
	xor.b64  	%rd2005, %rd2004, %rd2002;
	add.s64 	%rd2006, %rd1533, %rd1416;
	add.s64 	%rd2007, %rd2006, %rd2000;
	add.s64 	%rd2008, %rd2007, %rd2005;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2223,%dummy}, %rd1611;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2224}, %rd1611;
	}
	shf.r.wrap.b32 	%r2225, %r2224, %r2223, 19;
	shf.r.wrap.b32 	%r2226, %r2223, %r2224, 19;
	mov.b64 	%rd2009, {%r2226, %r2225};
	shf.l.wrap.b32 	%r2227, %r2223, %r2224, 3;
	shf.l.wrap.b32 	%r2228, %r2224, %r2223, 3;
	mov.b64 	%rd2010, {%r2228, %r2227};
	shr.u64 	%rd2011, %rd1611, 6;
	xor.b64  	%rd2012, %rd2009, %rd2011;
	xor.b64  	%rd2013, %rd2012, %rd2010;
	shf.r.wrap.b32 	%r2229, %r1838, %r1837, 1;
	shf.r.wrap.b32 	%r2230, %r1837, %r1838, 1;
	mov.b64 	%rd2014, {%r2230, %r2229};
	shf.r.wrap.b32 	%r2231, %r1838, %r1837, 8;
	shf.r.wrap.b32 	%r2232, %r1837, %r1838, 8;
	mov.b64 	%rd2015, {%r2232, %r2231};
	shr.u64 	%rd2016, %rd1442, 7;
	xor.b64  	%rd2017, %rd2014, %rd2016;
	xor.b64  	%rd2018, %rd2017, %rd2015;
	add.s64 	%rd2019, %rd1546, %rd1429;
	add.s64 	%rd2020, %rd2019, %rd2013;
	add.s64 	%rd2021, %rd2020, %rd2018;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2233,%dummy}, %rd2008;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2234}, %rd2008;
	}
	shf.r.wrap.b32 	%r2235, %r2234, %r2233, 19;
	shf.r.wrap.b32 	%r2236, %r2233, %r2234, 19;
	mov.b64 	%rd2022, {%r2236, %r2235};
	shf.l.wrap.b32 	%r2237, %r2233, %r2234, 3;
	shf.l.wrap.b32 	%r2238, %r2234, %r2233, 3;
	mov.b64 	%rd2023, {%r2238, %r2237};
	shr.u64 	%rd2024, %rd2008, 6;
	xor.b64  	%rd2025, %rd2022, %rd2024;
	xor.b64  	%rd2026, %rd2025, %rd2023;
	shf.r.wrap.b32 	%r2239, %r1848, %r1847, 1;
	shf.r.wrap.b32 	%r2240, %r1847, %r1848, 1;
	mov.b64 	%rd2027, {%r2240, %r2239};
	shf.r.wrap.b32 	%r2241, %r1848, %r1847, 8;
	shf.r.wrap.b32 	%r2242, %r1847, %r1848, 8;
	mov.b64 	%rd2028, {%r2242, %r2241};
	shr.u64 	%rd2029, %rd1455, 7;
	xor.b64  	%rd2030, %rd2027, %rd2029;
	xor.b64  	%rd2031, %rd2030, %rd2028;
	add.s64 	%rd2032, %rd1559, %rd1442;
	add.s64 	%rd2033, %rd2032, %rd2026;
	add.s64 	%rd2034, %rd2033, %rd2031;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2243,%dummy}, %rd2021;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2244}, %rd2021;
	}
	shf.r.wrap.b32 	%r2245, %r2244, %r2243, 19;
	shf.r.wrap.b32 	%r2246, %r2243, %r2244, 19;
	mov.b64 	%rd2035, {%r2246, %r2245};
	shf.l.wrap.b32 	%r2247, %r2243, %r2244, 3;
	shf.l.wrap.b32 	%r2248, %r2244, %r2243, 3;
	mov.b64 	%rd2036, {%r2248, %r2247};
	shr.u64 	%rd2037, %rd2021, 6;
	xor.b64  	%rd2038, %rd2035, %rd2037;
	xor.b64  	%rd2039, %rd2038, %rd2036;
	shf.r.wrap.b32 	%r2249, %r1858, %r1857, 1;
	shf.r.wrap.b32 	%r2250, %r1857, %r1858, 1;
	mov.b64 	%rd2040, {%r2250, %r2249};
	shf.r.wrap.b32 	%r2251, %r1858, %r1857, 8;
	shf.r.wrap.b32 	%r2252, %r1857, %r1858, 8;
	mov.b64 	%rd2041, {%r2252, %r2251};
	shr.u64 	%rd2042, %rd1468, 7;
	xor.b64  	%rd2043, %rd2040, %rd2042;
	xor.b64  	%rd2044, %rd2043, %rd2041;
	add.s64 	%rd2045, %rd1572, %rd1455;
	add.s64 	%rd2046, %rd2045, %rd2039;
	add.s64 	%rd2047, %rd2046, %rd2044;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2253,%dummy}, %rd2034;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2254}, %rd2034;
	}
	shf.r.wrap.b32 	%r2255, %r2254, %r2253, 19;
	shf.r.wrap.b32 	%r2256, %r2253, %r2254, 19;
	mov.b64 	%rd2048, {%r2256, %r2255};
	shf.l.wrap.b32 	%r2257, %r2253, %r2254, 3;
	shf.l.wrap.b32 	%r2258, %r2254, %r2253, 3;
	mov.b64 	%rd2049, {%r2258, %r2257};
	shr.u64 	%rd2050, %rd2034, 6;
	xor.b64  	%rd2051, %rd2048, %rd2050;
	xor.b64  	%rd2052, %rd2051, %rd2049;
	shf.r.wrap.b32 	%r2259, %r1868, %r1867, 1;
	shf.r.wrap.b32 	%r2260, %r1867, %r1868, 1;
	mov.b64 	%rd2053, {%r2260, %r2259};
	shf.r.wrap.b32 	%r2261, %r1868, %r1867, 8;
	shf.r.wrap.b32 	%r2262, %r1867, %r1868, 8;
	mov.b64 	%rd2054, {%r2262, %r2261};
	shr.u64 	%rd2055, %rd1481, 7;
	xor.b64  	%rd2056, %rd2053, %rd2055;
	xor.b64  	%rd2057, %rd2056, %rd2054;
	add.s64 	%rd2058, %rd1585, %rd1468;
	add.s64 	%rd2059, %rd2058, %rd2052;
	add.s64 	%rd2060, %rd2059, %rd2057;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2263,%dummy}, %rd2047;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2264}, %rd2047;
	}
	shf.r.wrap.b32 	%r2265, %r2264, %r2263, 19;
	shf.r.wrap.b32 	%r2266, %r2263, %r2264, 19;
	mov.b64 	%rd2061, {%r2266, %r2265};
	shf.l.wrap.b32 	%r2267, %r2263, %r2264, 3;
	shf.l.wrap.b32 	%r2268, %r2264, %r2263, 3;
	mov.b64 	%rd2062, {%r2268, %r2267};
	shr.u64 	%rd2063, %rd2047, 6;
	xor.b64  	%rd2064, %rd2061, %rd2063;
	xor.b64  	%rd2065, %rd2064, %rd2062;
	shf.r.wrap.b32 	%r2269, %r1878, %r1877, 1;
	shf.r.wrap.b32 	%r2270, %r1877, %r1878, 1;
	mov.b64 	%rd2066, {%r2270, %r2269};
	shf.r.wrap.b32 	%r2271, %r1878, %r1877, 8;
	shf.r.wrap.b32 	%r2272, %r1877, %r1878, 8;
	mov.b64 	%rd2067, {%r2272, %r2271};
	shr.u64 	%rd2068, %rd1494, 7;
	xor.b64  	%rd2069, %rd2066, %rd2068;
	xor.b64  	%rd2070, %rd2069, %rd2067;
	add.s64 	%rd2071, %rd1598, %rd1481;
	add.s64 	%rd2072, %rd2071, %rd2065;
	add.s64 	%rd2073, %rd2072, %rd2070;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2273,%dummy}, %rd2060;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2274}, %rd2060;
	}
	shf.r.wrap.b32 	%r2275, %r2274, %r2273, 19;
	shf.r.wrap.b32 	%r2276, %r2273, %r2274, 19;
	mov.b64 	%rd2074, {%r2276, %r2275};
	shf.l.wrap.b32 	%r2277, %r2273, %r2274, 3;
	shf.l.wrap.b32 	%r2278, %r2274, %r2273, 3;
	mov.b64 	%rd2075, {%r2278, %r2277};
	shr.u64 	%rd2076, %rd2060, 6;
	xor.b64  	%rd2077, %rd2074, %rd2076;
	xor.b64  	%rd2078, %rd2077, %rd2075;
	shf.r.wrap.b32 	%r2279, %r1888, %r1887, 1;
	shf.r.wrap.b32 	%r2280, %r1887, %r1888, 1;
	mov.b64 	%rd2079, {%r2280, %r2279};
	shf.r.wrap.b32 	%r2281, %r1888, %r1887, 8;
	shf.r.wrap.b32 	%r2282, %r1887, %r1888, 8;
	mov.b64 	%rd2080, {%r2282, %r2281};
	shr.u64 	%rd2081, %rd1507, 7;
	xor.b64  	%rd2082, %rd2079, %rd2081;
	xor.b64  	%rd2083, %rd2082, %rd2080;
	add.s64 	%rd2084, %rd1611, %rd1494;
	add.s64 	%rd2085, %rd2084, %rd2078;
	add.s64 	%rd2086, %rd2085, %rd2083;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2283,%dummy}, %rd2073;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2284}, %rd2073;
	}
	shf.r.wrap.b32 	%r2285, %r2284, %r2283, 19;
	shf.r.wrap.b32 	%r2286, %r2283, %r2284, 19;
	mov.b64 	%rd2087, {%r2286, %r2285};
	shf.l.wrap.b32 	%r2287, %r2283, %r2284, 3;
	shf.l.wrap.b32 	%r2288, %r2284, %r2283, 3;
	mov.b64 	%rd2088, {%r2288, %r2287};
	shr.u64 	%rd2089, %rd2073, 6;
	xor.b64  	%rd2090, %rd2087, %rd2089;
	xor.b64  	%rd2091, %rd2090, %rd2088;
	shf.r.wrap.b32 	%r2289, %r1898, %r1897, 1;
	shf.r.wrap.b32 	%r2290, %r1897, %r1898, 1;
	mov.b64 	%rd2092, {%r2290, %r2289};
	shf.r.wrap.b32 	%r2291, %r1898, %r1897, 8;
	shf.r.wrap.b32 	%r2292, %r1897, %r1898, 8;
	mov.b64 	%rd2093, {%r2292, %r2291};
	shr.u64 	%rd2094, %rd1520, 7;
	xor.b64  	%rd2095, %rd2092, %rd2094;
	xor.b64  	%rd2096, %rd2095, %rd2093;
	add.s64 	%rd2097, %rd2008, %rd1507;
	add.s64 	%rd2098, %rd2097, %rd2091;
	add.s64 	%rd2099, %rd2098, %rd2096;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2293,%dummy}, %rd2086;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2294}, %rd2086;
	}
	shf.r.wrap.b32 	%r2295, %r2294, %r2293, 19;
	shf.r.wrap.b32 	%r2296, %r2293, %r2294, 19;
	mov.b64 	%rd2100, {%r2296, %r2295};
	shf.l.wrap.b32 	%r2297, %r2293, %r2294, 3;
	shf.l.wrap.b32 	%r2298, %r2294, %r2293, 3;
	mov.b64 	%rd2101, {%r2298, %r2297};
	shr.u64 	%rd2102, %rd2086, 6;
	xor.b64  	%rd2103, %rd2100, %rd2102;
	xor.b64  	%rd2104, %rd2103, %rd2101;
	shf.r.wrap.b32 	%r2299, %r1908, %r1907, 1;
	shf.r.wrap.b32 	%r2300, %r1907, %r1908, 1;
	mov.b64 	%rd2105, {%r2300, %r2299};
	shf.r.wrap.b32 	%r2301, %r1908, %r1907, 8;
	shf.r.wrap.b32 	%r2302, %r1907, %r1908, 8;
	mov.b64 	%rd2106, {%r2302, %r2301};
	shr.u64 	%rd2107, %rd1533, 7;
	xor.b64  	%rd2108, %rd2105, %rd2107;
	xor.b64  	%rd2109, %rd2108, %rd2106;
	add.s64 	%rd2110, %rd2021, %rd1520;
	add.s64 	%rd2111, %rd2110, %rd2104;
	add.s64 	%rd2112, %rd2111, %rd2109;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2303,%dummy}, %rd2099;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2304}, %rd2099;
	}
	shf.r.wrap.b32 	%r2305, %r2304, %r2303, 19;
	shf.r.wrap.b32 	%r2306, %r2303, %r2304, 19;
	mov.b64 	%rd2113, {%r2306, %r2305};
	shf.l.wrap.b32 	%r2307, %r2303, %r2304, 3;
	shf.l.wrap.b32 	%r2308, %r2304, %r2303, 3;
	mov.b64 	%rd2114, {%r2308, %r2307};
	shr.u64 	%rd2115, %rd2099, 6;
	xor.b64  	%rd2116, %rd2113, %rd2115;
	xor.b64  	%rd2117, %rd2116, %rd2114;
	shf.r.wrap.b32 	%r2309, %r1918, %r1917, 1;
	shf.r.wrap.b32 	%r2310, %r1917, %r1918, 1;
	mov.b64 	%rd2118, {%r2310, %r2309};
	shf.r.wrap.b32 	%r2311, %r1918, %r1917, 8;
	shf.r.wrap.b32 	%r2312, %r1917, %r1918, 8;
	mov.b64 	%rd2119, {%r2312, %r2311};
	shr.u64 	%rd2120, %rd1546, 7;
	xor.b64  	%rd2121, %rd2118, %rd2120;
	xor.b64  	%rd2122, %rd2121, %rd2119;
	add.s64 	%rd2123, %rd2034, %rd1533;
	add.s64 	%rd2124, %rd2123, %rd2117;
	add.s64 	%rd2125, %rd2124, %rd2122;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2313,%dummy}, %rd2112;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2314}, %rd2112;
	}
	shf.r.wrap.b32 	%r2315, %r2314, %r2313, 19;
	shf.r.wrap.b32 	%r2316, %r2313, %r2314, 19;
	mov.b64 	%rd2126, {%r2316, %r2315};
	shf.l.wrap.b32 	%r2317, %r2313, %r2314, 3;
	shf.l.wrap.b32 	%r2318, %r2314, %r2313, 3;
	mov.b64 	%rd2127, {%r2318, %r2317};
	shr.u64 	%rd2128, %rd2112, 6;
	xor.b64  	%rd2129, %rd2126, %rd2128;
	xor.b64  	%rd2130, %rd2129, %rd2127;
	shf.r.wrap.b32 	%r2319, %r1928, %r1927, 1;
	shf.r.wrap.b32 	%r2320, %r1927, %r1928, 1;
	mov.b64 	%rd2131, {%r2320, %r2319};
	shf.r.wrap.b32 	%r2321, %r1928, %r1927, 8;
	shf.r.wrap.b32 	%r2322, %r1927, %r1928, 8;
	mov.b64 	%rd2132, {%r2322, %r2321};
	shr.u64 	%rd2133, %rd1559, 7;
	xor.b64  	%rd2134, %rd2131, %rd2133;
	xor.b64  	%rd2135, %rd2134, %rd2132;
	add.s64 	%rd2136, %rd2047, %rd1546;
	add.s64 	%rd2137, %rd2136, %rd2130;
	add.s64 	%rd2138, %rd2137, %rd2135;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2323,%dummy}, %rd2125;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2324}, %rd2125;
	}
	shf.r.wrap.b32 	%r2325, %r2324, %r2323, 19;
	shf.r.wrap.b32 	%r2326, %r2323, %r2324, 19;
	mov.b64 	%rd2139, {%r2326, %r2325};
	shf.l.wrap.b32 	%r2327, %r2323, %r2324, 3;
	shf.l.wrap.b32 	%r2328, %r2324, %r2323, 3;
	mov.b64 	%rd2140, {%r2328, %r2327};
	shr.u64 	%rd2141, %rd2125, 6;
	xor.b64  	%rd2142, %rd2139, %rd2141;
	xor.b64  	%rd2143, %rd2142, %rd2140;
	shf.r.wrap.b32 	%r2329, %r1938, %r1937, 1;
	shf.r.wrap.b32 	%r2330, %r1937, %r1938, 1;
	mov.b64 	%rd2144, {%r2330, %r2329};
	shf.r.wrap.b32 	%r2331, %r1938, %r1937, 8;
	shf.r.wrap.b32 	%r2332, %r1937, %r1938, 8;
	mov.b64 	%rd2145, {%r2332, %r2331};
	shr.u64 	%rd2146, %rd1572, 7;
	xor.b64  	%rd2147, %rd2144, %rd2146;
	xor.b64  	%rd2148, %rd2147, %rd2145;
	add.s64 	%rd2149, %rd2060, %rd1559;
	add.s64 	%rd2150, %rd2149, %rd2143;
	add.s64 	%rd2151, %rd2150, %rd2148;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2333,%dummy}, %rd2138;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2334}, %rd2138;
	}
	shf.r.wrap.b32 	%r2335, %r2334, %r2333, 19;
	shf.r.wrap.b32 	%r2336, %r2333, %r2334, 19;
	mov.b64 	%rd2152, {%r2336, %r2335};
	shf.l.wrap.b32 	%r2337, %r2333, %r2334, 3;
	shf.l.wrap.b32 	%r2338, %r2334, %r2333, 3;
	mov.b64 	%rd2153, {%r2338, %r2337};
	shr.u64 	%rd2154, %rd2138, 6;
	xor.b64  	%rd2155, %rd2152, %rd2154;
	xor.b64  	%rd2156, %rd2155, %rd2153;
	shf.r.wrap.b32 	%r2339, %r1948, %r1947, 1;
	shf.r.wrap.b32 	%r2340, %r1947, %r1948, 1;
	mov.b64 	%rd2157, {%r2340, %r2339};
	shf.r.wrap.b32 	%r2341, %r1948, %r1947, 8;
	shf.r.wrap.b32 	%r2342, %r1947, %r1948, 8;
	mov.b64 	%rd2158, {%r2342, %r2341};
	shr.u64 	%rd2159, %rd1585, 7;
	xor.b64  	%rd2160, %rd2157, %rd2159;
	xor.b64  	%rd2161, %rd2160, %rd2158;
	add.s64 	%rd2162, %rd2073, %rd1572;
	add.s64 	%rd2163, %rd2162, %rd2156;
	add.s64 	%rd2164, %rd2163, %rd2161;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2343,%dummy}, %rd2151;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2344}, %rd2151;
	}
	shf.r.wrap.b32 	%r2345, %r2344, %r2343, 19;
	shf.r.wrap.b32 	%r2346, %r2343, %r2344, 19;
	mov.b64 	%rd2165, {%r2346, %r2345};
	shf.l.wrap.b32 	%r2347, %r2343, %r2344, 3;
	shf.l.wrap.b32 	%r2348, %r2344, %r2343, 3;
	mov.b64 	%rd2166, {%r2348, %r2347};
	shr.u64 	%rd2167, %rd2151, 6;
	xor.b64  	%rd2168, %rd2165, %rd2167;
	xor.b64  	%rd2169, %rd2168, %rd2166;
	shf.r.wrap.b32 	%r2349, %r2214, %r2213, 1;
	shf.r.wrap.b32 	%r2350, %r2213, %r2214, 1;
	mov.b64 	%rd2170, {%r2350, %r2349};
	shf.r.wrap.b32 	%r2351, %r2214, %r2213, 8;
	shf.r.wrap.b32 	%r2352, %r2213, %r2214, 8;
	mov.b64 	%rd2171, {%r2352, %r2351};
	shr.u64 	%rd2172, %rd1598, 7;
	xor.b64  	%rd2173, %rd2170, %rd2172;
	xor.b64  	%rd2174, %rd2173, %rd2171;
	add.s64 	%rd2175, %rd2086, %rd1585;
	add.s64 	%rd2176, %rd2175, %rd2169;
	add.s64 	%rd2177, %rd2176, %rd2174;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2353,%dummy}, %rd2164;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2354}, %rd2164;
	}
	shf.r.wrap.b32 	%r2355, %r2354, %r2353, 19;
	shf.r.wrap.b32 	%r2356, %r2353, %r2354, 19;
	mov.b64 	%rd2178, {%r2356, %r2355};
	shf.l.wrap.b32 	%r2357, %r2353, %r2354, 3;
	shf.l.wrap.b32 	%r2358, %r2354, %r2353, 3;
	mov.b64 	%rd2179, {%r2358, %r2357};
	shr.u64 	%rd2180, %rd2164, 6;
	xor.b64  	%rd2181, %rd2178, %rd2180;
	xor.b64  	%rd2182, %rd2181, %rd2179;
	shf.r.wrap.b32 	%r2359, %r2224, %r2223, 1;
	shf.r.wrap.b32 	%r2360, %r2223, %r2224, 1;
	mov.b64 	%rd2183, {%r2360, %r2359};
	shf.r.wrap.b32 	%r2361, %r2224, %r2223, 8;
	shf.r.wrap.b32 	%r2362, %r2223, %r2224, 8;
	mov.b64 	%rd2184, {%r2362, %r2361};
	shr.u64 	%rd2185, %rd1611, 7;
	xor.b64  	%rd2186, %rd2183, %rd2185;
	xor.b64  	%rd2187, %rd2186, %rd2184;
	add.s64 	%rd2188, %rd2099, %rd1598;
	add.s64 	%rd2189, %rd2188, %rd2182;
	add.s64 	%rd2190, %rd2189, %rd2187;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2363,%dummy}, %rd2177;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2364}, %rd2177;
	}
	shf.r.wrap.b32 	%r2365, %r2364, %r2363, 19;
	shf.r.wrap.b32 	%r2366, %r2363, %r2364, 19;
	mov.b64 	%rd2191, {%r2366, %r2365};
	shf.l.wrap.b32 	%r2367, %r2363, %r2364, 3;
	shf.l.wrap.b32 	%r2368, %r2364, %r2363, 3;
	mov.b64 	%rd2192, {%r2368, %r2367};
	shr.u64 	%rd2193, %rd2177, 6;
	xor.b64  	%rd2194, %rd2191, %rd2193;
	xor.b64  	%rd2195, %rd2194, %rd2192;
	shf.r.wrap.b32 	%r2369, %r2234, %r2233, 1;
	shf.r.wrap.b32 	%r2370, %r2233, %r2234, 1;
	mov.b64 	%rd2196, {%r2370, %r2369};
	shf.r.wrap.b32 	%r2371, %r2234, %r2233, 8;
	shf.r.wrap.b32 	%r2372, %r2233, %r2234, 8;
	mov.b64 	%rd2197, {%r2372, %r2371};
	shr.u64 	%rd2198, %rd2008, 7;
	xor.b64  	%rd2199, %rd2196, %rd2198;
	xor.b64  	%rd2200, %rd2199, %rd2197;
	add.s64 	%rd2201, %rd2112, %rd1611;
	add.s64 	%rd2202, %rd2201, %rd2195;
	add.s64 	%rd2203, %rd2202, %rd2200;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2373,%dummy}, %rd1984;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2374}, %rd1984;
	}
	shf.r.wrap.b32 	%r2375, %r2374, %r2373, 14;
	shf.r.wrap.b32 	%r2376, %r2373, %r2374, 14;
	mov.b64 	%rd2204, {%r2376, %r2375};
	shf.r.wrap.b32 	%r2377, %r2374, %r2373, 18;
	shf.r.wrap.b32 	%r2378, %r2373, %r2374, 18;
	mov.b64 	%rd2205, {%r2378, %r2377};
	xor.b64  	%rd2206, %rd2205, %rd2204;
	shf.l.wrap.b32 	%r2379, %r2373, %r2374, 23;
	shf.l.wrap.b32 	%r2380, %r2374, %r2373, 23;
	mov.b64 	%rd2207, {%r2380, %r2379};
	xor.b64  	%rd2208, %rd2206, %rd2207;
	xor.b64  	%rd2209, %rd1960, %rd1936;
	and.b64  	%rd2210, %rd2209, %rd1984;
	xor.b64  	%rd2211, %rd2210, %rd1936;
	add.s64 	%rd2212, %rd2211, %rd1912;
	add.s64 	%rd2213, %rd2212, %rd2008;
	ld.const.u64 	%rd8938, [k_sha512+384];
	add.s64 	%rd2214, %rd2213, %rd8938;
	add.s64 	%rd2215, %rd2214, %rd2208;
	add.s64 	%rd2216, %rd2215, %rd1923;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2381,%dummy}, %rd1995;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2382}, %rd1995;
	}
	shf.r.wrap.b32 	%r2383, %r2382, %r2381, 28;
	shf.r.wrap.b32 	%r2384, %r2381, %r2382, 28;
	mov.b64 	%rd2217, {%r2384, %r2383};
	shf.l.wrap.b32 	%r2385, %r2381, %r2382, 30;
	shf.l.wrap.b32 	%r2386, %r2382, %r2381, 30;
	mov.b64 	%rd2218, {%r2386, %r2385};
	xor.b64  	%rd2219, %rd2218, %rd2217;
	shf.l.wrap.b32 	%r2387, %r2381, %r2382, 25;
	shf.l.wrap.b32 	%r2388, %r2382, %r2381, 25;
	mov.b64 	%rd2220, {%r2388, %r2387};
	xor.b64  	%rd2221, %rd2219, %rd2220;
	xor.b64  	%rd2222, %rd1995, %rd1947;
	xor.b64  	%rd2223, %rd1995, %rd1971;
	and.b64  	%rd2224, %rd2223, %rd2222;
	xor.b64  	%rd2225, %rd2224, %rd1995;
	add.s64 	%rd2226, %rd2215, %rd2225;
	add.s64 	%rd2227, %rd2226, %rd2221;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2389,%dummy}, %rd2216;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2390}, %rd2216;
	}
	shf.r.wrap.b32 	%r2391, %r2390, %r2389, 14;
	shf.r.wrap.b32 	%r2392, %r2389, %r2390, 14;
	mov.b64 	%rd2228, {%r2392, %r2391};
	shf.r.wrap.b32 	%r2393, %r2390, %r2389, 18;
	shf.r.wrap.b32 	%r2394, %r2389, %r2390, 18;
	mov.b64 	%rd2229, {%r2394, %r2393};
	xor.b64  	%rd2230, %rd2229, %rd2228;
	shf.l.wrap.b32 	%r2395, %r2389, %r2390, 23;
	shf.l.wrap.b32 	%r2396, %r2390, %r2389, 23;
	mov.b64 	%rd2231, {%r2396, %r2395};
	xor.b64  	%rd2232, %rd2230, %rd2231;
	xor.b64  	%rd2233, %rd1984, %rd1960;
	and.b64  	%rd2234, %rd2216, %rd2233;
	xor.b64  	%rd2235, %rd2234, %rd1960;
	add.s64 	%rd2236, %rd2021, %rd1936;
	ld.const.u64 	%rd8937, [k_sha512+392];
	add.s64 	%rd2237, %rd2236, %rd8937;
	add.s64 	%rd2238, %rd2237, %rd2235;
	add.s64 	%rd2239, %rd2238, %rd2232;
	add.s64 	%rd2240, %rd2239, %rd1947;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2397,%dummy}, %rd2227;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2398}, %rd2227;
	}
	shf.r.wrap.b32 	%r2399, %r2398, %r2397, 28;
	shf.r.wrap.b32 	%r2400, %r2397, %r2398, 28;
	mov.b64 	%rd2241, {%r2400, %r2399};
	shf.l.wrap.b32 	%r2401, %r2397, %r2398, 30;
	shf.l.wrap.b32 	%r2402, %r2398, %r2397, 30;
	mov.b64 	%rd2242, {%r2402, %r2401};
	xor.b64  	%rd2243, %rd2242, %rd2241;
	shf.l.wrap.b32 	%r2403, %r2397, %r2398, 25;
	shf.l.wrap.b32 	%r2404, %r2398, %r2397, 25;
	mov.b64 	%rd2244, {%r2404, %r2403};
	xor.b64  	%rd2245, %rd2243, %rd2244;
	xor.b64  	%rd2246, %rd2227, %rd1971;
	xor.b64  	%rd2247, %rd2227, %rd1995;
	and.b64  	%rd2248, %rd2247, %rd2246;
	xor.b64  	%rd2249, %rd2248, %rd2227;
	add.s64 	%rd2250, %rd2239, %rd2249;
	add.s64 	%rd2251, %rd2250, %rd2245;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2405,%dummy}, %rd2240;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2406}, %rd2240;
	}
	shf.r.wrap.b32 	%r2407, %r2406, %r2405, 14;
	shf.r.wrap.b32 	%r2408, %r2405, %r2406, 14;
	mov.b64 	%rd2252, {%r2408, %r2407};
	shf.r.wrap.b32 	%r2409, %r2406, %r2405, 18;
	shf.r.wrap.b32 	%r2410, %r2405, %r2406, 18;
	mov.b64 	%rd2253, {%r2410, %r2409};
	xor.b64  	%rd2254, %rd2253, %rd2252;
	shf.l.wrap.b32 	%r2411, %r2405, %r2406, 23;
	shf.l.wrap.b32 	%r2412, %r2406, %r2405, 23;
	mov.b64 	%rd2255, {%r2412, %r2411};
	xor.b64  	%rd2256, %rd2254, %rd2255;
	xor.b64  	%rd2257, %rd2216, %rd1984;
	and.b64  	%rd2258, %rd2240, %rd2257;
	xor.b64  	%rd2259, %rd2258, %rd1984;
	add.s64 	%rd2260, %rd2034, %rd1960;
	ld.const.u64 	%rd8936, [k_sha512+400];
	add.s64 	%rd2261, %rd2260, %rd8936;
	add.s64 	%rd2262, %rd2261, %rd2259;
	add.s64 	%rd2263, %rd2262, %rd2256;
	add.s64 	%rd2264, %rd2263, %rd1971;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2413,%dummy}, %rd2251;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2414}, %rd2251;
	}
	shf.r.wrap.b32 	%r2415, %r2414, %r2413, 28;
	shf.r.wrap.b32 	%r2416, %r2413, %r2414, 28;
	mov.b64 	%rd2265, {%r2416, %r2415};
	shf.l.wrap.b32 	%r2417, %r2413, %r2414, 30;
	shf.l.wrap.b32 	%r2418, %r2414, %r2413, 30;
	mov.b64 	%rd2266, {%r2418, %r2417};
	xor.b64  	%rd2267, %rd2266, %rd2265;
	shf.l.wrap.b32 	%r2419, %r2413, %r2414, 25;
	shf.l.wrap.b32 	%r2420, %r2414, %r2413, 25;
	mov.b64 	%rd2268, {%r2420, %r2419};
	xor.b64  	%rd2269, %rd2267, %rd2268;
	xor.b64  	%rd2270, %rd2251, %rd1995;
	xor.b64  	%rd2271, %rd2251, %rd2227;
	and.b64  	%rd2272, %rd2271, %rd2270;
	xor.b64  	%rd2273, %rd2272, %rd2251;
	add.s64 	%rd2274, %rd2263, %rd2273;
	add.s64 	%rd2275, %rd2274, %rd2269;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2421,%dummy}, %rd2264;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2422}, %rd2264;
	}
	shf.r.wrap.b32 	%r2423, %r2422, %r2421, 14;
	shf.r.wrap.b32 	%r2424, %r2421, %r2422, 14;
	mov.b64 	%rd2276, {%r2424, %r2423};
	shf.r.wrap.b32 	%r2425, %r2422, %r2421, 18;
	shf.r.wrap.b32 	%r2426, %r2421, %r2422, 18;
	mov.b64 	%rd2277, {%r2426, %r2425};
	xor.b64  	%rd2278, %rd2277, %rd2276;
	shf.l.wrap.b32 	%r2427, %r2421, %r2422, 23;
	shf.l.wrap.b32 	%r2428, %r2422, %r2421, 23;
	mov.b64 	%rd2279, {%r2428, %r2427};
	xor.b64  	%rd2280, %rd2278, %rd2279;
	xor.b64  	%rd2281, %rd2240, %rd2216;
	and.b64  	%rd2282, %rd2264, %rd2281;
	xor.b64  	%rd2283, %rd2282, %rd2216;
	add.s64 	%rd2284, %rd2047, %rd1984;
	ld.const.u64 	%rd8935, [k_sha512+408];
	add.s64 	%rd2285, %rd2284, %rd8935;
	add.s64 	%rd2286, %rd2285, %rd2283;
	add.s64 	%rd2287, %rd2286, %rd2280;
	add.s64 	%rd2288, %rd2287, %rd1995;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2429,%dummy}, %rd2275;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2430}, %rd2275;
	}
	shf.r.wrap.b32 	%r2431, %r2430, %r2429, 28;
	shf.r.wrap.b32 	%r2432, %r2429, %r2430, 28;
	mov.b64 	%rd2289, {%r2432, %r2431};
	shf.l.wrap.b32 	%r2433, %r2429, %r2430, 30;
	shf.l.wrap.b32 	%r2434, %r2430, %r2429, 30;
	mov.b64 	%rd2290, {%r2434, %r2433};
	xor.b64  	%rd2291, %rd2290, %rd2289;
	shf.l.wrap.b32 	%r2435, %r2429, %r2430, 25;
	shf.l.wrap.b32 	%r2436, %r2430, %r2429, 25;
	mov.b64 	%rd2292, {%r2436, %r2435};
	xor.b64  	%rd2293, %rd2291, %rd2292;
	xor.b64  	%rd2294, %rd2275, %rd2227;
	xor.b64  	%rd2295, %rd2275, %rd2251;
	and.b64  	%rd2296, %rd2295, %rd2294;
	xor.b64  	%rd2297, %rd2296, %rd2275;
	add.s64 	%rd2298, %rd2287, %rd2297;
	add.s64 	%rd2299, %rd2298, %rd2293;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2437,%dummy}, %rd2288;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2438}, %rd2288;
	}
	shf.r.wrap.b32 	%r2439, %r2438, %r2437, 14;
	shf.r.wrap.b32 	%r2440, %r2437, %r2438, 14;
	mov.b64 	%rd2300, {%r2440, %r2439};
	shf.r.wrap.b32 	%r2441, %r2438, %r2437, 18;
	shf.r.wrap.b32 	%r2442, %r2437, %r2438, 18;
	mov.b64 	%rd2301, {%r2442, %r2441};
	xor.b64  	%rd2302, %rd2301, %rd2300;
	shf.l.wrap.b32 	%r2443, %r2437, %r2438, 23;
	shf.l.wrap.b32 	%r2444, %r2438, %r2437, 23;
	mov.b64 	%rd2303, {%r2444, %r2443};
	xor.b64  	%rd2304, %rd2302, %rd2303;
	xor.b64  	%rd2305, %rd2264, %rd2240;
	and.b64  	%rd2306, %rd2288, %rd2305;
	xor.b64  	%rd2307, %rd2306, %rd2240;
	add.s64 	%rd2308, %rd2216, %rd2060;
	ld.const.u64 	%rd8934, [k_sha512+416];
	add.s64 	%rd2309, %rd2308, %rd8934;
	add.s64 	%rd2310, %rd2309, %rd2307;
	add.s64 	%rd2311, %rd2310, %rd2304;
	add.s64 	%rd2312, %rd2311, %rd2227;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2445,%dummy}, %rd2299;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2446}, %rd2299;
	}
	shf.r.wrap.b32 	%r2447, %r2446, %r2445, 28;
	shf.r.wrap.b32 	%r2448, %r2445, %r2446, 28;
	mov.b64 	%rd2313, {%r2448, %r2447};
	shf.l.wrap.b32 	%r2449, %r2445, %r2446, 30;
	shf.l.wrap.b32 	%r2450, %r2446, %r2445, 30;
	mov.b64 	%rd2314, {%r2450, %r2449};
	xor.b64  	%rd2315, %rd2314, %rd2313;
	shf.l.wrap.b32 	%r2451, %r2445, %r2446, 25;
	shf.l.wrap.b32 	%r2452, %r2446, %r2445, 25;
	mov.b64 	%rd2316, {%r2452, %r2451};
	xor.b64  	%rd2317, %rd2315, %rd2316;
	xor.b64  	%rd2318, %rd2299, %rd2251;
	xor.b64  	%rd2319, %rd2299, %rd2275;
	and.b64  	%rd2320, %rd2319, %rd2318;
	xor.b64  	%rd2321, %rd2320, %rd2299;
	add.s64 	%rd2322, %rd2311, %rd2321;
	add.s64 	%rd2323, %rd2322, %rd2317;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2453,%dummy}, %rd2312;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2454}, %rd2312;
	}
	shf.r.wrap.b32 	%r2455, %r2454, %r2453, 14;
	shf.r.wrap.b32 	%r2456, %r2453, %r2454, 14;
	mov.b64 	%rd2324, {%r2456, %r2455};
	shf.r.wrap.b32 	%r2457, %r2454, %r2453, 18;
	shf.r.wrap.b32 	%r2458, %r2453, %r2454, 18;
	mov.b64 	%rd2325, {%r2458, %r2457};
	xor.b64  	%rd2326, %rd2325, %rd2324;
	shf.l.wrap.b32 	%r2459, %r2453, %r2454, 23;
	shf.l.wrap.b32 	%r2460, %r2454, %r2453, 23;
	mov.b64 	%rd2327, {%r2460, %r2459};
	xor.b64  	%rd2328, %rd2326, %rd2327;
	xor.b64  	%rd2329, %rd2288, %rd2264;
	and.b64  	%rd2330, %rd2312, %rd2329;
	xor.b64  	%rd2331, %rd2330, %rd2264;
	add.s64 	%rd2332, %rd2240, %rd2073;
	ld.const.u64 	%rd8933, [k_sha512+424];
	add.s64 	%rd2333, %rd2332, %rd8933;
	add.s64 	%rd2334, %rd2333, %rd2331;
	add.s64 	%rd2335, %rd2334, %rd2328;
	add.s64 	%rd2336, %rd2335, %rd2251;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2461,%dummy}, %rd2323;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2462}, %rd2323;
	}
	shf.r.wrap.b32 	%r2463, %r2462, %r2461, 28;
	shf.r.wrap.b32 	%r2464, %r2461, %r2462, 28;
	mov.b64 	%rd2337, {%r2464, %r2463};
	shf.l.wrap.b32 	%r2465, %r2461, %r2462, 30;
	shf.l.wrap.b32 	%r2466, %r2462, %r2461, 30;
	mov.b64 	%rd2338, {%r2466, %r2465};
	xor.b64  	%rd2339, %rd2338, %rd2337;
	shf.l.wrap.b32 	%r2467, %r2461, %r2462, 25;
	shf.l.wrap.b32 	%r2468, %r2462, %r2461, 25;
	mov.b64 	%rd2340, {%r2468, %r2467};
	xor.b64  	%rd2341, %rd2339, %rd2340;
	xor.b64  	%rd2342, %rd2323, %rd2275;
	xor.b64  	%rd2343, %rd2323, %rd2299;
	and.b64  	%rd2344, %rd2343, %rd2342;
	xor.b64  	%rd2345, %rd2344, %rd2323;
	add.s64 	%rd2346, %rd2335, %rd2345;
	add.s64 	%rd2347, %rd2346, %rd2341;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2469,%dummy}, %rd2336;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2470}, %rd2336;
	}
	shf.r.wrap.b32 	%r2471, %r2470, %r2469, 14;
	shf.r.wrap.b32 	%r2472, %r2469, %r2470, 14;
	mov.b64 	%rd2348, {%r2472, %r2471};
	shf.r.wrap.b32 	%r2473, %r2470, %r2469, 18;
	shf.r.wrap.b32 	%r2474, %r2469, %r2470, 18;
	mov.b64 	%rd2349, {%r2474, %r2473};
	xor.b64  	%rd2350, %rd2349, %rd2348;
	shf.l.wrap.b32 	%r2475, %r2469, %r2470, 23;
	shf.l.wrap.b32 	%r2476, %r2470, %r2469, 23;
	mov.b64 	%rd2351, {%r2476, %r2475};
	xor.b64  	%rd2352, %rd2350, %rd2351;
	xor.b64  	%rd2353, %rd2312, %rd2288;
	and.b64  	%rd2354, %rd2336, %rd2353;
	xor.b64  	%rd2355, %rd2354, %rd2288;
	add.s64 	%rd2356, %rd2264, %rd2086;
	ld.const.u64 	%rd8932, [k_sha512+432];
	add.s64 	%rd2357, %rd2356, %rd8932;
	add.s64 	%rd2358, %rd2357, %rd2355;
	add.s64 	%rd2359, %rd2358, %rd2352;
	add.s64 	%rd2360, %rd2359, %rd2275;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2477,%dummy}, %rd2347;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2478}, %rd2347;
	}
	shf.r.wrap.b32 	%r2479, %r2478, %r2477, 28;
	shf.r.wrap.b32 	%r2480, %r2477, %r2478, 28;
	mov.b64 	%rd2361, {%r2480, %r2479};
	shf.l.wrap.b32 	%r2481, %r2477, %r2478, 30;
	shf.l.wrap.b32 	%r2482, %r2478, %r2477, 30;
	mov.b64 	%rd2362, {%r2482, %r2481};
	xor.b64  	%rd2363, %rd2362, %rd2361;
	shf.l.wrap.b32 	%r2483, %r2477, %r2478, 25;
	shf.l.wrap.b32 	%r2484, %r2478, %r2477, 25;
	mov.b64 	%rd2364, {%r2484, %r2483};
	xor.b64  	%rd2365, %rd2363, %rd2364;
	xor.b64  	%rd2366, %rd2347, %rd2299;
	xor.b64  	%rd2367, %rd2347, %rd2323;
	and.b64  	%rd2368, %rd2367, %rd2366;
	xor.b64  	%rd2369, %rd2368, %rd2347;
	add.s64 	%rd2370, %rd2359, %rd2369;
	add.s64 	%rd2371, %rd2370, %rd2365;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2485,%dummy}, %rd2360;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2486}, %rd2360;
	}
	shf.r.wrap.b32 	%r2487, %r2486, %r2485, 14;
	shf.r.wrap.b32 	%r2488, %r2485, %r2486, 14;
	mov.b64 	%rd2372, {%r2488, %r2487};
	shf.r.wrap.b32 	%r2489, %r2486, %r2485, 18;
	shf.r.wrap.b32 	%r2490, %r2485, %r2486, 18;
	mov.b64 	%rd2373, {%r2490, %r2489};
	xor.b64  	%rd2374, %rd2373, %rd2372;
	shf.l.wrap.b32 	%r2491, %r2485, %r2486, 23;
	shf.l.wrap.b32 	%r2492, %r2486, %r2485, 23;
	mov.b64 	%rd2375, {%r2492, %r2491};
	xor.b64  	%rd2376, %rd2374, %rd2375;
	xor.b64  	%rd2377, %rd2336, %rd2312;
	and.b64  	%rd2378, %rd2360, %rd2377;
	xor.b64  	%rd2379, %rd2378, %rd2312;
	add.s64 	%rd2380, %rd2288, %rd2099;
	ld.const.u64 	%rd8931, [k_sha512+440];
	add.s64 	%rd2381, %rd2380, %rd8931;
	add.s64 	%rd2382, %rd2381, %rd2379;
	add.s64 	%rd2383, %rd2382, %rd2376;
	add.s64 	%rd2384, %rd2383, %rd2299;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2493,%dummy}, %rd2371;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2494}, %rd2371;
	}
	shf.r.wrap.b32 	%r2495, %r2494, %r2493, 28;
	shf.r.wrap.b32 	%r2496, %r2493, %r2494, 28;
	mov.b64 	%rd2385, {%r2496, %r2495};
	shf.l.wrap.b32 	%r2497, %r2493, %r2494, 30;
	shf.l.wrap.b32 	%r2498, %r2494, %r2493, 30;
	mov.b64 	%rd2386, {%r2498, %r2497};
	xor.b64  	%rd2387, %rd2386, %rd2385;
	shf.l.wrap.b32 	%r2499, %r2493, %r2494, 25;
	shf.l.wrap.b32 	%r2500, %r2494, %r2493, 25;
	mov.b64 	%rd2388, {%r2500, %r2499};
	xor.b64  	%rd2389, %rd2387, %rd2388;
	xor.b64  	%rd2390, %rd2371, %rd2323;
	xor.b64  	%rd2391, %rd2371, %rd2347;
	and.b64  	%rd2392, %rd2391, %rd2390;
	xor.b64  	%rd2393, %rd2392, %rd2371;
	add.s64 	%rd2394, %rd2383, %rd2393;
	add.s64 	%rd2395, %rd2394, %rd2389;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2501,%dummy}, %rd2384;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2502}, %rd2384;
	}
	shf.r.wrap.b32 	%r2503, %r2502, %r2501, 14;
	shf.r.wrap.b32 	%r2504, %r2501, %r2502, 14;
	mov.b64 	%rd2396, {%r2504, %r2503};
	shf.r.wrap.b32 	%r2505, %r2502, %r2501, 18;
	shf.r.wrap.b32 	%r2506, %r2501, %r2502, 18;
	mov.b64 	%rd2397, {%r2506, %r2505};
	xor.b64  	%rd2398, %rd2397, %rd2396;
	shf.l.wrap.b32 	%r2507, %r2501, %r2502, 23;
	shf.l.wrap.b32 	%r2508, %r2502, %r2501, 23;
	mov.b64 	%rd2399, {%r2508, %r2507};
	xor.b64  	%rd2400, %rd2398, %rd2399;
	xor.b64  	%rd2401, %rd2360, %rd2336;
	and.b64  	%rd2402, %rd2384, %rd2401;
	xor.b64  	%rd2403, %rd2402, %rd2336;
	add.s64 	%rd2404, %rd2312, %rd2112;
	ld.const.u64 	%rd8930, [k_sha512+448];
	add.s64 	%rd2405, %rd2404, %rd8930;
	add.s64 	%rd2406, %rd2405, %rd2403;
	add.s64 	%rd2407, %rd2406, %rd2400;
	add.s64 	%rd2408, %rd2407, %rd2323;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2509,%dummy}, %rd2395;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2510}, %rd2395;
	}
	shf.r.wrap.b32 	%r2511, %r2510, %r2509, 28;
	shf.r.wrap.b32 	%r2512, %r2509, %r2510, 28;
	mov.b64 	%rd2409, {%r2512, %r2511};
	shf.l.wrap.b32 	%r2513, %r2509, %r2510, 30;
	shf.l.wrap.b32 	%r2514, %r2510, %r2509, 30;
	mov.b64 	%rd2410, {%r2514, %r2513};
	xor.b64  	%rd2411, %rd2410, %rd2409;
	shf.l.wrap.b32 	%r2515, %r2509, %r2510, 25;
	shf.l.wrap.b32 	%r2516, %r2510, %r2509, 25;
	mov.b64 	%rd2412, {%r2516, %r2515};
	xor.b64  	%rd2413, %rd2411, %rd2412;
	xor.b64  	%rd2414, %rd2395, %rd2347;
	xor.b64  	%rd2415, %rd2395, %rd2371;
	and.b64  	%rd2416, %rd2415, %rd2414;
	xor.b64  	%rd2417, %rd2416, %rd2395;
	add.s64 	%rd2418, %rd2407, %rd2417;
	add.s64 	%rd2419, %rd2418, %rd2413;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2517,%dummy}, %rd2408;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2518}, %rd2408;
	}
	shf.r.wrap.b32 	%r2519, %r2518, %r2517, 14;
	shf.r.wrap.b32 	%r2520, %r2517, %r2518, 14;
	mov.b64 	%rd2420, {%r2520, %r2519};
	shf.r.wrap.b32 	%r2521, %r2518, %r2517, 18;
	shf.r.wrap.b32 	%r2522, %r2517, %r2518, 18;
	mov.b64 	%rd2421, {%r2522, %r2521};
	xor.b64  	%rd2422, %rd2421, %rd2420;
	shf.l.wrap.b32 	%r2523, %r2517, %r2518, 23;
	shf.l.wrap.b32 	%r2524, %r2518, %r2517, 23;
	mov.b64 	%rd2423, {%r2524, %r2523};
	xor.b64  	%rd2424, %rd2422, %rd2423;
	xor.b64  	%rd2425, %rd2384, %rd2360;
	and.b64  	%rd2426, %rd2408, %rd2425;
	xor.b64  	%rd2427, %rd2426, %rd2360;
	add.s64 	%rd2428, %rd2336, %rd2125;
	ld.const.u64 	%rd8929, [k_sha512+456];
	add.s64 	%rd2429, %rd2428, %rd8929;
	add.s64 	%rd2430, %rd2429, %rd2427;
	add.s64 	%rd2431, %rd2430, %rd2424;
	add.s64 	%rd2432, %rd2431, %rd2347;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2525,%dummy}, %rd2419;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2526}, %rd2419;
	}
	shf.r.wrap.b32 	%r2527, %r2526, %r2525, 28;
	shf.r.wrap.b32 	%r2528, %r2525, %r2526, 28;
	mov.b64 	%rd2433, {%r2528, %r2527};
	shf.l.wrap.b32 	%r2529, %r2525, %r2526, 30;
	shf.l.wrap.b32 	%r2530, %r2526, %r2525, 30;
	mov.b64 	%rd2434, {%r2530, %r2529};
	xor.b64  	%rd2435, %rd2434, %rd2433;
	shf.l.wrap.b32 	%r2531, %r2525, %r2526, 25;
	shf.l.wrap.b32 	%r2532, %r2526, %r2525, 25;
	mov.b64 	%rd2436, {%r2532, %r2531};
	xor.b64  	%rd2437, %rd2435, %rd2436;
	xor.b64  	%rd2438, %rd2419, %rd2371;
	xor.b64  	%rd2439, %rd2419, %rd2395;
	and.b64  	%rd2440, %rd2439, %rd2438;
	xor.b64  	%rd2441, %rd2440, %rd2419;
	add.s64 	%rd2442, %rd2431, %rd2441;
	add.s64 	%rd2443, %rd2442, %rd2437;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2533,%dummy}, %rd2432;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2534}, %rd2432;
	}
	shf.r.wrap.b32 	%r2535, %r2534, %r2533, 14;
	shf.r.wrap.b32 	%r2536, %r2533, %r2534, 14;
	mov.b64 	%rd2444, {%r2536, %r2535};
	shf.r.wrap.b32 	%r2537, %r2534, %r2533, 18;
	shf.r.wrap.b32 	%r2538, %r2533, %r2534, 18;
	mov.b64 	%rd2445, {%r2538, %r2537};
	xor.b64  	%rd2446, %rd2445, %rd2444;
	shf.l.wrap.b32 	%r2539, %r2533, %r2534, 23;
	shf.l.wrap.b32 	%r2540, %r2534, %r2533, 23;
	mov.b64 	%rd2447, {%r2540, %r2539};
	xor.b64  	%rd2448, %rd2446, %rd2447;
	xor.b64  	%rd2449, %rd2408, %rd2384;
	and.b64  	%rd2450, %rd2432, %rd2449;
	xor.b64  	%rd2451, %rd2450, %rd2384;
	add.s64 	%rd2452, %rd2360, %rd2138;
	ld.const.u64 	%rd8928, [k_sha512+464];
	add.s64 	%rd2453, %rd2452, %rd8928;
	add.s64 	%rd2454, %rd2453, %rd2451;
	add.s64 	%rd2455, %rd2454, %rd2448;
	add.s64 	%rd2456, %rd2455, %rd2371;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2541,%dummy}, %rd2443;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2542}, %rd2443;
	}
	shf.r.wrap.b32 	%r2543, %r2542, %r2541, 28;
	shf.r.wrap.b32 	%r2544, %r2541, %r2542, 28;
	mov.b64 	%rd2457, {%r2544, %r2543};
	shf.l.wrap.b32 	%r2545, %r2541, %r2542, 30;
	shf.l.wrap.b32 	%r2546, %r2542, %r2541, 30;
	mov.b64 	%rd2458, {%r2546, %r2545};
	xor.b64  	%rd2459, %rd2458, %rd2457;
	shf.l.wrap.b32 	%r2547, %r2541, %r2542, 25;
	shf.l.wrap.b32 	%r2548, %r2542, %r2541, 25;
	mov.b64 	%rd2460, {%r2548, %r2547};
	xor.b64  	%rd2461, %rd2459, %rd2460;
	xor.b64  	%rd2462, %rd2443, %rd2395;
	xor.b64  	%rd2463, %rd2443, %rd2419;
	and.b64  	%rd2464, %rd2463, %rd2462;
	xor.b64  	%rd2465, %rd2464, %rd2443;
	add.s64 	%rd2466, %rd2455, %rd2465;
	add.s64 	%rd2467, %rd2466, %rd2461;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2549,%dummy}, %rd2456;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2550}, %rd2456;
	}
	shf.r.wrap.b32 	%r2551, %r2550, %r2549, 14;
	shf.r.wrap.b32 	%r2552, %r2549, %r2550, 14;
	mov.b64 	%rd2468, {%r2552, %r2551};
	shf.r.wrap.b32 	%r2553, %r2550, %r2549, 18;
	shf.r.wrap.b32 	%r2554, %r2549, %r2550, 18;
	mov.b64 	%rd2469, {%r2554, %r2553};
	xor.b64  	%rd2470, %rd2469, %rd2468;
	shf.l.wrap.b32 	%r2555, %r2549, %r2550, 23;
	shf.l.wrap.b32 	%r2556, %r2550, %r2549, 23;
	mov.b64 	%rd2471, {%r2556, %r2555};
	xor.b64  	%rd2472, %rd2470, %rd2471;
	xor.b64  	%rd2473, %rd2432, %rd2408;
	and.b64  	%rd2474, %rd2456, %rd2473;
	xor.b64  	%rd2475, %rd2474, %rd2408;
	add.s64 	%rd2476, %rd2384, %rd2151;
	ld.const.u64 	%rd8927, [k_sha512+472];
	add.s64 	%rd2477, %rd2476, %rd8927;
	add.s64 	%rd2478, %rd2477, %rd2475;
	add.s64 	%rd2479, %rd2478, %rd2472;
	add.s64 	%rd2480, %rd2479, %rd2395;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2557,%dummy}, %rd2467;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2558}, %rd2467;
	}
	shf.r.wrap.b32 	%r2559, %r2558, %r2557, 28;
	shf.r.wrap.b32 	%r2560, %r2557, %r2558, 28;
	mov.b64 	%rd2481, {%r2560, %r2559};
	shf.l.wrap.b32 	%r2561, %r2557, %r2558, 30;
	shf.l.wrap.b32 	%r2562, %r2558, %r2557, 30;
	mov.b64 	%rd2482, {%r2562, %r2561};
	xor.b64  	%rd2483, %rd2482, %rd2481;
	shf.l.wrap.b32 	%r2563, %r2557, %r2558, 25;
	shf.l.wrap.b32 	%r2564, %r2558, %r2557, 25;
	mov.b64 	%rd2484, {%r2564, %r2563};
	xor.b64  	%rd2485, %rd2483, %rd2484;
	xor.b64  	%rd2486, %rd2467, %rd2419;
	xor.b64  	%rd2487, %rd2467, %rd2443;
	and.b64  	%rd2488, %rd2487, %rd2486;
	xor.b64  	%rd2489, %rd2488, %rd2467;
	add.s64 	%rd2490, %rd2479, %rd2489;
	add.s64 	%rd2491, %rd2490, %rd2485;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2565,%dummy}, %rd2480;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2566}, %rd2480;
	}
	shf.r.wrap.b32 	%r2567, %r2566, %r2565, 14;
	shf.r.wrap.b32 	%r2568, %r2565, %r2566, 14;
	mov.b64 	%rd2492, {%r2568, %r2567};
	shf.r.wrap.b32 	%r2569, %r2566, %r2565, 18;
	shf.r.wrap.b32 	%r2570, %r2565, %r2566, 18;
	mov.b64 	%rd2493, {%r2570, %r2569};
	xor.b64  	%rd2494, %rd2493, %rd2492;
	shf.l.wrap.b32 	%r2571, %r2565, %r2566, 23;
	shf.l.wrap.b32 	%r2572, %r2566, %r2565, 23;
	mov.b64 	%rd2495, {%r2572, %r2571};
	xor.b64  	%rd2496, %rd2494, %rd2495;
	xor.b64  	%rd2497, %rd2456, %rd2432;
	and.b64  	%rd2498, %rd2480, %rd2497;
	xor.b64  	%rd2499, %rd2498, %rd2432;
	add.s64 	%rd2500, %rd2408, %rd2164;
	ld.const.u64 	%rd8926, [k_sha512+480];
	add.s64 	%rd2501, %rd2500, %rd8926;
	add.s64 	%rd2502, %rd2501, %rd2499;
	add.s64 	%rd2503, %rd2502, %rd2496;
	add.s64 	%rd2504, %rd2503, %rd2419;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2573,%dummy}, %rd2491;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2574}, %rd2491;
	}
	shf.r.wrap.b32 	%r2575, %r2574, %r2573, 28;
	shf.r.wrap.b32 	%r2576, %r2573, %r2574, 28;
	mov.b64 	%rd2505, {%r2576, %r2575};
	shf.l.wrap.b32 	%r2577, %r2573, %r2574, 30;
	shf.l.wrap.b32 	%r2578, %r2574, %r2573, 30;
	mov.b64 	%rd2506, {%r2578, %r2577};
	xor.b64  	%rd2507, %rd2506, %rd2505;
	shf.l.wrap.b32 	%r2579, %r2573, %r2574, 25;
	shf.l.wrap.b32 	%r2580, %r2574, %r2573, 25;
	mov.b64 	%rd2508, {%r2580, %r2579};
	xor.b64  	%rd2509, %rd2507, %rd2508;
	xor.b64  	%rd2510, %rd2491, %rd2443;
	xor.b64  	%rd2511, %rd2491, %rd2467;
	and.b64  	%rd2512, %rd2511, %rd2510;
	xor.b64  	%rd2513, %rd2512, %rd2491;
	add.s64 	%rd2514, %rd2503, %rd2513;
	add.s64 	%rd2515, %rd2514, %rd2509;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2581,%dummy}, %rd2504;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2582}, %rd2504;
	}
	shf.r.wrap.b32 	%r2583, %r2582, %r2581, 14;
	shf.r.wrap.b32 	%r2584, %r2581, %r2582, 14;
	mov.b64 	%rd2516, {%r2584, %r2583};
	shf.r.wrap.b32 	%r2585, %r2582, %r2581, 18;
	shf.r.wrap.b32 	%r2586, %r2581, %r2582, 18;
	mov.b64 	%rd2517, {%r2586, %r2585};
	xor.b64  	%rd2518, %rd2517, %rd2516;
	shf.l.wrap.b32 	%r2587, %r2581, %r2582, 23;
	shf.l.wrap.b32 	%r2588, %r2582, %r2581, 23;
	mov.b64 	%rd2519, {%r2588, %r2587};
	xor.b64  	%rd2520, %rd2518, %rd2519;
	xor.b64  	%rd2521, %rd2480, %rd2456;
	and.b64  	%rd2522, %rd2504, %rd2521;
	xor.b64  	%rd2523, %rd2522, %rd2456;
	add.s64 	%rd2524, %rd2432, %rd2177;
	ld.const.u64 	%rd8925, [k_sha512+488];
	add.s64 	%rd2525, %rd2524, %rd8925;
	add.s64 	%rd2526, %rd2525, %rd2523;
	add.s64 	%rd2527, %rd2526, %rd2520;
	add.s64 	%rd2528, %rd2527, %rd2443;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2589,%dummy}, %rd2515;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2590}, %rd2515;
	}
	shf.r.wrap.b32 	%r2591, %r2590, %r2589, 28;
	shf.r.wrap.b32 	%r2592, %r2589, %r2590, 28;
	mov.b64 	%rd2529, {%r2592, %r2591};
	shf.l.wrap.b32 	%r2593, %r2589, %r2590, 30;
	shf.l.wrap.b32 	%r2594, %r2590, %r2589, 30;
	mov.b64 	%rd2530, {%r2594, %r2593};
	xor.b64  	%rd2531, %rd2530, %rd2529;
	shf.l.wrap.b32 	%r2595, %r2589, %r2590, 25;
	shf.l.wrap.b32 	%r2596, %r2590, %r2589, 25;
	mov.b64 	%rd2532, {%r2596, %r2595};
	xor.b64  	%rd2533, %rd2531, %rd2532;
	xor.b64  	%rd2534, %rd2515, %rd2467;
	xor.b64  	%rd2535, %rd2515, %rd2491;
	and.b64  	%rd2536, %rd2535, %rd2534;
	xor.b64  	%rd2537, %rd2536, %rd2515;
	add.s64 	%rd2538, %rd2527, %rd2537;
	add.s64 	%rd2539, %rd2538, %rd2533;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2597,%dummy}, %rd2528;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2598}, %rd2528;
	}
	shf.r.wrap.b32 	%r2599, %r2598, %r2597, 14;
	shf.r.wrap.b32 	%r2600, %r2597, %r2598, 14;
	mov.b64 	%rd2540, {%r2600, %r2599};
	shf.r.wrap.b32 	%r2601, %r2598, %r2597, 18;
	shf.r.wrap.b32 	%r2602, %r2597, %r2598, 18;
	mov.b64 	%rd2541, {%r2602, %r2601};
	xor.b64  	%rd2542, %rd2541, %rd2540;
	shf.l.wrap.b32 	%r2603, %r2597, %r2598, 23;
	shf.l.wrap.b32 	%r2604, %r2598, %r2597, 23;
	mov.b64 	%rd2543, {%r2604, %r2603};
	xor.b64  	%rd2544, %rd2542, %rd2543;
	xor.b64  	%rd2545, %rd2504, %rd2480;
	and.b64  	%rd2546, %rd2528, %rd2545;
	xor.b64  	%rd2547, %rd2546, %rd2480;
	add.s64 	%rd2548, %rd2456, %rd2190;
	ld.const.u64 	%rd8924, [k_sha512+496];
	add.s64 	%rd2549, %rd2548, %rd8924;
	add.s64 	%rd2550, %rd2549, %rd2547;
	add.s64 	%rd2551, %rd2550, %rd2544;
	add.s64 	%rd2552, %rd2551, %rd2467;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2605,%dummy}, %rd2539;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2606}, %rd2539;
	}
	shf.r.wrap.b32 	%r2607, %r2606, %r2605, 28;
	shf.r.wrap.b32 	%r2608, %r2605, %r2606, 28;
	mov.b64 	%rd2553, {%r2608, %r2607};
	shf.l.wrap.b32 	%r2609, %r2605, %r2606, 30;
	shf.l.wrap.b32 	%r2610, %r2606, %r2605, 30;
	mov.b64 	%rd2554, {%r2610, %r2609};
	xor.b64  	%rd2555, %rd2554, %rd2553;
	shf.l.wrap.b32 	%r2611, %r2605, %r2606, 25;
	shf.l.wrap.b32 	%r2612, %r2606, %r2605, 25;
	mov.b64 	%rd2556, {%r2612, %r2611};
	xor.b64  	%rd2557, %rd2555, %rd2556;
	xor.b64  	%rd2558, %rd2539, %rd2491;
	xor.b64  	%rd2559, %rd2539, %rd2515;
	and.b64  	%rd2560, %rd2559, %rd2558;
	xor.b64  	%rd2561, %rd2560, %rd2539;
	add.s64 	%rd2562, %rd2551, %rd2561;
	add.s64 	%rd2563, %rd2562, %rd2557;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2613,%dummy}, %rd2552;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2614}, %rd2552;
	}
	shf.r.wrap.b32 	%r2615, %r2614, %r2613, 14;
	shf.r.wrap.b32 	%r2616, %r2613, %r2614, 14;
	mov.b64 	%rd2564, {%r2616, %r2615};
	shf.r.wrap.b32 	%r2617, %r2614, %r2613, 18;
	shf.r.wrap.b32 	%r2618, %r2613, %r2614, 18;
	mov.b64 	%rd2565, {%r2618, %r2617};
	xor.b64  	%rd2566, %rd2565, %rd2564;
	shf.l.wrap.b32 	%r2619, %r2613, %r2614, 23;
	shf.l.wrap.b32 	%r2620, %r2614, %r2613, 23;
	mov.b64 	%rd2567, {%r2620, %r2619};
	xor.b64  	%rd2568, %rd2566, %rd2567;
	xor.b64  	%rd2569, %rd2528, %rd2504;
	and.b64  	%rd2570, %rd2552, %rd2569;
	xor.b64  	%rd2571, %rd2570, %rd2504;
	add.s64 	%rd2572, %rd2480, %rd2203;
	ld.const.u64 	%rd8923, [k_sha512+504];
	add.s64 	%rd2573, %rd2572, %rd8923;
	add.s64 	%rd2574, %rd2573, %rd2571;
	add.s64 	%rd2575, %rd2574, %rd2568;
	add.s64 	%rd2576, %rd2575, %rd2491;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2621,%dummy}, %rd2563;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2622}, %rd2563;
	}
	shf.r.wrap.b32 	%r2623, %r2622, %r2621, 28;
	shf.r.wrap.b32 	%r2624, %r2621, %r2622, 28;
	mov.b64 	%rd2577, {%r2624, %r2623};
	shf.l.wrap.b32 	%r2625, %r2621, %r2622, 30;
	shf.l.wrap.b32 	%r2626, %r2622, %r2621, 30;
	mov.b64 	%rd2578, {%r2626, %r2625};
	xor.b64  	%rd2579, %rd2578, %rd2577;
	shf.l.wrap.b32 	%r2627, %r2621, %r2622, 25;
	shf.l.wrap.b32 	%r2628, %r2622, %r2621, 25;
	mov.b64 	%rd2580, {%r2628, %r2627};
	xor.b64  	%rd2581, %rd2579, %rd2580;
	xor.b64  	%rd2582, %rd2563, %rd2515;
	xor.b64  	%rd2583, %rd2563, %rd2539;
	and.b64  	%rd2584, %rd2583, %rd2582;
	xor.b64  	%rd2585, %rd2584, %rd2563;
	add.s64 	%rd2586, %rd2575, %rd2585;
	add.s64 	%rd2587, %rd2586, %rd2581;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2629,%dummy}, %rd2190;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2630}, %rd2190;
	}
	shf.r.wrap.b32 	%r2631, %r2630, %r2629, 19;
	shf.r.wrap.b32 	%r2632, %r2629, %r2630, 19;
	mov.b64 	%rd2588, {%r2632, %r2631};
	shf.l.wrap.b32 	%r2633, %r2629, %r2630, 3;
	shf.l.wrap.b32 	%r2634, %r2630, %r2629, 3;
	mov.b64 	%rd2589, {%r2634, %r2633};
	shr.u64 	%rd2590, %rd2190, 6;
	xor.b64  	%rd2591, %rd2588, %rd2590;
	xor.b64  	%rd2592, %rd2591, %rd2589;
	shf.r.wrap.b32 	%r2635, %r2244, %r2243, 1;
	shf.r.wrap.b32 	%r2636, %r2243, %r2244, 1;
	mov.b64 	%rd2593, {%r2636, %r2635};
	shf.r.wrap.b32 	%r2637, %r2244, %r2243, 8;
	shf.r.wrap.b32 	%r2638, %r2243, %r2244, 8;
	mov.b64 	%rd2594, {%r2638, %r2637};
	shr.u64 	%rd2595, %rd2021, 7;
	xor.b64  	%rd2596, %rd2593, %rd2595;
	xor.b64  	%rd2597, %rd2596, %rd2594;
	add.s64 	%rd2598, %rd2125, %rd2008;
	add.s64 	%rd2599, %rd2598, %rd2592;
	add.s64 	%rd2600, %rd2599, %rd2597;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2639,%dummy}, %rd2203;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2640}, %rd2203;
	}
	shf.r.wrap.b32 	%r2641, %r2640, %r2639, 19;
	shf.r.wrap.b32 	%r2642, %r2639, %r2640, 19;
	mov.b64 	%rd2601, {%r2642, %r2641};
	shf.l.wrap.b32 	%r2643, %r2639, %r2640, 3;
	shf.l.wrap.b32 	%r2644, %r2640, %r2639, 3;
	mov.b64 	%rd2602, {%r2644, %r2643};
	shr.u64 	%rd2603, %rd2203, 6;
	xor.b64  	%rd2604, %rd2601, %rd2603;
	xor.b64  	%rd2605, %rd2604, %rd2602;
	shf.r.wrap.b32 	%r2645, %r2254, %r2253, 1;
	shf.r.wrap.b32 	%r2646, %r2253, %r2254, 1;
	mov.b64 	%rd2606, {%r2646, %r2645};
	shf.r.wrap.b32 	%r2647, %r2254, %r2253, 8;
	shf.r.wrap.b32 	%r2648, %r2253, %r2254, 8;
	mov.b64 	%rd2607, {%r2648, %r2647};
	shr.u64 	%rd2608, %rd2034, 7;
	xor.b64  	%rd2609, %rd2606, %rd2608;
	xor.b64  	%rd2610, %rd2609, %rd2607;
	add.s64 	%rd2611, %rd2138, %rd2021;
	add.s64 	%rd2612, %rd2611, %rd2605;
	add.s64 	%rd2613, %rd2612, %rd2610;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2649,%dummy}, %rd2600;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2650}, %rd2600;
	}
	shf.r.wrap.b32 	%r2651, %r2650, %r2649, 19;
	shf.r.wrap.b32 	%r2652, %r2649, %r2650, 19;
	mov.b64 	%rd2614, {%r2652, %r2651};
	shf.l.wrap.b32 	%r2653, %r2649, %r2650, 3;
	shf.l.wrap.b32 	%r2654, %r2650, %r2649, 3;
	mov.b64 	%rd2615, {%r2654, %r2653};
	shr.u64 	%rd2616, %rd2600, 6;
	xor.b64  	%rd2617, %rd2614, %rd2616;
	xor.b64  	%rd2618, %rd2617, %rd2615;
	shf.r.wrap.b32 	%r2655, %r2264, %r2263, 1;
	shf.r.wrap.b32 	%r2656, %r2263, %r2264, 1;
	mov.b64 	%rd2619, {%r2656, %r2655};
	shf.r.wrap.b32 	%r2657, %r2264, %r2263, 8;
	shf.r.wrap.b32 	%r2658, %r2263, %r2264, 8;
	mov.b64 	%rd2620, {%r2658, %r2657};
	shr.u64 	%rd2621, %rd2047, 7;
	xor.b64  	%rd2622, %rd2619, %rd2621;
	xor.b64  	%rd2623, %rd2622, %rd2620;
	add.s64 	%rd2624, %rd2151, %rd2034;
	add.s64 	%rd2625, %rd2624, %rd2618;
	add.s64 	%rd2626, %rd2625, %rd2623;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2659,%dummy}, %rd2613;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2660}, %rd2613;
	}
	shf.r.wrap.b32 	%r2661, %r2660, %r2659, 19;
	shf.r.wrap.b32 	%r2662, %r2659, %r2660, 19;
	mov.b64 	%rd2627, {%r2662, %r2661};
	shf.l.wrap.b32 	%r2663, %r2659, %r2660, 3;
	shf.l.wrap.b32 	%r2664, %r2660, %r2659, 3;
	mov.b64 	%rd2628, {%r2664, %r2663};
	shr.u64 	%rd2629, %rd2613, 6;
	xor.b64  	%rd2630, %rd2627, %rd2629;
	xor.b64  	%rd2631, %rd2630, %rd2628;
	shf.r.wrap.b32 	%r2665, %r2274, %r2273, 1;
	shf.r.wrap.b32 	%r2666, %r2273, %r2274, 1;
	mov.b64 	%rd2632, {%r2666, %r2665};
	shf.r.wrap.b32 	%r2667, %r2274, %r2273, 8;
	shf.r.wrap.b32 	%r2668, %r2273, %r2274, 8;
	mov.b64 	%rd2633, {%r2668, %r2667};
	shr.u64 	%rd2634, %rd2060, 7;
	xor.b64  	%rd2635, %rd2632, %rd2634;
	xor.b64  	%rd2636, %rd2635, %rd2633;
	add.s64 	%rd2637, %rd2164, %rd2047;
	add.s64 	%rd2638, %rd2637, %rd2631;
	add.s64 	%rd2639, %rd2638, %rd2636;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2669,%dummy}, %rd2626;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2670}, %rd2626;
	}
	shf.r.wrap.b32 	%r2671, %r2670, %r2669, 19;
	shf.r.wrap.b32 	%r2672, %r2669, %r2670, 19;
	mov.b64 	%rd2640, {%r2672, %r2671};
	shf.l.wrap.b32 	%r2673, %r2669, %r2670, 3;
	shf.l.wrap.b32 	%r2674, %r2670, %r2669, 3;
	mov.b64 	%rd2641, {%r2674, %r2673};
	shr.u64 	%rd2642, %rd2626, 6;
	xor.b64  	%rd2643, %rd2640, %rd2642;
	xor.b64  	%rd2644, %rd2643, %rd2641;
	shf.r.wrap.b32 	%r2675, %r2284, %r2283, 1;
	shf.r.wrap.b32 	%r2676, %r2283, %r2284, 1;
	mov.b64 	%rd2645, {%r2676, %r2675};
	shf.r.wrap.b32 	%r2677, %r2284, %r2283, 8;
	shf.r.wrap.b32 	%r2678, %r2283, %r2284, 8;
	mov.b64 	%rd2646, {%r2678, %r2677};
	shr.u64 	%rd2647, %rd2073, 7;
	xor.b64  	%rd2648, %rd2645, %rd2647;
	xor.b64  	%rd2649, %rd2648, %rd2646;
	add.s64 	%rd2650, %rd2177, %rd2060;
	add.s64 	%rd2651, %rd2650, %rd2644;
	add.s64 	%rd2652, %rd2651, %rd2649;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2679,%dummy}, %rd2639;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2680}, %rd2639;
	}
	shf.r.wrap.b32 	%r2681, %r2680, %r2679, 19;
	shf.r.wrap.b32 	%r2682, %r2679, %r2680, 19;
	mov.b64 	%rd2653, {%r2682, %r2681};
	shf.l.wrap.b32 	%r2683, %r2679, %r2680, 3;
	shf.l.wrap.b32 	%r2684, %r2680, %r2679, 3;
	mov.b64 	%rd2654, {%r2684, %r2683};
	shr.u64 	%rd2655, %rd2639, 6;
	xor.b64  	%rd2656, %rd2653, %rd2655;
	xor.b64  	%rd2657, %rd2656, %rd2654;
	shf.r.wrap.b32 	%r2685, %r2294, %r2293, 1;
	shf.r.wrap.b32 	%r2686, %r2293, %r2294, 1;
	mov.b64 	%rd2658, {%r2686, %r2685};
	shf.r.wrap.b32 	%r2687, %r2294, %r2293, 8;
	shf.r.wrap.b32 	%r2688, %r2293, %r2294, 8;
	mov.b64 	%rd2659, {%r2688, %r2687};
	shr.u64 	%rd2660, %rd2086, 7;
	xor.b64  	%rd2661, %rd2658, %rd2660;
	xor.b64  	%rd2662, %rd2661, %rd2659;
	add.s64 	%rd2663, %rd2190, %rd2073;
	add.s64 	%rd2664, %rd2663, %rd2657;
	add.s64 	%rd2665, %rd2664, %rd2662;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2689,%dummy}, %rd2652;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2690}, %rd2652;
	}
	shf.r.wrap.b32 	%r2691, %r2690, %r2689, 19;
	shf.r.wrap.b32 	%r2692, %r2689, %r2690, 19;
	mov.b64 	%rd2666, {%r2692, %r2691};
	shf.l.wrap.b32 	%r2693, %r2689, %r2690, 3;
	shf.l.wrap.b32 	%r2694, %r2690, %r2689, 3;
	mov.b64 	%rd2667, {%r2694, %r2693};
	shr.u64 	%rd2668, %rd2652, 6;
	xor.b64  	%rd2669, %rd2666, %rd2668;
	xor.b64  	%rd2670, %rd2669, %rd2667;
	shf.r.wrap.b32 	%r2695, %r2304, %r2303, 1;
	shf.r.wrap.b32 	%r2696, %r2303, %r2304, 1;
	mov.b64 	%rd2671, {%r2696, %r2695};
	shf.r.wrap.b32 	%r2697, %r2304, %r2303, 8;
	shf.r.wrap.b32 	%r2698, %r2303, %r2304, 8;
	mov.b64 	%rd2672, {%r2698, %r2697};
	shr.u64 	%rd2673, %rd2099, 7;
	xor.b64  	%rd2674, %rd2671, %rd2673;
	xor.b64  	%rd2675, %rd2674, %rd2672;
	add.s64 	%rd2676, %rd2203, %rd2086;
	add.s64 	%rd2677, %rd2676, %rd2670;
	add.s64 	%rd2678, %rd2677, %rd2675;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2699,%dummy}, %rd2665;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2700}, %rd2665;
	}
	shf.r.wrap.b32 	%r2701, %r2700, %r2699, 19;
	shf.r.wrap.b32 	%r2702, %r2699, %r2700, 19;
	mov.b64 	%rd2679, {%r2702, %r2701};
	shf.l.wrap.b32 	%r2703, %r2699, %r2700, 3;
	shf.l.wrap.b32 	%r2704, %r2700, %r2699, 3;
	mov.b64 	%rd2680, {%r2704, %r2703};
	shr.u64 	%rd2681, %rd2665, 6;
	xor.b64  	%rd2682, %rd2679, %rd2681;
	xor.b64  	%rd2683, %rd2682, %rd2680;
	shf.r.wrap.b32 	%r2705, %r2314, %r2313, 1;
	shf.r.wrap.b32 	%r2706, %r2313, %r2314, 1;
	mov.b64 	%rd2684, {%r2706, %r2705};
	shf.r.wrap.b32 	%r2707, %r2314, %r2313, 8;
	shf.r.wrap.b32 	%r2708, %r2313, %r2314, 8;
	mov.b64 	%rd2685, {%r2708, %r2707};
	shr.u64 	%rd2686, %rd2112, 7;
	xor.b64  	%rd2687, %rd2684, %rd2686;
	xor.b64  	%rd2688, %rd2687, %rd2685;
	add.s64 	%rd2689, %rd2600, %rd2099;
	add.s64 	%rd2690, %rd2689, %rd2683;
	add.s64 	%rd2691, %rd2690, %rd2688;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2709,%dummy}, %rd2678;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2710}, %rd2678;
	}
	shf.r.wrap.b32 	%r2711, %r2710, %r2709, 19;
	shf.r.wrap.b32 	%r2712, %r2709, %r2710, 19;
	mov.b64 	%rd2692, {%r2712, %r2711};
	shf.l.wrap.b32 	%r2713, %r2709, %r2710, 3;
	shf.l.wrap.b32 	%r2714, %r2710, %r2709, 3;
	mov.b64 	%rd2693, {%r2714, %r2713};
	shr.u64 	%rd2694, %rd2678, 6;
	xor.b64  	%rd2695, %rd2692, %rd2694;
	xor.b64  	%rd2696, %rd2695, %rd2693;
	shf.r.wrap.b32 	%r2715, %r2324, %r2323, 1;
	shf.r.wrap.b32 	%r2716, %r2323, %r2324, 1;
	mov.b64 	%rd2697, {%r2716, %r2715};
	shf.r.wrap.b32 	%r2717, %r2324, %r2323, 8;
	shf.r.wrap.b32 	%r2718, %r2323, %r2324, 8;
	mov.b64 	%rd2698, {%r2718, %r2717};
	shr.u64 	%rd2699, %rd2125, 7;
	xor.b64  	%rd2700, %rd2697, %rd2699;
	xor.b64  	%rd2701, %rd2700, %rd2698;
	add.s64 	%rd2702, %rd2613, %rd2112;
	add.s64 	%rd2703, %rd2702, %rd2696;
	add.s64 	%rd2704, %rd2703, %rd2701;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2719,%dummy}, %rd2691;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2720}, %rd2691;
	}
	shf.r.wrap.b32 	%r2721, %r2720, %r2719, 19;
	shf.r.wrap.b32 	%r2722, %r2719, %r2720, 19;
	mov.b64 	%rd2705, {%r2722, %r2721};
	shf.l.wrap.b32 	%r2723, %r2719, %r2720, 3;
	shf.l.wrap.b32 	%r2724, %r2720, %r2719, 3;
	mov.b64 	%rd2706, {%r2724, %r2723};
	shr.u64 	%rd2707, %rd2691, 6;
	xor.b64  	%rd2708, %rd2705, %rd2707;
	xor.b64  	%rd2709, %rd2708, %rd2706;
	shf.r.wrap.b32 	%r2725, %r2334, %r2333, 1;
	shf.r.wrap.b32 	%r2726, %r2333, %r2334, 1;
	mov.b64 	%rd2710, {%r2726, %r2725};
	shf.r.wrap.b32 	%r2727, %r2334, %r2333, 8;
	shf.r.wrap.b32 	%r2728, %r2333, %r2334, 8;
	mov.b64 	%rd2711, {%r2728, %r2727};
	shr.u64 	%rd2712, %rd2138, 7;
	xor.b64  	%rd2713, %rd2710, %rd2712;
	xor.b64  	%rd2714, %rd2713, %rd2711;
	add.s64 	%rd2715, %rd2626, %rd2125;
	add.s64 	%rd2716, %rd2715, %rd2709;
	add.s64 	%rd2717, %rd2716, %rd2714;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2729,%dummy}, %rd2704;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2730}, %rd2704;
	}
	shf.r.wrap.b32 	%r2731, %r2730, %r2729, 19;
	shf.r.wrap.b32 	%r2732, %r2729, %r2730, 19;
	mov.b64 	%rd2718, {%r2732, %r2731};
	shf.l.wrap.b32 	%r2733, %r2729, %r2730, 3;
	shf.l.wrap.b32 	%r2734, %r2730, %r2729, 3;
	mov.b64 	%rd2719, {%r2734, %r2733};
	shr.u64 	%rd2720, %rd2704, 6;
	xor.b64  	%rd2721, %rd2718, %rd2720;
	xor.b64  	%rd2722, %rd2721, %rd2719;
	shf.r.wrap.b32 	%r2735, %r2344, %r2343, 1;
	shf.r.wrap.b32 	%r2736, %r2343, %r2344, 1;
	mov.b64 	%rd2723, {%r2736, %r2735};
	shf.r.wrap.b32 	%r2737, %r2344, %r2343, 8;
	shf.r.wrap.b32 	%r2738, %r2343, %r2344, 8;
	mov.b64 	%rd2724, {%r2738, %r2737};
	shr.u64 	%rd2725, %rd2151, 7;
	xor.b64  	%rd2726, %rd2723, %rd2725;
	xor.b64  	%rd2727, %rd2726, %rd2724;
	add.s64 	%rd2728, %rd2639, %rd2138;
	add.s64 	%rd2729, %rd2728, %rd2722;
	add.s64 	%rd2730, %rd2729, %rd2727;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2739,%dummy}, %rd2717;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2740}, %rd2717;
	}
	shf.r.wrap.b32 	%r2741, %r2740, %r2739, 19;
	shf.r.wrap.b32 	%r2742, %r2739, %r2740, 19;
	mov.b64 	%rd2731, {%r2742, %r2741};
	shf.l.wrap.b32 	%r2743, %r2739, %r2740, 3;
	shf.l.wrap.b32 	%r2744, %r2740, %r2739, 3;
	mov.b64 	%rd2732, {%r2744, %r2743};
	shr.u64 	%rd2733, %rd2717, 6;
	xor.b64  	%rd2734, %rd2731, %rd2733;
	xor.b64  	%rd2735, %rd2734, %rd2732;
	shf.r.wrap.b32 	%r2745, %r2354, %r2353, 1;
	shf.r.wrap.b32 	%r2746, %r2353, %r2354, 1;
	mov.b64 	%rd2736, {%r2746, %r2745};
	shf.r.wrap.b32 	%r2747, %r2354, %r2353, 8;
	shf.r.wrap.b32 	%r2748, %r2353, %r2354, 8;
	mov.b64 	%rd2737, {%r2748, %r2747};
	shr.u64 	%rd2738, %rd2164, 7;
	xor.b64  	%rd2739, %rd2736, %rd2738;
	xor.b64  	%rd2740, %rd2739, %rd2737;
	add.s64 	%rd2741, %rd2652, %rd2151;
	add.s64 	%rd2742, %rd2741, %rd2735;
	add.s64 	%rd2743, %rd2742, %rd2740;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2749,%dummy}, %rd2730;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2750}, %rd2730;
	}
	shf.r.wrap.b32 	%r2751, %r2750, %r2749, 19;
	shf.r.wrap.b32 	%r2752, %r2749, %r2750, 19;
	mov.b64 	%rd2744, {%r2752, %r2751};
	shf.l.wrap.b32 	%r2753, %r2749, %r2750, 3;
	shf.l.wrap.b32 	%r2754, %r2750, %r2749, 3;
	mov.b64 	%rd2745, {%r2754, %r2753};
	shr.u64 	%rd2746, %rd2730, 6;
	xor.b64  	%rd2747, %rd2744, %rd2746;
	xor.b64  	%rd2748, %rd2747, %rd2745;
	shf.r.wrap.b32 	%r2755, %r2364, %r2363, 1;
	shf.r.wrap.b32 	%r2756, %r2363, %r2364, 1;
	mov.b64 	%rd2749, {%r2756, %r2755};
	shf.r.wrap.b32 	%r2757, %r2364, %r2363, 8;
	shf.r.wrap.b32 	%r2758, %r2363, %r2364, 8;
	mov.b64 	%rd2750, {%r2758, %r2757};
	shr.u64 	%rd2751, %rd2177, 7;
	xor.b64  	%rd2752, %rd2749, %rd2751;
	xor.b64  	%rd2753, %rd2752, %rd2750;
	add.s64 	%rd2754, %rd2665, %rd2164;
	add.s64 	%rd2755, %rd2754, %rd2748;
	add.s64 	%rd2756, %rd2755, %rd2753;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2759,%dummy}, %rd2743;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2760}, %rd2743;
	}
	shf.r.wrap.b32 	%r2761, %r2760, %r2759, 19;
	shf.r.wrap.b32 	%r2762, %r2759, %r2760, 19;
	mov.b64 	%rd2757, {%r2762, %r2761};
	shf.l.wrap.b32 	%r2763, %r2759, %r2760, 3;
	shf.l.wrap.b32 	%r2764, %r2760, %r2759, 3;
	mov.b64 	%rd2758, {%r2764, %r2763};
	shr.u64 	%rd2759, %rd2743, 6;
	xor.b64  	%rd2760, %rd2757, %rd2759;
	xor.b64  	%rd2761, %rd2760, %rd2758;
	shf.r.wrap.b32 	%r2765, %r2630, %r2629, 1;
	shf.r.wrap.b32 	%r2766, %r2629, %r2630, 1;
	mov.b64 	%rd2762, {%r2766, %r2765};
	shf.r.wrap.b32 	%r2767, %r2630, %r2629, 8;
	shf.r.wrap.b32 	%r2768, %r2629, %r2630, 8;
	mov.b64 	%rd2763, {%r2768, %r2767};
	shr.u64 	%rd2764, %rd2190, 7;
	xor.b64  	%rd2765, %rd2762, %rd2764;
	xor.b64  	%rd2766, %rd2765, %rd2763;
	add.s64 	%rd2767, %rd2678, %rd2177;
	add.s64 	%rd2768, %rd2767, %rd2761;
	add.s64 	%rd2769, %rd2768, %rd2766;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2769,%dummy}, %rd2756;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2770}, %rd2756;
	}
	shf.r.wrap.b32 	%r2771, %r2770, %r2769, 19;
	shf.r.wrap.b32 	%r2772, %r2769, %r2770, 19;
	mov.b64 	%rd2770, {%r2772, %r2771};
	shf.l.wrap.b32 	%r2773, %r2769, %r2770, 3;
	shf.l.wrap.b32 	%r2774, %r2770, %r2769, 3;
	mov.b64 	%rd2771, {%r2774, %r2773};
	shr.u64 	%rd2772, %rd2756, 6;
	xor.b64  	%rd2773, %rd2770, %rd2772;
	xor.b64  	%rd2774, %rd2773, %rd2771;
	shf.r.wrap.b32 	%r2775, %r2640, %r2639, 1;
	shf.r.wrap.b32 	%r2776, %r2639, %r2640, 1;
	mov.b64 	%rd2775, {%r2776, %r2775};
	shf.r.wrap.b32 	%r2777, %r2640, %r2639, 8;
	shf.r.wrap.b32 	%r2778, %r2639, %r2640, 8;
	mov.b64 	%rd2776, {%r2778, %r2777};
	shr.u64 	%rd2777, %rd2203, 7;
	xor.b64  	%rd2778, %rd2775, %rd2777;
	xor.b64  	%rd2779, %rd2778, %rd2776;
	add.s64 	%rd2780, %rd2691, %rd2190;
	add.s64 	%rd2781, %rd2780, %rd2774;
	add.s64 	%rd2782, %rd2781, %rd2779;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2779,%dummy}, %rd2769;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2780}, %rd2769;
	}
	shf.r.wrap.b32 	%r2781, %r2780, %r2779, 19;
	shf.r.wrap.b32 	%r2782, %r2779, %r2780, 19;
	mov.b64 	%rd2783, {%r2782, %r2781};
	shf.l.wrap.b32 	%r2783, %r2779, %r2780, 3;
	shf.l.wrap.b32 	%r2784, %r2780, %r2779, 3;
	mov.b64 	%rd2784, {%r2784, %r2783};
	shr.u64 	%rd2785, %rd2769, 6;
	xor.b64  	%rd2786, %rd2783, %rd2785;
	xor.b64  	%rd2787, %rd2786, %rd2784;
	shf.r.wrap.b32 	%r2785, %r2650, %r2649, 1;
	shf.r.wrap.b32 	%r2786, %r2649, %r2650, 1;
	mov.b64 	%rd2788, {%r2786, %r2785};
	shf.r.wrap.b32 	%r2787, %r2650, %r2649, 8;
	shf.r.wrap.b32 	%r2788, %r2649, %r2650, 8;
	mov.b64 	%rd2789, {%r2788, %r2787};
	shr.u64 	%rd2790, %rd2600, 7;
	xor.b64  	%rd2791, %rd2788, %rd2790;
	xor.b64  	%rd2792, %rd2791, %rd2789;
	add.s64 	%rd2793, %rd2704, %rd2203;
	add.s64 	%rd2794, %rd2793, %rd2787;
	add.s64 	%rd2795, %rd2794, %rd2792;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2789,%dummy}, %rd2576;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2790}, %rd2576;
	}
	shf.r.wrap.b32 	%r2791, %r2790, %r2789, 14;
	shf.r.wrap.b32 	%r2792, %r2789, %r2790, 14;
	mov.b64 	%rd2796, {%r2792, %r2791};
	shf.r.wrap.b32 	%r2793, %r2790, %r2789, 18;
	shf.r.wrap.b32 	%r2794, %r2789, %r2790, 18;
	mov.b64 	%rd2797, {%r2794, %r2793};
	xor.b64  	%rd2798, %rd2797, %rd2796;
	shf.l.wrap.b32 	%r2795, %r2789, %r2790, 23;
	shf.l.wrap.b32 	%r2796, %r2790, %r2789, 23;
	mov.b64 	%rd2799, {%r2796, %r2795};
	xor.b64  	%rd2800, %rd2798, %rd2799;
	xor.b64  	%rd2801, %rd2552, %rd2528;
	and.b64  	%rd2802, %rd2801, %rd2576;
	xor.b64  	%rd2803, %rd2802, %rd2528;
	add.s64 	%rd2804, %rd2803, %rd2504;
	add.s64 	%rd2805, %rd2804, %rd2600;
	ld.const.u64 	%rd8922, [k_sha512+512];
	add.s64 	%rd2806, %rd2805, %rd8922;
	add.s64 	%rd2807, %rd2806, %rd2800;
	add.s64 	%rd2808, %rd2807, %rd2515;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2797,%dummy}, %rd2587;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2798}, %rd2587;
	}
	shf.r.wrap.b32 	%r2799, %r2798, %r2797, 28;
	shf.r.wrap.b32 	%r2800, %r2797, %r2798, 28;
	mov.b64 	%rd2809, {%r2800, %r2799};
	shf.l.wrap.b32 	%r2801, %r2797, %r2798, 30;
	shf.l.wrap.b32 	%r2802, %r2798, %r2797, 30;
	mov.b64 	%rd2810, {%r2802, %r2801};
	xor.b64  	%rd2811, %rd2810, %rd2809;
	shf.l.wrap.b32 	%r2803, %r2797, %r2798, 25;
	shf.l.wrap.b32 	%r2804, %r2798, %r2797, 25;
	mov.b64 	%rd2812, {%r2804, %r2803};
	xor.b64  	%rd2813, %rd2811, %rd2812;
	xor.b64  	%rd2814, %rd2587, %rd2539;
	xor.b64  	%rd2815, %rd2587, %rd2563;
	and.b64  	%rd2816, %rd2815, %rd2814;
	xor.b64  	%rd2817, %rd2816, %rd2587;
	add.s64 	%rd2818, %rd2807, %rd2817;
	add.s64 	%rd2819, %rd2818, %rd2813;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2805,%dummy}, %rd2808;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2806}, %rd2808;
	}
	shf.r.wrap.b32 	%r2807, %r2806, %r2805, 14;
	shf.r.wrap.b32 	%r2808, %r2805, %r2806, 14;
	mov.b64 	%rd2820, {%r2808, %r2807};
	shf.r.wrap.b32 	%r2809, %r2806, %r2805, 18;
	shf.r.wrap.b32 	%r2810, %r2805, %r2806, 18;
	mov.b64 	%rd2821, {%r2810, %r2809};
	xor.b64  	%rd2822, %rd2821, %rd2820;
	shf.l.wrap.b32 	%r2811, %r2805, %r2806, 23;
	shf.l.wrap.b32 	%r2812, %r2806, %r2805, 23;
	mov.b64 	%rd2823, {%r2812, %r2811};
	xor.b64  	%rd2824, %rd2822, %rd2823;
	xor.b64  	%rd2825, %rd2576, %rd2552;
	and.b64  	%rd2826, %rd2808, %rd2825;
	xor.b64  	%rd2827, %rd2826, %rd2552;
	add.s64 	%rd2828, %rd2613, %rd2528;
	ld.const.u64 	%rd8921, [k_sha512+520];
	add.s64 	%rd2829, %rd2828, %rd8921;
	add.s64 	%rd2830, %rd2829, %rd2827;
	add.s64 	%rd2831, %rd2830, %rd2824;
	add.s64 	%rd2832, %rd2831, %rd2539;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2813,%dummy}, %rd2819;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2814}, %rd2819;
	}
	shf.r.wrap.b32 	%r2815, %r2814, %r2813, 28;
	shf.r.wrap.b32 	%r2816, %r2813, %r2814, 28;
	mov.b64 	%rd2833, {%r2816, %r2815};
	shf.l.wrap.b32 	%r2817, %r2813, %r2814, 30;
	shf.l.wrap.b32 	%r2818, %r2814, %r2813, 30;
	mov.b64 	%rd2834, {%r2818, %r2817};
	xor.b64  	%rd2835, %rd2834, %rd2833;
	shf.l.wrap.b32 	%r2819, %r2813, %r2814, 25;
	shf.l.wrap.b32 	%r2820, %r2814, %r2813, 25;
	mov.b64 	%rd2836, {%r2820, %r2819};
	xor.b64  	%rd2837, %rd2835, %rd2836;
	xor.b64  	%rd2838, %rd2819, %rd2563;
	xor.b64  	%rd2839, %rd2819, %rd2587;
	and.b64  	%rd2840, %rd2839, %rd2838;
	xor.b64  	%rd2841, %rd2840, %rd2819;
	add.s64 	%rd2842, %rd2831, %rd2841;
	add.s64 	%rd2843, %rd2842, %rd2837;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2821,%dummy}, %rd2832;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2822}, %rd2832;
	}
	shf.r.wrap.b32 	%r2823, %r2822, %r2821, 14;
	shf.r.wrap.b32 	%r2824, %r2821, %r2822, 14;
	mov.b64 	%rd2844, {%r2824, %r2823};
	shf.r.wrap.b32 	%r2825, %r2822, %r2821, 18;
	shf.r.wrap.b32 	%r2826, %r2821, %r2822, 18;
	mov.b64 	%rd2845, {%r2826, %r2825};
	xor.b64  	%rd2846, %rd2845, %rd2844;
	shf.l.wrap.b32 	%r2827, %r2821, %r2822, 23;
	shf.l.wrap.b32 	%r2828, %r2822, %r2821, 23;
	mov.b64 	%rd2847, {%r2828, %r2827};
	xor.b64  	%rd2848, %rd2846, %rd2847;
	xor.b64  	%rd2849, %rd2808, %rd2576;
	and.b64  	%rd2850, %rd2832, %rd2849;
	xor.b64  	%rd2851, %rd2850, %rd2576;
	add.s64 	%rd2852, %rd2626, %rd2552;
	ld.const.u64 	%rd8920, [k_sha512+528];
	add.s64 	%rd2853, %rd2852, %rd8920;
	add.s64 	%rd2854, %rd2853, %rd2851;
	add.s64 	%rd2855, %rd2854, %rd2848;
	add.s64 	%rd2856, %rd2855, %rd2563;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2829,%dummy}, %rd2843;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2830}, %rd2843;
	}
	shf.r.wrap.b32 	%r2831, %r2830, %r2829, 28;
	shf.r.wrap.b32 	%r2832, %r2829, %r2830, 28;
	mov.b64 	%rd2857, {%r2832, %r2831};
	shf.l.wrap.b32 	%r2833, %r2829, %r2830, 30;
	shf.l.wrap.b32 	%r2834, %r2830, %r2829, 30;
	mov.b64 	%rd2858, {%r2834, %r2833};
	xor.b64  	%rd2859, %rd2858, %rd2857;
	shf.l.wrap.b32 	%r2835, %r2829, %r2830, 25;
	shf.l.wrap.b32 	%r2836, %r2830, %r2829, 25;
	mov.b64 	%rd2860, {%r2836, %r2835};
	xor.b64  	%rd2861, %rd2859, %rd2860;
	xor.b64  	%rd2862, %rd2843, %rd2587;
	xor.b64  	%rd2863, %rd2843, %rd2819;
	and.b64  	%rd2864, %rd2863, %rd2862;
	xor.b64  	%rd2865, %rd2864, %rd2843;
	add.s64 	%rd2866, %rd2855, %rd2865;
	add.s64 	%rd2867, %rd2866, %rd2861;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2837,%dummy}, %rd2856;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2838}, %rd2856;
	}
	shf.r.wrap.b32 	%r2839, %r2838, %r2837, 14;
	shf.r.wrap.b32 	%r2840, %r2837, %r2838, 14;
	mov.b64 	%rd2868, {%r2840, %r2839};
	shf.r.wrap.b32 	%r2841, %r2838, %r2837, 18;
	shf.r.wrap.b32 	%r2842, %r2837, %r2838, 18;
	mov.b64 	%rd2869, {%r2842, %r2841};
	xor.b64  	%rd2870, %rd2869, %rd2868;
	shf.l.wrap.b32 	%r2843, %r2837, %r2838, 23;
	shf.l.wrap.b32 	%r2844, %r2838, %r2837, 23;
	mov.b64 	%rd2871, {%r2844, %r2843};
	xor.b64  	%rd2872, %rd2870, %rd2871;
	xor.b64  	%rd2873, %rd2832, %rd2808;
	and.b64  	%rd2874, %rd2856, %rd2873;
	xor.b64  	%rd2875, %rd2874, %rd2808;
	add.s64 	%rd2876, %rd2639, %rd2576;
	ld.const.u64 	%rd8919, [k_sha512+536];
	add.s64 	%rd2877, %rd2876, %rd8919;
	add.s64 	%rd2878, %rd2877, %rd2875;
	add.s64 	%rd2879, %rd2878, %rd2872;
	add.s64 	%rd2880, %rd2879, %rd2587;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2845,%dummy}, %rd2867;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2846}, %rd2867;
	}
	shf.r.wrap.b32 	%r2847, %r2846, %r2845, 28;
	shf.r.wrap.b32 	%r2848, %r2845, %r2846, 28;
	mov.b64 	%rd2881, {%r2848, %r2847};
	shf.l.wrap.b32 	%r2849, %r2845, %r2846, 30;
	shf.l.wrap.b32 	%r2850, %r2846, %r2845, 30;
	mov.b64 	%rd2882, {%r2850, %r2849};
	xor.b64  	%rd2883, %rd2882, %rd2881;
	shf.l.wrap.b32 	%r2851, %r2845, %r2846, 25;
	shf.l.wrap.b32 	%r2852, %r2846, %r2845, 25;
	mov.b64 	%rd2884, {%r2852, %r2851};
	xor.b64  	%rd2885, %rd2883, %rd2884;
	xor.b64  	%rd2886, %rd2867, %rd2819;
	xor.b64  	%rd2887, %rd2867, %rd2843;
	and.b64  	%rd2888, %rd2887, %rd2886;
	xor.b64  	%rd2889, %rd2888, %rd2867;
	add.s64 	%rd2890, %rd2879, %rd2889;
	add.s64 	%rd2891, %rd2890, %rd2885;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2853,%dummy}, %rd2880;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2854}, %rd2880;
	}
	shf.r.wrap.b32 	%r2855, %r2854, %r2853, 14;
	shf.r.wrap.b32 	%r2856, %r2853, %r2854, 14;
	mov.b64 	%rd2892, {%r2856, %r2855};
	shf.r.wrap.b32 	%r2857, %r2854, %r2853, 18;
	shf.r.wrap.b32 	%r2858, %r2853, %r2854, 18;
	mov.b64 	%rd2893, {%r2858, %r2857};
	xor.b64  	%rd2894, %rd2893, %rd2892;
	shf.l.wrap.b32 	%r2859, %r2853, %r2854, 23;
	shf.l.wrap.b32 	%r2860, %r2854, %r2853, 23;
	mov.b64 	%rd2895, {%r2860, %r2859};
	xor.b64  	%rd2896, %rd2894, %rd2895;
	xor.b64  	%rd2897, %rd2856, %rd2832;
	and.b64  	%rd2898, %rd2880, %rd2897;
	xor.b64  	%rd2899, %rd2898, %rd2832;
	add.s64 	%rd2900, %rd2808, %rd2652;
	ld.const.u64 	%rd8918, [k_sha512+544];
	add.s64 	%rd2901, %rd2900, %rd8918;
	add.s64 	%rd2902, %rd2901, %rd2899;
	add.s64 	%rd2903, %rd2902, %rd2896;
	add.s64 	%rd2904, %rd2903, %rd2819;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2861,%dummy}, %rd2891;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2862}, %rd2891;
	}
	shf.r.wrap.b32 	%r2863, %r2862, %r2861, 28;
	shf.r.wrap.b32 	%r2864, %r2861, %r2862, 28;
	mov.b64 	%rd2905, {%r2864, %r2863};
	shf.l.wrap.b32 	%r2865, %r2861, %r2862, 30;
	shf.l.wrap.b32 	%r2866, %r2862, %r2861, 30;
	mov.b64 	%rd2906, {%r2866, %r2865};
	xor.b64  	%rd2907, %rd2906, %rd2905;
	shf.l.wrap.b32 	%r2867, %r2861, %r2862, 25;
	shf.l.wrap.b32 	%r2868, %r2862, %r2861, 25;
	mov.b64 	%rd2908, {%r2868, %r2867};
	xor.b64  	%rd2909, %rd2907, %rd2908;
	xor.b64  	%rd2910, %rd2891, %rd2843;
	xor.b64  	%rd2911, %rd2891, %rd2867;
	and.b64  	%rd2912, %rd2911, %rd2910;
	xor.b64  	%rd2913, %rd2912, %rd2891;
	add.s64 	%rd2914, %rd2903, %rd2913;
	add.s64 	%rd2915, %rd2914, %rd2909;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2869,%dummy}, %rd2904;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2870}, %rd2904;
	}
	shf.r.wrap.b32 	%r2871, %r2870, %r2869, 14;
	shf.r.wrap.b32 	%r2872, %r2869, %r2870, 14;
	mov.b64 	%rd2916, {%r2872, %r2871};
	shf.r.wrap.b32 	%r2873, %r2870, %r2869, 18;
	shf.r.wrap.b32 	%r2874, %r2869, %r2870, 18;
	mov.b64 	%rd2917, {%r2874, %r2873};
	xor.b64  	%rd2918, %rd2917, %rd2916;
	shf.l.wrap.b32 	%r2875, %r2869, %r2870, 23;
	shf.l.wrap.b32 	%r2876, %r2870, %r2869, 23;
	mov.b64 	%rd2919, {%r2876, %r2875};
	xor.b64  	%rd2920, %rd2918, %rd2919;
	xor.b64  	%rd2921, %rd2880, %rd2856;
	and.b64  	%rd2922, %rd2904, %rd2921;
	xor.b64  	%rd2923, %rd2922, %rd2856;
	add.s64 	%rd2924, %rd2832, %rd2665;
	ld.const.u64 	%rd8917, [k_sha512+552];
	add.s64 	%rd2925, %rd2924, %rd8917;
	add.s64 	%rd2926, %rd2925, %rd2923;
	add.s64 	%rd2927, %rd2926, %rd2920;
	add.s64 	%rd2928, %rd2927, %rd2843;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2877,%dummy}, %rd2915;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2878}, %rd2915;
	}
	shf.r.wrap.b32 	%r2879, %r2878, %r2877, 28;
	shf.r.wrap.b32 	%r2880, %r2877, %r2878, 28;
	mov.b64 	%rd2929, {%r2880, %r2879};
	shf.l.wrap.b32 	%r2881, %r2877, %r2878, 30;
	shf.l.wrap.b32 	%r2882, %r2878, %r2877, 30;
	mov.b64 	%rd2930, {%r2882, %r2881};
	xor.b64  	%rd2931, %rd2930, %rd2929;
	shf.l.wrap.b32 	%r2883, %r2877, %r2878, 25;
	shf.l.wrap.b32 	%r2884, %r2878, %r2877, 25;
	mov.b64 	%rd2932, {%r2884, %r2883};
	xor.b64  	%rd2933, %rd2931, %rd2932;
	xor.b64  	%rd2934, %rd2915, %rd2867;
	xor.b64  	%rd2935, %rd2915, %rd2891;
	and.b64  	%rd2936, %rd2935, %rd2934;
	xor.b64  	%rd2937, %rd2936, %rd2915;
	add.s64 	%rd2938, %rd2927, %rd2937;
	add.s64 	%rd2939, %rd2938, %rd2933;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2885,%dummy}, %rd2928;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2886}, %rd2928;
	}
	shf.r.wrap.b32 	%r2887, %r2886, %r2885, 14;
	shf.r.wrap.b32 	%r2888, %r2885, %r2886, 14;
	mov.b64 	%rd2940, {%r2888, %r2887};
	shf.r.wrap.b32 	%r2889, %r2886, %r2885, 18;
	shf.r.wrap.b32 	%r2890, %r2885, %r2886, 18;
	mov.b64 	%rd2941, {%r2890, %r2889};
	xor.b64  	%rd2942, %rd2941, %rd2940;
	shf.l.wrap.b32 	%r2891, %r2885, %r2886, 23;
	shf.l.wrap.b32 	%r2892, %r2886, %r2885, 23;
	mov.b64 	%rd2943, {%r2892, %r2891};
	xor.b64  	%rd2944, %rd2942, %rd2943;
	xor.b64  	%rd2945, %rd2904, %rd2880;
	and.b64  	%rd2946, %rd2928, %rd2945;
	xor.b64  	%rd2947, %rd2946, %rd2880;
	add.s64 	%rd2948, %rd2856, %rd2678;
	ld.const.u64 	%rd8916, [k_sha512+560];
	add.s64 	%rd2949, %rd2948, %rd8916;
	add.s64 	%rd2950, %rd2949, %rd2947;
	add.s64 	%rd2951, %rd2950, %rd2944;
	add.s64 	%rd2952, %rd2951, %rd2867;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2893,%dummy}, %rd2939;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2894}, %rd2939;
	}
	shf.r.wrap.b32 	%r2895, %r2894, %r2893, 28;
	shf.r.wrap.b32 	%r2896, %r2893, %r2894, 28;
	mov.b64 	%rd2953, {%r2896, %r2895};
	shf.l.wrap.b32 	%r2897, %r2893, %r2894, 30;
	shf.l.wrap.b32 	%r2898, %r2894, %r2893, 30;
	mov.b64 	%rd2954, {%r2898, %r2897};
	xor.b64  	%rd2955, %rd2954, %rd2953;
	shf.l.wrap.b32 	%r2899, %r2893, %r2894, 25;
	shf.l.wrap.b32 	%r2900, %r2894, %r2893, 25;
	mov.b64 	%rd2956, {%r2900, %r2899};
	xor.b64  	%rd2957, %rd2955, %rd2956;
	xor.b64  	%rd2958, %rd2939, %rd2891;
	xor.b64  	%rd2959, %rd2939, %rd2915;
	and.b64  	%rd2960, %rd2959, %rd2958;
	xor.b64  	%rd2961, %rd2960, %rd2939;
	add.s64 	%rd2962, %rd2951, %rd2961;
	add.s64 	%rd2963, %rd2962, %rd2957;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2901,%dummy}, %rd2952;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2902}, %rd2952;
	}
	shf.r.wrap.b32 	%r2903, %r2902, %r2901, 14;
	shf.r.wrap.b32 	%r2904, %r2901, %r2902, 14;
	mov.b64 	%rd2964, {%r2904, %r2903};
	shf.r.wrap.b32 	%r2905, %r2902, %r2901, 18;
	shf.r.wrap.b32 	%r2906, %r2901, %r2902, 18;
	mov.b64 	%rd2965, {%r2906, %r2905};
	xor.b64  	%rd2966, %rd2965, %rd2964;
	shf.l.wrap.b32 	%r2907, %r2901, %r2902, 23;
	shf.l.wrap.b32 	%r2908, %r2902, %r2901, 23;
	mov.b64 	%rd2967, {%r2908, %r2907};
	xor.b64  	%rd2968, %rd2966, %rd2967;
	xor.b64  	%rd2969, %rd2928, %rd2904;
	and.b64  	%rd2970, %rd2952, %rd2969;
	xor.b64  	%rd2971, %rd2970, %rd2904;
	add.s64 	%rd2972, %rd2880, %rd2691;
	ld.const.u64 	%rd8915, [k_sha512+568];
	add.s64 	%rd2973, %rd2972, %rd8915;
	add.s64 	%rd2974, %rd2973, %rd2971;
	add.s64 	%rd2975, %rd2974, %rd2968;
	add.s64 	%rd2976, %rd2975, %rd2891;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2909,%dummy}, %rd2963;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2910}, %rd2963;
	}
	shf.r.wrap.b32 	%r2911, %r2910, %r2909, 28;
	shf.r.wrap.b32 	%r2912, %r2909, %r2910, 28;
	mov.b64 	%rd2977, {%r2912, %r2911};
	shf.l.wrap.b32 	%r2913, %r2909, %r2910, 30;
	shf.l.wrap.b32 	%r2914, %r2910, %r2909, 30;
	mov.b64 	%rd2978, {%r2914, %r2913};
	xor.b64  	%rd2979, %rd2978, %rd2977;
	shf.l.wrap.b32 	%r2915, %r2909, %r2910, 25;
	shf.l.wrap.b32 	%r2916, %r2910, %r2909, 25;
	mov.b64 	%rd2980, {%r2916, %r2915};
	xor.b64  	%rd2981, %rd2979, %rd2980;
	xor.b64  	%rd2982, %rd2963, %rd2915;
	xor.b64  	%rd2983, %rd2963, %rd2939;
	and.b64  	%rd2984, %rd2983, %rd2982;
	xor.b64  	%rd2985, %rd2984, %rd2963;
	add.s64 	%rd2986, %rd2975, %rd2985;
	add.s64 	%rd2987, %rd2986, %rd2981;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2917,%dummy}, %rd2976;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2918}, %rd2976;
	}
	shf.r.wrap.b32 	%r2919, %r2918, %r2917, 14;
	shf.r.wrap.b32 	%r2920, %r2917, %r2918, 14;
	mov.b64 	%rd2988, {%r2920, %r2919};
	shf.r.wrap.b32 	%r2921, %r2918, %r2917, 18;
	shf.r.wrap.b32 	%r2922, %r2917, %r2918, 18;
	mov.b64 	%rd2989, {%r2922, %r2921};
	xor.b64  	%rd2990, %rd2989, %rd2988;
	shf.l.wrap.b32 	%r2923, %r2917, %r2918, 23;
	shf.l.wrap.b32 	%r2924, %r2918, %r2917, 23;
	mov.b64 	%rd2991, {%r2924, %r2923};
	xor.b64  	%rd2992, %rd2990, %rd2991;
	xor.b64  	%rd2993, %rd2952, %rd2928;
	and.b64  	%rd2994, %rd2976, %rd2993;
	xor.b64  	%rd2995, %rd2994, %rd2928;
	add.s64 	%rd2996, %rd2904, %rd2704;
	ld.const.u64 	%rd8914, [k_sha512+576];
	add.s64 	%rd2997, %rd2996, %rd8914;
	add.s64 	%rd2998, %rd2997, %rd2995;
	add.s64 	%rd2999, %rd2998, %rd2992;
	add.s64 	%rd3000, %rd2999, %rd2915;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2925,%dummy}, %rd2987;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2926}, %rd2987;
	}
	shf.r.wrap.b32 	%r2927, %r2926, %r2925, 28;
	shf.r.wrap.b32 	%r2928, %r2925, %r2926, 28;
	mov.b64 	%rd3001, {%r2928, %r2927};
	shf.l.wrap.b32 	%r2929, %r2925, %r2926, 30;
	shf.l.wrap.b32 	%r2930, %r2926, %r2925, 30;
	mov.b64 	%rd3002, {%r2930, %r2929};
	xor.b64  	%rd3003, %rd3002, %rd3001;
	shf.l.wrap.b32 	%r2931, %r2925, %r2926, 25;
	shf.l.wrap.b32 	%r2932, %r2926, %r2925, 25;
	mov.b64 	%rd3004, {%r2932, %r2931};
	xor.b64  	%rd3005, %rd3003, %rd3004;
	xor.b64  	%rd3006, %rd2987, %rd2939;
	xor.b64  	%rd3007, %rd2987, %rd2963;
	and.b64  	%rd3008, %rd3007, %rd3006;
	xor.b64  	%rd3009, %rd3008, %rd2987;
	add.s64 	%rd3010, %rd2999, %rd3009;
	add.s64 	%rd3011, %rd3010, %rd3005;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2933,%dummy}, %rd3000;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2934}, %rd3000;
	}
	shf.r.wrap.b32 	%r2935, %r2934, %r2933, 14;
	shf.r.wrap.b32 	%r2936, %r2933, %r2934, 14;
	mov.b64 	%rd3012, {%r2936, %r2935};
	shf.r.wrap.b32 	%r2937, %r2934, %r2933, 18;
	shf.r.wrap.b32 	%r2938, %r2933, %r2934, 18;
	mov.b64 	%rd3013, {%r2938, %r2937};
	xor.b64  	%rd3014, %rd3013, %rd3012;
	shf.l.wrap.b32 	%r2939, %r2933, %r2934, 23;
	shf.l.wrap.b32 	%r2940, %r2934, %r2933, 23;
	mov.b64 	%rd3015, {%r2940, %r2939};
	xor.b64  	%rd3016, %rd3014, %rd3015;
	xor.b64  	%rd3017, %rd2976, %rd2952;
	and.b64  	%rd3018, %rd3000, %rd3017;
	xor.b64  	%rd3019, %rd3018, %rd2952;
	add.s64 	%rd3020, %rd2928, %rd2717;
	ld.const.u64 	%rd8913, [k_sha512+584];
	add.s64 	%rd3021, %rd3020, %rd8913;
	add.s64 	%rd3022, %rd3021, %rd3019;
	add.s64 	%rd3023, %rd3022, %rd3016;
	add.s64 	%rd3024, %rd3023, %rd2939;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2941,%dummy}, %rd3011;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2942}, %rd3011;
	}
	shf.r.wrap.b32 	%r2943, %r2942, %r2941, 28;
	shf.r.wrap.b32 	%r2944, %r2941, %r2942, 28;
	mov.b64 	%rd3025, {%r2944, %r2943};
	shf.l.wrap.b32 	%r2945, %r2941, %r2942, 30;
	shf.l.wrap.b32 	%r2946, %r2942, %r2941, 30;
	mov.b64 	%rd3026, {%r2946, %r2945};
	xor.b64  	%rd3027, %rd3026, %rd3025;
	shf.l.wrap.b32 	%r2947, %r2941, %r2942, 25;
	shf.l.wrap.b32 	%r2948, %r2942, %r2941, 25;
	mov.b64 	%rd3028, {%r2948, %r2947};
	xor.b64  	%rd3029, %rd3027, %rd3028;
	xor.b64  	%rd3030, %rd3011, %rd2963;
	xor.b64  	%rd3031, %rd3011, %rd2987;
	and.b64  	%rd3032, %rd3031, %rd3030;
	xor.b64  	%rd3033, %rd3032, %rd3011;
	add.s64 	%rd3034, %rd3023, %rd3033;
	add.s64 	%rd3035, %rd3034, %rd3029;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2949,%dummy}, %rd3024;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2950}, %rd3024;
	}
	shf.r.wrap.b32 	%r2951, %r2950, %r2949, 14;
	shf.r.wrap.b32 	%r2952, %r2949, %r2950, 14;
	mov.b64 	%rd3036, {%r2952, %r2951};
	shf.r.wrap.b32 	%r2953, %r2950, %r2949, 18;
	shf.r.wrap.b32 	%r2954, %r2949, %r2950, 18;
	mov.b64 	%rd3037, {%r2954, %r2953};
	xor.b64  	%rd3038, %rd3037, %rd3036;
	shf.l.wrap.b32 	%r2955, %r2949, %r2950, 23;
	shf.l.wrap.b32 	%r2956, %r2950, %r2949, 23;
	mov.b64 	%rd3039, {%r2956, %r2955};
	xor.b64  	%rd3040, %rd3038, %rd3039;
	xor.b64  	%rd3041, %rd3000, %rd2976;
	and.b64  	%rd3042, %rd3024, %rd3041;
	xor.b64  	%rd3043, %rd3042, %rd2976;
	add.s64 	%rd3044, %rd2952, %rd2730;
	ld.const.u64 	%rd8912, [k_sha512+592];
	add.s64 	%rd3045, %rd3044, %rd8912;
	add.s64 	%rd3046, %rd3045, %rd3043;
	add.s64 	%rd3047, %rd3046, %rd3040;
	add.s64 	%rd3048, %rd3047, %rd2963;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2957,%dummy}, %rd3035;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2958}, %rd3035;
	}
	shf.r.wrap.b32 	%r2959, %r2958, %r2957, 28;
	shf.r.wrap.b32 	%r2960, %r2957, %r2958, 28;
	mov.b64 	%rd3049, {%r2960, %r2959};
	shf.l.wrap.b32 	%r2961, %r2957, %r2958, 30;
	shf.l.wrap.b32 	%r2962, %r2958, %r2957, 30;
	mov.b64 	%rd3050, {%r2962, %r2961};
	xor.b64  	%rd3051, %rd3050, %rd3049;
	shf.l.wrap.b32 	%r2963, %r2957, %r2958, 25;
	shf.l.wrap.b32 	%r2964, %r2958, %r2957, 25;
	mov.b64 	%rd3052, {%r2964, %r2963};
	xor.b64  	%rd3053, %rd3051, %rd3052;
	xor.b64  	%rd3054, %rd3035, %rd2987;
	xor.b64  	%rd3055, %rd3035, %rd3011;
	and.b64  	%rd3056, %rd3055, %rd3054;
	xor.b64  	%rd3057, %rd3056, %rd3035;
	add.s64 	%rd3058, %rd3047, %rd3057;
	add.s64 	%rd3059, %rd3058, %rd3053;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2965,%dummy}, %rd3048;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2966}, %rd3048;
	}
	shf.r.wrap.b32 	%r2967, %r2966, %r2965, 14;
	shf.r.wrap.b32 	%r2968, %r2965, %r2966, 14;
	mov.b64 	%rd3060, {%r2968, %r2967};
	shf.r.wrap.b32 	%r2969, %r2966, %r2965, 18;
	shf.r.wrap.b32 	%r2970, %r2965, %r2966, 18;
	mov.b64 	%rd3061, {%r2970, %r2969};
	xor.b64  	%rd3062, %rd3061, %rd3060;
	shf.l.wrap.b32 	%r2971, %r2965, %r2966, 23;
	shf.l.wrap.b32 	%r2972, %r2966, %r2965, 23;
	mov.b64 	%rd3063, {%r2972, %r2971};
	xor.b64  	%rd3064, %rd3062, %rd3063;
	xor.b64  	%rd3065, %rd3024, %rd3000;
	and.b64  	%rd3066, %rd3048, %rd3065;
	xor.b64  	%rd3067, %rd3066, %rd3000;
	add.s64 	%rd3068, %rd2976, %rd2743;
	ld.const.u64 	%rd8911, [k_sha512+600];
	add.s64 	%rd3069, %rd3068, %rd8911;
	add.s64 	%rd3070, %rd3069, %rd3067;
	add.s64 	%rd3071, %rd3070, %rd3064;
	add.s64 	%rd3072, %rd3071, %rd2987;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2973,%dummy}, %rd3059;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2974}, %rd3059;
	}
	shf.r.wrap.b32 	%r2975, %r2974, %r2973, 28;
	shf.r.wrap.b32 	%r2976, %r2973, %r2974, 28;
	mov.b64 	%rd3073, {%r2976, %r2975};
	shf.l.wrap.b32 	%r2977, %r2973, %r2974, 30;
	shf.l.wrap.b32 	%r2978, %r2974, %r2973, 30;
	mov.b64 	%rd3074, {%r2978, %r2977};
	xor.b64  	%rd3075, %rd3074, %rd3073;
	shf.l.wrap.b32 	%r2979, %r2973, %r2974, 25;
	shf.l.wrap.b32 	%r2980, %r2974, %r2973, 25;
	mov.b64 	%rd3076, {%r2980, %r2979};
	xor.b64  	%rd3077, %rd3075, %rd3076;
	xor.b64  	%rd3078, %rd3059, %rd3011;
	xor.b64  	%rd3079, %rd3059, %rd3035;
	and.b64  	%rd3080, %rd3079, %rd3078;
	xor.b64  	%rd3081, %rd3080, %rd3059;
	add.s64 	%rd3082, %rd3071, %rd3081;
	add.s64 	%rd3083, %rd3082, %rd3077;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2981,%dummy}, %rd3072;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2982}, %rd3072;
	}
	shf.r.wrap.b32 	%r2983, %r2982, %r2981, 14;
	shf.r.wrap.b32 	%r2984, %r2981, %r2982, 14;
	mov.b64 	%rd3084, {%r2984, %r2983};
	shf.r.wrap.b32 	%r2985, %r2982, %r2981, 18;
	shf.r.wrap.b32 	%r2986, %r2981, %r2982, 18;
	mov.b64 	%rd3085, {%r2986, %r2985};
	xor.b64  	%rd3086, %rd3085, %rd3084;
	shf.l.wrap.b32 	%r2987, %r2981, %r2982, 23;
	shf.l.wrap.b32 	%r2988, %r2982, %r2981, 23;
	mov.b64 	%rd3087, {%r2988, %r2987};
	xor.b64  	%rd3088, %rd3086, %rd3087;
	xor.b64  	%rd3089, %rd3048, %rd3024;
	and.b64  	%rd3090, %rd3072, %rd3089;
	xor.b64  	%rd3091, %rd3090, %rd3024;
	add.s64 	%rd3092, %rd3000, %rd2756;
	ld.const.u64 	%rd8910, [k_sha512+608];
	add.s64 	%rd3093, %rd3092, %rd8910;
	add.s64 	%rd3094, %rd3093, %rd3091;
	add.s64 	%rd3095, %rd3094, %rd3088;
	add.s64 	%rd3096, %rd3095, %rd3011;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2989,%dummy}, %rd3083;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2990}, %rd3083;
	}
	shf.r.wrap.b32 	%r2991, %r2990, %r2989, 28;
	shf.r.wrap.b32 	%r2992, %r2989, %r2990, 28;
	mov.b64 	%rd3097, {%r2992, %r2991};
	shf.l.wrap.b32 	%r2993, %r2989, %r2990, 30;
	shf.l.wrap.b32 	%r2994, %r2990, %r2989, 30;
	mov.b64 	%rd3098, {%r2994, %r2993};
	xor.b64  	%rd3099, %rd3098, %rd3097;
	shf.l.wrap.b32 	%r2995, %r2989, %r2990, 25;
	shf.l.wrap.b32 	%r2996, %r2990, %r2989, 25;
	mov.b64 	%rd3100, {%r2996, %r2995};
	xor.b64  	%rd3101, %rd3099, %rd3100;
	xor.b64  	%rd3102, %rd3083, %rd3035;
	xor.b64  	%rd3103, %rd3083, %rd3059;
	and.b64  	%rd3104, %rd3103, %rd3102;
	xor.b64  	%rd3105, %rd3104, %rd3083;
	add.s64 	%rd3106, %rd3095, %rd3105;
	add.s64 	%rd3107, %rd3106, %rd3101;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2997,%dummy}, %rd3096;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2998}, %rd3096;
	}
	shf.r.wrap.b32 	%r2999, %r2998, %r2997, 14;
	shf.r.wrap.b32 	%r3000, %r2997, %r2998, 14;
	mov.b64 	%rd3108, {%r3000, %r2999};
	shf.r.wrap.b32 	%r3001, %r2998, %r2997, 18;
	shf.r.wrap.b32 	%r3002, %r2997, %r2998, 18;
	mov.b64 	%rd3109, {%r3002, %r3001};
	xor.b64  	%rd3110, %rd3109, %rd3108;
	shf.l.wrap.b32 	%r3003, %r2997, %r2998, 23;
	shf.l.wrap.b32 	%r3004, %r2998, %r2997, 23;
	mov.b64 	%rd3111, {%r3004, %r3003};
	xor.b64  	%rd3112, %rd3110, %rd3111;
	xor.b64  	%rd3113, %rd3072, %rd3048;
	and.b64  	%rd3114, %rd3096, %rd3113;
	xor.b64  	%rd3115, %rd3114, %rd3048;
	add.s64 	%rd3116, %rd3024, %rd2769;
	ld.const.u64 	%rd8909, [k_sha512+616];
	add.s64 	%rd3117, %rd3116, %rd8909;
	add.s64 	%rd3118, %rd3117, %rd3115;
	add.s64 	%rd3119, %rd3118, %rd3112;
	add.s64 	%rd3120, %rd3119, %rd3035;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3005,%dummy}, %rd3107;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3006}, %rd3107;
	}
	shf.r.wrap.b32 	%r3007, %r3006, %r3005, 28;
	shf.r.wrap.b32 	%r3008, %r3005, %r3006, 28;
	mov.b64 	%rd3121, {%r3008, %r3007};
	shf.l.wrap.b32 	%r3009, %r3005, %r3006, 30;
	shf.l.wrap.b32 	%r3010, %r3006, %r3005, 30;
	mov.b64 	%rd3122, {%r3010, %r3009};
	xor.b64  	%rd3123, %rd3122, %rd3121;
	shf.l.wrap.b32 	%r3011, %r3005, %r3006, 25;
	shf.l.wrap.b32 	%r3012, %r3006, %r3005, 25;
	mov.b64 	%rd3124, {%r3012, %r3011};
	xor.b64  	%rd3125, %rd3123, %rd3124;
	xor.b64  	%rd3126, %rd3107, %rd3059;
	xor.b64  	%rd3127, %rd3107, %rd3083;
	and.b64  	%rd3128, %rd3127, %rd3126;
	xor.b64  	%rd3129, %rd3128, %rd3107;
	add.s64 	%rd3130, %rd3119, %rd3129;
	add.s64 	%rd3131, %rd3130, %rd3125;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3013,%dummy}, %rd3120;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3014}, %rd3120;
	}
	shf.r.wrap.b32 	%r3015, %r3014, %r3013, 14;
	shf.r.wrap.b32 	%r3016, %r3013, %r3014, 14;
	mov.b64 	%rd3132, {%r3016, %r3015};
	shf.r.wrap.b32 	%r3017, %r3014, %r3013, 18;
	shf.r.wrap.b32 	%r3018, %r3013, %r3014, 18;
	mov.b64 	%rd3133, {%r3018, %r3017};
	xor.b64  	%rd3134, %rd3133, %rd3132;
	shf.l.wrap.b32 	%r3019, %r3013, %r3014, 23;
	shf.l.wrap.b32 	%r3020, %r3014, %r3013, 23;
	mov.b64 	%rd3135, {%r3020, %r3019};
	xor.b64  	%rd3136, %rd3134, %rd3135;
	xor.b64  	%rd3137, %rd3096, %rd3072;
	and.b64  	%rd3138, %rd3120, %rd3137;
	xor.b64  	%rd3139, %rd3138, %rd3072;
	add.s64 	%rd3140, %rd3048, %rd2782;
	ld.const.u64 	%rd8908, [k_sha512+624];
	add.s64 	%rd3141, %rd3140, %rd8908;
	add.s64 	%rd3142, %rd3141, %rd3139;
	add.s64 	%rd3143, %rd3142, %rd3136;
	add.s64 	%rd3144, %rd3143, %rd3059;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3021,%dummy}, %rd3131;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3022}, %rd3131;
	}
	shf.r.wrap.b32 	%r3023, %r3022, %r3021, 28;
	shf.r.wrap.b32 	%r3024, %r3021, %r3022, 28;
	mov.b64 	%rd3145, {%r3024, %r3023};
	shf.l.wrap.b32 	%r3025, %r3021, %r3022, 30;
	shf.l.wrap.b32 	%r3026, %r3022, %r3021, 30;
	mov.b64 	%rd3146, {%r3026, %r3025};
	xor.b64  	%rd3147, %rd3146, %rd3145;
	shf.l.wrap.b32 	%r3027, %r3021, %r3022, 25;
	shf.l.wrap.b32 	%r3028, %r3022, %r3021, 25;
	mov.b64 	%rd3148, {%r3028, %r3027};
	xor.b64  	%rd3149, %rd3147, %rd3148;
	xor.b64  	%rd3150, %rd3131, %rd3083;
	xor.b64  	%rd3151, %rd3131, %rd3107;
	and.b64  	%rd3152, %rd3151, %rd3150;
	xor.b64  	%rd3153, %rd3152, %rd3131;
	add.s64 	%rd3154, %rd3143, %rd3153;
	add.s64 	%rd3155, %rd3154, %rd3149;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3029,%dummy}, %rd3144;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3030}, %rd3144;
	}
	shf.r.wrap.b32 	%r3031, %r3030, %r3029, 14;
	shf.r.wrap.b32 	%r3032, %r3029, %r3030, 14;
	mov.b64 	%rd3156, {%r3032, %r3031};
	shf.r.wrap.b32 	%r3033, %r3030, %r3029, 18;
	shf.r.wrap.b32 	%r3034, %r3029, %r3030, 18;
	mov.b64 	%rd3157, {%r3034, %r3033};
	xor.b64  	%rd3158, %rd3157, %rd3156;
	shf.l.wrap.b32 	%r3035, %r3029, %r3030, 23;
	shf.l.wrap.b32 	%r3036, %r3030, %r3029, 23;
	mov.b64 	%rd3159, {%r3036, %r3035};
	xor.b64  	%rd3160, %rd3158, %rd3159;
	xor.b64  	%rd3161, %rd3120, %rd3096;
	and.b64  	%rd3162, %rd3144, %rd3161;
	xor.b64  	%rd3163, %rd3162, %rd3096;
	add.s64 	%rd3164, %rd3072, %rd2795;
	ld.const.u64 	%rd8907, [k_sha512+632];
	add.s64 	%rd3165, %rd3164, %rd8907;
	add.s64 	%rd3166, %rd3165, %rd3163;
	add.s64 	%rd3167, %rd3166, %rd3160;
	add.s64 	%rd3168, %rd3167, %rd3083;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3037,%dummy}, %rd3155;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3038}, %rd3155;
	}
	shf.r.wrap.b32 	%r3039, %r3038, %r3037, 28;
	shf.r.wrap.b32 	%r3040, %r3037, %r3038, 28;
	mov.b64 	%rd3169, {%r3040, %r3039};
	shf.l.wrap.b32 	%r3041, %r3037, %r3038, 30;
	shf.l.wrap.b32 	%r3042, %r3038, %r3037, 30;
	mov.b64 	%rd3170, {%r3042, %r3041};
	xor.b64  	%rd3171, %rd3170, %rd3169;
	shf.l.wrap.b32 	%r3043, %r3037, %r3038, 25;
	shf.l.wrap.b32 	%r3044, %r3038, %r3037, 25;
	mov.b64 	%rd3172, {%r3044, %r3043};
	xor.b64  	%rd3173, %rd3171, %rd3172;
	xor.b64  	%rd3174, %rd3155, %rd3107;
	xor.b64  	%rd3175, %rd3155, %rd3131;
	and.b64  	%rd3176, %rd3175, %rd3174;
	xor.b64  	%rd3177, %rd3176, %rd3155;
	add.s64 	%rd3178, %rd3167, %rd3177;
	add.s64 	%rd3179, %rd3178, %rd3173;
	add.s64 	%rd8978, %rd8978, %rd3179;
	st.local.u64 	[%rd10], %rd8978;
	add.s64 	%rd8977, %rd8977, %rd3155;
	st.local.u64 	[%rd14], %rd8977;
	add.s64 	%rd8976, %rd8976, %rd3131;
	st.local.u64 	[%rd14+8], %rd8976;
	add.s64 	%rd8975, %rd8975, %rd3107;
	st.local.u64 	[%rd14+16], %rd8975;
	add.s64 	%rd8974, %rd8974, %rd3168;
	st.local.u64 	[%rd14+24], %rd8974;
	add.s64 	%rd8973, %rd8973, %rd3144;
	st.local.u64 	[%rd14+32], %rd8973;
	add.s64 	%rd8972, %rd8972, %rd3120;
	st.local.u64 	[%rd14+40], %rd8972;
	add.s64 	%rd8971, %rd8971, %rd3096;
	st.local.u64 	[%rd14+48], %rd8971;
	mov.u32 	%r12465, 0;
	st.local.u32 	[%rd14+56], %r12465;
	st.local.u32 	[%rd14+64], %r12465;
	st.local.u32 	[%rd14+72], %r12465;
	st.local.u32 	[%rd14+80], %r12465;
	st.local.u32 	[%rd14+88], %r12465;
	st.local.u32 	[%rd14+96], %r12465;
	st.local.u32 	[%rd14+104], %r12465;
	st.local.u32 	[%rd14+112], %r12465;
	st.local.u32 	[%rd14+120], %r12465;
	st.local.u32 	[%rd14+128], %r12465;
	st.local.u32 	[%rd14+136], %r12465;
	st.local.u32 	[%rd14+144], %r12465;
	st.local.u32 	[%rd14+152], %r12465;
	st.local.u32 	[%rd14+160], %r12465;
	st.local.u32 	[%rd14+168], %r12465;
	st.local.u32 	[%rd14+176], %r12465;
	st.local.u32 	[%rd15+4], %r12465;
	st.local.u32 	[%rd16+4], %r12465;
	st.local.u32 	[%rd17+4], %r12465;
	st.local.u32 	[%rd18+4], %r12465;
	st.local.u32 	[%rd19+4], %r12465;
	st.local.u32 	[%rd20+4], %r12465;
	st.local.u32 	[%rd21+4], %r12465;
	st.local.u32 	[%rd22+4], %r12465;
	st.local.u32 	[%rd23+4], %r12465;
	st.local.u32 	[%rd24+4], %r12465;
	st.local.u32 	[%rd25+4], %r12465;
	st.local.u32 	[%rd26+4], %r12465;
	st.local.u32 	[%rd27+4], %r12465;
	st.local.u32 	[%rd28+4], %r12465;
	st.local.u32 	[%rd29+4], %r12465;
	st.local.u32 	[%rd30+4], %r12465;
	mov.u32 	%r12466, %r12465;
	mov.u32 	%r12467, %r12465;
	mov.u32 	%r12468, %r12465;
	mov.u32 	%r12469, %r12465;
	mov.u32 	%r12470, %r12465;
	mov.u32 	%r12471, %r12465;
	mov.u32 	%r12472, %r12465;
	mov.u32 	%r12473, %r12465;
	mov.u32 	%r12474, %r12465;
	mov.u32 	%r12475, %r12465;
	mov.u32 	%r12476, %r12465;
	mov.u32 	%r12477, %r12465;
	mov.u32 	%r12478, %r12465;
	mov.u32 	%r12479, %r12465;
	mov.u32 	%r12480, %r12465;
	mov.u32 	%r12481, %r12465;
	mov.u32 	%r12482, %r12465;
	mov.u32 	%r12483, %r12465;
	mov.u32 	%r12484, %r12465;
	mov.u32 	%r12485, %r12465;
	mov.u32 	%r12486, %r12465;
	mov.u32 	%r12487, %r12465;
	mov.u32 	%r12488, %r12465;
	mov.u32 	%r12489, %r12465;
	mov.u32 	%r12490, %r12465;
	mov.u32 	%r12491, %r12465;
	mov.u32 	%r12492, %r12465;
	mov.u32 	%r12493, %r12465;
	mov.u32 	%r12494, %r12465;
	bra.uni 	BB2_338;

BB2_336:
	ld.local.u32 	%r12492, [%rd14+64];
	ld.local.u32 	%r12491, [%rd16+4];
	ld.local.u32 	%r12490, [%rd14+72];
	ld.local.u32 	%r12489, [%rd17+4];
	ld.local.u32 	%r12488, [%rd14+80];
	ld.local.u32 	%r12487, [%rd18+4];
	ld.local.u32 	%r12486, [%rd14+88];
	ld.local.u32 	%r12485, [%rd19+4];
	ld.local.u32 	%r12484, [%rd14+96];
	ld.local.u32 	%r12483, [%rd20+4];
	ld.local.u32 	%r12482, [%rd14+104];
	ld.local.u32 	%r12481, [%rd21+4];
	ld.local.u32 	%r12480, [%rd14+112];
	ld.local.u32 	%r12479, [%rd22+4];
	ld.local.u32 	%r12478, [%rd14+120];
	ld.local.u32 	%r12477, [%rd23+4];
	ld.local.u32 	%r12476, [%rd14+128];
	ld.local.u32 	%r12475, [%rd24+4];
	ld.local.u32 	%r12474, [%rd14+136];
	ld.local.u32 	%r12473, [%rd25+4];
	ld.local.u32 	%r12472, [%rd14+144];
	ld.local.u32 	%r12471, [%rd26+4];
	ld.local.u32 	%r12470, [%rd14+152];
	ld.local.u32 	%r12469, [%rd27+4];
	ld.local.u32 	%r12468, [%rd14+160];
	ld.local.u32 	%r12467, [%rd28+4];
	ld.local.u32 	%r12466, [%rd14+168];
	ld.local.u32 	%r12465, [%rd29+4];
	ld.const.u64 	%rd8970, [k_sha512+128];
	ld.const.u64 	%rd8969, [k_sha512+136];
	ld.const.u64 	%rd8968, [k_sha512+144];
	ld.const.u64 	%rd8967, [k_sha512+152];
	ld.const.u64 	%rd8966, [k_sha512+160];
	ld.const.u64 	%rd8965, [k_sha512+168];
	ld.const.u64 	%rd8964, [k_sha512+176];
	ld.const.u64 	%rd8963, [k_sha512+184];
	ld.const.u64 	%rd8962, [k_sha512+192];
	ld.const.u64 	%rd8961, [k_sha512+200];
	ld.const.u64 	%rd8960, [k_sha512+208];
	ld.const.u64 	%rd8959, [k_sha512+216];
	ld.const.u64 	%rd8958, [k_sha512+224];
	ld.const.u64 	%rd8957, [k_sha512+232];
	ld.const.u64 	%rd8956, [k_sha512+240];
	ld.const.u64 	%rd8955, [k_sha512+248];
	ld.const.u64 	%rd8954, [k_sha512+256];
	ld.const.u64 	%rd8953, [k_sha512+264];
	ld.const.u64 	%rd8952, [k_sha512+272];
	ld.const.u64 	%rd8951, [k_sha512+280];
	ld.const.u64 	%rd8950, [k_sha512+288];
	ld.const.u64 	%rd8949, [k_sha512+296];
	ld.const.u64 	%rd8948, [k_sha512+304];
	ld.const.u64 	%rd8947, [k_sha512+312];
	ld.const.u64 	%rd8946, [k_sha512+320];
	ld.const.u64 	%rd8945, [k_sha512+328];
	ld.const.u64 	%rd8944, [k_sha512+336];
	ld.const.u64 	%rd8943, [k_sha512+344];
	ld.const.u64 	%rd8942, [k_sha512+352];
	ld.const.u64 	%rd8941, [k_sha512+360];
	ld.const.u64 	%rd8940, [k_sha512+368];
	ld.const.u64 	%rd8939, [k_sha512+376];
	ld.const.u64 	%rd8938, [k_sha512+384];
	ld.const.u64 	%rd8937, [k_sha512+392];
	ld.const.u64 	%rd8936, [k_sha512+400];
	ld.const.u64 	%rd8935, [k_sha512+408];
	ld.const.u64 	%rd8934, [k_sha512+416];
	ld.const.u64 	%rd8933, [k_sha512+424];
	ld.const.u64 	%rd8932, [k_sha512+432];
	ld.const.u64 	%rd8931, [k_sha512+440];
	ld.const.u64 	%rd8930, [k_sha512+448];
	ld.const.u64 	%rd8929, [k_sha512+456];
	ld.const.u64 	%rd8928, [k_sha512+464];
	ld.const.u64 	%rd8927, [k_sha512+472];
	ld.const.u64 	%rd8926, [k_sha512+480];
	ld.const.u64 	%rd8925, [k_sha512+488];
	ld.const.u64 	%rd8924, [k_sha512+496];
	ld.const.u64 	%rd8923, [k_sha512+504];
	ld.const.u64 	%rd8922, [k_sha512+512];
	ld.const.u64 	%rd8921, [k_sha512+520];
	ld.const.u64 	%rd8920, [k_sha512+528];
	ld.const.u64 	%rd8919, [k_sha512+536];
	ld.const.u64 	%rd8918, [k_sha512+544];
	ld.const.u64 	%rd8917, [k_sha512+552];
	ld.const.u64 	%rd8916, [k_sha512+560];
	ld.const.u64 	%rd8915, [k_sha512+568];
	ld.const.u64 	%rd8914, [k_sha512+576];
	ld.const.u64 	%rd8913, [k_sha512+584];
	ld.const.u64 	%rd8912, [k_sha512+592];
	ld.const.u64 	%rd8911, [k_sha512+600];
	ld.const.u64 	%rd8910, [k_sha512+608];
	ld.const.u64 	%rd8909, [k_sha512+616];
	ld.const.u64 	%rd8908, [k_sha512+624];
	ld.const.u64 	%rd8907, [k_sha512+632];

BB2_338:
	ld.const.u64 	%rd8901, [k_sha512+120];
	ld.const.u64 	%rd8900, [k_sha512+112];
	ld.const.u64 	%rd8889, [k_sha512+104];
	ld.const.u64 	%rd8888, [k_sha512+96];
	ld.const.u64 	%rd8887, [k_sha512+88];
	ld.const.u64 	%rd8886, [k_sha512+8];
	ld.const.u64 	%rd8885, [k_sha512];
	ld.const.u64 	%rd8865, [k_sha512+80];
	ld.const.u64 	%rd8864, [k_sha512+72];
	ld.const.u64 	%rd8863, [k_sha512+64];
	ld.const.u64 	%rd8862, [k_sha512+56];
	ld.const.u64 	%rd8861, [k_sha512+48];
	ld.const.u64 	%rd8860, [k_sha512+40];
	ld.const.u64 	%rd8859, [k_sha512+32];
	ld.const.u64 	%rd8858, [k_sha512+24];
	ld.const.u64 	%rd8857, [k_sha512+16];
	ld.param.u64 	%rd8837, [m01700_mxx_param_6];
	mov.u32 	%r3045, 0;
	st.local.u32 	[%rd14+176], %r3045;
	shl.b32 	%r3046, %r29, 3;
	st.local.u32 	[%rd30+4], %r3046;
	mov.b64	%rd3180, {%r12493, %r12494};
	mov.b64	%rd3181, {%r12491, %r12492};
	mov.b64	%rd3182, {%r12489, %r12490};
	mov.b64	%rd3183, {%r12487, %r12488};
	mov.b64	%rd3184, {%r12485, %r12486};
	mov.b64	%rd3185, {%r12483, %r12484};
	mov.b64	%rd3186, {%r12481, %r12482};
	mov.b64	%rd3187, {%r12479, %r12480};
	mov.b64	%rd3188, {%r12477, %r12478};
	mov.b64	%rd3189, {%r12475, %r12476};
	mov.b64	%rd3190, {%r12473, %r12474};
	mov.b64	%rd3191, {%r12471, %r12472};
	mov.b64	%rd3192, {%r12469, %r12470};
	mov.b64	%rd3193, {%r12467, %r12468};
	mov.b64	%rd3194, {%r12465, %r12466};
	mov.b64	%rd3195, {%r3046, %r3045};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3047,%dummy}, %rd8974;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3048}, %rd8974;
	}
	shf.r.wrap.b32 	%r3049, %r3048, %r3047, 18;
	shf.r.wrap.b32 	%r3050, %r3047, %r3048, 18;
	mov.b64 	%rd3196, {%r3050, %r3049};
	shf.r.wrap.b32 	%r3051, %r3048, %r3047, 14;
	shf.r.wrap.b32 	%r3052, %r3047, %r3048, 14;
	mov.b64 	%rd3197, {%r3052, %r3051};
	xor.b64  	%rd3198, %rd3196, %rd3197;
	shf.l.wrap.b32 	%r3053, %r3047, %r3048, 23;
	shf.l.wrap.b32 	%r3054, %r3048, %r3047, 23;
	mov.b64 	%rd3199, {%r3054, %r3053};
	xor.b64  	%rd3200, %rd3198, %rd3199;
	xor.b64  	%rd3201, %rd8972, %rd8973;
	and.b64  	%rd3202, %rd3201, %rd8974;
	xor.b64  	%rd3203, %rd3202, %rd8972;
	add.s64 	%rd3204, %rd3203, %rd8971;
	add.s64 	%rd3205, %rd3204, %rd3180;
	add.s64 	%rd3206, %rd3205, %rd8885;
	add.s64 	%rd3207, %rd3206, %rd3200;
	add.s64 	%rd3208, %rd3207, %rd8975;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3055}, %rd8978;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3056,%dummy}, %rd8978;
	}
	shf.l.wrap.b32 	%r3057, %r3056, %r3055, 30;
	shf.l.wrap.b32 	%r3058, %r3055, %r3056, 30;
	mov.b64 	%rd3209, {%r3058, %r3057};
	shf.r.wrap.b32 	%r3059, %r3055, %r3056, 28;
	shf.r.wrap.b32 	%r3060, %r3056, %r3055, 28;
	mov.b64 	%rd3210, {%r3060, %r3059};
	xor.b64  	%rd3211, %rd3209, %rd3210;
	shf.l.wrap.b32 	%r3061, %r3056, %r3055, 25;
	shf.l.wrap.b32 	%r3062, %r3055, %r3056, 25;
	mov.b64 	%rd3212, {%r3062, %r3061};
	xor.b64  	%rd3213, %rd3211, %rd3212;
	xor.b64  	%rd3214, %rd8977, %rd8978;
	xor.b64  	%rd3215, %rd8976, %rd8978;
	and.b64  	%rd3216, %rd3215, %rd3214;
	xor.b64  	%rd3217, %rd3216, %rd8978;
	add.s64 	%rd3218, %rd3207, %rd3217;
	add.s64 	%rd3219, %rd3218, %rd3213;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3063,%dummy}, %rd3208;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3064}, %rd3208;
	}
	shf.r.wrap.b32 	%r3065, %r3064, %r3063, 14;
	shf.r.wrap.b32 	%r3066, %r3063, %r3064, 14;
	mov.b64 	%rd3220, {%r3066, %r3065};
	shf.r.wrap.b32 	%r3067, %r3064, %r3063, 18;
	shf.r.wrap.b32 	%r3068, %r3063, %r3064, 18;
	mov.b64 	%rd3221, {%r3068, %r3067};
	xor.b64  	%rd3222, %rd3221, %rd3220;
	shf.l.wrap.b32 	%r3069, %r3063, %r3064, 23;
	shf.l.wrap.b32 	%r3070, %r3064, %r3063, 23;
	mov.b64 	%rd3223, {%r3070, %r3069};
	xor.b64  	%rd3224, %rd3222, %rd3223;
	xor.b64  	%rd3225, %rd8973, %rd8974;
	and.b64  	%rd3226, %rd3208, %rd3225;
	xor.b64  	%rd3227, %rd3226, %rd8973;
	add.s64 	%rd3228, %rd3181, %rd8972;
	add.s64 	%rd3229, %rd3228, %rd8886;
	add.s64 	%rd3230, %rd3229, %rd3227;
	add.s64 	%rd3231, %rd3230, %rd3224;
	add.s64 	%rd3232, %rd3231, %rd8976;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3071,%dummy}, %rd3219;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3072}, %rd3219;
	}
	shf.r.wrap.b32 	%r3073, %r3072, %r3071, 28;
	shf.r.wrap.b32 	%r3074, %r3071, %r3072, 28;
	mov.b64 	%rd3233, {%r3074, %r3073};
	shf.l.wrap.b32 	%r3075, %r3071, %r3072, 30;
	shf.l.wrap.b32 	%r3076, %r3072, %r3071, 30;
	mov.b64 	%rd3234, {%r3076, %r3075};
	xor.b64  	%rd3235, %rd3234, %rd3233;
	shf.l.wrap.b32 	%r3077, %r3071, %r3072, 25;
	shf.l.wrap.b32 	%r3078, %r3072, %r3071, 25;
	mov.b64 	%rd3236, {%r3078, %r3077};
	xor.b64  	%rd3237, %rd3235, %rd3236;
	xor.b64  	%rd3238, %rd3219, %rd8977;
	xor.b64  	%rd3239, %rd3219, %rd8978;
	and.b64  	%rd3240, %rd3239, %rd3238;
	xor.b64  	%rd3241, %rd3240, %rd3219;
	add.s64 	%rd3242, %rd3231, %rd3241;
	add.s64 	%rd3243, %rd3242, %rd3237;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3079,%dummy}, %rd3232;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3080}, %rd3232;
	}
	shf.r.wrap.b32 	%r3081, %r3080, %r3079, 14;
	shf.r.wrap.b32 	%r3082, %r3079, %r3080, 14;
	mov.b64 	%rd3244, {%r3082, %r3081};
	shf.r.wrap.b32 	%r3083, %r3080, %r3079, 18;
	shf.r.wrap.b32 	%r3084, %r3079, %r3080, 18;
	mov.b64 	%rd3245, {%r3084, %r3083};
	xor.b64  	%rd3246, %rd3245, %rd3244;
	shf.l.wrap.b32 	%r3085, %r3079, %r3080, 23;
	shf.l.wrap.b32 	%r3086, %r3080, %r3079, 23;
	mov.b64 	%rd3247, {%r3086, %r3085};
	xor.b64  	%rd3248, %rd3246, %rd3247;
	xor.b64  	%rd3249, %rd3208, %rd8974;
	and.b64  	%rd3250, %rd3232, %rd3249;
	xor.b64  	%rd3251, %rd3250, %rd8974;
	add.s64 	%rd3252, %rd3182, %rd8973;
	add.s64 	%rd3253, %rd3252, %rd8857;
	add.s64 	%rd3254, %rd3253, %rd3251;
	add.s64 	%rd3255, %rd3254, %rd3248;
	add.s64 	%rd3256, %rd3255, %rd8977;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3087,%dummy}, %rd3243;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3088}, %rd3243;
	}
	shf.r.wrap.b32 	%r3089, %r3088, %r3087, 28;
	shf.r.wrap.b32 	%r3090, %r3087, %r3088, 28;
	mov.b64 	%rd3257, {%r3090, %r3089};
	shf.l.wrap.b32 	%r3091, %r3087, %r3088, 30;
	shf.l.wrap.b32 	%r3092, %r3088, %r3087, 30;
	mov.b64 	%rd3258, {%r3092, %r3091};
	xor.b64  	%rd3259, %rd3258, %rd3257;
	shf.l.wrap.b32 	%r3093, %r3087, %r3088, 25;
	shf.l.wrap.b32 	%r3094, %r3088, %r3087, 25;
	mov.b64 	%rd3260, {%r3094, %r3093};
	xor.b64  	%rd3261, %rd3259, %rd3260;
	xor.b64  	%rd3262, %rd3243, %rd8978;
	xor.b64  	%rd3263, %rd3243, %rd3219;
	and.b64  	%rd3264, %rd3263, %rd3262;
	xor.b64  	%rd3265, %rd3264, %rd3243;
	add.s64 	%rd3266, %rd3255, %rd3265;
	add.s64 	%rd3267, %rd3266, %rd3261;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3095,%dummy}, %rd3256;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3096}, %rd3256;
	}
	shf.r.wrap.b32 	%r3097, %r3096, %r3095, 14;
	shf.r.wrap.b32 	%r3098, %r3095, %r3096, 14;
	mov.b64 	%rd3268, {%r3098, %r3097};
	shf.r.wrap.b32 	%r3099, %r3096, %r3095, 18;
	shf.r.wrap.b32 	%r3100, %r3095, %r3096, 18;
	mov.b64 	%rd3269, {%r3100, %r3099};
	xor.b64  	%rd3270, %rd3269, %rd3268;
	shf.l.wrap.b32 	%r3101, %r3095, %r3096, 23;
	shf.l.wrap.b32 	%r3102, %r3096, %r3095, 23;
	mov.b64 	%rd3271, {%r3102, %r3101};
	xor.b64  	%rd3272, %rd3270, %rd3271;
	xor.b64  	%rd3273, %rd3232, %rd3208;
	and.b64  	%rd3274, %rd3256, %rd3273;
	xor.b64  	%rd3275, %rd3274, %rd3208;
	add.s64 	%rd3276, %rd3183, %rd8974;
	add.s64 	%rd3277, %rd3276, %rd8858;
	add.s64 	%rd3278, %rd3277, %rd3275;
	add.s64 	%rd3279, %rd3278, %rd3272;
	add.s64 	%rd3280, %rd3279, %rd8978;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3103,%dummy}, %rd3267;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3104}, %rd3267;
	}
	shf.r.wrap.b32 	%r3105, %r3104, %r3103, 28;
	shf.r.wrap.b32 	%r3106, %r3103, %r3104, 28;
	mov.b64 	%rd3281, {%r3106, %r3105};
	shf.l.wrap.b32 	%r3107, %r3103, %r3104, 30;
	shf.l.wrap.b32 	%r3108, %r3104, %r3103, 30;
	mov.b64 	%rd3282, {%r3108, %r3107};
	xor.b64  	%rd3283, %rd3282, %rd3281;
	shf.l.wrap.b32 	%r3109, %r3103, %r3104, 25;
	shf.l.wrap.b32 	%r3110, %r3104, %r3103, 25;
	mov.b64 	%rd3284, {%r3110, %r3109};
	xor.b64  	%rd3285, %rd3283, %rd3284;
	xor.b64  	%rd3286, %rd3267, %rd3219;
	xor.b64  	%rd3287, %rd3267, %rd3243;
	and.b64  	%rd3288, %rd3287, %rd3286;
	xor.b64  	%rd3289, %rd3288, %rd3267;
	add.s64 	%rd3290, %rd3279, %rd3289;
	add.s64 	%rd3291, %rd3290, %rd3285;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3111,%dummy}, %rd3280;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3112}, %rd3280;
	}
	shf.r.wrap.b32 	%r3113, %r3112, %r3111, 14;
	shf.r.wrap.b32 	%r3114, %r3111, %r3112, 14;
	mov.b64 	%rd3292, {%r3114, %r3113};
	shf.r.wrap.b32 	%r3115, %r3112, %r3111, 18;
	shf.r.wrap.b32 	%r3116, %r3111, %r3112, 18;
	mov.b64 	%rd3293, {%r3116, %r3115};
	xor.b64  	%rd3294, %rd3293, %rd3292;
	shf.l.wrap.b32 	%r3117, %r3111, %r3112, 23;
	shf.l.wrap.b32 	%r3118, %r3112, %r3111, 23;
	mov.b64 	%rd3295, {%r3118, %r3117};
	xor.b64  	%rd3296, %rd3294, %rd3295;
	xor.b64  	%rd3297, %rd3256, %rd3232;
	and.b64  	%rd3298, %rd3280, %rd3297;
	xor.b64  	%rd3299, %rd3298, %rd3232;
	add.s64 	%rd3300, %rd3208, %rd3184;
	add.s64 	%rd3301, %rd3300, %rd8859;
	add.s64 	%rd3302, %rd3301, %rd3299;
	add.s64 	%rd3303, %rd3302, %rd3296;
	add.s64 	%rd3304, %rd3303, %rd3219;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3119,%dummy}, %rd3291;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3120}, %rd3291;
	}
	shf.r.wrap.b32 	%r3121, %r3120, %r3119, 28;
	shf.r.wrap.b32 	%r3122, %r3119, %r3120, 28;
	mov.b64 	%rd3305, {%r3122, %r3121};
	shf.l.wrap.b32 	%r3123, %r3119, %r3120, 30;
	shf.l.wrap.b32 	%r3124, %r3120, %r3119, 30;
	mov.b64 	%rd3306, {%r3124, %r3123};
	xor.b64  	%rd3307, %rd3306, %rd3305;
	shf.l.wrap.b32 	%r3125, %r3119, %r3120, 25;
	shf.l.wrap.b32 	%r3126, %r3120, %r3119, 25;
	mov.b64 	%rd3308, {%r3126, %r3125};
	xor.b64  	%rd3309, %rd3307, %rd3308;
	xor.b64  	%rd3310, %rd3291, %rd3243;
	xor.b64  	%rd3311, %rd3291, %rd3267;
	and.b64  	%rd3312, %rd3311, %rd3310;
	xor.b64  	%rd3313, %rd3312, %rd3291;
	add.s64 	%rd3314, %rd3303, %rd3313;
	add.s64 	%rd3315, %rd3314, %rd3309;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3127,%dummy}, %rd3304;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3128}, %rd3304;
	}
	shf.r.wrap.b32 	%r3129, %r3128, %r3127, 14;
	shf.r.wrap.b32 	%r3130, %r3127, %r3128, 14;
	mov.b64 	%rd3316, {%r3130, %r3129};
	shf.r.wrap.b32 	%r3131, %r3128, %r3127, 18;
	shf.r.wrap.b32 	%r3132, %r3127, %r3128, 18;
	mov.b64 	%rd3317, {%r3132, %r3131};
	xor.b64  	%rd3318, %rd3317, %rd3316;
	shf.l.wrap.b32 	%r3133, %r3127, %r3128, 23;
	shf.l.wrap.b32 	%r3134, %r3128, %r3127, 23;
	mov.b64 	%rd3319, {%r3134, %r3133};
	xor.b64  	%rd3320, %rd3318, %rd3319;
	xor.b64  	%rd3321, %rd3280, %rd3256;
	and.b64  	%rd3322, %rd3304, %rd3321;
	xor.b64  	%rd3323, %rd3322, %rd3256;
	add.s64 	%rd3324, %rd3232, %rd3185;
	add.s64 	%rd3325, %rd3324, %rd8860;
	add.s64 	%rd3326, %rd3325, %rd3323;
	add.s64 	%rd3327, %rd3326, %rd3320;
	add.s64 	%rd3328, %rd3327, %rd3243;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3135,%dummy}, %rd3315;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3136}, %rd3315;
	}
	shf.r.wrap.b32 	%r3137, %r3136, %r3135, 28;
	shf.r.wrap.b32 	%r3138, %r3135, %r3136, 28;
	mov.b64 	%rd3329, {%r3138, %r3137};
	shf.l.wrap.b32 	%r3139, %r3135, %r3136, 30;
	shf.l.wrap.b32 	%r3140, %r3136, %r3135, 30;
	mov.b64 	%rd3330, {%r3140, %r3139};
	xor.b64  	%rd3331, %rd3330, %rd3329;
	shf.l.wrap.b32 	%r3141, %r3135, %r3136, 25;
	shf.l.wrap.b32 	%r3142, %r3136, %r3135, 25;
	mov.b64 	%rd3332, {%r3142, %r3141};
	xor.b64  	%rd3333, %rd3331, %rd3332;
	xor.b64  	%rd3334, %rd3315, %rd3267;
	xor.b64  	%rd3335, %rd3315, %rd3291;
	and.b64  	%rd3336, %rd3335, %rd3334;
	xor.b64  	%rd3337, %rd3336, %rd3315;
	add.s64 	%rd3338, %rd3327, %rd3337;
	add.s64 	%rd3339, %rd3338, %rd3333;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3143,%dummy}, %rd3328;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3144}, %rd3328;
	}
	shf.r.wrap.b32 	%r3145, %r3144, %r3143, 14;
	shf.r.wrap.b32 	%r3146, %r3143, %r3144, 14;
	mov.b64 	%rd3340, {%r3146, %r3145};
	shf.r.wrap.b32 	%r3147, %r3144, %r3143, 18;
	shf.r.wrap.b32 	%r3148, %r3143, %r3144, 18;
	mov.b64 	%rd3341, {%r3148, %r3147};
	xor.b64  	%rd3342, %rd3341, %rd3340;
	shf.l.wrap.b32 	%r3149, %r3143, %r3144, 23;
	shf.l.wrap.b32 	%r3150, %r3144, %r3143, 23;
	mov.b64 	%rd3343, {%r3150, %r3149};
	xor.b64  	%rd3344, %rd3342, %rd3343;
	xor.b64  	%rd3345, %rd3304, %rd3280;
	and.b64  	%rd3346, %rd3328, %rd3345;
	xor.b64  	%rd3347, %rd3346, %rd3280;
	add.s64 	%rd3348, %rd3256, %rd3186;
	add.s64 	%rd3349, %rd3348, %rd8861;
	add.s64 	%rd3350, %rd3349, %rd3347;
	add.s64 	%rd3351, %rd3350, %rd3344;
	add.s64 	%rd3352, %rd3351, %rd3267;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3151,%dummy}, %rd3339;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3152}, %rd3339;
	}
	shf.r.wrap.b32 	%r3153, %r3152, %r3151, 28;
	shf.r.wrap.b32 	%r3154, %r3151, %r3152, 28;
	mov.b64 	%rd3353, {%r3154, %r3153};
	shf.l.wrap.b32 	%r3155, %r3151, %r3152, 30;
	shf.l.wrap.b32 	%r3156, %r3152, %r3151, 30;
	mov.b64 	%rd3354, {%r3156, %r3155};
	xor.b64  	%rd3355, %rd3354, %rd3353;
	shf.l.wrap.b32 	%r3157, %r3151, %r3152, 25;
	shf.l.wrap.b32 	%r3158, %r3152, %r3151, 25;
	mov.b64 	%rd3356, {%r3158, %r3157};
	xor.b64  	%rd3357, %rd3355, %rd3356;
	xor.b64  	%rd3358, %rd3339, %rd3291;
	xor.b64  	%rd3359, %rd3339, %rd3315;
	and.b64  	%rd3360, %rd3359, %rd3358;
	xor.b64  	%rd3361, %rd3360, %rd3339;
	add.s64 	%rd3362, %rd3351, %rd3361;
	add.s64 	%rd3363, %rd3362, %rd3357;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3159,%dummy}, %rd3352;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3160}, %rd3352;
	}
	shf.r.wrap.b32 	%r3161, %r3160, %r3159, 14;
	shf.r.wrap.b32 	%r3162, %r3159, %r3160, 14;
	mov.b64 	%rd3364, {%r3162, %r3161};
	shf.r.wrap.b32 	%r3163, %r3160, %r3159, 18;
	shf.r.wrap.b32 	%r3164, %r3159, %r3160, 18;
	mov.b64 	%rd3365, {%r3164, %r3163};
	xor.b64  	%rd3366, %rd3365, %rd3364;
	shf.l.wrap.b32 	%r3165, %r3159, %r3160, 23;
	shf.l.wrap.b32 	%r3166, %r3160, %r3159, 23;
	mov.b64 	%rd3367, {%r3166, %r3165};
	xor.b64  	%rd3368, %rd3366, %rd3367;
	xor.b64  	%rd3369, %rd3328, %rd3304;
	and.b64  	%rd3370, %rd3352, %rd3369;
	xor.b64  	%rd3371, %rd3370, %rd3304;
	add.s64 	%rd3372, %rd3280, %rd3187;
	add.s64 	%rd3373, %rd3372, %rd8862;
	add.s64 	%rd3374, %rd3373, %rd3371;
	add.s64 	%rd3375, %rd3374, %rd3368;
	add.s64 	%rd3376, %rd3375, %rd3291;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3167,%dummy}, %rd3363;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3168}, %rd3363;
	}
	shf.r.wrap.b32 	%r3169, %r3168, %r3167, 28;
	shf.r.wrap.b32 	%r3170, %r3167, %r3168, 28;
	mov.b64 	%rd3377, {%r3170, %r3169};
	shf.l.wrap.b32 	%r3171, %r3167, %r3168, 30;
	shf.l.wrap.b32 	%r3172, %r3168, %r3167, 30;
	mov.b64 	%rd3378, {%r3172, %r3171};
	xor.b64  	%rd3379, %rd3378, %rd3377;
	shf.l.wrap.b32 	%r3173, %r3167, %r3168, 25;
	shf.l.wrap.b32 	%r3174, %r3168, %r3167, 25;
	mov.b64 	%rd3380, {%r3174, %r3173};
	xor.b64  	%rd3381, %rd3379, %rd3380;
	xor.b64  	%rd3382, %rd3363, %rd3315;
	xor.b64  	%rd3383, %rd3363, %rd3339;
	and.b64  	%rd3384, %rd3383, %rd3382;
	xor.b64  	%rd3385, %rd3384, %rd3363;
	add.s64 	%rd3386, %rd3375, %rd3385;
	add.s64 	%rd3387, %rd3386, %rd3381;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3175,%dummy}, %rd3376;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3176}, %rd3376;
	}
	shf.r.wrap.b32 	%r3177, %r3176, %r3175, 14;
	shf.r.wrap.b32 	%r3178, %r3175, %r3176, 14;
	mov.b64 	%rd3388, {%r3178, %r3177};
	shf.r.wrap.b32 	%r3179, %r3176, %r3175, 18;
	shf.r.wrap.b32 	%r3180, %r3175, %r3176, 18;
	mov.b64 	%rd3389, {%r3180, %r3179};
	xor.b64  	%rd3390, %rd3389, %rd3388;
	shf.l.wrap.b32 	%r3181, %r3175, %r3176, 23;
	shf.l.wrap.b32 	%r3182, %r3176, %r3175, 23;
	mov.b64 	%rd3391, {%r3182, %r3181};
	xor.b64  	%rd3392, %rd3390, %rd3391;
	xor.b64  	%rd3393, %rd3352, %rd3328;
	and.b64  	%rd3394, %rd3376, %rd3393;
	xor.b64  	%rd3395, %rd3394, %rd3328;
	add.s64 	%rd3396, %rd3304, %rd3188;
	add.s64 	%rd3397, %rd3396, %rd8863;
	add.s64 	%rd3398, %rd3397, %rd3395;
	add.s64 	%rd3399, %rd3398, %rd3392;
	add.s64 	%rd3400, %rd3399, %rd3315;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3183,%dummy}, %rd3387;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3184}, %rd3387;
	}
	shf.r.wrap.b32 	%r3185, %r3184, %r3183, 28;
	shf.r.wrap.b32 	%r3186, %r3183, %r3184, 28;
	mov.b64 	%rd3401, {%r3186, %r3185};
	shf.l.wrap.b32 	%r3187, %r3183, %r3184, 30;
	shf.l.wrap.b32 	%r3188, %r3184, %r3183, 30;
	mov.b64 	%rd3402, {%r3188, %r3187};
	xor.b64  	%rd3403, %rd3402, %rd3401;
	shf.l.wrap.b32 	%r3189, %r3183, %r3184, 25;
	shf.l.wrap.b32 	%r3190, %r3184, %r3183, 25;
	mov.b64 	%rd3404, {%r3190, %r3189};
	xor.b64  	%rd3405, %rd3403, %rd3404;
	xor.b64  	%rd3406, %rd3387, %rd3339;
	xor.b64  	%rd3407, %rd3387, %rd3363;
	and.b64  	%rd3408, %rd3407, %rd3406;
	xor.b64  	%rd3409, %rd3408, %rd3387;
	add.s64 	%rd3410, %rd3399, %rd3409;
	add.s64 	%rd3411, %rd3410, %rd3405;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3191,%dummy}, %rd3400;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3192}, %rd3400;
	}
	shf.r.wrap.b32 	%r3193, %r3192, %r3191, 14;
	shf.r.wrap.b32 	%r3194, %r3191, %r3192, 14;
	mov.b64 	%rd3412, {%r3194, %r3193};
	shf.r.wrap.b32 	%r3195, %r3192, %r3191, 18;
	shf.r.wrap.b32 	%r3196, %r3191, %r3192, 18;
	mov.b64 	%rd3413, {%r3196, %r3195};
	xor.b64  	%rd3414, %rd3413, %rd3412;
	shf.l.wrap.b32 	%r3197, %r3191, %r3192, 23;
	shf.l.wrap.b32 	%r3198, %r3192, %r3191, 23;
	mov.b64 	%rd3415, {%r3198, %r3197};
	xor.b64  	%rd3416, %rd3414, %rd3415;
	xor.b64  	%rd3417, %rd3376, %rd3352;
	and.b64  	%rd3418, %rd3400, %rd3417;
	xor.b64  	%rd3419, %rd3418, %rd3352;
	add.s64 	%rd3420, %rd3328, %rd3189;
	add.s64 	%rd3421, %rd3420, %rd8864;
	add.s64 	%rd3422, %rd3421, %rd3419;
	add.s64 	%rd3423, %rd3422, %rd3416;
	add.s64 	%rd3424, %rd3423, %rd3339;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3199,%dummy}, %rd3411;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3200}, %rd3411;
	}
	shf.r.wrap.b32 	%r3201, %r3200, %r3199, 28;
	shf.r.wrap.b32 	%r3202, %r3199, %r3200, 28;
	mov.b64 	%rd3425, {%r3202, %r3201};
	shf.l.wrap.b32 	%r3203, %r3199, %r3200, 30;
	shf.l.wrap.b32 	%r3204, %r3200, %r3199, 30;
	mov.b64 	%rd3426, {%r3204, %r3203};
	xor.b64  	%rd3427, %rd3426, %rd3425;
	shf.l.wrap.b32 	%r3205, %r3199, %r3200, 25;
	shf.l.wrap.b32 	%r3206, %r3200, %r3199, 25;
	mov.b64 	%rd3428, {%r3206, %r3205};
	xor.b64  	%rd3429, %rd3427, %rd3428;
	xor.b64  	%rd3430, %rd3411, %rd3363;
	xor.b64  	%rd3431, %rd3411, %rd3387;
	and.b64  	%rd3432, %rd3431, %rd3430;
	xor.b64  	%rd3433, %rd3432, %rd3411;
	add.s64 	%rd3434, %rd3423, %rd3433;
	add.s64 	%rd3435, %rd3434, %rd3429;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3207,%dummy}, %rd3424;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3208}, %rd3424;
	}
	shf.r.wrap.b32 	%r3209, %r3208, %r3207, 14;
	shf.r.wrap.b32 	%r3210, %r3207, %r3208, 14;
	mov.b64 	%rd3436, {%r3210, %r3209};
	shf.r.wrap.b32 	%r3211, %r3208, %r3207, 18;
	shf.r.wrap.b32 	%r3212, %r3207, %r3208, 18;
	mov.b64 	%rd3437, {%r3212, %r3211};
	xor.b64  	%rd3438, %rd3437, %rd3436;
	shf.l.wrap.b32 	%r3213, %r3207, %r3208, 23;
	shf.l.wrap.b32 	%r3214, %r3208, %r3207, 23;
	mov.b64 	%rd3439, {%r3214, %r3213};
	xor.b64  	%rd3440, %rd3438, %rd3439;
	xor.b64  	%rd3441, %rd3400, %rd3376;
	and.b64  	%rd3442, %rd3424, %rd3441;
	xor.b64  	%rd3443, %rd3442, %rd3376;
	add.s64 	%rd3444, %rd3352, %rd3190;
	add.s64 	%rd3445, %rd3444, %rd8865;
	add.s64 	%rd3446, %rd3445, %rd3443;
	add.s64 	%rd3447, %rd3446, %rd3440;
	add.s64 	%rd3448, %rd3447, %rd3363;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3215,%dummy}, %rd3435;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3216}, %rd3435;
	}
	shf.r.wrap.b32 	%r3217, %r3216, %r3215, 28;
	shf.r.wrap.b32 	%r3218, %r3215, %r3216, 28;
	mov.b64 	%rd3449, {%r3218, %r3217};
	shf.l.wrap.b32 	%r3219, %r3215, %r3216, 30;
	shf.l.wrap.b32 	%r3220, %r3216, %r3215, 30;
	mov.b64 	%rd3450, {%r3220, %r3219};
	xor.b64  	%rd3451, %rd3450, %rd3449;
	shf.l.wrap.b32 	%r3221, %r3215, %r3216, 25;
	shf.l.wrap.b32 	%r3222, %r3216, %r3215, 25;
	mov.b64 	%rd3452, {%r3222, %r3221};
	xor.b64  	%rd3453, %rd3451, %rd3452;
	xor.b64  	%rd3454, %rd3435, %rd3387;
	xor.b64  	%rd3455, %rd3435, %rd3411;
	and.b64  	%rd3456, %rd3455, %rd3454;
	xor.b64  	%rd3457, %rd3456, %rd3435;
	add.s64 	%rd3458, %rd3447, %rd3457;
	add.s64 	%rd3459, %rd3458, %rd3453;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3223,%dummy}, %rd3448;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3224}, %rd3448;
	}
	shf.r.wrap.b32 	%r3225, %r3224, %r3223, 14;
	shf.r.wrap.b32 	%r3226, %r3223, %r3224, 14;
	mov.b64 	%rd3460, {%r3226, %r3225};
	shf.r.wrap.b32 	%r3227, %r3224, %r3223, 18;
	shf.r.wrap.b32 	%r3228, %r3223, %r3224, 18;
	mov.b64 	%rd3461, {%r3228, %r3227};
	xor.b64  	%rd3462, %rd3461, %rd3460;
	shf.l.wrap.b32 	%r3229, %r3223, %r3224, 23;
	shf.l.wrap.b32 	%r3230, %r3224, %r3223, 23;
	mov.b64 	%rd3463, {%r3230, %r3229};
	xor.b64  	%rd3464, %rd3462, %rd3463;
	xor.b64  	%rd3465, %rd3424, %rd3400;
	and.b64  	%rd3466, %rd3448, %rd3465;
	xor.b64  	%rd3467, %rd3466, %rd3400;
	add.s64 	%rd3468, %rd3376, %rd3191;
	add.s64 	%rd3469, %rd3468, %rd8887;
	add.s64 	%rd3470, %rd3469, %rd3467;
	add.s64 	%rd3471, %rd3470, %rd3464;
	add.s64 	%rd3472, %rd3471, %rd3387;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3231,%dummy}, %rd3459;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3232}, %rd3459;
	}
	shf.r.wrap.b32 	%r3233, %r3232, %r3231, 28;
	shf.r.wrap.b32 	%r3234, %r3231, %r3232, 28;
	mov.b64 	%rd3473, {%r3234, %r3233};
	shf.l.wrap.b32 	%r3235, %r3231, %r3232, 30;
	shf.l.wrap.b32 	%r3236, %r3232, %r3231, 30;
	mov.b64 	%rd3474, {%r3236, %r3235};
	xor.b64  	%rd3475, %rd3474, %rd3473;
	shf.l.wrap.b32 	%r3237, %r3231, %r3232, 25;
	shf.l.wrap.b32 	%r3238, %r3232, %r3231, 25;
	mov.b64 	%rd3476, {%r3238, %r3237};
	xor.b64  	%rd3477, %rd3475, %rd3476;
	xor.b64  	%rd3478, %rd3459, %rd3411;
	xor.b64  	%rd3479, %rd3459, %rd3435;
	and.b64  	%rd3480, %rd3479, %rd3478;
	xor.b64  	%rd3481, %rd3480, %rd3459;
	add.s64 	%rd3482, %rd3471, %rd3481;
	add.s64 	%rd3483, %rd3482, %rd3477;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3239,%dummy}, %rd3472;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3240}, %rd3472;
	}
	shf.r.wrap.b32 	%r3241, %r3240, %r3239, 14;
	shf.r.wrap.b32 	%r3242, %r3239, %r3240, 14;
	mov.b64 	%rd3484, {%r3242, %r3241};
	shf.r.wrap.b32 	%r3243, %r3240, %r3239, 18;
	shf.r.wrap.b32 	%r3244, %r3239, %r3240, 18;
	mov.b64 	%rd3485, {%r3244, %r3243};
	xor.b64  	%rd3486, %rd3485, %rd3484;
	shf.l.wrap.b32 	%r3245, %r3239, %r3240, 23;
	shf.l.wrap.b32 	%r3246, %r3240, %r3239, 23;
	mov.b64 	%rd3487, {%r3246, %r3245};
	xor.b64  	%rd3488, %rd3486, %rd3487;
	xor.b64  	%rd3489, %rd3448, %rd3424;
	and.b64  	%rd3490, %rd3472, %rd3489;
	xor.b64  	%rd3491, %rd3490, %rd3424;
	add.s64 	%rd3492, %rd3400, %rd3192;
	add.s64 	%rd3493, %rd3492, %rd8888;
	add.s64 	%rd3494, %rd3493, %rd3491;
	add.s64 	%rd3495, %rd3494, %rd3488;
	add.s64 	%rd3496, %rd3495, %rd3411;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3247,%dummy}, %rd3483;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3248}, %rd3483;
	}
	shf.r.wrap.b32 	%r3249, %r3248, %r3247, 28;
	shf.r.wrap.b32 	%r3250, %r3247, %r3248, 28;
	mov.b64 	%rd3497, {%r3250, %r3249};
	shf.l.wrap.b32 	%r3251, %r3247, %r3248, 30;
	shf.l.wrap.b32 	%r3252, %r3248, %r3247, 30;
	mov.b64 	%rd3498, {%r3252, %r3251};
	xor.b64  	%rd3499, %rd3498, %rd3497;
	shf.l.wrap.b32 	%r3253, %r3247, %r3248, 25;
	shf.l.wrap.b32 	%r3254, %r3248, %r3247, 25;
	mov.b64 	%rd3500, {%r3254, %r3253};
	xor.b64  	%rd3501, %rd3499, %rd3500;
	xor.b64  	%rd3502, %rd3483, %rd3435;
	xor.b64  	%rd3503, %rd3483, %rd3459;
	and.b64  	%rd3504, %rd3503, %rd3502;
	xor.b64  	%rd3505, %rd3504, %rd3483;
	add.s64 	%rd3506, %rd3495, %rd3505;
	add.s64 	%rd3507, %rd3506, %rd3501;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3255,%dummy}, %rd3496;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3256}, %rd3496;
	}
	shf.r.wrap.b32 	%r3257, %r3256, %r3255, 14;
	shf.r.wrap.b32 	%r3258, %r3255, %r3256, 14;
	mov.b64 	%rd3508, {%r3258, %r3257};
	shf.r.wrap.b32 	%r3259, %r3256, %r3255, 18;
	shf.r.wrap.b32 	%r3260, %r3255, %r3256, 18;
	mov.b64 	%rd3509, {%r3260, %r3259};
	xor.b64  	%rd3510, %rd3509, %rd3508;
	shf.l.wrap.b32 	%r3261, %r3255, %r3256, 23;
	shf.l.wrap.b32 	%r3262, %r3256, %r3255, 23;
	mov.b64 	%rd3511, {%r3262, %r3261};
	xor.b64  	%rd3512, %rd3510, %rd3511;
	xor.b64  	%rd3513, %rd3472, %rd3448;
	and.b64  	%rd3514, %rd3496, %rd3513;
	xor.b64  	%rd3515, %rd3514, %rd3448;
	add.s64 	%rd3516, %rd3424, %rd3193;
	add.s64 	%rd3517, %rd3516, %rd8889;
	add.s64 	%rd3518, %rd3517, %rd3515;
	add.s64 	%rd3519, %rd3518, %rd3512;
	add.s64 	%rd3520, %rd3519, %rd3435;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3263,%dummy}, %rd3507;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3264}, %rd3507;
	}
	shf.r.wrap.b32 	%r3265, %r3264, %r3263, 28;
	shf.r.wrap.b32 	%r3266, %r3263, %r3264, 28;
	mov.b64 	%rd3521, {%r3266, %r3265};
	shf.l.wrap.b32 	%r3267, %r3263, %r3264, 30;
	shf.l.wrap.b32 	%r3268, %r3264, %r3263, 30;
	mov.b64 	%rd3522, {%r3268, %r3267};
	xor.b64  	%rd3523, %rd3522, %rd3521;
	shf.l.wrap.b32 	%r3269, %r3263, %r3264, 25;
	shf.l.wrap.b32 	%r3270, %r3264, %r3263, 25;
	mov.b64 	%rd3524, {%r3270, %r3269};
	xor.b64  	%rd3525, %rd3523, %rd3524;
	xor.b64  	%rd3526, %rd3507, %rd3459;
	xor.b64  	%rd3527, %rd3507, %rd3483;
	and.b64  	%rd3528, %rd3527, %rd3526;
	xor.b64  	%rd3529, %rd3528, %rd3507;
	add.s64 	%rd3530, %rd3519, %rd3529;
	add.s64 	%rd3531, %rd3530, %rd3525;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3271,%dummy}, %rd3520;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3272}, %rd3520;
	}
	shf.r.wrap.b32 	%r3273, %r3272, %r3271, 14;
	shf.r.wrap.b32 	%r3274, %r3271, %r3272, 14;
	mov.b64 	%rd3532, {%r3274, %r3273};
	shf.r.wrap.b32 	%r3275, %r3272, %r3271, 18;
	shf.r.wrap.b32 	%r3276, %r3271, %r3272, 18;
	mov.b64 	%rd3533, {%r3276, %r3275};
	xor.b64  	%rd3534, %rd3533, %rd3532;
	shf.l.wrap.b32 	%r3277, %r3271, %r3272, 23;
	shf.l.wrap.b32 	%r3278, %r3272, %r3271, 23;
	mov.b64 	%rd3535, {%r3278, %r3277};
	xor.b64  	%rd3536, %rd3534, %rd3535;
	xor.b64  	%rd3537, %rd3496, %rd3472;
	and.b64  	%rd3538, %rd3520, %rd3537;
	xor.b64  	%rd3539, %rd3538, %rd3472;
	add.s64 	%rd3540, %rd3448, %rd3194;
	add.s64 	%rd3541, %rd3540, %rd8900;
	add.s64 	%rd3542, %rd3541, %rd3539;
	add.s64 	%rd3543, %rd3542, %rd3536;
	add.s64 	%rd3544, %rd3543, %rd3459;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3279,%dummy}, %rd3531;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3280}, %rd3531;
	}
	shf.r.wrap.b32 	%r3281, %r3280, %r3279, 28;
	shf.r.wrap.b32 	%r3282, %r3279, %r3280, 28;
	mov.b64 	%rd3545, {%r3282, %r3281};
	shf.l.wrap.b32 	%r3283, %r3279, %r3280, 30;
	shf.l.wrap.b32 	%r3284, %r3280, %r3279, 30;
	mov.b64 	%rd3546, {%r3284, %r3283};
	xor.b64  	%rd3547, %rd3546, %rd3545;
	shf.l.wrap.b32 	%r3285, %r3279, %r3280, 25;
	shf.l.wrap.b32 	%r3286, %r3280, %r3279, 25;
	mov.b64 	%rd3548, {%r3286, %r3285};
	xor.b64  	%rd3549, %rd3547, %rd3548;
	xor.b64  	%rd3550, %rd3531, %rd3483;
	xor.b64  	%rd3551, %rd3531, %rd3507;
	and.b64  	%rd3552, %rd3551, %rd3550;
	xor.b64  	%rd3553, %rd3552, %rd3531;
	add.s64 	%rd3554, %rd3543, %rd3553;
	add.s64 	%rd3555, %rd3554, %rd3549;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3287,%dummy}, %rd3544;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3288}, %rd3544;
	}
	shf.r.wrap.b32 	%r3289, %r3288, %r3287, 14;
	shf.r.wrap.b32 	%r3290, %r3287, %r3288, 14;
	mov.b64 	%rd3556, {%r3290, %r3289};
	shf.r.wrap.b32 	%r3291, %r3288, %r3287, 18;
	shf.r.wrap.b32 	%r3292, %r3287, %r3288, 18;
	mov.b64 	%rd3557, {%r3292, %r3291};
	xor.b64  	%rd3558, %rd3557, %rd3556;
	shf.l.wrap.b32 	%r3293, %r3287, %r3288, 23;
	shf.l.wrap.b32 	%r3294, %r3288, %r3287, 23;
	mov.b64 	%rd3559, {%r3294, %r3293};
	xor.b64  	%rd3560, %rd3558, %rd3559;
	xor.b64  	%rd3561, %rd3520, %rd3496;
	and.b64  	%rd3562, %rd3544, %rd3561;
	xor.b64  	%rd3563, %rd3562, %rd3496;
	add.s64 	%rd3564, %rd3472, %rd3195;
	add.s64 	%rd3565, %rd3564, %rd8901;
	add.s64 	%rd3566, %rd3565, %rd3563;
	add.s64 	%rd3567, %rd3566, %rd3560;
	add.s64 	%rd3568, %rd3567, %rd3483;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3295,%dummy}, %rd3555;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3296}, %rd3555;
	}
	shf.r.wrap.b32 	%r3297, %r3296, %r3295, 28;
	shf.r.wrap.b32 	%r3298, %r3295, %r3296, 28;
	mov.b64 	%rd3569, {%r3298, %r3297};
	shf.l.wrap.b32 	%r3299, %r3295, %r3296, 30;
	shf.l.wrap.b32 	%r3300, %r3296, %r3295, 30;
	mov.b64 	%rd3570, {%r3300, %r3299};
	xor.b64  	%rd3571, %rd3570, %rd3569;
	shf.l.wrap.b32 	%r3301, %r3295, %r3296, 25;
	shf.l.wrap.b32 	%r3302, %r3296, %r3295, 25;
	mov.b64 	%rd3572, {%r3302, %r3301};
	xor.b64  	%rd3573, %rd3571, %rd3572;
	xor.b64  	%rd3574, %rd3555, %rd3507;
	xor.b64  	%rd3575, %rd3555, %rd3531;
	and.b64  	%rd3576, %rd3575, %rd3574;
	xor.b64  	%rd3577, %rd3576, %rd3555;
	add.s64 	%rd3578, %rd3567, %rd3577;
	add.s64 	%rd3579, %rd3578, %rd3573;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3303,%dummy}, %rd3194;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3304}, %rd3194;
	}
	shf.r.wrap.b32 	%r3305, %r3304, %r3303, 19;
	shf.r.wrap.b32 	%r3306, %r3303, %r3304, 19;
	mov.b64 	%rd3580, {%r3306, %r3305};
	shf.l.wrap.b32 	%r3307, %r3303, %r3304, 3;
	shf.l.wrap.b32 	%r3308, %r3304, %r3303, 3;
	mov.b64 	%rd3581, {%r3308, %r3307};
	shr.u64 	%rd3582, %rd3194, 6;
	xor.b64  	%rd3583, %rd3580, %rd3582;
	xor.b64  	%rd3584, %rd3583, %rd3581;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3309,%dummy}, %rd3181;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3310}, %rd3181;
	}
	shf.r.wrap.b32 	%r3311, %r3310, %r3309, 1;
	shf.r.wrap.b32 	%r3312, %r3309, %r3310, 1;
	mov.b64 	%rd3585, {%r3312, %r3311};
	shf.r.wrap.b32 	%r3313, %r3310, %r3309, 8;
	shf.r.wrap.b32 	%r3314, %r3309, %r3310, 8;
	mov.b64 	%rd3586, {%r3314, %r3313};
	shr.u64 	%rd3587, %rd3181, 7;
	xor.b64  	%rd3588, %rd3585, %rd3587;
	xor.b64  	%rd3589, %rd3588, %rd3586;
	add.s64 	%rd3590, %rd3189, %rd3180;
	add.s64 	%rd3591, %rd3590, %rd3584;
	add.s64 	%rd3592, %rd3591, %rd3589;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3315,%dummy}, %rd3195;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3316}, %rd3195;
	}
	shf.r.wrap.b32 	%r3317, %r3316, %r3315, 19;
	shf.r.wrap.b32 	%r3318, %r3315, %r3316, 19;
	mov.b64 	%rd3593, {%r3318, %r3317};
	shf.l.wrap.b32 	%r3319, %r3315, %r3316, 3;
	shf.l.wrap.b32 	%r3320, %r3316, %r3315, 3;
	mov.b64 	%rd3594, {%r3320, %r3319};
	shr.u64 	%rd3595, %rd3195, 6;
	xor.b64  	%rd3596, %rd3593, %rd3595;
	xor.b64  	%rd3597, %rd3596, %rd3594;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3321,%dummy}, %rd3182;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3322}, %rd3182;
	}
	shf.r.wrap.b32 	%r3323, %r3322, %r3321, 1;
	shf.r.wrap.b32 	%r3324, %r3321, %r3322, 1;
	mov.b64 	%rd3598, {%r3324, %r3323};
	shf.r.wrap.b32 	%r3325, %r3322, %r3321, 8;
	shf.r.wrap.b32 	%r3326, %r3321, %r3322, 8;
	mov.b64 	%rd3599, {%r3326, %r3325};
	shr.u64 	%rd3600, %rd3182, 7;
	xor.b64  	%rd3601, %rd3598, %rd3600;
	xor.b64  	%rd3602, %rd3601, %rd3599;
	add.s64 	%rd3603, %rd3190, %rd3181;
	add.s64 	%rd3604, %rd3603, %rd3597;
	add.s64 	%rd3605, %rd3604, %rd3602;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3327,%dummy}, %rd3592;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3328}, %rd3592;
	}
	shf.r.wrap.b32 	%r3329, %r3328, %r3327, 19;
	shf.r.wrap.b32 	%r3330, %r3327, %r3328, 19;
	mov.b64 	%rd3606, {%r3330, %r3329};
	shf.l.wrap.b32 	%r3331, %r3327, %r3328, 3;
	shf.l.wrap.b32 	%r3332, %r3328, %r3327, 3;
	mov.b64 	%rd3607, {%r3332, %r3331};
	shr.u64 	%rd3608, %rd3592, 6;
	xor.b64  	%rd3609, %rd3606, %rd3608;
	xor.b64  	%rd3610, %rd3609, %rd3607;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3333,%dummy}, %rd3183;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3334}, %rd3183;
	}
	shf.r.wrap.b32 	%r3335, %r3334, %r3333, 1;
	shf.r.wrap.b32 	%r3336, %r3333, %r3334, 1;
	mov.b64 	%rd3611, {%r3336, %r3335};
	shf.r.wrap.b32 	%r3337, %r3334, %r3333, 8;
	shf.r.wrap.b32 	%r3338, %r3333, %r3334, 8;
	mov.b64 	%rd3612, {%r3338, %r3337};
	shr.u64 	%rd3613, %rd3183, 7;
	xor.b64  	%rd3614, %rd3611, %rd3613;
	xor.b64  	%rd3615, %rd3614, %rd3612;
	add.s64 	%rd3616, %rd3191, %rd3182;
	add.s64 	%rd3617, %rd3616, %rd3610;
	add.s64 	%rd3618, %rd3617, %rd3615;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3339,%dummy}, %rd3605;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3340}, %rd3605;
	}
	shf.r.wrap.b32 	%r3341, %r3340, %r3339, 19;
	shf.r.wrap.b32 	%r3342, %r3339, %r3340, 19;
	mov.b64 	%rd3619, {%r3342, %r3341};
	shf.l.wrap.b32 	%r3343, %r3339, %r3340, 3;
	shf.l.wrap.b32 	%r3344, %r3340, %r3339, 3;
	mov.b64 	%rd3620, {%r3344, %r3343};
	shr.u64 	%rd3621, %rd3605, 6;
	xor.b64  	%rd3622, %rd3619, %rd3621;
	xor.b64  	%rd3623, %rd3622, %rd3620;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3345,%dummy}, %rd3184;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3346}, %rd3184;
	}
	shf.r.wrap.b32 	%r3347, %r3346, %r3345, 1;
	shf.r.wrap.b32 	%r3348, %r3345, %r3346, 1;
	mov.b64 	%rd3624, {%r3348, %r3347};
	shf.r.wrap.b32 	%r3349, %r3346, %r3345, 8;
	shf.r.wrap.b32 	%r3350, %r3345, %r3346, 8;
	mov.b64 	%rd3625, {%r3350, %r3349};
	shr.u64 	%rd3626, %rd3184, 7;
	xor.b64  	%rd3627, %rd3624, %rd3626;
	xor.b64  	%rd3628, %rd3627, %rd3625;
	add.s64 	%rd3629, %rd3192, %rd3183;
	add.s64 	%rd3630, %rd3629, %rd3623;
	add.s64 	%rd3631, %rd3630, %rd3628;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3351,%dummy}, %rd3618;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3352}, %rd3618;
	}
	shf.r.wrap.b32 	%r3353, %r3352, %r3351, 19;
	shf.r.wrap.b32 	%r3354, %r3351, %r3352, 19;
	mov.b64 	%rd3632, {%r3354, %r3353};
	shf.l.wrap.b32 	%r3355, %r3351, %r3352, 3;
	shf.l.wrap.b32 	%r3356, %r3352, %r3351, 3;
	mov.b64 	%rd3633, {%r3356, %r3355};
	shr.u64 	%rd3634, %rd3618, 6;
	xor.b64  	%rd3635, %rd3632, %rd3634;
	xor.b64  	%rd3636, %rd3635, %rd3633;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3357,%dummy}, %rd3185;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3358}, %rd3185;
	}
	shf.r.wrap.b32 	%r3359, %r3358, %r3357, 1;
	shf.r.wrap.b32 	%r3360, %r3357, %r3358, 1;
	mov.b64 	%rd3637, {%r3360, %r3359};
	shf.r.wrap.b32 	%r3361, %r3358, %r3357, 8;
	shf.r.wrap.b32 	%r3362, %r3357, %r3358, 8;
	mov.b64 	%rd3638, {%r3362, %r3361};
	shr.u64 	%rd3639, %rd3185, 7;
	xor.b64  	%rd3640, %rd3637, %rd3639;
	xor.b64  	%rd3641, %rd3640, %rd3638;
	add.s64 	%rd3642, %rd3193, %rd3184;
	add.s64 	%rd3643, %rd3642, %rd3636;
	add.s64 	%rd3644, %rd3643, %rd3641;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3363,%dummy}, %rd3631;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3364}, %rd3631;
	}
	shf.r.wrap.b32 	%r3365, %r3364, %r3363, 19;
	shf.r.wrap.b32 	%r3366, %r3363, %r3364, 19;
	mov.b64 	%rd3645, {%r3366, %r3365};
	shf.l.wrap.b32 	%r3367, %r3363, %r3364, 3;
	shf.l.wrap.b32 	%r3368, %r3364, %r3363, 3;
	mov.b64 	%rd3646, {%r3368, %r3367};
	shr.u64 	%rd3647, %rd3631, 6;
	xor.b64  	%rd3648, %rd3645, %rd3647;
	xor.b64  	%rd3649, %rd3648, %rd3646;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3369,%dummy}, %rd3186;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3370}, %rd3186;
	}
	shf.r.wrap.b32 	%r3371, %r3370, %r3369, 1;
	shf.r.wrap.b32 	%r3372, %r3369, %r3370, 1;
	mov.b64 	%rd3650, {%r3372, %r3371};
	shf.r.wrap.b32 	%r3373, %r3370, %r3369, 8;
	shf.r.wrap.b32 	%r3374, %r3369, %r3370, 8;
	mov.b64 	%rd3651, {%r3374, %r3373};
	shr.u64 	%rd3652, %rd3186, 7;
	xor.b64  	%rd3653, %rd3650, %rd3652;
	xor.b64  	%rd3654, %rd3653, %rd3651;
	add.s64 	%rd3655, %rd3194, %rd3185;
	add.s64 	%rd3656, %rd3655, %rd3649;
	add.s64 	%rd3657, %rd3656, %rd3654;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3375,%dummy}, %rd3644;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3376}, %rd3644;
	}
	shf.r.wrap.b32 	%r3377, %r3376, %r3375, 19;
	shf.r.wrap.b32 	%r3378, %r3375, %r3376, 19;
	mov.b64 	%rd3658, {%r3378, %r3377};
	shf.l.wrap.b32 	%r3379, %r3375, %r3376, 3;
	shf.l.wrap.b32 	%r3380, %r3376, %r3375, 3;
	mov.b64 	%rd3659, {%r3380, %r3379};
	shr.u64 	%rd3660, %rd3644, 6;
	xor.b64  	%rd3661, %rd3658, %rd3660;
	xor.b64  	%rd3662, %rd3661, %rd3659;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3381,%dummy}, %rd3187;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3382}, %rd3187;
	}
	shf.r.wrap.b32 	%r3383, %r3382, %r3381, 1;
	shf.r.wrap.b32 	%r3384, %r3381, %r3382, 1;
	mov.b64 	%rd3663, {%r3384, %r3383};
	shf.r.wrap.b32 	%r3385, %r3382, %r3381, 8;
	shf.r.wrap.b32 	%r3386, %r3381, %r3382, 8;
	mov.b64 	%rd3664, {%r3386, %r3385};
	shr.u64 	%rd3665, %rd3187, 7;
	xor.b64  	%rd3666, %rd3663, %rd3665;
	xor.b64  	%rd3667, %rd3666, %rd3664;
	add.s64 	%rd3668, %rd3195, %rd3186;
	add.s64 	%rd3669, %rd3668, %rd3662;
	add.s64 	%rd3670, %rd3669, %rd3667;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3387,%dummy}, %rd3657;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3388}, %rd3657;
	}
	shf.r.wrap.b32 	%r3389, %r3388, %r3387, 19;
	shf.r.wrap.b32 	%r3390, %r3387, %r3388, 19;
	mov.b64 	%rd3671, {%r3390, %r3389};
	shf.l.wrap.b32 	%r3391, %r3387, %r3388, 3;
	shf.l.wrap.b32 	%r3392, %r3388, %r3387, 3;
	mov.b64 	%rd3672, {%r3392, %r3391};
	shr.u64 	%rd3673, %rd3657, 6;
	xor.b64  	%rd3674, %rd3671, %rd3673;
	xor.b64  	%rd3675, %rd3674, %rd3672;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3393,%dummy}, %rd3188;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3394}, %rd3188;
	}
	shf.r.wrap.b32 	%r3395, %r3394, %r3393, 1;
	shf.r.wrap.b32 	%r3396, %r3393, %r3394, 1;
	mov.b64 	%rd3676, {%r3396, %r3395};
	shf.r.wrap.b32 	%r3397, %r3394, %r3393, 8;
	shf.r.wrap.b32 	%r3398, %r3393, %r3394, 8;
	mov.b64 	%rd3677, {%r3398, %r3397};
	shr.u64 	%rd3678, %rd3188, 7;
	xor.b64  	%rd3679, %rd3676, %rd3678;
	xor.b64  	%rd3680, %rd3679, %rd3677;
	add.s64 	%rd3681, %rd3592, %rd3187;
	add.s64 	%rd3682, %rd3681, %rd3675;
	add.s64 	%rd3683, %rd3682, %rd3680;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3399,%dummy}, %rd3670;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3400}, %rd3670;
	}
	shf.r.wrap.b32 	%r3401, %r3400, %r3399, 19;
	shf.r.wrap.b32 	%r3402, %r3399, %r3400, 19;
	mov.b64 	%rd3684, {%r3402, %r3401};
	shf.l.wrap.b32 	%r3403, %r3399, %r3400, 3;
	shf.l.wrap.b32 	%r3404, %r3400, %r3399, 3;
	mov.b64 	%rd3685, {%r3404, %r3403};
	shr.u64 	%rd3686, %rd3670, 6;
	xor.b64  	%rd3687, %rd3684, %rd3686;
	xor.b64  	%rd3688, %rd3687, %rd3685;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3405,%dummy}, %rd3189;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3406}, %rd3189;
	}
	shf.r.wrap.b32 	%r3407, %r3406, %r3405, 1;
	shf.r.wrap.b32 	%r3408, %r3405, %r3406, 1;
	mov.b64 	%rd3689, {%r3408, %r3407};
	shf.r.wrap.b32 	%r3409, %r3406, %r3405, 8;
	shf.r.wrap.b32 	%r3410, %r3405, %r3406, 8;
	mov.b64 	%rd3690, {%r3410, %r3409};
	shr.u64 	%rd3691, %rd3189, 7;
	xor.b64  	%rd3692, %rd3689, %rd3691;
	xor.b64  	%rd3693, %rd3692, %rd3690;
	add.s64 	%rd3694, %rd3605, %rd3188;
	add.s64 	%rd3695, %rd3694, %rd3688;
	add.s64 	%rd3696, %rd3695, %rd3693;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3411,%dummy}, %rd3683;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3412}, %rd3683;
	}
	shf.r.wrap.b32 	%r3413, %r3412, %r3411, 19;
	shf.r.wrap.b32 	%r3414, %r3411, %r3412, 19;
	mov.b64 	%rd3697, {%r3414, %r3413};
	shf.l.wrap.b32 	%r3415, %r3411, %r3412, 3;
	shf.l.wrap.b32 	%r3416, %r3412, %r3411, 3;
	mov.b64 	%rd3698, {%r3416, %r3415};
	shr.u64 	%rd3699, %rd3683, 6;
	xor.b64  	%rd3700, %rd3697, %rd3699;
	xor.b64  	%rd3701, %rd3700, %rd3698;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3417,%dummy}, %rd3190;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3418}, %rd3190;
	}
	shf.r.wrap.b32 	%r3419, %r3418, %r3417, 1;
	shf.r.wrap.b32 	%r3420, %r3417, %r3418, 1;
	mov.b64 	%rd3702, {%r3420, %r3419};
	shf.r.wrap.b32 	%r3421, %r3418, %r3417, 8;
	shf.r.wrap.b32 	%r3422, %r3417, %r3418, 8;
	mov.b64 	%rd3703, {%r3422, %r3421};
	shr.u64 	%rd3704, %rd3190, 7;
	xor.b64  	%rd3705, %rd3702, %rd3704;
	xor.b64  	%rd3706, %rd3705, %rd3703;
	add.s64 	%rd3707, %rd3618, %rd3189;
	add.s64 	%rd3708, %rd3707, %rd3701;
	add.s64 	%rd3709, %rd3708, %rd3706;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3423,%dummy}, %rd3696;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3424}, %rd3696;
	}
	shf.r.wrap.b32 	%r3425, %r3424, %r3423, 19;
	shf.r.wrap.b32 	%r3426, %r3423, %r3424, 19;
	mov.b64 	%rd3710, {%r3426, %r3425};
	shf.l.wrap.b32 	%r3427, %r3423, %r3424, 3;
	shf.l.wrap.b32 	%r3428, %r3424, %r3423, 3;
	mov.b64 	%rd3711, {%r3428, %r3427};
	shr.u64 	%rd3712, %rd3696, 6;
	xor.b64  	%rd3713, %rd3710, %rd3712;
	xor.b64  	%rd3714, %rd3713, %rd3711;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3429,%dummy}, %rd3191;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3430}, %rd3191;
	}
	shf.r.wrap.b32 	%r3431, %r3430, %r3429, 1;
	shf.r.wrap.b32 	%r3432, %r3429, %r3430, 1;
	mov.b64 	%rd3715, {%r3432, %r3431};
	shf.r.wrap.b32 	%r3433, %r3430, %r3429, 8;
	shf.r.wrap.b32 	%r3434, %r3429, %r3430, 8;
	mov.b64 	%rd3716, {%r3434, %r3433};
	shr.u64 	%rd3717, %rd3191, 7;
	xor.b64  	%rd3718, %rd3715, %rd3717;
	xor.b64  	%rd3719, %rd3718, %rd3716;
	add.s64 	%rd3720, %rd3631, %rd3190;
	add.s64 	%rd3721, %rd3720, %rd3714;
	add.s64 	%rd3722, %rd3721, %rd3719;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3435,%dummy}, %rd3709;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3436}, %rd3709;
	}
	shf.r.wrap.b32 	%r3437, %r3436, %r3435, 19;
	shf.r.wrap.b32 	%r3438, %r3435, %r3436, 19;
	mov.b64 	%rd3723, {%r3438, %r3437};
	shf.l.wrap.b32 	%r3439, %r3435, %r3436, 3;
	shf.l.wrap.b32 	%r3440, %r3436, %r3435, 3;
	mov.b64 	%rd3724, {%r3440, %r3439};
	shr.u64 	%rd3725, %rd3709, 6;
	xor.b64  	%rd3726, %rd3723, %rd3725;
	xor.b64  	%rd3727, %rd3726, %rd3724;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3441,%dummy}, %rd3192;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3442}, %rd3192;
	}
	shf.r.wrap.b32 	%r3443, %r3442, %r3441, 1;
	shf.r.wrap.b32 	%r3444, %r3441, %r3442, 1;
	mov.b64 	%rd3728, {%r3444, %r3443};
	shf.r.wrap.b32 	%r3445, %r3442, %r3441, 8;
	shf.r.wrap.b32 	%r3446, %r3441, %r3442, 8;
	mov.b64 	%rd3729, {%r3446, %r3445};
	shr.u64 	%rd3730, %rd3192, 7;
	xor.b64  	%rd3731, %rd3728, %rd3730;
	xor.b64  	%rd3732, %rd3731, %rd3729;
	add.s64 	%rd3733, %rd3644, %rd3191;
	add.s64 	%rd3734, %rd3733, %rd3727;
	add.s64 	%rd3735, %rd3734, %rd3732;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3447,%dummy}, %rd3722;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3448}, %rd3722;
	}
	shf.r.wrap.b32 	%r3449, %r3448, %r3447, 19;
	shf.r.wrap.b32 	%r3450, %r3447, %r3448, 19;
	mov.b64 	%rd3736, {%r3450, %r3449};
	shf.l.wrap.b32 	%r3451, %r3447, %r3448, 3;
	shf.l.wrap.b32 	%r3452, %r3448, %r3447, 3;
	mov.b64 	%rd3737, {%r3452, %r3451};
	shr.u64 	%rd3738, %rd3722, 6;
	xor.b64  	%rd3739, %rd3736, %rd3738;
	xor.b64  	%rd3740, %rd3739, %rd3737;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3453,%dummy}, %rd3193;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3454}, %rd3193;
	}
	shf.r.wrap.b32 	%r3455, %r3454, %r3453, 1;
	shf.r.wrap.b32 	%r3456, %r3453, %r3454, 1;
	mov.b64 	%rd3741, {%r3456, %r3455};
	shf.r.wrap.b32 	%r3457, %r3454, %r3453, 8;
	shf.r.wrap.b32 	%r3458, %r3453, %r3454, 8;
	mov.b64 	%rd3742, {%r3458, %r3457};
	shr.u64 	%rd3743, %rd3193, 7;
	xor.b64  	%rd3744, %rd3741, %rd3743;
	xor.b64  	%rd3745, %rd3744, %rd3742;
	add.s64 	%rd3746, %rd3657, %rd3192;
	add.s64 	%rd3747, %rd3746, %rd3740;
	add.s64 	%rd3748, %rd3747, %rd3745;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3459,%dummy}, %rd3735;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3460}, %rd3735;
	}
	shf.r.wrap.b32 	%r3461, %r3460, %r3459, 19;
	shf.r.wrap.b32 	%r3462, %r3459, %r3460, 19;
	mov.b64 	%rd3749, {%r3462, %r3461};
	shf.l.wrap.b32 	%r3463, %r3459, %r3460, 3;
	shf.l.wrap.b32 	%r3464, %r3460, %r3459, 3;
	mov.b64 	%rd3750, {%r3464, %r3463};
	shr.u64 	%rd3751, %rd3735, 6;
	xor.b64  	%rd3752, %rd3749, %rd3751;
	xor.b64  	%rd3753, %rd3752, %rd3750;
	shf.r.wrap.b32 	%r3465, %r3304, %r3303, 1;
	shf.r.wrap.b32 	%r3466, %r3303, %r3304, 1;
	mov.b64 	%rd3754, {%r3466, %r3465};
	shf.r.wrap.b32 	%r3467, %r3304, %r3303, 8;
	shf.r.wrap.b32 	%r3468, %r3303, %r3304, 8;
	mov.b64 	%rd3755, {%r3468, %r3467};
	shr.u64 	%rd3756, %rd3194, 7;
	xor.b64  	%rd3757, %rd3754, %rd3756;
	xor.b64  	%rd3758, %rd3757, %rd3755;
	add.s64 	%rd3759, %rd3670, %rd3193;
	add.s64 	%rd3760, %rd3759, %rd3753;
	add.s64 	%rd3761, %rd3760, %rd3758;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3469,%dummy}, %rd3748;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3470}, %rd3748;
	}
	shf.r.wrap.b32 	%r3471, %r3470, %r3469, 19;
	shf.r.wrap.b32 	%r3472, %r3469, %r3470, 19;
	mov.b64 	%rd3762, {%r3472, %r3471};
	shf.l.wrap.b32 	%r3473, %r3469, %r3470, 3;
	shf.l.wrap.b32 	%r3474, %r3470, %r3469, 3;
	mov.b64 	%rd3763, {%r3474, %r3473};
	shr.u64 	%rd3764, %rd3748, 6;
	xor.b64  	%rd3765, %rd3762, %rd3764;
	xor.b64  	%rd3766, %rd3765, %rd3763;
	shf.r.wrap.b32 	%r3475, %r3316, %r3315, 1;
	shf.r.wrap.b32 	%r3476, %r3315, %r3316, 1;
	mov.b64 	%rd3767, {%r3476, %r3475};
	shf.r.wrap.b32 	%r3477, %r3316, %r3315, 8;
	shf.r.wrap.b32 	%r3478, %r3315, %r3316, 8;
	mov.b64 	%rd3768, {%r3478, %r3477};
	shr.u64 	%rd3769, %rd3195, 7;
	xor.b64  	%rd3770, %rd3767, %rd3769;
	xor.b64  	%rd3771, %rd3770, %rd3768;
	add.s64 	%rd3772, %rd3683, %rd3194;
	add.s64 	%rd3773, %rd3772, %rd3766;
	add.s64 	%rd3774, %rd3773, %rd3771;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3479,%dummy}, %rd3761;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3480}, %rd3761;
	}
	shf.r.wrap.b32 	%r3481, %r3480, %r3479, 19;
	shf.r.wrap.b32 	%r3482, %r3479, %r3480, 19;
	mov.b64 	%rd3775, {%r3482, %r3481};
	shf.l.wrap.b32 	%r3483, %r3479, %r3480, 3;
	shf.l.wrap.b32 	%r3484, %r3480, %r3479, 3;
	mov.b64 	%rd3776, {%r3484, %r3483};
	shr.u64 	%rd3777, %rd3761, 6;
	xor.b64  	%rd3778, %rd3775, %rd3777;
	xor.b64  	%rd3779, %rd3778, %rd3776;
	shf.r.wrap.b32 	%r3485, %r3328, %r3327, 1;
	shf.r.wrap.b32 	%r3486, %r3327, %r3328, 1;
	mov.b64 	%rd3780, {%r3486, %r3485};
	shf.r.wrap.b32 	%r3487, %r3328, %r3327, 8;
	shf.r.wrap.b32 	%r3488, %r3327, %r3328, 8;
	mov.b64 	%rd3781, {%r3488, %r3487};
	shr.u64 	%rd3782, %rd3592, 7;
	xor.b64  	%rd3783, %rd3780, %rd3782;
	xor.b64  	%rd3784, %rd3783, %rd3781;
	add.s64 	%rd3785, %rd3696, %rd3195;
	add.s64 	%rd3786, %rd3785, %rd3779;
	add.s64 	%rd3787, %rd3786, %rd3784;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3489,%dummy}, %rd3568;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3490}, %rd3568;
	}
	shf.r.wrap.b32 	%r3491, %r3490, %r3489, 14;
	shf.r.wrap.b32 	%r3492, %r3489, %r3490, 14;
	mov.b64 	%rd3788, {%r3492, %r3491};
	shf.r.wrap.b32 	%r3493, %r3490, %r3489, 18;
	shf.r.wrap.b32 	%r3494, %r3489, %r3490, 18;
	mov.b64 	%rd3789, {%r3494, %r3493};
	xor.b64  	%rd3790, %rd3789, %rd3788;
	shf.l.wrap.b32 	%r3495, %r3489, %r3490, 23;
	shf.l.wrap.b32 	%r3496, %r3490, %r3489, 23;
	mov.b64 	%rd3791, {%r3496, %r3495};
	xor.b64  	%rd3792, %rd3790, %rd3791;
	xor.b64  	%rd3793, %rd3544, %rd3520;
	and.b64  	%rd3794, %rd3793, %rd3568;
	xor.b64  	%rd3795, %rd3794, %rd3520;
	add.s64 	%rd3796, %rd3795, %rd3496;
	add.s64 	%rd3797, %rd3796, %rd3592;
	add.s64 	%rd3798, %rd3797, %rd8970;
	add.s64 	%rd3799, %rd3798, %rd3792;
	add.s64 	%rd3800, %rd3799, %rd3507;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3497,%dummy}, %rd3579;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3498}, %rd3579;
	}
	shf.r.wrap.b32 	%r3499, %r3498, %r3497, 28;
	shf.r.wrap.b32 	%r3500, %r3497, %r3498, 28;
	mov.b64 	%rd3801, {%r3500, %r3499};
	shf.l.wrap.b32 	%r3501, %r3497, %r3498, 30;
	shf.l.wrap.b32 	%r3502, %r3498, %r3497, 30;
	mov.b64 	%rd3802, {%r3502, %r3501};
	xor.b64  	%rd3803, %rd3802, %rd3801;
	shf.l.wrap.b32 	%r3503, %r3497, %r3498, 25;
	shf.l.wrap.b32 	%r3504, %r3498, %r3497, 25;
	mov.b64 	%rd3804, {%r3504, %r3503};
	xor.b64  	%rd3805, %rd3803, %rd3804;
	xor.b64  	%rd3806, %rd3579, %rd3531;
	xor.b64  	%rd3807, %rd3579, %rd3555;
	and.b64  	%rd3808, %rd3807, %rd3806;
	xor.b64  	%rd3809, %rd3808, %rd3579;
	add.s64 	%rd3810, %rd3799, %rd3809;
	add.s64 	%rd3811, %rd3810, %rd3805;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3505,%dummy}, %rd3800;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3506}, %rd3800;
	}
	shf.r.wrap.b32 	%r3507, %r3506, %r3505, 14;
	shf.r.wrap.b32 	%r3508, %r3505, %r3506, 14;
	mov.b64 	%rd3812, {%r3508, %r3507};
	shf.r.wrap.b32 	%r3509, %r3506, %r3505, 18;
	shf.r.wrap.b32 	%r3510, %r3505, %r3506, 18;
	mov.b64 	%rd3813, {%r3510, %r3509};
	xor.b64  	%rd3814, %rd3813, %rd3812;
	shf.l.wrap.b32 	%r3511, %r3505, %r3506, 23;
	shf.l.wrap.b32 	%r3512, %r3506, %r3505, 23;
	mov.b64 	%rd3815, {%r3512, %r3511};
	xor.b64  	%rd3816, %rd3814, %rd3815;
	xor.b64  	%rd3817, %rd3568, %rd3544;
	and.b64  	%rd3818, %rd3800, %rd3817;
	xor.b64  	%rd3819, %rd3818, %rd3544;
	add.s64 	%rd3820, %rd3605, %rd3520;
	add.s64 	%rd3821, %rd3820, %rd8969;
	add.s64 	%rd3822, %rd3821, %rd3819;
	add.s64 	%rd3823, %rd3822, %rd3816;
	add.s64 	%rd3824, %rd3823, %rd3531;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3513,%dummy}, %rd3811;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3514}, %rd3811;
	}
	shf.r.wrap.b32 	%r3515, %r3514, %r3513, 28;
	shf.r.wrap.b32 	%r3516, %r3513, %r3514, 28;
	mov.b64 	%rd3825, {%r3516, %r3515};
	shf.l.wrap.b32 	%r3517, %r3513, %r3514, 30;
	shf.l.wrap.b32 	%r3518, %r3514, %r3513, 30;
	mov.b64 	%rd3826, {%r3518, %r3517};
	xor.b64  	%rd3827, %rd3826, %rd3825;
	shf.l.wrap.b32 	%r3519, %r3513, %r3514, 25;
	shf.l.wrap.b32 	%r3520, %r3514, %r3513, 25;
	mov.b64 	%rd3828, {%r3520, %r3519};
	xor.b64  	%rd3829, %rd3827, %rd3828;
	xor.b64  	%rd3830, %rd3811, %rd3555;
	xor.b64  	%rd3831, %rd3811, %rd3579;
	and.b64  	%rd3832, %rd3831, %rd3830;
	xor.b64  	%rd3833, %rd3832, %rd3811;
	add.s64 	%rd3834, %rd3823, %rd3833;
	add.s64 	%rd3835, %rd3834, %rd3829;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3521,%dummy}, %rd3824;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3522}, %rd3824;
	}
	shf.r.wrap.b32 	%r3523, %r3522, %r3521, 14;
	shf.r.wrap.b32 	%r3524, %r3521, %r3522, 14;
	mov.b64 	%rd3836, {%r3524, %r3523};
	shf.r.wrap.b32 	%r3525, %r3522, %r3521, 18;
	shf.r.wrap.b32 	%r3526, %r3521, %r3522, 18;
	mov.b64 	%rd3837, {%r3526, %r3525};
	xor.b64  	%rd3838, %rd3837, %rd3836;
	shf.l.wrap.b32 	%r3527, %r3521, %r3522, 23;
	shf.l.wrap.b32 	%r3528, %r3522, %r3521, 23;
	mov.b64 	%rd3839, {%r3528, %r3527};
	xor.b64  	%rd3840, %rd3838, %rd3839;
	xor.b64  	%rd3841, %rd3800, %rd3568;
	and.b64  	%rd3842, %rd3824, %rd3841;
	xor.b64  	%rd3843, %rd3842, %rd3568;
	add.s64 	%rd3844, %rd3618, %rd3544;
	add.s64 	%rd3845, %rd3844, %rd8968;
	add.s64 	%rd3846, %rd3845, %rd3843;
	add.s64 	%rd3847, %rd3846, %rd3840;
	add.s64 	%rd3848, %rd3847, %rd3555;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3529,%dummy}, %rd3835;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3530}, %rd3835;
	}
	shf.r.wrap.b32 	%r3531, %r3530, %r3529, 28;
	shf.r.wrap.b32 	%r3532, %r3529, %r3530, 28;
	mov.b64 	%rd3849, {%r3532, %r3531};
	shf.l.wrap.b32 	%r3533, %r3529, %r3530, 30;
	shf.l.wrap.b32 	%r3534, %r3530, %r3529, 30;
	mov.b64 	%rd3850, {%r3534, %r3533};
	xor.b64  	%rd3851, %rd3850, %rd3849;
	shf.l.wrap.b32 	%r3535, %r3529, %r3530, 25;
	shf.l.wrap.b32 	%r3536, %r3530, %r3529, 25;
	mov.b64 	%rd3852, {%r3536, %r3535};
	xor.b64  	%rd3853, %rd3851, %rd3852;
	xor.b64  	%rd3854, %rd3835, %rd3579;
	xor.b64  	%rd3855, %rd3835, %rd3811;
	and.b64  	%rd3856, %rd3855, %rd3854;
	xor.b64  	%rd3857, %rd3856, %rd3835;
	add.s64 	%rd3858, %rd3847, %rd3857;
	add.s64 	%rd3859, %rd3858, %rd3853;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3537,%dummy}, %rd3848;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3538}, %rd3848;
	}
	shf.r.wrap.b32 	%r3539, %r3538, %r3537, 14;
	shf.r.wrap.b32 	%r3540, %r3537, %r3538, 14;
	mov.b64 	%rd3860, {%r3540, %r3539};
	shf.r.wrap.b32 	%r3541, %r3538, %r3537, 18;
	shf.r.wrap.b32 	%r3542, %r3537, %r3538, 18;
	mov.b64 	%rd3861, {%r3542, %r3541};
	xor.b64  	%rd3862, %rd3861, %rd3860;
	shf.l.wrap.b32 	%r3543, %r3537, %r3538, 23;
	shf.l.wrap.b32 	%r3544, %r3538, %r3537, 23;
	mov.b64 	%rd3863, {%r3544, %r3543};
	xor.b64  	%rd3864, %rd3862, %rd3863;
	xor.b64  	%rd3865, %rd3824, %rd3800;
	and.b64  	%rd3866, %rd3848, %rd3865;
	xor.b64  	%rd3867, %rd3866, %rd3800;
	add.s64 	%rd3868, %rd3631, %rd3568;
	add.s64 	%rd3869, %rd3868, %rd8967;
	add.s64 	%rd3870, %rd3869, %rd3867;
	add.s64 	%rd3871, %rd3870, %rd3864;
	add.s64 	%rd3872, %rd3871, %rd3579;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3545,%dummy}, %rd3859;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3546}, %rd3859;
	}
	shf.r.wrap.b32 	%r3547, %r3546, %r3545, 28;
	shf.r.wrap.b32 	%r3548, %r3545, %r3546, 28;
	mov.b64 	%rd3873, {%r3548, %r3547};
	shf.l.wrap.b32 	%r3549, %r3545, %r3546, 30;
	shf.l.wrap.b32 	%r3550, %r3546, %r3545, 30;
	mov.b64 	%rd3874, {%r3550, %r3549};
	xor.b64  	%rd3875, %rd3874, %rd3873;
	shf.l.wrap.b32 	%r3551, %r3545, %r3546, 25;
	shf.l.wrap.b32 	%r3552, %r3546, %r3545, 25;
	mov.b64 	%rd3876, {%r3552, %r3551};
	xor.b64  	%rd3877, %rd3875, %rd3876;
	xor.b64  	%rd3878, %rd3859, %rd3811;
	xor.b64  	%rd3879, %rd3859, %rd3835;
	and.b64  	%rd3880, %rd3879, %rd3878;
	xor.b64  	%rd3881, %rd3880, %rd3859;
	add.s64 	%rd3882, %rd3871, %rd3881;
	add.s64 	%rd3883, %rd3882, %rd3877;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3553,%dummy}, %rd3872;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3554}, %rd3872;
	}
	shf.r.wrap.b32 	%r3555, %r3554, %r3553, 14;
	shf.r.wrap.b32 	%r3556, %r3553, %r3554, 14;
	mov.b64 	%rd3884, {%r3556, %r3555};
	shf.r.wrap.b32 	%r3557, %r3554, %r3553, 18;
	shf.r.wrap.b32 	%r3558, %r3553, %r3554, 18;
	mov.b64 	%rd3885, {%r3558, %r3557};
	xor.b64  	%rd3886, %rd3885, %rd3884;
	shf.l.wrap.b32 	%r3559, %r3553, %r3554, 23;
	shf.l.wrap.b32 	%r3560, %r3554, %r3553, 23;
	mov.b64 	%rd3887, {%r3560, %r3559};
	xor.b64  	%rd3888, %rd3886, %rd3887;
	xor.b64  	%rd3889, %rd3848, %rd3824;
	and.b64  	%rd3890, %rd3872, %rd3889;
	xor.b64  	%rd3891, %rd3890, %rd3824;
	add.s64 	%rd3892, %rd3800, %rd3644;
	add.s64 	%rd3893, %rd3892, %rd8966;
	add.s64 	%rd3894, %rd3893, %rd3891;
	add.s64 	%rd3895, %rd3894, %rd3888;
	add.s64 	%rd3896, %rd3895, %rd3811;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3561,%dummy}, %rd3883;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3562}, %rd3883;
	}
	shf.r.wrap.b32 	%r3563, %r3562, %r3561, 28;
	shf.r.wrap.b32 	%r3564, %r3561, %r3562, 28;
	mov.b64 	%rd3897, {%r3564, %r3563};
	shf.l.wrap.b32 	%r3565, %r3561, %r3562, 30;
	shf.l.wrap.b32 	%r3566, %r3562, %r3561, 30;
	mov.b64 	%rd3898, {%r3566, %r3565};
	xor.b64  	%rd3899, %rd3898, %rd3897;
	shf.l.wrap.b32 	%r3567, %r3561, %r3562, 25;
	shf.l.wrap.b32 	%r3568, %r3562, %r3561, 25;
	mov.b64 	%rd3900, {%r3568, %r3567};
	xor.b64  	%rd3901, %rd3899, %rd3900;
	xor.b64  	%rd3902, %rd3883, %rd3835;
	xor.b64  	%rd3903, %rd3883, %rd3859;
	and.b64  	%rd3904, %rd3903, %rd3902;
	xor.b64  	%rd3905, %rd3904, %rd3883;
	add.s64 	%rd3906, %rd3895, %rd3905;
	add.s64 	%rd3907, %rd3906, %rd3901;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3569,%dummy}, %rd3896;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3570}, %rd3896;
	}
	shf.r.wrap.b32 	%r3571, %r3570, %r3569, 14;
	shf.r.wrap.b32 	%r3572, %r3569, %r3570, 14;
	mov.b64 	%rd3908, {%r3572, %r3571};
	shf.r.wrap.b32 	%r3573, %r3570, %r3569, 18;
	shf.r.wrap.b32 	%r3574, %r3569, %r3570, 18;
	mov.b64 	%rd3909, {%r3574, %r3573};
	xor.b64  	%rd3910, %rd3909, %rd3908;
	shf.l.wrap.b32 	%r3575, %r3569, %r3570, 23;
	shf.l.wrap.b32 	%r3576, %r3570, %r3569, 23;
	mov.b64 	%rd3911, {%r3576, %r3575};
	xor.b64  	%rd3912, %rd3910, %rd3911;
	xor.b64  	%rd3913, %rd3872, %rd3848;
	and.b64  	%rd3914, %rd3896, %rd3913;
	xor.b64  	%rd3915, %rd3914, %rd3848;
	add.s64 	%rd3916, %rd3824, %rd3657;
	add.s64 	%rd3917, %rd3916, %rd8965;
	add.s64 	%rd3918, %rd3917, %rd3915;
	add.s64 	%rd3919, %rd3918, %rd3912;
	add.s64 	%rd3920, %rd3919, %rd3835;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3577,%dummy}, %rd3907;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3578}, %rd3907;
	}
	shf.r.wrap.b32 	%r3579, %r3578, %r3577, 28;
	shf.r.wrap.b32 	%r3580, %r3577, %r3578, 28;
	mov.b64 	%rd3921, {%r3580, %r3579};
	shf.l.wrap.b32 	%r3581, %r3577, %r3578, 30;
	shf.l.wrap.b32 	%r3582, %r3578, %r3577, 30;
	mov.b64 	%rd3922, {%r3582, %r3581};
	xor.b64  	%rd3923, %rd3922, %rd3921;
	shf.l.wrap.b32 	%r3583, %r3577, %r3578, 25;
	shf.l.wrap.b32 	%r3584, %r3578, %r3577, 25;
	mov.b64 	%rd3924, {%r3584, %r3583};
	xor.b64  	%rd3925, %rd3923, %rd3924;
	xor.b64  	%rd3926, %rd3907, %rd3859;
	xor.b64  	%rd3927, %rd3907, %rd3883;
	and.b64  	%rd3928, %rd3927, %rd3926;
	xor.b64  	%rd3929, %rd3928, %rd3907;
	add.s64 	%rd3930, %rd3919, %rd3929;
	add.s64 	%rd3931, %rd3930, %rd3925;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3585,%dummy}, %rd3920;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3586}, %rd3920;
	}
	shf.r.wrap.b32 	%r3587, %r3586, %r3585, 14;
	shf.r.wrap.b32 	%r3588, %r3585, %r3586, 14;
	mov.b64 	%rd3932, {%r3588, %r3587};
	shf.r.wrap.b32 	%r3589, %r3586, %r3585, 18;
	shf.r.wrap.b32 	%r3590, %r3585, %r3586, 18;
	mov.b64 	%rd3933, {%r3590, %r3589};
	xor.b64  	%rd3934, %rd3933, %rd3932;
	shf.l.wrap.b32 	%r3591, %r3585, %r3586, 23;
	shf.l.wrap.b32 	%r3592, %r3586, %r3585, 23;
	mov.b64 	%rd3935, {%r3592, %r3591};
	xor.b64  	%rd3936, %rd3934, %rd3935;
	xor.b64  	%rd3937, %rd3896, %rd3872;
	and.b64  	%rd3938, %rd3920, %rd3937;
	xor.b64  	%rd3939, %rd3938, %rd3872;
	add.s64 	%rd3940, %rd3848, %rd3670;
	add.s64 	%rd3941, %rd3940, %rd8964;
	add.s64 	%rd3942, %rd3941, %rd3939;
	add.s64 	%rd3943, %rd3942, %rd3936;
	add.s64 	%rd3944, %rd3943, %rd3859;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3593,%dummy}, %rd3931;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3594}, %rd3931;
	}
	shf.r.wrap.b32 	%r3595, %r3594, %r3593, 28;
	shf.r.wrap.b32 	%r3596, %r3593, %r3594, 28;
	mov.b64 	%rd3945, {%r3596, %r3595};
	shf.l.wrap.b32 	%r3597, %r3593, %r3594, 30;
	shf.l.wrap.b32 	%r3598, %r3594, %r3593, 30;
	mov.b64 	%rd3946, {%r3598, %r3597};
	xor.b64  	%rd3947, %rd3946, %rd3945;
	shf.l.wrap.b32 	%r3599, %r3593, %r3594, 25;
	shf.l.wrap.b32 	%r3600, %r3594, %r3593, 25;
	mov.b64 	%rd3948, {%r3600, %r3599};
	xor.b64  	%rd3949, %rd3947, %rd3948;
	xor.b64  	%rd3950, %rd3931, %rd3883;
	xor.b64  	%rd3951, %rd3931, %rd3907;
	and.b64  	%rd3952, %rd3951, %rd3950;
	xor.b64  	%rd3953, %rd3952, %rd3931;
	add.s64 	%rd3954, %rd3943, %rd3953;
	add.s64 	%rd3955, %rd3954, %rd3949;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3601,%dummy}, %rd3944;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3602}, %rd3944;
	}
	shf.r.wrap.b32 	%r3603, %r3602, %r3601, 14;
	shf.r.wrap.b32 	%r3604, %r3601, %r3602, 14;
	mov.b64 	%rd3956, {%r3604, %r3603};
	shf.r.wrap.b32 	%r3605, %r3602, %r3601, 18;
	shf.r.wrap.b32 	%r3606, %r3601, %r3602, 18;
	mov.b64 	%rd3957, {%r3606, %r3605};
	xor.b64  	%rd3958, %rd3957, %rd3956;
	shf.l.wrap.b32 	%r3607, %r3601, %r3602, 23;
	shf.l.wrap.b32 	%r3608, %r3602, %r3601, 23;
	mov.b64 	%rd3959, {%r3608, %r3607};
	xor.b64  	%rd3960, %rd3958, %rd3959;
	xor.b64  	%rd3961, %rd3920, %rd3896;
	and.b64  	%rd3962, %rd3944, %rd3961;
	xor.b64  	%rd3963, %rd3962, %rd3896;
	add.s64 	%rd3964, %rd3872, %rd3683;
	add.s64 	%rd3965, %rd3964, %rd8963;
	add.s64 	%rd3966, %rd3965, %rd3963;
	add.s64 	%rd3967, %rd3966, %rd3960;
	add.s64 	%rd3968, %rd3967, %rd3883;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3609,%dummy}, %rd3955;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3610}, %rd3955;
	}
	shf.r.wrap.b32 	%r3611, %r3610, %r3609, 28;
	shf.r.wrap.b32 	%r3612, %r3609, %r3610, 28;
	mov.b64 	%rd3969, {%r3612, %r3611};
	shf.l.wrap.b32 	%r3613, %r3609, %r3610, 30;
	shf.l.wrap.b32 	%r3614, %r3610, %r3609, 30;
	mov.b64 	%rd3970, {%r3614, %r3613};
	xor.b64  	%rd3971, %rd3970, %rd3969;
	shf.l.wrap.b32 	%r3615, %r3609, %r3610, 25;
	shf.l.wrap.b32 	%r3616, %r3610, %r3609, 25;
	mov.b64 	%rd3972, {%r3616, %r3615};
	xor.b64  	%rd3973, %rd3971, %rd3972;
	xor.b64  	%rd3974, %rd3955, %rd3907;
	xor.b64  	%rd3975, %rd3955, %rd3931;
	and.b64  	%rd3976, %rd3975, %rd3974;
	xor.b64  	%rd3977, %rd3976, %rd3955;
	add.s64 	%rd3978, %rd3967, %rd3977;
	add.s64 	%rd3979, %rd3978, %rd3973;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3617,%dummy}, %rd3968;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3618}, %rd3968;
	}
	shf.r.wrap.b32 	%r3619, %r3618, %r3617, 14;
	shf.r.wrap.b32 	%r3620, %r3617, %r3618, 14;
	mov.b64 	%rd3980, {%r3620, %r3619};
	shf.r.wrap.b32 	%r3621, %r3618, %r3617, 18;
	shf.r.wrap.b32 	%r3622, %r3617, %r3618, 18;
	mov.b64 	%rd3981, {%r3622, %r3621};
	xor.b64  	%rd3982, %rd3981, %rd3980;
	shf.l.wrap.b32 	%r3623, %r3617, %r3618, 23;
	shf.l.wrap.b32 	%r3624, %r3618, %r3617, 23;
	mov.b64 	%rd3983, {%r3624, %r3623};
	xor.b64  	%rd3984, %rd3982, %rd3983;
	xor.b64  	%rd3985, %rd3944, %rd3920;
	and.b64  	%rd3986, %rd3968, %rd3985;
	xor.b64  	%rd3987, %rd3986, %rd3920;
	add.s64 	%rd3988, %rd3896, %rd3696;
	add.s64 	%rd3989, %rd3988, %rd8962;
	add.s64 	%rd3990, %rd3989, %rd3987;
	add.s64 	%rd3991, %rd3990, %rd3984;
	add.s64 	%rd3992, %rd3991, %rd3907;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3625,%dummy}, %rd3979;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3626}, %rd3979;
	}
	shf.r.wrap.b32 	%r3627, %r3626, %r3625, 28;
	shf.r.wrap.b32 	%r3628, %r3625, %r3626, 28;
	mov.b64 	%rd3993, {%r3628, %r3627};
	shf.l.wrap.b32 	%r3629, %r3625, %r3626, 30;
	shf.l.wrap.b32 	%r3630, %r3626, %r3625, 30;
	mov.b64 	%rd3994, {%r3630, %r3629};
	xor.b64  	%rd3995, %rd3994, %rd3993;
	shf.l.wrap.b32 	%r3631, %r3625, %r3626, 25;
	shf.l.wrap.b32 	%r3632, %r3626, %r3625, 25;
	mov.b64 	%rd3996, {%r3632, %r3631};
	xor.b64  	%rd3997, %rd3995, %rd3996;
	xor.b64  	%rd3998, %rd3979, %rd3931;
	xor.b64  	%rd3999, %rd3979, %rd3955;
	and.b64  	%rd4000, %rd3999, %rd3998;
	xor.b64  	%rd4001, %rd4000, %rd3979;
	add.s64 	%rd4002, %rd3991, %rd4001;
	add.s64 	%rd4003, %rd4002, %rd3997;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3633,%dummy}, %rd3992;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3634}, %rd3992;
	}
	shf.r.wrap.b32 	%r3635, %r3634, %r3633, 14;
	shf.r.wrap.b32 	%r3636, %r3633, %r3634, 14;
	mov.b64 	%rd4004, {%r3636, %r3635};
	shf.r.wrap.b32 	%r3637, %r3634, %r3633, 18;
	shf.r.wrap.b32 	%r3638, %r3633, %r3634, 18;
	mov.b64 	%rd4005, {%r3638, %r3637};
	xor.b64  	%rd4006, %rd4005, %rd4004;
	shf.l.wrap.b32 	%r3639, %r3633, %r3634, 23;
	shf.l.wrap.b32 	%r3640, %r3634, %r3633, 23;
	mov.b64 	%rd4007, {%r3640, %r3639};
	xor.b64  	%rd4008, %rd4006, %rd4007;
	xor.b64  	%rd4009, %rd3968, %rd3944;
	and.b64  	%rd4010, %rd3992, %rd4009;
	xor.b64  	%rd4011, %rd4010, %rd3944;
	add.s64 	%rd4012, %rd3920, %rd3709;
	add.s64 	%rd4013, %rd4012, %rd8961;
	add.s64 	%rd4014, %rd4013, %rd4011;
	add.s64 	%rd4015, %rd4014, %rd4008;
	add.s64 	%rd4016, %rd4015, %rd3931;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3641,%dummy}, %rd4003;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3642}, %rd4003;
	}
	shf.r.wrap.b32 	%r3643, %r3642, %r3641, 28;
	shf.r.wrap.b32 	%r3644, %r3641, %r3642, 28;
	mov.b64 	%rd4017, {%r3644, %r3643};
	shf.l.wrap.b32 	%r3645, %r3641, %r3642, 30;
	shf.l.wrap.b32 	%r3646, %r3642, %r3641, 30;
	mov.b64 	%rd4018, {%r3646, %r3645};
	xor.b64  	%rd4019, %rd4018, %rd4017;
	shf.l.wrap.b32 	%r3647, %r3641, %r3642, 25;
	shf.l.wrap.b32 	%r3648, %r3642, %r3641, 25;
	mov.b64 	%rd4020, {%r3648, %r3647};
	xor.b64  	%rd4021, %rd4019, %rd4020;
	xor.b64  	%rd4022, %rd4003, %rd3955;
	xor.b64  	%rd4023, %rd4003, %rd3979;
	and.b64  	%rd4024, %rd4023, %rd4022;
	xor.b64  	%rd4025, %rd4024, %rd4003;
	add.s64 	%rd4026, %rd4015, %rd4025;
	add.s64 	%rd4027, %rd4026, %rd4021;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3649,%dummy}, %rd4016;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3650}, %rd4016;
	}
	shf.r.wrap.b32 	%r3651, %r3650, %r3649, 14;
	shf.r.wrap.b32 	%r3652, %r3649, %r3650, 14;
	mov.b64 	%rd4028, {%r3652, %r3651};
	shf.r.wrap.b32 	%r3653, %r3650, %r3649, 18;
	shf.r.wrap.b32 	%r3654, %r3649, %r3650, 18;
	mov.b64 	%rd4029, {%r3654, %r3653};
	xor.b64  	%rd4030, %rd4029, %rd4028;
	shf.l.wrap.b32 	%r3655, %r3649, %r3650, 23;
	shf.l.wrap.b32 	%r3656, %r3650, %r3649, 23;
	mov.b64 	%rd4031, {%r3656, %r3655};
	xor.b64  	%rd4032, %rd4030, %rd4031;
	xor.b64  	%rd4033, %rd3992, %rd3968;
	and.b64  	%rd4034, %rd4016, %rd4033;
	xor.b64  	%rd4035, %rd4034, %rd3968;
	add.s64 	%rd4036, %rd3944, %rd3722;
	add.s64 	%rd4037, %rd4036, %rd8960;
	add.s64 	%rd4038, %rd4037, %rd4035;
	add.s64 	%rd4039, %rd4038, %rd4032;
	add.s64 	%rd4040, %rd4039, %rd3955;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3657,%dummy}, %rd4027;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3658}, %rd4027;
	}
	shf.r.wrap.b32 	%r3659, %r3658, %r3657, 28;
	shf.r.wrap.b32 	%r3660, %r3657, %r3658, 28;
	mov.b64 	%rd4041, {%r3660, %r3659};
	shf.l.wrap.b32 	%r3661, %r3657, %r3658, 30;
	shf.l.wrap.b32 	%r3662, %r3658, %r3657, 30;
	mov.b64 	%rd4042, {%r3662, %r3661};
	xor.b64  	%rd4043, %rd4042, %rd4041;
	shf.l.wrap.b32 	%r3663, %r3657, %r3658, 25;
	shf.l.wrap.b32 	%r3664, %r3658, %r3657, 25;
	mov.b64 	%rd4044, {%r3664, %r3663};
	xor.b64  	%rd4045, %rd4043, %rd4044;
	xor.b64  	%rd4046, %rd4027, %rd3979;
	xor.b64  	%rd4047, %rd4027, %rd4003;
	and.b64  	%rd4048, %rd4047, %rd4046;
	xor.b64  	%rd4049, %rd4048, %rd4027;
	add.s64 	%rd4050, %rd4039, %rd4049;
	add.s64 	%rd4051, %rd4050, %rd4045;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3665,%dummy}, %rd4040;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3666}, %rd4040;
	}
	shf.r.wrap.b32 	%r3667, %r3666, %r3665, 14;
	shf.r.wrap.b32 	%r3668, %r3665, %r3666, 14;
	mov.b64 	%rd4052, {%r3668, %r3667};
	shf.r.wrap.b32 	%r3669, %r3666, %r3665, 18;
	shf.r.wrap.b32 	%r3670, %r3665, %r3666, 18;
	mov.b64 	%rd4053, {%r3670, %r3669};
	xor.b64  	%rd4054, %rd4053, %rd4052;
	shf.l.wrap.b32 	%r3671, %r3665, %r3666, 23;
	shf.l.wrap.b32 	%r3672, %r3666, %r3665, 23;
	mov.b64 	%rd4055, {%r3672, %r3671};
	xor.b64  	%rd4056, %rd4054, %rd4055;
	xor.b64  	%rd4057, %rd4016, %rd3992;
	and.b64  	%rd4058, %rd4040, %rd4057;
	xor.b64  	%rd4059, %rd4058, %rd3992;
	add.s64 	%rd4060, %rd3968, %rd3735;
	add.s64 	%rd4061, %rd4060, %rd8959;
	add.s64 	%rd4062, %rd4061, %rd4059;
	add.s64 	%rd4063, %rd4062, %rd4056;
	add.s64 	%rd4064, %rd4063, %rd3979;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3673,%dummy}, %rd4051;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3674}, %rd4051;
	}
	shf.r.wrap.b32 	%r3675, %r3674, %r3673, 28;
	shf.r.wrap.b32 	%r3676, %r3673, %r3674, 28;
	mov.b64 	%rd4065, {%r3676, %r3675};
	shf.l.wrap.b32 	%r3677, %r3673, %r3674, 30;
	shf.l.wrap.b32 	%r3678, %r3674, %r3673, 30;
	mov.b64 	%rd4066, {%r3678, %r3677};
	xor.b64  	%rd4067, %rd4066, %rd4065;
	shf.l.wrap.b32 	%r3679, %r3673, %r3674, 25;
	shf.l.wrap.b32 	%r3680, %r3674, %r3673, 25;
	mov.b64 	%rd4068, {%r3680, %r3679};
	xor.b64  	%rd4069, %rd4067, %rd4068;
	xor.b64  	%rd4070, %rd4051, %rd4003;
	xor.b64  	%rd4071, %rd4051, %rd4027;
	and.b64  	%rd4072, %rd4071, %rd4070;
	xor.b64  	%rd4073, %rd4072, %rd4051;
	add.s64 	%rd4074, %rd4063, %rd4073;
	add.s64 	%rd4075, %rd4074, %rd4069;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3681,%dummy}, %rd4064;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3682}, %rd4064;
	}
	shf.r.wrap.b32 	%r3683, %r3682, %r3681, 14;
	shf.r.wrap.b32 	%r3684, %r3681, %r3682, 14;
	mov.b64 	%rd4076, {%r3684, %r3683};
	shf.r.wrap.b32 	%r3685, %r3682, %r3681, 18;
	shf.r.wrap.b32 	%r3686, %r3681, %r3682, 18;
	mov.b64 	%rd4077, {%r3686, %r3685};
	xor.b64  	%rd4078, %rd4077, %rd4076;
	shf.l.wrap.b32 	%r3687, %r3681, %r3682, 23;
	shf.l.wrap.b32 	%r3688, %r3682, %r3681, 23;
	mov.b64 	%rd4079, {%r3688, %r3687};
	xor.b64  	%rd4080, %rd4078, %rd4079;
	xor.b64  	%rd4081, %rd4040, %rd4016;
	and.b64  	%rd4082, %rd4064, %rd4081;
	xor.b64  	%rd4083, %rd4082, %rd4016;
	add.s64 	%rd4084, %rd3992, %rd3748;
	add.s64 	%rd4085, %rd4084, %rd8958;
	add.s64 	%rd4086, %rd4085, %rd4083;
	add.s64 	%rd4087, %rd4086, %rd4080;
	add.s64 	%rd4088, %rd4087, %rd4003;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3689,%dummy}, %rd4075;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3690}, %rd4075;
	}
	shf.r.wrap.b32 	%r3691, %r3690, %r3689, 28;
	shf.r.wrap.b32 	%r3692, %r3689, %r3690, 28;
	mov.b64 	%rd4089, {%r3692, %r3691};
	shf.l.wrap.b32 	%r3693, %r3689, %r3690, 30;
	shf.l.wrap.b32 	%r3694, %r3690, %r3689, 30;
	mov.b64 	%rd4090, {%r3694, %r3693};
	xor.b64  	%rd4091, %rd4090, %rd4089;
	shf.l.wrap.b32 	%r3695, %r3689, %r3690, 25;
	shf.l.wrap.b32 	%r3696, %r3690, %r3689, 25;
	mov.b64 	%rd4092, {%r3696, %r3695};
	xor.b64  	%rd4093, %rd4091, %rd4092;
	xor.b64  	%rd4094, %rd4075, %rd4027;
	xor.b64  	%rd4095, %rd4075, %rd4051;
	and.b64  	%rd4096, %rd4095, %rd4094;
	xor.b64  	%rd4097, %rd4096, %rd4075;
	add.s64 	%rd4098, %rd4087, %rd4097;
	add.s64 	%rd4099, %rd4098, %rd4093;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3697,%dummy}, %rd4088;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3698}, %rd4088;
	}
	shf.r.wrap.b32 	%r3699, %r3698, %r3697, 14;
	shf.r.wrap.b32 	%r3700, %r3697, %r3698, 14;
	mov.b64 	%rd4100, {%r3700, %r3699};
	shf.r.wrap.b32 	%r3701, %r3698, %r3697, 18;
	shf.r.wrap.b32 	%r3702, %r3697, %r3698, 18;
	mov.b64 	%rd4101, {%r3702, %r3701};
	xor.b64  	%rd4102, %rd4101, %rd4100;
	shf.l.wrap.b32 	%r3703, %r3697, %r3698, 23;
	shf.l.wrap.b32 	%r3704, %r3698, %r3697, 23;
	mov.b64 	%rd4103, {%r3704, %r3703};
	xor.b64  	%rd4104, %rd4102, %rd4103;
	xor.b64  	%rd4105, %rd4064, %rd4040;
	and.b64  	%rd4106, %rd4088, %rd4105;
	xor.b64  	%rd4107, %rd4106, %rd4040;
	add.s64 	%rd4108, %rd4016, %rd3761;
	add.s64 	%rd4109, %rd4108, %rd8957;
	add.s64 	%rd4110, %rd4109, %rd4107;
	add.s64 	%rd4111, %rd4110, %rd4104;
	add.s64 	%rd4112, %rd4111, %rd4027;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3705,%dummy}, %rd4099;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3706}, %rd4099;
	}
	shf.r.wrap.b32 	%r3707, %r3706, %r3705, 28;
	shf.r.wrap.b32 	%r3708, %r3705, %r3706, 28;
	mov.b64 	%rd4113, {%r3708, %r3707};
	shf.l.wrap.b32 	%r3709, %r3705, %r3706, 30;
	shf.l.wrap.b32 	%r3710, %r3706, %r3705, 30;
	mov.b64 	%rd4114, {%r3710, %r3709};
	xor.b64  	%rd4115, %rd4114, %rd4113;
	shf.l.wrap.b32 	%r3711, %r3705, %r3706, 25;
	shf.l.wrap.b32 	%r3712, %r3706, %r3705, 25;
	mov.b64 	%rd4116, {%r3712, %r3711};
	xor.b64  	%rd4117, %rd4115, %rd4116;
	xor.b64  	%rd4118, %rd4099, %rd4051;
	xor.b64  	%rd4119, %rd4099, %rd4075;
	and.b64  	%rd4120, %rd4119, %rd4118;
	xor.b64  	%rd4121, %rd4120, %rd4099;
	add.s64 	%rd4122, %rd4111, %rd4121;
	add.s64 	%rd4123, %rd4122, %rd4117;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3713,%dummy}, %rd4112;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3714}, %rd4112;
	}
	shf.r.wrap.b32 	%r3715, %r3714, %r3713, 14;
	shf.r.wrap.b32 	%r3716, %r3713, %r3714, 14;
	mov.b64 	%rd4124, {%r3716, %r3715};
	shf.r.wrap.b32 	%r3717, %r3714, %r3713, 18;
	shf.r.wrap.b32 	%r3718, %r3713, %r3714, 18;
	mov.b64 	%rd4125, {%r3718, %r3717};
	xor.b64  	%rd4126, %rd4125, %rd4124;
	shf.l.wrap.b32 	%r3719, %r3713, %r3714, 23;
	shf.l.wrap.b32 	%r3720, %r3714, %r3713, 23;
	mov.b64 	%rd4127, {%r3720, %r3719};
	xor.b64  	%rd4128, %rd4126, %rd4127;
	xor.b64  	%rd4129, %rd4088, %rd4064;
	and.b64  	%rd4130, %rd4112, %rd4129;
	xor.b64  	%rd4131, %rd4130, %rd4064;
	add.s64 	%rd4132, %rd4040, %rd3774;
	add.s64 	%rd4133, %rd4132, %rd8956;
	add.s64 	%rd4134, %rd4133, %rd4131;
	add.s64 	%rd4135, %rd4134, %rd4128;
	add.s64 	%rd4136, %rd4135, %rd4051;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3721,%dummy}, %rd4123;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3722}, %rd4123;
	}
	shf.r.wrap.b32 	%r3723, %r3722, %r3721, 28;
	shf.r.wrap.b32 	%r3724, %r3721, %r3722, 28;
	mov.b64 	%rd4137, {%r3724, %r3723};
	shf.l.wrap.b32 	%r3725, %r3721, %r3722, 30;
	shf.l.wrap.b32 	%r3726, %r3722, %r3721, 30;
	mov.b64 	%rd4138, {%r3726, %r3725};
	xor.b64  	%rd4139, %rd4138, %rd4137;
	shf.l.wrap.b32 	%r3727, %r3721, %r3722, 25;
	shf.l.wrap.b32 	%r3728, %r3722, %r3721, 25;
	mov.b64 	%rd4140, {%r3728, %r3727};
	xor.b64  	%rd4141, %rd4139, %rd4140;
	xor.b64  	%rd4142, %rd4123, %rd4075;
	xor.b64  	%rd4143, %rd4123, %rd4099;
	and.b64  	%rd4144, %rd4143, %rd4142;
	xor.b64  	%rd4145, %rd4144, %rd4123;
	add.s64 	%rd4146, %rd4135, %rd4145;
	add.s64 	%rd4147, %rd4146, %rd4141;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3729,%dummy}, %rd4136;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3730}, %rd4136;
	}
	shf.r.wrap.b32 	%r3731, %r3730, %r3729, 14;
	shf.r.wrap.b32 	%r3732, %r3729, %r3730, 14;
	mov.b64 	%rd4148, {%r3732, %r3731};
	shf.r.wrap.b32 	%r3733, %r3730, %r3729, 18;
	shf.r.wrap.b32 	%r3734, %r3729, %r3730, 18;
	mov.b64 	%rd4149, {%r3734, %r3733};
	xor.b64  	%rd4150, %rd4149, %rd4148;
	shf.l.wrap.b32 	%r3735, %r3729, %r3730, 23;
	shf.l.wrap.b32 	%r3736, %r3730, %r3729, 23;
	mov.b64 	%rd4151, {%r3736, %r3735};
	xor.b64  	%rd4152, %rd4150, %rd4151;
	xor.b64  	%rd4153, %rd4112, %rd4088;
	and.b64  	%rd4154, %rd4136, %rd4153;
	xor.b64  	%rd4155, %rd4154, %rd4088;
	add.s64 	%rd4156, %rd4064, %rd3787;
	add.s64 	%rd4157, %rd4156, %rd8955;
	add.s64 	%rd4158, %rd4157, %rd4155;
	add.s64 	%rd4159, %rd4158, %rd4152;
	add.s64 	%rd4160, %rd4159, %rd4075;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3737,%dummy}, %rd4147;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3738}, %rd4147;
	}
	shf.r.wrap.b32 	%r3739, %r3738, %r3737, 28;
	shf.r.wrap.b32 	%r3740, %r3737, %r3738, 28;
	mov.b64 	%rd4161, {%r3740, %r3739};
	shf.l.wrap.b32 	%r3741, %r3737, %r3738, 30;
	shf.l.wrap.b32 	%r3742, %r3738, %r3737, 30;
	mov.b64 	%rd4162, {%r3742, %r3741};
	xor.b64  	%rd4163, %rd4162, %rd4161;
	shf.l.wrap.b32 	%r3743, %r3737, %r3738, 25;
	shf.l.wrap.b32 	%r3744, %r3738, %r3737, 25;
	mov.b64 	%rd4164, {%r3744, %r3743};
	xor.b64  	%rd4165, %rd4163, %rd4164;
	xor.b64  	%rd4166, %rd4147, %rd4099;
	xor.b64  	%rd4167, %rd4147, %rd4123;
	and.b64  	%rd4168, %rd4167, %rd4166;
	xor.b64  	%rd4169, %rd4168, %rd4147;
	add.s64 	%rd4170, %rd4159, %rd4169;
	add.s64 	%rd4171, %rd4170, %rd4165;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3745,%dummy}, %rd3774;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3746}, %rd3774;
	}
	shf.r.wrap.b32 	%r3747, %r3746, %r3745, 19;
	shf.r.wrap.b32 	%r3748, %r3745, %r3746, 19;
	mov.b64 	%rd4172, {%r3748, %r3747};
	shf.l.wrap.b32 	%r3749, %r3745, %r3746, 3;
	shf.l.wrap.b32 	%r3750, %r3746, %r3745, 3;
	mov.b64 	%rd4173, {%r3750, %r3749};
	shr.u64 	%rd4174, %rd3774, 6;
	xor.b64  	%rd4175, %rd4172, %rd4174;
	xor.b64  	%rd4176, %rd4175, %rd4173;
	shf.r.wrap.b32 	%r3751, %r3340, %r3339, 1;
	shf.r.wrap.b32 	%r3752, %r3339, %r3340, 1;
	mov.b64 	%rd4177, {%r3752, %r3751};
	shf.r.wrap.b32 	%r3753, %r3340, %r3339, 8;
	shf.r.wrap.b32 	%r3754, %r3339, %r3340, 8;
	mov.b64 	%rd4178, {%r3754, %r3753};
	shr.u64 	%rd4179, %rd3605, 7;
	xor.b64  	%rd4180, %rd4177, %rd4179;
	xor.b64  	%rd4181, %rd4180, %rd4178;
	add.s64 	%rd4182, %rd3709, %rd3592;
	add.s64 	%rd4183, %rd4182, %rd4176;
	add.s64 	%rd4184, %rd4183, %rd4181;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3755,%dummy}, %rd3787;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3756}, %rd3787;
	}
	shf.r.wrap.b32 	%r3757, %r3756, %r3755, 19;
	shf.r.wrap.b32 	%r3758, %r3755, %r3756, 19;
	mov.b64 	%rd4185, {%r3758, %r3757};
	shf.l.wrap.b32 	%r3759, %r3755, %r3756, 3;
	shf.l.wrap.b32 	%r3760, %r3756, %r3755, 3;
	mov.b64 	%rd4186, {%r3760, %r3759};
	shr.u64 	%rd4187, %rd3787, 6;
	xor.b64  	%rd4188, %rd4185, %rd4187;
	xor.b64  	%rd4189, %rd4188, %rd4186;
	shf.r.wrap.b32 	%r3761, %r3352, %r3351, 1;
	shf.r.wrap.b32 	%r3762, %r3351, %r3352, 1;
	mov.b64 	%rd4190, {%r3762, %r3761};
	shf.r.wrap.b32 	%r3763, %r3352, %r3351, 8;
	shf.r.wrap.b32 	%r3764, %r3351, %r3352, 8;
	mov.b64 	%rd4191, {%r3764, %r3763};
	shr.u64 	%rd4192, %rd3618, 7;
	xor.b64  	%rd4193, %rd4190, %rd4192;
	xor.b64  	%rd4194, %rd4193, %rd4191;
	add.s64 	%rd4195, %rd3722, %rd3605;
	add.s64 	%rd4196, %rd4195, %rd4189;
	add.s64 	%rd4197, %rd4196, %rd4194;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3765,%dummy}, %rd4184;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3766}, %rd4184;
	}
	shf.r.wrap.b32 	%r3767, %r3766, %r3765, 19;
	shf.r.wrap.b32 	%r3768, %r3765, %r3766, 19;
	mov.b64 	%rd4198, {%r3768, %r3767};
	shf.l.wrap.b32 	%r3769, %r3765, %r3766, 3;
	shf.l.wrap.b32 	%r3770, %r3766, %r3765, 3;
	mov.b64 	%rd4199, {%r3770, %r3769};
	shr.u64 	%rd4200, %rd4184, 6;
	xor.b64  	%rd4201, %rd4198, %rd4200;
	xor.b64  	%rd4202, %rd4201, %rd4199;
	shf.r.wrap.b32 	%r3771, %r3364, %r3363, 1;
	shf.r.wrap.b32 	%r3772, %r3363, %r3364, 1;
	mov.b64 	%rd4203, {%r3772, %r3771};
	shf.r.wrap.b32 	%r3773, %r3364, %r3363, 8;
	shf.r.wrap.b32 	%r3774, %r3363, %r3364, 8;
	mov.b64 	%rd4204, {%r3774, %r3773};
	shr.u64 	%rd4205, %rd3631, 7;
	xor.b64  	%rd4206, %rd4203, %rd4205;
	xor.b64  	%rd4207, %rd4206, %rd4204;
	add.s64 	%rd4208, %rd3735, %rd3618;
	add.s64 	%rd4209, %rd4208, %rd4202;
	add.s64 	%rd4210, %rd4209, %rd4207;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3775,%dummy}, %rd4197;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3776}, %rd4197;
	}
	shf.r.wrap.b32 	%r3777, %r3776, %r3775, 19;
	shf.r.wrap.b32 	%r3778, %r3775, %r3776, 19;
	mov.b64 	%rd4211, {%r3778, %r3777};
	shf.l.wrap.b32 	%r3779, %r3775, %r3776, 3;
	shf.l.wrap.b32 	%r3780, %r3776, %r3775, 3;
	mov.b64 	%rd4212, {%r3780, %r3779};
	shr.u64 	%rd4213, %rd4197, 6;
	xor.b64  	%rd4214, %rd4211, %rd4213;
	xor.b64  	%rd4215, %rd4214, %rd4212;
	shf.r.wrap.b32 	%r3781, %r3376, %r3375, 1;
	shf.r.wrap.b32 	%r3782, %r3375, %r3376, 1;
	mov.b64 	%rd4216, {%r3782, %r3781};
	shf.r.wrap.b32 	%r3783, %r3376, %r3375, 8;
	shf.r.wrap.b32 	%r3784, %r3375, %r3376, 8;
	mov.b64 	%rd4217, {%r3784, %r3783};
	shr.u64 	%rd4218, %rd3644, 7;
	xor.b64  	%rd4219, %rd4216, %rd4218;
	xor.b64  	%rd4220, %rd4219, %rd4217;
	add.s64 	%rd4221, %rd3748, %rd3631;
	add.s64 	%rd4222, %rd4221, %rd4215;
	add.s64 	%rd4223, %rd4222, %rd4220;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3785,%dummy}, %rd4210;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3786}, %rd4210;
	}
	shf.r.wrap.b32 	%r3787, %r3786, %r3785, 19;
	shf.r.wrap.b32 	%r3788, %r3785, %r3786, 19;
	mov.b64 	%rd4224, {%r3788, %r3787};
	shf.l.wrap.b32 	%r3789, %r3785, %r3786, 3;
	shf.l.wrap.b32 	%r3790, %r3786, %r3785, 3;
	mov.b64 	%rd4225, {%r3790, %r3789};
	shr.u64 	%rd4226, %rd4210, 6;
	xor.b64  	%rd4227, %rd4224, %rd4226;
	xor.b64  	%rd4228, %rd4227, %rd4225;
	shf.r.wrap.b32 	%r3791, %r3388, %r3387, 1;
	shf.r.wrap.b32 	%r3792, %r3387, %r3388, 1;
	mov.b64 	%rd4229, {%r3792, %r3791};
	shf.r.wrap.b32 	%r3793, %r3388, %r3387, 8;
	shf.r.wrap.b32 	%r3794, %r3387, %r3388, 8;
	mov.b64 	%rd4230, {%r3794, %r3793};
	shr.u64 	%rd4231, %rd3657, 7;
	xor.b64  	%rd4232, %rd4229, %rd4231;
	xor.b64  	%rd4233, %rd4232, %rd4230;
	add.s64 	%rd4234, %rd3761, %rd3644;
	add.s64 	%rd4235, %rd4234, %rd4228;
	add.s64 	%rd4236, %rd4235, %rd4233;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3795,%dummy}, %rd4223;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3796}, %rd4223;
	}
	shf.r.wrap.b32 	%r3797, %r3796, %r3795, 19;
	shf.r.wrap.b32 	%r3798, %r3795, %r3796, 19;
	mov.b64 	%rd4237, {%r3798, %r3797};
	shf.l.wrap.b32 	%r3799, %r3795, %r3796, 3;
	shf.l.wrap.b32 	%r3800, %r3796, %r3795, 3;
	mov.b64 	%rd4238, {%r3800, %r3799};
	shr.u64 	%rd4239, %rd4223, 6;
	xor.b64  	%rd4240, %rd4237, %rd4239;
	xor.b64  	%rd4241, %rd4240, %rd4238;
	shf.r.wrap.b32 	%r3801, %r3400, %r3399, 1;
	shf.r.wrap.b32 	%r3802, %r3399, %r3400, 1;
	mov.b64 	%rd4242, {%r3802, %r3801};
	shf.r.wrap.b32 	%r3803, %r3400, %r3399, 8;
	shf.r.wrap.b32 	%r3804, %r3399, %r3400, 8;
	mov.b64 	%rd4243, {%r3804, %r3803};
	shr.u64 	%rd4244, %rd3670, 7;
	xor.b64  	%rd4245, %rd4242, %rd4244;
	xor.b64  	%rd4246, %rd4245, %rd4243;
	add.s64 	%rd4247, %rd3774, %rd3657;
	add.s64 	%rd4248, %rd4247, %rd4241;
	add.s64 	%rd4249, %rd4248, %rd4246;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3805,%dummy}, %rd4236;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3806}, %rd4236;
	}
	shf.r.wrap.b32 	%r3807, %r3806, %r3805, 19;
	shf.r.wrap.b32 	%r3808, %r3805, %r3806, 19;
	mov.b64 	%rd4250, {%r3808, %r3807};
	shf.l.wrap.b32 	%r3809, %r3805, %r3806, 3;
	shf.l.wrap.b32 	%r3810, %r3806, %r3805, 3;
	mov.b64 	%rd4251, {%r3810, %r3809};
	shr.u64 	%rd4252, %rd4236, 6;
	xor.b64  	%rd4253, %rd4250, %rd4252;
	xor.b64  	%rd4254, %rd4253, %rd4251;
	shf.r.wrap.b32 	%r3811, %r3412, %r3411, 1;
	shf.r.wrap.b32 	%r3812, %r3411, %r3412, 1;
	mov.b64 	%rd4255, {%r3812, %r3811};
	shf.r.wrap.b32 	%r3813, %r3412, %r3411, 8;
	shf.r.wrap.b32 	%r3814, %r3411, %r3412, 8;
	mov.b64 	%rd4256, {%r3814, %r3813};
	shr.u64 	%rd4257, %rd3683, 7;
	xor.b64  	%rd4258, %rd4255, %rd4257;
	xor.b64  	%rd4259, %rd4258, %rd4256;
	add.s64 	%rd4260, %rd3787, %rd3670;
	add.s64 	%rd4261, %rd4260, %rd4254;
	add.s64 	%rd4262, %rd4261, %rd4259;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3815,%dummy}, %rd4249;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3816}, %rd4249;
	}
	shf.r.wrap.b32 	%r3817, %r3816, %r3815, 19;
	shf.r.wrap.b32 	%r3818, %r3815, %r3816, 19;
	mov.b64 	%rd4263, {%r3818, %r3817};
	shf.l.wrap.b32 	%r3819, %r3815, %r3816, 3;
	shf.l.wrap.b32 	%r3820, %r3816, %r3815, 3;
	mov.b64 	%rd4264, {%r3820, %r3819};
	shr.u64 	%rd4265, %rd4249, 6;
	xor.b64  	%rd4266, %rd4263, %rd4265;
	xor.b64  	%rd4267, %rd4266, %rd4264;
	shf.r.wrap.b32 	%r3821, %r3424, %r3423, 1;
	shf.r.wrap.b32 	%r3822, %r3423, %r3424, 1;
	mov.b64 	%rd4268, {%r3822, %r3821};
	shf.r.wrap.b32 	%r3823, %r3424, %r3423, 8;
	shf.r.wrap.b32 	%r3824, %r3423, %r3424, 8;
	mov.b64 	%rd4269, {%r3824, %r3823};
	shr.u64 	%rd4270, %rd3696, 7;
	xor.b64  	%rd4271, %rd4268, %rd4270;
	xor.b64  	%rd4272, %rd4271, %rd4269;
	add.s64 	%rd4273, %rd4184, %rd3683;
	add.s64 	%rd4274, %rd4273, %rd4267;
	add.s64 	%rd4275, %rd4274, %rd4272;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3825,%dummy}, %rd4262;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3826}, %rd4262;
	}
	shf.r.wrap.b32 	%r3827, %r3826, %r3825, 19;
	shf.r.wrap.b32 	%r3828, %r3825, %r3826, 19;
	mov.b64 	%rd4276, {%r3828, %r3827};
	shf.l.wrap.b32 	%r3829, %r3825, %r3826, 3;
	shf.l.wrap.b32 	%r3830, %r3826, %r3825, 3;
	mov.b64 	%rd4277, {%r3830, %r3829};
	shr.u64 	%rd4278, %rd4262, 6;
	xor.b64  	%rd4279, %rd4276, %rd4278;
	xor.b64  	%rd4280, %rd4279, %rd4277;
	shf.r.wrap.b32 	%r3831, %r3436, %r3435, 1;
	shf.r.wrap.b32 	%r3832, %r3435, %r3436, 1;
	mov.b64 	%rd4281, {%r3832, %r3831};
	shf.r.wrap.b32 	%r3833, %r3436, %r3435, 8;
	shf.r.wrap.b32 	%r3834, %r3435, %r3436, 8;
	mov.b64 	%rd4282, {%r3834, %r3833};
	shr.u64 	%rd4283, %rd3709, 7;
	xor.b64  	%rd4284, %rd4281, %rd4283;
	xor.b64  	%rd4285, %rd4284, %rd4282;
	add.s64 	%rd4286, %rd4197, %rd3696;
	add.s64 	%rd4287, %rd4286, %rd4280;
	add.s64 	%rd4288, %rd4287, %rd4285;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3835,%dummy}, %rd4275;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3836}, %rd4275;
	}
	shf.r.wrap.b32 	%r3837, %r3836, %r3835, 19;
	shf.r.wrap.b32 	%r3838, %r3835, %r3836, 19;
	mov.b64 	%rd4289, {%r3838, %r3837};
	shf.l.wrap.b32 	%r3839, %r3835, %r3836, 3;
	shf.l.wrap.b32 	%r3840, %r3836, %r3835, 3;
	mov.b64 	%rd4290, {%r3840, %r3839};
	shr.u64 	%rd4291, %rd4275, 6;
	xor.b64  	%rd4292, %rd4289, %rd4291;
	xor.b64  	%rd4293, %rd4292, %rd4290;
	shf.r.wrap.b32 	%r3841, %r3448, %r3447, 1;
	shf.r.wrap.b32 	%r3842, %r3447, %r3448, 1;
	mov.b64 	%rd4294, {%r3842, %r3841};
	shf.r.wrap.b32 	%r3843, %r3448, %r3447, 8;
	shf.r.wrap.b32 	%r3844, %r3447, %r3448, 8;
	mov.b64 	%rd4295, {%r3844, %r3843};
	shr.u64 	%rd4296, %rd3722, 7;
	xor.b64  	%rd4297, %rd4294, %rd4296;
	xor.b64  	%rd4298, %rd4297, %rd4295;
	add.s64 	%rd4299, %rd4210, %rd3709;
	add.s64 	%rd4300, %rd4299, %rd4293;
	add.s64 	%rd4301, %rd4300, %rd4298;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3845,%dummy}, %rd4288;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3846}, %rd4288;
	}
	shf.r.wrap.b32 	%r3847, %r3846, %r3845, 19;
	shf.r.wrap.b32 	%r3848, %r3845, %r3846, 19;
	mov.b64 	%rd4302, {%r3848, %r3847};
	shf.l.wrap.b32 	%r3849, %r3845, %r3846, 3;
	shf.l.wrap.b32 	%r3850, %r3846, %r3845, 3;
	mov.b64 	%rd4303, {%r3850, %r3849};
	shr.u64 	%rd4304, %rd4288, 6;
	xor.b64  	%rd4305, %rd4302, %rd4304;
	xor.b64  	%rd4306, %rd4305, %rd4303;
	shf.r.wrap.b32 	%r3851, %r3460, %r3459, 1;
	shf.r.wrap.b32 	%r3852, %r3459, %r3460, 1;
	mov.b64 	%rd4307, {%r3852, %r3851};
	shf.r.wrap.b32 	%r3853, %r3460, %r3459, 8;
	shf.r.wrap.b32 	%r3854, %r3459, %r3460, 8;
	mov.b64 	%rd4308, {%r3854, %r3853};
	shr.u64 	%rd4309, %rd3735, 7;
	xor.b64  	%rd4310, %rd4307, %rd4309;
	xor.b64  	%rd4311, %rd4310, %rd4308;
	add.s64 	%rd4312, %rd4223, %rd3722;
	add.s64 	%rd4313, %rd4312, %rd4306;
	add.s64 	%rd4314, %rd4313, %rd4311;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3855,%dummy}, %rd4301;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3856}, %rd4301;
	}
	shf.r.wrap.b32 	%r3857, %r3856, %r3855, 19;
	shf.r.wrap.b32 	%r3858, %r3855, %r3856, 19;
	mov.b64 	%rd4315, {%r3858, %r3857};
	shf.l.wrap.b32 	%r3859, %r3855, %r3856, 3;
	shf.l.wrap.b32 	%r3860, %r3856, %r3855, 3;
	mov.b64 	%rd4316, {%r3860, %r3859};
	shr.u64 	%rd4317, %rd4301, 6;
	xor.b64  	%rd4318, %rd4315, %rd4317;
	xor.b64  	%rd4319, %rd4318, %rd4316;
	shf.r.wrap.b32 	%r3861, %r3470, %r3469, 1;
	shf.r.wrap.b32 	%r3862, %r3469, %r3470, 1;
	mov.b64 	%rd4320, {%r3862, %r3861};
	shf.r.wrap.b32 	%r3863, %r3470, %r3469, 8;
	shf.r.wrap.b32 	%r3864, %r3469, %r3470, 8;
	mov.b64 	%rd4321, {%r3864, %r3863};
	shr.u64 	%rd4322, %rd3748, 7;
	xor.b64  	%rd4323, %rd4320, %rd4322;
	xor.b64  	%rd4324, %rd4323, %rd4321;
	add.s64 	%rd4325, %rd4236, %rd3735;
	add.s64 	%rd4326, %rd4325, %rd4319;
	add.s64 	%rd4327, %rd4326, %rd4324;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3865,%dummy}, %rd4314;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3866}, %rd4314;
	}
	shf.r.wrap.b32 	%r3867, %r3866, %r3865, 19;
	shf.r.wrap.b32 	%r3868, %r3865, %r3866, 19;
	mov.b64 	%rd4328, {%r3868, %r3867};
	shf.l.wrap.b32 	%r3869, %r3865, %r3866, 3;
	shf.l.wrap.b32 	%r3870, %r3866, %r3865, 3;
	mov.b64 	%rd4329, {%r3870, %r3869};
	shr.u64 	%rd4330, %rd4314, 6;
	xor.b64  	%rd4331, %rd4328, %rd4330;
	xor.b64  	%rd4332, %rd4331, %rd4329;
	shf.r.wrap.b32 	%r3871, %r3480, %r3479, 1;
	shf.r.wrap.b32 	%r3872, %r3479, %r3480, 1;
	mov.b64 	%rd4333, {%r3872, %r3871};
	shf.r.wrap.b32 	%r3873, %r3480, %r3479, 8;
	shf.r.wrap.b32 	%r3874, %r3479, %r3480, 8;
	mov.b64 	%rd4334, {%r3874, %r3873};
	shr.u64 	%rd4335, %rd3761, 7;
	xor.b64  	%rd4336, %rd4333, %rd4335;
	xor.b64  	%rd4337, %rd4336, %rd4334;
	add.s64 	%rd4338, %rd4249, %rd3748;
	add.s64 	%rd4339, %rd4338, %rd4332;
	add.s64 	%rd4340, %rd4339, %rd4337;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3875,%dummy}, %rd4327;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3876}, %rd4327;
	}
	shf.r.wrap.b32 	%r3877, %r3876, %r3875, 19;
	shf.r.wrap.b32 	%r3878, %r3875, %r3876, 19;
	mov.b64 	%rd4341, {%r3878, %r3877};
	shf.l.wrap.b32 	%r3879, %r3875, %r3876, 3;
	shf.l.wrap.b32 	%r3880, %r3876, %r3875, 3;
	mov.b64 	%rd4342, {%r3880, %r3879};
	shr.u64 	%rd4343, %rd4327, 6;
	xor.b64  	%rd4344, %rd4341, %rd4343;
	xor.b64  	%rd4345, %rd4344, %rd4342;
	shf.r.wrap.b32 	%r3881, %r3746, %r3745, 1;
	shf.r.wrap.b32 	%r3882, %r3745, %r3746, 1;
	mov.b64 	%rd4346, {%r3882, %r3881};
	shf.r.wrap.b32 	%r3883, %r3746, %r3745, 8;
	shf.r.wrap.b32 	%r3884, %r3745, %r3746, 8;
	mov.b64 	%rd4347, {%r3884, %r3883};
	shr.u64 	%rd4348, %rd3774, 7;
	xor.b64  	%rd4349, %rd4346, %rd4348;
	xor.b64  	%rd4350, %rd4349, %rd4347;
	add.s64 	%rd4351, %rd4262, %rd3761;
	add.s64 	%rd4352, %rd4351, %rd4345;
	add.s64 	%rd4353, %rd4352, %rd4350;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3885,%dummy}, %rd4340;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3886}, %rd4340;
	}
	shf.r.wrap.b32 	%r3887, %r3886, %r3885, 19;
	shf.r.wrap.b32 	%r3888, %r3885, %r3886, 19;
	mov.b64 	%rd4354, {%r3888, %r3887};
	shf.l.wrap.b32 	%r3889, %r3885, %r3886, 3;
	shf.l.wrap.b32 	%r3890, %r3886, %r3885, 3;
	mov.b64 	%rd4355, {%r3890, %r3889};
	shr.u64 	%rd4356, %rd4340, 6;
	xor.b64  	%rd4357, %rd4354, %rd4356;
	xor.b64  	%rd4358, %rd4357, %rd4355;
	shf.r.wrap.b32 	%r3891, %r3756, %r3755, 1;
	shf.r.wrap.b32 	%r3892, %r3755, %r3756, 1;
	mov.b64 	%rd4359, {%r3892, %r3891};
	shf.r.wrap.b32 	%r3893, %r3756, %r3755, 8;
	shf.r.wrap.b32 	%r3894, %r3755, %r3756, 8;
	mov.b64 	%rd4360, {%r3894, %r3893};
	shr.u64 	%rd4361, %rd3787, 7;
	xor.b64  	%rd4362, %rd4359, %rd4361;
	xor.b64  	%rd4363, %rd4362, %rd4360;
	add.s64 	%rd4364, %rd4275, %rd3774;
	add.s64 	%rd4365, %rd4364, %rd4358;
	add.s64 	%rd4366, %rd4365, %rd4363;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3895,%dummy}, %rd4353;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3896}, %rd4353;
	}
	shf.r.wrap.b32 	%r3897, %r3896, %r3895, 19;
	shf.r.wrap.b32 	%r3898, %r3895, %r3896, 19;
	mov.b64 	%rd4367, {%r3898, %r3897};
	shf.l.wrap.b32 	%r3899, %r3895, %r3896, 3;
	shf.l.wrap.b32 	%r3900, %r3896, %r3895, 3;
	mov.b64 	%rd4368, {%r3900, %r3899};
	shr.u64 	%rd4369, %rd4353, 6;
	xor.b64  	%rd4370, %rd4367, %rd4369;
	xor.b64  	%rd4371, %rd4370, %rd4368;
	shf.r.wrap.b32 	%r3901, %r3766, %r3765, 1;
	shf.r.wrap.b32 	%r3902, %r3765, %r3766, 1;
	mov.b64 	%rd4372, {%r3902, %r3901};
	shf.r.wrap.b32 	%r3903, %r3766, %r3765, 8;
	shf.r.wrap.b32 	%r3904, %r3765, %r3766, 8;
	mov.b64 	%rd4373, {%r3904, %r3903};
	shr.u64 	%rd4374, %rd4184, 7;
	xor.b64  	%rd4375, %rd4372, %rd4374;
	xor.b64  	%rd4376, %rd4375, %rd4373;
	add.s64 	%rd4377, %rd4288, %rd3787;
	add.s64 	%rd4378, %rd4377, %rd4371;
	add.s64 	%rd4379, %rd4378, %rd4376;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3905,%dummy}, %rd4160;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3906}, %rd4160;
	}
	shf.r.wrap.b32 	%r3907, %r3906, %r3905, 14;
	shf.r.wrap.b32 	%r3908, %r3905, %r3906, 14;
	mov.b64 	%rd4380, {%r3908, %r3907};
	shf.r.wrap.b32 	%r3909, %r3906, %r3905, 18;
	shf.r.wrap.b32 	%r3910, %r3905, %r3906, 18;
	mov.b64 	%rd4381, {%r3910, %r3909};
	xor.b64  	%rd4382, %rd4381, %rd4380;
	shf.l.wrap.b32 	%r3911, %r3905, %r3906, 23;
	shf.l.wrap.b32 	%r3912, %r3906, %r3905, 23;
	mov.b64 	%rd4383, {%r3912, %r3911};
	xor.b64  	%rd4384, %rd4382, %rd4383;
	xor.b64  	%rd4385, %rd4136, %rd4112;
	and.b64  	%rd4386, %rd4385, %rd4160;
	xor.b64  	%rd4387, %rd4386, %rd4112;
	add.s64 	%rd4388, %rd4387, %rd4088;
	add.s64 	%rd4389, %rd4388, %rd4184;
	add.s64 	%rd4390, %rd4389, %rd8954;
	add.s64 	%rd4391, %rd4390, %rd4384;
	add.s64 	%rd4392, %rd4391, %rd4099;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3913,%dummy}, %rd4171;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3914}, %rd4171;
	}
	shf.r.wrap.b32 	%r3915, %r3914, %r3913, 28;
	shf.r.wrap.b32 	%r3916, %r3913, %r3914, 28;
	mov.b64 	%rd4393, {%r3916, %r3915};
	shf.l.wrap.b32 	%r3917, %r3913, %r3914, 30;
	shf.l.wrap.b32 	%r3918, %r3914, %r3913, 30;
	mov.b64 	%rd4394, {%r3918, %r3917};
	xor.b64  	%rd4395, %rd4394, %rd4393;
	shf.l.wrap.b32 	%r3919, %r3913, %r3914, 25;
	shf.l.wrap.b32 	%r3920, %r3914, %r3913, 25;
	mov.b64 	%rd4396, {%r3920, %r3919};
	xor.b64  	%rd4397, %rd4395, %rd4396;
	xor.b64  	%rd4398, %rd4171, %rd4123;
	xor.b64  	%rd4399, %rd4171, %rd4147;
	and.b64  	%rd4400, %rd4399, %rd4398;
	xor.b64  	%rd4401, %rd4400, %rd4171;
	add.s64 	%rd4402, %rd4391, %rd4401;
	add.s64 	%rd4403, %rd4402, %rd4397;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3921,%dummy}, %rd4392;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3922}, %rd4392;
	}
	shf.r.wrap.b32 	%r3923, %r3922, %r3921, 14;
	shf.r.wrap.b32 	%r3924, %r3921, %r3922, 14;
	mov.b64 	%rd4404, {%r3924, %r3923};
	shf.r.wrap.b32 	%r3925, %r3922, %r3921, 18;
	shf.r.wrap.b32 	%r3926, %r3921, %r3922, 18;
	mov.b64 	%rd4405, {%r3926, %r3925};
	xor.b64  	%rd4406, %rd4405, %rd4404;
	shf.l.wrap.b32 	%r3927, %r3921, %r3922, 23;
	shf.l.wrap.b32 	%r3928, %r3922, %r3921, 23;
	mov.b64 	%rd4407, {%r3928, %r3927};
	xor.b64  	%rd4408, %rd4406, %rd4407;
	xor.b64  	%rd4409, %rd4160, %rd4136;
	and.b64  	%rd4410, %rd4392, %rd4409;
	xor.b64  	%rd4411, %rd4410, %rd4136;
	add.s64 	%rd4412, %rd4197, %rd4112;
	add.s64 	%rd4413, %rd4412, %rd8953;
	add.s64 	%rd4414, %rd4413, %rd4411;
	add.s64 	%rd4415, %rd4414, %rd4408;
	add.s64 	%rd4416, %rd4415, %rd4123;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3929,%dummy}, %rd4403;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3930}, %rd4403;
	}
	shf.r.wrap.b32 	%r3931, %r3930, %r3929, 28;
	shf.r.wrap.b32 	%r3932, %r3929, %r3930, 28;
	mov.b64 	%rd4417, {%r3932, %r3931};
	shf.l.wrap.b32 	%r3933, %r3929, %r3930, 30;
	shf.l.wrap.b32 	%r3934, %r3930, %r3929, 30;
	mov.b64 	%rd4418, {%r3934, %r3933};
	xor.b64  	%rd4419, %rd4418, %rd4417;
	shf.l.wrap.b32 	%r3935, %r3929, %r3930, 25;
	shf.l.wrap.b32 	%r3936, %r3930, %r3929, 25;
	mov.b64 	%rd4420, {%r3936, %r3935};
	xor.b64  	%rd4421, %rd4419, %rd4420;
	xor.b64  	%rd4422, %rd4403, %rd4147;
	xor.b64  	%rd4423, %rd4403, %rd4171;
	and.b64  	%rd4424, %rd4423, %rd4422;
	xor.b64  	%rd4425, %rd4424, %rd4403;
	add.s64 	%rd4426, %rd4415, %rd4425;
	add.s64 	%rd4427, %rd4426, %rd4421;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3937,%dummy}, %rd4416;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3938}, %rd4416;
	}
	shf.r.wrap.b32 	%r3939, %r3938, %r3937, 14;
	shf.r.wrap.b32 	%r3940, %r3937, %r3938, 14;
	mov.b64 	%rd4428, {%r3940, %r3939};
	shf.r.wrap.b32 	%r3941, %r3938, %r3937, 18;
	shf.r.wrap.b32 	%r3942, %r3937, %r3938, 18;
	mov.b64 	%rd4429, {%r3942, %r3941};
	xor.b64  	%rd4430, %rd4429, %rd4428;
	shf.l.wrap.b32 	%r3943, %r3937, %r3938, 23;
	shf.l.wrap.b32 	%r3944, %r3938, %r3937, 23;
	mov.b64 	%rd4431, {%r3944, %r3943};
	xor.b64  	%rd4432, %rd4430, %rd4431;
	xor.b64  	%rd4433, %rd4392, %rd4160;
	and.b64  	%rd4434, %rd4416, %rd4433;
	xor.b64  	%rd4435, %rd4434, %rd4160;
	add.s64 	%rd4436, %rd4210, %rd4136;
	add.s64 	%rd4437, %rd4436, %rd8952;
	add.s64 	%rd4438, %rd4437, %rd4435;
	add.s64 	%rd4439, %rd4438, %rd4432;
	add.s64 	%rd4440, %rd4439, %rd4147;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3945,%dummy}, %rd4427;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3946}, %rd4427;
	}
	shf.r.wrap.b32 	%r3947, %r3946, %r3945, 28;
	shf.r.wrap.b32 	%r3948, %r3945, %r3946, 28;
	mov.b64 	%rd4441, {%r3948, %r3947};
	shf.l.wrap.b32 	%r3949, %r3945, %r3946, 30;
	shf.l.wrap.b32 	%r3950, %r3946, %r3945, 30;
	mov.b64 	%rd4442, {%r3950, %r3949};
	xor.b64  	%rd4443, %rd4442, %rd4441;
	shf.l.wrap.b32 	%r3951, %r3945, %r3946, 25;
	shf.l.wrap.b32 	%r3952, %r3946, %r3945, 25;
	mov.b64 	%rd4444, {%r3952, %r3951};
	xor.b64  	%rd4445, %rd4443, %rd4444;
	xor.b64  	%rd4446, %rd4427, %rd4171;
	xor.b64  	%rd4447, %rd4427, %rd4403;
	and.b64  	%rd4448, %rd4447, %rd4446;
	xor.b64  	%rd4449, %rd4448, %rd4427;
	add.s64 	%rd4450, %rd4439, %rd4449;
	add.s64 	%rd4451, %rd4450, %rd4445;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3953,%dummy}, %rd4440;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3954}, %rd4440;
	}
	shf.r.wrap.b32 	%r3955, %r3954, %r3953, 14;
	shf.r.wrap.b32 	%r3956, %r3953, %r3954, 14;
	mov.b64 	%rd4452, {%r3956, %r3955};
	shf.r.wrap.b32 	%r3957, %r3954, %r3953, 18;
	shf.r.wrap.b32 	%r3958, %r3953, %r3954, 18;
	mov.b64 	%rd4453, {%r3958, %r3957};
	xor.b64  	%rd4454, %rd4453, %rd4452;
	shf.l.wrap.b32 	%r3959, %r3953, %r3954, 23;
	shf.l.wrap.b32 	%r3960, %r3954, %r3953, 23;
	mov.b64 	%rd4455, {%r3960, %r3959};
	xor.b64  	%rd4456, %rd4454, %rd4455;
	xor.b64  	%rd4457, %rd4416, %rd4392;
	and.b64  	%rd4458, %rd4440, %rd4457;
	xor.b64  	%rd4459, %rd4458, %rd4392;
	add.s64 	%rd4460, %rd4223, %rd4160;
	add.s64 	%rd4461, %rd4460, %rd8951;
	add.s64 	%rd4462, %rd4461, %rd4459;
	add.s64 	%rd4463, %rd4462, %rd4456;
	add.s64 	%rd4464, %rd4463, %rd4171;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3961,%dummy}, %rd4451;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3962}, %rd4451;
	}
	shf.r.wrap.b32 	%r3963, %r3962, %r3961, 28;
	shf.r.wrap.b32 	%r3964, %r3961, %r3962, 28;
	mov.b64 	%rd4465, {%r3964, %r3963};
	shf.l.wrap.b32 	%r3965, %r3961, %r3962, 30;
	shf.l.wrap.b32 	%r3966, %r3962, %r3961, 30;
	mov.b64 	%rd4466, {%r3966, %r3965};
	xor.b64  	%rd4467, %rd4466, %rd4465;
	shf.l.wrap.b32 	%r3967, %r3961, %r3962, 25;
	shf.l.wrap.b32 	%r3968, %r3962, %r3961, 25;
	mov.b64 	%rd4468, {%r3968, %r3967};
	xor.b64  	%rd4469, %rd4467, %rd4468;
	xor.b64  	%rd4470, %rd4451, %rd4403;
	xor.b64  	%rd4471, %rd4451, %rd4427;
	and.b64  	%rd4472, %rd4471, %rd4470;
	xor.b64  	%rd4473, %rd4472, %rd4451;
	add.s64 	%rd4474, %rd4463, %rd4473;
	add.s64 	%rd4475, %rd4474, %rd4469;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3969,%dummy}, %rd4464;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3970}, %rd4464;
	}
	shf.r.wrap.b32 	%r3971, %r3970, %r3969, 14;
	shf.r.wrap.b32 	%r3972, %r3969, %r3970, 14;
	mov.b64 	%rd4476, {%r3972, %r3971};
	shf.r.wrap.b32 	%r3973, %r3970, %r3969, 18;
	shf.r.wrap.b32 	%r3974, %r3969, %r3970, 18;
	mov.b64 	%rd4477, {%r3974, %r3973};
	xor.b64  	%rd4478, %rd4477, %rd4476;
	shf.l.wrap.b32 	%r3975, %r3969, %r3970, 23;
	shf.l.wrap.b32 	%r3976, %r3970, %r3969, 23;
	mov.b64 	%rd4479, {%r3976, %r3975};
	xor.b64  	%rd4480, %rd4478, %rd4479;
	xor.b64  	%rd4481, %rd4440, %rd4416;
	and.b64  	%rd4482, %rd4464, %rd4481;
	xor.b64  	%rd4483, %rd4482, %rd4416;
	add.s64 	%rd4484, %rd4392, %rd4236;
	add.s64 	%rd4485, %rd4484, %rd8950;
	add.s64 	%rd4486, %rd4485, %rd4483;
	add.s64 	%rd4487, %rd4486, %rd4480;
	add.s64 	%rd4488, %rd4487, %rd4403;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3977,%dummy}, %rd4475;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3978}, %rd4475;
	}
	shf.r.wrap.b32 	%r3979, %r3978, %r3977, 28;
	shf.r.wrap.b32 	%r3980, %r3977, %r3978, 28;
	mov.b64 	%rd4489, {%r3980, %r3979};
	shf.l.wrap.b32 	%r3981, %r3977, %r3978, 30;
	shf.l.wrap.b32 	%r3982, %r3978, %r3977, 30;
	mov.b64 	%rd4490, {%r3982, %r3981};
	xor.b64  	%rd4491, %rd4490, %rd4489;
	shf.l.wrap.b32 	%r3983, %r3977, %r3978, 25;
	shf.l.wrap.b32 	%r3984, %r3978, %r3977, 25;
	mov.b64 	%rd4492, {%r3984, %r3983};
	xor.b64  	%rd4493, %rd4491, %rd4492;
	xor.b64  	%rd4494, %rd4475, %rd4427;
	xor.b64  	%rd4495, %rd4475, %rd4451;
	and.b64  	%rd4496, %rd4495, %rd4494;
	xor.b64  	%rd4497, %rd4496, %rd4475;
	add.s64 	%rd4498, %rd4487, %rd4497;
	add.s64 	%rd4499, %rd4498, %rd4493;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3985,%dummy}, %rd4488;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3986}, %rd4488;
	}
	shf.r.wrap.b32 	%r3987, %r3986, %r3985, 14;
	shf.r.wrap.b32 	%r3988, %r3985, %r3986, 14;
	mov.b64 	%rd4500, {%r3988, %r3987};
	shf.r.wrap.b32 	%r3989, %r3986, %r3985, 18;
	shf.r.wrap.b32 	%r3990, %r3985, %r3986, 18;
	mov.b64 	%rd4501, {%r3990, %r3989};
	xor.b64  	%rd4502, %rd4501, %rd4500;
	shf.l.wrap.b32 	%r3991, %r3985, %r3986, 23;
	shf.l.wrap.b32 	%r3992, %r3986, %r3985, 23;
	mov.b64 	%rd4503, {%r3992, %r3991};
	xor.b64  	%rd4504, %rd4502, %rd4503;
	xor.b64  	%rd4505, %rd4464, %rd4440;
	and.b64  	%rd4506, %rd4488, %rd4505;
	xor.b64  	%rd4507, %rd4506, %rd4440;
	add.s64 	%rd4508, %rd4416, %rd4249;
	add.s64 	%rd4509, %rd4508, %rd8949;
	add.s64 	%rd4510, %rd4509, %rd4507;
	add.s64 	%rd4511, %rd4510, %rd4504;
	add.s64 	%rd4512, %rd4511, %rd4427;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3993,%dummy}, %rd4499;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3994}, %rd4499;
	}
	shf.r.wrap.b32 	%r3995, %r3994, %r3993, 28;
	shf.r.wrap.b32 	%r3996, %r3993, %r3994, 28;
	mov.b64 	%rd4513, {%r3996, %r3995};
	shf.l.wrap.b32 	%r3997, %r3993, %r3994, 30;
	shf.l.wrap.b32 	%r3998, %r3994, %r3993, 30;
	mov.b64 	%rd4514, {%r3998, %r3997};
	xor.b64  	%rd4515, %rd4514, %rd4513;
	shf.l.wrap.b32 	%r3999, %r3993, %r3994, 25;
	shf.l.wrap.b32 	%r4000, %r3994, %r3993, 25;
	mov.b64 	%rd4516, {%r4000, %r3999};
	xor.b64  	%rd4517, %rd4515, %rd4516;
	xor.b64  	%rd4518, %rd4499, %rd4451;
	xor.b64  	%rd4519, %rd4499, %rd4475;
	and.b64  	%rd4520, %rd4519, %rd4518;
	xor.b64  	%rd4521, %rd4520, %rd4499;
	add.s64 	%rd4522, %rd4511, %rd4521;
	add.s64 	%rd4523, %rd4522, %rd4517;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4001,%dummy}, %rd4512;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4002}, %rd4512;
	}
	shf.r.wrap.b32 	%r4003, %r4002, %r4001, 14;
	shf.r.wrap.b32 	%r4004, %r4001, %r4002, 14;
	mov.b64 	%rd4524, {%r4004, %r4003};
	shf.r.wrap.b32 	%r4005, %r4002, %r4001, 18;
	shf.r.wrap.b32 	%r4006, %r4001, %r4002, 18;
	mov.b64 	%rd4525, {%r4006, %r4005};
	xor.b64  	%rd4526, %rd4525, %rd4524;
	shf.l.wrap.b32 	%r4007, %r4001, %r4002, 23;
	shf.l.wrap.b32 	%r4008, %r4002, %r4001, 23;
	mov.b64 	%rd4527, {%r4008, %r4007};
	xor.b64  	%rd4528, %rd4526, %rd4527;
	xor.b64  	%rd4529, %rd4488, %rd4464;
	and.b64  	%rd4530, %rd4512, %rd4529;
	xor.b64  	%rd4531, %rd4530, %rd4464;
	add.s64 	%rd4532, %rd4440, %rd4262;
	add.s64 	%rd4533, %rd4532, %rd8948;
	add.s64 	%rd4534, %rd4533, %rd4531;
	add.s64 	%rd4535, %rd4534, %rd4528;
	add.s64 	%rd4536, %rd4535, %rd4451;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4009,%dummy}, %rd4523;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4010}, %rd4523;
	}
	shf.r.wrap.b32 	%r4011, %r4010, %r4009, 28;
	shf.r.wrap.b32 	%r4012, %r4009, %r4010, 28;
	mov.b64 	%rd4537, {%r4012, %r4011};
	shf.l.wrap.b32 	%r4013, %r4009, %r4010, 30;
	shf.l.wrap.b32 	%r4014, %r4010, %r4009, 30;
	mov.b64 	%rd4538, {%r4014, %r4013};
	xor.b64  	%rd4539, %rd4538, %rd4537;
	shf.l.wrap.b32 	%r4015, %r4009, %r4010, 25;
	shf.l.wrap.b32 	%r4016, %r4010, %r4009, 25;
	mov.b64 	%rd4540, {%r4016, %r4015};
	xor.b64  	%rd4541, %rd4539, %rd4540;
	xor.b64  	%rd4542, %rd4523, %rd4475;
	xor.b64  	%rd4543, %rd4523, %rd4499;
	and.b64  	%rd4544, %rd4543, %rd4542;
	xor.b64  	%rd4545, %rd4544, %rd4523;
	add.s64 	%rd4546, %rd4535, %rd4545;
	add.s64 	%rd4547, %rd4546, %rd4541;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4017,%dummy}, %rd4536;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4018}, %rd4536;
	}
	shf.r.wrap.b32 	%r4019, %r4018, %r4017, 14;
	shf.r.wrap.b32 	%r4020, %r4017, %r4018, 14;
	mov.b64 	%rd4548, {%r4020, %r4019};
	shf.r.wrap.b32 	%r4021, %r4018, %r4017, 18;
	shf.r.wrap.b32 	%r4022, %r4017, %r4018, 18;
	mov.b64 	%rd4549, {%r4022, %r4021};
	xor.b64  	%rd4550, %rd4549, %rd4548;
	shf.l.wrap.b32 	%r4023, %r4017, %r4018, 23;
	shf.l.wrap.b32 	%r4024, %r4018, %r4017, 23;
	mov.b64 	%rd4551, {%r4024, %r4023};
	xor.b64  	%rd4552, %rd4550, %rd4551;
	xor.b64  	%rd4553, %rd4512, %rd4488;
	and.b64  	%rd4554, %rd4536, %rd4553;
	xor.b64  	%rd4555, %rd4554, %rd4488;
	add.s64 	%rd4556, %rd4464, %rd4275;
	add.s64 	%rd4557, %rd4556, %rd8947;
	add.s64 	%rd4558, %rd4557, %rd4555;
	add.s64 	%rd4559, %rd4558, %rd4552;
	add.s64 	%rd4560, %rd4559, %rd4475;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4025,%dummy}, %rd4547;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4026}, %rd4547;
	}
	shf.r.wrap.b32 	%r4027, %r4026, %r4025, 28;
	shf.r.wrap.b32 	%r4028, %r4025, %r4026, 28;
	mov.b64 	%rd4561, {%r4028, %r4027};
	shf.l.wrap.b32 	%r4029, %r4025, %r4026, 30;
	shf.l.wrap.b32 	%r4030, %r4026, %r4025, 30;
	mov.b64 	%rd4562, {%r4030, %r4029};
	xor.b64  	%rd4563, %rd4562, %rd4561;
	shf.l.wrap.b32 	%r4031, %r4025, %r4026, 25;
	shf.l.wrap.b32 	%r4032, %r4026, %r4025, 25;
	mov.b64 	%rd4564, {%r4032, %r4031};
	xor.b64  	%rd4565, %rd4563, %rd4564;
	xor.b64  	%rd4566, %rd4547, %rd4499;
	xor.b64  	%rd4567, %rd4547, %rd4523;
	and.b64  	%rd4568, %rd4567, %rd4566;
	xor.b64  	%rd4569, %rd4568, %rd4547;
	add.s64 	%rd4570, %rd4559, %rd4569;
	add.s64 	%rd4571, %rd4570, %rd4565;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4033,%dummy}, %rd4560;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4034}, %rd4560;
	}
	shf.r.wrap.b32 	%r4035, %r4034, %r4033, 14;
	shf.r.wrap.b32 	%r4036, %r4033, %r4034, 14;
	mov.b64 	%rd4572, {%r4036, %r4035};
	shf.r.wrap.b32 	%r4037, %r4034, %r4033, 18;
	shf.r.wrap.b32 	%r4038, %r4033, %r4034, 18;
	mov.b64 	%rd4573, {%r4038, %r4037};
	xor.b64  	%rd4574, %rd4573, %rd4572;
	shf.l.wrap.b32 	%r4039, %r4033, %r4034, 23;
	shf.l.wrap.b32 	%r4040, %r4034, %r4033, 23;
	mov.b64 	%rd4575, {%r4040, %r4039};
	xor.b64  	%rd4576, %rd4574, %rd4575;
	xor.b64  	%rd4577, %rd4536, %rd4512;
	and.b64  	%rd4578, %rd4560, %rd4577;
	xor.b64  	%rd4579, %rd4578, %rd4512;
	add.s64 	%rd4580, %rd4488, %rd4288;
	add.s64 	%rd4581, %rd4580, %rd8946;
	add.s64 	%rd4582, %rd4581, %rd4579;
	add.s64 	%rd4583, %rd4582, %rd4576;
	add.s64 	%rd4584, %rd4583, %rd4499;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4041,%dummy}, %rd4571;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4042}, %rd4571;
	}
	shf.r.wrap.b32 	%r4043, %r4042, %r4041, 28;
	shf.r.wrap.b32 	%r4044, %r4041, %r4042, 28;
	mov.b64 	%rd4585, {%r4044, %r4043};
	shf.l.wrap.b32 	%r4045, %r4041, %r4042, 30;
	shf.l.wrap.b32 	%r4046, %r4042, %r4041, 30;
	mov.b64 	%rd4586, {%r4046, %r4045};
	xor.b64  	%rd4587, %rd4586, %rd4585;
	shf.l.wrap.b32 	%r4047, %r4041, %r4042, 25;
	shf.l.wrap.b32 	%r4048, %r4042, %r4041, 25;
	mov.b64 	%rd4588, {%r4048, %r4047};
	xor.b64  	%rd4589, %rd4587, %rd4588;
	xor.b64  	%rd4590, %rd4571, %rd4523;
	xor.b64  	%rd4591, %rd4571, %rd4547;
	and.b64  	%rd4592, %rd4591, %rd4590;
	xor.b64  	%rd4593, %rd4592, %rd4571;
	add.s64 	%rd4594, %rd4583, %rd4593;
	add.s64 	%rd4595, %rd4594, %rd4589;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4049,%dummy}, %rd4584;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4050}, %rd4584;
	}
	shf.r.wrap.b32 	%r4051, %r4050, %r4049, 14;
	shf.r.wrap.b32 	%r4052, %r4049, %r4050, 14;
	mov.b64 	%rd4596, {%r4052, %r4051};
	shf.r.wrap.b32 	%r4053, %r4050, %r4049, 18;
	shf.r.wrap.b32 	%r4054, %r4049, %r4050, 18;
	mov.b64 	%rd4597, {%r4054, %r4053};
	xor.b64  	%rd4598, %rd4597, %rd4596;
	shf.l.wrap.b32 	%r4055, %r4049, %r4050, 23;
	shf.l.wrap.b32 	%r4056, %r4050, %r4049, 23;
	mov.b64 	%rd4599, {%r4056, %r4055};
	xor.b64  	%rd4600, %rd4598, %rd4599;
	xor.b64  	%rd4601, %rd4560, %rd4536;
	and.b64  	%rd4602, %rd4584, %rd4601;
	xor.b64  	%rd4603, %rd4602, %rd4536;
	add.s64 	%rd4604, %rd4512, %rd4301;
	add.s64 	%rd4605, %rd4604, %rd8945;
	add.s64 	%rd4606, %rd4605, %rd4603;
	add.s64 	%rd4607, %rd4606, %rd4600;
	add.s64 	%rd4608, %rd4607, %rd4523;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4057,%dummy}, %rd4595;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4058}, %rd4595;
	}
	shf.r.wrap.b32 	%r4059, %r4058, %r4057, 28;
	shf.r.wrap.b32 	%r4060, %r4057, %r4058, 28;
	mov.b64 	%rd4609, {%r4060, %r4059};
	shf.l.wrap.b32 	%r4061, %r4057, %r4058, 30;
	shf.l.wrap.b32 	%r4062, %r4058, %r4057, 30;
	mov.b64 	%rd4610, {%r4062, %r4061};
	xor.b64  	%rd4611, %rd4610, %rd4609;
	shf.l.wrap.b32 	%r4063, %r4057, %r4058, 25;
	shf.l.wrap.b32 	%r4064, %r4058, %r4057, 25;
	mov.b64 	%rd4612, {%r4064, %r4063};
	xor.b64  	%rd4613, %rd4611, %rd4612;
	xor.b64  	%rd4614, %rd4595, %rd4547;
	xor.b64  	%rd4615, %rd4595, %rd4571;
	and.b64  	%rd4616, %rd4615, %rd4614;
	xor.b64  	%rd4617, %rd4616, %rd4595;
	add.s64 	%rd4618, %rd4607, %rd4617;
	add.s64 	%rd4619, %rd4618, %rd4613;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4065,%dummy}, %rd4608;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4066}, %rd4608;
	}
	shf.r.wrap.b32 	%r4067, %r4066, %r4065, 14;
	shf.r.wrap.b32 	%r4068, %r4065, %r4066, 14;
	mov.b64 	%rd4620, {%r4068, %r4067};
	shf.r.wrap.b32 	%r4069, %r4066, %r4065, 18;
	shf.r.wrap.b32 	%r4070, %r4065, %r4066, 18;
	mov.b64 	%rd4621, {%r4070, %r4069};
	xor.b64  	%rd4622, %rd4621, %rd4620;
	shf.l.wrap.b32 	%r4071, %r4065, %r4066, 23;
	shf.l.wrap.b32 	%r4072, %r4066, %r4065, 23;
	mov.b64 	%rd4623, {%r4072, %r4071};
	xor.b64  	%rd4624, %rd4622, %rd4623;
	xor.b64  	%rd4625, %rd4584, %rd4560;
	and.b64  	%rd4626, %rd4608, %rd4625;
	xor.b64  	%rd4627, %rd4626, %rd4560;
	add.s64 	%rd4628, %rd4536, %rd4314;
	add.s64 	%rd4629, %rd4628, %rd8944;
	add.s64 	%rd4630, %rd4629, %rd4627;
	add.s64 	%rd4631, %rd4630, %rd4624;
	add.s64 	%rd4632, %rd4631, %rd4547;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4073,%dummy}, %rd4619;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4074}, %rd4619;
	}
	shf.r.wrap.b32 	%r4075, %r4074, %r4073, 28;
	shf.r.wrap.b32 	%r4076, %r4073, %r4074, 28;
	mov.b64 	%rd4633, {%r4076, %r4075};
	shf.l.wrap.b32 	%r4077, %r4073, %r4074, 30;
	shf.l.wrap.b32 	%r4078, %r4074, %r4073, 30;
	mov.b64 	%rd4634, {%r4078, %r4077};
	xor.b64  	%rd4635, %rd4634, %rd4633;
	shf.l.wrap.b32 	%r4079, %r4073, %r4074, 25;
	shf.l.wrap.b32 	%r4080, %r4074, %r4073, 25;
	mov.b64 	%rd4636, {%r4080, %r4079};
	xor.b64  	%rd4637, %rd4635, %rd4636;
	xor.b64  	%rd4638, %rd4619, %rd4571;
	xor.b64  	%rd4639, %rd4619, %rd4595;
	and.b64  	%rd4640, %rd4639, %rd4638;
	xor.b64  	%rd4641, %rd4640, %rd4619;
	add.s64 	%rd4642, %rd4631, %rd4641;
	add.s64 	%rd4643, %rd4642, %rd4637;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4081,%dummy}, %rd4632;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4082}, %rd4632;
	}
	shf.r.wrap.b32 	%r4083, %r4082, %r4081, 14;
	shf.r.wrap.b32 	%r4084, %r4081, %r4082, 14;
	mov.b64 	%rd4644, {%r4084, %r4083};
	shf.r.wrap.b32 	%r4085, %r4082, %r4081, 18;
	shf.r.wrap.b32 	%r4086, %r4081, %r4082, 18;
	mov.b64 	%rd4645, {%r4086, %r4085};
	xor.b64  	%rd4646, %rd4645, %rd4644;
	shf.l.wrap.b32 	%r4087, %r4081, %r4082, 23;
	shf.l.wrap.b32 	%r4088, %r4082, %r4081, 23;
	mov.b64 	%rd4647, {%r4088, %r4087};
	xor.b64  	%rd4648, %rd4646, %rd4647;
	xor.b64  	%rd4649, %rd4608, %rd4584;
	and.b64  	%rd4650, %rd4632, %rd4649;
	xor.b64  	%rd4651, %rd4650, %rd4584;
	add.s64 	%rd4652, %rd4560, %rd4327;
	add.s64 	%rd4653, %rd4652, %rd8943;
	add.s64 	%rd4654, %rd4653, %rd4651;
	add.s64 	%rd4655, %rd4654, %rd4648;
	add.s64 	%rd4656, %rd4655, %rd4571;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4089,%dummy}, %rd4643;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4090}, %rd4643;
	}
	shf.r.wrap.b32 	%r4091, %r4090, %r4089, 28;
	shf.r.wrap.b32 	%r4092, %r4089, %r4090, 28;
	mov.b64 	%rd4657, {%r4092, %r4091};
	shf.l.wrap.b32 	%r4093, %r4089, %r4090, 30;
	shf.l.wrap.b32 	%r4094, %r4090, %r4089, 30;
	mov.b64 	%rd4658, {%r4094, %r4093};
	xor.b64  	%rd4659, %rd4658, %rd4657;
	shf.l.wrap.b32 	%r4095, %r4089, %r4090, 25;
	shf.l.wrap.b32 	%r4096, %r4090, %r4089, 25;
	mov.b64 	%rd4660, {%r4096, %r4095};
	xor.b64  	%rd4661, %rd4659, %rd4660;
	xor.b64  	%rd4662, %rd4643, %rd4595;
	xor.b64  	%rd4663, %rd4643, %rd4619;
	and.b64  	%rd4664, %rd4663, %rd4662;
	xor.b64  	%rd4665, %rd4664, %rd4643;
	add.s64 	%rd4666, %rd4655, %rd4665;
	add.s64 	%rd4667, %rd4666, %rd4661;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4097,%dummy}, %rd4656;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4098}, %rd4656;
	}
	shf.r.wrap.b32 	%r4099, %r4098, %r4097, 14;
	shf.r.wrap.b32 	%r4100, %r4097, %r4098, 14;
	mov.b64 	%rd4668, {%r4100, %r4099};
	shf.r.wrap.b32 	%r4101, %r4098, %r4097, 18;
	shf.r.wrap.b32 	%r4102, %r4097, %r4098, 18;
	mov.b64 	%rd4669, {%r4102, %r4101};
	xor.b64  	%rd4670, %rd4669, %rd4668;
	shf.l.wrap.b32 	%r4103, %r4097, %r4098, 23;
	shf.l.wrap.b32 	%r4104, %r4098, %r4097, 23;
	mov.b64 	%rd4671, {%r4104, %r4103};
	xor.b64  	%rd4672, %rd4670, %rd4671;
	xor.b64  	%rd4673, %rd4632, %rd4608;
	and.b64  	%rd4674, %rd4656, %rd4673;
	xor.b64  	%rd4675, %rd4674, %rd4608;
	add.s64 	%rd4676, %rd4584, %rd4340;
	add.s64 	%rd4677, %rd4676, %rd8942;
	add.s64 	%rd4678, %rd4677, %rd4675;
	add.s64 	%rd4679, %rd4678, %rd4672;
	add.s64 	%rd4680, %rd4679, %rd4595;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4105,%dummy}, %rd4667;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4106}, %rd4667;
	}
	shf.r.wrap.b32 	%r4107, %r4106, %r4105, 28;
	shf.r.wrap.b32 	%r4108, %r4105, %r4106, 28;
	mov.b64 	%rd4681, {%r4108, %r4107};
	shf.l.wrap.b32 	%r4109, %r4105, %r4106, 30;
	shf.l.wrap.b32 	%r4110, %r4106, %r4105, 30;
	mov.b64 	%rd4682, {%r4110, %r4109};
	xor.b64  	%rd4683, %rd4682, %rd4681;
	shf.l.wrap.b32 	%r4111, %r4105, %r4106, 25;
	shf.l.wrap.b32 	%r4112, %r4106, %r4105, 25;
	mov.b64 	%rd4684, {%r4112, %r4111};
	xor.b64  	%rd4685, %rd4683, %rd4684;
	xor.b64  	%rd4686, %rd4667, %rd4619;
	xor.b64  	%rd4687, %rd4667, %rd4643;
	and.b64  	%rd4688, %rd4687, %rd4686;
	xor.b64  	%rd4689, %rd4688, %rd4667;
	add.s64 	%rd4690, %rd4679, %rd4689;
	add.s64 	%rd4691, %rd4690, %rd4685;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4113,%dummy}, %rd4680;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4114}, %rd4680;
	}
	shf.r.wrap.b32 	%r4115, %r4114, %r4113, 14;
	shf.r.wrap.b32 	%r4116, %r4113, %r4114, 14;
	mov.b64 	%rd4692, {%r4116, %r4115};
	shf.r.wrap.b32 	%r4117, %r4114, %r4113, 18;
	shf.r.wrap.b32 	%r4118, %r4113, %r4114, 18;
	mov.b64 	%rd4693, {%r4118, %r4117};
	xor.b64  	%rd4694, %rd4693, %rd4692;
	shf.l.wrap.b32 	%r4119, %r4113, %r4114, 23;
	shf.l.wrap.b32 	%r4120, %r4114, %r4113, 23;
	mov.b64 	%rd4695, {%r4120, %r4119};
	xor.b64  	%rd4696, %rd4694, %rd4695;
	xor.b64  	%rd4697, %rd4656, %rd4632;
	and.b64  	%rd4698, %rd4680, %rd4697;
	xor.b64  	%rd4699, %rd4698, %rd4632;
	add.s64 	%rd4700, %rd4608, %rd4353;
	add.s64 	%rd4701, %rd4700, %rd8941;
	add.s64 	%rd4702, %rd4701, %rd4699;
	add.s64 	%rd4703, %rd4702, %rd4696;
	add.s64 	%rd4704, %rd4703, %rd4619;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4121,%dummy}, %rd4691;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4122}, %rd4691;
	}
	shf.r.wrap.b32 	%r4123, %r4122, %r4121, 28;
	shf.r.wrap.b32 	%r4124, %r4121, %r4122, 28;
	mov.b64 	%rd4705, {%r4124, %r4123};
	shf.l.wrap.b32 	%r4125, %r4121, %r4122, 30;
	shf.l.wrap.b32 	%r4126, %r4122, %r4121, 30;
	mov.b64 	%rd4706, {%r4126, %r4125};
	xor.b64  	%rd4707, %rd4706, %rd4705;
	shf.l.wrap.b32 	%r4127, %r4121, %r4122, 25;
	shf.l.wrap.b32 	%r4128, %r4122, %r4121, 25;
	mov.b64 	%rd4708, {%r4128, %r4127};
	xor.b64  	%rd4709, %rd4707, %rd4708;
	xor.b64  	%rd4710, %rd4691, %rd4643;
	xor.b64  	%rd4711, %rd4691, %rd4667;
	and.b64  	%rd4712, %rd4711, %rd4710;
	xor.b64  	%rd4713, %rd4712, %rd4691;
	add.s64 	%rd4714, %rd4703, %rd4713;
	add.s64 	%rd4715, %rd4714, %rd4709;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4129,%dummy}, %rd4704;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4130}, %rd4704;
	}
	shf.r.wrap.b32 	%r4131, %r4130, %r4129, 14;
	shf.r.wrap.b32 	%r4132, %r4129, %r4130, 14;
	mov.b64 	%rd4716, {%r4132, %r4131};
	shf.r.wrap.b32 	%r4133, %r4130, %r4129, 18;
	shf.r.wrap.b32 	%r4134, %r4129, %r4130, 18;
	mov.b64 	%rd4717, {%r4134, %r4133};
	xor.b64  	%rd4718, %rd4717, %rd4716;
	shf.l.wrap.b32 	%r4135, %r4129, %r4130, 23;
	shf.l.wrap.b32 	%r4136, %r4130, %r4129, 23;
	mov.b64 	%rd4719, {%r4136, %r4135};
	xor.b64  	%rd4720, %rd4718, %rd4719;
	xor.b64  	%rd4721, %rd4680, %rd4656;
	and.b64  	%rd4722, %rd4704, %rd4721;
	xor.b64  	%rd4723, %rd4722, %rd4656;
	add.s64 	%rd4724, %rd4632, %rd4366;
	add.s64 	%rd4725, %rd4724, %rd8940;
	add.s64 	%rd4726, %rd4725, %rd4723;
	add.s64 	%rd4727, %rd4726, %rd4720;
	add.s64 	%rd4728, %rd4727, %rd4643;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4137,%dummy}, %rd4715;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4138}, %rd4715;
	}
	shf.r.wrap.b32 	%r4139, %r4138, %r4137, 28;
	shf.r.wrap.b32 	%r4140, %r4137, %r4138, 28;
	mov.b64 	%rd4729, {%r4140, %r4139};
	shf.l.wrap.b32 	%r4141, %r4137, %r4138, 30;
	shf.l.wrap.b32 	%r4142, %r4138, %r4137, 30;
	mov.b64 	%rd4730, {%r4142, %r4141};
	xor.b64  	%rd4731, %rd4730, %rd4729;
	shf.l.wrap.b32 	%r4143, %r4137, %r4138, 25;
	shf.l.wrap.b32 	%r4144, %r4138, %r4137, 25;
	mov.b64 	%rd4732, {%r4144, %r4143};
	xor.b64  	%rd4733, %rd4731, %rd4732;
	xor.b64  	%rd4734, %rd4715, %rd4667;
	xor.b64  	%rd4735, %rd4715, %rd4691;
	and.b64  	%rd4736, %rd4735, %rd4734;
	xor.b64  	%rd4737, %rd4736, %rd4715;
	add.s64 	%rd4738, %rd4727, %rd4737;
	add.s64 	%rd4739, %rd4738, %rd4733;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4145,%dummy}, %rd4728;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4146}, %rd4728;
	}
	shf.r.wrap.b32 	%r4147, %r4146, %r4145, 14;
	shf.r.wrap.b32 	%r4148, %r4145, %r4146, 14;
	mov.b64 	%rd4740, {%r4148, %r4147};
	shf.r.wrap.b32 	%r4149, %r4146, %r4145, 18;
	shf.r.wrap.b32 	%r4150, %r4145, %r4146, 18;
	mov.b64 	%rd4741, {%r4150, %r4149};
	xor.b64  	%rd4742, %rd4741, %rd4740;
	shf.l.wrap.b32 	%r4151, %r4145, %r4146, 23;
	shf.l.wrap.b32 	%r4152, %r4146, %r4145, 23;
	mov.b64 	%rd4743, {%r4152, %r4151};
	xor.b64  	%rd4744, %rd4742, %rd4743;
	xor.b64  	%rd4745, %rd4704, %rd4680;
	and.b64  	%rd4746, %rd4728, %rd4745;
	xor.b64  	%rd4747, %rd4746, %rd4680;
	add.s64 	%rd4748, %rd4656, %rd4379;
	add.s64 	%rd4749, %rd4748, %rd8939;
	add.s64 	%rd4750, %rd4749, %rd4747;
	add.s64 	%rd4751, %rd4750, %rd4744;
	add.s64 	%rd4752, %rd4751, %rd4667;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4153,%dummy}, %rd4739;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4154}, %rd4739;
	}
	shf.r.wrap.b32 	%r4155, %r4154, %r4153, 28;
	shf.r.wrap.b32 	%r4156, %r4153, %r4154, 28;
	mov.b64 	%rd4753, {%r4156, %r4155};
	shf.l.wrap.b32 	%r4157, %r4153, %r4154, 30;
	shf.l.wrap.b32 	%r4158, %r4154, %r4153, 30;
	mov.b64 	%rd4754, {%r4158, %r4157};
	xor.b64  	%rd4755, %rd4754, %rd4753;
	shf.l.wrap.b32 	%r4159, %r4153, %r4154, 25;
	shf.l.wrap.b32 	%r4160, %r4154, %r4153, 25;
	mov.b64 	%rd4756, {%r4160, %r4159};
	xor.b64  	%rd4757, %rd4755, %rd4756;
	xor.b64  	%rd4758, %rd4739, %rd4691;
	xor.b64  	%rd4759, %rd4739, %rd4715;
	and.b64  	%rd4760, %rd4759, %rd4758;
	xor.b64  	%rd4761, %rd4760, %rd4739;
	add.s64 	%rd4762, %rd4751, %rd4761;
	add.s64 	%rd4763, %rd4762, %rd4757;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4161,%dummy}, %rd4366;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4162}, %rd4366;
	}
	shf.r.wrap.b32 	%r4163, %r4162, %r4161, 19;
	shf.r.wrap.b32 	%r4164, %r4161, %r4162, 19;
	mov.b64 	%rd4764, {%r4164, %r4163};
	shf.l.wrap.b32 	%r4165, %r4161, %r4162, 3;
	shf.l.wrap.b32 	%r4166, %r4162, %r4161, 3;
	mov.b64 	%rd4765, {%r4166, %r4165};
	shr.u64 	%rd4766, %rd4366, 6;
	xor.b64  	%rd4767, %rd4764, %rd4766;
	xor.b64  	%rd4768, %rd4767, %rd4765;
	shf.r.wrap.b32 	%r4167, %r3776, %r3775, 1;
	shf.r.wrap.b32 	%r4168, %r3775, %r3776, 1;
	mov.b64 	%rd4769, {%r4168, %r4167};
	shf.r.wrap.b32 	%r4169, %r3776, %r3775, 8;
	shf.r.wrap.b32 	%r4170, %r3775, %r3776, 8;
	mov.b64 	%rd4770, {%r4170, %r4169};
	shr.u64 	%rd4771, %rd4197, 7;
	xor.b64  	%rd4772, %rd4769, %rd4771;
	xor.b64  	%rd4773, %rd4772, %rd4770;
	add.s64 	%rd4774, %rd4301, %rd4184;
	add.s64 	%rd4775, %rd4774, %rd4768;
	add.s64 	%rd4776, %rd4775, %rd4773;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4171,%dummy}, %rd4379;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4172}, %rd4379;
	}
	shf.r.wrap.b32 	%r4173, %r4172, %r4171, 19;
	shf.r.wrap.b32 	%r4174, %r4171, %r4172, 19;
	mov.b64 	%rd4777, {%r4174, %r4173};
	shf.l.wrap.b32 	%r4175, %r4171, %r4172, 3;
	shf.l.wrap.b32 	%r4176, %r4172, %r4171, 3;
	mov.b64 	%rd4778, {%r4176, %r4175};
	shr.u64 	%rd4779, %rd4379, 6;
	xor.b64  	%rd4780, %rd4777, %rd4779;
	xor.b64  	%rd4781, %rd4780, %rd4778;
	shf.r.wrap.b32 	%r4177, %r3786, %r3785, 1;
	shf.r.wrap.b32 	%r4178, %r3785, %r3786, 1;
	mov.b64 	%rd4782, {%r4178, %r4177};
	shf.r.wrap.b32 	%r4179, %r3786, %r3785, 8;
	shf.r.wrap.b32 	%r4180, %r3785, %r3786, 8;
	mov.b64 	%rd4783, {%r4180, %r4179};
	shr.u64 	%rd4784, %rd4210, 7;
	xor.b64  	%rd4785, %rd4782, %rd4784;
	xor.b64  	%rd4786, %rd4785, %rd4783;
	add.s64 	%rd4787, %rd4314, %rd4197;
	add.s64 	%rd4788, %rd4787, %rd4781;
	add.s64 	%rd4789, %rd4788, %rd4786;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4181,%dummy}, %rd4776;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4182}, %rd4776;
	}
	shf.r.wrap.b32 	%r4183, %r4182, %r4181, 19;
	shf.r.wrap.b32 	%r4184, %r4181, %r4182, 19;
	mov.b64 	%rd4790, {%r4184, %r4183};
	shf.l.wrap.b32 	%r4185, %r4181, %r4182, 3;
	shf.l.wrap.b32 	%r4186, %r4182, %r4181, 3;
	mov.b64 	%rd4791, {%r4186, %r4185};
	shr.u64 	%rd4792, %rd4776, 6;
	xor.b64  	%rd4793, %rd4790, %rd4792;
	xor.b64  	%rd4794, %rd4793, %rd4791;
	shf.r.wrap.b32 	%r4187, %r3796, %r3795, 1;
	shf.r.wrap.b32 	%r4188, %r3795, %r3796, 1;
	mov.b64 	%rd4795, {%r4188, %r4187};
	shf.r.wrap.b32 	%r4189, %r3796, %r3795, 8;
	shf.r.wrap.b32 	%r4190, %r3795, %r3796, 8;
	mov.b64 	%rd4796, {%r4190, %r4189};
	shr.u64 	%rd4797, %rd4223, 7;
	xor.b64  	%rd4798, %rd4795, %rd4797;
	xor.b64  	%rd4799, %rd4798, %rd4796;
	add.s64 	%rd4800, %rd4327, %rd4210;
	add.s64 	%rd4801, %rd4800, %rd4794;
	add.s64 	%rd4802, %rd4801, %rd4799;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4191,%dummy}, %rd4789;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4192}, %rd4789;
	}
	shf.r.wrap.b32 	%r4193, %r4192, %r4191, 19;
	shf.r.wrap.b32 	%r4194, %r4191, %r4192, 19;
	mov.b64 	%rd4803, {%r4194, %r4193};
	shf.l.wrap.b32 	%r4195, %r4191, %r4192, 3;
	shf.l.wrap.b32 	%r4196, %r4192, %r4191, 3;
	mov.b64 	%rd4804, {%r4196, %r4195};
	shr.u64 	%rd4805, %rd4789, 6;
	xor.b64  	%rd4806, %rd4803, %rd4805;
	xor.b64  	%rd4807, %rd4806, %rd4804;
	shf.r.wrap.b32 	%r4197, %r3806, %r3805, 1;
	shf.r.wrap.b32 	%r4198, %r3805, %r3806, 1;
	mov.b64 	%rd4808, {%r4198, %r4197};
	shf.r.wrap.b32 	%r4199, %r3806, %r3805, 8;
	shf.r.wrap.b32 	%r4200, %r3805, %r3806, 8;
	mov.b64 	%rd4809, {%r4200, %r4199};
	shr.u64 	%rd4810, %rd4236, 7;
	xor.b64  	%rd4811, %rd4808, %rd4810;
	xor.b64  	%rd4812, %rd4811, %rd4809;
	add.s64 	%rd4813, %rd4340, %rd4223;
	add.s64 	%rd4814, %rd4813, %rd4807;
	add.s64 	%rd4815, %rd4814, %rd4812;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4201,%dummy}, %rd4802;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4202}, %rd4802;
	}
	shf.r.wrap.b32 	%r4203, %r4202, %r4201, 19;
	shf.r.wrap.b32 	%r4204, %r4201, %r4202, 19;
	mov.b64 	%rd4816, {%r4204, %r4203};
	shf.l.wrap.b32 	%r4205, %r4201, %r4202, 3;
	shf.l.wrap.b32 	%r4206, %r4202, %r4201, 3;
	mov.b64 	%rd4817, {%r4206, %r4205};
	shr.u64 	%rd4818, %rd4802, 6;
	xor.b64  	%rd4819, %rd4816, %rd4818;
	xor.b64  	%rd4820, %rd4819, %rd4817;
	shf.r.wrap.b32 	%r4207, %r3816, %r3815, 1;
	shf.r.wrap.b32 	%r4208, %r3815, %r3816, 1;
	mov.b64 	%rd4821, {%r4208, %r4207};
	shf.r.wrap.b32 	%r4209, %r3816, %r3815, 8;
	shf.r.wrap.b32 	%r4210, %r3815, %r3816, 8;
	mov.b64 	%rd4822, {%r4210, %r4209};
	shr.u64 	%rd4823, %rd4249, 7;
	xor.b64  	%rd4824, %rd4821, %rd4823;
	xor.b64  	%rd4825, %rd4824, %rd4822;
	add.s64 	%rd4826, %rd4353, %rd4236;
	add.s64 	%rd4827, %rd4826, %rd4820;
	add.s64 	%rd4828, %rd4827, %rd4825;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4211,%dummy}, %rd4815;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4212}, %rd4815;
	}
	shf.r.wrap.b32 	%r4213, %r4212, %r4211, 19;
	shf.r.wrap.b32 	%r4214, %r4211, %r4212, 19;
	mov.b64 	%rd4829, {%r4214, %r4213};
	shf.l.wrap.b32 	%r4215, %r4211, %r4212, 3;
	shf.l.wrap.b32 	%r4216, %r4212, %r4211, 3;
	mov.b64 	%rd4830, {%r4216, %r4215};
	shr.u64 	%rd4831, %rd4815, 6;
	xor.b64  	%rd4832, %rd4829, %rd4831;
	xor.b64  	%rd4833, %rd4832, %rd4830;
	shf.r.wrap.b32 	%r4217, %r3826, %r3825, 1;
	shf.r.wrap.b32 	%r4218, %r3825, %r3826, 1;
	mov.b64 	%rd4834, {%r4218, %r4217};
	shf.r.wrap.b32 	%r4219, %r3826, %r3825, 8;
	shf.r.wrap.b32 	%r4220, %r3825, %r3826, 8;
	mov.b64 	%rd4835, {%r4220, %r4219};
	shr.u64 	%rd4836, %rd4262, 7;
	xor.b64  	%rd4837, %rd4834, %rd4836;
	xor.b64  	%rd4838, %rd4837, %rd4835;
	add.s64 	%rd4839, %rd4366, %rd4249;
	add.s64 	%rd4840, %rd4839, %rd4833;
	add.s64 	%rd4841, %rd4840, %rd4838;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4221,%dummy}, %rd4828;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4222}, %rd4828;
	}
	shf.r.wrap.b32 	%r4223, %r4222, %r4221, 19;
	shf.r.wrap.b32 	%r4224, %r4221, %r4222, 19;
	mov.b64 	%rd4842, {%r4224, %r4223};
	shf.l.wrap.b32 	%r4225, %r4221, %r4222, 3;
	shf.l.wrap.b32 	%r4226, %r4222, %r4221, 3;
	mov.b64 	%rd4843, {%r4226, %r4225};
	shr.u64 	%rd4844, %rd4828, 6;
	xor.b64  	%rd4845, %rd4842, %rd4844;
	xor.b64  	%rd4846, %rd4845, %rd4843;
	shf.r.wrap.b32 	%r4227, %r3836, %r3835, 1;
	shf.r.wrap.b32 	%r4228, %r3835, %r3836, 1;
	mov.b64 	%rd4847, {%r4228, %r4227};
	shf.r.wrap.b32 	%r4229, %r3836, %r3835, 8;
	shf.r.wrap.b32 	%r4230, %r3835, %r3836, 8;
	mov.b64 	%rd4848, {%r4230, %r4229};
	shr.u64 	%rd4849, %rd4275, 7;
	xor.b64  	%rd4850, %rd4847, %rd4849;
	xor.b64  	%rd4851, %rd4850, %rd4848;
	add.s64 	%rd4852, %rd4379, %rd4262;
	add.s64 	%rd4853, %rd4852, %rd4846;
	add.s64 	%rd4854, %rd4853, %rd4851;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4231,%dummy}, %rd4841;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4232}, %rd4841;
	}
	shf.r.wrap.b32 	%r4233, %r4232, %r4231, 19;
	shf.r.wrap.b32 	%r4234, %r4231, %r4232, 19;
	mov.b64 	%rd4855, {%r4234, %r4233};
	shf.l.wrap.b32 	%r4235, %r4231, %r4232, 3;
	shf.l.wrap.b32 	%r4236, %r4232, %r4231, 3;
	mov.b64 	%rd4856, {%r4236, %r4235};
	shr.u64 	%rd4857, %rd4841, 6;
	xor.b64  	%rd4858, %rd4855, %rd4857;
	xor.b64  	%rd4859, %rd4858, %rd4856;
	shf.r.wrap.b32 	%r4237, %r3846, %r3845, 1;
	shf.r.wrap.b32 	%r4238, %r3845, %r3846, 1;
	mov.b64 	%rd4860, {%r4238, %r4237};
	shf.r.wrap.b32 	%r4239, %r3846, %r3845, 8;
	shf.r.wrap.b32 	%r4240, %r3845, %r3846, 8;
	mov.b64 	%rd4861, {%r4240, %r4239};
	shr.u64 	%rd4862, %rd4288, 7;
	xor.b64  	%rd4863, %rd4860, %rd4862;
	xor.b64  	%rd4864, %rd4863, %rd4861;
	add.s64 	%rd4865, %rd4776, %rd4275;
	add.s64 	%rd4866, %rd4865, %rd4859;
	add.s64 	%rd4867, %rd4866, %rd4864;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4241,%dummy}, %rd4854;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4242}, %rd4854;
	}
	shf.r.wrap.b32 	%r4243, %r4242, %r4241, 19;
	shf.r.wrap.b32 	%r4244, %r4241, %r4242, 19;
	mov.b64 	%rd4868, {%r4244, %r4243};
	shf.l.wrap.b32 	%r4245, %r4241, %r4242, 3;
	shf.l.wrap.b32 	%r4246, %r4242, %r4241, 3;
	mov.b64 	%rd4869, {%r4246, %r4245};
	shr.u64 	%rd4870, %rd4854, 6;
	xor.b64  	%rd4871, %rd4868, %rd4870;
	xor.b64  	%rd4872, %rd4871, %rd4869;
	shf.r.wrap.b32 	%r4247, %r3856, %r3855, 1;
	shf.r.wrap.b32 	%r4248, %r3855, %r3856, 1;
	mov.b64 	%rd4873, {%r4248, %r4247};
	shf.r.wrap.b32 	%r4249, %r3856, %r3855, 8;
	shf.r.wrap.b32 	%r4250, %r3855, %r3856, 8;
	mov.b64 	%rd4874, {%r4250, %r4249};
	shr.u64 	%rd4875, %rd4301, 7;
	xor.b64  	%rd4876, %rd4873, %rd4875;
	xor.b64  	%rd4877, %rd4876, %rd4874;
	add.s64 	%rd4878, %rd4789, %rd4288;
	add.s64 	%rd4879, %rd4878, %rd4872;
	add.s64 	%rd4880, %rd4879, %rd4877;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4251,%dummy}, %rd4867;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4252}, %rd4867;
	}
	shf.r.wrap.b32 	%r4253, %r4252, %r4251, 19;
	shf.r.wrap.b32 	%r4254, %r4251, %r4252, 19;
	mov.b64 	%rd4881, {%r4254, %r4253};
	shf.l.wrap.b32 	%r4255, %r4251, %r4252, 3;
	shf.l.wrap.b32 	%r4256, %r4252, %r4251, 3;
	mov.b64 	%rd4882, {%r4256, %r4255};
	shr.u64 	%rd4883, %rd4867, 6;
	xor.b64  	%rd4884, %rd4881, %rd4883;
	xor.b64  	%rd4885, %rd4884, %rd4882;
	shf.r.wrap.b32 	%r4257, %r3866, %r3865, 1;
	shf.r.wrap.b32 	%r4258, %r3865, %r3866, 1;
	mov.b64 	%rd4886, {%r4258, %r4257};
	shf.r.wrap.b32 	%r4259, %r3866, %r3865, 8;
	shf.r.wrap.b32 	%r4260, %r3865, %r3866, 8;
	mov.b64 	%rd4887, {%r4260, %r4259};
	shr.u64 	%rd4888, %rd4314, 7;
	xor.b64  	%rd4889, %rd4886, %rd4888;
	xor.b64  	%rd4890, %rd4889, %rd4887;
	add.s64 	%rd4891, %rd4802, %rd4301;
	add.s64 	%rd4892, %rd4891, %rd4885;
	add.s64 	%rd4893, %rd4892, %rd4890;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4261,%dummy}, %rd4880;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4262}, %rd4880;
	}
	shf.r.wrap.b32 	%r4263, %r4262, %r4261, 19;
	shf.r.wrap.b32 	%r4264, %r4261, %r4262, 19;
	mov.b64 	%rd4894, {%r4264, %r4263};
	shf.l.wrap.b32 	%r4265, %r4261, %r4262, 3;
	shf.l.wrap.b32 	%r4266, %r4262, %r4261, 3;
	mov.b64 	%rd4895, {%r4266, %r4265};
	shr.u64 	%rd4896, %rd4880, 6;
	xor.b64  	%rd4897, %rd4894, %rd4896;
	xor.b64  	%rd4898, %rd4897, %rd4895;
	shf.r.wrap.b32 	%r4267, %r3876, %r3875, 1;
	shf.r.wrap.b32 	%r4268, %r3875, %r3876, 1;
	mov.b64 	%rd4899, {%r4268, %r4267};
	shf.r.wrap.b32 	%r4269, %r3876, %r3875, 8;
	shf.r.wrap.b32 	%r4270, %r3875, %r3876, 8;
	mov.b64 	%rd4900, {%r4270, %r4269};
	shr.u64 	%rd4901, %rd4327, 7;
	xor.b64  	%rd4902, %rd4899, %rd4901;
	xor.b64  	%rd4903, %rd4902, %rd4900;
	add.s64 	%rd4904, %rd4815, %rd4314;
	add.s64 	%rd4905, %rd4904, %rd4898;
	add.s64 	%rd4906, %rd4905, %rd4903;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4271,%dummy}, %rd4893;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4272}, %rd4893;
	}
	shf.r.wrap.b32 	%r4273, %r4272, %r4271, 19;
	shf.r.wrap.b32 	%r4274, %r4271, %r4272, 19;
	mov.b64 	%rd4907, {%r4274, %r4273};
	shf.l.wrap.b32 	%r4275, %r4271, %r4272, 3;
	shf.l.wrap.b32 	%r4276, %r4272, %r4271, 3;
	mov.b64 	%rd4908, {%r4276, %r4275};
	shr.u64 	%rd4909, %rd4893, 6;
	xor.b64  	%rd4910, %rd4907, %rd4909;
	xor.b64  	%rd4911, %rd4910, %rd4908;
	shf.r.wrap.b32 	%r4277, %r3886, %r3885, 1;
	shf.r.wrap.b32 	%r4278, %r3885, %r3886, 1;
	mov.b64 	%rd4912, {%r4278, %r4277};
	shf.r.wrap.b32 	%r4279, %r3886, %r3885, 8;
	shf.r.wrap.b32 	%r4280, %r3885, %r3886, 8;
	mov.b64 	%rd4913, {%r4280, %r4279};
	shr.u64 	%rd4914, %rd4340, 7;
	xor.b64  	%rd4915, %rd4912, %rd4914;
	xor.b64  	%rd4916, %rd4915, %rd4913;
	add.s64 	%rd4917, %rd4828, %rd4327;
	add.s64 	%rd4918, %rd4917, %rd4911;
	add.s64 	%rd4919, %rd4918, %rd4916;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4281,%dummy}, %rd4906;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4282}, %rd4906;
	}
	shf.r.wrap.b32 	%r4283, %r4282, %r4281, 19;
	shf.r.wrap.b32 	%r4284, %r4281, %r4282, 19;
	mov.b64 	%rd4920, {%r4284, %r4283};
	shf.l.wrap.b32 	%r4285, %r4281, %r4282, 3;
	shf.l.wrap.b32 	%r4286, %r4282, %r4281, 3;
	mov.b64 	%rd4921, {%r4286, %r4285};
	shr.u64 	%rd4922, %rd4906, 6;
	xor.b64  	%rd4923, %rd4920, %rd4922;
	xor.b64  	%rd4924, %rd4923, %rd4921;
	shf.r.wrap.b32 	%r4287, %r3896, %r3895, 1;
	shf.r.wrap.b32 	%r4288, %r3895, %r3896, 1;
	mov.b64 	%rd4925, {%r4288, %r4287};
	shf.r.wrap.b32 	%r4289, %r3896, %r3895, 8;
	shf.r.wrap.b32 	%r4290, %r3895, %r3896, 8;
	mov.b64 	%rd4926, {%r4290, %r4289};
	shr.u64 	%rd4927, %rd4353, 7;
	xor.b64  	%rd4928, %rd4925, %rd4927;
	xor.b64  	%rd4929, %rd4928, %rd4926;
	add.s64 	%rd4930, %rd4841, %rd4340;
	add.s64 	%rd4931, %rd4930, %rd4924;
	add.s64 	%rd4932, %rd4931, %rd4929;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4291,%dummy}, %rd4919;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4292}, %rd4919;
	}
	shf.r.wrap.b32 	%r4293, %r4292, %r4291, 19;
	shf.r.wrap.b32 	%r4294, %r4291, %r4292, 19;
	mov.b64 	%rd4933, {%r4294, %r4293};
	shf.l.wrap.b32 	%r4295, %r4291, %r4292, 3;
	shf.l.wrap.b32 	%r4296, %r4292, %r4291, 3;
	mov.b64 	%rd4934, {%r4296, %r4295};
	shr.u64 	%rd4935, %rd4919, 6;
	xor.b64  	%rd4936, %rd4933, %rd4935;
	xor.b64  	%rd4937, %rd4936, %rd4934;
	shf.r.wrap.b32 	%r4297, %r4162, %r4161, 1;
	shf.r.wrap.b32 	%r4298, %r4161, %r4162, 1;
	mov.b64 	%rd4938, {%r4298, %r4297};
	shf.r.wrap.b32 	%r4299, %r4162, %r4161, 8;
	shf.r.wrap.b32 	%r4300, %r4161, %r4162, 8;
	mov.b64 	%rd4939, {%r4300, %r4299};
	shr.u64 	%rd4940, %rd4366, 7;
	xor.b64  	%rd4941, %rd4938, %rd4940;
	xor.b64  	%rd4942, %rd4941, %rd4939;
	add.s64 	%rd4943, %rd4854, %rd4353;
	add.s64 	%rd4944, %rd4943, %rd4937;
	add.s64 	%rd4945, %rd4944, %rd4942;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4301,%dummy}, %rd4932;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4302}, %rd4932;
	}
	shf.r.wrap.b32 	%r4303, %r4302, %r4301, 19;
	shf.r.wrap.b32 	%r4304, %r4301, %r4302, 19;
	mov.b64 	%rd4946, {%r4304, %r4303};
	shf.l.wrap.b32 	%r4305, %r4301, %r4302, 3;
	shf.l.wrap.b32 	%r4306, %r4302, %r4301, 3;
	mov.b64 	%rd4947, {%r4306, %r4305};
	shr.u64 	%rd4948, %rd4932, 6;
	xor.b64  	%rd4949, %rd4946, %rd4948;
	xor.b64  	%rd4950, %rd4949, %rd4947;
	shf.r.wrap.b32 	%r4307, %r4172, %r4171, 1;
	shf.r.wrap.b32 	%r4308, %r4171, %r4172, 1;
	mov.b64 	%rd4951, {%r4308, %r4307};
	shf.r.wrap.b32 	%r4309, %r4172, %r4171, 8;
	shf.r.wrap.b32 	%r4310, %r4171, %r4172, 8;
	mov.b64 	%rd4952, {%r4310, %r4309};
	shr.u64 	%rd4953, %rd4379, 7;
	xor.b64  	%rd4954, %rd4951, %rd4953;
	xor.b64  	%rd4955, %rd4954, %rd4952;
	add.s64 	%rd4956, %rd4867, %rd4366;
	add.s64 	%rd4957, %rd4956, %rd4950;
	add.s64 	%rd4958, %rd4957, %rd4955;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4311,%dummy}, %rd4945;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4312}, %rd4945;
	}
	shf.r.wrap.b32 	%r4313, %r4312, %r4311, 19;
	shf.r.wrap.b32 	%r4314, %r4311, %r4312, 19;
	mov.b64 	%rd4959, {%r4314, %r4313};
	shf.l.wrap.b32 	%r4315, %r4311, %r4312, 3;
	shf.l.wrap.b32 	%r4316, %r4312, %r4311, 3;
	mov.b64 	%rd4960, {%r4316, %r4315};
	shr.u64 	%rd4961, %rd4945, 6;
	xor.b64  	%rd4962, %rd4959, %rd4961;
	xor.b64  	%rd4963, %rd4962, %rd4960;
	shf.r.wrap.b32 	%r4317, %r4182, %r4181, 1;
	shf.r.wrap.b32 	%r4318, %r4181, %r4182, 1;
	mov.b64 	%rd4964, {%r4318, %r4317};
	shf.r.wrap.b32 	%r4319, %r4182, %r4181, 8;
	shf.r.wrap.b32 	%r4320, %r4181, %r4182, 8;
	mov.b64 	%rd4965, {%r4320, %r4319};
	shr.u64 	%rd4966, %rd4776, 7;
	xor.b64  	%rd4967, %rd4964, %rd4966;
	xor.b64  	%rd4968, %rd4967, %rd4965;
	add.s64 	%rd4969, %rd4880, %rd4379;
	add.s64 	%rd4970, %rd4969, %rd4963;
	add.s64 	%rd4971, %rd4970, %rd4968;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4321,%dummy}, %rd4752;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4322}, %rd4752;
	}
	shf.r.wrap.b32 	%r4323, %r4322, %r4321, 14;
	shf.r.wrap.b32 	%r4324, %r4321, %r4322, 14;
	mov.b64 	%rd4972, {%r4324, %r4323};
	shf.r.wrap.b32 	%r4325, %r4322, %r4321, 18;
	shf.r.wrap.b32 	%r4326, %r4321, %r4322, 18;
	mov.b64 	%rd4973, {%r4326, %r4325};
	xor.b64  	%rd4974, %rd4973, %rd4972;
	shf.l.wrap.b32 	%r4327, %r4321, %r4322, 23;
	shf.l.wrap.b32 	%r4328, %r4322, %r4321, 23;
	mov.b64 	%rd4975, {%r4328, %r4327};
	xor.b64  	%rd4976, %rd4974, %rd4975;
	xor.b64  	%rd4977, %rd4728, %rd4704;
	and.b64  	%rd4978, %rd4977, %rd4752;
	xor.b64  	%rd4979, %rd4978, %rd4704;
	add.s64 	%rd4980, %rd4979, %rd4680;
	add.s64 	%rd4981, %rd4980, %rd4776;
	add.s64 	%rd4982, %rd4981, %rd8938;
	add.s64 	%rd4983, %rd4982, %rd4976;
	add.s64 	%rd4984, %rd4983, %rd4691;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4329,%dummy}, %rd4763;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4330}, %rd4763;
	}
	shf.r.wrap.b32 	%r4331, %r4330, %r4329, 28;
	shf.r.wrap.b32 	%r4332, %r4329, %r4330, 28;
	mov.b64 	%rd4985, {%r4332, %r4331};
	shf.l.wrap.b32 	%r4333, %r4329, %r4330, 30;
	shf.l.wrap.b32 	%r4334, %r4330, %r4329, 30;
	mov.b64 	%rd4986, {%r4334, %r4333};
	xor.b64  	%rd4987, %rd4986, %rd4985;
	shf.l.wrap.b32 	%r4335, %r4329, %r4330, 25;
	shf.l.wrap.b32 	%r4336, %r4330, %r4329, 25;
	mov.b64 	%rd4988, {%r4336, %r4335};
	xor.b64  	%rd4989, %rd4987, %rd4988;
	xor.b64  	%rd4990, %rd4763, %rd4715;
	xor.b64  	%rd4991, %rd4763, %rd4739;
	and.b64  	%rd4992, %rd4991, %rd4990;
	xor.b64  	%rd4993, %rd4992, %rd4763;
	add.s64 	%rd4994, %rd4983, %rd4993;
	add.s64 	%rd4995, %rd4994, %rd4989;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4337,%dummy}, %rd4984;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4338}, %rd4984;
	}
	shf.r.wrap.b32 	%r4339, %r4338, %r4337, 14;
	shf.r.wrap.b32 	%r4340, %r4337, %r4338, 14;
	mov.b64 	%rd4996, {%r4340, %r4339};
	shf.r.wrap.b32 	%r4341, %r4338, %r4337, 18;
	shf.r.wrap.b32 	%r4342, %r4337, %r4338, 18;
	mov.b64 	%rd4997, {%r4342, %r4341};
	xor.b64  	%rd4998, %rd4997, %rd4996;
	shf.l.wrap.b32 	%r4343, %r4337, %r4338, 23;
	shf.l.wrap.b32 	%r4344, %r4338, %r4337, 23;
	mov.b64 	%rd4999, {%r4344, %r4343};
	xor.b64  	%rd5000, %rd4998, %rd4999;
	xor.b64  	%rd5001, %rd4752, %rd4728;
	and.b64  	%rd5002, %rd4984, %rd5001;
	xor.b64  	%rd5003, %rd5002, %rd4728;
	add.s64 	%rd5004, %rd4789, %rd4704;
	add.s64 	%rd5005, %rd5004, %rd8937;
	add.s64 	%rd5006, %rd5005, %rd5003;
	add.s64 	%rd5007, %rd5006, %rd5000;
	add.s64 	%rd5008, %rd5007, %rd4715;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4345,%dummy}, %rd4995;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4346}, %rd4995;
	}
	shf.r.wrap.b32 	%r4347, %r4346, %r4345, 28;
	shf.r.wrap.b32 	%r4348, %r4345, %r4346, 28;
	mov.b64 	%rd5009, {%r4348, %r4347};
	shf.l.wrap.b32 	%r4349, %r4345, %r4346, 30;
	shf.l.wrap.b32 	%r4350, %r4346, %r4345, 30;
	mov.b64 	%rd5010, {%r4350, %r4349};
	xor.b64  	%rd5011, %rd5010, %rd5009;
	shf.l.wrap.b32 	%r4351, %r4345, %r4346, 25;
	shf.l.wrap.b32 	%r4352, %r4346, %r4345, 25;
	mov.b64 	%rd5012, {%r4352, %r4351};
	xor.b64  	%rd5013, %rd5011, %rd5012;
	xor.b64  	%rd5014, %rd4995, %rd4739;
	xor.b64  	%rd5015, %rd4995, %rd4763;
	and.b64  	%rd5016, %rd5015, %rd5014;
	xor.b64  	%rd5017, %rd5016, %rd4995;
	add.s64 	%rd5018, %rd5007, %rd5017;
	add.s64 	%rd5019, %rd5018, %rd5013;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4353,%dummy}, %rd5008;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4354}, %rd5008;
	}
	shf.r.wrap.b32 	%r4355, %r4354, %r4353, 14;
	shf.r.wrap.b32 	%r4356, %r4353, %r4354, 14;
	mov.b64 	%rd5020, {%r4356, %r4355};
	shf.r.wrap.b32 	%r4357, %r4354, %r4353, 18;
	shf.r.wrap.b32 	%r4358, %r4353, %r4354, 18;
	mov.b64 	%rd5021, {%r4358, %r4357};
	xor.b64  	%rd5022, %rd5021, %rd5020;
	shf.l.wrap.b32 	%r4359, %r4353, %r4354, 23;
	shf.l.wrap.b32 	%r4360, %r4354, %r4353, 23;
	mov.b64 	%rd5023, {%r4360, %r4359};
	xor.b64  	%rd5024, %rd5022, %rd5023;
	xor.b64  	%rd5025, %rd4984, %rd4752;
	and.b64  	%rd5026, %rd5008, %rd5025;
	xor.b64  	%rd5027, %rd5026, %rd4752;
	add.s64 	%rd5028, %rd4802, %rd4728;
	add.s64 	%rd5029, %rd5028, %rd8936;
	add.s64 	%rd5030, %rd5029, %rd5027;
	add.s64 	%rd5031, %rd5030, %rd5024;
	add.s64 	%rd5032, %rd5031, %rd4739;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4361,%dummy}, %rd5019;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4362}, %rd5019;
	}
	shf.r.wrap.b32 	%r4363, %r4362, %r4361, 28;
	shf.r.wrap.b32 	%r4364, %r4361, %r4362, 28;
	mov.b64 	%rd5033, {%r4364, %r4363};
	shf.l.wrap.b32 	%r4365, %r4361, %r4362, 30;
	shf.l.wrap.b32 	%r4366, %r4362, %r4361, 30;
	mov.b64 	%rd5034, {%r4366, %r4365};
	xor.b64  	%rd5035, %rd5034, %rd5033;
	shf.l.wrap.b32 	%r4367, %r4361, %r4362, 25;
	shf.l.wrap.b32 	%r4368, %r4362, %r4361, 25;
	mov.b64 	%rd5036, {%r4368, %r4367};
	xor.b64  	%rd5037, %rd5035, %rd5036;
	xor.b64  	%rd5038, %rd5019, %rd4763;
	xor.b64  	%rd5039, %rd5019, %rd4995;
	and.b64  	%rd5040, %rd5039, %rd5038;
	xor.b64  	%rd5041, %rd5040, %rd5019;
	add.s64 	%rd5042, %rd5031, %rd5041;
	add.s64 	%rd5043, %rd5042, %rd5037;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4369,%dummy}, %rd5032;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4370}, %rd5032;
	}
	shf.r.wrap.b32 	%r4371, %r4370, %r4369, 14;
	shf.r.wrap.b32 	%r4372, %r4369, %r4370, 14;
	mov.b64 	%rd5044, {%r4372, %r4371};
	shf.r.wrap.b32 	%r4373, %r4370, %r4369, 18;
	shf.r.wrap.b32 	%r4374, %r4369, %r4370, 18;
	mov.b64 	%rd5045, {%r4374, %r4373};
	xor.b64  	%rd5046, %rd5045, %rd5044;
	shf.l.wrap.b32 	%r4375, %r4369, %r4370, 23;
	shf.l.wrap.b32 	%r4376, %r4370, %r4369, 23;
	mov.b64 	%rd5047, {%r4376, %r4375};
	xor.b64  	%rd5048, %rd5046, %rd5047;
	xor.b64  	%rd5049, %rd5008, %rd4984;
	and.b64  	%rd5050, %rd5032, %rd5049;
	xor.b64  	%rd5051, %rd5050, %rd4984;
	add.s64 	%rd5052, %rd4815, %rd4752;
	add.s64 	%rd5053, %rd5052, %rd8935;
	add.s64 	%rd5054, %rd5053, %rd5051;
	add.s64 	%rd5055, %rd5054, %rd5048;
	add.s64 	%rd5056, %rd5055, %rd4763;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4377,%dummy}, %rd5043;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4378}, %rd5043;
	}
	shf.r.wrap.b32 	%r4379, %r4378, %r4377, 28;
	shf.r.wrap.b32 	%r4380, %r4377, %r4378, 28;
	mov.b64 	%rd5057, {%r4380, %r4379};
	shf.l.wrap.b32 	%r4381, %r4377, %r4378, 30;
	shf.l.wrap.b32 	%r4382, %r4378, %r4377, 30;
	mov.b64 	%rd5058, {%r4382, %r4381};
	xor.b64  	%rd5059, %rd5058, %rd5057;
	shf.l.wrap.b32 	%r4383, %r4377, %r4378, 25;
	shf.l.wrap.b32 	%r4384, %r4378, %r4377, 25;
	mov.b64 	%rd5060, {%r4384, %r4383};
	xor.b64  	%rd5061, %rd5059, %rd5060;
	xor.b64  	%rd5062, %rd5043, %rd4995;
	xor.b64  	%rd5063, %rd5043, %rd5019;
	and.b64  	%rd5064, %rd5063, %rd5062;
	xor.b64  	%rd5065, %rd5064, %rd5043;
	add.s64 	%rd5066, %rd5055, %rd5065;
	add.s64 	%rd5067, %rd5066, %rd5061;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4385,%dummy}, %rd5056;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4386}, %rd5056;
	}
	shf.r.wrap.b32 	%r4387, %r4386, %r4385, 14;
	shf.r.wrap.b32 	%r4388, %r4385, %r4386, 14;
	mov.b64 	%rd5068, {%r4388, %r4387};
	shf.r.wrap.b32 	%r4389, %r4386, %r4385, 18;
	shf.r.wrap.b32 	%r4390, %r4385, %r4386, 18;
	mov.b64 	%rd5069, {%r4390, %r4389};
	xor.b64  	%rd5070, %rd5069, %rd5068;
	shf.l.wrap.b32 	%r4391, %r4385, %r4386, 23;
	shf.l.wrap.b32 	%r4392, %r4386, %r4385, 23;
	mov.b64 	%rd5071, {%r4392, %r4391};
	xor.b64  	%rd5072, %rd5070, %rd5071;
	xor.b64  	%rd5073, %rd5032, %rd5008;
	and.b64  	%rd5074, %rd5056, %rd5073;
	xor.b64  	%rd5075, %rd5074, %rd5008;
	add.s64 	%rd5076, %rd4984, %rd4828;
	add.s64 	%rd5077, %rd5076, %rd8934;
	add.s64 	%rd5078, %rd5077, %rd5075;
	add.s64 	%rd5079, %rd5078, %rd5072;
	add.s64 	%rd5080, %rd5079, %rd4995;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4393,%dummy}, %rd5067;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4394}, %rd5067;
	}
	shf.r.wrap.b32 	%r4395, %r4394, %r4393, 28;
	shf.r.wrap.b32 	%r4396, %r4393, %r4394, 28;
	mov.b64 	%rd5081, {%r4396, %r4395};
	shf.l.wrap.b32 	%r4397, %r4393, %r4394, 30;
	shf.l.wrap.b32 	%r4398, %r4394, %r4393, 30;
	mov.b64 	%rd5082, {%r4398, %r4397};
	xor.b64  	%rd5083, %rd5082, %rd5081;
	shf.l.wrap.b32 	%r4399, %r4393, %r4394, 25;
	shf.l.wrap.b32 	%r4400, %r4394, %r4393, 25;
	mov.b64 	%rd5084, {%r4400, %r4399};
	xor.b64  	%rd5085, %rd5083, %rd5084;
	xor.b64  	%rd5086, %rd5067, %rd5019;
	xor.b64  	%rd5087, %rd5067, %rd5043;
	and.b64  	%rd5088, %rd5087, %rd5086;
	xor.b64  	%rd5089, %rd5088, %rd5067;
	add.s64 	%rd5090, %rd5079, %rd5089;
	add.s64 	%rd5091, %rd5090, %rd5085;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4401,%dummy}, %rd5080;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4402}, %rd5080;
	}
	shf.r.wrap.b32 	%r4403, %r4402, %r4401, 14;
	shf.r.wrap.b32 	%r4404, %r4401, %r4402, 14;
	mov.b64 	%rd5092, {%r4404, %r4403};
	shf.r.wrap.b32 	%r4405, %r4402, %r4401, 18;
	shf.r.wrap.b32 	%r4406, %r4401, %r4402, 18;
	mov.b64 	%rd5093, {%r4406, %r4405};
	xor.b64  	%rd5094, %rd5093, %rd5092;
	shf.l.wrap.b32 	%r4407, %r4401, %r4402, 23;
	shf.l.wrap.b32 	%r4408, %r4402, %r4401, 23;
	mov.b64 	%rd5095, {%r4408, %r4407};
	xor.b64  	%rd5096, %rd5094, %rd5095;
	xor.b64  	%rd5097, %rd5056, %rd5032;
	and.b64  	%rd5098, %rd5080, %rd5097;
	xor.b64  	%rd5099, %rd5098, %rd5032;
	add.s64 	%rd5100, %rd5008, %rd4841;
	add.s64 	%rd5101, %rd5100, %rd8933;
	add.s64 	%rd5102, %rd5101, %rd5099;
	add.s64 	%rd5103, %rd5102, %rd5096;
	add.s64 	%rd5104, %rd5103, %rd5019;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4409,%dummy}, %rd5091;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4410}, %rd5091;
	}
	shf.r.wrap.b32 	%r4411, %r4410, %r4409, 28;
	shf.r.wrap.b32 	%r4412, %r4409, %r4410, 28;
	mov.b64 	%rd5105, {%r4412, %r4411};
	shf.l.wrap.b32 	%r4413, %r4409, %r4410, 30;
	shf.l.wrap.b32 	%r4414, %r4410, %r4409, 30;
	mov.b64 	%rd5106, {%r4414, %r4413};
	xor.b64  	%rd5107, %rd5106, %rd5105;
	shf.l.wrap.b32 	%r4415, %r4409, %r4410, 25;
	shf.l.wrap.b32 	%r4416, %r4410, %r4409, 25;
	mov.b64 	%rd5108, {%r4416, %r4415};
	xor.b64  	%rd5109, %rd5107, %rd5108;
	xor.b64  	%rd5110, %rd5091, %rd5043;
	xor.b64  	%rd5111, %rd5091, %rd5067;
	and.b64  	%rd5112, %rd5111, %rd5110;
	xor.b64  	%rd5113, %rd5112, %rd5091;
	add.s64 	%rd5114, %rd5103, %rd5113;
	add.s64 	%rd5115, %rd5114, %rd5109;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4417,%dummy}, %rd5104;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4418}, %rd5104;
	}
	shf.r.wrap.b32 	%r4419, %r4418, %r4417, 14;
	shf.r.wrap.b32 	%r4420, %r4417, %r4418, 14;
	mov.b64 	%rd5116, {%r4420, %r4419};
	shf.r.wrap.b32 	%r4421, %r4418, %r4417, 18;
	shf.r.wrap.b32 	%r4422, %r4417, %r4418, 18;
	mov.b64 	%rd5117, {%r4422, %r4421};
	xor.b64  	%rd5118, %rd5117, %rd5116;
	shf.l.wrap.b32 	%r4423, %r4417, %r4418, 23;
	shf.l.wrap.b32 	%r4424, %r4418, %r4417, 23;
	mov.b64 	%rd5119, {%r4424, %r4423};
	xor.b64  	%rd5120, %rd5118, %rd5119;
	xor.b64  	%rd5121, %rd5080, %rd5056;
	and.b64  	%rd5122, %rd5104, %rd5121;
	xor.b64  	%rd5123, %rd5122, %rd5056;
	add.s64 	%rd5124, %rd5032, %rd4854;
	add.s64 	%rd5125, %rd5124, %rd8932;
	add.s64 	%rd5126, %rd5125, %rd5123;
	add.s64 	%rd5127, %rd5126, %rd5120;
	add.s64 	%rd5128, %rd5127, %rd5043;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4425,%dummy}, %rd5115;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4426}, %rd5115;
	}
	shf.r.wrap.b32 	%r4427, %r4426, %r4425, 28;
	shf.r.wrap.b32 	%r4428, %r4425, %r4426, 28;
	mov.b64 	%rd5129, {%r4428, %r4427};
	shf.l.wrap.b32 	%r4429, %r4425, %r4426, 30;
	shf.l.wrap.b32 	%r4430, %r4426, %r4425, 30;
	mov.b64 	%rd5130, {%r4430, %r4429};
	xor.b64  	%rd5131, %rd5130, %rd5129;
	shf.l.wrap.b32 	%r4431, %r4425, %r4426, 25;
	shf.l.wrap.b32 	%r4432, %r4426, %r4425, 25;
	mov.b64 	%rd5132, {%r4432, %r4431};
	xor.b64  	%rd5133, %rd5131, %rd5132;
	xor.b64  	%rd5134, %rd5115, %rd5067;
	xor.b64  	%rd5135, %rd5115, %rd5091;
	and.b64  	%rd5136, %rd5135, %rd5134;
	xor.b64  	%rd5137, %rd5136, %rd5115;
	add.s64 	%rd5138, %rd5127, %rd5137;
	add.s64 	%rd5139, %rd5138, %rd5133;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4433,%dummy}, %rd5128;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4434}, %rd5128;
	}
	shf.r.wrap.b32 	%r4435, %r4434, %r4433, 14;
	shf.r.wrap.b32 	%r4436, %r4433, %r4434, 14;
	mov.b64 	%rd5140, {%r4436, %r4435};
	shf.r.wrap.b32 	%r4437, %r4434, %r4433, 18;
	shf.r.wrap.b32 	%r4438, %r4433, %r4434, 18;
	mov.b64 	%rd5141, {%r4438, %r4437};
	xor.b64  	%rd5142, %rd5141, %rd5140;
	shf.l.wrap.b32 	%r4439, %r4433, %r4434, 23;
	shf.l.wrap.b32 	%r4440, %r4434, %r4433, 23;
	mov.b64 	%rd5143, {%r4440, %r4439};
	xor.b64  	%rd5144, %rd5142, %rd5143;
	xor.b64  	%rd5145, %rd5104, %rd5080;
	and.b64  	%rd5146, %rd5128, %rd5145;
	xor.b64  	%rd5147, %rd5146, %rd5080;
	add.s64 	%rd5148, %rd5056, %rd4867;
	add.s64 	%rd5149, %rd5148, %rd8931;
	add.s64 	%rd5150, %rd5149, %rd5147;
	add.s64 	%rd5151, %rd5150, %rd5144;
	add.s64 	%rd5152, %rd5151, %rd5067;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4441,%dummy}, %rd5139;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4442}, %rd5139;
	}
	shf.r.wrap.b32 	%r4443, %r4442, %r4441, 28;
	shf.r.wrap.b32 	%r4444, %r4441, %r4442, 28;
	mov.b64 	%rd5153, {%r4444, %r4443};
	shf.l.wrap.b32 	%r4445, %r4441, %r4442, 30;
	shf.l.wrap.b32 	%r4446, %r4442, %r4441, 30;
	mov.b64 	%rd5154, {%r4446, %r4445};
	xor.b64  	%rd5155, %rd5154, %rd5153;
	shf.l.wrap.b32 	%r4447, %r4441, %r4442, 25;
	shf.l.wrap.b32 	%r4448, %r4442, %r4441, 25;
	mov.b64 	%rd5156, {%r4448, %r4447};
	xor.b64  	%rd5157, %rd5155, %rd5156;
	xor.b64  	%rd5158, %rd5139, %rd5091;
	xor.b64  	%rd5159, %rd5139, %rd5115;
	and.b64  	%rd5160, %rd5159, %rd5158;
	xor.b64  	%rd5161, %rd5160, %rd5139;
	add.s64 	%rd5162, %rd5151, %rd5161;
	add.s64 	%rd5163, %rd5162, %rd5157;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4449,%dummy}, %rd5152;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4450}, %rd5152;
	}
	shf.r.wrap.b32 	%r4451, %r4450, %r4449, 14;
	shf.r.wrap.b32 	%r4452, %r4449, %r4450, 14;
	mov.b64 	%rd5164, {%r4452, %r4451};
	shf.r.wrap.b32 	%r4453, %r4450, %r4449, 18;
	shf.r.wrap.b32 	%r4454, %r4449, %r4450, 18;
	mov.b64 	%rd5165, {%r4454, %r4453};
	xor.b64  	%rd5166, %rd5165, %rd5164;
	shf.l.wrap.b32 	%r4455, %r4449, %r4450, 23;
	shf.l.wrap.b32 	%r4456, %r4450, %r4449, 23;
	mov.b64 	%rd5167, {%r4456, %r4455};
	xor.b64  	%rd5168, %rd5166, %rd5167;
	xor.b64  	%rd5169, %rd5128, %rd5104;
	and.b64  	%rd5170, %rd5152, %rd5169;
	xor.b64  	%rd5171, %rd5170, %rd5104;
	add.s64 	%rd5172, %rd5080, %rd4880;
	add.s64 	%rd5173, %rd5172, %rd8930;
	add.s64 	%rd5174, %rd5173, %rd5171;
	add.s64 	%rd5175, %rd5174, %rd5168;
	add.s64 	%rd5176, %rd5175, %rd5091;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4457,%dummy}, %rd5163;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4458}, %rd5163;
	}
	shf.r.wrap.b32 	%r4459, %r4458, %r4457, 28;
	shf.r.wrap.b32 	%r4460, %r4457, %r4458, 28;
	mov.b64 	%rd5177, {%r4460, %r4459};
	shf.l.wrap.b32 	%r4461, %r4457, %r4458, 30;
	shf.l.wrap.b32 	%r4462, %r4458, %r4457, 30;
	mov.b64 	%rd5178, {%r4462, %r4461};
	xor.b64  	%rd5179, %rd5178, %rd5177;
	shf.l.wrap.b32 	%r4463, %r4457, %r4458, 25;
	shf.l.wrap.b32 	%r4464, %r4458, %r4457, 25;
	mov.b64 	%rd5180, {%r4464, %r4463};
	xor.b64  	%rd5181, %rd5179, %rd5180;
	xor.b64  	%rd5182, %rd5163, %rd5115;
	xor.b64  	%rd5183, %rd5163, %rd5139;
	and.b64  	%rd5184, %rd5183, %rd5182;
	xor.b64  	%rd5185, %rd5184, %rd5163;
	add.s64 	%rd5186, %rd5175, %rd5185;
	add.s64 	%rd5187, %rd5186, %rd5181;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4465,%dummy}, %rd5176;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4466}, %rd5176;
	}
	shf.r.wrap.b32 	%r4467, %r4466, %r4465, 14;
	shf.r.wrap.b32 	%r4468, %r4465, %r4466, 14;
	mov.b64 	%rd5188, {%r4468, %r4467};
	shf.r.wrap.b32 	%r4469, %r4466, %r4465, 18;
	shf.r.wrap.b32 	%r4470, %r4465, %r4466, 18;
	mov.b64 	%rd5189, {%r4470, %r4469};
	xor.b64  	%rd5190, %rd5189, %rd5188;
	shf.l.wrap.b32 	%r4471, %r4465, %r4466, 23;
	shf.l.wrap.b32 	%r4472, %r4466, %r4465, 23;
	mov.b64 	%rd5191, {%r4472, %r4471};
	xor.b64  	%rd5192, %rd5190, %rd5191;
	xor.b64  	%rd5193, %rd5152, %rd5128;
	and.b64  	%rd5194, %rd5176, %rd5193;
	xor.b64  	%rd5195, %rd5194, %rd5128;
	add.s64 	%rd5196, %rd5104, %rd4893;
	add.s64 	%rd5197, %rd5196, %rd8929;
	add.s64 	%rd5198, %rd5197, %rd5195;
	add.s64 	%rd5199, %rd5198, %rd5192;
	add.s64 	%rd5200, %rd5199, %rd5115;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4473,%dummy}, %rd5187;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4474}, %rd5187;
	}
	shf.r.wrap.b32 	%r4475, %r4474, %r4473, 28;
	shf.r.wrap.b32 	%r4476, %r4473, %r4474, 28;
	mov.b64 	%rd5201, {%r4476, %r4475};
	shf.l.wrap.b32 	%r4477, %r4473, %r4474, 30;
	shf.l.wrap.b32 	%r4478, %r4474, %r4473, 30;
	mov.b64 	%rd5202, {%r4478, %r4477};
	xor.b64  	%rd5203, %rd5202, %rd5201;
	shf.l.wrap.b32 	%r4479, %r4473, %r4474, 25;
	shf.l.wrap.b32 	%r4480, %r4474, %r4473, 25;
	mov.b64 	%rd5204, {%r4480, %r4479};
	xor.b64  	%rd5205, %rd5203, %rd5204;
	xor.b64  	%rd5206, %rd5187, %rd5139;
	xor.b64  	%rd5207, %rd5187, %rd5163;
	and.b64  	%rd5208, %rd5207, %rd5206;
	xor.b64  	%rd5209, %rd5208, %rd5187;
	add.s64 	%rd5210, %rd5199, %rd5209;
	add.s64 	%rd5211, %rd5210, %rd5205;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4481,%dummy}, %rd5200;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4482}, %rd5200;
	}
	shf.r.wrap.b32 	%r4483, %r4482, %r4481, 14;
	shf.r.wrap.b32 	%r4484, %r4481, %r4482, 14;
	mov.b64 	%rd5212, {%r4484, %r4483};
	shf.r.wrap.b32 	%r4485, %r4482, %r4481, 18;
	shf.r.wrap.b32 	%r4486, %r4481, %r4482, 18;
	mov.b64 	%rd5213, {%r4486, %r4485};
	xor.b64  	%rd5214, %rd5213, %rd5212;
	shf.l.wrap.b32 	%r4487, %r4481, %r4482, 23;
	shf.l.wrap.b32 	%r4488, %r4482, %r4481, 23;
	mov.b64 	%rd5215, {%r4488, %r4487};
	xor.b64  	%rd5216, %rd5214, %rd5215;
	xor.b64  	%rd5217, %rd5176, %rd5152;
	and.b64  	%rd5218, %rd5200, %rd5217;
	xor.b64  	%rd5219, %rd5218, %rd5152;
	add.s64 	%rd5220, %rd5128, %rd4906;
	add.s64 	%rd5221, %rd5220, %rd8928;
	add.s64 	%rd5222, %rd5221, %rd5219;
	add.s64 	%rd5223, %rd5222, %rd5216;
	add.s64 	%rd5224, %rd5223, %rd5139;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4489,%dummy}, %rd5211;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4490}, %rd5211;
	}
	shf.r.wrap.b32 	%r4491, %r4490, %r4489, 28;
	shf.r.wrap.b32 	%r4492, %r4489, %r4490, 28;
	mov.b64 	%rd5225, {%r4492, %r4491};
	shf.l.wrap.b32 	%r4493, %r4489, %r4490, 30;
	shf.l.wrap.b32 	%r4494, %r4490, %r4489, 30;
	mov.b64 	%rd5226, {%r4494, %r4493};
	xor.b64  	%rd5227, %rd5226, %rd5225;
	shf.l.wrap.b32 	%r4495, %r4489, %r4490, 25;
	shf.l.wrap.b32 	%r4496, %r4490, %r4489, 25;
	mov.b64 	%rd5228, {%r4496, %r4495};
	xor.b64  	%rd5229, %rd5227, %rd5228;
	xor.b64  	%rd5230, %rd5211, %rd5163;
	xor.b64  	%rd5231, %rd5211, %rd5187;
	and.b64  	%rd5232, %rd5231, %rd5230;
	xor.b64  	%rd5233, %rd5232, %rd5211;
	add.s64 	%rd5234, %rd5223, %rd5233;
	add.s64 	%rd5235, %rd5234, %rd5229;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4497,%dummy}, %rd5224;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4498}, %rd5224;
	}
	shf.r.wrap.b32 	%r4499, %r4498, %r4497, 14;
	shf.r.wrap.b32 	%r4500, %r4497, %r4498, 14;
	mov.b64 	%rd5236, {%r4500, %r4499};
	shf.r.wrap.b32 	%r4501, %r4498, %r4497, 18;
	shf.r.wrap.b32 	%r4502, %r4497, %r4498, 18;
	mov.b64 	%rd5237, {%r4502, %r4501};
	xor.b64  	%rd5238, %rd5237, %rd5236;
	shf.l.wrap.b32 	%r4503, %r4497, %r4498, 23;
	shf.l.wrap.b32 	%r4504, %r4498, %r4497, 23;
	mov.b64 	%rd5239, {%r4504, %r4503};
	xor.b64  	%rd5240, %rd5238, %rd5239;
	xor.b64  	%rd5241, %rd5200, %rd5176;
	and.b64  	%rd5242, %rd5224, %rd5241;
	xor.b64  	%rd5243, %rd5242, %rd5176;
	add.s64 	%rd5244, %rd5152, %rd4919;
	add.s64 	%rd5245, %rd5244, %rd8927;
	add.s64 	%rd5246, %rd5245, %rd5243;
	add.s64 	%rd5247, %rd5246, %rd5240;
	add.s64 	%rd5248, %rd5247, %rd5163;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4505,%dummy}, %rd5235;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4506}, %rd5235;
	}
	shf.r.wrap.b32 	%r4507, %r4506, %r4505, 28;
	shf.r.wrap.b32 	%r4508, %r4505, %r4506, 28;
	mov.b64 	%rd5249, {%r4508, %r4507};
	shf.l.wrap.b32 	%r4509, %r4505, %r4506, 30;
	shf.l.wrap.b32 	%r4510, %r4506, %r4505, 30;
	mov.b64 	%rd5250, {%r4510, %r4509};
	xor.b64  	%rd5251, %rd5250, %rd5249;
	shf.l.wrap.b32 	%r4511, %r4505, %r4506, 25;
	shf.l.wrap.b32 	%r4512, %r4506, %r4505, 25;
	mov.b64 	%rd5252, {%r4512, %r4511};
	xor.b64  	%rd5253, %rd5251, %rd5252;
	xor.b64  	%rd5254, %rd5235, %rd5187;
	xor.b64  	%rd5255, %rd5235, %rd5211;
	and.b64  	%rd5256, %rd5255, %rd5254;
	xor.b64  	%rd5257, %rd5256, %rd5235;
	add.s64 	%rd5258, %rd5247, %rd5257;
	add.s64 	%rd5259, %rd5258, %rd5253;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4513,%dummy}, %rd5248;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4514}, %rd5248;
	}
	shf.r.wrap.b32 	%r4515, %r4514, %r4513, 14;
	shf.r.wrap.b32 	%r4516, %r4513, %r4514, 14;
	mov.b64 	%rd5260, {%r4516, %r4515};
	shf.r.wrap.b32 	%r4517, %r4514, %r4513, 18;
	shf.r.wrap.b32 	%r4518, %r4513, %r4514, 18;
	mov.b64 	%rd5261, {%r4518, %r4517};
	xor.b64  	%rd5262, %rd5261, %rd5260;
	shf.l.wrap.b32 	%r4519, %r4513, %r4514, 23;
	shf.l.wrap.b32 	%r4520, %r4514, %r4513, 23;
	mov.b64 	%rd5263, {%r4520, %r4519};
	xor.b64  	%rd5264, %rd5262, %rd5263;
	xor.b64  	%rd5265, %rd5224, %rd5200;
	and.b64  	%rd5266, %rd5248, %rd5265;
	xor.b64  	%rd5267, %rd5266, %rd5200;
	add.s64 	%rd5268, %rd5176, %rd4932;
	add.s64 	%rd5269, %rd5268, %rd8926;
	add.s64 	%rd5270, %rd5269, %rd5267;
	add.s64 	%rd5271, %rd5270, %rd5264;
	add.s64 	%rd5272, %rd5271, %rd5187;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4521,%dummy}, %rd5259;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4522}, %rd5259;
	}
	shf.r.wrap.b32 	%r4523, %r4522, %r4521, 28;
	shf.r.wrap.b32 	%r4524, %r4521, %r4522, 28;
	mov.b64 	%rd5273, {%r4524, %r4523};
	shf.l.wrap.b32 	%r4525, %r4521, %r4522, 30;
	shf.l.wrap.b32 	%r4526, %r4522, %r4521, 30;
	mov.b64 	%rd5274, {%r4526, %r4525};
	xor.b64  	%rd5275, %rd5274, %rd5273;
	shf.l.wrap.b32 	%r4527, %r4521, %r4522, 25;
	shf.l.wrap.b32 	%r4528, %r4522, %r4521, 25;
	mov.b64 	%rd5276, {%r4528, %r4527};
	xor.b64  	%rd5277, %rd5275, %rd5276;
	xor.b64  	%rd5278, %rd5259, %rd5211;
	xor.b64  	%rd5279, %rd5259, %rd5235;
	and.b64  	%rd5280, %rd5279, %rd5278;
	xor.b64  	%rd5281, %rd5280, %rd5259;
	add.s64 	%rd5282, %rd5271, %rd5281;
	add.s64 	%rd5283, %rd5282, %rd5277;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4529,%dummy}, %rd5272;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4530}, %rd5272;
	}
	shf.r.wrap.b32 	%r4531, %r4530, %r4529, 14;
	shf.r.wrap.b32 	%r4532, %r4529, %r4530, 14;
	mov.b64 	%rd5284, {%r4532, %r4531};
	shf.r.wrap.b32 	%r4533, %r4530, %r4529, 18;
	shf.r.wrap.b32 	%r4534, %r4529, %r4530, 18;
	mov.b64 	%rd5285, {%r4534, %r4533};
	xor.b64  	%rd5286, %rd5285, %rd5284;
	shf.l.wrap.b32 	%r4535, %r4529, %r4530, 23;
	shf.l.wrap.b32 	%r4536, %r4530, %r4529, 23;
	mov.b64 	%rd5287, {%r4536, %r4535};
	xor.b64  	%rd5288, %rd5286, %rd5287;
	xor.b64  	%rd5289, %rd5248, %rd5224;
	and.b64  	%rd5290, %rd5272, %rd5289;
	xor.b64  	%rd5291, %rd5290, %rd5224;
	add.s64 	%rd5292, %rd5200, %rd4945;
	add.s64 	%rd5293, %rd5292, %rd8925;
	add.s64 	%rd5294, %rd5293, %rd5291;
	add.s64 	%rd5295, %rd5294, %rd5288;
	add.s64 	%rd5296, %rd5295, %rd5211;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4537,%dummy}, %rd5283;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4538}, %rd5283;
	}
	shf.r.wrap.b32 	%r4539, %r4538, %r4537, 28;
	shf.r.wrap.b32 	%r4540, %r4537, %r4538, 28;
	mov.b64 	%rd5297, {%r4540, %r4539};
	shf.l.wrap.b32 	%r4541, %r4537, %r4538, 30;
	shf.l.wrap.b32 	%r4542, %r4538, %r4537, 30;
	mov.b64 	%rd5298, {%r4542, %r4541};
	xor.b64  	%rd5299, %rd5298, %rd5297;
	shf.l.wrap.b32 	%r4543, %r4537, %r4538, 25;
	shf.l.wrap.b32 	%r4544, %r4538, %r4537, 25;
	mov.b64 	%rd5300, {%r4544, %r4543};
	xor.b64  	%rd5301, %rd5299, %rd5300;
	xor.b64  	%rd5302, %rd5283, %rd5235;
	xor.b64  	%rd5303, %rd5283, %rd5259;
	and.b64  	%rd5304, %rd5303, %rd5302;
	xor.b64  	%rd5305, %rd5304, %rd5283;
	add.s64 	%rd5306, %rd5295, %rd5305;
	add.s64 	%rd5307, %rd5306, %rd5301;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4545,%dummy}, %rd5296;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4546}, %rd5296;
	}
	shf.r.wrap.b32 	%r4547, %r4546, %r4545, 14;
	shf.r.wrap.b32 	%r4548, %r4545, %r4546, 14;
	mov.b64 	%rd5308, {%r4548, %r4547};
	shf.r.wrap.b32 	%r4549, %r4546, %r4545, 18;
	shf.r.wrap.b32 	%r4550, %r4545, %r4546, 18;
	mov.b64 	%rd5309, {%r4550, %r4549};
	xor.b64  	%rd5310, %rd5309, %rd5308;
	shf.l.wrap.b32 	%r4551, %r4545, %r4546, 23;
	shf.l.wrap.b32 	%r4552, %r4546, %r4545, 23;
	mov.b64 	%rd5311, {%r4552, %r4551};
	xor.b64  	%rd5312, %rd5310, %rd5311;
	xor.b64  	%rd5313, %rd5272, %rd5248;
	and.b64  	%rd5314, %rd5296, %rd5313;
	xor.b64  	%rd5315, %rd5314, %rd5248;
	add.s64 	%rd5316, %rd5224, %rd4958;
	add.s64 	%rd5317, %rd5316, %rd8924;
	add.s64 	%rd5318, %rd5317, %rd5315;
	add.s64 	%rd5319, %rd5318, %rd5312;
	add.s64 	%rd5320, %rd5319, %rd5235;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4553,%dummy}, %rd5307;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4554}, %rd5307;
	}
	shf.r.wrap.b32 	%r4555, %r4554, %r4553, 28;
	shf.r.wrap.b32 	%r4556, %r4553, %r4554, 28;
	mov.b64 	%rd5321, {%r4556, %r4555};
	shf.l.wrap.b32 	%r4557, %r4553, %r4554, 30;
	shf.l.wrap.b32 	%r4558, %r4554, %r4553, 30;
	mov.b64 	%rd5322, {%r4558, %r4557};
	xor.b64  	%rd5323, %rd5322, %rd5321;
	shf.l.wrap.b32 	%r4559, %r4553, %r4554, 25;
	shf.l.wrap.b32 	%r4560, %r4554, %r4553, 25;
	mov.b64 	%rd5324, {%r4560, %r4559};
	xor.b64  	%rd5325, %rd5323, %rd5324;
	xor.b64  	%rd5326, %rd5307, %rd5259;
	xor.b64  	%rd5327, %rd5307, %rd5283;
	and.b64  	%rd5328, %rd5327, %rd5326;
	xor.b64  	%rd5329, %rd5328, %rd5307;
	add.s64 	%rd5330, %rd5319, %rd5329;
	add.s64 	%rd5331, %rd5330, %rd5325;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4561,%dummy}, %rd5320;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4562}, %rd5320;
	}
	shf.r.wrap.b32 	%r4563, %r4562, %r4561, 14;
	shf.r.wrap.b32 	%r4564, %r4561, %r4562, 14;
	mov.b64 	%rd5332, {%r4564, %r4563};
	shf.r.wrap.b32 	%r4565, %r4562, %r4561, 18;
	shf.r.wrap.b32 	%r4566, %r4561, %r4562, 18;
	mov.b64 	%rd5333, {%r4566, %r4565};
	xor.b64  	%rd5334, %rd5333, %rd5332;
	shf.l.wrap.b32 	%r4567, %r4561, %r4562, 23;
	shf.l.wrap.b32 	%r4568, %r4562, %r4561, 23;
	mov.b64 	%rd5335, {%r4568, %r4567};
	xor.b64  	%rd5336, %rd5334, %rd5335;
	xor.b64  	%rd5337, %rd5296, %rd5272;
	and.b64  	%rd5338, %rd5320, %rd5337;
	xor.b64  	%rd5339, %rd5338, %rd5272;
	add.s64 	%rd5340, %rd5248, %rd4971;
	add.s64 	%rd5341, %rd5340, %rd8923;
	add.s64 	%rd5342, %rd5341, %rd5339;
	add.s64 	%rd5343, %rd5342, %rd5336;
	add.s64 	%rd5344, %rd5343, %rd5259;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4569,%dummy}, %rd5331;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4570}, %rd5331;
	}
	shf.r.wrap.b32 	%r4571, %r4570, %r4569, 28;
	shf.r.wrap.b32 	%r4572, %r4569, %r4570, 28;
	mov.b64 	%rd5345, {%r4572, %r4571};
	shf.l.wrap.b32 	%r4573, %r4569, %r4570, 30;
	shf.l.wrap.b32 	%r4574, %r4570, %r4569, 30;
	mov.b64 	%rd5346, {%r4574, %r4573};
	xor.b64  	%rd5347, %rd5346, %rd5345;
	shf.l.wrap.b32 	%r4575, %r4569, %r4570, 25;
	shf.l.wrap.b32 	%r4576, %r4570, %r4569, 25;
	mov.b64 	%rd5348, {%r4576, %r4575};
	xor.b64  	%rd5349, %rd5347, %rd5348;
	xor.b64  	%rd5350, %rd5331, %rd5283;
	xor.b64  	%rd5351, %rd5331, %rd5307;
	and.b64  	%rd5352, %rd5351, %rd5350;
	xor.b64  	%rd5353, %rd5352, %rd5331;
	add.s64 	%rd5354, %rd5343, %rd5353;
	add.s64 	%rd5355, %rd5354, %rd5349;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4577,%dummy}, %rd4958;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4578}, %rd4958;
	}
	shf.r.wrap.b32 	%r4579, %r4578, %r4577, 19;
	shf.r.wrap.b32 	%r4580, %r4577, %r4578, 19;
	mov.b64 	%rd5356, {%r4580, %r4579};
	shf.l.wrap.b32 	%r4581, %r4577, %r4578, 3;
	shf.l.wrap.b32 	%r4582, %r4578, %r4577, 3;
	mov.b64 	%rd5357, {%r4582, %r4581};
	shr.u64 	%rd5358, %rd4958, 6;
	xor.b64  	%rd5359, %rd5356, %rd5358;
	xor.b64  	%rd5360, %rd5359, %rd5357;
	shf.r.wrap.b32 	%r4583, %r4192, %r4191, 1;
	shf.r.wrap.b32 	%r4584, %r4191, %r4192, 1;
	mov.b64 	%rd5361, {%r4584, %r4583};
	shf.r.wrap.b32 	%r4585, %r4192, %r4191, 8;
	shf.r.wrap.b32 	%r4586, %r4191, %r4192, 8;
	mov.b64 	%rd5362, {%r4586, %r4585};
	shr.u64 	%rd5363, %rd4789, 7;
	xor.b64  	%rd5364, %rd5361, %rd5363;
	xor.b64  	%rd5365, %rd5364, %rd5362;
	add.s64 	%rd5366, %rd4893, %rd4776;
	add.s64 	%rd5367, %rd5366, %rd5360;
	add.s64 	%rd5368, %rd5367, %rd5365;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4587,%dummy}, %rd4971;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4588}, %rd4971;
	}
	shf.r.wrap.b32 	%r4589, %r4588, %r4587, 19;
	shf.r.wrap.b32 	%r4590, %r4587, %r4588, 19;
	mov.b64 	%rd5369, {%r4590, %r4589};
	shf.l.wrap.b32 	%r4591, %r4587, %r4588, 3;
	shf.l.wrap.b32 	%r4592, %r4588, %r4587, 3;
	mov.b64 	%rd5370, {%r4592, %r4591};
	shr.u64 	%rd5371, %rd4971, 6;
	xor.b64  	%rd5372, %rd5369, %rd5371;
	xor.b64  	%rd5373, %rd5372, %rd5370;
	shf.r.wrap.b32 	%r4593, %r4202, %r4201, 1;
	shf.r.wrap.b32 	%r4594, %r4201, %r4202, 1;
	mov.b64 	%rd5374, {%r4594, %r4593};
	shf.r.wrap.b32 	%r4595, %r4202, %r4201, 8;
	shf.r.wrap.b32 	%r4596, %r4201, %r4202, 8;
	mov.b64 	%rd5375, {%r4596, %r4595};
	shr.u64 	%rd5376, %rd4802, 7;
	xor.b64  	%rd5377, %rd5374, %rd5376;
	xor.b64  	%rd5378, %rd5377, %rd5375;
	add.s64 	%rd5379, %rd4906, %rd4789;
	add.s64 	%rd5380, %rd5379, %rd5373;
	add.s64 	%rd5381, %rd5380, %rd5378;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4597,%dummy}, %rd5368;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4598}, %rd5368;
	}
	shf.r.wrap.b32 	%r4599, %r4598, %r4597, 19;
	shf.r.wrap.b32 	%r4600, %r4597, %r4598, 19;
	mov.b64 	%rd5382, {%r4600, %r4599};
	shf.l.wrap.b32 	%r4601, %r4597, %r4598, 3;
	shf.l.wrap.b32 	%r4602, %r4598, %r4597, 3;
	mov.b64 	%rd5383, {%r4602, %r4601};
	shr.u64 	%rd5384, %rd5368, 6;
	xor.b64  	%rd5385, %rd5382, %rd5384;
	xor.b64  	%rd5386, %rd5385, %rd5383;
	shf.r.wrap.b32 	%r4603, %r4212, %r4211, 1;
	shf.r.wrap.b32 	%r4604, %r4211, %r4212, 1;
	mov.b64 	%rd5387, {%r4604, %r4603};
	shf.r.wrap.b32 	%r4605, %r4212, %r4211, 8;
	shf.r.wrap.b32 	%r4606, %r4211, %r4212, 8;
	mov.b64 	%rd5388, {%r4606, %r4605};
	shr.u64 	%rd5389, %rd4815, 7;
	xor.b64  	%rd5390, %rd5387, %rd5389;
	xor.b64  	%rd5391, %rd5390, %rd5388;
	add.s64 	%rd5392, %rd4919, %rd4802;
	add.s64 	%rd5393, %rd5392, %rd5386;
	add.s64 	%rd5394, %rd5393, %rd5391;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4607,%dummy}, %rd5381;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4608}, %rd5381;
	}
	shf.r.wrap.b32 	%r4609, %r4608, %r4607, 19;
	shf.r.wrap.b32 	%r4610, %r4607, %r4608, 19;
	mov.b64 	%rd5395, {%r4610, %r4609};
	shf.l.wrap.b32 	%r4611, %r4607, %r4608, 3;
	shf.l.wrap.b32 	%r4612, %r4608, %r4607, 3;
	mov.b64 	%rd5396, {%r4612, %r4611};
	shr.u64 	%rd5397, %rd5381, 6;
	xor.b64  	%rd5398, %rd5395, %rd5397;
	xor.b64  	%rd5399, %rd5398, %rd5396;
	shf.r.wrap.b32 	%r4613, %r4222, %r4221, 1;
	shf.r.wrap.b32 	%r4614, %r4221, %r4222, 1;
	mov.b64 	%rd5400, {%r4614, %r4613};
	shf.r.wrap.b32 	%r4615, %r4222, %r4221, 8;
	shf.r.wrap.b32 	%r4616, %r4221, %r4222, 8;
	mov.b64 	%rd5401, {%r4616, %r4615};
	shr.u64 	%rd5402, %rd4828, 7;
	xor.b64  	%rd5403, %rd5400, %rd5402;
	xor.b64  	%rd5404, %rd5403, %rd5401;
	add.s64 	%rd5405, %rd4932, %rd4815;
	add.s64 	%rd5406, %rd5405, %rd5399;
	add.s64 	%rd5407, %rd5406, %rd5404;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4617,%dummy}, %rd5394;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4618}, %rd5394;
	}
	shf.r.wrap.b32 	%r4619, %r4618, %r4617, 19;
	shf.r.wrap.b32 	%r4620, %r4617, %r4618, 19;
	mov.b64 	%rd5408, {%r4620, %r4619};
	shf.l.wrap.b32 	%r4621, %r4617, %r4618, 3;
	shf.l.wrap.b32 	%r4622, %r4618, %r4617, 3;
	mov.b64 	%rd5409, {%r4622, %r4621};
	shr.u64 	%rd5410, %rd5394, 6;
	xor.b64  	%rd5411, %rd5408, %rd5410;
	xor.b64  	%rd5412, %rd5411, %rd5409;
	shf.r.wrap.b32 	%r4623, %r4232, %r4231, 1;
	shf.r.wrap.b32 	%r4624, %r4231, %r4232, 1;
	mov.b64 	%rd5413, {%r4624, %r4623};
	shf.r.wrap.b32 	%r4625, %r4232, %r4231, 8;
	shf.r.wrap.b32 	%r4626, %r4231, %r4232, 8;
	mov.b64 	%rd5414, {%r4626, %r4625};
	shr.u64 	%rd5415, %rd4841, 7;
	xor.b64  	%rd5416, %rd5413, %rd5415;
	xor.b64  	%rd5417, %rd5416, %rd5414;
	add.s64 	%rd5418, %rd4945, %rd4828;
	add.s64 	%rd5419, %rd5418, %rd5412;
	add.s64 	%rd5420, %rd5419, %rd5417;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4627,%dummy}, %rd5407;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4628}, %rd5407;
	}
	shf.r.wrap.b32 	%r4629, %r4628, %r4627, 19;
	shf.r.wrap.b32 	%r4630, %r4627, %r4628, 19;
	mov.b64 	%rd5421, {%r4630, %r4629};
	shf.l.wrap.b32 	%r4631, %r4627, %r4628, 3;
	shf.l.wrap.b32 	%r4632, %r4628, %r4627, 3;
	mov.b64 	%rd5422, {%r4632, %r4631};
	shr.u64 	%rd5423, %rd5407, 6;
	xor.b64  	%rd5424, %rd5421, %rd5423;
	xor.b64  	%rd5425, %rd5424, %rd5422;
	shf.r.wrap.b32 	%r4633, %r4242, %r4241, 1;
	shf.r.wrap.b32 	%r4634, %r4241, %r4242, 1;
	mov.b64 	%rd5426, {%r4634, %r4633};
	shf.r.wrap.b32 	%r4635, %r4242, %r4241, 8;
	shf.r.wrap.b32 	%r4636, %r4241, %r4242, 8;
	mov.b64 	%rd5427, {%r4636, %r4635};
	shr.u64 	%rd5428, %rd4854, 7;
	xor.b64  	%rd5429, %rd5426, %rd5428;
	xor.b64  	%rd5430, %rd5429, %rd5427;
	add.s64 	%rd5431, %rd4958, %rd4841;
	add.s64 	%rd5432, %rd5431, %rd5425;
	add.s64 	%rd5433, %rd5432, %rd5430;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4637,%dummy}, %rd5420;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4638}, %rd5420;
	}
	shf.r.wrap.b32 	%r4639, %r4638, %r4637, 19;
	shf.r.wrap.b32 	%r4640, %r4637, %r4638, 19;
	mov.b64 	%rd5434, {%r4640, %r4639};
	shf.l.wrap.b32 	%r4641, %r4637, %r4638, 3;
	shf.l.wrap.b32 	%r4642, %r4638, %r4637, 3;
	mov.b64 	%rd5435, {%r4642, %r4641};
	shr.u64 	%rd5436, %rd5420, 6;
	xor.b64  	%rd5437, %rd5434, %rd5436;
	xor.b64  	%rd5438, %rd5437, %rd5435;
	shf.r.wrap.b32 	%r4643, %r4252, %r4251, 1;
	shf.r.wrap.b32 	%r4644, %r4251, %r4252, 1;
	mov.b64 	%rd5439, {%r4644, %r4643};
	shf.r.wrap.b32 	%r4645, %r4252, %r4251, 8;
	shf.r.wrap.b32 	%r4646, %r4251, %r4252, 8;
	mov.b64 	%rd5440, {%r4646, %r4645};
	shr.u64 	%rd5441, %rd4867, 7;
	xor.b64  	%rd5442, %rd5439, %rd5441;
	xor.b64  	%rd5443, %rd5442, %rd5440;
	add.s64 	%rd5444, %rd4971, %rd4854;
	add.s64 	%rd5445, %rd5444, %rd5438;
	add.s64 	%rd5446, %rd5445, %rd5443;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4647,%dummy}, %rd5433;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4648}, %rd5433;
	}
	shf.r.wrap.b32 	%r4649, %r4648, %r4647, 19;
	shf.r.wrap.b32 	%r4650, %r4647, %r4648, 19;
	mov.b64 	%rd5447, {%r4650, %r4649};
	shf.l.wrap.b32 	%r4651, %r4647, %r4648, 3;
	shf.l.wrap.b32 	%r4652, %r4648, %r4647, 3;
	mov.b64 	%rd5448, {%r4652, %r4651};
	shr.u64 	%rd5449, %rd5433, 6;
	xor.b64  	%rd5450, %rd5447, %rd5449;
	xor.b64  	%rd5451, %rd5450, %rd5448;
	shf.r.wrap.b32 	%r4653, %r4262, %r4261, 1;
	shf.r.wrap.b32 	%r4654, %r4261, %r4262, 1;
	mov.b64 	%rd5452, {%r4654, %r4653};
	shf.r.wrap.b32 	%r4655, %r4262, %r4261, 8;
	shf.r.wrap.b32 	%r4656, %r4261, %r4262, 8;
	mov.b64 	%rd5453, {%r4656, %r4655};
	shr.u64 	%rd5454, %rd4880, 7;
	xor.b64  	%rd5455, %rd5452, %rd5454;
	xor.b64  	%rd5456, %rd5455, %rd5453;
	add.s64 	%rd5457, %rd5368, %rd4867;
	add.s64 	%rd5458, %rd5457, %rd5451;
	add.s64 	%rd5459, %rd5458, %rd5456;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4657,%dummy}, %rd5446;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4658}, %rd5446;
	}
	shf.r.wrap.b32 	%r4659, %r4658, %r4657, 19;
	shf.r.wrap.b32 	%r4660, %r4657, %r4658, 19;
	mov.b64 	%rd5460, {%r4660, %r4659};
	shf.l.wrap.b32 	%r4661, %r4657, %r4658, 3;
	shf.l.wrap.b32 	%r4662, %r4658, %r4657, 3;
	mov.b64 	%rd5461, {%r4662, %r4661};
	shr.u64 	%rd5462, %rd5446, 6;
	xor.b64  	%rd5463, %rd5460, %rd5462;
	xor.b64  	%rd5464, %rd5463, %rd5461;
	shf.r.wrap.b32 	%r4663, %r4272, %r4271, 1;
	shf.r.wrap.b32 	%r4664, %r4271, %r4272, 1;
	mov.b64 	%rd5465, {%r4664, %r4663};
	shf.r.wrap.b32 	%r4665, %r4272, %r4271, 8;
	shf.r.wrap.b32 	%r4666, %r4271, %r4272, 8;
	mov.b64 	%rd5466, {%r4666, %r4665};
	shr.u64 	%rd5467, %rd4893, 7;
	xor.b64  	%rd5468, %rd5465, %rd5467;
	xor.b64  	%rd5469, %rd5468, %rd5466;
	add.s64 	%rd5470, %rd5381, %rd4880;
	add.s64 	%rd5471, %rd5470, %rd5464;
	add.s64 	%rd5472, %rd5471, %rd5469;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4667,%dummy}, %rd5459;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4668}, %rd5459;
	}
	shf.r.wrap.b32 	%r4669, %r4668, %r4667, 19;
	shf.r.wrap.b32 	%r4670, %r4667, %r4668, 19;
	mov.b64 	%rd5473, {%r4670, %r4669};
	shf.l.wrap.b32 	%r4671, %r4667, %r4668, 3;
	shf.l.wrap.b32 	%r4672, %r4668, %r4667, 3;
	mov.b64 	%rd5474, {%r4672, %r4671};
	shr.u64 	%rd5475, %rd5459, 6;
	xor.b64  	%rd5476, %rd5473, %rd5475;
	xor.b64  	%rd5477, %rd5476, %rd5474;
	shf.r.wrap.b32 	%r4673, %r4282, %r4281, 1;
	shf.r.wrap.b32 	%r4674, %r4281, %r4282, 1;
	mov.b64 	%rd5478, {%r4674, %r4673};
	shf.r.wrap.b32 	%r4675, %r4282, %r4281, 8;
	shf.r.wrap.b32 	%r4676, %r4281, %r4282, 8;
	mov.b64 	%rd5479, {%r4676, %r4675};
	shr.u64 	%rd5480, %rd4906, 7;
	xor.b64  	%rd5481, %rd5478, %rd5480;
	xor.b64  	%rd5482, %rd5481, %rd5479;
	add.s64 	%rd5483, %rd5394, %rd4893;
	add.s64 	%rd5484, %rd5483, %rd5477;
	add.s64 	%rd5485, %rd5484, %rd5482;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4677,%dummy}, %rd5472;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4678}, %rd5472;
	}
	shf.r.wrap.b32 	%r4679, %r4678, %r4677, 19;
	shf.r.wrap.b32 	%r4680, %r4677, %r4678, 19;
	mov.b64 	%rd5486, {%r4680, %r4679};
	shf.l.wrap.b32 	%r4681, %r4677, %r4678, 3;
	shf.l.wrap.b32 	%r4682, %r4678, %r4677, 3;
	mov.b64 	%rd5487, {%r4682, %r4681};
	shr.u64 	%rd5488, %rd5472, 6;
	xor.b64  	%rd5489, %rd5486, %rd5488;
	xor.b64  	%rd5490, %rd5489, %rd5487;
	shf.r.wrap.b32 	%r4683, %r4292, %r4291, 1;
	shf.r.wrap.b32 	%r4684, %r4291, %r4292, 1;
	mov.b64 	%rd5491, {%r4684, %r4683};
	shf.r.wrap.b32 	%r4685, %r4292, %r4291, 8;
	shf.r.wrap.b32 	%r4686, %r4291, %r4292, 8;
	mov.b64 	%rd5492, {%r4686, %r4685};
	shr.u64 	%rd5493, %rd4919, 7;
	xor.b64  	%rd5494, %rd5491, %rd5493;
	xor.b64  	%rd5495, %rd5494, %rd5492;
	add.s64 	%rd5496, %rd5407, %rd4906;
	add.s64 	%rd5497, %rd5496, %rd5490;
	add.s64 	%rd5498, %rd5497, %rd5495;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4687,%dummy}, %rd5485;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4688}, %rd5485;
	}
	shf.r.wrap.b32 	%r4689, %r4688, %r4687, 19;
	shf.r.wrap.b32 	%r4690, %r4687, %r4688, 19;
	mov.b64 	%rd5499, {%r4690, %r4689};
	shf.l.wrap.b32 	%r4691, %r4687, %r4688, 3;
	shf.l.wrap.b32 	%r4692, %r4688, %r4687, 3;
	mov.b64 	%rd5500, {%r4692, %r4691};
	shr.u64 	%rd5501, %rd5485, 6;
	xor.b64  	%rd5502, %rd5499, %rd5501;
	xor.b64  	%rd5503, %rd5502, %rd5500;
	shf.r.wrap.b32 	%r4693, %r4302, %r4301, 1;
	shf.r.wrap.b32 	%r4694, %r4301, %r4302, 1;
	mov.b64 	%rd5504, {%r4694, %r4693};
	shf.r.wrap.b32 	%r4695, %r4302, %r4301, 8;
	shf.r.wrap.b32 	%r4696, %r4301, %r4302, 8;
	mov.b64 	%rd5505, {%r4696, %r4695};
	shr.u64 	%rd5506, %rd4932, 7;
	xor.b64  	%rd5507, %rd5504, %rd5506;
	xor.b64  	%rd5508, %rd5507, %rd5505;
	add.s64 	%rd5509, %rd5420, %rd4919;
	add.s64 	%rd5510, %rd5509, %rd5503;
	add.s64 	%rd5511, %rd5510, %rd5508;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4697,%dummy}, %rd5498;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4698}, %rd5498;
	}
	shf.r.wrap.b32 	%r4699, %r4698, %r4697, 19;
	shf.r.wrap.b32 	%r4700, %r4697, %r4698, 19;
	mov.b64 	%rd5512, {%r4700, %r4699};
	shf.l.wrap.b32 	%r4701, %r4697, %r4698, 3;
	shf.l.wrap.b32 	%r4702, %r4698, %r4697, 3;
	mov.b64 	%rd5513, {%r4702, %r4701};
	shr.u64 	%rd5514, %rd5498, 6;
	xor.b64  	%rd5515, %rd5512, %rd5514;
	xor.b64  	%rd5516, %rd5515, %rd5513;
	shf.r.wrap.b32 	%r4703, %r4312, %r4311, 1;
	shf.r.wrap.b32 	%r4704, %r4311, %r4312, 1;
	mov.b64 	%rd5517, {%r4704, %r4703};
	shf.r.wrap.b32 	%r4705, %r4312, %r4311, 8;
	shf.r.wrap.b32 	%r4706, %r4311, %r4312, 8;
	mov.b64 	%rd5518, {%r4706, %r4705};
	shr.u64 	%rd5519, %rd4945, 7;
	xor.b64  	%rd5520, %rd5517, %rd5519;
	xor.b64  	%rd5521, %rd5520, %rd5518;
	add.s64 	%rd5522, %rd5433, %rd4932;
	add.s64 	%rd5523, %rd5522, %rd5516;
	add.s64 	%rd5524, %rd5523, %rd5521;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4707,%dummy}, %rd5511;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4708}, %rd5511;
	}
	shf.r.wrap.b32 	%r4709, %r4708, %r4707, 19;
	shf.r.wrap.b32 	%r4710, %r4707, %r4708, 19;
	mov.b64 	%rd5525, {%r4710, %r4709};
	shf.l.wrap.b32 	%r4711, %r4707, %r4708, 3;
	shf.l.wrap.b32 	%r4712, %r4708, %r4707, 3;
	mov.b64 	%rd5526, {%r4712, %r4711};
	shr.u64 	%rd5527, %rd5511, 6;
	xor.b64  	%rd5528, %rd5525, %rd5527;
	xor.b64  	%rd5529, %rd5528, %rd5526;
	shf.r.wrap.b32 	%r4713, %r4578, %r4577, 1;
	shf.r.wrap.b32 	%r4714, %r4577, %r4578, 1;
	mov.b64 	%rd5530, {%r4714, %r4713};
	shf.r.wrap.b32 	%r4715, %r4578, %r4577, 8;
	shf.r.wrap.b32 	%r4716, %r4577, %r4578, 8;
	mov.b64 	%rd5531, {%r4716, %r4715};
	shr.u64 	%rd5532, %rd4958, 7;
	xor.b64  	%rd5533, %rd5530, %rd5532;
	xor.b64  	%rd5534, %rd5533, %rd5531;
	add.s64 	%rd5535, %rd5446, %rd4945;
	add.s64 	%rd5536, %rd5535, %rd5529;
	add.s64 	%rd5537, %rd5536, %rd5534;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4717,%dummy}, %rd5524;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4718}, %rd5524;
	}
	shf.r.wrap.b32 	%r4719, %r4718, %r4717, 19;
	shf.r.wrap.b32 	%r4720, %r4717, %r4718, 19;
	mov.b64 	%rd5538, {%r4720, %r4719};
	shf.l.wrap.b32 	%r4721, %r4717, %r4718, 3;
	shf.l.wrap.b32 	%r4722, %r4718, %r4717, 3;
	mov.b64 	%rd5539, {%r4722, %r4721};
	shr.u64 	%rd5540, %rd5524, 6;
	xor.b64  	%rd5541, %rd5538, %rd5540;
	xor.b64  	%rd5542, %rd5541, %rd5539;
	shf.r.wrap.b32 	%r4723, %r4588, %r4587, 1;
	shf.r.wrap.b32 	%r4724, %r4587, %r4588, 1;
	mov.b64 	%rd5543, {%r4724, %r4723};
	shf.r.wrap.b32 	%r4725, %r4588, %r4587, 8;
	shf.r.wrap.b32 	%r4726, %r4587, %r4588, 8;
	mov.b64 	%rd5544, {%r4726, %r4725};
	shr.u64 	%rd5545, %rd4971, 7;
	xor.b64  	%rd5546, %rd5543, %rd5545;
	xor.b64  	%rd5547, %rd5546, %rd5544;
	add.s64 	%rd5548, %rd5459, %rd4958;
	add.s64 	%rd5549, %rd5548, %rd5542;
	add.s64 	%rd5550, %rd5549, %rd5547;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4727,%dummy}, %rd5537;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4728}, %rd5537;
	}
	shf.r.wrap.b32 	%r4729, %r4728, %r4727, 19;
	shf.r.wrap.b32 	%r4730, %r4727, %r4728, 19;
	mov.b64 	%rd5551, {%r4730, %r4729};
	shf.l.wrap.b32 	%r4731, %r4727, %r4728, 3;
	shf.l.wrap.b32 	%r4732, %r4728, %r4727, 3;
	mov.b64 	%rd5552, {%r4732, %r4731};
	shr.u64 	%rd5553, %rd5537, 6;
	xor.b64  	%rd5554, %rd5551, %rd5553;
	xor.b64  	%rd5555, %rd5554, %rd5552;
	shf.r.wrap.b32 	%r4733, %r4598, %r4597, 1;
	shf.r.wrap.b32 	%r4734, %r4597, %r4598, 1;
	mov.b64 	%rd5556, {%r4734, %r4733};
	shf.r.wrap.b32 	%r4735, %r4598, %r4597, 8;
	shf.r.wrap.b32 	%r4736, %r4597, %r4598, 8;
	mov.b64 	%rd5557, {%r4736, %r4735};
	shr.u64 	%rd5558, %rd5368, 7;
	xor.b64  	%rd5559, %rd5556, %rd5558;
	xor.b64  	%rd5560, %rd5559, %rd5557;
	add.s64 	%rd5561, %rd5472, %rd4971;
	add.s64 	%rd5562, %rd5561, %rd5555;
	add.s64 	%rd5563, %rd5562, %rd5560;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4737,%dummy}, %rd5344;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4738}, %rd5344;
	}
	shf.r.wrap.b32 	%r4739, %r4738, %r4737, 14;
	shf.r.wrap.b32 	%r4740, %r4737, %r4738, 14;
	mov.b64 	%rd5564, {%r4740, %r4739};
	shf.r.wrap.b32 	%r4741, %r4738, %r4737, 18;
	shf.r.wrap.b32 	%r4742, %r4737, %r4738, 18;
	mov.b64 	%rd5565, {%r4742, %r4741};
	xor.b64  	%rd5566, %rd5565, %rd5564;
	shf.l.wrap.b32 	%r4743, %r4737, %r4738, 23;
	shf.l.wrap.b32 	%r4744, %r4738, %r4737, 23;
	mov.b64 	%rd5567, {%r4744, %r4743};
	xor.b64  	%rd5568, %rd5566, %rd5567;
	xor.b64  	%rd5569, %rd5320, %rd5296;
	and.b64  	%rd5570, %rd5569, %rd5344;
	xor.b64  	%rd5571, %rd5570, %rd5296;
	add.s64 	%rd5572, %rd5571, %rd5272;
	add.s64 	%rd5573, %rd5572, %rd5368;
	add.s64 	%rd5574, %rd5573, %rd8922;
	add.s64 	%rd5575, %rd5574, %rd5568;
	add.s64 	%rd5576, %rd5575, %rd5283;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4745,%dummy}, %rd5355;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4746}, %rd5355;
	}
	shf.r.wrap.b32 	%r4747, %r4746, %r4745, 28;
	shf.r.wrap.b32 	%r4748, %r4745, %r4746, 28;
	mov.b64 	%rd5577, {%r4748, %r4747};
	shf.l.wrap.b32 	%r4749, %r4745, %r4746, 30;
	shf.l.wrap.b32 	%r4750, %r4746, %r4745, 30;
	mov.b64 	%rd5578, {%r4750, %r4749};
	xor.b64  	%rd5579, %rd5578, %rd5577;
	shf.l.wrap.b32 	%r4751, %r4745, %r4746, 25;
	shf.l.wrap.b32 	%r4752, %r4746, %r4745, 25;
	mov.b64 	%rd5580, {%r4752, %r4751};
	xor.b64  	%rd5581, %rd5579, %rd5580;
	xor.b64  	%rd5582, %rd5355, %rd5307;
	xor.b64  	%rd5583, %rd5355, %rd5331;
	and.b64  	%rd5584, %rd5583, %rd5582;
	xor.b64  	%rd5585, %rd5584, %rd5355;
	add.s64 	%rd5586, %rd5575, %rd5585;
	add.s64 	%rd5587, %rd5586, %rd5581;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4753,%dummy}, %rd5576;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4754}, %rd5576;
	}
	shf.r.wrap.b32 	%r4755, %r4754, %r4753, 14;
	shf.r.wrap.b32 	%r4756, %r4753, %r4754, 14;
	mov.b64 	%rd5588, {%r4756, %r4755};
	shf.r.wrap.b32 	%r4757, %r4754, %r4753, 18;
	shf.r.wrap.b32 	%r4758, %r4753, %r4754, 18;
	mov.b64 	%rd5589, {%r4758, %r4757};
	xor.b64  	%rd5590, %rd5589, %rd5588;
	shf.l.wrap.b32 	%r4759, %r4753, %r4754, 23;
	shf.l.wrap.b32 	%r4760, %r4754, %r4753, 23;
	mov.b64 	%rd5591, {%r4760, %r4759};
	xor.b64  	%rd5592, %rd5590, %rd5591;
	xor.b64  	%rd5593, %rd5344, %rd5320;
	and.b64  	%rd5594, %rd5576, %rd5593;
	xor.b64  	%rd5595, %rd5594, %rd5320;
	add.s64 	%rd5596, %rd5381, %rd5296;
	add.s64 	%rd5597, %rd5596, %rd8921;
	add.s64 	%rd5598, %rd5597, %rd5595;
	add.s64 	%rd5599, %rd5598, %rd5592;
	add.s64 	%rd5600, %rd5599, %rd5307;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4761,%dummy}, %rd5587;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4762}, %rd5587;
	}
	shf.r.wrap.b32 	%r4763, %r4762, %r4761, 28;
	shf.r.wrap.b32 	%r4764, %r4761, %r4762, 28;
	mov.b64 	%rd5601, {%r4764, %r4763};
	shf.l.wrap.b32 	%r4765, %r4761, %r4762, 30;
	shf.l.wrap.b32 	%r4766, %r4762, %r4761, 30;
	mov.b64 	%rd5602, {%r4766, %r4765};
	xor.b64  	%rd5603, %rd5602, %rd5601;
	shf.l.wrap.b32 	%r4767, %r4761, %r4762, 25;
	shf.l.wrap.b32 	%r4768, %r4762, %r4761, 25;
	mov.b64 	%rd5604, {%r4768, %r4767};
	xor.b64  	%rd5605, %rd5603, %rd5604;
	xor.b64  	%rd5606, %rd5587, %rd5331;
	xor.b64  	%rd5607, %rd5587, %rd5355;
	and.b64  	%rd5608, %rd5607, %rd5606;
	xor.b64  	%rd5609, %rd5608, %rd5587;
	add.s64 	%rd5610, %rd5599, %rd5609;
	add.s64 	%rd5611, %rd5610, %rd5605;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4769,%dummy}, %rd5600;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4770}, %rd5600;
	}
	shf.r.wrap.b32 	%r4771, %r4770, %r4769, 14;
	shf.r.wrap.b32 	%r4772, %r4769, %r4770, 14;
	mov.b64 	%rd5612, {%r4772, %r4771};
	shf.r.wrap.b32 	%r4773, %r4770, %r4769, 18;
	shf.r.wrap.b32 	%r4774, %r4769, %r4770, 18;
	mov.b64 	%rd5613, {%r4774, %r4773};
	xor.b64  	%rd5614, %rd5613, %rd5612;
	shf.l.wrap.b32 	%r4775, %r4769, %r4770, 23;
	shf.l.wrap.b32 	%r4776, %r4770, %r4769, 23;
	mov.b64 	%rd5615, {%r4776, %r4775};
	xor.b64  	%rd5616, %rd5614, %rd5615;
	xor.b64  	%rd5617, %rd5576, %rd5344;
	and.b64  	%rd5618, %rd5600, %rd5617;
	xor.b64  	%rd5619, %rd5618, %rd5344;
	add.s64 	%rd5620, %rd5394, %rd5320;
	add.s64 	%rd5621, %rd5620, %rd8920;
	add.s64 	%rd5622, %rd5621, %rd5619;
	add.s64 	%rd5623, %rd5622, %rd5616;
	add.s64 	%rd5624, %rd5623, %rd5331;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4777,%dummy}, %rd5611;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4778}, %rd5611;
	}
	shf.r.wrap.b32 	%r4779, %r4778, %r4777, 28;
	shf.r.wrap.b32 	%r4780, %r4777, %r4778, 28;
	mov.b64 	%rd5625, {%r4780, %r4779};
	shf.l.wrap.b32 	%r4781, %r4777, %r4778, 30;
	shf.l.wrap.b32 	%r4782, %r4778, %r4777, 30;
	mov.b64 	%rd5626, {%r4782, %r4781};
	xor.b64  	%rd5627, %rd5626, %rd5625;
	shf.l.wrap.b32 	%r4783, %r4777, %r4778, 25;
	shf.l.wrap.b32 	%r4784, %r4778, %r4777, 25;
	mov.b64 	%rd5628, {%r4784, %r4783};
	xor.b64  	%rd5629, %rd5627, %rd5628;
	xor.b64  	%rd5630, %rd5611, %rd5355;
	xor.b64  	%rd5631, %rd5611, %rd5587;
	and.b64  	%rd5632, %rd5631, %rd5630;
	xor.b64  	%rd5633, %rd5632, %rd5611;
	add.s64 	%rd5634, %rd5623, %rd5633;
	add.s64 	%rd5635, %rd5634, %rd5629;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4785,%dummy}, %rd5624;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4786}, %rd5624;
	}
	shf.r.wrap.b32 	%r4787, %r4786, %r4785, 14;
	shf.r.wrap.b32 	%r4788, %r4785, %r4786, 14;
	mov.b64 	%rd5636, {%r4788, %r4787};
	shf.r.wrap.b32 	%r4789, %r4786, %r4785, 18;
	shf.r.wrap.b32 	%r4790, %r4785, %r4786, 18;
	mov.b64 	%rd5637, {%r4790, %r4789};
	xor.b64  	%rd5638, %rd5637, %rd5636;
	shf.l.wrap.b32 	%r4791, %r4785, %r4786, 23;
	shf.l.wrap.b32 	%r4792, %r4786, %r4785, 23;
	mov.b64 	%rd5639, {%r4792, %r4791};
	xor.b64  	%rd5640, %rd5638, %rd5639;
	xor.b64  	%rd5641, %rd5600, %rd5576;
	and.b64  	%rd5642, %rd5624, %rd5641;
	xor.b64  	%rd5643, %rd5642, %rd5576;
	add.s64 	%rd5644, %rd5407, %rd5344;
	add.s64 	%rd5645, %rd5644, %rd8919;
	add.s64 	%rd5646, %rd5645, %rd5643;
	add.s64 	%rd5647, %rd5646, %rd5640;
	add.s64 	%rd5648, %rd5647, %rd5355;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4793,%dummy}, %rd5635;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4794}, %rd5635;
	}
	shf.r.wrap.b32 	%r4795, %r4794, %r4793, 28;
	shf.r.wrap.b32 	%r4796, %r4793, %r4794, 28;
	mov.b64 	%rd5649, {%r4796, %r4795};
	shf.l.wrap.b32 	%r4797, %r4793, %r4794, 30;
	shf.l.wrap.b32 	%r4798, %r4794, %r4793, 30;
	mov.b64 	%rd5650, {%r4798, %r4797};
	xor.b64  	%rd5651, %rd5650, %rd5649;
	shf.l.wrap.b32 	%r4799, %r4793, %r4794, 25;
	shf.l.wrap.b32 	%r4800, %r4794, %r4793, 25;
	mov.b64 	%rd5652, {%r4800, %r4799};
	xor.b64  	%rd5653, %rd5651, %rd5652;
	xor.b64  	%rd5654, %rd5635, %rd5587;
	xor.b64  	%rd5655, %rd5635, %rd5611;
	and.b64  	%rd5656, %rd5655, %rd5654;
	xor.b64  	%rd5657, %rd5656, %rd5635;
	add.s64 	%rd5658, %rd5647, %rd5657;
	add.s64 	%rd5659, %rd5658, %rd5653;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4801,%dummy}, %rd5648;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4802}, %rd5648;
	}
	shf.r.wrap.b32 	%r4803, %r4802, %r4801, 14;
	shf.r.wrap.b32 	%r4804, %r4801, %r4802, 14;
	mov.b64 	%rd5660, {%r4804, %r4803};
	shf.r.wrap.b32 	%r4805, %r4802, %r4801, 18;
	shf.r.wrap.b32 	%r4806, %r4801, %r4802, 18;
	mov.b64 	%rd5661, {%r4806, %r4805};
	xor.b64  	%rd5662, %rd5661, %rd5660;
	shf.l.wrap.b32 	%r4807, %r4801, %r4802, 23;
	shf.l.wrap.b32 	%r4808, %r4802, %r4801, 23;
	mov.b64 	%rd5663, {%r4808, %r4807};
	xor.b64  	%rd5664, %rd5662, %rd5663;
	xor.b64  	%rd5665, %rd5624, %rd5600;
	and.b64  	%rd5666, %rd5648, %rd5665;
	xor.b64  	%rd5667, %rd5666, %rd5600;
	add.s64 	%rd5668, %rd5576, %rd5420;
	add.s64 	%rd5669, %rd5668, %rd8918;
	add.s64 	%rd5670, %rd5669, %rd5667;
	add.s64 	%rd5671, %rd5670, %rd5664;
	add.s64 	%rd5672, %rd5671, %rd5587;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4809,%dummy}, %rd5659;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4810}, %rd5659;
	}
	shf.r.wrap.b32 	%r4811, %r4810, %r4809, 28;
	shf.r.wrap.b32 	%r4812, %r4809, %r4810, 28;
	mov.b64 	%rd5673, {%r4812, %r4811};
	shf.l.wrap.b32 	%r4813, %r4809, %r4810, 30;
	shf.l.wrap.b32 	%r4814, %r4810, %r4809, 30;
	mov.b64 	%rd5674, {%r4814, %r4813};
	xor.b64  	%rd5675, %rd5674, %rd5673;
	shf.l.wrap.b32 	%r4815, %r4809, %r4810, 25;
	shf.l.wrap.b32 	%r4816, %r4810, %r4809, 25;
	mov.b64 	%rd5676, {%r4816, %r4815};
	xor.b64  	%rd5677, %rd5675, %rd5676;
	xor.b64  	%rd5678, %rd5659, %rd5611;
	xor.b64  	%rd5679, %rd5659, %rd5635;
	and.b64  	%rd5680, %rd5679, %rd5678;
	xor.b64  	%rd5681, %rd5680, %rd5659;
	add.s64 	%rd5682, %rd5671, %rd5681;
	add.s64 	%rd5683, %rd5682, %rd5677;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4817,%dummy}, %rd5672;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4818}, %rd5672;
	}
	shf.r.wrap.b32 	%r4819, %r4818, %r4817, 14;
	shf.r.wrap.b32 	%r4820, %r4817, %r4818, 14;
	mov.b64 	%rd5684, {%r4820, %r4819};
	shf.r.wrap.b32 	%r4821, %r4818, %r4817, 18;
	shf.r.wrap.b32 	%r4822, %r4817, %r4818, 18;
	mov.b64 	%rd5685, {%r4822, %r4821};
	xor.b64  	%rd5686, %rd5685, %rd5684;
	shf.l.wrap.b32 	%r4823, %r4817, %r4818, 23;
	shf.l.wrap.b32 	%r4824, %r4818, %r4817, 23;
	mov.b64 	%rd5687, {%r4824, %r4823};
	xor.b64  	%rd5688, %rd5686, %rd5687;
	xor.b64  	%rd5689, %rd5648, %rd5624;
	and.b64  	%rd5690, %rd5672, %rd5689;
	xor.b64  	%rd5691, %rd5690, %rd5624;
	add.s64 	%rd5692, %rd5600, %rd5433;
	add.s64 	%rd5693, %rd5692, %rd8917;
	add.s64 	%rd5694, %rd5693, %rd5691;
	add.s64 	%rd5695, %rd5694, %rd5688;
	add.s64 	%rd5696, %rd5695, %rd5611;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4825,%dummy}, %rd5683;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4826}, %rd5683;
	}
	shf.r.wrap.b32 	%r4827, %r4826, %r4825, 28;
	shf.r.wrap.b32 	%r4828, %r4825, %r4826, 28;
	mov.b64 	%rd5697, {%r4828, %r4827};
	shf.l.wrap.b32 	%r4829, %r4825, %r4826, 30;
	shf.l.wrap.b32 	%r4830, %r4826, %r4825, 30;
	mov.b64 	%rd5698, {%r4830, %r4829};
	xor.b64  	%rd5699, %rd5698, %rd5697;
	shf.l.wrap.b32 	%r4831, %r4825, %r4826, 25;
	shf.l.wrap.b32 	%r4832, %r4826, %r4825, 25;
	mov.b64 	%rd5700, {%r4832, %r4831};
	xor.b64  	%rd5701, %rd5699, %rd5700;
	xor.b64  	%rd5702, %rd5683, %rd5635;
	xor.b64  	%rd5703, %rd5683, %rd5659;
	and.b64  	%rd5704, %rd5703, %rd5702;
	xor.b64  	%rd5705, %rd5704, %rd5683;
	add.s64 	%rd5706, %rd5695, %rd5705;
	add.s64 	%rd5707, %rd5706, %rd5701;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4833,%dummy}, %rd5696;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4834}, %rd5696;
	}
	shf.r.wrap.b32 	%r4835, %r4834, %r4833, 14;
	shf.r.wrap.b32 	%r4836, %r4833, %r4834, 14;
	mov.b64 	%rd5708, {%r4836, %r4835};
	shf.r.wrap.b32 	%r4837, %r4834, %r4833, 18;
	shf.r.wrap.b32 	%r4838, %r4833, %r4834, 18;
	mov.b64 	%rd5709, {%r4838, %r4837};
	xor.b64  	%rd5710, %rd5709, %rd5708;
	shf.l.wrap.b32 	%r4839, %r4833, %r4834, 23;
	shf.l.wrap.b32 	%r4840, %r4834, %r4833, 23;
	mov.b64 	%rd5711, {%r4840, %r4839};
	xor.b64  	%rd5712, %rd5710, %rd5711;
	xor.b64  	%rd5713, %rd5672, %rd5648;
	and.b64  	%rd5714, %rd5696, %rd5713;
	xor.b64  	%rd5715, %rd5714, %rd5648;
	add.s64 	%rd5716, %rd5624, %rd5446;
	add.s64 	%rd5717, %rd5716, %rd8916;
	add.s64 	%rd5718, %rd5717, %rd5715;
	add.s64 	%rd5719, %rd5718, %rd5712;
	add.s64 	%rd5720, %rd5719, %rd5635;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4841,%dummy}, %rd5707;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4842}, %rd5707;
	}
	shf.r.wrap.b32 	%r4843, %r4842, %r4841, 28;
	shf.r.wrap.b32 	%r4844, %r4841, %r4842, 28;
	mov.b64 	%rd5721, {%r4844, %r4843};
	shf.l.wrap.b32 	%r4845, %r4841, %r4842, 30;
	shf.l.wrap.b32 	%r4846, %r4842, %r4841, 30;
	mov.b64 	%rd5722, {%r4846, %r4845};
	xor.b64  	%rd5723, %rd5722, %rd5721;
	shf.l.wrap.b32 	%r4847, %r4841, %r4842, 25;
	shf.l.wrap.b32 	%r4848, %r4842, %r4841, 25;
	mov.b64 	%rd5724, {%r4848, %r4847};
	xor.b64  	%rd5725, %rd5723, %rd5724;
	xor.b64  	%rd5726, %rd5707, %rd5659;
	xor.b64  	%rd5727, %rd5707, %rd5683;
	and.b64  	%rd5728, %rd5727, %rd5726;
	xor.b64  	%rd5729, %rd5728, %rd5707;
	add.s64 	%rd5730, %rd5719, %rd5729;
	add.s64 	%rd5731, %rd5730, %rd5725;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4849,%dummy}, %rd5720;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4850}, %rd5720;
	}
	shf.r.wrap.b32 	%r4851, %r4850, %r4849, 14;
	shf.r.wrap.b32 	%r4852, %r4849, %r4850, 14;
	mov.b64 	%rd5732, {%r4852, %r4851};
	shf.r.wrap.b32 	%r4853, %r4850, %r4849, 18;
	shf.r.wrap.b32 	%r4854, %r4849, %r4850, 18;
	mov.b64 	%rd5733, {%r4854, %r4853};
	xor.b64  	%rd5734, %rd5733, %rd5732;
	shf.l.wrap.b32 	%r4855, %r4849, %r4850, 23;
	shf.l.wrap.b32 	%r4856, %r4850, %r4849, 23;
	mov.b64 	%rd5735, {%r4856, %r4855};
	xor.b64  	%rd5736, %rd5734, %rd5735;
	xor.b64  	%rd5737, %rd5696, %rd5672;
	and.b64  	%rd5738, %rd5720, %rd5737;
	xor.b64  	%rd5739, %rd5738, %rd5672;
	add.s64 	%rd5740, %rd5648, %rd5459;
	add.s64 	%rd5741, %rd5740, %rd8915;
	add.s64 	%rd5742, %rd5741, %rd5739;
	add.s64 	%rd5743, %rd5742, %rd5736;
	add.s64 	%rd5744, %rd5743, %rd5659;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4857,%dummy}, %rd5731;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4858}, %rd5731;
	}
	shf.r.wrap.b32 	%r4859, %r4858, %r4857, 28;
	shf.r.wrap.b32 	%r4860, %r4857, %r4858, 28;
	mov.b64 	%rd5745, {%r4860, %r4859};
	shf.l.wrap.b32 	%r4861, %r4857, %r4858, 30;
	shf.l.wrap.b32 	%r4862, %r4858, %r4857, 30;
	mov.b64 	%rd5746, {%r4862, %r4861};
	xor.b64  	%rd5747, %rd5746, %rd5745;
	shf.l.wrap.b32 	%r4863, %r4857, %r4858, 25;
	shf.l.wrap.b32 	%r4864, %r4858, %r4857, 25;
	mov.b64 	%rd5748, {%r4864, %r4863};
	xor.b64  	%rd5749, %rd5747, %rd5748;
	xor.b64  	%rd5750, %rd5731, %rd5683;
	xor.b64  	%rd5751, %rd5731, %rd5707;
	and.b64  	%rd5752, %rd5751, %rd5750;
	xor.b64  	%rd5753, %rd5752, %rd5731;
	add.s64 	%rd5754, %rd5743, %rd5753;
	add.s64 	%rd5755, %rd5754, %rd5749;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4865,%dummy}, %rd5744;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4866}, %rd5744;
	}
	shf.r.wrap.b32 	%r4867, %r4866, %r4865, 14;
	shf.r.wrap.b32 	%r4868, %r4865, %r4866, 14;
	mov.b64 	%rd5756, {%r4868, %r4867};
	shf.r.wrap.b32 	%r4869, %r4866, %r4865, 18;
	shf.r.wrap.b32 	%r4870, %r4865, %r4866, 18;
	mov.b64 	%rd5757, {%r4870, %r4869};
	xor.b64  	%rd5758, %rd5757, %rd5756;
	shf.l.wrap.b32 	%r4871, %r4865, %r4866, 23;
	shf.l.wrap.b32 	%r4872, %r4866, %r4865, 23;
	mov.b64 	%rd5759, {%r4872, %r4871};
	xor.b64  	%rd5760, %rd5758, %rd5759;
	xor.b64  	%rd5761, %rd5720, %rd5696;
	and.b64  	%rd5762, %rd5744, %rd5761;
	xor.b64  	%rd5763, %rd5762, %rd5696;
	add.s64 	%rd5764, %rd5672, %rd5472;
	add.s64 	%rd5765, %rd5764, %rd8914;
	add.s64 	%rd5766, %rd5765, %rd5763;
	add.s64 	%rd5767, %rd5766, %rd5760;
	add.s64 	%rd5768, %rd5767, %rd5683;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4873,%dummy}, %rd5755;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4874}, %rd5755;
	}
	shf.r.wrap.b32 	%r4875, %r4874, %r4873, 28;
	shf.r.wrap.b32 	%r4876, %r4873, %r4874, 28;
	mov.b64 	%rd5769, {%r4876, %r4875};
	shf.l.wrap.b32 	%r4877, %r4873, %r4874, 30;
	shf.l.wrap.b32 	%r4878, %r4874, %r4873, 30;
	mov.b64 	%rd5770, {%r4878, %r4877};
	xor.b64  	%rd5771, %rd5770, %rd5769;
	shf.l.wrap.b32 	%r4879, %r4873, %r4874, 25;
	shf.l.wrap.b32 	%r4880, %r4874, %r4873, 25;
	mov.b64 	%rd5772, {%r4880, %r4879};
	xor.b64  	%rd5773, %rd5771, %rd5772;
	xor.b64  	%rd5774, %rd5755, %rd5707;
	xor.b64  	%rd5775, %rd5755, %rd5731;
	and.b64  	%rd5776, %rd5775, %rd5774;
	xor.b64  	%rd5777, %rd5776, %rd5755;
	add.s64 	%rd5778, %rd5767, %rd5777;
	add.s64 	%rd5779, %rd5778, %rd5773;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4881,%dummy}, %rd5768;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4882}, %rd5768;
	}
	shf.r.wrap.b32 	%r4883, %r4882, %r4881, 14;
	shf.r.wrap.b32 	%r4884, %r4881, %r4882, 14;
	mov.b64 	%rd5780, {%r4884, %r4883};
	shf.r.wrap.b32 	%r4885, %r4882, %r4881, 18;
	shf.r.wrap.b32 	%r4886, %r4881, %r4882, 18;
	mov.b64 	%rd5781, {%r4886, %r4885};
	xor.b64  	%rd5782, %rd5781, %rd5780;
	shf.l.wrap.b32 	%r4887, %r4881, %r4882, 23;
	shf.l.wrap.b32 	%r4888, %r4882, %r4881, 23;
	mov.b64 	%rd5783, {%r4888, %r4887};
	xor.b64  	%rd5784, %rd5782, %rd5783;
	xor.b64  	%rd5785, %rd5744, %rd5720;
	and.b64  	%rd5786, %rd5768, %rd5785;
	xor.b64  	%rd5787, %rd5786, %rd5720;
	add.s64 	%rd5788, %rd5696, %rd5485;
	add.s64 	%rd5789, %rd5788, %rd8913;
	add.s64 	%rd5790, %rd5789, %rd5787;
	add.s64 	%rd5791, %rd5790, %rd5784;
	add.s64 	%rd5792, %rd5791, %rd5707;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4889,%dummy}, %rd5779;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4890}, %rd5779;
	}
	shf.r.wrap.b32 	%r4891, %r4890, %r4889, 28;
	shf.r.wrap.b32 	%r4892, %r4889, %r4890, 28;
	mov.b64 	%rd5793, {%r4892, %r4891};
	shf.l.wrap.b32 	%r4893, %r4889, %r4890, 30;
	shf.l.wrap.b32 	%r4894, %r4890, %r4889, 30;
	mov.b64 	%rd5794, {%r4894, %r4893};
	xor.b64  	%rd5795, %rd5794, %rd5793;
	shf.l.wrap.b32 	%r4895, %r4889, %r4890, 25;
	shf.l.wrap.b32 	%r4896, %r4890, %r4889, 25;
	mov.b64 	%rd5796, {%r4896, %r4895};
	xor.b64  	%rd5797, %rd5795, %rd5796;
	xor.b64  	%rd5798, %rd5779, %rd5731;
	xor.b64  	%rd5799, %rd5779, %rd5755;
	and.b64  	%rd5800, %rd5799, %rd5798;
	xor.b64  	%rd5801, %rd5800, %rd5779;
	add.s64 	%rd5802, %rd5791, %rd5801;
	add.s64 	%rd5803, %rd5802, %rd5797;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4897,%dummy}, %rd5792;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4898}, %rd5792;
	}
	shf.r.wrap.b32 	%r4899, %r4898, %r4897, 14;
	shf.r.wrap.b32 	%r4900, %r4897, %r4898, 14;
	mov.b64 	%rd5804, {%r4900, %r4899};
	shf.r.wrap.b32 	%r4901, %r4898, %r4897, 18;
	shf.r.wrap.b32 	%r4902, %r4897, %r4898, 18;
	mov.b64 	%rd5805, {%r4902, %r4901};
	xor.b64  	%rd5806, %rd5805, %rd5804;
	shf.l.wrap.b32 	%r4903, %r4897, %r4898, 23;
	shf.l.wrap.b32 	%r4904, %r4898, %r4897, 23;
	mov.b64 	%rd5807, {%r4904, %r4903};
	xor.b64  	%rd5808, %rd5806, %rd5807;
	xor.b64  	%rd5809, %rd5768, %rd5744;
	and.b64  	%rd5810, %rd5792, %rd5809;
	xor.b64  	%rd5811, %rd5810, %rd5744;
	add.s64 	%rd5812, %rd5720, %rd5498;
	add.s64 	%rd5813, %rd5812, %rd8912;
	add.s64 	%rd5814, %rd5813, %rd5811;
	add.s64 	%rd5815, %rd5814, %rd5808;
	add.s64 	%rd5816, %rd5815, %rd5731;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4905,%dummy}, %rd5803;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4906}, %rd5803;
	}
	shf.r.wrap.b32 	%r4907, %r4906, %r4905, 28;
	shf.r.wrap.b32 	%r4908, %r4905, %r4906, 28;
	mov.b64 	%rd5817, {%r4908, %r4907};
	shf.l.wrap.b32 	%r4909, %r4905, %r4906, 30;
	shf.l.wrap.b32 	%r4910, %r4906, %r4905, 30;
	mov.b64 	%rd5818, {%r4910, %r4909};
	xor.b64  	%rd5819, %rd5818, %rd5817;
	shf.l.wrap.b32 	%r4911, %r4905, %r4906, 25;
	shf.l.wrap.b32 	%r4912, %r4906, %r4905, 25;
	mov.b64 	%rd5820, {%r4912, %r4911};
	xor.b64  	%rd5821, %rd5819, %rd5820;
	xor.b64  	%rd5822, %rd5803, %rd5755;
	xor.b64  	%rd5823, %rd5803, %rd5779;
	and.b64  	%rd5824, %rd5823, %rd5822;
	xor.b64  	%rd5825, %rd5824, %rd5803;
	add.s64 	%rd5826, %rd5815, %rd5825;
	add.s64 	%rd5827, %rd5826, %rd5821;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4913,%dummy}, %rd5816;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4914}, %rd5816;
	}
	shf.r.wrap.b32 	%r4915, %r4914, %r4913, 14;
	shf.r.wrap.b32 	%r4916, %r4913, %r4914, 14;
	mov.b64 	%rd5828, {%r4916, %r4915};
	shf.r.wrap.b32 	%r4917, %r4914, %r4913, 18;
	shf.r.wrap.b32 	%r4918, %r4913, %r4914, 18;
	mov.b64 	%rd5829, {%r4918, %r4917};
	xor.b64  	%rd5830, %rd5829, %rd5828;
	shf.l.wrap.b32 	%r4919, %r4913, %r4914, 23;
	shf.l.wrap.b32 	%r4920, %r4914, %r4913, 23;
	mov.b64 	%rd5831, {%r4920, %r4919};
	xor.b64  	%rd5832, %rd5830, %rd5831;
	xor.b64  	%rd5833, %rd5792, %rd5768;
	and.b64  	%rd5834, %rd5816, %rd5833;
	xor.b64  	%rd5835, %rd5834, %rd5768;
	add.s64 	%rd5836, %rd5744, %rd5511;
	add.s64 	%rd5837, %rd5836, %rd8911;
	add.s64 	%rd5838, %rd5837, %rd5835;
	add.s64 	%rd5839, %rd5838, %rd5832;
	add.s64 	%rd5840, %rd5839, %rd5755;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4921,%dummy}, %rd5827;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4922}, %rd5827;
	}
	shf.r.wrap.b32 	%r4923, %r4922, %r4921, 28;
	shf.r.wrap.b32 	%r4924, %r4921, %r4922, 28;
	mov.b64 	%rd5841, {%r4924, %r4923};
	shf.l.wrap.b32 	%r4925, %r4921, %r4922, 30;
	shf.l.wrap.b32 	%r4926, %r4922, %r4921, 30;
	mov.b64 	%rd5842, {%r4926, %r4925};
	xor.b64  	%rd5843, %rd5842, %rd5841;
	shf.l.wrap.b32 	%r4927, %r4921, %r4922, 25;
	shf.l.wrap.b32 	%r4928, %r4922, %r4921, 25;
	mov.b64 	%rd5844, {%r4928, %r4927};
	xor.b64  	%rd5845, %rd5843, %rd5844;
	xor.b64  	%rd5846, %rd5827, %rd5779;
	xor.b64  	%rd5847, %rd5827, %rd5803;
	and.b64  	%rd5848, %rd5847, %rd5846;
	xor.b64  	%rd5849, %rd5848, %rd5827;
	add.s64 	%rd5850, %rd5839, %rd5849;
	add.s64 	%rd5851, %rd5850, %rd5845;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4929,%dummy}, %rd5840;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4930}, %rd5840;
	}
	shf.r.wrap.b32 	%r4931, %r4930, %r4929, 14;
	shf.r.wrap.b32 	%r4932, %r4929, %r4930, 14;
	mov.b64 	%rd5852, {%r4932, %r4931};
	shf.r.wrap.b32 	%r4933, %r4930, %r4929, 18;
	shf.r.wrap.b32 	%r4934, %r4929, %r4930, 18;
	mov.b64 	%rd5853, {%r4934, %r4933};
	xor.b64  	%rd5854, %rd5853, %rd5852;
	shf.l.wrap.b32 	%r4935, %r4929, %r4930, 23;
	shf.l.wrap.b32 	%r4936, %r4930, %r4929, 23;
	mov.b64 	%rd5855, {%r4936, %r4935};
	xor.b64  	%rd5856, %rd5854, %rd5855;
	xor.b64  	%rd5857, %rd5816, %rd5792;
	and.b64  	%rd5858, %rd5840, %rd5857;
	xor.b64  	%rd5859, %rd5858, %rd5792;
	add.s64 	%rd5860, %rd5768, %rd5524;
	add.s64 	%rd5861, %rd5860, %rd8910;
	add.s64 	%rd5862, %rd5861, %rd5859;
	add.s64 	%rd5863, %rd5862, %rd5856;
	add.s64 	%rd5864, %rd5863, %rd5779;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4937,%dummy}, %rd5851;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4938}, %rd5851;
	}
	shf.r.wrap.b32 	%r4939, %r4938, %r4937, 28;
	shf.r.wrap.b32 	%r4940, %r4937, %r4938, 28;
	mov.b64 	%rd5865, {%r4940, %r4939};
	shf.l.wrap.b32 	%r4941, %r4937, %r4938, 30;
	shf.l.wrap.b32 	%r4942, %r4938, %r4937, 30;
	mov.b64 	%rd5866, {%r4942, %r4941};
	xor.b64  	%rd5867, %rd5866, %rd5865;
	shf.l.wrap.b32 	%r4943, %r4937, %r4938, 25;
	shf.l.wrap.b32 	%r4944, %r4938, %r4937, 25;
	mov.b64 	%rd5868, {%r4944, %r4943};
	xor.b64  	%rd5869, %rd5867, %rd5868;
	xor.b64  	%rd5870, %rd5851, %rd5803;
	xor.b64  	%rd5871, %rd5851, %rd5827;
	and.b64  	%rd5872, %rd5871, %rd5870;
	xor.b64  	%rd5873, %rd5872, %rd5851;
	add.s64 	%rd5874, %rd5863, %rd5873;
	add.s64 	%rd5875, %rd5874, %rd5869;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4945,%dummy}, %rd5864;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4946}, %rd5864;
	}
	shf.r.wrap.b32 	%r4947, %r4946, %r4945, 14;
	shf.r.wrap.b32 	%r4948, %r4945, %r4946, 14;
	mov.b64 	%rd5876, {%r4948, %r4947};
	shf.r.wrap.b32 	%r4949, %r4946, %r4945, 18;
	shf.r.wrap.b32 	%r4950, %r4945, %r4946, 18;
	mov.b64 	%rd5877, {%r4950, %r4949};
	xor.b64  	%rd5878, %rd5877, %rd5876;
	shf.l.wrap.b32 	%r4951, %r4945, %r4946, 23;
	shf.l.wrap.b32 	%r4952, %r4946, %r4945, 23;
	mov.b64 	%rd5879, {%r4952, %r4951};
	xor.b64  	%rd5880, %rd5878, %rd5879;
	xor.b64  	%rd5881, %rd5840, %rd5816;
	and.b64  	%rd5882, %rd5864, %rd5881;
	xor.b64  	%rd5883, %rd5882, %rd5816;
	add.s64 	%rd5884, %rd5792, %rd5537;
	add.s64 	%rd5885, %rd5884, %rd8909;
	add.s64 	%rd5886, %rd5885, %rd5883;
	add.s64 	%rd5887, %rd5886, %rd5880;
	add.s64 	%rd5888, %rd5887, %rd5803;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4953,%dummy}, %rd5875;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4954}, %rd5875;
	}
	shf.r.wrap.b32 	%r4955, %r4954, %r4953, 28;
	shf.r.wrap.b32 	%r4956, %r4953, %r4954, 28;
	mov.b64 	%rd5889, {%r4956, %r4955};
	shf.l.wrap.b32 	%r4957, %r4953, %r4954, 30;
	shf.l.wrap.b32 	%r4958, %r4954, %r4953, 30;
	mov.b64 	%rd5890, {%r4958, %r4957};
	xor.b64  	%rd5891, %rd5890, %rd5889;
	shf.l.wrap.b32 	%r4959, %r4953, %r4954, 25;
	shf.l.wrap.b32 	%r4960, %r4954, %r4953, 25;
	mov.b64 	%rd5892, {%r4960, %r4959};
	xor.b64  	%rd5893, %rd5891, %rd5892;
	xor.b64  	%rd5894, %rd5875, %rd5827;
	xor.b64  	%rd5895, %rd5875, %rd5851;
	and.b64  	%rd5896, %rd5895, %rd5894;
	xor.b64  	%rd5897, %rd5896, %rd5875;
	add.s64 	%rd5898, %rd5887, %rd5897;
	add.s64 	%rd5899, %rd5898, %rd5893;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4961,%dummy}, %rd5888;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4962}, %rd5888;
	}
	shf.r.wrap.b32 	%r4963, %r4962, %r4961, 14;
	shf.r.wrap.b32 	%r4964, %r4961, %r4962, 14;
	mov.b64 	%rd5900, {%r4964, %r4963};
	shf.r.wrap.b32 	%r4965, %r4962, %r4961, 18;
	shf.r.wrap.b32 	%r4966, %r4961, %r4962, 18;
	mov.b64 	%rd5901, {%r4966, %r4965};
	xor.b64  	%rd5902, %rd5901, %rd5900;
	shf.l.wrap.b32 	%r4967, %r4961, %r4962, 23;
	shf.l.wrap.b32 	%r4968, %r4962, %r4961, 23;
	mov.b64 	%rd5903, {%r4968, %r4967};
	xor.b64  	%rd5904, %rd5902, %rd5903;
	xor.b64  	%rd5905, %rd5864, %rd5840;
	and.b64  	%rd5906, %rd5888, %rd5905;
	xor.b64  	%rd5907, %rd5906, %rd5840;
	add.s64 	%rd5908, %rd5816, %rd5550;
	add.s64 	%rd5909, %rd5908, %rd8908;
	add.s64 	%rd5910, %rd5909, %rd5907;
	add.s64 	%rd5911, %rd5910, %rd5904;
	add.s64 	%rd5912, %rd5911, %rd5827;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4969,%dummy}, %rd5899;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4970}, %rd5899;
	}
	shf.r.wrap.b32 	%r4971, %r4970, %r4969, 28;
	shf.r.wrap.b32 	%r4972, %r4969, %r4970, 28;
	mov.b64 	%rd5913, {%r4972, %r4971};
	shf.l.wrap.b32 	%r4973, %r4969, %r4970, 30;
	shf.l.wrap.b32 	%r4974, %r4970, %r4969, 30;
	mov.b64 	%rd5914, {%r4974, %r4973};
	xor.b64  	%rd5915, %rd5914, %rd5913;
	shf.l.wrap.b32 	%r4975, %r4969, %r4970, 25;
	shf.l.wrap.b32 	%r4976, %r4970, %r4969, 25;
	mov.b64 	%rd5916, {%r4976, %r4975};
	xor.b64  	%rd5917, %rd5915, %rd5916;
	xor.b64  	%rd5918, %rd5899, %rd5851;
	xor.b64  	%rd5919, %rd5899, %rd5875;
	and.b64  	%rd5920, %rd5919, %rd5918;
	xor.b64  	%rd5921, %rd5920, %rd5899;
	add.s64 	%rd5922, %rd5911, %rd5921;
	add.s64 	%rd5923, %rd5922, %rd5917;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4977,%dummy}, %rd5912;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4978}, %rd5912;
	}
	shf.r.wrap.b32 	%r4979, %r4978, %r4977, 14;
	shf.r.wrap.b32 	%r4980, %r4977, %r4978, 14;
	mov.b64 	%rd5924, {%r4980, %r4979};
	shf.r.wrap.b32 	%r4981, %r4978, %r4977, 18;
	shf.r.wrap.b32 	%r4982, %r4977, %r4978, 18;
	mov.b64 	%rd5925, {%r4982, %r4981};
	xor.b64  	%rd5926, %rd5925, %rd5924;
	shf.l.wrap.b32 	%r4983, %r4977, %r4978, 23;
	shf.l.wrap.b32 	%r4984, %r4978, %r4977, 23;
	mov.b64 	%rd5927, {%r4984, %r4983};
	xor.b64  	%rd5928, %rd5926, %rd5927;
	xor.b64  	%rd5929, %rd5888, %rd5864;
	and.b64  	%rd5930, %rd5912, %rd5929;
	xor.b64  	%rd5931, %rd5930, %rd5864;
	add.s64 	%rd5932, %rd5840, %rd5563;
	add.s64 	%rd5933, %rd5932, %rd8907;
	add.s64 	%rd5934, %rd5933, %rd5931;
	add.s64 	%rd5935, %rd5934, %rd5928;
	add.s64 	%rd5936, %rd5935, %rd5851;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4985,%dummy}, %rd5923;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4986}, %rd5923;
	}
	shf.r.wrap.b32 	%r4987, %r4986, %r4985, 28;
	shf.r.wrap.b32 	%r4988, %r4985, %r4986, 28;
	mov.b64 	%rd5937, {%r4988, %r4987};
	shf.l.wrap.b32 	%r4989, %r4985, %r4986, 30;
	shf.l.wrap.b32 	%r4990, %r4986, %r4985, 30;
	mov.b64 	%rd5938, {%r4990, %r4989};
	xor.b64  	%rd5939, %rd5938, %rd5937;
	shf.l.wrap.b32 	%r4991, %r4985, %r4986, 25;
	shf.l.wrap.b32 	%r4992, %r4986, %r4985, 25;
	mov.b64 	%rd5940, {%r4992, %r4991};
	xor.b64  	%rd5941, %rd5939, %rd5940;
	xor.b64  	%rd5942, %rd5923, %rd5875;
	xor.b64  	%rd5943, %rd5923, %rd5899;
	and.b64  	%rd5944, %rd5943, %rd5942;
	xor.b64  	%rd5945, %rd5944, %rd5923;
	add.s64 	%rd5946, %rd5935, %rd5945;
	add.s64 	%rd5947, %rd5946, %rd5941;
	add.s64 	%rd5948, %rd8978, %rd5947;
	st.local.u64 	[%rd10], %rd5948;
	add.s64 	%rd5949, %rd8977, %rd5923;
	st.local.u64 	[%rd14], %rd5949;
	add.s64 	%rd5950, %rd8976, %rd5899;
	st.local.u64 	[%rd14+8], %rd5950;
	add.s64 	%rd5951, %rd8975, %rd5875;
	st.local.u64 	[%rd14+16], %rd5951;
	add.s64 	%rd5952, %rd8974, %rd5936;
	st.local.u64 	[%rd14+24], %rd5952;
	add.s64 	%rd5953, %rd8973, %rd5912;
	st.local.u64 	[%rd14+32], %rd5953;
	add.s64 	%rd5954, %rd8972, %rd5888;
	st.local.u64 	[%rd14+40], %rd5954;
	add.s64 	%rd5955, %rd8971, %rd5864;
	st.local.u64 	[%rd14+48], %rd5955;
	cvt.u32.u64	%r91, %rd5955;
	shr.u64 	%rd5956, %rd5955, 32;
	cvt.u32.u64	%r92, %rd5956;
	cvt.u32.u64	%r93, %rd5951;
	shr.u64 	%rd5957, %rd5951, 32;
	cvt.u32.u64	%r94, %rd5957;
	shr.u32 	%r4993, %r91, %r20;
	and.b32  	%r4994, %r4993, %r684;
	mul.wide.u32 	%rd5958, %r4994, 4;
	add.s64 	%rd5959, %rd8837, %rd5958;
	and.b32  	%r4995, %r91, 31;
	mov.u32 	%r4996, 1;
	shl.b32 	%r95, %r4996, %r4995;
	ld.global.u32 	%r4997, [%rd5959];
	and.b32  	%r4998, %r95, %r4997;
	setp.eq.s32	%p204, %r4998, 0;
	@%p204 bra 	BB2_365;

	mov.u32 	%r12442, 1;
	ld.param.u64 	%rd8838, [m01700_mxx_param_7];
	shr.u32 	%r4999, %r92, %r20;
	and.b32  	%r5000, %r4999, %r684;
	mul.wide.u32 	%rd5960, %r5000, 4;
	add.s64 	%rd5961, %rd8838, %rd5960;
	and.b32  	%r5001, %r92, 31;
	shl.b32 	%r96, %r12442, %r5001;
	ld.global.u32 	%r5003, [%rd5961];
	and.b32  	%r5004, %r5003, %r96;
	setp.eq.s32	%p205, %r5004, 0;
	@%p205 bra 	BB2_365;

	mov.u32 	%r12443, 1;
	ld.param.u64 	%rd8839, [m01700_mxx_param_8];
	shr.u32 	%r5005, %r93, %r20;
	and.b32  	%r5006, %r5005, %r684;
	mul.wide.u32 	%rd5962, %r5006, 4;
	add.s64 	%rd5963, %rd8839, %rd5962;
	and.b32  	%r5007, %r93, 31;
	shl.b32 	%r97, %r12443, %r5007;
	ld.global.u32 	%r5009, [%rd5963];
	and.b32  	%r5010, %r5009, %r97;
	setp.eq.s32	%p206, %r5010, 0;
	@%p206 bra 	BB2_365;

	mov.u32 	%r12444, 1;
	ld.param.u64 	%rd8840, [m01700_mxx_param_9];
	shr.u32 	%r5011, %r94, %r20;
	and.b32  	%r5012, %r5011, %r684;
	mul.wide.u32 	%rd5964, %r5012, 4;
	add.s64 	%rd5965, %rd8840, %rd5964;
	and.b32  	%r5013, %r94, 31;
	shl.b32 	%r98, %r12444, %r5013;
	ld.global.u32 	%r5015, [%rd5965];
	and.b32  	%r5016, %r5015, %r98;
	setp.eq.s32	%p207, %r5016, 0;
	@%p207 bra 	BB2_365;

	and.b32  	%r12447, %r91, 31;
	mov.u32 	%r12446, 1;
	shl.b32 	%r12445, %r12446, %r12447;
	ld.param.u64 	%rd8841, [m01700_mxx_param_10];
	shr.u32 	%r5017, %r91, %r21;
	and.b32  	%r5018, %r5017, %r684;
	mul.wide.u32 	%rd5966, %r5018, 4;
	add.s64 	%rd5967, %rd8841, %rd5966;
	ld.global.u32 	%r5019, [%rd5967];
	and.b32  	%r5020, %r5019, %r12445;
	setp.eq.s32	%p208, %r5020, 0;
	@%p208 bra 	BB2_365;

	ld.param.u64 	%rd8842, [m01700_mxx_param_11];
	shr.u32 	%r5021, %r92, %r21;
	and.b32  	%r5022, %r5021, %r684;
	mul.wide.u32 	%rd5968, %r5022, 4;
	add.s64 	%rd5969, %rd8842, %rd5968;
	ld.global.u32 	%r5023, [%rd5969];
	and.b32  	%r5024, %r5023, %r96;
	setp.eq.s32	%p209, %r5024, 0;
	@%p209 bra 	BB2_365;

	ld.param.u64 	%rd8843, [m01700_mxx_param_12];
	shr.u32 	%r5025, %r93, %r21;
	and.b32  	%r5026, %r5025, %r684;
	mul.wide.u32 	%rd5970, %r5026, 4;
	add.s64 	%rd5971, %rd8843, %rd5970;
	ld.global.u32 	%r5027, [%rd5971];
	and.b32  	%r5028, %r5027, %r97;
	setp.eq.s32	%p210, %r5028, 0;
	@%p210 bra 	BB2_365;

	ld.param.u64 	%rd8844, [m01700_mxx_param_13];
	shr.u32 	%r5029, %r94, %r21;
	and.b32  	%r5030, %r5029, %r684;
	mul.wide.u32 	%rd5972, %r5030, 4;
	add.s64 	%rd5973, %rd8844, %rd5972;
	ld.global.u32 	%r5031, [%rd5973];
	and.b32  	%r5032, %r5031, %r98;
	setp.eq.s32	%p211, %r5032, 0;
	@%p211 bra 	BB2_365;

	mov.u32 	%r12496, 0;
	setp.eq.s32	%p212, %r689, 0;
	mov.u32 	%r5033, -1;
	mov.u32 	%r12495, %r689;
	@%p212 bra 	BB2_359;

BB2_347:
	mov.u32 	%r12497, 1;
	ld.param.u64 	%rd8845, [m01700_mxx_param_15];
	shr.u32 	%r101, %r12495, 1;
	add.s32 	%r12498, %r101, %r12496;
	cvt.u64.u32	%rd5974, %r12498;
	add.s64 	%rd272, %rd5974, %rd39;
	shl.b64 	%rd5975, %rd272, 6;
	add.s64 	%rd5976, %rd8845, %rd5975;
	ld.global.u32 	%r103, [%rd5976+28];
	setp.gt.u32	%p213, %r94, %r103;
	@%p213 bra 	BB2_357;

	setp.lt.u32	%p214, %r94, %r103;
	mov.u32 	%r5036, -1;
	@%p214 bra 	BB2_349;
	bra.uni 	BB2_350;

BB2_349:
	mov.u32 	%r12497, %r5036;
	bra.uni 	BB2_357;

BB2_350:
	mov.u32 	%r12497, 1;
	ld.global.u32 	%r104, [%rd5976+24];
	setp.gt.u32	%p215, %r93, %r104;
	@%p215 bra 	BB2_357;

	setp.lt.u32	%p216, %r93, %r104;
	@%p216 bra 	BB2_352;
	bra.uni 	BB2_353;

BB2_352:
	mov.u32 	%r12497, %r5036;
	bra.uni 	BB2_357;

BB2_353:
	mov.u32 	%r12497, 1;
	ld.global.u32 	%r105, [%rd5976+60];
	setp.gt.u32	%p217, %r92, %r105;
	@%p217 bra 	BB2_357;

	setp.lt.u32	%p218, %r92, %r105;
	mov.u32 	%r12497, %r5036;
	@%p218 bra 	BB2_357;

	mov.u32 	%r12497, 1;
	ld.global.u32 	%r106, [%rd5976+56];
	setp.gt.u32	%p219, %r91, %r106;
	@%p219 bra 	BB2_357;

	setp.lt.u32	%p220, %r91, %r106;
	selp.b32	%r12497, -1, 0, %p220;

BB2_357:
	add.s32 	%r5042, %r101, 1;
	setp.gt.s32	%p221, %r12497, 0;
	selp.b32	%r5043, %r5042, 0, %p221;
	add.s32 	%r12496, %r5043, %r12496;
	selp.b32	%r5044, -1, 0, %p221;
	add.s32 	%r5045, %r5044, %r12495;
	shr.u32 	%r12495, %r5045, 1;
	setp.eq.s32	%p222, %r12497, 0;
	@%p222 bra 	BB2_360;

	setp.ne.s32	%p223, %r12495, 0;
	@%p223 bra 	BB2_347;

BB2_359:
	mov.u32 	%r12498, %r5033;

BB2_360:
	setp.eq.s32	%p224, %r12498, -1;
	@%p224 bra 	BB2_365;

	ld.param.u64 	%rd8846, [m01700_mxx_param_16];
	ld.param.u32 	%r12437, [m01700_mxx_param_32];
	add.s32 	%r112, %r12498, %r12437;
	mul.wide.u32 	%rd5983, %r112, 4;
	add.s64 	%rd5984, %rd8846, %rd5983;
	atom.global.add.u32 	%r5047, [%rd5984], 1;
	setp.ne.s32	%p225, %r5047, 0;
	@%p225 bra 	BB2_365;

	atom.global.add.u32 	%r113, [%rd286], 1;
	setp.lt.u32	%p226, %r113, %r689;
	@%p226 bra 	BB2_364;
	bra.uni 	BB2_363;

BB2_364:
	ld.param.u32 	%r12441, [m01700_mxx_param_27];
	ld.param.u64 	%rd8866, [m01700_mxx_param_14];
	mul.wide.u32 	%rd5985, %r113, 20;
	add.s64 	%rd5986, %rd8866, %rd5985;
	st.global.u32 	[%rd5986], %r12441;
	st.global.u32 	[%rd5986+4], %r12498;
	st.global.u32 	[%rd5986+8], %r112;
	st.global.u32 	[%rd5986+12], %r1;
	st.global.u32 	[%rd5986+16], %r12461;
	bra.uni 	BB2_365;

BB2_363:
	atom.global.add.u32 	%r5048, [%rd286], -1;

BB2_365:
	ld.param.u32 	%r12438, [m01700_mxx_param_30];
	add.s32 	%r12461, %r12461, 1;
	setp.lt.u32	%p227, %r12461, %r12438;
	@%p227 bra 	BB2_14;

BB2_366:
	ret;
}

	// .globl	m01700_sxx
.entry m01700_sxx(
	.param .u64 .ptr .global .align 4 m01700_sxx_param_0,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_1,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_2,
	.param .u64 .ptr .const .align 4 m01700_sxx_param_3,
	.param .u64 .ptr .global .align 1 m01700_sxx_param_4,
	.param .u64 .ptr .global .align 1 m01700_sxx_param_5,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_6,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_7,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_8,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_9,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_10,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_11,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_12,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_13,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_14,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_15,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_16,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_17,
	.param .u64 .ptr .global .align 1 m01700_sxx_param_18,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_19,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_20,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_21,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_22,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_23,
	.param .u32 m01700_sxx_param_24,
	.param .u32 m01700_sxx_param_25,
	.param .u32 m01700_sxx_param_26,
	.param .u32 m01700_sxx_param_27,
	.param .u32 m01700_sxx_param_28,
	.param .u32 m01700_sxx_param_29,
	.param .u32 m01700_sxx_param_30,
	.param .u32 m01700_sxx_param_31,
	.param .u32 m01700_sxx_param_32,
	.param .u32 m01700_sxx_param_33,
	.param .u64 m01700_sxx_param_34
)
{
	.local .align 16 .b8 	__local_depot3[592];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<260>;
	.reg .b32 	%r<12448>;
	.reg .b64 	%rd<8938>;


	mov.u64 	%rd8937, __local_depot3;
	cvta.local.u64 	%SP, %rd8937;
	ld.param.u64 	%rd275, [m01700_sxx_param_0];
	ld.param.u64 	%rd278, [m01700_sxx_param_15];
	ld.param.u64 	%rd279, [m01700_sxx_param_16];
	ld.param.u64 	%rd280, [m01700_sxx_param_19];
	ld.param.u32 	%r665, [m01700_sxx_param_30];
	ld.param.u32 	%r667, [m01700_sxx_param_32];
	ld.param.u64 	%rd281, [m01700_sxx_param_34];
	add.u64 	%rd282, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd282;
	add.u64 	%rd283, %SP, 16;
	cvta.to.local.u64 	%rd2, %rd283;
	add.u64 	%rd284, %SP, 32;
	cvta.to.local.u64 	%rd3, %rd284;
	add.u64 	%rd285, %SP, 48;
	cvta.to.local.u64 	%rd4, %rd285;
	add.u64 	%rd286, %SP, 64;
	cvta.to.local.u64 	%rd5, %rd286;
	add.u64 	%rd287, %SP, 80;
	cvta.to.local.u64 	%rd6, %rd287;
	add.u64 	%rd288, %SP, 96;
	cvta.to.local.u64 	%rd7, %rd288;
	add.u64 	%rd289, %SP, 112;
	cvta.to.local.u64 	%rd8, %rd289;
	add.u64 	%rd290, %SP, 128;
	cvta.to.local.u64 	%rd9, %rd290;
	add.u64 	%rd291, %SP, 384;
	cvta.to.local.u64 	%rd10, %rd291;
	mov.u32 	%r668, %ctaid.x;
	mov.u32 	%r669, %ntid.x;
	mov.b32	%r670, %envreg3;
	mad.lo.s32 	%r671, %r668, %r669, %r670;
	mov.u32 	%r672, %tid.x;
	add.s32 	%r1, %r671, %r672;
	cvt.s64.s32	%rd292, %r1;
	setp.ge.u64	%p1, %rd292, %rd281;
	@%p1 bra 	BB3_345;

	cvt.u64.u32	%rd11, %r667;
	mul.wide.u32 	%rd294, %r667, 64;
	add.s64 	%rd295, %rd278, %rd294;
	ld.global.u32 	%r2, [%rd295+56];
	ld.global.u32 	%r3, [%rd295+60];
	ld.global.u32 	%r4, [%rd295+24];
	ld.global.u32 	%r5, [%rd295+28];
	mul.wide.s32 	%rd296, %r1, 260;
	add.s64 	%rd297, %rd275, %rd296;
	ld.global.u32 	%r6, [%rd297+256];
	mov.u64 	%rd8864, 0;
	mov.pred 	%p2, 0;
	@%p2 bra 	BB3_3;

BB3_2:
	shl.b64 	%rd299, %rd8864, 2;
	add.s64 	%rd300, %rd9, %rd299;
	mov.u32 	%r673, 0;
	st.local.u32 	[%rd300], %r673;
	add.s64 	%rd8864, %rd8864, 1;
	setp.lt.u64	%p3, %rd8864, 64;
	@%p3 bra 	BB3_2;

BB3_3:
	setp.eq.s32	%p4, %r6, 0;
	@%p4 bra 	BB3_12;

	add.s32 	%r676, %r6, -1;
	shr.u32 	%r677, %r676, 2;
	add.s32 	%r7, %r677, 1;
	and.b32  	%r8, %r7, 3;
	setp.eq.s32	%p5, %r8, 0;
	mov.u32 	%r12378, 0;
	mov.u32 	%r12379, %r12378;
	@%p5 bra 	BB3_10;

	setp.eq.s32	%p6, %r8, 1;
	mov.u32 	%r12374, 0;
	mov.u32 	%r12375, %r12374;
	@%p6 bra 	BB3_9;

	setp.eq.s32	%p7, %r8, 2;
	mov.u32 	%r12375, 4;
	mov.u32 	%r12372, 0;
	@%p7 bra 	BB3_8;

	ld.global.u32 	%r684, [%rd297];
	st.local.u32 	[%rd9], %r684;
	mov.u32 	%r12375, 8;
	mov.u32 	%r12372, 1;

BB3_8:
	mul.wide.u32 	%rd305, %r12372, 4;
	add.s64 	%rd306, %rd297, %rd305;
	ld.global.u32 	%r685, [%rd306];
	add.s64 	%rd307, %rd9, %rd305;
	st.local.u32 	[%rd307], %r685;
	add.s32 	%r12374, %r12372, 1;

BB3_9:
	mul.wide.s32 	%rd310, %r12374, 4;
	add.s64 	%rd311, %rd297, %rd310;
	ld.global.u32 	%r686, [%rd311];
	add.s64 	%rd312, %rd9, %rd310;
	st.local.u32 	[%rd312], %r686;
	add.s32 	%r12379, %r12375, 4;
	add.s32 	%r12378, %r12374, 1;

BB3_10:
	setp.lt.u32	%p8, %r7, 4;
	@%p8 bra 	BB3_12;

BB3_11:
	mul.wide.s32 	%rd315, %r12378, 4;
	add.s64 	%rd316, %rd297, %rd315;
	ld.global.u32 	%r687, [%rd316];
	add.s64 	%rd317, %rd9, %rd315;
	st.local.u32 	[%rd317], %r687;
	add.s32 	%r688, %r12378, 1;
	mul.wide.s32 	%rd318, %r688, 4;
	add.s64 	%rd319, %rd297, %rd318;
	ld.global.u32 	%r689, [%rd319];
	add.s64 	%rd320, %rd9, %rd318;
	st.local.u32 	[%rd320], %r689;
	add.s32 	%r690, %r12378, 2;
	mul.wide.s32 	%rd321, %r690, 4;
	add.s64 	%rd322, %rd297, %rd321;
	ld.global.u32 	%r691, [%rd322];
	add.s64 	%rd323, %rd9, %rd321;
	st.local.u32 	[%rd323], %r691;
	add.s32 	%r692, %r12378, 3;
	mul.wide.s32 	%rd324, %r692, 4;
	add.s64 	%rd325, %rd297, %rd324;
	ld.global.u32 	%r693, [%rd325];
	add.s64 	%rd326, %rd9, %rd324;
	st.local.u32 	[%rd326], %r693;
	add.s32 	%r12378, %r12378, 4;
	add.s32 	%r12379, %r12379, 16;
	setp.lt.u32	%p9, %r12379, %r6;
	@%p9 bra 	BB3_11;

BB3_12:
	setp.eq.s32	%p10, %r665, 0;
	@%p10 bra 	BB3_345;

	ld.local.u32 	%r22, [%rd9];
	add.s64 	%rd15, %rd10, 8;
	add.s64 	%rd16, %rd10, 64;
	add.s64 	%rd17, %rd10, 72;
	add.s64 	%rd18, %rd10, 80;
	add.s64 	%rd19, %rd10, 88;
	add.s64 	%rd20, %rd10, 96;
	add.s64 	%rd21, %rd10, 104;
	add.s64 	%rd22, %rd10, 112;
	add.s64 	%rd23, %rd10, 120;
	add.s64 	%rd24, %rd10, 128;
	add.s64 	%rd25, %rd10, 136;
	add.s64 	%rd26, %rd10, 144;
	add.s64 	%rd27, %rd10, 152;
	add.s64 	%rd28, %rd10, 160;
	add.s64 	%rd29, %rd10, 168;
	add.s64 	%rd30, %rd10, 176;
	add.s64 	%rd31, %rd10, 184;
	add.s64 	%rd32, %rd1, 4;
	add.s64 	%rd33, %rd2, 4;
	add.s64 	%rd34, %rd3, 4;
	add.s64 	%rd35, %rd4, 4;
	add.s64 	%rd36, %rd5, 4;
	add.s64 	%rd37, %rd6, 4;
	add.s64 	%rd38, %rd7, 4;
	add.s64 	%rd39, %rd8, 4;
	shl.b64 	%rd327, %rd11, 2;
	add.s64 	%rd40, %rd279, %rd327;
	mov.u32 	%r12380, 0;

BB3_14:
	mov.u32 	%r12382, 0;
	ld.param.u64 	%rd8809, [m01700_sxx_param_3];
	mul.wide.u32 	%rd328, %r12380, 4;
	add.s64 	%rd329, %rd8809, %rd328;
	ld.const.u32 	%r697, [%rd329];
	or.b32  	%r12415, %r697, %r22;
	st.local.u32 	[%rd9], %r12415;
	mov.u64 	%rd330, 7640891576956012808;
	st.local.u64 	[%rd10], %rd330;
	mov.u64 	%rd331, -4942790177534073029;
	st.local.u64 	[%rd15], %rd331;
	mov.u64 	%rd332, 4354685564936845355;
	st.local.u64 	[%rd15+8], %rd332;
	mov.u64 	%rd333, -6534734903238641935;
	st.local.u64 	[%rd15+16], %rd333;
	mov.u64 	%rd334, 5840696475078001361;
	st.local.u64 	[%rd15+24], %rd334;
	mov.u64 	%rd335, -7276294671716946913;
	st.local.u64 	[%rd15+32], %rd335;
	mov.u64 	%rd336, 2270897969802886507;
	st.local.u64 	[%rd15+40], %rd336;
	mov.u64 	%rd337, 6620516959819538809;
	st.local.u64 	[%rd15+48], %rd337;
	st.local.u32 	[%rd15+56], %r12382;
	st.local.u32 	[%rd15+64], %r12382;
	st.local.u32 	[%rd15+72], %r12382;
	st.local.u32 	[%rd15+80], %r12382;
	st.local.u32 	[%rd15+88], %r12382;
	st.local.u32 	[%rd15+96], %r12382;
	st.local.u32 	[%rd15+104], %r12382;
	st.local.u32 	[%rd15+112], %r12382;
	st.local.u32 	[%rd15+120], %r12382;
	st.local.u32 	[%rd15+128], %r12382;
	st.local.u32 	[%rd15+136], %r12382;
	st.local.u32 	[%rd15+144], %r12382;
	st.local.u32 	[%rd15+152], %r12382;
	st.local.u32 	[%rd15+160], %r12382;
	st.local.u32 	[%rd15+168], %r12382;
	st.local.u32 	[%rd15+176], %r12382;
	st.local.u32 	[%rd15+184], %r12382;
	st.local.u32 	[%rd16+4], %r12382;
	st.local.u32 	[%rd17+4], %r12382;
	st.local.u32 	[%rd18+4], %r12382;
	st.local.u32 	[%rd19+4], %r12382;
	st.local.u32 	[%rd20+4], %r12382;
	st.local.u32 	[%rd21+4], %r12382;
	st.local.u32 	[%rd22+4], %r12382;
	st.local.u32 	[%rd23+4], %r12382;
	st.local.u32 	[%rd24+4], %r12382;
	st.local.u32 	[%rd25+4], %r12382;
	st.local.u32 	[%rd26+4], %r12382;
	st.local.u32 	[%rd27+4], %r12382;
	st.local.u32 	[%rd28+4], %r12382;
	st.local.u32 	[%rd29+4], %r12382;
	st.local.u32 	[%rd30+4], %r12382;
	st.local.u32 	[%rd31+4], %r12382;
	mov.u32 	%r12383, %r12382;
	bra.uni 	BB3_15;

BB3_431:
	ld.const.u64 	%rd8863, [k_sha512+120];
	ld.const.u64 	%rd8860, [k_sha512+112];
	ld.const.u64 	%rd8859, [k_sha512+104];
	ld.const.u64 	%rd8858, [k_sha512+96];
	ld.const.u64 	%rd8857, [k_sha512+88];
	ld.const.u64 	%rd8848, [k_sha512+80];
	ld.const.u64 	%rd8847, [k_sha512+72];
	ld.const.u64 	%rd8846, [k_sha512+64];
	ld.const.u64 	%rd8845, [k_sha512+56];
	ld.const.u64 	%rd8844, [k_sha512+16];
	ld.const.u64 	%rd8843, [k_sha512+8];
	ld.const.u64 	%rd8842, [k_sha512];
	ld.const.u64 	%rd8826, [k_sha512+48];
	ld.const.u64 	%rd8825, [k_sha512+40];
	ld.const.u64 	%rd8824, [k_sha512+32];
	ld.const.u64 	%rd8823, [k_sha512+24];
	ld.local.u32 	%r10309, [%rd15+56];
	ld.local.u32 	%r10310, [%rd16+4];
	ld.local.u32 	%r10311, [%rd15+64];
	ld.local.u32 	%r10312, [%rd17+4];
	ld.local.v2.u32 	{%r10313, %r10314}, [%rd32+4];
	ld.local.u32 	%r10317, [%rd15+72];
	ld.local.u32 	%r10318, [%rd2];
	ld.local.u32 	%r10319, [%rd18+4];
	ld.local.u32 	%r10320, [%rd33];
	ld.local.u32 	%r10321, [%rd15+80];
	ld.local.u32 	%r10322, [%rd19+4];
	ld.local.v2.u32 	{%r10323, %r10324}, [%rd33+4];
	ld.local.u32 	%r10327, [%rd15+88];
	ld.local.u32 	%r10328, [%rd3];
	ld.local.u32 	%r10329, [%rd20+4];
	ld.local.u32 	%r10330, [%rd34];
	ld.local.u32 	%r10331, [%rd15+96];
	ld.local.u32 	%r10332, [%rd21+4];
	ld.local.v2.u32 	{%r10333, %r10334}, [%rd34+4];
	ld.local.u32 	%r10337, [%rd15+104];
	ld.local.u32 	%r10338, [%rd4];
	ld.local.u32 	%r10339, [%rd22+4];
	ld.local.u32 	%r10340, [%rd35];
	ld.local.u32 	%r10341, [%rd15+112];
	ld.local.u32 	%r10342, [%rd23+4];
	ld.local.v2.u32 	{%r10343, %r10344}, [%rd35+4];
	ld.local.u32 	%r10347, [%rd15+120];
	ld.local.u32 	%r10348, [%rd5];
	ld.local.u32 	%r10349, [%rd24+4];
	ld.local.u32 	%r10350, [%rd36];
	ld.local.u32 	%r10351, [%rd15+128];
	ld.local.u32 	%r10352, [%rd25+4];
	ld.local.v2.u32 	{%r10353, %r10354}, [%rd36+4];
	ld.local.u32 	%r10357, [%rd15+136];
	ld.local.u32 	%r10358, [%rd6];
	ld.local.u32 	%r10359, [%rd26+4];
	ld.local.u32 	%r10360, [%rd37];
	ld.local.u32 	%r10361, [%rd15+144];
	ld.local.u32 	%r10362, [%rd27+4];
	ld.local.v2.u32 	{%r10363, %r10364}, [%rd37+4];
	ld.local.u32 	%r10367, [%rd15+152];
	ld.local.u32 	%r10368, [%rd7];
	ld.local.u32 	%r10369, [%rd28+4];
	ld.local.u32 	%r10370, [%rd38];
	ld.local.u32 	%r10371, [%rd15+160];
	ld.local.u32 	%r10372, [%rd29+4];
	ld.local.v2.u32 	{%r10373, %r10374}, [%rd38+4];
	ld.local.u32 	%r10377, [%rd15+168];
	ld.local.u32 	%r10378, [%rd8];
	ld.local.u32 	%r10379, [%rd30+4];
	ld.local.u32 	%r10380, [%rd39];
	ld.local.u32 	%r10381, [%rd15+176];
	ld.local.u32 	%r10382, [%rd31+4];
	ld.local.v2.u32 	{%r10383, %r10384}, [%rd39+4];
	or.b32  	%r10387, %r10309, %r12415;
	or.b32  	%r10388, %r10310, %r12414;
	mov.b64	%rd5955, {%r10388, %r10387};
	or.b32  	%r10389, %r10311, %r10313;
	or.b32  	%r10390, %r10312, %r10314;
	mov.b64	%rd5956, {%r10390, %r10389};
	or.b32  	%r10391, %r10317, %r10318;
	or.b32  	%r10392, %r10319, %r10320;
	mov.b64	%rd5957, {%r10392, %r10391};
	or.b32  	%r10393, %r10321, %r10323;
	or.b32  	%r10394, %r10322, %r10324;
	mov.b64	%rd5958, {%r10394, %r10393};
	or.b32  	%r10395, %r10327, %r10328;
	or.b32  	%r10396, %r10329, %r10330;
	mov.b64	%rd5959, {%r10396, %r10395};
	or.b32  	%r10397, %r10331, %r10333;
	or.b32  	%r10398, %r10332, %r10334;
	mov.b64	%rd5960, {%r10398, %r10397};
	or.b32  	%r10399, %r10337, %r10338;
	or.b32  	%r10400, %r10339, %r10340;
	mov.b64	%rd5961, {%r10400, %r10399};
	or.b32  	%r10401, %r10341, %r10343;
	or.b32  	%r10402, %r10342, %r10344;
	mov.b64	%rd5962, {%r10402, %r10401};
	or.b32  	%r10403, %r10347, %r10348;
	or.b32  	%r10404, %r10349, %r10350;
	mov.b64	%rd5963, {%r10404, %r10403};
	or.b32  	%r10405, %r10351, %r10353;
	or.b32  	%r10406, %r10352, %r10354;
	mov.b64	%rd5964, {%r10406, %r10405};
	or.b32  	%r10407, %r10357, %r10358;
	or.b32  	%r10408, %r10359, %r10360;
	mov.b64	%rd5965, {%r10408, %r10407};
	or.b32  	%r10409, %r10361, %r10363;
	or.b32  	%r10410, %r10362, %r10364;
	mov.b64	%rd5966, {%r10410, %r10409};
	or.b32  	%r10411, %r10367, %r10368;
	or.b32  	%r10412, %r10369, %r10370;
	mov.b64	%rd5967, {%r10412, %r10411};
	or.b32  	%r10413, %r10371, %r10373;
	or.b32  	%r10414, %r10372, %r10374;
	mov.b64	%rd5968, {%r10414, %r10413};
	or.b32  	%r10415, %r10377, %r10378;
	or.b32  	%r10416, %r10379, %r10380;
	mov.b64	%rd5969, {%r10416, %r10415};
	or.b32  	%r10417, %r10381, %r10383;
	or.b32  	%r10418, %r10382, %r10384;
	mov.b64	%rd5970, {%r10418, %r10417};
	ld.local.u64 	%rd5971, [%rd15+24];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10419,%dummy}, %rd5971;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10420}, %rd5971;
	}
	shf.r.wrap.b32 	%r10421, %r10420, %r10419, 14;
	shf.r.wrap.b32 	%r10422, %r10419, %r10420, 14;
	mov.b64 	%rd5972, {%r10422, %r10421};
	shf.r.wrap.b32 	%r10423, %r10420, %r10419, 18;
	shf.r.wrap.b32 	%r10424, %r10419, %r10420, 18;
	mov.b64 	%rd5973, {%r10424, %r10423};
	xor.b64  	%rd5974, %rd5973, %rd5972;
	shf.l.wrap.b32 	%r10425, %r10419, %r10420, 23;
	shf.l.wrap.b32 	%r10426, %r10420, %r10419, 23;
	mov.b64 	%rd5975, {%r10426, %r10425};
	xor.b64  	%rd5976, %rd5974, %rd5975;
	ld.local.u64 	%rd5977, [%rd15+40];
	ld.local.u64 	%rd5978, [%rd15+32];
	xor.b64  	%rd5979, %rd5977, %rd5978;
	and.b64  	%rd5980, %rd5979, %rd5971;
	xor.b64  	%rd5981, %rd5980, %rd5977;
	ld.local.u64 	%rd5982, [%rd15+48];
	add.s64 	%rd5983, %rd5981, %rd5982;
	add.s64 	%rd5984, %rd5983, %rd5955;
	add.s64 	%rd5985, %rd5984, %rd8842;
	add.s64 	%rd5986, %rd5985, %rd5976;
	ld.local.u64 	%rd5987, [%rd15+16];
	add.s64 	%rd5988, %rd5986, %rd5987;
	ld.local.u64 	%rd5989, [%rd10];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10427,%dummy}, %rd5989;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10428}, %rd5989;
	}
	shf.r.wrap.b32 	%r10429, %r10428, %r10427, 28;
	shf.r.wrap.b32 	%r10430, %r10427, %r10428, 28;
	mov.b64 	%rd5990, {%r10430, %r10429};
	shf.l.wrap.b32 	%r10431, %r10427, %r10428, 30;
	shf.l.wrap.b32 	%r10432, %r10428, %r10427, 30;
	mov.b64 	%rd5991, {%r10432, %r10431};
	xor.b64  	%rd5992, %rd5991, %rd5990;
	shf.l.wrap.b32 	%r10433, %r10427, %r10428, 25;
	shf.l.wrap.b32 	%r10434, %r10428, %r10427, 25;
	mov.b64 	%rd5993, {%r10434, %r10433};
	xor.b64  	%rd5994, %rd5992, %rd5993;
	ld.local.u64 	%rd5995, [%rd15+8];
	xor.b64  	%rd5996, %rd5995, %rd5989;
	ld.local.u64 	%rd5997, [%rd15];
	xor.b64  	%rd5998, %rd5997, %rd5989;
	and.b64  	%rd5999, %rd5996, %rd5998;
	xor.b64  	%rd6000, %rd5999, %rd5989;
	add.s64 	%rd6001, %rd5986, %rd6000;
	add.s64 	%rd6002, %rd6001, %rd5994;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10435,%dummy}, %rd5988;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10436}, %rd5988;
	}
	shf.r.wrap.b32 	%r10437, %r10436, %r10435, 14;
	shf.r.wrap.b32 	%r10438, %r10435, %r10436, 14;
	mov.b64 	%rd6003, {%r10438, %r10437};
	shf.r.wrap.b32 	%r10439, %r10436, %r10435, 18;
	shf.r.wrap.b32 	%r10440, %r10435, %r10436, 18;
	mov.b64 	%rd6004, {%r10440, %r10439};
	xor.b64  	%rd6005, %rd6004, %rd6003;
	shf.l.wrap.b32 	%r10441, %r10435, %r10436, 23;
	shf.l.wrap.b32 	%r10442, %r10436, %r10435, 23;
	mov.b64 	%rd6006, {%r10442, %r10441};
	xor.b64  	%rd6007, %rd6005, %rd6006;
	xor.b64  	%rd6008, %rd5978, %rd5971;
	and.b64  	%rd6009, %rd5988, %rd6008;
	xor.b64  	%rd6010, %rd6009, %rd5978;
	add.s64 	%rd6011, %rd5956, %rd5977;
	add.s64 	%rd6012, %rd6011, %rd8843;
	add.s64 	%rd6013, %rd6012, %rd6010;
	add.s64 	%rd6014, %rd6013, %rd6007;
	add.s64 	%rd6015, %rd6014, %rd5995;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10443,%dummy}, %rd6002;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10444}, %rd6002;
	}
	shf.r.wrap.b32 	%r10445, %r10444, %r10443, 28;
	shf.r.wrap.b32 	%r10446, %r10443, %r10444, 28;
	mov.b64 	%rd6016, {%r10446, %r10445};
	shf.l.wrap.b32 	%r10447, %r10443, %r10444, 30;
	shf.l.wrap.b32 	%r10448, %r10444, %r10443, 30;
	mov.b64 	%rd6017, {%r10448, %r10447};
	xor.b64  	%rd6018, %rd6017, %rd6016;
	shf.l.wrap.b32 	%r10449, %r10443, %r10444, 25;
	shf.l.wrap.b32 	%r10450, %r10444, %r10443, 25;
	mov.b64 	%rd6019, {%r10450, %r10449};
	xor.b64  	%rd6020, %rd6018, %rd6019;
	xor.b64  	%rd6021, %rd6002, %rd5997;
	xor.b64  	%rd6022, %rd6002, %rd5989;
	and.b64  	%rd6023, %rd6022, %rd6021;
	xor.b64  	%rd6024, %rd6023, %rd6002;
	add.s64 	%rd6025, %rd6014, %rd6024;
	add.s64 	%rd6026, %rd6025, %rd6020;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10451,%dummy}, %rd6015;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10452}, %rd6015;
	}
	shf.r.wrap.b32 	%r10453, %r10452, %r10451, 14;
	shf.r.wrap.b32 	%r10454, %r10451, %r10452, 14;
	mov.b64 	%rd6027, {%r10454, %r10453};
	shf.r.wrap.b32 	%r10455, %r10452, %r10451, 18;
	shf.r.wrap.b32 	%r10456, %r10451, %r10452, 18;
	mov.b64 	%rd6028, {%r10456, %r10455};
	xor.b64  	%rd6029, %rd6028, %rd6027;
	shf.l.wrap.b32 	%r10457, %r10451, %r10452, 23;
	shf.l.wrap.b32 	%r10458, %r10452, %r10451, 23;
	mov.b64 	%rd6030, {%r10458, %r10457};
	xor.b64  	%rd6031, %rd6029, %rd6030;
	xor.b64  	%rd6032, %rd5988, %rd5971;
	and.b64  	%rd6033, %rd6015, %rd6032;
	xor.b64  	%rd6034, %rd6033, %rd5971;
	add.s64 	%rd6035, %rd5957, %rd5978;
	add.s64 	%rd6036, %rd6035, %rd8844;
	add.s64 	%rd6037, %rd6036, %rd6034;
	add.s64 	%rd6038, %rd6037, %rd6031;
	add.s64 	%rd6039, %rd6038, %rd5997;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10459,%dummy}, %rd6026;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10460}, %rd6026;
	}
	shf.r.wrap.b32 	%r10461, %r10460, %r10459, 28;
	shf.r.wrap.b32 	%r10462, %r10459, %r10460, 28;
	mov.b64 	%rd6040, {%r10462, %r10461};
	shf.l.wrap.b32 	%r10463, %r10459, %r10460, 30;
	shf.l.wrap.b32 	%r10464, %r10460, %r10459, 30;
	mov.b64 	%rd6041, {%r10464, %r10463};
	xor.b64  	%rd6042, %rd6041, %rd6040;
	shf.l.wrap.b32 	%r10465, %r10459, %r10460, 25;
	shf.l.wrap.b32 	%r10466, %r10460, %r10459, 25;
	mov.b64 	%rd6043, {%r10466, %r10465};
	xor.b64  	%rd6044, %rd6042, %rd6043;
	xor.b64  	%rd6045, %rd6026, %rd5989;
	xor.b64  	%rd6046, %rd6026, %rd6002;
	and.b64  	%rd6047, %rd6046, %rd6045;
	xor.b64  	%rd6048, %rd6047, %rd6026;
	add.s64 	%rd6049, %rd6038, %rd6048;
	add.s64 	%rd6050, %rd6049, %rd6044;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10467,%dummy}, %rd6039;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10468}, %rd6039;
	}
	shf.r.wrap.b32 	%r10469, %r10468, %r10467, 14;
	shf.r.wrap.b32 	%r10470, %r10467, %r10468, 14;
	mov.b64 	%rd6051, {%r10470, %r10469};
	shf.r.wrap.b32 	%r10471, %r10468, %r10467, 18;
	shf.r.wrap.b32 	%r10472, %r10467, %r10468, 18;
	mov.b64 	%rd6052, {%r10472, %r10471};
	xor.b64  	%rd6053, %rd6052, %rd6051;
	shf.l.wrap.b32 	%r10473, %r10467, %r10468, 23;
	shf.l.wrap.b32 	%r10474, %r10468, %r10467, 23;
	mov.b64 	%rd6054, {%r10474, %r10473};
	xor.b64  	%rd6055, %rd6053, %rd6054;
	xor.b64  	%rd6056, %rd6015, %rd5988;
	and.b64  	%rd6057, %rd6039, %rd6056;
	xor.b64  	%rd6058, %rd6057, %rd5988;
	add.s64 	%rd6059, %rd5958, %rd5971;
	add.s64 	%rd6060, %rd6059, %rd8823;
	add.s64 	%rd6061, %rd6060, %rd6058;
	add.s64 	%rd6062, %rd6061, %rd6055;
	add.s64 	%rd6063, %rd6062, %rd5989;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10475,%dummy}, %rd6050;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10476}, %rd6050;
	}
	shf.r.wrap.b32 	%r10477, %r10476, %r10475, 28;
	shf.r.wrap.b32 	%r10478, %r10475, %r10476, 28;
	mov.b64 	%rd6064, {%r10478, %r10477};
	shf.l.wrap.b32 	%r10479, %r10475, %r10476, 30;
	shf.l.wrap.b32 	%r10480, %r10476, %r10475, 30;
	mov.b64 	%rd6065, {%r10480, %r10479};
	xor.b64  	%rd6066, %rd6065, %rd6064;
	shf.l.wrap.b32 	%r10481, %r10475, %r10476, 25;
	shf.l.wrap.b32 	%r10482, %r10476, %r10475, 25;
	mov.b64 	%rd6067, {%r10482, %r10481};
	xor.b64  	%rd6068, %rd6066, %rd6067;
	xor.b64  	%rd6069, %rd6050, %rd6002;
	xor.b64  	%rd6070, %rd6050, %rd6026;
	and.b64  	%rd6071, %rd6070, %rd6069;
	xor.b64  	%rd6072, %rd6071, %rd6050;
	add.s64 	%rd6073, %rd6062, %rd6072;
	add.s64 	%rd6074, %rd6073, %rd6068;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10483,%dummy}, %rd6063;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10484}, %rd6063;
	}
	shf.r.wrap.b32 	%r10485, %r10484, %r10483, 14;
	shf.r.wrap.b32 	%r10486, %r10483, %r10484, 14;
	mov.b64 	%rd6075, {%r10486, %r10485};
	shf.r.wrap.b32 	%r10487, %r10484, %r10483, 18;
	shf.r.wrap.b32 	%r10488, %r10483, %r10484, 18;
	mov.b64 	%rd6076, {%r10488, %r10487};
	xor.b64  	%rd6077, %rd6076, %rd6075;
	shf.l.wrap.b32 	%r10489, %r10483, %r10484, 23;
	shf.l.wrap.b32 	%r10490, %r10484, %r10483, 23;
	mov.b64 	%rd6078, {%r10490, %r10489};
	xor.b64  	%rd6079, %rd6077, %rd6078;
	xor.b64  	%rd6080, %rd6039, %rd6015;
	and.b64  	%rd6081, %rd6063, %rd6080;
	xor.b64  	%rd6082, %rd6081, %rd6015;
	add.s64 	%rd6083, %rd5988, %rd5959;
	add.s64 	%rd6084, %rd6083, %rd8824;
	add.s64 	%rd6085, %rd6084, %rd6082;
	add.s64 	%rd6086, %rd6085, %rd6079;
	add.s64 	%rd6087, %rd6086, %rd6002;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10491,%dummy}, %rd6074;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10492}, %rd6074;
	}
	shf.r.wrap.b32 	%r10493, %r10492, %r10491, 28;
	shf.r.wrap.b32 	%r10494, %r10491, %r10492, 28;
	mov.b64 	%rd6088, {%r10494, %r10493};
	shf.l.wrap.b32 	%r10495, %r10491, %r10492, 30;
	shf.l.wrap.b32 	%r10496, %r10492, %r10491, 30;
	mov.b64 	%rd6089, {%r10496, %r10495};
	xor.b64  	%rd6090, %rd6089, %rd6088;
	shf.l.wrap.b32 	%r10497, %r10491, %r10492, 25;
	shf.l.wrap.b32 	%r10498, %r10492, %r10491, 25;
	mov.b64 	%rd6091, {%r10498, %r10497};
	xor.b64  	%rd6092, %rd6090, %rd6091;
	xor.b64  	%rd6093, %rd6074, %rd6026;
	xor.b64  	%rd6094, %rd6074, %rd6050;
	and.b64  	%rd6095, %rd6094, %rd6093;
	xor.b64  	%rd6096, %rd6095, %rd6074;
	add.s64 	%rd6097, %rd6086, %rd6096;
	add.s64 	%rd6098, %rd6097, %rd6092;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10499,%dummy}, %rd6087;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10500}, %rd6087;
	}
	shf.r.wrap.b32 	%r10501, %r10500, %r10499, 14;
	shf.r.wrap.b32 	%r10502, %r10499, %r10500, 14;
	mov.b64 	%rd6099, {%r10502, %r10501};
	shf.r.wrap.b32 	%r10503, %r10500, %r10499, 18;
	shf.r.wrap.b32 	%r10504, %r10499, %r10500, 18;
	mov.b64 	%rd6100, {%r10504, %r10503};
	xor.b64  	%rd6101, %rd6100, %rd6099;
	shf.l.wrap.b32 	%r10505, %r10499, %r10500, 23;
	shf.l.wrap.b32 	%r10506, %r10500, %r10499, 23;
	mov.b64 	%rd6102, {%r10506, %r10505};
	xor.b64  	%rd6103, %rd6101, %rd6102;
	xor.b64  	%rd6104, %rd6063, %rd6039;
	and.b64  	%rd6105, %rd6087, %rd6104;
	xor.b64  	%rd6106, %rd6105, %rd6039;
	add.s64 	%rd6107, %rd6015, %rd5960;
	add.s64 	%rd6108, %rd6107, %rd8825;
	add.s64 	%rd6109, %rd6108, %rd6106;
	add.s64 	%rd6110, %rd6109, %rd6103;
	add.s64 	%rd6111, %rd6110, %rd6026;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10507,%dummy}, %rd6098;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10508}, %rd6098;
	}
	shf.r.wrap.b32 	%r10509, %r10508, %r10507, 28;
	shf.r.wrap.b32 	%r10510, %r10507, %r10508, 28;
	mov.b64 	%rd6112, {%r10510, %r10509};
	shf.l.wrap.b32 	%r10511, %r10507, %r10508, 30;
	shf.l.wrap.b32 	%r10512, %r10508, %r10507, 30;
	mov.b64 	%rd6113, {%r10512, %r10511};
	xor.b64  	%rd6114, %rd6113, %rd6112;
	shf.l.wrap.b32 	%r10513, %r10507, %r10508, 25;
	shf.l.wrap.b32 	%r10514, %r10508, %r10507, 25;
	mov.b64 	%rd6115, {%r10514, %r10513};
	xor.b64  	%rd6116, %rd6114, %rd6115;
	xor.b64  	%rd6117, %rd6098, %rd6050;
	xor.b64  	%rd6118, %rd6098, %rd6074;
	and.b64  	%rd6119, %rd6118, %rd6117;
	xor.b64  	%rd6120, %rd6119, %rd6098;
	add.s64 	%rd6121, %rd6110, %rd6120;
	add.s64 	%rd6122, %rd6121, %rd6116;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10515,%dummy}, %rd6111;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10516}, %rd6111;
	}
	shf.r.wrap.b32 	%r10517, %r10516, %r10515, 14;
	shf.r.wrap.b32 	%r10518, %r10515, %r10516, 14;
	mov.b64 	%rd6123, {%r10518, %r10517};
	shf.r.wrap.b32 	%r10519, %r10516, %r10515, 18;
	shf.r.wrap.b32 	%r10520, %r10515, %r10516, 18;
	mov.b64 	%rd6124, {%r10520, %r10519};
	xor.b64  	%rd6125, %rd6124, %rd6123;
	shf.l.wrap.b32 	%r10521, %r10515, %r10516, 23;
	shf.l.wrap.b32 	%r10522, %r10516, %r10515, 23;
	mov.b64 	%rd6126, {%r10522, %r10521};
	xor.b64  	%rd6127, %rd6125, %rd6126;
	xor.b64  	%rd6128, %rd6087, %rd6063;
	and.b64  	%rd6129, %rd6111, %rd6128;
	xor.b64  	%rd6130, %rd6129, %rd6063;
	add.s64 	%rd6131, %rd6039, %rd5961;
	add.s64 	%rd6132, %rd6131, %rd8826;
	add.s64 	%rd6133, %rd6132, %rd6130;
	add.s64 	%rd6134, %rd6133, %rd6127;
	add.s64 	%rd6135, %rd6134, %rd6050;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10523,%dummy}, %rd6122;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10524}, %rd6122;
	}
	shf.r.wrap.b32 	%r10525, %r10524, %r10523, 28;
	shf.r.wrap.b32 	%r10526, %r10523, %r10524, 28;
	mov.b64 	%rd6136, {%r10526, %r10525};
	shf.l.wrap.b32 	%r10527, %r10523, %r10524, 30;
	shf.l.wrap.b32 	%r10528, %r10524, %r10523, 30;
	mov.b64 	%rd6137, {%r10528, %r10527};
	xor.b64  	%rd6138, %rd6137, %rd6136;
	shf.l.wrap.b32 	%r10529, %r10523, %r10524, 25;
	shf.l.wrap.b32 	%r10530, %r10524, %r10523, 25;
	mov.b64 	%rd6139, {%r10530, %r10529};
	xor.b64  	%rd6140, %rd6138, %rd6139;
	xor.b64  	%rd6141, %rd6122, %rd6074;
	xor.b64  	%rd6142, %rd6122, %rd6098;
	and.b64  	%rd6143, %rd6142, %rd6141;
	xor.b64  	%rd6144, %rd6143, %rd6122;
	add.s64 	%rd6145, %rd6134, %rd6144;
	add.s64 	%rd6146, %rd6145, %rd6140;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10531,%dummy}, %rd6135;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10532}, %rd6135;
	}
	shf.r.wrap.b32 	%r10533, %r10532, %r10531, 14;
	shf.r.wrap.b32 	%r10534, %r10531, %r10532, 14;
	mov.b64 	%rd6147, {%r10534, %r10533};
	shf.r.wrap.b32 	%r10535, %r10532, %r10531, 18;
	shf.r.wrap.b32 	%r10536, %r10531, %r10532, 18;
	mov.b64 	%rd6148, {%r10536, %r10535};
	xor.b64  	%rd6149, %rd6148, %rd6147;
	shf.l.wrap.b32 	%r10537, %r10531, %r10532, 23;
	shf.l.wrap.b32 	%r10538, %r10532, %r10531, 23;
	mov.b64 	%rd6150, {%r10538, %r10537};
	xor.b64  	%rd6151, %rd6149, %rd6150;
	xor.b64  	%rd6152, %rd6111, %rd6087;
	and.b64  	%rd6153, %rd6135, %rd6152;
	xor.b64  	%rd6154, %rd6153, %rd6087;
	add.s64 	%rd6155, %rd6063, %rd5962;
	add.s64 	%rd6156, %rd6155, %rd8845;
	add.s64 	%rd6157, %rd6156, %rd6154;
	add.s64 	%rd6158, %rd6157, %rd6151;
	add.s64 	%rd6159, %rd6158, %rd6074;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10539,%dummy}, %rd6146;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10540}, %rd6146;
	}
	shf.r.wrap.b32 	%r10541, %r10540, %r10539, 28;
	shf.r.wrap.b32 	%r10542, %r10539, %r10540, 28;
	mov.b64 	%rd6160, {%r10542, %r10541};
	shf.l.wrap.b32 	%r10543, %r10539, %r10540, 30;
	shf.l.wrap.b32 	%r10544, %r10540, %r10539, 30;
	mov.b64 	%rd6161, {%r10544, %r10543};
	xor.b64  	%rd6162, %rd6161, %rd6160;
	shf.l.wrap.b32 	%r10545, %r10539, %r10540, 25;
	shf.l.wrap.b32 	%r10546, %r10540, %r10539, 25;
	mov.b64 	%rd6163, {%r10546, %r10545};
	xor.b64  	%rd6164, %rd6162, %rd6163;
	xor.b64  	%rd6165, %rd6146, %rd6098;
	xor.b64  	%rd6166, %rd6146, %rd6122;
	and.b64  	%rd6167, %rd6166, %rd6165;
	xor.b64  	%rd6168, %rd6167, %rd6146;
	add.s64 	%rd6169, %rd6158, %rd6168;
	add.s64 	%rd6170, %rd6169, %rd6164;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10547,%dummy}, %rd6159;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10548}, %rd6159;
	}
	shf.r.wrap.b32 	%r10549, %r10548, %r10547, 14;
	shf.r.wrap.b32 	%r10550, %r10547, %r10548, 14;
	mov.b64 	%rd6171, {%r10550, %r10549};
	shf.r.wrap.b32 	%r10551, %r10548, %r10547, 18;
	shf.r.wrap.b32 	%r10552, %r10547, %r10548, 18;
	mov.b64 	%rd6172, {%r10552, %r10551};
	xor.b64  	%rd6173, %rd6172, %rd6171;
	shf.l.wrap.b32 	%r10553, %r10547, %r10548, 23;
	shf.l.wrap.b32 	%r10554, %r10548, %r10547, 23;
	mov.b64 	%rd6174, {%r10554, %r10553};
	xor.b64  	%rd6175, %rd6173, %rd6174;
	xor.b64  	%rd6176, %rd6135, %rd6111;
	and.b64  	%rd6177, %rd6159, %rd6176;
	xor.b64  	%rd6178, %rd6177, %rd6111;
	add.s64 	%rd6179, %rd6087, %rd5963;
	add.s64 	%rd6180, %rd6179, %rd8846;
	add.s64 	%rd6181, %rd6180, %rd6178;
	add.s64 	%rd6182, %rd6181, %rd6175;
	add.s64 	%rd6183, %rd6182, %rd6098;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10555,%dummy}, %rd6170;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10556}, %rd6170;
	}
	shf.r.wrap.b32 	%r10557, %r10556, %r10555, 28;
	shf.r.wrap.b32 	%r10558, %r10555, %r10556, 28;
	mov.b64 	%rd6184, {%r10558, %r10557};
	shf.l.wrap.b32 	%r10559, %r10555, %r10556, 30;
	shf.l.wrap.b32 	%r10560, %r10556, %r10555, 30;
	mov.b64 	%rd6185, {%r10560, %r10559};
	xor.b64  	%rd6186, %rd6185, %rd6184;
	shf.l.wrap.b32 	%r10561, %r10555, %r10556, 25;
	shf.l.wrap.b32 	%r10562, %r10556, %r10555, 25;
	mov.b64 	%rd6187, {%r10562, %r10561};
	xor.b64  	%rd6188, %rd6186, %rd6187;
	xor.b64  	%rd6189, %rd6170, %rd6122;
	xor.b64  	%rd6190, %rd6170, %rd6146;
	and.b64  	%rd6191, %rd6190, %rd6189;
	xor.b64  	%rd6192, %rd6191, %rd6170;
	add.s64 	%rd6193, %rd6182, %rd6192;
	add.s64 	%rd6194, %rd6193, %rd6188;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10563,%dummy}, %rd6183;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10564}, %rd6183;
	}
	shf.r.wrap.b32 	%r10565, %r10564, %r10563, 14;
	shf.r.wrap.b32 	%r10566, %r10563, %r10564, 14;
	mov.b64 	%rd6195, {%r10566, %r10565};
	shf.r.wrap.b32 	%r10567, %r10564, %r10563, 18;
	shf.r.wrap.b32 	%r10568, %r10563, %r10564, 18;
	mov.b64 	%rd6196, {%r10568, %r10567};
	xor.b64  	%rd6197, %rd6196, %rd6195;
	shf.l.wrap.b32 	%r10569, %r10563, %r10564, 23;
	shf.l.wrap.b32 	%r10570, %r10564, %r10563, 23;
	mov.b64 	%rd6198, {%r10570, %r10569};
	xor.b64  	%rd6199, %rd6197, %rd6198;
	xor.b64  	%rd6200, %rd6159, %rd6135;
	and.b64  	%rd6201, %rd6183, %rd6200;
	xor.b64  	%rd6202, %rd6201, %rd6135;
	add.s64 	%rd6203, %rd6111, %rd5964;
	add.s64 	%rd6204, %rd6203, %rd8847;
	add.s64 	%rd6205, %rd6204, %rd6202;
	add.s64 	%rd6206, %rd6205, %rd6199;
	add.s64 	%rd6207, %rd6206, %rd6122;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10571,%dummy}, %rd6194;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10572}, %rd6194;
	}
	shf.r.wrap.b32 	%r10573, %r10572, %r10571, 28;
	shf.r.wrap.b32 	%r10574, %r10571, %r10572, 28;
	mov.b64 	%rd6208, {%r10574, %r10573};
	shf.l.wrap.b32 	%r10575, %r10571, %r10572, 30;
	shf.l.wrap.b32 	%r10576, %r10572, %r10571, 30;
	mov.b64 	%rd6209, {%r10576, %r10575};
	xor.b64  	%rd6210, %rd6209, %rd6208;
	shf.l.wrap.b32 	%r10577, %r10571, %r10572, 25;
	shf.l.wrap.b32 	%r10578, %r10572, %r10571, 25;
	mov.b64 	%rd6211, {%r10578, %r10577};
	xor.b64  	%rd6212, %rd6210, %rd6211;
	xor.b64  	%rd6213, %rd6194, %rd6146;
	xor.b64  	%rd6214, %rd6194, %rd6170;
	and.b64  	%rd6215, %rd6214, %rd6213;
	xor.b64  	%rd6216, %rd6215, %rd6194;
	add.s64 	%rd6217, %rd6206, %rd6216;
	add.s64 	%rd6218, %rd6217, %rd6212;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10579,%dummy}, %rd6207;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10580}, %rd6207;
	}
	shf.r.wrap.b32 	%r10581, %r10580, %r10579, 14;
	shf.r.wrap.b32 	%r10582, %r10579, %r10580, 14;
	mov.b64 	%rd6219, {%r10582, %r10581};
	shf.r.wrap.b32 	%r10583, %r10580, %r10579, 18;
	shf.r.wrap.b32 	%r10584, %r10579, %r10580, 18;
	mov.b64 	%rd6220, {%r10584, %r10583};
	xor.b64  	%rd6221, %rd6220, %rd6219;
	shf.l.wrap.b32 	%r10585, %r10579, %r10580, 23;
	shf.l.wrap.b32 	%r10586, %r10580, %r10579, 23;
	mov.b64 	%rd6222, {%r10586, %r10585};
	xor.b64  	%rd6223, %rd6221, %rd6222;
	xor.b64  	%rd6224, %rd6183, %rd6159;
	and.b64  	%rd6225, %rd6207, %rd6224;
	xor.b64  	%rd6226, %rd6225, %rd6159;
	add.s64 	%rd6227, %rd6135, %rd5965;
	add.s64 	%rd6228, %rd6227, %rd8848;
	add.s64 	%rd6229, %rd6228, %rd6226;
	add.s64 	%rd6230, %rd6229, %rd6223;
	add.s64 	%rd6231, %rd6230, %rd6146;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10587,%dummy}, %rd6218;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10588}, %rd6218;
	}
	shf.r.wrap.b32 	%r10589, %r10588, %r10587, 28;
	shf.r.wrap.b32 	%r10590, %r10587, %r10588, 28;
	mov.b64 	%rd6232, {%r10590, %r10589};
	shf.l.wrap.b32 	%r10591, %r10587, %r10588, 30;
	shf.l.wrap.b32 	%r10592, %r10588, %r10587, 30;
	mov.b64 	%rd6233, {%r10592, %r10591};
	xor.b64  	%rd6234, %rd6233, %rd6232;
	shf.l.wrap.b32 	%r10593, %r10587, %r10588, 25;
	shf.l.wrap.b32 	%r10594, %r10588, %r10587, 25;
	mov.b64 	%rd6235, {%r10594, %r10593};
	xor.b64  	%rd6236, %rd6234, %rd6235;
	xor.b64  	%rd6237, %rd6218, %rd6170;
	xor.b64  	%rd6238, %rd6218, %rd6194;
	and.b64  	%rd6239, %rd6238, %rd6237;
	xor.b64  	%rd6240, %rd6239, %rd6218;
	add.s64 	%rd6241, %rd6230, %rd6240;
	add.s64 	%rd6242, %rd6241, %rd6236;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10595,%dummy}, %rd6231;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10596}, %rd6231;
	}
	shf.r.wrap.b32 	%r10597, %r10596, %r10595, 14;
	shf.r.wrap.b32 	%r10598, %r10595, %r10596, 14;
	mov.b64 	%rd6243, {%r10598, %r10597};
	shf.r.wrap.b32 	%r10599, %r10596, %r10595, 18;
	shf.r.wrap.b32 	%r10600, %r10595, %r10596, 18;
	mov.b64 	%rd6244, {%r10600, %r10599};
	xor.b64  	%rd6245, %rd6244, %rd6243;
	shf.l.wrap.b32 	%r10601, %r10595, %r10596, 23;
	shf.l.wrap.b32 	%r10602, %r10596, %r10595, 23;
	mov.b64 	%rd6246, {%r10602, %r10601};
	xor.b64  	%rd6247, %rd6245, %rd6246;
	xor.b64  	%rd6248, %rd6207, %rd6183;
	and.b64  	%rd6249, %rd6231, %rd6248;
	xor.b64  	%rd6250, %rd6249, %rd6183;
	add.s64 	%rd6251, %rd6159, %rd5966;
	add.s64 	%rd6252, %rd6251, %rd8857;
	add.s64 	%rd6253, %rd6252, %rd6250;
	add.s64 	%rd6254, %rd6253, %rd6247;
	add.s64 	%rd6255, %rd6254, %rd6170;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10603,%dummy}, %rd6242;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10604}, %rd6242;
	}
	shf.r.wrap.b32 	%r10605, %r10604, %r10603, 28;
	shf.r.wrap.b32 	%r10606, %r10603, %r10604, 28;
	mov.b64 	%rd6256, {%r10606, %r10605};
	shf.l.wrap.b32 	%r10607, %r10603, %r10604, 30;
	shf.l.wrap.b32 	%r10608, %r10604, %r10603, 30;
	mov.b64 	%rd6257, {%r10608, %r10607};
	xor.b64  	%rd6258, %rd6257, %rd6256;
	shf.l.wrap.b32 	%r10609, %r10603, %r10604, 25;
	shf.l.wrap.b32 	%r10610, %r10604, %r10603, 25;
	mov.b64 	%rd6259, {%r10610, %r10609};
	xor.b64  	%rd6260, %rd6258, %rd6259;
	xor.b64  	%rd6261, %rd6242, %rd6194;
	xor.b64  	%rd6262, %rd6242, %rd6218;
	and.b64  	%rd6263, %rd6262, %rd6261;
	xor.b64  	%rd6264, %rd6263, %rd6242;
	add.s64 	%rd6265, %rd6254, %rd6264;
	add.s64 	%rd6266, %rd6265, %rd6260;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10611,%dummy}, %rd6255;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10612}, %rd6255;
	}
	shf.r.wrap.b32 	%r10613, %r10612, %r10611, 14;
	shf.r.wrap.b32 	%r10614, %r10611, %r10612, 14;
	mov.b64 	%rd6267, {%r10614, %r10613};
	shf.r.wrap.b32 	%r10615, %r10612, %r10611, 18;
	shf.r.wrap.b32 	%r10616, %r10611, %r10612, 18;
	mov.b64 	%rd6268, {%r10616, %r10615};
	xor.b64  	%rd6269, %rd6268, %rd6267;
	shf.l.wrap.b32 	%r10617, %r10611, %r10612, 23;
	shf.l.wrap.b32 	%r10618, %r10612, %r10611, 23;
	mov.b64 	%rd6270, {%r10618, %r10617};
	xor.b64  	%rd6271, %rd6269, %rd6270;
	xor.b64  	%rd6272, %rd6231, %rd6207;
	and.b64  	%rd6273, %rd6255, %rd6272;
	xor.b64  	%rd6274, %rd6273, %rd6207;
	add.s64 	%rd6275, %rd6183, %rd5967;
	add.s64 	%rd6276, %rd6275, %rd8858;
	add.s64 	%rd6277, %rd6276, %rd6274;
	add.s64 	%rd6278, %rd6277, %rd6271;
	add.s64 	%rd6279, %rd6278, %rd6194;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10619,%dummy}, %rd6266;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10620}, %rd6266;
	}
	shf.r.wrap.b32 	%r10621, %r10620, %r10619, 28;
	shf.r.wrap.b32 	%r10622, %r10619, %r10620, 28;
	mov.b64 	%rd6280, {%r10622, %r10621};
	shf.l.wrap.b32 	%r10623, %r10619, %r10620, 30;
	shf.l.wrap.b32 	%r10624, %r10620, %r10619, 30;
	mov.b64 	%rd6281, {%r10624, %r10623};
	xor.b64  	%rd6282, %rd6281, %rd6280;
	shf.l.wrap.b32 	%r10625, %r10619, %r10620, 25;
	shf.l.wrap.b32 	%r10626, %r10620, %r10619, 25;
	mov.b64 	%rd6283, {%r10626, %r10625};
	xor.b64  	%rd6284, %rd6282, %rd6283;
	xor.b64  	%rd6285, %rd6266, %rd6218;
	xor.b64  	%rd6286, %rd6266, %rd6242;
	and.b64  	%rd6287, %rd6286, %rd6285;
	xor.b64  	%rd6288, %rd6287, %rd6266;
	add.s64 	%rd6289, %rd6278, %rd6288;
	add.s64 	%rd6290, %rd6289, %rd6284;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10627,%dummy}, %rd6279;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10628}, %rd6279;
	}
	shf.r.wrap.b32 	%r10629, %r10628, %r10627, 14;
	shf.r.wrap.b32 	%r10630, %r10627, %r10628, 14;
	mov.b64 	%rd6291, {%r10630, %r10629};
	shf.r.wrap.b32 	%r10631, %r10628, %r10627, 18;
	shf.r.wrap.b32 	%r10632, %r10627, %r10628, 18;
	mov.b64 	%rd6292, {%r10632, %r10631};
	xor.b64  	%rd6293, %rd6292, %rd6291;
	shf.l.wrap.b32 	%r10633, %r10627, %r10628, 23;
	shf.l.wrap.b32 	%r10634, %r10628, %r10627, 23;
	mov.b64 	%rd6294, {%r10634, %r10633};
	xor.b64  	%rd6295, %rd6293, %rd6294;
	xor.b64  	%rd6296, %rd6255, %rd6231;
	and.b64  	%rd6297, %rd6279, %rd6296;
	xor.b64  	%rd6298, %rd6297, %rd6231;
	add.s64 	%rd6299, %rd6207, %rd5968;
	add.s64 	%rd6300, %rd6299, %rd8859;
	add.s64 	%rd6301, %rd6300, %rd6298;
	add.s64 	%rd6302, %rd6301, %rd6295;
	add.s64 	%rd6303, %rd6302, %rd6218;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10635,%dummy}, %rd6290;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10636}, %rd6290;
	}
	shf.r.wrap.b32 	%r10637, %r10636, %r10635, 28;
	shf.r.wrap.b32 	%r10638, %r10635, %r10636, 28;
	mov.b64 	%rd6304, {%r10638, %r10637};
	shf.l.wrap.b32 	%r10639, %r10635, %r10636, 30;
	shf.l.wrap.b32 	%r10640, %r10636, %r10635, 30;
	mov.b64 	%rd6305, {%r10640, %r10639};
	xor.b64  	%rd6306, %rd6305, %rd6304;
	shf.l.wrap.b32 	%r10641, %r10635, %r10636, 25;
	shf.l.wrap.b32 	%r10642, %r10636, %r10635, 25;
	mov.b64 	%rd6307, {%r10642, %r10641};
	xor.b64  	%rd6308, %rd6306, %rd6307;
	xor.b64  	%rd6309, %rd6290, %rd6242;
	xor.b64  	%rd6310, %rd6290, %rd6266;
	and.b64  	%rd6311, %rd6310, %rd6309;
	xor.b64  	%rd6312, %rd6311, %rd6290;
	add.s64 	%rd6313, %rd6302, %rd6312;
	add.s64 	%rd6314, %rd6313, %rd6308;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10643,%dummy}, %rd6303;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10644}, %rd6303;
	}
	shf.r.wrap.b32 	%r10645, %r10644, %r10643, 14;
	shf.r.wrap.b32 	%r10646, %r10643, %r10644, 14;
	mov.b64 	%rd6315, {%r10646, %r10645};
	shf.r.wrap.b32 	%r10647, %r10644, %r10643, 18;
	shf.r.wrap.b32 	%r10648, %r10643, %r10644, 18;
	mov.b64 	%rd6316, {%r10648, %r10647};
	xor.b64  	%rd6317, %rd6316, %rd6315;
	shf.l.wrap.b32 	%r10649, %r10643, %r10644, 23;
	shf.l.wrap.b32 	%r10650, %r10644, %r10643, 23;
	mov.b64 	%rd6318, {%r10650, %r10649};
	xor.b64  	%rd6319, %rd6317, %rd6318;
	xor.b64  	%rd6320, %rd6279, %rd6255;
	and.b64  	%rd6321, %rd6303, %rd6320;
	xor.b64  	%rd6322, %rd6321, %rd6255;
	add.s64 	%rd6323, %rd6231, %rd5969;
	add.s64 	%rd6324, %rd6323, %rd8860;
	add.s64 	%rd6325, %rd6324, %rd6322;
	add.s64 	%rd6326, %rd6325, %rd6319;
	add.s64 	%rd6327, %rd6326, %rd6242;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10651,%dummy}, %rd6314;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10652}, %rd6314;
	}
	shf.r.wrap.b32 	%r10653, %r10652, %r10651, 28;
	shf.r.wrap.b32 	%r10654, %r10651, %r10652, 28;
	mov.b64 	%rd6328, {%r10654, %r10653};
	shf.l.wrap.b32 	%r10655, %r10651, %r10652, 30;
	shf.l.wrap.b32 	%r10656, %r10652, %r10651, 30;
	mov.b64 	%rd6329, {%r10656, %r10655};
	xor.b64  	%rd6330, %rd6329, %rd6328;
	shf.l.wrap.b32 	%r10657, %r10651, %r10652, 25;
	shf.l.wrap.b32 	%r10658, %r10652, %r10651, 25;
	mov.b64 	%rd6331, {%r10658, %r10657};
	xor.b64  	%rd6332, %rd6330, %rd6331;
	xor.b64  	%rd6333, %rd6314, %rd6266;
	xor.b64  	%rd6334, %rd6314, %rd6290;
	and.b64  	%rd6335, %rd6334, %rd6333;
	xor.b64  	%rd6336, %rd6335, %rd6314;
	add.s64 	%rd6337, %rd6326, %rd6336;
	add.s64 	%rd6338, %rd6337, %rd6332;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10659,%dummy}, %rd6327;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10660}, %rd6327;
	}
	shf.r.wrap.b32 	%r10661, %r10660, %r10659, 14;
	shf.r.wrap.b32 	%r10662, %r10659, %r10660, 14;
	mov.b64 	%rd6339, {%r10662, %r10661};
	shf.r.wrap.b32 	%r10663, %r10660, %r10659, 18;
	shf.r.wrap.b32 	%r10664, %r10659, %r10660, 18;
	mov.b64 	%rd6340, {%r10664, %r10663};
	xor.b64  	%rd6341, %rd6340, %rd6339;
	shf.l.wrap.b32 	%r10665, %r10659, %r10660, 23;
	shf.l.wrap.b32 	%r10666, %r10660, %r10659, 23;
	mov.b64 	%rd6342, {%r10666, %r10665};
	xor.b64  	%rd6343, %rd6341, %rd6342;
	xor.b64  	%rd6344, %rd6303, %rd6279;
	and.b64  	%rd6345, %rd6327, %rd6344;
	xor.b64  	%rd6346, %rd6345, %rd6279;
	add.s64 	%rd6347, %rd6255, %rd5970;
	add.s64 	%rd6348, %rd6347, %rd8863;
	add.s64 	%rd6349, %rd6348, %rd6346;
	add.s64 	%rd6350, %rd6349, %rd6343;
	add.s64 	%rd6351, %rd6350, %rd6266;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10667,%dummy}, %rd6338;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10668}, %rd6338;
	}
	shf.r.wrap.b32 	%r10669, %r10668, %r10667, 28;
	shf.r.wrap.b32 	%r10670, %r10667, %r10668, 28;
	mov.b64 	%rd6352, {%r10670, %r10669};
	shf.l.wrap.b32 	%r10671, %r10667, %r10668, 30;
	shf.l.wrap.b32 	%r10672, %r10668, %r10667, 30;
	mov.b64 	%rd6353, {%r10672, %r10671};
	xor.b64  	%rd6354, %rd6353, %rd6352;
	shf.l.wrap.b32 	%r10673, %r10667, %r10668, 25;
	shf.l.wrap.b32 	%r10674, %r10668, %r10667, 25;
	mov.b64 	%rd6355, {%r10674, %r10673};
	xor.b64  	%rd6356, %rd6354, %rd6355;
	xor.b64  	%rd6357, %rd6338, %rd6290;
	xor.b64  	%rd6358, %rd6338, %rd6314;
	and.b64  	%rd6359, %rd6358, %rd6357;
	xor.b64  	%rd6360, %rd6359, %rd6338;
	add.s64 	%rd6361, %rd6350, %rd6360;
	add.s64 	%rd6362, %rd6361, %rd6356;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10675,%dummy}, %rd5969;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10676}, %rd5969;
	}
	shf.r.wrap.b32 	%r10677, %r10676, %r10675, 19;
	shf.r.wrap.b32 	%r10678, %r10675, %r10676, 19;
	mov.b64 	%rd6363, {%r10678, %r10677};
	shf.l.wrap.b32 	%r10679, %r10675, %r10676, 3;
	shf.l.wrap.b32 	%r10680, %r10676, %r10675, 3;
	mov.b64 	%rd6364, {%r10680, %r10679};
	shr.u64 	%rd6365, %rd5969, 6;
	xor.b64  	%rd6366, %rd6363, %rd6365;
	xor.b64  	%rd6367, %rd6366, %rd6364;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10681,%dummy}, %rd5956;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10682}, %rd5956;
	}
	shf.r.wrap.b32 	%r10683, %r10682, %r10681, 1;
	shf.r.wrap.b32 	%r10684, %r10681, %r10682, 1;
	mov.b64 	%rd6368, {%r10684, %r10683};
	shf.r.wrap.b32 	%r10685, %r10682, %r10681, 8;
	shf.r.wrap.b32 	%r10686, %r10681, %r10682, 8;
	mov.b64 	%rd6369, {%r10686, %r10685};
	shr.u64 	%rd6370, %rd5956, 7;
	xor.b64  	%rd6371, %rd6368, %rd6370;
	xor.b64  	%rd6372, %rd6371, %rd6369;
	add.s64 	%rd6373, %rd5964, %rd5955;
	add.s64 	%rd6374, %rd6373, %rd6367;
	add.s64 	%rd6375, %rd6374, %rd6372;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10687,%dummy}, %rd5970;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10688}, %rd5970;
	}
	shf.r.wrap.b32 	%r10689, %r10688, %r10687, 19;
	shf.r.wrap.b32 	%r10690, %r10687, %r10688, 19;
	mov.b64 	%rd6376, {%r10690, %r10689};
	shf.l.wrap.b32 	%r10691, %r10687, %r10688, 3;
	shf.l.wrap.b32 	%r10692, %r10688, %r10687, 3;
	mov.b64 	%rd6377, {%r10692, %r10691};
	shr.u64 	%rd6378, %rd5970, 6;
	xor.b64  	%rd6379, %rd6376, %rd6378;
	xor.b64  	%rd6380, %rd6379, %rd6377;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10693,%dummy}, %rd5957;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10694}, %rd5957;
	}
	shf.r.wrap.b32 	%r10695, %r10694, %r10693, 1;
	shf.r.wrap.b32 	%r10696, %r10693, %r10694, 1;
	mov.b64 	%rd6381, {%r10696, %r10695};
	shf.r.wrap.b32 	%r10697, %r10694, %r10693, 8;
	shf.r.wrap.b32 	%r10698, %r10693, %r10694, 8;
	mov.b64 	%rd6382, {%r10698, %r10697};
	shr.u64 	%rd6383, %rd5957, 7;
	xor.b64  	%rd6384, %rd6381, %rd6383;
	xor.b64  	%rd6385, %rd6384, %rd6382;
	add.s64 	%rd6386, %rd5965, %rd5956;
	add.s64 	%rd6387, %rd6386, %rd6380;
	add.s64 	%rd6388, %rd6387, %rd6385;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10699,%dummy}, %rd6375;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10700}, %rd6375;
	}
	shf.r.wrap.b32 	%r10701, %r10700, %r10699, 19;
	shf.r.wrap.b32 	%r10702, %r10699, %r10700, 19;
	mov.b64 	%rd6389, {%r10702, %r10701};
	shf.l.wrap.b32 	%r10703, %r10699, %r10700, 3;
	shf.l.wrap.b32 	%r10704, %r10700, %r10699, 3;
	mov.b64 	%rd6390, {%r10704, %r10703};
	shr.u64 	%rd6391, %rd6375, 6;
	xor.b64  	%rd6392, %rd6389, %rd6391;
	xor.b64  	%rd6393, %rd6392, %rd6390;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10705,%dummy}, %rd5958;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10706}, %rd5958;
	}
	shf.r.wrap.b32 	%r10707, %r10706, %r10705, 1;
	shf.r.wrap.b32 	%r10708, %r10705, %r10706, 1;
	mov.b64 	%rd6394, {%r10708, %r10707};
	shf.r.wrap.b32 	%r10709, %r10706, %r10705, 8;
	shf.r.wrap.b32 	%r10710, %r10705, %r10706, 8;
	mov.b64 	%rd6395, {%r10710, %r10709};
	shr.u64 	%rd6396, %rd5958, 7;
	xor.b64  	%rd6397, %rd6394, %rd6396;
	xor.b64  	%rd6398, %rd6397, %rd6395;
	add.s64 	%rd6399, %rd5966, %rd5957;
	add.s64 	%rd6400, %rd6399, %rd6393;
	add.s64 	%rd6401, %rd6400, %rd6398;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10711,%dummy}, %rd6388;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10712}, %rd6388;
	}
	shf.r.wrap.b32 	%r10713, %r10712, %r10711, 19;
	shf.r.wrap.b32 	%r10714, %r10711, %r10712, 19;
	mov.b64 	%rd6402, {%r10714, %r10713};
	shf.l.wrap.b32 	%r10715, %r10711, %r10712, 3;
	shf.l.wrap.b32 	%r10716, %r10712, %r10711, 3;
	mov.b64 	%rd6403, {%r10716, %r10715};
	shr.u64 	%rd6404, %rd6388, 6;
	xor.b64  	%rd6405, %rd6402, %rd6404;
	xor.b64  	%rd6406, %rd6405, %rd6403;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10717,%dummy}, %rd5959;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10718}, %rd5959;
	}
	shf.r.wrap.b32 	%r10719, %r10718, %r10717, 1;
	shf.r.wrap.b32 	%r10720, %r10717, %r10718, 1;
	mov.b64 	%rd6407, {%r10720, %r10719};
	shf.r.wrap.b32 	%r10721, %r10718, %r10717, 8;
	shf.r.wrap.b32 	%r10722, %r10717, %r10718, 8;
	mov.b64 	%rd6408, {%r10722, %r10721};
	shr.u64 	%rd6409, %rd5959, 7;
	xor.b64  	%rd6410, %rd6407, %rd6409;
	xor.b64  	%rd6411, %rd6410, %rd6408;
	add.s64 	%rd6412, %rd5967, %rd5958;
	add.s64 	%rd6413, %rd6412, %rd6406;
	add.s64 	%rd6414, %rd6413, %rd6411;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10723,%dummy}, %rd6401;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10724}, %rd6401;
	}
	shf.r.wrap.b32 	%r10725, %r10724, %r10723, 19;
	shf.r.wrap.b32 	%r10726, %r10723, %r10724, 19;
	mov.b64 	%rd6415, {%r10726, %r10725};
	shf.l.wrap.b32 	%r10727, %r10723, %r10724, 3;
	shf.l.wrap.b32 	%r10728, %r10724, %r10723, 3;
	mov.b64 	%rd6416, {%r10728, %r10727};
	shr.u64 	%rd6417, %rd6401, 6;
	xor.b64  	%rd6418, %rd6415, %rd6417;
	xor.b64  	%rd6419, %rd6418, %rd6416;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10729,%dummy}, %rd5960;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10730}, %rd5960;
	}
	shf.r.wrap.b32 	%r10731, %r10730, %r10729, 1;
	shf.r.wrap.b32 	%r10732, %r10729, %r10730, 1;
	mov.b64 	%rd6420, {%r10732, %r10731};
	shf.r.wrap.b32 	%r10733, %r10730, %r10729, 8;
	shf.r.wrap.b32 	%r10734, %r10729, %r10730, 8;
	mov.b64 	%rd6421, {%r10734, %r10733};
	shr.u64 	%rd6422, %rd5960, 7;
	xor.b64  	%rd6423, %rd6420, %rd6422;
	xor.b64  	%rd6424, %rd6423, %rd6421;
	add.s64 	%rd6425, %rd5968, %rd5959;
	add.s64 	%rd6426, %rd6425, %rd6419;
	add.s64 	%rd6427, %rd6426, %rd6424;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10735,%dummy}, %rd6414;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10736}, %rd6414;
	}
	shf.r.wrap.b32 	%r10737, %r10736, %r10735, 19;
	shf.r.wrap.b32 	%r10738, %r10735, %r10736, 19;
	mov.b64 	%rd6428, {%r10738, %r10737};
	shf.l.wrap.b32 	%r10739, %r10735, %r10736, 3;
	shf.l.wrap.b32 	%r10740, %r10736, %r10735, 3;
	mov.b64 	%rd6429, {%r10740, %r10739};
	shr.u64 	%rd6430, %rd6414, 6;
	xor.b64  	%rd6431, %rd6428, %rd6430;
	xor.b64  	%rd6432, %rd6431, %rd6429;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10741,%dummy}, %rd5961;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10742}, %rd5961;
	}
	shf.r.wrap.b32 	%r10743, %r10742, %r10741, 1;
	shf.r.wrap.b32 	%r10744, %r10741, %r10742, 1;
	mov.b64 	%rd6433, {%r10744, %r10743};
	shf.r.wrap.b32 	%r10745, %r10742, %r10741, 8;
	shf.r.wrap.b32 	%r10746, %r10741, %r10742, 8;
	mov.b64 	%rd6434, {%r10746, %r10745};
	shr.u64 	%rd6435, %rd5961, 7;
	xor.b64  	%rd6436, %rd6433, %rd6435;
	xor.b64  	%rd6437, %rd6436, %rd6434;
	add.s64 	%rd6438, %rd5969, %rd5960;
	add.s64 	%rd6439, %rd6438, %rd6432;
	add.s64 	%rd6440, %rd6439, %rd6437;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10747,%dummy}, %rd6427;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10748}, %rd6427;
	}
	shf.r.wrap.b32 	%r10749, %r10748, %r10747, 19;
	shf.r.wrap.b32 	%r10750, %r10747, %r10748, 19;
	mov.b64 	%rd6441, {%r10750, %r10749};
	shf.l.wrap.b32 	%r10751, %r10747, %r10748, 3;
	shf.l.wrap.b32 	%r10752, %r10748, %r10747, 3;
	mov.b64 	%rd6442, {%r10752, %r10751};
	shr.u64 	%rd6443, %rd6427, 6;
	xor.b64  	%rd6444, %rd6441, %rd6443;
	xor.b64  	%rd6445, %rd6444, %rd6442;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10753,%dummy}, %rd5962;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10754}, %rd5962;
	}
	shf.r.wrap.b32 	%r10755, %r10754, %r10753, 1;
	shf.r.wrap.b32 	%r10756, %r10753, %r10754, 1;
	mov.b64 	%rd6446, {%r10756, %r10755};
	shf.r.wrap.b32 	%r10757, %r10754, %r10753, 8;
	shf.r.wrap.b32 	%r10758, %r10753, %r10754, 8;
	mov.b64 	%rd6447, {%r10758, %r10757};
	shr.u64 	%rd6448, %rd5962, 7;
	xor.b64  	%rd6449, %rd6446, %rd6448;
	xor.b64  	%rd6450, %rd6449, %rd6447;
	add.s64 	%rd6451, %rd5970, %rd5961;
	add.s64 	%rd6452, %rd6451, %rd6445;
	add.s64 	%rd6453, %rd6452, %rd6450;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10759,%dummy}, %rd6440;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10760}, %rd6440;
	}
	shf.r.wrap.b32 	%r10761, %r10760, %r10759, 19;
	shf.r.wrap.b32 	%r10762, %r10759, %r10760, 19;
	mov.b64 	%rd6454, {%r10762, %r10761};
	shf.l.wrap.b32 	%r10763, %r10759, %r10760, 3;
	shf.l.wrap.b32 	%r10764, %r10760, %r10759, 3;
	mov.b64 	%rd6455, {%r10764, %r10763};
	shr.u64 	%rd6456, %rd6440, 6;
	xor.b64  	%rd6457, %rd6454, %rd6456;
	xor.b64  	%rd6458, %rd6457, %rd6455;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10765,%dummy}, %rd5963;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10766}, %rd5963;
	}
	shf.r.wrap.b32 	%r10767, %r10766, %r10765, 1;
	shf.r.wrap.b32 	%r10768, %r10765, %r10766, 1;
	mov.b64 	%rd6459, {%r10768, %r10767};
	shf.r.wrap.b32 	%r10769, %r10766, %r10765, 8;
	shf.r.wrap.b32 	%r10770, %r10765, %r10766, 8;
	mov.b64 	%rd6460, {%r10770, %r10769};
	shr.u64 	%rd6461, %rd5963, 7;
	xor.b64  	%rd6462, %rd6459, %rd6461;
	xor.b64  	%rd6463, %rd6462, %rd6460;
	add.s64 	%rd6464, %rd6375, %rd5962;
	add.s64 	%rd6465, %rd6464, %rd6458;
	add.s64 	%rd6466, %rd6465, %rd6463;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10771,%dummy}, %rd6453;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10772}, %rd6453;
	}
	shf.r.wrap.b32 	%r10773, %r10772, %r10771, 19;
	shf.r.wrap.b32 	%r10774, %r10771, %r10772, 19;
	mov.b64 	%rd6467, {%r10774, %r10773};
	shf.l.wrap.b32 	%r10775, %r10771, %r10772, 3;
	shf.l.wrap.b32 	%r10776, %r10772, %r10771, 3;
	mov.b64 	%rd6468, {%r10776, %r10775};
	shr.u64 	%rd6469, %rd6453, 6;
	xor.b64  	%rd6470, %rd6467, %rd6469;
	xor.b64  	%rd6471, %rd6470, %rd6468;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10777,%dummy}, %rd5964;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10778}, %rd5964;
	}
	shf.r.wrap.b32 	%r10779, %r10778, %r10777, 1;
	shf.r.wrap.b32 	%r10780, %r10777, %r10778, 1;
	mov.b64 	%rd6472, {%r10780, %r10779};
	shf.r.wrap.b32 	%r10781, %r10778, %r10777, 8;
	shf.r.wrap.b32 	%r10782, %r10777, %r10778, 8;
	mov.b64 	%rd6473, {%r10782, %r10781};
	shr.u64 	%rd6474, %rd5964, 7;
	xor.b64  	%rd6475, %rd6472, %rd6474;
	xor.b64  	%rd6476, %rd6475, %rd6473;
	add.s64 	%rd6477, %rd6388, %rd5963;
	add.s64 	%rd6478, %rd6477, %rd6471;
	add.s64 	%rd6479, %rd6478, %rd6476;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10783,%dummy}, %rd6466;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10784}, %rd6466;
	}
	shf.r.wrap.b32 	%r10785, %r10784, %r10783, 19;
	shf.r.wrap.b32 	%r10786, %r10783, %r10784, 19;
	mov.b64 	%rd6480, {%r10786, %r10785};
	shf.l.wrap.b32 	%r10787, %r10783, %r10784, 3;
	shf.l.wrap.b32 	%r10788, %r10784, %r10783, 3;
	mov.b64 	%rd6481, {%r10788, %r10787};
	shr.u64 	%rd6482, %rd6466, 6;
	xor.b64  	%rd6483, %rd6480, %rd6482;
	xor.b64  	%rd6484, %rd6483, %rd6481;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10789,%dummy}, %rd5965;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10790}, %rd5965;
	}
	shf.r.wrap.b32 	%r10791, %r10790, %r10789, 1;
	shf.r.wrap.b32 	%r10792, %r10789, %r10790, 1;
	mov.b64 	%rd6485, {%r10792, %r10791};
	shf.r.wrap.b32 	%r10793, %r10790, %r10789, 8;
	shf.r.wrap.b32 	%r10794, %r10789, %r10790, 8;
	mov.b64 	%rd6486, {%r10794, %r10793};
	shr.u64 	%rd6487, %rd5965, 7;
	xor.b64  	%rd6488, %rd6485, %rd6487;
	xor.b64  	%rd6489, %rd6488, %rd6486;
	add.s64 	%rd6490, %rd6401, %rd5964;
	add.s64 	%rd6491, %rd6490, %rd6484;
	add.s64 	%rd6492, %rd6491, %rd6489;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10795,%dummy}, %rd6479;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10796}, %rd6479;
	}
	shf.r.wrap.b32 	%r10797, %r10796, %r10795, 19;
	shf.r.wrap.b32 	%r10798, %r10795, %r10796, 19;
	mov.b64 	%rd6493, {%r10798, %r10797};
	shf.l.wrap.b32 	%r10799, %r10795, %r10796, 3;
	shf.l.wrap.b32 	%r10800, %r10796, %r10795, 3;
	mov.b64 	%rd6494, {%r10800, %r10799};
	shr.u64 	%rd6495, %rd6479, 6;
	xor.b64  	%rd6496, %rd6493, %rd6495;
	xor.b64  	%rd6497, %rd6496, %rd6494;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10801,%dummy}, %rd5966;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10802}, %rd5966;
	}
	shf.r.wrap.b32 	%r10803, %r10802, %r10801, 1;
	shf.r.wrap.b32 	%r10804, %r10801, %r10802, 1;
	mov.b64 	%rd6498, {%r10804, %r10803};
	shf.r.wrap.b32 	%r10805, %r10802, %r10801, 8;
	shf.r.wrap.b32 	%r10806, %r10801, %r10802, 8;
	mov.b64 	%rd6499, {%r10806, %r10805};
	shr.u64 	%rd6500, %rd5966, 7;
	xor.b64  	%rd6501, %rd6498, %rd6500;
	xor.b64  	%rd6502, %rd6501, %rd6499;
	add.s64 	%rd6503, %rd6414, %rd5965;
	add.s64 	%rd6504, %rd6503, %rd6497;
	add.s64 	%rd6505, %rd6504, %rd6502;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10807,%dummy}, %rd6492;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10808}, %rd6492;
	}
	shf.r.wrap.b32 	%r10809, %r10808, %r10807, 19;
	shf.r.wrap.b32 	%r10810, %r10807, %r10808, 19;
	mov.b64 	%rd6506, {%r10810, %r10809};
	shf.l.wrap.b32 	%r10811, %r10807, %r10808, 3;
	shf.l.wrap.b32 	%r10812, %r10808, %r10807, 3;
	mov.b64 	%rd6507, {%r10812, %r10811};
	shr.u64 	%rd6508, %rd6492, 6;
	xor.b64  	%rd6509, %rd6506, %rd6508;
	xor.b64  	%rd6510, %rd6509, %rd6507;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10813,%dummy}, %rd5967;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10814}, %rd5967;
	}
	shf.r.wrap.b32 	%r10815, %r10814, %r10813, 1;
	shf.r.wrap.b32 	%r10816, %r10813, %r10814, 1;
	mov.b64 	%rd6511, {%r10816, %r10815};
	shf.r.wrap.b32 	%r10817, %r10814, %r10813, 8;
	shf.r.wrap.b32 	%r10818, %r10813, %r10814, 8;
	mov.b64 	%rd6512, {%r10818, %r10817};
	shr.u64 	%rd6513, %rd5967, 7;
	xor.b64  	%rd6514, %rd6511, %rd6513;
	xor.b64  	%rd6515, %rd6514, %rd6512;
	add.s64 	%rd6516, %rd6427, %rd5966;
	add.s64 	%rd6517, %rd6516, %rd6510;
	add.s64 	%rd6518, %rd6517, %rd6515;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10819,%dummy}, %rd6505;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10820}, %rd6505;
	}
	shf.r.wrap.b32 	%r10821, %r10820, %r10819, 19;
	shf.r.wrap.b32 	%r10822, %r10819, %r10820, 19;
	mov.b64 	%rd6519, {%r10822, %r10821};
	shf.l.wrap.b32 	%r10823, %r10819, %r10820, 3;
	shf.l.wrap.b32 	%r10824, %r10820, %r10819, 3;
	mov.b64 	%rd6520, {%r10824, %r10823};
	shr.u64 	%rd6521, %rd6505, 6;
	xor.b64  	%rd6522, %rd6519, %rd6521;
	xor.b64  	%rd6523, %rd6522, %rd6520;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10825,%dummy}, %rd5968;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10826}, %rd5968;
	}
	shf.r.wrap.b32 	%r10827, %r10826, %r10825, 1;
	shf.r.wrap.b32 	%r10828, %r10825, %r10826, 1;
	mov.b64 	%rd6524, {%r10828, %r10827};
	shf.r.wrap.b32 	%r10829, %r10826, %r10825, 8;
	shf.r.wrap.b32 	%r10830, %r10825, %r10826, 8;
	mov.b64 	%rd6525, {%r10830, %r10829};
	shr.u64 	%rd6526, %rd5968, 7;
	xor.b64  	%rd6527, %rd6524, %rd6526;
	xor.b64  	%rd6528, %rd6527, %rd6525;
	add.s64 	%rd6529, %rd6440, %rd5967;
	add.s64 	%rd6530, %rd6529, %rd6523;
	add.s64 	%rd6531, %rd6530, %rd6528;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10831,%dummy}, %rd6518;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10832}, %rd6518;
	}
	shf.r.wrap.b32 	%r10833, %r10832, %r10831, 19;
	shf.r.wrap.b32 	%r10834, %r10831, %r10832, 19;
	mov.b64 	%rd6532, {%r10834, %r10833};
	shf.l.wrap.b32 	%r10835, %r10831, %r10832, 3;
	shf.l.wrap.b32 	%r10836, %r10832, %r10831, 3;
	mov.b64 	%rd6533, {%r10836, %r10835};
	shr.u64 	%rd6534, %rd6518, 6;
	xor.b64  	%rd6535, %rd6532, %rd6534;
	xor.b64  	%rd6536, %rd6535, %rd6533;
	shf.r.wrap.b32 	%r10837, %r10676, %r10675, 1;
	shf.r.wrap.b32 	%r10838, %r10675, %r10676, 1;
	mov.b64 	%rd6537, {%r10838, %r10837};
	shf.r.wrap.b32 	%r10839, %r10676, %r10675, 8;
	shf.r.wrap.b32 	%r10840, %r10675, %r10676, 8;
	mov.b64 	%rd6538, {%r10840, %r10839};
	shr.u64 	%rd6539, %rd5969, 7;
	xor.b64  	%rd6540, %rd6537, %rd6539;
	xor.b64  	%rd6541, %rd6540, %rd6538;
	add.s64 	%rd6542, %rd6453, %rd5968;
	add.s64 	%rd6543, %rd6542, %rd6536;
	add.s64 	%rd6544, %rd6543, %rd6541;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10841,%dummy}, %rd6531;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10842}, %rd6531;
	}
	shf.r.wrap.b32 	%r10843, %r10842, %r10841, 19;
	shf.r.wrap.b32 	%r10844, %r10841, %r10842, 19;
	mov.b64 	%rd6545, {%r10844, %r10843};
	shf.l.wrap.b32 	%r10845, %r10841, %r10842, 3;
	shf.l.wrap.b32 	%r10846, %r10842, %r10841, 3;
	mov.b64 	%rd6546, {%r10846, %r10845};
	shr.u64 	%rd6547, %rd6531, 6;
	xor.b64  	%rd6548, %rd6545, %rd6547;
	xor.b64  	%rd6549, %rd6548, %rd6546;
	shf.r.wrap.b32 	%r10847, %r10688, %r10687, 1;
	shf.r.wrap.b32 	%r10848, %r10687, %r10688, 1;
	mov.b64 	%rd6550, {%r10848, %r10847};
	shf.r.wrap.b32 	%r10849, %r10688, %r10687, 8;
	shf.r.wrap.b32 	%r10850, %r10687, %r10688, 8;
	mov.b64 	%rd6551, {%r10850, %r10849};
	shr.u64 	%rd6552, %rd5970, 7;
	xor.b64  	%rd6553, %rd6550, %rd6552;
	xor.b64  	%rd6554, %rd6553, %rd6551;
	add.s64 	%rd6555, %rd6466, %rd5969;
	add.s64 	%rd6556, %rd6555, %rd6549;
	add.s64 	%rd6557, %rd6556, %rd6554;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10851,%dummy}, %rd6544;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10852}, %rd6544;
	}
	shf.r.wrap.b32 	%r10853, %r10852, %r10851, 19;
	shf.r.wrap.b32 	%r10854, %r10851, %r10852, 19;
	mov.b64 	%rd6558, {%r10854, %r10853};
	shf.l.wrap.b32 	%r10855, %r10851, %r10852, 3;
	shf.l.wrap.b32 	%r10856, %r10852, %r10851, 3;
	mov.b64 	%rd6559, {%r10856, %r10855};
	shr.u64 	%rd6560, %rd6544, 6;
	xor.b64  	%rd6561, %rd6558, %rd6560;
	xor.b64  	%rd6562, %rd6561, %rd6559;
	shf.r.wrap.b32 	%r10857, %r10700, %r10699, 1;
	shf.r.wrap.b32 	%r10858, %r10699, %r10700, 1;
	mov.b64 	%rd6563, {%r10858, %r10857};
	shf.r.wrap.b32 	%r10859, %r10700, %r10699, 8;
	shf.r.wrap.b32 	%r10860, %r10699, %r10700, 8;
	mov.b64 	%rd6564, {%r10860, %r10859};
	shr.u64 	%rd6565, %rd6375, 7;
	xor.b64  	%rd6566, %rd6563, %rd6565;
	xor.b64  	%rd6567, %rd6566, %rd6564;
	add.s64 	%rd6568, %rd6479, %rd5970;
	add.s64 	%rd6569, %rd6568, %rd6562;
	add.s64 	%rd6570, %rd6569, %rd6567;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10861,%dummy}, %rd6351;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10862}, %rd6351;
	}
	shf.r.wrap.b32 	%r10863, %r10862, %r10861, 14;
	shf.r.wrap.b32 	%r10864, %r10861, %r10862, 14;
	mov.b64 	%rd6571, {%r10864, %r10863};
	shf.r.wrap.b32 	%r10865, %r10862, %r10861, 18;
	shf.r.wrap.b32 	%r10866, %r10861, %r10862, 18;
	mov.b64 	%rd6572, {%r10866, %r10865};
	xor.b64  	%rd6573, %rd6572, %rd6571;
	shf.l.wrap.b32 	%r10867, %r10861, %r10862, 23;
	shf.l.wrap.b32 	%r10868, %r10862, %r10861, 23;
	mov.b64 	%rd6574, {%r10868, %r10867};
	xor.b64  	%rd6575, %rd6573, %rd6574;
	xor.b64  	%rd6576, %rd6327, %rd6303;
	and.b64  	%rd6577, %rd6576, %rd6351;
	xor.b64  	%rd6578, %rd6577, %rd6303;
	add.s64 	%rd6579, %rd6578, %rd6279;
	add.s64 	%rd6580, %rd6579, %rd6375;
	ld.const.u64 	%rd6581, [k_sha512+128];
	add.s64 	%rd6582, %rd6580, %rd6581;
	add.s64 	%rd6583, %rd6582, %rd6575;
	add.s64 	%rd6584, %rd6583, %rd6290;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10869,%dummy}, %rd6362;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10870}, %rd6362;
	}
	shf.r.wrap.b32 	%r10871, %r10870, %r10869, 28;
	shf.r.wrap.b32 	%r10872, %r10869, %r10870, 28;
	mov.b64 	%rd6585, {%r10872, %r10871};
	shf.l.wrap.b32 	%r10873, %r10869, %r10870, 30;
	shf.l.wrap.b32 	%r10874, %r10870, %r10869, 30;
	mov.b64 	%rd6586, {%r10874, %r10873};
	xor.b64  	%rd6587, %rd6586, %rd6585;
	shf.l.wrap.b32 	%r10875, %r10869, %r10870, 25;
	shf.l.wrap.b32 	%r10876, %r10870, %r10869, 25;
	mov.b64 	%rd6588, {%r10876, %r10875};
	xor.b64  	%rd6589, %rd6587, %rd6588;
	xor.b64  	%rd6590, %rd6362, %rd6314;
	xor.b64  	%rd6591, %rd6362, %rd6338;
	and.b64  	%rd6592, %rd6591, %rd6590;
	xor.b64  	%rd6593, %rd6592, %rd6362;
	add.s64 	%rd6594, %rd6583, %rd6593;
	add.s64 	%rd6595, %rd6594, %rd6589;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10877,%dummy}, %rd6584;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10878}, %rd6584;
	}
	shf.r.wrap.b32 	%r10879, %r10878, %r10877, 14;
	shf.r.wrap.b32 	%r10880, %r10877, %r10878, 14;
	mov.b64 	%rd6596, {%r10880, %r10879};
	shf.r.wrap.b32 	%r10881, %r10878, %r10877, 18;
	shf.r.wrap.b32 	%r10882, %r10877, %r10878, 18;
	mov.b64 	%rd6597, {%r10882, %r10881};
	xor.b64  	%rd6598, %rd6597, %rd6596;
	shf.l.wrap.b32 	%r10883, %r10877, %r10878, 23;
	shf.l.wrap.b32 	%r10884, %r10878, %r10877, 23;
	mov.b64 	%rd6599, {%r10884, %r10883};
	xor.b64  	%rd6600, %rd6598, %rd6599;
	xor.b64  	%rd6601, %rd6351, %rd6327;
	and.b64  	%rd6602, %rd6584, %rd6601;
	xor.b64  	%rd6603, %rd6602, %rd6327;
	add.s64 	%rd6604, %rd6388, %rd6303;
	ld.const.u64 	%rd6605, [k_sha512+136];
	add.s64 	%rd6606, %rd6604, %rd6605;
	add.s64 	%rd6607, %rd6606, %rd6603;
	add.s64 	%rd6608, %rd6607, %rd6600;
	add.s64 	%rd6609, %rd6608, %rd6314;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10885,%dummy}, %rd6595;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10886}, %rd6595;
	}
	shf.r.wrap.b32 	%r10887, %r10886, %r10885, 28;
	shf.r.wrap.b32 	%r10888, %r10885, %r10886, 28;
	mov.b64 	%rd6610, {%r10888, %r10887};
	shf.l.wrap.b32 	%r10889, %r10885, %r10886, 30;
	shf.l.wrap.b32 	%r10890, %r10886, %r10885, 30;
	mov.b64 	%rd6611, {%r10890, %r10889};
	xor.b64  	%rd6612, %rd6611, %rd6610;
	shf.l.wrap.b32 	%r10891, %r10885, %r10886, 25;
	shf.l.wrap.b32 	%r10892, %r10886, %r10885, 25;
	mov.b64 	%rd6613, {%r10892, %r10891};
	xor.b64  	%rd6614, %rd6612, %rd6613;
	xor.b64  	%rd6615, %rd6595, %rd6338;
	xor.b64  	%rd6616, %rd6595, %rd6362;
	and.b64  	%rd6617, %rd6616, %rd6615;
	xor.b64  	%rd6618, %rd6617, %rd6595;
	add.s64 	%rd6619, %rd6608, %rd6618;
	add.s64 	%rd6620, %rd6619, %rd6614;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10893,%dummy}, %rd6609;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10894}, %rd6609;
	}
	shf.r.wrap.b32 	%r10895, %r10894, %r10893, 14;
	shf.r.wrap.b32 	%r10896, %r10893, %r10894, 14;
	mov.b64 	%rd6621, {%r10896, %r10895};
	shf.r.wrap.b32 	%r10897, %r10894, %r10893, 18;
	shf.r.wrap.b32 	%r10898, %r10893, %r10894, 18;
	mov.b64 	%rd6622, {%r10898, %r10897};
	xor.b64  	%rd6623, %rd6622, %rd6621;
	shf.l.wrap.b32 	%r10899, %r10893, %r10894, 23;
	shf.l.wrap.b32 	%r10900, %r10894, %r10893, 23;
	mov.b64 	%rd6624, {%r10900, %r10899};
	xor.b64  	%rd6625, %rd6623, %rd6624;
	xor.b64  	%rd6626, %rd6584, %rd6351;
	and.b64  	%rd6627, %rd6609, %rd6626;
	xor.b64  	%rd6628, %rd6627, %rd6351;
	add.s64 	%rd6629, %rd6401, %rd6327;
	ld.const.u64 	%rd6630, [k_sha512+144];
	add.s64 	%rd6631, %rd6629, %rd6630;
	add.s64 	%rd6632, %rd6631, %rd6628;
	add.s64 	%rd6633, %rd6632, %rd6625;
	add.s64 	%rd6634, %rd6633, %rd6338;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10901,%dummy}, %rd6620;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10902}, %rd6620;
	}
	shf.r.wrap.b32 	%r10903, %r10902, %r10901, 28;
	shf.r.wrap.b32 	%r10904, %r10901, %r10902, 28;
	mov.b64 	%rd6635, {%r10904, %r10903};
	shf.l.wrap.b32 	%r10905, %r10901, %r10902, 30;
	shf.l.wrap.b32 	%r10906, %r10902, %r10901, 30;
	mov.b64 	%rd6636, {%r10906, %r10905};
	xor.b64  	%rd6637, %rd6636, %rd6635;
	shf.l.wrap.b32 	%r10907, %r10901, %r10902, 25;
	shf.l.wrap.b32 	%r10908, %r10902, %r10901, 25;
	mov.b64 	%rd6638, {%r10908, %r10907};
	xor.b64  	%rd6639, %rd6637, %rd6638;
	xor.b64  	%rd6640, %rd6620, %rd6362;
	xor.b64  	%rd6641, %rd6620, %rd6595;
	and.b64  	%rd6642, %rd6641, %rd6640;
	xor.b64  	%rd6643, %rd6642, %rd6620;
	add.s64 	%rd6644, %rd6633, %rd6643;
	add.s64 	%rd6645, %rd6644, %rd6639;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10909,%dummy}, %rd6634;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10910}, %rd6634;
	}
	shf.r.wrap.b32 	%r10911, %r10910, %r10909, 14;
	shf.r.wrap.b32 	%r10912, %r10909, %r10910, 14;
	mov.b64 	%rd6646, {%r10912, %r10911};
	shf.r.wrap.b32 	%r10913, %r10910, %r10909, 18;
	shf.r.wrap.b32 	%r10914, %r10909, %r10910, 18;
	mov.b64 	%rd6647, {%r10914, %r10913};
	xor.b64  	%rd6648, %rd6647, %rd6646;
	shf.l.wrap.b32 	%r10915, %r10909, %r10910, 23;
	shf.l.wrap.b32 	%r10916, %r10910, %r10909, 23;
	mov.b64 	%rd6649, {%r10916, %r10915};
	xor.b64  	%rd6650, %rd6648, %rd6649;
	xor.b64  	%rd6651, %rd6609, %rd6584;
	and.b64  	%rd6652, %rd6634, %rd6651;
	xor.b64  	%rd6653, %rd6652, %rd6584;
	add.s64 	%rd6654, %rd6414, %rd6351;
	ld.const.u64 	%rd6655, [k_sha512+152];
	add.s64 	%rd6656, %rd6654, %rd6655;
	add.s64 	%rd6657, %rd6656, %rd6653;
	add.s64 	%rd6658, %rd6657, %rd6650;
	add.s64 	%rd6659, %rd6658, %rd6362;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10917,%dummy}, %rd6645;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10918}, %rd6645;
	}
	shf.r.wrap.b32 	%r10919, %r10918, %r10917, 28;
	shf.r.wrap.b32 	%r10920, %r10917, %r10918, 28;
	mov.b64 	%rd6660, {%r10920, %r10919};
	shf.l.wrap.b32 	%r10921, %r10917, %r10918, 30;
	shf.l.wrap.b32 	%r10922, %r10918, %r10917, 30;
	mov.b64 	%rd6661, {%r10922, %r10921};
	xor.b64  	%rd6662, %rd6661, %rd6660;
	shf.l.wrap.b32 	%r10923, %r10917, %r10918, 25;
	shf.l.wrap.b32 	%r10924, %r10918, %r10917, 25;
	mov.b64 	%rd6663, {%r10924, %r10923};
	xor.b64  	%rd6664, %rd6662, %rd6663;
	xor.b64  	%rd6665, %rd6645, %rd6595;
	xor.b64  	%rd6666, %rd6645, %rd6620;
	and.b64  	%rd6667, %rd6666, %rd6665;
	xor.b64  	%rd6668, %rd6667, %rd6645;
	add.s64 	%rd6669, %rd6658, %rd6668;
	add.s64 	%rd6670, %rd6669, %rd6664;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10925,%dummy}, %rd6659;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10926}, %rd6659;
	}
	shf.r.wrap.b32 	%r10927, %r10926, %r10925, 14;
	shf.r.wrap.b32 	%r10928, %r10925, %r10926, 14;
	mov.b64 	%rd6671, {%r10928, %r10927};
	shf.r.wrap.b32 	%r10929, %r10926, %r10925, 18;
	shf.r.wrap.b32 	%r10930, %r10925, %r10926, 18;
	mov.b64 	%rd6672, {%r10930, %r10929};
	xor.b64  	%rd6673, %rd6672, %rd6671;
	shf.l.wrap.b32 	%r10931, %r10925, %r10926, 23;
	shf.l.wrap.b32 	%r10932, %r10926, %r10925, 23;
	mov.b64 	%rd6674, {%r10932, %r10931};
	xor.b64  	%rd6675, %rd6673, %rd6674;
	xor.b64  	%rd6676, %rd6634, %rd6609;
	and.b64  	%rd6677, %rd6659, %rd6676;
	xor.b64  	%rd6678, %rd6677, %rd6609;
	add.s64 	%rd6679, %rd6584, %rd6427;
	ld.const.u64 	%rd6680, [k_sha512+160];
	add.s64 	%rd6681, %rd6679, %rd6680;
	add.s64 	%rd6682, %rd6681, %rd6678;
	add.s64 	%rd6683, %rd6682, %rd6675;
	add.s64 	%rd6684, %rd6683, %rd6595;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10933,%dummy}, %rd6670;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10934}, %rd6670;
	}
	shf.r.wrap.b32 	%r10935, %r10934, %r10933, 28;
	shf.r.wrap.b32 	%r10936, %r10933, %r10934, 28;
	mov.b64 	%rd6685, {%r10936, %r10935};
	shf.l.wrap.b32 	%r10937, %r10933, %r10934, 30;
	shf.l.wrap.b32 	%r10938, %r10934, %r10933, 30;
	mov.b64 	%rd6686, {%r10938, %r10937};
	xor.b64  	%rd6687, %rd6686, %rd6685;
	shf.l.wrap.b32 	%r10939, %r10933, %r10934, 25;
	shf.l.wrap.b32 	%r10940, %r10934, %r10933, 25;
	mov.b64 	%rd6688, {%r10940, %r10939};
	xor.b64  	%rd6689, %rd6687, %rd6688;
	xor.b64  	%rd6690, %rd6670, %rd6620;
	xor.b64  	%rd6691, %rd6670, %rd6645;
	and.b64  	%rd6692, %rd6691, %rd6690;
	xor.b64  	%rd6693, %rd6692, %rd6670;
	add.s64 	%rd6694, %rd6683, %rd6693;
	add.s64 	%rd6695, %rd6694, %rd6689;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10941,%dummy}, %rd6684;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10942}, %rd6684;
	}
	shf.r.wrap.b32 	%r10943, %r10942, %r10941, 14;
	shf.r.wrap.b32 	%r10944, %r10941, %r10942, 14;
	mov.b64 	%rd6696, {%r10944, %r10943};
	shf.r.wrap.b32 	%r10945, %r10942, %r10941, 18;
	shf.r.wrap.b32 	%r10946, %r10941, %r10942, 18;
	mov.b64 	%rd6697, {%r10946, %r10945};
	xor.b64  	%rd6698, %rd6697, %rd6696;
	shf.l.wrap.b32 	%r10947, %r10941, %r10942, 23;
	shf.l.wrap.b32 	%r10948, %r10942, %r10941, 23;
	mov.b64 	%rd6699, {%r10948, %r10947};
	xor.b64  	%rd6700, %rd6698, %rd6699;
	xor.b64  	%rd6701, %rd6659, %rd6634;
	and.b64  	%rd6702, %rd6684, %rd6701;
	xor.b64  	%rd6703, %rd6702, %rd6634;
	add.s64 	%rd6704, %rd6609, %rd6440;
	ld.const.u64 	%rd6705, [k_sha512+168];
	add.s64 	%rd6706, %rd6704, %rd6705;
	add.s64 	%rd6707, %rd6706, %rd6703;
	add.s64 	%rd6708, %rd6707, %rd6700;
	add.s64 	%rd6709, %rd6708, %rd6620;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10949,%dummy}, %rd6695;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10950}, %rd6695;
	}
	shf.r.wrap.b32 	%r10951, %r10950, %r10949, 28;
	shf.r.wrap.b32 	%r10952, %r10949, %r10950, 28;
	mov.b64 	%rd6710, {%r10952, %r10951};
	shf.l.wrap.b32 	%r10953, %r10949, %r10950, 30;
	shf.l.wrap.b32 	%r10954, %r10950, %r10949, 30;
	mov.b64 	%rd6711, {%r10954, %r10953};
	xor.b64  	%rd6712, %rd6711, %rd6710;
	shf.l.wrap.b32 	%r10955, %r10949, %r10950, 25;
	shf.l.wrap.b32 	%r10956, %r10950, %r10949, 25;
	mov.b64 	%rd6713, {%r10956, %r10955};
	xor.b64  	%rd6714, %rd6712, %rd6713;
	xor.b64  	%rd6715, %rd6695, %rd6645;
	xor.b64  	%rd6716, %rd6695, %rd6670;
	and.b64  	%rd6717, %rd6716, %rd6715;
	xor.b64  	%rd6718, %rd6717, %rd6695;
	add.s64 	%rd6719, %rd6708, %rd6718;
	add.s64 	%rd6720, %rd6719, %rd6714;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10957,%dummy}, %rd6709;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10958}, %rd6709;
	}
	shf.r.wrap.b32 	%r10959, %r10958, %r10957, 14;
	shf.r.wrap.b32 	%r10960, %r10957, %r10958, 14;
	mov.b64 	%rd6721, {%r10960, %r10959};
	shf.r.wrap.b32 	%r10961, %r10958, %r10957, 18;
	shf.r.wrap.b32 	%r10962, %r10957, %r10958, 18;
	mov.b64 	%rd6722, {%r10962, %r10961};
	xor.b64  	%rd6723, %rd6722, %rd6721;
	shf.l.wrap.b32 	%r10963, %r10957, %r10958, 23;
	shf.l.wrap.b32 	%r10964, %r10958, %r10957, 23;
	mov.b64 	%rd6724, {%r10964, %r10963};
	xor.b64  	%rd6725, %rd6723, %rd6724;
	xor.b64  	%rd6726, %rd6684, %rd6659;
	and.b64  	%rd6727, %rd6709, %rd6726;
	xor.b64  	%rd6728, %rd6727, %rd6659;
	add.s64 	%rd6729, %rd6634, %rd6453;
	ld.const.u64 	%rd6730, [k_sha512+176];
	add.s64 	%rd6731, %rd6729, %rd6730;
	add.s64 	%rd6732, %rd6731, %rd6728;
	add.s64 	%rd6733, %rd6732, %rd6725;
	add.s64 	%rd6734, %rd6733, %rd6645;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10965,%dummy}, %rd6720;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10966}, %rd6720;
	}
	shf.r.wrap.b32 	%r10967, %r10966, %r10965, 28;
	shf.r.wrap.b32 	%r10968, %r10965, %r10966, 28;
	mov.b64 	%rd6735, {%r10968, %r10967};
	shf.l.wrap.b32 	%r10969, %r10965, %r10966, 30;
	shf.l.wrap.b32 	%r10970, %r10966, %r10965, 30;
	mov.b64 	%rd6736, {%r10970, %r10969};
	xor.b64  	%rd6737, %rd6736, %rd6735;
	shf.l.wrap.b32 	%r10971, %r10965, %r10966, 25;
	shf.l.wrap.b32 	%r10972, %r10966, %r10965, 25;
	mov.b64 	%rd6738, {%r10972, %r10971};
	xor.b64  	%rd6739, %rd6737, %rd6738;
	xor.b64  	%rd6740, %rd6720, %rd6670;
	xor.b64  	%rd6741, %rd6720, %rd6695;
	and.b64  	%rd6742, %rd6741, %rd6740;
	xor.b64  	%rd6743, %rd6742, %rd6720;
	add.s64 	%rd6744, %rd6733, %rd6743;
	add.s64 	%rd6745, %rd6744, %rd6739;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10973,%dummy}, %rd6734;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10974}, %rd6734;
	}
	shf.r.wrap.b32 	%r10975, %r10974, %r10973, 14;
	shf.r.wrap.b32 	%r10976, %r10973, %r10974, 14;
	mov.b64 	%rd6746, {%r10976, %r10975};
	shf.r.wrap.b32 	%r10977, %r10974, %r10973, 18;
	shf.r.wrap.b32 	%r10978, %r10973, %r10974, 18;
	mov.b64 	%rd6747, {%r10978, %r10977};
	xor.b64  	%rd6748, %rd6747, %rd6746;
	shf.l.wrap.b32 	%r10979, %r10973, %r10974, 23;
	shf.l.wrap.b32 	%r10980, %r10974, %r10973, 23;
	mov.b64 	%rd6749, {%r10980, %r10979};
	xor.b64  	%rd6750, %rd6748, %rd6749;
	xor.b64  	%rd6751, %rd6709, %rd6684;
	and.b64  	%rd6752, %rd6734, %rd6751;
	xor.b64  	%rd6753, %rd6752, %rd6684;
	add.s64 	%rd6754, %rd6659, %rd6466;
	ld.const.u64 	%rd6755, [k_sha512+184];
	add.s64 	%rd6756, %rd6754, %rd6755;
	add.s64 	%rd6757, %rd6756, %rd6753;
	add.s64 	%rd6758, %rd6757, %rd6750;
	add.s64 	%rd6759, %rd6758, %rd6670;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10981,%dummy}, %rd6745;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10982}, %rd6745;
	}
	shf.r.wrap.b32 	%r10983, %r10982, %r10981, 28;
	shf.r.wrap.b32 	%r10984, %r10981, %r10982, 28;
	mov.b64 	%rd6760, {%r10984, %r10983};
	shf.l.wrap.b32 	%r10985, %r10981, %r10982, 30;
	shf.l.wrap.b32 	%r10986, %r10982, %r10981, 30;
	mov.b64 	%rd6761, {%r10986, %r10985};
	xor.b64  	%rd6762, %rd6761, %rd6760;
	shf.l.wrap.b32 	%r10987, %r10981, %r10982, 25;
	shf.l.wrap.b32 	%r10988, %r10982, %r10981, 25;
	mov.b64 	%rd6763, {%r10988, %r10987};
	xor.b64  	%rd6764, %rd6762, %rd6763;
	xor.b64  	%rd6765, %rd6745, %rd6695;
	xor.b64  	%rd6766, %rd6745, %rd6720;
	and.b64  	%rd6767, %rd6766, %rd6765;
	xor.b64  	%rd6768, %rd6767, %rd6745;
	add.s64 	%rd6769, %rd6758, %rd6768;
	add.s64 	%rd6770, %rd6769, %rd6764;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10989,%dummy}, %rd6759;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10990}, %rd6759;
	}
	shf.r.wrap.b32 	%r10991, %r10990, %r10989, 14;
	shf.r.wrap.b32 	%r10992, %r10989, %r10990, 14;
	mov.b64 	%rd6771, {%r10992, %r10991};
	shf.r.wrap.b32 	%r10993, %r10990, %r10989, 18;
	shf.r.wrap.b32 	%r10994, %r10989, %r10990, 18;
	mov.b64 	%rd6772, {%r10994, %r10993};
	xor.b64  	%rd6773, %rd6772, %rd6771;
	shf.l.wrap.b32 	%r10995, %r10989, %r10990, 23;
	shf.l.wrap.b32 	%r10996, %r10990, %r10989, 23;
	mov.b64 	%rd6774, {%r10996, %r10995};
	xor.b64  	%rd6775, %rd6773, %rd6774;
	xor.b64  	%rd6776, %rd6734, %rd6709;
	and.b64  	%rd6777, %rd6759, %rd6776;
	xor.b64  	%rd6778, %rd6777, %rd6709;
	add.s64 	%rd6779, %rd6684, %rd6479;
	ld.const.u64 	%rd6780, [k_sha512+192];
	add.s64 	%rd6781, %rd6779, %rd6780;
	add.s64 	%rd6782, %rd6781, %rd6778;
	add.s64 	%rd6783, %rd6782, %rd6775;
	add.s64 	%rd6784, %rd6783, %rd6695;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10997,%dummy}, %rd6770;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10998}, %rd6770;
	}
	shf.r.wrap.b32 	%r10999, %r10998, %r10997, 28;
	shf.r.wrap.b32 	%r11000, %r10997, %r10998, 28;
	mov.b64 	%rd6785, {%r11000, %r10999};
	shf.l.wrap.b32 	%r11001, %r10997, %r10998, 30;
	shf.l.wrap.b32 	%r11002, %r10998, %r10997, 30;
	mov.b64 	%rd6786, {%r11002, %r11001};
	xor.b64  	%rd6787, %rd6786, %rd6785;
	shf.l.wrap.b32 	%r11003, %r10997, %r10998, 25;
	shf.l.wrap.b32 	%r11004, %r10998, %r10997, 25;
	mov.b64 	%rd6788, {%r11004, %r11003};
	xor.b64  	%rd6789, %rd6787, %rd6788;
	xor.b64  	%rd6790, %rd6770, %rd6720;
	xor.b64  	%rd6791, %rd6770, %rd6745;
	and.b64  	%rd6792, %rd6791, %rd6790;
	xor.b64  	%rd6793, %rd6792, %rd6770;
	add.s64 	%rd6794, %rd6783, %rd6793;
	add.s64 	%rd6795, %rd6794, %rd6789;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11005,%dummy}, %rd6784;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11006}, %rd6784;
	}
	shf.r.wrap.b32 	%r11007, %r11006, %r11005, 14;
	shf.r.wrap.b32 	%r11008, %r11005, %r11006, 14;
	mov.b64 	%rd6796, {%r11008, %r11007};
	shf.r.wrap.b32 	%r11009, %r11006, %r11005, 18;
	shf.r.wrap.b32 	%r11010, %r11005, %r11006, 18;
	mov.b64 	%rd6797, {%r11010, %r11009};
	xor.b64  	%rd6798, %rd6797, %rd6796;
	shf.l.wrap.b32 	%r11011, %r11005, %r11006, 23;
	shf.l.wrap.b32 	%r11012, %r11006, %r11005, 23;
	mov.b64 	%rd6799, {%r11012, %r11011};
	xor.b64  	%rd6800, %rd6798, %rd6799;
	xor.b64  	%rd6801, %rd6759, %rd6734;
	and.b64  	%rd6802, %rd6784, %rd6801;
	xor.b64  	%rd6803, %rd6802, %rd6734;
	add.s64 	%rd6804, %rd6709, %rd6492;
	ld.const.u64 	%rd6805, [k_sha512+200];
	add.s64 	%rd6806, %rd6804, %rd6805;
	add.s64 	%rd6807, %rd6806, %rd6803;
	add.s64 	%rd6808, %rd6807, %rd6800;
	add.s64 	%rd6809, %rd6808, %rd6720;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11013,%dummy}, %rd6795;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11014}, %rd6795;
	}
	shf.r.wrap.b32 	%r11015, %r11014, %r11013, 28;
	shf.r.wrap.b32 	%r11016, %r11013, %r11014, 28;
	mov.b64 	%rd6810, {%r11016, %r11015};
	shf.l.wrap.b32 	%r11017, %r11013, %r11014, 30;
	shf.l.wrap.b32 	%r11018, %r11014, %r11013, 30;
	mov.b64 	%rd6811, {%r11018, %r11017};
	xor.b64  	%rd6812, %rd6811, %rd6810;
	shf.l.wrap.b32 	%r11019, %r11013, %r11014, 25;
	shf.l.wrap.b32 	%r11020, %r11014, %r11013, 25;
	mov.b64 	%rd6813, {%r11020, %r11019};
	xor.b64  	%rd6814, %rd6812, %rd6813;
	xor.b64  	%rd6815, %rd6795, %rd6745;
	xor.b64  	%rd6816, %rd6795, %rd6770;
	and.b64  	%rd6817, %rd6816, %rd6815;
	xor.b64  	%rd6818, %rd6817, %rd6795;
	add.s64 	%rd6819, %rd6808, %rd6818;
	add.s64 	%rd6820, %rd6819, %rd6814;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11021,%dummy}, %rd6809;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11022}, %rd6809;
	}
	shf.r.wrap.b32 	%r11023, %r11022, %r11021, 14;
	shf.r.wrap.b32 	%r11024, %r11021, %r11022, 14;
	mov.b64 	%rd6821, {%r11024, %r11023};
	shf.r.wrap.b32 	%r11025, %r11022, %r11021, 18;
	shf.r.wrap.b32 	%r11026, %r11021, %r11022, 18;
	mov.b64 	%rd6822, {%r11026, %r11025};
	xor.b64  	%rd6823, %rd6822, %rd6821;
	shf.l.wrap.b32 	%r11027, %r11021, %r11022, 23;
	shf.l.wrap.b32 	%r11028, %r11022, %r11021, 23;
	mov.b64 	%rd6824, {%r11028, %r11027};
	xor.b64  	%rd6825, %rd6823, %rd6824;
	xor.b64  	%rd6826, %rd6784, %rd6759;
	and.b64  	%rd6827, %rd6809, %rd6826;
	xor.b64  	%rd6828, %rd6827, %rd6759;
	add.s64 	%rd6829, %rd6734, %rd6505;
	ld.const.u64 	%rd6830, [k_sha512+208];
	add.s64 	%rd6831, %rd6829, %rd6830;
	add.s64 	%rd6832, %rd6831, %rd6828;
	add.s64 	%rd6833, %rd6832, %rd6825;
	add.s64 	%rd6834, %rd6833, %rd6745;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11029,%dummy}, %rd6820;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11030}, %rd6820;
	}
	shf.r.wrap.b32 	%r11031, %r11030, %r11029, 28;
	shf.r.wrap.b32 	%r11032, %r11029, %r11030, 28;
	mov.b64 	%rd6835, {%r11032, %r11031};
	shf.l.wrap.b32 	%r11033, %r11029, %r11030, 30;
	shf.l.wrap.b32 	%r11034, %r11030, %r11029, 30;
	mov.b64 	%rd6836, {%r11034, %r11033};
	xor.b64  	%rd6837, %rd6836, %rd6835;
	shf.l.wrap.b32 	%r11035, %r11029, %r11030, 25;
	shf.l.wrap.b32 	%r11036, %r11030, %r11029, 25;
	mov.b64 	%rd6838, {%r11036, %r11035};
	xor.b64  	%rd6839, %rd6837, %rd6838;
	xor.b64  	%rd6840, %rd6820, %rd6770;
	xor.b64  	%rd6841, %rd6820, %rd6795;
	and.b64  	%rd6842, %rd6841, %rd6840;
	xor.b64  	%rd6843, %rd6842, %rd6820;
	add.s64 	%rd6844, %rd6833, %rd6843;
	add.s64 	%rd6845, %rd6844, %rd6839;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11037,%dummy}, %rd6834;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11038}, %rd6834;
	}
	shf.r.wrap.b32 	%r11039, %r11038, %r11037, 14;
	shf.r.wrap.b32 	%r11040, %r11037, %r11038, 14;
	mov.b64 	%rd6846, {%r11040, %r11039};
	shf.r.wrap.b32 	%r11041, %r11038, %r11037, 18;
	shf.r.wrap.b32 	%r11042, %r11037, %r11038, 18;
	mov.b64 	%rd6847, {%r11042, %r11041};
	xor.b64  	%rd6848, %rd6847, %rd6846;
	shf.l.wrap.b32 	%r11043, %r11037, %r11038, 23;
	shf.l.wrap.b32 	%r11044, %r11038, %r11037, 23;
	mov.b64 	%rd6849, {%r11044, %r11043};
	xor.b64  	%rd6850, %rd6848, %rd6849;
	xor.b64  	%rd6851, %rd6809, %rd6784;
	and.b64  	%rd6852, %rd6834, %rd6851;
	xor.b64  	%rd6853, %rd6852, %rd6784;
	add.s64 	%rd6854, %rd6759, %rd6518;
	ld.const.u64 	%rd6855, [k_sha512+216];
	add.s64 	%rd6856, %rd6854, %rd6855;
	add.s64 	%rd6857, %rd6856, %rd6853;
	add.s64 	%rd6858, %rd6857, %rd6850;
	add.s64 	%rd6859, %rd6858, %rd6770;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11045,%dummy}, %rd6845;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11046}, %rd6845;
	}
	shf.r.wrap.b32 	%r11047, %r11046, %r11045, 28;
	shf.r.wrap.b32 	%r11048, %r11045, %r11046, 28;
	mov.b64 	%rd6860, {%r11048, %r11047};
	shf.l.wrap.b32 	%r11049, %r11045, %r11046, 30;
	shf.l.wrap.b32 	%r11050, %r11046, %r11045, 30;
	mov.b64 	%rd6861, {%r11050, %r11049};
	xor.b64  	%rd6862, %rd6861, %rd6860;
	shf.l.wrap.b32 	%r11051, %r11045, %r11046, 25;
	shf.l.wrap.b32 	%r11052, %r11046, %r11045, 25;
	mov.b64 	%rd6863, {%r11052, %r11051};
	xor.b64  	%rd6864, %rd6862, %rd6863;
	xor.b64  	%rd6865, %rd6845, %rd6795;
	xor.b64  	%rd6866, %rd6845, %rd6820;
	and.b64  	%rd6867, %rd6866, %rd6865;
	xor.b64  	%rd6868, %rd6867, %rd6845;
	add.s64 	%rd6869, %rd6858, %rd6868;
	add.s64 	%rd6870, %rd6869, %rd6864;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11053,%dummy}, %rd6859;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11054}, %rd6859;
	}
	shf.r.wrap.b32 	%r11055, %r11054, %r11053, 14;
	shf.r.wrap.b32 	%r11056, %r11053, %r11054, 14;
	mov.b64 	%rd6871, {%r11056, %r11055};
	shf.r.wrap.b32 	%r11057, %r11054, %r11053, 18;
	shf.r.wrap.b32 	%r11058, %r11053, %r11054, 18;
	mov.b64 	%rd6872, {%r11058, %r11057};
	xor.b64  	%rd6873, %rd6872, %rd6871;
	shf.l.wrap.b32 	%r11059, %r11053, %r11054, 23;
	shf.l.wrap.b32 	%r11060, %r11054, %r11053, 23;
	mov.b64 	%rd6874, {%r11060, %r11059};
	xor.b64  	%rd6875, %rd6873, %rd6874;
	xor.b64  	%rd6876, %rd6834, %rd6809;
	and.b64  	%rd6877, %rd6859, %rd6876;
	xor.b64  	%rd6878, %rd6877, %rd6809;
	add.s64 	%rd6879, %rd6784, %rd6531;
	ld.const.u64 	%rd6880, [k_sha512+224];
	add.s64 	%rd6881, %rd6879, %rd6880;
	add.s64 	%rd6882, %rd6881, %rd6878;
	add.s64 	%rd6883, %rd6882, %rd6875;
	add.s64 	%rd6884, %rd6883, %rd6795;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11061,%dummy}, %rd6870;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11062}, %rd6870;
	}
	shf.r.wrap.b32 	%r11063, %r11062, %r11061, 28;
	shf.r.wrap.b32 	%r11064, %r11061, %r11062, 28;
	mov.b64 	%rd6885, {%r11064, %r11063};
	shf.l.wrap.b32 	%r11065, %r11061, %r11062, 30;
	shf.l.wrap.b32 	%r11066, %r11062, %r11061, 30;
	mov.b64 	%rd6886, {%r11066, %r11065};
	xor.b64  	%rd6887, %rd6886, %rd6885;
	shf.l.wrap.b32 	%r11067, %r11061, %r11062, 25;
	shf.l.wrap.b32 	%r11068, %r11062, %r11061, 25;
	mov.b64 	%rd6888, {%r11068, %r11067};
	xor.b64  	%rd6889, %rd6887, %rd6888;
	xor.b64  	%rd6890, %rd6870, %rd6820;
	xor.b64  	%rd6891, %rd6870, %rd6845;
	and.b64  	%rd6892, %rd6891, %rd6890;
	xor.b64  	%rd6893, %rd6892, %rd6870;
	add.s64 	%rd6894, %rd6883, %rd6893;
	add.s64 	%rd6895, %rd6894, %rd6889;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11069,%dummy}, %rd6884;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11070}, %rd6884;
	}
	shf.r.wrap.b32 	%r11071, %r11070, %r11069, 14;
	shf.r.wrap.b32 	%r11072, %r11069, %r11070, 14;
	mov.b64 	%rd6896, {%r11072, %r11071};
	shf.r.wrap.b32 	%r11073, %r11070, %r11069, 18;
	shf.r.wrap.b32 	%r11074, %r11069, %r11070, 18;
	mov.b64 	%rd6897, {%r11074, %r11073};
	xor.b64  	%rd6898, %rd6897, %rd6896;
	shf.l.wrap.b32 	%r11075, %r11069, %r11070, 23;
	shf.l.wrap.b32 	%r11076, %r11070, %r11069, 23;
	mov.b64 	%rd6899, {%r11076, %r11075};
	xor.b64  	%rd6900, %rd6898, %rd6899;
	xor.b64  	%rd6901, %rd6859, %rd6834;
	and.b64  	%rd6902, %rd6884, %rd6901;
	xor.b64  	%rd6903, %rd6902, %rd6834;
	add.s64 	%rd6904, %rd6809, %rd6544;
	ld.const.u64 	%rd6905, [k_sha512+232];
	add.s64 	%rd6906, %rd6904, %rd6905;
	add.s64 	%rd6907, %rd6906, %rd6903;
	add.s64 	%rd6908, %rd6907, %rd6900;
	add.s64 	%rd6909, %rd6908, %rd6820;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11077,%dummy}, %rd6895;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11078}, %rd6895;
	}
	shf.r.wrap.b32 	%r11079, %r11078, %r11077, 28;
	shf.r.wrap.b32 	%r11080, %r11077, %r11078, 28;
	mov.b64 	%rd6910, {%r11080, %r11079};
	shf.l.wrap.b32 	%r11081, %r11077, %r11078, 30;
	shf.l.wrap.b32 	%r11082, %r11078, %r11077, 30;
	mov.b64 	%rd6911, {%r11082, %r11081};
	xor.b64  	%rd6912, %rd6911, %rd6910;
	shf.l.wrap.b32 	%r11083, %r11077, %r11078, 25;
	shf.l.wrap.b32 	%r11084, %r11078, %r11077, 25;
	mov.b64 	%rd6913, {%r11084, %r11083};
	xor.b64  	%rd6914, %rd6912, %rd6913;
	xor.b64  	%rd6915, %rd6895, %rd6845;
	xor.b64  	%rd6916, %rd6895, %rd6870;
	and.b64  	%rd6917, %rd6916, %rd6915;
	xor.b64  	%rd6918, %rd6917, %rd6895;
	add.s64 	%rd6919, %rd6908, %rd6918;
	add.s64 	%rd6920, %rd6919, %rd6914;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11085,%dummy}, %rd6909;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11086}, %rd6909;
	}
	shf.r.wrap.b32 	%r11087, %r11086, %r11085, 14;
	shf.r.wrap.b32 	%r11088, %r11085, %r11086, 14;
	mov.b64 	%rd6921, {%r11088, %r11087};
	shf.r.wrap.b32 	%r11089, %r11086, %r11085, 18;
	shf.r.wrap.b32 	%r11090, %r11085, %r11086, 18;
	mov.b64 	%rd6922, {%r11090, %r11089};
	xor.b64  	%rd6923, %rd6922, %rd6921;
	shf.l.wrap.b32 	%r11091, %r11085, %r11086, 23;
	shf.l.wrap.b32 	%r11092, %r11086, %r11085, 23;
	mov.b64 	%rd6924, {%r11092, %r11091};
	xor.b64  	%rd6925, %rd6923, %rd6924;
	xor.b64  	%rd6926, %rd6884, %rd6859;
	and.b64  	%rd6927, %rd6909, %rd6926;
	xor.b64  	%rd6928, %rd6927, %rd6859;
	add.s64 	%rd6929, %rd6834, %rd6557;
	ld.const.u64 	%rd6930, [k_sha512+240];
	add.s64 	%rd6931, %rd6929, %rd6930;
	add.s64 	%rd6932, %rd6931, %rd6928;
	add.s64 	%rd6933, %rd6932, %rd6925;
	add.s64 	%rd6934, %rd6933, %rd6845;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11093,%dummy}, %rd6920;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11094}, %rd6920;
	}
	shf.r.wrap.b32 	%r11095, %r11094, %r11093, 28;
	shf.r.wrap.b32 	%r11096, %r11093, %r11094, 28;
	mov.b64 	%rd6935, {%r11096, %r11095};
	shf.l.wrap.b32 	%r11097, %r11093, %r11094, 30;
	shf.l.wrap.b32 	%r11098, %r11094, %r11093, 30;
	mov.b64 	%rd6936, {%r11098, %r11097};
	xor.b64  	%rd6937, %rd6936, %rd6935;
	shf.l.wrap.b32 	%r11099, %r11093, %r11094, 25;
	shf.l.wrap.b32 	%r11100, %r11094, %r11093, 25;
	mov.b64 	%rd6938, {%r11100, %r11099};
	xor.b64  	%rd6939, %rd6937, %rd6938;
	xor.b64  	%rd6940, %rd6920, %rd6870;
	xor.b64  	%rd6941, %rd6920, %rd6895;
	and.b64  	%rd6942, %rd6941, %rd6940;
	xor.b64  	%rd6943, %rd6942, %rd6920;
	add.s64 	%rd6944, %rd6933, %rd6943;
	add.s64 	%rd6945, %rd6944, %rd6939;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11101,%dummy}, %rd6934;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11102}, %rd6934;
	}
	shf.r.wrap.b32 	%r11103, %r11102, %r11101, 14;
	shf.r.wrap.b32 	%r11104, %r11101, %r11102, 14;
	mov.b64 	%rd6946, {%r11104, %r11103};
	shf.r.wrap.b32 	%r11105, %r11102, %r11101, 18;
	shf.r.wrap.b32 	%r11106, %r11101, %r11102, 18;
	mov.b64 	%rd6947, {%r11106, %r11105};
	xor.b64  	%rd6948, %rd6947, %rd6946;
	shf.l.wrap.b32 	%r11107, %r11101, %r11102, 23;
	shf.l.wrap.b32 	%r11108, %r11102, %r11101, 23;
	mov.b64 	%rd6949, {%r11108, %r11107};
	xor.b64  	%rd6950, %rd6948, %rd6949;
	xor.b64  	%rd6951, %rd6909, %rd6884;
	and.b64  	%rd6952, %rd6934, %rd6951;
	xor.b64  	%rd6953, %rd6952, %rd6884;
	add.s64 	%rd6954, %rd6859, %rd6570;
	ld.const.u64 	%rd6955, [k_sha512+248];
	add.s64 	%rd6956, %rd6954, %rd6955;
	add.s64 	%rd6957, %rd6956, %rd6953;
	add.s64 	%rd6958, %rd6957, %rd6950;
	add.s64 	%rd6959, %rd6958, %rd6870;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11109,%dummy}, %rd6945;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11110}, %rd6945;
	}
	shf.r.wrap.b32 	%r11111, %r11110, %r11109, 28;
	shf.r.wrap.b32 	%r11112, %r11109, %r11110, 28;
	mov.b64 	%rd6960, {%r11112, %r11111};
	shf.l.wrap.b32 	%r11113, %r11109, %r11110, 30;
	shf.l.wrap.b32 	%r11114, %r11110, %r11109, 30;
	mov.b64 	%rd6961, {%r11114, %r11113};
	xor.b64  	%rd6962, %rd6961, %rd6960;
	shf.l.wrap.b32 	%r11115, %r11109, %r11110, 25;
	shf.l.wrap.b32 	%r11116, %r11110, %r11109, 25;
	mov.b64 	%rd6963, {%r11116, %r11115};
	xor.b64  	%rd6964, %rd6962, %rd6963;
	xor.b64  	%rd6965, %rd6945, %rd6895;
	xor.b64  	%rd6966, %rd6945, %rd6920;
	and.b64  	%rd6967, %rd6966, %rd6965;
	xor.b64  	%rd6968, %rd6967, %rd6945;
	add.s64 	%rd6969, %rd6958, %rd6968;
	add.s64 	%rd6970, %rd6969, %rd6964;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11117,%dummy}, %rd6557;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11118}, %rd6557;
	}
	shf.r.wrap.b32 	%r11119, %r11118, %r11117, 19;
	shf.r.wrap.b32 	%r11120, %r11117, %r11118, 19;
	mov.b64 	%rd6971, {%r11120, %r11119};
	shf.l.wrap.b32 	%r11121, %r11117, %r11118, 3;
	shf.l.wrap.b32 	%r11122, %r11118, %r11117, 3;
	mov.b64 	%rd6972, {%r11122, %r11121};
	shr.u64 	%rd6973, %rd6557, 6;
	xor.b64  	%rd6974, %rd6971, %rd6973;
	xor.b64  	%rd6975, %rd6974, %rd6972;
	shf.r.wrap.b32 	%r11123, %r10712, %r10711, 1;
	shf.r.wrap.b32 	%r11124, %r10711, %r10712, 1;
	mov.b64 	%rd6976, {%r11124, %r11123};
	shf.r.wrap.b32 	%r11125, %r10712, %r10711, 8;
	shf.r.wrap.b32 	%r11126, %r10711, %r10712, 8;
	mov.b64 	%rd6977, {%r11126, %r11125};
	shr.u64 	%rd6978, %rd6388, 7;
	xor.b64  	%rd6979, %rd6976, %rd6978;
	xor.b64  	%rd6980, %rd6979, %rd6977;
	add.s64 	%rd6981, %rd6492, %rd6375;
	add.s64 	%rd6982, %rd6981, %rd6975;
	add.s64 	%rd6983, %rd6982, %rd6980;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11127,%dummy}, %rd6570;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11128}, %rd6570;
	}
	shf.r.wrap.b32 	%r11129, %r11128, %r11127, 19;
	shf.r.wrap.b32 	%r11130, %r11127, %r11128, 19;
	mov.b64 	%rd6984, {%r11130, %r11129};
	shf.l.wrap.b32 	%r11131, %r11127, %r11128, 3;
	shf.l.wrap.b32 	%r11132, %r11128, %r11127, 3;
	mov.b64 	%rd6985, {%r11132, %r11131};
	shr.u64 	%rd6986, %rd6570, 6;
	xor.b64  	%rd6987, %rd6984, %rd6986;
	xor.b64  	%rd6988, %rd6987, %rd6985;
	shf.r.wrap.b32 	%r11133, %r10724, %r10723, 1;
	shf.r.wrap.b32 	%r11134, %r10723, %r10724, 1;
	mov.b64 	%rd6989, {%r11134, %r11133};
	shf.r.wrap.b32 	%r11135, %r10724, %r10723, 8;
	shf.r.wrap.b32 	%r11136, %r10723, %r10724, 8;
	mov.b64 	%rd6990, {%r11136, %r11135};
	shr.u64 	%rd6991, %rd6401, 7;
	xor.b64  	%rd6992, %rd6989, %rd6991;
	xor.b64  	%rd6993, %rd6992, %rd6990;
	add.s64 	%rd6994, %rd6505, %rd6388;
	add.s64 	%rd6995, %rd6994, %rd6988;
	add.s64 	%rd6996, %rd6995, %rd6993;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11137,%dummy}, %rd6983;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11138}, %rd6983;
	}
	shf.r.wrap.b32 	%r11139, %r11138, %r11137, 19;
	shf.r.wrap.b32 	%r11140, %r11137, %r11138, 19;
	mov.b64 	%rd6997, {%r11140, %r11139};
	shf.l.wrap.b32 	%r11141, %r11137, %r11138, 3;
	shf.l.wrap.b32 	%r11142, %r11138, %r11137, 3;
	mov.b64 	%rd6998, {%r11142, %r11141};
	shr.u64 	%rd6999, %rd6983, 6;
	xor.b64  	%rd7000, %rd6997, %rd6999;
	xor.b64  	%rd7001, %rd7000, %rd6998;
	shf.r.wrap.b32 	%r11143, %r10736, %r10735, 1;
	shf.r.wrap.b32 	%r11144, %r10735, %r10736, 1;
	mov.b64 	%rd7002, {%r11144, %r11143};
	shf.r.wrap.b32 	%r11145, %r10736, %r10735, 8;
	shf.r.wrap.b32 	%r11146, %r10735, %r10736, 8;
	mov.b64 	%rd7003, {%r11146, %r11145};
	shr.u64 	%rd7004, %rd6414, 7;
	xor.b64  	%rd7005, %rd7002, %rd7004;
	xor.b64  	%rd7006, %rd7005, %rd7003;
	add.s64 	%rd7007, %rd6518, %rd6401;
	add.s64 	%rd7008, %rd7007, %rd7001;
	add.s64 	%rd7009, %rd7008, %rd7006;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11147,%dummy}, %rd6996;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11148}, %rd6996;
	}
	shf.r.wrap.b32 	%r11149, %r11148, %r11147, 19;
	shf.r.wrap.b32 	%r11150, %r11147, %r11148, 19;
	mov.b64 	%rd7010, {%r11150, %r11149};
	shf.l.wrap.b32 	%r11151, %r11147, %r11148, 3;
	shf.l.wrap.b32 	%r11152, %r11148, %r11147, 3;
	mov.b64 	%rd7011, {%r11152, %r11151};
	shr.u64 	%rd7012, %rd6996, 6;
	xor.b64  	%rd7013, %rd7010, %rd7012;
	xor.b64  	%rd7014, %rd7013, %rd7011;
	shf.r.wrap.b32 	%r11153, %r10748, %r10747, 1;
	shf.r.wrap.b32 	%r11154, %r10747, %r10748, 1;
	mov.b64 	%rd7015, {%r11154, %r11153};
	shf.r.wrap.b32 	%r11155, %r10748, %r10747, 8;
	shf.r.wrap.b32 	%r11156, %r10747, %r10748, 8;
	mov.b64 	%rd7016, {%r11156, %r11155};
	shr.u64 	%rd7017, %rd6427, 7;
	xor.b64  	%rd7018, %rd7015, %rd7017;
	xor.b64  	%rd7019, %rd7018, %rd7016;
	add.s64 	%rd7020, %rd6531, %rd6414;
	add.s64 	%rd7021, %rd7020, %rd7014;
	add.s64 	%rd7022, %rd7021, %rd7019;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11157,%dummy}, %rd7009;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11158}, %rd7009;
	}
	shf.r.wrap.b32 	%r11159, %r11158, %r11157, 19;
	shf.r.wrap.b32 	%r11160, %r11157, %r11158, 19;
	mov.b64 	%rd7023, {%r11160, %r11159};
	shf.l.wrap.b32 	%r11161, %r11157, %r11158, 3;
	shf.l.wrap.b32 	%r11162, %r11158, %r11157, 3;
	mov.b64 	%rd7024, {%r11162, %r11161};
	shr.u64 	%rd7025, %rd7009, 6;
	xor.b64  	%rd7026, %rd7023, %rd7025;
	xor.b64  	%rd7027, %rd7026, %rd7024;
	shf.r.wrap.b32 	%r11163, %r10760, %r10759, 1;
	shf.r.wrap.b32 	%r11164, %r10759, %r10760, 1;
	mov.b64 	%rd7028, {%r11164, %r11163};
	shf.r.wrap.b32 	%r11165, %r10760, %r10759, 8;
	shf.r.wrap.b32 	%r11166, %r10759, %r10760, 8;
	mov.b64 	%rd7029, {%r11166, %r11165};
	shr.u64 	%rd7030, %rd6440, 7;
	xor.b64  	%rd7031, %rd7028, %rd7030;
	xor.b64  	%rd7032, %rd7031, %rd7029;
	add.s64 	%rd7033, %rd6544, %rd6427;
	add.s64 	%rd7034, %rd7033, %rd7027;
	add.s64 	%rd7035, %rd7034, %rd7032;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11167,%dummy}, %rd7022;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11168}, %rd7022;
	}
	shf.r.wrap.b32 	%r11169, %r11168, %r11167, 19;
	shf.r.wrap.b32 	%r11170, %r11167, %r11168, 19;
	mov.b64 	%rd7036, {%r11170, %r11169};
	shf.l.wrap.b32 	%r11171, %r11167, %r11168, 3;
	shf.l.wrap.b32 	%r11172, %r11168, %r11167, 3;
	mov.b64 	%rd7037, {%r11172, %r11171};
	shr.u64 	%rd7038, %rd7022, 6;
	xor.b64  	%rd7039, %rd7036, %rd7038;
	xor.b64  	%rd7040, %rd7039, %rd7037;
	shf.r.wrap.b32 	%r11173, %r10772, %r10771, 1;
	shf.r.wrap.b32 	%r11174, %r10771, %r10772, 1;
	mov.b64 	%rd7041, {%r11174, %r11173};
	shf.r.wrap.b32 	%r11175, %r10772, %r10771, 8;
	shf.r.wrap.b32 	%r11176, %r10771, %r10772, 8;
	mov.b64 	%rd7042, {%r11176, %r11175};
	shr.u64 	%rd7043, %rd6453, 7;
	xor.b64  	%rd7044, %rd7041, %rd7043;
	xor.b64  	%rd7045, %rd7044, %rd7042;
	add.s64 	%rd7046, %rd6557, %rd6440;
	add.s64 	%rd7047, %rd7046, %rd7040;
	add.s64 	%rd7048, %rd7047, %rd7045;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11177,%dummy}, %rd7035;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11178}, %rd7035;
	}
	shf.r.wrap.b32 	%r11179, %r11178, %r11177, 19;
	shf.r.wrap.b32 	%r11180, %r11177, %r11178, 19;
	mov.b64 	%rd7049, {%r11180, %r11179};
	shf.l.wrap.b32 	%r11181, %r11177, %r11178, 3;
	shf.l.wrap.b32 	%r11182, %r11178, %r11177, 3;
	mov.b64 	%rd7050, {%r11182, %r11181};
	shr.u64 	%rd7051, %rd7035, 6;
	xor.b64  	%rd7052, %rd7049, %rd7051;
	xor.b64  	%rd7053, %rd7052, %rd7050;
	shf.r.wrap.b32 	%r11183, %r10784, %r10783, 1;
	shf.r.wrap.b32 	%r11184, %r10783, %r10784, 1;
	mov.b64 	%rd7054, {%r11184, %r11183};
	shf.r.wrap.b32 	%r11185, %r10784, %r10783, 8;
	shf.r.wrap.b32 	%r11186, %r10783, %r10784, 8;
	mov.b64 	%rd7055, {%r11186, %r11185};
	shr.u64 	%rd7056, %rd6466, 7;
	xor.b64  	%rd7057, %rd7054, %rd7056;
	xor.b64  	%rd7058, %rd7057, %rd7055;
	add.s64 	%rd7059, %rd6570, %rd6453;
	add.s64 	%rd7060, %rd7059, %rd7053;
	add.s64 	%rd7061, %rd7060, %rd7058;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11187,%dummy}, %rd7048;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11188}, %rd7048;
	}
	shf.r.wrap.b32 	%r11189, %r11188, %r11187, 19;
	shf.r.wrap.b32 	%r11190, %r11187, %r11188, 19;
	mov.b64 	%rd7062, {%r11190, %r11189};
	shf.l.wrap.b32 	%r11191, %r11187, %r11188, 3;
	shf.l.wrap.b32 	%r11192, %r11188, %r11187, 3;
	mov.b64 	%rd7063, {%r11192, %r11191};
	shr.u64 	%rd7064, %rd7048, 6;
	xor.b64  	%rd7065, %rd7062, %rd7064;
	xor.b64  	%rd7066, %rd7065, %rd7063;
	shf.r.wrap.b32 	%r11193, %r10796, %r10795, 1;
	shf.r.wrap.b32 	%r11194, %r10795, %r10796, 1;
	mov.b64 	%rd7067, {%r11194, %r11193};
	shf.r.wrap.b32 	%r11195, %r10796, %r10795, 8;
	shf.r.wrap.b32 	%r11196, %r10795, %r10796, 8;
	mov.b64 	%rd7068, {%r11196, %r11195};
	shr.u64 	%rd7069, %rd6479, 7;
	xor.b64  	%rd7070, %rd7067, %rd7069;
	xor.b64  	%rd7071, %rd7070, %rd7068;
	add.s64 	%rd7072, %rd6983, %rd6466;
	add.s64 	%rd7073, %rd7072, %rd7066;
	add.s64 	%rd7074, %rd7073, %rd7071;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11197,%dummy}, %rd7061;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11198}, %rd7061;
	}
	shf.r.wrap.b32 	%r11199, %r11198, %r11197, 19;
	shf.r.wrap.b32 	%r11200, %r11197, %r11198, 19;
	mov.b64 	%rd7075, {%r11200, %r11199};
	shf.l.wrap.b32 	%r11201, %r11197, %r11198, 3;
	shf.l.wrap.b32 	%r11202, %r11198, %r11197, 3;
	mov.b64 	%rd7076, {%r11202, %r11201};
	shr.u64 	%rd7077, %rd7061, 6;
	xor.b64  	%rd7078, %rd7075, %rd7077;
	xor.b64  	%rd7079, %rd7078, %rd7076;
	shf.r.wrap.b32 	%r11203, %r10808, %r10807, 1;
	shf.r.wrap.b32 	%r11204, %r10807, %r10808, 1;
	mov.b64 	%rd7080, {%r11204, %r11203};
	shf.r.wrap.b32 	%r11205, %r10808, %r10807, 8;
	shf.r.wrap.b32 	%r11206, %r10807, %r10808, 8;
	mov.b64 	%rd7081, {%r11206, %r11205};
	shr.u64 	%rd7082, %rd6492, 7;
	xor.b64  	%rd7083, %rd7080, %rd7082;
	xor.b64  	%rd7084, %rd7083, %rd7081;
	add.s64 	%rd7085, %rd6996, %rd6479;
	add.s64 	%rd7086, %rd7085, %rd7079;
	add.s64 	%rd7087, %rd7086, %rd7084;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11207,%dummy}, %rd7074;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11208}, %rd7074;
	}
	shf.r.wrap.b32 	%r11209, %r11208, %r11207, 19;
	shf.r.wrap.b32 	%r11210, %r11207, %r11208, 19;
	mov.b64 	%rd7088, {%r11210, %r11209};
	shf.l.wrap.b32 	%r11211, %r11207, %r11208, 3;
	shf.l.wrap.b32 	%r11212, %r11208, %r11207, 3;
	mov.b64 	%rd7089, {%r11212, %r11211};
	shr.u64 	%rd7090, %rd7074, 6;
	xor.b64  	%rd7091, %rd7088, %rd7090;
	xor.b64  	%rd7092, %rd7091, %rd7089;
	shf.r.wrap.b32 	%r11213, %r10820, %r10819, 1;
	shf.r.wrap.b32 	%r11214, %r10819, %r10820, 1;
	mov.b64 	%rd7093, {%r11214, %r11213};
	shf.r.wrap.b32 	%r11215, %r10820, %r10819, 8;
	shf.r.wrap.b32 	%r11216, %r10819, %r10820, 8;
	mov.b64 	%rd7094, {%r11216, %r11215};
	shr.u64 	%rd7095, %rd6505, 7;
	xor.b64  	%rd7096, %rd7093, %rd7095;
	xor.b64  	%rd7097, %rd7096, %rd7094;
	add.s64 	%rd7098, %rd7009, %rd6492;
	add.s64 	%rd7099, %rd7098, %rd7092;
	add.s64 	%rd7100, %rd7099, %rd7097;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11217,%dummy}, %rd7087;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11218}, %rd7087;
	}
	shf.r.wrap.b32 	%r11219, %r11218, %r11217, 19;
	shf.r.wrap.b32 	%r11220, %r11217, %r11218, 19;
	mov.b64 	%rd7101, {%r11220, %r11219};
	shf.l.wrap.b32 	%r11221, %r11217, %r11218, 3;
	shf.l.wrap.b32 	%r11222, %r11218, %r11217, 3;
	mov.b64 	%rd7102, {%r11222, %r11221};
	shr.u64 	%rd7103, %rd7087, 6;
	xor.b64  	%rd7104, %rd7101, %rd7103;
	xor.b64  	%rd7105, %rd7104, %rd7102;
	shf.r.wrap.b32 	%r11223, %r10832, %r10831, 1;
	shf.r.wrap.b32 	%r11224, %r10831, %r10832, 1;
	mov.b64 	%rd7106, {%r11224, %r11223};
	shf.r.wrap.b32 	%r11225, %r10832, %r10831, 8;
	shf.r.wrap.b32 	%r11226, %r10831, %r10832, 8;
	mov.b64 	%rd7107, {%r11226, %r11225};
	shr.u64 	%rd7108, %rd6518, 7;
	xor.b64  	%rd7109, %rd7106, %rd7108;
	xor.b64  	%rd7110, %rd7109, %rd7107;
	add.s64 	%rd7111, %rd7022, %rd6505;
	add.s64 	%rd7112, %rd7111, %rd7105;
	add.s64 	%rd7113, %rd7112, %rd7110;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11227,%dummy}, %rd7100;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11228}, %rd7100;
	}
	shf.r.wrap.b32 	%r11229, %r11228, %r11227, 19;
	shf.r.wrap.b32 	%r11230, %r11227, %r11228, 19;
	mov.b64 	%rd7114, {%r11230, %r11229};
	shf.l.wrap.b32 	%r11231, %r11227, %r11228, 3;
	shf.l.wrap.b32 	%r11232, %r11228, %r11227, 3;
	mov.b64 	%rd7115, {%r11232, %r11231};
	shr.u64 	%rd7116, %rd7100, 6;
	xor.b64  	%rd7117, %rd7114, %rd7116;
	xor.b64  	%rd7118, %rd7117, %rd7115;
	shf.r.wrap.b32 	%r11233, %r10842, %r10841, 1;
	shf.r.wrap.b32 	%r11234, %r10841, %r10842, 1;
	mov.b64 	%rd7119, {%r11234, %r11233};
	shf.r.wrap.b32 	%r11235, %r10842, %r10841, 8;
	shf.r.wrap.b32 	%r11236, %r10841, %r10842, 8;
	mov.b64 	%rd7120, {%r11236, %r11235};
	shr.u64 	%rd7121, %rd6531, 7;
	xor.b64  	%rd7122, %rd7119, %rd7121;
	xor.b64  	%rd7123, %rd7122, %rd7120;
	add.s64 	%rd7124, %rd7035, %rd6518;
	add.s64 	%rd7125, %rd7124, %rd7118;
	add.s64 	%rd7126, %rd7125, %rd7123;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11237,%dummy}, %rd7113;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11238}, %rd7113;
	}
	shf.r.wrap.b32 	%r11239, %r11238, %r11237, 19;
	shf.r.wrap.b32 	%r11240, %r11237, %r11238, 19;
	mov.b64 	%rd7127, {%r11240, %r11239};
	shf.l.wrap.b32 	%r11241, %r11237, %r11238, 3;
	shf.l.wrap.b32 	%r11242, %r11238, %r11237, 3;
	mov.b64 	%rd7128, {%r11242, %r11241};
	shr.u64 	%rd7129, %rd7113, 6;
	xor.b64  	%rd7130, %rd7127, %rd7129;
	xor.b64  	%rd7131, %rd7130, %rd7128;
	shf.r.wrap.b32 	%r11243, %r10852, %r10851, 1;
	shf.r.wrap.b32 	%r11244, %r10851, %r10852, 1;
	mov.b64 	%rd7132, {%r11244, %r11243};
	shf.r.wrap.b32 	%r11245, %r10852, %r10851, 8;
	shf.r.wrap.b32 	%r11246, %r10851, %r10852, 8;
	mov.b64 	%rd7133, {%r11246, %r11245};
	shr.u64 	%rd7134, %rd6544, 7;
	xor.b64  	%rd7135, %rd7132, %rd7134;
	xor.b64  	%rd7136, %rd7135, %rd7133;
	add.s64 	%rd7137, %rd7048, %rd6531;
	add.s64 	%rd7138, %rd7137, %rd7131;
	add.s64 	%rd7139, %rd7138, %rd7136;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11247,%dummy}, %rd7126;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11248}, %rd7126;
	}
	shf.r.wrap.b32 	%r11249, %r11248, %r11247, 19;
	shf.r.wrap.b32 	%r11250, %r11247, %r11248, 19;
	mov.b64 	%rd7140, {%r11250, %r11249};
	shf.l.wrap.b32 	%r11251, %r11247, %r11248, 3;
	shf.l.wrap.b32 	%r11252, %r11248, %r11247, 3;
	mov.b64 	%rd7141, {%r11252, %r11251};
	shr.u64 	%rd7142, %rd7126, 6;
	xor.b64  	%rd7143, %rd7140, %rd7142;
	xor.b64  	%rd7144, %rd7143, %rd7141;
	shf.r.wrap.b32 	%r11253, %r11118, %r11117, 1;
	shf.r.wrap.b32 	%r11254, %r11117, %r11118, 1;
	mov.b64 	%rd7145, {%r11254, %r11253};
	shf.r.wrap.b32 	%r11255, %r11118, %r11117, 8;
	shf.r.wrap.b32 	%r11256, %r11117, %r11118, 8;
	mov.b64 	%rd7146, {%r11256, %r11255};
	shr.u64 	%rd7147, %rd6557, 7;
	xor.b64  	%rd7148, %rd7145, %rd7147;
	xor.b64  	%rd7149, %rd7148, %rd7146;
	add.s64 	%rd7150, %rd7061, %rd6544;
	add.s64 	%rd7151, %rd7150, %rd7144;
	add.s64 	%rd7152, %rd7151, %rd7149;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11257,%dummy}, %rd7139;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11258}, %rd7139;
	}
	shf.r.wrap.b32 	%r11259, %r11258, %r11257, 19;
	shf.r.wrap.b32 	%r11260, %r11257, %r11258, 19;
	mov.b64 	%rd7153, {%r11260, %r11259};
	shf.l.wrap.b32 	%r11261, %r11257, %r11258, 3;
	shf.l.wrap.b32 	%r11262, %r11258, %r11257, 3;
	mov.b64 	%rd7154, {%r11262, %r11261};
	shr.u64 	%rd7155, %rd7139, 6;
	xor.b64  	%rd7156, %rd7153, %rd7155;
	xor.b64  	%rd7157, %rd7156, %rd7154;
	shf.r.wrap.b32 	%r11263, %r11128, %r11127, 1;
	shf.r.wrap.b32 	%r11264, %r11127, %r11128, 1;
	mov.b64 	%rd7158, {%r11264, %r11263};
	shf.r.wrap.b32 	%r11265, %r11128, %r11127, 8;
	shf.r.wrap.b32 	%r11266, %r11127, %r11128, 8;
	mov.b64 	%rd7159, {%r11266, %r11265};
	shr.u64 	%rd7160, %rd6570, 7;
	xor.b64  	%rd7161, %rd7158, %rd7160;
	xor.b64  	%rd7162, %rd7161, %rd7159;
	add.s64 	%rd7163, %rd7074, %rd6557;
	add.s64 	%rd7164, %rd7163, %rd7157;
	add.s64 	%rd7165, %rd7164, %rd7162;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11267,%dummy}, %rd7152;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11268}, %rd7152;
	}
	shf.r.wrap.b32 	%r11269, %r11268, %r11267, 19;
	shf.r.wrap.b32 	%r11270, %r11267, %r11268, 19;
	mov.b64 	%rd7166, {%r11270, %r11269};
	shf.l.wrap.b32 	%r11271, %r11267, %r11268, 3;
	shf.l.wrap.b32 	%r11272, %r11268, %r11267, 3;
	mov.b64 	%rd7167, {%r11272, %r11271};
	shr.u64 	%rd7168, %rd7152, 6;
	xor.b64  	%rd7169, %rd7166, %rd7168;
	xor.b64  	%rd7170, %rd7169, %rd7167;
	shf.r.wrap.b32 	%r11273, %r11138, %r11137, 1;
	shf.r.wrap.b32 	%r11274, %r11137, %r11138, 1;
	mov.b64 	%rd7171, {%r11274, %r11273};
	shf.r.wrap.b32 	%r11275, %r11138, %r11137, 8;
	shf.r.wrap.b32 	%r11276, %r11137, %r11138, 8;
	mov.b64 	%rd7172, {%r11276, %r11275};
	shr.u64 	%rd7173, %rd6983, 7;
	xor.b64  	%rd7174, %rd7171, %rd7173;
	xor.b64  	%rd7175, %rd7174, %rd7172;
	add.s64 	%rd7176, %rd7087, %rd6570;
	add.s64 	%rd7177, %rd7176, %rd7170;
	add.s64 	%rd7178, %rd7177, %rd7175;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11277,%dummy}, %rd6959;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11278}, %rd6959;
	}
	shf.r.wrap.b32 	%r11279, %r11278, %r11277, 14;
	shf.r.wrap.b32 	%r11280, %r11277, %r11278, 14;
	mov.b64 	%rd7179, {%r11280, %r11279};
	shf.r.wrap.b32 	%r11281, %r11278, %r11277, 18;
	shf.r.wrap.b32 	%r11282, %r11277, %r11278, 18;
	mov.b64 	%rd7180, {%r11282, %r11281};
	xor.b64  	%rd7181, %rd7180, %rd7179;
	shf.l.wrap.b32 	%r11283, %r11277, %r11278, 23;
	shf.l.wrap.b32 	%r11284, %r11278, %r11277, 23;
	mov.b64 	%rd7182, {%r11284, %r11283};
	xor.b64  	%rd7183, %rd7181, %rd7182;
	xor.b64  	%rd7184, %rd6934, %rd6909;
	and.b64  	%rd7185, %rd7184, %rd6959;
	xor.b64  	%rd7186, %rd7185, %rd6909;
	add.s64 	%rd7187, %rd7186, %rd6884;
	add.s64 	%rd7188, %rd7187, %rd6983;
	ld.const.u64 	%rd7189, [k_sha512+256];
	add.s64 	%rd7190, %rd7188, %rd7189;
	add.s64 	%rd7191, %rd7190, %rd7183;
	add.s64 	%rd7192, %rd7191, %rd6895;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11285,%dummy}, %rd6970;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11286}, %rd6970;
	}
	shf.r.wrap.b32 	%r11287, %r11286, %r11285, 28;
	shf.r.wrap.b32 	%r11288, %r11285, %r11286, 28;
	mov.b64 	%rd7193, {%r11288, %r11287};
	shf.l.wrap.b32 	%r11289, %r11285, %r11286, 30;
	shf.l.wrap.b32 	%r11290, %r11286, %r11285, 30;
	mov.b64 	%rd7194, {%r11290, %r11289};
	xor.b64  	%rd7195, %rd7194, %rd7193;
	shf.l.wrap.b32 	%r11291, %r11285, %r11286, 25;
	shf.l.wrap.b32 	%r11292, %r11286, %r11285, 25;
	mov.b64 	%rd7196, {%r11292, %r11291};
	xor.b64  	%rd7197, %rd7195, %rd7196;
	xor.b64  	%rd7198, %rd6970, %rd6920;
	xor.b64  	%rd7199, %rd6970, %rd6945;
	and.b64  	%rd7200, %rd7199, %rd7198;
	xor.b64  	%rd7201, %rd7200, %rd6970;
	add.s64 	%rd7202, %rd7191, %rd7201;
	add.s64 	%rd7203, %rd7202, %rd7197;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11293,%dummy}, %rd7192;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11294}, %rd7192;
	}
	shf.r.wrap.b32 	%r11295, %r11294, %r11293, 14;
	shf.r.wrap.b32 	%r11296, %r11293, %r11294, 14;
	mov.b64 	%rd7204, {%r11296, %r11295};
	shf.r.wrap.b32 	%r11297, %r11294, %r11293, 18;
	shf.r.wrap.b32 	%r11298, %r11293, %r11294, 18;
	mov.b64 	%rd7205, {%r11298, %r11297};
	xor.b64  	%rd7206, %rd7205, %rd7204;
	shf.l.wrap.b32 	%r11299, %r11293, %r11294, 23;
	shf.l.wrap.b32 	%r11300, %r11294, %r11293, 23;
	mov.b64 	%rd7207, {%r11300, %r11299};
	xor.b64  	%rd7208, %rd7206, %rd7207;
	xor.b64  	%rd7209, %rd6959, %rd6934;
	and.b64  	%rd7210, %rd7192, %rd7209;
	xor.b64  	%rd7211, %rd7210, %rd6934;
	add.s64 	%rd7212, %rd6996, %rd6909;
	ld.const.u64 	%rd7213, [k_sha512+264];
	add.s64 	%rd7214, %rd7212, %rd7213;
	add.s64 	%rd7215, %rd7214, %rd7211;
	add.s64 	%rd7216, %rd7215, %rd7208;
	add.s64 	%rd7217, %rd7216, %rd6920;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11301,%dummy}, %rd7203;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11302}, %rd7203;
	}
	shf.r.wrap.b32 	%r11303, %r11302, %r11301, 28;
	shf.r.wrap.b32 	%r11304, %r11301, %r11302, 28;
	mov.b64 	%rd7218, {%r11304, %r11303};
	shf.l.wrap.b32 	%r11305, %r11301, %r11302, 30;
	shf.l.wrap.b32 	%r11306, %r11302, %r11301, 30;
	mov.b64 	%rd7219, {%r11306, %r11305};
	xor.b64  	%rd7220, %rd7219, %rd7218;
	shf.l.wrap.b32 	%r11307, %r11301, %r11302, 25;
	shf.l.wrap.b32 	%r11308, %r11302, %r11301, 25;
	mov.b64 	%rd7221, {%r11308, %r11307};
	xor.b64  	%rd7222, %rd7220, %rd7221;
	xor.b64  	%rd7223, %rd7203, %rd6945;
	xor.b64  	%rd7224, %rd7203, %rd6970;
	and.b64  	%rd7225, %rd7224, %rd7223;
	xor.b64  	%rd7226, %rd7225, %rd7203;
	add.s64 	%rd7227, %rd7216, %rd7226;
	add.s64 	%rd7228, %rd7227, %rd7222;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11309,%dummy}, %rd7217;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11310}, %rd7217;
	}
	shf.r.wrap.b32 	%r11311, %r11310, %r11309, 14;
	shf.r.wrap.b32 	%r11312, %r11309, %r11310, 14;
	mov.b64 	%rd7229, {%r11312, %r11311};
	shf.r.wrap.b32 	%r11313, %r11310, %r11309, 18;
	shf.r.wrap.b32 	%r11314, %r11309, %r11310, 18;
	mov.b64 	%rd7230, {%r11314, %r11313};
	xor.b64  	%rd7231, %rd7230, %rd7229;
	shf.l.wrap.b32 	%r11315, %r11309, %r11310, 23;
	shf.l.wrap.b32 	%r11316, %r11310, %r11309, 23;
	mov.b64 	%rd7232, {%r11316, %r11315};
	xor.b64  	%rd7233, %rd7231, %rd7232;
	xor.b64  	%rd7234, %rd7192, %rd6959;
	and.b64  	%rd7235, %rd7217, %rd7234;
	xor.b64  	%rd7236, %rd7235, %rd6959;
	add.s64 	%rd7237, %rd7009, %rd6934;
	ld.const.u64 	%rd7238, [k_sha512+272];
	add.s64 	%rd7239, %rd7237, %rd7238;
	add.s64 	%rd7240, %rd7239, %rd7236;
	add.s64 	%rd7241, %rd7240, %rd7233;
	add.s64 	%rd7242, %rd7241, %rd6945;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11317,%dummy}, %rd7228;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11318}, %rd7228;
	}
	shf.r.wrap.b32 	%r11319, %r11318, %r11317, 28;
	shf.r.wrap.b32 	%r11320, %r11317, %r11318, 28;
	mov.b64 	%rd7243, {%r11320, %r11319};
	shf.l.wrap.b32 	%r11321, %r11317, %r11318, 30;
	shf.l.wrap.b32 	%r11322, %r11318, %r11317, 30;
	mov.b64 	%rd7244, {%r11322, %r11321};
	xor.b64  	%rd7245, %rd7244, %rd7243;
	shf.l.wrap.b32 	%r11323, %r11317, %r11318, 25;
	shf.l.wrap.b32 	%r11324, %r11318, %r11317, 25;
	mov.b64 	%rd7246, {%r11324, %r11323};
	xor.b64  	%rd7247, %rd7245, %rd7246;
	xor.b64  	%rd7248, %rd7228, %rd6970;
	xor.b64  	%rd7249, %rd7228, %rd7203;
	and.b64  	%rd7250, %rd7249, %rd7248;
	xor.b64  	%rd7251, %rd7250, %rd7228;
	add.s64 	%rd7252, %rd7241, %rd7251;
	add.s64 	%rd7253, %rd7252, %rd7247;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11325,%dummy}, %rd7242;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11326}, %rd7242;
	}
	shf.r.wrap.b32 	%r11327, %r11326, %r11325, 14;
	shf.r.wrap.b32 	%r11328, %r11325, %r11326, 14;
	mov.b64 	%rd7254, {%r11328, %r11327};
	shf.r.wrap.b32 	%r11329, %r11326, %r11325, 18;
	shf.r.wrap.b32 	%r11330, %r11325, %r11326, 18;
	mov.b64 	%rd7255, {%r11330, %r11329};
	xor.b64  	%rd7256, %rd7255, %rd7254;
	shf.l.wrap.b32 	%r11331, %r11325, %r11326, 23;
	shf.l.wrap.b32 	%r11332, %r11326, %r11325, 23;
	mov.b64 	%rd7257, {%r11332, %r11331};
	xor.b64  	%rd7258, %rd7256, %rd7257;
	xor.b64  	%rd7259, %rd7217, %rd7192;
	and.b64  	%rd7260, %rd7242, %rd7259;
	xor.b64  	%rd7261, %rd7260, %rd7192;
	add.s64 	%rd7262, %rd7022, %rd6959;
	ld.const.u64 	%rd7263, [k_sha512+280];
	add.s64 	%rd7264, %rd7262, %rd7263;
	add.s64 	%rd7265, %rd7264, %rd7261;
	add.s64 	%rd7266, %rd7265, %rd7258;
	add.s64 	%rd7267, %rd7266, %rd6970;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11333,%dummy}, %rd7253;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11334}, %rd7253;
	}
	shf.r.wrap.b32 	%r11335, %r11334, %r11333, 28;
	shf.r.wrap.b32 	%r11336, %r11333, %r11334, 28;
	mov.b64 	%rd7268, {%r11336, %r11335};
	shf.l.wrap.b32 	%r11337, %r11333, %r11334, 30;
	shf.l.wrap.b32 	%r11338, %r11334, %r11333, 30;
	mov.b64 	%rd7269, {%r11338, %r11337};
	xor.b64  	%rd7270, %rd7269, %rd7268;
	shf.l.wrap.b32 	%r11339, %r11333, %r11334, 25;
	shf.l.wrap.b32 	%r11340, %r11334, %r11333, 25;
	mov.b64 	%rd7271, {%r11340, %r11339};
	xor.b64  	%rd7272, %rd7270, %rd7271;
	xor.b64  	%rd7273, %rd7253, %rd7203;
	xor.b64  	%rd7274, %rd7253, %rd7228;
	and.b64  	%rd7275, %rd7274, %rd7273;
	xor.b64  	%rd7276, %rd7275, %rd7253;
	add.s64 	%rd7277, %rd7266, %rd7276;
	add.s64 	%rd7278, %rd7277, %rd7272;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11341,%dummy}, %rd7267;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11342}, %rd7267;
	}
	shf.r.wrap.b32 	%r11343, %r11342, %r11341, 14;
	shf.r.wrap.b32 	%r11344, %r11341, %r11342, 14;
	mov.b64 	%rd7279, {%r11344, %r11343};
	shf.r.wrap.b32 	%r11345, %r11342, %r11341, 18;
	shf.r.wrap.b32 	%r11346, %r11341, %r11342, 18;
	mov.b64 	%rd7280, {%r11346, %r11345};
	xor.b64  	%rd7281, %rd7280, %rd7279;
	shf.l.wrap.b32 	%r11347, %r11341, %r11342, 23;
	shf.l.wrap.b32 	%r11348, %r11342, %r11341, 23;
	mov.b64 	%rd7282, {%r11348, %r11347};
	xor.b64  	%rd7283, %rd7281, %rd7282;
	xor.b64  	%rd7284, %rd7242, %rd7217;
	and.b64  	%rd7285, %rd7267, %rd7284;
	xor.b64  	%rd7286, %rd7285, %rd7217;
	add.s64 	%rd7287, %rd7192, %rd7035;
	ld.const.u64 	%rd7288, [k_sha512+288];
	add.s64 	%rd7289, %rd7287, %rd7288;
	add.s64 	%rd7290, %rd7289, %rd7286;
	add.s64 	%rd7291, %rd7290, %rd7283;
	add.s64 	%rd7292, %rd7291, %rd7203;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11349,%dummy}, %rd7278;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11350}, %rd7278;
	}
	shf.r.wrap.b32 	%r11351, %r11350, %r11349, 28;
	shf.r.wrap.b32 	%r11352, %r11349, %r11350, 28;
	mov.b64 	%rd7293, {%r11352, %r11351};
	shf.l.wrap.b32 	%r11353, %r11349, %r11350, 30;
	shf.l.wrap.b32 	%r11354, %r11350, %r11349, 30;
	mov.b64 	%rd7294, {%r11354, %r11353};
	xor.b64  	%rd7295, %rd7294, %rd7293;
	shf.l.wrap.b32 	%r11355, %r11349, %r11350, 25;
	shf.l.wrap.b32 	%r11356, %r11350, %r11349, 25;
	mov.b64 	%rd7296, {%r11356, %r11355};
	xor.b64  	%rd7297, %rd7295, %rd7296;
	xor.b64  	%rd7298, %rd7278, %rd7228;
	xor.b64  	%rd7299, %rd7278, %rd7253;
	and.b64  	%rd7300, %rd7299, %rd7298;
	xor.b64  	%rd7301, %rd7300, %rd7278;
	add.s64 	%rd7302, %rd7291, %rd7301;
	add.s64 	%rd7303, %rd7302, %rd7297;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11357,%dummy}, %rd7292;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11358}, %rd7292;
	}
	shf.r.wrap.b32 	%r11359, %r11358, %r11357, 14;
	shf.r.wrap.b32 	%r11360, %r11357, %r11358, 14;
	mov.b64 	%rd7304, {%r11360, %r11359};
	shf.r.wrap.b32 	%r11361, %r11358, %r11357, 18;
	shf.r.wrap.b32 	%r11362, %r11357, %r11358, 18;
	mov.b64 	%rd7305, {%r11362, %r11361};
	xor.b64  	%rd7306, %rd7305, %rd7304;
	shf.l.wrap.b32 	%r11363, %r11357, %r11358, 23;
	shf.l.wrap.b32 	%r11364, %r11358, %r11357, 23;
	mov.b64 	%rd7307, {%r11364, %r11363};
	xor.b64  	%rd7308, %rd7306, %rd7307;
	xor.b64  	%rd7309, %rd7267, %rd7242;
	and.b64  	%rd7310, %rd7292, %rd7309;
	xor.b64  	%rd7311, %rd7310, %rd7242;
	add.s64 	%rd7312, %rd7217, %rd7048;
	ld.const.u64 	%rd7313, [k_sha512+296];
	add.s64 	%rd7314, %rd7312, %rd7313;
	add.s64 	%rd7315, %rd7314, %rd7311;
	add.s64 	%rd7316, %rd7315, %rd7308;
	add.s64 	%rd7317, %rd7316, %rd7228;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11365,%dummy}, %rd7303;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11366}, %rd7303;
	}
	shf.r.wrap.b32 	%r11367, %r11366, %r11365, 28;
	shf.r.wrap.b32 	%r11368, %r11365, %r11366, 28;
	mov.b64 	%rd7318, {%r11368, %r11367};
	shf.l.wrap.b32 	%r11369, %r11365, %r11366, 30;
	shf.l.wrap.b32 	%r11370, %r11366, %r11365, 30;
	mov.b64 	%rd7319, {%r11370, %r11369};
	xor.b64  	%rd7320, %rd7319, %rd7318;
	shf.l.wrap.b32 	%r11371, %r11365, %r11366, 25;
	shf.l.wrap.b32 	%r11372, %r11366, %r11365, 25;
	mov.b64 	%rd7321, {%r11372, %r11371};
	xor.b64  	%rd7322, %rd7320, %rd7321;
	xor.b64  	%rd7323, %rd7303, %rd7253;
	xor.b64  	%rd7324, %rd7303, %rd7278;
	and.b64  	%rd7325, %rd7324, %rd7323;
	xor.b64  	%rd7326, %rd7325, %rd7303;
	add.s64 	%rd7327, %rd7316, %rd7326;
	add.s64 	%rd7328, %rd7327, %rd7322;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11373,%dummy}, %rd7317;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11374}, %rd7317;
	}
	shf.r.wrap.b32 	%r11375, %r11374, %r11373, 14;
	shf.r.wrap.b32 	%r11376, %r11373, %r11374, 14;
	mov.b64 	%rd7329, {%r11376, %r11375};
	shf.r.wrap.b32 	%r11377, %r11374, %r11373, 18;
	shf.r.wrap.b32 	%r11378, %r11373, %r11374, 18;
	mov.b64 	%rd7330, {%r11378, %r11377};
	xor.b64  	%rd7331, %rd7330, %rd7329;
	shf.l.wrap.b32 	%r11379, %r11373, %r11374, 23;
	shf.l.wrap.b32 	%r11380, %r11374, %r11373, 23;
	mov.b64 	%rd7332, {%r11380, %r11379};
	xor.b64  	%rd7333, %rd7331, %rd7332;
	xor.b64  	%rd7334, %rd7292, %rd7267;
	and.b64  	%rd7335, %rd7317, %rd7334;
	xor.b64  	%rd7336, %rd7335, %rd7267;
	add.s64 	%rd7337, %rd7242, %rd7061;
	ld.const.u64 	%rd7338, [k_sha512+304];
	add.s64 	%rd7339, %rd7337, %rd7338;
	add.s64 	%rd7340, %rd7339, %rd7336;
	add.s64 	%rd7341, %rd7340, %rd7333;
	add.s64 	%rd7342, %rd7341, %rd7253;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11381,%dummy}, %rd7328;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11382}, %rd7328;
	}
	shf.r.wrap.b32 	%r11383, %r11382, %r11381, 28;
	shf.r.wrap.b32 	%r11384, %r11381, %r11382, 28;
	mov.b64 	%rd7343, {%r11384, %r11383};
	shf.l.wrap.b32 	%r11385, %r11381, %r11382, 30;
	shf.l.wrap.b32 	%r11386, %r11382, %r11381, 30;
	mov.b64 	%rd7344, {%r11386, %r11385};
	xor.b64  	%rd7345, %rd7344, %rd7343;
	shf.l.wrap.b32 	%r11387, %r11381, %r11382, 25;
	shf.l.wrap.b32 	%r11388, %r11382, %r11381, 25;
	mov.b64 	%rd7346, {%r11388, %r11387};
	xor.b64  	%rd7347, %rd7345, %rd7346;
	xor.b64  	%rd7348, %rd7328, %rd7278;
	xor.b64  	%rd7349, %rd7328, %rd7303;
	and.b64  	%rd7350, %rd7349, %rd7348;
	xor.b64  	%rd7351, %rd7350, %rd7328;
	add.s64 	%rd7352, %rd7341, %rd7351;
	add.s64 	%rd7353, %rd7352, %rd7347;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11389,%dummy}, %rd7342;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11390}, %rd7342;
	}
	shf.r.wrap.b32 	%r11391, %r11390, %r11389, 14;
	shf.r.wrap.b32 	%r11392, %r11389, %r11390, 14;
	mov.b64 	%rd7354, {%r11392, %r11391};
	shf.r.wrap.b32 	%r11393, %r11390, %r11389, 18;
	shf.r.wrap.b32 	%r11394, %r11389, %r11390, 18;
	mov.b64 	%rd7355, {%r11394, %r11393};
	xor.b64  	%rd7356, %rd7355, %rd7354;
	shf.l.wrap.b32 	%r11395, %r11389, %r11390, 23;
	shf.l.wrap.b32 	%r11396, %r11390, %r11389, 23;
	mov.b64 	%rd7357, {%r11396, %r11395};
	xor.b64  	%rd7358, %rd7356, %rd7357;
	xor.b64  	%rd7359, %rd7317, %rd7292;
	and.b64  	%rd7360, %rd7342, %rd7359;
	xor.b64  	%rd7361, %rd7360, %rd7292;
	add.s64 	%rd7362, %rd7267, %rd7074;
	ld.const.u64 	%rd7363, [k_sha512+312];
	add.s64 	%rd7364, %rd7362, %rd7363;
	add.s64 	%rd7365, %rd7364, %rd7361;
	add.s64 	%rd7366, %rd7365, %rd7358;
	add.s64 	%rd7367, %rd7366, %rd7278;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11397,%dummy}, %rd7353;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11398}, %rd7353;
	}
	shf.r.wrap.b32 	%r11399, %r11398, %r11397, 28;
	shf.r.wrap.b32 	%r11400, %r11397, %r11398, 28;
	mov.b64 	%rd7368, {%r11400, %r11399};
	shf.l.wrap.b32 	%r11401, %r11397, %r11398, 30;
	shf.l.wrap.b32 	%r11402, %r11398, %r11397, 30;
	mov.b64 	%rd7369, {%r11402, %r11401};
	xor.b64  	%rd7370, %rd7369, %rd7368;
	shf.l.wrap.b32 	%r11403, %r11397, %r11398, 25;
	shf.l.wrap.b32 	%r11404, %r11398, %r11397, 25;
	mov.b64 	%rd7371, {%r11404, %r11403};
	xor.b64  	%rd7372, %rd7370, %rd7371;
	xor.b64  	%rd7373, %rd7353, %rd7303;
	xor.b64  	%rd7374, %rd7353, %rd7328;
	and.b64  	%rd7375, %rd7374, %rd7373;
	xor.b64  	%rd7376, %rd7375, %rd7353;
	add.s64 	%rd7377, %rd7366, %rd7376;
	add.s64 	%rd7378, %rd7377, %rd7372;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11405,%dummy}, %rd7367;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11406}, %rd7367;
	}
	shf.r.wrap.b32 	%r11407, %r11406, %r11405, 14;
	shf.r.wrap.b32 	%r11408, %r11405, %r11406, 14;
	mov.b64 	%rd7379, {%r11408, %r11407};
	shf.r.wrap.b32 	%r11409, %r11406, %r11405, 18;
	shf.r.wrap.b32 	%r11410, %r11405, %r11406, 18;
	mov.b64 	%rd7380, {%r11410, %r11409};
	xor.b64  	%rd7381, %rd7380, %rd7379;
	shf.l.wrap.b32 	%r11411, %r11405, %r11406, 23;
	shf.l.wrap.b32 	%r11412, %r11406, %r11405, 23;
	mov.b64 	%rd7382, {%r11412, %r11411};
	xor.b64  	%rd7383, %rd7381, %rd7382;
	xor.b64  	%rd7384, %rd7342, %rd7317;
	and.b64  	%rd7385, %rd7367, %rd7384;
	xor.b64  	%rd7386, %rd7385, %rd7317;
	add.s64 	%rd7387, %rd7292, %rd7087;
	ld.const.u64 	%rd7388, [k_sha512+320];
	add.s64 	%rd7389, %rd7387, %rd7388;
	add.s64 	%rd7390, %rd7389, %rd7386;
	add.s64 	%rd7391, %rd7390, %rd7383;
	add.s64 	%rd7392, %rd7391, %rd7303;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11413,%dummy}, %rd7378;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11414}, %rd7378;
	}
	shf.r.wrap.b32 	%r11415, %r11414, %r11413, 28;
	shf.r.wrap.b32 	%r11416, %r11413, %r11414, 28;
	mov.b64 	%rd7393, {%r11416, %r11415};
	shf.l.wrap.b32 	%r11417, %r11413, %r11414, 30;
	shf.l.wrap.b32 	%r11418, %r11414, %r11413, 30;
	mov.b64 	%rd7394, {%r11418, %r11417};
	xor.b64  	%rd7395, %rd7394, %rd7393;
	shf.l.wrap.b32 	%r11419, %r11413, %r11414, 25;
	shf.l.wrap.b32 	%r11420, %r11414, %r11413, 25;
	mov.b64 	%rd7396, {%r11420, %r11419};
	xor.b64  	%rd7397, %rd7395, %rd7396;
	xor.b64  	%rd7398, %rd7378, %rd7328;
	xor.b64  	%rd7399, %rd7378, %rd7353;
	and.b64  	%rd7400, %rd7399, %rd7398;
	xor.b64  	%rd7401, %rd7400, %rd7378;
	add.s64 	%rd7402, %rd7391, %rd7401;
	add.s64 	%rd7403, %rd7402, %rd7397;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11421,%dummy}, %rd7392;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11422}, %rd7392;
	}
	shf.r.wrap.b32 	%r11423, %r11422, %r11421, 14;
	shf.r.wrap.b32 	%r11424, %r11421, %r11422, 14;
	mov.b64 	%rd7404, {%r11424, %r11423};
	shf.r.wrap.b32 	%r11425, %r11422, %r11421, 18;
	shf.r.wrap.b32 	%r11426, %r11421, %r11422, 18;
	mov.b64 	%rd7405, {%r11426, %r11425};
	xor.b64  	%rd7406, %rd7405, %rd7404;
	shf.l.wrap.b32 	%r11427, %r11421, %r11422, 23;
	shf.l.wrap.b32 	%r11428, %r11422, %r11421, 23;
	mov.b64 	%rd7407, {%r11428, %r11427};
	xor.b64  	%rd7408, %rd7406, %rd7407;
	xor.b64  	%rd7409, %rd7367, %rd7342;
	and.b64  	%rd7410, %rd7392, %rd7409;
	xor.b64  	%rd7411, %rd7410, %rd7342;
	add.s64 	%rd7412, %rd7317, %rd7100;
	ld.const.u64 	%rd7413, [k_sha512+328];
	add.s64 	%rd7414, %rd7412, %rd7413;
	add.s64 	%rd7415, %rd7414, %rd7411;
	add.s64 	%rd7416, %rd7415, %rd7408;
	add.s64 	%rd7417, %rd7416, %rd7328;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11429,%dummy}, %rd7403;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11430}, %rd7403;
	}
	shf.r.wrap.b32 	%r11431, %r11430, %r11429, 28;
	shf.r.wrap.b32 	%r11432, %r11429, %r11430, 28;
	mov.b64 	%rd7418, {%r11432, %r11431};
	shf.l.wrap.b32 	%r11433, %r11429, %r11430, 30;
	shf.l.wrap.b32 	%r11434, %r11430, %r11429, 30;
	mov.b64 	%rd7419, {%r11434, %r11433};
	xor.b64  	%rd7420, %rd7419, %rd7418;
	shf.l.wrap.b32 	%r11435, %r11429, %r11430, 25;
	shf.l.wrap.b32 	%r11436, %r11430, %r11429, 25;
	mov.b64 	%rd7421, {%r11436, %r11435};
	xor.b64  	%rd7422, %rd7420, %rd7421;
	xor.b64  	%rd7423, %rd7403, %rd7353;
	xor.b64  	%rd7424, %rd7403, %rd7378;
	and.b64  	%rd7425, %rd7424, %rd7423;
	xor.b64  	%rd7426, %rd7425, %rd7403;
	add.s64 	%rd7427, %rd7416, %rd7426;
	add.s64 	%rd7428, %rd7427, %rd7422;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11437,%dummy}, %rd7417;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11438}, %rd7417;
	}
	shf.r.wrap.b32 	%r11439, %r11438, %r11437, 14;
	shf.r.wrap.b32 	%r11440, %r11437, %r11438, 14;
	mov.b64 	%rd7429, {%r11440, %r11439};
	shf.r.wrap.b32 	%r11441, %r11438, %r11437, 18;
	shf.r.wrap.b32 	%r11442, %r11437, %r11438, 18;
	mov.b64 	%rd7430, {%r11442, %r11441};
	xor.b64  	%rd7431, %rd7430, %rd7429;
	shf.l.wrap.b32 	%r11443, %r11437, %r11438, 23;
	shf.l.wrap.b32 	%r11444, %r11438, %r11437, 23;
	mov.b64 	%rd7432, {%r11444, %r11443};
	xor.b64  	%rd7433, %rd7431, %rd7432;
	xor.b64  	%rd7434, %rd7392, %rd7367;
	and.b64  	%rd7435, %rd7417, %rd7434;
	xor.b64  	%rd7436, %rd7435, %rd7367;
	add.s64 	%rd7437, %rd7342, %rd7113;
	ld.const.u64 	%rd7438, [k_sha512+336];
	add.s64 	%rd7439, %rd7437, %rd7438;
	add.s64 	%rd7440, %rd7439, %rd7436;
	add.s64 	%rd7441, %rd7440, %rd7433;
	add.s64 	%rd7442, %rd7441, %rd7353;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11445,%dummy}, %rd7428;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11446}, %rd7428;
	}
	shf.r.wrap.b32 	%r11447, %r11446, %r11445, 28;
	shf.r.wrap.b32 	%r11448, %r11445, %r11446, 28;
	mov.b64 	%rd7443, {%r11448, %r11447};
	shf.l.wrap.b32 	%r11449, %r11445, %r11446, 30;
	shf.l.wrap.b32 	%r11450, %r11446, %r11445, 30;
	mov.b64 	%rd7444, {%r11450, %r11449};
	xor.b64  	%rd7445, %rd7444, %rd7443;
	shf.l.wrap.b32 	%r11451, %r11445, %r11446, 25;
	shf.l.wrap.b32 	%r11452, %r11446, %r11445, 25;
	mov.b64 	%rd7446, {%r11452, %r11451};
	xor.b64  	%rd7447, %rd7445, %rd7446;
	xor.b64  	%rd7448, %rd7428, %rd7378;
	xor.b64  	%rd7449, %rd7428, %rd7403;
	and.b64  	%rd7450, %rd7449, %rd7448;
	xor.b64  	%rd7451, %rd7450, %rd7428;
	add.s64 	%rd7452, %rd7441, %rd7451;
	add.s64 	%rd7453, %rd7452, %rd7447;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11453,%dummy}, %rd7442;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11454}, %rd7442;
	}
	shf.r.wrap.b32 	%r11455, %r11454, %r11453, 14;
	shf.r.wrap.b32 	%r11456, %r11453, %r11454, 14;
	mov.b64 	%rd7454, {%r11456, %r11455};
	shf.r.wrap.b32 	%r11457, %r11454, %r11453, 18;
	shf.r.wrap.b32 	%r11458, %r11453, %r11454, 18;
	mov.b64 	%rd7455, {%r11458, %r11457};
	xor.b64  	%rd7456, %rd7455, %rd7454;
	shf.l.wrap.b32 	%r11459, %r11453, %r11454, 23;
	shf.l.wrap.b32 	%r11460, %r11454, %r11453, 23;
	mov.b64 	%rd7457, {%r11460, %r11459};
	xor.b64  	%rd7458, %rd7456, %rd7457;
	xor.b64  	%rd7459, %rd7417, %rd7392;
	and.b64  	%rd7460, %rd7442, %rd7459;
	xor.b64  	%rd7461, %rd7460, %rd7392;
	add.s64 	%rd7462, %rd7367, %rd7126;
	ld.const.u64 	%rd7463, [k_sha512+344];
	add.s64 	%rd7464, %rd7462, %rd7463;
	add.s64 	%rd7465, %rd7464, %rd7461;
	add.s64 	%rd7466, %rd7465, %rd7458;
	add.s64 	%rd7467, %rd7466, %rd7378;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11461,%dummy}, %rd7453;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11462}, %rd7453;
	}
	shf.r.wrap.b32 	%r11463, %r11462, %r11461, 28;
	shf.r.wrap.b32 	%r11464, %r11461, %r11462, 28;
	mov.b64 	%rd7468, {%r11464, %r11463};
	shf.l.wrap.b32 	%r11465, %r11461, %r11462, 30;
	shf.l.wrap.b32 	%r11466, %r11462, %r11461, 30;
	mov.b64 	%rd7469, {%r11466, %r11465};
	xor.b64  	%rd7470, %rd7469, %rd7468;
	shf.l.wrap.b32 	%r11467, %r11461, %r11462, 25;
	shf.l.wrap.b32 	%r11468, %r11462, %r11461, 25;
	mov.b64 	%rd7471, {%r11468, %r11467};
	xor.b64  	%rd7472, %rd7470, %rd7471;
	xor.b64  	%rd7473, %rd7453, %rd7403;
	xor.b64  	%rd7474, %rd7453, %rd7428;
	and.b64  	%rd7475, %rd7474, %rd7473;
	xor.b64  	%rd7476, %rd7475, %rd7453;
	add.s64 	%rd7477, %rd7466, %rd7476;
	add.s64 	%rd7478, %rd7477, %rd7472;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11469,%dummy}, %rd7467;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11470}, %rd7467;
	}
	shf.r.wrap.b32 	%r11471, %r11470, %r11469, 14;
	shf.r.wrap.b32 	%r11472, %r11469, %r11470, 14;
	mov.b64 	%rd7479, {%r11472, %r11471};
	shf.r.wrap.b32 	%r11473, %r11470, %r11469, 18;
	shf.r.wrap.b32 	%r11474, %r11469, %r11470, 18;
	mov.b64 	%rd7480, {%r11474, %r11473};
	xor.b64  	%rd7481, %rd7480, %rd7479;
	shf.l.wrap.b32 	%r11475, %r11469, %r11470, 23;
	shf.l.wrap.b32 	%r11476, %r11470, %r11469, 23;
	mov.b64 	%rd7482, {%r11476, %r11475};
	xor.b64  	%rd7483, %rd7481, %rd7482;
	xor.b64  	%rd7484, %rd7442, %rd7417;
	and.b64  	%rd7485, %rd7467, %rd7484;
	xor.b64  	%rd7486, %rd7485, %rd7417;
	add.s64 	%rd7487, %rd7392, %rd7139;
	ld.const.u64 	%rd7488, [k_sha512+352];
	add.s64 	%rd7489, %rd7487, %rd7488;
	add.s64 	%rd7490, %rd7489, %rd7486;
	add.s64 	%rd7491, %rd7490, %rd7483;
	add.s64 	%rd7492, %rd7491, %rd7403;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11477,%dummy}, %rd7478;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11478}, %rd7478;
	}
	shf.r.wrap.b32 	%r11479, %r11478, %r11477, 28;
	shf.r.wrap.b32 	%r11480, %r11477, %r11478, 28;
	mov.b64 	%rd7493, {%r11480, %r11479};
	shf.l.wrap.b32 	%r11481, %r11477, %r11478, 30;
	shf.l.wrap.b32 	%r11482, %r11478, %r11477, 30;
	mov.b64 	%rd7494, {%r11482, %r11481};
	xor.b64  	%rd7495, %rd7494, %rd7493;
	shf.l.wrap.b32 	%r11483, %r11477, %r11478, 25;
	shf.l.wrap.b32 	%r11484, %r11478, %r11477, 25;
	mov.b64 	%rd7496, {%r11484, %r11483};
	xor.b64  	%rd7497, %rd7495, %rd7496;
	xor.b64  	%rd7498, %rd7478, %rd7428;
	xor.b64  	%rd7499, %rd7478, %rd7453;
	and.b64  	%rd7500, %rd7499, %rd7498;
	xor.b64  	%rd7501, %rd7500, %rd7478;
	add.s64 	%rd7502, %rd7491, %rd7501;
	add.s64 	%rd7503, %rd7502, %rd7497;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11485,%dummy}, %rd7492;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11486}, %rd7492;
	}
	shf.r.wrap.b32 	%r11487, %r11486, %r11485, 14;
	shf.r.wrap.b32 	%r11488, %r11485, %r11486, 14;
	mov.b64 	%rd7504, {%r11488, %r11487};
	shf.r.wrap.b32 	%r11489, %r11486, %r11485, 18;
	shf.r.wrap.b32 	%r11490, %r11485, %r11486, 18;
	mov.b64 	%rd7505, {%r11490, %r11489};
	xor.b64  	%rd7506, %rd7505, %rd7504;
	shf.l.wrap.b32 	%r11491, %r11485, %r11486, 23;
	shf.l.wrap.b32 	%r11492, %r11486, %r11485, 23;
	mov.b64 	%rd7507, {%r11492, %r11491};
	xor.b64  	%rd7508, %rd7506, %rd7507;
	xor.b64  	%rd7509, %rd7467, %rd7442;
	and.b64  	%rd7510, %rd7492, %rd7509;
	xor.b64  	%rd7511, %rd7510, %rd7442;
	add.s64 	%rd7512, %rd7417, %rd7152;
	ld.const.u64 	%rd7513, [k_sha512+360];
	add.s64 	%rd7514, %rd7512, %rd7513;
	add.s64 	%rd7515, %rd7514, %rd7511;
	add.s64 	%rd7516, %rd7515, %rd7508;
	add.s64 	%rd7517, %rd7516, %rd7428;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11493,%dummy}, %rd7503;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11494}, %rd7503;
	}
	shf.r.wrap.b32 	%r11495, %r11494, %r11493, 28;
	shf.r.wrap.b32 	%r11496, %r11493, %r11494, 28;
	mov.b64 	%rd7518, {%r11496, %r11495};
	shf.l.wrap.b32 	%r11497, %r11493, %r11494, 30;
	shf.l.wrap.b32 	%r11498, %r11494, %r11493, 30;
	mov.b64 	%rd7519, {%r11498, %r11497};
	xor.b64  	%rd7520, %rd7519, %rd7518;
	shf.l.wrap.b32 	%r11499, %r11493, %r11494, 25;
	shf.l.wrap.b32 	%r11500, %r11494, %r11493, 25;
	mov.b64 	%rd7521, {%r11500, %r11499};
	xor.b64  	%rd7522, %rd7520, %rd7521;
	xor.b64  	%rd7523, %rd7503, %rd7453;
	xor.b64  	%rd7524, %rd7503, %rd7478;
	and.b64  	%rd7525, %rd7524, %rd7523;
	xor.b64  	%rd7526, %rd7525, %rd7503;
	add.s64 	%rd7527, %rd7516, %rd7526;
	add.s64 	%rd7528, %rd7527, %rd7522;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11501,%dummy}, %rd7517;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11502}, %rd7517;
	}
	shf.r.wrap.b32 	%r11503, %r11502, %r11501, 14;
	shf.r.wrap.b32 	%r11504, %r11501, %r11502, 14;
	mov.b64 	%rd7529, {%r11504, %r11503};
	shf.r.wrap.b32 	%r11505, %r11502, %r11501, 18;
	shf.r.wrap.b32 	%r11506, %r11501, %r11502, 18;
	mov.b64 	%rd7530, {%r11506, %r11505};
	xor.b64  	%rd7531, %rd7530, %rd7529;
	shf.l.wrap.b32 	%r11507, %r11501, %r11502, 23;
	shf.l.wrap.b32 	%r11508, %r11502, %r11501, 23;
	mov.b64 	%rd7532, {%r11508, %r11507};
	xor.b64  	%rd7533, %rd7531, %rd7532;
	xor.b64  	%rd7534, %rd7492, %rd7467;
	and.b64  	%rd7535, %rd7517, %rd7534;
	xor.b64  	%rd7536, %rd7535, %rd7467;
	add.s64 	%rd7537, %rd7442, %rd7165;
	ld.const.u64 	%rd7538, [k_sha512+368];
	add.s64 	%rd7539, %rd7537, %rd7538;
	add.s64 	%rd7540, %rd7539, %rd7536;
	add.s64 	%rd7541, %rd7540, %rd7533;
	add.s64 	%rd7542, %rd7541, %rd7453;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11509,%dummy}, %rd7528;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11510}, %rd7528;
	}
	shf.r.wrap.b32 	%r11511, %r11510, %r11509, 28;
	shf.r.wrap.b32 	%r11512, %r11509, %r11510, 28;
	mov.b64 	%rd7543, {%r11512, %r11511};
	shf.l.wrap.b32 	%r11513, %r11509, %r11510, 30;
	shf.l.wrap.b32 	%r11514, %r11510, %r11509, 30;
	mov.b64 	%rd7544, {%r11514, %r11513};
	xor.b64  	%rd7545, %rd7544, %rd7543;
	shf.l.wrap.b32 	%r11515, %r11509, %r11510, 25;
	shf.l.wrap.b32 	%r11516, %r11510, %r11509, 25;
	mov.b64 	%rd7546, {%r11516, %r11515};
	xor.b64  	%rd7547, %rd7545, %rd7546;
	xor.b64  	%rd7548, %rd7528, %rd7478;
	xor.b64  	%rd7549, %rd7528, %rd7503;
	and.b64  	%rd7550, %rd7549, %rd7548;
	xor.b64  	%rd7551, %rd7550, %rd7528;
	add.s64 	%rd7552, %rd7541, %rd7551;
	add.s64 	%rd7553, %rd7552, %rd7547;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11517,%dummy}, %rd7542;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11518}, %rd7542;
	}
	shf.r.wrap.b32 	%r11519, %r11518, %r11517, 14;
	shf.r.wrap.b32 	%r11520, %r11517, %r11518, 14;
	mov.b64 	%rd7554, {%r11520, %r11519};
	shf.r.wrap.b32 	%r11521, %r11518, %r11517, 18;
	shf.r.wrap.b32 	%r11522, %r11517, %r11518, 18;
	mov.b64 	%rd7555, {%r11522, %r11521};
	xor.b64  	%rd7556, %rd7555, %rd7554;
	shf.l.wrap.b32 	%r11523, %r11517, %r11518, 23;
	shf.l.wrap.b32 	%r11524, %r11518, %r11517, 23;
	mov.b64 	%rd7557, {%r11524, %r11523};
	xor.b64  	%rd7558, %rd7556, %rd7557;
	xor.b64  	%rd7559, %rd7517, %rd7492;
	and.b64  	%rd7560, %rd7542, %rd7559;
	xor.b64  	%rd7561, %rd7560, %rd7492;
	add.s64 	%rd7562, %rd7467, %rd7178;
	ld.const.u64 	%rd7563, [k_sha512+376];
	add.s64 	%rd7564, %rd7562, %rd7563;
	add.s64 	%rd7565, %rd7564, %rd7561;
	add.s64 	%rd7566, %rd7565, %rd7558;
	add.s64 	%rd7567, %rd7566, %rd7478;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11525,%dummy}, %rd7553;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11526}, %rd7553;
	}
	shf.r.wrap.b32 	%r11527, %r11526, %r11525, 28;
	shf.r.wrap.b32 	%r11528, %r11525, %r11526, 28;
	mov.b64 	%rd7568, {%r11528, %r11527};
	shf.l.wrap.b32 	%r11529, %r11525, %r11526, 30;
	shf.l.wrap.b32 	%r11530, %r11526, %r11525, 30;
	mov.b64 	%rd7569, {%r11530, %r11529};
	xor.b64  	%rd7570, %rd7569, %rd7568;
	shf.l.wrap.b32 	%r11531, %r11525, %r11526, 25;
	shf.l.wrap.b32 	%r11532, %r11526, %r11525, 25;
	mov.b64 	%rd7571, {%r11532, %r11531};
	xor.b64  	%rd7572, %rd7570, %rd7571;
	xor.b64  	%rd7573, %rd7553, %rd7503;
	xor.b64  	%rd7574, %rd7553, %rd7528;
	and.b64  	%rd7575, %rd7574, %rd7573;
	xor.b64  	%rd7576, %rd7575, %rd7553;
	add.s64 	%rd7577, %rd7566, %rd7576;
	add.s64 	%rd7578, %rd7577, %rd7572;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11533,%dummy}, %rd7165;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11534}, %rd7165;
	}
	shf.r.wrap.b32 	%r11535, %r11534, %r11533, 19;
	shf.r.wrap.b32 	%r11536, %r11533, %r11534, 19;
	mov.b64 	%rd7579, {%r11536, %r11535};
	shf.l.wrap.b32 	%r11537, %r11533, %r11534, 3;
	shf.l.wrap.b32 	%r11538, %r11534, %r11533, 3;
	mov.b64 	%rd7580, {%r11538, %r11537};
	shr.u64 	%rd7581, %rd7165, 6;
	xor.b64  	%rd7582, %rd7579, %rd7581;
	xor.b64  	%rd7583, %rd7582, %rd7580;
	shf.r.wrap.b32 	%r11539, %r11148, %r11147, 1;
	shf.r.wrap.b32 	%r11540, %r11147, %r11148, 1;
	mov.b64 	%rd7584, {%r11540, %r11539};
	shf.r.wrap.b32 	%r11541, %r11148, %r11147, 8;
	shf.r.wrap.b32 	%r11542, %r11147, %r11148, 8;
	mov.b64 	%rd7585, {%r11542, %r11541};
	shr.u64 	%rd7586, %rd6996, 7;
	xor.b64  	%rd7587, %rd7584, %rd7586;
	xor.b64  	%rd7588, %rd7587, %rd7585;
	add.s64 	%rd7589, %rd7100, %rd6983;
	add.s64 	%rd7590, %rd7589, %rd7583;
	add.s64 	%rd7591, %rd7590, %rd7588;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11543,%dummy}, %rd7178;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11544}, %rd7178;
	}
	shf.r.wrap.b32 	%r11545, %r11544, %r11543, 19;
	shf.r.wrap.b32 	%r11546, %r11543, %r11544, 19;
	mov.b64 	%rd7592, {%r11546, %r11545};
	shf.l.wrap.b32 	%r11547, %r11543, %r11544, 3;
	shf.l.wrap.b32 	%r11548, %r11544, %r11543, 3;
	mov.b64 	%rd7593, {%r11548, %r11547};
	shr.u64 	%rd7594, %rd7178, 6;
	xor.b64  	%rd7595, %rd7592, %rd7594;
	xor.b64  	%rd7596, %rd7595, %rd7593;
	shf.r.wrap.b32 	%r11549, %r11158, %r11157, 1;
	shf.r.wrap.b32 	%r11550, %r11157, %r11158, 1;
	mov.b64 	%rd7597, {%r11550, %r11549};
	shf.r.wrap.b32 	%r11551, %r11158, %r11157, 8;
	shf.r.wrap.b32 	%r11552, %r11157, %r11158, 8;
	mov.b64 	%rd7598, {%r11552, %r11551};
	shr.u64 	%rd7599, %rd7009, 7;
	xor.b64  	%rd7600, %rd7597, %rd7599;
	xor.b64  	%rd7601, %rd7600, %rd7598;
	add.s64 	%rd7602, %rd7113, %rd6996;
	add.s64 	%rd7603, %rd7602, %rd7596;
	add.s64 	%rd7604, %rd7603, %rd7601;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11553,%dummy}, %rd7591;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11554}, %rd7591;
	}
	shf.r.wrap.b32 	%r11555, %r11554, %r11553, 19;
	shf.r.wrap.b32 	%r11556, %r11553, %r11554, 19;
	mov.b64 	%rd7605, {%r11556, %r11555};
	shf.l.wrap.b32 	%r11557, %r11553, %r11554, 3;
	shf.l.wrap.b32 	%r11558, %r11554, %r11553, 3;
	mov.b64 	%rd7606, {%r11558, %r11557};
	shr.u64 	%rd7607, %rd7591, 6;
	xor.b64  	%rd7608, %rd7605, %rd7607;
	xor.b64  	%rd7609, %rd7608, %rd7606;
	shf.r.wrap.b32 	%r11559, %r11168, %r11167, 1;
	shf.r.wrap.b32 	%r11560, %r11167, %r11168, 1;
	mov.b64 	%rd7610, {%r11560, %r11559};
	shf.r.wrap.b32 	%r11561, %r11168, %r11167, 8;
	shf.r.wrap.b32 	%r11562, %r11167, %r11168, 8;
	mov.b64 	%rd7611, {%r11562, %r11561};
	shr.u64 	%rd7612, %rd7022, 7;
	xor.b64  	%rd7613, %rd7610, %rd7612;
	xor.b64  	%rd7614, %rd7613, %rd7611;
	add.s64 	%rd7615, %rd7126, %rd7009;
	add.s64 	%rd7616, %rd7615, %rd7609;
	add.s64 	%rd7617, %rd7616, %rd7614;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11563,%dummy}, %rd7604;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11564}, %rd7604;
	}
	shf.r.wrap.b32 	%r11565, %r11564, %r11563, 19;
	shf.r.wrap.b32 	%r11566, %r11563, %r11564, 19;
	mov.b64 	%rd7618, {%r11566, %r11565};
	shf.l.wrap.b32 	%r11567, %r11563, %r11564, 3;
	shf.l.wrap.b32 	%r11568, %r11564, %r11563, 3;
	mov.b64 	%rd7619, {%r11568, %r11567};
	shr.u64 	%rd7620, %rd7604, 6;
	xor.b64  	%rd7621, %rd7618, %rd7620;
	xor.b64  	%rd7622, %rd7621, %rd7619;
	shf.r.wrap.b32 	%r11569, %r11178, %r11177, 1;
	shf.r.wrap.b32 	%r11570, %r11177, %r11178, 1;
	mov.b64 	%rd7623, {%r11570, %r11569};
	shf.r.wrap.b32 	%r11571, %r11178, %r11177, 8;
	shf.r.wrap.b32 	%r11572, %r11177, %r11178, 8;
	mov.b64 	%rd7624, {%r11572, %r11571};
	shr.u64 	%rd7625, %rd7035, 7;
	xor.b64  	%rd7626, %rd7623, %rd7625;
	xor.b64  	%rd7627, %rd7626, %rd7624;
	add.s64 	%rd7628, %rd7139, %rd7022;
	add.s64 	%rd7629, %rd7628, %rd7622;
	add.s64 	%rd7630, %rd7629, %rd7627;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11573,%dummy}, %rd7617;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11574}, %rd7617;
	}
	shf.r.wrap.b32 	%r11575, %r11574, %r11573, 19;
	shf.r.wrap.b32 	%r11576, %r11573, %r11574, 19;
	mov.b64 	%rd7631, {%r11576, %r11575};
	shf.l.wrap.b32 	%r11577, %r11573, %r11574, 3;
	shf.l.wrap.b32 	%r11578, %r11574, %r11573, 3;
	mov.b64 	%rd7632, {%r11578, %r11577};
	shr.u64 	%rd7633, %rd7617, 6;
	xor.b64  	%rd7634, %rd7631, %rd7633;
	xor.b64  	%rd7635, %rd7634, %rd7632;
	shf.r.wrap.b32 	%r11579, %r11188, %r11187, 1;
	shf.r.wrap.b32 	%r11580, %r11187, %r11188, 1;
	mov.b64 	%rd7636, {%r11580, %r11579};
	shf.r.wrap.b32 	%r11581, %r11188, %r11187, 8;
	shf.r.wrap.b32 	%r11582, %r11187, %r11188, 8;
	mov.b64 	%rd7637, {%r11582, %r11581};
	shr.u64 	%rd7638, %rd7048, 7;
	xor.b64  	%rd7639, %rd7636, %rd7638;
	xor.b64  	%rd7640, %rd7639, %rd7637;
	add.s64 	%rd7641, %rd7152, %rd7035;
	add.s64 	%rd7642, %rd7641, %rd7635;
	add.s64 	%rd7643, %rd7642, %rd7640;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11583,%dummy}, %rd7630;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11584}, %rd7630;
	}
	shf.r.wrap.b32 	%r11585, %r11584, %r11583, 19;
	shf.r.wrap.b32 	%r11586, %r11583, %r11584, 19;
	mov.b64 	%rd7644, {%r11586, %r11585};
	shf.l.wrap.b32 	%r11587, %r11583, %r11584, 3;
	shf.l.wrap.b32 	%r11588, %r11584, %r11583, 3;
	mov.b64 	%rd7645, {%r11588, %r11587};
	shr.u64 	%rd7646, %rd7630, 6;
	xor.b64  	%rd7647, %rd7644, %rd7646;
	xor.b64  	%rd7648, %rd7647, %rd7645;
	shf.r.wrap.b32 	%r11589, %r11198, %r11197, 1;
	shf.r.wrap.b32 	%r11590, %r11197, %r11198, 1;
	mov.b64 	%rd7649, {%r11590, %r11589};
	shf.r.wrap.b32 	%r11591, %r11198, %r11197, 8;
	shf.r.wrap.b32 	%r11592, %r11197, %r11198, 8;
	mov.b64 	%rd7650, {%r11592, %r11591};
	shr.u64 	%rd7651, %rd7061, 7;
	xor.b64  	%rd7652, %rd7649, %rd7651;
	xor.b64  	%rd7653, %rd7652, %rd7650;
	add.s64 	%rd7654, %rd7165, %rd7048;
	add.s64 	%rd7655, %rd7654, %rd7648;
	add.s64 	%rd7656, %rd7655, %rd7653;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11593,%dummy}, %rd7643;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11594}, %rd7643;
	}
	shf.r.wrap.b32 	%r11595, %r11594, %r11593, 19;
	shf.r.wrap.b32 	%r11596, %r11593, %r11594, 19;
	mov.b64 	%rd7657, {%r11596, %r11595};
	shf.l.wrap.b32 	%r11597, %r11593, %r11594, 3;
	shf.l.wrap.b32 	%r11598, %r11594, %r11593, 3;
	mov.b64 	%rd7658, {%r11598, %r11597};
	shr.u64 	%rd7659, %rd7643, 6;
	xor.b64  	%rd7660, %rd7657, %rd7659;
	xor.b64  	%rd7661, %rd7660, %rd7658;
	shf.r.wrap.b32 	%r11599, %r11208, %r11207, 1;
	shf.r.wrap.b32 	%r11600, %r11207, %r11208, 1;
	mov.b64 	%rd7662, {%r11600, %r11599};
	shf.r.wrap.b32 	%r11601, %r11208, %r11207, 8;
	shf.r.wrap.b32 	%r11602, %r11207, %r11208, 8;
	mov.b64 	%rd7663, {%r11602, %r11601};
	shr.u64 	%rd7664, %rd7074, 7;
	xor.b64  	%rd7665, %rd7662, %rd7664;
	xor.b64  	%rd7666, %rd7665, %rd7663;
	add.s64 	%rd7667, %rd7178, %rd7061;
	add.s64 	%rd7668, %rd7667, %rd7661;
	add.s64 	%rd7669, %rd7668, %rd7666;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11603,%dummy}, %rd7656;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11604}, %rd7656;
	}
	shf.r.wrap.b32 	%r11605, %r11604, %r11603, 19;
	shf.r.wrap.b32 	%r11606, %r11603, %r11604, 19;
	mov.b64 	%rd7670, {%r11606, %r11605};
	shf.l.wrap.b32 	%r11607, %r11603, %r11604, 3;
	shf.l.wrap.b32 	%r11608, %r11604, %r11603, 3;
	mov.b64 	%rd7671, {%r11608, %r11607};
	shr.u64 	%rd7672, %rd7656, 6;
	xor.b64  	%rd7673, %rd7670, %rd7672;
	xor.b64  	%rd7674, %rd7673, %rd7671;
	shf.r.wrap.b32 	%r11609, %r11218, %r11217, 1;
	shf.r.wrap.b32 	%r11610, %r11217, %r11218, 1;
	mov.b64 	%rd7675, {%r11610, %r11609};
	shf.r.wrap.b32 	%r11611, %r11218, %r11217, 8;
	shf.r.wrap.b32 	%r11612, %r11217, %r11218, 8;
	mov.b64 	%rd7676, {%r11612, %r11611};
	shr.u64 	%rd7677, %rd7087, 7;
	xor.b64  	%rd7678, %rd7675, %rd7677;
	xor.b64  	%rd7679, %rd7678, %rd7676;
	add.s64 	%rd7680, %rd7591, %rd7074;
	add.s64 	%rd7681, %rd7680, %rd7674;
	add.s64 	%rd7682, %rd7681, %rd7679;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11613,%dummy}, %rd7669;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11614}, %rd7669;
	}
	shf.r.wrap.b32 	%r11615, %r11614, %r11613, 19;
	shf.r.wrap.b32 	%r11616, %r11613, %r11614, 19;
	mov.b64 	%rd7683, {%r11616, %r11615};
	shf.l.wrap.b32 	%r11617, %r11613, %r11614, 3;
	shf.l.wrap.b32 	%r11618, %r11614, %r11613, 3;
	mov.b64 	%rd7684, {%r11618, %r11617};
	shr.u64 	%rd7685, %rd7669, 6;
	xor.b64  	%rd7686, %rd7683, %rd7685;
	xor.b64  	%rd7687, %rd7686, %rd7684;
	shf.r.wrap.b32 	%r11619, %r11228, %r11227, 1;
	shf.r.wrap.b32 	%r11620, %r11227, %r11228, 1;
	mov.b64 	%rd7688, {%r11620, %r11619};
	shf.r.wrap.b32 	%r11621, %r11228, %r11227, 8;
	shf.r.wrap.b32 	%r11622, %r11227, %r11228, 8;
	mov.b64 	%rd7689, {%r11622, %r11621};
	shr.u64 	%rd7690, %rd7100, 7;
	xor.b64  	%rd7691, %rd7688, %rd7690;
	xor.b64  	%rd7692, %rd7691, %rd7689;
	add.s64 	%rd7693, %rd7604, %rd7087;
	add.s64 	%rd7694, %rd7693, %rd7687;
	add.s64 	%rd7695, %rd7694, %rd7692;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11623,%dummy}, %rd7682;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11624}, %rd7682;
	}
	shf.r.wrap.b32 	%r11625, %r11624, %r11623, 19;
	shf.r.wrap.b32 	%r11626, %r11623, %r11624, 19;
	mov.b64 	%rd7696, {%r11626, %r11625};
	shf.l.wrap.b32 	%r11627, %r11623, %r11624, 3;
	shf.l.wrap.b32 	%r11628, %r11624, %r11623, 3;
	mov.b64 	%rd7697, {%r11628, %r11627};
	shr.u64 	%rd7698, %rd7682, 6;
	xor.b64  	%rd7699, %rd7696, %rd7698;
	xor.b64  	%rd7700, %rd7699, %rd7697;
	shf.r.wrap.b32 	%r11629, %r11238, %r11237, 1;
	shf.r.wrap.b32 	%r11630, %r11237, %r11238, 1;
	mov.b64 	%rd7701, {%r11630, %r11629};
	shf.r.wrap.b32 	%r11631, %r11238, %r11237, 8;
	shf.r.wrap.b32 	%r11632, %r11237, %r11238, 8;
	mov.b64 	%rd7702, {%r11632, %r11631};
	shr.u64 	%rd7703, %rd7113, 7;
	xor.b64  	%rd7704, %rd7701, %rd7703;
	xor.b64  	%rd7705, %rd7704, %rd7702;
	add.s64 	%rd7706, %rd7617, %rd7100;
	add.s64 	%rd7707, %rd7706, %rd7700;
	add.s64 	%rd7708, %rd7707, %rd7705;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11633,%dummy}, %rd7695;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11634}, %rd7695;
	}
	shf.r.wrap.b32 	%r11635, %r11634, %r11633, 19;
	shf.r.wrap.b32 	%r11636, %r11633, %r11634, 19;
	mov.b64 	%rd7709, {%r11636, %r11635};
	shf.l.wrap.b32 	%r11637, %r11633, %r11634, 3;
	shf.l.wrap.b32 	%r11638, %r11634, %r11633, 3;
	mov.b64 	%rd7710, {%r11638, %r11637};
	shr.u64 	%rd7711, %rd7695, 6;
	xor.b64  	%rd7712, %rd7709, %rd7711;
	xor.b64  	%rd7713, %rd7712, %rd7710;
	shf.r.wrap.b32 	%r11639, %r11248, %r11247, 1;
	shf.r.wrap.b32 	%r11640, %r11247, %r11248, 1;
	mov.b64 	%rd7714, {%r11640, %r11639};
	shf.r.wrap.b32 	%r11641, %r11248, %r11247, 8;
	shf.r.wrap.b32 	%r11642, %r11247, %r11248, 8;
	mov.b64 	%rd7715, {%r11642, %r11641};
	shr.u64 	%rd7716, %rd7126, 7;
	xor.b64  	%rd7717, %rd7714, %rd7716;
	xor.b64  	%rd7718, %rd7717, %rd7715;
	add.s64 	%rd7719, %rd7630, %rd7113;
	add.s64 	%rd7720, %rd7719, %rd7713;
	add.s64 	%rd7721, %rd7720, %rd7718;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11643,%dummy}, %rd7708;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11644}, %rd7708;
	}
	shf.r.wrap.b32 	%r11645, %r11644, %r11643, 19;
	shf.r.wrap.b32 	%r11646, %r11643, %r11644, 19;
	mov.b64 	%rd7722, {%r11646, %r11645};
	shf.l.wrap.b32 	%r11647, %r11643, %r11644, 3;
	shf.l.wrap.b32 	%r11648, %r11644, %r11643, 3;
	mov.b64 	%rd7723, {%r11648, %r11647};
	shr.u64 	%rd7724, %rd7708, 6;
	xor.b64  	%rd7725, %rd7722, %rd7724;
	xor.b64  	%rd7726, %rd7725, %rd7723;
	shf.r.wrap.b32 	%r11649, %r11258, %r11257, 1;
	shf.r.wrap.b32 	%r11650, %r11257, %r11258, 1;
	mov.b64 	%rd7727, {%r11650, %r11649};
	shf.r.wrap.b32 	%r11651, %r11258, %r11257, 8;
	shf.r.wrap.b32 	%r11652, %r11257, %r11258, 8;
	mov.b64 	%rd7728, {%r11652, %r11651};
	shr.u64 	%rd7729, %rd7139, 7;
	xor.b64  	%rd7730, %rd7727, %rd7729;
	xor.b64  	%rd7731, %rd7730, %rd7728;
	add.s64 	%rd7732, %rd7643, %rd7126;
	add.s64 	%rd7733, %rd7732, %rd7726;
	add.s64 	%rd7734, %rd7733, %rd7731;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11653,%dummy}, %rd7721;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11654}, %rd7721;
	}
	shf.r.wrap.b32 	%r11655, %r11654, %r11653, 19;
	shf.r.wrap.b32 	%r11656, %r11653, %r11654, 19;
	mov.b64 	%rd7735, {%r11656, %r11655};
	shf.l.wrap.b32 	%r11657, %r11653, %r11654, 3;
	shf.l.wrap.b32 	%r11658, %r11654, %r11653, 3;
	mov.b64 	%rd7736, {%r11658, %r11657};
	shr.u64 	%rd7737, %rd7721, 6;
	xor.b64  	%rd7738, %rd7735, %rd7737;
	xor.b64  	%rd7739, %rd7738, %rd7736;
	shf.r.wrap.b32 	%r11659, %r11268, %r11267, 1;
	shf.r.wrap.b32 	%r11660, %r11267, %r11268, 1;
	mov.b64 	%rd7740, {%r11660, %r11659};
	shf.r.wrap.b32 	%r11661, %r11268, %r11267, 8;
	shf.r.wrap.b32 	%r11662, %r11267, %r11268, 8;
	mov.b64 	%rd7741, {%r11662, %r11661};
	shr.u64 	%rd7742, %rd7152, 7;
	xor.b64  	%rd7743, %rd7740, %rd7742;
	xor.b64  	%rd7744, %rd7743, %rd7741;
	add.s64 	%rd7745, %rd7656, %rd7139;
	add.s64 	%rd7746, %rd7745, %rd7739;
	add.s64 	%rd7747, %rd7746, %rd7744;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11663,%dummy}, %rd7734;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11664}, %rd7734;
	}
	shf.r.wrap.b32 	%r11665, %r11664, %r11663, 19;
	shf.r.wrap.b32 	%r11666, %r11663, %r11664, 19;
	mov.b64 	%rd7748, {%r11666, %r11665};
	shf.l.wrap.b32 	%r11667, %r11663, %r11664, 3;
	shf.l.wrap.b32 	%r11668, %r11664, %r11663, 3;
	mov.b64 	%rd7749, {%r11668, %r11667};
	shr.u64 	%rd7750, %rd7734, 6;
	xor.b64  	%rd7751, %rd7748, %rd7750;
	xor.b64  	%rd7752, %rd7751, %rd7749;
	shf.r.wrap.b32 	%r11669, %r11534, %r11533, 1;
	shf.r.wrap.b32 	%r11670, %r11533, %r11534, 1;
	mov.b64 	%rd7753, {%r11670, %r11669};
	shf.r.wrap.b32 	%r11671, %r11534, %r11533, 8;
	shf.r.wrap.b32 	%r11672, %r11533, %r11534, 8;
	mov.b64 	%rd7754, {%r11672, %r11671};
	shr.u64 	%rd7755, %rd7165, 7;
	xor.b64  	%rd7756, %rd7753, %rd7755;
	xor.b64  	%rd7757, %rd7756, %rd7754;
	add.s64 	%rd7758, %rd7669, %rd7152;
	add.s64 	%rd7759, %rd7758, %rd7752;
	add.s64 	%rd7760, %rd7759, %rd7757;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11673,%dummy}, %rd7747;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11674}, %rd7747;
	}
	shf.r.wrap.b32 	%r11675, %r11674, %r11673, 19;
	shf.r.wrap.b32 	%r11676, %r11673, %r11674, 19;
	mov.b64 	%rd7761, {%r11676, %r11675};
	shf.l.wrap.b32 	%r11677, %r11673, %r11674, 3;
	shf.l.wrap.b32 	%r11678, %r11674, %r11673, 3;
	mov.b64 	%rd7762, {%r11678, %r11677};
	shr.u64 	%rd7763, %rd7747, 6;
	xor.b64  	%rd7764, %rd7761, %rd7763;
	xor.b64  	%rd7765, %rd7764, %rd7762;
	shf.r.wrap.b32 	%r11679, %r11544, %r11543, 1;
	shf.r.wrap.b32 	%r11680, %r11543, %r11544, 1;
	mov.b64 	%rd7766, {%r11680, %r11679};
	shf.r.wrap.b32 	%r11681, %r11544, %r11543, 8;
	shf.r.wrap.b32 	%r11682, %r11543, %r11544, 8;
	mov.b64 	%rd7767, {%r11682, %r11681};
	shr.u64 	%rd7768, %rd7178, 7;
	xor.b64  	%rd7769, %rd7766, %rd7768;
	xor.b64  	%rd7770, %rd7769, %rd7767;
	add.s64 	%rd7771, %rd7682, %rd7165;
	add.s64 	%rd7772, %rd7771, %rd7765;
	add.s64 	%rd7773, %rd7772, %rd7770;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11683,%dummy}, %rd7760;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11684}, %rd7760;
	}
	shf.r.wrap.b32 	%r11685, %r11684, %r11683, 19;
	shf.r.wrap.b32 	%r11686, %r11683, %r11684, 19;
	mov.b64 	%rd7774, {%r11686, %r11685};
	shf.l.wrap.b32 	%r11687, %r11683, %r11684, 3;
	shf.l.wrap.b32 	%r11688, %r11684, %r11683, 3;
	mov.b64 	%rd7775, {%r11688, %r11687};
	shr.u64 	%rd7776, %rd7760, 6;
	xor.b64  	%rd7777, %rd7774, %rd7776;
	xor.b64  	%rd7778, %rd7777, %rd7775;
	shf.r.wrap.b32 	%r11689, %r11554, %r11553, 1;
	shf.r.wrap.b32 	%r11690, %r11553, %r11554, 1;
	mov.b64 	%rd7779, {%r11690, %r11689};
	shf.r.wrap.b32 	%r11691, %r11554, %r11553, 8;
	shf.r.wrap.b32 	%r11692, %r11553, %r11554, 8;
	mov.b64 	%rd7780, {%r11692, %r11691};
	shr.u64 	%rd7781, %rd7591, 7;
	xor.b64  	%rd7782, %rd7779, %rd7781;
	xor.b64  	%rd7783, %rd7782, %rd7780;
	add.s64 	%rd7784, %rd7695, %rd7178;
	add.s64 	%rd7785, %rd7784, %rd7778;
	add.s64 	%rd7786, %rd7785, %rd7783;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11693,%dummy}, %rd7567;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11694}, %rd7567;
	}
	shf.r.wrap.b32 	%r11695, %r11694, %r11693, 14;
	shf.r.wrap.b32 	%r11696, %r11693, %r11694, 14;
	mov.b64 	%rd7787, {%r11696, %r11695};
	shf.r.wrap.b32 	%r11697, %r11694, %r11693, 18;
	shf.r.wrap.b32 	%r11698, %r11693, %r11694, 18;
	mov.b64 	%rd7788, {%r11698, %r11697};
	xor.b64  	%rd7789, %rd7788, %rd7787;
	shf.l.wrap.b32 	%r11699, %r11693, %r11694, 23;
	shf.l.wrap.b32 	%r11700, %r11694, %r11693, 23;
	mov.b64 	%rd7790, {%r11700, %r11699};
	xor.b64  	%rd7791, %rd7789, %rd7790;
	xor.b64  	%rd7792, %rd7542, %rd7517;
	and.b64  	%rd7793, %rd7792, %rd7567;
	xor.b64  	%rd7794, %rd7793, %rd7517;
	add.s64 	%rd7795, %rd7794, %rd7492;
	add.s64 	%rd7796, %rd7795, %rd7591;
	ld.const.u64 	%rd7797, [k_sha512+384];
	add.s64 	%rd7798, %rd7796, %rd7797;
	add.s64 	%rd7799, %rd7798, %rd7791;
	add.s64 	%rd7800, %rd7799, %rd7503;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11701,%dummy}, %rd7578;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11702}, %rd7578;
	}
	shf.r.wrap.b32 	%r11703, %r11702, %r11701, 28;
	shf.r.wrap.b32 	%r11704, %r11701, %r11702, 28;
	mov.b64 	%rd7801, {%r11704, %r11703};
	shf.l.wrap.b32 	%r11705, %r11701, %r11702, 30;
	shf.l.wrap.b32 	%r11706, %r11702, %r11701, 30;
	mov.b64 	%rd7802, {%r11706, %r11705};
	xor.b64  	%rd7803, %rd7802, %rd7801;
	shf.l.wrap.b32 	%r11707, %r11701, %r11702, 25;
	shf.l.wrap.b32 	%r11708, %r11702, %r11701, 25;
	mov.b64 	%rd7804, {%r11708, %r11707};
	xor.b64  	%rd7805, %rd7803, %rd7804;
	xor.b64  	%rd7806, %rd7578, %rd7528;
	xor.b64  	%rd7807, %rd7578, %rd7553;
	and.b64  	%rd7808, %rd7807, %rd7806;
	xor.b64  	%rd7809, %rd7808, %rd7578;
	add.s64 	%rd7810, %rd7799, %rd7809;
	add.s64 	%rd7811, %rd7810, %rd7805;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11709,%dummy}, %rd7800;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11710}, %rd7800;
	}
	shf.r.wrap.b32 	%r11711, %r11710, %r11709, 14;
	shf.r.wrap.b32 	%r11712, %r11709, %r11710, 14;
	mov.b64 	%rd7812, {%r11712, %r11711};
	shf.r.wrap.b32 	%r11713, %r11710, %r11709, 18;
	shf.r.wrap.b32 	%r11714, %r11709, %r11710, 18;
	mov.b64 	%rd7813, {%r11714, %r11713};
	xor.b64  	%rd7814, %rd7813, %rd7812;
	shf.l.wrap.b32 	%r11715, %r11709, %r11710, 23;
	shf.l.wrap.b32 	%r11716, %r11710, %r11709, 23;
	mov.b64 	%rd7815, {%r11716, %r11715};
	xor.b64  	%rd7816, %rd7814, %rd7815;
	xor.b64  	%rd7817, %rd7567, %rd7542;
	and.b64  	%rd7818, %rd7800, %rd7817;
	xor.b64  	%rd7819, %rd7818, %rd7542;
	add.s64 	%rd7820, %rd7604, %rd7517;
	ld.const.u64 	%rd7821, [k_sha512+392];
	add.s64 	%rd7822, %rd7820, %rd7821;
	add.s64 	%rd7823, %rd7822, %rd7819;
	add.s64 	%rd7824, %rd7823, %rd7816;
	add.s64 	%rd7825, %rd7824, %rd7528;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11717,%dummy}, %rd7811;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11718}, %rd7811;
	}
	shf.r.wrap.b32 	%r11719, %r11718, %r11717, 28;
	shf.r.wrap.b32 	%r11720, %r11717, %r11718, 28;
	mov.b64 	%rd7826, {%r11720, %r11719};
	shf.l.wrap.b32 	%r11721, %r11717, %r11718, 30;
	shf.l.wrap.b32 	%r11722, %r11718, %r11717, 30;
	mov.b64 	%rd7827, {%r11722, %r11721};
	xor.b64  	%rd7828, %rd7827, %rd7826;
	shf.l.wrap.b32 	%r11723, %r11717, %r11718, 25;
	shf.l.wrap.b32 	%r11724, %r11718, %r11717, 25;
	mov.b64 	%rd7829, {%r11724, %r11723};
	xor.b64  	%rd7830, %rd7828, %rd7829;
	xor.b64  	%rd7831, %rd7811, %rd7553;
	xor.b64  	%rd7832, %rd7811, %rd7578;
	and.b64  	%rd7833, %rd7832, %rd7831;
	xor.b64  	%rd7834, %rd7833, %rd7811;
	add.s64 	%rd7835, %rd7824, %rd7834;
	add.s64 	%rd7836, %rd7835, %rd7830;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11725,%dummy}, %rd7825;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11726}, %rd7825;
	}
	shf.r.wrap.b32 	%r11727, %r11726, %r11725, 14;
	shf.r.wrap.b32 	%r11728, %r11725, %r11726, 14;
	mov.b64 	%rd7837, {%r11728, %r11727};
	shf.r.wrap.b32 	%r11729, %r11726, %r11725, 18;
	shf.r.wrap.b32 	%r11730, %r11725, %r11726, 18;
	mov.b64 	%rd7838, {%r11730, %r11729};
	xor.b64  	%rd7839, %rd7838, %rd7837;
	shf.l.wrap.b32 	%r11731, %r11725, %r11726, 23;
	shf.l.wrap.b32 	%r11732, %r11726, %r11725, 23;
	mov.b64 	%rd7840, {%r11732, %r11731};
	xor.b64  	%rd7841, %rd7839, %rd7840;
	xor.b64  	%rd7842, %rd7800, %rd7567;
	and.b64  	%rd7843, %rd7825, %rd7842;
	xor.b64  	%rd7844, %rd7843, %rd7567;
	add.s64 	%rd7845, %rd7617, %rd7542;
	ld.const.u64 	%rd7846, [k_sha512+400];
	add.s64 	%rd7847, %rd7845, %rd7846;
	add.s64 	%rd7848, %rd7847, %rd7844;
	add.s64 	%rd7849, %rd7848, %rd7841;
	add.s64 	%rd7850, %rd7849, %rd7553;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11733,%dummy}, %rd7836;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11734}, %rd7836;
	}
	shf.r.wrap.b32 	%r11735, %r11734, %r11733, 28;
	shf.r.wrap.b32 	%r11736, %r11733, %r11734, 28;
	mov.b64 	%rd7851, {%r11736, %r11735};
	shf.l.wrap.b32 	%r11737, %r11733, %r11734, 30;
	shf.l.wrap.b32 	%r11738, %r11734, %r11733, 30;
	mov.b64 	%rd7852, {%r11738, %r11737};
	xor.b64  	%rd7853, %rd7852, %rd7851;
	shf.l.wrap.b32 	%r11739, %r11733, %r11734, 25;
	shf.l.wrap.b32 	%r11740, %r11734, %r11733, 25;
	mov.b64 	%rd7854, {%r11740, %r11739};
	xor.b64  	%rd7855, %rd7853, %rd7854;
	xor.b64  	%rd7856, %rd7836, %rd7578;
	xor.b64  	%rd7857, %rd7836, %rd7811;
	and.b64  	%rd7858, %rd7857, %rd7856;
	xor.b64  	%rd7859, %rd7858, %rd7836;
	add.s64 	%rd7860, %rd7849, %rd7859;
	add.s64 	%rd7861, %rd7860, %rd7855;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11741,%dummy}, %rd7850;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11742}, %rd7850;
	}
	shf.r.wrap.b32 	%r11743, %r11742, %r11741, 14;
	shf.r.wrap.b32 	%r11744, %r11741, %r11742, 14;
	mov.b64 	%rd7862, {%r11744, %r11743};
	shf.r.wrap.b32 	%r11745, %r11742, %r11741, 18;
	shf.r.wrap.b32 	%r11746, %r11741, %r11742, 18;
	mov.b64 	%rd7863, {%r11746, %r11745};
	xor.b64  	%rd7864, %rd7863, %rd7862;
	shf.l.wrap.b32 	%r11747, %r11741, %r11742, 23;
	shf.l.wrap.b32 	%r11748, %r11742, %r11741, 23;
	mov.b64 	%rd7865, {%r11748, %r11747};
	xor.b64  	%rd7866, %rd7864, %rd7865;
	xor.b64  	%rd7867, %rd7825, %rd7800;
	and.b64  	%rd7868, %rd7850, %rd7867;
	xor.b64  	%rd7869, %rd7868, %rd7800;
	add.s64 	%rd7870, %rd7630, %rd7567;
	ld.const.u64 	%rd7871, [k_sha512+408];
	add.s64 	%rd7872, %rd7870, %rd7871;
	add.s64 	%rd7873, %rd7872, %rd7869;
	add.s64 	%rd7874, %rd7873, %rd7866;
	add.s64 	%rd7875, %rd7874, %rd7578;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11749,%dummy}, %rd7861;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11750}, %rd7861;
	}
	shf.r.wrap.b32 	%r11751, %r11750, %r11749, 28;
	shf.r.wrap.b32 	%r11752, %r11749, %r11750, 28;
	mov.b64 	%rd7876, {%r11752, %r11751};
	shf.l.wrap.b32 	%r11753, %r11749, %r11750, 30;
	shf.l.wrap.b32 	%r11754, %r11750, %r11749, 30;
	mov.b64 	%rd7877, {%r11754, %r11753};
	xor.b64  	%rd7878, %rd7877, %rd7876;
	shf.l.wrap.b32 	%r11755, %r11749, %r11750, 25;
	shf.l.wrap.b32 	%r11756, %r11750, %r11749, 25;
	mov.b64 	%rd7879, {%r11756, %r11755};
	xor.b64  	%rd7880, %rd7878, %rd7879;
	xor.b64  	%rd7881, %rd7861, %rd7811;
	xor.b64  	%rd7882, %rd7861, %rd7836;
	and.b64  	%rd7883, %rd7882, %rd7881;
	xor.b64  	%rd7884, %rd7883, %rd7861;
	add.s64 	%rd7885, %rd7874, %rd7884;
	add.s64 	%rd7886, %rd7885, %rd7880;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11757,%dummy}, %rd7875;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11758}, %rd7875;
	}
	shf.r.wrap.b32 	%r11759, %r11758, %r11757, 14;
	shf.r.wrap.b32 	%r11760, %r11757, %r11758, 14;
	mov.b64 	%rd7887, {%r11760, %r11759};
	shf.r.wrap.b32 	%r11761, %r11758, %r11757, 18;
	shf.r.wrap.b32 	%r11762, %r11757, %r11758, 18;
	mov.b64 	%rd7888, {%r11762, %r11761};
	xor.b64  	%rd7889, %rd7888, %rd7887;
	shf.l.wrap.b32 	%r11763, %r11757, %r11758, 23;
	shf.l.wrap.b32 	%r11764, %r11758, %r11757, 23;
	mov.b64 	%rd7890, {%r11764, %r11763};
	xor.b64  	%rd7891, %rd7889, %rd7890;
	xor.b64  	%rd7892, %rd7850, %rd7825;
	and.b64  	%rd7893, %rd7875, %rd7892;
	xor.b64  	%rd7894, %rd7893, %rd7825;
	add.s64 	%rd7895, %rd7800, %rd7643;
	ld.const.u64 	%rd7896, [k_sha512+416];
	add.s64 	%rd7897, %rd7895, %rd7896;
	add.s64 	%rd7898, %rd7897, %rd7894;
	add.s64 	%rd7899, %rd7898, %rd7891;
	add.s64 	%rd7900, %rd7899, %rd7811;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11765,%dummy}, %rd7886;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11766}, %rd7886;
	}
	shf.r.wrap.b32 	%r11767, %r11766, %r11765, 28;
	shf.r.wrap.b32 	%r11768, %r11765, %r11766, 28;
	mov.b64 	%rd7901, {%r11768, %r11767};
	shf.l.wrap.b32 	%r11769, %r11765, %r11766, 30;
	shf.l.wrap.b32 	%r11770, %r11766, %r11765, 30;
	mov.b64 	%rd7902, {%r11770, %r11769};
	xor.b64  	%rd7903, %rd7902, %rd7901;
	shf.l.wrap.b32 	%r11771, %r11765, %r11766, 25;
	shf.l.wrap.b32 	%r11772, %r11766, %r11765, 25;
	mov.b64 	%rd7904, {%r11772, %r11771};
	xor.b64  	%rd7905, %rd7903, %rd7904;
	xor.b64  	%rd7906, %rd7886, %rd7836;
	xor.b64  	%rd7907, %rd7886, %rd7861;
	and.b64  	%rd7908, %rd7907, %rd7906;
	xor.b64  	%rd7909, %rd7908, %rd7886;
	add.s64 	%rd7910, %rd7899, %rd7909;
	add.s64 	%rd7911, %rd7910, %rd7905;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11773,%dummy}, %rd7900;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11774}, %rd7900;
	}
	shf.r.wrap.b32 	%r11775, %r11774, %r11773, 14;
	shf.r.wrap.b32 	%r11776, %r11773, %r11774, 14;
	mov.b64 	%rd7912, {%r11776, %r11775};
	shf.r.wrap.b32 	%r11777, %r11774, %r11773, 18;
	shf.r.wrap.b32 	%r11778, %r11773, %r11774, 18;
	mov.b64 	%rd7913, {%r11778, %r11777};
	xor.b64  	%rd7914, %rd7913, %rd7912;
	shf.l.wrap.b32 	%r11779, %r11773, %r11774, 23;
	shf.l.wrap.b32 	%r11780, %r11774, %r11773, 23;
	mov.b64 	%rd7915, {%r11780, %r11779};
	xor.b64  	%rd7916, %rd7914, %rd7915;
	xor.b64  	%rd7917, %rd7875, %rd7850;
	and.b64  	%rd7918, %rd7900, %rd7917;
	xor.b64  	%rd7919, %rd7918, %rd7850;
	add.s64 	%rd7920, %rd7825, %rd7656;
	ld.const.u64 	%rd7921, [k_sha512+424];
	add.s64 	%rd7922, %rd7920, %rd7921;
	add.s64 	%rd7923, %rd7922, %rd7919;
	add.s64 	%rd7924, %rd7923, %rd7916;
	add.s64 	%rd7925, %rd7924, %rd7836;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11781,%dummy}, %rd7911;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11782}, %rd7911;
	}
	shf.r.wrap.b32 	%r11783, %r11782, %r11781, 28;
	shf.r.wrap.b32 	%r11784, %r11781, %r11782, 28;
	mov.b64 	%rd7926, {%r11784, %r11783};
	shf.l.wrap.b32 	%r11785, %r11781, %r11782, 30;
	shf.l.wrap.b32 	%r11786, %r11782, %r11781, 30;
	mov.b64 	%rd7927, {%r11786, %r11785};
	xor.b64  	%rd7928, %rd7927, %rd7926;
	shf.l.wrap.b32 	%r11787, %r11781, %r11782, 25;
	shf.l.wrap.b32 	%r11788, %r11782, %r11781, 25;
	mov.b64 	%rd7929, {%r11788, %r11787};
	xor.b64  	%rd7930, %rd7928, %rd7929;
	xor.b64  	%rd7931, %rd7911, %rd7861;
	xor.b64  	%rd7932, %rd7911, %rd7886;
	and.b64  	%rd7933, %rd7932, %rd7931;
	xor.b64  	%rd7934, %rd7933, %rd7911;
	add.s64 	%rd7935, %rd7924, %rd7934;
	add.s64 	%rd7936, %rd7935, %rd7930;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11789,%dummy}, %rd7925;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11790}, %rd7925;
	}
	shf.r.wrap.b32 	%r11791, %r11790, %r11789, 14;
	shf.r.wrap.b32 	%r11792, %r11789, %r11790, 14;
	mov.b64 	%rd7937, {%r11792, %r11791};
	shf.r.wrap.b32 	%r11793, %r11790, %r11789, 18;
	shf.r.wrap.b32 	%r11794, %r11789, %r11790, 18;
	mov.b64 	%rd7938, {%r11794, %r11793};
	xor.b64  	%rd7939, %rd7938, %rd7937;
	shf.l.wrap.b32 	%r11795, %r11789, %r11790, 23;
	shf.l.wrap.b32 	%r11796, %r11790, %r11789, 23;
	mov.b64 	%rd7940, {%r11796, %r11795};
	xor.b64  	%rd7941, %rd7939, %rd7940;
	xor.b64  	%rd7942, %rd7900, %rd7875;
	and.b64  	%rd7943, %rd7925, %rd7942;
	xor.b64  	%rd7944, %rd7943, %rd7875;
	add.s64 	%rd7945, %rd7850, %rd7669;
	ld.const.u64 	%rd7946, [k_sha512+432];
	add.s64 	%rd7947, %rd7945, %rd7946;
	add.s64 	%rd7948, %rd7947, %rd7944;
	add.s64 	%rd7949, %rd7948, %rd7941;
	add.s64 	%rd7950, %rd7949, %rd7861;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11797,%dummy}, %rd7936;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11798}, %rd7936;
	}
	shf.r.wrap.b32 	%r11799, %r11798, %r11797, 28;
	shf.r.wrap.b32 	%r11800, %r11797, %r11798, 28;
	mov.b64 	%rd7951, {%r11800, %r11799};
	shf.l.wrap.b32 	%r11801, %r11797, %r11798, 30;
	shf.l.wrap.b32 	%r11802, %r11798, %r11797, 30;
	mov.b64 	%rd7952, {%r11802, %r11801};
	xor.b64  	%rd7953, %rd7952, %rd7951;
	shf.l.wrap.b32 	%r11803, %r11797, %r11798, 25;
	shf.l.wrap.b32 	%r11804, %r11798, %r11797, 25;
	mov.b64 	%rd7954, {%r11804, %r11803};
	xor.b64  	%rd7955, %rd7953, %rd7954;
	xor.b64  	%rd7956, %rd7936, %rd7886;
	xor.b64  	%rd7957, %rd7936, %rd7911;
	and.b64  	%rd7958, %rd7957, %rd7956;
	xor.b64  	%rd7959, %rd7958, %rd7936;
	add.s64 	%rd7960, %rd7949, %rd7959;
	add.s64 	%rd7961, %rd7960, %rd7955;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11805,%dummy}, %rd7950;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11806}, %rd7950;
	}
	shf.r.wrap.b32 	%r11807, %r11806, %r11805, 14;
	shf.r.wrap.b32 	%r11808, %r11805, %r11806, 14;
	mov.b64 	%rd7962, {%r11808, %r11807};
	shf.r.wrap.b32 	%r11809, %r11806, %r11805, 18;
	shf.r.wrap.b32 	%r11810, %r11805, %r11806, 18;
	mov.b64 	%rd7963, {%r11810, %r11809};
	xor.b64  	%rd7964, %rd7963, %rd7962;
	shf.l.wrap.b32 	%r11811, %r11805, %r11806, 23;
	shf.l.wrap.b32 	%r11812, %r11806, %r11805, 23;
	mov.b64 	%rd7965, {%r11812, %r11811};
	xor.b64  	%rd7966, %rd7964, %rd7965;
	xor.b64  	%rd7967, %rd7925, %rd7900;
	and.b64  	%rd7968, %rd7950, %rd7967;
	xor.b64  	%rd7969, %rd7968, %rd7900;
	add.s64 	%rd7970, %rd7875, %rd7682;
	ld.const.u64 	%rd7971, [k_sha512+440];
	add.s64 	%rd7972, %rd7970, %rd7971;
	add.s64 	%rd7973, %rd7972, %rd7969;
	add.s64 	%rd7974, %rd7973, %rd7966;
	add.s64 	%rd7975, %rd7974, %rd7886;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11813,%dummy}, %rd7961;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11814}, %rd7961;
	}
	shf.r.wrap.b32 	%r11815, %r11814, %r11813, 28;
	shf.r.wrap.b32 	%r11816, %r11813, %r11814, 28;
	mov.b64 	%rd7976, {%r11816, %r11815};
	shf.l.wrap.b32 	%r11817, %r11813, %r11814, 30;
	shf.l.wrap.b32 	%r11818, %r11814, %r11813, 30;
	mov.b64 	%rd7977, {%r11818, %r11817};
	xor.b64  	%rd7978, %rd7977, %rd7976;
	shf.l.wrap.b32 	%r11819, %r11813, %r11814, 25;
	shf.l.wrap.b32 	%r11820, %r11814, %r11813, 25;
	mov.b64 	%rd7979, {%r11820, %r11819};
	xor.b64  	%rd7980, %rd7978, %rd7979;
	xor.b64  	%rd7981, %rd7961, %rd7911;
	xor.b64  	%rd7982, %rd7961, %rd7936;
	and.b64  	%rd7983, %rd7982, %rd7981;
	xor.b64  	%rd7984, %rd7983, %rd7961;
	add.s64 	%rd7985, %rd7974, %rd7984;
	add.s64 	%rd7986, %rd7985, %rd7980;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11821,%dummy}, %rd7975;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11822}, %rd7975;
	}
	shf.r.wrap.b32 	%r11823, %r11822, %r11821, 14;
	shf.r.wrap.b32 	%r11824, %r11821, %r11822, 14;
	mov.b64 	%rd7987, {%r11824, %r11823};
	shf.r.wrap.b32 	%r11825, %r11822, %r11821, 18;
	shf.r.wrap.b32 	%r11826, %r11821, %r11822, 18;
	mov.b64 	%rd7988, {%r11826, %r11825};
	xor.b64  	%rd7989, %rd7988, %rd7987;
	shf.l.wrap.b32 	%r11827, %r11821, %r11822, 23;
	shf.l.wrap.b32 	%r11828, %r11822, %r11821, 23;
	mov.b64 	%rd7990, {%r11828, %r11827};
	xor.b64  	%rd7991, %rd7989, %rd7990;
	xor.b64  	%rd7992, %rd7950, %rd7925;
	and.b64  	%rd7993, %rd7975, %rd7992;
	xor.b64  	%rd7994, %rd7993, %rd7925;
	add.s64 	%rd7995, %rd7900, %rd7695;
	ld.const.u64 	%rd7996, [k_sha512+448];
	add.s64 	%rd7997, %rd7995, %rd7996;
	add.s64 	%rd7998, %rd7997, %rd7994;
	add.s64 	%rd7999, %rd7998, %rd7991;
	add.s64 	%rd8000, %rd7999, %rd7911;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11829,%dummy}, %rd7986;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11830}, %rd7986;
	}
	shf.r.wrap.b32 	%r11831, %r11830, %r11829, 28;
	shf.r.wrap.b32 	%r11832, %r11829, %r11830, 28;
	mov.b64 	%rd8001, {%r11832, %r11831};
	shf.l.wrap.b32 	%r11833, %r11829, %r11830, 30;
	shf.l.wrap.b32 	%r11834, %r11830, %r11829, 30;
	mov.b64 	%rd8002, {%r11834, %r11833};
	xor.b64  	%rd8003, %rd8002, %rd8001;
	shf.l.wrap.b32 	%r11835, %r11829, %r11830, 25;
	shf.l.wrap.b32 	%r11836, %r11830, %r11829, 25;
	mov.b64 	%rd8004, {%r11836, %r11835};
	xor.b64  	%rd8005, %rd8003, %rd8004;
	xor.b64  	%rd8006, %rd7986, %rd7936;
	xor.b64  	%rd8007, %rd7986, %rd7961;
	and.b64  	%rd8008, %rd8007, %rd8006;
	xor.b64  	%rd8009, %rd8008, %rd7986;
	add.s64 	%rd8010, %rd7999, %rd8009;
	add.s64 	%rd8011, %rd8010, %rd8005;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11837,%dummy}, %rd8000;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11838}, %rd8000;
	}
	shf.r.wrap.b32 	%r11839, %r11838, %r11837, 14;
	shf.r.wrap.b32 	%r11840, %r11837, %r11838, 14;
	mov.b64 	%rd8012, {%r11840, %r11839};
	shf.r.wrap.b32 	%r11841, %r11838, %r11837, 18;
	shf.r.wrap.b32 	%r11842, %r11837, %r11838, 18;
	mov.b64 	%rd8013, {%r11842, %r11841};
	xor.b64  	%rd8014, %rd8013, %rd8012;
	shf.l.wrap.b32 	%r11843, %r11837, %r11838, 23;
	shf.l.wrap.b32 	%r11844, %r11838, %r11837, 23;
	mov.b64 	%rd8015, {%r11844, %r11843};
	xor.b64  	%rd8016, %rd8014, %rd8015;
	xor.b64  	%rd8017, %rd7975, %rd7950;
	and.b64  	%rd8018, %rd8000, %rd8017;
	xor.b64  	%rd8019, %rd8018, %rd7950;
	add.s64 	%rd8020, %rd7925, %rd7708;
	ld.const.u64 	%rd8021, [k_sha512+456];
	add.s64 	%rd8022, %rd8020, %rd8021;
	add.s64 	%rd8023, %rd8022, %rd8019;
	add.s64 	%rd8024, %rd8023, %rd8016;
	add.s64 	%rd8025, %rd8024, %rd7936;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11845,%dummy}, %rd8011;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11846}, %rd8011;
	}
	shf.r.wrap.b32 	%r11847, %r11846, %r11845, 28;
	shf.r.wrap.b32 	%r11848, %r11845, %r11846, 28;
	mov.b64 	%rd8026, {%r11848, %r11847};
	shf.l.wrap.b32 	%r11849, %r11845, %r11846, 30;
	shf.l.wrap.b32 	%r11850, %r11846, %r11845, 30;
	mov.b64 	%rd8027, {%r11850, %r11849};
	xor.b64  	%rd8028, %rd8027, %rd8026;
	shf.l.wrap.b32 	%r11851, %r11845, %r11846, 25;
	shf.l.wrap.b32 	%r11852, %r11846, %r11845, 25;
	mov.b64 	%rd8029, {%r11852, %r11851};
	xor.b64  	%rd8030, %rd8028, %rd8029;
	xor.b64  	%rd8031, %rd8011, %rd7961;
	xor.b64  	%rd8032, %rd8011, %rd7986;
	and.b64  	%rd8033, %rd8032, %rd8031;
	xor.b64  	%rd8034, %rd8033, %rd8011;
	add.s64 	%rd8035, %rd8024, %rd8034;
	add.s64 	%rd8036, %rd8035, %rd8030;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11853,%dummy}, %rd8025;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11854}, %rd8025;
	}
	shf.r.wrap.b32 	%r11855, %r11854, %r11853, 14;
	shf.r.wrap.b32 	%r11856, %r11853, %r11854, 14;
	mov.b64 	%rd8037, {%r11856, %r11855};
	shf.r.wrap.b32 	%r11857, %r11854, %r11853, 18;
	shf.r.wrap.b32 	%r11858, %r11853, %r11854, 18;
	mov.b64 	%rd8038, {%r11858, %r11857};
	xor.b64  	%rd8039, %rd8038, %rd8037;
	shf.l.wrap.b32 	%r11859, %r11853, %r11854, 23;
	shf.l.wrap.b32 	%r11860, %r11854, %r11853, 23;
	mov.b64 	%rd8040, {%r11860, %r11859};
	xor.b64  	%rd8041, %rd8039, %rd8040;
	xor.b64  	%rd8042, %rd8000, %rd7975;
	and.b64  	%rd8043, %rd8025, %rd8042;
	xor.b64  	%rd8044, %rd8043, %rd7975;
	add.s64 	%rd8045, %rd7950, %rd7721;
	ld.const.u64 	%rd8046, [k_sha512+464];
	add.s64 	%rd8047, %rd8045, %rd8046;
	add.s64 	%rd8048, %rd8047, %rd8044;
	add.s64 	%rd8049, %rd8048, %rd8041;
	add.s64 	%rd8050, %rd8049, %rd7961;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11861,%dummy}, %rd8036;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11862}, %rd8036;
	}
	shf.r.wrap.b32 	%r11863, %r11862, %r11861, 28;
	shf.r.wrap.b32 	%r11864, %r11861, %r11862, 28;
	mov.b64 	%rd8051, {%r11864, %r11863};
	shf.l.wrap.b32 	%r11865, %r11861, %r11862, 30;
	shf.l.wrap.b32 	%r11866, %r11862, %r11861, 30;
	mov.b64 	%rd8052, {%r11866, %r11865};
	xor.b64  	%rd8053, %rd8052, %rd8051;
	shf.l.wrap.b32 	%r11867, %r11861, %r11862, 25;
	shf.l.wrap.b32 	%r11868, %r11862, %r11861, 25;
	mov.b64 	%rd8054, {%r11868, %r11867};
	xor.b64  	%rd8055, %rd8053, %rd8054;
	xor.b64  	%rd8056, %rd8036, %rd7986;
	xor.b64  	%rd8057, %rd8036, %rd8011;
	and.b64  	%rd8058, %rd8057, %rd8056;
	xor.b64  	%rd8059, %rd8058, %rd8036;
	add.s64 	%rd8060, %rd8049, %rd8059;
	add.s64 	%rd8061, %rd8060, %rd8055;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11869,%dummy}, %rd8050;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11870}, %rd8050;
	}
	shf.r.wrap.b32 	%r11871, %r11870, %r11869, 14;
	shf.r.wrap.b32 	%r11872, %r11869, %r11870, 14;
	mov.b64 	%rd8062, {%r11872, %r11871};
	shf.r.wrap.b32 	%r11873, %r11870, %r11869, 18;
	shf.r.wrap.b32 	%r11874, %r11869, %r11870, 18;
	mov.b64 	%rd8063, {%r11874, %r11873};
	xor.b64  	%rd8064, %rd8063, %rd8062;
	shf.l.wrap.b32 	%r11875, %r11869, %r11870, 23;
	shf.l.wrap.b32 	%r11876, %r11870, %r11869, 23;
	mov.b64 	%rd8065, {%r11876, %r11875};
	xor.b64  	%rd8066, %rd8064, %rd8065;
	xor.b64  	%rd8067, %rd8025, %rd8000;
	and.b64  	%rd8068, %rd8050, %rd8067;
	xor.b64  	%rd8069, %rd8068, %rd8000;
	add.s64 	%rd8070, %rd7975, %rd7734;
	ld.const.u64 	%rd8071, [k_sha512+472];
	add.s64 	%rd8072, %rd8070, %rd8071;
	add.s64 	%rd8073, %rd8072, %rd8069;
	add.s64 	%rd8074, %rd8073, %rd8066;
	add.s64 	%rd8075, %rd8074, %rd7986;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11877,%dummy}, %rd8061;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11878}, %rd8061;
	}
	shf.r.wrap.b32 	%r11879, %r11878, %r11877, 28;
	shf.r.wrap.b32 	%r11880, %r11877, %r11878, 28;
	mov.b64 	%rd8076, {%r11880, %r11879};
	shf.l.wrap.b32 	%r11881, %r11877, %r11878, 30;
	shf.l.wrap.b32 	%r11882, %r11878, %r11877, 30;
	mov.b64 	%rd8077, {%r11882, %r11881};
	xor.b64  	%rd8078, %rd8077, %rd8076;
	shf.l.wrap.b32 	%r11883, %r11877, %r11878, 25;
	shf.l.wrap.b32 	%r11884, %r11878, %r11877, 25;
	mov.b64 	%rd8079, {%r11884, %r11883};
	xor.b64  	%rd8080, %rd8078, %rd8079;
	xor.b64  	%rd8081, %rd8061, %rd8011;
	xor.b64  	%rd8082, %rd8061, %rd8036;
	and.b64  	%rd8083, %rd8082, %rd8081;
	xor.b64  	%rd8084, %rd8083, %rd8061;
	add.s64 	%rd8085, %rd8074, %rd8084;
	add.s64 	%rd8086, %rd8085, %rd8080;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11885,%dummy}, %rd8075;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11886}, %rd8075;
	}
	shf.r.wrap.b32 	%r11887, %r11886, %r11885, 14;
	shf.r.wrap.b32 	%r11888, %r11885, %r11886, 14;
	mov.b64 	%rd8087, {%r11888, %r11887};
	shf.r.wrap.b32 	%r11889, %r11886, %r11885, 18;
	shf.r.wrap.b32 	%r11890, %r11885, %r11886, 18;
	mov.b64 	%rd8088, {%r11890, %r11889};
	xor.b64  	%rd8089, %rd8088, %rd8087;
	shf.l.wrap.b32 	%r11891, %r11885, %r11886, 23;
	shf.l.wrap.b32 	%r11892, %r11886, %r11885, 23;
	mov.b64 	%rd8090, {%r11892, %r11891};
	xor.b64  	%rd8091, %rd8089, %rd8090;
	xor.b64  	%rd8092, %rd8050, %rd8025;
	and.b64  	%rd8093, %rd8075, %rd8092;
	xor.b64  	%rd8094, %rd8093, %rd8025;
	add.s64 	%rd8095, %rd8000, %rd7747;
	ld.const.u64 	%rd8096, [k_sha512+480];
	add.s64 	%rd8097, %rd8095, %rd8096;
	add.s64 	%rd8098, %rd8097, %rd8094;
	add.s64 	%rd8099, %rd8098, %rd8091;
	add.s64 	%rd8100, %rd8099, %rd8011;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11893,%dummy}, %rd8086;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11894}, %rd8086;
	}
	shf.r.wrap.b32 	%r11895, %r11894, %r11893, 28;
	shf.r.wrap.b32 	%r11896, %r11893, %r11894, 28;
	mov.b64 	%rd8101, {%r11896, %r11895};
	shf.l.wrap.b32 	%r11897, %r11893, %r11894, 30;
	shf.l.wrap.b32 	%r11898, %r11894, %r11893, 30;
	mov.b64 	%rd8102, {%r11898, %r11897};
	xor.b64  	%rd8103, %rd8102, %rd8101;
	shf.l.wrap.b32 	%r11899, %r11893, %r11894, 25;
	shf.l.wrap.b32 	%r11900, %r11894, %r11893, 25;
	mov.b64 	%rd8104, {%r11900, %r11899};
	xor.b64  	%rd8105, %rd8103, %rd8104;
	xor.b64  	%rd8106, %rd8086, %rd8036;
	xor.b64  	%rd8107, %rd8086, %rd8061;
	and.b64  	%rd8108, %rd8107, %rd8106;
	xor.b64  	%rd8109, %rd8108, %rd8086;
	add.s64 	%rd8110, %rd8099, %rd8109;
	add.s64 	%rd8111, %rd8110, %rd8105;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11901,%dummy}, %rd8100;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11902}, %rd8100;
	}
	shf.r.wrap.b32 	%r11903, %r11902, %r11901, 14;
	shf.r.wrap.b32 	%r11904, %r11901, %r11902, 14;
	mov.b64 	%rd8112, {%r11904, %r11903};
	shf.r.wrap.b32 	%r11905, %r11902, %r11901, 18;
	shf.r.wrap.b32 	%r11906, %r11901, %r11902, 18;
	mov.b64 	%rd8113, {%r11906, %r11905};
	xor.b64  	%rd8114, %rd8113, %rd8112;
	shf.l.wrap.b32 	%r11907, %r11901, %r11902, 23;
	shf.l.wrap.b32 	%r11908, %r11902, %r11901, 23;
	mov.b64 	%rd8115, {%r11908, %r11907};
	xor.b64  	%rd8116, %rd8114, %rd8115;
	xor.b64  	%rd8117, %rd8075, %rd8050;
	and.b64  	%rd8118, %rd8100, %rd8117;
	xor.b64  	%rd8119, %rd8118, %rd8050;
	add.s64 	%rd8120, %rd8025, %rd7760;
	ld.const.u64 	%rd8121, [k_sha512+488];
	add.s64 	%rd8122, %rd8120, %rd8121;
	add.s64 	%rd8123, %rd8122, %rd8119;
	add.s64 	%rd8124, %rd8123, %rd8116;
	add.s64 	%rd8125, %rd8124, %rd8036;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11909,%dummy}, %rd8111;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11910}, %rd8111;
	}
	shf.r.wrap.b32 	%r11911, %r11910, %r11909, 28;
	shf.r.wrap.b32 	%r11912, %r11909, %r11910, 28;
	mov.b64 	%rd8126, {%r11912, %r11911};
	shf.l.wrap.b32 	%r11913, %r11909, %r11910, 30;
	shf.l.wrap.b32 	%r11914, %r11910, %r11909, 30;
	mov.b64 	%rd8127, {%r11914, %r11913};
	xor.b64  	%rd8128, %rd8127, %rd8126;
	shf.l.wrap.b32 	%r11915, %r11909, %r11910, 25;
	shf.l.wrap.b32 	%r11916, %r11910, %r11909, 25;
	mov.b64 	%rd8129, {%r11916, %r11915};
	xor.b64  	%rd8130, %rd8128, %rd8129;
	xor.b64  	%rd8131, %rd8111, %rd8061;
	xor.b64  	%rd8132, %rd8111, %rd8086;
	and.b64  	%rd8133, %rd8132, %rd8131;
	xor.b64  	%rd8134, %rd8133, %rd8111;
	add.s64 	%rd8135, %rd8124, %rd8134;
	add.s64 	%rd8136, %rd8135, %rd8130;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11917,%dummy}, %rd8125;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11918}, %rd8125;
	}
	shf.r.wrap.b32 	%r11919, %r11918, %r11917, 14;
	shf.r.wrap.b32 	%r11920, %r11917, %r11918, 14;
	mov.b64 	%rd8137, {%r11920, %r11919};
	shf.r.wrap.b32 	%r11921, %r11918, %r11917, 18;
	shf.r.wrap.b32 	%r11922, %r11917, %r11918, 18;
	mov.b64 	%rd8138, {%r11922, %r11921};
	xor.b64  	%rd8139, %rd8138, %rd8137;
	shf.l.wrap.b32 	%r11923, %r11917, %r11918, 23;
	shf.l.wrap.b32 	%r11924, %r11918, %r11917, 23;
	mov.b64 	%rd8140, {%r11924, %r11923};
	xor.b64  	%rd8141, %rd8139, %rd8140;
	xor.b64  	%rd8142, %rd8100, %rd8075;
	and.b64  	%rd8143, %rd8125, %rd8142;
	xor.b64  	%rd8144, %rd8143, %rd8075;
	add.s64 	%rd8145, %rd8050, %rd7773;
	ld.const.u64 	%rd8146, [k_sha512+496];
	add.s64 	%rd8147, %rd8145, %rd8146;
	add.s64 	%rd8148, %rd8147, %rd8144;
	add.s64 	%rd8149, %rd8148, %rd8141;
	add.s64 	%rd8150, %rd8149, %rd8061;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11925,%dummy}, %rd8136;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11926}, %rd8136;
	}
	shf.r.wrap.b32 	%r11927, %r11926, %r11925, 28;
	shf.r.wrap.b32 	%r11928, %r11925, %r11926, 28;
	mov.b64 	%rd8151, {%r11928, %r11927};
	shf.l.wrap.b32 	%r11929, %r11925, %r11926, 30;
	shf.l.wrap.b32 	%r11930, %r11926, %r11925, 30;
	mov.b64 	%rd8152, {%r11930, %r11929};
	xor.b64  	%rd8153, %rd8152, %rd8151;
	shf.l.wrap.b32 	%r11931, %r11925, %r11926, 25;
	shf.l.wrap.b32 	%r11932, %r11926, %r11925, 25;
	mov.b64 	%rd8154, {%r11932, %r11931};
	xor.b64  	%rd8155, %rd8153, %rd8154;
	xor.b64  	%rd8156, %rd8136, %rd8086;
	xor.b64  	%rd8157, %rd8136, %rd8111;
	and.b64  	%rd8158, %rd8157, %rd8156;
	xor.b64  	%rd8159, %rd8158, %rd8136;
	add.s64 	%rd8160, %rd8149, %rd8159;
	add.s64 	%rd8161, %rd8160, %rd8155;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11933,%dummy}, %rd8150;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11934}, %rd8150;
	}
	shf.r.wrap.b32 	%r11935, %r11934, %r11933, 14;
	shf.r.wrap.b32 	%r11936, %r11933, %r11934, 14;
	mov.b64 	%rd8162, {%r11936, %r11935};
	shf.r.wrap.b32 	%r11937, %r11934, %r11933, 18;
	shf.r.wrap.b32 	%r11938, %r11933, %r11934, 18;
	mov.b64 	%rd8163, {%r11938, %r11937};
	xor.b64  	%rd8164, %rd8163, %rd8162;
	shf.l.wrap.b32 	%r11939, %r11933, %r11934, 23;
	shf.l.wrap.b32 	%r11940, %r11934, %r11933, 23;
	mov.b64 	%rd8165, {%r11940, %r11939};
	xor.b64  	%rd8166, %rd8164, %rd8165;
	xor.b64  	%rd8167, %rd8125, %rd8100;
	and.b64  	%rd8168, %rd8150, %rd8167;
	xor.b64  	%rd8169, %rd8168, %rd8100;
	add.s64 	%rd8170, %rd8075, %rd7786;
	ld.const.u64 	%rd8171, [k_sha512+504];
	add.s64 	%rd8172, %rd8170, %rd8171;
	add.s64 	%rd8173, %rd8172, %rd8169;
	add.s64 	%rd8174, %rd8173, %rd8166;
	add.s64 	%rd8175, %rd8174, %rd8086;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11941,%dummy}, %rd8161;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11942}, %rd8161;
	}
	shf.r.wrap.b32 	%r11943, %r11942, %r11941, 28;
	shf.r.wrap.b32 	%r11944, %r11941, %r11942, 28;
	mov.b64 	%rd8176, {%r11944, %r11943};
	shf.l.wrap.b32 	%r11945, %r11941, %r11942, 30;
	shf.l.wrap.b32 	%r11946, %r11942, %r11941, 30;
	mov.b64 	%rd8177, {%r11946, %r11945};
	xor.b64  	%rd8178, %rd8177, %rd8176;
	shf.l.wrap.b32 	%r11947, %r11941, %r11942, 25;
	shf.l.wrap.b32 	%r11948, %r11942, %r11941, 25;
	mov.b64 	%rd8179, {%r11948, %r11947};
	xor.b64  	%rd8180, %rd8178, %rd8179;
	xor.b64  	%rd8181, %rd8161, %rd8111;
	xor.b64  	%rd8182, %rd8161, %rd8136;
	and.b64  	%rd8183, %rd8182, %rd8181;
	xor.b64  	%rd8184, %rd8183, %rd8161;
	add.s64 	%rd8185, %rd8174, %rd8184;
	add.s64 	%rd8186, %rd8185, %rd8180;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11949,%dummy}, %rd7773;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11950}, %rd7773;
	}
	shf.r.wrap.b32 	%r11951, %r11950, %r11949, 19;
	shf.r.wrap.b32 	%r11952, %r11949, %r11950, 19;
	mov.b64 	%rd8187, {%r11952, %r11951};
	shf.l.wrap.b32 	%r11953, %r11949, %r11950, 3;
	shf.l.wrap.b32 	%r11954, %r11950, %r11949, 3;
	mov.b64 	%rd8188, {%r11954, %r11953};
	shr.u64 	%rd8189, %rd7773, 6;
	xor.b64  	%rd8190, %rd8187, %rd8189;
	xor.b64  	%rd8191, %rd8190, %rd8188;
	shf.r.wrap.b32 	%r11955, %r11564, %r11563, 1;
	shf.r.wrap.b32 	%r11956, %r11563, %r11564, 1;
	mov.b64 	%rd8192, {%r11956, %r11955};
	shf.r.wrap.b32 	%r11957, %r11564, %r11563, 8;
	shf.r.wrap.b32 	%r11958, %r11563, %r11564, 8;
	mov.b64 	%rd8193, {%r11958, %r11957};
	shr.u64 	%rd8194, %rd7604, 7;
	xor.b64  	%rd8195, %rd8192, %rd8194;
	xor.b64  	%rd8196, %rd8195, %rd8193;
	add.s64 	%rd8197, %rd7708, %rd7591;
	add.s64 	%rd8198, %rd8197, %rd8191;
	add.s64 	%rd8199, %rd8198, %rd8196;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11959,%dummy}, %rd7786;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11960}, %rd7786;
	}
	shf.r.wrap.b32 	%r11961, %r11960, %r11959, 19;
	shf.r.wrap.b32 	%r11962, %r11959, %r11960, 19;
	mov.b64 	%rd8200, {%r11962, %r11961};
	shf.l.wrap.b32 	%r11963, %r11959, %r11960, 3;
	shf.l.wrap.b32 	%r11964, %r11960, %r11959, 3;
	mov.b64 	%rd8201, {%r11964, %r11963};
	shr.u64 	%rd8202, %rd7786, 6;
	xor.b64  	%rd8203, %rd8200, %rd8202;
	xor.b64  	%rd8204, %rd8203, %rd8201;
	shf.r.wrap.b32 	%r11965, %r11574, %r11573, 1;
	shf.r.wrap.b32 	%r11966, %r11573, %r11574, 1;
	mov.b64 	%rd8205, {%r11966, %r11965};
	shf.r.wrap.b32 	%r11967, %r11574, %r11573, 8;
	shf.r.wrap.b32 	%r11968, %r11573, %r11574, 8;
	mov.b64 	%rd8206, {%r11968, %r11967};
	shr.u64 	%rd8207, %rd7617, 7;
	xor.b64  	%rd8208, %rd8205, %rd8207;
	xor.b64  	%rd8209, %rd8208, %rd8206;
	add.s64 	%rd8210, %rd7721, %rd7604;
	add.s64 	%rd8211, %rd8210, %rd8204;
	add.s64 	%rd8212, %rd8211, %rd8209;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11969,%dummy}, %rd8199;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11970}, %rd8199;
	}
	shf.r.wrap.b32 	%r11971, %r11970, %r11969, 19;
	shf.r.wrap.b32 	%r11972, %r11969, %r11970, 19;
	mov.b64 	%rd8213, {%r11972, %r11971};
	shf.l.wrap.b32 	%r11973, %r11969, %r11970, 3;
	shf.l.wrap.b32 	%r11974, %r11970, %r11969, 3;
	mov.b64 	%rd8214, {%r11974, %r11973};
	shr.u64 	%rd8215, %rd8199, 6;
	xor.b64  	%rd8216, %rd8213, %rd8215;
	xor.b64  	%rd8217, %rd8216, %rd8214;
	shf.r.wrap.b32 	%r11975, %r11584, %r11583, 1;
	shf.r.wrap.b32 	%r11976, %r11583, %r11584, 1;
	mov.b64 	%rd8218, {%r11976, %r11975};
	shf.r.wrap.b32 	%r11977, %r11584, %r11583, 8;
	shf.r.wrap.b32 	%r11978, %r11583, %r11584, 8;
	mov.b64 	%rd8219, {%r11978, %r11977};
	shr.u64 	%rd8220, %rd7630, 7;
	xor.b64  	%rd8221, %rd8218, %rd8220;
	xor.b64  	%rd8222, %rd8221, %rd8219;
	add.s64 	%rd8223, %rd7734, %rd7617;
	add.s64 	%rd8224, %rd8223, %rd8217;
	add.s64 	%rd8225, %rd8224, %rd8222;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11979,%dummy}, %rd8212;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11980}, %rd8212;
	}
	shf.r.wrap.b32 	%r11981, %r11980, %r11979, 19;
	shf.r.wrap.b32 	%r11982, %r11979, %r11980, 19;
	mov.b64 	%rd8226, {%r11982, %r11981};
	shf.l.wrap.b32 	%r11983, %r11979, %r11980, 3;
	shf.l.wrap.b32 	%r11984, %r11980, %r11979, 3;
	mov.b64 	%rd8227, {%r11984, %r11983};
	shr.u64 	%rd8228, %rd8212, 6;
	xor.b64  	%rd8229, %rd8226, %rd8228;
	xor.b64  	%rd8230, %rd8229, %rd8227;
	shf.r.wrap.b32 	%r11985, %r11594, %r11593, 1;
	shf.r.wrap.b32 	%r11986, %r11593, %r11594, 1;
	mov.b64 	%rd8231, {%r11986, %r11985};
	shf.r.wrap.b32 	%r11987, %r11594, %r11593, 8;
	shf.r.wrap.b32 	%r11988, %r11593, %r11594, 8;
	mov.b64 	%rd8232, {%r11988, %r11987};
	shr.u64 	%rd8233, %rd7643, 7;
	xor.b64  	%rd8234, %rd8231, %rd8233;
	xor.b64  	%rd8235, %rd8234, %rd8232;
	add.s64 	%rd8236, %rd7747, %rd7630;
	add.s64 	%rd8237, %rd8236, %rd8230;
	add.s64 	%rd8238, %rd8237, %rd8235;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11989,%dummy}, %rd8225;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11990}, %rd8225;
	}
	shf.r.wrap.b32 	%r11991, %r11990, %r11989, 19;
	shf.r.wrap.b32 	%r11992, %r11989, %r11990, 19;
	mov.b64 	%rd8239, {%r11992, %r11991};
	shf.l.wrap.b32 	%r11993, %r11989, %r11990, 3;
	shf.l.wrap.b32 	%r11994, %r11990, %r11989, 3;
	mov.b64 	%rd8240, {%r11994, %r11993};
	shr.u64 	%rd8241, %rd8225, 6;
	xor.b64  	%rd8242, %rd8239, %rd8241;
	xor.b64  	%rd8243, %rd8242, %rd8240;
	shf.r.wrap.b32 	%r11995, %r11604, %r11603, 1;
	shf.r.wrap.b32 	%r11996, %r11603, %r11604, 1;
	mov.b64 	%rd8244, {%r11996, %r11995};
	shf.r.wrap.b32 	%r11997, %r11604, %r11603, 8;
	shf.r.wrap.b32 	%r11998, %r11603, %r11604, 8;
	mov.b64 	%rd8245, {%r11998, %r11997};
	shr.u64 	%rd8246, %rd7656, 7;
	xor.b64  	%rd8247, %rd8244, %rd8246;
	xor.b64  	%rd8248, %rd8247, %rd8245;
	add.s64 	%rd8249, %rd7760, %rd7643;
	add.s64 	%rd8250, %rd8249, %rd8243;
	add.s64 	%rd8251, %rd8250, %rd8248;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11999,%dummy}, %rd8238;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12000}, %rd8238;
	}
	shf.r.wrap.b32 	%r12001, %r12000, %r11999, 19;
	shf.r.wrap.b32 	%r12002, %r11999, %r12000, 19;
	mov.b64 	%rd8252, {%r12002, %r12001};
	shf.l.wrap.b32 	%r12003, %r11999, %r12000, 3;
	shf.l.wrap.b32 	%r12004, %r12000, %r11999, 3;
	mov.b64 	%rd8253, {%r12004, %r12003};
	shr.u64 	%rd8254, %rd8238, 6;
	xor.b64  	%rd8255, %rd8252, %rd8254;
	xor.b64  	%rd8256, %rd8255, %rd8253;
	shf.r.wrap.b32 	%r12005, %r11614, %r11613, 1;
	shf.r.wrap.b32 	%r12006, %r11613, %r11614, 1;
	mov.b64 	%rd8257, {%r12006, %r12005};
	shf.r.wrap.b32 	%r12007, %r11614, %r11613, 8;
	shf.r.wrap.b32 	%r12008, %r11613, %r11614, 8;
	mov.b64 	%rd8258, {%r12008, %r12007};
	shr.u64 	%rd8259, %rd7669, 7;
	xor.b64  	%rd8260, %rd8257, %rd8259;
	xor.b64  	%rd8261, %rd8260, %rd8258;
	add.s64 	%rd8262, %rd7773, %rd7656;
	add.s64 	%rd8263, %rd8262, %rd8256;
	add.s64 	%rd8264, %rd8263, %rd8261;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12009,%dummy}, %rd8251;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12010}, %rd8251;
	}
	shf.r.wrap.b32 	%r12011, %r12010, %r12009, 19;
	shf.r.wrap.b32 	%r12012, %r12009, %r12010, 19;
	mov.b64 	%rd8265, {%r12012, %r12011};
	shf.l.wrap.b32 	%r12013, %r12009, %r12010, 3;
	shf.l.wrap.b32 	%r12014, %r12010, %r12009, 3;
	mov.b64 	%rd8266, {%r12014, %r12013};
	shr.u64 	%rd8267, %rd8251, 6;
	xor.b64  	%rd8268, %rd8265, %rd8267;
	xor.b64  	%rd8269, %rd8268, %rd8266;
	shf.r.wrap.b32 	%r12015, %r11624, %r11623, 1;
	shf.r.wrap.b32 	%r12016, %r11623, %r11624, 1;
	mov.b64 	%rd8270, {%r12016, %r12015};
	shf.r.wrap.b32 	%r12017, %r11624, %r11623, 8;
	shf.r.wrap.b32 	%r12018, %r11623, %r11624, 8;
	mov.b64 	%rd8271, {%r12018, %r12017};
	shr.u64 	%rd8272, %rd7682, 7;
	xor.b64  	%rd8273, %rd8270, %rd8272;
	xor.b64  	%rd8274, %rd8273, %rd8271;
	add.s64 	%rd8275, %rd7786, %rd7669;
	add.s64 	%rd8276, %rd8275, %rd8269;
	add.s64 	%rd8277, %rd8276, %rd8274;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12019,%dummy}, %rd8264;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12020}, %rd8264;
	}
	shf.r.wrap.b32 	%r12021, %r12020, %r12019, 19;
	shf.r.wrap.b32 	%r12022, %r12019, %r12020, 19;
	mov.b64 	%rd8278, {%r12022, %r12021};
	shf.l.wrap.b32 	%r12023, %r12019, %r12020, 3;
	shf.l.wrap.b32 	%r12024, %r12020, %r12019, 3;
	mov.b64 	%rd8279, {%r12024, %r12023};
	shr.u64 	%rd8280, %rd8264, 6;
	xor.b64  	%rd8281, %rd8278, %rd8280;
	xor.b64  	%rd8282, %rd8281, %rd8279;
	shf.r.wrap.b32 	%r12025, %r11634, %r11633, 1;
	shf.r.wrap.b32 	%r12026, %r11633, %r11634, 1;
	mov.b64 	%rd8283, {%r12026, %r12025};
	shf.r.wrap.b32 	%r12027, %r11634, %r11633, 8;
	shf.r.wrap.b32 	%r12028, %r11633, %r11634, 8;
	mov.b64 	%rd8284, {%r12028, %r12027};
	shr.u64 	%rd8285, %rd7695, 7;
	xor.b64  	%rd8286, %rd8283, %rd8285;
	xor.b64  	%rd8287, %rd8286, %rd8284;
	add.s64 	%rd8288, %rd8199, %rd7682;
	add.s64 	%rd8289, %rd8288, %rd8282;
	add.s64 	%rd8290, %rd8289, %rd8287;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12029,%dummy}, %rd8277;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12030}, %rd8277;
	}
	shf.r.wrap.b32 	%r12031, %r12030, %r12029, 19;
	shf.r.wrap.b32 	%r12032, %r12029, %r12030, 19;
	mov.b64 	%rd8291, {%r12032, %r12031};
	shf.l.wrap.b32 	%r12033, %r12029, %r12030, 3;
	shf.l.wrap.b32 	%r12034, %r12030, %r12029, 3;
	mov.b64 	%rd8292, {%r12034, %r12033};
	shr.u64 	%rd8293, %rd8277, 6;
	xor.b64  	%rd8294, %rd8291, %rd8293;
	xor.b64  	%rd8295, %rd8294, %rd8292;
	shf.r.wrap.b32 	%r12035, %r11644, %r11643, 1;
	shf.r.wrap.b32 	%r12036, %r11643, %r11644, 1;
	mov.b64 	%rd8296, {%r12036, %r12035};
	shf.r.wrap.b32 	%r12037, %r11644, %r11643, 8;
	shf.r.wrap.b32 	%r12038, %r11643, %r11644, 8;
	mov.b64 	%rd8297, {%r12038, %r12037};
	shr.u64 	%rd8298, %rd7708, 7;
	xor.b64  	%rd8299, %rd8296, %rd8298;
	xor.b64  	%rd8300, %rd8299, %rd8297;
	add.s64 	%rd8301, %rd8212, %rd7695;
	add.s64 	%rd8302, %rd8301, %rd8295;
	add.s64 	%rd8303, %rd8302, %rd8300;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12039,%dummy}, %rd8290;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12040}, %rd8290;
	}
	shf.r.wrap.b32 	%r12041, %r12040, %r12039, 19;
	shf.r.wrap.b32 	%r12042, %r12039, %r12040, 19;
	mov.b64 	%rd8304, {%r12042, %r12041};
	shf.l.wrap.b32 	%r12043, %r12039, %r12040, 3;
	shf.l.wrap.b32 	%r12044, %r12040, %r12039, 3;
	mov.b64 	%rd8305, {%r12044, %r12043};
	shr.u64 	%rd8306, %rd8290, 6;
	xor.b64  	%rd8307, %rd8304, %rd8306;
	xor.b64  	%rd8308, %rd8307, %rd8305;
	shf.r.wrap.b32 	%r12045, %r11654, %r11653, 1;
	shf.r.wrap.b32 	%r12046, %r11653, %r11654, 1;
	mov.b64 	%rd8309, {%r12046, %r12045};
	shf.r.wrap.b32 	%r12047, %r11654, %r11653, 8;
	shf.r.wrap.b32 	%r12048, %r11653, %r11654, 8;
	mov.b64 	%rd8310, {%r12048, %r12047};
	shr.u64 	%rd8311, %rd7721, 7;
	xor.b64  	%rd8312, %rd8309, %rd8311;
	xor.b64  	%rd8313, %rd8312, %rd8310;
	add.s64 	%rd8314, %rd8225, %rd7708;
	add.s64 	%rd8315, %rd8314, %rd8308;
	add.s64 	%rd8316, %rd8315, %rd8313;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12049,%dummy}, %rd8303;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12050}, %rd8303;
	}
	shf.r.wrap.b32 	%r12051, %r12050, %r12049, 19;
	shf.r.wrap.b32 	%r12052, %r12049, %r12050, 19;
	mov.b64 	%rd8317, {%r12052, %r12051};
	shf.l.wrap.b32 	%r12053, %r12049, %r12050, 3;
	shf.l.wrap.b32 	%r12054, %r12050, %r12049, 3;
	mov.b64 	%rd8318, {%r12054, %r12053};
	shr.u64 	%rd8319, %rd8303, 6;
	xor.b64  	%rd8320, %rd8317, %rd8319;
	xor.b64  	%rd8321, %rd8320, %rd8318;
	shf.r.wrap.b32 	%r12055, %r11664, %r11663, 1;
	shf.r.wrap.b32 	%r12056, %r11663, %r11664, 1;
	mov.b64 	%rd8322, {%r12056, %r12055};
	shf.r.wrap.b32 	%r12057, %r11664, %r11663, 8;
	shf.r.wrap.b32 	%r12058, %r11663, %r11664, 8;
	mov.b64 	%rd8323, {%r12058, %r12057};
	shr.u64 	%rd8324, %rd7734, 7;
	xor.b64  	%rd8325, %rd8322, %rd8324;
	xor.b64  	%rd8326, %rd8325, %rd8323;
	add.s64 	%rd8327, %rd8238, %rd7721;
	add.s64 	%rd8328, %rd8327, %rd8321;
	add.s64 	%rd8329, %rd8328, %rd8326;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12059,%dummy}, %rd8316;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12060}, %rd8316;
	}
	shf.r.wrap.b32 	%r12061, %r12060, %r12059, 19;
	shf.r.wrap.b32 	%r12062, %r12059, %r12060, 19;
	mov.b64 	%rd8330, {%r12062, %r12061};
	shf.l.wrap.b32 	%r12063, %r12059, %r12060, 3;
	shf.l.wrap.b32 	%r12064, %r12060, %r12059, 3;
	mov.b64 	%rd8331, {%r12064, %r12063};
	shr.u64 	%rd8332, %rd8316, 6;
	xor.b64  	%rd8333, %rd8330, %rd8332;
	xor.b64  	%rd8334, %rd8333, %rd8331;
	shf.r.wrap.b32 	%r12065, %r11674, %r11673, 1;
	shf.r.wrap.b32 	%r12066, %r11673, %r11674, 1;
	mov.b64 	%rd8335, {%r12066, %r12065};
	shf.r.wrap.b32 	%r12067, %r11674, %r11673, 8;
	shf.r.wrap.b32 	%r12068, %r11673, %r11674, 8;
	mov.b64 	%rd8336, {%r12068, %r12067};
	shr.u64 	%rd8337, %rd7747, 7;
	xor.b64  	%rd8338, %rd8335, %rd8337;
	xor.b64  	%rd8339, %rd8338, %rd8336;
	add.s64 	%rd8340, %rd8251, %rd7734;
	add.s64 	%rd8341, %rd8340, %rd8334;
	add.s64 	%rd8342, %rd8341, %rd8339;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12069,%dummy}, %rd8329;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12070}, %rd8329;
	}
	shf.r.wrap.b32 	%r12071, %r12070, %r12069, 19;
	shf.r.wrap.b32 	%r12072, %r12069, %r12070, 19;
	mov.b64 	%rd8343, {%r12072, %r12071};
	shf.l.wrap.b32 	%r12073, %r12069, %r12070, 3;
	shf.l.wrap.b32 	%r12074, %r12070, %r12069, 3;
	mov.b64 	%rd8344, {%r12074, %r12073};
	shr.u64 	%rd8345, %rd8329, 6;
	xor.b64  	%rd8346, %rd8343, %rd8345;
	xor.b64  	%rd8347, %rd8346, %rd8344;
	shf.r.wrap.b32 	%r12075, %r11684, %r11683, 1;
	shf.r.wrap.b32 	%r12076, %r11683, %r11684, 1;
	mov.b64 	%rd8348, {%r12076, %r12075};
	shf.r.wrap.b32 	%r12077, %r11684, %r11683, 8;
	shf.r.wrap.b32 	%r12078, %r11683, %r11684, 8;
	mov.b64 	%rd8349, {%r12078, %r12077};
	shr.u64 	%rd8350, %rd7760, 7;
	xor.b64  	%rd8351, %rd8348, %rd8350;
	xor.b64  	%rd8352, %rd8351, %rd8349;
	add.s64 	%rd8353, %rd8264, %rd7747;
	add.s64 	%rd8354, %rd8353, %rd8347;
	add.s64 	%rd8355, %rd8354, %rd8352;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12079,%dummy}, %rd8342;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12080}, %rd8342;
	}
	shf.r.wrap.b32 	%r12081, %r12080, %r12079, 19;
	shf.r.wrap.b32 	%r12082, %r12079, %r12080, 19;
	mov.b64 	%rd8356, {%r12082, %r12081};
	shf.l.wrap.b32 	%r12083, %r12079, %r12080, 3;
	shf.l.wrap.b32 	%r12084, %r12080, %r12079, 3;
	mov.b64 	%rd8357, {%r12084, %r12083};
	shr.u64 	%rd8358, %rd8342, 6;
	xor.b64  	%rd8359, %rd8356, %rd8358;
	xor.b64  	%rd8360, %rd8359, %rd8357;
	shf.r.wrap.b32 	%r12085, %r11950, %r11949, 1;
	shf.r.wrap.b32 	%r12086, %r11949, %r11950, 1;
	mov.b64 	%rd8361, {%r12086, %r12085};
	shf.r.wrap.b32 	%r12087, %r11950, %r11949, 8;
	shf.r.wrap.b32 	%r12088, %r11949, %r11950, 8;
	mov.b64 	%rd8362, {%r12088, %r12087};
	shr.u64 	%rd8363, %rd7773, 7;
	xor.b64  	%rd8364, %rd8361, %rd8363;
	xor.b64  	%rd8365, %rd8364, %rd8362;
	add.s64 	%rd8366, %rd8277, %rd7760;
	add.s64 	%rd8367, %rd8366, %rd8360;
	add.s64 	%rd8368, %rd8367, %rd8365;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12089,%dummy}, %rd8355;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12090}, %rd8355;
	}
	shf.r.wrap.b32 	%r12091, %r12090, %r12089, 19;
	shf.r.wrap.b32 	%r12092, %r12089, %r12090, 19;
	mov.b64 	%rd8369, {%r12092, %r12091};
	shf.l.wrap.b32 	%r12093, %r12089, %r12090, 3;
	shf.l.wrap.b32 	%r12094, %r12090, %r12089, 3;
	mov.b64 	%rd8370, {%r12094, %r12093};
	shr.u64 	%rd8371, %rd8355, 6;
	xor.b64  	%rd8372, %rd8369, %rd8371;
	xor.b64  	%rd8373, %rd8372, %rd8370;
	shf.r.wrap.b32 	%r12095, %r11960, %r11959, 1;
	shf.r.wrap.b32 	%r12096, %r11959, %r11960, 1;
	mov.b64 	%rd8374, {%r12096, %r12095};
	shf.r.wrap.b32 	%r12097, %r11960, %r11959, 8;
	shf.r.wrap.b32 	%r12098, %r11959, %r11960, 8;
	mov.b64 	%rd8375, {%r12098, %r12097};
	shr.u64 	%rd8376, %rd7786, 7;
	xor.b64  	%rd8377, %rd8374, %rd8376;
	xor.b64  	%rd8378, %rd8377, %rd8375;
	add.s64 	%rd8379, %rd8290, %rd7773;
	add.s64 	%rd8380, %rd8379, %rd8373;
	add.s64 	%rd8381, %rd8380, %rd8378;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12099,%dummy}, %rd8368;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12100}, %rd8368;
	}
	shf.r.wrap.b32 	%r12101, %r12100, %r12099, 19;
	shf.r.wrap.b32 	%r12102, %r12099, %r12100, 19;
	mov.b64 	%rd8382, {%r12102, %r12101};
	shf.l.wrap.b32 	%r12103, %r12099, %r12100, 3;
	shf.l.wrap.b32 	%r12104, %r12100, %r12099, 3;
	mov.b64 	%rd8383, {%r12104, %r12103};
	shr.u64 	%rd8384, %rd8368, 6;
	xor.b64  	%rd8385, %rd8382, %rd8384;
	xor.b64  	%rd8386, %rd8385, %rd8383;
	shf.r.wrap.b32 	%r12105, %r11970, %r11969, 1;
	shf.r.wrap.b32 	%r12106, %r11969, %r11970, 1;
	mov.b64 	%rd8387, {%r12106, %r12105};
	shf.r.wrap.b32 	%r12107, %r11970, %r11969, 8;
	shf.r.wrap.b32 	%r12108, %r11969, %r11970, 8;
	mov.b64 	%rd8388, {%r12108, %r12107};
	shr.u64 	%rd8389, %rd8199, 7;
	xor.b64  	%rd8390, %rd8387, %rd8389;
	xor.b64  	%rd8391, %rd8390, %rd8388;
	add.s64 	%rd8392, %rd8303, %rd7786;
	add.s64 	%rd8393, %rd8392, %rd8386;
	add.s64 	%rd8394, %rd8393, %rd8391;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12109,%dummy}, %rd8175;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12110}, %rd8175;
	}
	shf.r.wrap.b32 	%r12111, %r12110, %r12109, 14;
	shf.r.wrap.b32 	%r12112, %r12109, %r12110, 14;
	mov.b64 	%rd8395, {%r12112, %r12111};
	shf.r.wrap.b32 	%r12113, %r12110, %r12109, 18;
	shf.r.wrap.b32 	%r12114, %r12109, %r12110, 18;
	mov.b64 	%rd8396, {%r12114, %r12113};
	xor.b64  	%rd8397, %rd8396, %rd8395;
	shf.l.wrap.b32 	%r12115, %r12109, %r12110, 23;
	shf.l.wrap.b32 	%r12116, %r12110, %r12109, 23;
	mov.b64 	%rd8398, {%r12116, %r12115};
	xor.b64  	%rd8399, %rd8397, %rd8398;
	xor.b64  	%rd8400, %rd8150, %rd8125;
	and.b64  	%rd8401, %rd8400, %rd8175;
	xor.b64  	%rd8402, %rd8401, %rd8125;
	add.s64 	%rd8403, %rd8402, %rd8100;
	add.s64 	%rd8404, %rd8403, %rd8199;
	ld.const.u64 	%rd8405, [k_sha512+512];
	add.s64 	%rd8406, %rd8404, %rd8405;
	add.s64 	%rd8407, %rd8406, %rd8399;
	add.s64 	%rd8408, %rd8407, %rd8111;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12117,%dummy}, %rd8186;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12118}, %rd8186;
	}
	shf.r.wrap.b32 	%r12119, %r12118, %r12117, 28;
	shf.r.wrap.b32 	%r12120, %r12117, %r12118, 28;
	mov.b64 	%rd8409, {%r12120, %r12119};
	shf.l.wrap.b32 	%r12121, %r12117, %r12118, 30;
	shf.l.wrap.b32 	%r12122, %r12118, %r12117, 30;
	mov.b64 	%rd8410, {%r12122, %r12121};
	xor.b64  	%rd8411, %rd8410, %rd8409;
	shf.l.wrap.b32 	%r12123, %r12117, %r12118, 25;
	shf.l.wrap.b32 	%r12124, %r12118, %r12117, 25;
	mov.b64 	%rd8412, {%r12124, %r12123};
	xor.b64  	%rd8413, %rd8411, %rd8412;
	xor.b64  	%rd8414, %rd8186, %rd8136;
	xor.b64  	%rd8415, %rd8186, %rd8161;
	and.b64  	%rd8416, %rd8415, %rd8414;
	xor.b64  	%rd8417, %rd8416, %rd8186;
	add.s64 	%rd8418, %rd8407, %rd8417;
	add.s64 	%rd8419, %rd8418, %rd8413;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12125,%dummy}, %rd8408;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12126}, %rd8408;
	}
	shf.r.wrap.b32 	%r12127, %r12126, %r12125, 14;
	shf.r.wrap.b32 	%r12128, %r12125, %r12126, 14;
	mov.b64 	%rd8420, {%r12128, %r12127};
	shf.r.wrap.b32 	%r12129, %r12126, %r12125, 18;
	shf.r.wrap.b32 	%r12130, %r12125, %r12126, 18;
	mov.b64 	%rd8421, {%r12130, %r12129};
	xor.b64  	%rd8422, %rd8421, %rd8420;
	shf.l.wrap.b32 	%r12131, %r12125, %r12126, 23;
	shf.l.wrap.b32 	%r12132, %r12126, %r12125, 23;
	mov.b64 	%rd8423, {%r12132, %r12131};
	xor.b64  	%rd8424, %rd8422, %rd8423;
	xor.b64  	%rd8425, %rd8175, %rd8150;
	and.b64  	%rd8426, %rd8408, %rd8425;
	xor.b64  	%rd8427, %rd8426, %rd8150;
	add.s64 	%rd8428, %rd8212, %rd8125;
	ld.const.u64 	%rd8429, [k_sha512+520];
	add.s64 	%rd8430, %rd8428, %rd8429;
	add.s64 	%rd8431, %rd8430, %rd8427;
	add.s64 	%rd8432, %rd8431, %rd8424;
	add.s64 	%rd8433, %rd8432, %rd8136;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12133,%dummy}, %rd8419;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12134}, %rd8419;
	}
	shf.r.wrap.b32 	%r12135, %r12134, %r12133, 28;
	shf.r.wrap.b32 	%r12136, %r12133, %r12134, 28;
	mov.b64 	%rd8434, {%r12136, %r12135};
	shf.l.wrap.b32 	%r12137, %r12133, %r12134, 30;
	shf.l.wrap.b32 	%r12138, %r12134, %r12133, 30;
	mov.b64 	%rd8435, {%r12138, %r12137};
	xor.b64  	%rd8436, %rd8435, %rd8434;
	shf.l.wrap.b32 	%r12139, %r12133, %r12134, 25;
	shf.l.wrap.b32 	%r12140, %r12134, %r12133, 25;
	mov.b64 	%rd8437, {%r12140, %r12139};
	xor.b64  	%rd8438, %rd8436, %rd8437;
	xor.b64  	%rd8439, %rd8419, %rd8161;
	xor.b64  	%rd8440, %rd8419, %rd8186;
	and.b64  	%rd8441, %rd8440, %rd8439;
	xor.b64  	%rd8442, %rd8441, %rd8419;
	add.s64 	%rd8443, %rd8432, %rd8442;
	add.s64 	%rd8444, %rd8443, %rd8438;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12141,%dummy}, %rd8433;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12142}, %rd8433;
	}
	shf.r.wrap.b32 	%r12143, %r12142, %r12141, 14;
	shf.r.wrap.b32 	%r12144, %r12141, %r12142, 14;
	mov.b64 	%rd8445, {%r12144, %r12143};
	shf.r.wrap.b32 	%r12145, %r12142, %r12141, 18;
	shf.r.wrap.b32 	%r12146, %r12141, %r12142, 18;
	mov.b64 	%rd8446, {%r12146, %r12145};
	xor.b64  	%rd8447, %rd8446, %rd8445;
	shf.l.wrap.b32 	%r12147, %r12141, %r12142, 23;
	shf.l.wrap.b32 	%r12148, %r12142, %r12141, 23;
	mov.b64 	%rd8448, {%r12148, %r12147};
	xor.b64  	%rd8449, %rd8447, %rd8448;
	xor.b64  	%rd8450, %rd8408, %rd8175;
	and.b64  	%rd8451, %rd8433, %rd8450;
	xor.b64  	%rd8452, %rd8451, %rd8175;
	add.s64 	%rd8453, %rd8225, %rd8150;
	ld.const.u64 	%rd8454, [k_sha512+528];
	add.s64 	%rd8455, %rd8453, %rd8454;
	add.s64 	%rd8456, %rd8455, %rd8452;
	add.s64 	%rd8457, %rd8456, %rd8449;
	add.s64 	%rd8458, %rd8457, %rd8161;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12149,%dummy}, %rd8444;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12150}, %rd8444;
	}
	shf.r.wrap.b32 	%r12151, %r12150, %r12149, 28;
	shf.r.wrap.b32 	%r12152, %r12149, %r12150, 28;
	mov.b64 	%rd8459, {%r12152, %r12151};
	shf.l.wrap.b32 	%r12153, %r12149, %r12150, 30;
	shf.l.wrap.b32 	%r12154, %r12150, %r12149, 30;
	mov.b64 	%rd8460, {%r12154, %r12153};
	xor.b64  	%rd8461, %rd8460, %rd8459;
	shf.l.wrap.b32 	%r12155, %r12149, %r12150, 25;
	shf.l.wrap.b32 	%r12156, %r12150, %r12149, 25;
	mov.b64 	%rd8462, {%r12156, %r12155};
	xor.b64  	%rd8463, %rd8461, %rd8462;
	xor.b64  	%rd8464, %rd8444, %rd8186;
	xor.b64  	%rd8465, %rd8444, %rd8419;
	and.b64  	%rd8466, %rd8465, %rd8464;
	xor.b64  	%rd8467, %rd8466, %rd8444;
	add.s64 	%rd8468, %rd8457, %rd8467;
	add.s64 	%rd8469, %rd8468, %rd8463;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12157,%dummy}, %rd8458;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12158}, %rd8458;
	}
	shf.r.wrap.b32 	%r12159, %r12158, %r12157, 14;
	shf.r.wrap.b32 	%r12160, %r12157, %r12158, 14;
	mov.b64 	%rd8470, {%r12160, %r12159};
	shf.r.wrap.b32 	%r12161, %r12158, %r12157, 18;
	shf.r.wrap.b32 	%r12162, %r12157, %r12158, 18;
	mov.b64 	%rd8471, {%r12162, %r12161};
	xor.b64  	%rd8472, %rd8471, %rd8470;
	shf.l.wrap.b32 	%r12163, %r12157, %r12158, 23;
	shf.l.wrap.b32 	%r12164, %r12158, %r12157, 23;
	mov.b64 	%rd8473, {%r12164, %r12163};
	xor.b64  	%rd8474, %rd8472, %rd8473;
	xor.b64  	%rd8475, %rd8433, %rd8408;
	and.b64  	%rd8476, %rd8458, %rd8475;
	xor.b64  	%rd8477, %rd8476, %rd8408;
	add.s64 	%rd8478, %rd8238, %rd8175;
	ld.const.u64 	%rd8479, [k_sha512+536];
	add.s64 	%rd8480, %rd8478, %rd8479;
	add.s64 	%rd8481, %rd8480, %rd8477;
	add.s64 	%rd8482, %rd8481, %rd8474;
	add.s64 	%rd8483, %rd8482, %rd8186;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12165,%dummy}, %rd8469;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12166}, %rd8469;
	}
	shf.r.wrap.b32 	%r12167, %r12166, %r12165, 28;
	shf.r.wrap.b32 	%r12168, %r12165, %r12166, 28;
	mov.b64 	%rd8484, {%r12168, %r12167};
	shf.l.wrap.b32 	%r12169, %r12165, %r12166, 30;
	shf.l.wrap.b32 	%r12170, %r12166, %r12165, 30;
	mov.b64 	%rd8485, {%r12170, %r12169};
	xor.b64  	%rd8486, %rd8485, %rd8484;
	shf.l.wrap.b32 	%r12171, %r12165, %r12166, 25;
	shf.l.wrap.b32 	%r12172, %r12166, %r12165, 25;
	mov.b64 	%rd8487, {%r12172, %r12171};
	xor.b64  	%rd8488, %rd8486, %rd8487;
	xor.b64  	%rd8489, %rd8469, %rd8419;
	xor.b64  	%rd8490, %rd8469, %rd8444;
	and.b64  	%rd8491, %rd8490, %rd8489;
	xor.b64  	%rd8492, %rd8491, %rd8469;
	add.s64 	%rd8493, %rd8482, %rd8492;
	add.s64 	%rd8494, %rd8493, %rd8488;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12173,%dummy}, %rd8483;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12174}, %rd8483;
	}
	shf.r.wrap.b32 	%r12175, %r12174, %r12173, 14;
	shf.r.wrap.b32 	%r12176, %r12173, %r12174, 14;
	mov.b64 	%rd8495, {%r12176, %r12175};
	shf.r.wrap.b32 	%r12177, %r12174, %r12173, 18;
	shf.r.wrap.b32 	%r12178, %r12173, %r12174, 18;
	mov.b64 	%rd8496, {%r12178, %r12177};
	xor.b64  	%rd8497, %rd8496, %rd8495;
	shf.l.wrap.b32 	%r12179, %r12173, %r12174, 23;
	shf.l.wrap.b32 	%r12180, %r12174, %r12173, 23;
	mov.b64 	%rd8498, {%r12180, %r12179};
	xor.b64  	%rd8499, %rd8497, %rd8498;
	xor.b64  	%rd8500, %rd8458, %rd8433;
	and.b64  	%rd8501, %rd8483, %rd8500;
	xor.b64  	%rd8502, %rd8501, %rd8433;
	add.s64 	%rd8503, %rd8408, %rd8251;
	ld.const.u64 	%rd8504, [k_sha512+544];
	add.s64 	%rd8505, %rd8503, %rd8504;
	add.s64 	%rd8506, %rd8505, %rd8502;
	add.s64 	%rd8507, %rd8506, %rd8499;
	add.s64 	%rd8508, %rd8507, %rd8419;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12181,%dummy}, %rd8494;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12182}, %rd8494;
	}
	shf.r.wrap.b32 	%r12183, %r12182, %r12181, 28;
	shf.r.wrap.b32 	%r12184, %r12181, %r12182, 28;
	mov.b64 	%rd8509, {%r12184, %r12183};
	shf.l.wrap.b32 	%r12185, %r12181, %r12182, 30;
	shf.l.wrap.b32 	%r12186, %r12182, %r12181, 30;
	mov.b64 	%rd8510, {%r12186, %r12185};
	xor.b64  	%rd8511, %rd8510, %rd8509;
	shf.l.wrap.b32 	%r12187, %r12181, %r12182, 25;
	shf.l.wrap.b32 	%r12188, %r12182, %r12181, 25;
	mov.b64 	%rd8512, {%r12188, %r12187};
	xor.b64  	%rd8513, %rd8511, %rd8512;
	xor.b64  	%rd8514, %rd8494, %rd8444;
	xor.b64  	%rd8515, %rd8494, %rd8469;
	and.b64  	%rd8516, %rd8515, %rd8514;
	xor.b64  	%rd8517, %rd8516, %rd8494;
	add.s64 	%rd8518, %rd8507, %rd8517;
	add.s64 	%rd8519, %rd8518, %rd8513;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12189,%dummy}, %rd8508;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12190}, %rd8508;
	}
	shf.r.wrap.b32 	%r12191, %r12190, %r12189, 14;
	shf.r.wrap.b32 	%r12192, %r12189, %r12190, 14;
	mov.b64 	%rd8520, {%r12192, %r12191};
	shf.r.wrap.b32 	%r12193, %r12190, %r12189, 18;
	shf.r.wrap.b32 	%r12194, %r12189, %r12190, 18;
	mov.b64 	%rd8521, {%r12194, %r12193};
	xor.b64  	%rd8522, %rd8521, %rd8520;
	shf.l.wrap.b32 	%r12195, %r12189, %r12190, 23;
	shf.l.wrap.b32 	%r12196, %r12190, %r12189, 23;
	mov.b64 	%rd8523, {%r12196, %r12195};
	xor.b64  	%rd8524, %rd8522, %rd8523;
	xor.b64  	%rd8525, %rd8483, %rd8458;
	and.b64  	%rd8526, %rd8508, %rd8525;
	xor.b64  	%rd8527, %rd8526, %rd8458;
	add.s64 	%rd8528, %rd8433, %rd8264;
	ld.const.u64 	%rd8529, [k_sha512+552];
	add.s64 	%rd8530, %rd8528, %rd8529;
	add.s64 	%rd8531, %rd8530, %rd8527;
	add.s64 	%rd8532, %rd8531, %rd8524;
	add.s64 	%rd8533, %rd8532, %rd8444;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12197,%dummy}, %rd8519;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12198}, %rd8519;
	}
	shf.r.wrap.b32 	%r12199, %r12198, %r12197, 28;
	shf.r.wrap.b32 	%r12200, %r12197, %r12198, 28;
	mov.b64 	%rd8534, {%r12200, %r12199};
	shf.l.wrap.b32 	%r12201, %r12197, %r12198, 30;
	shf.l.wrap.b32 	%r12202, %r12198, %r12197, 30;
	mov.b64 	%rd8535, {%r12202, %r12201};
	xor.b64  	%rd8536, %rd8535, %rd8534;
	shf.l.wrap.b32 	%r12203, %r12197, %r12198, 25;
	shf.l.wrap.b32 	%r12204, %r12198, %r12197, 25;
	mov.b64 	%rd8537, {%r12204, %r12203};
	xor.b64  	%rd8538, %rd8536, %rd8537;
	xor.b64  	%rd8539, %rd8519, %rd8469;
	xor.b64  	%rd8540, %rd8519, %rd8494;
	and.b64  	%rd8541, %rd8540, %rd8539;
	xor.b64  	%rd8542, %rd8541, %rd8519;
	add.s64 	%rd8543, %rd8532, %rd8542;
	add.s64 	%rd8544, %rd8543, %rd8538;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12205,%dummy}, %rd8533;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12206}, %rd8533;
	}
	shf.r.wrap.b32 	%r12207, %r12206, %r12205, 14;
	shf.r.wrap.b32 	%r12208, %r12205, %r12206, 14;
	mov.b64 	%rd8545, {%r12208, %r12207};
	shf.r.wrap.b32 	%r12209, %r12206, %r12205, 18;
	shf.r.wrap.b32 	%r12210, %r12205, %r12206, 18;
	mov.b64 	%rd8546, {%r12210, %r12209};
	xor.b64  	%rd8547, %rd8546, %rd8545;
	shf.l.wrap.b32 	%r12211, %r12205, %r12206, 23;
	shf.l.wrap.b32 	%r12212, %r12206, %r12205, 23;
	mov.b64 	%rd8548, {%r12212, %r12211};
	xor.b64  	%rd8549, %rd8547, %rd8548;
	xor.b64  	%rd8550, %rd8508, %rd8483;
	and.b64  	%rd8551, %rd8533, %rd8550;
	xor.b64  	%rd8552, %rd8551, %rd8483;
	add.s64 	%rd8553, %rd8458, %rd8277;
	ld.const.u64 	%rd8554, [k_sha512+560];
	add.s64 	%rd8555, %rd8553, %rd8554;
	add.s64 	%rd8556, %rd8555, %rd8552;
	add.s64 	%rd8557, %rd8556, %rd8549;
	add.s64 	%rd8558, %rd8557, %rd8469;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12213,%dummy}, %rd8544;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12214}, %rd8544;
	}
	shf.r.wrap.b32 	%r12215, %r12214, %r12213, 28;
	shf.r.wrap.b32 	%r12216, %r12213, %r12214, 28;
	mov.b64 	%rd8559, {%r12216, %r12215};
	shf.l.wrap.b32 	%r12217, %r12213, %r12214, 30;
	shf.l.wrap.b32 	%r12218, %r12214, %r12213, 30;
	mov.b64 	%rd8560, {%r12218, %r12217};
	xor.b64  	%rd8561, %rd8560, %rd8559;
	shf.l.wrap.b32 	%r12219, %r12213, %r12214, 25;
	shf.l.wrap.b32 	%r12220, %r12214, %r12213, 25;
	mov.b64 	%rd8562, {%r12220, %r12219};
	xor.b64  	%rd8563, %rd8561, %rd8562;
	xor.b64  	%rd8564, %rd8544, %rd8494;
	xor.b64  	%rd8565, %rd8544, %rd8519;
	and.b64  	%rd8566, %rd8565, %rd8564;
	xor.b64  	%rd8567, %rd8566, %rd8544;
	add.s64 	%rd8568, %rd8557, %rd8567;
	add.s64 	%rd8569, %rd8568, %rd8563;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12221,%dummy}, %rd8558;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12222}, %rd8558;
	}
	shf.r.wrap.b32 	%r12223, %r12222, %r12221, 14;
	shf.r.wrap.b32 	%r12224, %r12221, %r12222, 14;
	mov.b64 	%rd8570, {%r12224, %r12223};
	shf.r.wrap.b32 	%r12225, %r12222, %r12221, 18;
	shf.r.wrap.b32 	%r12226, %r12221, %r12222, 18;
	mov.b64 	%rd8571, {%r12226, %r12225};
	xor.b64  	%rd8572, %rd8571, %rd8570;
	shf.l.wrap.b32 	%r12227, %r12221, %r12222, 23;
	shf.l.wrap.b32 	%r12228, %r12222, %r12221, 23;
	mov.b64 	%rd8573, {%r12228, %r12227};
	xor.b64  	%rd8574, %rd8572, %rd8573;
	xor.b64  	%rd8575, %rd8533, %rd8508;
	and.b64  	%rd8576, %rd8558, %rd8575;
	xor.b64  	%rd8577, %rd8576, %rd8508;
	add.s64 	%rd8578, %rd8483, %rd8290;
	ld.const.u64 	%rd8579, [k_sha512+568];
	add.s64 	%rd8580, %rd8578, %rd8579;
	add.s64 	%rd8581, %rd8580, %rd8577;
	add.s64 	%rd8582, %rd8581, %rd8574;
	add.s64 	%rd8583, %rd8582, %rd8494;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12229,%dummy}, %rd8569;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12230}, %rd8569;
	}
	shf.r.wrap.b32 	%r12231, %r12230, %r12229, 28;
	shf.r.wrap.b32 	%r12232, %r12229, %r12230, 28;
	mov.b64 	%rd8584, {%r12232, %r12231};
	shf.l.wrap.b32 	%r12233, %r12229, %r12230, 30;
	shf.l.wrap.b32 	%r12234, %r12230, %r12229, 30;
	mov.b64 	%rd8585, {%r12234, %r12233};
	xor.b64  	%rd8586, %rd8585, %rd8584;
	shf.l.wrap.b32 	%r12235, %r12229, %r12230, 25;
	shf.l.wrap.b32 	%r12236, %r12230, %r12229, 25;
	mov.b64 	%rd8587, {%r12236, %r12235};
	xor.b64  	%rd8588, %rd8586, %rd8587;
	xor.b64  	%rd8589, %rd8569, %rd8519;
	xor.b64  	%rd8590, %rd8569, %rd8544;
	and.b64  	%rd8591, %rd8590, %rd8589;
	xor.b64  	%rd8592, %rd8591, %rd8569;
	add.s64 	%rd8593, %rd8582, %rd8592;
	add.s64 	%rd8594, %rd8593, %rd8588;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12237,%dummy}, %rd8583;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12238}, %rd8583;
	}
	shf.r.wrap.b32 	%r12239, %r12238, %r12237, 14;
	shf.r.wrap.b32 	%r12240, %r12237, %r12238, 14;
	mov.b64 	%rd8595, {%r12240, %r12239};
	shf.r.wrap.b32 	%r12241, %r12238, %r12237, 18;
	shf.r.wrap.b32 	%r12242, %r12237, %r12238, 18;
	mov.b64 	%rd8596, {%r12242, %r12241};
	xor.b64  	%rd8597, %rd8596, %rd8595;
	shf.l.wrap.b32 	%r12243, %r12237, %r12238, 23;
	shf.l.wrap.b32 	%r12244, %r12238, %r12237, 23;
	mov.b64 	%rd8598, {%r12244, %r12243};
	xor.b64  	%rd8599, %rd8597, %rd8598;
	xor.b64  	%rd8600, %rd8558, %rd8533;
	and.b64  	%rd8601, %rd8583, %rd8600;
	xor.b64  	%rd8602, %rd8601, %rd8533;
	add.s64 	%rd8603, %rd8508, %rd8303;
	ld.const.u64 	%rd8604, [k_sha512+576];
	add.s64 	%rd8605, %rd8603, %rd8604;
	add.s64 	%rd8606, %rd8605, %rd8602;
	add.s64 	%rd8607, %rd8606, %rd8599;
	add.s64 	%rd8608, %rd8607, %rd8519;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12245,%dummy}, %rd8594;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12246}, %rd8594;
	}
	shf.r.wrap.b32 	%r12247, %r12246, %r12245, 28;
	shf.r.wrap.b32 	%r12248, %r12245, %r12246, 28;
	mov.b64 	%rd8609, {%r12248, %r12247};
	shf.l.wrap.b32 	%r12249, %r12245, %r12246, 30;
	shf.l.wrap.b32 	%r12250, %r12246, %r12245, 30;
	mov.b64 	%rd8610, {%r12250, %r12249};
	xor.b64  	%rd8611, %rd8610, %rd8609;
	shf.l.wrap.b32 	%r12251, %r12245, %r12246, 25;
	shf.l.wrap.b32 	%r12252, %r12246, %r12245, 25;
	mov.b64 	%rd8612, {%r12252, %r12251};
	xor.b64  	%rd8613, %rd8611, %rd8612;
	xor.b64  	%rd8614, %rd8594, %rd8544;
	xor.b64  	%rd8615, %rd8594, %rd8569;
	and.b64  	%rd8616, %rd8615, %rd8614;
	xor.b64  	%rd8617, %rd8616, %rd8594;
	add.s64 	%rd8618, %rd8607, %rd8617;
	add.s64 	%rd8619, %rd8618, %rd8613;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12253,%dummy}, %rd8608;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12254}, %rd8608;
	}
	shf.r.wrap.b32 	%r12255, %r12254, %r12253, 14;
	shf.r.wrap.b32 	%r12256, %r12253, %r12254, 14;
	mov.b64 	%rd8620, {%r12256, %r12255};
	shf.r.wrap.b32 	%r12257, %r12254, %r12253, 18;
	shf.r.wrap.b32 	%r12258, %r12253, %r12254, 18;
	mov.b64 	%rd8621, {%r12258, %r12257};
	xor.b64  	%rd8622, %rd8621, %rd8620;
	shf.l.wrap.b32 	%r12259, %r12253, %r12254, 23;
	shf.l.wrap.b32 	%r12260, %r12254, %r12253, 23;
	mov.b64 	%rd8623, {%r12260, %r12259};
	xor.b64  	%rd8624, %rd8622, %rd8623;
	xor.b64  	%rd8625, %rd8583, %rd8558;
	and.b64  	%rd8626, %rd8608, %rd8625;
	xor.b64  	%rd8627, %rd8626, %rd8558;
	add.s64 	%rd8628, %rd8533, %rd8316;
	ld.const.u64 	%rd8629, [k_sha512+584];
	add.s64 	%rd8630, %rd8628, %rd8629;
	add.s64 	%rd8631, %rd8630, %rd8627;
	add.s64 	%rd8632, %rd8631, %rd8624;
	add.s64 	%rd8633, %rd8632, %rd8544;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12261,%dummy}, %rd8619;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12262}, %rd8619;
	}
	shf.r.wrap.b32 	%r12263, %r12262, %r12261, 28;
	shf.r.wrap.b32 	%r12264, %r12261, %r12262, 28;
	mov.b64 	%rd8634, {%r12264, %r12263};
	shf.l.wrap.b32 	%r12265, %r12261, %r12262, 30;
	shf.l.wrap.b32 	%r12266, %r12262, %r12261, 30;
	mov.b64 	%rd8635, {%r12266, %r12265};
	xor.b64  	%rd8636, %rd8635, %rd8634;
	shf.l.wrap.b32 	%r12267, %r12261, %r12262, 25;
	shf.l.wrap.b32 	%r12268, %r12262, %r12261, 25;
	mov.b64 	%rd8637, {%r12268, %r12267};
	xor.b64  	%rd8638, %rd8636, %rd8637;
	xor.b64  	%rd8639, %rd8619, %rd8569;
	xor.b64  	%rd8640, %rd8619, %rd8594;
	and.b64  	%rd8641, %rd8640, %rd8639;
	xor.b64  	%rd8642, %rd8641, %rd8619;
	add.s64 	%rd8643, %rd8632, %rd8642;
	add.s64 	%rd8644, %rd8643, %rd8638;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12269,%dummy}, %rd8633;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12270}, %rd8633;
	}
	shf.r.wrap.b32 	%r12271, %r12270, %r12269, 14;
	shf.r.wrap.b32 	%r12272, %r12269, %r12270, 14;
	mov.b64 	%rd8645, {%r12272, %r12271};
	shf.r.wrap.b32 	%r12273, %r12270, %r12269, 18;
	shf.r.wrap.b32 	%r12274, %r12269, %r12270, 18;
	mov.b64 	%rd8646, {%r12274, %r12273};
	xor.b64  	%rd8647, %rd8646, %rd8645;
	shf.l.wrap.b32 	%r12275, %r12269, %r12270, 23;
	shf.l.wrap.b32 	%r12276, %r12270, %r12269, 23;
	mov.b64 	%rd8648, {%r12276, %r12275};
	xor.b64  	%rd8649, %rd8647, %rd8648;
	xor.b64  	%rd8650, %rd8608, %rd8583;
	and.b64  	%rd8651, %rd8633, %rd8650;
	xor.b64  	%rd8652, %rd8651, %rd8583;
	add.s64 	%rd8653, %rd8558, %rd8329;
	ld.const.u64 	%rd8654, [k_sha512+592];
	add.s64 	%rd8655, %rd8653, %rd8654;
	add.s64 	%rd8656, %rd8655, %rd8652;
	add.s64 	%rd8657, %rd8656, %rd8649;
	add.s64 	%rd8658, %rd8657, %rd8569;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12277,%dummy}, %rd8644;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12278}, %rd8644;
	}
	shf.r.wrap.b32 	%r12279, %r12278, %r12277, 28;
	shf.r.wrap.b32 	%r12280, %r12277, %r12278, 28;
	mov.b64 	%rd8659, {%r12280, %r12279};
	shf.l.wrap.b32 	%r12281, %r12277, %r12278, 30;
	shf.l.wrap.b32 	%r12282, %r12278, %r12277, 30;
	mov.b64 	%rd8660, {%r12282, %r12281};
	xor.b64  	%rd8661, %rd8660, %rd8659;
	shf.l.wrap.b32 	%r12283, %r12277, %r12278, 25;
	shf.l.wrap.b32 	%r12284, %r12278, %r12277, 25;
	mov.b64 	%rd8662, {%r12284, %r12283};
	xor.b64  	%rd8663, %rd8661, %rd8662;
	xor.b64  	%rd8664, %rd8644, %rd8594;
	xor.b64  	%rd8665, %rd8644, %rd8619;
	and.b64  	%rd8666, %rd8665, %rd8664;
	xor.b64  	%rd8667, %rd8666, %rd8644;
	add.s64 	%rd8668, %rd8657, %rd8667;
	add.s64 	%rd8669, %rd8668, %rd8663;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12285,%dummy}, %rd8658;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12286}, %rd8658;
	}
	shf.r.wrap.b32 	%r12287, %r12286, %r12285, 14;
	shf.r.wrap.b32 	%r12288, %r12285, %r12286, 14;
	mov.b64 	%rd8670, {%r12288, %r12287};
	shf.r.wrap.b32 	%r12289, %r12286, %r12285, 18;
	shf.r.wrap.b32 	%r12290, %r12285, %r12286, 18;
	mov.b64 	%rd8671, {%r12290, %r12289};
	xor.b64  	%rd8672, %rd8671, %rd8670;
	shf.l.wrap.b32 	%r12291, %r12285, %r12286, 23;
	shf.l.wrap.b32 	%r12292, %r12286, %r12285, 23;
	mov.b64 	%rd8673, {%r12292, %r12291};
	xor.b64  	%rd8674, %rd8672, %rd8673;
	xor.b64  	%rd8675, %rd8633, %rd8608;
	and.b64  	%rd8676, %rd8658, %rd8675;
	xor.b64  	%rd8677, %rd8676, %rd8608;
	add.s64 	%rd8678, %rd8583, %rd8342;
	ld.const.u64 	%rd8679, [k_sha512+600];
	add.s64 	%rd8680, %rd8678, %rd8679;
	add.s64 	%rd8681, %rd8680, %rd8677;
	add.s64 	%rd8682, %rd8681, %rd8674;
	add.s64 	%rd8683, %rd8682, %rd8594;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12293,%dummy}, %rd8669;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12294}, %rd8669;
	}
	shf.r.wrap.b32 	%r12295, %r12294, %r12293, 28;
	shf.r.wrap.b32 	%r12296, %r12293, %r12294, 28;
	mov.b64 	%rd8684, {%r12296, %r12295};
	shf.l.wrap.b32 	%r12297, %r12293, %r12294, 30;
	shf.l.wrap.b32 	%r12298, %r12294, %r12293, 30;
	mov.b64 	%rd8685, {%r12298, %r12297};
	xor.b64  	%rd8686, %rd8685, %rd8684;
	shf.l.wrap.b32 	%r12299, %r12293, %r12294, 25;
	shf.l.wrap.b32 	%r12300, %r12294, %r12293, 25;
	mov.b64 	%rd8687, {%r12300, %r12299};
	xor.b64  	%rd8688, %rd8686, %rd8687;
	xor.b64  	%rd8689, %rd8669, %rd8619;
	xor.b64  	%rd8690, %rd8669, %rd8644;
	and.b64  	%rd8691, %rd8690, %rd8689;
	xor.b64  	%rd8692, %rd8691, %rd8669;
	add.s64 	%rd8693, %rd8682, %rd8692;
	add.s64 	%rd8694, %rd8693, %rd8688;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12301,%dummy}, %rd8683;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12302}, %rd8683;
	}
	shf.r.wrap.b32 	%r12303, %r12302, %r12301, 14;
	shf.r.wrap.b32 	%r12304, %r12301, %r12302, 14;
	mov.b64 	%rd8695, {%r12304, %r12303};
	shf.r.wrap.b32 	%r12305, %r12302, %r12301, 18;
	shf.r.wrap.b32 	%r12306, %r12301, %r12302, 18;
	mov.b64 	%rd8696, {%r12306, %r12305};
	xor.b64  	%rd8697, %rd8696, %rd8695;
	shf.l.wrap.b32 	%r12307, %r12301, %r12302, 23;
	shf.l.wrap.b32 	%r12308, %r12302, %r12301, 23;
	mov.b64 	%rd8698, {%r12308, %r12307};
	xor.b64  	%rd8699, %rd8697, %rd8698;
	xor.b64  	%rd8700, %rd8658, %rd8633;
	and.b64  	%rd8701, %rd8683, %rd8700;
	xor.b64  	%rd8702, %rd8701, %rd8633;
	add.s64 	%rd8703, %rd8608, %rd8355;
	ld.const.u64 	%rd8704, [k_sha512+608];
	add.s64 	%rd8705, %rd8703, %rd8704;
	add.s64 	%rd8706, %rd8705, %rd8702;
	add.s64 	%rd8707, %rd8706, %rd8699;
	add.s64 	%rd8708, %rd8707, %rd8619;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12309,%dummy}, %rd8694;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12310}, %rd8694;
	}
	shf.r.wrap.b32 	%r12311, %r12310, %r12309, 28;
	shf.r.wrap.b32 	%r12312, %r12309, %r12310, 28;
	mov.b64 	%rd8709, {%r12312, %r12311};
	shf.l.wrap.b32 	%r12313, %r12309, %r12310, 30;
	shf.l.wrap.b32 	%r12314, %r12310, %r12309, 30;
	mov.b64 	%rd8710, {%r12314, %r12313};
	xor.b64  	%rd8711, %rd8710, %rd8709;
	shf.l.wrap.b32 	%r12315, %r12309, %r12310, 25;
	shf.l.wrap.b32 	%r12316, %r12310, %r12309, 25;
	mov.b64 	%rd8712, {%r12316, %r12315};
	xor.b64  	%rd8713, %rd8711, %rd8712;
	xor.b64  	%rd8714, %rd8694, %rd8644;
	xor.b64  	%rd8715, %rd8694, %rd8669;
	and.b64  	%rd8716, %rd8715, %rd8714;
	xor.b64  	%rd8717, %rd8716, %rd8694;
	add.s64 	%rd8718, %rd8707, %rd8717;
	add.s64 	%rd8719, %rd8718, %rd8713;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12317,%dummy}, %rd8708;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12318}, %rd8708;
	}
	shf.r.wrap.b32 	%r12319, %r12318, %r12317, 14;
	shf.r.wrap.b32 	%r12320, %r12317, %r12318, 14;
	mov.b64 	%rd8720, {%r12320, %r12319};
	shf.r.wrap.b32 	%r12321, %r12318, %r12317, 18;
	shf.r.wrap.b32 	%r12322, %r12317, %r12318, 18;
	mov.b64 	%rd8721, {%r12322, %r12321};
	xor.b64  	%rd8722, %rd8721, %rd8720;
	shf.l.wrap.b32 	%r12323, %r12317, %r12318, 23;
	shf.l.wrap.b32 	%r12324, %r12318, %r12317, 23;
	mov.b64 	%rd8723, {%r12324, %r12323};
	xor.b64  	%rd8724, %rd8722, %rd8723;
	xor.b64  	%rd8725, %rd8683, %rd8658;
	and.b64  	%rd8726, %rd8708, %rd8725;
	xor.b64  	%rd8727, %rd8726, %rd8658;
	add.s64 	%rd8728, %rd8633, %rd8368;
	ld.const.u64 	%rd8729, [k_sha512+616];
	add.s64 	%rd8730, %rd8728, %rd8729;
	add.s64 	%rd8731, %rd8730, %rd8727;
	add.s64 	%rd8732, %rd8731, %rd8724;
	add.s64 	%rd8733, %rd8732, %rd8644;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12325,%dummy}, %rd8719;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12326}, %rd8719;
	}
	shf.r.wrap.b32 	%r12327, %r12326, %r12325, 28;
	shf.r.wrap.b32 	%r12328, %r12325, %r12326, 28;
	mov.b64 	%rd8734, {%r12328, %r12327};
	shf.l.wrap.b32 	%r12329, %r12325, %r12326, 30;
	shf.l.wrap.b32 	%r12330, %r12326, %r12325, 30;
	mov.b64 	%rd8735, {%r12330, %r12329};
	xor.b64  	%rd8736, %rd8735, %rd8734;
	shf.l.wrap.b32 	%r12331, %r12325, %r12326, 25;
	shf.l.wrap.b32 	%r12332, %r12326, %r12325, 25;
	mov.b64 	%rd8737, {%r12332, %r12331};
	xor.b64  	%rd8738, %rd8736, %rd8737;
	xor.b64  	%rd8739, %rd8719, %rd8669;
	xor.b64  	%rd8740, %rd8719, %rd8694;
	and.b64  	%rd8741, %rd8740, %rd8739;
	xor.b64  	%rd8742, %rd8741, %rd8719;
	add.s64 	%rd8743, %rd8732, %rd8742;
	add.s64 	%rd8744, %rd8743, %rd8738;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12333,%dummy}, %rd8733;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12334}, %rd8733;
	}
	shf.r.wrap.b32 	%r12335, %r12334, %r12333, 14;
	shf.r.wrap.b32 	%r12336, %r12333, %r12334, 14;
	mov.b64 	%rd8745, {%r12336, %r12335};
	shf.r.wrap.b32 	%r12337, %r12334, %r12333, 18;
	shf.r.wrap.b32 	%r12338, %r12333, %r12334, 18;
	mov.b64 	%rd8746, {%r12338, %r12337};
	xor.b64  	%rd8747, %rd8746, %rd8745;
	shf.l.wrap.b32 	%r12339, %r12333, %r12334, 23;
	shf.l.wrap.b32 	%r12340, %r12334, %r12333, 23;
	mov.b64 	%rd8748, {%r12340, %r12339};
	xor.b64  	%rd8749, %rd8747, %rd8748;
	xor.b64  	%rd8750, %rd8708, %rd8683;
	and.b64  	%rd8751, %rd8733, %rd8750;
	xor.b64  	%rd8752, %rd8751, %rd8683;
	add.s64 	%rd8753, %rd8658, %rd8381;
	ld.const.u64 	%rd8754, [k_sha512+624];
	add.s64 	%rd8755, %rd8753, %rd8754;
	add.s64 	%rd8756, %rd8755, %rd8752;
	add.s64 	%rd8757, %rd8756, %rd8749;
	add.s64 	%rd8758, %rd8757, %rd8669;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12341,%dummy}, %rd8744;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12342}, %rd8744;
	}
	shf.r.wrap.b32 	%r12343, %r12342, %r12341, 28;
	shf.r.wrap.b32 	%r12344, %r12341, %r12342, 28;
	mov.b64 	%rd8759, {%r12344, %r12343};
	shf.l.wrap.b32 	%r12345, %r12341, %r12342, 30;
	shf.l.wrap.b32 	%r12346, %r12342, %r12341, 30;
	mov.b64 	%rd8760, {%r12346, %r12345};
	xor.b64  	%rd8761, %rd8760, %rd8759;
	shf.l.wrap.b32 	%r12347, %r12341, %r12342, 25;
	shf.l.wrap.b32 	%r12348, %r12342, %r12341, 25;
	mov.b64 	%rd8762, {%r12348, %r12347};
	xor.b64  	%rd8763, %rd8761, %rd8762;
	xor.b64  	%rd8764, %rd8744, %rd8694;
	xor.b64  	%rd8765, %rd8744, %rd8719;
	and.b64  	%rd8766, %rd8765, %rd8764;
	xor.b64  	%rd8767, %rd8766, %rd8744;
	add.s64 	%rd8768, %rd8757, %rd8767;
	add.s64 	%rd8769, %rd8768, %rd8763;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12349,%dummy}, %rd8758;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12350}, %rd8758;
	}
	shf.r.wrap.b32 	%r12351, %r12350, %r12349, 14;
	shf.r.wrap.b32 	%r12352, %r12349, %r12350, 14;
	mov.b64 	%rd8770, {%r12352, %r12351};
	shf.r.wrap.b32 	%r12353, %r12350, %r12349, 18;
	shf.r.wrap.b32 	%r12354, %r12349, %r12350, 18;
	mov.b64 	%rd8771, {%r12354, %r12353};
	xor.b64  	%rd8772, %rd8771, %rd8770;
	shf.l.wrap.b32 	%r12355, %r12349, %r12350, 23;
	shf.l.wrap.b32 	%r12356, %r12350, %r12349, 23;
	mov.b64 	%rd8773, {%r12356, %r12355};
	xor.b64  	%rd8774, %rd8772, %rd8773;
	xor.b64  	%rd8775, %rd8733, %rd8708;
	and.b64  	%rd8776, %rd8758, %rd8775;
	xor.b64  	%rd8777, %rd8776, %rd8708;
	add.s64 	%rd8778, %rd8683, %rd8394;
	ld.const.u64 	%rd8779, [k_sha512+632];
	add.s64 	%rd8780, %rd8778, %rd8779;
	add.s64 	%rd8781, %rd8780, %rd8777;
	add.s64 	%rd8782, %rd8781, %rd8774;
	add.s64 	%rd8783, %rd8782, %rd8694;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12357,%dummy}, %rd8769;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12358}, %rd8769;
	}
	shf.r.wrap.b32 	%r12359, %r12358, %r12357, 28;
	shf.r.wrap.b32 	%r12360, %r12357, %r12358, 28;
	mov.b64 	%rd8784, {%r12360, %r12359};
	shf.l.wrap.b32 	%r12361, %r12357, %r12358, 30;
	shf.l.wrap.b32 	%r12362, %r12358, %r12357, 30;
	mov.b64 	%rd8785, {%r12362, %r12361};
	xor.b64  	%rd8786, %rd8785, %rd8784;
	shf.l.wrap.b32 	%r12363, %r12357, %r12358, 25;
	shf.l.wrap.b32 	%r12364, %r12358, %r12357, 25;
	mov.b64 	%rd8787, {%r12364, %r12363};
	xor.b64  	%rd8788, %rd8786, %rd8787;
	xor.b64  	%rd8789, %rd8769, %rd8719;
	xor.b64  	%rd8790, %rd8769, %rd8744;
	and.b64  	%rd8791, %rd8790, %rd8789;
	xor.b64  	%rd8792, %rd8791, %rd8769;
	add.s64 	%rd8793, %rd8782, %rd8792;
	add.s64 	%rd8794, %rd8793, %rd8788;
	add.s64 	%rd8795, %rd5989, %rd8794;
	st.local.u64 	[%rd10], %rd8795;
	add.s64 	%rd8796, %rd5997, %rd8769;
	st.local.u64 	[%rd15], %rd8796;
	add.s64 	%rd8797, %rd5995, %rd8744;
	st.local.u64 	[%rd15+8], %rd8797;
	add.s64 	%rd8798, %rd5987, %rd8719;
	st.local.u64 	[%rd15+16], %rd8798;
	add.s64 	%rd8799, %rd5971, %rd8783;
	st.local.u64 	[%rd15+24], %rd8799;
	add.s64 	%rd8800, %rd5978, %rd8758;
	st.local.u64 	[%rd15+32], %rd8800;
	add.s64 	%rd8801, %rd5977, %rd8733;
	st.local.u64 	[%rd15+40], %rd8801;
	add.s64 	%rd8802, %rd5982, %rd8708;
	st.local.u64 	[%rd15+48], %rd8802;
	st.local.u32 	[%rd15+56], %r12444;
	st.local.u32 	[%rd15+64], %r12446;
	st.local.u32 	[%rd15+72], %r12419;
	st.local.u32 	[%rd15+80], %r12417;
	st.local.u32 	[%rd15+88], %r12423;
	st.local.u32 	[%rd15+96], %r12421;
	st.local.u32 	[%rd15+104], %r12427;
	st.local.u32 	[%rd15+112], %r12425;
	st.local.u32 	[%rd15+120], %r12431;
	st.local.u32 	[%rd15+128], %r12429;
	st.local.u32 	[%rd15+136], %r12435;
	st.local.u32 	[%rd15+144], %r12433;
	st.local.u32 	[%rd15+152], %r12439;
	st.local.u32 	[%rd15+160], %r12437;
	st.local.u32 	[%rd15+168], %r12443;
	st.local.u32 	[%rd15+176], %r12441;
	st.local.u32 	[%rd16+4], %r12445;
	st.local.u32 	[%rd17+4], %r12447;
	st.local.u32 	[%rd18+4], %r12418;
	st.local.u32 	[%rd19+4], %r12416;
	st.local.u32 	[%rd20+4], %r12422;
	st.local.u32 	[%rd21+4], %r12420;
	st.local.u32 	[%rd22+4], %r12426;
	st.local.u32 	[%rd23+4], %r12424;
	st.local.u32 	[%rd24+4], %r12430;
	st.local.u32 	[%rd25+4], %r12428;
	st.local.u32 	[%rd26+4], %r12434;
	st.local.u32 	[%rd27+4], %r12432;
	st.local.u32 	[%rd28+4], %r12438;
	st.local.u32 	[%rd29+4], %r12436;
	st.local.u32 	[%rd30+4], %r12442;
	st.local.u32 	[%rd31+4], %r12440;
	add.s32 	%r12382, %r12382, 128;
	add.s32 	%r12383, %r12383, 32;
	mul.wide.s32 	%rd8803, %r12383, 4;
	add.s64 	%rd8804, %rd9, %rd8803;
	ld.local.u32 	%r12415, [%rd8804];

BB3_15:
	add.s32 	%r12367, %r6, -128;
	st.local.u32 	[%rd1], %r12415;
	add.s32 	%r698, %r12383, 1;
	mul.wide.s32 	%rd338, %r698, 4;
	add.s64 	%rd339, %rd9, %rd338;
	ld.local.u32 	%r12414, [%rd339];
	st.local.u32 	[%rd32], %r12414;
	add.s32 	%r699, %r12383, 2;
	mul.wide.s32 	%rd340, %r699, 4;
	add.s64 	%rd341, %rd9, %rd340;
	ld.local.u32 	%r700, [%rd341];
	st.local.u32 	[%rd32+4], %r700;
	add.s32 	%r701, %r12383, 3;
	mul.wide.s32 	%rd342, %r701, 4;
	add.s64 	%rd343, %rd9, %rd342;
	ld.local.u32 	%r702, [%rd343];
	st.local.u32 	[%rd32+8], %r702;
	add.s32 	%r703, %r12383, 4;
	mul.wide.s32 	%rd344, %r703, 4;
	add.s64 	%rd345, %rd9, %rd344;
	ld.local.u32 	%r704, [%rd345];
	st.local.u32 	[%rd2], %r704;
	add.s32 	%r705, %r12383, 5;
	mul.wide.s32 	%rd346, %r705, 4;
	add.s64 	%rd347, %rd9, %rd346;
	ld.local.u32 	%r706, [%rd347];
	st.local.u32 	[%rd33], %r706;
	add.s32 	%r707, %r12383, 6;
	mul.wide.s32 	%rd348, %r707, 4;
	add.s64 	%rd349, %rd9, %rd348;
	ld.local.u32 	%r708, [%rd349];
	st.local.u32 	[%rd33+4], %r708;
	add.s32 	%r709, %r12383, 7;
	mul.wide.s32 	%rd350, %r709, 4;
	add.s64 	%rd351, %rd9, %rd350;
	ld.local.u32 	%r710, [%rd351];
	st.local.u32 	[%rd33+8], %r710;
	add.s32 	%r711, %r12383, 8;
	mul.wide.s32 	%rd352, %r711, 4;
	add.s64 	%rd353, %rd9, %rd352;
	ld.local.u32 	%r712, [%rd353];
	st.local.u32 	[%rd3], %r712;
	add.s32 	%r713, %r12383, 9;
	mul.wide.s32 	%rd354, %r713, 4;
	add.s64 	%rd355, %rd9, %rd354;
	ld.local.u32 	%r714, [%rd355];
	st.local.u32 	[%rd34], %r714;
	add.s32 	%r715, %r12383, 10;
	mul.wide.s32 	%rd356, %r715, 4;
	add.s64 	%rd357, %rd9, %rd356;
	ld.local.u32 	%r716, [%rd357];
	st.local.u32 	[%rd34+4], %r716;
	add.s32 	%r717, %r12383, 11;
	mul.wide.s32 	%rd358, %r717, 4;
	add.s64 	%rd359, %rd9, %rd358;
	ld.local.u32 	%r718, [%rd359];
	st.local.u32 	[%rd34+8], %r718;
	add.s32 	%r719, %r12383, 12;
	mul.wide.s32 	%rd360, %r719, 4;
	add.s64 	%rd361, %rd9, %rd360;
	ld.local.u32 	%r720, [%rd361];
	st.local.u32 	[%rd4], %r720;
	add.s32 	%r721, %r12383, 13;
	mul.wide.s32 	%rd362, %r721, 4;
	add.s64 	%rd363, %rd9, %rd362;
	ld.local.u32 	%r722, [%rd363];
	st.local.u32 	[%rd35], %r722;
	add.s32 	%r723, %r12383, 14;
	mul.wide.s32 	%rd364, %r723, 4;
	add.s64 	%rd365, %rd9, %rd364;
	ld.local.u32 	%r724, [%rd365];
	st.local.u32 	[%rd35+4], %r724;
	add.s32 	%r725, %r12383, 15;
	mul.wide.s32 	%rd366, %r725, 4;
	add.s64 	%rd367, %rd9, %rd366;
	ld.local.u32 	%r726, [%rd367];
	st.local.u32 	[%rd35+8], %r726;
	add.s32 	%r727, %r12383, 16;
	mul.wide.s32 	%rd368, %r727, 4;
	add.s64 	%rd369, %rd9, %rd368;
	ld.local.u32 	%r728, [%rd369];
	st.local.u32 	[%rd5], %r728;
	add.s32 	%r729, %r12383, 17;
	mul.wide.s32 	%rd370, %r729, 4;
	add.s64 	%rd371, %rd9, %rd370;
	ld.local.u32 	%r730, [%rd371];
	st.local.u32 	[%rd36], %r730;
	add.s32 	%r731, %r12383, 18;
	mul.wide.s32 	%rd372, %r731, 4;
	add.s64 	%rd373, %rd9, %rd372;
	ld.local.u32 	%r732, [%rd373];
	st.local.u32 	[%rd36+4], %r732;
	add.s32 	%r733, %r12383, 19;
	mul.wide.s32 	%rd374, %r733, 4;
	add.s64 	%rd375, %rd9, %rd374;
	ld.local.u32 	%r734, [%rd375];
	st.local.u32 	[%rd36+8], %r734;
	add.s32 	%r735, %r12383, 20;
	mul.wide.s32 	%rd376, %r735, 4;
	add.s64 	%rd377, %rd9, %rd376;
	ld.local.u32 	%r736, [%rd377];
	st.local.u32 	[%rd6], %r736;
	add.s32 	%r737, %r12383, 21;
	mul.wide.s32 	%rd378, %r737, 4;
	add.s64 	%rd379, %rd9, %rd378;
	ld.local.u32 	%r738, [%rd379];
	st.local.u32 	[%rd37], %r738;
	add.s32 	%r739, %r12383, 22;
	mul.wide.s32 	%rd380, %r739, 4;
	add.s64 	%rd381, %rd9, %rd380;
	ld.local.u32 	%r740, [%rd381];
	st.local.u32 	[%rd37+4], %r740;
	add.s32 	%r741, %r12383, 23;
	mul.wide.s32 	%rd382, %r741, 4;
	add.s64 	%rd383, %rd9, %rd382;
	ld.local.u32 	%r742, [%rd383];
	st.local.u32 	[%rd37+8], %r742;
	add.s32 	%r743, %r12383, 24;
	mul.wide.s32 	%rd384, %r743, 4;
	add.s64 	%rd385, %rd9, %rd384;
	ld.local.u32 	%r744, [%rd385];
	st.local.u32 	[%rd7], %r744;
	add.s32 	%r745, %r12383, 25;
	mul.wide.s32 	%rd386, %r745, 4;
	add.s64 	%rd387, %rd9, %rd386;
	ld.local.u32 	%r746, [%rd387];
	st.local.u32 	[%rd38], %r746;
	add.s32 	%r747, %r12383, 26;
	mul.wide.s32 	%rd388, %r747, 4;
	add.s64 	%rd389, %rd9, %rd388;
	ld.local.u32 	%r748, [%rd389];
	st.local.u32 	[%rd38+4], %r748;
	add.s32 	%r749, %r12383, 27;
	mul.wide.s32 	%rd390, %r749, 4;
	add.s64 	%rd391, %rd9, %rd390;
	ld.local.u32 	%r750, [%rd391];
	st.local.u32 	[%rd38+8], %r750;
	add.s32 	%r751, %r12383, 28;
	mul.wide.s32 	%rd392, %r751, 4;
	add.s64 	%rd393, %rd9, %rd392;
	ld.local.u32 	%r752, [%rd393];
	st.local.u32 	[%rd8], %r752;
	add.s32 	%r753, %r12383, 29;
	mul.wide.s32 	%rd394, %r753, 4;
	add.s64 	%rd395, %rd9, %rd394;
	ld.local.u32 	%r754, [%rd395];
	st.local.u32 	[%rd39], %r754;
	add.s32 	%r755, %r12383, 30;
	mul.wide.s32 	%rd396, %r755, 4;
	add.s64 	%rd397, %rd9, %rd396;
	ld.local.u32 	%r756, [%rd397];
	st.local.u32 	[%rd39+4], %r756;
	add.s32 	%r757, %r12383, 31;
	mul.wide.s32 	%rd398, %r757, 4;
	add.s64 	%rd399, %rd9, %rd398;
	ld.local.u32 	%r30, [%rd399];
	st.local.u32 	[%rd39+8], %r30;
	setp.lt.s32	%p11, %r12382, %r12367;
	@%p11 bra 	BB3_346;
	bra.uni 	BB3_16;

BB3_346:
	ld.local.u32 	%r5010, [%rd15+184];
	add.s32 	%r5011, %r5010, 128;
	st.local.u32 	[%rd15+184], %r5011;
	bfe.u32 	%r5009, %r5010, 2, 5;
	and.b32  	%r5012, %r5010, 3;
	shl.b32 	%r5013, %r5012, 2;
	mov.u32 	%r5014, 1985229328;
	shr.u32 	%r5015, %r5014, %r5013;
	and.b32  	%r95, %r5015, 65535;
	mov.u32 	%r12416, 0;
	setp.gt.s32	%p213, %r5009, 15;
	@%p213 bra 	BB3_379;

	setp.gt.s32	%p237, %r5009, 7;
	@%p237 bra 	BB3_364;

	setp.gt.s32	%p249, %r5009, 3;
	@%p249 bra 	BB3_356;

	setp.gt.s32	%p255, %r5009, 1;
	@%p255 bra 	BB3_353;

	setp.eq.s32	%p258, %r5009, 0;
	@%p258 bra 	BB3_430;
	bra.uni 	BB3_351;

BB3_430:
	mov.u32 	%r12416, 0;
	// inline asm
	prmt.b32 %r12444, %r12416, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r10293, %r10294}, [%rd39+4];
	// inline asm
	prmt.b32 %r10134, %r10294, %r10293, %r95;
	// inline asm
	st.local.u32 	[%rd39+8], %r10134;
	ld.local.u32 	%r10139, [%rd39+4];
	ld.local.u32 	%r10140, [%rd39];
	// inline asm
	prmt.b32 %r10138, %r10139, %r10140, %r95;
	// inline asm
	st.local.u32 	[%rd39+4], %r10138;
	ld.local.u32 	%r10143, [%rd39];
	ld.local.u32 	%r10144, [%rd8];
	// inline asm
	prmt.b32 %r10142, %r10143, %r10144, %r95;
	// inline asm
	st.local.u32 	[%rd39], %r10142;
	ld.local.u32 	%r10147, [%rd8];
	ld.local.u32 	%r10148, [%rd38+8];
	// inline asm
	prmt.b32 %r10146, %r10147, %r10148, %r95;
	// inline asm
	st.local.u32 	[%rd8], %r10146;
	ld.local.v2.u32 	{%r10295, %r10296}, [%rd38+4];
	// inline asm
	prmt.b32 %r10150, %r10296, %r10295, %r95;
	// inline asm
	st.local.u32 	[%rd38+8], %r10150;
	ld.local.u32 	%r10155, [%rd38+4];
	ld.local.u32 	%r10156, [%rd38];
	// inline asm
	prmt.b32 %r10154, %r10155, %r10156, %r95;
	// inline asm
	st.local.u32 	[%rd38+4], %r10154;
	ld.local.u32 	%r10159, [%rd38];
	ld.local.u32 	%r10160, [%rd7];
	// inline asm
	prmt.b32 %r10158, %r10159, %r10160, %r95;
	// inline asm
	st.local.u32 	[%rd38], %r10158;
	ld.local.u32 	%r10163, [%rd7];
	ld.local.u32 	%r10164, [%rd37+8];
	// inline asm
	prmt.b32 %r10162, %r10163, %r10164, %r95;
	// inline asm
	st.local.u32 	[%rd7], %r10162;
	ld.local.v2.u32 	{%r10297, %r10298}, [%rd37+4];
	// inline asm
	prmt.b32 %r10166, %r10298, %r10297, %r95;
	// inline asm
	st.local.u32 	[%rd37+8], %r10166;
	ld.local.u32 	%r10171, [%rd37+4];
	ld.local.u32 	%r10172, [%rd37];
	// inline asm
	prmt.b32 %r10170, %r10171, %r10172, %r95;
	// inline asm
	st.local.u32 	[%rd37+4], %r10170;
	ld.local.u32 	%r10175, [%rd37];
	ld.local.u32 	%r10176, [%rd6];
	// inline asm
	prmt.b32 %r10174, %r10175, %r10176, %r95;
	// inline asm
	st.local.u32 	[%rd37], %r10174;
	ld.local.u32 	%r10179, [%rd6];
	ld.local.u32 	%r10180, [%rd36+8];
	// inline asm
	prmt.b32 %r10178, %r10179, %r10180, %r95;
	// inline asm
	st.local.u32 	[%rd6], %r10178;
	ld.local.v2.u32 	{%r10299, %r10300}, [%rd36+4];
	// inline asm
	prmt.b32 %r10182, %r10300, %r10299, %r95;
	// inline asm
	st.local.u32 	[%rd36+8], %r10182;
	ld.local.u32 	%r10187, [%rd36+4];
	ld.local.u32 	%r10188, [%rd36];
	// inline asm
	prmt.b32 %r10186, %r10187, %r10188, %r95;
	// inline asm
	st.local.u32 	[%rd36+4], %r10186;
	ld.local.u32 	%r10191, [%rd36];
	ld.local.u32 	%r10192, [%rd5];
	// inline asm
	prmt.b32 %r10190, %r10191, %r10192, %r95;
	// inline asm
	st.local.u32 	[%rd36], %r10190;
	ld.local.u32 	%r10195, [%rd5];
	ld.local.u32 	%r10196, [%rd35+8];
	// inline asm
	prmt.b32 %r10194, %r10195, %r10196, %r95;
	// inline asm
	st.local.u32 	[%rd5], %r10194;
	ld.local.v2.u32 	{%r10301, %r10302}, [%rd35+4];
	// inline asm
	prmt.b32 %r10198, %r10302, %r10301, %r95;
	// inline asm
	st.local.u32 	[%rd35+8], %r10198;
	ld.local.u32 	%r10203, [%rd35+4];
	ld.local.u32 	%r10204, [%rd35];
	// inline asm
	prmt.b32 %r10202, %r10203, %r10204, %r95;
	// inline asm
	st.local.u32 	[%rd35+4], %r10202;
	ld.local.u32 	%r10207, [%rd35];
	ld.local.u32 	%r10208, [%rd4];
	// inline asm
	prmt.b32 %r10206, %r10207, %r10208, %r95;
	// inline asm
	st.local.u32 	[%rd35], %r10206;
	ld.local.u32 	%r10211, [%rd4];
	ld.local.u32 	%r10212, [%rd34+8];
	// inline asm
	prmt.b32 %r10210, %r10211, %r10212, %r95;
	// inline asm
	st.local.u32 	[%rd4], %r10210;
	ld.local.v2.u32 	{%r10303, %r10304}, [%rd34+4];
	// inline asm
	prmt.b32 %r10214, %r10304, %r10303, %r95;
	// inline asm
	st.local.u32 	[%rd34+8], %r10214;
	ld.local.u32 	%r10219, [%rd34+4];
	ld.local.u32 	%r10220, [%rd34];
	// inline asm
	prmt.b32 %r10218, %r10219, %r10220, %r95;
	// inline asm
	st.local.u32 	[%rd34+4], %r10218;
	ld.local.u32 	%r10223, [%rd34];
	ld.local.u32 	%r10224, [%rd3];
	// inline asm
	prmt.b32 %r10222, %r10223, %r10224, %r95;
	// inline asm
	st.local.u32 	[%rd34], %r10222;
	ld.local.u32 	%r10227, [%rd3];
	ld.local.u32 	%r10228, [%rd33+8];
	// inline asm
	prmt.b32 %r10226, %r10227, %r10228, %r95;
	// inline asm
	st.local.u32 	[%rd3], %r10226;
	ld.local.v2.u32 	{%r10305, %r10306}, [%rd33+4];
	// inline asm
	prmt.b32 %r10230, %r10306, %r10305, %r95;
	// inline asm
	st.local.u32 	[%rd33+8], %r10230;
	ld.local.u32 	%r10235, [%rd33+4];
	ld.local.u32 	%r10236, [%rd33];
	// inline asm
	prmt.b32 %r10234, %r10235, %r10236, %r95;
	// inline asm
	st.local.u32 	[%rd33+4], %r10234;
	ld.local.u32 	%r10239, [%rd33];
	ld.local.u32 	%r10240, [%rd2];
	// inline asm
	prmt.b32 %r10238, %r10239, %r10240, %r95;
	// inline asm
	st.local.u32 	[%rd33], %r10238;
	ld.local.u32 	%r10243, [%rd2];
	ld.local.u32 	%r10244, [%rd32+8];
	// inline asm
	prmt.b32 %r10242, %r10243, %r10244, %r95;
	// inline asm
	st.local.u32 	[%rd2], %r10242;
	ld.local.v2.u32 	{%r10307, %r10308}, [%rd32+4];
	// inline asm
	prmt.b32 %r10246, %r10308, %r10307, %r95;
	// inline asm
	st.local.u32 	[%rd32+8], %r10246;
	ld.local.u32 	%r10251, [%rd32+4];
	ld.local.u32 	%r10252, [%rd32];
	// inline asm
	prmt.b32 %r10250, %r10251, %r10252, %r95;
	// inline asm
	st.local.u32 	[%rd32+4], %r10250;
	ld.local.u32 	%r10255, [%rd32];
	ld.local.u32 	%r10256, [%rd1];
	// inline asm
	prmt.b32 %r10254, %r10255, %r10256, %r95;
	// inline asm
	st.local.u32 	[%rd32], %r10254;
	ld.local.u32 	%r10259, [%rd1];
	// inline asm
	prmt.b32 %r12415, %r10259, %r12416, %r95;
	// inline asm
	st.local.u32 	[%rd1], %r12415;
	ld.local.u32 	%r12414, [%rd32];
	mov.u32 	%r12417, %r12416;
	mov.u32 	%r12418, %r12416;
	mov.u32 	%r12419, %r12416;
	mov.u32 	%r12420, %r12416;
	mov.u32 	%r12421, %r12416;
	mov.u32 	%r12422, %r12416;
	mov.u32 	%r12423, %r12416;
	mov.u32 	%r12424, %r12416;
	mov.u32 	%r12425, %r12416;
	mov.u32 	%r12426, %r12416;
	mov.u32 	%r12427, %r12416;
	mov.u32 	%r12428, %r12416;
	mov.u32 	%r12429, %r12416;
	mov.u32 	%r12430, %r12416;
	mov.u32 	%r12431, %r12416;
	mov.u32 	%r12432, %r12416;
	mov.u32 	%r12433, %r12416;
	mov.u32 	%r12434, %r12416;
	mov.u32 	%r12435, %r12416;
	mov.u32 	%r12436, %r12416;
	mov.u32 	%r12437, %r12416;
	mov.u32 	%r12438, %r12416;
	mov.u32 	%r12439, %r12416;
	mov.u32 	%r12440, %r12416;
	mov.u32 	%r12441, %r12416;
	mov.u32 	%r12442, %r12416;
	mov.u32 	%r12443, %r12416;
	mov.u32 	%r12445, %r12416;
	mov.u32 	%r12446, %r12416;
	mov.u32 	%r12447, %r12416;
	bra.uni 	BB3_431;

BB3_379:
	setp.gt.s32	%p214, %r5009, 23;
	@%p214 bra 	BB3_395;

	setp.gt.s32	%p226, %r5009, 19;
	@%p226 bra 	BB3_388;

	setp.gt.s32	%p232, %r5009, 17;
	@%p232 bra 	BB3_385;

	setp.eq.s32	%p235, %r5009, 16;
	@%p235 bra 	BB3_417;
	bra.uni 	BB3_383;

BB3_417:
	mov.u32 	%r12414, 0;
	// inline asm
	prmt.b32 %r12431, %r12414, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r7520, %r7521}, [%rd39+4];
	// inline asm
	prmt.b32 %r12424, %r7521, %r7520, %r95;
	// inline asm
	ld.local.u32 	%r7380, [%rd39+4];
	ld.local.u32 	%r7381, [%rd39];
	// inline asm
	prmt.b32 %r12425, %r7380, %r7381, %r95;
	// inline asm
	ld.local.u32 	%r7384, [%rd39];
	ld.local.u32 	%r7385, [%rd8];
	// inline asm
	prmt.b32 %r12426, %r7384, %r7385, %r95;
	// inline asm
	ld.local.u32 	%r7388, [%rd8];
	ld.local.u32 	%r7389, [%rd38+8];
	// inline asm
	prmt.b32 %r12427, %r7388, %r7389, %r95;
	// inline asm
	ld.local.v2.u32 	{%r7522, %r7523}, [%rd38+4];
	// inline asm
	prmt.b32 %r12420, %r7523, %r7522, %r95;
	// inline asm
	ld.local.u32 	%r7396, [%rd38+4];
	ld.local.u32 	%r7397, [%rd38];
	// inline asm
	prmt.b32 %r12421, %r7396, %r7397, %r95;
	// inline asm
	ld.local.u32 	%r7400, [%rd38];
	ld.local.u32 	%r7401, [%rd7];
	// inline asm
	prmt.b32 %r12422, %r7400, %r7401, %r95;
	// inline asm
	ld.local.u32 	%r7404, [%rd7];
	ld.local.u32 	%r7405, [%rd37+8];
	// inline asm
	prmt.b32 %r12423, %r7404, %r7405, %r95;
	// inline asm
	ld.local.v2.u32 	{%r7524, %r7525}, [%rd37+4];
	// inline asm
	prmt.b32 %r12416, %r7525, %r7524, %r95;
	// inline asm
	ld.local.u32 	%r7412, [%rd37+4];
	ld.local.u32 	%r7413, [%rd37];
	// inline asm
	prmt.b32 %r12417, %r7412, %r7413, %r95;
	// inline asm
	ld.local.u32 	%r7416, [%rd37];
	ld.local.u32 	%r7417, [%rd6];
	// inline asm
	prmt.b32 %r12418, %r7416, %r7417, %r95;
	// inline asm
	ld.local.u32 	%r7420, [%rd6];
	ld.local.u32 	%r7421, [%rd36+8];
	// inline asm
	prmt.b32 %r12419, %r7420, %r7421, %r95;
	// inline asm
	ld.local.v2.u32 	{%r7526, %r7527}, [%rd36+4];
	// inline asm
	prmt.b32 %r12447, %r7527, %r7526, %r95;
	// inline asm
	ld.local.u32 	%r7428, [%rd36+4];
	ld.local.u32 	%r7429, [%rd36];
	// inline asm
	prmt.b32 %r12446, %r7428, %r7429, %r95;
	// inline asm
	ld.local.u32 	%r7432, [%rd36];
	ld.local.u32 	%r7433, [%rd5];
	// inline asm
	prmt.b32 %r12445, %r7432, %r7433, %r95;
	// inline asm
	ld.local.u32 	%r7436, [%rd5];
	ld.local.u32 	%r7437, [%rd35+8];
	// inline asm
	prmt.b32 %r12444, %r7436, %r7437, %r95;
	// inline asm
	ld.local.v2.u32 	{%r7528, %r7529}, [%rd35+4];
	// inline asm
	prmt.b32 %r7439, %r7529, %r7528, %r95;
	// inline asm
	st.local.u32 	[%rd39+8], %r7439;
	ld.local.u32 	%r7444, [%rd35+4];
	ld.local.u32 	%r7445, [%rd35];
	// inline asm
	prmt.b32 %r7443, %r7444, %r7445, %r95;
	// inline asm
	st.local.u32 	[%rd39+4], %r7443;
	ld.local.u32 	%r7448, [%rd35];
	ld.local.u32 	%r7449, [%rd4];
	// inline asm
	prmt.b32 %r7447, %r7448, %r7449, %r95;
	// inline asm
	st.local.u32 	[%rd39], %r7447;
	ld.local.u32 	%r7452, [%rd4];
	ld.local.u32 	%r7453, [%rd34+8];
	// inline asm
	prmt.b32 %r7451, %r7452, %r7453, %r95;
	// inline asm
	st.local.u32 	[%rd8], %r7451;
	ld.local.v2.u32 	{%r7530, %r7531}, [%rd34+4];
	// inline asm
	prmt.b32 %r7455, %r7531, %r7530, %r95;
	// inline asm
	st.local.u32 	[%rd38+8], %r7455;
	ld.local.u32 	%r7460, [%rd34+4];
	ld.local.u32 	%r7461, [%rd34];
	// inline asm
	prmt.b32 %r7459, %r7460, %r7461, %r95;
	// inline asm
	st.local.u32 	[%rd38+4], %r7459;
	ld.local.u32 	%r7464, [%rd34];
	ld.local.u32 	%r7465, [%rd3];
	// inline asm
	prmt.b32 %r7463, %r7464, %r7465, %r95;
	// inline asm
	st.local.u32 	[%rd38], %r7463;
	ld.local.u32 	%r7468, [%rd3];
	ld.local.u32 	%r7469, [%rd33+8];
	// inline asm
	prmt.b32 %r7467, %r7468, %r7469, %r95;
	// inline asm
	st.local.u32 	[%rd7], %r7467;
	ld.local.v2.u32 	{%r7532, %r7533}, [%rd33+4];
	// inline asm
	prmt.b32 %r7471, %r7533, %r7532, %r95;
	// inline asm
	st.local.u32 	[%rd37+8], %r7471;
	ld.local.u32 	%r7476, [%rd33+4];
	ld.local.u32 	%r7477, [%rd33];
	// inline asm
	prmt.b32 %r7475, %r7476, %r7477, %r95;
	// inline asm
	st.local.u32 	[%rd37+4], %r7475;
	ld.local.u32 	%r7480, [%rd33];
	ld.local.u32 	%r7481, [%rd2];
	// inline asm
	prmt.b32 %r7479, %r7480, %r7481, %r95;
	// inline asm
	st.local.u32 	[%rd37], %r7479;
	ld.local.u32 	%r7484, [%rd2];
	ld.local.u32 	%r7485, [%rd32+8];
	// inline asm
	prmt.b32 %r7483, %r7484, %r7485, %r95;
	// inline asm
	st.local.u32 	[%rd6], %r7483;
	ld.local.v2.u32 	{%r7534, %r7535}, [%rd32+4];
	// inline asm
	prmt.b32 %r7487, %r7535, %r7534, %r95;
	// inline asm
	st.local.u32 	[%rd36+8], %r7487;
	ld.local.u32 	%r7492, [%rd32+4];
	ld.local.u32 	%r7493, [%rd32];
	// inline asm
	prmt.b32 %r7491, %r7492, %r7493, %r95;
	// inline asm
	st.local.u32 	[%rd36+4], %r7491;
	ld.local.u32 	%r7496, [%rd32];
	ld.local.u32 	%r7497, [%rd1];
	// inline asm
	prmt.b32 %r7495, %r7496, %r7497, %r95;
	// inline asm
	st.local.u32 	[%rd36], %r7495;
	ld.local.u32 	%r7500, [%rd1];
	// inline asm
	prmt.b32 %r7499, %r7500, %r12414, %r95;
	// inline asm
	st.local.u32 	[%rd5], %r7499;
	st.local.v2.u32 	[%rd35+4], {%r12414, %r12414};
	st.local.u32 	[%rd35], %r12414;
	st.local.u32 	[%rd4], %r12414;
	st.local.v2.u32 	[%rd34+4], {%r12414, %r12414};
	st.local.u32 	[%rd34], %r12414;
	st.local.u32 	[%rd3], %r12414;
	st.local.v2.u32 	[%rd33+4], {%r12414, %r12414};
	st.local.u32 	[%rd33], %r12414;
	st.local.u32 	[%rd2], %r12414;
	st.local.v2.u32 	[%rd32+4], {%r12414, %r12414};
	st.local.u32 	[%rd32], %r12414;
	st.local.u32 	[%rd1], %r12414;
	mov.u32 	%r12415, %r12414;
	mov.u32 	%r12428, %r12414;
	mov.u32 	%r12429, %r12414;
	mov.u32 	%r12430, %r12414;
	bra.uni 	BB3_424;

BB3_364:
	setp.gt.s32	%p238, %r5009, 11;
	@%p238 bra 	BB3_372;

	setp.gt.s32	%p244, %r5009, 9;
	@%p244 bra 	BB3_369;

	setp.eq.s32	%p247, %r5009, 8;
	@%p247 bra 	BB3_421;
	bra.uni 	BB3_367;

BB3_421:
	mov.u32 	%r12414, 0;
	// inline asm
	prmt.b32 %r12423, %r12414, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r8876, %r8877}, [%rd39+4];
	// inline asm
	prmt.b32 %r12416, %r8877, %r8876, %r95;
	// inline asm
	ld.local.u32 	%r8728, [%rd39+4];
	ld.local.u32 	%r8729, [%rd39];
	// inline asm
	prmt.b32 %r12417, %r8728, %r8729, %r95;
	// inline asm
	ld.local.u32 	%r8732, [%rd39];
	ld.local.u32 	%r8733, [%rd8];
	// inline asm
	prmt.b32 %r12418, %r8732, %r8733, %r95;
	// inline asm
	ld.local.u32 	%r8736, [%rd8];
	ld.local.u32 	%r8737, [%rd38+8];
	// inline asm
	prmt.b32 %r12419, %r8736, %r8737, %r95;
	// inline asm
	ld.local.v2.u32 	{%r8878, %r8879}, [%rd38+4];
	// inline asm
	prmt.b32 %r12447, %r8879, %r8878, %r95;
	// inline asm
	ld.local.u32 	%r8744, [%rd38+4];
	ld.local.u32 	%r8745, [%rd38];
	// inline asm
	prmt.b32 %r12446, %r8744, %r8745, %r95;
	// inline asm
	ld.local.u32 	%r8748, [%rd38];
	ld.local.u32 	%r8749, [%rd7];
	// inline asm
	prmt.b32 %r12445, %r8748, %r8749, %r95;
	// inline asm
	ld.local.u32 	%r8752, [%rd7];
	ld.local.u32 	%r8753, [%rd37+8];
	// inline asm
	prmt.b32 %r12444, %r8752, %r8753, %r95;
	// inline asm
	ld.local.v2.u32 	{%r8880, %r8881}, [%rd37+4];
	// inline asm
	prmt.b32 %r8755, %r8881, %r8880, %r95;
	// inline asm
	st.local.u32 	[%rd39+8], %r8755;
	ld.local.u32 	%r8760, [%rd37+4];
	ld.local.u32 	%r8761, [%rd37];
	// inline asm
	prmt.b32 %r8759, %r8760, %r8761, %r95;
	// inline asm
	st.local.u32 	[%rd39+4], %r8759;
	ld.local.u32 	%r8764, [%rd37];
	ld.local.u32 	%r8765, [%rd6];
	// inline asm
	prmt.b32 %r8763, %r8764, %r8765, %r95;
	// inline asm
	st.local.u32 	[%rd39], %r8763;
	ld.local.u32 	%r8768, [%rd6];
	ld.local.u32 	%r8769, [%rd36+8];
	// inline asm
	prmt.b32 %r8767, %r8768, %r8769, %r95;
	// inline asm
	st.local.u32 	[%rd8], %r8767;
	ld.local.v2.u32 	{%r8882, %r8883}, [%rd36+4];
	// inline asm
	prmt.b32 %r8771, %r8883, %r8882, %r95;
	// inline asm
	st.local.u32 	[%rd38+8], %r8771;
	ld.local.u32 	%r8776, [%rd36+4];
	ld.local.u32 	%r8777, [%rd36];
	// inline asm
	prmt.b32 %r8775, %r8776, %r8777, %r95;
	// inline asm
	st.local.u32 	[%rd38+4], %r8775;
	ld.local.u32 	%r8780, [%rd36];
	ld.local.u32 	%r8781, [%rd5];
	// inline asm
	prmt.b32 %r8779, %r8780, %r8781, %r95;
	// inline asm
	st.local.u32 	[%rd38], %r8779;
	ld.local.u32 	%r8784, [%rd5];
	ld.local.u32 	%r8785, [%rd35+8];
	// inline asm
	prmt.b32 %r8783, %r8784, %r8785, %r95;
	// inline asm
	st.local.u32 	[%rd7], %r8783;
	ld.local.v2.u32 	{%r8884, %r8885}, [%rd35+4];
	// inline asm
	prmt.b32 %r8787, %r8885, %r8884, %r95;
	// inline asm
	st.local.u32 	[%rd37+8], %r8787;
	ld.local.u32 	%r8792, [%rd35+4];
	ld.local.u32 	%r8793, [%rd35];
	// inline asm
	prmt.b32 %r8791, %r8792, %r8793, %r95;
	// inline asm
	st.local.u32 	[%rd37+4], %r8791;
	ld.local.u32 	%r8796, [%rd35];
	ld.local.u32 	%r8797, [%rd4];
	// inline asm
	prmt.b32 %r8795, %r8796, %r8797, %r95;
	// inline asm
	st.local.u32 	[%rd37], %r8795;
	ld.local.u32 	%r8800, [%rd4];
	ld.local.u32 	%r8801, [%rd34+8];
	// inline asm
	prmt.b32 %r8799, %r8800, %r8801, %r95;
	// inline asm
	st.local.u32 	[%rd6], %r8799;
	ld.local.v2.u32 	{%r8886, %r8887}, [%rd34+4];
	// inline asm
	prmt.b32 %r8803, %r8887, %r8886, %r95;
	// inline asm
	st.local.u32 	[%rd36+8], %r8803;
	ld.local.u32 	%r8808, [%rd34+4];
	ld.local.u32 	%r8809, [%rd34];
	// inline asm
	prmt.b32 %r8807, %r8808, %r8809, %r95;
	// inline asm
	st.local.u32 	[%rd36+4], %r8807;
	ld.local.u32 	%r8812, [%rd34];
	ld.local.u32 	%r8813, [%rd3];
	// inline asm
	prmt.b32 %r8811, %r8812, %r8813, %r95;
	// inline asm
	st.local.u32 	[%rd36], %r8811;
	ld.local.u32 	%r8816, [%rd3];
	ld.local.u32 	%r8817, [%rd33+8];
	// inline asm
	prmt.b32 %r8815, %r8816, %r8817, %r95;
	// inline asm
	st.local.u32 	[%rd5], %r8815;
	ld.local.v2.u32 	{%r8888, %r8889}, [%rd33+4];
	// inline asm
	prmt.b32 %r8819, %r8889, %r8888, %r95;
	// inline asm
	st.local.u32 	[%rd35+8], %r8819;
	ld.local.u32 	%r8824, [%rd33+4];
	ld.local.u32 	%r8825, [%rd33];
	// inline asm
	prmt.b32 %r8823, %r8824, %r8825, %r95;
	// inline asm
	st.local.u32 	[%rd35+4], %r8823;
	ld.local.u32 	%r8828, [%rd33];
	ld.local.u32 	%r8829, [%rd2];
	// inline asm
	prmt.b32 %r8827, %r8828, %r8829, %r95;
	// inline asm
	st.local.u32 	[%rd35], %r8827;
	ld.local.u32 	%r8832, [%rd2];
	ld.local.u32 	%r8833, [%rd32+8];
	// inline asm
	prmt.b32 %r8831, %r8832, %r8833, %r95;
	// inline asm
	st.local.u32 	[%rd4], %r8831;
	ld.local.v2.u32 	{%r8890, %r8891}, [%rd32+4];
	// inline asm
	prmt.b32 %r8835, %r8891, %r8890, %r95;
	// inline asm
	st.local.u32 	[%rd34+8], %r8835;
	ld.local.u32 	%r8840, [%rd32+4];
	ld.local.u32 	%r8841, [%rd32];
	// inline asm
	prmt.b32 %r8839, %r8840, %r8841, %r95;
	// inline asm
	st.local.u32 	[%rd34+4], %r8839;
	ld.local.u32 	%r8844, [%rd32];
	ld.local.u32 	%r8845, [%rd1];
	// inline asm
	prmt.b32 %r8843, %r8844, %r8845, %r95;
	// inline asm
	st.local.u32 	[%rd34], %r8843;
	ld.local.u32 	%r8848, [%rd1];
	// inline asm
	prmt.b32 %r8847, %r8848, %r12414, %r95;
	// inline asm
	st.local.u32 	[%rd3], %r8847;
	st.local.v2.u32 	[%rd33+4], {%r12414, %r12414};
	st.local.u32 	[%rd33], %r12414;
	st.local.u32 	[%rd2], %r12414;
	st.local.v2.u32 	[%rd32+4], {%r12414, %r12414};
	st.local.u32 	[%rd32], %r12414;
	st.local.u32 	[%rd1], %r12414;
	mov.u32 	%r12415, %r12414;
	mov.u32 	%r12420, %r12414;
	mov.u32 	%r12421, %r12414;
	mov.u32 	%r12422, %r12414;
	bra.uni 	BB3_422;

BB3_395:
	setp.gt.s32	%p215, %r5009, 27;
	@%p215 bra 	BB3_403;

	setp.gt.s32	%p221, %r5009, 25;
	@%p221 bra 	BB3_400;

	setp.eq.s32	%p224, %r5009, 24;
	@%p224 bra 	BB3_413;
	bra.uni 	BB3_398;

BB3_413:
	mov.u32 	%r12414, 0;
	// inline asm
	prmt.b32 %r12439, %r12414, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6228, %r6229}, [%rd39+4];
	// inline asm
	prmt.b32 %r12432, %r6229, %r6228, %r95;
	// inline asm
	ld.local.u32 	%r6096, [%rd39+4];
	ld.local.u32 	%r6097, [%rd39];
	// inline asm
	prmt.b32 %r12433, %r6096, %r6097, %r95;
	// inline asm
	ld.local.u32 	%r6100, [%rd39];
	ld.local.u32 	%r6101, [%rd8];
	// inline asm
	prmt.b32 %r12434, %r6100, %r6101, %r95;
	// inline asm
	ld.local.u32 	%r6104, [%rd8];
	ld.local.u32 	%r6105, [%rd38+8];
	// inline asm
	prmt.b32 %r12435, %r6104, %r6105, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6230, %r6231}, [%rd38+4];
	// inline asm
	prmt.b32 %r12428, %r6231, %r6230, %r95;
	// inline asm
	ld.local.u32 	%r6112, [%rd38+4];
	ld.local.u32 	%r6113, [%rd38];
	// inline asm
	prmt.b32 %r12429, %r6112, %r6113, %r95;
	// inline asm
	ld.local.u32 	%r6116, [%rd38];
	ld.local.u32 	%r6117, [%rd7];
	// inline asm
	prmt.b32 %r12430, %r6116, %r6117, %r95;
	// inline asm
	ld.local.u32 	%r6120, [%rd7];
	ld.local.u32 	%r6121, [%rd37+8];
	// inline asm
	prmt.b32 %r12431, %r6120, %r6121, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6232, %r6233}, [%rd37+4];
	// inline asm
	prmt.b32 %r12424, %r6233, %r6232, %r95;
	// inline asm
	ld.local.u32 	%r6128, [%rd37+4];
	ld.local.u32 	%r6129, [%rd37];
	// inline asm
	prmt.b32 %r12425, %r6128, %r6129, %r95;
	// inline asm
	ld.local.u32 	%r6132, [%rd37];
	ld.local.u32 	%r6133, [%rd6];
	// inline asm
	prmt.b32 %r12426, %r6132, %r6133, %r95;
	// inline asm
	ld.local.u32 	%r6136, [%rd6];
	ld.local.u32 	%r6137, [%rd36+8];
	// inline asm
	prmt.b32 %r12427, %r6136, %r6137, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6234, %r6235}, [%rd36+4];
	// inline asm
	prmt.b32 %r12420, %r6235, %r6234, %r95;
	// inline asm
	ld.local.u32 	%r6144, [%rd36+4];
	ld.local.u32 	%r6145, [%rd36];
	// inline asm
	prmt.b32 %r12421, %r6144, %r6145, %r95;
	// inline asm
	ld.local.u32 	%r6148, [%rd36];
	ld.local.u32 	%r6149, [%rd5];
	// inline asm
	prmt.b32 %r12422, %r6148, %r6149, %r95;
	// inline asm
	ld.local.u32 	%r6152, [%rd5];
	ld.local.u32 	%r6153, [%rd35+8];
	// inline asm
	prmt.b32 %r12423, %r6152, %r6153, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6236, %r6237}, [%rd35+4];
	// inline asm
	prmt.b32 %r12416, %r6237, %r6236, %r95;
	// inline asm
	ld.local.u32 	%r6160, [%rd35+4];
	ld.local.u32 	%r6161, [%rd35];
	// inline asm
	prmt.b32 %r12417, %r6160, %r6161, %r95;
	// inline asm
	ld.local.u32 	%r6164, [%rd35];
	ld.local.u32 	%r6165, [%rd4];
	// inline asm
	prmt.b32 %r12418, %r6164, %r6165, %r95;
	// inline asm
	ld.local.u32 	%r6168, [%rd4];
	ld.local.u32 	%r6169, [%rd34+8];
	// inline asm
	prmt.b32 %r12419, %r6168, %r6169, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6238, %r6239}, [%rd34+4];
	// inline asm
	prmt.b32 %r12447, %r6239, %r6238, %r95;
	// inline asm
	ld.local.u32 	%r6176, [%rd34+4];
	ld.local.u32 	%r6177, [%rd34];
	// inline asm
	prmt.b32 %r12446, %r6176, %r6177, %r95;
	// inline asm
	ld.local.u32 	%r6180, [%rd34];
	ld.local.u32 	%r6181, [%rd3];
	// inline asm
	prmt.b32 %r12445, %r6180, %r6181, %r95;
	// inline asm
	ld.local.u32 	%r6184, [%rd3];
	ld.local.u32 	%r6185, [%rd33+8];
	// inline asm
	prmt.b32 %r12444, %r6184, %r6185, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6240, %r6241}, [%rd33+4];
	// inline asm
	prmt.b32 %r6187, %r6241, %r6240, %r95;
	// inline asm
	st.local.u32 	[%rd39+8], %r6187;
	ld.local.u32 	%r6192, [%rd33+4];
	ld.local.u32 	%r6193, [%rd33];
	// inline asm
	prmt.b32 %r6191, %r6192, %r6193, %r95;
	// inline asm
	st.local.u32 	[%rd39+4], %r6191;
	ld.local.u32 	%r6196, [%rd33];
	ld.local.u32 	%r6197, [%rd2];
	// inline asm
	prmt.b32 %r6195, %r6196, %r6197, %r95;
	// inline asm
	st.local.u32 	[%rd39], %r6195;
	ld.local.u32 	%r6200, [%rd2];
	ld.local.u32 	%r6201, [%rd32+8];
	// inline asm
	prmt.b32 %r6199, %r6200, %r6201, %r95;
	// inline asm
	st.local.u32 	[%rd8], %r6199;
	ld.local.v2.u32 	{%r6242, %r6243}, [%rd32+4];
	// inline asm
	prmt.b32 %r6203, %r6243, %r6242, %r95;
	// inline asm
	st.local.u32 	[%rd38+8], %r6203;
	ld.local.u32 	%r6208, [%rd32+4];
	ld.local.u32 	%r6209, [%rd32];
	// inline asm
	prmt.b32 %r6207, %r6208, %r6209, %r95;
	// inline asm
	st.local.u32 	[%rd38+4], %r6207;
	ld.local.u32 	%r6212, [%rd32];
	ld.local.u32 	%r6213, [%rd1];
	// inline asm
	prmt.b32 %r6211, %r6212, %r6213, %r95;
	// inline asm
	st.local.u32 	[%rd38], %r6211;
	ld.local.u32 	%r6216, [%rd1];
	// inline asm
	prmt.b32 %r6215, %r6216, %r12414, %r95;
	// inline asm
	st.local.u32 	[%rd7], %r6215;
	st.local.v2.u32 	[%rd37+4], {%r12414, %r12414};
	st.local.u32 	[%rd37], %r12414;
	st.local.u32 	[%rd6], %r12414;
	st.local.v2.u32 	[%rd36+4], {%r12414, %r12414};
	st.local.u32 	[%rd36], %r12414;
	st.local.u32 	[%rd5], %r12414;
	st.local.v2.u32 	[%rd35+4], {%r12414, %r12414};
	st.local.u32 	[%rd35], %r12414;
	st.local.u32 	[%rd4], %r12414;
	st.local.v2.u32 	[%rd34+4], {%r12414, %r12414};
	st.local.u32 	[%rd34], %r12414;
	st.local.u32 	[%rd3], %r12414;
	st.local.v2.u32 	[%rd33+4], {%r12414, %r12414};
	st.local.u32 	[%rd33], %r12414;
	st.local.u32 	[%rd2], %r12414;
	st.local.v2.u32 	[%rd32+4], {%r12414, %r12414};
	st.local.u32 	[%rd32], %r12414;
	st.local.u32 	[%rd1], %r12414;
	mov.u32 	%r12415, %r12414;
	mov.u32 	%r12436, %r12414;
	mov.u32 	%r12437, %r12414;
	mov.u32 	%r12438, %r12414;
	bra.uni 	BB3_426;

BB3_356:
	setp.gt.s32	%p250, %r5009, 5;
	@%p250 bra 	BB3_360;

	setp.eq.s32	%p253, %r5009, 4;
	@%p253 bra 	BB3_428;
	bra.uni 	BB3_358;

BB3_428:
	mov.u32 	%r12414, 0;
	// inline asm
	prmt.b32 %r12419, %r12414, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r9578, %r9579}, [%rd39+4];
	// inline asm
	prmt.b32 %r12447, %r9579, %r9578, %r95;
	// inline asm
	ld.local.u32 	%r9426, [%rd39+4];
	ld.local.u32 	%r9427, [%rd39];
	// inline asm
	prmt.b32 %r12446, %r9426, %r9427, %r95;
	// inline asm
	ld.local.u32 	%r9430, [%rd39];
	ld.local.u32 	%r9431, [%rd8];
	// inline asm
	prmt.b32 %r12445, %r9430, %r9431, %r95;
	// inline asm
	ld.local.u32 	%r9434, [%rd8];
	ld.local.u32 	%r9435, [%rd38+8];
	// inline asm
	prmt.b32 %r12444, %r9434, %r9435, %r95;
	// inline asm
	ld.local.v2.u32 	{%r9580, %r9581}, [%rd38+4];
	// inline asm
	prmt.b32 %r9437, %r9581, %r9580, %r95;
	// inline asm
	st.local.u32 	[%rd39+8], %r9437;
	ld.local.u32 	%r9442, [%rd38+4];
	ld.local.u32 	%r9443, [%rd38];
	// inline asm
	prmt.b32 %r9441, %r9442, %r9443, %r95;
	// inline asm
	st.local.u32 	[%rd39+4], %r9441;
	ld.local.u32 	%r9446, [%rd38];
	ld.local.u32 	%r9447, [%rd7];
	// inline asm
	prmt.b32 %r9445, %r9446, %r9447, %r95;
	// inline asm
	st.local.u32 	[%rd39], %r9445;
	ld.local.u32 	%r9450, [%rd7];
	ld.local.u32 	%r9451, [%rd37+8];
	// inline asm
	prmt.b32 %r9449, %r9450, %r9451, %r95;
	// inline asm
	st.local.u32 	[%rd8], %r9449;
	ld.local.v2.u32 	{%r9582, %r9583}, [%rd37+4];
	// inline asm
	prmt.b32 %r9453, %r9583, %r9582, %r95;
	// inline asm
	st.local.u32 	[%rd38+8], %r9453;
	ld.local.u32 	%r9458, [%rd37+4];
	ld.local.u32 	%r9459, [%rd37];
	// inline asm
	prmt.b32 %r9457, %r9458, %r9459, %r95;
	// inline asm
	st.local.u32 	[%rd38+4], %r9457;
	ld.local.u32 	%r9462, [%rd37];
	ld.local.u32 	%r9463, [%rd6];
	// inline asm
	prmt.b32 %r9461, %r9462, %r9463, %r95;
	// inline asm
	st.local.u32 	[%rd38], %r9461;
	ld.local.u32 	%r9466, [%rd6];
	ld.local.u32 	%r9467, [%rd36+8];
	// inline asm
	prmt.b32 %r9465, %r9466, %r9467, %r95;
	// inline asm
	st.local.u32 	[%rd7], %r9465;
	ld.local.v2.u32 	{%r9584, %r9585}, [%rd36+4];
	// inline asm
	prmt.b32 %r9469, %r9585, %r9584, %r95;
	// inline asm
	st.local.u32 	[%rd37+8], %r9469;
	ld.local.u32 	%r9474, [%rd36+4];
	ld.local.u32 	%r9475, [%rd36];
	// inline asm
	prmt.b32 %r9473, %r9474, %r9475, %r95;
	// inline asm
	st.local.u32 	[%rd37+4], %r9473;
	ld.local.u32 	%r9478, [%rd36];
	ld.local.u32 	%r9479, [%rd5];
	// inline asm
	prmt.b32 %r9477, %r9478, %r9479, %r95;
	// inline asm
	st.local.u32 	[%rd37], %r9477;
	ld.local.u32 	%r9482, [%rd5];
	ld.local.u32 	%r9483, [%rd35+8];
	// inline asm
	prmt.b32 %r9481, %r9482, %r9483, %r95;
	// inline asm
	st.local.u32 	[%rd6], %r9481;
	ld.local.v2.u32 	{%r9586, %r9587}, [%rd35+4];
	// inline asm
	prmt.b32 %r9485, %r9587, %r9586, %r95;
	// inline asm
	st.local.u32 	[%rd36+8], %r9485;
	ld.local.u32 	%r9490, [%rd35+4];
	ld.local.u32 	%r9491, [%rd35];
	// inline asm
	prmt.b32 %r9489, %r9490, %r9491, %r95;
	// inline asm
	st.local.u32 	[%rd36+4], %r9489;
	ld.local.u32 	%r9494, [%rd35];
	ld.local.u32 	%r9495, [%rd4];
	// inline asm
	prmt.b32 %r9493, %r9494, %r9495, %r95;
	// inline asm
	st.local.u32 	[%rd36], %r9493;
	ld.local.u32 	%r9498, [%rd4];
	ld.local.u32 	%r9499, [%rd34+8];
	// inline asm
	prmt.b32 %r9497, %r9498, %r9499, %r95;
	// inline asm
	st.local.u32 	[%rd5], %r9497;
	ld.local.v2.u32 	{%r9588, %r9589}, [%rd34+4];
	// inline asm
	prmt.b32 %r9501, %r9589, %r9588, %r95;
	// inline asm
	st.local.u32 	[%rd35+8], %r9501;
	ld.local.u32 	%r9506, [%rd34+4];
	ld.local.u32 	%r9507, [%rd34];
	// inline asm
	prmt.b32 %r9505, %r9506, %r9507, %r95;
	// inline asm
	st.local.u32 	[%rd35+4], %r9505;
	ld.local.u32 	%r9510, [%rd34];
	ld.local.u32 	%r9511, [%rd3];
	// inline asm
	prmt.b32 %r9509, %r9510, %r9511, %r95;
	// inline asm
	st.local.u32 	[%rd35], %r9509;
	ld.local.u32 	%r9514, [%rd3];
	ld.local.u32 	%r9515, [%rd33+8];
	// inline asm
	prmt.b32 %r9513, %r9514, %r9515, %r95;
	// inline asm
	st.local.u32 	[%rd4], %r9513;
	ld.local.v2.u32 	{%r9590, %r9591}, [%rd33+4];
	// inline asm
	prmt.b32 %r9517, %r9591, %r9590, %r95;
	// inline asm
	st.local.u32 	[%rd34+8], %r9517;
	ld.local.u32 	%r9522, [%rd33+4];
	ld.local.u32 	%r9523, [%rd33];
	// inline asm
	prmt.b32 %r9521, %r9522, %r9523, %r95;
	// inline asm
	st.local.u32 	[%rd34+4], %r9521;
	ld.local.u32 	%r9526, [%rd33];
	ld.local.u32 	%r9527, [%rd2];
	// inline asm
	prmt.b32 %r9525, %r9526, %r9527, %r95;
	// inline asm
	st.local.u32 	[%rd34], %r9525;
	ld.local.u32 	%r9530, [%rd2];
	ld.local.u32 	%r9531, [%rd32+8];
	// inline asm
	prmt.b32 %r9529, %r9530, %r9531, %r95;
	// inline asm
	st.local.u32 	[%rd3], %r9529;
	ld.local.v2.u32 	{%r9592, %r9593}, [%rd32+4];
	// inline asm
	prmt.b32 %r9533, %r9593, %r9592, %r95;
	// inline asm
	st.local.u32 	[%rd33+8], %r9533;
	ld.local.u32 	%r9538, [%rd32+4];
	ld.local.u32 	%r9539, [%rd32];
	// inline asm
	prmt.b32 %r9537, %r9538, %r9539, %r95;
	// inline asm
	st.local.u32 	[%rd33+4], %r9537;
	ld.local.u32 	%r9542, [%rd32];
	ld.local.u32 	%r9543, [%rd1];
	// inline asm
	prmt.b32 %r9541, %r9542, %r9543, %r95;
	// inline asm
	st.local.u32 	[%rd33], %r9541;
	ld.local.u32 	%r9546, [%rd1];
	// inline asm
	prmt.b32 %r9545, %r9546, %r12414, %r95;
	// inline asm
	st.local.u32 	[%rd2], %r9545;
	st.local.v2.u32 	[%rd32+4], {%r12414, %r12414};
	st.local.u32 	[%rd32], %r12414;
	st.local.u32 	[%rd1], %r12414;
	mov.u32 	%r12415, %r12414;
	mov.u32 	%r12416, %r12414;
	mov.u32 	%r12417, %r12414;
	mov.u32 	%r12418, %r12414;
	bra.uni 	BB3_363;

BB3_388:
	setp.gt.s32	%p227, %r5009, 21;
	@%p227 bra 	BB3_392;

	setp.eq.s32	%p230, %r5009, 20;
	@%p230 bra 	BB3_415;
	bra.uni 	BB3_390;

BB3_415:
	mov.u32 	%r12414, 0;
	// inline asm
	prmt.b32 %r12435, %r12414, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6866, %r6867}, [%rd39+4];
	// inline asm
	prmt.b32 %r12428, %r6867, %r6866, %r95;
	// inline asm
	ld.local.u32 	%r6730, [%rd39+4];
	ld.local.u32 	%r6731, [%rd39];
	// inline asm
	prmt.b32 %r12429, %r6730, %r6731, %r95;
	// inline asm
	ld.local.u32 	%r6734, [%rd39];
	ld.local.u32 	%r6735, [%rd8];
	// inline asm
	prmt.b32 %r12430, %r6734, %r6735, %r95;
	// inline asm
	ld.local.u32 	%r6738, [%rd8];
	ld.local.u32 	%r6739, [%rd38+8];
	// inline asm
	prmt.b32 %r12431, %r6738, %r6739, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6868, %r6869}, [%rd38+4];
	// inline asm
	prmt.b32 %r12424, %r6869, %r6868, %r95;
	// inline asm
	ld.local.u32 	%r6746, [%rd38+4];
	ld.local.u32 	%r6747, [%rd38];
	// inline asm
	prmt.b32 %r12425, %r6746, %r6747, %r95;
	// inline asm
	ld.local.u32 	%r6750, [%rd38];
	ld.local.u32 	%r6751, [%rd7];
	// inline asm
	prmt.b32 %r12426, %r6750, %r6751, %r95;
	// inline asm
	ld.local.u32 	%r6754, [%rd7];
	ld.local.u32 	%r6755, [%rd37+8];
	// inline asm
	prmt.b32 %r12427, %r6754, %r6755, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6870, %r6871}, [%rd37+4];
	// inline asm
	prmt.b32 %r12420, %r6871, %r6870, %r95;
	// inline asm
	ld.local.u32 	%r6762, [%rd37+4];
	ld.local.u32 	%r6763, [%rd37];
	// inline asm
	prmt.b32 %r12421, %r6762, %r6763, %r95;
	// inline asm
	ld.local.u32 	%r6766, [%rd37];
	ld.local.u32 	%r6767, [%rd6];
	// inline asm
	prmt.b32 %r12422, %r6766, %r6767, %r95;
	// inline asm
	ld.local.u32 	%r6770, [%rd6];
	ld.local.u32 	%r6771, [%rd36+8];
	// inline asm
	prmt.b32 %r12423, %r6770, %r6771, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6872, %r6873}, [%rd36+4];
	// inline asm
	prmt.b32 %r12416, %r6873, %r6872, %r95;
	// inline asm
	ld.local.u32 	%r6778, [%rd36+4];
	ld.local.u32 	%r6779, [%rd36];
	// inline asm
	prmt.b32 %r12417, %r6778, %r6779, %r95;
	// inline asm
	ld.local.u32 	%r6782, [%rd36];
	ld.local.u32 	%r6783, [%rd5];
	// inline asm
	prmt.b32 %r12418, %r6782, %r6783, %r95;
	// inline asm
	ld.local.u32 	%r6786, [%rd5];
	ld.local.u32 	%r6787, [%rd35+8];
	// inline asm
	prmt.b32 %r12419, %r6786, %r6787, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6874, %r6875}, [%rd35+4];
	// inline asm
	prmt.b32 %r12447, %r6875, %r6874, %r95;
	// inline asm
	ld.local.u32 	%r6794, [%rd35+4];
	ld.local.u32 	%r6795, [%rd35];
	// inline asm
	prmt.b32 %r12446, %r6794, %r6795, %r95;
	// inline asm
	ld.local.u32 	%r6798, [%rd35];
	ld.local.u32 	%r6799, [%rd4];
	// inline asm
	prmt.b32 %r12445, %r6798, %r6799, %r95;
	// inline asm
	ld.local.u32 	%r6802, [%rd4];
	ld.local.u32 	%r6803, [%rd34+8];
	// inline asm
	prmt.b32 %r12444, %r6802, %r6803, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6876, %r6877}, [%rd34+4];
	// inline asm
	prmt.b32 %r6805, %r6877, %r6876, %r95;
	// inline asm
	st.local.u32 	[%rd39+8], %r6805;
	ld.local.u32 	%r6810, [%rd34+4];
	ld.local.u32 	%r6811, [%rd34];
	// inline asm
	prmt.b32 %r6809, %r6810, %r6811, %r95;
	// inline asm
	st.local.u32 	[%rd39+4], %r6809;
	ld.local.u32 	%r6814, [%rd34];
	ld.local.u32 	%r6815, [%rd3];
	// inline asm
	prmt.b32 %r6813, %r6814, %r6815, %r95;
	// inline asm
	st.local.u32 	[%rd39], %r6813;
	ld.local.u32 	%r6818, [%rd3];
	ld.local.u32 	%r6819, [%rd33+8];
	// inline asm
	prmt.b32 %r6817, %r6818, %r6819, %r95;
	// inline asm
	st.local.u32 	[%rd8], %r6817;
	ld.local.v2.u32 	{%r6878, %r6879}, [%rd33+4];
	// inline asm
	prmt.b32 %r6821, %r6879, %r6878, %r95;
	// inline asm
	st.local.u32 	[%rd38+8], %r6821;
	ld.local.u32 	%r6826, [%rd33+4];
	ld.local.u32 	%r6827, [%rd33];
	// inline asm
	prmt.b32 %r6825, %r6826, %r6827, %r95;
	// inline asm
	st.local.u32 	[%rd38+4], %r6825;
	ld.local.u32 	%r6830, [%rd33];
	ld.local.u32 	%r6831, [%rd2];
	// inline asm
	prmt.b32 %r6829, %r6830, %r6831, %r95;
	// inline asm
	st.local.u32 	[%rd38], %r6829;
	ld.local.u32 	%r6834, [%rd2];
	ld.local.u32 	%r6835, [%rd32+8];
	// inline asm
	prmt.b32 %r6833, %r6834, %r6835, %r95;
	// inline asm
	st.local.u32 	[%rd7], %r6833;
	ld.local.v2.u32 	{%r6880, %r6881}, [%rd32+4];
	// inline asm
	prmt.b32 %r6837, %r6881, %r6880, %r95;
	// inline asm
	st.local.u32 	[%rd37+8], %r6837;
	ld.local.u32 	%r6842, [%rd32+4];
	ld.local.u32 	%r6843, [%rd32];
	// inline asm
	prmt.b32 %r6841, %r6842, %r6843, %r95;
	// inline asm
	st.local.u32 	[%rd37+4], %r6841;
	ld.local.u32 	%r6846, [%rd32];
	ld.local.u32 	%r6847, [%rd1];
	// inline asm
	prmt.b32 %r6845, %r6846, %r6847, %r95;
	// inline asm
	st.local.u32 	[%rd37], %r6845;
	ld.local.u32 	%r6850, [%rd1];
	// inline asm
	prmt.b32 %r6849, %r6850, %r12414, %r95;
	// inline asm
	st.local.u32 	[%rd6], %r6849;
	st.local.v2.u32 	[%rd36+4], {%r12414, %r12414};
	st.local.u32 	[%rd36], %r12414;
	st.local.u32 	[%rd5], %r12414;
	st.local.v2.u32 	[%rd35+4], {%r12414, %r12414};
	st.local.u32 	[%rd35], %r12414;
	st.local.u32 	[%rd4], %r12414;
	st.local.v2.u32 	[%rd34+4], {%r12414, %r12414};
	st.local.u32 	[%rd34], %r12414;
	st.local.u32 	[%rd3], %r12414;
	st.local.v2.u32 	[%rd33+4], {%r12414, %r12414};
	st.local.u32 	[%rd33], %r12414;
	st.local.u32 	[%rd2], %r12414;
	st.local.v2.u32 	[%rd32+4], {%r12414, %r12414};
	st.local.u32 	[%rd32], %r12414;
	st.local.u32 	[%rd1], %r12414;
	mov.u32 	%r12415, %r12414;
	mov.u32 	%r12432, %r12414;
	mov.u32 	%r12433, %r12414;
	mov.u32 	%r12434, %r12414;
	bra.uni 	BB3_425;

BB3_372:
	setp.gt.s32	%p239, %r5009, 13;
	@%p239 bra 	BB3_376;

	setp.eq.s32	%p242, %r5009, 12;
	@%p242 bra 	BB3_419;
	bra.uni 	BB3_374;

BB3_419:
	mov.u32 	%r12414, 0;
	// inline asm
	prmt.b32 %r12427, %r12414, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r8190, %r8191}, [%rd39+4];
	// inline asm
	prmt.b32 %r12420, %r8191, %r8190, %r95;
	// inline asm
	ld.local.u32 	%r8046, [%rd39+4];
	ld.local.u32 	%r8047, [%rd39];
	// inline asm
	prmt.b32 %r12421, %r8046, %r8047, %r95;
	// inline asm
	ld.local.u32 	%r8050, [%rd39];
	ld.local.u32 	%r8051, [%rd8];
	// inline asm
	prmt.b32 %r12422, %r8050, %r8051, %r95;
	// inline asm
	ld.local.u32 	%r8054, [%rd8];
	ld.local.u32 	%r8055, [%rd38+8];
	// inline asm
	prmt.b32 %r12423, %r8054, %r8055, %r95;
	// inline asm
	ld.local.v2.u32 	{%r8192, %r8193}, [%rd38+4];
	// inline asm
	prmt.b32 %r12416, %r8193, %r8192, %r95;
	// inline asm
	ld.local.u32 	%r8062, [%rd38+4];
	ld.local.u32 	%r8063, [%rd38];
	// inline asm
	prmt.b32 %r12417, %r8062, %r8063, %r95;
	// inline asm
	ld.local.u32 	%r8066, [%rd38];
	ld.local.u32 	%r8067, [%rd7];
	// inline asm
	prmt.b32 %r12418, %r8066, %r8067, %r95;
	// inline asm
	ld.local.u32 	%r8070, [%rd7];
	ld.local.u32 	%r8071, [%rd37+8];
	// inline asm
	prmt.b32 %r12419, %r8070, %r8071, %r95;
	// inline asm
	ld.local.v2.u32 	{%r8194, %r8195}, [%rd37+4];
	// inline asm
	prmt.b32 %r12447, %r8195, %r8194, %r95;
	// inline asm
	ld.local.u32 	%r8078, [%rd37+4];
	ld.local.u32 	%r8079, [%rd37];
	// inline asm
	prmt.b32 %r12446, %r8078, %r8079, %r95;
	// inline asm
	ld.local.u32 	%r8082, [%rd37];
	ld.local.u32 	%r8083, [%rd6];
	// inline asm
	prmt.b32 %r12445, %r8082, %r8083, %r95;
	// inline asm
	ld.local.u32 	%r8086, [%rd6];
	ld.local.u32 	%r8087, [%rd36+8];
	// inline asm
	prmt.b32 %r12444, %r8086, %r8087, %r95;
	// inline asm
	ld.local.v2.u32 	{%r8196, %r8197}, [%rd36+4];
	// inline asm
	prmt.b32 %r8089, %r8197, %r8196, %r95;
	// inline asm
	st.local.u32 	[%rd39+8], %r8089;
	ld.local.u32 	%r8094, [%rd36+4];
	ld.local.u32 	%r8095, [%rd36];
	// inline asm
	prmt.b32 %r8093, %r8094, %r8095, %r95;
	// inline asm
	st.local.u32 	[%rd39+4], %r8093;
	ld.local.u32 	%r8098, [%rd36];
	ld.local.u32 	%r8099, [%rd5];
	// inline asm
	prmt.b32 %r8097, %r8098, %r8099, %r95;
	// inline asm
	st.local.u32 	[%rd39], %r8097;
	ld.local.u32 	%r8102, [%rd5];
	ld.local.u32 	%r8103, [%rd35+8];
	// inline asm
	prmt.b32 %r8101, %r8102, %r8103, %r95;
	// inline asm
	st.local.u32 	[%rd8], %r8101;
	ld.local.v2.u32 	{%r8198, %r8199}, [%rd35+4];
	// inline asm
	prmt.b32 %r8105, %r8199, %r8198, %r95;
	// inline asm
	st.local.u32 	[%rd38+8], %r8105;
	ld.local.u32 	%r8110, [%rd35+4];
	ld.local.u32 	%r8111, [%rd35];
	// inline asm
	prmt.b32 %r8109, %r8110, %r8111, %r95;
	// inline asm
	st.local.u32 	[%rd38+4], %r8109;
	ld.local.u32 	%r8114, [%rd35];
	ld.local.u32 	%r8115, [%rd4];
	// inline asm
	prmt.b32 %r8113, %r8114, %r8115, %r95;
	// inline asm
	st.local.u32 	[%rd38], %r8113;
	ld.local.u32 	%r8118, [%rd4];
	ld.local.u32 	%r8119, [%rd34+8];
	// inline asm
	prmt.b32 %r8117, %r8118, %r8119, %r95;
	// inline asm
	st.local.u32 	[%rd7], %r8117;
	ld.local.v2.u32 	{%r8200, %r8201}, [%rd34+4];
	// inline asm
	prmt.b32 %r8121, %r8201, %r8200, %r95;
	// inline asm
	st.local.u32 	[%rd37+8], %r8121;
	ld.local.u32 	%r8126, [%rd34+4];
	ld.local.u32 	%r8127, [%rd34];
	// inline asm
	prmt.b32 %r8125, %r8126, %r8127, %r95;
	// inline asm
	st.local.u32 	[%rd37+4], %r8125;
	ld.local.u32 	%r8130, [%rd34];
	ld.local.u32 	%r8131, [%rd3];
	// inline asm
	prmt.b32 %r8129, %r8130, %r8131, %r95;
	// inline asm
	st.local.u32 	[%rd37], %r8129;
	ld.local.u32 	%r8134, [%rd3];
	ld.local.u32 	%r8135, [%rd33+8];
	// inline asm
	prmt.b32 %r8133, %r8134, %r8135, %r95;
	// inline asm
	st.local.u32 	[%rd6], %r8133;
	ld.local.v2.u32 	{%r8202, %r8203}, [%rd33+4];
	// inline asm
	prmt.b32 %r8137, %r8203, %r8202, %r95;
	// inline asm
	st.local.u32 	[%rd36+8], %r8137;
	ld.local.u32 	%r8142, [%rd33+4];
	ld.local.u32 	%r8143, [%rd33];
	// inline asm
	prmt.b32 %r8141, %r8142, %r8143, %r95;
	// inline asm
	st.local.u32 	[%rd36+4], %r8141;
	ld.local.u32 	%r8146, [%rd33];
	ld.local.u32 	%r8147, [%rd2];
	// inline asm
	prmt.b32 %r8145, %r8146, %r8147, %r95;
	// inline asm
	st.local.u32 	[%rd36], %r8145;
	ld.local.u32 	%r8150, [%rd2];
	ld.local.u32 	%r8151, [%rd32+8];
	// inline asm
	prmt.b32 %r8149, %r8150, %r8151, %r95;
	// inline asm
	st.local.u32 	[%rd5], %r8149;
	ld.local.v2.u32 	{%r8204, %r8205}, [%rd32+4];
	// inline asm
	prmt.b32 %r8153, %r8205, %r8204, %r95;
	// inline asm
	st.local.u32 	[%rd35+8], %r8153;
	ld.local.u32 	%r8158, [%rd32+4];
	ld.local.u32 	%r8159, [%rd32];
	// inline asm
	prmt.b32 %r8157, %r8158, %r8159, %r95;
	// inline asm
	st.local.u32 	[%rd35+4], %r8157;
	ld.local.u32 	%r8162, [%rd32];
	ld.local.u32 	%r8163, [%rd1];
	// inline asm
	prmt.b32 %r8161, %r8162, %r8163, %r95;
	// inline asm
	st.local.u32 	[%rd35], %r8161;
	ld.local.u32 	%r8166, [%rd1];
	// inline asm
	prmt.b32 %r8165, %r8166, %r12414, %r95;
	// inline asm
	st.local.u32 	[%rd4], %r8165;
	st.local.v2.u32 	[%rd34+4], {%r12414, %r12414};
	st.local.u32 	[%rd34], %r12414;
	st.local.u32 	[%rd3], %r12414;
	st.local.v2.u32 	[%rd33+4], {%r12414, %r12414};
	st.local.u32 	[%rd33], %r12414;
	st.local.u32 	[%rd2], %r12414;
	st.local.v2.u32 	[%rd32+4], {%r12414, %r12414};
	st.local.u32 	[%rd32], %r12414;
	st.local.u32 	[%rd1], %r12414;
	mov.u32 	%r12415, %r12414;
	mov.u32 	%r12424, %r12414;
	mov.u32 	%r12425, %r12414;
	mov.u32 	%r12426, %r12414;
	bra.uni 	BB3_423;

BB3_403:
	setp.gt.s32	%p216, %r5009, 29;
	@%p216 bra 	BB3_407;

	setp.eq.s32	%p219, %r5009, 28;
	@%p219 bra 	BB3_411;
	bra.uni 	BB3_405;

BB3_411:
	mov.u32 	%r12414, 0;
	// inline asm
	prmt.b32 %r12443, %r12414, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5606, %r5607}, [%rd39+4];
	// inline asm
	prmt.b32 %r12436, %r5607, %r5606, %r95;
	// inline asm
	ld.local.u32 	%r5478, [%rd39+4];
	ld.local.u32 	%r5479, [%rd39];
	// inline asm
	prmt.b32 %r12437, %r5478, %r5479, %r95;
	// inline asm
	ld.local.u32 	%r5482, [%rd39];
	ld.local.u32 	%r5483, [%rd8];
	// inline asm
	prmt.b32 %r12438, %r5482, %r5483, %r95;
	// inline asm
	ld.local.u32 	%r5486, [%rd8];
	ld.local.u32 	%r5487, [%rd38+8];
	// inline asm
	prmt.b32 %r12439, %r5486, %r5487, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5608, %r5609}, [%rd38+4];
	// inline asm
	prmt.b32 %r12432, %r5609, %r5608, %r95;
	// inline asm
	ld.local.u32 	%r5494, [%rd38+4];
	ld.local.u32 	%r5495, [%rd38];
	// inline asm
	prmt.b32 %r12433, %r5494, %r5495, %r95;
	// inline asm
	ld.local.u32 	%r5498, [%rd38];
	ld.local.u32 	%r5499, [%rd7];
	// inline asm
	prmt.b32 %r12434, %r5498, %r5499, %r95;
	// inline asm
	ld.local.u32 	%r5502, [%rd7];
	ld.local.u32 	%r5503, [%rd37+8];
	// inline asm
	prmt.b32 %r12435, %r5502, %r5503, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5610, %r5611}, [%rd37+4];
	// inline asm
	prmt.b32 %r12428, %r5611, %r5610, %r95;
	// inline asm
	ld.local.u32 	%r5510, [%rd37+4];
	ld.local.u32 	%r5511, [%rd37];
	// inline asm
	prmt.b32 %r12429, %r5510, %r5511, %r95;
	// inline asm
	ld.local.u32 	%r5514, [%rd37];
	ld.local.u32 	%r5515, [%rd6];
	// inline asm
	prmt.b32 %r12430, %r5514, %r5515, %r95;
	// inline asm
	ld.local.u32 	%r5518, [%rd6];
	ld.local.u32 	%r5519, [%rd36+8];
	// inline asm
	prmt.b32 %r12431, %r5518, %r5519, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5612, %r5613}, [%rd36+4];
	// inline asm
	prmt.b32 %r12424, %r5613, %r5612, %r95;
	// inline asm
	ld.local.u32 	%r5526, [%rd36+4];
	ld.local.u32 	%r5527, [%rd36];
	// inline asm
	prmt.b32 %r12425, %r5526, %r5527, %r95;
	// inline asm
	ld.local.u32 	%r5530, [%rd36];
	ld.local.u32 	%r5531, [%rd5];
	// inline asm
	prmt.b32 %r12426, %r5530, %r5531, %r95;
	// inline asm
	ld.local.u32 	%r5534, [%rd5];
	ld.local.u32 	%r5535, [%rd35+8];
	// inline asm
	prmt.b32 %r12427, %r5534, %r5535, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5614, %r5615}, [%rd35+4];
	// inline asm
	prmt.b32 %r12420, %r5615, %r5614, %r95;
	// inline asm
	ld.local.u32 	%r5542, [%rd35+4];
	ld.local.u32 	%r5543, [%rd35];
	// inline asm
	prmt.b32 %r12421, %r5542, %r5543, %r95;
	// inline asm
	ld.local.u32 	%r5546, [%rd35];
	ld.local.u32 	%r5547, [%rd4];
	// inline asm
	prmt.b32 %r12422, %r5546, %r5547, %r95;
	// inline asm
	ld.local.u32 	%r5550, [%rd4];
	ld.local.u32 	%r5551, [%rd34+8];
	// inline asm
	prmt.b32 %r12423, %r5550, %r5551, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5616, %r5617}, [%rd34+4];
	// inline asm
	prmt.b32 %r12416, %r5617, %r5616, %r95;
	// inline asm
	ld.local.u32 	%r5558, [%rd34+4];
	ld.local.u32 	%r5559, [%rd34];
	// inline asm
	prmt.b32 %r12417, %r5558, %r5559, %r95;
	// inline asm
	ld.local.u32 	%r5562, [%rd34];
	ld.local.u32 	%r5563, [%rd3];
	// inline asm
	prmt.b32 %r12418, %r5562, %r5563, %r95;
	// inline asm
	ld.local.u32 	%r5566, [%rd3];
	ld.local.u32 	%r5567, [%rd33+8];
	// inline asm
	prmt.b32 %r12419, %r5566, %r5567, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5618, %r5619}, [%rd33+4];
	// inline asm
	prmt.b32 %r12447, %r5619, %r5618, %r95;
	// inline asm
	ld.local.u32 	%r5574, [%rd33+4];
	ld.local.u32 	%r5575, [%rd33];
	// inline asm
	prmt.b32 %r12446, %r5574, %r5575, %r95;
	// inline asm
	ld.local.u32 	%r5578, [%rd33];
	ld.local.u32 	%r5579, [%rd2];
	// inline asm
	prmt.b32 %r12445, %r5578, %r5579, %r95;
	// inline asm
	ld.local.u32 	%r5582, [%rd2];
	ld.local.u32 	%r5583, [%rd32+8];
	// inline asm
	prmt.b32 %r12444, %r5582, %r5583, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5620, %r5621}, [%rd32+4];
	// inline asm
	prmt.b32 %r5585, %r5621, %r5620, %r95;
	// inline asm
	st.local.u32 	[%rd39+8], %r5585;
	ld.local.u32 	%r5590, [%rd32+4];
	ld.local.u32 	%r5591, [%rd32];
	// inline asm
	prmt.b32 %r5589, %r5590, %r5591, %r95;
	// inline asm
	st.local.u32 	[%rd39+4], %r5589;
	ld.local.u32 	%r5594, [%rd32];
	ld.local.u32 	%r5595, [%rd1];
	// inline asm
	prmt.b32 %r5593, %r5594, %r5595, %r95;
	// inline asm
	st.local.u32 	[%rd39], %r5593;
	ld.local.u32 	%r5598, [%rd1];
	// inline asm
	prmt.b32 %r5597, %r5598, %r12414, %r95;
	// inline asm
	st.local.u32 	[%rd8], %r5597;
	st.local.v2.u32 	[%rd38+4], {%r12414, %r12414};
	st.local.u32 	[%rd38], %r12414;
	st.local.u32 	[%rd7], %r12414;
	st.local.v2.u32 	[%rd37+4], {%r12414, %r12414};
	st.local.u32 	[%rd37], %r12414;
	st.local.u32 	[%rd6], %r12414;
	st.local.v2.u32 	[%rd36+4], {%r12414, %r12414};
	st.local.u32 	[%rd36], %r12414;
	st.local.u32 	[%rd5], %r12414;
	st.local.v2.u32 	[%rd35+4], {%r12414, %r12414};
	st.local.u32 	[%rd35], %r12414;
	st.local.u32 	[%rd4], %r12414;
	st.local.v2.u32 	[%rd34+4], {%r12414, %r12414};
	st.local.u32 	[%rd34], %r12414;
	st.local.u32 	[%rd3], %r12414;
	st.local.v2.u32 	[%rd33+4], {%r12414, %r12414};
	st.local.u32 	[%rd33], %r12414;
	st.local.u32 	[%rd2], %r12414;
	st.local.v2.u32 	[%rd32+4], {%r12414, %r12414};
	st.local.u32 	[%rd32], %r12414;
	st.local.u32 	[%rd1], %r12414;
	mov.u32 	%r12415, %r12414;
	mov.u32 	%r12440, %r12414;
	mov.u32 	%r12441, %r12414;
	mov.u32 	%r12442, %r12414;
	bra.uni 	BB3_431;

BB3_353:
	setp.eq.s32	%p256, %r5009, 2;
	@%p256 bra 	BB3_429;
	bra.uni 	BB3_354;

BB3_429:
	mov.u32 	%r12414, 0;
	// inline asm
	prmt.b32 %r12446, %r12414, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r9935, %r9936}, [%rd39+4];
	// inline asm
	prmt.b32 %r12445, %r9936, %r9935, %r95;
	// inline asm
	ld.local.u32 	%r9781, [%rd39+4];
	ld.local.u32 	%r9782, [%rd39];
	// inline asm
	prmt.b32 %r12444, %r9781, %r9782, %r95;
	// inline asm
	ld.local.u32 	%r9785, [%rd39];
	ld.local.u32 	%r9786, [%rd8];
	// inline asm
	prmt.b32 %r9784, %r9785, %r9786, %r95;
	// inline asm
	st.local.u32 	[%rd39+8], %r9784;
	ld.local.u32 	%r9789, [%rd8];
	ld.local.u32 	%r9790, [%rd38+8];
	// inline asm
	prmt.b32 %r9788, %r9789, %r9790, %r95;
	// inline asm
	st.local.u32 	[%rd39+4], %r9788;
	ld.local.v2.u32 	{%r9937, %r9938}, [%rd38+4];
	// inline asm
	prmt.b32 %r9792, %r9938, %r9937, %r95;
	// inline asm
	st.local.u32 	[%rd39], %r9792;
	ld.local.u32 	%r9797, [%rd38+4];
	ld.local.u32 	%r9798, [%rd38];
	// inline asm
	prmt.b32 %r9796, %r9797, %r9798, %r95;
	// inline asm
	st.local.u32 	[%rd8], %r9796;
	ld.local.u32 	%r9801, [%rd38];
	ld.local.u32 	%r9802, [%rd7];
	// inline asm
	prmt.b32 %r9800, %r9801, %r9802, %r95;
	// inline asm
	st.local.u32 	[%rd38+8], %r9800;
	ld.local.u32 	%r9805, [%rd7];
	ld.local.u32 	%r9806, [%rd37+8];
	// inline asm
	prmt.b32 %r9804, %r9805, %r9806, %r95;
	// inline asm
	st.local.u32 	[%rd38+4], %r9804;
	ld.local.v2.u32 	{%r9939, %r9940}, [%rd37+4];
	// inline asm
	prmt.b32 %r9808, %r9940, %r9939, %r95;
	// inline asm
	st.local.u32 	[%rd38], %r9808;
	ld.local.u32 	%r9813, [%rd37+4];
	ld.local.u32 	%r9814, [%rd37];
	// inline asm
	prmt.b32 %r9812, %r9813, %r9814, %r95;
	// inline asm
	st.local.u32 	[%rd7], %r9812;
	ld.local.u32 	%r9817, [%rd37];
	ld.local.u32 	%r9818, [%rd6];
	// inline asm
	prmt.b32 %r9816, %r9817, %r9818, %r95;
	// inline asm
	st.local.u32 	[%rd37+8], %r9816;
	ld.local.u32 	%r9821, [%rd6];
	ld.local.u32 	%r9822, [%rd36+8];
	// inline asm
	prmt.b32 %r9820, %r9821, %r9822, %r95;
	// inline asm
	st.local.u32 	[%rd37+4], %r9820;
	ld.local.v2.u32 	{%r9941, %r9942}, [%rd36+4];
	// inline asm
	prmt.b32 %r9824, %r9942, %r9941, %r95;
	// inline asm
	st.local.u32 	[%rd37], %r9824;
	ld.local.u32 	%r9829, [%rd36+4];
	ld.local.u32 	%r9830, [%rd36];
	// inline asm
	prmt.b32 %r9828, %r9829, %r9830, %r95;
	// inline asm
	st.local.u32 	[%rd6], %r9828;
	ld.local.u32 	%r9833, [%rd36];
	ld.local.u32 	%r9834, [%rd5];
	// inline asm
	prmt.b32 %r9832, %r9833, %r9834, %r95;
	// inline asm
	st.local.u32 	[%rd36+8], %r9832;
	ld.local.u32 	%r9837, [%rd5];
	ld.local.u32 	%r9838, [%rd35+8];
	// inline asm
	prmt.b32 %r9836, %r9837, %r9838, %r95;
	// inline asm
	st.local.u32 	[%rd36+4], %r9836;
	ld.local.v2.u32 	{%r9943, %r9944}, [%rd35+4];
	// inline asm
	prmt.b32 %r9840, %r9944, %r9943, %r95;
	// inline asm
	st.local.u32 	[%rd36], %r9840;
	ld.local.u32 	%r9845, [%rd35+4];
	ld.local.u32 	%r9846, [%rd35];
	// inline asm
	prmt.b32 %r9844, %r9845, %r9846, %r95;
	// inline asm
	st.local.u32 	[%rd5], %r9844;
	ld.local.u32 	%r9849, [%rd35];
	ld.local.u32 	%r9850, [%rd4];
	// inline asm
	prmt.b32 %r9848, %r9849, %r9850, %r95;
	// inline asm
	st.local.u32 	[%rd35+8], %r9848;
	ld.local.u32 	%r9853, [%rd4];
	ld.local.u32 	%r9854, [%rd34+8];
	// inline asm
	prmt.b32 %r9852, %r9853, %r9854, %r95;
	// inline asm
	st.local.u32 	[%rd35+4], %r9852;
	ld.local.v2.u32 	{%r9945, %r9946}, [%rd34+4];
	// inline asm
	prmt.b32 %r9856, %r9946, %r9945, %r95;
	// inline asm
	st.local.u32 	[%rd35], %r9856;
	ld.local.u32 	%r9861, [%rd34+4];
	ld.local.u32 	%r9862, [%rd34];
	// inline asm
	prmt.b32 %r9860, %r9861, %r9862, %r95;
	// inline asm
	st.local.u32 	[%rd4], %r9860;
	ld.local.u32 	%r9865, [%rd34];
	ld.local.u32 	%r9866, [%rd3];
	// inline asm
	prmt.b32 %r9864, %r9865, %r9866, %r95;
	// inline asm
	st.local.u32 	[%rd34+8], %r9864;
	ld.local.u32 	%r9869, [%rd3];
	ld.local.u32 	%r9870, [%rd33+8];
	// inline asm
	prmt.b32 %r9868, %r9869, %r9870, %r95;
	// inline asm
	st.local.u32 	[%rd34+4], %r9868;
	ld.local.v2.u32 	{%r9947, %r9948}, [%rd33+4];
	// inline asm
	prmt.b32 %r9872, %r9948, %r9947, %r95;
	// inline asm
	st.local.u32 	[%rd34], %r9872;
	ld.local.u32 	%r9877, [%rd33+4];
	ld.local.u32 	%r9878, [%rd33];
	// inline asm
	prmt.b32 %r9876, %r9877, %r9878, %r95;
	// inline asm
	st.local.u32 	[%rd3], %r9876;
	ld.local.u32 	%r9881, [%rd33];
	ld.local.u32 	%r9882, [%rd2];
	// inline asm
	prmt.b32 %r9880, %r9881, %r9882, %r95;
	// inline asm
	st.local.u32 	[%rd33+8], %r9880;
	ld.local.u32 	%r9885, [%rd2];
	ld.local.u32 	%r9886, [%rd32+8];
	// inline asm
	prmt.b32 %r9884, %r9885, %r9886, %r95;
	// inline asm
	st.local.u32 	[%rd33+4], %r9884;
	ld.local.v2.u32 	{%r9949, %r9950}, [%rd32+4];
	// inline asm
	prmt.b32 %r9888, %r9950, %r9949, %r95;
	// inline asm
	st.local.u32 	[%rd33], %r9888;
	ld.local.u32 	%r9893, [%rd32+4];
	ld.local.u32 	%r9894, [%rd32];
	// inline asm
	prmt.b32 %r9892, %r9893, %r9894, %r95;
	// inline asm
	st.local.u32 	[%rd2], %r9892;
	ld.local.u32 	%r9897, [%rd32];
	ld.local.u32 	%r9898, [%rd1];
	// inline asm
	prmt.b32 %r9896, %r9897, %r9898, %r95;
	// inline asm
	st.local.u32 	[%rd32+8], %r9896;
	ld.local.u32 	%r9901, [%rd1];
	// inline asm
	prmt.b32 %r9900, %r9901, %r12414, %r95;
	// inline asm
	st.local.u32 	[%rd32+4], %r9900;
	st.local.u32 	[%rd32], %r12414;
	st.local.u32 	[%rd1], %r12414;
	mov.u32 	%r12415, %r12414;
	mov.u32 	%r12416, %r12414;
	mov.u32 	%r12417, %r12414;
	mov.u32 	%r12418, %r12414;
	mov.u32 	%r12419, %r12414;
	mov.u32 	%r12420, %r12414;
	mov.u32 	%r12421, %r12414;
	mov.u32 	%r12422, %r12414;
	mov.u32 	%r12423, %r12414;
	mov.u32 	%r12424, %r12414;
	mov.u32 	%r12425, %r12414;
	mov.u32 	%r12426, %r12414;
	mov.u32 	%r12427, %r12414;
	mov.u32 	%r12428, %r12414;
	mov.u32 	%r12429, %r12414;
	mov.u32 	%r12430, %r12414;
	mov.u32 	%r12431, %r12414;
	mov.u32 	%r12432, %r12414;
	mov.u32 	%r12433, %r12414;
	mov.u32 	%r12434, %r12414;
	mov.u32 	%r12435, %r12414;
	mov.u32 	%r12436, %r12414;
	mov.u32 	%r12437, %r12414;
	mov.u32 	%r12438, %r12414;
	mov.u32 	%r12439, %r12414;
	mov.u32 	%r12440, %r12414;
	mov.u32 	%r12441, %r12414;
	mov.u32 	%r12442, %r12414;
	mov.u32 	%r12443, %r12414;
	mov.u32 	%r12447, %r12414;
	bra.uni 	BB3_431;

BB3_385:
	setp.eq.s32	%p233, %r5009, 18;
	@%p233 bra 	BB3_416;
	bra.uni 	BB3_386;

BB3_416:
	mov.u32 	%r12414, 0;
	// inline asm
	prmt.b32 %r12429, %r12414, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r7191, %r7192}, [%rd39+4];
	// inline asm
	prmt.b32 %r12430, %r7192, %r7191, %r95;
	// inline asm
	ld.local.u32 	%r7053, [%rd39+4];
	ld.local.u32 	%r7054, [%rd39];
	// inline asm
	prmt.b32 %r12431, %r7053, %r7054, %r95;
	// inline asm
	ld.local.u32 	%r7057, [%rd39];
	ld.local.u32 	%r7058, [%rd8];
	// inline asm
	prmt.b32 %r12424, %r7057, %r7058, %r95;
	// inline asm
	ld.local.u32 	%r7061, [%rd8];
	ld.local.u32 	%r7062, [%rd38+8];
	// inline asm
	prmt.b32 %r12425, %r7061, %r7062, %r95;
	// inline asm
	ld.local.v2.u32 	{%r7193, %r7194}, [%rd38+4];
	// inline asm
	prmt.b32 %r12426, %r7194, %r7193, %r95;
	// inline asm
	ld.local.u32 	%r7069, [%rd38+4];
	ld.local.u32 	%r7070, [%rd38];
	// inline asm
	prmt.b32 %r12427, %r7069, %r7070, %r95;
	// inline asm
	ld.local.u32 	%r7073, [%rd38];
	ld.local.u32 	%r7074, [%rd7];
	// inline asm
	prmt.b32 %r12420, %r7073, %r7074, %r95;
	// inline asm
	ld.local.u32 	%r7077, [%rd7];
	ld.local.u32 	%r7078, [%rd37+8];
	// inline asm
	prmt.b32 %r12421, %r7077, %r7078, %r95;
	// inline asm
	ld.local.v2.u32 	{%r7195, %r7196}, [%rd37+4];
	// inline asm
	prmt.b32 %r12422, %r7196, %r7195, %r95;
	// inline asm
	ld.local.u32 	%r7085, [%rd37+4];
	ld.local.u32 	%r7086, [%rd37];
	// inline asm
	prmt.b32 %r12423, %r7085, %r7086, %r95;
	// inline asm
	ld.local.u32 	%r7089, [%rd37];
	ld.local.u32 	%r7090, [%rd6];
	// inline asm
	prmt.b32 %r12416, %r7089, %r7090, %r95;
	// inline asm
	ld.local.u32 	%r7093, [%rd6];
	ld.local.u32 	%r7094, [%rd36+8];
	// inline asm
	prmt.b32 %r12417, %r7093, %r7094, %r95;
	// inline asm
	ld.local.v2.u32 	{%r7197, %r7198}, [%rd36+4];
	// inline asm
	prmt.b32 %r12418, %r7198, %r7197, %r95;
	// inline asm
	ld.local.u32 	%r7101, [%rd36+4];
	ld.local.u32 	%r7102, [%rd36];
	// inline asm
	prmt.b32 %r12419, %r7101, %r7102, %r95;
	// inline asm
	ld.local.u32 	%r7105, [%rd36];
	ld.local.u32 	%r7106, [%rd5];
	// inline asm
	prmt.b32 %r12447, %r7105, %r7106, %r95;
	// inline asm
	ld.local.u32 	%r7109, [%rd5];
	ld.local.u32 	%r7110, [%rd35+8];
	// inline asm
	prmt.b32 %r12446, %r7109, %r7110, %r95;
	// inline asm
	ld.local.v2.u32 	{%r7199, %r7200}, [%rd35+4];
	// inline asm
	prmt.b32 %r12445, %r7200, %r7199, %r95;
	// inline asm
	ld.local.u32 	%r7117, [%rd35+4];
	ld.local.u32 	%r7118, [%rd35];
	// inline asm
	prmt.b32 %r12444, %r7117, %r7118, %r95;
	// inline asm
	ld.local.u32 	%r7121, [%rd35];
	ld.local.u32 	%r7122, [%rd4];
	// inline asm
	prmt.b32 %r7120, %r7121, %r7122, %r95;
	// inline asm
	st.local.u32 	[%rd39+8], %r7120;
	ld.local.u32 	%r7125, [%rd4];
	ld.local.u32 	%r7126, [%rd34+8];
	// inline asm
	prmt.b32 %r7124, %r7125, %r7126, %r95;
	// inline asm
	st.local.u32 	[%rd39+4], %r7124;
	ld.local.v2.u32 	{%r7201, %r7202}, [%rd34+4];
	// inline asm
	prmt.b32 %r7128, %r7202, %r7201, %r95;
	// inline asm
	st.local.u32 	[%rd39], %r7128;
	ld.local.u32 	%r7133, [%rd34+4];
	ld.local.u32 	%r7134, [%rd34];
	// inline asm
	prmt.b32 %r7132, %r7133, %r7134, %r95;
	// inline asm
	st.local.u32 	[%rd8], %r7132;
	ld.local.u32 	%r7137, [%rd34];
	ld.local.u32 	%r7138, [%rd3];
	// inline asm
	prmt.b32 %r7136, %r7137, %r7138, %r95;
	// inline asm
	st.local.u32 	[%rd38+8], %r7136;
	ld.local.u32 	%r7141, [%rd3];
	ld.local.u32 	%r7142, [%rd33+8];
	// inline asm
	prmt.b32 %r7140, %r7141, %r7142, %r95;
	// inline asm
	st.local.u32 	[%rd38+4], %r7140;
	ld.local.v2.u32 	{%r7203, %r7204}, [%rd33+4];
	// inline asm
	prmt.b32 %r7144, %r7204, %r7203, %r95;
	// inline asm
	st.local.u32 	[%rd38], %r7144;
	ld.local.u32 	%r7149, [%rd33+4];
	ld.local.u32 	%r7150, [%rd33];
	// inline asm
	prmt.b32 %r7148, %r7149, %r7150, %r95;
	// inline asm
	st.local.u32 	[%rd7], %r7148;
	ld.local.u32 	%r7153, [%rd33];
	ld.local.u32 	%r7154, [%rd2];
	// inline asm
	prmt.b32 %r7152, %r7153, %r7154, %r95;
	// inline asm
	st.local.u32 	[%rd37+8], %r7152;
	ld.local.u32 	%r7157, [%rd2];
	ld.local.u32 	%r7158, [%rd32+8];
	// inline asm
	prmt.b32 %r7156, %r7157, %r7158, %r95;
	// inline asm
	st.local.u32 	[%rd37+4], %r7156;
	ld.local.v2.u32 	{%r7205, %r7206}, [%rd32+4];
	// inline asm
	prmt.b32 %r7160, %r7206, %r7205, %r95;
	// inline asm
	st.local.u32 	[%rd37], %r7160;
	ld.local.u32 	%r7165, [%rd32+4];
	ld.local.u32 	%r7166, [%rd32];
	// inline asm
	prmt.b32 %r7164, %r7165, %r7166, %r95;
	// inline asm
	st.local.u32 	[%rd6], %r7164;
	ld.local.u32 	%r7169, [%rd32];
	ld.local.u32 	%r7170, [%rd1];
	// inline asm
	prmt.b32 %r7168, %r7169, %r7170, %r95;
	// inline asm
	st.local.u32 	[%rd36+8], %r7168;
	ld.local.u32 	%r7173, [%rd1];
	// inline asm
	prmt.b32 %r7172, %r7173, %r12414, %r95;
	// inline asm
	st.local.u32 	[%rd36+4], %r7172;
	st.local.u32 	[%rd36], %r12414;
	st.local.u32 	[%rd5], %r12414;
	st.local.v2.u32 	[%rd35+4], {%r12414, %r12414};
	st.local.u32 	[%rd35], %r12414;
	st.local.u32 	[%rd4], %r12414;
	st.local.v2.u32 	[%rd34+4], {%r12414, %r12414};
	st.local.u32 	[%rd34], %r12414;
	st.local.u32 	[%rd3], %r12414;
	st.local.v2.u32 	[%rd33+4], {%r12414, %r12414};
	st.local.u32 	[%rd33], %r12414;
	st.local.u32 	[%rd2], %r12414;
	st.local.v2.u32 	[%rd32+4], {%r12414, %r12414};
	st.local.u32 	[%rd32], %r12414;
	st.local.u32 	[%rd1], %r12414;
	mov.u32 	%r12415, %r12414;
	mov.u32 	%r12428, %r12414;
	bra.uni 	BB3_424;

BB3_369:
	setp.eq.s32	%p245, %r5009, 10;
	@%p245 bra 	BB3_420;
	bra.uni 	BB3_370;

BB3_420:
	mov.u32 	%r12414, 0;
	// inline asm
	prmt.b32 %r12421, %r12414, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r8531, %r8532}, [%rd39+4];
	// inline asm
	prmt.b32 %r12422, %r8532, %r8531, %r95;
	// inline asm
	ld.local.u32 	%r8385, [%rd39+4];
	ld.local.u32 	%r8386, [%rd39];
	// inline asm
	prmt.b32 %r12423, %r8385, %r8386, %r95;
	// inline asm
	ld.local.u32 	%r8389, [%rd39];
	ld.local.u32 	%r8390, [%rd8];
	// inline asm
	prmt.b32 %r12416, %r8389, %r8390, %r95;
	// inline asm
	ld.local.u32 	%r8393, [%rd8];
	ld.local.u32 	%r8394, [%rd38+8];
	// inline asm
	prmt.b32 %r12417, %r8393, %r8394, %r95;
	// inline asm
	ld.local.v2.u32 	{%r8533, %r8534}, [%rd38+4];
	// inline asm
	prmt.b32 %r12418, %r8534, %r8533, %r95;
	// inline asm
	ld.local.u32 	%r8401, [%rd38+4];
	ld.local.u32 	%r8402, [%rd38];
	// inline asm
	prmt.b32 %r12419, %r8401, %r8402, %r95;
	// inline asm
	ld.local.u32 	%r8405, [%rd38];
	ld.local.u32 	%r8406, [%rd7];
	// inline asm
	prmt.b32 %r12447, %r8405, %r8406, %r95;
	// inline asm
	ld.local.u32 	%r8409, [%rd7];
	ld.local.u32 	%r8410, [%rd37+8];
	// inline asm
	prmt.b32 %r12446, %r8409, %r8410, %r95;
	// inline asm
	ld.local.v2.u32 	{%r8535, %r8536}, [%rd37+4];
	// inline asm
	prmt.b32 %r12445, %r8536, %r8535, %r95;
	// inline asm
	ld.local.u32 	%r8417, [%rd37+4];
	ld.local.u32 	%r8418, [%rd37];
	// inline asm
	prmt.b32 %r12444, %r8417, %r8418, %r95;
	// inline asm
	ld.local.u32 	%r8421, [%rd37];
	ld.local.u32 	%r8422, [%rd6];
	// inline asm
	prmt.b32 %r8420, %r8421, %r8422, %r95;
	// inline asm
	st.local.u32 	[%rd39+8], %r8420;
	ld.local.u32 	%r8425, [%rd6];
	ld.local.u32 	%r8426, [%rd36+8];
	// inline asm
	prmt.b32 %r8424, %r8425, %r8426, %r95;
	// inline asm
	st.local.u32 	[%rd39+4], %r8424;
	ld.local.v2.u32 	{%r8537, %r8538}, [%rd36+4];
	// inline asm
	prmt.b32 %r8428, %r8538, %r8537, %r95;
	// inline asm
	st.local.u32 	[%rd39], %r8428;
	ld.local.u32 	%r8433, [%rd36+4];
	ld.local.u32 	%r8434, [%rd36];
	// inline asm
	prmt.b32 %r8432, %r8433, %r8434, %r95;
	// inline asm
	st.local.u32 	[%rd8], %r8432;
	ld.local.u32 	%r8437, [%rd36];
	ld.local.u32 	%r8438, [%rd5];
	// inline asm
	prmt.b32 %r8436, %r8437, %r8438, %r95;
	// inline asm
	st.local.u32 	[%rd38+8], %r8436;
	ld.local.u32 	%r8441, [%rd5];
	ld.local.u32 	%r8442, [%rd35+8];
	// inline asm
	prmt.b32 %r8440, %r8441, %r8442, %r95;
	// inline asm
	st.local.u32 	[%rd38+4], %r8440;
	ld.local.v2.u32 	{%r8539, %r8540}, [%rd35+4];
	// inline asm
	prmt.b32 %r8444, %r8540, %r8539, %r95;
	// inline asm
	st.local.u32 	[%rd38], %r8444;
	ld.local.u32 	%r8449, [%rd35+4];
	ld.local.u32 	%r8450, [%rd35];
	// inline asm
	prmt.b32 %r8448, %r8449, %r8450, %r95;
	// inline asm
	st.local.u32 	[%rd7], %r8448;
	ld.local.u32 	%r8453, [%rd35];
	ld.local.u32 	%r8454, [%rd4];
	// inline asm
	prmt.b32 %r8452, %r8453, %r8454, %r95;
	// inline asm
	st.local.u32 	[%rd37+8], %r8452;
	ld.local.u32 	%r8457, [%rd4];
	ld.local.u32 	%r8458, [%rd34+8];
	// inline asm
	prmt.b32 %r8456, %r8457, %r8458, %r95;
	// inline asm
	st.local.u32 	[%rd37+4], %r8456;
	ld.local.v2.u32 	{%r8541, %r8542}, [%rd34+4];
	// inline asm
	prmt.b32 %r8460, %r8542, %r8541, %r95;
	// inline asm
	st.local.u32 	[%rd37], %r8460;
	ld.local.u32 	%r8465, [%rd34+4];
	ld.local.u32 	%r8466, [%rd34];
	// inline asm
	prmt.b32 %r8464, %r8465, %r8466, %r95;
	// inline asm
	st.local.u32 	[%rd6], %r8464;
	ld.local.u32 	%r8469, [%rd34];
	ld.local.u32 	%r8470, [%rd3];
	// inline asm
	prmt.b32 %r8468, %r8469, %r8470, %r95;
	// inline asm
	st.local.u32 	[%rd36+8], %r8468;
	ld.local.u32 	%r8473, [%rd3];
	ld.local.u32 	%r8474, [%rd33+8];
	// inline asm
	prmt.b32 %r8472, %r8473, %r8474, %r95;
	// inline asm
	st.local.u32 	[%rd36+4], %r8472;
	ld.local.v2.u32 	{%r8543, %r8544}, [%rd33+4];
	// inline asm
	prmt.b32 %r8476, %r8544, %r8543, %r95;
	// inline asm
	st.local.u32 	[%rd36], %r8476;
	ld.local.u32 	%r8481, [%rd33+4];
	ld.local.u32 	%r8482, [%rd33];
	// inline asm
	prmt.b32 %r8480, %r8481, %r8482, %r95;
	// inline asm
	st.local.u32 	[%rd5], %r8480;
	ld.local.u32 	%r8485, [%rd33];
	ld.local.u32 	%r8486, [%rd2];
	// inline asm
	prmt.b32 %r8484, %r8485, %r8486, %r95;
	// inline asm
	st.local.u32 	[%rd35+8], %r8484;
	ld.local.u32 	%r8489, [%rd2];
	ld.local.u32 	%r8490, [%rd32+8];
	// inline asm
	prmt.b32 %r8488, %r8489, %r8490, %r95;
	// inline asm
	st.local.u32 	[%rd35+4], %r8488;
	ld.local.v2.u32 	{%r8545, %r8546}, [%rd32+4];
	// inline asm
	prmt.b32 %r8492, %r8546, %r8545, %r95;
	// inline asm
	st.local.u32 	[%rd35], %r8492;
	ld.local.u32 	%r8497, [%rd32+4];
	ld.local.u32 	%r8498, [%rd32];
	// inline asm
	prmt.b32 %r8496, %r8497, %r8498, %r95;
	// inline asm
	st.local.u32 	[%rd4], %r8496;
	ld.local.u32 	%r8501, [%rd32];
	ld.local.u32 	%r8502, [%rd1];
	// inline asm
	prmt.b32 %r8500, %r8501, %r8502, %r95;
	// inline asm
	st.local.u32 	[%rd34+8], %r8500;
	ld.local.u32 	%r8505, [%rd1];
	// inline asm
	prmt.b32 %r8504, %r8505, %r12414, %r95;
	// inline asm
	st.local.u32 	[%rd34+4], %r8504;
	st.local.u32 	[%rd34], %r12414;
	st.local.u32 	[%rd3], %r12414;
	st.local.v2.u32 	[%rd33+4], {%r12414, %r12414};
	st.local.u32 	[%rd33], %r12414;
	st.local.u32 	[%rd2], %r12414;
	st.local.v2.u32 	[%rd32+4], {%r12414, %r12414};
	st.local.u32 	[%rd32], %r12414;
	st.local.u32 	[%rd1], %r12414;
	mov.u32 	%r12415, %r12414;
	mov.u32 	%r12420, %r12414;
	bra.uni 	BB3_422;

BB3_400:
	setp.eq.s32	%p222, %r5009, 26;
	@%p222 bra 	BB3_412;
	bra.uni 	BB3_401;

BB3_412:
	mov.u32 	%r12414, 0;
	// inline asm
	prmt.b32 %r12437, %r12414, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5915, %r5916}, [%rd39+4];
	// inline asm
	prmt.b32 %r12438, %r5916, %r5915, %r95;
	// inline asm
	ld.local.u32 	%r5785, [%rd39+4];
	ld.local.u32 	%r5786, [%rd39];
	// inline asm
	prmt.b32 %r12439, %r5785, %r5786, %r95;
	// inline asm
	ld.local.u32 	%r5789, [%rd39];
	ld.local.u32 	%r5790, [%rd8];
	// inline asm
	prmt.b32 %r12432, %r5789, %r5790, %r95;
	// inline asm
	ld.local.u32 	%r5793, [%rd8];
	ld.local.u32 	%r5794, [%rd38+8];
	// inline asm
	prmt.b32 %r12433, %r5793, %r5794, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5917, %r5918}, [%rd38+4];
	// inline asm
	prmt.b32 %r12434, %r5918, %r5917, %r95;
	// inline asm
	ld.local.u32 	%r5801, [%rd38+4];
	ld.local.u32 	%r5802, [%rd38];
	// inline asm
	prmt.b32 %r12435, %r5801, %r5802, %r95;
	// inline asm
	ld.local.u32 	%r5805, [%rd38];
	ld.local.u32 	%r5806, [%rd7];
	// inline asm
	prmt.b32 %r12428, %r5805, %r5806, %r95;
	// inline asm
	ld.local.u32 	%r5809, [%rd7];
	ld.local.u32 	%r5810, [%rd37+8];
	// inline asm
	prmt.b32 %r12429, %r5809, %r5810, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5919, %r5920}, [%rd37+4];
	// inline asm
	prmt.b32 %r12430, %r5920, %r5919, %r95;
	// inline asm
	ld.local.u32 	%r5817, [%rd37+4];
	ld.local.u32 	%r5818, [%rd37];
	// inline asm
	prmt.b32 %r12431, %r5817, %r5818, %r95;
	// inline asm
	ld.local.u32 	%r5821, [%rd37];
	ld.local.u32 	%r5822, [%rd6];
	// inline asm
	prmt.b32 %r12424, %r5821, %r5822, %r95;
	// inline asm
	ld.local.u32 	%r5825, [%rd6];
	ld.local.u32 	%r5826, [%rd36+8];
	// inline asm
	prmt.b32 %r12425, %r5825, %r5826, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5921, %r5922}, [%rd36+4];
	// inline asm
	prmt.b32 %r12426, %r5922, %r5921, %r95;
	// inline asm
	ld.local.u32 	%r5833, [%rd36+4];
	ld.local.u32 	%r5834, [%rd36];
	// inline asm
	prmt.b32 %r12427, %r5833, %r5834, %r95;
	// inline asm
	ld.local.u32 	%r5837, [%rd36];
	ld.local.u32 	%r5838, [%rd5];
	// inline asm
	prmt.b32 %r12420, %r5837, %r5838, %r95;
	// inline asm
	ld.local.u32 	%r5841, [%rd5];
	ld.local.u32 	%r5842, [%rd35+8];
	// inline asm
	prmt.b32 %r12421, %r5841, %r5842, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5923, %r5924}, [%rd35+4];
	// inline asm
	prmt.b32 %r12422, %r5924, %r5923, %r95;
	// inline asm
	ld.local.u32 	%r5849, [%rd35+4];
	ld.local.u32 	%r5850, [%rd35];
	// inline asm
	prmt.b32 %r12423, %r5849, %r5850, %r95;
	// inline asm
	ld.local.u32 	%r5853, [%rd35];
	ld.local.u32 	%r5854, [%rd4];
	// inline asm
	prmt.b32 %r12416, %r5853, %r5854, %r95;
	// inline asm
	ld.local.u32 	%r5857, [%rd4];
	ld.local.u32 	%r5858, [%rd34+8];
	// inline asm
	prmt.b32 %r12417, %r5857, %r5858, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5925, %r5926}, [%rd34+4];
	// inline asm
	prmt.b32 %r12418, %r5926, %r5925, %r95;
	// inline asm
	ld.local.u32 	%r5865, [%rd34+4];
	ld.local.u32 	%r5866, [%rd34];
	// inline asm
	prmt.b32 %r12419, %r5865, %r5866, %r95;
	// inline asm
	ld.local.u32 	%r5869, [%rd34];
	ld.local.u32 	%r5870, [%rd3];
	// inline asm
	prmt.b32 %r12447, %r5869, %r5870, %r95;
	// inline asm
	ld.local.u32 	%r5873, [%rd3];
	ld.local.u32 	%r5874, [%rd33+8];
	// inline asm
	prmt.b32 %r12446, %r5873, %r5874, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5927, %r5928}, [%rd33+4];
	// inline asm
	prmt.b32 %r12445, %r5928, %r5927, %r95;
	// inline asm
	ld.local.u32 	%r5881, [%rd33+4];
	ld.local.u32 	%r5882, [%rd33];
	// inline asm
	prmt.b32 %r12444, %r5881, %r5882, %r95;
	// inline asm
	ld.local.u32 	%r5885, [%rd33];
	ld.local.u32 	%r5886, [%rd2];
	// inline asm
	prmt.b32 %r5884, %r5885, %r5886, %r95;
	// inline asm
	st.local.u32 	[%rd39+8], %r5884;
	ld.local.u32 	%r5889, [%rd2];
	ld.local.u32 	%r5890, [%rd32+8];
	// inline asm
	prmt.b32 %r5888, %r5889, %r5890, %r95;
	// inline asm
	st.local.u32 	[%rd39+4], %r5888;
	ld.local.v2.u32 	{%r5929, %r5930}, [%rd32+4];
	// inline asm
	prmt.b32 %r5892, %r5930, %r5929, %r95;
	// inline asm
	st.local.u32 	[%rd39], %r5892;
	ld.local.u32 	%r5897, [%rd32+4];
	ld.local.u32 	%r5898, [%rd32];
	// inline asm
	prmt.b32 %r5896, %r5897, %r5898, %r95;
	// inline asm
	st.local.u32 	[%rd8], %r5896;
	ld.local.u32 	%r5901, [%rd32];
	ld.local.u32 	%r5902, [%rd1];
	// inline asm
	prmt.b32 %r5900, %r5901, %r5902, %r95;
	// inline asm
	st.local.u32 	[%rd38+8], %r5900;
	ld.local.u32 	%r5905, [%rd1];
	// inline asm
	prmt.b32 %r5904, %r5905, %r12414, %r95;
	// inline asm
	st.local.u32 	[%rd38+4], %r5904;
	st.local.u32 	[%rd38], %r12414;
	st.local.u32 	[%rd7], %r12414;
	st.local.v2.u32 	[%rd37+4], {%r12414, %r12414};
	st.local.u32 	[%rd37], %r12414;
	st.local.u32 	[%rd6], %r12414;
	st.local.v2.u32 	[%rd36+4], {%r12414, %r12414};
	st.local.u32 	[%rd36], %r12414;
	st.local.u32 	[%rd5], %r12414;
	st.local.v2.u32 	[%rd35+4], {%r12414, %r12414};
	st.local.u32 	[%rd35], %r12414;
	st.local.u32 	[%rd4], %r12414;
	st.local.v2.u32 	[%rd34+4], {%r12414, %r12414};
	st.local.u32 	[%rd34], %r12414;
	st.local.u32 	[%rd3], %r12414;
	st.local.v2.u32 	[%rd33+4], {%r12414, %r12414};
	st.local.u32 	[%rd33], %r12414;
	st.local.u32 	[%rd2], %r12414;
	st.local.v2.u32 	[%rd32+4], {%r12414, %r12414};
	st.local.u32 	[%rd32], %r12414;
	st.local.u32 	[%rd1], %r12414;
	mov.u32 	%r12415, %r12414;
	mov.u32 	%r12436, %r12414;
	bra.uni 	BB3_426;

BB3_360:
	setp.eq.s32	%p251, %r5009, 6;
	@%p251 bra 	BB3_427;
	bra.uni 	BB3_361;

BB3_427:
	mov.u32 	%r12414, 0;
	// inline asm
	prmt.b32 %r12417, %r12414, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r9225, %r9226}, [%rd39+4];
	// inline asm
	prmt.b32 %r12418, %r9226, %r9225, %r95;
	// inline asm
	ld.local.u32 	%r9075, [%rd39+4];
	ld.local.u32 	%r9076, [%rd39];
	// inline asm
	prmt.b32 %r12419, %r9075, %r9076, %r95;
	// inline asm
	ld.local.u32 	%r9079, [%rd39];
	ld.local.u32 	%r9080, [%rd8];
	// inline asm
	prmt.b32 %r12447, %r9079, %r9080, %r95;
	// inline asm
	ld.local.u32 	%r9083, [%rd8];
	ld.local.u32 	%r9084, [%rd38+8];
	// inline asm
	prmt.b32 %r12446, %r9083, %r9084, %r95;
	// inline asm
	ld.local.v2.u32 	{%r9227, %r9228}, [%rd38+4];
	// inline asm
	prmt.b32 %r12445, %r9228, %r9227, %r95;
	// inline asm
	ld.local.u32 	%r9091, [%rd38+4];
	ld.local.u32 	%r9092, [%rd38];
	// inline asm
	prmt.b32 %r12444, %r9091, %r9092, %r95;
	// inline asm
	ld.local.u32 	%r9095, [%rd38];
	ld.local.u32 	%r9096, [%rd7];
	// inline asm
	prmt.b32 %r9094, %r9095, %r9096, %r95;
	// inline asm
	st.local.u32 	[%rd39+8], %r9094;
	ld.local.u32 	%r9099, [%rd7];
	ld.local.u32 	%r9100, [%rd37+8];
	// inline asm
	prmt.b32 %r9098, %r9099, %r9100, %r95;
	// inline asm
	st.local.u32 	[%rd39+4], %r9098;
	ld.local.v2.u32 	{%r9229, %r9230}, [%rd37+4];
	// inline asm
	prmt.b32 %r9102, %r9230, %r9229, %r95;
	// inline asm
	st.local.u32 	[%rd39], %r9102;
	ld.local.u32 	%r9107, [%rd37+4];
	ld.local.u32 	%r9108, [%rd37];
	// inline asm
	prmt.b32 %r9106, %r9107, %r9108, %r95;
	// inline asm
	st.local.u32 	[%rd8], %r9106;
	ld.local.u32 	%r9111, [%rd37];
	ld.local.u32 	%r9112, [%rd6];
	// inline asm
	prmt.b32 %r9110, %r9111, %r9112, %r95;
	// inline asm
	st.local.u32 	[%rd38+8], %r9110;
	ld.local.u32 	%r9115, [%rd6];
	ld.local.u32 	%r9116, [%rd36+8];
	// inline asm
	prmt.b32 %r9114, %r9115, %r9116, %r95;
	// inline asm
	st.local.u32 	[%rd38+4], %r9114;
	ld.local.v2.u32 	{%r9231, %r9232}, [%rd36+4];
	// inline asm
	prmt.b32 %r9118, %r9232, %r9231, %r95;
	// inline asm
	st.local.u32 	[%rd38], %r9118;
	ld.local.u32 	%r9123, [%rd36+4];
	ld.local.u32 	%r9124, [%rd36];
	// inline asm
	prmt.b32 %r9122, %r9123, %r9124, %r95;
	// inline asm
	st.local.u32 	[%rd7], %r9122;
	ld.local.u32 	%r9127, [%rd36];
	ld.local.u32 	%r9128, [%rd5];
	// inline asm
	prmt.b32 %r9126, %r9127, %r9128, %r95;
	// inline asm
	st.local.u32 	[%rd37+8], %r9126;
	ld.local.u32 	%r9131, [%rd5];
	ld.local.u32 	%r9132, [%rd35+8];
	// inline asm
	prmt.b32 %r9130, %r9131, %r9132, %r95;
	// inline asm
	st.local.u32 	[%rd37+4], %r9130;
	ld.local.v2.u32 	{%r9233, %r9234}, [%rd35+4];
	// inline asm
	prmt.b32 %r9134, %r9234, %r9233, %r95;
	// inline asm
	st.local.u32 	[%rd37], %r9134;
	ld.local.u32 	%r9139, [%rd35+4];
	ld.local.u32 	%r9140, [%rd35];
	// inline asm
	prmt.b32 %r9138, %r9139, %r9140, %r95;
	// inline asm
	st.local.u32 	[%rd6], %r9138;
	ld.local.u32 	%r9143, [%rd35];
	ld.local.u32 	%r9144, [%rd4];
	// inline asm
	prmt.b32 %r9142, %r9143, %r9144, %r95;
	// inline asm
	st.local.u32 	[%rd36+8], %r9142;
	ld.local.u32 	%r9147, [%rd4];
	ld.local.u32 	%r9148, [%rd34+8];
	// inline asm
	prmt.b32 %r9146, %r9147, %r9148, %r95;
	// inline asm
	st.local.u32 	[%rd36+4], %r9146;
	ld.local.v2.u32 	{%r9235, %r9236}, [%rd34+4];
	// inline asm
	prmt.b32 %r9150, %r9236, %r9235, %r95;
	// inline asm
	st.local.u32 	[%rd36], %r9150;
	ld.local.u32 	%r9155, [%rd34+4];
	ld.local.u32 	%r9156, [%rd34];
	// inline asm
	prmt.b32 %r9154, %r9155, %r9156, %r95;
	// inline asm
	st.local.u32 	[%rd5], %r9154;
	ld.local.u32 	%r9159, [%rd34];
	ld.local.u32 	%r9160, [%rd3];
	// inline asm
	prmt.b32 %r9158, %r9159, %r9160, %r95;
	// inline asm
	st.local.u32 	[%rd35+8], %r9158;
	ld.local.u32 	%r9163, [%rd3];
	ld.local.u32 	%r9164, [%rd33+8];
	// inline asm
	prmt.b32 %r9162, %r9163, %r9164, %r95;
	// inline asm
	st.local.u32 	[%rd35+4], %r9162;
	ld.local.v2.u32 	{%r9237, %r9238}, [%rd33+4];
	// inline asm
	prmt.b32 %r9166, %r9238, %r9237, %r95;
	// inline asm
	st.local.u32 	[%rd35], %r9166;
	ld.local.u32 	%r9171, [%rd33+4];
	ld.local.u32 	%r9172, [%rd33];
	// inline asm
	prmt.b32 %r9170, %r9171, %r9172, %r95;
	// inline asm
	st.local.u32 	[%rd4], %r9170;
	ld.local.u32 	%r9175, [%rd33];
	ld.local.u32 	%r9176, [%rd2];
	// inline asm
	prmt.b32 %r9174, %r9175, %r9176, %r95;
	// inline asm
	st.local.u32 	[%rd34+8], %r9174;
	ld.local.u32 	%r9179, [%rd2];
	ld.local.u32 	%r9180, [%rd32+8];
	// inline asm
	prmt.b32 %r9178, %r9179, %r9180, %r95;
	// inline asm
	st.local.u32 	[%rd34+4], %r9178;
	ld.local.v2.u32 	{%r9239, %r9240}, [%rd32+4];
	// inline asm
	prmt.b32 %r9182, %r9240, %r9239, %r95;
	// inline asm
	st.local.u32 	[%rd34], %r9182;
	ld.local.u32 	%r9187, [%rd32+4];
	ld.local.u32 	%r9188, [%rd32];
	// inline asm
	prmt.b32 %r9186, %r9187, %r9188, %r95;
	// inline asm
	st.local.u32 	[%rd3], %r9186;
	ld.local.u32 	%r9191, [%rd32];
	ld.local.u32 	%r9192, [%rd1];
	// inline asm
	prmt.b32 %r9190, %r9191, %r9192, %r95;
	// inline asm
	st.local.u32 	[%rd33+8], %r9190;
	ld.local.u32 	%r9195, [%rd1];
	// inline asm
	prmt.b32 %r9194, %r9195, %r12414, %r95;
	// inline asm
	st.local.u32 	[%rd33+4], %r9194;
	st.local.u32 	[%rd33], %r12414;
	st.local.u32 	[%rd2], %r12414;
	st.local.v2.u32 	[%rd32+4], {%r12414, %r12414};
	st.local.u32 	[%rd32], %r12414;
	st.local.u32 	[%rd1], %r12414;
	mov.u32 	%r12415, %r12414;
	mov.u32 	%r12416, %r12414;
	bra.uni 	BB3_363;

BB3_392:
	setp.eq.s32	%p228, %r5009, 22;
	@%p228 bra 	BB3_414;
	bra.uni 	BB3_393;

BB3_414:
	mov.u32 	%r12414, 0;
	// inline asm
	prmt.b32 %r12433, %r12414, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6545, %r6546}, [%rd39+4];
	// inline asm
	prmt.b32 %r12434, %r6546, %r6545, %r95;
	// inline asm
	ld.local.u32 	%r6411, [%rd39+4];
	ld.local.u32 	%r6412, [%rd39];
	// inline asm
	prmt.b32 %r12435, %r6411, %r6412, %r95;
	// inline asm
	ld.local.u32 	%r6415, [%rd39];
	ld.local.u32 	%r6416, [%rd8];
	// inline asm
	prmt.b32 %r12428, %r6415, %r6416, %r95;
	// inline asm
	ld.local.u32 	%r6419, [%rd8];
	ld.local.u32 	%r6420, [%rd38+8];
	// inline asm
	prmt.b32 %r12429, %r6419, %r6420, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6547, %r6548}, [%rd38+4];
	// inline asm
	prmt.b32 %r12430, %r6548, %r6547, %r95;
	// inline asm
	ld.local.u32 	%r6427, [%rd38+4];
	ld.local.u32 	%r6428, [%rd38];
	// inline asm
	prmt.b32 %r12431, %r6427, %r6428, %r95;
	// inline asm
	ld.local.u32 	%r6431, [%rd38];
	ld.local.u32 	%r6432, [%rd7];
	// inline asm
	prmt.b32 %r12424, %r6431, %r6432, %r95;
	// inline asm
	ld.local.u32 	%r6435, [%rd7];
	ld.local.u32 	%r6436, [%rd37+8];
	// inline asm
	prmt.b32 %r12425, %r6435, %r6436, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6549, %r6550}, [%rd37+4];
	// inline asm
	prmt.b32 %r12426, %r6550, %r6549, %r95;
	// inline asm
	ld.local.u32 	%r6443, [%rd37+4];
	ld.local.u32 	%r6444, [%rd37];
	// inline asm
	prmt.b32 %r12427, %r6443, %r6444, %r95;
	// inline asm
	ld.local.u32 	%r6447, [%rd37];
	ld.local.u32 	%r6448, [%rd6];
	// inline asm
	prmt.b32 %r12420, %r6447, %r6448, %r95;
	// inline asm
	ld.local.u32 	%r6451, [%rd6];
	ld.local.u32 	%r6452, [%rd36+8];
	// inline asm
	prmt.b32 %r12421, %r6451, %r6452, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6551, %r6552}, [%rd36+4];
	// inline asm
	prmt.b32 %r12422, %r6552, %r6551, %r95;
	// inline asm
	ld.local.u32 	%r6459, [%rd36+4];
	ld.local.u32 	%r6460, [%rd36];
	// inline asm
	prmt.b32 %r12423, %r6459, %r6460, %r95;
	// inline asm
	ld.local.u32 	%r6463, [%rd36];
	ld.local.u32 	%r6464, [%rd5];
	// inline asm
	prmt.b32 %r12416, %r6463, %r6464, %r95;
	// inline asm
	ld.local.u32 	%r6467, [%rd5];
	ld.local.u32 	%r6468, [%rd35+8];
	// inline asm
	prmt.b32 %r12417, %r6467, %r6468, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6553, %r6554}, [%rd35+4];
	// inline asm
	prmt.b32 %r12418, %r6554, %r6553, %r95;
	// inline asm
	ld.local.u32 	%r6475, [%rd35+4];
	ld.local.u32 	%r6476, [%rd35];
	// inline asm
	prmt.b32 %r12419, %r6475, %r6476, %r95;
	// inline asm
	ld.local.u32 	%r6479, [%rd35];
	ld.local.u32 	%r6480, [%rd4];
	// inline asm
	prmt.b32 %r12447, %r6479, %r6480, %r95;
	// inline asm
	ld.local.u32 	%r6483, [%rd4];
	ld.local.u32 	%r6484, [%rd34+8];
	// inline asm
	prmt.b32 %r12446, %r6483, %r6484, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6555, %r6556}, [%rd34+4];
	// inline asm
	prmt.b32 %r12445, %r6556, %r6555, %r95;
	// inline asm
	ld.local.u32 	%r6491, [%rd34+4];
	ld.local.u32 	%r6492, [%rd34];
	// inline asm
	prmt.b32 %r12444, %r6491, %r6492, %r95;
	// inline asm
	ld.local.u32 	%r6495, [%rd34];
	ld.local.u32 	%r6496, [%rd3];
	// inline asm
	prmt.b32 %r6494, %r6495, %r6496, %r95;
	// inline asm
	st.local.u32 	[%rd39+8], %r6494;
	ld.local.u32 	%r6499, [%rd3];
	ld.local.u32 	%r6500, [%rd33+8];
	// inline asm
	prmt.b32 %r6498, %r6499, %r6500, %r95;
	// inline asm
	st.local.u32 	[%rd39+4], %r6498;
	ld.local.v2.u32 	{%r6557, %r6558}, [%rd33+4];
	// inline asm
	prmt.b32 %r6502, %r6558, %r6557, %r95;
	// inline asm
	st.local.u32 	[%rd39], %r6502;
	ld.local.u32 	%r6507, [%rd33+4];
	ld.local.u32 	%r6508, [%rd33];
	// inline asm
	prmt.b32 %r6506, %r6507, %r6508, %r95;
	// inline asm
	st.local.u32 	[%rd8], %r6506;
	ld.local.u32 	%r6511, [%rd33];
	ld.local.u32 	%r6512, [%rd2];
	// inline asm
	prmt.b32 %r6510, %r6511, %r6512, %r95;
	// inline asm
	st.local.u32 	[%rd38+8], %r6510;
	ld.local.u32 	%r6515, [%rd2];
	ld.local.u32 	%r6516, [%rd32+8];
	// inline asm
	prmt.b32 %r6514, %r6515, %r6516, %r95;
	// inline asm
	st.local.u32 	[%rd38+4], %r6514;
	ld.local.v2.u32 	{%r6559, %r6560}, [%rd32+4];
	// inline asm
	prmt.b32 %r6518, %r6560, %r6559, %r95;
	// inline asm
	st.local.u32 	[%rd38], %r6518;
	ld.local.u32 	%r6523, [%rd32+4];
	ld.local.u32 	%r6524, [%rd32];
	// inline asm
	prmt.b32 %r6522, %r6523, %r6524, %r95;
	// inline asm
	st.local.u32 	[%rd7], %r6522;
	ld.local.u32 	%r6527, [%rd32];
	ld.local.u32 	%r6528, [%rd1];
	// inline asm
	prmt.b32 %r6526, %r6527, %r6528, %r95;
	// inline asm
	st.local.u32 	[%rd37+8], %r6526;
	ld.local.u32 	%r6531, [%rd1];
	// inline asm
	prmt.b32 %r6530, %r6531, %r12414, %r95;
	// inline asm
	st.local.u32 	[%rd37+4], %r6530;
	st.local.u32 	[%rd37], %r12414;
	st.local.u32 	[%rd6], %r12414;
	st.local.v2.u32 	[%rd36+4], {%r12414, %r12414};
	st.local.u32 	[%rd36], %r12414;
	st.local.u32 	[%rd5], %r12414;
	st.local.v2.u32 	[%rd35+4], {%r12414, %r12414};
	st.local.u32 	[%rd35], %r12414;
	st.local.u32 	[%rd4], %r12414;
	st.local.v2.u32 	[%rd34+4], {%r12414, %r12414};
	st.local.u32 	[%rd34], %r12414;
	st.local.u32 	[%rd3], %r12414;
	st.local.v2.u32 	[%rd33+4], {%r12414, %r12414};
	st.local.u32 	[%rd33], %r12414;
	st.local.u32 	[%rd2], %r12414;
	st.local.v2.u32 	[%rd32+4], {%r12414, %r12414};
	st.local.u32 	[%rd32], %r12414;
	st.local.u32 	[%rd1], %r12414;
	mov.u32 	%r12415, %r12414;
	mov.u32 	%r12432, %r12414;
	bra.uni 	BB3_425;

BB3_376:
	setp.eq.s32	%p240, %r5009, 14;
	@%p240 bra 	BB3_418;
	bra.uni 	BB3_377;

BB3_418:
	mov.u32 	%r12414, 0;
	// inline asm
	prmt.b32 %r12425, %r12414, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r7853, %r7854}, [%rd39+4];
	// inline asm
	prmt.b32 %r12426, %r7854, %r7853, %r95;
	// inline asm
	ld.local.u32 	%r7711, [%rd39+4];
	ld.local.u32 	%r7712, [%rd39];
	// inline asm
	prmt.b32 %r12427, %r7711, %r7712, %r95;
	// inline asm
	ld.local.u32 	%r7715, [%rd39];
	ld.local.u32 	%r7716, [%rd8];
	// inline asm
	prmt.b32 %r12420, %r7715, %r7716, %r95;
	// inline asm
	ld.local.u32 	%r7719, [%rd8];
	ld.local.u32 	%r7720, [%rd38+8];
	// inline asm
	prmt.b32 %r12421, %r7719, %r7720, %r95;
	// inline asm
	ld.local.v2.u32 	{%r7855, %r7856}, [%rd38+4];
	// inline asm
	prmt.b32 %r12422, %r7856, %r7855, %r95;
	// inline asm
	ld.local.u32 	%r7727, [%rd38+4];
	ld.local.u32 	%r7728, [%rd38];
	// inline asm
	prmt.b32 %r12423, %r7727, %r7728, %r95;
	// inline asm
	ld.local.u32 	%r7731, [%rd38];
	ld.local.u32 	%r7732, [%rd7];
	// inline asm
	prmt.b32 %r12416, %r7731, %r7732, %r95;
	// inline asm
	ld.local.u32 	%r7735, [%rd7];
	ld.local.u32 	%r7736, [%rd37+8];
	// inline asm
	prmt.b32 %r12417, %r7735, %r7736, %r95;
	// inline asm
	ld.local.v2.u32 	{%r7857, %r7858}, [%rd37+4];
	// inline asm
	prmt.b32 %r12418, %r7858, %r7857, %r95;
	// inline asm
	ld.local.u32 	%r7743, [%rd37+4];
	ld.local.u32 	%r7744, [%rd37];
	// inline asm
	prmt.b32 %r12419, %r7743, %r7744, %r95;
	// inline asm
	ld.local.u32 	%r7747, [%rd37];
	ld.local.u32 	%r7748, [%rd6];
	// inline asm
	prmt.b32 %r12447, %r7747, %r7748, %r95;
	// inline asm
	ld.local.u32 	%r7751, [%rd6];
	ld.local.u32 	%r7752, [%rd36+8];
	// inline asm
	prmt.b32 %r12446, %r7751, %r7752, %r95;
	// inline asm
	ld.local.v2.u32 	{%r7859, %r7860}, [%rd36+4];
	// inline asm
	prmt.b32 %r12445, %r7860, %r7859, %r95;
	// inline asm
	ld.local.u32 	%r7759, [%rd36+4];
	ld.local.u32 	%r7760, [%rd36];
	// inline asm
	prmt.b32 %r12444, %r7759, %r7760, %r95;
	// inline asm
	ld.local.u32 	%r7763, [%rd36];
	ld.local.u32 	%r7764, [%rd5];
	// inline asm
	prmt.b32 %r7762, %r7763, %r7764, %r95;
	// inline asm
	st.local.u32 	[%rd39+8], %r7762;
	ld.local.u32 	%r7767, [%rd5];
	ld.local.u32 	%r7768, [%rd35+8];
	// inline asm
	prmt.b32 %r7766, %r7767, %r7768, %r95;
	// inline asm
	st.local.u32 	[%rd39+4], %r7766;
	ld.local.v2.u32 	{%r7861, %r7862}, [%rd35+4];
	// inline asm
	prmt.b32 %r7770, %r7862, %r7861, %r95;
	// inline asm
	st.local.u32 	[%rd39], %r7770;
	ld.local.u32 	%r7775, [%rd35+4];
	ld.local.u32 	%r7776, [%rd35];
	// inline asm
	prmt.b32 %r7774, %r7775, %r7776, %r95;
	// inline asm
	st.local.u32 	[%rd8], %r7774;
	ld.local.u32 	%r7779, [%rd35];
	ld.local.u32 	%r7780, [%rd4];
	// inline asm
	prmt.b32 %r7778, %r7779, %r7780, %r95;
	// inline asm
	st.local.u32 	[%rd38+8], %r7778;
	ld.local.u32 	%r7783, [%rd4];
	ld.local.u32 	%r7784, [%rd34+8];
	// inline asm
	prmt.b32 %r7782, %r7783, %r7784, %r95;
	// inline asm
	st.local.u32 	[%rd38+4], %r7782;
	ld.local.v2.u32 	{%r7863, %r7864}, [%rd34+4];
	// inline asm
	prmt.b32 %r7786, %r7864, %r7863, %r95;
	// inline asm
	st.local.u32 	[%rd38], %r7786;
	ld.local.u32 	%r7791, [%rd34+4];
	ld.local.u32 	%r7792, [%rd34];
	// inline asm
	prmt.b32 %r7790, %r7791, %r7792, %r95;
	// inline asm
	st.local.u32 	[%rd7], %r7790;
	ld.local.u32 	%r7795, [%rd34];
	ld.local.u32 	%r7796, [%rd3];
	// inline asm
	prmt.b32 %r7794, %r7795, %r7796, %r95;
	// inline asm
	st.local.u32 	[%rd37+8], %r7794;
	ld.local.u32 	%r7799, [%rd3];
	ld.local.u32 	%r7800, [%rd33+8];
	// inline asm
	prmt.b32 %r7798, %r7799, %r7800, %r95;
	// inline asm
	st.local.u32 	[%rd37+4], %r7798;
	ld.local.v2.u32 	{%r7865, %r7866}, [%rd33+4];
	// inline asm
	prmt.b32 %r7802, %r7866, %r7865, %r95;
	// inline asm
	st.local.u32 	[%rd37], %r7802;
	ld.local.u32 	%r7807, [%rd33+4];
	ld.local.u32 	%r7808, [%rd33];
	// inline asm
	prmt.b32 %r7806, %r7807, %r7808, %r95;
	// inline asm
	st.local.u32 	[%rd6], %r7806;
	ld.local.u32 	%r7811, [%rd33];
	ld.local.u32 	%r7812, [%rd2];
	// inline asm
	prmt.b32 %r7810, %r7811, %r7812, %r95;
	// inline asm
	st.local.u32 	[%rd36+8], %r7810;
	ld.local.u32 	%r7815, [%rd2];
	ld.local.u32 	%r7816, [%rd32+8];
	// inline asm
	prmt.b32 %r7814, %r7815, %r7816, %r95;
	// inline asm
	st.local.u32 	[%rd36+4], %r7814;
	ld.local.v2.u32 	{%r7867, %r7868}, [%rd32+4];
	// inline asm
	prmt.b32 %r7818, %r7868, %r7867, %r95;
	// inline asm
	st.local.u32 	[%rd36], %r7818;
	ld.local.u32 	%r7823, [%rd32+4];
	ld.local.u32 	%r7824, [%rd32];
	// inline asm
	prmt.b32 %r7822, %r7823, %r7824, %r95;
	// inline asm
	st.local.u32 	[%rd5], %r7822;
	ld.local.u32 	%r7827, [%rd32];
	ld.local.u32 	%r7828, [%rd1];
	// inline asm
	prmt.b32 %r7826, %r7827, %r7828, %r95;
	// inline asm
	st.local.u32 	[%rd35+8], %r7826;
	ld.local.u32 	%r7831, [%rd1];
	// inline asm
	prmt.b32 %r7830, %r7831, %r12414, %r95;
	// inline asm
	st.local.u32 	[%rd35+4], %r7830;
	st.local.u32 	[%rd35], %r12414;
	st.local.u32 	[%rd4], %r12414;
	st.local.v2.u32 	[%rd34+4], {%r12414, %r12414};
	st.local.u32 	[%rd34], %r12414;
	st.local.u32 	[%rd3], %r12414;
	st.local.v2.u32 	[%rd33+4], {%r12414, %r12414};
	st.local.u32 	[%rd33], %r12414;
	st.local.u32 	[%rd2], %r12414;
	st.local.v2.u32 	[%rd32+4], {%r12414, %r12414};
	st.local.u32 	[%rd32], %r12414;
	st.local.u32 	[%rd1], %r12414;
	mov.u32 	%r12415, %r12414;
	mov.u32 	%r12424, %r12414;
	bra.uni 	BB3_423;

BB3_407:
	setp.eq.s32	%p217, %r5009, 30;
	@%p217 bra 	BB3_410;
	bra.uni 	BB3_408;

BB3_410:
	mov.u32 	%r12414, 0;
	// inline asm
	prmt.b32 %r12441, %r12414, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5301, %r5302}, [%rd39+4];
	// inline asm
	prmt.b32 %r12442, %r5302, %r5301, %r95;
	// inline asm
	ld.local.u32 	%r5175, [%rd39+4];
	ld.local.u32 	%r5176, [%rd39];
	// inline asm
	prmt.b32 %r12443, %r5175, %r5176, %r95;
	// inline asm
	ld.local.u32 	%r5179, [%rd39];
	ld.local.u32 	%r5180, [%rd8];
	// inline asm
	prmt.b32 %r12436, %r5179, %r5180, %r95;
	// inline asm
	ld.local.u32 	%r5183, [%rd8];
	ld.local.u32 	%r5184, [%rd38+8];
	// inline asm
	prmt.b32 %r12437, %r5183, %r5184, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5303, %r5304}, [%rd38+4];
	// inline asm
	prmt.b32 %r12438, %r5304, %r5303, %r95;
	// inline asm
	ld.local.u32 	%r5191, [%rd38+4];
	ld.local.u32 	%r5192, [%rd38];
	// inline asm
	prmt.b32 %r12439, %r5191, %r5192, %r95;
	// inline asm
	ld.local.u32 	%r5195, [%rd38];
	ld.local.u32 	%r5196, [%rd7];
	// inline asm
	prmt.b32 %r12432, %r5195, %r5196, %r95;
	// inline asm
	ld.local.u32 	%r5199, [%rd7];
	ld.local.u32 	%r5200, [%rd37+8];
	// inline asm
	prmt.b32 %r12433, %r5199, %r5200, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5305, %r5306}, [%rd37+4];
	// inline asm
	prmt.b32 %r12434, %r5306, %r5305, %r95;
	// inline asm
	ld.local.u32 	%r5207, [%rd37+4];
	ld.local.u32 	%r5208, [%rd37];
	// inline asm
	prmt.b32 %r12435, %r5207, %r5208, %r95;
	// inline asm
	ld.local.u32 	%r5211, [%rd37];
	ld.local.u32 	%r5212, [%rd6];
	// inline asm
	prmt.b32 %r12428, %r5211, %r5212, %r95;
	// inline asm
	ld.local.u32 	%r5215, [%rd6];
	ld.local.u32 	%r5216, [%rd36+8];
	// inline asm
	prmt.b32 %r12429, %r5215, %r5216, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5307, %r5308}, [%rd36+4];
	// inline asm
	prmt.b32 %r12430, %r5308, %r5307, %r95;
	// inline asm
	ld.local.u32 	%r5223, [%rd36+4];
	ld.local.u32 	%r5224, [%rd36];
	// inline asm
	prmt.b32 %r12431, %r5223, %r5224, %r95;
	// inline asm
	ld.local.u32 	%r5227, [%rd36];
	ld.local.u32 	%r5228, [%rd5];
	// inline asm
	prmt.b32 %r12424, %r5227, %r5228, %r95;
	// inline asm
	ld.local.u32 	%r5231, [%rd5];
	ld.local.u32 	%r5232, [%rd35+8];
	// inline asm
	prmt.b32 %r12425, %r5231, %r5232, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5309, %r5310}, [%rd35+4];
	// inline asm
	prmt.b32 %r12426, %r5310, %r5309, %r95;
	// inline asm
	ld.local.u32 	%r5239, [%rd35+4];
	ld.local.u32 	%r5240, [%rd35];
	// inline asm
	prmt.b32 %r12427, %r5239, %r5240, %r95;
	// inline asm
	ld.local.u32 	%r5243, [%rd35];
	ld.local.u32 	%r5244, [%rd4];
	// inline asm
	prmt.b32 %r12420, %r5243, %r5244, %r95;
	// inline asm
	ld.local.u32 	%r5247, [%rd4];
	ld.local.u32 	%r5248, [%rd34+8];
	// inline asm
	prmt.b32 %r12421, %r5247, %r5248, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5311, %r5312}, [%rd34+4];
	// inline asm
	prmt.b32 %r12422, %r5312, %r5311, %r95;
	// inline asm
	ld.local.u32 	%r5255, [%rd34+4];
	ld.local.u32 	%r5256, [%rd34];
	// inline asm
	prmt.b32 %r12423, %r5255, %r5256, %r95;
	// inline asm
	ld.local.u32 	%r5259, [%rd34];
	ld.local.u32 	%r5260, [%rd3];
	// inline asm
	prmt.b32 %r12416, %r5259, %r5260, %r95;
	// inline asm
	ld.local.u32 	%r5263, [%rd3];
	ld.local.u32 	%r5264, [%rd33+8];
	// inline asm
	prmt.b32 %r12417, %r5263, %r5264, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5313, %r5314}, [%rd33+4];
	// inline asm
	prmt.b32 %r12418, %r5314, %r5313, %r95;
	// inline asm
	ld.local.u32 	%r5271, [%rd33+4];
	ld.local.u32 	%r5272, [%rd33];
	// inline asm
	prmt.b32 %r12419, %r5271, %r5272, %r95;
	// inline asm
	ld.local.u32 	%r5275, [%rd33];
	ld.local.u32 	%r5276, [%rd2];
	// inline asm
	prmt.b32 %r12447, %r5275, %r5276, %r95;
	// inline asm
	ld.local.u32 	%r5279, [%rd2];
	ld.local.u32 	%r5280, [%rd32+8];
	// inline asm
	prmt.b32 %r12446, %r5279, %r5280, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5315, %r5316}, [%rd32+4];
	// inline asm
	prmt.b32 %r12445, %r5316, %r5315, %r95;
	// inline asm
	ld.local.u32 	%r5287, [%rd32+4];
	ld.local.u32 	%r5288, [%rd32];
	// inline asm
	prmt.b32 %r12444, %r5287, %r5288, %r95;
	// inline asm
	ld.local.u32 	%r5291, [%rd32];
	ld.local.u32 	%r5292, [%rd1];
	// inline asm
	prmt.b32 %r5290, %r5291, %r5292, %r95;
	// inline asm
	st.local.u32 	[%rd39+8], %r5290;
	ld.local.u32 	%r5295, [%rd1];
	// inline asm
	prmt.b32 %r5294, %r5295, %r12414, %r95;
	// inline asm
	st.local.u32 	[%rd39+4], %r5294;
	st.local.u32 	[%rd39], %r12414;
	st.local.u32 	[%rd8], %r12414;
	st.local.v2.u32 	[%rd38+4], {%r12414, %r12414};
	st.local.u32 	[%rd38], %r12414;
	st.local.u32 	[%rd7], %r12414;
	st.local.v2.u32 	[%rd37+4], {%r12414, %r12414};
	st.local.u32 	[%rd37], %r12414;
	st.local.u32 	[%rd6], %r12414;
	st.local.v2.u32 	[%rd36+4], {%r12414, %r12414};
	st.local.u32 	[%rd36], %r12414;
	st.local.u32 	[%rd5], %r12414;
	st.local.v2.u32 	[%rd35+4], {%r12414, %r12414};
	st.local.u32 	[%rd35], %r12414;
	st.local.u32 	[%rd4], %r12414;
	st.local.v2.u32 	[%rd34+4], {%r12414, %r12414};
	st.local.u32 	[%rd34], %r12414;
	st.local.u32 	[%rd3], %r12414;
	st.local.v2.u32 	[%rd33+4], {%r12414, %r12414};
	st.local.u32 	[%rd33], %r12414;
	st.local.u32 	[%rd2], %r12414;
	st.local.v2.u32 	[%rd32+4], {%r12414, %r12414};
	st.local.u32 	[%rd32], %r12414;
	st.local.u32 	[%rd1], %r12414;
	mov.u32 	%r12415, %r12414;
	mov.u32 	%r12440, %r12414;
	bra.uni 	BB3_431;

BB3_351:
	setp.eq.s32	%p259, %r5009, 1;
	mov.u32 	%r12417, %r12416;
	mov.u32 	%r12418, %r12416;
	mov.u32 	%r12419, %r12416;
	mov.u32 	%r12420, %r12416;
	mov.u32 	%r12421, %r12416;
	mov.u32 	%r12422, %r12416;
	mov.u32 	%r12423, %r12416;
	mov.u32 	%r12424, %r12416;
	mov.u32 	%r12425, %r12416;
	mov.u32 	%r12426, %r12416;
	mov.u32 	%r12427, %r12416;
	mov.u32 	%r12428, %r12416;
	mov.u32 	%r12429, %r12416;
	mov.u32 	%r12430, %r12416;
	mov.u32 	%r12431, %r12416;
	mov.u32 	%r12432, %r12416;
	mov.u32 	%r12433, %r12416;
	mov.u32 	%r12434, %r12416;
	mov.u32 	%r12435, %r12416;
	mov.u32 	%r12436, %r12416;
	mov.u32 	%r12437, %r12416;
	mov.u32 	%r12438, %r12416;
	mov.u32 	%r12439, %r12416;
	mov.u32 	%r12440, %r12416;
	mov.u32 	%r12441, %r12416;
	mov.u32 	%r12442, %r12416;
	mov.u32 	%r12443, %r12416;
	mov.u32 	%r12444, %r12416;
	mov.u32 	%r12445, %r12416;
	mov.u32 	%r12446, %r12416;
	mov.u32 	%r12447, %r12416;
	@%p259 bra 	BB3_352;
	bra.uni 	BB3_431;

BB3_352:
	mov.u32 	%r12415, 0;
	// inline asm
	prmt.b32 %r12445, %r12415, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r10114, %r10115}, [%rd39+4];
	// inline asm
	prmt.b32 %r12444, %r10115, %r10114, %r95;
	// inline asm
	ld.local.u32 	%r9960, [%rd39+4];
	ld.local.u32 	%r9961, [%rd39];
	// inline asm
	prmt.b32 %r9959, %r9960, %r9961, %r95;
	// inline asm
	st.local.u32 	[%rd39+8], %r9959;
	ld.local.u32 	%r9964, [%rd39];
	ld.local.u32 	%r9965, [%rd8];
	// inline asm
	prmt.b32 %r9963, %r9964, %r9965, %r95;
	// inline asm
	st.local.u32 	[%rd39+4], %r9963;
	ld.local.u32 	%r9968, [%rd8];
	ld.local.u32 	%r9969, [%rd38+8];
	// inline asm
	prmt.b32 %r9967, %r9968, %r9969, %r95;
	// inline asm
	st.local.u32 	[%rd39], %r9967;
	ld.local.v2.u32 	{%r10116, %r10117}, [%rd38+4];
	// inline asm
	prmt.b32 %r9971, %r10117, %r10116, %r95;
	// inline asm
	st.local.u32 	[%rd8], %r9971;
	ld.local.u32 	%r9976, [%rd38+4];
	ld.local.u32 	%r9977, [%rd38];
	// inline asm
	prmt.b32 %r9975, %r9976, %r9977, %r95;
	// inline asm
	st.local.u32 	[%rd38+8], %r9975;
	ld.local.u32 	%r9980, [%rd38];
	ld.local.u32 	%r9981, [%rd7];
	// inline asm
	prmt.b32 %r9979, %r9980, %r9981, %r95;
	// inline asm
	st.local.u32 	[%rd38+4], %r9979;
	ld.local.u32 	%r9984, [%rd7];
	ld.local.u32 	%r9985, [%rd37+8];
	// inline asm
	prmt.b32 %r9983, %r9984, %r9985, %r95;
	// inline asm
	st.local.u32 	[%rd38], %r9983;
	ld.local.v2.u32 	{%r10118, %r10119}, [%rd37+4];
	// inline asm
	prmt.b32 %r9987, %r10119, %r10118, %r95;
	// inline asm
	st.local.u32 	[%rd7], %r9987;
	ld.local.u32 	%r9992, [%rd37+4];
	ld.local.u32 	%r9993, [%rd37];
	// inline asm
	prmt.b32 %r9991, %r9992, %r9993, %r95;
	// inline asm
	st.local.u32 	[%rd37+8], %r9991;
	ld.local.u32 	%r9996, [%rd37];
	ld.local.u32 	%r9997, [%rd6];
	// inline asm
	prmt.b32 %r9995, %r9996, %r9997, %r95;
	// inline asm
	st.local.u32 	[%rd37+4], %r9995;
	ld.local.u32 	%r10000, [%rd6];
	ld.local.u32 	%r10001, [%rd36+8];
	// inline asm
	prmt.b32 %r9999, %r10000, %r10001, %r95;
	// inline asm
	st.local.u32 	[%rd37], %r9999;
	ld.local.v2.u32 	{%r10120, %r10121}, [%rd36+4];
	// inline asm
	prmt.b32 %r10003, %r10121, %r10120, %r95;
	// inline asm
	st.local.u32 	[%rd6], %r10003;
	ld.local.u32 	%r10008, [%rd36+4];
	ld.local.u32 	%r10009, [%rd36];
	// inline asm
	prmt.b32 %r10007, %r10008, %r10009, %r95;
	// inline asm
	st.local.u32 	[%rd36+8], %r10007;
	ld.local.u32 	%r10012, [%rd36];
	ld.local.u32 	%r10013, [%rd5];
	// inline asm
	prmt.b32 %r10011, %r10012, %r10013, %r95;
	// inline asm
	st.local.u32 	[%rd36+4], %r10011;
	ld.local.u32 	%r10016, [%rd5];
	ld.local.u32 	%r10017, [%rd35+8];
	// inline asm
	prmt.b32 %r10015, %r10016, %r10017, %r95;
	// inline asm
	st.local.u32 	[%rd36], %r10015;
	ld.local.v2.u32 	{%r10122, %r10123}, [%rd35+4];
	// inline asm
	prmt.b32 %r10019, %r10123, %r10122, %r95;
	// inline asm
	st.local.u32 	[%rd5], %r10019;
	ld.local.u32 	%r10024, [%rd35+4];
	ld.local.u32 	%r10025, [%rd35];
	// inline asm
	prmt.b32 %r10023, %r10024, %r10025, %r95;
	// inline asm
	st.local.u32 	[%rd35+8], %r10023;
	ld.local.u32 	%r10028, [%rd35];
	ld.local.u32 	%r10029, [%rd4];
	// inline asm
	prmt.b32 %r10027, %r10028, %r10029, %r95;
	// inline asm
	st.local.u32 	[%rd35+4], %r10027;
	ld.local.u32 	%r10032, [%rd4];
	ld.local.u32 	%r10033, [%rd34+8];
	// inline asm
	prmt.b32 %r10031, %r10032, %r10033, %r95;
	// inline asm
	st.local.u32 	[%rd35], %r10031;
	ld.local.v2.u32 	{%r10124, %r10125}, [%rd34+4];
	// inline asm
	prmt.b32 %r10035, %r10125, %r10124, %r95;
	// inline asm
	st.local.u32 	[%rd4], %r10035;
	ld.local.u32 	%r10040, [%rd34+4];
	ld.local.u32 	%r10041, [%rd34];
	// inline asm
	prmt.b32 %r10039, %r10040, %r10041, %r95;
	// inline asm
	st.local.u32 	[%rd34+8], %r10039;
	ld.local.u32 	%r10044, [%rd34];
	ld.local.u32 	%r10045, [%rd3];
	// inline asm
	prmt.b32 %r10043, %r10044, %r10045, %r95;
	// inline asm
	st.local.u32 	[%rd34+4], %r10043;
	ld.local.u32 	%r10048, [%rd3];
	ld.local.u32 	%r10049, [%rd33+8];
	// inline asm
	prmt.b32 %r10047, %r10048, %r10049, %r95;
	// inline asm
	st.local.u32 	[%rd34], %r10047;
	ld.local.v2.u32 	{%r10126, %r10127}, [%rd33+4];
	// inline asm
	prmt.b32 %r10051, %r10127, %r10126, %r95;
	// inline asm
	st.local.u32 	[%rd3], %r10051;
	ld.local.u32 	%r10056, [%rd33+4];
	ld.local.u32 	%r10057, [%rd33];
	// inline asm
	prmt.b32 %r10055, %r10056, %r10057, %r95;
	// inline asm
	st.local.u32 	[%rd33+8], %r10055;
	ld.local.u32 	%r10060, [%rd33];
	ld.local.u32 	%r10061, [%rd2];
	// inline asm
	prmt.b32 %r10059, %r10060, %r10061, %r95;
	// inline asm
	st.local.u32 	[%rd33+4], %r10059;
	ld.local.u32 	%r10064, [%rd2];
	ld.local.u32 	%r10065, [%rd32+8];
	// inline asm
	prmt.b32 %r10063, %r10064, %r10065, %r95;
	// inline asm
	st.local.u32 	[%rd33], %r10063;
	ld.local.v2.u32 	{%r10128, %r10129}, [%rd32+4];
	// inline asm
	prmt.b32 %r10067, %r10129, %r10128, %r95;
	// inline asm
	st.local.u32 	[%rd2], %r10067;
	ld.local.u32 	%r10072, [%rd32+4];
	ld.local.u32 	%r10073, [%rd32];
	// inline asm
	prmt.b32 %r10071, %r10072, %r10073, %r95;
	// inline asm
	st.local.u32 	[%rd32+8], %r10071;
	ld.local.u32 	%r10076, [%rd32];
	ld.local.u32 	%r10077, [%rd1];
	// inline asm
	prmt.b32 %r10075, %r10076, %r10077, %r95;
	// inline asm
	st.local.u32 	[%rd32+4], %r10075;
	ld.local.u32 	%r10080, [%rd1];
	// inline asm
	prmt.b32 %r12414, %r10080, %r12415, %r95;
	// inline asm
	st.local.u32 	[%rd32], %r12414;
	st.local.u32 	[%rd1], %r12415;
	mov.u32 	%r12416, %r12415;
	mov.u32 	%r12417, %r12415;
	mov.u32 	%r12418, %r12415;
	mov.u32 	%r12419, %r12415;
	mov.u32 	%r12420, %r12415;
	mov.u32 	%r12421, %r12415;
	mov.u32 	%r12422, %r12415;
	mov.u32 	%r12423, %r12415;
	mov.u32 	%r12424, %r12415;
	mov.u32 	%r12425, %r12415;
	mov.u32 	%r12426, %r12415;
	mov.u32 	%r12427, %r12415;
	mov.u32 	%r12428, %r12415;
	mov.u32 	%r12429, %r12415;
	mov.u32 	%r12430, %r12415;
	mov.u32 	%r12431, %r12415;
	mov.u32 	%r12432, %r12415;
	mov.u32 	%r12433, %r12415;
	mov.u32 	%r12434, %r12415;
	mov.u32 	%r12435, %r12415;
	mov.u32 	%r12436, %r12415;
	mov.u32 	%r12437, %r12415;
	mov.u32 	%r12438, %r12415;
	mov.u32 	%r12439, %r12415;
	mov.u32 	%r12440, %r12415;
	mov.u32 	%r12441, %r12415;
	mov.u32 	%r12442, %r12415;
	mov.u32 	%r12443, %r12415;
	mov.u32 	%r12446, %r12415;
	mov.u32 	%r12447, %r12415;
	bra.uni 	BB3_431;

BB3_383:
	setp.eq.s32	%p236, %r5009, 17;
	mov.u32 	%r12417, %r12416;
	mov.u32 	%r12418, %r12416;
	mov.u32 	%r12419, %r12416;
	mov.u32 	%r12420, %r12416;
	mov.u32 	%r12421, %r12416;
	mov.u32 	%r12422, %r12416;
	mov.u32 	%r12423, %r12416;
	mov.u32 	%r12424, %r12416;
	mov.u32 	%r12425, %r12416;
	mov.u32 	%r12426, %r12416;
	mov.u32 	%r12427, %r12416;
	mov.u32 	%r12428, %r12416;
	mov.u32 	%r12429, %r12416;
	mov.u32 	%r12430, %r12416;
	mov.u32 	%r12431, %r12416;
	mov.u32 	%r12432, %r12416;
	mov.u32 	%r12433, %r12416;
	mov.u32 	%r12434, %r12416;
	mov.u32 	%r12435, %r12416;
	mov.u32 	%r12436, %r12416;
	mov.u32 	%r12437, %r12416;
	mov.u32 	%r12438, %r12416;
	mov.u32 	%r12439, %r12416;
	mov.u32 	%r12440, %r12416;
	mov.u32 	%r12441, %r12416;
	mov.u32 	%r12442, %r12416;
	mov.u32 	%r12443, %r12416;
	mov.u32 	%r12444, %r12416;
	mov.u32 	%r12445, %r12416;
	mov.u32 	%r12446, %r12416;
	mov.u32 	%r12447, %r12416;
	@%p236 bra 	BB3_384;
	bra.uni 	BB3_431;

BB3_384:
	mov.u32 	%r12414, 0;
	// inline asm
	prmt.b32 %r12430, %r12414, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r7355, %r7356}, [%rd39+4];
	// inline asm
	prmt.b32 %r12431, %r7356, %r7355, %r95;
	// inline asm
	ld.local.u32 	%r7216, [%rd39+4];
	ld.local.u32 	%r7217, [%rd39];
	// inline asm
	prmt.b32 %r12424, %r7216, %r7217, %r95;
	// inline asm
	ld.local.u32 	%r7220, [%rd39];
	ld.local.u32 	%r7221, [%rd8];
	// inline asm
	prmt.b32 %r12425, %r7220, %r7221, %r95;
	// inline asm
	ld.local.u32 	%r7224, [%rd8];
	ld.local.u32 	%r7225, [%rd38+8];
	// inline asm
	prmt.b32 %r12426, %r7224, %r7225, %r95;
	// inline asm
	ld.local.v2.u32 	{%r7357, %r7358}, [%rd38+4];
	// inline asm
	prmt.b32 %r12427, %r7358, %r7357, %r95;
	// inline asm
	ld.local.u32 	%r7232, [%rd38+4];
	ld.local.u32 	%r7233, [%rd38];
	// inline asm
	prmt.b32 %r12420, %r7232, %r7233, %r95;
	// inline asm
	ld.local.u32 	%r7236, [%rd38];
	ld.local.u32 	%r7237, [%rd7];
	// inline asm
	prmt.b32 %r12421, %r7236, %r7237, %r95;
	// inline asm
	ld.local.u32 	%r7240, [%rd7];
	ld.local.u32 	%r7241, [%rd37+8];
	// inline asm
	prmt.b32 %r12422, %r7240, %r7241, %r95;
	// inline asm
	ld.local.v2.u32 	{%r7359, %r7360}, [%rd37+4];
	// inline asm
	prmt.b32 %r12423, %r7360, %r7359, %r95;
	// inline asm
	ld.local.u32 	%r7248, [%rd37+4];
	ld.local.u32 	%r7249, [%rd37];
	// inline asm
	prmt.b32 %r12416, %r7248, %r7249, %r95;
	// inline asm
	ld.local.u32 	%r7252, [%rd37];
	ld.local.u32 	%r7253, [%rd6];
	// inline asm
	prmt.b32 %r12417, %r7252, %r7253, %r95;
	// inline asm
	ld.local.u32 	%r7256, [%rd6];
	ld.local.u32 	%r7257, [%rd36+8];
	// inline asm
	prmt.b32 %r12418, %r7256, %r7257, %r95;
	// inline asm
	ld.local.v2.u32 	{%r7361, %r7362}, [%rd36+4];
	// inline asm
	prmt.b32 %r12419, %r7362, %r7361, %r95;
	// inline asm
	ld.local.u32 	%r7264, [%rd36+4];
	ld.local.u32 	%r7265, [%rd36];
	// inline asm
	prmt.b32 %r12447, %r7264, %r7265, %r95;
	// inline asm
	ld.local.u32 	%r7268, [%rd36];
	ld.local.u32 	%r7269, [%rd5];
	// inline asm
	prmt.b32 %r12446, %r7268, %r7269, %r95;
	// inline asm
	ld.local.u32 	%r7272, [%rd5];
	ld.local.u32 	%r7273, [%rd35+8];
	// inline asm
	prmt.b32 %r12445, %r7272, %r7273, %r95;
	// inline asm
	ld.local.v2.u32 	{%r7363, %r7364}, [%rd35+4];
	// inline asm
	prmt.b32 %r12444, %r7364, %r7363, %r95;
	// inline asm
	ld.local.u32 	%r7280, [%rd35+4];
	ld.local.u32 	%r7281, [%rd35];
	// inline asm
	prmt.b32 %r7279, %r7280, %r7281, %r95;
	// inline asm
	st.local.u32 	[%rd39+8], %r7279;
	ld.local.u32 	%r7284, [%rd35];
	ld.local.u32 	%r7285, [%rd4];
	// inline asm
	prmt.b32 %r7283, %r7284, %r7285, %r95;
	// inline asm
	st.local.u32 	[%rd39+4], %r7283;
	ld.local.u32 	%r7288, [%rd4];
	ld.local.u32 	%r7289, [%rd34+8];
	// inline asm
	prmt.b32 %r7287, %r7288, %r7289, %r95;
	// inline asm
	st.local.u32 	[%rd39], %r7287;
	ld.local.v2.u32 	{%r7365, %r7366}, [%rd34+4];
	// inline asm
	prmt.b32 %r7291, %r7366, %r7365, %r95;
	// inline asm
	st.local.u32 	[%rd8], %r7291;
	ld.local.u32 	%r7296, [%rd34+4];
	ld.local.u32 	%r7297, [%rd34];
	// inline asm
	prmt.b32 %r7295, %r7296, %r7297, %r95;
	// inline asm
	st.local.u32 	[%rd38+8], %r7295;
	ld.local.u32 	%r7300, [%rd34];
	ld.local.u32 	%r7301, [%rd3];
	// inline asm
	prmt.b32 %r7299, %r7300, %r7301, %r95;
	// inline asm
	st.local.u32 	[%rd38+4], %r7299;
	ld.local.u32 	%r7304, [%rd3];
	ld.local.u32 	%r7305, [%rd33+8];
	// inline asm
	prmt.b32 %r7303, %r7304, %r7305, %r95;
	// inline asm
	st.local.u32 	[%rd38], %r7303;
	ld.local.v2.u32 	{%r7367, %r7368}, [%rd33+4];
	// inline asm
	prmt.b32 %r7307, %r7368, %r7367, %r95;
	// inline asm
	st.local.u32 	[%rd7], %r7307;
	ld.local.u32 	%r7312, [%rd33+4];
	ld.local.u32 	%r7313, [%rd33];
	// inline asm
	prmt.b32 %r7311, %r7312, %r7313, %r95;
	// inline asm
	st.local.u32 	[%rd37+8], %r7311;
	ld.local.u32 	%r7316, [%rd33];
	ld.local.u32 	%r7317, [%rd2];
	// inline asm
	prmt.b32 %r7315, %r7316, %r7317, %r95;
	// inline asm
	st.local.u32 	[%rd37+4], %r7315;
	ld.local.u32 	%r7320, [%rd2];
	ld.local.u32 	%r7321, [%rd32+8];
	// inline asm
	prmt.b32 %r7319, %r7320, %r7321, %r95;
	// inline asm
	st.local.u32 	[%rd37], %r7319;
	ld.local.v2.u32 	{%r7369, %r7370}, [%rd32+4];
	// inline asm
	prmt.b32 %r7323, %r7370, %r7369, %r95;
	// inline asm
	st.local.u32 	[%rd6], %r7323;
	ld.local.u32 	%r7328, [%rd32+4];
	ld.local.u32 	%r7329, [%rd32];
	// inline asm
	prmt.b32 %r7327, %r7328, %r7329, %r95;
	// inline asm
	st.local.u32 	[%rd36+8], %r7327;
	ld.local.u32 	%r7332, [%rd32];
	ld.local.u32 	%r7333, [%rd1];
	// inline asm
	prmt.b32 %r7331, %r7332, %r7333, %r95;
	// inline asm
	st.local.u32 	[%rd36+4], %r7331;
	ld.local.u32 	%r7336, [%rd1];
	// inline asm
	prmt.b32 %r7335, %r7336, %r12414, %r95;
	// inline asm
	st.local.u32 	[%rd36], %r7335;
	st.local.u32 	[%rd5], %r12414;
	st.local.v2.u32 	[%rd35+4], {%r12414, %r12414};
	st.local.u32 	[%rd35], %r12414;
	st.local.u32 	[%rd4], %r12414;
	st.local.v2.u32 	[%rd34+4], {%r12414, %r12414};
	st.local.u32 	[%rd34], %r12414;
	st.local.u32 	[%rd3], %r12414;
	st.local.v2.u32 	[%rd33+4], {%r12414, %r12414};
	st.local.u32 	[%rd33], %r12414;
	st.local.u32 	[%rd2], %r12414;
	st.local.v2.u32 	[%rd32+4], {%r12414, %r12414};
	st.local.u32 	[%rd32], %r12414;
	st.local.u32 	[%rd1], %r12414;
	mov.u32 	%r12415, %r12414;
	mov.u32 	%r12428, %r12414;
	mov.u32 	%r12429, %r12414;
	bra.uni 	BB3_424;

BB3_367:
	setp.eq.s32	%p248, %r5009, 9;
	mov.u32 	%r12417, %r12416;
	mov.u32 	%r12418, %r12416;
	mov.u32 	%r12419, %r12416;
	mov.u32 	%r12420, %r12416;
	mov.u32 	%r12421, %r12416;
	mov.u32 	%r12422, %r12416;
	mov.u32 	%r12423, %r12416;
	mov.u32 	%r12424, %r12416;
	mov.u32 	%r12425, %r12416;
	mov.u32 	%r12426, %r12416;
	mov.u32 	%r12427, %r12416;
	mov.u32 	%r12428, %r12416;
	mov.u32 	%r12429, %r12416;
	mov.u32 	%r12430, %r12416;
	mov.u32 	%r12431, %r12416;
	mov.u32 	%r12432, %r12416;
	mov.u32 	%r12433, %r12416;
	mov.u32 	%r12434, %r12416;
	mov.u32 	%r12435, %r12416;
	mov.u32 	%r12436, %r12416;
	mov.u32 	%r12437, %r12416;
	mov.u32 	%r12438, %r12416;
	mov.u32 	%r12439, %r12416;
	mov.u32 	%r12440, %r12416;
	mov.u32 	%r12441, %r12416;
	mov.u32 	%r12442, %r12416;
	mov.u32 	%r12443, %r12416;
	mov.u32 	%r12444, %r12416;
	mov.u32 	%r12445, %r12416;
	mov.u32 	%r12446, %r12416;
	mov.u32 	%r12447, %r12416;
	@%p248 bra 	BB3_368;
	bra.uni 	BB3_431;

BB3_368:
	mov.u32 	%r12414, 0;
	// inline asm
	prmt.b32 %r12422, %r12414, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r8703, %r8704}, [%rd39+4];
	// inline asm
	prmt.b32 %r12423, %r8704, %r8703, %r95;
	// inline asm
	ld.local.u32 	%r8556, [%rd39+4];
	ld.local.u32 	%r8557, [%rd39];
	// inline asm
	prmt.b32 %r12416, %r8556, %r8557, %r95;
	// inline asm
	ld.local.u32 	%r8560, [%rd39];
	ld.local.u32 	%r8561, [%rd8];
	// inline asm
	prmt.b32 %r12417, %r8560, %r8561, %r95;
	// inline asm
	ld.local.u32 	%r8564, [%rd8];
	ld.local.u32 	%r8565, [%rd38+8];
	// inline asm
	prmt.b32 %r12418, %r8564, %r8565, %r95;
	// inline asm
	ld.local.v2.u32 	{%r8705, %r8706}, [%rd38+4];
	// inline asm
	prmt.b32 %r12419, %r8706, %r8705, %r95;
	// inline asm
	ld.local.u32 	%r8572, [%rd38+4];
	ld.local.u32 	%r8573, [%rd38];
	// inline asm
	prmt.b32 %r12447, %r8572, %r8573, %r95;
	// inline asm
	ld.local.u32 	%r8576, [%rd38];
	ld.local.u32 	%r8577, [%rd7];
	// inline asm
	prmt.b32 %r12446, %r8576, %r8577, %r95;
	// inline asm
	ld.local.u32 	%r8580, [%rd7];
	ld.local.u32 	%r8581, [%rd37+8];
	// inline asm
	prmt.b32 %r12445, %r8580, %r8581, %r95;
	// inline asm
	ld.local.v2.u32 	{%r8707, %r8708}, [%rd37+4];
	// inline asm
	prmt.b32 %r12444, %r8708, %r8707, %r95;
	// inline asm
	ld.local.u32 	%r8588, [%rd37+4];
	ld.local.u32 	%r8589, [%rd37];
	// inline asm
	prmt.b32 %r8587, %r8588, %r8589, %r95;
	// inline asm
	st.local.u32 	[%rd39+8], %r8587;
	ld.local.u32 	%r8592, [%rd37];
	ld.local.u32 	%r8593, [%rd6];
	// inline asm
	prmt.b32 %r8591, %r8592, %r8593, %r95;
	// inline asm
	st.local.u32 	[%rd39+4], %r8591;
	ld.local.u32 	%r8596, [%rd6];
	ld.local.u32 	%r8597, [%rd36+8];
	// inline asm
	prmt.b32 %r8595, %r8596, %r8597, %r95;
	// inline asm
	st.local.u32 	[%rd39], %r8595;
	ld.local.v2.u32 	{%r8709, %r8710}, [%rd36+4];
	// inline asm
	prmt.b32 %r8599, %r8710, %r8709, %r95;
	// inline asm
	st.local.u32 	[%rd8], %r8599;
	ld.local.u32 	%r8604, [%rd36+4];
	ld.local.u32 	%r8605, [%rd36];
	// inline asm
	prmt.b32 %r8603, %r8604, %r8605, %r95;
	// inline asm
	st.local.u32 	[%rd38+8], %r8603;
	ld.local.u32 	%r8608, [%rd36];
	ld.local.u32 	%r8609, [%rd5];
	// inline asm
	prmt.b32 %r8607, %r8608, %r8609, %r95;
	// inline asm
	st.local.u32 	[%rd38+4], %r8607;
	ld.local.u32 	%r8612, [%rd5];
	ld.local.u32 	%r8613, [%rd35+8];
	// inline asm
	prmt.b32 %r8611, %r8612, %r8613, %r95;
	// inline asm
	st.local.u32 	[%rd38], %r8611;
	ld.local.v2.u32 	{%r8711, %r8712}, [%rd35+4];
	// inline asm
	prmt.b32 %r8615, %r8712, %r8711, %r95;
	// inline asm
	st.local.u32 	[%rd7], %r8615;
	ld.local.u32 	%r8620, [%rd35+4];
	ld.local.u32 	%r8621, [%rd35];
	// inline asm
	prmt.b32 %r8619, %r8620, %r8621, %r95;
	// inline asm
	st.local.u32 	[%rd37+8], %r8619;
	ld.local.u32 	%r8624, [%rd35];
	ld.local.u32 	%r8625, [%rd4];
	// inline asm
	prmt.b32 %r8623, %r8624, %r8625, %r95;
	// inline asm
	st.local.u32 	[%rd37+4], %r8623;
	ld.local.u32 	%r8628, [%rd4];
	ld.local.u32 	%r8629, [%rd34+8];
	// inline asm
	prmt.b32 %r8627, %r8628, %r8629, %r95;
	// inline asm
	st.local.u32 	[%rd37], %r8627;
	ld.local.v2.u32 	{%r8713, %r8714}, [%rd34+4];
	// inline asm
	prmt.b32 %r8631, %r8714, %r8713, %r95;
	// inline asm
	st.local.u32 	[%rd6], %r8631;
	ld.local.u32 	%r8636, [%rd34+4];
	ld.local.u32 	%r8637, [%rd34];
	// inline asm
	prmt.b32 %r8635, %r8636, %r8637, %r95;
	// inline asm
	st.local.u32 	[%rd36+8], %r8635;
	ld.local.u32 	%r8640, [%rd34];
	ld.local.u32 	%r8641, [%rd3];
	// inline asm
	prmt.b32 %r8639, %r8640, %r8641, %r95;
	// inline asm
	st.local.u32 	[%rd36+4], %r8639;
	ld.local.u32 	%r8644, [%rd3];
	ld.local.u32 	%r8645, [%rd33+8];
	// inline asm
	prmt.b32 %r8643, %r8644, %r8645, %r95;
	// inline asm
	st.local.u32 	[%rd36], %r8643;
	ld.local.v2.u32 	{%r8715, %r8716}, [%rd33+4];
	// inline asm
	prmt.b32 %r8647, %r8716, %r8715, %r95;
	// inline asm
	st.local.u32 	[%rd5], %r8647;
	ld.local.u32 	%r8652, [%rd33+4];
	ld.local.u32 	%r8653, [%rd33];
	// inline asm
	prmt.b32 %r8651, %r8652, %r8653, %r95;
	// inline asm
	st.local.u32 	[%rd35+8], %r8651;
	ld.local.u32 	%r8656, [%rd33];
	ld.local.u32 	%r8657, [%rd2];
	// inline asm
	prmt.b32 %r8655, %r8656, %r8657, %r95;
	// inline asm
	st.local.u32 	[%rd35+4], %r8655;
	ld.local.u32 	%r8660, [%rd2];
	ld.local.u32 	%r8661, [%rd32+8];
	// inline asm
	prmt.b32 %r8659, %r8660, %r8661, %r95;
	// inline asm
	st.local.u32 	[%rd35], %r8659;
	ld.local.v2.u32 	{%r8717, %r8718}, [%rd32+4];
	// inline asm
	prmt.b32 %r8663, %r8718, %r8717, %r95;
	// inline asm
	st.local.u32 	[%rd4], %r8663;
	ld.local.u32 	%r8668, [%rd32+4];
	ld.local.u32 	%r8669, [%rd32];
	// inline asm
	prmt.b32 %r8667, %r8668, %r8669, %r95;
	// inline asm
	st.local.u32 	[%rd34+8], %r8667;
	ld.local.u32 	%r8672, [%rd32];
	ld.local.u32 	%r8673, [%rd1];
	// inline asm
	prmt.b32 %r8671, %r8672, %r8673, %r95;
	// inline asm
	st.local.u32 	[%rd34+4], %r8671;
	ld.local.u32 	%r8676, [%rd1];
	// inline asm
	prmt.b32 %r8675, %r8676, %r12414, %r95;
	// inline asm
	st.local.u32 	[%rd34], %r8675;
	st.local.u32 	[%rd3], %r12414;
	st.local.v2.u32 	[%rd33+4], {%r12414, %r12414};
	st.local.u32 	[%rd33], %r12414;
	st.local.u32 	[%rd2], %r12414;
	st.local.v2.u32 	[%rd32+4], {%r12414, %r12414};
	st.local.u32 	[%rd32], %r12414;
	st.local.u32 	[%rd1], %r12414;
	mov.u32 	%r12415, %r12414;
	mov.u32 	%r12420, %r12414;
	mov.u32 	%r12421, %r12414;
	bra.uni 	BB3_422;

BB3_398:
	setp.eq.s32	%p225, %r5009, 25;
	mov.u32 	%r12417, %r12416;
	mov.u32 	%r12418, %r12416;
	mov.u32 	%r12419, %r12416;
	mov.u32 	%r12420, %r12416;
	mov.u32 	%r12421, %r12416;
	mov.u32 	%r12422, %r12416;
	mov.u32 	%r12423, %r12416;
	mov.u32 	%r12424, %r12416;
	mov.u32 	%r12425, %r12416;
	mov.u32 	%r12426, %r12416;
	mov.u32 	%r12427, %r12416;
	mov.u32 	%r12428, %r12416;
	mov.u32 	%r12429, %r12416;
	mov.u32 	%r12430, %r12416;
	mov.u32 	%r12431, %r12416;
	mov.u32 	%r12432, %r12416;
	mov.u32 	%r12433, %r12416;
	mov.u32 	%r12434, %r12416;
	mov.u32 	%r12435, %r12416;
	mov.u32 	%r12436, %r12416;
	mov.u32 	%r12437, %r12416;
	mov.u32 	%r12438, %r12416;
	mov.u32 	%r12439, %r12416;
	mov.u32 	%r12440, %r12416;
	mov.u32 	%r12441, %r12416;
	mov.u32 	%r12442, %r12416;
	mov.u32 	%r12443, %r12416;
	mov.u32 	%r12444, %r12416;
	mov.u32 	%r12445, %r12416;
	mov.u32 	%r12446, %r12416;
	mov.u32 	%r12447, %r12416;
	@%p225 bra 	BB3_399;
	bra.uni 	BB3_431;

BB3_399:
	mov.u32 	%r12414, 0;
	// inline asm
	prmt.b32 %r12438, %r12414, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6071, %r6072}, [%rd39+4];
	// inline asm
	prmt.b32 %r12439, %r6072, %r6071, %r95;
	// inline asm
	ld.local.u32 	%r5940, [%rd39+4];
	ld.local.u32 	%r5941, [%rd39];
	// inline asm
	prmt.b32 %r12432, %r5940, %r5941, %r95;
	// inline asm
	ld.local.u32 	%r5944, [%rd39];
	ld.local.u32 	%r5945, [%rd8];
	// inline asm
	prmt.b32 %r12433, %r5944, %r5945, %r95;
	// inline asm
	ld.local.u32 	%r5948, [%rd8];
	ld.local.u32 	%r5949, [%rd38+8];
	// inline asm
	prmt.b32 %r12434, %r5948, %r5949, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6073, %r6074}, [%rd38+4];
	// inline asm
	prmt.b32 %r12435, %r6074, %r6073, %r95;
	// inline asm
	ld.local.u32 	%r5956, [%rd38+4];
	ld.local.u32 	%r5957, [%rd38];
	// inline asm
	prmt.b32 %r12428, %r5956, %r5957, %r95;
	// inline asm
	ld.local.u32 	%r5960, [%rd38];
	ld.local.u32 	%r5961, [%rd7];
	// inline asm
	prmt.b32 %r12429, %r5960, %r5961, %r95;
	// inline asm
	ld.local.u32 	%r5964, [%rd7];
	ld.local.u32 	%r5965, [%rd37+8];
	// inline asm
	prmt.b32 %r12430, %r5964, %r5965, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6075, %r6076}, [%rd37+4];
	// inline asm
	prmt.b32 %r12431, %r6076, %r6075, %r95;
	// inline asm
	ld.local.u32 	%r5972, [%rd37+4];
	ld.local.u32 	%r5973, [%rd37];
	// inline asm
	prmt.b32 %r12424, %r5972, %r5973, %r95;
	// inline asm
	ld.local.u32 	%r5976, [%rd37];
	ld.local.u32 	%r5977, [%rd6];
	// inline asm
	prmt.b32 %r12425, %r5976, %r5977, %r95;
	// inline asm
	ld.local.u32 	%r5980, [%rd6];
	ld.local.u32 	%r5981, [%rd36+8];
	// inline asm
	prmt.b32 %r12426, %r5980, %r5981, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6077, %r6078}, [%rd36+4];
	// inline asm
	prmt.b32 %r12427, %r6078, %r6077, %r95;
	// inline asm
	ld.local.u32 	%r5988, [%rd36+4];
	ld.local.u32 	%r5989, [%rd36];
	// inline asm
	prmt.b32 %r12420, %r5988, %r5989, %r95;
	// inline asm
	ld.local.u32 	%r5992, [%rd36];
	ld.local.u32 	%r5993, [%rd5];
	// inline asm
	prmt.b32 %r12421, %r5992, %r5993, %r95;
	// inline asm
	ld.local.u32 	%r5996, [%rd5];
	ld.local.u32 	%r5997, [%rd35+8];
	// inline asm
	prmt.b32 %r12422, %r5996, %r5997, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6079, %r6080}, [%rd35+4];
	// inline asm
	prmt.b32 %r12423, %r6080, %r6079, %r95;
	// inline asm
	ld.local.u32 	%r6004, [%rd35+4];
	ld.local.u32 	%r6005, [%rd35];
	// inline asm
	prmt.b32 %r12416, %r6004, %r6005, %r95;
	// inline asm
	ld.local.u32 	%r6008, [%rd35];
	ld.local.u32 	%r6009, [%rd4];
	// inline asm
	prmt.b32 %r12417, %r6008, %r6009, %r95;
	// inline asm
	ld.local.u32 	%r6012, [%rd4];
	ld.local.u32 	%r6013, [%rd34+8];
	// inline asm
	prmt.b32 %r12418, %r6012, %r6013, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6081, %r6082}, [%rd34+4];
	// inline asm
	prmt.b32 %r12419, %r6082, %r6081, %r95;
	// inline asm
	ld.local.u32 	%r6020, [%rd34+4];
	ld.local.u32 	%r6021, [%rd34];
	// inline asm
	prmt.b32 %r12447, %r6020, %r6021, %r95;
	// inline asm
	ld.local.u32 	%r6024, [%rd34];
	ld.local.u32 	%r6025, [%rd3];
	// inline asm
	prmt.b32 %r12446, %r6024, %r6025, %r95;
	// inline asm
	ld.local.u32 	%r6028, [%rd3];
	ld.local.u32 	%r6029, [%rd33+8];
	// inline asm
	prmt.b32 %r12445, %r6028, %r6029, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6083, %r6084}, [%rd33+4];
	// inline asm
	prmt.b32 %r12444, %r6084, %r6083, %r95;
	// inline asm
	ld.local.u32 	%r6036, [%rd33+4];
	ld.local.u32 	%r6037, [%rd33];
	// inline asm
	prmt.b32 %r6035, %r6036, %r6037, %r95;
	// inline asm
	st.local.u32 	[%rd39+8], %r6035;
	ld.local.u32 	%r6040, [%rd33];
	ld.local.u32 	%r6041, [%rd2];
	// inline asm
	prmt.b32 %r6039, %r6040, %r6041, %r95;
	// inline asm
	st.local.u32 	[%rd39+4], %r6039;
	ld.local.u32 	%r6044, [%rd2];
	ld.local.u32 	%r6045, [%rd32+8];
	// inline asm
	prmt.b32 %r6043, %r6044, %r6045, %r95;
	// inline asm
	st.local.u32 	[%rd39], %r6043;
	ld.local.v2.u32 	{%r6085, %r6086}, [%rd32+4];
	// inline asm
	prmt.b32 %r6047, %r6086, %r6085, %r95;
	// inline asm
	st.local.u32 	[%rd8], %r6047;
	ld.local.u32 	%r6052, [%rd32+4];
	ld.local.u32 	%r6053, [%rd32];
	// inline asm
	prmt.b32 %r6051, %r6052, %r6053, %r95;
	// inline asm
	st.local.u32 	[%rd38+8], %r6051;
	ld.local.u32 	%r6056, [%rd32];
	ld.local.u32 	%r6057, [%rd1];
	// inline asm
	prmt.b32 %r6055, %r6056, %r6057, %r95;
	// inline asm
	st.local.u32 	[%rd38+4], %r6055;
	ld.local.u32 	%r6060, [%rd1];
	// inline asm
	prmt.b32 %r6059, %r6060, %r12414, %r95;
	// inline asm
	st.local.u32 	[%rd38], %r6059;
	st.local.u32 	[%rd7], %r12414;
	st.local.v2.u32 	[%rd37+4], {%r12414, %r12414};
	st.local.u32 	[%rd37], %r12414;
	st.local.u32 	[%rd6], %r12414;
	st.local.v2.u32 	[%rd36+4], {%r12414, %r12414};
	st.local.u32 	[%rd36], %r12414;
	st.local.u32 	[%rd5], %r12414;
	st.local.v2.u32 	[%rd35+4], {%r12414, %r12414};
	st.local.u32 	[%rd35], %r12414;
	st.local.u32 	[%rd4], %r12414;
	st.local.v2.u32 	[%rd34+4], {%r12414, %r12414};
	st.local.u32 	[%rd34], %r12414;
	st.local.u32 	[%rd3], %r12414;
	st.local.v2.u32 	[%rd33+4], {%r12414, %r12414};
	st.local.u32 	[%rd33], %r12414;
	st.local.u32 	[%rd2], %r12414;
	st.local.v2.u32 	[%rd32+4], {%r12414, %r12414};
	st.local.u32 	[%rd32], %r12414;
	st.local.u32 	[%rd1], %r12414;
	mov.u32 	%r12415, %r12414;
	mov.u32 	%r12436, %r12414;
	mov.u32 	%r12437, %r12414;
	bra.uni 	BB3_426;

BB3_358:
	setp.eq.s32	%p254, %r5009, 5;
	mov.u32 	%r12417, %r12416;
	mov.u32 	%r12418, %r12416;
	mov.u32 	%r12419, %r12416;
	mov.u32 	%r12420, %r12416;
	mov.u32 	%r12421, %r12416;
	mov.u32 	%r12422, %r12416;
	mov.u32 	%r12423, %r12416;
	mov.u32 	%r12424, %r12416;
	mov.u32 	%r12425, %r12416;
	mov.u32 	%r12426, %r12416;
	mov.u32 	%r12427, %r12416;
	mov.u32 	%r12428, %r12416;
	mov.u32 	%r12429, %r12416;
	mov.u32 	%r12430, %r12416;
	mov.u32 	%r12431, %r12416;
	mov.u32 	%r12432, %r12416;
	mov.u32 	%r12433, %r12416;
	mov.u32 	%r12434, %r12416;
	mov.u32 	%r12435, %r12416;
	mov.u32 	%r12436, %r12416;
	mov.u32 	%r12437, %r12416;
	mov.u32 	%r12438, %r12416;
	mov.u32 	%r12439, %r12416;
	mov.u32 	%r12440, %r12416;
	mov.u32 	%r12441, %r12416;
	mov.u32 	%r12442, %r12416;
	mov.u32 	%r12443, %r12416;
	mov.u32 	%r12444, %r12416;
	mov.u32 	%r12445, %r12416;
	mov.u32 	%r12446, %r12416;
	mov.u32 	%r12447, %r12416;
	@%p254 bra 	BB3_359;
	bra.uni 	BB3_431;

BB3_359:
	mov.u32 	%r12414, 0;
	// inline asm
	prmt.b32 %r12418, %r12414, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r9401, %r9402}, [%rd39+4];
	// inline asm
	prmt.b32 %r12419, %r9402, %r9401, %r95;
	// inline asm
	ld.local.u32 	%r9250, [%rd39+4];
	ld.local.u32 	%r9251, [%rd39];
	// inline asm
	prmt.b32 %r12447, %r9250, %r9251, %r95;
	// inline asm
	ld.local.u32 	%r9254, [%rd39];
	ld.local.u32 	%r9255, [%rd8];
	// inline asm
	prmt.b32 %r12446, %r9254, %r9255, %r95;
	// inline asm
	ld.local.u32 	%r9258, [%rd8];
	ld.local.u32 	%r9259, [%rd38+8];
	// inline asm
	prmt.b32 %r12445, %r9258, %r9259, %r95;
	// inline asm
	ld.local.v2.u32 	{%r9403, %r9404}, [%rd38+4];
	// inline asm
	prmt.b32 %r12444, %r9404, %r9403, %r95;
	// inline asm
	ld.local.u32 	%r9266, [%rd38+4];
	ld.local.u32 	%r9267, [%rd38];
	// inline asm
	prmt.b32 %r9265, %r9266, %r9267, %r95;
	// inline asm
	st.local.u32 	[%rd39+8], %r9265;
	ld.local.u32 	%r9270, [%rd38];
	ld.local.u32 	%r9271, [%rd7];
	// inline asm
	prmt.b32 %r9269, %r9270, %r9271, %r95;
	// inline asm
	st.local.u32 	[%rd39+4], %r9269;
	ld.local.u32 	%r9274, [%rd7];
	ld.local.u32 	%r9275, [%rd37+8];
	// inline asm
	prmt.b32 %r9273, %r9274, %r9275, %r95;
	// inline asm
	st.local.u32 	[%rd39], %r9273;
	ld.local.v2.u32 	{%r9405, %r9406}, [%rd37+4];
	// inline asm
	prmt.b32 %r9277, %r9406, %r9405, %r95;
	// inline asm
	st.local.u32 	[%rd8], %r9277;
	ld.local.u32 	%r9282, [%rd37+4];
	ld.local.u32 	%r9283, [%rd37];
	// inline asm
	prmt.b32 %r9281, %r9282, %r9283, %r95;
	// inline asm
	st.local.u32 	[%rd38+8], %r9281;
	ld.local.u32 	%r9286, [%rd37];
	ld.local.u32 	%r9287, [%rd6];
	// inline asm
	prmt.b32 %r9285, %r9286, %r9287, %r95;
	// inline asm
	st.local.u32 	[%rd38+4], %r9285;
	ld.local.u32 	%r9290, [%rd6];
	ld.local.u32 	%r9291, [%rd36+8];
	// inline asm
	prmt.b32 %r9289, %r9290, %r9291, %r95;
	// inline asm
	st.local.u32 	[%rd38], %r9289;
	ld.local.v2.u32 	{%r9407, %r9408}, [%rd36+4];
	// inline asm
	prmt.b32 %r9293, %r9408, %r9407, %r95;
	// inline asm
	st.local.u32 	[%rd7], %r9293;
	ld.local.u32 	%r9298, [%rd36+4];
	ld.local.u32 	%r9299, [%rd36];
	// inline asm
	prmt.b32 %r9297, %r9298, %r9299, %r95;
	// inline asm
	st.local.u32 	[%rd37+8], %r9297;
	ld.local.u32 	%r9302, [%rd36];
	ld.local.u32 	%r9303, [%rd5];
	// inline asm
	prmt.b32 %r9301, %r9302, %r9303, %r95;
	// inline asm
	st.local.u32 	[%rd37+4], %r9301;
	ld.local.u32 	%r9306, [%rd5];
	ld.local.u32 	%r9307, [%rd35+8];
	// inline asm
	prmt.b32 %r9305, %r9306, %r9307, %r95;
	// inline asm
	st.local.u32 	[%rd37], %r9305;
	ld.local.v2.u32 	{%r9409, %r9410}, [%rd35+4];
	// inline asm
	prmt.b32 %r9309, %r9410, %r9409, %r95;
	// inline asm
	st.local.u32 	[%rd6], %r9309;
	ld.local.u32 	%r9314, [%rd35+4];
	ld.local.u32 	%r9315, [%rd35];
	// inline asm
	prmt.b32 %r9313, %r9314, %r9315, %r95;
	// inline asm
	st.local.u32 	[%rd36+8], %r9313;
	ld.local.u32 	%r9318, [%rd35];
	ld.local.u32 	%r9319, [%rd4];
	// inline asm
	prmt.b32 %r9317, %r9318, %r9319, %r95;
	// inline asm
	st.local.u32 	[%rd36+4], %r9317;
	ld.local.u32 	%r9322, [%rd4];
	ld.local.u32 	%r9323, [%rd34+8];
	// inline asm
	prmt.b32 %r9321, %r9322, %r9323, %r95;
	// inline asm
	st.local.u32 	[%rd36], %r9321;
	ld.local.v2.u32 	{%r9411, %r9412}, [%rd34+4];
	// inline asm
	prmt.b32 %r9325, %r9412, %r9411, %r95;
	// inline asm
	st.local.u32 	[%rd5], %r9325;
	ld.local.u32 	%r9330, [%rd34+4];
	ld.local.u32 	%r9331, [%rd34];
	// inline asm
	prmt.b32 %r9329, %r9330, %r9331, %r95;
	// inline asm
	st.local.u32 	[%rd35+8], %r9329;
	ld.local.u32 	%r9334, [%rd34];
	ld.local.u32 	%r9335, [%rd3];
	// inline asm
	prmt.b32 %r9333, %r9334, %r9335, %r95;
	// inline asm
	st.local.u32 	[%rd35+4], %r9333;
	ld.local.u32 	%r9338, [%rd3];
	ld.local.u32 	%r9339, [%rd33+8];
	// inline asm
	prmt.b32 %r9337, %r9338, %r9339, %r95;
	// inline asm
	st.local.u32 	[%rd35], %r9337;
	ld.local.v2.u32 	{%r9413, %r9414}, [%rd33+4];
	// inline asm
	prmt.b32 %r9341, %r9414, %r9413, %r95;
	// inline asm
	st.local.u32 	[%rd4], %r9341;
	ld.local.u32 	%r9346, [%rd33+4];
	ld.local.u32 	%r9347, [%rd33];
	// inline asm
	prmt.b32 %r9345, %r9346, %r9347, %r95;
	// inline asm
	st.local.u32 	[%rd34+8], %r9345;
	ld.local.u32 	%r9350, [%rd33];
	ld.local.u32 	%r9351, [%rd2];
	// inline asm
	prmt.b32 %r9349, %r9350, %r9351, %r95;
	// inline asm
	st.local.u32 	[%rd34+4], %r9349;
	ld.local.u32 	%r9354, [%rd2];
	ld.local.u32 	%r9355, [%rd32+8];
	// inline asm
	prmt.b32 %r9353, %r9354, %r9355, %r95;
	// inline asm
	st.local.u32 	[%rd34], %r9353;
	ld.local.v2.u32 	{%r9415, %r9416}, [%rd32+4];
	// inline asm
	prmt.b32 %r9357, %r9416, %r9415, %r95;
	// inline asm
	st.local.u32 	[%rd3], %r9357;
	ld.local.u32 	%r9362, [%rd32+4];
	ld.local.u32 	%r9363, [%rd32];
	// inline asm
	prmt.b32 %r9361, %r9362, %r9363, %r95;
	// inline asm
	st.local.u32 	[%rd33+8], %r9361;
	ld.local.u32 	%r9366, [%rd32];
	ld.local.u32 	%r9367, [%rd1];
	// inline asm
	prmt.b32 %r9365, %r9366, %r9367, %r95;
	// inline asm
	st.local.u32 	[%rd33+4], %r9365;
	ld.local.u32 	%r9370, [%rd1];
	// inline asm
	prmt.b32 %r9369, %r9370, %r12414, %r95;
	// inline asm
	st.local.u32 	[%rd33], %r9369;
	st.local.u32 	[%rd2], %r12414;
	st.local.v2.u32 	[%rd32+4], {%r12414, %r12414};
	st.local.u32 	[%rd32], %r12414;
	st.local.u32 	[%rd1], %r12414;
	mov.u32 	%r12415, %r12414;
	mov.u32 	%r12416, %r12414;
	mov.u32 	%r12417, %r12414;
	bra.uni 	BB3_363;

BB3_390:
	setp.eq.s32	%p231, %r5009, 21;
	mov.u32 	%r12417, %r12416;
	mov.u32 	%r12418, %r12416;
	mov.u32 	%r12419, %r12416;
	mov.u32 	%r12420, %r12416;
	mov.u32 	%r12421, %r12416;
	mov.u32 	%r12422, %r12416;
	mov.u32 	%r12423, %r12416;
	mov.u32 	%r12424, %r12416;
	mov.u32 	%r12425, %r12416;
	mov.u32 	%r12426, %r12416;
	mov.u32 	%r12427, %r12416;
	mov.u32 	%r12428, %r12416;
	mov.u32 	%r12429, %r12416;
	mov.u32 	%r12430, %r12416;
	mov.u32 	%r12431, %r12416;
	mov.u32 	%r12432, %r12416;
	mov.u32 	%r12433, %r12416;
	mov.u32 	%r12434, %r12416;
	mov.u32 	%r12435, %r12416;
	mov.u32 	%r12436, %r12416;
	mov.u32 	%r12437, %r12416;
	mov.u32 	%r12438, %r12416;
	mov.u32 	%r12439, %r12416;
	mov.u32 	%r12440, %r12416;
	mov.u32 	%r12441, %r12416;
	mov.u32 	%r12442, %r12416;
	mov.u32 	%r12443, %r12416;
	mov.u32 	%r12444, %r12416;
	mov.u32 	%r12445, %r12416;
	mov.u32 	%r12446, %r12416;
	mov.u32 	%r12447, %r12416;
	@%p231 bra 	BB3_391;
	bra.uni 	BB3_431;

BB3_391:
	mov.u32 	%r12414, 0;
	// inline asm
	prmt.b32 %r12434, %r12414, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6705, %r6706}, [%rd39+4];
	// inline asm
	prmt.b32 %r12435, %r6706, %r6705, %r95;
	// inline asm
	ld.local.u32 	%r6570, [%rd39+4];
	ld.local.u32 	%r6571, [%rd39];
	// inline asm
	prmt.b32 %r12428, %r6570, %r6571, %r95;
	// inline asm
	ld.local.u32 	%r6574, [%rd39];
	ld.local.u32 	%r6575, [%rd8];
	// inline asm
	prmt.b32 %r12429, %r6574, %r6575, %r95;
	// inline asm
	ld.local.u32 	%r6578, [%rd8];
	ld.local.u32 	%r6579, [%rd38+8];
	// inline asm
	prmt.b32 %r12430, %r6578, %r6579, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6707, %r6708}, [%rd38+4];
	// inline asm
	prmt.b32 %r12431, %r6708, %r6707, %r95;
	// inline asm
	ld.local.u32 	%r6586, [%rd38+4];
	ld.local.u32 	%r6587, [%rd38];
	// inline asm
	prmt.b32 %r12424, %r6586, %r6587, %r95;
	// inline asm
	ld.local.u32 	%r6590, [%rd38];
	ld.local.u32 	%r6591, [%rd7];
	// inline asm
	prmt.b32 %r12425, %r6590, %r6591, %r95;
	// inline asm
	ld.local.u32 	%r6594, [%rd7];
	ld.local.u32 	%r6595, [%rd37+8];
	// inline asm
	prmt.b32 %r12426, %r6594, %r6595, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6709, %r6710}, [%rd37+4];
	// inline asm
	prmt.b32 %r12427, %r6710, %r6709, %r95;
	// inline asm
	ld.local.u32 	%r6602, [%rd37+4];
	ld.local.u32 	%r6603, [%rd37];
	// inline asm
	prmt.b32 %r12420, %r6602, %r6603, %r95;
	// inline asm
	ld.local.u32 	%r6606, [%rd37];
	ld.local.u32 	%r6607, [%rd6];
	// inline asm
	prmt.b32 %r12421, %r6606, %r6607, %r95;
	// inline asm
	ld.local.u32 	%r6610, [%rd6];
	ld.local.u32 	%r6611, [%rd36+8];
	// inline asm
	prmt.b32 %r12422, %r6610, %r6611, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6711, %r6712}, [%rd36+4];
	// inline asm
	prmt.b32 %r12423, %r6712, %r6711, %r95;
	// inline asm
	ld.local.u32 	%r6618, [%rd36+4];
	ld.local.u32 	%r6619, [%rd36];
	// inline asm
	prmt.b32 %r12416, %r6618, %r6619, %r95;
	// inline asm
	ld.local.u32 	%r6622, [%rd36];
	ld.local.u32 	%r6623, [%rd5];
	// inline asm
	prmt.b32 %r12417, %r6622, %r6623, %r95;
	// inline asm
	ld.local.u32 	%r6626, [%rd5];
	ld.local.u32 	%r6627, [%rd35+8];
	// inline asm
	prmt.b32 %r12418, %r6626, %r6627, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6713, %r6714}, [%rd35+4];
	// inline asm
	prmt.b32 %r12419, %r6714, %r6713, %r95;
	// inline asm
	ld.local.u32 	%r6634, [%rd35+4];
	ld.local.u32 	%r6635, [%rd35];
	// inline asm
	prmt.b32 %r12447, %r6634, %r6635, %r95;
	// inline asm
	ld.local.u32 	%r6638, [%rd35];
	ld.local.u32 	%r6639, [%rd4];
	// inline asm
	prmt.b32 %r12446, %r6638, %r6639, %r95;
	// inline asm
	ld.local.u32 	%r6642, [%rd4];
	ld.local.u32 	%r6643, [%rd34+8];
	// inline asm
	prmt.b32 %r12445, %r6642, %r6643, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6715, %r6716}, [%rd34+4];
	// inline asm
	prmt.b32 %r12444, %r6716, %r6715, %r95;
	// inline asm
	ld.local.u32 	%r6650, [%rd34+4];
	ld.local.u32 	%r6651, [%rd34];
	// inline asm
	prmt.b32 %r6649, %r6650, %r6651, %r95;
	// inline asm
	st.local.u32 	[%rd39+8], %r6649;
	ld.local.u32 	%r6654, [%rd34];
	ld.local.u32 	%r6655, [%rd3];
	// inline asm
	prmt.b32 %r6653, %r6654, %r6655, %r95;
	// inline asm
	st.local.u32 	[%rd39+4], %r6653;
	ld.local.u32 	%r6658, [%rd3];
	ld.local.u32 	%r6659, [%rd33+8];
	// inline asm
	prmt.b32 %r6657, %r6658, %r6659, %r95;
	// inline asm
	st.local.u32 	[%rd39], %r6657;
	ld.local.v2.u32 	{%r6717, %r6718}, [%rd33+4];
	// inline asm
	prmt.b32 %r6661, %r6718, %r6717, %r95;
	// inline asm
	st.local.u32 	[%rd8], %r6661;
	ld.local.u32 	%r6666, [%rd33+4];
	ld.local.u32 	%r6667, [%rd33];
	// inline asm
	prmt.b32 %r6665, %r6666, %r6667, %r95;
	// inline asm
	st.local.u32 	[%rd38+8], %r6665;
	ld.local.u32 	%r6670, [%rd33];
	ld.local.u32 	%r6671, [%rd2];
	// inline asm
	prmt.b32 %r6669, %r6670, %r6671, %r95;
	// inline asm
	st.local.u32 	[%rd38+4], %r6669;
	ld.local.u32 	%r6674, [%rd2];
	ld.local.u32 	%r6675, [%rd32+8];
	// inline asm
	prmt.b32 %r6673, %r6674, %r6675, %r95;
	// inline asm
	st.local.u32 	[%rd38], %r6673;
	ld.local.v2.u32 	{%r6719, %r6720}, [%rd32+4];
	// inline asm
	prmt.b32 %r6677, %r6720, %r6719, %r95;
	// inline asm
	st.local.u32 	[%rd7], %r6677;
	ld.local.u32 	%r6682, [%rd32+4];
	ld.local.u32 	%r6683, [%rd32];
	// inline asm
	prmt.b32 %r6681, %r6682, %r6683, %r95;
	// inline asm
	st.local.u32 	[%rd37+8], %r6681;
	ld.local.u32 	%r6686, [%rd32];
	ld.local.u32 	%r6687, [%rd1];
	// inline asm
	prmt.b32 %r6685, %r6686, %r6687, %r95;
	// inline asm
	st.local.u32 	[%rd37+4], %r6685;
	ld.local.u32 	%r6690, [%rd1];
	// inline asm
	prmt.b32 %r6689, %r6690, %r12414, %r95;
	// inline asm
	st.local.u32 	[%rd37], %r6689;
	st.local.u32 	[%rd6], %r12414;
	st.local.v2.u32 	[%rd36+4], {%r12414, %r12414};
	st.local.u32 	[%rd36], %r12414;
	st.local.u32 	[%rd5], %r12414;
	st.local.v2.u32 	[%rd35+4], {%r12414, %r12414};
	st.local.u32 	[%rd35], %r12414;
	st.local.u32 	[%rd4], %r12414;
	st.local.v2.u32 	[%rd34+4], {%r12414, %r12414};
	st.local.u32 	[%rd34], %r12414;
	st.local.u32 	[%rd3], %r12414;
	st.local.v2.u32 	[%rd33+4], {%r12414, %r12414};
	st.local.u32 	[%rd33], %r12414;
	st.local.u32 	[%rd2], %r12414;
	st.local.v2.u32 	[%rd32+4], {%r12414, %r12414};
	st.local.u32 	[%rd32], %r12414;
	st.local.u32 	[%rd1], %r12414;
	mov.u32 	%r12415, %r12414;
	mov.u32 	%r12432, %r12414;
	mov.u32 	%r12433, %r12414;
	bra.uni 	BB3_425;

BB3_374:
	setp.eq.s32	%p243, %r5009, 13;
	mov.u32 	%r12417, %r12416;
	mov.u32 	%r12418, %r12416;
	mov.u32 	%r12419, %r12416;
	mov.u32 	%r12420, %r12416;
	mov.u32 	%r12421, %r12416;
	mov.u32 	%r12422, %r12416;
	mov.u32 	%r12423, %r12416;
	mov.u32 	%r12424, %r12416;
	mov.u32 	%r12425, %r12416;
	mov.u32 	%r12426, %r12416;
	mov.u32 	%r12427, %r12416;
	mov.u32 	%r12428, %r12416;
	mov.u32 	%r12429, %r12416;
	mov.u32 	%r12430, %r12416;
	mov.u32 	%r12431, %r12416;
	mov.u32 	%r12432, %r12416;
	mov.u32 	%r12433, %r12416;
	mov.u32 	%r12434, %r12416;
	mov.u32 	%r12435, %r12416;
	mov.u32 	%r12436, %r12416;
	mov.u32 	%r12437, %r12416;
	mov.u32 	%r12438, %r12416;
	mov.u32 	%r12439, %r12416;
	mov.u32 	%r12440, %r12416;
	mov.u32 	%r12441, %r12416;
	mov.u32 	%r12442, %r12416;
	mov.u32 	%r12443, %r12416;
	mov.u32 	%r12444, %r12416;
	mov.u32 	%r12445, %r12416;
	mov.u32 	%r12446, %r12416;
	mov.u32 	%r12447, %r12416;
	@%p243 bra 	BB3_375;
	bra.uni 	BB3_431;

BB3_375:
	mov.u32 	%r12414, 0;
	// inline asm
	prmt.b32 %r12426, %r12414, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r8021, %r8022}, [%rd39+4];
	// inline asm
	prmt.b32 %r12427, %r8022, %r8021, %r95;
	// inline asm
	ld.local.u32 	%r7878, [%rd39+4];
	ld.local.u32 	%r7879, [%rd39];
	// inline asm
	prmt.b32 %r12420, %r7878, %r7879, %r95;
	// inline asm
	ld.local.u32 	%r7882, [%rd39];
	ld.local.u32 	%r7883, [%rd8];
	// inline asm
	prmt.b32 %r12421, %r7882, %r7883, %r95;
	// inline asm
	ld.local.u32 	%r7886, [%rd8];
	ld.local.u32 	%r7887, [%rd38+8];
	// inline asm
	prmt.b32 %r12422, %r7886, %r7887, %r95;
	// inline asm
	ld.local.v2.u32 	{%r8023, %r8024}, [%rd38+4];
	// inline asm
	prmt.b32 %r12423, %r8024, %r8023, %r95;
	// inline asm
	ld.local.u32 	%r7894, [%rd38+4];
	ld.local.u32 	%r7895, [%rd38];
	// inline asm
	prmt.b32 %r12416, %r7894, %r7895, %r95;
	// inline asm
	ld.local.u32 	%r7898, [%rd38];
	ld.local.u32 	%r7899, [%rd7];
	// inline asm
	prmt.b32 %r12417, %r7898, %r7899, %r95;
	// inline asm
	ld.local.u32 	%r7902, [%rd7];
	ld.local.u32 	%r7903, [%rd37+8];
	// inline asm
	prmt.b32 %r12418, %r7902, %r7903, %r95;
	// inline asm
	ld.local.v2.u32 	{%r8025, %r8026}, [%rd37+4];
	// inline asm
	prmt.b32 %r12419, %r8026, %r8025, %r95;
	// inline asm
	ld.local.u32 	%r7910, [%rd37+4];
	ld.local.u32 	%r7911, [%rd37];
	// inline asm
	prmt.b32 %r12447, %r7910, %r7911, %r95;
	// inline asm
	ld.local.u32 	%r7914, [%rd37];
	ld.local.u32 	%r7915, [%rd6];
	// inline asm
	prmt.b32 %r12446, %r7914, %r7915, %r95;
	// inline asm
	ld.local.u32 	%r7918, [%rd6];
	ld.local.u32 	%r7919, [%rd36+8];
	// inline asm
	prmt.b32 %r12445, %r7918, %r7919, %r95;
	// inline asm
	ld.local.v2.u32 	{%r8027, %r8028}, [%rd36+4];
	// inline asm
	prmt.b32 %r12444, %r8028, %r8027, %r95;
	// inline asm
	ld.local.u32 	%r7926, [%rd36+4];
	ld.local.u32 	%r7927, [%rd36];
	// inline asm
	prmt.b32 %r7925, %r7926, %r7927, %r95;
	// inline asm
	st.local.u32 	[%rd39+8], %r7925;
	ld.local.u32 	%r7930, [%rd36];
	ld.local.u32 	%r7931, [%rd5];
	// inline asm
	prmt.b32 %r7929, %r7930, %r7931, %r95;
	// inline asm
	st.local.u32 	[%rd39+4], %r7929;
	ld.local.u32 	%r7934, [%rd5];
	ld.local.u32 	%r7935, [%rd35+8];
	// inline asm
	prmt.b32 %r7933, %r7934, %r7935, %r95;
	// inline asm
	st.local.u32 	[%rd39], %r7933;
	ld.local.v2.u32 	{%r8029, %r8030}, [%rd35+4];
	// inline asm
	prmt.b32 %r7937, %r8030, %r8029, %r95;
	// inline asm
	st.local.u32 	[%rd8], %r7937;
	ld.local.u32 	%r7942, [%rd35+4];
	ld.local.u32 	%r7943, [%rd35];
	// inline asm
	prmt.b32 %r7941, %r7942, %r7943, %r95;
	// inline asm
	st.local.u32 	[%rd38+8], %r7941;
	ld.local.u32 	%r7946, [%rd35];
	ld.local.u32 	%r7947, [%rd4];
	// inline asm
	prmt.b32 %r7945, %r7946, %r7947, %r95;
	// inline asm
	st.local.u32 	[%rd38+4], %r7945;
	ld.local.u32 	%r7950, [%rd4];
	ld.local.u32 	%r7951, [%rd34+8];
	// inline asm
	prmt.b32 %r7949, %r7950, %r7951, %r95;
	// inline asm
	st.local.u32 	[%rd38], %r7949;
	ld.local.v2.u32 	{%r8031, %r8032}, [%rd34+4];
	// inline asm
	prmt.b32 %r7953, %r8032, %r8031, %r95;
	// inline asm
	st.local.u32 	[%rd7], %r7953;
	ld.local.u32 	%r7958, [%rd34+4];
	ld.local.u32 	%r7959, [%rd34];
	// inline asm
	prmt.b32 %r7957, %r7958, %r7959, %r95;
	// inline asm
	st.local.u32 	[%rd37+8], %r7957;
	ld.local.u32 	%r7962, [%rd34];
	ld.local.u32 	%r7963, [%rd3];
	// inline asm
	prmt.b32 %r7961, %r7962, %r7963, %r95;
	// inline asm
	st.local.u32 	[%rd37+4], %r7961;
	ld.local.u32 	%r7966, [%rd3];
	ld.local.u32 	%r7967, [%rd33+8];
	// inline asm
	prmt.b32 %r7965, %r7966, %r7967, %r95;
	// inline asm
	st.local.u32 	[%rd37], %r7965;
	ld.local.v2.u32 	{%r8033, %r8034}, [%rd33+4];
	// inline asm
	prmt.b32 %r7969, %r8034, %r8033, %r95;
	// inline asm
	st.local.u32 	[%rd6], %r7969;
	ld.local.u32 	%r7974, [%rd33+4];
	ld.local.u32 	%r7975, [%rd33];
	// inline asm
	prmt.b32 %r7973, %r7974, %r7975, %r95;
	// inline asm
	st.local.u32 	[%rd36+8], %r7973;
	ld.local.u32 	%r7978, [%rd33];
	ld.local.u32 	%r7979, [%rd2];
	// inline asm
	prmt.b32 %r7977, %r7978, %r7979, %r95;
	// inline asm
	st.local.u32 	[%rd36+4], %r7977;
	ld.local.u32 	%r7982, [%rd2];
	ld.local.u32 	%r7983, [%rd32+8];
	// inline asm
	prmt.b32 %r7981, %r7982, %r7983, %r95;
	// inline asm
	st.local.u32 	[%rd36], %r7981;
	ld.local.v2.u32 	{%r8035, %r8036}, [%rd32+4];
	// inline asm
	prmt.b32 %r7985, %r8036, %r8035, %r95;
	// inline asm
	st.local.u32 	[%rd5], %r7985;
	ld.local.u32 	%r7990, [%rd32+4];
	ld.local.u32 	%r7991, [%rd32];
	// inline asm
	prmt.b32 %r7989, %r7990, %r7991, %r95;
	// inline asm
	st.local.u32 	[%rd35+8], %r7989;
	ld.local.u32 	%r7994, [%rd32];
	ld.local.u32 	%r7995, [%rd1];
	// inline asm
	prmt.b32 %r7993, %r7994, %r7995, %r95;
	// inline asm
	st.local.u32 	[%rd35+4], %r7993;
	ld.local.u32 	%r7998, [%rd1];
	// inline asm
	prmt.b32 %r7997, %r7998, %r12414, %r95;
	// inline asm
	st.local.u32 	[%rd35], %r7997;
	st.local.u32 	[%rd4], %r12414;
	st.local.v2.u32 	[%rd34+4], {%r12414, %r12414};
	st.local.u32 	[%rd34], %r12414;
	st.local.u32 	[%rd3], %r12414;
	st.local.v2.u32 	[%rd33+4], {%r12414, %r12414};
	st.local.u32 	[%rd33], %r12414;
	st.local.u32 	[%rd2], %r12414;
	st.local.v2.u32 	[%rd32+4], {%r12414, %r12414};
	st.local.u32 	[%rd32], %r12414;
	st.local.u32 	[%rd1], %r12414;
	mov.u32 	%r12415, %r12414;
	mov.u32 	%r12424, %r12414;
	mov.u32 	%r12425, %r12414;
	bra.uni 	BB3_423;

BB3_405:
	setp.eq.s32	%p220, %r5009, 29;
	mov.u32 	%r12417, %r12416;
	mov.u32 	%r12418, %r12416;
	mov.u32 	%r12419, %r12416;
	mov.u32 	%r12420, %r12416;
	mov.u32 	%r12421, %r12416;
	mov.u32 	%r12422, %r12416;
	mov.u32 	%r12423, %r12416;
	mov.u32 	%r12424, %r12416;
	mov.u32 	%r12425, %r12416;
	mov.u32 	%r12426, %r12416;
	mov.u32 	%r12427, %r12416;
	mov.u32 	%r12428, %r12416;
	mov.u32 	%r12429, %r12416;
	mov.u32 	%r12430, %r12416;
	mov.u32 	%r12431, %r12416;
	mov.u32 	%r12432, %r12416;
	mov.u32 	%r12433, %r12416;
	mov.u32 	%r12434, %r12416;
	mov.u32 	%r12435, %r12416;
	mov.u32 	%r12436, %r12416;
	mov.u32 	%r12437, %r12416;
	mov.u32 	%r12438, %r12416;
	mov.u32 	%r12439, %r12416;
	mov.u32 	%r12440, %r12416;
	mov.u32 	%r12441, %r12416;
	mov.u32 	%r12442, %r12416;
	mov.u32 	%r12443, %r12416;
	mov.u32 	%r12444, %r12416;
	mov.u32 	%r12445, %r12416;
	mov.u32 	%r12446, %r12416;
	mov.u32 	%r12447, %r12416;
	@%p220 bra 	BB3_406;
	bra.uni 	BB3_431;

BB3_406:
	mov.u32 	%r12414, 0;
	// inline asm
	prmt.b32 %r12442, %r12414, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5453, %r5454}, [%rd39+4];
	// inline asm
	prmt.b32 %r12443, %r5454, %r5453, %r95;
	// inline asm
	ld.local.u32 	%r5326, [%rd39+4];
	ld.local.u32 	%r5327, [%rd39];
	// inline asm
	prmt.b32 %r12436, %r5326, %r5327, %r95;
	// inline asm
	ld.local.u32 	%r5330, [%rd39];
	ld.local.u32 	%r5331, [%rd8];
	// inline asm
	prmt.b32 %r12437, %r5330, %r5331, %r95;
	// inline asm
	ld.local.u32 	%r5334, [%rd8];
	ld.local.u32 	%r5335, [%rd38+8];
	// inline asm
	prmt.b32 %r12438, %r5334, %r5335, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5455, %r5456}, [%rd38+4];
	// inline asm
	prmt.b32 %r12439, %r5456, %r5455, %r95;
	// inline asm
	ld.local.u32 	%r5342, [%rd38+4];
	ld.local.u32 	%r5343, [%rd38];
	// inline asm
	prmt.b32 %r12432, %r5342, %r5343, %r95;
	// inline asm
	ld.local.u32 	%r5346, [%rd38];
	ld.local.u32 	%r5347, [%rd7];
	// inline asm
	prmt.b32 %r12433, %r5346, %r5347, %r95;
	// inline asm
	ld.local.u32 	%r5350, [%rd7];
	ld.local.u32 	%r5351, [%rd37+8];
	// inline asm
	prmt.b32 %r12434, %r5350, %r5351, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5457, %r5458}, [%rd37+4];
	// inline asm
	prmt.b32 %r12435, %r5458, %r5457, %r95;
	// inline asm
	ld.local.u32 	%r5358, [%rd37+4];
	ld.local.u32 	%r5359, [%rd37];
	// inline asm
	prmt.b32 %r12428, %r5358, %r5359, %r95;
	// inline asm
	ld.local.u32 	%r5362, [%rd37];
	ld.local.u32 	%r5363, [%rd6];
	// inline asm
	prmt.b32 %r12429, %r5362, %r5363, %r95;
	// inline asm
	ld.local.u32 	%r5366, [%rd6];
	ld.local.u32 	%r5367, [%rd36+8];
	// inline asm
	prmt.b32 %r12430, %r5366, %r5367, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5459, %r5460}, [%rd36+4];
	// inline asm
	prmt.b32 %r12431, %r5460, %r5459, %r95;
	// inline asm
	ld.local.u32 	%r5374, [%rd36+4];
	ld.local.u32 	%r5375, [%rd36];
	// inline asm
	prmt.b32 %r12424, %r5374, %r5375, %r95;
	// inline asm
	ld.local.u32 	%r5378, [%rd36];
	ld.local.u32 	%r5379, [%rd5];
	// inline asm
	prmt.b32 %r12425, %r5378, %r5379, %r95;
	// inline asm
	ld.local.u32 	%r5382, [%rd5];
	ld.local.u32 	%r5383, [%rd35+8];
	// inline asm
	prmt.b32 %r12426, %r5382, %r5383, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5461, %r5462}, [%rd35+4];
	// inline asm
	prmt.b32 %r12427, %r5462, %r5461, %r95;
	// inline asm
	ld.local.u32 	%r5390, [%rd35+4];
	ld.local.u32 	%r5391, [%rd35];
	// inline asm
	prmt.b32 %r12420, %r5390, %r5391, %r95;
	// inline asm
	ld.local.u32 	%r5394, [%rd35];
	ld.local.u32 	%r5395, [%rd4];
	// inline asm
	prmt.b32 %r12421, %r5394, %r5395, %r95;
	// inline asm
	ld.local.u32 	%r5398, [%rd4];
	ld.local.u32 	%r5399, [%rd34+8];
	// inline asm
	prmt.b32 %r12422, %r5398, %r5399, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5463, %r5464}, [%rd34+4];
	// inline asm
	prmt.b32 %r12423, %r5464, %r5463, %r95;
	// inline asm
	ld.local.u32 	%r5406, [%rd34+4];
	ld.local.u32 	%r5407, [%rd34];
	// inline asm
	prmt.b32 %r12416, %r5406, %r5407, %r95;
	// inline asm
	ld.local.u32 	%r5410, [%rd34];
	ld.local.u32 	%r5411, [%rd3];
	// inline asm
	prmt.b32 %r12417, %r5410, %r5411, %r95;
	// inline asm
	ld.local.u32 	%r5414, [%rd3];
	ld.local.u32 	%r5415, [%rd33+8];
	// inline asm
	prmt.b32 %r12418, %r5414, %r5415, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5465, %r5466}, [%rd33+4];
	// inline asm
	prmt.b32 %r12419, %r5466, %r5465, %r95;
	// inline asm
	ld.local.u32 	%r5422, [%rd33+4];
	ld.local.u32 	%r5423, [%rd33];
	// inline asm
	prmt.b32 %r12447, %r5422, %r5423, %r95;
	// inline asm
	ld.local.u32 	%r5426, [%rd33];
	ld.local.u32 	%r5427, [%rd2];
	// inline asm
	prmt.b32 %r12446, %r5426, %r5427, %r95;
	// inline asm
	ld.local.u32 	%r5430, [%rd2];
	ld.local.u32 	%r5431, [%rd32+8];
	// inline asm
	prmt.b32 %r12445, %r5430, %r5431, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5467, %r5468}, [%rd32+4];
	// inline asm
	prmt.b32 %r12444, %r5468, %r5467, %r95;
	// inline asm
	ld.local.u32 	%r5438, [%rd32+4];
	ld.local.u32 	%r5439, [%rd32];
	// inline asm
	prmt.b32 %r5437, %r5438, %r5439, %r95;
	// inline asm
	st.local.u32 	[%rd39+8], %r5437;
	ld.local.u32 	%r5442, [%rd32];
	ld.local.u32 	%r5443, [%rd1];
	// inline asm
	prmt.b32 %r5441, %r5442, %r5443, %r95;
	// inline asm
	st.local.u32 	[%rd39+4], %r5441;
	ld.local.u32 	%r5446, [%rd1];
	// inline asm
	prmt.b32 %r5445, %r5446, %r12414, %r95;
	// inline asm
	st.local.u32 	[%rd39], %r5445;
	st.local.u32 	[%rd8], %r12414;
	st.local.v2.u32 	[%rd38+4], {%r12414, %r12414};
	st.local.u32 	[%rd38], %r12414;
	st.local.u32 	[%rd7], %r12414;
	st.local.v2.u32 	[%rd37+4], {%r12414, %r12414};
	st.local.u32 	[%rd37], %r12414;
	st.local.u32 	[%rd6], %r12414;
	st.local.v2.u32 	[%rd36+4], {%r12414, %r12414};
	st.local.u32 	[%rd36], %r12414;
	st.local.u32 	[%rd5], %r12414;
	st.local.v2.u32 	[%rd35+4], {%r12414, %r12414};
	st.local.u32 	[%rd35], %r12414;
	st.local.u32 	[%rd4], %r12414;
	st.local.v2.u32 	[%rd34+4], {%r12414, %r12414};
	st.local.u32 	[%rd34], %r12414;
	st.local.u32 	[%rd3], %r12414;
	st.local.v2.u32 	[%rd33+4], {%r12414, %r12414};
	st.local.u32 	[%rd33], %r12414;
	st.local.u32 	[%rd2], %r12414;
	st.local.v2.u32 	[%rd32+4], {%r12414, %r12414};
	st.local.u32 	[%rd32], %r12414;
	st.local.u32 	[%rd1], %r12414;
	mov.u32 	%r12415, %r12414;
	mov.u32 	%r12440, %r12414;
	mov.u32 	%r12441, %r12414;
	bra.uni 	BB3_431;

BB3_354:
	setp.eq.s32	%p257, %r5009, 3;
	mov.u32 	%r12417, %r12416;
	mov.u32 	%r12418, %r12416;
	mov.u32 	%r12419, %r12416;
	mov.u32 	%r12420, %r12416;
	mov.u32 	%r12421, %r12416;
	mov.u32 	%r12422, %r12416;
	mov.u32 	%r12423, %r12416;
	mov.u32 	%r12424, %r12416;
	mov.u32 	%r12425, %r12416;
	mov.u32 	%r12426, %r12416;
	mov.u32 	%r12427, %r12416;
	mov.u32 	%r12428, %r12416;
	mov.u32 	%r12429, %r12416;
	mov.u32 	%r12430, %r12416;
	mov.u32 	%r12431, %r12416;
	mov.u32 	%r12432, %r12416;
	mov.u32 	%r12433, %r12416;
	mov.u32 	%r12434, %r12416;
	mov.u32 	%r12435, %r12416;
	mov.u32 	%r12436, %r12416;
	mov.u32 	%r12437, %r12416;
	mov.u32 	%r12438, %r12416;
	mov.u32 	%r12439, %r12416;
	mov.u32 	%r12440, %r12416;
	mov.u32 	%r12441, %r12416;
	mov.u32 	%r12442, %r12416;
	mov.u32 	%r12443, %r12416;
	mov.u32 	%r12444, %r12416;
	mov.u32 	%r12445, %r12416;
	mov.u32 	%r12446, %r12416;
	mov.u32 	%r12447, %r12416;
	@%p257 bra 	BB3_355;
	bra.uni 	BB3_431;

BB3_355:
	mov.u32 	%r12414, 0;
	// inline asm
	prmt.b32 %r12447, %r12414, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r9756, %r9757}, [%rd39+4];
	// inline asm
	prmt.b32 %r12446, %r9757, %r9756, %r95;
	// inline asm
	ld.local.u32 	%r9603, [%rd39+4];
	ld.local.u32 	%r9604, [%rd39];
	// inline asm
	prmt.b32 %r12445, %r9603, %r9604, %r95;
	// inline asm
	ld.local.u32 	%r9607, [%rd39];
	ld.local.u32 	%r9608, [%rd8];
	// inline asm
	prmt.b32 %r12444, %r9607, %r9608, %r95;
	// inline asm
	ld.local.u32 	%r9611, [%rd8];
	ld.local.u32 	%r9612, [%rd38+8];
	// inline asm
	prmt.b32 %r9610, %r9611, %r9612, %r95;
	// inline asm
	st.local.u32 	[%rd39+8], %r9610;
	ld.local.v2.u32 	{%r9758, %r9759}, [%rd38+4];
	// inline asm
	prmt.b32 %r9614, %r9759, %r9758, %r95;
	// inline asm
	st.local.u32 	[%rd39+4], %r9614;
	ld.local.u32 	%r9619, [%rd38+4];
	ld.local.u32 	%r9620, [%rd38];
	// inline asm
	prmt.b32 %r9618, %r9619, %r9620, %r95;
	// inline asm
	st.local.u32 	[%rd39], %r9618;
	ld.local.u32 	%r9623, [%rd38];
	ld.local.u32 	%r9624, [%rd7];
	// inline asm
	prmt.b32 %r9622, %r9623, %r9624, %r95;
	// inline asm
	st.local.u32 	[%rd8], %r9622;
	ld.local.u32 	%r9627, [%rd7];
	ld.local.u32 	%r9628, [%rd37+8];
	// inline asm
	prmt.b32 %r9626, %r9627, %r9628, %r95;
	// inline asm
	st.local.u32 	[%rd38+8], %r9626;
	ld.local.v2.u32 	{%r9760, %r9761}, [%rd37+4];
	// inline asm
	prmt.b32 %r9630, %r9761, %r9760, %r95;
	// inline asm
	st.local.u32 	[%rd38+4], %r9630;
	ld.local.u32 	%r9635, [%rd37+4];
	ld.local.u32 	%r9636, [%rd37];
	// inline asm
	prmt.b32 %r9634, %r9635, %r9636, %r95;
	// inline asm
	st.local.u32 	[%rd38], %r9634;
	ld.local.u32 	%r9639, [%rd37];
	ld.local.u32 	%r9640, [%rd6];
	// inline asm
	prmt.b32 %r9638, %r9639, %r9640, %r95;
	// inline asm
	st.local.u32 	[%rd7], %r9638;
	ld.local.u32 	%r9643, [%rd6];
	ld.local.u32 	%r9644, [%rd36+8];
	// inline asm
	prmt.b32 %r9642, %r9643, %r9644, %r95;
	// inline asm
	st.local.u32 	[%rd37+8], %r9642;
	ld.local.v2.u32 	{%r9762, %r9763}, [%rd36+4];
	// inline asm
	prmt.b32 %r9646, %r9763, %r9762, %r95;
	// inline asm
	st.local.u32 	[%rd37+4], %r9646;
	ld.local.u32 	%r9651, [%rd36+4];
	ld.local.u32 	%r9652, [%rd36];
	// inline asm
	prmt.b32 %r9650, %r9651, %r9652, %r95;
	// inline asm
	st.local.u32 	[%rd37], %r9650;
	ld.local.u32 	%r9655, [%rd36];
	ld.local.u32 	%r9656, [%rd5];
	// inline asm
	prmt.b32 %r9654, %r9655, %r9656, %r95;
	// inline asm
	st.local.u32 	[%rd6], %r9654;
	ld.local.u32 	%r9659, [%rd5];
	ld.local.u32 	%r9660, [%rd35+8];
	// inline asm
	prmt.b32 %r9658, %r9659, %r9660, %r95;
	// inline asm
	st.local.u32 	[%rd36+8], %r9658;
	ld.local.v2.u32 	{%r9764, %r9765}, [%rd35+4];
	// inline asm
	prmt.b32 %r9662, %r9765, %r9764, %r95;
	// inline asm
	st.local.u32 	[%rd36+4], %r9662;
	ld.local.u32 	%r9667, [%rd35+4];
	ld.local.u32 	%r9668, [%rd35];
	// inline asm
	prmt.b32 %r9666, %r9667, %r9668, %r95;
	// inline asm
	st.local.u32 	[%rd36], %r9666;
	ld.local.u32 	%r9671, [%rd35];
	ld.local.u32 	%r9672, [%rd4];
	// inline asm
	prmt.b32 %r9670, %r9671, %r9672, %r95;
	// inline asm
	st.local.u32 	[%rd5], %r9670;
	ld.local.u32 	%r9675, [%rd4];
	ld.local.u32 	%r9676, [%rd34+8];
	// inline asm
	prmt.b32 %r9674, %r9675, %r9676, %r95;
	// inline asm
	st.local.u32 	[%rd35+8], %r9674;
	ld.local.v2.u32 	{%r9766, %r9767}, [%rd34+4];
	// inline asm
	prmt.b32 %r9678, %r9767, %r9766, %r95;
	// inline asm
	st.local.u32 	[%rd35+4], %r9678;
	ld.local.u32 	%r9683, [%rd34+4];
	ld.local.u32 	%r9684, [%rd34];
	// inline asm
	prmt.b32 %r9682, %r9683, %r9684, %r95;
	// inline asm
	st.local.u32 	[%rd35], %r9682;
	ld.local.u32 	%r9687, [%rd34];
	ld.local.u32 	%r9688, [%rd3];
	// inline asm
	prmt.b32 %r9686, %r9687, %r9688, %r95;
	// inline asm
	st.local.u32 	[%rd4], %r9686;
	ld.local.u32 	%r9691, [%rd3];
	ld.local.u32 	%r9692, [%rd33+8];
	// inline asm
	prmt.b32 %r9690, %r9691, %r9692, %r95;
	// inline asm
	st.local.u32 	[%rd34+8], %r9690;
	ld.local.v2.u32 	{%r9768, %r9769}, [%rd33+4];
	// inline asm
	prmt.b32 %r9694, %r9769, %r9768, %r95;
	// inline asm
	st.local.u32 	[%rd34+4], %r9694;
	ld.local.u32 	%r9699, [%rd33+4];
	ld.local.u32 	%r9700, [%rd33];
	// inline asm
	prmt.b32 %r9698, %r9699, %r9700, %r95;
	// inline asm
	st.local.u32 	[%rd34], %r9698;
	ld.local.u32 	%r9703, [%rd33];
	ld.local.u32 	%r9704, [%rd2];
	// inline asm
	prmt.b32 %r9702, %r9703, %r9704, %r95;
	// inline asm
	st.local.u32 	[%rd3], %r9702;
	ld.local.u32 	%r9707, [%rd2];
	ld.local.u32 	%r9708, [%rd32+8];
	// inline asm
	prmt.b32 %r9706, %r9707, %r9708, %r95;
	// inline asm
	st.local.u32 	[%rd33+8], %r9706;
	ld.local.v2.u32 	{%r9770, %r9771}, [%rd32+4];
	// inline asm
	prmt.b32 %r9710, %r9771, %r9770, %r95;
	// inline asm
	st.local.u32 	[%rd33+4], %r9710;
	ld.local.u32 	%r9715, [%rd32+4];
	ld.local.u32 	%r9716, [%rd32];
	// inline asm
	prmt.b32 %r9714, %r9715, %r9716, %r95;
	// inline asm
	st.local.u32 	[%rd33], %r9714;
	ld.local.u32 	%r9719, [%rd32];
	ld.local.u32 	%r9720, [%rd1];
	// inline asm
	prmt.b32 %r9718, %r9719, %r9720, %r95;
	// inline asm
	st.local.u32 	[%rd2], %r9718;
	ld.local.u32 	%r9723, [%rd1];
	// inline asm
	prmt.b32 %r9722, %r9723, %r12414, %r95;
	// inline asm
	st.local.v2.u32 	[%rd32+4], {%r12414, %r9722};
	st.local.u32 	[%rd32], %r12414;
	st.local.u32 	[%rd1], %r12414;
	mov.u32 	%r12415, %r12414;
	mov.u32 	%r12416, %r12414;
	mov.u32 	%r12417, %r12414;
	mov.u32 	%r12418, %r12414;
	mov.u32 	%r12419, %r12414;
	bra.uni 	BB3_363;

BB3_386:
	setp.eq.s32	%p234, %r5009, 19;
	mov.u32 	%r12417, %r12416;
	mov.u32 	%r12418, %r12416;
	mov.u32 	%r12419, %r12416;
	mov.u32 	%r12420, %r12416;
	mov.u32 	%r12421, %r12416;
	mov.u32 	%r12422, %r12416;
	mov.u32 	%r12423, %r12416;
	mov.u32 	%r12424, %r12416;
	mov.u32 	%r12425, %r12416;
	mov.u32 	%r12426, %r12416;
	mov.u32 	%r12427, %r12416;
	mov.u32 	%r12428, %r12416;
	mov.u32 	%r12429, %r12416;
	mov.u32 	%r12430, %r12416;
	mov.u32 	%r12431, %r12416;
	mov.u32 	%r12432, %r12416;
	mov.u32 	%r12433, %r12416;
	mov.u32 	%r12434, %r12416;
	mov.u32 	%r12435, %r12416;
	mov.u32 	%r12436, %r12416;
	mov.u32 	%r12437, %r12416;
	mov.u32 	%r12438, %r12416;
	mov.u32 	%r12439, %r12416;
	mov.u32 	%r12440, %r12416;
	mov.u32 	%r12441, %r12416;
	mov.u32 	%r12442, %r12416;
	mov.u32 	%r12443, %r12416;
	mov.u32 	%r12444, %r12416;
	mov.u32 	%r12445, %r12416;
	mov.u32 	%r12446, %r12416;
	mov.u32 	%r12447, %r12416;
	@%p234 bra 	BB3_387;
	bra.uni 	BB3_431;

BB3_387:
	mov.u32 	%r12414, 0;
	// inline asm
	prmt.b32 %r12428, %r12414, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r7028, %r7029}, [%rd39+4];
	// inline asm
	prmt.b32 %r12429, %r7029, %r7028, %r95;
	// inline asm
	ld.local.u32 	%r6891, [%rd39+4];
	ld.local.u32 	%r6892, [%rd39];
	// inline asm
	prmt.b32 %r12430, %r6891, %r6892, %r95;
	// inline asm
	ld.local.u32 	%r6895, [%rd39];
	ld.local.u32 	%r6896, [%rd8];
	// inline asm
	prmt.b32 %r12431, %r6895, %r6896, %r95;
	// inline asm
	ld.local.u32 	%r6899, [%rd8];
	ld.local.u32 	%r6900, [%rd38+8];
	// inline asm
	prmt.b32 %r12424, %r6899, %r6900, %r95;
	// inline asm
	ld.local.v2.u32 	{%r7030, %r7031}, [%rd38+4];
	// inline asm
	prmt.b32 %r12425, %r7031, %r7030, %r95;
	// inline asm
	ld.local.u32 	%r6907, [%rd38+4];
	ld.local.u32 	%r6908, [%rd38];
	// inline asm
	prmt.b32 %r12426, %r6907, %r6908, %r95;
	// inline asm
	ld.local.u32 	%r6911, [%rd38];
	ld.local.u32 	%r6912, [%rd7];
	// inline asm
	prmt.b32 %r12427, %r6911, %r6912, %r95;
	// inline asm
	ld.local.u32 	%r6915, [%rd7];
	ld.local.u32 	%r6916, [%rd37+8];
	// inline asm
	prmt.b32 %r12420, %r6915, %r6916, %r95;
	// inline asm
	ld.local.v2.u32 	{%r7032, %r7033}, [%rd37+4];
	// inline asm
	prmt.b32 %r12421, %r7033, %r7032, %r95;
	// inline asm
	ld.local.u32 	%r6923, [%rd37+4];
	ld.local.u32 	%r6924, [%rd37];
	// inline asm
	prmt.b32 %r12422, %r6923, %r6924, %r95;
	// inline asm
	ld.local.u32 	%r6927, [%rd37];
	ld.local.u32 	%r6928, [%rd6];
	// inline asm
	prmt.b32 %r12423, %r6927, %r6928, %r95;
	// inline asm
	ld.local.u32 	%r6931, [%rd6];
	ld.local.u32 	%r6932, [%rd36+8];
	// inline asm
	prmt.b32 %r12416, %r6931, %r6932, %r95;
	// inline asm
	ld.local.v2.u32 	{%r7034, %r7035}, [%rd36+4];
	// inline asm
	prmt.b32 %r12417, %r7035, %r7034, %r95;
	// inline asm
	ld.local.u32 	%r6939, [%rd36+4];
	ld.local.u32 	%r6940, [%rd36];
	// inline asm
	prmt.b32 %r12418, %r6939, %r6940, %r95;
	// inline asm
	ld.local.u32 	%r6943, [%rd36];
	ld.local.u32 	%r6944, [%rd5];
	// inline asm
	prmt.b32 %r12419, %r6943, %r6944, %r95;
	// inline asm
	ld.local.u32 	%r6947, [%rd5];
	ld.local.u32 	%r6948, [%rd35+8];
	// inline asm
	prmt.b32 %r12447, %r6947, %r6948, %r95;
	// inline asm
	ld.local.v2.u32 	{%r7036, %r7037}, [%rd35+4];
	// inline asm
	prmt.b32 %r12446, %r7037, %r7036, %r95;
	// inline asm
	ld.local.u32 	%r6955, [%rd35+4];
	ld.local.u32 	%r6956, [%rd35];
	// inline asm
	prmt.b32 %r12445, %r6955, %r6956, %r95;
	// inline asm
	ld.local.u32 	%r6959, [%rd35];
	ld.local.u32 	%r6960, [%rd4];
	// inline asm
	prmt.b32 %r12444, %r6959, %r6960, %r95;
	// inline asm
	ld.local.u32 	%r6963, [%rd4];
	ld.local.u32 	%r6964, [%rd34+8];
	// inline asm
	prmt.b32 %r6962, %r6963, %r6964, %r95;
	// inline asm
	st.local.u32 	[%rd39+8], %r6962;
	ld.local.v2.u32 	{%r7038, %r7039}, [%rd34+4];
	// inline asm
	prmt.b32 %r6966, %r7039, %r7038, %r95;
	// inline asm
	st.local.u32 	[%rd39+4], %r6966;
	ld.local.u32 	%r6971, [%rd34+4];
	ld.local.u32 	%r6972, [%rd34];
	// inline asm
	prmt.b32 %r6970, %r6971, %r6972, %r95;
	// inline asm
	st.local.u32 	[%rd39], %r6970;
	ld.local.u32 	%r6975, [%rd34];
	ld.local.u32 	%r6976, [%rd3];
	// inline asm
	prmt.b32 %r6974, %r6975, %r6976, %r95;
	// inline asm
	st.local.u32 	[%rd8], %r6974;
	ld.local.u32 	%r6979, [%rd3];
	ld.local.u32 	%r6980, [%rd33+8];
	// inline asm
	prmt.b32 %r6978, %r6979, %r6980, %r95;
	// inline asm
	st.local.u32 	[%rd38+8], %r6978;
	ld.local.v2.u32 	{%r7040, %r7041}, [%rd33+4];
	// inline asm
	prmt.b32 %r6982, %r7041, %r7040, %r95;
	// inline asm
	st.local.u32 	[%rd38+4], %r6982;
	ld.local.u32 	%r6987, [%rd33+4];
	ld.local.u32 	%r6988, [%rd33];
	// inline asm
	prmt.b32 %r6986, %r6987, %r6988, %r95;
	// inline asm
	st.local.u32 	[%rd38], %r6986;
	ld.local.u32 	%r6991, [%rd33];
	ld.local.u32 	%r6992, [%rd2];
	// inline asm
	prmt.b32 %r6990, %r6991, %r6992, %r95;
	// inline asm
	st.local.u32 	[%rd7], %r6990;
	ld.local.u32 	%r6995, [%rd2];
	ld.local.u32 	%r6996, [%rd32+8];
	// inline asm
	prmt.b32 %r6994, %r6995, %r6996, %r95;
	// inline asm
	st.local.u32 	[%rd37+8], %r6994;
	ld.local.v2.u32 	{%r7042, %r7043}, [%rd32+4];
	// inline asm
	prmt.b32 %r6998, %r7043, %r7042, %r95;
	// inline asm
	st.local.u32 	[%rd37+4], %r6998;
	ld.local.u32 	%r7003, [%rd32+4];
	ld.local.u32 	%r7004, [%rd32];
	// inline asm
	prmt.b32 %r7002, %r7003, %r7004, %r95;
	// inline asm
	st.local.u32 	[%rd37], %r7002;
	ld.local.u32 	%r7007, [%rd32];
	ld.local.u32 	%r7008, [%rd1];
	// inline asm
	prmt.b32 %r7006, %r7007, %r7008, %r95;
	// inline asm
	st.local.u32 	[%rd6], %r7006;
	ld.local.u32 	%r7011, [%rd1];
	// inline asm
	prmt.b32 %r7010, %r7011, %r12414, %r95;
	// inline asm
	st.local.v2.u32 	[%rd36+4], {%r12414, %r7010};
	st.local.u32 	[%rd36], %r12414;
	st.local.u32 	[%rd5], %r12414;
	st.local.v2.u32 	[%rd35+4], {%r12414, %r12414};
	st.local.u32 	[%rd35], %r12414;
	st.local.u32 	[%rd4], %r12414;
	st.local.v2.u32 	[%rd34+4], {%r12414, %r12414};
	st.local.u32 	[%rd34], %r12414;
	st.local.u32 	[%rd3], %r12414;
	st.local.v2.u32 	[%rd33+4], {%r12414, %r12414};
	st.local.u32 	[%rd33], %r12414;
	st.local.u32 	[%rd2], %r12414;
	st.local.v2.u32 	[%rd32+4], {%r12414, %r12414};
	st.local.u32 	[%rd32], %r12414;
	st.local.u32 	[%rd1], %r12414;
	mov.u32 	%r12415, %r12414;
	bra.uni 	BB3_424;

BB3_370:
	setp.eq.s32	%p246, %r5009, 11;
	mov.u32 	%r12417, %r12416;
	mov.u32 	%r12418, %r12416;
	mov.u32 	%r12419, %r12416;
	mov.u32 	%r12420, %r12416;
	mov.u32 	%r12421, %r12416;
	mov.u32 	%r12422, %r12416;
	mov.u32 	%r12423, %r12416;
	mov.u32 	%r12424, %r12416;
	mov.u32 	%r12425, %r12416;
	mov.u32 	%r12426, %r12416;
	mov.u32 	%r12427, %r12416;
	mov.u32 	%r12428, %r12416;
	mov.u32 	%r12429, %r12416;
	mov.u32 	%r12430, %r12416;
	mov.u32 	%r12431, %r12416;
	mov.u32 	%r12432, %r12416;
	mov.u32 	%r12433, %r12416;
	mov.u32 	%r12434, %r12416;
	mov.u32 	%r12435, %r12416;
	mov.u32 	%r12436, %r12416;
	mov.u32 	%r12437, %r12416;
	mov.u32 	%r12438, %r12416;
	mov.u32 	%r12439, %r12416;
	mov.u32 	%r12440, %r12416;
	mov.u32 	%r12441, %r12416;
	mov.u32 	%r12442, %r12416;
	mov.u32 	%r12443, %r12416;
	mov.u32 	%r12444, %r12416;
	mov.u32 	%r12445, %r12416;
	mov.u32 	%r12446, %r12416;
	mov.u32 	%r12447, %r12416;
	@%p246 bra 	BB3_371;
	bra.uni 	BB3_431;

BB3_371:
	mov.u32 	%r12414, 0;
	// inline asm
	prmt.b32 %r12420, %r12414, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r8360, %r8361}, [%rd39+4];
	// inline asm
	prmt.b32 %r12421, %r8361, %r8360, %r95;
	// inline asm
	ld.local.u32 	%r8215, [%rd39+4];
	ld.local.u32 	%r8216, [%rd39];
	// inline asm
	prmt.b32 %r12422, %r8215, %r8216, %r95;
	// inline asm
	ld.local.u32 	%r8219, [%rd39];
	ld.local.u32 	%r8220, [%rd8];
	// inline asm
	prmt.b32 %r12423, %r8219, %r8220, %r95;
	// inline asm
	ld.local.u32 	%r8223, [%rd8];
	ld.local.u32 	%r8224, [%rd38+8];
	// inline asm
	prmt.b32 %r12416, %r8223, %r8224, %r95;
	// inline asm
	ld.local.v2.u32 	{%r8362, %r8363}, [%rd38+4];
	// inline asm
	prmt.b32 %r12417, %r8363, %r8362, %r95;
	// inline asm
	ld.local.u32 	%r8231, [%rd38+4];
	ld.local.u32 	%r8232, [%rd38];
	// inline asm
	prmt.b32 %r12418, %r8231, %r8232, %r95;
	// inline asm
	ld.local.u32 	%r8235, [%rd38];
	ld.local.u32 	%r8236, [%rd7];
	// inline asm
	prmt.b32 %r12419, %r8235, %r8236, %r95;
	// inline asm
	ld.local.u32 	%r8239, [%rd7];
	ld.local.u32 	%r8240, [%rd37+8];
	// inline asm
	prmt.b32 %r12447, %r8239, %r8240, %r95;
	// inline asm
	ld.local.v2.u32 	{%r8364, %r8365}, [%rd37+4];
	// inline asm
	prmt.b32 %r12446, %r8365, %r8364, %r95;
	// inline asm
	ld.local.u32 	%r8247, [%rd37+4];
	ld.local.u32 	%r8248, [%rd37];
	// inline asm
	prmt.b32 %r12445, %r8247, %r8248, %r95;
	// inline asm
	ld.local.u32 	%r8251, [%rd37];
	ld.local.u32 	%r8252, [%rd6];
	// inline asm
	prmt.b32 %r12444, %r8251, %r8252, %r95;
	// inline asm
	ld.local.u32 	%r8255, [%rd6];
	ld.local.u32 	%r8256, [%rd36+8];
	// inline asm
	prmt.b32 %r8254, %r8255, %r8256, %r95;
	// inline asm
	st.local.u32 	[%rd39+8], %r8254;
	ld.local.v2.u32 	{%r8366, %r8367}, [%rd36+4];
	// inline asm
	prmt.b32 %r8258, %r8367, %r8366, %r95;
	// inline asm
	st.local.u32 	[%rd39+4], %r8258;
	ld.local.u32 	%r8263, [%rd36+4];
	ld.local.u32 	%r8264, [%rd36];
	// inline asm
	prmt.b32 %r8262, %r8263, %r8264, %r95;
	// inline asm
	st.local.u32 	[%rd39], %r8262;
	ld.local.u32 	%r8267, [%rd36];
	ld.local.u32 	%r8268, [%rd5];
	// inline asm
	prmt.b32 %r8266, %r8267, %r8268, %r95;
	// inline asm
	st.local.u32 	[%rd8], %r8266;
	ld.local.u32 	%r8271, [%rd5];
	ld.local.u32 	%r8272, [%rd35+8];
	// inline asm
	prmt.b32 %r8270, %r8271, %r8272, %r95;
	// inline asm
	st.local.u32 	[%rd38+8], %r8270;
	ld.local.v2.u32 	{%r8368, %r8369}, [%rd35+4];
	// inline asm
	prmt.b32 %r8274, %r8369, %r8368, %r95;
	// inline asm
	st.local.u32 	[%rd38+4], %r8274;
	ld.local.u32 	%r8279, [%rd35+4];
	ld.local.u32 	%r8280, [%rd35];
	// inline asm
	prmt.b32 %r8278, %r8279, %r8280, %r95;
	// inline asm
	st.local.u32 	[%rd38], %r8278;
	ld.local.u32 	%r8283, [%rd35];
	ld.local.u32 	%r8284, [%rd4];
	// inline asm
	prmt.b32 %r8282, %r8283, %r8284, %r95;
	// inline asm
	st.local.u32 	[%rd7], %r8282;
	ld.local.u32 	%r8287, [%rd4];
	ld.local.u32 	%r8288, [%rd34+8];
	// inline asm
	prmt.b32 %r8286, %r8287, %r8288, %r95;
	// inline asm
	st.local.u32 	[%rd37+8], %r8286;
	ld.local.v2.u32 	{%r8370, %r8371}, [%rd34+4];
	// inline asm
	prmt.b32 %r8290, %r8371, %r8370, %r95;
	// inline asm
	st.local.u32 	[%rd37+4], %r8290;
	ld.local.u32 	%r8295, [%rd34+4];
	ld.local.u32 	%r8296, [%rd34];
	// inline asm
	prmt.b32 %r8294, %r8295, %r8296, %r95;
	// inline asm
	st.local.u32 	[%rd37], %r8294;
	ld.local.u32 	%r8299, [%rd34];
	ld.local.u32 	%r8300, [%rd3];
	// inline asm
	prmt.b32 %r8298, %r8299, %r8300, %r95;
	// inline asm
	st.local.u32 	[%rd6], %r8298;
	ld.local.u32 	%r8303, [%rd3];
	ld.local.u32 	%r8304, [%rd33+8];
	// inline asm
	prmt.b32 %r8302, %r8303, %r8304, %r95;
	// inline asm
	st.local.u32 	[%rd36+8], %r8302;
	ld.local.v2.u32 	{%r8372, %r8373}, [%rd33+4];
	// inline asm
	prmt.b32 %r8306, %r8373, %r8372, %r95;
	// inline asm
	st.local.u32 	[%rd36+4], %r8306;
	ld.local.u32 	%r8311, [%rd33+4];
	ld.local.u32 	%r8312, [%rd33];
	// inline asm
	prmt.b32 %r8310, %r8311, %r8312, %r95;
	// inline asm
	st.local.u32 	[%rd36], %r8310;
	ld.local.u32 	%r8315, [%rd33];
	ld.local.u32 	%r8316, [%rd2];
	// inline asm
	prmt.b32 %r8314, %r8315, %r8316, %r95;
	// inline asm
	st.local.u32 	[%rd5], %r8314;
	ld.local.u32 	%r8319, [%rd2];
	ld.local.u32 	%r8320, [%rd32+8];
	// inline asm
	prmt.b32 %r8318, %r8319, %r8320, %r95;
	// inline asm
	st.local.u32 	[%rd35+8], %r8318;
	ld.local.v2.u32 	{%r8374, %r8375}, [%rd32+4];
	// inline asm
	prmt.b32 %r8322, %r8375, %r8374, %r95;
	// inline asm
	st.local.u32 	[%rd35+4], %r8322;
	ld.local.u32 	%r8327, [%rd32+4];
	ld.local.u32 	%r8328, [%rd32];
	// inline asm
	prmt.b32 %r8326, %r8327, %r8328, %r95;
	// inline asm
	st.local.u32 	[%rd35], %r8326;
	ld.local.u32 	%r8331, [%rd32];
	ld.local.u32 	%r8332, [%rd1];
	// inline asm
	prmt.b32 %r8330, %r8331, %r8332, %r95;
	// inline asm
	st.local.u32 	[%rd4], %r8330;
	ld.local.u32 	%r8335, [%rd1];
	// inline asm
	prmt.b32 %r8334, %r8335, %r12414, %r95;
	// inline asm
	st.local.v2.u32 	[%rd34+4], {%r12414, %r8334};
	st.local.u32 	[%rd34], %r12414;
	st.local.u32 	[%rd3], %r12414;
	st.local.v2.u32 	[%rd33+4], {%r12414, %r12414};
	st.local.u32 	[%rd33], %r12414;
	st.local.u32 	[%rd2], %r12414;
	st.local.v2.u32 	[%rd32+4], {%r12414, %r12414};
	st.local.u32 	[%rd32], %r12414;
	st.local.u32 	[%rd1], %r12414;
	mov.u32 	%r12415, %r12414;
	bra.uni 	BB3_422;

BB3_401:
	setp.eq.s32	%p223, %r5009, 27;
	mov.u32 	%r12417, %r12416;
	mov.u32 	%r12418, %r12416;
	mov.u32 	%r12419, %r12416;
	mov.u32 	%r12420, %r12416;
	mov.u32 	%r12421, %r12416;
	mov.u32 	%r12422, %r12416;
	mov.u32 	%r12423, %r12416;
	mov.u32 	%r12424, %r12416;
	mov.u32 	%r12425, %r12416;
	mov.u32 	%r12426, %r12416;
	mov.u32 	%r12427, %r12416;
	mov.u32 	%r12428, %r12416;
	mov.u32 	%r12429, %r12416;
	mov.u32 	%r12430, %r12416;
	mov.u32 	%r12431, %r12416;
	mov.u32 	%r12432, %r12416;
	mov.u32 	%r12433, %r12416;
	mov.u32 	%r12434, %r12416;
	mov.u32 	%r12435, %r12416;
	mov.u32 	%r12436, %r12416;
	mov.u32 	%r12437, %r12416;
	mov.u32 	%r12438, %r12416;
	mov.u32 	%r12439, %r12416;
	mov.u32 	%r12440, %r12416;
	mov.u32 	%r12441, %r12416;
	mov.u32 	%r12442, %r12416;
	mov.u32 	%r12443, %r12416;
	mov.u32 	%r12444, %r12416;
	mov.u32 	%r12445, %r12416;
	mov.u32 	%r12446, %r12416;
	mov.u32 	%r12447, %r12416;
	@%p223 bra 	BB3_402;
	bra.uni 	BB3_431;

BB3_402:
	mov.u32 	%r12414, 0;
	// inline asm
	prmt.b32 %r12436, %r12414, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5760, %r5761}, [%rd39+4];
	// inline asm
	prmt.b32 %r12437, %r5761, %r5760, %r95;
	// inline asm
	ld.local.u32 	%r5631, [%rd39+4];
	ld.local.u32 	%r5632, [%rd39];
	// inline asm
	prmt.b32 %r12438, %r5631, %r5632, %r95;
	// inline asm
	ld.local.u32 	%r5635, [%rd39];
	ld.local.u32 	%r5636, [%rd8];
	// inline asm
	prmt.b32 %r12439, %r5635, %r5636, %r95;
	// inline asm
	ld.local.u32 	%r5639, [%rd8];
	ld.local.u32 	%r5640, [%rd38+8];
	// inline asm
	prmt.b32 %r12432, %r5639, %r5640, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5762, %r5763}, [%rd38+4];
	// inline asm
	prmt.b32 %r12433, %r5763, %r5762, %r95;
	// inline asm
	ld.local.u32 	%r5647, [%rd38+4];
	ld.local.u32 	%r5648, [%rd38];
	// inline asm
	prmt.b32 %r12434, %r5647, %r5648, %r95;
	// inline asm
	ld.local.u32 	%r5651, [%rd38];
	ld.local.u32 	%r5652, [%rd7];
	// inline asm
	prmt.b32 %r12435, %r5651, %r5652, %r95;
	// inline asm
	ld.local.u32 	%r5655, [%rd7];
	ld.local.u32 	%r5656, [%rd37+8];
	// inline asm
	prmt.b32 %r12428, %r5655, %r5656, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5764, %r5765}, [%rd37+4];
	// inline asm
	prmt.b32 %r12429, %r5765, %r5764, %r95;
	// inline asm
	ld.local.u32 	%r5663, [%rd37+4];
	ld.local.u32 	%r5664, [%rd37];
	// inline asm
	prmt.b32 %r12430, %r5663, %r5664, %r95;
	// inline asm
	ld.local.u32 	%r5667, [%rd37];
	ld.local.u32 	%r5668, [%rd6];
	// inline asm
	prmt.b32 %r12431, %r5667, %r5668, %r95;
	// inline asm
	ld.local.u32 	%r5671, [%rd6];
	ld.local.u32 	%r5672, [%rd36+8];
	// inline asm
	prmt.b32 %r12424, %r5671, %r5672, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5766, %r5767}, [%rd36+4];
	// inline asm
	prmt.b32 %r12425, %r5767, %r5766, %r95;
	// inline asm
	ld.local.u32 	%r5679, [%rd36+4];
	ld.local.u32 	%r5680, [%rd36];
	// inline asm
	prmt.b32 %r12426, %r5679, %r5680, %r95;
	// inline asm
	ld.local.u32 	%r5683, [%rd36];
	ld.local.u32 	%r5684, [%rd5];
	// inline asm
	prmt.b32 %r12427, %r5683, %r5684, %r95;
	// inline asm
	ld.local.u32 	%r5687, [%rd5];
	ld.local.u32 	%r5688, [%rd35+8];
	// inline asm
	prmt.b32 %r12420, %r5687, %r5688, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5768, %r5769}, [%rd35+4];
	// inline asm
	prmt.b32 %r12421, %r5769, %r5768, %r95;
	// inline asm
	ld.local.u32 	%r5695, [%rd35+4];
	ld.local.u32 	%r5696, [%rd35];
	// inline asm
	prmt.b32 %r12422, %r5695, %r5696, %r95;
	// inline asm
	ld.local.u32 	%r5699, [%rd35];
	ld.local.u32 	%r5700, [%rd4];
	// inline asm
	prmt.b32 %r12423, %r5699, %r5700, %r95;
	// inline asm
	ld.local.u32 	%r5703, [%rd4];
	ld.local.u32 	%r5704, [%rd34+8];
	// inline asm
	prmt.b32 %r12416, %r5703, %r5704, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5770, %r5771}, [%rd34+4];
	// inline asm
	prmt.b32 %r12417, %r5771, %r5770, %r95;
	// inline asm
	ld.local.u32 	%r5711, [%rd34+4];
	ld.local.u32 	%r5712, [%rd34];
	// inline asm
	prmt.b32 %r12418, %r5711, %r5712, %r95;
	// inline asm
	ld.local.u32 	%r5715, [%rd34];
	ld.local.u32 	%r5716, [%rd3];
	// inline asm
	prmt.b32 %r12419, %r5715, %r5716, %r95;
	// inline asm
	ld.local.u32 	%r5719, [%rd3];
	ld.local.u32 	%r5720, [%rd33+8];
	// inline asm
	prmt.b32 %r12447, %r5719, %r5720, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5772, %r5773}, [%rd33+4];
	// inline asm
	prmt.b32 %r12446, %r5773, %r5772, %r95;
	// inline asm
	ld.local.u32 	%r5727, [%rd33+4];
	ld.local.u32 	%r5728, [%rd33];
	// inline asm
	prmt.b32 %r12445, %r5727, %r5728, %r95;
	// inline asm
	ld.local.u32 	%r5731, [%rd33];
	ld.local.u32 	%r5732, [%rd2];
	// inline asm
	prmt.b32 %r12444, %r5731, %r5732, %r95;
	// inline asm
	ld.local.u32 	%r5735, [%rd2];
	ld.local.u32 	%r5736, [%rd32+8];
	// inline asm
	prmt.b32 %r5734, %r5735, %r5736, %r95;
	// inline asm
	st.local.u32 	[%rd39+8], %r5734;
	ld.local.v2.u32 	{%r5774, %r5775}, [%rd32+4];
	// inline asm
	prmt.b32 %r5738, %r5775, %r5774, %r95;
	// inline asm
	st.local.u32 	[%rd39+4], %r5738;
	ld.local.u32 	%r5743, [%rd32+4];
	ld.local.u32 	%r5744, [%rd32];
	// inline asm
	prmt.b32 %r5742, %r5743, %r5744, %r95;
	// inline asm
	st.local.u32 	[%rd39], %r5742;
	ld.local.u32 	%r5747, [%rd32];
	ld.local.u32 	%r5748, [%rd1];
	// inline asm
	prmt.b32 %r5746, %r5747, %r5748, %r95;
	// inline asm
	st.local.u32 	[%rd8], %r5746;
	ld.local.u32 	%r5751, [%rd1];
	// inline asm
	prmt.b32 %r5750, %r5751, %r12414, %r95;
	// inline asm
	st.local.v2.u32 	[%rd38+4], {%r12414, %r5750};
	st.local.u32 	[%rd38], %r12414;
	st.local.u32 	[%rd7], %r12414;
	st.local.v2.u32 	[%rd37+4], {%r12414, %r12414};
	st.local.u32 	[%rd37], %r12414;
	st.local.u32 	[%rd6], %r12414;
	st.local.v2.u32 	[%rd36+4], {%r12414, %r12414};
	st.local.u32 	[%rd36], %r12414;
	st.local.u32 	[%rd5], %r12414;
	st.local.v2.u32 	[%rd35+4], {%r12414, %r12414};
	st.local.u32 	[%rd35], %r12414;
	st.local.u32 	[%rd4], %r12414;
	st.local.v2.u32 	[%rd34+4], {%r12414, %r12414};
	st.local.u32 	[%rd34], %r12414;
	st.local.u32 	[%rd3], %r12414;
	st.local.v2.u32 	[%rd33+4], {%r12414, %r12414};
	st.local.u32 	[%rd33], %r12414;
	st.local.u32 	[%rd2], %r12414;
	st.local.v2.u32 	[%rd32+4], {%r12414, %r12414};
	st.local.u32 	[%rd32], %r12414;
	st.local.u32 	[%rd1], %r12414;
	mov.u32 	%r12415, %r12414;
	bra.uni 	BB3_426;

BB3_361:
	setp.eq.s32	%p252, %r5009, 7;
	mov.u32 	%r12417, %r12416;
	mov.u32 	%r12418, %r12416;
	mov.u32 	%r12419, %r12416;
	mov.u32 	%r12420, %r12416;
	mov.u32 	%r12421, %r12416;
	mov.u32 	%r12422, %r12416;
	mov.u32 	%r12423, %r12416;
	mov.u32 	%r12424, %r12416;
	mov.u32 	%r12425, %r12416;
	mov.u32 	%r12426, %r12416;
	mov.u32 	%r12427, %r12416;
	mov.u32 	%r12428, %r12416;
	mov.u32 	%r12429, %r12416;
	mov.u32 	%r12430, %r12416;
	mov.u32 	%r12431, %r12416;
	mov.u32 	%r12432, %r12416;
	mov.u32 	%r12433, %r12416;
	mov.u32 	%r12434, %r12416;
	mov.u32 	%r12435, %r12416;
	mov.u32 	%r12436, %r12416;
	mov.u32 	%r12437, %r12416;
	mov.u32 	%r12438, %r12416;
	mov.u32 	%r12439, %r12416;
	mov.u32 	%r12440, %r12416;
	mov.u32 	%r12441, %r12416;
	mov.u32 	%r12442, %r12416;
	mov.u32 	%r12443, %r12416;
	mov.u32 	%r12444, %r12416;
	mov.u32 	%r12445, %r12416;
	mov.u32 	%r12446, %r12416;
	mov.u32 	%r12447, %r12416;
	@%p252 bra 	BB3_362;
	bra.uni 	BB3_431;

BB3_362:
	mov.u32 	%r12414, 0;
	// inline asm
	prmt.b32 %r12416, %r12414, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r9050, %r9051}, [%rd39+4];
	// inline asm
	prmt.b32 %r12417, %r9051, %r9050, %r95;
	// inline asm
	ld.local.u32 	%r8901, [%rd39+4];
	ld.local.u32 	%r8902, [%rd39];
	// inline asm
	prmt.b32 %r12418, %r8901, %r8902, %r95;
	// inline asm
	ld.local.u32 	%r8905, [%rd39];
	ld.local.u32 	%r8906, [%rd8];
	// inline asm
	prmt.b32 %r12419, %r8905, %r8906, %r95;
	// inline asm
	ld.local.u32 	%r8909, [%rd8];
	ld.local.u32 	%r8910, [%rd38+8];
	// inline asm
	prmt.b32 %r12447, %r8909, %r8910, %r95;
	// inline asm
	ld.local.v2.u32 	{%r9052, %r9053}, [%rd38+4];
	// inline asm
	prmt.b32 %r12446, %r9053, %r9052, %r95;
	// inline asm
	ld.local.u32 	%r8917, [%rd38+4];
	ld.local.u32 	%r8918, [%rd38];
	// inline asm
	prmt.b32 %r12445, %r8917, %r8918, %r95;
	// inline asm
	ld.local.u32 	%r8921, [%rd38];
	ld.local.u32 	%r8922, [%rd7];
	// inline asm
	prmt.b32 %r12444, %r8921, %r8922, %r95;
	// inline asm
	ld.local.u32 	%r8925, [%rd7];
	ld.local.u32 	%r8926, [%rd37+8];
	// inline asm
	prmt.b32 %r8924, %r8925, %r8926, %r95;
	// inline asm
	st.local.u32 	[%rd39+8], %r8924;
	ld.local.v2.u32 	{%r9054, %r9055}, [%rd37+4];
	// inline asm
	prmt.b32 %r8928, %r9055, %r9054, %r95;
	// inline asm
	st.local.u32 	[%rd39+4], %r8928;
	ld.local.u32 	%r8933, [%rd37+4];
	ld.local.u32 	%r8934, [%rd37];
	// inline asm
	prmt.b32 %r8932, %r8933, %r8934, %r95;
	// inline asm
	st.local.u32 	[%rd39], %r8932;
	ld.local.u32 	%r8937, [%rd37];
	ld.local.u32 	%r8938, [%rd6];
	// inline asm
	prmt.b32 %r8936, %r8937, %r8938, %r95;
	// inline asm
	st.local.u32 	[%rd8], %r8936;
	ld.local.u32 	%r8941, [%rd6];
	ld.local.u32 	%r8942, [%rd36+8];
	// inline asm
	prmt.b32 %r8940, %r8941, %r8942, %r95;
	// inline asm
	st.local.u32 	[%rd38+8], %r8940;
	ld.local.v2.u32 	{%r9056, %r9057}, [%rd36+4];
	// inline asm
	prmt.b32 %r8944, %r9057, %r9056, %r95;
	// inline asm
	st.local.u32 	[%rd38+4], %r8944;
	ld.local.u32 	%r8949, [%rd36+4];
	ld.local.u32 	%r8950, [%rd36];
	// inline asm
	prmt.b32 %r8948, %r8949, %r8950, %r95;
	// inline asm
	st.local.u32 	[%rd38], %r8948;
	ld.local.u32 	%r8953, [%rd36];
	ld.local.u32 	%r8954, [%rd5];
	// inline asm
	prmt.b32 %r8952, %r8953, %r8954, %r95;
	// inline asm
	st.local.u32 	[%rd7], %r8952;
	ld.local.u32 	%r8957, [%rd5];
	ld.local.u32 	%r8958, [%rd35+8];
	// inline asm
	prmt.b32 %r8956, %r8957, %r8958, %r95;
	// inline asm
	st.local.u32 	[%rd37+8], %r8956;
	ld.local.v2.u32 	{%r9058, %r9059}, [%rd35+4];
	// inline asm
	prmt.b32 %r8960, %r9059, %r9058, %r95;
	// inline asm
	st.local.u32 	[%rd37+4], %r8960;
	ld.local.u32 	%r8965, [%rd35+4];
	ld.local.u32 	%r8966, [%rd35];
	// inline asm
	prmt.b32 %r8964, %r8965, %r8966, %r95;
	// inline asm
	st.local.u32 	[%rd37], %r8964;
	ld.local.u32 	%r8969, [%rd35];
	ld.local.u32 	%r8970, [%rd4];
	// inline asm
	prmt.b32 %r8968, %r8969, %r8970, %r95;
	// inline asm
	st.local.u32 	[%rd6], %r8968;
	ld.local.u32 	%r8973, [%rd4];
	ld.local.u32 	%r8974, [%rd34+8];
	// inline asm
	prmt.b32 %r8972, %r8973, %r8974, %r95;
	// inline asm
	st.local.u32 	[%rd36+8], %r8972;
	ld.local.v2.u32 	{%r9060, %r9061}, [%rd34+4];
	// inline asm
	prmt.b32 %r8976, %r9061, %r9060, %r95;
	// inline asm
	st.local.u32 	[%rd36+4], %r8976;
	ld.local.u32 	%r8981, [%rd34+4];
	ld.local.u32 	%r8982, [%rd34];
	// inline asm
	prmt.b32 %r8980, %r8981, %r8982, %r95;
	// inline asm
	st.local.u32 	[%rd36], %r8980;
	ld.local.u32 	%r8985, [%rd34];
	ld.local.u32 	%r8986, [%rd3];
	// inline asm
	prmt.b32 %r8984, %r8985, %r8986, %r95;
	// inline asm
	st.local.u32 	[%rd5], %r8984;
	ld.local.u32 	%r8989, [%rd3];
	ld.local.u32 	%r8990, [%rd33+8];
	// inline asm
	prmt.b32 %r8988, %r8989, %r8990, %r95;
	// inline asm
	st.local.u32 	[%rd35+8], %r8988;
	ld.local.v2.u32 	{%r9062, %r9063}, [%rd33+4];
	// inline asm
	prmt.b32 %r8992, %r9063, %r9062, %r95;
	// inline asm
	st.local.u32 	[%rd35+4], %r8992;
	ld.local.u32 	%r8997, [%rd33+4];
	ld.local.u32 	%r8998, [%rd33];
	// inline asm
	prmt.b32 %r8996, %r8997, %r8998, %r95;
	// inline asm
	st.local.u32 	[%rd35], %r8996;
	ld.local.u32 	%r9001, [%rd33];
	ld.local.u32 	%r9002, [%rd2];
	// inline asm
	prmt.b32 %r9000, %r9001, %r9002, %r95;
	// inline asm
	st.local.u32 	[%rd4], %r9000;
	ld.local.u32 	%r9005, [%rd2];
	ld.local.u32 	%r9006, [%rd32+8];
	// inline asm
	prmt.b32 %r9004, %r9005, %r9006, %r95;
	// inline asm
	st.local.u32 	[%rd34+8], %r9004;
	ld.local.v2.u32 	{%r9064, %r9065}, [%rd32+4];
	// inline asm
	prmt.b32 %r9008, %r9065, %r9064, %r95;
	// inline asm
	st.local.u32 	[%rd34+4], %r9008;
	ld.local.u32 	%r9013, [%rd32+4];
	ld.local.u32 	%r9014, [%rd32];
	// inline asm
	prmt.b32 %r9012, %r9013, %r9014, %r95;
	// inline asm
	st.local.u32 	[%rd34], %r9012;
	ld.local.u32 	%r9017, [%rd32];
	ld.local.u32 	%r9018, [%rd1];
	// inline asm
	prmt.b32 %r9016, %r9017, %r9018, %r95;
	// inline asm
	st.local.u32 	[%rd3], %r9016;
	ld.local.u32 	%r9021, [%rd1];
	// inline asm
	prmt.b32 %r9020, %r9021, %r12414, %r95;
	// inline asm
	st.local.v2.u32 	[%rd33+4], {%r12414, %r9020};
	st.local.u32 	[%rd33], %r12414;
	st.local.u32 	[%rd2], %r12414;
	st.local.v2.u32 	[%rd32+4], {%r12414, %r12414};
	st.local.u32 	[%rd32], %r12414;
	st.local.u32 	[%rd1], %r12414;
	mov.u32 	%r12415, %r12414;

BB3_363:
	mov.u32 	%r12420, %r12414;
	mov.u32 	%r12421, %r12414;
	mov.u32 	%r12422, %r12414;
	mov.u32 	%r12423, %r12414;

BB3_422:
	mov.u32 	%r12424, %r12414;
	mov.u32 	%r12425, %r12414;
	mov.u32 	%r12426, %r12414;
	mov.u32 	%r12427, %r12414;

BB3_423:
	mov.u32 	%r12428, %r12414;
	mov.u32 	%r12429, %r12414;
	mov.u32 	%r12430, %r12414;
	mov.u32 	%r12431, %r12414;

BB3_424:
	mov.u32 	%r12432, %r12414;
	mov.u32 	%r12433, %r12414;
	mov.u32 	%r12434, %r12414;
	mov.u32 	%r12435, %r12414;

BB3_425:
	mov.u32 	%r12436, %r12414;
	mov.u32 	%r12437, %r12414;
	mov.u32 	%r12438, %r12414;
	mov.u32 	%r12439, %r12414;

BB3_426:
	mov.u32 	%r12440, %r12414;
	mov.u32 	%r12441, %r12414;
	mov.u32 	%r12442, %r12414;
	mov.u32 	%r12443, %r12414;
	bra.uni 	BB3_431;

BB3_393:
	setp.eq.s32	%p229, %r5009, 23;
	mov.u32 	%r12417, %r12416;
	mov.u32 	%r12418, %r12416;
	mov.u32 	%r12419, %r12416;
	mov.u32 	%r12420, %r12416;
	mov.u32 	%r12421, %r12416;
	mov.u32 	%r12422, %r12416;
	mov.u32 	%r12423, %r12416;
	mov.u32 	%r12424, %r12416;
	mov.u32 	%r12425, %r12416;
	mov.u32 	%r12426, %r12416;
	mov.u32 	%r12427, %r12416;
	mov.u32 	%r12428, %r12416;
	mov.u32 	%r12429, %r12416;
	mov.u32 	%r12430, %r12416;
	mov.u32 	%r12431, %r12416;
	mov.u32 	%r12432, %r12416;
	mov.u32 	%r12433, %r12416;
	mov.u32 	%r12434, %r12416;
	mov.u32 	%r12435, %r12416;
	mov.u32 	%r12436, %r12416;
	mov.u32 	%r12437, %r12416;
	mov.u32 	%r12438, %r12416;
	mov.u32 	%r12439, %r12416;
	mov.u32 	%r12440, %r12416;
	mov.u32 	%r12441, %r12416;
	mov.u32 	%r12442, %r12416;
	mov.u32 	%r12443, %r12416;
	mov.u32 	%r12444, %r12416;
	mov.u32 	%r12445, %r12416;
	mov.u32 	%r12446, %r12416;
	mov.u32 	%r12447, %r12416;
	@%p229 bra 	BB3_394;
	bra.uni 	BB3_431;

BB3_394:
	mov.u32 	%r12414, 0;
	// inline asm
	prmt.b32 %r12432, %r12414, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6386, %r6387}, [%rd39+4];
	// inline asm
	prmt.b32 %r12433, %r6387, %r6386, %r95;
	// inline asm
	ld.local.u32 	%r6253, [%rd39+4];
	ld.local.u32 	%r6254, [%rd39];
	// inline asm
	prmt.b32 %r12434, %r6253, %r6254, %r95;
	// inline asm
	ld.local.u32 	%r6257, [%rd39];
	ld.local.u32 	%r6258, [%rd8];
	// inline asm
	prmt.b32 %r12435, %r6257, %r6258, %r95;
	// inline asm
	ld.local.u32 	%r6261, [%rd8];
	ld.local.u32 	%r6262, [%rd38+8];
	// inline asm
	prmt.b32 %r12428, %r6261, %r6262, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6388, %r6389}, [%rd38+4];
	// inline asm
	prmt.b32 %r12429, %r6389, %r6388, %r95;
	// inline asm
	ld.local.u32 	%r6269, [%rd38+4];
	ld.local.u32 	%r6270, [%rd38];
	// inline asm
	prmt.b32 %r12430, %r6269, %r6270, %r95;
	// inline asm
	ld.local.u32 	%r6273, [%rd38];
	ld.local.u32 	%r6274, [%rd7];
	// inline asm
	prmt.b32 %r12431, %r6273, %r6274, %r95;
	// inline asm
	ld.local.u32 	%r6277, [%rd7];
	ld.local.u32 	%r6278, [%rd37+8];
	// inline asm
	prmt.b32 %r12424, %r6277, %r6278, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6390, %r6391}, [%rd37+4];
	// inline asm
	prmt.b32 %r12425, %r6391, %r6390, %r95;
	// inline asm
	ld.local.u32 	%r6285, [%rd37+4];
	ld.local.u32 	%r6286, [%rd37];
	// inline asm
	prmt.b32 %r12426, %r6285, %r6286, %r95;
	// inline asm
	ld.local.u32 	%r6289, [%rd37];
	ld.local.u32 	%r6290, [%rd6];
	// inline asm
	prmt.b32 %r12427, %r6289, %r6290, %r95;
	// inline asm
	ld.local.u32 	%r6293, [%rd6];
	ld.local.u32 	%r6294, [%rd36+8];
	// inline asm
	prmt.b32 %r12420, %r6293, %r6294, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6392, %r6393}, [%rd36+4];
	// inline asm
	prmt.b32 %r12421, %r6393, %r6392, %r95;
	// inline asm
	ld.local.u32 	%r6301, [%rd36+4];
	ld.local.u32 	%r6302, [%rd36];
	// inline asm
	prmt.b32 %r12422, %r6301, %r6302, %r95;
	// inline asm
	ld.local.u32 	%r6305, [%rd36];
	ld.local.u32 	%r6306, [%rd5];
	// inline asm
	prmt.b32 %r12423, %r6305, %r6306, %r95;
	// inline asm
	ld.local.u32 	%r6309, [%rd5];
	ld.local.u32 	%r6310, [%rd35+8];
	// inline asm
	prmt.b32 %r12416, %r6309, %r6310, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6394, %r6395}, [%rd35+4];
	// inline asm
	prmt.b32 %r12417, %r6395, %r6394, %r95;
	// inline asm
	ld.local.u32 	%r6317, [%rd35+4];
	ld.local.u32 	%r6318, [%rd35];
	// inline asm
	prmt.b32 %r12418, %r6317, %r6318, %r95;
	// inline asm
	ld.local.u32 	%r6321, [%rd35];
	ld.local.u32 	%r6322, [%rd4];
	// inline asm
	prmt.b32 %r12419, %r6321, %r6322, %r95;
	// inline asm
	ld.local.u32 	%r6325, [%rd4];
	ld.local.u32 	%r6326, [%rd34+8];
	// inline asm
	prmt.b32 %r12447, %r6325, %r6326, %r95;
	// inline asm
	ld.local.v2.u32 	{%r6396, %r6397}, [%rd34+4];
	// inline asm
	prmt.b32 %r12446, %r6397, %r6396, %r95;
	// inline asm
	ld.local.u32 	%r6333, [%rd34+4];
	ld.local.u32 	%r6334, [%rd34];
	// inline asm
	prmt.b32 %r12445, %r6333, %r6334, %r95;
	// inline asm
	ld.local.u32 	%r6337, [%rd34];
	ld.local.u32 	%r6338, [%rd3];
	// inline asm
	prmt.b32 %r12444, %r6337, %r6338, %r95;
	// inline asm
	ld.local.u32 	%r6341, [%rd3];
	ld.local.u32 	%r6342, [%rd33+8];
	// inline asm
	prmt.b32 %r6340, %r6341, %r6342, %r95;
	// inline asm
	st.local.u32 	[%rd39+8], %r6340;
	ld.local.v2.u32 	{%r6398, %r6399}, [%rd33+4];
	// inline asm
	prmt.b32 %r6344, %r6399, %r6398, %r95;
	// inline asm
	st.local.u32 	[%rd39+4], %r6344;
	ld.local.u32 	%r6349, [%rd33+4];
	ld.local.u32 	%r6350, [%rd33];
	// inline asm
	prmt.b32 %r6348, %r6349, %r6350, %r95;
	// inline asm
	st.local.u32 	[%rd39], %r6348;
	ld.local.u32 	%r6353, [%rd33];
	ld.local.u32 	%r6354, [%rd2];
	// inline asm
	prmt.b32 %r6352, %r6353, %r6354, %r95;
	// inline asm
	st.local.u32 	[%rd8], %r6352;
	ld.local.u32 	%r6357, [%rd2];
	ld.local.u32 	%r6358, [%rd32+8];
	// inline asm
	prmt.b32 %r6356, %r6357, %r6358, %r95;
	// inline asm
	st.local.u32 	[%rd38+8], %r6356;
	ld.local.v2.u32 	{%r6400, %r6401}, [%rd32+4];
	// inline asm
	prmt.b32 %r6360, %r6401, %r6400, %r95;
	// inline asm
	st.local.u32 	[%rd38+4], %r6360;
	ld.local.u32 	%r6365, [%rd32+4];
	ld.local.u32 	%r6366, [%rd32];
	// inline asm
	prmt.b32 %r6364, %r6365, %r6366, %r95;
	// inline asm
	st.local.u32 	[%rd38], %r6364;
	ld.local.u32 	%r6369, [%rd32];
	ld.local.u32 	%r6370, [%rd1];
	// inline asm
	prmt.b32 %r6368, %r6369, %r6370, %r95;
	// inline asm
	st.local.u32 	[%rd7], %r6368;
	ld.local.u32 	%r6373, [%rd1];
	// inline asm
	prmt.b32 %r6372, %r6373, %r12414, %r95;
	// inline asm
	st.local.v2.u32 	[%rd37+4], {%r12414, %r6372};
	st.local.u32 	[%rd37], %r12414;
	st.local.u32 	[%rd6], %r12414;
	st.local.v2.u32 	[%rd36+4], {%r12414, %r12414};
	st.local.u32 	[%rd36], %r12414;
	st.local.u32 	[%rd5], %r12414;
	st.local.v2.u32 	[%rd35+4], {%r12414, %r12414};
	st.local.u32 	[%rd35], %r12414;
	st.local.u32 	[%rd4], %r12414;
	st.local.v2.u32 	[%rd34+4], {%r12414, %r12414};
	st.local.u32 	[%rd34], %r12414;
	st.local.u32 	[%rd3], %r12414;
	st.local.v2.u32 	[%rd33+4], {%r12414, %r12414};
	st.local.u32 	[%rd33], %r12414;
	st.local.u32 	[%rd2], %r12414;
	st.local.v2.u32 	[%rd32+4], {%r12414, %r12414};
	st.local.u32 	[%rd32], %r12414;
	st.local.u32 	[%rd1], %r12414;
	mov.u32 	%r12415, %r12414;
	bra.uni 	BB3_425;

BB3_377:
	setp.eq.s32	%p241, %r5009, 15;
	mov.u32 	%r12417, %r12416;
	mov.u32 	%r12418, %r12416;
	mov.u32 	%r12419, %r12416;
	mov.u32 	%r12420, %r12416;
	mov.u32 	%r12421, %r12416;
	mov.u32 	%r12422, %r12416;
	mov.u32 	%r12423, %r12416;
	mov.u32 	%r12424, %r12416;
	mov.u32 	%r12425, %r12416;
	mov.u32 	%r12426, %r12416;
	mov.u32 	%r12427, %r12416;
	mov.u32 	%r12428, %r12416;
	mov.u32 	%r12429, %r12416;
	mov.u32 	%r12430, %r12416;
	mov.u32 	%r12431, %r12416;
	mov.u32 	%r12432, %r12416;
	mov.u32 	%r12433, %r12416;
	mov.u32 	%r12434, %r12416;
	mov.u32 	%r12435, %r12416;
	mov.u32 	%r12436, %r12416;
	mov.u32 	%r12437, %r12416;
	mov.u32 	%r12438, %r12416;
	mov.u32 	%r12439, %r12416;
	mov.u32 	%r12440, %r12416;
	mov.u32 	%r12441, %r12416;
	mov.u32 	%r12442, %r12416;
	mov.u32 	%r12443, %r12416;
	mov.u32 	%r12444, %r12416;
	mov.u32 	%r12445, %r12416;
	mov.u32 	%r12446, %r12416;
	mov.u32 	%r12447, %r12416;
	@%p241 bra 	BB3_378;
	bra.uni 	BB3_431;

BB3_378:
	mov.u32 	%r12414, 0;
	// inline asm
	prmt.b32 %r12424, %r12414, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r7686, %r7687}, [%rd39+4];
	// inline asm
	prmt.b32 %r12425, %r7687, %r7686, %r95;
	// inline asm
	ld.local.u32 	%r7545, [%rd39+4];
	ld.local.u32 	%r7546, [%rd39];
	// inline asm
	prmt.b32 %r12426, %r7545, %r7546, %r95;
	// inline asm
	ld.local.u32 	%r7549, [%rd39];
	ld.local.u32 	%r7550, [%rd8];
	// inline asm
	prmt.b32 %r12427, %r7549, %r7550, %r95;
	// inline asm
	ld.local.u32 	%r7553, [%rd8];
	ld.local.u32 	%r7554, [%rd38+8];
	// inline asm
	prmt.b32 %r12420, %r7553, %r7554, %r95;
	// inline asm
	ld.local.v2.u32 	{%r7688, %r7689}, [%rd38+4];
	// inline asm
	prmt.b32 %r12421, %r7689, %r7688, %r95;
	// inline asm
	ld.local.u32 	%r7561, [%rd38+4];
	ld.local.u32 	%r7562, [%rd38];
	// inline asm
	prmt.b32 %r12422, %r7561, %r7562, %r95;
	// inline asm
	ld.local.u32 	%r7565, [%rd38];
	ld.local.u32 	%r7566, [%rd7];
	// inline asm
	prmt.b32 %r12423, %r7565, %r7566, %r95;
	// inline asm
	ld.local.u32 	%r7569, [%rd7];
	ld.local.u32 	%r7570, [%rd37+8];
	// inline asm
	prmt.b32 %r12416, %r7569, %r7570, %r95;
	// inline asm
	ld.local.v2.u32 	{%r7690, %r7691}, [%rd37+4];
	// inline asm
	prmt.b32 %r12417, %r7691, %r7690, %r95;
	// inline asm
	ld.local.u32 	%r7577, [%rd37+4];
	ld.local.u32 	%r7578, [%rd37];
	// inline asm
	prmt.b32 %r12418, %r7577, %r7578, %r95;
	// inline asm
	ld.local.u32 	%r7581, [%rd37];
	ld.local.u32 	%r7582, [%rd6];
	// inline asm
	prmt.b32 %r12419, %r7581, %r7582, %r95;
	// inline asm
	ld.local.u32 	%r7585, [%rd6];
	ld.local.u32 	%r7586, [%rd36+8];
	// inline asm
	prmt.b32 %r12447, %r7585, %r7586, %r95;
	// inline asm
	ld.local.v2.u32 	{%r7692, %r7693}, [%rd36+4];
	// inline asm
	prmt.b32 %r12446, %r7693, %r7692, %r95;
	// inline asm
	ld.local.u32 	%r7593, [%rd36+4];
	ld.local.u32 	%r7594, [%rd36];
	// inline asm
	prmt.b32 %r12445, %r7593, %r7594, %r95;
	// inline asm
	ld.local.u32 	%r7597, [%rd36];
	ld.local.u32 	%r7598, [%rd5];
	// inline asm
	prmt.b32 %r12444, %r7597, %r7598, %r95;
	// inline asm
	ld.local.u32 	%r7601, [%rd5];
	ld.local.u32 	%r7602, [%rd35+8];
	// inline asm
	prmt.b32 %r7600, %r7601, %r7602, %r95;
	// inline asm
	st.local.u32 	[%rd39+8], %r7600;
	ld.local.v2.u32 	{%r7694, %r7695}, [%rd35+4];
	// inline asm
	prmt.b32 %r7604, %r7695, %r7694, %r95;
	// inline asm
	st.local.u32 	[%rd39+4], %r7604;
	ld.local.u32 	%r7609, [%rd35+4];
	ld.local.u32 	%r7610, [%rd35];
	// inline asm
	prmt.b32 %r7608, %r7609, %r7610, %r95;
	// inline asm
	st.local.u32 	[%rd39], %r7608;
	ld.local.u32 	%r7613, [%rd35];
	ld.local.u32 	%r7614, [%rd4];
	// inline asm
	prmt.b32 %r7612, %r7613, %r7614, %r95;
	// inline asm
	st.local.u32 	[%rd8], %r7612;
	ld.local.u32 	%r7617, [%rd4];
	ld.local.u32 	%r7618, [%rd34+8];
	// inline asm
	prmt.b32 %r7616, %r7617, %r7618, %r95;
	// inline asm
	st.local.u32 	[%rd38+8], %r7616;
	ld.local.v2.u32 	{%r7696, %r7697}, [%rd34+4];
	// inline asm
	prmt.b32 %r7620, %r7697, %r7696, %r95;
	// inline asm
	st.local.u32 	[%rd38+4], %r7620;
	ld.local.u32 	%r7625, [%rd34+4];
	ld.local.u32 	%r7626, [%rd34];
	// inline asm
	prmt.b32 %r7624, %r7625, %r7626, %r95;
	// inline asm
	st.local.u32 	[%rd38], %r7624;
	ld.local.u32 	%r7629, [%rd34];
	ld.local.u32 	%r7630, [%rd3];
	// inline asm
	prmt.b32 %r7628, %r7629, %r7630, %r95;
	// inline asm
	st.local.u32 	[%rd7], %r7628;
	ld.local.u32 	%r7633, [%rd3];
	ld.local.u32 	%r7634, [%rd33+8];
	// inline asm
	prmt.b32 %r7632, %r7633, %r7634, %r95;
	// inline asm
	st.local.u32 	[%rd37+8], %r7632;
	ld.local.v2.u32 	{%r7698, %r7699}, [%rd33+4];
	// inline asm
	prmt.b32 %r7636, %r7699, %r7698, %r95;
	// inline asm
	st.local.u32 	[%rd37+4], %r7636;
	ld.local.u32 	%r7641, [%rd33+4];
	ld.local.u32 	%r7642, [%rd33];
	// inline asm
	prmt.b32 %r7640, %r7641, %r7642, %r95;
	// inline asm
	st.local.u32 	[%rd37], %r7640;
	ld.local.u32 	%r7645, [%rd33];
	ld.local.u32 	%r7646, [%rd2];
	// inline asm
	prmt.b32 %r7644, %r7645, %r7646, %r95;
	// inline asm
	st.local.u32 	[%rd6], %r7644;
	ld.local.u32 	%r7649, [%rd2];
	ld.local.u32 	%r7650, [%rd32+8];
	// inline asm
	prmt.b32 %r7648, %r7649, %r7650, %r95;
	// inline asm
	st.local.u32 	[%rd36+8], %r7648;
	ld.local.v2.u32 	{%r7700, %r7701}, [%rd32+4];
	// inline asm
	prmt.b32 %r7652, %r7701, %r7700, %r95;
	// inline asm
	st.local.u32 	[%rd36+4], %r7652;
	ld.local.u32 	%r7657, [%rd32+4];
	ld.local.u32 	%r7658, [%rd32];
	// inline asm
	prmt.b32 %r7656, %r7657, %r7658, %r95;
	// inline asm
	st.local.u32 	[%rd36], %r7656;
	ld.local.u32 	%r7661, [%rd32];
	ld.local.u32 	%r7662, [%rd1];
	// inline asm
	prmt.b32 %r7660, %r7661, %r7662, %r95;
	// inline asm
	st.local.u32 	[%rd5], %r7660;
	ld.local.u32 	%r7665, [%rd1];
	// inline asm
	prmt.b32 %r7664, %r7665, %r12414, %r95;
	// inline asm
	st.local.v2.u32 	[%rd35+4], {%r12414, %r7664};
	st.local.u32 	[%rd35], %r12414;
	st.local.u32 	[%rd4], %r12414;
	st.local.v2.u32 	[%rd34+4], {%r12414, %r12414};
	st.local.u32 	[%rd34], %r12414;
	st.local.u32 	[%rd3], %r12414;
	st.local.v2.u32 	[%rd33+4], {%r12414, %r12414};
	st.local.u32 	[%rd33], %r12414;
	st.local.u32 	[%rd2], %r12414;
	st.local.v2.u32 	[%rd32+4], {%r12414, %r12414};
	st.local.u32 	[%rd32], %r12414;
	st.local.u32 	[%rd1], %r12414;
	mov.u32 	%r12415, %r12414;
	bra.uni 	BB3_423;

BB3_408:
	setp.ne.s32	%p218, %r5009, 31;
	mov.u32 	%r12417, %r12416;
	mov.u32 	%r12418, %r12416;
	mov.u32 	%r12419, %r12416;
	mov.u32 	%r12420, %r12416;
	mov.u32 	%r12421, %r12416;
	mov.u32 	%r12422, %r12416;
	mov.u32 	%r12423, %r12416;
	mov.u32 	%r12424, %r12416;
	mov.u32 	%r12425, %r12416;
	mov.u32 	%r12426, %r12416;
	mov.u32 	%r12427, %r12416;
	mov.u32 	%r12428, %r12416;
	mov.u32 	%r12429, %r12416;
	mov.u32 	%r12430, %r12416;
	mov.u32 	%r12431, %r12416;
	mov.u32 	%r12432, %r12416;
	mov.u32 	%r12433, %r12416;
	mov.u32 	%r12434, %r12416;
	mov.u32 	%r12435, %r12416;
	mov.u32 	%r12436, %r12416;
	mov.u32 	%r12437, %r12416;
	mov.u32 	%r12438, %r12416;
	mov.u32 	%r12439, %r12416;
	mov.u32 	%r12440, %r12416;
	mov.u32 	%r12441, %r12416;
	mov.u32 	%r12442, %r12416;
	mov.u32 	%r12443, %r12416;
	mov.u32 	%r12444, %r12416;
	mov.u32 	%r12445, %r12416;
	mov.u32 	%r12446, %r12416;
	mov.u32 	%r12447, %r12416;
	@%p218 bra 	BB3_431;

	mov.u32 	%r12414, 0;
	// inline asm
	prmt.b32 %r12440, %r12414, %r30, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5150, %r5151}, [%rd39+4];
	// inline asm
	prmt.b32 %r12441, %r5151, %r5150, %r95;
	// inline asm
	ld.local.u32 	%r5025, [%rd39+4];
	ld.local.u32 	%r5026, [%rd39];
	// inline asm
	prmt.b32 %r12442, %r5025, %r5026, %r95;
	// inline asm
	ld.local.u32 	%r5029, [%rd39];
	ld.local.u32 	%r5030, [%rd8];
	// inline asm
	prmt.b32 %r12443, %r5029, %r5030, %r95;
	// inline asm
	ld.local.u32 	%r5033, [%rd8];
	ld.local.u32 	%r5034, [%rd38+8];
	// inline asm
	prmt.b32 %r12436, %r5033, %r5034, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5152, %r5153}, [%rd38+4];
	// inline asm
	prmt.b32 %r12437, %r5153, %r5152, %r95;
	// inline asm
	ld.local.u32 	%r5041, [%rd38+4];
	ld.local.u32 	%r5042, [%rd38];
	// inline asm
	prmt.b32 %r12438, %r5041, %r5042, %r95;
	// inline asm
	ld.local.u32 	%r5045, [%rd38];
	ld.local.u32 	%r5046, [%rd7];
	// inline asm
	prmt.b32 %r12439, %r5045, %r5046, %r95;
	// inline asm
	ld.local.u32 	%r5049, [%rd7];
	ld.local.u32 	%r5050, [%rd37+8];
	// inline asm
	prmt.b32 %r12432, %r5049, %r5050, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5154, %r5155}, [%rd37+4];
	// inline asm
	prmt.b32 %r12433, %r5155, %r5154, %r95;
	// inline asm
	ld.local.u32 	%r5057, [%rd37+4];
	ld.local.u32 	%r5058, [%rd37];
	// inline asm
	prmt.b32 %r12434, %r5057, %r5058, %r95;
	// inline asm
	ld.local.u32 	%r5061, [%rd37];
	ld.local.u32 	%r5062, [%rd6];
	// inline asm
	prmt.b32 %r12435, %r5061, %r5062, %r95;
	// inline asm
	ld.local.u32 	%r5065, [%rd6];
	ld.local.u32 	%r5066, [%rd36+8];
	// inline asm
	prmt.b32 %r12428, %r5065, %r5066, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5156, %r5157}, [%rd36+4];
	// inline asm
	prmt.b32 %r12429, %r5157, %r5156, %r95;
	// inline asm
	ld.local.u32 	%r5073, [%rd36+4];
	ld.local.u32 	%r5074, [%rd36];
	// inline asm
	prmt.b32 %r12430, %r5073, %r5074, %r95;
	// inline asm
	ld.local.u32 	%r5077, [%rd36];
	ld.local.u32 	%r5078, [%rd5];
	// inline asm
	prmt.b32 %r12431, %r5077, %r5078, %r95;
	// inline asm
	ld.local.u32 	%r5081, [%rd5];
	ld.local.u32 	%r5082, [%rd35+8];
	// inline asm
	prmt.b32 %r12424, %r5081, %r5082, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5158, %r5159}, [%rd35+4];
	// inline asm
	prmt.b32 %r12425, %r5159, %r5158, %r95;
	// inline asm
	ld.local.u32 	%r5089, [%rd35+4];
	ld.local.u32 	%r5090, [%rd35];
	// inline asm
	prmt.b32 %r12426, %r5089, %r5090, %r95;
	// inline asm
	ld.local.u32 	%r5093, [%rd35];
	ld.local.u32 	%r5094, [%rd4];
	// inline asm
	prmt.b32 %r12427, %r5093, %r5094, %r95;
	// inline asm
	ld.local.u32 	%r5097, [%rd4];
	ld.local.u32 	%r5098, [%rd34+8];
	// inline asm
	prmt.b32 %r12420, %r5097, %r5098, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5160, %r5161}, [%rd34+4];
	// inline asm
	prmt.b32 %r12421, %r5161, %r5160, %r95;
	// inline asm
	ld.local.u32 	%r5105, [%rd34+4];
	ld.local.u32 	%r5106, [%rd34];
	// inline asm
	prmt.b32 %r12422, %r5105, %r5106, %r95;
	// inline asm
	ld.local.u32 	%r5109, [%rd34];
	ld.local.u32 	%r5110, [%rd3];
	// inline asm
	prmt.b32 %r12423, %r5109, %r5110, %r95;
	// inline asm
	ld.local.u32 	%r5113, [%rd3];
	ld.local.u32 	%r5114, [%rd33+8];
	// inline asm
	prmt.b32 %r12416, %r5113, %r5114, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5162, %r5163}, [%rd33+4];
	// inline asm
	prmt.b32 %r12417, %r5163, %r5162, %r95;
	// inline asm
	ld.local.u32 	%r5121, [%rd33+4];
	ld.local.u32 	%r5122, [%rd33];
	// inline asm
	prmt.b32 %r12418, %r5121, %r5122, %r95;
	// inline asm
	ld.local.u32 	%r5125, [%rd33];
	ld.local.u32 	%r5126, [%rd2];
	// inline asm
	prmt.b32 %r12419, %r5125, %r5126, %r95;
	// inline asm
	ld.local.u32 	%r5129, [%rd2];
	ld.local.u32 	%r5130, [%rd32+8];
	// inline asm
	prmt.b32 %r12447, %r5129, %r5130, %r95;
	// inline asm
	ld.local.v2.u32 	{%r5164, %r5165}, [%rd32+4];
	// inline asm
	prmt.b32 %r12446, %r5165, %r5164, %r95;
	// inline asm
	ld.local.u32 	%r5137, [%rd32+4];
	ld.local.u32 	%r5138, [%rd32];
	// inline asm
	prmt.b32 %r12445, %r5137, %r5138, %r95;
	// inline asm
	ld.local.u32 	%r5141, [%rd32];
	ld.local.u32 	%r5142, [%rd1];
	// inline asm
	prmt.b32 %r12444, %r5141, %r5142, %r95;
	// inline asm
	ld.local.u32 	%r5145, [%rd1];
	// inline asm
	prmt.b32 %r5144, %r5145, %r12414, %r95;
	// inline asm
	st.local.v2.u32 	[%rd39+4], {%r12414, %r5144};
	st.local.u32 	[%rd39], %r12414;
	st.local.u32 	[%rd8], %r12414;
	st.local.v2.u32 	[%rd38+4], {%r12414, %r12414};
	st.local.u32 	[%rd38], %r12414;
	st.local.u32 	[%rd7], %r12414;
	st.local.v2.u32 	[%rd37+4], {%r12414, %r12414};
	st.local.u32 	[%rd37], %r12414;
	st.local.u32 	[%rd6], %r12414;
	st.local.v2.u32 	[%rd36+4], {%r12414, %r12414};
	st.local.u32 	[%rd36], %r12414;
	st.local.u32 	[%rd5], %r12414;
	st.local.v2.u32 	[%rd35+4], {%r12414, %r12414};
	st.local.u32 	[%rd35], %r12414;
	st.local.u32 	[%rd4], %r12414;
	st.local.v2.u32 	[%rd34+4], {%r12414, %r12414};
	st.local.u32 	[%rd34], %r12414;
	st.local.u32 	[%rd3], %r12414;
	st.local.v2.u32 	[%rd33+4], {%r12414, %r12414};
	st.local.u32 	[%rd33], %r12414;
	st.local.u32 	[%rd2], %r12414;
	st.local.v2.u32 	[%rd32+4], {%r12414, %r12414};
	st.local.u32 	[%rd32], %r12414;
	st.local.u32 	[%rd1], %r12414;
	mov.u32 	%r12415, %r12414;
	bra.uni 	BB3_431;

BB3_16:
	add.u64 	%rd8818, %SP, 112;
	add.u64 	%rd8817, %SP, 96;
	add.u64 	%rd8816, %SP, 80;
	add.u64 	%rd8815, %SP, 64;
	add.u64 	%rd8814, %SP, 48;
	add.u64 	%rd8813, %SP, 32;
	add.u64 	%rd8812, %SP, 16;
	add.u64 	%rd8811, %SP, 0;
	add.u64 	%rd8810, %SP, 384;
	sub.s32 	%r759, %r6, %r12382;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8810;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8811;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd8812;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8813;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8814;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd8815;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd8816;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd8817;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd8818;
	.param .b32 param9;
	st.param.b32	[param9+0], %r759;
	call.uni 
	sha512_update_vector_128, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9
	);
	
	//{
	}// Callseq End 1
	ld.local.u32 	%r31, [%rd15+184];
	and.b32  	%r32, %r31, 127;
	xor.b32  	%r758, %r32, 3;
	setp.gt.s32	%p12, %r758, 63;
	@%p12 bra 	BB3_144;

	setp.gt.s32	%p108, %r758, 31;
	@%p108 bra 	BB3_81;

	setp.gt.s32	%p156, %r758, 15;
	@%p156 bra 	BB3_50;

	setp.gt.s32	%p180, %r758, 7;
	@%p180 bra 	BB3_35;

	setp.gt.s32	%p192, %r758, 3;
	@%p192 bra 	BB3_28;

	setp.gt.s32	%p198, %r758, 1;
	@%p198 bra 	BB3_25;

	setp.eq.s32	%p201, %r758, 0;
	@%p201 bra 	BB3_334;
	bra.uni 	BB3_23;

BB3_334:
	ld.local.u32 	%r1014, [%rd15+56];
	or.b32  	%r1015, %r1014, 128;
	st.local.u32 	[%rd15+56], %r1015;
	bra.uni 	BB3_335;

BB3_144:
	setp.gt.s32	%p13, %r758, 95;
	@%p13 bra 	BB3_208;

	setp.gt.s32	%p61, %r758, 79;
	@%p61 bra 	BB3_177;

	setp.gt.s32	%p85, %r758, 71;
	@%p85 bra 	BB3_162;

	setp.gt.s32	%p97, %r758, 67;
	@%p97 bra 	BB3_155;

	setp.gt.s32	%p103, %r758, 65;
	@%p103 bra 	BB3_152;

	setp.eq.s32	%p106, %r758, 64;
	@%p106 bra 	BB3_302;
	bra.uni 	BB3_150;

BB3_302:
	ld.local.u32 	%r886, [%rd15+120];
	or.b32  	%r887, %r886, 128;
	st.local.u32 	[%rd15+120], %r887;
	bra.uni 	BB3_335;

BB3_81:
	setp.gt.s32	%p109, %r758, 47;
	@%p109 bra 	BB3_113;

	setp.gt.s32	%p133, %r758, 39;
	@%p133 bra 	BB3_98;

	setp.gt.s32	%p145, %r758, 35;
	@%p145 bra 	BB3_91;

	setp.gt.s32	%p151, %r758, 33;
	@%p151 bra 	BB3_88;

	setp.eq.s32	%p154, %r758, 32;
	@%p154 bra 	BB3_318;
	bra.uni 	BB3_86;

BB3_318:
	ld.local.u32 	%r950, [%rd15+88];
	or.b32  	%r951, %r950, 128;
	st.local.u32 	[%rd15+88], %r951;
	bra.uni 	BB3_335;

BB3_208:
	setp.gt.s32	%p14, %r758, 111;
	@%p14 bra 	BB3_240;

	setp.gt.s32	%p38, %r758, 103;
	@%p38 bra 	BB3_225;

	setp.gt.s32	%p50, %r758, 99;
	@%p50 bra 	BB3_218;

	setp.gt.s32	%p56, %r758, 97;
	@%p56 bra 	BB3_215;

	setp.eq.s32	%p59, %r758, 96;
	@%p59 bra 	BB3_286;
	bra.uni 	BB3_213;

BB3_286:
	ld.local.u32 	%r822, [%rd15+152];
	or.b32  	%r823, %r822, 128;
	st.local.u32 	[%rd15+152], %r823;
	bra.uni 	BB3_335;

BB3_50:
	setp.gt.s32	%p157, %r758, 23;
	@%p157 bra 	BB3_66;

	setp.gt.s32	%p169, %r758, 19;
	@%p169 bra 	BB3_59;

	setp.gt.s32	%p175, %r758, 17;
	@%p175 bra 	BB3_56;

	setp.eq.s32	%p178, %r758, 16;
	@%p178 bra 	BB3_326;
	bra.uni 	BB3_54;

BB3_326:
	ld.local.u32 	%r982, [%rd15+72];
	or.b32  	%r983, %r982, 128;
	st.local.u32 	[%rd15+72], %r983;
	bra.uni 	BB3_335;

BB3_177:
	setp.gt.s32	%p62, %r758, 87;
	@%p62 bra 	BB3_193;

	setp.gt.s32	%p74, %r758, 83;
	@%p74 bra 	BB3_186;

	setp.gt.s32	%p80, %r758, 81;
	@%p80 bra 	BB3_183;

	setp.eq.s32	%p83, %r758, 80;
	@%p83 bra 	BB3_294;
	bra.uni 	BB3_181;

BB3_294:
	ld.local.u32 	%r854, [%rd15+136];
	or.b32  	%r855, %r854, 128;
	st.local.u32 	[%rd15+136], %r855;
	bra.uni 	BB3_335;

BB3_113:
	setp.gt.s32	%p110, %r758, 55;
	@%p110 bra 	BB3_129;

	setp.gt.s32	%p122, %r758, 51;
	@%p122 bra 	BB3_122;

	setp.gt.s32	%p128, %r758, 49;
	@%p128 bra 	BB3_119;

	setp.eq.s32	%p131, %r758, 48;
	@%p131 bra 	BB3_310;
	bra.uni 	BB3_117;

BB3_310:
	ld.local.u32 	%r918, [%rd15+104];
	or.b32  	%r919, %r918, 128;
	st.local.u32 	[%rd15+104], %r919;
	bra.uni 	BB3_335;

BB3_240:
	setp.gt.s32	%p15, %r758, 119;
	@%p15 bra 	BB3_256;

	setp.gt.s32	%p27, %r758, 115;
	@%p27 bra 	BB3_249;

	setp.gt.s32	%p33, %r758, 113;
	@%p33 bra 	BB3_246;

	setp.eq.s32	%p36, %r758, 112;
	@%p36 bra 	BB3_278;
	bra.uni 	BB3_244;

BB3_278:
	ld.local.u32 	%r790, [%rd15+168];
	or.b32  	%r791, %r790, 128;
	st.local.u32 	[%rd15+168], %r791;
	bra.uni 	BB3_335;

BB3_35:
	setp.gt.s32	%p181, %r758, 11;
	@%p181 bra 	BB3_43;

	setp.gt.s32	%p187, %r758, 9;
	@%p187 bra 	BB3_40;

	setp.eq.s32	%p190, %r758, 8;
	@%p190 bra 	BB3_330;
	bra.uni 	BB3_38;

BB3_330:
	ld.local.u32 	%r998, [%rd15+64];
	or.b32  	%r999, %r998, 128;
	st.local.u32 	[%rd15+64], %r999;
	bra.uni 	BB3_335;

BB3_162:
	setp.gt.s32	%p86, %r758, 75;
	@%p86 bra 	BB3_170;

	setp.gt.s32	%p92, %r758, 73;
	@%p92 bra 	BB3_167;

	setp.eq.s32	%p95, %r758, 72;
	@%p95 bra 	BB3_298;
	bra.uni 	BB3_165;

BB3_298:
	ld.local.u32 	%r870, [%rd15+128];
	or.b32  	%r871, %r870, 128;
	st.local.u32 	[%rd15+128], %r871;
	bra.uni 	BB3_335;

BB3_98:
	setp.gt.s32	%p134, %r758, 43;
	@%p134 bra 	BB3_106;

	setp.gt.s32	%p140, %r758, 41;
	@%p140 bra 	BB3_103;

	setp.eq.s32	%p143, %r758, 40;
	@%p143 bra 	BB3_314;
	bra.uni 	BB3_101;

BB3_314:
	ld.local.u32 	%r934, [%rd15+96];
	or.b32  	%r935, %r934, 128;
	st.local.u32 	[%rd15+96], %r935;
	bra.uni 	BB3_335;

BB3_225:
	setp.gt.s32	%p39, %r758, 107;
	@%p39 bra 	BB3_233;

	setp.gt.s32	%p45, %r758, 105;
	@%p45 bra 	BB3_230;

	setp.eq.s32	%p48, %r758, 104;
	@%p48 bra 	BB3_282;
	bra.uni 	BB3_228;

BB3_282:
	ld.local.u32 	%r806, [%rd15+160];
	or.b32  	%r807, %r806, 128;
	st.local.u32 	[%rd15+160], %r807;
	bra.uni 	BB3_335;

BB3_66:
	setp.gt.s32	%p158, %r758, 27;
	@%p158 bra 	BB3_74;

	setp.gt.s32	%p164, %r758, 25;
	@%p164 bra 	BB3_71;

	setp.eq.s32	%p167, %r758, 24;
	@%p167 bra 	BB3_322;
	bra.uni 	BB3_69;

BB3_322:
	ld.local.u32 	%r966, [%rd15+80];
	or.b32  	%r967, %r966, 128;
	st.local.u32 	[%rd15+80], %r967;
	bra.uni 	BB3_335;

BB3_193:
	setp.gt.s32	%p63, %r758, 91;
	@%p63 bra 	BB3_201;

	setp.gt.s32	%p69, %r758, 89;
	@%p69 bra 	BB3_198;

	setp.eq.s32	%p72, %r758, 88;
	@%p72 bra 	BB3_290;
	bra.uni 	BB3_196;

BB3_290:
	ld.local.u32 	%r838, [%rd15+144];
	or.b32  	%r839, %r838, 128;
	st.local.u32 	[%rd15+144], %r839;
	bra.uni 	BB3_335;

BB3_129:
	setp.gt.s32	%p111, %r758, 59;
	@%p111 bra 	BB3_137;

	setp.gt.s32	%p117, %r758, 57;
	@%p117 bra 	BB3_134;

	setp.eq.s32	%p120, %r758, 56;
	@%p120 bra 	BB3_306;
	bra.uni 	BB3_132;

BB3_306:
	ld.local.u32 	%r902, [%rd15+112];
	or.b32  	%r903, %r902, 128;
	st.local.u32 	[%rd15+112], %r903;
	bra.uni 	BB3_335;

BB3_256:
	setp.gt.s32	%p16, %r758, 123;
	@%p16 bra 	BB3_264;

	setp.gt.s32	%p22, %r758, 121;
	@%p22 bra 	BB3_261;

	setp.eq.s32	%p25, %r758, 120;
	@%p25 bra 	BB3_274;
	bra.uni 	BB3_259;

BB3_274:
	ld.local.u32 	%r774, [%rd15+176];
	or.b32  	%r775, %r774, 128;
	st.local.u32 	[%rd15+176], %r775;
	bra.uni 	BB3_335;

BB3_28:
	setp.gt.s32	%p193, %r758, 5;
	@%p193 bra 	BB3_32;

	setp.eq.s32	%p196, %r758, 4;
	@%p196 bra 	BB3_332;
	bra.uni 	BB3_30;

BB3_332:
	ld.local.u32 	%r1006, [%rd16+4];
	or.b32  	%r1007, %r1006, 128;
	st.local.u32 	[%rd16+4], %r1007;
	bra.uni 	BB3_335;

BB3_155:
	setp.gt.s32	%p98, %r758, 69;
	@%p98 bra 	BB3_159;

	setp.eq.s32	%p101, %r758, 68;
	@%p101 bra 	BB3_300;
	bra.uni 	BB3_157;

BB3_300:
	ld.local.u32 	%r878, [%rd24+4];
	or.b32  	%r879, %r878, 128;
	st.local.u32 	[%rd24+4], %r879;
	bra.uni 	BB3_335;

BB3_91:
	setp.gt.s32	%p146, %r758, 37;
	@%p146 bra 	BB3_95;

	setp.eq.s32	%p149, %r758, 36;
	@%p149 bra 	BB3_316;
	bra.uni 	BB3_93;

BB3_316:
	ld.local.u32 	%r942, [%rd20+4];
	or.b32  	%r943, %r942, 128;
	st.local.u32 	[%rd20+4], %r943;
	bra.uni 	BB3_335;

BB3_218:
	setp.gt.s32	%p51, %r758, 101;
	@%p51 bra 	BB3_222;

	setp.eq.s32	%p54, %r758, 100;
	@%p54 bra 	BB3_284;
	bra.uni 	BB3_220;

BB3_284:
	ld.local.u32 	%r814, [%rd28+4];
	or.b32  	%r815, %r814, 128;
	st.local.u32 	[%rd28+4], %r815;
	bra.uni 	BB3_335;

BB3_59:
	setp.gt.s32	%p170, %r758, 21;
	@%p170 bra 	BB3_63;

	setp.eq.s32	%p173, %r758, 20;
	@%p173 bra 	BB3_324;
	bra.uni 	BB3_61;

BB3_324:
	ld.local.u32 	%r974, [%rd18+4];
	or.b32  	%r975, %r974, 128;
	st.local.u32 	[%rd18+4], %r975;
	bra.uni 	BB3_335;

BB3_186:
	setp.gt.s32	%p75, %r758, 85;
	@%p75 bra 	BB3_190;

	setp.eq.s32	%p78, %r758, 84;
	@%p78 bra 	BB3_292;
	bra.uni 	BB3_188;

BB3_292:
	ld.local.u32 	%r846, [%rd26+4];
	or.b32  	%r847, %r846, 128;
	st.local.u32 	[%rd26+4], %r847;
	bra.uni 	BB3_335;

BB3_122:
	setp.gt.s32	%p123, %r758, 53;
	@%p123 bra 	BB3_126;

	setp.eq.s32	%p126, %r758, 52;
	@%p126 bra 	BB3_308;
	bra.uni 	BB3_124;

BB3_308:
	ld.local.u32 	%r910, [%rd22+4];
	or.b32  	%r911, %r910, 128;
	st.local.u32 	[%rd22+4], %r911;
	bra.uni 	BB3_335;

BB3_249:
	setp.gt.s32	%p28, %r758, 117;
	@%p28 bra 	BB3_253;

	setp.eq.s32	%p31, %r758, 116;
	@%p31 bra 	BB3_276;
	bra.uni 	BB3_251;

BB3_276:
	ld.local.u32 	%r782, [%rd30+4];
	or.b32  	%r783, %r782, 128;
	st.local.u32 	[%rd30+4], %r783;
	bra.uni 	BB3_335;

BB3_43:
	setp.gt.s32	%p182, %r758, 13;
	@%p182 bra 	BB3_47;

	setp.eq.s32	%p185, %r758, 12;
	@%p185 bra 	BB3_328;
	bra.uni 	BB3_45;

BB3_328:
	ld.local.u32 	%r990, [%rd17+4];
	or.b32  	%r991, %r990, 128;
	st.local.u32 	[%rd17+4], %r991;
	bra.uni 	BB3_335;

BB3_170:
	setp.gt.s32	%p87, %r758, 77;
	@%p87 bra 	BB3_174;

	setp.eq.s32	%p90, %r758, 76;
	@%p90 bra 	BB3_296;
	bra.uni 	BB3_172;

BB3_296:
	ld.local.u32 	%r862, [%rd25+4];
	or.b32  	%r863, %r862, 128;
	st.local.u32 	[%rd25+4], %r863;
	bra.uni 	BB3_335;

BB3_106:
	setp.gt.s32	%p135, %r758, 45;
	@%p135 bra 	BB3_110;

	setp.eq.s32	%p138, %r758, 44;
	@%p138 bra 	BB3_312;
	bra.uni 	BB3_108;

BB3_312:
	ld.local.u32 	%r926, [%rd21+4];
	or.b32  	%r927, %r926, 128;
	st.local.u32 	[%rd21+4], %r927;
	bra.uni 	BB3_335;

BB3_233:
	setp.gt.s32	%p40, %r758, 109;
	@%p40 bra 	BB3_237;

	setp.eq.s32	%p43, %r758, 108;
	@%p43 bra 	BB3_280;
	bra.uni 	BB3_235;

BB3_280:
	ld.local.u32 	%r798, [%rd29+4];
	or.b32  	%r799, %r798, 128;
	st.local.u32 	[%rd29+4], %r799;
	bra.uni 	BB3_335;

BB3_74:
	setp.gt.s32	%p159, %r758, 29;
	@%p159 bra 	BB3_78;

	setp.eq.s32	%p162, %r758, 28;
	@%p162 bra 	BB3_320;
	bra.uni 	BB3_76;

BB3_320:
	ld.local.u32 	%r958, [%rd19+4];
	or.b32  	%r959, %r958, 128;
	st.local.u32 	[%rd19+4], %r959;
	bra.uni 	BB3_335;

BB3_201:
	setp.gt.s32	%p64, %r758, 93;
	@%p64 bra 	BB3_205;

	setp.eq.s32	%p67, %r758, 92;
	@%p67 bra 	BB3_288;
	bra.uni 	BB3_203;

BB3_288:
	ld.local.u32 	%r830, [%rd27+4];
	or.b32  	%r831, %r830, 128;
	st.local.u32 	[%rd27+4], %r831;
	bra.uni 	BB3_335;

BB3_137:
	setp.gt.s32	%p112, %r758, 61;
	@%p112 bra 	BB3_141;

	setp.eq.s32	%p115, %r758, 60;
	@%p115 bra 	BB3_304;
	bra.uni 	BB3_139;

BB3_304:
	ld.local.u32 	%r894, [%rd23+4];
	or.b32  	%r895, %r894, 128;
	st.local.u32 	[%rd23+4], %r895;
	bra.uni 	BB3_335;

BB3_264:
	setp.gt.s32	%p17, %r758, 125;
	@%p17 bra 	BB3_268;

	setp.eq.s32	%p20, %r758, 124;
	@%p20 bra 	BB3_272;
	bra.uni 	BB3_266;

BB3_272:
	ld.local.u32 	%r766, [%rd31+4];
	or.b32  	%r767, %r766, 128;
	st.local.u32 	[%rd31+4], %r767;
	bra.uni 	BB3_335;

BB3_25:
	setp.eq.s32	%p199, %r758, 2;
	@%p199 bra 	BB3_333;
	bra.uni 	BB3_26;

BB3_333:
	ld.local.u32 	%r1010, [%rd15+56];
	or.b32  	%r1011, %r1010, 8388608;
	st.local.u32 	[%rd15+56], %r1011;
	bra.uni 	BB3_335;

BB3_152:
	setp.eq.s32	%p104, %r758, 66;
	@%p104 bra 	BB3_301;
	bra.uni 	BB3_153;

BB3_301:
	ld.local.u32 	%r882, [%rd15+120];
	or.b32  	%r883, %r882, 8388608;
	st.local.u32 	[%rd15+120], %r883;
	bra.uni 	BB3_335;

BB3_88:
	setp.eq.s32	%p152, %r758, 34;
	@%p152 bra 	BB3_317;
	bra.uni 	BB3_89;

BB3_317:
	ld.local.u32 	%r946, [%rd15+88];
	or.b32  	%r947, %r946, 8388608;
	st.local.u32 	[%rd15+88], %r947;
	bra.uni 	BB3_335;

BB3_215:
	setp.eq.s32	%p57, %r758, 98;
	@%p57 bra 	BB3_285;
	bra.uni 	BB3_216;

BB3_285:
	ld.local.u32 	%r818, [%rd15+152];
	or.b32  	%r819, %r818, 8388608;
	st.local.u32 	[%rd15+152], %r819;
	bra.uni 	BB3_335;

BB3_56:
	setp.eq.s32	%p176, %r758, 18;
	@%p176 bra 	BB3_325;
	bra.uni 	BB3_57;

BB3_325:
	ld.local.u32 	%r978, [%rd15+72];
	or.b32  	%r979, %r978, 8388608;
	st.local.u32 	[%rd15+72], %r979;
	bra.uni 	BB3_335;

BB3_183:
	setp.eq.s32	%p81, %r758, 82;
	@%p81 bra 	BB3_293;
	bra.uni 	BB3_184;

BB3_293:
	ld.local.u32 	%r850, [%rd15+136];
	or.b32  	%r851, %r850, 8388608;
	st.local.u32 	[%rd15+136], %r851;
	bra.uni 	BB3_335;

BB3_119:
	setp.eq.s32	%p129, %r758, 50;
	@%p129 bra 	BB3_309;
	bra.uni 	BB3_120;

BB3_309:
	ld.local.u32 	%r914, [%rd15+104];
	or.b32  	%r915, %r914, 8388608;
	st.local.u32 	[%rd15+104], %r915;
	bra.uni 	BB3_335;

BB3_246:
	setp.eq.s32	%p34, %r758, 114;
	@%p34 bra 	BB3_277;
	bra.uni 	BB3_247;

BB3_277:
	ld.local.u32 	%r786, [%rd15+168];
	or.b32  	%r787, %r786, 8388608;
	st.local.u32 	[%rd15+168], %r787;
	bra.uni 	BB3_335;

BB3_40:
	setp.eq.s32	%p188, %r758, 10;
	@%p188 bra 	BB3_329;
	bra.uni 	BB3_41;

BB3_329:
	ld.local.u32 	%r994, [%rd15+64];
	or.b32  	%r995, %r994, 8388608;
	st.local.u32 	[%rd15+64], %r995;
	bra.uni 	BB3_335;

BB3_167:
	setp.eq.s32	%p93, %r758, 74;
	@%p93 bra 	BB3_297;
	bra.uni 	BB3_168;

BB3_297:
	ld.local.u32 	%r866, [%rd15+128];
	or.b32  	%r867, %r866, 8388608;
	st.local.u32 	[%rd15+128], %r867;
	bra.uni 	BB3_335;

BB3_103:
	setp.eq.s32	%p141, %r758, 42;
	@%p141 bra 	BB3_313;
	bra.uni 	BB3_104;

BB3_313:
	ld.local.u32 	%r930, [%rd15+96];
	or.b32  	%r931, %r930, 8388608;
	st.local.u32 	[%rd15+96], %r931;
	bra.uni 	BB3_335;

BB3_230:
	setp.eq.s32	%p46, %r758, 106;
	@%p46 bra 	BB3_281;
	bra.uni 	BB3_231;

BB3_281:
	ld.local.u32 	%r802, [%rd15+160];
	or.b32  	%r803, %r802, 8388608;
	st.local.u32 	[%rd15+160], %r803;
	bra.uni 	BB3_335;

BB3_71:
	setp.eq.s32	%p165, %r758, 26;
	@%p165 bra 	BB3_321;
	bra.uni 	BB3_72;

BB3_321:
	ld.local.u32 	%r962, [%rd15+80];
	or.b32  	%r963, %r962, 8388608;
	st.local.u32 	[%rd15+80], %r963;
	bra.uni 	BB3_335;

BB3_198:
	setp.eq.s32	%p70, %r758, 90;
	@%p70 bra 	BB3_289;
	bra.uni 	BB3_199;

BB3_289:
	ld.local.u32 	%r834, [%rd15+144];
	or.b32  	%r835, %r834, 8388608;
	st.local.u32 	[%rd15+144], %r835;
	bra.uni 	BB3_335;

BB3_134:
	setp.eq.s32	%p118, %r758, 58;
	@%p118 bra 	BB3_305;
	bra.uni 	BB3_135;

BB3_305:
	ld.local.u32 	%r898, [%rd15+112];
	or.b32  	%r899, %r898, 8388608;
	st.local.u32 	[%rd15+112], %r899;
	bra.uni 	BB3_335;

BB3_261:
	setp.eq.s32	%p23, %r758, 122;
	@%p23 bra 	BB3_273;
	bra.uni 	BB3_262;

BB3_273:
	ld.local.u32 	%r770, [%rd15+176];
	or.b32  	%r771, %r770, 8388608;
	st.local.u32 	[%rd15+176], %r771;
	bra.uni 	BB3_335;

BB3_32:
	setp.eq.s32	%p194, %r758, 6;
	@%p194 bra 	BB3_331;
	bra.uni 	BB3_33;

BB3_331:
	ld.local.u32 	%r1002, [%rd16+4];
	or.b32  	%r1003, %r1002, 8388608;
	st.local.u32 	[%rd16+4], %r1003;
	bra.uni 	BB3_335;

BB3_159:
	setp.eq.s32	%p99, %r758, 70;
	@%p99 bra 	BB3_299;
	bra.uni 	BB3_160;

BB3_299:
	ld.local.u32 	%r874, [%rd24+4];
	or.b32  	%r875, %r874, 8388608;
	st.local.u32 	[%rd24+4], %r875;
	bra.uni 	BB3_335;

BB3_95:
	setp.eq.s32	%p147, %r758, 38;
	@%p147 bra 	BB3_315;
	bra.uni 	BB3_96;

BB3_315:
	ld.local.u32 	%r938, [%rd20+4];
	or.b32  	%r939, %r938, 8388608;
	st.local.u32 	[%rd20+4], %r939;
	bra.uni 	BB3_335;

BB3_222:
	setp.eq.s32	%p52, %r758, 102;
	@%p52 bra 	BB3_283;
	bra.uni 	BB3_223;

BB3_283:
	ld.local.u32 	%r810, [%rd28+4];
	or.b32  	%r811, %r810, 8388608;
	st.local.u32 	[%rd28+4], %r811;
	bra.uni 	BB3_335;

BB3_63:
	setp.eq.s32	%p171, %r758, 22;
	@%p171 bra 	BB3_323;
	bra.uni 	BB3_64;

BB3_323:
	ld.local.u32 	%r970, [%rd18+4];
	or.b32  	%r971, %r970, 8388608;
	st.local.u32 	[%rd18+4], %r971;
	bra.uni 	BB3_335;

BB3_190:
	setp.eq.s32	%p76, %r758, 86;
	@%p76 bra 	BB3_291;
	bra.uni 	BB3_191;

BB3_291:
	ld.local.u32 	%r842, [%rd26+4];
	or.b32  	%r843, %r842, 8388608;
	st.local.u32 	[%rd26+4], %r843;
	bra.uni 	BB3_335;

BB3_126:
	setp.eq.s32	%p124, %r758, 54;
	@%p124 bra 	BB3_307;
	bra.uni 	BB3_127;

BB3_307:
	ld.local.u32 	%r906, [%rd22+4];
	or.b32  	%r907, %r906, 8388608;
	st.local.u32 	[%rd22+4], %r907;
	bra.uni 	BB3_335;

BB3_253:
	setp.eq.s32	%p29, %r758, 118;
	@%p29 bra 	BB3_275;
	bra.uni 	BB3_254;

BB3_275:
	ld.local.u32 	%r778, [%rd30+4];
	or.b32  	%r779, %r778, 8388608;
	st.local.u32 	[%rd30+4], %r779;
	bra.uni 	BB3_335;

BB3_47:
	setp.eq.s32	%p183, %r758, 14;
	@%p183 bra 	BB3_327;
	bra.uni 	BB3_48;

BB3_327:
	ld.local.u32 	%r986, [%rd17+4];
	or.b32  	%r987, %r986, 8388608;
	st.local.u32 	[%rd17+4], %r987;
	bra.uni 	BB3_335;

BB3_174:
	setp.eq.s32	%p88, %r758, 78;
	@%p88 bra 	BB3_295;
	bra.uni 	BB3_175;

BB3_295:
	ld.local.u32 	%r858, [%rd25+4];
	or.b32  	%r859, %r858, 8388608;
	st.local.u32 	[%rd25+4], %r859;
	bra.uni 	BB3_335;

BB3_110:
	setp.eq.s32	%p136, %r758, 46;
	@%p136 bra 	BB3_311;
	bra.uni 	BB3_111;

BB3_311:
	ld.local.u32 	%r922, [%rd21+4];
	or.b32  	%r923, %r922, 8388608;
	st.local.u32 	[%rd21+4], %r923;
	bra.uni 	BB3_335;

BB3_237:
	setp.eq.s32	%p41, %r758, 110;
	@%p41 bra 	BB3_279;
	bra.uni 	BB3_238;

BB3_279:
	ld.local.u32 	%r794, [%rd29+4];
	or.b32  	%r795, %r794, 8388608;
	st.local.u32 	[%rd29+4], %r795;
	bra.uni 	BB3_335;

BB3_78:
	setp.eq.s32	%p160, %r758, 30;
	@%p160 bra 	BB3_319;
	bra.uni 	BB3_79;

BB3_319:
	ld.local.u32 	%r954, [%rd19+4];
	or.b32  	%r955, %r954, 8388608;
	st.local.u32 	[%rd19+4], %r955;
	bra.uni 	BB3_335;

BB3_205:
	setp.eq.s32	%p65, %r758, 94;
	@%p65 bra 	BB3_287;
	bra.uni 	BB3_206;

BB3_287:
	ld.local.u32 	%r826, [%rd27+4];
	or.b32  	%r827, %r826, 8388608;
	st.local.u32 	[%rd27+4], %r827;
	bra.uni 	BB3_335;

BB3_141:
	setp.eq.s32	%p113, %r758, 62;
	@%p113 bra 	BB3_303;
	bra.uni 	BB3_142;

BB3_303:
	ld.local.u32 	%r890, [%rd23+4];
	or.b32  	%r891, %r890, 8388608;
	st.local.u32 	[%rd23+4], %r891;
	bra.uni 	BB3_335;

BB3_268:
	setp.eq.s32	%p18, %r758, 126;
	@%p18 bra 	BB3_271;
	bra.uni 	BB3_269;

BB3_271:
	ld.local.u32 	%r762, [%rd31+4];
	or.b32  	%r763, %r762, 8388608;
	st.local.u32 	[%rd31+4], %r763;
	bra.uni 	BB3_335;

BB3_23:
	setp.eq.s32	%p202, %r758, 1;
	@%p202 bra 	BB3_24;
	bra.uni 	BB3_335;

BB3_24:
	ld.local.u32 	%r1012, [%rd15+56];
	or.b32  	%r1013, %r1012, 32768;
	st.local.u32 	[%rd15+56], %r1013;
	bra.uni 	BB3_335;

BB3_150:
	setp.eq.s32	%p107, %r758, 65;
	@%p107 bra 	BB3_151;
	bra.uni 	BB3_335;

BB3_151:
	ld.local.u32 	%r884, [%rd15+120];
	or.b32  	%r885, %r884, 32768;
	st.local.u32 	[%rd15+120], %r885;
	bra.uni 	BB3_335;

BB3_86:
	setp.eq.s32	%p155, %r758, 33;
	@%p155 bra 	BB3_87;
	bra.uni 	BB3_335;

BB3_87:
	ld.local.u32 	%r948, [%rd15+88];
	or.b32  	%r949, %r948, 32768;
	st.local.u32 	[%rd15+88], %r949;
	bra.uni 	BB3_335;

BB3_213:
	setp.eq.s32	%p60, %r758, 97;
	@%p60 bra 	BB3_214;
	bra.uni 	BB3_335;

BB3_214:
	ld.local.u32 	%r820, [%rd15+152];
	or.b32  	%r821, %r820, 32768;
	st.local.u32 	[%rd15+152], %r821;
	bra.uni 	BB3_335;

BB3_54:
	setp.eq.s32	%p179, %r758, 17;
	@%p179 bra 	BB3_55;
	bra.uni 	BB3_335;

BB3_55:
	ld.local.u32 	%r980, [%rd15+72];
	or.b32  	%r981, %r980, 32768;
	st.local.u32 	[%rd15+72], %r981;
	bra.uni 	BB3_335;

BB3_181:
	setp.eq.s32	%p84, %r758, 81;
	@%p84 bra 	BB3_182;
	bra.uni 	BB3_335;

BB3_182:
	ld.local.u32 	%r852, [%rd15+136];
	or.b32  	%r853, %r852, 32768;
	st.local.u32 	[%rd15+136], %r853;
	bra.uni 	BB3_335;

BB3_117:
	setp.eq.s32	%p132, %r758, 49;
	@%p132 bra 	BB3_118;
	bra.uni 	BB3_335;

BB3_118:
	ld.local.u32 	%r916, [%rd15+104];
	or.b32  	%r917, %r916, 32768;
	st.local.u32 	[%rd15+104], %r917;
	bra.uni 	BB3_335;

BB3_244:
	setp.eq.s32	%p37, %r758, 113;
	@%p37 bra 	BB3_245;
	bra.uni 	BB3_335;

BB3_245:
	ld.local.u32 	%r788, [%rd15+168];
	or.b32  	%r789, %r788, 32768;
	st.local.u32 	[%rd15+168], %r789;
	bra.uni 	BB3_335;

BB3_38:
	setp.eq.s32	%p191, %r758, 9;
	@%p191 bra 	BB3_39;
	bra.uni 	BB3_335;

BB3_39:
	ld.local.u32 	%r996, [%rd15+64];
	or.b32  	%r997, %r996, 32768;
	st.local.u32 	[%rd15+64], %r997;
	bra.uni 	BB3_335;

BB3_165:
	setp.eq.s32	%p96, %r758, 73;
	@%p96 bra 	BB3_166;
	bra.uni 	BB3_335;

BB3_166:
	ld.local.u32 	%r868, [%rd15+128];
	or.b32  	%r869, %r868, 32768;
	st.local.u32 	[%rd15+128], %r869;
	bra.uni 	BB3_335;

BB3_101:
	setp.eq.s32	%p144, %r758, 41;
	@%p144 bra 	BB3_102;
	bra.uni 	BB3_335;

BB3_102:
	ld.local.u32 	%r932, [%rd15+96];
	or.b32  	%r933, %r932, 32768;
	st.local.u32 	[%rd15+96], %r933;
	bra.uni 	BB3_335;

BB3_228:
	setp.eq.s32	%p49, %r758, 105;
	@%p49 bra 	BB3_229;
	bra.uni 	BB3_335;

BB3_229:
	ld.local.u32 	%r804, [%rd15+160];
	or.b32  	%r805, %r804, 32768;
	st.local.u32 	[%rd15+160], %r805;
	bra.uni 	BB3_335;

BB3_69:
	setp.eq.s32	%p168, %r758, 25;
	@%p168 bra 	BB3_70;
	bra.uni 	BB3_335;

BB3_70:
	ld.local.u32 	%r964, [%rd15+80];
	or.b32  	%r965, %r964, 32768;
	st.local.u32 	[%rd15+80], %r965;
	bra.uni 	BB3_335;

BB3_196:
	setp.eq.s32	%p73, %r758, 89;
	@%p73 bra 	BB3_197;
	bra.uni 	BB3_335;

BB3_197:
	ld.local.u32 	%r836, [%rd15+144];
	or.b32  	%r837, %r836, 32768;
	st.local.u32 	[%rd15+144], %r837;
	bra.uni 	BB3_335;

BB3_132:
	setp.eq.s32	%p121, %r758, 57;
	@%p121 bra 	BB3_133;
	bra.uni 	BB3_335;

BB3_133:
	ld.local.u32 	%r900, [%rd15+112];
	or.b32  	%r901, %r900, 32768;
	st.local.u32 	[%rd15+112], %r901;
	bra.uni 	BB3_335;

BB3_259:
	setp.eq.s32	%p26, %r758, 121;
	@%p26 bra 	BB3_260;
	bra.uni 	BB3_335;

BB3_260:
	ld.local.u32 	%r772, [%rd15+176];
	or.b32  	%r773, %r772, 32768;
	st.local.u32 	[%rd15+176], %r773;
	bra.uni 	BB3_335;

BB3_30:
	setp.eq.s32	%p197, %r758, 5;
	@%p197 bra 	BB3_31;
	bra.uni 	BB3_335;

BB3_31:
	ld.local.u32 	%r1004, [%rd16+4];
	or.b32  	%r1005, %r1004, 32768;
	st.local.u32 	[%rd16+4], %r1005;
	bra.uni 	BB3_335;

BB3_157:
	setp.eq.s32	%p102, %r758, 69;
	@%p102 bra 	BB3_158;
	bra.uni 	BB3_335;

BB3_158:
	ld.local.u32 	%r876, [%rd24+4];
	or.b32  	%r877, %r876, 32768;
	st.local.u32 	[%rd24+4], %r877;
	bra.uni 	BB3_335;

BB3_93:
	setp.eq.s32	%p150, %r758, 37;
	@%p150 bra 	BB3_94;
	bra.uni 	BB3_335;

BB3_94:
	ld.local.u32 	%r940, [%rd20+4];
	or.b32  	%r941, %r940, 32768;
	st.local.u32 	[%rd20+4], %r941;
	bra.uni 	BB3_335;

BB3_220:
	setp.eq.s32	%p55, %r758, 101;
	@%p55 bra 	BB3_221;
	bra.uni 	BB3_335;

BB3_221:
	ld.local.u32 	%r812, [%rd28+4];
	or.b32  	%r813, %r812, 32768;
	st.local.u32 	[%rd28+4], %r813;
	bra.uni 	BB3_335;

BB3_61:
	setp.eq.s32	%p174, %r758, 21;
	@%p174 bra 	BB3_62;
	bra.uni 	BB3_335;

BB3_62:
	ld.local.u32 	%r972, [%rd18+4];
	or.b32  	%r973, %r972, 32768;
	st.local.u32 	[%rd18+4], %r973;
	bra.uni 	BB3_335;

BB3_188:
	setp.eq.s32	%p79, %r758, 85;
	@%p79 bra 	BB3_189;
	bra.uni 	BB3_335;

BB3_189:
	ld.local.u32 	%r844, [%rd26+4];
	or.b32  	%r845, %r844, 32768;
	st.local.u32 	[%rd26+4], %r845;
	bra.uni 	BB3_335;

BB3_124:
	setp.eq.s32	%p127, %r758, 53;
	@%p127 bra 	BB3_125;
	bra.uni 	BB3_335;

BB3_125:
	ld.local.u32 	%r908, [%rd22+4];
	or.b32  	%r909, %r908, 32768;
	st.local.u32 	[%rd22+4], %r909;
	bra.uni 	BB3_335;

BB3_251:
	setp.eq.s32	%p32, %r758, 117;
	@%p32 bra 	BB3_252;
	bra.uni 	BB3_335;

BB3_252:
	ld.local.u32 	%r780, [%rd30+4];
	or.b32  	%r781, %r780, 32768;
	st.local.u32 	[%rd30+4], %r781;
	bra.uni 	BB3_335;

BB3_45:
	setp.eq.s32	%p186, %r758, 13;
	@%p186 bra 	BB3_46;
	bra.uni 	BB3_335;

BB3_46:
	ld.local.u32 	%r988, [%rd17+4];
	or.b32  	%r989, %r988, 32768;
	st.local.u32 	[%rd17+4], %r989;
	bra.uni 	BB3_335;

BB3_172:
	setp.eq.s32	%p91, %r758, 77;
	@%p91 bra 	BB3_173;
	bra.uni 	BB3_335;

BB3_173:
	ld.local.u32 	%r860, [%rd25+4];
	or.b32  	%r861, %r860, 32768;
	st.local.u32 	[%rd25+4], %r861;
	bra.uni 	BB3_335;

BB3_108:
	setp.eq.s32	%p139, %r758, 45;
	@%p139 bra 	BB3_109;
	bra.uni 	BB3_335;

BB3_109:
	ld.local.u32 	%r924, [%rd21+4];
	or.b32  	%r925, %r924, 32768;
	st.local.u32 	[%rd21+4], %r925;
	bra.uni 	BB3_335;

BB3_235:
	setp.eq.s32	%p44, %r758, 109;
	@%p44 bra 	BB3_236;
	bra.uni 	BB3_335;

BB3_236:
	ld.local.u32 	%r796, [%rd29+4];
	or.b32  	%r797, %r796, 32768;
	st.local.u32 	[%rd29+4], %r797;
	bra.uni 	BB3_335;

BB3_76:
	setp.eq.s32	%p163, %r758, 29;
	@%p163 bra 	BB3_77;
	bra.uni 	BB3_335;

BB3_77:
	ld.local.u32 	%r956, [%rd19+4];
	or.b32  	%r957, %r956, 32768;
	st.local.u32 	[%rd19+4], %r957;
	bra.uni 	BB3_335;

BB3_203:
	setp.eq.s32	%p68, %r758, 93;
	@%p68 bra 	BB3_204;
	bra.uni 	BB3_335;

BB3_204:
	ld.local.u32 	%r828, [%rd27+4];
	or.b32  	%r829, %r828, 32768;
	st.local.u32 	[%rd27+4], %r829;
	bra.uni 	BB3_335;

BB3_139:
	setp.eq.s32	%p116, %r758, 61;
	@%p116 bra 	BB3_140;
	bra.uni 	BB3_335;

BB3_140:
	ld.local.u32 	%r892, [%rd23+4];
	or.b32  	%r893, %r892, 32768;
	st.local.u32 	[%rd23+4], %r893;
	bra.uni 	BB3_335;

BB3_266:
	setp.eq.s32	%p21, %r758, 125;
	@%p21 bra 	BB3_267;
	bra.uni 	BB3_335;

BB3_267:
	ld.local.u32 	%r764, [%rd31+4];
	or.b32  	%r765, %r764, 32768;
	st.local.u32 	[%rd31+4], %r765;
	bra.uni 	BB3_335;

BB3_26:
	setp.eq.s32	%p200, %r758, 3;
	@%p200 bra 	BB3_27;
	bra.uni 	BB3_335;

BB3_27:
	ld.local.u32 	%r1008, [%rd15+56];
	or.b32  	%r1009, %r1008, -2147483648;
	st.local.u32 	[%rd15+56], %r1009;
	bra.uni 	BB3_335;

BB3_153:
	setp.eq.s32	%p105, %r758, 67;
	@%p105 bra 	BB3_154;
	bra.uni 	BB3_335;

BB3_154:
	ld.local.u32 	%r880, [%rd15+120];
	or.b32  	%r881, %r880, -2147483648;
	st.local.u32 	[%rd15+120], %r881;
	bra.uni 	BB3_335;

BB3_89:
	setp.eq.s32	%p153, %r758, 35;
	@%p153 bra 	BB3_90;
	bra.uni 	BB3_335;

BB3_90:
	ld.local.u32 	%r944, [%rd15+88];
	or.b32  	%r945, %r944, -2147483648;
	st.local.u32 	[%rd15+88], %r945;
	bra.uni 	BB3_335;

BB3_216:
	setp.eq.s32	%p58, %r758, 99;
	@%p58 bra 	BB3_217;
	bra.uni 	BB3_335;

BB3_217:
	ld.local.u32 	%r816, [%rd15+152];
	or.b32  	%r817, %r816, -2147483648;
	st.local.u32 	[%rd15+152], %r817;
	bra.uni 	BB3_335;

BB3_57:
	setp.eq.s32	%p177, %r758, 19;
	@%p177 bra 	BB3_58;
	bra.uni 	BB3_335;

BB3_58:
	ld.local.u32 	%r976, [%rd15+72];
	or.b32  	%r977, %r976, -2147483648;
	st.local.u32 	[%rd15+72], %r977;
	bra.uni 	BB3_335;

BB3_184:
	setp.eq.s32	%p82, %r758, 83;
	@%p82 bra 	BB3_185;
	bra.uni 	BB3_335;

BB3_185:
	ld.local.u32 	%r848, [%rd15+136];
	or.b32  	%r849, %r848, -2147483648;
	st.local.u32 	[%rd15+136], %r849;
	bra.uni 	BB3_335;

BB3_120:
	setp.eq.s32	%p130, %r758, 51;
	@%p130 bra 	BB3_121;
	bra.uni 	BB3_335;

BB3_121:
	ld.local.u32 	%r912, [%rd15+104];
	or.b32  	%r913, %r912, -2147483648;
	st.local.u32 	[%rd15+104], %r913;
	bra.uni 	BB3_335;

BB3_247:
	setp.eq.s32	%p35, %r758, 115;
	@%p35 bra 	BB3_248;
	bra.uni 	BB3_335;

BB3_248:
	ld.local.u32 	%r784, [%rd15+168];
	or.b32  	%r785, %r784, -2147483648;
	st.local.u32 	[%rd15+168], %r785;
	bra.uni 	BB3_335;

BB3_41:
	setp.eq.s32	%p189, %r758, 11;
	@%p189 bra 	BB3_42;
	bra.uni 	BB3_335;

BB3_42:
	ld.local.u32 	%r992, [%rd15+64];
	or.b32  	%r993, %r992, -2147483648;
	st.local.u32 	[%rd15+64], %r993;
	bra.uni 	BB3_335;

BB3_168:
	setp.eq.s32	%p94, %r758, 75;
	@%p94 bra 	BB3_169;
	bra.uni 	BB3_335;

BB3_169:
	ld.local.u32 	%r864, [%rd15+128];
	or.b32  	%r865, %r864, -2147483648;
	st.local.u32 	[%rd15+128], %r865;
	bra.uni 	BB3_335;

BB3_104:
	setp.eq.s32	%p142, %r758, 43;
	@%p142 bra 	BB3_105;
	bra.uni 	BB3_335;

BB3_105:
	ld.local.u32 	%r928, [%rd15+96];
	or.b32  	%r929, %r928, -2147483648;
	st.local.u32 	[%rd15+96], %r929;
	bra.uni 	BB3_335;

BB3_231:
	setp.eq.s32	%p47, %r758, 107;
	@%p47 bra 	BB3_232;
	bra.uni 	BB3_335;

BB3_232:
	ld.local.u32 	%r800, [%rd15+160];
	or.b32  	%r801, %r800, -2147483648;
	st.local.u32 	[%rd15+160], %r801;
	bra.uni 	BB3_335;

BB3_72:
	setp.eq.s32	%p166, %r758, 27;
	@%p166 bra 	BB3_73;
	bra.uni 	BB3_335;

BB3_73:
	ld.local.u32 	%r960, [%rd15+80];
	or.b32  	%r961, %r960, -2147483648;
	st.local.u32 	[%rd15+80], %r961;
	bra.uni 	BB3_335;

BB3_199:
	setp.eq.s32	%p71, %r758, 91;
	@%p71 bra 	BB3_200;
	bra.uni 	BB3_335;

BB3_200:
	ld.local.u32 	%r832, [%rd15+144];
	or.b32  	%r833, %r832, -2147483648;
	st.local.u32 	[%rd15+144], %r833;
	bra.uni 	BB3_335;

BB3_135:
	setp.eq.s32	%p119, %r758, 59;
	@%p119 bra 	BB3_136;
	bra.uni 	BB3_335;

BB3_136:
	ld.local.u32 	%r896, [%rd15+112];
	or.b32  	%r897, %r896, -2147483648;
	st.local.u32 	[%rd15+112], %r897;
	bra.uni 	BB3_335;

BB3_262:
	setp.eq.s32	%p24, %r758, 123;
	@%p24 bra 	BB3_263;
	bra.uni 	BB3_335;

BB3_263:
	ld.local.u32 	%r768, [%rd15+176];
	or.b32  	%r769, %r768, -2147483648;
	st.local.u32 	[%rd15+176], %r769;
	bra.uni 	BB3_335;

BB3_33:
	setp.eq.s32	%p195, %r758, 7;
	@%p195 bra 	BB3_34;
	bra.uni 	BB3_335;

BB3_34:
	ld.local.u32 	%r1000, [%rd16+4];
	or.b32  	%r1001, %r1000, -2147483648;
	st.local.u32 	[%rd16+4], %r1001;
	bra.uni 	BB3_335;

BB3_160:
	setp.eq.s32	%p100, %r758, 71;
	@%p100 bra 	BB3_161;
	bra.uni 	BB3_335;

BB3_161:
	ld.local.u32 	%r872, [%rd24+4];
	or.b32  	%r873, %r872, -2147483648;
	st.local.u32 	[%rd24+4], %r873;
	bra.uni 	BB3_335;

BB3_96:
	setp.eq.s32	%p148, %r758, 39;
	@%p148 bra 	BB3_97;
	bra.uni 	BB3_335;

BB3_97:
	ld.local.u32 	%r936, [%rd20+4];
	or.b32  	%r937, %r936, -2147483648;
	st.local.u32 	[%rd20+4], %r937;
	bra.uni 	BB3_335;

BB3_223:
	setp.eq.s32	%p53, %r758, 103;
	@%p53 bra 	BB3_224;
	bra.uni 	BB3_335;

BB3_224:
	ld.local.u32 	%r808, [%rd28+4];
	or.b32  	%r809, %r808, -2147483648;
	st.local.u32 	[%rd28+4], %r809;
	bra.uni 	BB3_335;

BB3_64:
	setp.eq.s32	%p172, %r758, 23;
	@%p172 bra 	BB3_65;
	bra.uni 	BB3_335;

BB3_65:
	ld.local.u32 	%r968, [%rd18+4];
	or.b32  	%r969, %r968, -2147483648;
	st.local.u32 	[%rd18+4], %r969;
	bra.uni 	BB3_335;

BB3_191:
	setp.eq.s32	%p77, %r758, 87;
	@%p77 bra 	BB3_192;
	bra.uni 	BB3_335;

BB3_192:
	ld.local.u32 	%r840, [%rd26+4];
	or.b32  	%r841, %r840, -2147483648;
	st.local.u32 	[%rd26+4], %r841;
	bra.uni 	BB3_335;

BB3_127:
	setp.eq.s32	%p125, %r758, 55;
	@%p125 bra 	BB3_128;
	bra.uni 	BB3_335;

BB3_128:
	ld.local.u32 	%r904, [%rd22+4];
	or.b32  	%r905, %r904, -2147483648;
	st.local.u32 	[%rd22+4], %r905;
	bra.uni 	BB3_335;

BB3_254:
	setp.eq.s32	%p30, %r758, 119;
	@%p30 bra 	BB3_255;
	bra.uni 	BB3_335;

BB3_255:
	ld.local.u32 	%r776, [%rd30+4];
	or.b32  	%r777, %r776, -2147483648;
	st.local.u32 	[%rd30+4], %r777;
	bra.uni 	BB3_335;

BB3_48:
	setp.eq.s32	%p184, %r758, 15;
	@%p184 bra 	BB3_49;
	bra.uni 	BB3_335;

BB3_49:
	ld.local.u32 	%r984, [%rd17+4];
	or.b32  	%r985, %r984, -2147483648;
	st.local.u32 	[%rd17+4], %r985;
	bra.uni 	BB3_335;

BB3_175:
	setp.eq.s32	%p89, %r758, 79;
	@%p89 bra 	BB3_176;
	bra.uni 	BB3_335;

BB3_176:
	ld.local.u32 	%r856, [%rd25+4];
	or.b32  	%r857, %r856, -2147483648;
	st.local.u32 	[%rd25+4], %r857;
	bra.uni 	BB3_335;

BB3_111:
	setp.eq.s32	%p137, %r758, 47;
	@%p137 bra 	BB3_112;
	bra.uni 	BB3_335;

BB3_112:
	ld.local.u32 	%r920, [%rd21+4];
	or.b32  	%r921, %r920, -2147483648;
	st.local.u32 	[%rd21+4], %r921;
	bra.uni 	BB3_335;

BB3_238:
	setp.eq.s32	%p42, %r758, 111;
	@%p42 bra 	BB3_239;
	bra.uni 	BB3_335;

BB3_239:
	ld.local.u32 	%r792, [%rd29+4];
	or.b32  	%r793, %r792, -2147483648;
	st.local.u32 	[%rd29+4], %r793;
	bra.uni 	BB3_335;

BB3_79:
	setp.eq.s32	%p161, %r758, 31;
	@%p161 bra 	BB3_80;
	bra.uni 	BB3_335;

BB3_80:
	ld.local.u32 	%r952, [%rd19+4];
	or.b32  	%r953, %r952, -2147483648;
	st.local.u32 	[%rd19+4], %r953;
	bra.uni 	BB3_335;

BB3_206:
	setp.eq.s32	%p66, %r758, 95;
	@%p66 bra 	BB3_207;
	bra.uni 	BB3_335;

BB3_207:
	ld.local.u32 	%r824, [%rd27+4];
	or.b32  	%r825, %r824, -2147483648;
	st.local.u32 	[%rd27+4], %r825;
	bra.uni 	BB3_335;

BB3_142:
	setp.eq.s32	%p114, %r758, 63;
	@%p114 bra 	BB3_143;
	bra.uni 	BB3_335;

BB3_143:
	ld.local.u32 	%r888, [%rd23+4];
	or.b32  	%r889, %r888, -2147483648;
	st.local.u32 	[%rd23+4], %r889;
	bra.uni 	BB3_335;

BB3_269:
	setp.ne.s32	%p19, %r758, 127;
	@%p19 bra 	BB3_335;

	ld.local.u32 	%r760, [%rd31+4];
	or.b32  	%r761, %r760, -2147483648;
	st.local.u32 	[%rd31+4], %r761;

BB3_335:
	ld.local.u64 	%rd8936, [%rd10];
	ld.local.u64 	%rd8935, [%rd15];
	ld.local.u64 	%rd8934, [%rd15+8];
	ld.local.u64 	%rd8933, [%rd15+16];
	ld.local.u64 	%rd8932, [%rd15+24];
	ld.local.u64 	%rd8931, [%rd15+32];
	ld.local.u64 	%rd8930, [%rd15+40];
	ld.local.u64 	%rd8929, [%rd15+48];
	ld.local.u32 	%r12413, [%rd15+56];
	ld.local.u32 	%r12412, [%rd16+4];
	setp.gt.u32	%p203, %r32, 111;
	@%p203 bra 	BB3_337;
	bra.uni 	BB3_336;

BB3_337:
	ld.const.u64 	%rd8862, [k_sha512+120];
	ld.const.u64 	%rd8856, [k_sha512+112];
	ld.const.u64 	%rd8855, [k_sha512+104];
	ld.const.u64 	%rd8854, [k_sha512+96];
	ld.const.u64 	%rd8853, [k_sha512+88];
	ld.const.u64 	%rd8841, [k_sha512+80];
	ld.const.u64 	%rd8840, [k_sha512+72];
	ld.const.u64 	%rd8839, [k_sha512+64];
	ld.const.u64 	%rd8838, [k_sha512+56];
	ld.const.u64 	%rd8837, [k_sha512+16];
	ld.const.u64 	%rd8836, [k_sha512+8];
	ld.const.u64 	%rd8835, [k_sha512];
	ld.const.u64 	%rd8822, [k_sha512+48];
	ld.const.u64 	%rd8821, [k_sha512+40];
	ld.const.u64 	%rd8820, [k_sha512+32];
	ld.const.u64 	%rd8819, [k_sha512+24];
	mov.b64	%rd409, {%r12412, %r12413};
	ld.local.u32 	%r1046, [%rd15+64];
	ld.local.u32 	%r1047, [%rd17+4];
	mov.b64	%rd410, {%r1047, %r1046};
	ld.local.u32 	%r1048, [%rd15+72];
	ld.local.u32 	%r1049, [%rd18+4];
	mov.b64	%rd411, {%r1049, %r1048};
	ld.local.u32 	%r1050, [%rd15+80];
	ld.local.u32 	%r1051, [%rd19+4];
	mov.b64	%rd412, {%r1051, %r1050};
	ld.local.u32 	%r1052, [%rd15+88];
	ld.local.u32 	%r1053, [%rd20+4];
	mov.b64	%rd413, {%r1053, %r1052};
	ld.local.u32 	%r1054, [%rd15+96];
	ld.local.u32 	%r1055, [%rd21+4];
	mov.b64	%rd414, {%r1055, %r1054};
	ld.local.u32 	%r1056, [%rd15+104];
	ld.local.u32 	%r1057, [%rd22+4];
	mov.b64	%rd415, {%r1057, %r1056};
	ld.local.u32 	%r1058, [%rd15+112];
	ld.local.u32 	%r1059, [%rd23+4];
	mov.b64	%rd416, {%r1059, %r1058};
	ld.local.u32 	%r1060, [%rd15+120];
	ld.local.u32 	%r1061, [%rd24+4];
	mov.b64	%rd417, {%r1061, %r1060};
	ld.local.u32 	%r1062, [%rd15+128];
	ld.local.u32 	%r1063, [%rd25+4];
	mov.b64	%rd418, {%r1063, %r1062};
	ld.local.u32 	%r1064, [%rd15+136];
	ld.local.u32 	%r1065, [%rd26+4];
	mov.b64	%rd419, {%r1065, %r1064};
	ld.local.u32 	%r1066, [%rd15+144];
	ld.local.u32 	%r1067, [%rd27+4];
	mov.b64	%rd420, {%r1067, %r1066};
	ld.local.u32 	%r1068, [%rd15+152];
	ld.local.u32 	%r1069, [%rd28+4];
	mov.b64	%rd421, {%r1069, %r1068};
	ld.local.u32 	%r1070, [%rd15+160];
	ld.local.u32 	%r1071, [%rd29+4];
	mov.b64	%rd422, {%r1071, %r1070};
	ld.local.u32 	%r1072, [%rd15+168];
	ld.local.u32 	%r1073, [%rd30+4];
	mov.b64	%rd423, {%r1073, %r1072};
	ld.local.u32 	%r1074, [%rd15+176];
	ld.local.u32 	%r1075, [%rd31+4];
	mov.b64	%rd424, {%r1075, %r1074};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1076,%dummy}, %rd8932;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1077}, %rd8932;
	}
	shf.r.wrap.b32 	%r1078, %r1077, %r1076, 18;
	shf.r.wrap.b32 	%r1079, %r1076, %r1077, 18;
	mov.b64 	%rd425, {%r1079, %r1078};
	shf.r.wrap.b32 	%r1080, %r1077, %r1076, 14;
	shf.r.wrap.b32 	%r1081, %r1076, %r1077, 14;
	mov.b64 	%rd426, {%r1081, %r1080};
	xor.b64  	%rd427, %rd425, %rd426;
	shf.l.wrap.b32 	%r1082, %r1076, %r1077, 23;
	shf.l.wrap.b32 	%r1083, %r1077, %r1076, 23;
	mov.b64 	%rd428, {%r1083, %r1082};
	xor.b64  	%rd429, %rd427, %rd428;
	xor.b64  	%rd430, %rd8930, %rd8931;
	and.b64  	%rd431, %rd430, %rd8932;
	xor.b64  	%rd432, %rd431, %rd8930;
	add.s64 	%rd433, %rd432, %rd8929;
	add.s64 	%rd434, %rd433, %rd409;
	add.s64 	%rd435, %rd434, %rd8835;
	add.s64 	%rd436, %rd435, %rd429;
	add.s64 	%rd437, %rd436, %rd8933;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1084}, %rd8936;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1085,%dummy}, %rd8936;
	}
	shf.l.wrap.b32 	%r1086, %r1085, %r1084, 30;
	shf.l.wrap.b32 	%r1087, %r1084, %r1085, 30;
	mov.b64 	%rd438, {%r1087, %r1086};
	shf.r.wrap.b32 	%r1088, %r1084, %r1085, 28;
	shf.r.wrap.b32 	%r1089, %r1085, %r1084, 28;
	mov.b64 	%rd439, {%r1089, %r1088};
	xor.b64  	%rd440, %rd438, %rd439;
	shf.l.wrap.b32 	%r1090, %r1085, %r1084, 25;
	shf.l.wrap.b32 	%r1091, %r1084, %r1085, 25;
	mov.b64 	%rd441, {%r1091, %r1090};
	xor.b64  	%rd442, %rd440, %rd441;
	xor.b64  	%rd443, %rd8935, %rd8936;
	xor.b64  	%rd444, %rd8934, %rd8936;
	and.b64  	%rd445, %rd444, %rd443;
	xor.b64  	%rd446, %rd445, %rd8936;
	add.s64 	%rd447, %rd436, %rd446;
	add.s64 	%rd448, %rd447, %rd442;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1092,%dummy}, %rd437;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1093}, %rd437;
	}
	shf.r.wrap.b32 	%r1094, %r1093, %r1092, 14;
	shf.r.wrap.b32 	%r1095, %r1092, %r1093, 14;
	mov.b64 	%rd449, {%r1095, %r1094};
	shf.r.wrap.b32 	%r1096, %r1093, %r1092, 18;
	shf.r.wrap.b32 	%r1097, %r1092, %r1093, 18;
	mov.b64 	%rd450, {%r1097, %r1096};
	xor.b64  	%rd451, %rd450, %rd449;
	shf.l.wrap.b32 	%r1098, %r1092, %r1093, 23;
	shf.l.wrap.b32 	%r1099, %r1093, %r1092, 23;
	mov.b64 	%rd452, {%r1099, %r1098};
	xor.b64  	%rd453, %rd451, %rd452;
	xor.b64  	%rd454, %rd8931, %rd8932;
	and.b64  	%rd455, %rd437, %rd454;
	xor.b64  	%rd456, %rd455, %rd8931;
	add.s64 	%rd457, %rd410, %rd8930;
	add.s64 	%rd458, %rd457, %rd8836;
	add.s64 	%rd459, %rd458, %rd456;
	add.s64 	%rd460, %rd459, %rd453;
	add.s64 	%rd461, %rd460, %rd8934;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1100,%dummy}, %rd448;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1101}, %rd448;
	}
	shf.r.wrap.b32 	%r1102, %r1101, %r1100, 28;
	shf.r.wrap.b32 	%r1103, %r1100, %r1101, 28;
	mov.b64 	%rd462, {%r1103, %r1102};
	shf.l.wrap.b32 	%r1104, %r1100, %r1101, 30;
	shf.l.wrap.b32 	%r1105, %r1101, %r1100, 30;
	mov.b64 	%rd463, {%r1105, %r1104};
	xor.b64  	%rd464, %rd463, %rd462;
	shf.l.wrap.b32 	%r1106, %r1100, %r1101, 25;
	shf.l.wrap.b32 	%r1107, %r1101, %r1100, 25;
	mov.b64 	%rd465, {%r1107, %r1106};
	xor.b64  	%rd466, %rd464, %rd465;
	xor.b64  	%rd467, %rd448, %rd8935;
	xor.b64  	%rd468, %rd448, %rd8936;
	and.b64  	%rd469, %rd468, %rd467;
	xor.b64  	%rd470, %rd469, %rd448;
	add.s64 	%rd471, %rd460, %rd470;
	add.s64 	%rd472, %rd471, %rd466;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1108,%dummy}, %rd461;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1109}, %rd461;
	}
	shf.r.wrap.b32 	%r1110, %r1109, %r1108, 14;
	shf.r.wrap.b32 	%r1111, %r1108, %r1109, 14;
	mov.b64 	%rd473, {%r1111, %r1110};
	shf.r.wrap.b32 	%r1112, %r1109, %r1108, 18;
	shf.r.wrap.b32 	%r1113, %r1108, %r1109, 18;
	mov.b64 	%rd474, {%r1113, %r1112};
	xor.b64  	%rd475, %rd474, %rd473;
	shf.l.wrap.b32 	%r1114, %r1108, %r1109, 23;
	shf.l.wrap.b32 	%r1115, %r1109, %r1108, 23;
	mov.b64 	%rd476, {%r1115, %r1114};
	xor.b64  	%rd477, %rd475, %rd476;
	xor.b64  	%rd478, %rd437, %rd8932;
	and.b64  	%rd479, %rd461, %rd478;
	xor.b64  	%rd480, %rd479, %rd8932;
	add.s64 	%rd481, %rd411, %rd8931;
	add.s64 	%rd482, %rd481, %rd8837;
	add.s64 	%rd483, %rd482, %rd480;
	add.s64 	%rd484, %rd483, %rd477;
	add.s64 	%rd485, %rd484, %rd8935;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1116,%dummy}, %rd472;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1117}, %rd472;
	}
	shf.r.wrap.b32 	%r1118, %r1117, %r1116, 28;
	shf.r.wrap.b32 	%r1119, %r1116, %r1117, 28;
	mov.b64 	%rd486, {%r1119, %r1118};
	shf.l.wrap.b32 	%r1120, %r1116, %r1117, 30;
	shf.l.wrap.b32 	%r1121, %r1117, %r1116, 30;
	mov.b64 	%rd487, {%r1121, %r1120};
	xor.b64  	%rd488, %rd487, %rd486;
	shf.l.wrap.b32 	%r1122, %r1116, %r1117, 25;
	shf.l.wrap.b32 	%r1123, %r1117, %r1116, 25;
	mov.b64 	%rd489, {%r1123, %r1122};
	xor.b64  	%rd490, %rd488, %rd489;
	xor.b64  	%rd491, %rd472, %rd8936;
	xor.b64  	%rd492, %rd472, %rd448;
	and.b64  	%rd493, %rd492, %rd491;
	xor.b64  	%rd494, %rd493, %rd472;
	add.s64 	%rd495, %rd484, %rd494;
	add.s64 	%rd496, %rd495, %rd490;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1124,%dummy}, %rd485;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1125}, %rd485;
	}
	shf.r.wrap.b32 	%r1126, %r1125, %r1124, 14;
	shf.r.wrap.b32 	%r1127, %r1124, %r1125, 14;
	mov.b64 	%rd497, {%r1127, %r1126};
	shf.r.wrap.b32 	%r1128, %r1125, %r1124, 18;
	shf.r.wrap.b32 	%r1129, %r1124, %r1125, 18;
	mov.b64 	%rd498, {%r1129, %r1128};
	xor.b64  	%rd499, %rd498, %rd497;
	shf.l.wrap.b32 	%r1130, %r1124, %r1125, 23;
	shf.l.wrap.b32 	%r1131, %r1125, %r1124, 23;
	mov.b64 	%rd500, {%r1131, %r1130};
	xor.b64  	%rd501, %rd499, %rd500;
	xor.b64  	%rd502, %rd461, %rd437;
	and.b64  	%rd503, %rd485, %rd502;
	xor.b64  	%rd504, %rd503, %rd437;
	add.s64 	%rd505, %rd412, %rd8932;
	add.s64 	%rd506, %rd505, %rd8819;
	add.s64 	%rd507, %rd506, %rd504;
	add.s64 	%rd508, %rd507, %rd501;
	add.s64 	%rd509, %rd508, %rd8936;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1132,%dummy}, %rd496;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1133}, %rd496;
	}
	shf.r.wrap.b32 	%r1134, %r1133, %r1132, 28;
	shf.r.wrap.b32 	%r1135, %r1132, %r1133, 28;
	mov.b64 	%rd510, {%r1135, %r1134};
	shf.l.wrap.b32 	%r1136, %r1132, %r1133, 30;
	shf.l.wrap.b32 	%r1137, %r1133, %r1132, 30;
	mov.b64 	%rd511, {%r1137, %r1136};
	xor.b64  	%rd512, %rd511, %rd510;
	shf.l.wrap.b32 	%r1138, %r1132, %r1133, 25;
	shf.l.wrap.b32 	%r1139, %r1133, %r1132, 25;
	mov.b64 	%rd513, {%r1139, %r1138};
	xor.b64  	%rd514, %rd512, %rd513;
	xor.b64  	%rd515, %rd496, %rd448;
	xor.b64  	%rd516, %rd496, %rd472;
	and.b64  	%rd517, %rd516, %rd515;
	xor.b64  	%rd518, %rd517, %rd496;
	add.s64 	%rd519, %rd508, %rd518;
	add.s64 	%rd520, %rd519, %rd514;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1140,%dummy}, %rd509;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1141}, %rd509;
	}
	shf.r.wrap.b32 	%r1142, %r1141, %r1140, 14;
	shf.r.wrap.b32 	%r1143, %r1140, %r1141, 14;
	mov.b64 	%rd521, {%r1143, %r1142};
	shf.r.wrap.b32 	%r1144, %r1141, %r1140, 18;
	shf.r.wrap.b32 	%r1145, %r1140, %r1141, 18;
	mov.b64 	%rd522, {%r1145, %r1144};
	xor.b64  	%rd523, %rd522, %rd521;
	shf.l.wrap.b32 	%r1146, %r1140, %r1141, 23;
	shf.l.wrap.b32 	%r1147, %r1141, %r1140, 23;
	mov.b64 	%rd524, {%r1147, %r1146};
	xor.b64  	%rd525, %rd523, %rd524;
	xor.b64  	%rd526, %rd485, %rd461;
	and.b64  	%rd527, %rd509, %rd526;
	xor.b64  	%rd528, %rd527, %rd461;
	add.s64 	%rd529, %rd437, %rd413;
	add.s64 	%rd530, %rd529, %rd8820;
	add.s64 	%rd531, %rd530, %rd528;
	add.s64 	%rd532, %rd531, %rd525;
	add.s64 	%rd533, %rd532, %rd448;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1148,%dummy}, %rd520;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1149}, %rd520;
	}
	shf.r.wrap.b32 	%r1150, %r1149, %r1148, 28;
	shf.r.wrap.b32 	%r1151, %r1148, %r1149, 28;
	mov.b64 	%rd534, {%r1151, %r1150};
	shf.l.wrap.b32 	%r1152, %r1148, %r1149, 30;
	shf.l.wrap.b32 	%r1153, %r1149, %r1148, 30;
	mov.b64 	%rd535, {%r1153, %r1152};
	xor.b64  	%rd536, %rd535, %rd534;
	shf.l.wrap.b32 	%r1154, %r1148, %r1149, 25;
	shf.l.wrap.b32 	%r1155, %r1149, %r1148, 25;
	mov.b64 	%rd537, {%r1155, %r1154};
	xor.b64  	%rd538, %rd536, %rd537;
	xor.b64  	%rd539, %rd520, %rd472;
	xor.b64  	%rd540, %rd520, %rd496;
	and.b64  	%rd541, %rd540, %rd539;
	xor.b64  	%rd542, %rd541, %rd520;
	add.s64 	%rd543, %rd532, %rd542;
	add.s64 	%rd544, %rd543, %rd538;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1156,%dummy}, %rd533;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1157}, %rd533;
	}
	shf.r.wrap.b32 	%r1158, %r1157, %r1156, 14;
	shf.r.wrap.b32 	%r1159, %r1156, %r1157, 14;
	mov.b64 	%rd545, {%r1159, %r1158};
	shf.r.wrap.b32 	%r1160, %r1157, %r1156, 18;
	shf.r.wrap.b32 	%r1161, %r1156, %r1157, 18;
	mov.b64 	%rd546, {%r1161, %r1160};
	xor.b64  	%rd547, %rd546, %rd545;
	shf.l.wrap.b32 	%r1162, %r1156, %r1157, 23;
	shf.l.wrap.b32 	%r1163, %r1157, %r1156, 23;
	mov.b64 	%rd548, {%r1163, %r1162};
	xor.b64  	%rd549, %rd547, %rd548;
	xor.b64  	%rd550, %rd509, %rd485;
	and.b64  	%rd551, %rd533, %rd550;
	xor.b64  	%rd552, %rd551, %rd485;
	add.s64 	%rd553, %rd461, %rd414;
	add.s64 	%rd554, %rd553, %rd8821;
	add.s64 	%rd555, %rd554, %rd552;
	add.s64 	%rd556, %rd555, %rd549;
	add.s64 	%rd557, %rd556, %rd472;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1164,%dummy}, %rd544;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1165}, %rd544;
	}
	shf.r.wrap.b32 	%r1166, %r1165, %r1164, 28;
	shf.r.wrap.b32 	%r1167, %r1164, %r1165, 28;
	mov.b64 	%rd558, {%r1167, %r1166};
	shf.l.wrap.b32 	%r1168, %r1164, %r1165, 30;
	shf.l.wrap.b32 	%r1169, %r1165, %r1164, 30;
	mov.b64 	%rd559, {%r1169, %r1168};
	xor.b64  	%rd560, %rd559, %rd558;
	shf.l.wrap.b32 	%r1170, %r1164, %r1165, 25;
	shf.l.wrap.b32 	%r1171, %r1165, %r1164, 25;
	mov.b64 	%rd561, {%r1171, %r1170};
	xor.b64  	%rd562, %rd560, %rd561;
	xor.b64  	%rd563, %rd544, %rd496;
	xor.b64  	%rd564, %rd544, %rd520;
	and.b64  	%rd565, %rd564, %rd563;
	xor.b64  	%rd566, %rd565, %rd544;
	add.s64 	%rd567, %rd556, %rd566;
	add.s64 	%rd568, %rd567, %rd562;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1172,%dummy}, %rd557;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1173}, %rd557;
	}
	shf.r.wrap.b32 	%r1174, %r1173, %r1172, 14;
	shf.r.wrap.b32 	%r1175, %r1172, %r1173, 14;
	mov.b64 	%rd569, {%r1175, %r1174};
	shf.r.wrap.b32 	%r1176, %r1173, %r1172, 18;
	shf.r.wrap.b32 	%r1177, %r1172, %r1173, 18;
	mov.b64 	%rd570, {%r1177, %r1176};
	xor.b64  	%rd571, %rd570, %rd569;
	shf.l.wrap.b32 	%r1178, %r1172, %r1173, 23;
	shf.l.wrap.b32 	%r1179, %r1173, %r1172, 23;
	mov.b64 	%rd572, {%r1179, %r1178};
	xor.b64  	%rd573, %rd571, %rd572;
	xor.b64  	%rd574, %rd533, %rd509;
	and.b64  	%rd575, %rd557, %rd574;
	xor.b64  	%rd576, %rd575, %rd509;
	add.s64 	%rd577, %rd485, %rd415;
	add.s64 	%rd578, %rd577, %rd8822;
	add.s64 	%rd579, %rd578, %rd576;
	add.s64 	%rd580, %rd579, %rd573;
	add.s64 	%rd581, %rd580, %rd496;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1180,%dummy}, %rd568;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1181}, %rd568;
	}
	shf.r.wrap.b32 	%r1182, %r1181, %r1180, 28;
	shf.r.wrap.b32 	%r1183, %r1180, %r1181, 28;
	mov.b64 	%rd582, {%r1183, %r1182};
	shf.l.wrap.b32 	%r1184, %r1180, %r1181, 30;
	shf.l.wrap.b32 	%r1185, %r1181, %r1180, 30;
	mov.b64 	%rd583, {%r1185, %r1184};
	xor.b64  	%rd584, %rd583, %rd582;
	shf.l.wrap.b32 	%r1186, %r1180, %r1181, 25;
	shf.l.wrap.b32 	%r1187, %r1181, %r1180, 25;
	mov.b64 	%rd585, {%r1187, %r1186};
	xor.b64  	%rd586, %rd584, %rd585;
	xor.b64  	%rd587, %rd568, %rd520;
	xor.b64  	%rd588, %rd568, %rd544;
	and.b64  	%rd589, %rd588, %rd587;
	xor.b64  	%rd590, %rd589, %rd568;
	add.s64 	%rd591, %rd580, %rd590;
	add.s64 	%rd592, %rd591, %rd586;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1188,%dummy}, %rd581;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1189}, %rd581;
	}
	shf.r.wrap.b32 	%r1190, %r1189, %r1188, 14;
	shf.r.wrap.b32 	%r1191, %r1188, %r1189, 14;
	mov.b64 	%rd593, {%r1191, %r1190};
	shf.r.wrap.b32 	%r1192, %r1189, %r1188, 18;
	shf.r.wrap.b32 	%r1193, %r1188, %r1189, 18;
	mov.b64 	%rd594, {%r1193, %r1192};
	xor.b64  	%rd595, %rd594, %rd593;
	shf.l.wrap.b32 	%r1194, %r1188, %r1189, 23;
	shf.l.wrap.b32 	%r1195, %r1189, %r1188, 23;
	mov.b64 	%rd596, {%r1195, %r1194};
	xor.b64  	%rd597, %rd595, %rd596;
	xor.b64  	%rd598, %rd557, %rd533;
	and.b64  	%rd599, %rd581, %rd598;
	xor.b64  	%rd600, %rd599, %rd533;
	add.s64 	%rd601, %rd509, %rd416;
	add.s64 	%rd602, %rd601, %rd8838;
	add.s64 	%rd603, %rd602, %rd600;
	add.s64 	%rd604, %rd603, %rd597;
	add.s64 	%rd605, %rd604, %rd520;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1196,%dummy}, %rd592;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1197}, %rd592;
	}
	shf.r.wrap.b32 	%r1198, %r1197, %r1196, 28;
	shf.r.wrap.b32 	%r1199, %r1196, %r1197, 28;
	mov.b64 	%rd606, {%r1199, %r1198};
	shf.l.wrap.b32 	%r1200, %r1196, %r1197, 30;
	shf.l.wrap.b32 	%r1201, %r1197, %r1196, 30;
	mov.b64 	%rd607, {%r1201, %r1200};
	xor.b64  	%rd608, %rd607, %rd606;
	shf.l.wrap.b32 	%r1202, %r1196, %r1197, 25;
	shf.l.wrap.b32 	%r1203, %r1197, %r1196, 25;
	mov.b64 	%rd609, {%r1203, %r1202};
	xor.b64  	%rd610, %rd608, %rd609;
	xor.b64  	%rd611, %rd592, %rd544;
	xor.b64  	%rd612, %rd592, %rd568;
	and.b64  	%rd613, %rd612, %rd611;
	xor.b64  	%rd614, %rd613, %rd592;
	add.s64 	%rd615, %rd604, %rd614;
	add.s64 	%rd616, %rd615, %rd610;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1204,%dummy}, %rd605;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1205}, %rd605;
	}
	shf.r.wrap.b32 	%r1206, %r1205, %r1204, 14;
	shf.r.wrap.b32 	%r1207, %r1204, %r1205, 14;
	mov.b64 	%rd617, {%r1207, %r1206};
	shf.r.wrap.b32 	%r1208, %r1205, %r1204, 18;
	shf.r.wrap.b32 	%r1209, %r1204, %r1205, 18;
	mov.b64 	%rd618, {%r1209, %r1208};
	xor.b64  	%rd619, %rd618, %rd617;
	shf.l.wrap.b32 	%r1210, %r1204, %r1205, 23;
	shf.l.wrap.b32 	%r1211, %r1205, %r1204, 23;
	mov.b64 	%rd620, {%r1211, %r1210};
	xor.b64  	%rd621, %rd619, %rd620;
	xor.b64  	%rd622, %rd581, %rd557;
	and.b64  	%rd623, %rd605, %rd622;
	xor.b64  	%rd624, %rd623, %rd557;
	add.s64 	%rd625, %rd533, %rd417;
	add.s64 	%rd626, %rd625, %rd8839;
	add.s64 	%rd627, %rd626, %rd624;
	add.s64 	%rd628, %rd627, %rd621;
	add.s64 	%rd629, %rd628, %rd544;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1212,%dummy}, %rd616;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1213}, %rd616;
	}
	shf.r.wrap.b32 	%r1214, %r1213, %r1212, 28;
	shf.r.wrap.b32 	%r1215, %r1212, %r1213, 28;
	mov.b64 	%rd630, {%r1215, %r1214};
	shf.l.wrap.b32 	%r1216, %r1212, %r1213, 30;
	shf.l.wrap.b32 	%r1217, %r1213, %r1212, 30;
	mov.b64 	%rd631, {%r1217, %r1216};
	xor.b64  	%rd632, %rd631, %rd630;
	shf.l.wrap.b32 	%r1218, %r1212, %r1213, 25;
	shf.l.wrap.b32 	%r1219, %r1213, %r1212, 25;
	mov.b64 	%rd633, {%r1219, %r1218};
	xor.b64  	%rd634, %rd632, %rd633;
	xor.b64  	%rd635, %rd616, %rd568;
	xor.b64  	%rd636, %rd616, %rd592;
	and.b64  	%rd637, %rd636, %rd635;
	xor.b64  	%rd638, %rd637, %rd616;
	add.s64 	%rd639, %rd628, %rd638;
	add.s64 	%rd640, %rd639, %rd634;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1220,%dummy}, %rd629;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1221}, %rd629;
	}
	shf.r.wrap.b32 	%r1222, %r1221, %r1220, 14;
	shf.r.wrap.b32 	%r1223, %r1220, %r1221, 14;
	mov.b64 	%rd641, {%r1223, %r1222};
	shf.r.wrap.b32 	%r1224, %r1221, %r1220, 18;
	shf.r.wrap.b32 	%r1225, %r1220, %r1221, 18;
	mov.b64 	%rd642, {%r1225, %r1224};
	xor.b64  	%rd643, %rd642, %rd641;
	shf.l.wrap.b32 	%r1226, %r1220, %r1221, 23;
	shf.l.wrap.b32 	%r1227, %r1221, %r1220, 23;
	mov.b64 	%rd644, {%r1227, %r1226};
	xor.b64  	%rd645, %rd643, %rd644;
	xor.b64  	%rd646, %rd605, %rd581;
	and.b64  	%rd647, %rd629, %rd646;
	xor.b64  	%rd648, %rd647, %rd581;
	add.s64 	%rd649, %rd557, %rd418;
	add.s64 	%rd650, %rd649, %rd8840;
	add.s64 	%rd651, %rd650, %rd648;
	add.s64 	%rd652, %rd651, %rd645;
	add.s64 	%rd653, %rd652, %rd568;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1228,%dummy}, %rd640;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1229}, %rd640;
	}
	shf.r.wrap.b32 	%r1230, %r1229, %r1228, 28;
	shf.r.wrap.b32 	%r1231, %r1228, %r1229, 28;
	mov.b64 	%rd654, {%r1231, %r1230};
	shf.l.wrap.b32 	%r1232, %r1228, %r1229, 30;
	shf.l.wrap.b32 	%r1233, %r1229, %r1228, 30;
	mov.b64 	%rd655, {%r1233, %r1232};
	xor.b64  	%rd656, %rd655, %rd654;
	shf.l.wrap.b32 	%r1234, %r1228, %r1229, 25;
	shf.l.wrap.b32 	%r1235, %r1229, %r1228, 25;
	mov.b64 	%rd657, {%r1235, %r1234};
	xor.b64  	%rd658, %rd656, %rd657;
	xor.b64  	%rd659, %rd640, %rd592;
	xor.b64  	%rd660, %rd640, %rd616;
	and.b64  	%rd661, %rd660, %rd659;
	xor.b64  	%rd662, %rd661, %rd640;
	add.s64 	%rd663, %rd652, %rd662;
	add.s64 	%rd664, %rd663, %rd658;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1236,%dummy}, %rd653;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1237}, %rd653;
	}
	shf.r.wrap.b32 	%r1238, %r1237, %r1236, 14;
	shf.r.wrap.b32 	%r1239, %r1236, %r1237, 14;
	mov.b64 	%rd665, {%r1239, %r1238};
	shf.r.wrap.b32 	%r1240, %r1237, %r1236, 18;
	shf.r.wrap.b32 	%r1241, %r1236, %r1237, 18;
	mov.b64 	%rd666, {%r1241, %r1240};
	xor.b64  	%rd667, %rd666, %rd665;
	shf.l.wrap.b32 	%r1242, %r1236, %r1237, 23;
	shf.l.wrap.b32 	%r1243, %r1237, %r1236, 23;
	mov.b64 	%rd668, {%r1243, %r1242};
	xor.b64  	%rd669, %rd667, %rd668;
	xor.b64  	%rd670, %rd629, %rd605;
	and.b64  	%rd671, %rd653, %rd670;
	xor.b64  	%rd672, %rd671, %rd605;
	add.s64 	%rd673, %rd581, %rd419;
	add.s64 	%rd674, %rd673, %rd8841;
	add.s64 	%rd675, %rd674, %rd672;
	add.s64 	%rd676, %rd675, %rd669;
	add.s64 	%rd677, %rd676, %rd592;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1244,%dummy}, %rd664;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1245}, %rd664;
	}
	shf.r.wrap.b32 	%r1246, %r1245, %r1244, 28;
	shf.r.wrap.b32 	%r1247, %r1244, %r1245, 28;
	mov.b64 	%rd678, {%r1247, %r1246};
	shf.l.wrap.b32 	%r1248, %r1244, %r1245, 30;
	shf.l.wrap.b32 	%r1249, %r1245, %r1244, 30;
	mov.b64 	%rd679, {%r1249, %r1248};
	xor.b64  	%rd680, %rd679, %rd678;
	shf.l.wrap.b32 	%r1250, %r1244, %r1245, 25;
	shf.l.wrap.b32 	%r1251, %r1245, %r1244, 25;
	mov.b64 	%rd681, {%r1251, %r1250};
	xor.b64  	%rd682, %rd680, %rd681;
	xor.b64  	%rd683, %rd664, %rd616;
	xor.b64  	%rd684, %rd664, %rd640;
	and.b64  	%rd685, %rd684, %rd683;
	xor.b64  	%rd686, %rd685, %rd664;
	add.s64 	%rd687, %rd676, %rd686;
	add.s64 	%rd688, %rd687, %rd682;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1252,%dummy}, %rd677;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1253}, %rd677;
	}
	shf.r.wrap.b32 	%r1254, %r1253, %r1252, 14;
	shf.r.wrap.b32 	%r1255, %r1252, %r1253, 14;
	mov.b64 	%rd689, {%r1255, %r1254};
	shf.r.wrap.b32 	%r1256, %r1253, %r1252, 18;
	shf.r.wrap.b32 	%r1257, %r1252, %r1253, 18;
	mov.b64 	%rd690, {%r1257, %r1256};
	xor.b64  	%rd691, %rd690, %rd689;
	shf.l.wrap.b32 	%r1258, %r1252, %r1253, 23;
	shf.l.wrap.b32 	%r1259, %r1253, %r1252, 23;
	mov.b64 	%rd692, {%r1259, %r1258};
	xor.b64  	%rd693, %rd691, %rd692;
	xor.b64  	%rd694, %rd653, %rd629;
	and.b64  	%rd695, %rd677, %rd694;
	xor.b64  	%rd696, %rd695, %rd629;
	add.s64 	%rd697, %rd605, %rd420;
	add.s64 	%rd698, %rd697, %rd8853;
	add.s64 	%rd699, %rd698, %rd696;
	add.s64 	%rd700, %rd699, %rd693;
	add.s64 	%rd701, %rd700, %rd616;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1260,%dummy}, %rd688;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1261}, %rd688;
	}
	shf.r.wrap.b32 	%r1262, %r1261, %r1260, 28;
	shf.r.wrap.b32 	%r1263, %r1260, %r1261, 28;
	mov.b64 	%rd702, {%r1263, %r1262};
	shf.l.wrap.b32 	%r1264, %r1260, %r1261, 30;
	shf.l.wrap.b32 	%r1265, %r1261, %r1260, 30;
	mov.b64 	%rd703, {%r1265, %r1264};
	xor.b64  	%rd704, %rd703, %rd702;
	shf.l.wrap.b32 	%r1266, %r1260, %r1261, 25;
	shf.l.wrap.b32 	%r1267, %r1261, %r1260, 25;
	mov.b64 	%rd705, {%r1267, %r1266};
	xor.b64  	%rd706, %rd704, %rd705;
	xor.b64  	%rd707, %rd688, %rd640;
	xor.b64  	%rd708, %rd688, %rd664;
	and.b64  	%rd709, %rd708, %rd707;
	xor.b64  	%rd710, %rd709, %rd688;
	add.s64 	%rd711, %rd700, %rd710;
	add.s64 	%rd712, %rd711, %rd706;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1268,%dummy}, %rd701;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1269}, %rd701;
	}
	shf.r.wrap.b32 	%r1270, %r1269, %r1268, 14;
	shf.r.wrap.b32 	%r1271, %r1268, %r1269, 14;
	mov.b64 	%rd713, {%r1271, %r1270};
	shf.r.wrap.b32 	%r1272, %r1269, %r1268, 18;
	shf.r.wrap.b32 	%r1273, %r1268, %r1269, 18;
	mov.b64 	%rd714, {%r1273, %r1272};
	xor.b64  	%rd715, %rd714, %rd713;
	shf.l.wrap.b32 	%r1274, %r1268, %r1269, 23;
	shf.l.wrap.b32 	%r1275, %r1269, %r1268, 23;
	mov.b64 	%rd716, {%r1275, %r1274};
	xor.b64  	%rd717, %rd715, %rd716;
	xor.b64  	%rd718, %rd677, %rd653;
	and.b64  	%rd719, %rd701, %rd718;
	xor.b64  	%rd720, %rd719, %rd653;
	add.s64 	%rd721, %rd629, %rd421;
	add.s64 	%rd722, %rd721, %rd8854;
	add.s64 	%rd723, %rd722, %rd720;
	add.s64 	%rd724, %rd723, %rd717;
	add.s64 	%rd725, %rd724, %rd640;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1276,%dummy}, %rd712;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1277}, %rd712;
	}
	shf.r.wrap.b32 	%r1278, %r1277, %r1276, 28;
	shf.r.wrap.b32 	%r1279, %r1276, %r1277, 28;
	mov.b64 	%rd726, {%r1279, %r1278};
	shf.l.wrap.b32 	%r1280, %r1276, %r1277, 30;
	shf.l.wrap.b32 	%r1281, %r1277, %r1276, 30;
	mov.b64 	%rd727, {%r1281, %r1280};
	xor.b64  	%rd728, %rd727, %rd726;
	shf.l.wrap.b32 	%r1282, %r1276, %r1277, 25;
	shf.l.wrap.b32 	%r1283, %r1277, %r1276, 25;
	mov.b64 	%rd729, {%r1283, %r1282};
	xor.b64  	%rd730, %rd728, %rd729;
	xor.b64  	%rd731, %rd712, %rd664;
	xor.b64  	%rd732, %rd712, %rd688;
	and.b64  	%rd733, %rd732, %rd731;
	xor.b64  	%rd734, %rd733, %rd712;
	add.s64 	%rd735, %rd724, %rd734;
	add.s64 	%rd736, %rd735, %rd730;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1284,%dummy}, %rd725;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1285}, %rd725;
	}
	shf.r.wrap.b32 	%r1286, %r1285, %r1284, 14;
	shf.r.wrap.b32 	%r1287, %r1284, %r1285, 14;
	mov.b64 	%rd737, {%r1287, %r1286};
	shf.r.wrap.b32 	%r1288, %r1285, %r1284, 18;
	shf.r.wrap.b32 	%r1289, %r1284, %r1285, 18;
	mov.b64 	%rd738, {%r1289, %r1288};
	xor.b64  	%rd739, %rd738, %rd737;
	shf.l.wrap.b32 	%r1290, %r1284, %r1285, 23;
	shf.l.wrap.b32 	%r1291, %r1285, %r1284, 23;
	mov.b64 	%rd740, {%r1291, %r1290};
	xor.b64  	%rd741, %rd739, %rd740;
	xor.b64  	%rd742, %rd701, %rd677;
	and.b64  	%rd743, %rd725, %rd742;
	xor.b64  	%rd744, %rd743, %rd677;
	add.s64 	%rd745, %rd653, %rd422;
	add.s64 	%rd746, %rd745, %rd8855;
	add.s64 	%rd747, %rd746, %rd744;
	add.s64 	%rd748, %rd747, %rd741;
	add.s64 	%rd749, %rd748, %rd664;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1292,%dummy}, %rd736;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1293}, %rd736;
	}
	shf.r.wrap.b32 	%r1294, %r1293, %r1292, 28;
	shf.r.wrap.b32 	%r1295, %r1292, %r1293, 28;
	mov.b64 	%rd750, {%r1295, %r1294};
	shf.l.wrap.b32 	%r1296, %r1292, %r1293, 30;
	shf.l.wrap.b32 	%r1297, %r1293, %r1292, 30;
	mov.b64 	%rd751, {%r1297, %r1296};
	xor.b64  	%rd752, %rd751, %rd750;
	shf.l.wrap.b32 	%r1298, %r1292, %r1293, 25;
	shf.l.wrap.b32 	%r1299, %r1293, %r1292, 25;
	mov.b64 	%rd753, {%r1299, %r1298};
	xor.b64  	%rd754, %rd752, %rd753;
	xor.b64  	%rd755, %rd736, %rd688;
	xor.b64  	%rd756, %rd736, %rd712;
	and.b64  	%rd757, %rd756, %rd755;
	xor.b64  	%rd758, %rd757, %rd736;
	add.s64 	%rd759, %rd748, %rd758;
	add.s64 	%rd760, %rd759, %rd754;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1300,%dummy}, %rd749;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1301}, %rd749;
	}
	shf.r.wrap.b32 	%r1302, %r1301, %r1300, 14;
	shf.r.wrap.b32 	%r1303, %r1300, %r1301, 14;
	mov.b64 	%rd761, {%r1303, %r1302};
	shf.r.wrap.b32 	%r1304, %r1301, %r1300, 18;
	shf.r.wrap.b32 	%r1305, %r1300, %r1301, 18;
	mov.b64 	%rd762, {%r1305, %r1304};
	xor.b64  	%rd763, %rd762, %rd761;
	shf.l.wrap.b32 	%r1306, %r1300, %r1301, 23;
	shf.l.wrap.b32 	%r1307, %r1301, %r1300, 23;
	mov.b64 	%rd764, {%r1307, %r1306};
	xor.b64  	%rd765, %rd763, %rd764;
	xor.b64  	%rd766, %rd725, %rd701;
	and.b64  	%rd767, %rd749, %rd766;
	xor.b64  	%rd768, %rd767, %rd701;
	add.s64 	%rd769, %rd677, %rd423;
	add.s64 	%rd770, %rd769, %rd8856;
	add.s64 	%rd771, %rd770, %rd768;
	add.s64 	%rd772, %rd771, %rd765;
	add.s64 	%rd773, %rd772, %rd688;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1308,%dummy}, %rd760;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1309}, %rd760;
	}
	shf.r.wrap.b32 	%r1310, %r1309, %r1308, 28;
	shf.r.wrap.b32 	%r1311, %r1308, %r1309, 28;
	mov.b64 	%rd774, {%r1311, %r1310};
	shf.l.wrap.b32 	%r1312, %r1308, %r1309, 30;
	shf.l.wrap.b32 	%r1313, %r1309, %r1308, 30;
	mov.b64 	%rd775, {%r1313, %r1312};
	xor.b64  	%rd776, %rd775, %rd774;
	shf.l.wrap.b32 	%r1314, %r1308, %r1309, 25;
	shf.l.wrap.b32 	%r1315, %r1309, %r1308, 25;
	mov.b64 	%rd777, {%r1315, %r1314};
	xor.b64  	%rd778, %rd776, %rd777;
	xor.b64  	%rd779, %rd760, %rd712;
	xor.b64  	%rd780, %rd760, %rd736;
	and.b64  	%rd781, %rd780, %rd779;
	xor.b64  	%rd782, %rd781, %rd760;
	add.s64 	%rd783, %rd772, %rd782;
	add.s64 	%rd784, %rd783, %rd778;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1316,%dummy}, %rd773;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1317}, %rd773;
	}
	shf.r.wrap.b32 	%r1318, %r1317, %r1316, 14;
	shf.r.wrap.b32 	%r1319, %r1316, %r1317, 14;
	mov.b64 	%rd785, {%r1319, %r1318};
	shf.r.wrap.b32 	%r1320, %r1317, %r1316, 18;
	shf.r.wrap.b32 	%r1321, %r1316, %r1317, 18;
	mov.b64 	%rd786, {%r1321, %r1320};
	xor.b64  	%rd787, %rd786, %rd785;
	shf.l.wrap.b32 	%r1322, %r1316, %r1317, 23;
	shf.l.wrap.b32 	%r1323, %r1317, %r1316, 23;
	mov.b64 	%rd788, {%r1323, %r1322};
	xor.b64  	%rd789, %rd787, %rd788;
	xor.b64  	%rd790, %rd749, %rd725;
	and.b64  	%rd791, %rd773, %rd790;
	xor.b64  	%rd792, %rd791, %rd725;
	add.s64 	%rd793, %rd701, %rd424;
	add.s64 	%rd794, %rd793, %rd8862;
	add.s64 	%rd795, %rd794, %rd792;
	add.s64 	%rd796, %rd795, %rd789;
	add.s64 	%rd797, %rd796, %rd712;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1324,%dummy}, %rd784;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1325}, %rd784;
	}
	shf.r.wrap.b32 	%r1326, %r1325, %r1324, 28;
	shf.r.wrap.b32 	%r1327, %r1324, %r1325, 28;
	mov.b64 	%rd798, {%r1327, %r1326};
	shf.l.wrap.b32 	%r1328, %r1324, %r1325, 30;
	shf.l.wrap.b32 	%r1329, %r1325, %r1324, 30;
	mov.b64 	%rd799, {%r1329, %r1328};
	xor.b64  	%rd800, %rd799, %rd798;
	shf.l.wrap.b32 	%r1330, %r1324, %r1325, 25;
	shf.l.wrap.b32 	%r1331, %r1325, %r1324, 25;
	mov.b64 	%rd801, {%r1331, %r1330};
	xor.b64  	%rd802, %rd800, %rd801;
	xor.b64  	%rd803, %rd784, %rd736;
	xor.b64  	%rd804, %rd784, %rd760;
	and.b64  	%rd805, %rd804, %rd803;
	xor.b64  	%rd806, %rd805, %rd784;
	add.s64 	%rd807, %rd796, %rd806;
	add.s64 	%rd808, %rd807, %rd802;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1332,%dummy}, %rd423;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1333}, %rd423;
	}
	shf.r.wrap.b32 	%r1334, %r1333, %r1332, 19;
	shf.r.wrap.b32 	%r1335, %r1332, %r1333, 19;
	mov.b64 	%rd809, {%r1335, %r1334};
	shf.l.wrap.b32 	%r1336, %r1332, %r1333, 3;
	shf.l.wrap.b32 	%r1337, %r1333, %r1332, 3;
	mov.b64 	%rd810, {%r1337, %r1336};
	shr.u64 	%rd811, %rd423, 6;
	xor.b64  	%rd812, %rd809, %rd811;
	xor.b64  	%rd813, %rd812, %rd810;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1338,%dummy}, %rd410;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1339}, %rd410;
	}
	shf.r.wrap.b32 	%r1340, %r1339, %r1338, 1;
	shf.r.wrap.b32 	%r1341, %r1338, %r1339, 1;
	mov.b64 	%rd814, {%r1341, %r1340};
	shf.r.wrap.b32 	%r1342, %r1339, %r1338, 8;
	shf.r.wrap.b32 	%r1343, %r1338, %r1339, 8;
	mov.b64 	%rd815, {%r1343, %r1342};
	shr.u64 	%rd816, %rd410, 7;
	xor.b64  	%rd817, %rd814, %rd816;
	xor.b64  	%rd818, %rd817, %rd815;
	add.s64 	%rd819, %rd418, %rd409;
	add.s64 	%rd820, %rd819, %rd813;
	add.s64 	%rd821, %rd820, %rd818;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1344,%dummy}, %rd424;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1345}, %rd424;
	}
	shf.r.wrap.b32 	%r1346, %r1345, %r1344, 19;
	shf.r.wrap.b32 	%r1347, %r1344, %r1345, 19;
	mov.b64 	%rd822, {%r1347, %r1346};
	shf.l.wrap.b32 	%r1348, %r1344, %r1345, 3;
	shf.l.wrap.b32 	%r1349, %r1345, %r1344, 3;
	mov.b64 	%rd823, {%r1349, %r1348};
	shr.u64 	%rd824, %rd424, 6;
	xor.b64  	%rd825, %rd822, %rd824;
	xor.b64  	%rd826, %rd825, %rd823;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1350,%dummy}, %rd411;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1351}, %rd411;
	}
	shf.r.wrap.b32 	%r1352, %r1351, %r1350, 1;
	shf.r.wrap.b32 	%r1353, %r1350, %r1351, 1;
	mov.b64 	%rd827, {%r1353, %r1352};
	shf.r.wrap.b32 	%r1354, %r1351, %r1350, 8;
	shf.r.wrap.b32 	%r1355, %r1350, %r1351, 8;
	mov.b64 	%rd828, {%r1355, %r1354};
	shr.u64 	%rd829, %rd411, 7;
	xor.b64  	%rd830, %rd827, %rd829;
	xor.b64  	%rd831, %rd830, %rd828;
	add.s64 	%rd832, %rd419, %rd410;
	add.s64 	%rd833, %rd832, %rd826;
	add.s64 	%rd834, %rd833, %rd831;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1356,%dummy}, %rd821;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1357}, %rd821;
	}
	shf.r.wrap.b32 	%r1358, %r1357, %r1356, 19;
	shf.r.wrap.b32 	%r1359, %r1356, %r1357, 19;
	mov.b64 	%rd835, {%r1359, %r1358};
	shf.l.wrap.b32 	%r1360, %r1356, %r1357, 3;
	shf.l.wrap.b32 	%r1361, %r1357, %r1356, 3;
	mov.b64 	%rd836, {%r1361, %r1360};
	shr.u64 	%rd837, %rd821, 6;
	xor.b64  	%rd838, %rd835, %rd837;
	xor.b64  	%rd839, %rd838, %rd836;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1362,%dummy}, %rd412;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1363}, %rd412;
	}
	shf.r.wrap.b32 	%r1364, %r1363, %r1362, 1;
	shf.r.wrap.b32 	%r1365, %r1362, %r1363, 1;
	mov.b64 	%rd840, {%r1365, %r1364};
	shf.r.wrap.b32 	%r1366, %r1363, %r1362, 8;
	shf.r.wrap.b32 	%r1367, %r1362, %r1363, 8;
	mov.b64 	%rd841, {%r1367, %r1366};
	shr.u64 	%rd842, %rd412, 7;
	xor.b64  	%rd843, %rd840, %rd842;
	xor.b64  	%rd844, %rd843, %rd841;
	add.s64 	%rd845, %rd420, %rd411;
	add.s64 	%rd846, %rd845, %rd839;
	add.s64 	%rd847, %rd846, %rd844;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1368,%dummy}, %rd834;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1369}, %rd834;
	}
	shf.r.wrap.b32 	%r1370, %r1369, %r1368, 19;
	shf.r.wrap.b32 	%r1371, %r1368, %r1369, 19;
	mov.b64 	%rd848, {%r1371, %r1370};
	shf.l.wrap.b32 	%r1372, %r1368, %r1369, 3;
	shf.l.wrap.b32 	%r1373, %r1369, %r1368, 3;
	mov.b64 	%rd849, {%r1373, %r1372};
	shr.u64 	%rd850, %rd834, 6;
	xor.b64  	%rd851, %rd848, %rd850;
	xor.b64  	%rd852, %rd851, %rd849;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1374,%dummy}, %rd413;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1375}, %rd413;
	}
	shf.r.wrap.b32 	%r1376, %r1375, %r1374, 1;
	shf.r.wrap.b32 	%r1377, %r1374, %r1375, 1;
	mov.b64 	%rd853, {%r1377, %r1376};
	shf.r.wrap.b32 	%r1378, %r1375, %r1374, 8;
	shf.r.wrap.b32 	%r1379, %r1374, %r1375, 8;
	mov.b64 	%rd854, {%r1379, %r1378};
	shr.u64 	%rd855, %rd413, 7;
	xor.b64  	%rd856, %rd853, %rd855;
	xor.b64  	%rd857, %rd856, %rd854;
	add.s64 	%rd858, %rd421, %rd412;
	add.s64 	%rd859, %rd858, %rd852;
	add.s64 	%rd860, %rd859, %rd857;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1380,%dummy}, %rd847;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1381}, %rd847;
	}
	shf.r.wrap.b32 	%r1382, %r1381, %r1380, 19;
	shf.r.wrap.b32 	%r1383, %r1380, %r1381, 19;
	mov.b64 	%rd861, {%r1383, %r1382};
	shf.l.wrap.b32 	%r1384, %r1380, %r1381, 3;
	shf.l.wrap.b32 	%r1385, %r1381, %r1380, 3;
	mov.b64 	%rd862, {%r1385, %r1384};
	shr.u64 	%rd863, %rd847, 6;
	xor.b64  	%rd864, %rd861, %rd863;
	xor.b64  	%rd865, %rd864, %rd862;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1386,%dummy}, %rd414;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1387}, %rd414;
	}
	shf.r.wrap.b32 	%r1388, %r1387, %r1386, 1;
	shf.r.wrap.b32 	%r1389, %r1386, %r1387, 1;
	mov.b64 	%rd866, {%r1389, %r1388};
	shf.r.wrap.b32 	%r1390, %r1387, %r1386, 8;
	shf.r.wrap.b32 	%r1391, %r1386, %r1387, 8;
	mov.b64 	%rd867, {%r1391, %r1390};
	shr.u64 	%rd868, %rd414, 7;
	xor.b64  	%rd869, %rd866, %rd868;
	xor.b64  	%rd870, %rd869, %rd867;
	add.s64 	%rd871, %rd422, %rd413;
	add.s64 	%rd872, %rd871, %rd865;
	add.s64 	%rd873, %rd872, %rd870;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1392,%dummy}, %rd860;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1393}, %rd860;
	}
	shf.r.wrap.b32 	%r1394, %r1393, %r1392, 19;
	shf.r.wrap.b32 	%r1395, %r1392, %r1393, 19;
	mov.b64 	%rd874, {%r1395, %r1394};
	shf.l.wrap.b32 	%r1396, %r1392, %r1393, 3;
	shf.l.wrap.b32 	%r1397, %r1393, %r1392, 3;
	mov.b64 	%rd875, {%r1397, %r1396};
	shr.u64 	%rd876, %rd860, 6;
	xor.b64  	%rd877, %rd874, %rd876;
	xor.b64  	%rd878, %rd877, %rd875;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1398,%dummy}, %rd415;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1399}, %rd415;
	}
	shf.r.wrap.b32 	%r1400, %r1399, %r1398, 1;
	shf.r.wrap.b32 	%r1401, %r1398, %r1399, 1;
	mov.b64 	%rd879, {%r1401, %r1400};
	shf.r.wrap.b32 	%r1402, %r1399, %r1398, 8;
	shf.r.wrap.b32 	%r1403, %r1398, %r1399, 8;
	mov.b64 	%rd880, {%r1403, %r1402};
	shr.u64 	%rd881, %rd415, 7;
	xor.b64  	%rd882, %rd879, %rd881;
	xor.b64  	%rd883, %rd882, %rd880;
	add.s64 	%rd884, %rd423, %rd414;
	add.s64 	%rd885, %rd884, %rd878;
	add.s64 	%rd886, %rd885, %rd883;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1404,%dummy}, %rd873;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1405}, %rd873;
	}
	shf.r.wrap.b32 	%r1406, %r1405, %r1404, 19;
	shf.r.wrap.b32 	%r1407, %r1404, %r1405, 19;
	mov.b64 	%rd887, {%r1407, %r1406};
	shf.l.wrap.b32 	%r1408, %r1404, %r1405, 3;
	shf.l.wrap.b32 	%r1409, %r1405, %r1404, 3;
	mov.b64 	%rd888, {%r1409, %r1408};
	shr.u64 	%rd889, %rd873, 6;
	xor.b64  	%rd890, %rd887, %rd889;
	xor.b64  	%rd891, %rd890, %rd888;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1410,%dummy}, %rd416;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1411}, %rd416;
	}
	shf.r.wrap.b32 	%r1412, %r1411, %r1410, 1;
	shf.r.wrap.b32 	%r1413, %r1410, %r1411, 1;
	mov.b64 	%rd892, {%r1413, %r1412};
	shf.r.wrap.b32 	%r1414, %r1411, %r1410, 8;
	shf.r.wrap.b32 	%r1415, %r1410, %r1411, 8;
	mov.b64 	%rd893, {%r1415, %r1414};
	shr.u64 	%rd894, %rd416, 7;
	xor.b64  	%rd895, %rd892, %rd894;
	xor.b64  	%rd896, %rd895, %rd893;
	add.s64 	%rd897, %rd424, %rd415;
	add.s64 	%rd898, %rd897, %rd891;
	add.s64 	%rd899, %rd898, %rd896;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1416,%dummy}, %rd886;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1417}, %rd886;
	}
	shf.r.wrap.b32 	%r1418, %r1417, %r1416, 19;
	shf.r.wrap.b32 	%r1419, %r1416, %r1417, 19;
	mov.b64 	%rd900, {%r1419, %r1418};
	shf.l.wrap.b32 	%r1420, %r1416, %r1417, 3;
	shf.l.wrap.b32 	%r1421, %r1417, %r1416, 3;
	mov.b64 	%rd901, {%r1421, %r1420};
	shr.u64 	%rd902, %rd886, 6;
	xor.b64  	%rd903, %rd900, %rd902;
	xor.b64  	%rd904, %rd903, %rd901;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1422,%dummy}, %rd417;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1423}, %rd417;
	}
	shf.r.wrap.b32 	%r1424, %r1423, %r1422, 1;
	shf.r.wrap.b32 	%r1425, %r1422, %r1423, 1;
	mov.b64 	%rd905, {%r1425, %r1424};
	shf.r.wrap.b32 	%r1426, %r1423, %r1422, 8;
	shf.r.wrap.b32 	%r1427, %r1422, %r1423, 8;
	mov.b64 	%rd906, {%r1427, %r1426};
	shr.u64 	%rd907, %rd417, 7;
	xor.b64  	%rd908, %rd905, %rd907;
	xor.b64  	%rd909, %rd908, %rd906;
	add.s64 	%rd910, %rd821, %rd416;
	add.s64 	%rd911, %rd910, %rd904;
	add.s64 	%rd912, %rd911, %rd909;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1428,%dummy}, %rd899;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1429}, %rd899;
	}
	shf.r.wrap.b32 	%r1430, %r1429, %r1428, 19;
	shf.r.wrap.b32 	%r1431, %r1428, %r1429, 19;
	mov.b64 	%rd913, {%r1431, %r1430};
	shf.l.wrap.b32 	%r1432, %r1428, %r1429, 3;
	shf.l.wrap.b32 	%r1433, %r1429, %r1428, 3;
	mov.b64 	%rd914, {%r1433, %r1432};
	shr.u64 	%rd915, %rd899, 6;
	xor.b64  	%rd916, %rd913, %rd915;
	xor.b64  	%rd917, %rd916, %rd914;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1434,%dummy}, %rd418;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1435}, %rd418;
	}
	shf.r.wrap.b32 	%r1436, %r1435, %r1434, 1;
	shf.r.wrap.b32 	%r1437, %r1434, %r1435, 1;
	mov.b64 	%rd918, {%r1437, %r1436};
	shf.r.wrap.b32 	%r1438, %r1435, %r1434, 8;
	shf.r.wrap.b32 	%r1439, %r1434, %r1435, 8;
	mov.b64 	%rd919, {%r1439, %r1438};
	shr.u64 	%rd920, %rd418, 7;
	xor.b64  	%rd921, %rd918, %rd920;
	xor.b64  	%rd922, %rd921, %rd919;
	add.s64 	%rd923, %rd834, %rd417;
	add.s64 	%rd924, %rd923, %rd917;
	add.s64 	%rd925, %rd924, %rd922;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1440,%dummy}, %rd912;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1441}, %rd912;
	}
	shf.r.wrap.b32 	%r1442, %r1441, %r1440, 19;
	shf.r.wrap.b32 	%r1443, %r1440, %r1441, 19;
	mov.b64 	%rd926, {%r1443, %r1442};
	shf.l.wrap.b32 	%r1444, %r1440, %r1441, 3;
	shf.l.wrap.b32 	%r1445, %r1441, %r1440, 3;
	mov.b64 	%rd927, {%r1445, %r1444};
	shr.u64 	%rd928, %rd912, 6;
	xor.b64  	%rd929, %rd926, %rd928;
	xor.b64  	%rd930, %rd929, %rd927;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1446,%dummy}, %rd419;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1447}, %rd419;
	}
	shf.r.wrap.b32 	%r1448, %r1447, %r1446, 1;
	shf.r.wrap.b32 	%r1449, %r1446, %r1447, 1;
	mov.b64 	%rd931, {%r1449, %r1448};
	shf.r.wrap.b32 	%r1450, %r1447, %r1446, 8;
	shf.r.wrap.b32 	%r1451, %r1446, %r1447, 8;
	mov.b64 	%rd932, {%r1451, %r1450};
	shr.u64 	%rd933, %rd419, 7;
	xor.b64  	%rd934, %rd931, %rd933;
	xor.b64  	%rd935, %rd934, %rd932;
	add.s64 	%rd936, %rd847, %rd418;
	add.s64 	%rd937, %rd936, %rd930;
	add.s64 	%rd938, %rd937, %rd935;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1452,%dummy}, %rd925;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1453}, %rd925;
	}
	shf.r.wrap.b32 	%r1454, %r1453, %r1452, 19;
	shf.r.wrap.b32 	%r1455, %r1452, %r1453, 19;
	mov.b64 	%rd939, {%r1455, %r1454};
	shf.l.wrap.b32 	%r1456, %r1452, %r1453, 3;
	shf.l.wrap.b32 	%r1457, %r1453, %r1452, 3;
	mov.b64 	%rd940, {%r1457, %r1456};
	shr.u64 	%rd941, %rd925, 6;
	xor.b64  	%rd942, %rd939, %rd941;
	xor.b64  	%rd943, %rd942, %rd940;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1458,%dummy}, %rd420;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1459}, %rd420;
	}
	shf.r.wrap.b32 	%r1460, %r1459, %r1458, 1;
	shf.r.wrap.b32 	%r1461, %r1458, %r1459, 1;
	mov.b64 	%rd944, {%r1461, %r1460};
	shf.r.wrap.b32 	%r1462, %r1459, %r1458, 8;
	shf.r.wrap.b32 	%r1463, %r1458, %r1459, 8;
	mov.b64 	%rd945, {%r1463, %r1462};
	shr.u64 	%rd946, %rd420, 7;
	xor.b64  	%rd947, %rd944, %rd946;
	xor.b64  	%rd948, %rd947, %rd945;
	add.s64 	%rd949, %rd860, %rd419;
	add.s64 	%rd950, %rd949, %rd943;
	add.s64 	%rd951, %rd950, %rd948;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1464,%dummy}, %rd938;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1465}, %rd938;
	}
	shf.r.wrap.b32 	%r1466, %r1465, %r1464, 19;
	shf.r.wrap.b32 	%r1467, %r1464, %r1465, 19;
	mov.b64 	%rd952, {%r1467, %r1466};
	shf.l.wrap.b32 	%r1468, %r1464, %r1465, 3;
	shf.l.wrap.b32 	%r1469, %r1465, %r1464, 3;
	mov.b64 	%rd953, {%r1469, %r1468};
	shr.u64 	%rd954, %rd938, 6;
	xor.b64  	%rd955, %rd952, %rd954;
	xor.b64  	%rd956, %rd955, %rd953;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1470,%dummy}, %rd421;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1471}, %rd421;
	}
	shf.r.wrap.b32 	%r1472, %r1471, %r1470, 1;
	shf.r.wrap.b32 	%r1473, %r1470, %r1471, 1;
	mov.b64 	%rd957, {%r1473, %r1472};
	shf.r.wrap.b32 	%r1474, %r1471, %r1470, 8;
	shf.r.wrap.b32 	%r1475, %r1470, %r1471, 8;
	mov.b64 	%rd958, {%r1475, %r1474};
	shr.u64 	%rd959, %rd421, 7;
	xor.b64  	%rd960, %rd957, %rd959;
	xor.b64  	%rd961, %rd960, %rd958;
	add.s64 	%rd962, %rd873, %rd420;
	add.s64 	%rd963, %rd962, %rd956;
	add.s64 	%rd964, %rd963, %rd961;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1476,%dummy}, %rd951;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1477}, %rd951;
	}
	shf.r.wrap.b32 	%r1478, %r1477, %r1476, 19;
	shf.r.wrap.b32 	%r1479, %r1476, %r1477, 19;
	mov.b64 	%rd965, {%r1479, %r1478};
	shf.l.wrap.b32 	%r1480, %r1476, %r1477, 3;
	shf.l.wrap.b32 	%r1481, %r1477, %r1476, 3;
	mov.b64 	%rd966, {%r1481, %r1480};
	shr.u64 	%rd967, %rd951, 6;
	xor.b64  	%rd968, %rd965, %rd967;
	xor.b64  	%rd969, %rd968, %rd966;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1482,%dummy}, %rd422;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1483}, %rd422;
	}
	shf.r.wrap.b32 	%r1484, %r1483, %r1482, 1;
	shf.r.wrap.b32 	%r1485, %r1482, %r1483, 1;
	mov.b64 	%rd970, {%r1485, %r1484};
	shf.r.wrap.b32 	%r1486, %r1483, %r1482, 8;
	shf.r.wrap.b32 	%r1487, %r1482, %r1483, 8;
	mov.b64 	%rd971, {%r1487, %r1486};
	shr.u64 	%rd972, %rd422, 7;
	xor.b64  	%rd973, %rd970, %rd972;
	xor.b64  	%rd974, %rd973, %rd971;
	add.s64 	%rd975, %rd886, %rd421;
	add.s64 	%rd976, %rd975, %rd969;
	add.s64 	%rd977, %rd976, %rd974;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1488,%dummy}, %rd964;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1489}, %rd964;
	}
	shf.r.wrap.b32 	%r1490, %r1489, %r1488, 19;
	shf.r.wrap.b32 	%r1491, %r1488, %r1489, 19;
	mov.b64 	%rd978, {%r1491, %r1490};
	shf.l.wrap.b32 	%r1492, %r1488, %r1489, 3;
	shf.l.wrap.b32 	%r1493, %r1489, %r1488, 3;
	mov.b64 	%rd979, {%r1493, %r1492};
	shr.u64 	%rd980, %rd964, 6;
	xor.b64  	%rd981, %rd978, %rd980;
	xor.b64  	%rd982, %rd981, %rd979;
	shf.r.wrap.b32 	%r1494, %r1333, %r1332, 1;
	shf.r.wrap.b32 	%r1495, %r1332, %r1333, 1;
	mov.b64 	%rd983, {%r1495, %r1494};
	shf.r.wrap.b32 	%r1496, %r1333, %r1332, 8;
	shf.r.wrap.b32 	%r1497, %r1332, %r1333, 8;
	mov.b64 	%rd984, {%r1497, %r1496};
	shr.u64 	%rd985, %rd423, 7;
	xor.b64  	%rd986, %rd983, %rd985;
	xor.b64  	%rd987, %rd986, %rd984;
	add.s64 	%rd988, %rd899, %rd422;
	add.s64 	%rd989, %rd988, %rd982;
	add.s64 	%rd990, %rd989, %rd987;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1498,%dummy}, %rd977;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1499}, %rd977;
	}
	shf.r.wrap.b32 	%r1500, %r1499, %r1498, 19;
	shf.r.wrap.b32 	%r1501, %r1498, %r1499, 19;
	mov.b64 	%rd991, {%r1501, %r1500};
	shf.l.wrap.b32 	%r1502, %r1498, %r1499, 3;
	shf.l.wrap.b32 	%r1503, %r1499, %r1498, 3;
	mov.b64 	%rd992, {%r1503, %r1502};
	shr.u64 	%rd993, %rd977, 6;
	xor.b64  	%rd994, %rd991, %rd993;
	xor.b64  	%rd995, %rd994, %rd992;
	shf.r.wrap.b32 	%r1504, %r1345, %r1344, 1;
	shf.r.wrap.b32 	%r1505, %r1344, %r1345, 1;
	mov.b64 	%rd996, {%r1505, %r1504};
	shf.r.wrap.b32 	%r1506, %r1345, %r1344, 8;
	shf.r.wrap.b32 	%r1507, %r1344, %r1345, 8;
	mov.b64 	%rd997, {%r1507, %r1506};
	shr.u64 	%rd998, %rd424, 7;
	xor.b64  	%rd999, %rd996, %rd998;
	xor.b64  	%rd1000, %rd999, %rd997;
	add.s64 	%rd1001, %rd912, %rd423;
	add.s64 	%rd1002, %rd1001, %rd995;
	add.s64 	%rd1003, %rd1002, %rd1000;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1508,%dummy}, %rd990;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1509}, %rd990;
	}
	shf.r.wrap.b32 	%r1510, %r1509, %r1508, 19;
	shf.r.wrap.b32 	%r1511, %r1508, %r1509, 19;
	mov.b64 	%rd1004, {%r1511, %r1510};
	shf.l.wrap.b32 	%r1512, %r1508, %r1509, 3;
	shf.l.wrap.b32 	%r1513, %r1509, %r1508, 3;
	mov.b64 	%rd1005, {%r1513, %r1512};
	shr.u64 	%rd1006, %rd990, 6;
	xor.b64  	%rd1007, %rd1004, %rd1006;
	xor.b64  	%rd1008, %rd1007, %rd1005;
	shf.r.wrap.b32 	%r1514, %r1357, %r1356, 1;
	shf.r.wrap.b32 	%r1515, %r1356, %r1357, 1;
	mov.b64 	%rd1009, {%r1515, %r1514};
	shf.r.wrap.b32 	%r1516, %r1357, %r1356, 8;
	shf.r.wrap.b32 	%r1517, %r1356, %r1357, 8;
	mov.b64 	%rd1010, {%r1517, %r1516};
	shr.u64 	%rd1011, %rd821, 7;
	xor.b64  	%rd1012, %rd1009, %rd1011;
	xor.b64  	%rd1013, %rd1012, %rd1010;
	add.s64 	%rd1014, %rd925, %rd424;
	add.s64 	%rd1015, %rd1014, %rd1008;
	add.s64 	%rd1016, %rd1015, %rd1013;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1518,%dummy}, %rd797;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1519}, %rd797;
	}
	shf.r.wrap.b32 	%r1520, %r1519, %r1518, 14;
	shf.r.wrap.b32 	%r1521, %r1518, %r1519, 14;
	mov.b64 	%rd1017, {%r1521, %r1520};
	shf.r.wrap.b32 	%r1522, %r1519, %r1518, 18;
	shf.r.wrap.b32 	%r1523, %r1518, %r1519, 18;
	mov.b64 	%rd1018, {%r1523, %r1522};
	xor.b64  	%rd1019, %rd1018, %rd1017;
	shf.l.wrap.b32 	%r1524, %r1518, %r1519, 23;
	shf.l.wrap.b32 	%r1525, %r1519, %r1518, 23;
	mov.b64 	%rd1020, {%r1525, %r1524};
	xor.b64  	%rd1021, %rd1019, %rd1020;
	xor.b64  	%rd1022, %rd773, %rd749;
	and.b64  	%rd1023, %rd1022, %rd797;
	xor.b64  	%rd1024, %rd1023, %rd749;
	add.s64 	%rd1025, %rd1024, %rd725;
	add.s64 	%rd1026, %rd1025, %rd821;
	ld.const.u64 	%rd8928, [k_sha512+128];
	add.s64 	%rd1027, %rd1026, %rd8928;
	add.s64 	%rd1028, %rd1027, %rd1021;
	add.s64 	%rd1029, %rd1028, %rd736;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1526,%dummy}, %rd808;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1527}, %rd808;
	}
	shf.r.wrap.b32 	%r1528, %r1527, %r1526, 28;
	shf.r.wrap.b32 	%r1529, %r1526, %r1527, 28;
	mov.b64 	%rd1030, {%r1529, %r1528};
	shf.l.wrap.b32 	%r1530, %r1526, %r1527, 30;
	shf.l.wrap.b32 	%r1531, %r1527, %r1526, 30;
	mov.b64 	%rd1031, {%r1531, %r1530};
	xor.b64  	%rd1032, %rd1031, %rd1030;
	shf.l.wrap.b32 	%r1532, %r1526, %r1527, 25;
	shf.l.wrap.b32 	%r1533, %r1527, %r1526, 25;
	mov.b64 	%rd1033, {%r1533, %r1532};
	xor.b64  	%rd1034, %rd1032, %rd1033;
	xor.b64  	%rd1035, %rd808, %rd760;
	xor.b64  	%rd1036, %rd808, %rd784;
	and.b64  	%rd1037, %rd1036, %rd1035;
	xor.b64  	%rd1038, %rd1037, %rd808;
	add.s64 	%rd1039, %rd1028, %rd1038;
	add.s64 	%rd1040, %rd1039, %rd1034;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1534,%dummy}, %rd1029;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1535}, %rd1029;
	}
	shf.r.wrap.b32 	%r1536, %r1535, %r1534, 14;
	shf.r.wrap.b32 	%r1537, %r1534, %r1535, 14;
	mov.b64 	%rd1041, {%r1537, %r1536};
	shf.r.wrap.b32 	%r1538, %r1535, %r1534, 18;
	shf.r.wrap.b32 	%r1539, %r1534, %r1535, 18;
	mov.b64 	%rd1042, {%r1539, %r1538};
	xor.b64  	%rd1043, %rd1042, %rd1041;
	shf.l.wrap.b32 	%r1540, %r1534, %r1535, 23;
	shf.l.wrap.b32 	%r1541, %r1535, %r1534, 23;
	mov.b64 	%rd1044, {%r1541, %r1540};
	xor.b64  	%rd1045, %rd1043, %rd1044;
	xor.b64  	%rd1046, %rd797, %rd773;
	and.b64  	%rd1047, %rd1029, %rd1046;
	xor.b64  	%rd1048, %rd1047, %rd773;
	add.s64 	%rd1049, %rd834, %rd749;
	ld.const.u64 	%rd8927, [k_sha512+136];
	add.s64 	%rd1050, %rd1049, %rd8927;
	add.s64 	%rd1051, %rd1050, %rd1048;
	add.s64 	%rd1052, %rd1051, %rd1045;
	add.s64 	%rd1053, %rd1052, %rd760;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1542,%dummy}, %rd1040;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1543}, %rd1040;
	}
	shf.r.wrap.b32 	%r1544, %r1543, %r1542, 28;
	shf.r.wrap.b32 	%r1545, %r1542, %r1543, 28;
	mov.b64 	%rd1054, {%r1545, %r1544};
	shf.l.wrap.b32 	%r1546, %r1542, %r1543, 30;
	shf.l.wrap.b32 	%r1547, %r1543, %r1542, 30;
	mov.b64 	%rd1055, {%r1547, %r1546};
	xor.b64  	%rd1056, %rd1055, %rd1054;
	shf.l.wrap.b32 	%r1548, %r1542, %r1543, 25;
	shf.l.wrap.b32 	%r1549, %r1543, %r1542, 25;
	mov.b64 	%rd1057, {%r1549, %r1548};
	xor.b64  	%rd1058, %rd1056, %rd1057;
	xor.b64  	%rd1059, %rd1040, %rd784;
	xor.b64  	%rd1060, %rd1040, %rd808;
	and.b64  	%rd1061, %rd1060, %rd1059;
	xor.b64  	%rd1062, %rd1061, %rd1040;
	add.s64 	%rd1063, %rd1052, %rd1062;
	add.s64 	%rd1064, %rd1063, %rd1058;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1550,%dummy}, %rd1053;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1551}, %rd1053;
	}
	shf.r.wrap.b32 	%r1552, %r1551, %r1550, 14;
	shf.r.wrap.b32 	%r1553, %r1550, %r1551, 14;
	mov.b64 	%rd1065, {%r1553, %r1552};
	shf.r.wrap.b32 	%r1554, %r1551, %r1550, 18;
	shf.r.wrap.b32 	%r1555, %r1550, %r1551, 18;
	mov.b64 	%rd1066, {%r1555, %r1554};
	xor.b64  	%rd1067, %rd1066, %rd1065;
	shf.l.wrap.b32 	%r1556, %r1550, %r1551, 23;
	shf.l.wrap.b32 	%r1557, %r1551, %r1550, 23;
	mov.b64 	%rd1068, {%r1557, %r1556};
	xor.b64  	%rd1069, %rd1067, %rd1068;
	xor.b64  	%rd1070, %rd1029, %rd797;
	and.b64  	%rd1071, %rd1053, %rd1070;
	xor.b64  	%rd1072, %rd1071, %rd797;
	add.s64 	%rd1073, %rd847, %rd773;
	ld.const.u64 	%rd8926, [k_sha512+144];
	add.s64 	%rd1074, %rd1073, %rd8926;
	add.s64 	%rd1075, %rd1074, %rd1072;
	add.s64 	%rd1076, %rd1075, %rd1069;
	add.s64 	%rd1077, %rd1076, %rd784;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1558,%dummy}, %rd1064;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1559}, %rd1064;
	}
	shf.r.wrap.b32 	%r1560, %r1559, %r1558, 28;
	shf.r.wrap.b32 	%r1561, %r1558, %r1559, 28;
	mov.b64 	%rd1078, {%r1561, %r1560};
	shf.l.wrap.b32 	%r1562, %r1558, %r1559, 30;
	shf.l.wrap.b32 	%r1563, %r1559, %r1558, 30;
	mov.b64 	%rd1079, {%r1563, %r1562};
	xor.b64  	%rd1080, %rd1079, %rd1078;
	shf.l.wrap.b32 	%r1564, %r1558, %r1559, 25;
	shf.l.wrap.b32 	%r1565, %r1559, %r1558, 25;
	mov.b64 	%rd1081, {%r1565, %r1564};
	xor.b64  	%rd1082, %rd1080, %rd1081;
	xor.b64  	%rd1083, %rd1064, %rd808;
	xor.b64  	%rd1084, %rd1064, %rd1040;
	and.b64  	%rd1085, %rd1084, %rd1083;
	xor.b64  	%rd1086, %rd1085, %rd1064;
	add.s64 	%rd1087, %rd1076, %rd1086;
	add.s64 	%rd1088, %rd1087, %rd1082;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1566,%dummy}, %rd1077;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1567}, %rd1077;
	}
	shf.r.wrap.b32 	%r1568, %r1567, %r1566, 14;
	shf.r.wrap.b32 	%r1569, %r1566, %r1567, 14;
	mov.b64 	%rd1089, {%r1569, %r1568};
	shf.r.wrap.b32 	%r1570, %r1567, %r1566, 18;
	shf.r.wrap.b32 	%r1571, %r1566, %r1567, 18;
	mov.b64 	%rd1090, {%r1571, %r1570};
	xor.b64  	%rd1091, %rd1090, %rd1089;
	shf.l.wrap.b32 	%r1572, %r1566, %r1567, 23;
	shf.l.wrap.b32 	%r1573, %r1567, %r1566, 23;
	mov.b64 	%rd1092, {%r1573, %r1572};
	xor.b64  	%rd1093, %rd1091, %rd1092;
	xor.b64  	%rd1094, %rd1053, %rd1029;
	and.b64  	%rd1095, %rd1077, %rd1094;
	xor.b64  	%rd1096, %rd1095, %rd1029;
	add.s64 	%rd1097, %rd860, %rd797;
	ld.const.u64 	%rd8925, [k_sha512+152];
	add.s64 	%rd1098, %rd1097, %rd8925;
	add.s64 	%rd1099, %rd1098, %rd1096;
	add.s64 	%rd1100, %rd1099, %rd1093;
	add.s64 	%rd1101, %rd1100, %rd808;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1574,%dummy}, %rd1088;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1575}, %rd1088;
	}
	shf.r.wrap.b32 	%r1576, %r1575, %r1574, 28;
	shf.r.wrap.b32 	%r1577, %r1574, %r1575, 28;
	mov.b64 	%rd1102, {%r1577, %r1576};
	shf.l.wrap.b32 	%r1578, %r1574, %r1575, 30;
	shf.l.wrap.b32 	%r1579, %r1575, %r1574, 30;
	mov.b64 	%rd1103, {%r1579, %r1578};
	xor.b64  	%rd1104, %rd1103, %rd1102;
	shf.l.wrap.b32 	%r1580, %r1574, %r1575, 25;
	shf.l.wrap.b32 	%r1581, %r1575, %r1574, 25;
	mov.b64 	%rd1105, {%r1581, %r1580};
	xor.b64  	%rd1106, %rd1104, %rd1105;
	xor.b64  	%rd1107, %rd1088, %rd1040;
	xor.b64  	%rd1108, %rd1088, %rd1064;
	and.b64  	%rd1109, %rd1108, %rd1107;
	xor.b64  	%rd1110, %rd1109, %rd1088;
	add.s64 	%rd1111, %rd1100, %rd1110;
	add.s64 	%rd1112, %rd1111, %rd1106;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1582,%dummy}, %rd1101;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1583}, %rd1101;
	}
	shf.r.wrap.b32 	%r1584, %r1583, %r1582, 14;
	shf.r.wrap.b32 	%r1585, %r1582, %r1583, 14;
	mov.b64 	%rd1113, {%r1585, %r1584};
	shf.r.wrap.b32 	%r1586, %r1583, %r1582, 18;
	shf.r.wrap.b32 	%r1587, %r1582, %r1583, 18;
	mov.b64 	%rd1114, {%r1587, %r1586};
	xor.b64  	%rd1115, %rd1114, %rd1113;
	shf.l.wrap.b32 	%r1588, %r1582, %r1583, 23;
	shf.l.wrap.b32 	%r1589, %r1583, %r1582, 23;
	mov.b64 	%rd1116, {%r1589, %r1588};
	xor.b64  	%rd1117, %rd1115, %rd1116;
	xor.b64  	%rd1118, %rd1077, %rd1053;
	and.b64  	%rd1119, %rd1101, %rd1118;
	xor.b64  	%rd1120, %rd1119, %rd1053;
	add.s64 	%rd1121, %rd1029, %rd873;
	ld.const.u64 	%rd8924, [k_sha512+160];
	add.s64 	%rd1122, %rd1121, %rd8924;
	add.s64 	%rd1123, %rd1122, %rd1120;
	add.s64 	%rd1124, %rd1123, %rd1117;
	add.s64 	%rd1125, %rd1124, %rd1040;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1590,%dummy}, %rd1112;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1591}, %rd1112;
	}
	shf.r.wrap.b32 	%r1592, %r1591, %r1590, 28;
	shf.r.wrap.b32 	%r1593, %r1590, %r1591, 28;
	mov.b64 	%rd1126, {%r1593, %r1592};
	shf.l.wrap.b32 	%r1594, %r1590, %r1591, 30;
	shf.l.wrap.b32 	%r1595, %r1591, %r1590, 30;
	mov.b64 	%rd1127, {%r1595, %r1594};
	xor.b64  	%rd1128, %rd1127, %rd1126;
	shf.l.wrap.b32 	%r1596, %r1590, %r1591, 25;
	shf.l.wrap.b32 	%r1597, %r1591, %r1590, 25;
	mov.b64 	%rd1129, {%r1597, %r1596};
	xor.b64  	%rd1130, %rd1128, %rd1129;
	xor.b64  	%rd1131, %rd1112, %rd1064;
	xor.b64  	%rd1132, %rd1112, %rd1088;
	and.b64  	%rd1133, %rd1132, %rd1131;
	xor.b64  	%rd1134, %rd1133, %rd1112;
	add.s64 	%rd1135, %rd1124, %rd1134;
	add.s64 	%rd1136, %rd1135, %rd1130;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1598,%dummy}, %rd1125;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1599}, %rd1125;
	}
	shf.r.wrap.b32 	%r1600, %r1599, %r1598, 14;
	shf.r.wrap.b32 	%r1601, %r1598, %r1599, 14;
	mov.b64 	%rd1137, {%r1601, %r1600};
	shf.r.wrap.b32 	%r1602, %r1599, %r1598, 18;
	shf.r.wrap.b32 	%r1603, %r1598, %r1599, 18;
	mov.b64 	%rd1138, {%r1603, %r1602};
	xor.b64  	%rd1139, %rd1138, %rd1137;
	shf.l.wrap.b32 	%r1604, %r1598, %r1599, 23;
	shf.l.wrap.b32 	%r1605, %r1599, %r1598, 23;
	mov.b64 	%rd1140, {%r1605, %r1604};
	xor.b64  	%rd1141, %rd1139, %rd1140;
	xor.b64  	%rd1142, %rd1101, %rd1077;
	and.b64  	%rd1143, %rd1125, %rd1142;
	xor.b64  	%rd1144, %rd1143, %rd1077;
	add.s64 	%rd1145, %rd1053, %rd886;
	ld.const.u64 	%rd8923, [k_sha512+168];
	add.s64 	%rd1146, %rd1145, %rd8923;
	add.s64 	%rd1147, %rd1146, %rd1144;
	add.s64 	%rd1148, %rd1147, %rd1141;
	add.s64 	%rd1149, %rd1148, %rd1064;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1606,%dummy}, %rd1136;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1607}, %rd1136;
	}
	shf.r.wrap.b32 	%r1608, %r1607, %r1606, 28;
	shf.r.wrap.b32 	%r1609, %r1606, %r1607, 28;
	mov.b64 	%rd1150, {%r1609, %r1608};
	shf.l.wrap.b32 	%r1610, %r1606, %r1607, 30;
	shf.l.wrap.b32 	%r1611, %r1607, %r1606, 30;
	mov.b64 	%rd1151, {%r1611, %r1610};
	xor.b64  	%rd1152, %rd1151, %rd1150;
	shf.l.wrap.b32 	%r1612, %r1606, %r1607, 25;
	shf.l.wrap.b32 	%r1613, %r1607, %r1606, 25;
	mov.b64 	%rd1153, {%r1613, %r1612};
	xor.b64  	%rd1154, %rd1152, %rd1153;
	xor.b64  	%rd1155, %rd1136, %rd1088;
	xor.b64  	%rd1156, %rd1136, %rd1112;
	and.b64  	%rd1157, %rd1156, %rd1155;
	xor.b64  	%rd1158, %rd1157, %rd1136;
	add.s64 	%rd1159, %rd1148, %rd1158;
	add.s64 	%rd1160, %rd1159, %rd1154;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1614,%dummy}, %rd1149;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1615}, %rd1149;
	}
	shf.r.wrap.b32 	%r1616, %r1615, %r1614, 14;
	shf.r.wrap.b32 	%r1617, %r1614, %r1615, 14;
	mov.b64 	%rd1161, {%r1617, %r1616};
	shf.r.wrap.b32 	%r1618, %r1615, %r1614, 18;
	shf.r.wrap.b32 	%r1619, %r1614, %r1615, 18;
	mov.b64 	%rd1162, {%r1619, %r1618};
	xor.b64  	%rd1163, %rd1162, %rd1161;
	shf.l.wrap.b32 	%r1620, %r1614, %r1615, 23;
	shf.l.wrap.b32 	%r1621, %r1615, %r1614, 23;
	mov.b64 	%rd1164, {%r1621, %r1620};
	xor.b64  	%rd1165, %rd1163, %rd1164;
	xor.b64  	%rd1166, %rd1125, %rd1101;
	and.b64  	%rd1167, %rd1149, %rd1166;
	xor.b64  	%rd1168, %rd1167, %rd1101;
	add.s64 	%rd1169, %rd1077, %rd899;
	ld.const.u64 	%rd8922, [k_sha512+176];
	add.s64 	%rd1170, %rd1169, %rd8922;
	add.s64 	%rd1171, %rd1170, %rd1168;
	add.s64 	%rd1172, %rd1171, %rd1165;
	add.s64 	%rd1173, %rd1172, %rd1088;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1622,%dummy}, %rd1160;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1623}, %rd1160;
	}
	shf.r.wrap.b32 	%r1624, %r1623, %r1622, 28;
	shf.r.wrap.b32 	%r1625, %r1622, %r1623, 28;
	mov.b64 	%rd1174, {%r1625, %r1624};
	shf.l.wrap.b32 	%r1626, %r1622, %r1623, 30;
	shf.l.wrap.b32 	%r1627, %r1623, %r1622, 30;
	mov.b64 	%rd1175, {%r1627, %r1626};
	xor.b64  	%rd1176, %rd1175, %rd1174;
	shf.l.wrap.b32 	%r1628, %r1622, %r1623, 25;
	shf.l.wrap.b32 	%r1629, %r1623, %r1622, 25;
	mov.b64 	%rd1177, {%r1629, %r1628};
	xor.b64  	%rd1178, %rd1176, %rd1177;
	xor.b64  	%rd1179, %rd1160, %rd1112;
	xor.b64  	%rd1180, %rd1160, %rd1136;
	and.b64  	%rd1181, %rd1180, %rd1179;
	xor.b64  	%rd1182, %rd1181, %rd1160;
	add.s64 	%rd1183, %rd1172, %rd1182;
	add.s64 	%rd1184, %rd1183, %rd1178;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1630,%dummy}, %rd1173;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1631}, %rd1173;
	}
	shf.r.wrap.b32 	%r1632, %r1631, %r1630, 14;
	shf.r.wrap.b32 	%r1633, %r1630, %r1631, 14;
	mov.b64 	%rd1185, {%r1633, %r1632};
	shf.r.wrap.b32 	%r1634, %r1631, %r1630, 18;
	shf.r.wrap.b32 	%r1635, %r1630, %r1631, 18;
	mov.b64 	%rd1186, {%r1635, %r1634};
	xor.b64  	%rd1187, %rd1186, %rd1185;
	shf.l.wrap.b32 	%r1636, %r1630, %r1631, 23;
	shf.l.wrap.b32 	%r1637, %r1631, %r1630, 23;
	mov.b64 	%rd1188, {%r1637, %r1636};
	xor.b64  	%rd1189, %rd1187, %rd1188;
	xor.b64  	%rd1190, %rd1149, %rd1125;
	and.b64  	%rd1191, %rd1173, %rd1190;
	xor.b64  	%rd1192, %rd1191, %rd1125;
	add.s64 	%rd1193, %rd1101, %rd912;
	ld.const.u64 	%rd8921, [k_sha512+184];
	add.s64 	%rd1194, %rd1193, %rd8921;
	add.s64 	%rd1195, %rd1194, %rd1192;
	add.s64 	%rd1196, %rd1195, %rd1189;
	add.s64 	%rd1197, %rd1196, %rd1112;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1638,%dummy}, %rd1184;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1639}, %rd1184;
	}
	shf.r.wrap.b32 	%r1640, %r1639, %r1638, 28;
	shf.r.wrap.b32 	%r1641, %r1638, %r1639, 28;
	mov.b64 	%rd1198, {%r1641, %r1640};
	shf.l.wrap.b32 	%r1642, %r1638, %r1639, 30;
	shf.l.wrap.b32 	%r1643, %r1639, %r1638, 30;
	mov.b64 	%rd1199, {%r1643, %r1642};
	xor.b64  	%rd1200, %rd1199, %rd1198;
	shf.l.wrap.b32 	%r1644, %r1638, %r1639, 25;
	shf.l.wrap.b32 	%r1645, %r1639, %r1638, 25;
	mov.b64 	%rd1201, {%r1645, %r1644};
	xor.b64  	%rd1202, %rd1200, %rd1201;
	xor.b64  	%rd1203, %rd1184, %rd1136;
	xor.b64  	%rd1204, %rd1184, %rd1160;
	and.b64  	%rd1205, %rd1204, %rd1203;
	xor.b64  	%rd1206, %rd1205, %rd1184;
	add.s64 	%rd1207, %rd1196, %rd1206;
	add.s64 	%rd1208, %rd1207, %rd1202;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1646,%dummy}, %rd1197;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1647}, %rd1197;
	}
	shf.r.wrap.b32 	%r1648, %r1647, %r1646, 14;
	shf.r.wrap.b32 	%r1649, %r1646, %r1647, 14;
	mov.b64 	%rd1209, {%r1649, %r1648};
	shf.r.wrap.b32 	%r1650, %r1647, %r1646, 18;
	shf.r.wrap.b32 	%r1651, %r1646, %r1647, 18;
	mov.b64 	%rd1210, {%r1651, %r1650};
	xor.b64  	%rd1211, %rd1210, %rd1209;
	shf.l.wrap.b32 	%r1652, %r1646, %r1647, 23;
	shf.l.wrap.b32 	%r1653, %r1647, %r1646, 23;
	mov.b64 	%rd1212, {%r1653, %r1652};
	xor.b64  	%rd1213, %rd1211, %rd1212;
	xor.b64  	%rd1214, %rd1173, %rd1149;
	and.b64  	%rd1215, %rd1197, %rd1214;
	xor.b64  	%rd1216, %rd1215, %rd1149;
	add.s64 	%rd1217, %rd1125, %rd925;
	ld.const.u64 	%rd8920, [k_sha512+192];
	add.s64 	%rd1218, %rd1217, %rd8920;
	add.s64 	%rd1219, %rd1218, %rd1216;
	add.s64 	%rd1220, %rd1219, %rd1213;
	add.s64 	%rd1221, %rd1220, %rd1136;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1654,%dummy}, %rd1208;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1655}, %rd1208;
	}
	shf.r.wrap.b32 	%r1656, %r1655, %r1654, 28;
	shf.r.wrap.b32 	%r1657, %r1654, %r1655, 28;
	mov.b64 	%rd1222, {%r1657, %r1656};
	shf.l.wrap.b32 	%r1658, %r1654, %r1655, 30;
	shf.l.wrap.b32 	%r1659, %r1655, %r1654, 30;
	mov.b64 	%rd1223, {%r1659, %r1658};
	xor.b64  	%rd1224, %rd1223, %rd1222;
	shf.l.wrap.b32 	%r1660, %r1654, %r1655, 25;
	shf.l.wrap.b32 	%r1661, %r1655, %r1654, 25;
	mov.b64 	%rd1225, {%r1661, %r1660};
	xor.b64  	%rd1226, %rd1224, %rd1225;
	xor.b64  	%rd1227, %rd1208, %rd1160;
	xor.b64  	%rd1228, %rd1208, %rd1184;
	and.b64  	%rd1229, %rd1228, %rd1227;
	xor.b64  	%rd1230, %rd1229, %rd1208;
	add.s64 	%rd1231, %rd1220, %rd1230;
	add.s64 	%rd1232, %rd1231, %rd1226;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1662,%dummy}, %rd1221;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1663}, %rd1221;
	}
	shf.r.wrap.b32 	%r1664, %r1663, %r1662, 14;
	shf.r.wrap.b32 	%r1665, %r1662, %r1663, 14;
	mov.b64 	%rd1233, {%r1665, %r1664};
	shf.r.wrap.b32 	%r1666, %r1663, %r1662, 18;
	shf.r.wrap.b32 	%r1667, %r1662, %r1663, 18;
	mov.b64 	%rd1234, {%r1667, %r1666};
	xor.b64  	%rd1235, %rd1234, %rd1233;
	shf.l.wrap.b32 	%r1668, %r1662, %r1663, 23;
	shf.l.wrap.b32 	%r1669, %r1663, %r1662, 23;
	mov.b64 	%rd1236, {%r1669, %r1668};
	xor.b64  	%rd1237, %rd1235, %rd1236;
	xor.b64  	%rd1238, %rd1197, %rd1173;
	and.b64  	%rd1239, %rd1221, %rd1238;
	xor.b64  	%rd1240, %rd1239, %rd1173;
	add.s64 	%rd1241, %rd1149, %rd938;
	ld.const.u64 	%rd8919, [k_sha512+200];
	add.s64 	%rd1242, %rd1241, %rd8919;
	add.s64 	%rd1243, %rd1242, %rd1240;
	add.s64 	%rd1244, %rd1243, %rd1237;
	add.s64 	%rd1245, %rd1244, %rd1160;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1670,%dummy}, %rd1232;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1671}, %rd1232;
	}
	shf.r.wrap.b32 	%r1672, %r1671, %r1670, 28;
	shf.r.wrap.b32 	%r1673, %r1670, %r1671, 28;
	mov.b64 	%rd1246, {%r1673, %r1672};
	shf.l.wrap.b32 	%r1674, %r1670, %r1671, 30;
	shf.l.wrap.b32 	%r1675, %r1671, %r1670, 30;
	mov.b64 	%rd1247, {%r1675, %r1674};
	xor.b64  	%rd1248, %rd1247, %rd1246;
	shf.l.wrap.b32 	%r1676, %r1670, %r1671, 25;
	shf.l.wrap.b32 	%r1677, %r1671, %r1670, 25;
	mov.b64 	%rd1249, {%r1677, %r1676};
	xor.b64  	%rd1250, %rd1248, %rd1249;
	xor.b64  	%rd1251, %rd1232, %rd1184;
	xor.b64  	%rd1252, %rd1232, %rd1208;
	and.b64  	%rd1253, %rd1252, %rd1251;
	xor.b64  	%rd1254, %rd1253, %rd1232;
	add.s64 	%rd1255, %rd1244, %rd1254;
	add.s64 	%rd1256, %rd1255, %rd1250;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1678,%dummy}, %rd1245;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1679}, %rd1245;
	}
	shf.r.wrap.b32 	%r1680, %r1679, %r1678, 14;
	shf.r.wrap.b32 	%r1681, %r1678, %r1679, 14;
	mov.b64 	%rd1257, {%r1681, %r1680};
	shf.r.wrap.b32 	%r1682, %r1679, %r1678, 18;
	shf.r.wrap.b32 	%r1683, %r1678, %r1679, 18;
	mov.b64 	%rd1258, {%r1683, %r1682};
	xor.b64  	%rd1259, %rd1258, %rd1257;
	shf.l.wrap.b32 	%r1684, %r1678, %r1679, 23;
	shf.l.wrap.b32 	%r1685, %r1679, %r1678, 23;
	mov.b64 	%rd1260, {%r1685, %r1684};
	xor.b64  	%rd1261, %rd1259, %rd1260;
	xor.b64  	%rd1262, %rd1221, %rd1197;
	and.b64  	%rd1263, %rd1245, %rd1262;
	xor.b64  	%rd1264, %rd1263, %rd1197;
	add.s64 	%rd1265, %rd1173, %rd951;
	ld.const.u64 	%rd8918, [k_sha512+208];
	add.s64 	%rd1266, %rd1265, %rd8918;
	add.s64 	%rd1267, %rd1266, %rd1264;
	add.s64 	%rd1268, %rd1267, %rd1261;
	add.s64 	%rd1269, %rd1268, %rd1184;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1686,%dummy}, %rd1256;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1687}, %rd1256;
	}
	shf.r.wrap.b32 	%r1688, %r1687, %r1686, 28;
	shf.r.wrap.b32 	%r1689, %r1686, %r1687, 28;
	mov.b64 	%rd1270, {%r1689, %r1688};
	shf.l.wrap.b32 	%r1690, %r1686, %r1687, 30;
	shf.l.wrap.b32 	%r1691, %r1687, %r1686, 30;
	mov.b64 	%rd1271, {%r1691, %r1690};
	xor.b64  	%rd1272, %rd1271, %rd1270;
	shf.l.wrap.b32 	%r1692, %r1686, %r1687, 25;
	shf.l.wrap.b32 	%r1693, %r1687, %r1686, 25;
	mov.b64 	%rd1273, {%r1693, %r1692};
	xor.b64  	%rd1274, %rd1272, %rd1273;
	xor.b64  	%rd1275, %rd1256, %rd1208;
	xor.b64  	%rd1276, %rd1256, %rd1232;
	and.b64  	%rd1277, %rd1276, %rd1275;
	xor.b64  	%rd1278, %rd1277, %rd1256;
	add.s64 	%rd1279, %rd1268, %rd1278;
	add.s64 	%rd1280, %rd1279, %rd1274;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1694,%dummy}, %rd1269;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1695}, %rd1269;
	}
	shf.r.wrap.b32 	%r1696, %r1695, %r1694, 14;
	shf.r.wrap.b32 	%r1697, %r1694, %r1695, 14;
	mov.b64 	%rd1281, {%r1697, %r1696};
	shf.r.wrap.b32 	%r1698, %r1695, %r1694, 18;
	shf.r.wrap.b32 	%r1699, %r1694, %r1695, 18;
	mov.b64 	%rd1282, {%r1699, %r1698};
	xor.b64  	%rd1283, %rd1282, %rd1281;
	shf.l.wrap.b32 	%r1700, %r1694, %r1695, 23;
	shf.l.wrap.b32 	%r1701, %r1695, %r1694, 23;
	mov.b64 	%rd1284, {%r1701, %r1700};
	xor.b64  	%rd1285, %rd1283, %rd1284;
	xor.b64  	%rd1286, %rd1245, %rd1221;
	and.b64  	%rd1287, %rd1269, %rd1286;
	xor.b64  	%rd1288, %rd1287, %rd1221;
	add.s64 	%rd1289, %rd1197, %rd964;
	ld.const.u64 	%rd8917, [k_sha512+216];
	add.s64 	%rd1290, %rd1289, %rd8917;
	add.s64 	%rd1291, %rd1290, %rd1288;
	add.s64 	%rd1292, %rd1291, %rd1285;
	add.s64 	%rd1293, %rd1292, %rd1208;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1702,%dummy}, %rd1280;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1703}, %rd1280;
	}
	shf.r.wrap.b32 	%r1704, %r1703, %r1702, 28;
	shf.r.wrap.b32 	%r1705, %r1702, %r1703, 28;
	mov.b64 	%rd1294, {%r1705, %r1704};
	shf.l.wrap.b32 	%r1706, %r1702, %r1703, 30;
	shf.l.wrap.b32 	%r1707, %r1703, %r1702, 30;
	mov.b64 	%rd1295, {%r1707, %r1706};
	xor.b64  	%rd1296, %rd1295, %rd1294;
	shf.l.wrap.b32 	%r1708, %r1702, %r1703, 25;
	shf.l.wrap.b32 	%r1709, %r1703, %r1702, 25;
	mov.b64 	%rd1297, {%r1709, %r1708};
	xor.b64  	%rd1298, %rd1296, %rd1297;
	xor.b64  	%rd1299, %rd1280, %rd1232;
	xor.b64  	%rd1300, %rd1280, %rd1256;
	and.b64  	%rd1301, %rd1300, %rd1299;
	xor.b64  	%rd1302, %rd1301, %rd1280;
	add.s64 	%rd1303, %rd1292, %rd1302;
	add.s64 	%rd1304, %rd1303, %rd1298;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1710,%dummy}, %rd1293;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1711}, %rd1293;
	}
	shf.r.wrap.b32 	%r1712, %r1711, %r1710, 14;
	shf.r.wrap.b32 	%r1713, %r1710, %r1711, 14;
	mov.b64 	%rd1305, {%r1713, %r1712};
	shf.r.wrap.b32 	%r1714, %r1711, %r1710, 18;
	shf.r.wrap.b32 	%r1715, %r1710, %r1711, 18;
	mov.b64 	%rd1306, {%r1715, %r1714};
	xor.b64  	%rd1307, %rd1306, %rd1305;
	shf.l.wrap.b32 	%r1716, %r1710, %r1711, 23;
	shf.l.wrap.b32 	%r1717, %r1711, %r1710, 23;
	mov.b64 	%rd1308, {%r1717, %r1716};
	xor.b64  	%rd1309, %rd1307, %rd1308;
	xor.b64  	%rd1310, %rd1269, %rd1245;
	and.b64  	%rd1311, %rd1293, %rd1310;
	xor.b64  	%rd1312, %rd1311, %rd1245;
	add.s64 	%rd1313, %rd1221, %rd977;
	ld.const.u64 	%rd8916, [k_sha512+224];
	add.s64 	%rd1314, %rd1313, %rd8916;
	add.s64 	%rd1315, %rd1314, %rd1312;
	add.s64 	%rd1316, %rd1315, %rd1309;
	add.s64 	%rd1317, %rd1316, %rd1232;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1718,%dummy}, %rd1304;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1719}, %rd1304;
	}
	shf.r.wrap.b32 	%r1720, %r1719, %r1718, 28;
	shf.r.wrap.b32 	%r1721, %r1718, %r1719, 28;
	mov.b64 	%rd1318, {%r1721, %r1720};
	shf.l.wrap.b32 	%r1722, %r1718, %r1719, 30;
	shf.l.wrap.b32 	%r1723, %r1719, %r1718, 30;
	mov.b64 	%rd1319, {%r1723, %r1722};
	xor.b64  	%rd1320, %rd1319, %rd1318;
	shf.l.wrap.b32 	%r1724, %r1718, %r1719, 25;
	shf.l.wrap.b32 	%r1725, %r1719, %r1718, 25;
	mov.b64 	%rd1321, {%r1725, %r1724};
	xor.b64  	%rd1322, %rd1320, %rd1321;
	xor.b64  	%rd1323, %rd1304, %rd1256;
	xor.b64  	%rd1324, %rd1304, %rd1280;
	and.b64  	%rd1325, %rd1324, %rd1323;
	xor.b64  	%rd1326, %rd1325, %rd1304;
	add.s64 	%rd1327, %rd1316, %rd1326;
	add.s64 	%rd1328, %rd1327, %rd1322;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1726,%dummy}, %rd1317;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1727}, %rd1317;
	}
	shf.r.wrap.b32 	%r1728, %r1727, %r1726, 14;
	shf.r.wrap.b32 	%r1729, %r1726, %r1727, 14;
	mov.b64 	%rd1329, {%r1729, %r1728};
	shf.r.wrap.b32 	%r1730, %r1727, %r1726, 18;
	shf.r.wrap.b32 	%r1731, %r1726, %r1727, 18;
	mov.b64 	%rd1330, {%r1731, %r1730};
	xor.b64  	%rd1331, %rd1330, %rd1329;
	shf.l.wrap.b32 	%r1732, %r1726, %r1727, 23;
	shf.l.wrap.b32 	%r1733, %r1727, %r1726, 23;
	mov.b64 	%rd1332, {%r1733, %r1732};
	xor.b64  	%rd1333, %rd1331, %rd1332;
	xor.b64  	%rd1334, %rd1293, %rd1269;
	and.b64  	%rd1335, %rd1317, %rd1334;
	xor.b64  	%rd1336, %rd1335, %rd1269;
	add.s64 	%rd1337, %rd1245, %rd990;
	ld.const.u64 	%rd8915, [k_sha512+232];
	add.s64 	%rd1338, %rd1337, %rd8915;
	add.s64 	%rd1339, %rd1338, %rd1336;
	add.s64 	%rd1340, %rd1339, %rd1333;
	add.s64 	%rd1341, %rd1340, %rd1256;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1734,%dummy}, %rd1328;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1735}, %rd1328;
	}
	shf.r.wrap.b32 	%r1736, %r1735, %r1734, 28;
	shf.r.wrap.b32 	%r1737, %r1734, %r1735, 28;
	mov.b64 	%rd1342, {%r1737, %r1736};
	shf.l.wrap.b32 	%r1738, %r1734, %r1735, 30;
	shf.l.wrap.b32 	%r1739, %r1735, %r1734, 30;
	mov.b64 	%rd1343, {%r1739, %r1738};
	xor.b64  	%rd1344, %rd1343, %rd1342;
	shf.l.wrap.b32 	%r1740, %r1734, %r1735, 25;
	shf.l.wrap.b32 	%r1741, %r1735, %r1734, 25;
	mov.b64 	%rd1345, {%r1741, %r1740};
	xor.b64  	%rd1346, %rd1344, %rd1345;
	xor.b64  	%rd1347, %rd1328, %rd1280;
	xor.b64  	%rd1348, %rd1328, %rd1304;
	and.b64  	%rd1349, %rd1348, %rd1347;
	xor.b64  	%rd1350, %rd1349, %rd1328;
	add.s64 	%rd1351, %rd1340, %rd1350;
	add.s64 	%rd1352, %rd1351, %rd1346;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1742,%dummy}, %rd1341;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1743}, %rd1341;
	}
	shf.r.wrap.b32 	%r1744, %r1743, %r1742, 14;
	shf.r.wrap.b32 	%r1745, %r1742, %r1743, 14;
	mov.b64 	%rd1353, {%r1745, %r1744};
	shf.r.wrap.b32 	%r1746, %r1743, %r1742, 18;
	shf.r.wrap.b32 	%r1747, %r1742, %r1743, 18;
	mov.b64 	%rd1354, {%r1747, %r1746};
	xor.b64  	%rd1355, %rd1354, %rd1353;
	shf.l.wrap.b32 	%r1748, %r1742, %r1743, 23;
	shf.l.wrap.b32 	%r1749, %r1743, %r1742, 23;
	mov.b64 	%rd1356, {%r1749, %r1748};
	xor.b64  	%rd1357, %rd1355, %rd1356;
	xor.b64  	%rd1358, %rd1317, %rd1293;
	and.b64  	%rd1359, %rd1341, %rd1358;
	xor.b64  	%rd1360, %rd1359, %rd1293;
	add.s64 	%rd1361, %rd1269, %rd1003;
	ld.const.u64 	%rd8914, [k_sha512+240];
	add.s64 	%rd1362, %rd1361, %rd8914;
	add.s64 	%rd1363, %rd1362, %rd1360;
	add.s64 	%rd1364, %rd1363, %rd1357;
	add.s64 	%rd1365, %rd1364, %rd1280;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1750,%dummy}, %rd1352;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1751}, %rd1352;
	}
	shf.r.wrap.b32 	%r1752, %r1751, %r1750, 28;
	shf.r.wrap.b32 	%r1753, %r1750, %r1751, 28;
	mov.b64 	%rd1366, {%r1753, %r1752};
	shf.l.wrap.b32 	%r1754, %r1750, %r1751, 30;
	shf.l.wrap.b32 	%r1755, %r1751, %r1750, 30;
	mov.b64 	%rd1367, {%r1755, %r1754};
	xor.b64  	%rd1368, %rd1367, %rd1366;
	shf.l.wrap.b32 	%r1756, %r1750, %r1751, 25;
	shf.l.wrap.b32 	%r1757, %r1751, %r1750, 25;
	mov.b64 	%rd1369, {%r1757, %r1756};
	xor.b64  	%rd1370, %rd1368, %rd1369;
	xor.b64  	%rd1371, %rd1352, %rd1304;
	xor.b64  	%rd1372, %rd1352, %rd1328;
	and.b64  	%rd1373, %rd1372, %rd1371;
	xor.b64  	%rd1374, %rd1373, %rd1352;
	add.s64 	%rd1375, %rd1364, %rd1374;
	add.s64 	%rd1376, %rd1375, %rd1370;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1758,%dummy}, %rd1365;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1759}, %rd1365;
	}
	shf.r.wrap.b32 	%r1760, %r1759, %r1758, 14;
	shf.r.wrap.b32 	%r1761, %r1758, %r1759, 14;
	mov.b64 	%rd1377, {%r1761, %r1760};
	shf.r.wrap.b32 	%r1762, %r1759, %r1758, 18;
	shf.r.wrap.b32 	%r1763, %r1758, %r1759, 18;
	mov.b64 	%rd1378, {%r1763, %r1762};
	xor.b64  	%rd1379, %rd1378, %rd1377;
	shf.l.wrap.b32 	%r1764, %r1758, %r1759, 23;
	shf.l.wrap.b32 	%r1765, %r1759, %r1758, 23;
	mov.b64 	%rd1380, {%r1765, %r1764};
	xor.b64  	%rd1381, %rd1379, %rd1380;
	xor.b64  	%rd1382, %rd1341, %rd1317;
	and.b64  	%rd1383, %rd1365, %rd1382;
	xor.b64  	%rd1384, %rd1383, %rd1317;
	add.s64 	%rd1385, %rd1293, %rd1016;
	ld.const.u64 	%rd8913, [k_sha512+248];
	add.s64 	%rd1386, %rd1385, %rd8913;
	add.s64 	%rd1387, %rd1386, %rd1384;
	add.s64 	%rd1388, %rd1387, %rd1381;
	add.s64 	%rd1389, %rd1388, %rd1304;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1766,%dummy}, %rd1376;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1767}, %rd1376;
	}
	shf.r.wrap.b32 	%r1768, %r1767, %r1766, 28;
	shf.r.wrap.b32 	%r1769, %r1766, %r1767, 28;
	mov.b64 	%rd1390, {%r1769, %r1768};
	shf.l.wrap.b32 	%r1770, %r1766, %r1767, 30;
	shf.l.wrap.b32 	%r1771, %r1767, %r1766, 30;
	mov.b64 	%rd1391, {%r1771, %r1770};
	xor.b64  	%rd1392, %rd1391, %rd1390;
	shf.l.wrap.b32 	%r1772, %r1766, %r1767, 25;
	shf.l.wrap.b32 	%r1773, %r1767, %r1766, 25;
	mov.b64 	%rd1393, {%r1773, %r1772};
	xor.b64  	%rd1394, %rd1392, %rd1393;
	xor.b64  	%rd1395, %rd1376, %rd1328;
	xor.b64  	%rd1396, %rd1376, %rd1352;
	and.b64  	%rd1397, %rd1396, %rd1395;
	xor.b64  	%rd1398, %rd1397, %rd1376;
	add.s64 	%rd1399, %rd1388, %rd1398;
	add.s64 	%rd1400, %rd1399, %rd1394;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1774,%dummy}, %rd1003;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1775}, %rd1003;
	}
	shf.r.wrap.b32 	%r1776, %r1775, %r1774, 19;
	shf.r.wrap.b32 	%r1777, %r1774, %r1775, 19;
	mov.b64 	%rd1401, {%r1777, %r1776};
	shf.l.wrap.b32 	%r1778, %r1774, %r1775, 3;
	shf.l.wrap.b32 	%r1779, %r1775, %r1774, 3;
	mov.b64 	%rd1402, {%r1779, %r1778};
	shr.u64 	%rd1403, %rd1003, 6;
	xor.b64  	%rd1404, %rd1401, %rd1403;
	xor.b64  	%rd1405, %rd1404, %rd1402;
	shf.r.wrap.b32 	%r1780, %r1369, %r1368, 1;
	shf.r.wrap.b32 	%r1781, %r1368, %r1369, 1;
	mov.b64 	%rd1406, {%r1781, %r1780};
	shf.r.wrap.b32 	%r1782, %r1369, %r1368, 8;
	shf.r.wrap.b32 	%r1783, %r1368, %r1369, 8;
	mov.b64 	%rd1407, {%r1783, %r1782};
	shr.u64 	%rd1408, %rd834, 7;
	xor.b64  	%rd1409, %rd1406, %rd1408;
	xor.b64  	%rd1410, %rd1409, %rd1407;
	add.s64 	%rd1411, %rd938, %rd821;
	add.s64 	%rd1412, %rd1411, %rd1405;
	add.s64 	%rd1413, %rd1412, %rd1410;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1784,%dummy}, %rd1016;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1785}, %rd1016;
	}
	shf.r.wrap.b32 	%r1786, %r1785, %r1784, 19;
	shf.r.wrap.b32 	%r1787, %r1784, %r1785, 19;
	mov.b64 	%rd1414, {%r1787, %r1786};
	shf.l.wrap.b32 	%r1788, %r1784, %r1785, 3;
	shf.l.wrap.b32 	%r1789, %r1785, %r1784, 3;
	mov.b64 	%rd1415, {%r1789, %r1788};
	shr.u64 	%rd1416, %rd1016, 6;
	xor.b64  	%rd1417, %rd1414, %rd1416;
	xor.b64  	%rd1418, %rd1417, %rd1415;
	shf.r.wrap.b32 	%r1790, %r1381, %r1380, 1;
	shf.r.wrap.b32 	%r1791, %r1380, %r1381, 1;
	mov.b64 	%rd1419, {%r1791, %r1790};
	shf.r.wrap.b32 	%r1792, %r1381, %r1380, 8;
	shf.r.wrap.b32 	%r1793, %r1380, %r1381, 8;
	mov.b64 	%rd1420, {%r1793, %r1792};
	shr.u64 	%rd1421, %rd847, 7;
	xor.b64  	%rd1422, %rd1419, %rd1421;
	xor.b64  	%rd1423, %rd1422, %rd1420;
	add.s64 	%rd1424, %rd951, %rd834;
	add.s64 	%rd1425, %rd1424, %rd1418;
	add.s64 	%rd1426, %rd1425, %rd1423;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1794,%dummy}, %rd1413;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1795}, %rd1413;
	}
	shf.r.wrap.b32 	%r1796, %r1795, %r1794, 19;
	shf.r.wrap.b32 	%r1797, %r1794, %r1795, 19;
	mov.b64 	%rd1427, {%r1797, %r1796};
	shf.l.wrap.b32 	%r1798, %r1794, %r1795, 3;
	shf.l.wrap.b32 	%r1799, %r1795, %r1794, 3;
	mov.b64 	%rd1428, {%r1799, %r1798};
	shr.u64 	%rd1429, %rd1413, 6;
	xor.b64  	%rd1430, %rd1427, %rd1429;
	xor.b64  	%rd1431, %rd1430, %rd1428;
	shf.r.wrap.b32 	%r1800, %r1393, %r1392, 1;
	shf.r.wrap.b32 	%r1801, %r1392, %r1393, 1;
	mov.b64 	%rd1432, {%r1801, %r1800};
	shf.r.wrap.b32 	%r1802, %r1393, %r1392, 8;
	shf.r.wrap.b32 	%r1803, %r1392, %r1393, 8;
	mov.b64 	%rd1433, {%r1803, %r1802};
	shr.u64 	%rd1434, %rd860, 7;
	xor.b64  	%rd1435, %rd1432, %rd1434;
	xor.b64  	%rd1436, %rd1435, %rd1433;
	add.s64 	%rd1437, %rd964, %rd847;
	add.s64 	%rd1438, %rd1437, %rd1431;
	add.s64 	%rd1439, %rd1438, %rd1436;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1804,%dummy}, %rd1426;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1805}, %rd1426;
	}
	shf.r.wrap.b32 	%r1806, %r1805, %r1804, 19;
	shf.r.wrap.b32 	%r1807, %r1804, %r1805, 19;
	mov.b64 	%rd1440, {%r1807, %r1806};
	shf.l.wrap.b32 	%r1808, %r1804, %r1805, 3;
	shf.l.wrap.b32 	%r1809, %r1805, %r1804, 3;
	mov.b64 	%rd1441, {%r1809, %r1808};
	shr.u64 	%rd1442, %rd1426, 6;
	xor.b64  	%rd1443, %rd1440, %rd1442;
	xor.b64  	%rd1444, %rd1443, %rd1441;
	shf.r.wrap.b32 	%r1810, %r1405, %r1404, 1;
	shf.r.wrap.b32 	%r1811, %r1404, %r1405, 1;
	mov.b64 	%rd1445, {%r1811, %r1810};
	shf.r.wrap.b32 	%r1812, %r1405, %r1404, 8;
	shf.r.wrap.b32 	%r1813, %r1404, %r1405, 8;
	mov.b64 	%rd1446, {%r1813, %r1812};
	shr.u64 	%rd1447, %rd873, 7;
	xor.b64  	%rd1448, %rd1445, %rd1447;
	xor.b64  	%rd1449, %rd1448, %rd1446;
	add.s64 	%rd1450, %rd977, %rd860;
	add.s64 	%rd1451, %rd1450, %rd1444;
	add.s64 	%rd1452, %rd1451, %rd1449;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1814,%dummy}, %rd1439;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1815}, %rd1439;
	}
	shf.r.wrap.b32 	%r1816, %r1815, %r1814, 19;
	shf.r.wrap.b32 	%r1817, %r1814, %r1815, 19;
	mov.b64 	%rd1453, {%r1817, %r1816};
	shf.l.wrap.b32 	%r1818, %r1814, %r1815, 3;
	shf.l.wrap.b32 	%r1819, %r1815, %r1814, 3;
	mov.b64 	%rd1454, {%r1819, %r1818};
	shr.u64 	%rd1455, %rd1439, 6;
	xor.b64  	%rd1456, %rd1453, %rd1455;
	xor.b64  	%rd1457, %rd1456, %rd1454;
	shf.r.wrap.b32 	%r1820, %r1417, %r1416, 1;
	shf.r.wrap.b32 	%r1821, %r1416, %r1417, 1;
	mov.b64 	%rd1458, {%r1821, %r1820};
	shf.r.wrap.b32 	%r1822, %r1417, %r1416, 8;
	shf.r.wrap.b32 	%r1823, %r1416, %r1417, 8;
	mov.b64 	%rd1459, {%r1823, %r1822};
	shr.u64 	%rd1460, %rd886, 7;
	xor.b64  	%rd1461, %rd1458, %rd1460;
	xor.b64  	%rd1462, %rd1461, %rd1459;
	add.s64 	%rd1463, %rd990, %rd873;
	add.s64 	%rd1464, %rd1463, %rd1457;
	add.s64 	%rd1465, %rd1464, %rd1462;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1824,%dummy}, %rd1452;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1825}, %rd1452;
	}
	shf.r.wrap.b32 	%r1826, %r1825, %r1824, 19;
	shf.r.wrap.b32 	%r1827, %r1824, %r1825, 19;
	mov.b64 	%rd1466, {%r1827, %r1826};
	shf.l.wrap.b32 	%r1828, %r1824, %r1825, 3;
	shf.l.wrap.b32 	%r1829, %r1825, %r1824, 3;
	mov.b64 	%rd1467, {%r1829, %r1828};
	shr.u64 	%rd1468, %rd1452, 6;
	xor.b64  	%rd1469, %rd1466, %rd1468;
	xor.b64  	%rd1470, %rd1469, %rd1467;
	shf.r.wrap.b32 	%r1830, %r1429, %r1428, 1;
	shf.r.wrap.b32 	%r1831, %r1428, %r1429, 1;
	mov.b64 	%rd1471, {%r1831, %r1830};
	shf.r.wrap.b32 	%r1832, %r1429, %r1428, 8;
	shf.r.wrap.b32 	%r1833, %r1428, %r1429, 8;
	mov.b64 	%rd1472, {%r1833, %r1832};
	shr.u64 	%rd1473, %rd899, 7;
	xor.b64  	%rd1474, %rd1471, %rd1473;
	xor.b64  	%rd1475, %rd1474, %rd1472;
	add.s64 	%rd1476, %rd1003, %rd886;
	add.s64 	%rd1477, %rd1476, %rd1470;
	add.s64 	%rd1478, %rd1477, %rd1475;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1834,%dummy}, %rd1465;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1835}, %rd1465;
	}
	shf.r.wrap.b32 	%r1836, %r1835, %r1834, 19;
	shf.r.wrap.b32 	%r1837, %r1834, %r1835, 19;
	mov.b64 	%rd1479, {%r1837, %r1836};
	shf.l.wrap.b32 	%r1838, %r1834, %r1835, 3;
	shf.l.wrap.b32 	%r1839, %r1835, %r1834, 3;
	mov.b64 	%rd1480, {%r1839, %r1838};
	shr.u64 	%rd1481, %rd1465, 6;
	xor.b64  	%rd1482, %rd1479, %rd1481;
	xor.b64  	%rd1483, %rd1482, %rd1480;
	shf.r.wrap.b32 	%r1840, %r1441, %r1440, 1;
	shf.r.wrap.b32 	%r1841, %r1440, %r1441, 1;
	mov.b64 	%rd1484, {%r1841, %r1840};
	shf.r.wrap.b32 	%r1842, %r1441, %r1440, 8;
	shf.r.wrap.b32 	%r1843, %r1440, %r1441, 8;
	mov.b64 	%rd1485, {%r1843, %r1842};
	shr.u64 	%rd1486, %rd912, 7;
	xor.b64  	%rd1487, %rd1484, %rd1486;
	xor.b64  	%rd1488, %rd1487, %rd1485;
	add.s64 	%rd1489, %rd1016, %rd899;
	add.s64 	%rd1490, %rd1489, %rd1483;
	add.s64 	%rd1491, %rd1490, %rd1488;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1844,%dummy}, %rd1478;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1845}, %rd1478;
	}
	shf.r.wrap.b32 	%r1846, %r1845, %r1844, 19;
	shf.r.wrap.b32 	%r1847, %r1844, %r1845, 19;
	mov.b64 	%rd1492, {%r1847, %r1846};
	shf.l.wrap.b32 	%r1848, %r1844, %r1845, 3;
	shf.l.wrap.b32 	%r1849, %r1845, %r1844, 3;
	mov.b64 	%rd1493, {%r1849, %r1848};
	shr.u64 	%rd1494, %rd1478, 6;
	xor.b64  	%rd1495, %rd1492, %rd1494;
	xor.b64  	%rd1496, %rd1495, %rd1493;
	shf.r.wrap.b32 	%r1850, %r1453, %r1452, 1;
	shf.r.wrap.b32 	%r1851, %r1452, %r1453, 1;
	mov.b64 	%rd1497, {%r1851, %r1850};
	shf.r.wrap.b32 	%r1852, %r1453, %r1452, 8;
	shf.r.wrap.b32 	%r1853, %r1452, %r1453, 8;
	mov.b64 	%rd1498, {%r1853, %r1852};
	shr.u64 	%rd1499, %rd925, 7;
	xor.b64  	%rd1500, %rd1497, %rd1499;
	xor.b64  	%rd1501, %rd1500, %rd1498;
	add.s64 	%rd1502, %rd1413, %rd912;
	add.s64 	%rd1503, %rd1502, %rd1496;
	add.s64 	%rd1504, %rd1503, %rd1501;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1854,%dummy}, %rd1491;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1855}, %rd1491;
	}
	shf.r.wrap.b32 	%r1856, %r1855, %r1854, 19;
	shf.r.wrap.b32 	%r1857, %r1854, %r1855, 19;
	mov.b64 	%rd1505, {%r1857, %r1856};
	shf.l.wrap.b32 	%r1858, %r1854, %r1855, 3;
	shf.l.wrap.b32 	%r1859, %r1855, %r1854, 3;
	mov.b64 	%rd1506, {%r1859, %r1858};
	shr.u64 	%rd1507, %rd1491, 6;
	xor.b64  	%rd1508, %rd1505, %rd1507;
	xor.b64  	%rd1509, %rd1508, %rd1506;
	shf.r.wrap.b32 	%r1860, %r1465, %r1464, 1;
	shf.r.wrap.b32 	%r1861, %r1464, %r1465, 1;
	mov.b64 	%rd1510, {%r1861, %r1860};
	shf.r.wrap.b32 	%r1862, %r1465, %r1464, 8;
	shf.r.wrap.b32 	%r1863, %r1464, %r1465, 8;
	mov.b64 	%rd1511, {%r1863, %r1862};
	shr.u64 	%rd1512, %rd938, 7;
	xor.b64  	%rd1513, %rd1510, %rd1512;
	xor.b64  	%rd1514, %rd1513, %rd1511;
	add.s64 	%rd1515, %rd1426, %rd925;
	add.s64 	%rd1516, %rd1515, %rd1509;
	add.s64 	%rd1517, %rd1516, %rd1514;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1864,%dummy}, %rd1504;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1865}, %rd1504;
	}
	shf.r.wrap.b32 	%r1866, %r1865, %r1864, 19;
	shf.r.wrap.b32 	%r1867, %r1864, %r1865, 19;
	mov.b64 	%rd1518, {%r1867, %r1866};
	shf.l.wrap.b32 	%r1868, %r1864, %r1865, 3;
	shf.l.wrap.b32 	%r1869, %r1865, %r1864, 3;
	mov.b64 	%rd1519, {%r1869, %r1868};
	shr.u64 	%rd1520, %rd1504, 6;
	xor.b64  	%rd1521, %rd1518, %rd1520;
	xor.b64  	%rd1522, %rd1521, %rd1519;
	shf.r.wrap.b32 	%r1870, %r1477, %r1476, 1;
	shf.r.wrap.b32 	%r1871, %r1476, %r1477, 1;
	mov.b64 	%rd1523, {%r1871, %r1870};
	shf.r.wrap.b32 	%r1872, %r1477, %r1476, 8;
	shf.r.wrap.b32 	%r1873, %r1476, %r1477, 8;
	mov.b64 	%rd1524, {%r1873, %r1872};
	shr.u64 	%rd1525, %rd951, 7;
	xor.b64  	%rd1526, %rd1523, %rd1525;
	xor.b64  	%rd1527, %rd1526, %rd1524;
	add.s64 	%rd1528, %rd1439, %rd938;
	add.s64 	%rd1529, %rd1528, %rd1522;
	add.s64 	%rd1530, %rd1529, %rd1527;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1874,%dummy}, %rd1517;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1875}, %rd1517;
	}
	shf.r.wrap.b32 	%r1876, %r1875, %r1874, 19;
	shf.r.wrap.b32 	%r1877, %r1874, %r1875, 19;
	mov.b64 	%rd1531, {%r1877, %r1876};
	shf.l.wrap.b32 	%r1878, %r1874, %r1875, 3;
	shf.l.wrap.b32 	%r1879, %r1875, %r1874, 3;
	mov.b64 	%rd1532, {%r1879, %r1878};
	shr.u64 	%rd1533, %rd1517, 6;
	xor.b64  	%rd1534, %rd1531, %rd1533;
	xor.b64  	%rd1535, %rd1534, %rd1532;
	shf.r.wrap.b32 	%r1880, %r1489, %r1488, 1;
	shf.r.wrap.b32 	%r1881, %r1488, %r1489, 1;
	mov.b64 	%rd1536, {%r1881, %r1880};
	shf.r.wrap.b32 	%r1882, %r1489, %r1488, 8;
	shf.r.wrap.b32 	%r1883, %r1488, %r1489, 8;
	mov.b64 	%rd1537, {%r1883, %r1882};
	shr.u64 	%rd1538, %rd964, 7;
	xor.b64  	%rd1539, %rd1536, %rd1538;
	xor.b64  	%rd1540, %rd1539, %rd1537;
	add.s64 	%rd1541, %rd1452, %rd951;
	add.s64 	%rd1542, %rd1541, %rd1535;
	add.s64 	%rd1543, %rd1542, %rd1540;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1884,%dummy}, %rd1530;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1885}, %rd1530;
	}
	shf.r.wrap.b32 	%r1886, %r1885, %r1884, 19;
	shf.r.wrap.b32 	%r1887, %r1884, %r1885, 19;
	mov.b64 	%rd1544, {%r1887, %r1886};
	shf.l.wrap.b32 	%r1888, %r1884, %r1885, 3;
	shf.l.wrap.b32 	%r1889, %r1885, %r1884, 3;
	mov.b64 	%rd1545, {%r1889, %r1888};
	shr.u64 	%rd1546, %rd1530, 6;
	xor.b64  	%rd1547, %rd1544, %rd1546;
	xor.b64  	%rd1548, %rd1547, %rd1545;
	shf.r.wrap.b32 	%r1890, %r1499, %r1498, 1;
	shf.r.wrap.b32 	%r1891, %r1498, %r1499, 1;
	mov.b64 	%rd1549, {%r1891, %r1890};
	shf.r.wrap.b32 	%r1892, %r1499, %r1498, 8;
	shf.r.wrap.b32 	%r1893, %r1498, %r1499, 8;
	mov.b64 	%rd1550, {%r1893, %r1892};
	shr.u64 	%rd1551, %rd977, 7;
	xor.b64  	%rd1552, %rd1549, %rd1551;
	xor.b64  	%rd1553, %rd1552, %rd1550;
	add.s64 	%rd1554, %rd1465, %rd964;
	add.s64 	%rd1555, %rd1554, %rd1548;
	add.s64 	%rd1556, %rd1555, %rd1553;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1894,%dummy}, %rd1543;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1895}, %rd1543;
	}
	shf.r.wrap.b32 	%r1896, %r1895, %r1894, 19;
	shf.r.wrap.b32 	%r1897, %r1894, %r1895, 19;
	mov.b64 	%rd1557, {%r1897, %r1896};
	shf.l.wrap.b32 	%r1898, %r1894, %r1895, 3;
	shf.l.wrap.b32 	%r1899, %r1895, %r1894, 3;
	mov.b64 	%rd1558, {%r1899, %r1898};
	shr.u64 	%rd1559, %rd1543, 6;
	xor.b64  	%rd1560, %rd1557, %rd1559;
	xor.b64  	%rd1561, %rd1560, %rd1558;
	shf.r.wrap.b32 	%r1900, %r1509, %r1508, 1;
	shf.r.wrap.b32 	%r1901, %r1508, %r1509, 1;
	mov.b64 	%rd1562, {%r1901, %r1900};
	shf.r.wrap.b32 	%r1902, %r1509, %r1508, 8;
	shf.r.wrap.b32 	%r1903, %r1508, %r1509, 8;
	mov.b64 	%rd1563, {%r1903, %r1902};
	shr.u64 	%rd1564, %rd990, 7;
	xor.b64  	%rd1565, %rd1562, %rd1564;
	xor.b64  	%rd1566, %rd1565, %rd1563;
	add.s64 	%rd1567, %rd1478, %rd977;
	add.s64 	%rd1568, %rd1567, %rd1561;
	add.s64 	%rd1569, %rd1568, %rd1566;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1904,%dummy}, %rd1556;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1905}, %rd1556;
	}
	shf.r.wrap.b32 	%r1906, %r1905, %r1904, 19;
	shf.r.wrap.b32 	%r1907, %r1904, %r1905, 19;
	mov.b64 	%rd1570, {%r1907, %r1906};
	shf.l.wrap.b32 	%r1908, %r1904, %r1905, 3;
	shf.l.wrap.b32 	%r1909, %r1905, %r1904, 3;
	mov.b64 	%rd1571, {%r1909, %r1908};
	shr.u64 	%rd1572, %rd1556, 6;
	xor.b64  	%rd1573, %rd1570, %rd1572;
	xor.b64  	%rd1574, %rd1573, %rd1571;
	shf.r.wrap.b32 	%r1910, %r1775, %r1774, 1;
	shf.r.wrap.b32 	%r1911, %r1774, %r1775, 1;
	mov.b64 	%rd1575, {%r1911, %r1910};
	shf.r.wrap.b32 	%r1912, %r1775, %r1774, 8;
	shf.r.wrap.b32 	%r1913, %r1774, %r1775, 8;
	mov.b64 	%rd1576, {%r1913, %r1912};
	shr.u64 	%rd1577, %rd1003, 7;
	xor.b64  	%rd1578, %rd1575, %rd1577;
	xor.b64  	%rd1579, %rd1578, %rd1576;
	add.s64 	%rd1580, %rd1491, %rd990;
	add.s64 	%rd1581, %rd1580, %rd1574;
	add.s64 	%rd1582, %rd1581, %rd1579;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1914,%dummy}, %rd1569;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1915}, %rd1569;
	}
	shf.r.wrap.b32 	%r1916, %r1915, %r1914, 19;
	shf.r.wrap.b32 	%r1917, %r1914, %r1915, 19;
	mov.b64 	%rd1583, {%r1917, %r1916};
	shf.l.wrap.b32 	%r1918, %r1914, %r1915, 3;
	shf.l.wrap.b32 	%r1919, %r1915, %r1914, 3;
	mov.b64 	%rd1584, {%r1919, %r1918};
	shr.u64 	%rd1585, %rd1569, 6;
	xor.b64  	%rd1586, %rd1583, %rd1585;
	xor.b64  	%rd1587, %rd1586, %rd1584;
	shf.r.wrap.b32 	%r1920, %r1785, %r1784, 1;
	shf.r.wrap.b32 	%r1921, %r1784, %r1785, 1;
	mov.b64 	%rd1588, {%r1921, %r1920};
	shf.r.wrap.b32 	%r1922, %r1785, %r1784, 8;
	shf.r.wrap.b32 	%r1923, %r1784, %r1785, 8;
	mov.b64 	%rd1589, {%r1923, %r1922};
	shr.u64 	%rd1590, %rd1016, 7;
	xor.b64  	%rd1591, %rd1588, %rd1590;
	xor.b64  	%rd1592, %rd1591, %rd1589;
	add.s64 	%rd1593, %rd1504, %rd1003;
	add.s64 	%rd1594, %rd1593, %rd1587;
	add.s64 	%rd1595, %rd1594, %rd1592;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1924,%dummy}, %rd1582;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1925}, %rd1582;
	}
	shf.r.wrap.b32 	%r1926, %r1925, %r1924, 19;
	shf.r.wrap.b32 	%r1927, %r1924, %r1925, 19;
	mov.b64 	%rd1596, {%r1927, %r1926};
	shf.l.wrap.b32 	%r1928, %r1924, %r1925, 3;
	shf.l.wrap.b32 	%r1929, %r1925, %r1924, 3;
	mov.b64 	%rd1597, {%r1929, %r1928};
	shr.u64 	%rd1598, %rd1582, 6;
	xor.b64  	%rd1599, %rd1596, %rd1598;
	xor.b64  	%rd1600, %rd1599, %rd1597;
	shf.r.wrap.b32 	%r1930, %r1795, %r1794, 1;
	shf.r.wrap.b32 	%r1931, %r1794, %r1795, 1;
	mov.b64 	%rd1601, {%r1931, %r1930};
	shf.r.wrap.b32 	%r1932, %r1795, %r1794, 8;
	shf.r.wrap.b32 	%r1933, %r1794, %r1795, 8;
	mov.b64 	%rd1602, {%r1933, %r1932};
	shr.u64 	%rd1603, %rd1413, 7;
	xor.b64  	%rd1604, %rd1601, %rd1603;
	xor.b64  	%rd1605, %rd1604, %rd1602;
	add.s64 	%rd1606, %rd1517, %rd1016;
	add.s64 	%rd1607, %rd1606, %rd1600;
	add.s64 	%rd1608, %rd1607, %rd1605;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1934,%dummy}, %rd1389;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1935}, %rd1389;
	}
	shf.r.wrap.b32 	%r1936, %r1935, %r1934, 14;
	shf.r.wrap.b32 	%r1937, %r1934, %r1935, 14;
	mov.b64 	%rd1609, {%r1937, %r1936};
	shf.r.wrap.b32 	%r1938, %r1935, %r1934, 18;
	shf.r.wrap.b32 	%r1939, %r1934, %r1935, 18;
	mov.b64 	%rd1610, {%r1939, %r1938};
	xor.b64  	%rd1611, %rd1610, %rd1609;
	shf.l.wrap.b32 	%r1940, %r1934, %r1935, 23;
	shf.l.wrap.b32 	%r1941, %r1935, %r1934, 23;
	mov.b64 	%rd1612, {%r1941, %r1940};
	xor.b64  	%rd1613, %rd1611, %rd1612;
	xor.b64  	%rd1614, %rd1365, %rd1341;
	and.b64  	%rd1615, %rd1614, %rd1389;
	xor.b64  	%rd1616, %rd1615, %rd1341;
	add.s64 	%rd1617, %rd1616, %rd1317;
	add.s64 	%rd1618, %rd1617, %rd1413;
	ld.const.u64 	%rd8912, [k_sha512+256];
	add.s64 	%rd1619, %rd1618, %rd8912;
	add.s64 	%rd1620, %rd1619, %rd1613;
	add.s64 	%rd1621, %rd1620, %rd1328;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1942,%dummy}, %rd1400;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1943}, %rd1400;
	}
	shf.r.wrap.b32 	%r1944, %r1943, %r1942, 28;
	shf.r.wrap.b32 	%r1945, %r1942, %r1943, 28;
	mov.b64 	%rd1622, {%r1945, %r1944};
	shf.l.wrap.b32 	%r1946, %r1942, %r1943, 30;
	shf.l.wrap.b32 	%r1947, %r1943, %r1942, 30;
	mov.b64 	%rd1623, {%r1947, %r1946};
	xor.b64  	%rd1624, %rd1623, %rd1622;
	shf.l.wrap.b32 	%r1948, %r1942, %r1943, 25;
	shf.l.wrap.b32 	%r1949, %r1943, %r1942, 25;
	mov.b64 	%rd1625, {%r1949, %r1948};
	xor.b64  	%rd1626, %rd1624, %rd1625;
	xor.b64  	%rd1627, %rd1400, %rd1352;
	xor.b64  	%rd1628, %rd1400, %rd1376;
	and.b64  	%rd1629, %rd1628, %rd1627;
	xor.b64  	%rd1630, %rd1629, %rd1400;
	add.s64 	%rd1631, %rd1620, %rd1630;
	add.s64 	%rd1632, %rd1631, %rd1626;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1950,%dummy}, %rd1621;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1951}, %rd1621;
	}
	shf.r.wrap.b32 	%r1952, %r1951, %r1950, 14;
	shf.r.wrap.b32 	%r1953, %r1950, %r1951, 14;
	mov.b64 	%rd1633, {%r1953, %r1952};
	shf.r.wrap.b32 	%r1954, %r1951, %r1950, 18;
	shf.r.wrap.b32 	%r1955, %r1950, %r1951, 18;
	mov.b64 	%rd1634, {%r1955, %r1954};
	xor.b64  	%rd1635, %rd1634, %rd1633;
	shf.l.wrap.b32 	%r1956, %r1950, %r1951, 23;
	shf.l.wrap.b32 	%r1957, %r1951, %r1950, 23;
	mov.b64 	%rd1636, {%r1957, %r1956};
	xor.b64  	%rd1637, %rd1635, %rd1636;
	xor.b64  	%rd1638, %rd1389, %rd1365;
	and.b64  	%rd1639, %rd1621, %rd1638;
	xor.b64  	%rd1640, %rd1639, %rd1365;
	add.s64 	%rd1641, %rd1426, %rd1341;
	ld.const.u64 	%rd8911, [k_sha512+264];
	add.s64 	%rd1642, %rd1641, %rd8911;
	add.s64 	%rd1643, %rd1642, %rd1640;
	add.s64 	%rd1644, %rd1643, %rd1637;
	add.s64 	%rd1645, %rd1644, %rd1352;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1958,%dummy}, %rd1632;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1959}, %rd1632;
	}
	shf.r.wrap.b32 	%r1960, %r1959, %r1958, 28;
	shf.r.wrap.b32 	%r1961, %r1958, %r1959, 28;
	mov.b64 	%rd1646, {%r1961, %r1960};
	shf.l.wrap.b32 	%r1962, %r1958, %r1959, 30;
	shf.l.wrap.b32 	%r1963, %r1959, %r1958, 30;
	mov.b64 	%rd1647, {%r1963, %r1962};
	xor.b64  	%rd1648, %rd1647, %rd1646;
	shf.l.wrap.b32 	%r1964, %r1958, %r1959, 25;
	shf.l.wrap.b32 	%r1965, %r1959, %r1958, 25;
	mov.b64 	%rd1649, {%r1965, %r1964};
	xor.b64  	%rd1650, %rd1648, %rd1649;
	xor.b64  	%rd1651, %rd1632, %rd1376;
	xor.b64  	%rd1652, %rd1632, %rd1400;
	and.b64  	%rd1653, %rd1652, %rd1651;
	xor.b64  	%rd1654, %rd1653, %rd1632;
	add.s64 	%rd1655, %rd1644, %rd1654;
	add.s64 	%rd1656, %rd1655, %rd1650;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1966,%dummy}, %rd1645;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1967}, %rd1645;
	}
	shf.r.wrap.b32 	%r1968, %r1967, %r1966, 14;
	shf.r.wrap.b32 	%r1969, %r1966, %r1967, 14;
	mov.b64 	%rd1657, {%r1969, %r1968};
	shf.r.wrap.b32 	%r1970, %r1967, %r1966, 18;
	shf.r.wrap.b32 	%r1971, %r1966, %r1967, 18;
	mov.b64 	%rd1658, {%r1971, %r1970};
	xor.b64  	%rd1659, %rd1658, %rd1657;
	shf.l.wrap.b32 	%r1972, %r1966, %r1967, 23;
	shf.l.wrap.b32 	%r1973, %r1967, %r1966, 23;
	mov.b64 	%rd1660, {%r1973, %r1972};
	xor.b64  	%rd1661, %rd1659, %rd1660;
	xor.b64  	%rd1662, %rd1621, %rd1389;
	and.b64  	%rd1663, %rd1645, %rd1662;
	xor.b64  	%rd1664, %rd1663, %rd1389;
	add.s64 	%rd1665, %rd1439, %rd1365;
	ld.const.u64 	%rd8910, [k_sha512+272];
	add.s64 	%rd1666, %rd1665, %rd8910;
	add.s64 	%rd1667, %rd1666, %rd1664;
	add.s64 	%rd1668, %rd1667, %rd1661;
	add.s64 	%rd1669, %rd1668, %rd1376;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1974,%dummy}, %rd1656;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1975}, %rd1656;
	}
	shf.r.wrap.b32 	%r1976, %r1975, %r1974, 28;
	shf.r.wrap.b32 	%r1977, %r1974, %r1975, 28;
	mov.b64 	%rd1670, {%r1977, %r1976};
	shf.l.wrap.b32 	%r1978, %r1974, %r1975, 30;
	shf.l.wrap.b32 	%r1979, %r1975, %r1974, 30;
	mov.b64 	%rd1671, {%r1979, %r1978};
	xor.b64  	%rd1672, %rd1671, %rd1670;
	shf.l.wrap.b32 	%r1980, %r1974, %r1975, 25;
	shf.l.wrap.b32 	%r1981, %r1975, %r1974, 25;
	mov.b64 	%rd1673, {%r1981, %r1980};
	xor.b64  	%rd1674, %rd1672, %rd1673;
	xor.b64  	%rd1675, %rd1656, %rd1400;
	xor.b64  	%rd1676, %rd1656, %rd1632;
	and.b64  	%rd1677, %rd1676, %rd1675;
	xor.b64  	%rd1678, %rd1677, %rd1656;
	add.s64 	%rd1679, %rd1668, %rd1678;
	add.s64 	%rd1680, %rd1679, %rd1674;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1982,%dummy}, %rd1669;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1983}, %rd1669;
	}
	shf.r.wrap.b32 	%r1984, %r1983, %r1982, 14;
	shf.r.wrap.b32 	%r1985, %r1982, %r1983, 14;
	mov.b64 	%rd1681, {%r1985, %r1984};
	shf.r.wrap.b32 	%r1986, %r1983, %r1982, 18;
	shf.r.wrap.b32 	%r1987, %r1982, %r1983, 18;
	mov.b64 	%rd1682, {%r1987, %r1986};
	xor.b64  	%rd1683, %rd1682, %rd1681;
	shf.l.wrap.b32 	%r1988, %r1982, %r1983, 23;
	shf.l.wrap.b32 	%r1989, %r1983, %r1982, 23;
	mov.b64 	%rd1684, {%r1989, %r1988};
	xor.b64  	%rd1685, %rd1683, %rd1684;
	xor.b64  	%rd1686, %rd1645, %rd1621;
	and.b64  	%rd1687, %rd1669, %rd1686;
	xor.b64  	%rd1688, %rd1687, %rd1621;
	add.s64 	%rd1689, %rd1452, %rd1389;
	ld.const.u64 	%rd8909, [k_sha512+280];
	add.s64 	%rd1690, %rd1689, %rd8909;
	add.s64 	%rd1691, %rd1690, %rd1688;
	add.s64 	%rd1692, %rd1691, %rd1685;
	add.s64 	%rd1693, %rd1692, %rd1400;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1990,%dummy}, %rd1680;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1991}, %rd1680;
	}
	shf.r.wrap.b32 	%r1992, %r1991, %r1990, 28;
	shf.r.wrap.b32 	%r1993, %r1990, %r1991, 28;
	mov.b64 	%rd1694, {%r1993, %r1992};
	shf.l.wrap.b32 	%r1994, %r1990, %r1991, 30;
	shf.l.wrap.b32 	%r1995, %r1991, %r1990, 30;
	mov.b64 	%rd1695, {%r1995, %r1994};
	xor.b64  	%rd1696, %rd1695, %rd1694;
	shf.l.wrap.b32 	%r1996, %r1990, %r1991, 25;
	shf.l.wrap.b32 	%r1997, %r1991, %r1990, 25;
	mov.b64 	%rd1697, {%r1997, %r1996};
	xor.b64  	%rd1698, %rd1696, %rd1697;
	xor.b64  	%rd1699, %rd1680, %rd1632;
	xor.b64  	%rd1700, %rd1680, %rd1656;
	and.b64  	%rd1701, %rd1700, %rd1699;
	xor.b64  	%rd1702, %rd1701, %rd1680;
	add.s64 	%rd1703, %rd1692, %rd1702;
	add.s64 	%rd1704, %rd1703, %rd1698;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1998,%dummy}, %rd1693;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1999}, %rd1693;
	}
	shf.r.wrap.b32 	%r2000, %r1999, %r1998, 14;
	shf.r.wrap.b32 	%r2001, %r1998, %r1999, 14;
	mov.b64 	%rd1705, {%r2001, %r2000};
	shf.r.wrap.b32 	%r2002, %r1999, %r1998, 18;
	shf.r.wrap.b32 	%r2003, %r1998, %r1999, 18;
	mov.b64 	%rd1706, {%r2003, %r2002};
	xor.b64  	%rd1707, %rd1706, %rd1705;
	shf.l.wrap.b32 	%r2004, %r1998, %r1999, 23;
	shf.l.wrap.b32 	%r2005, %r1999, %r1998, 23;
	mov.b64 	%rd1708, {%r2005, %r2004};
	xor.b64  	%rd1709, %rd1707, %rd1708;
	xor.b64  	%rd1710, %rd1669, %rd1645;
	and.b64  	%rd1711, %rd1693, %rd1710;
	xor.b64  	%rd1712, %rd1711, %rd1645;
	add.s64 	%rd1713, %rd1621, %rd1465;
	ld.const.u64 	%rd8908, [k_sha512+288];
	add.s64 	%rd1714, %rd1713, %rd8908;
	add.s64 	%rd1715, %rd1714, %rd1712;
	add.s64 	%rd1716, %rd1715, %rd1709;
	add.s64 	%rd1717, %rd1716, %rd1632;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2006,%dummy}, %rd1704;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2007}, %rd1704;
	}
	shf.r.wrap.b32 	%r2008, %r2007, %r2006, 28;
	shf.r.wrap.b32 	%r2009, %r2006, %r2007, 28;
	mov.b64 	%rd1718, {%r2009, %r2008};
	shf.l.wrap.b32 	%r2010, %r2006, %r2007, 30;
	shf.l.wrap.b32 	%r2011, %r2007, %r2006, 30;
	mov.b64 	%rd1719, {%r2011, %r2010};
	xor.b64  	%rd1720, %rd1719, %rd1718;
	shf.l.wrap.b32 	%r2012, %r2006, %r2007, 25;
	shf.l.wrap.b32 	%r2013, %r2007, %r2006, 25;
	mov.b64 	%rd1721, {%r2013, %r2012};
	xor.b64  	%rd1722, %rd1720, %rd1721;
	xor.b64  	%rd1723, %rd1704, %rd1656;
	xor.b64  	%rd1724, %rd1704, %rd1680;
	and.b64  	%rd1725, %rd1724, %rd1723;
	xor.b64  	%rd1726, %rd1725, %rd1704;
	add.s64 	%rd1727, %rd1716, %rd1726;
	add.s64 	%rd1728, %rd1727, %rd1722;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2014,%dummy}, %rd1717;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2015}, %rd1717;
	}
	shf.r.wrap.b32 	%r2016, %r2015, %r2014, 14;
	shf.r.wrap.b32 	%r2017, %r2014, %r2015, 14;
	mov.b64 	%rd1729, {%r2017, %r2016};
	shf.r.wrap.b32 	%r2018, %r2015, %r2014, 18;
	shf.r.wrap.b32 	%r2019, %r2014, %r2015, 18;
	mov.b64 	%rd1730, {%r2019, %r2018};
	xor.b64  	%rd1731, %rd1730, %rd1729;
	shf.l.wrap.b32 	%r2020, %r2014, %r2015, 23;
	shf.l.wrap.b32 	%r2021, %r2015, %r2014, 23;
	mov.b64 	%rd1732, {%r2021, %r2020};
	xor.b64  	%rd1733, %rd1731, %rd1732;
	xor.b64  	%rd1734, %rd1693, %rd1669;
	and.b64  	%rd1735, %rd1717, %rd1734;
	xor.b64  	%rd1736, %rd1735, %rd1669;
	add.s64 	%rd1737, %rd1645, %rd1478;
	ld.const.u64 	%rd8907, [k_sha512+296];
	add.s64 	%rd1738, %rd1737, %rd8907;
	add.s64 	%rd1739, %rd1738, %rd1736;
	add.s64 	%rd1740, %rd1739, %rd1733;
	add.s64 	%rd1741, %rd1740, %rd1656;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2022,%dummy}, %rd1728;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2023}, %rd1728;
	}
	shf.r.wrap.b32 	%r2024, %r2023, %r2022, 28;
	shf.r.wrap.b32 	%r2025, %r2022, %r2023, 28;
	mov.b64 	%rd1742, {%r2025, %r2024};
	shf.l.wrap.b32 	%r2026, %r2022, %r2023, 30;
	shf.l.wrap.b32 	%r2027, %r2023, %r2022, 30;
	mov.b64 	%rd1743, {%r2027, %r2026};
	xor.b64  	%rd1744, %rd1743, %rd1742;
	shf.l.wrap.b32 	%r2028, %r2022, %r2023, 25;
	shf.l.wrap.b32 	%r2029, %r2023, %r2022, 25;
	mov.b64 	%rd1745, {%r2029, %r2028};
	xor.b64  	%rd1746, %rd1744, %rd1745;
	xor.b64  	%rd1747, %rd1728, %rd1680;
	xor.b64  	%rd1748, %rd1728, %rd1704;
	and.b64  	%rd1749, %rd1748, %rd1747;
	xor.b64  	%rd1750, %rd1749, %rd1728;
	add.s64 	%rd1751, %rd1740, %rd1750;
	add.s64 	%rd1752, %rd1751, %rd1746;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2030,%dummy}, %rd1741;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2031}, %rd1741;
	}
	shf.r.wrap.b32 	%r2032, %r2031, %r2030, 14;
	shf.r.wrap.b32 	%r2033, %r2030, %r2031, 14;
	mov.b64 	%rd1753, {%r2033, %r2032};
	shf.r.wrap.b32 	%r2034, %r2031, %r2030, 18;
	shf.r.wrap.b32 	%r2035, %r2030, %r2031, 18;
	mov.b64 	%rd1754, {%r2035, %r2034};
	xor.b64  	%rd1755, %rd1754, %rd1753;
	shf.l.wrap.b32 	%r2036, %r2030, %r2031, 23;
	shf.l.wrap.b32 	%r2037, %r2031, %r2030, 23;
	mov.b64 	%rd1756, {%r2037, %r2036};
	xor.b64  	%rd1757, %rd1755, %rd1756;
	xor.b64  	%rd1758, %rd1717, %rd1693;
	and.b64  	%rd1759, %rd1741, %rd1758;
	xor.b64  	%rd1760, %rd1759, %rd1693;
	add.s64 	%rd1761, %rd1669, %rd1491;
	ld.const.u64 	%rd8906, [k_sha512+304];
	add.s64 	%rd1762, %rd1761, %rd8906;
	add.s64 	%rd1763, %rd1762, %rd1760;
	add.s64 	%rd1764, %rd1763, %rd1757;
	add.s64 	%rd1765, %rd1764, %rd1680;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2038,%dummy}, %rd1752;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2039}, %rd1752;
	}
	shf.r.wrap.b32 	%r2040, %r2039, %r2038, 28;
	shf.r.wrap.b32 	%r2041, %r2038, %r2039, 28;
	mov.b64 	%rd1766, {%r2041, %r2040};
	shf.l.wrap.b32 	%r2042, %r2038, %r2039, 30;
	shf.l.wrap.b32 	%r2043, %r2039, %r2038, 30;
	mov.b64 	%rd1767, {%r2043, %r2042};
	xor.b64  	%rd1768, %rd1767, %rd1766;
	shf.l.wrap.b32 	%r2044, %r2038, %r2039, 25;
	shf.l.wrap.b32 	%r2045, %r2039, %r2038, 25;
	mov.b64 	%rd1769, {%r2045, %r2044};
	xor.b64  	%rd1770, %rd1768, %rd1769;
	xor.b64  	%rd1771, %rd1752, %rd1704;
	xor.b64  	%rd1772, %rd1752, %rd1728;
	and.b64  	%rd1773, %rd1772, %rd1771;
	xor.b64  	%rd1774, %rd1773, %rd1752;
	add.s64 	%rd1775, %rd1764, %rd1774;
	add.s64 	%rd1776, %rd1775, %rd1770;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2046,%dummy}, %rd1765;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2047}, %rd1765;
	}
	shf.r.wrap.b32 	%r2048, %r2047, %r2046, 14;
	shf.r.wrap.b32 	%r2049, %r2046, %r2047, 14;
	mov.b64 	%rd1777, {%r2049, %r2048};
	shf.r.wrap.b32 	%r2050, %r2047, %r2046, 18;
	shf.r.wrap.b32 	%r2051, %r2046, %r2047, 18;
	mov.b64 	%rd1778, {%r2051, %r2050};
	xor.b64  	%rd1779, %rd1778, %rd1777;
	shf.l.wrap.b32 	%r2052, %r2046, %r2047, 23;
	shf.l.wrap.b32 	%r2053, %r2047, %r2046, 23;
	mov.b64 	%rd1780, {%r2053, %r2052};
	xor.b64  	%rd1781, %rd1779, %rd1780;
	xor.b64  	%rd1782, %rd1741, %rd1717;
	and.b64  	%rd1783, %rd1765, %rd1782;
	xor.b64  	%rd1784, %rd1783, %rd1717;
	add.s64 	%rd1785, %rd1693, %rd1504;
	ld.const.u64 	%rd8905, [k_sha512+312];
	add.s64 	%rd1786, %rd1785, %rd8905;
	add.s64 	%rd1787, %rd1786, %rd1784;
	add.s64 	%rd1788, %rd1787, %rd1781;
	add.s64 	%rd1789, %rd1788, %rd1704;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2054,%dummy}, %rd1776;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2055}, %rd1776;
	}
	shf.r.wrap.b32 	%r2056, %r2055, %r2054, 28;
	shf.r.wrap.b32 	%r2057, %r2054, %r2055, 28;
	mov.b64 	%rd1790, {%r2057, %r2056};
	shf.l.wrap.b32 	%r2058, %r2054, %r2055, 30;
	shf.l.wrap.b32 	%r2059, %r2055, %r2054, 30;
	mov.b64 	%rd1791, {%r2059, %r2058};
	xor.b64  	%rd1792, %rd1791, %rd1790;
	shf.l.wrap.b32 	%r2060, %r2054, %r2055, 25;
	shf.l.wrap.b32 	%r2061, %r2055, %r2054, 25;
	mov.b64 	%rd1793, {%r2061, %r2060};
	xor.b64  	%rd1794, %rd1792, %rd1793;
	xor.b64  	%rd1795, %rd1776, %rd1728;
	xor.b64  	%rd1796, %rd1776, %rd1752;
	and.b64  	%rd1797, %rd1796, %rd1795;
	xor.b64  	%rd1798, %rd1797, %rd1776;
	add.s64 	%rd1799, %rd1788, %rd1798;
	add.s64 	%rd1800, %rd1799, %rd1794;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2062,%dummy}, %rd1789;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2063}, %rd1789;
	}
	shf.r.wrap.b32 	%r2064, %r2063, %r2062, 14;
	shf.r.wrap.b32 	%r2065, %r2062, %r2063, 14;
	mov.b64 	%rd1801, {%r2065, %r2064};
	shf.r.wrap.b32 	%r2066, %r2063, %r2062, 18;
	shf.r.wrap.b32 	%r2067, %r2062, %r2063, 18;
	mov.b64 	%rd1802, {%r2067, %r2066};
	xor.b64  	%rd1803, %rd1802, %rd1801;
	shf.l.wrap.b32 	%r2068, %r2062, %r2063, 23;
	shf.l.wrap.b32 	%r2069, %r2063, %r2062, 23;
	mov.b64 	%rd1804, {%r2069, %r2068};
	xor.b64  	%rd1805, %rd1803, %rd1804;
	xor.b64  	%rd1806, %rd1765, %rd1741;
	and.b64  	%rd1807, %rd1789, %rd1806;
	xor.b64  	%rd1808, %rd1807, %rd1741;
	add.s64 	%rd1809, %rd1717, %rd1517;
	ld.const.u64 	%rd8904, [k_sha512+320];
	add.s64 	%rd1810, %rd1809, %rd8904;
	add.s64 	%rd1811, %rd1810, %rd1808;
	add.s64 	%rd1812, %rd1811, %rd1805;
	add.s64 	%rd1813, %rd1812, %rd1728;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2070,%dummy}, %rd1800;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2071}, %rd1800;
	}
	shf.r.wrap.b32 	%r2072, %r2071, %r2070, 28;
	shf.r.wrap.b32 	%r2073, %r2070, %r2071, 28;
	mov.b64 	%rd1814, {%r2073, %r2072};
	shf.l.wrap.b32 	%r2074, %r2070, %r2071, 30;
	shf.l.wrap.b32 	%r2075, %r2071, %r2070, 30;
	mov.b64 	%rd1815, {%r2075, %r2074};
	xor.b64  	%rd1816, %rd1815, %rd1814;
	shf.l.wrap.b32 	%r2076, %r2070, %r2071, 25;
	shf.l.wrap.b32 	%r2077, %r2071, %r2070, 25;
	mov.b64 	%rd1817, {%r2077, %r2076};
	xor.b64  	%rd1818, %rd1816, %rd1817;
	xor.b64  	%rd1819, %rd1800, %rd1752;
	xor.b64  	%rd1820, %rd1800, %rd1776;
	and.b64  	%rd1821, %rd1820, %rd1819;
	xor.b64  	%rd1822, %rd1821, %rd1800;
	add.s64 	%rd1823, %rd1812, %rd1822;
	add.s64 	%rd1824, %rd1823, %rd1818;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2078,%dummy}, %rd1813;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2079}, %rd1813;
	}
	shf.r.wrap.b32 	%r2080, %r2079, %r2078, 14;
	shf.r.wrap.b32 	%r2081, %r2078, %r2079, 14;
	mov.b64 	%rd1825, {%r2081, %r2080};
	shf.r.wrap.b32 	%r2082, %r2079, %r2078, 18;
	shf.r.wrap.b32 	%r2083, %r2078, %r2079, 18;
	mov.b64 	%rd1826, {%r2083, %r2082};
	xor.b64  	%rd1827, %rd1826, %rd1825;
	shf.l.wrap.b32 	%r2084, %r2078, %r2079, 23;
	shf.l.wrap.b32 	%r2085, %r2079, %r2078, 23;
	mov.b64 	%rd1828, {%r2085, %r2084};
	xor.b64  	%rd1829, %rd1827, %rd1828;
	xor.b64  	%rd1830, %rd1789, %rd1765;
	and.b64  	%rd1831, %rd1813, %rd1830;
	xor.b64  	%rd1832, %rd1831, %rd1765;
	add.s64 	%rd1833, %rd1741, %rd1530;
	ld.const.u64 	%rd8903, [k_sha512+328];
	add.s64 	%rd1834, %rd1833, %rd8903;
	add.s64 	%rd1835, %rd1834, %rd1832;
	add.s64 	%rd1836, %rd1835, %rd1829;
	add.s64 	%rd1837, %rd1836, %rd1752;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2086,%dummy}, %rd1824;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2087}, %rd1824;
	}
	shf.r.wrap.b32 	%r2088, %r2087, %r2086, 28;
	shf.r.wrap.b32 	%r2089, %r2086, %r2087, 28;
	mov.b64 	%rd1838, {%r2089, %r2088};
	shf.l.wrap.b32 	%r2090, %r2086, %r2087, 30;
	shf.l.wrap.b32 	%r2091, %r2087, %r2086, 30;
	mov.b64 	%rd1839, {%r2091, %r2090};
	xor.b64  	%rd1840, %rd1839, %rd1838;
	shf.l.wrap.b32 	%r2092, %r2086, %r2087, 25;
	shf.l.wrap.b32 	%r2093, %r2087, %r2086, 25;
	mov.b64 	%rd1841, {%r2093, %r2092};
	xor.b64  	%rd1842, %rd1840, %rd1841;
	xor.b64  	%rd1843, %rd1824, %rd1776;
	xor.b64  	%rd1844, %rd1824, %rd1800;
	and.b64  	%rd1845, %rd1844, %rd1843;
	xor.b64  	%rd1846, %rd1845, %rd1824;
	add.s64 	%rd1847, %rd1836, %rd1846;
	add.s64 	%rd1848, %rd1847, %rd1842;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2094,%dummy}, %rd1837;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2095}, %rd1837;
	}
	shf.r.wrap.b32 	%r2096, %r2095, %r2094, 14;
	shf.r.wrap.b32 	%r2097, %r2094, %r2095, 14;
	mov.b64 	%rd1849, {%r2097, %r2096};
	shf.r.wrap.b32 	%r2098, %r2095, %r2094, 18;
	shf.r.wrap.b32 	%r2099, %r2094, %r2095, 18;
	mov.b64 	%rd1850, {%r2099, %r2098};
	xor.b64  	%rd1851, %rd1850, %rd1849;
	shf.l.wrap.b32 	%r2100, %r2094, %r2095, 23;
	shf.l.wrap.b32 	%r2101, %r2095, %r2094, 23;
	mov.b64 	%rd1852, {%r2101, %r2100};
	xor.b64  	%rd1853, %rd1851, %rd1852;
	xor.b64  	%rd1854, %rd1813, %rd1789;
	and.b64  	%rd1855, %rd1837, %rd1854;
	xor.b64  	%rd1856, %rd1855, %rd1789;
	add.s64 	%rd1857, %rd1765, %rd1543;
	ld.const.u64 	%rd8902, [k_sha512+336];
	add.s64 	%rd1858, %rd1857, %rd8902;
	add.s64 	%rd1859, %rd1858, %rd1856;
	add.s64 	%rd1860, %rd1859, %rd1853;
	add.s64 	%rd1861, %rd1860, %rd1776;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2102,%dummy}, %rd1848;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2103}, %rd1848;
	}
	shf.r.wrap.b32 	%r2104, %r2103, %r2102, 28;
	shf.r.wrap.b32 	%r2105, %r2102, %r2103, 28;
	mov.b64 	%rd1862, {%r2105, %r2104};
	shf.l.wrap.b32 	%r2106, %r2102, %r2103, 30;
	shf.l.wrap.b32 	%r2107, %r2103, %r2102, 30;
	mov.b64 	%rd1863, {%r2107, %r2106};
	xor.b64  	%rd1864, %rd1863, %rd1862;
	shf.l.wrap.b32 	%r2108, %r2102, %r2103, 25;
	shf.l.wrap.b32 	%r2109, %r2103, %r2102, 25;
	mov.b64 	%rd1865, {%r2109, %r2108};
	xor.b64  	%rd1866, %rd1864, %rd1865;
	xor.b64  	%rd1867, %rd1848, %rd1800;
	xor.b64  	%rd1868, %rd1848, %rd1824;
	and.b64  	%rd1869, %rd1868, %rd1867;
	xor.b64  	%rd1870, %rd1869, %rd1848;
	add.s64 	%rd1871, %rd1860, %rd1870;
	add.s64 	%rd1872, %rd1871, %rd1866;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2110,%dummy}, %rd1861;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2111}, %rd1861;
	}
	shf.r.wrap.b32 	%r2112, %r2111, %r2110, 14;
	shf.r.wrap.b32 	%r2113, %r2110, %r2111, 14;
	mov.b64 	%rd1873, {%r2113, %r2112};
	shf.r.wrap.b32 	%r2114, %r2111, %r2110, 18;
	shf.r.wrap.b32 	%r2115, %r2110, %r2111, 18;
	mov.b64 	%rd1874, {%r2115, %r2114};
	xor.b64  	%rd1875, %rd1874, %rd1873;
	shf.l.wrap.b32 	%r2116, %r2110, %r2111, 23;
	shf.l.wrap.b32 	%r2117, %r2111, %r2110, 23;
	mov.b64 	%rd1876, {%r2117, %r2116};
	xor.b64  	%rd1877, %rd1875, %rd1876;
	xor.b64  	%rd1878, %rd1837, %rd1813;
	and.b64  	%rd1879, %rd1861, %rd1878;
	xor.b64  	%rd1880, %rd1879, %rd1813;
	add.s64 	%rd1881, %rd1789, %rd1556;
	ld.const.u64 	%rd8901, [k_sha512+344];
	add.s64 	%rd1882, %rd1881, %rd8901;
	add.s64 	%rd1883, %rd1882, %rd1880;
	add.s64 	%rd1884, %rd1883, %rd1877;
	add.s64 	%rd1885, %rd1884, %rd1800;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2118,%dummy}, %rd1872;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2119}, %rd1872;
	}
	shf.r.wrap.b32 	%r2120, %r2119, %r2118, 28;
	shf.r.wrap.b32 	%r2121, %r2118, %r2119, 28;
	mov.b64 	%rd1886, {%r2121, %r2120};
	shf.l.wrap.b32 	%r2122, %r2118, %r2119, 30;
	shf.l.wrap.b32 	%r2123, %r2119, %r2118, 30;
	mov.b64 	%rd1887, {%r2123, %r2122};
	xor.b64  	%rd1888, %rd1887, %rd1886;
	shf.l.wrap.b32 	%r2124, %r2118, %r2119, 25;
	shf.l.wrap.b32 	%r2125, %r2119, %r2118, 25;
	mov.b64 	%rd1889, {%r2125, %r2124};
	xor.b64  	%rd1890, %rd1888, %rd1889;
	xor.b64  	%rd1891, %rd1872, %rd1824;
	xor.b64  	%rd1892, %rd1872, %rd1848;
	and.b64  	%rd1893, %rd1892, %rd1891;
	xor.b64  	%rd1894, %rd1893, %rd1872;
	add.s64 	%rd1895, %rd1884, %rd1894;
	add.s64 	%rd1896, %rd1895, %rd1890;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2126,%dummy}, %rd1885;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2127}, %rd1885;
	}
	shf.r.wrap.b32 	%r2128, %r2127, %r2126, 14;
	shf.r.wrap.b32 	%r2129, %r2126, %r2127, 14;
	mov.b64 	%rd1897, {%r2129, %r2128};
	shf.r.wrap.b32 	%r2130, %r2127, %r2126, 18;
	shf.r.wrap.b32 	%r2131, %r2126, %r2127, 18;
	mov.b64 	%rd1898, {%r2131, %r2130};
	xor.b64  	%rd1899, %rd1898, %rd1897;
	shf.l.wrap.b32 	%r2132, %r2126, %r2127, 23;
	shf.l.wrap.b32 	%r2133, %r2127, %r2126, 23;
	mov.b64 	%rd1900, {%r2133, %r2132};
	xor.b64  	%rd1901, %rd1899, %rd1900;
	xor.b64  	%rd1902, %rd1861, %rd1837;
	and.b64  	%rd1903, %rd1885, %rd1902;
	xor.b64  	%rd1904, %rd1903, %rd1837;
	add.s64 	%rd1905, %rd1813, %rd1569;
	ld.const.u64 	%rd8900, [k_sha512+352];
	add.s64 	%rd1906, %rd1905, %rd8900;
	add.s64 	%rd1907, %rd1906, %rd1904;
	add.s64 	%rd1908, %rd1907, %rd1901;
	add.s64 	%rd1909, %rd1908, %rd1824;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2134,%dummy}, %rd1896;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2135}, %rd1896;
	}
	shf.r.wrap.b32 	%r2136, %r2135, %r2134, 28;
	shf.r.wrap.b32 	%r2137, %r2134, %r2135, 28;
	mov.b64 	%rd1910, {%r2137, %r2136};
	shf.l.wrap.b32 	%r2138, %r2134, %r2135, 30;
	shf.l.wrap.b32 	%r2139, %r2135, %r2134, 30;
	mov.b64 	%rd1911, {%r2139, %r2138};
	xor.b64  	%rd1912, %rd1911, %rd1910;
	shf.l.wrap.b32 	%r2140, %r2134, %r2135, 25;
	shf.l.wrap.b32 	%r2141, %r2135, %r2134, 25;
	mov.b64 	%rd1913, {%r2141, %r2140};
	xor.b64  	%rd1914, %rd1912, %rd1913;
	xor.b64  	%rd1915, %rd1896, %rd1848;
	xor.b64  	%rd1916, %rd1896, %rd1872;
	and.b64  	%rd1917, %rd1916, %rd1915;
	xor.b64  	%rd1918, %rd1917, %rd1896;
	add.s64 	%rd1919, %rd1908, %rd1918;
	add.s64 	%rd1920, %rd1919, %rd1914;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2142,%dummy}, %rd1909;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2143}, %rd1909;
	}
	shf.r.wrap.b32 	%r2144, %r2143, %r2142, 14;
	shf.r.wrap.b32 	%r2145, %r2142, %r2143, 14;
	mov.b64 	%rd1921, {%r2145, %r2144};
	shf.r.wrap.b32 	%r2146, %r2143, %r2142, 18;
	shf.r.wrap.b32 	%r2147, %r2142, %r2143, 18;
	mov.b64 	%rd1922, {%r2147, %r2146};
	xor.b64  	%rd1923, %rd1922, %rd1921;
	shf.l.wrap.b32 	%r2148, %r2142, %r2143, 23;
	shf.l.wrap.b32 	%r2149, %r2143, %r2142, 23;
	mov.b64 	%rd1924, {%r2149, %r2148};
	xor.b64  	%rd1925, %rd1923, %rd1924;
	xor.b64  	%rd1926, %rd1885, %rd1861;
	and.b64  	%rd1927, %rd1909, %rd1926;
	xor.b64  	%rd1928, %rd1927, %rd1861;
	add.s64 	%rd1929, %rd1837, %rd1582;
	ld.const.u64 	%rd8899, [k_sha512+360];
	add.s64 	%rd1930, %rd1929, %rd8899;
	add.s64 	%rd1931, %rd1930, %rd1928;
	add.s64 	%rd1932, %rd1931, %rd1925;
	add.s64 	%rd1933, %rd1932, %rd1848;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2150,%dummy}, %rd1920;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2151}, %rd1920;
	}
	shf.r.wrap.b32 	%r2152, %r2151, %r2150, 28;
	shf.r.wrap.b32 	%r2153, %r2150, %r2151, 28;
	mov.b64 	%rd1934, {%r2153, %r2152};
	shf.l.wrap.b32 	%r2154, %r2150, %r2151, 30;
	shf.l.wrap.b32 	%r2155, %r2151, %r2150, 30;
	mov.b64 	%rd1935, {%r2155, %r2154};
	xor.b64  	%rd1936, %rd1935, %rd1934;
	shf.l.wrap.b32 	%r2156, %r2150, %r2151, 25;
	shf.l.wrap.b32 	%r2157, %r2151, %r2150, 25;
	mov.b64 	%rd1937, {%r2157, %r2156};
	xor.b64  	%rd1938, %rd1936, %rd1937;
	xor.b64  	%rd1939, %rd1920, %rd1872;
	xor.b64  	%rd1940, %rd1920, %rd1896;
	and.b64  	%rd1941, %rd1940, %rd1939;
	xor.b64  	%rd1942, %rd1941, %rd1920;
	add.s64 	%rd1943, %rd1932, %rd1942;
	add.s64 	%rd1944, %rd1943, %rd1938;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2158,%dummy}, %rd1933;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2159}, %rd1933;
	}
	shf.r.wrap.b32 	%r2160, %r2159, %r2158, 14;
	shf.r.wrap.b32 	%r2161, %r2158, %r2159, 14;
	mov.b64 	%rd1945, {%r2161, %r2160};
	shf.r.wrap.b32 	%r2162, %r2159, %r2158, 18;
	shf.r.wrap.b32 	%r2163, %r2158, %r2159, 18;
	mov.b64 	%rd1946, {%r2163, %r2162};
	xor.b64  	%rd1947, %rd1946, %rd1945;
	shf.l.wrap.b32 	%r2164, %r2158, %r2159, 23;
	shf.l.wrap.b32 	%r2165, %r2159, %r2158, 23;
	mov.b64 	%rd1948, {%r2165, %r2164};
	xor.b64  	%rd1949, %rd1947, %rd1948;
	xor.b64  	%rd1950, %rd1909, %rd1885;
	and.b64  	%rd1951, %rd1933, %rd1950;
	xor.b64  	%rd1952, %rd1951, %rd1885;
	add.s64 	%rd1953, %rd1861, %rd1595;
	ld.const.u64 	%rd8898, [k_sha512+368];
	add.s64 	%rd1954, %rd1953, %rd8898;
	add.s64 	%rd1955, %rd1954, %rd1952;
	add.s64 	%rd1956, %rd1955, %rd1949;
	add.s64 	%rd1957, %rd1956, %rd1872;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2166,%dummy}, %rd1944;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2167}, %rd1944;
	}
	shf.r.wrap.b32 	%r2168, %r2167, %r2166, 28;
	shf.r.wrap.b32 	%r2169, %r2166, %r2167, 28;
	mov.b64 	%rd1958, {%r2169, %r2168};
	shf.l.wrap.b32 	%r2170, %r2166, %r2167, 30;
	shf.l.wrap.b32 	%r2171, %r2167, %r2166, 30;
	mov.b64 	%rd1959, {%r2171, %r2170};
	xor.b64  	%rd1960, %rd1959, %rd1958;
	shf.l.wrap.b32 	%r2172, %r2166, %r2167, 25;
	shf.l.wrap.b32 	%r2173, %r2167, %r2166, 25;
	mov.b64 	%rd1961, {%r2173, %r2172};
	xor.b64  	%rd1962, %rd1960, %rd1961;
	xor.b64  	%rd1963, %rd1944, %rd1896;
	xor.b64  	%rd1964, %rd1944, %rd1920;
	and.b64  	%rd1965, %rd1964, %rd1963;
	xor.b64  	%rd1966, %rd1965, %rd1944;
	add.s64 	%rd1967, %rd1956, %rd1966;
	add.s64 	%rd1968, %rd1967, %rd1962;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2174,%dummy}, %rd1957;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2175}, %rd1957;
	}
	shf.r.wrap.b32 	%r2176, %r2175, %r2174, 14;
	shf.r.wrap.b32 	%r2177, %r2174, %r2175, 14;
	mov.b64 	%rd1969, {%r2177, %r2176};
	shf.r.wrap.b32 	%r2178, %r2175, %r2174, 18;
	shf.r.wrap.b32 	%r2179, %r2174, %r2175, 18;
	mov.b64 	%rd1970, {%r2179, %r2178};
	xor.b64  	%rd1971, %rd1970, %rd1969;
	shf.l.wrap.b32 	%r2180, %r2174, %r2175, 23;
	shf.l.wrap.b32 	%r2181, %r2175, %r2174, 23;
	mov.b64 	%rd1972, {%r2181, %r2180};
	xor.b64  	%rd1973, %rd1971, %rd1972;
	xor.b64  	%rd1974, %rd1933, %rd1909;
	and.b64  	%rd1975, %rd1957, %rd1974;
	xor.b64  	%rd1976, %rd1975, %rd1909;
	add.s64 	%rd1977, %rd1885, %rd1608;
	ld.const.u64 	%rd8897, [k_sha512+376];
	add.s64 	%rd1978, %rd1977, %rd8897;
	add.s64 	%rd1979, %rd1978, %rd1976;
	add.s64 	%rd1980, %rd1979, %rd1973;
	add.s64 	%rd1981, %rd1980, %rd1896;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2182,%dummy}, %rd1968;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2183}, %rd1968;
	}
	shf.r.wrap.b32 	%r2184, %r2183, %r2182, 28;
	shf.r.wrap.b32 	%r2185, %r2182, %r2183, 28;
	mov.b64 	%rd1982, {%r2185, %r2184};
	shf.l.wrap.b32 	%r2186, %r2182, %r2183, 30;
	shf.l.wrap.b32 	%r2187, %r2183, %r2182, 30;
	mov.b64 	%rd1983, {%r2187, %r2186};
	xor.b64  	%rd1984, %rd1983, %rd1982;
	shf.l.wrap.b32 	%r2188, %r2182, %r2183, 25;
	shf.l.wrap.b32 	%r2189, %r2183, %r2182, 25;
	mov.b64 	%rd1985, {%r2189, %r2188};
	xor.b64  	%rd1986, %rd1984, %rd1985;
	xor.b64  	%rd1987, %rd1968, %rd1920;
	xor.b64  	%rd1988, %rd1968, %rd1944;
	and.b64  	%rd1989, %rd1988, %rd1987;
	xor.b64  	%rd1990, %rd1989, %rd1968;
	add.s64 	%rd1991, %rd1980, %rd1990;
	add.s64 	%rd1992, %rd1991, %rd1986;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2190,%dummy}, %rd1595;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2191}, %rd1595;
	}
	shf.r.wrap.b32 	%r2192, %r2191, %r2190, 19;
	shf.r.wrap.b32 	%r2193, %r2190, %r2191, 19;
	mov.b64 	%rd1993, {%r2193, %r2192};
	shf.l.wrap.b32 	%r2194, %r2190, %r2191, 3;
	shf.l.wrap.b32 	%r2195, %r2191, %r2190, 3;
	mov.b64 	%rd1994, {%r2195, %r2194};
	shr.u64 	%rd1995, %rd1595, 6;
	xor.b64  	%rd1996, %rd1993, %rd1995;
	xor.b64  	%rd1997, %rd1996, %rd1994;
	shf.r.wrap.b32 	%r2196, %r1805, %r1804, 1;
	shf.r.wrap.b32 	%r2197, %r1804, %r1805, 1;
	mov.b64 	%rd1998, {%r2197, %r2196};
	shf.r.wrap.b32 	%r2198, %r1805, %r1804, 8;
	shf.r.wrap.b32 	%r2199, %r1804, %r1805, 8;
	mov.b64 	%rd1999, {%r2199, %r2198};
	shr.u64 	%rd2000, %rd1426, 7;
	xor.b64  	%rd2001, %rd1998, %rd2000;
	xor.b64  	%rd2002, %rd2001, %rd1999;
	add.s64 	%rd2003, %rd1530, %rd1413;
	add.s64 	%rd2004, %rd2003, %rd1997;
	add.s64 	%rd2005, %rd2004, %rd2002;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2200,%dummy}, %rd1608;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2201}, %rd1608;
	}
	shf.r.wrap.b32 	%r2202, %r2201, %r2200, 19;
	shf.r.wrap.b32 	%r2203, %r2200, %r2201, 19;
	mov.b64 	%rd2006, {%r2203, %r2202};
	shf.l.wrap.b32 	%r2204, %r2200, %r2201, 3;
	shf.l.wrap.b32 	%r2205, %r2201, %r2200, 3;
	mov.b64 	%rd2007, {%r2205, %r2204};
	shr.u64 	%rd2008, %rd1608, 6;
	xor.b64  	%rd2009, %rd2006, %rd2008;
	xor.b64  	%rd2010, %rd2009, %rd2007;
	shf.r.wrap.b32 	%r2206, %r1815, %r1814, 1;
	shf.r.wrap.b32 	%r2207, %r1814, %r1815, 1;
	mov.b64 	%rd2011, {%r2207, %r2206};
	shf.r.wrap.b32 	%r2208, %r1815, %r1814, 8;
	shf.r.wrap.b32 	%r2209, %r1814, %r1815, 8;
	mov.b64 	%rd2012, {%r2209, %r2208};
	shr.u64 	%rd2013, %rd1439, 7;
	xor.b64  	%rd2014, %rd2011, %rd2013;
	xor.b64  	%rd2015, %rd2014, %rd2012;
	add.s64 	%rd2016, %rd1543, %rd1426;
	add.s64 	%rd2017, %rd2016, %rd2010;
	add.s64 	%rd2018, %rd2017, %rd2015;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2210,%dummy}, %rd2005;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2211}, %rd2005;
	}
	shf.r.wrap.b32 	%r2212, %r2211, %r2210, 19;
	shf.r.wrap.b32 	%r2213, %r2210, %r2211, 19;
	mov.b64 	%rd2019, {%r2213, %r2212};
	shf.l.wrap.b32 	%r2214, %r2210, %r2211, 3;
	shf.l.wrap.b32 	%r2215, %r2211, %r2210, 3;
	mov.b64 	%rd2020, {%r2215, %r2214};
	shr.u64 	%rd2021, %rd2005, 6;
	xor.b64  	%rd2022, %rd2019, %rd2021;
	xor.b64  	%rd2023, %rd2022, %rd2020;
	shf.r.wrap.b32 	%r2216, %r1825, %r1824, 1;
	shf.r.wrap.b32 	%r2217, %r1824, %r1825, 1;
	mov.b64 	%rd2024, {%r2217, %r2216};
	shf.r.wrap.b32 	%r2218, %r1825, %r1824, 8;
	shf.r.wrap.b32 	%r2219, %r1824, %r1825, 8;
	mov.b64 	%rd2025, {%r2219, %r2218};
	shr.u64 	%rd2026, %rd1452, 7;
	xor.b64  	%rd2027, %rd2024, %rd2026;
	xor.b64  	%rd2028, %rd2027, %rd2025;
	add.s64 	%rd2029, %rd1556, %rd1439;
	add.s64 	%rd2030, %rd2029, %rd2023;
	add.s64 	%rd2031, %rd2030, %rd2028;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2220,%dummy}, %rd2018;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2221}, %rd2018;
	}
	shf.r.wrap.b32 	%r2222, %r2221, %r2220, 19;
	shf.r.wrap.b32 	%r2223, %r2220, %r2221, 19;
	mov.b64 	%rd2032, {%r2223, %r2222};
	shf.l.wrap.b32 	%r2224, %r2220, %r2221, 3;
	shf.l.wrap.b32 	%r2225, %r2221, %r2220, 3;
	mov.b64 	%rd2033, {%r2225, %r2224};
	shr.u64 	%rd2034, %rd2018, 6;
	xor.b64  	%rd2035, %rd2032, %rd2034;
	xor.b64  	%rd2036, %rd2035, %rd2033;
	shf.r.wrap.b32 	%r2226, %r1835, %r1834, 1;
	shf.r.wrap.b32 	%r2227, %r1834, %r1835, 1;
	mov.b64 	%rd2037, {%r2227, %r2226};
	shf.r.wrap.b32 	%r2228, %r1835, %r1834, 8;
	shf.r.wrap.b32 	%r2229, %r1834, %r1835, 8;
	mov.b64 	%rd2038, {%r2229, %r2228};
	shr.u64 	%rd2039, %rd1465, 7;
	xor.b64  	%rd2040, %rd2037, %rd2039;
	xor.b64  	%rd2041, %rd2040, %rd2038;
	add.s64 	%rd2042, %rd1569, %rd1452;
	add.s64 	%rd2043, %rd2042, %rd2036;
	add.s64 	%rd2044, %rd2043, %rd2041;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2230,%dummy}, %rd2031;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2231}, %rd2031;
	}
	shf.r.wrap.b32 	%r2232, %r2231, %r2230, 19;
	shf.r.wrap.b32 	%r2233, %r2230, %r2231, 19;
	mov.b64 	%rd2045, {%r2233, %r2232};
	shf.l.wrap.b32 	%r2234, %r2230, %r2231, 3;
	shf.l.wrap.b32 	%r2235, %r2231, %r2230, 3;
	mov.b64 	%rd2046, {%r2235, %r2234};
	shr.u64 	%rd2047, %rd2031, 6;
	xor.b64  	%rd2048, %rd2045, %rd2047;
	xor.b64  	%rd2049, %rd2048, %rd2046;
	shf.r.wrap.b32 	%r2236, %r1845, %r1844, 1;
	shf.r.wrap.b32 	%r2237, %r1844, %r1845, 1;
	mov.b64 	%rd2050, {%r2237, %r2236};
	shf.r.wrap.b32 	%r2238, %r1845, %r1844, 8;
	shf.r.wrap.b32 	%r2239, %r1844, %r1845, 8;
	mov.b64 	%rd2051, {%r2239, %r2238};
	shr.u64 	%rd2052, %rd1478, 7;
	xor.b64  	%rd2053, %rd2050, %rd2052;
	xor.b64  	%rd2054, %rd2053, %rd2051;
	add.s64 	%rd2055, %rd1582, %rd1465;
	add.s64 	%rd2056, %rd2055, %rd2049;
	add.s64 	%rd2057, %rd2056, %rd2054;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2240,%dummy}, %rd2044;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2241}, %rd2044;
	}
	shf.r.wrap.b32 	%r2242, %r2241, %r2240, 19;
	shf.r.wrap.b32 	%r2243, %r2240, %r2241, 19;
	mov.b64 	%rd2058, {%r2243, %r2242};
	shf.l.wrap.b32 	%r2244, %r2240, %r2241, 3;
	shf.l.wrap.b32 	%r2245, %r2241, %r2240, 3;
	mov.b64 	%rd2059, {%r2245, %r2244};
	shr.u64 	%rd2060, %rd2044, 6;
	xor.b64  	%rd2061, %rd2058, %rd2060;
	xor.b64  	%rd2062, %rd2061, %rd2059;
	shf.r.wrap.b32 	%r2246, %r1855, %r1854, 1;
	shf.r.wrap.b32 	%r2247, %r1854, %r1855, 1;
	mov.b64 	%rd2063, {%r2247, %r2246};
	shf.r.wrap.b32 	%r2248, %r1855, %r1854, 8;
	shf.r.wrap.b32 	%r2249, %r1854, %r1855, 8;
	mov.b64 	%rd2064, {%r2249, %r2248};
	shr.u64 	%rd2065, %rd1491, 7;
	xor.b64  	%rd2066, %rd2063, %rd2065;
	xor.b64  	%rd2067, %rd2066, %rd2064;
	add.s64 	%rd2068, %rd1595, %rd1478;
	add.s64 	%rd2069, %rd2068, %rd2062;
	add.s64 	%rd2070, %rd2069, %rd2067;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2250,%dummy}, %rd2057;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2251}, %rd2057;
	}
	shf.r.wrap.b32 	%r2252, %r2251, %r2250, 19;
	shf.r.wrap.b32 	%r2253, %r2250, %r2251, 19;
	mov.b64 	%rd2071, {%r2253, %r2252};
	shf.l.wrap.b32 	%r2254, %r2250, %r2251, 3;
	shf.l.wrap.b32 	%r2255, %r2251, %r2250, 3;
	mov.b64 	%rd2072, {%r2255, %r2254};
	shr.u64 	%rd2073, %rd2057, 6;
	xor.b64  	%rd2074, %rd2071, %rd2073;
	xor.b64  	%rd2075, %rd2074, %rd2072;
	shf.r.wrap.b32 	%r2256, %r1865, %r1864, 1;
	shf.r.wrap.b32 	%r2257, %r1864, %r1865, 1;
	mov.b64 	%rd2076, {%r2257, %r2256};
	shf.r.wrap.b32 	%r2258, %r1865, %r1864, 8;
	shf.r.wrap.b32 	%r2259, %r1864, %r1865, 8;
	mov.b64 	%rd2077, {%r2259, %r2258};
	shr.u64 	%rd2078, %rd1504, 7;
	xor.b64  	%rd2079, %rd2076, %rd2078;
	xor.b64  	%rd2080, %rd2079, %rd2077;
	add.s64 	%rd2081, %rd1608, %rd1491;
	add.s64 	%rd2082, %rd2081, %rd2075;
	add.s64 	%rd2083, %rd2082, %rd2080;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2260,%dummy}, %rd2070;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2261}, %rd2070;
	}
	shf.r.wrap.b32 	%r2262, %r2261, %r2260, 19;
	shf.r.wrap.b32 	%r2263, %r2260, %r2261, 19;
	mov.b64 	%rd2084, {%r2263, %r2262};
	shf.l.wrap.b32 	%r2264, %r2260, %r2261, 3;
	shf.l.wrap.b32 	%r2265, %r2261, %r2260, 3;
	mov.b64 	%rd2085, {%r2265, %r2264};
	shr.u64 	%rd2086, %rd2070, 6;
	xor.b64  	%rd2087, %rd2084, %rd2086;
	xor.b64  	%rd2088, %rd2087, %rd2085;
	shf.r.wrap.b32 	%r2266, %r1875, %r1874, 1;
	shf.r.wrap.b32 	%r2267, %r1874, %r1875, 1;
	mov.b64 	%rd2089, {%r2267, %r2266};
	shf.r.wrap.b32 	%r2268, %r1875, %r1874, 8;
	shf.r.wrap.b32 	%r2269, %r1874, %r1875, 8;
	mov.b64 	%rd2090, {%r2269, %r2268};
	shr.u64 	%rd2091, %rd1517, 7;
	xor.b64  	%rd2092, %rd2089, %rd2091;
	xor.b64  	%rd2093, %rd2092, %rd2090;
	add.s64 	%rd2094, %rd2005, %rd1504;
	add.s64 	%rd2095, %rd2094, %rd2088;
	add.s64 	%rd2096, %rd2095, %rd2093;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2270,%dummy}, %rd2083;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2271}, %rd2083;
	}
	shf.r.wrap.b32 	%r2272, %r2271, %r2270, 19;
	shf.r.wrap.b32 	%r2273, %r2270, %r2271, 19;
	mov.b64 	%rd2097, {%r2273, %r2272};
	shf.l.wrap.b32 	%r2274, %r2270, %r2271, 3;
	shf.l.wrap.b32 	%r2275, %r2271, %r2270, 3;
	mov.b64 	%rd2098, {%r2275, %r2274};
	shr.u64 	%rd2099, %rd2083, 6;
	xor.b64  	%rd2100, %rd2097, %rd2099;
	xor.b64  	%rd2101, %rd2100, %rd2098;
	shf.r.wrap.b32 	%r2276, %r1885, %r1884, 1;
	shf.r.wrap.b32 	%r2277, %r1884, %r1885, 1;
	mov.b64 	%rd2102, {%r2277, %r2276};
	shf.r.wrap.b32 	%r2278, %r1885, %r1884, 8;
	shf.r.wrap.b32 	%r2279, %r1884, %r1885, 8;
	mov.b64 	%rd2103, {%r2279, %r2278};
	shr.u64 	%rd2104, %rd1530, 7;
	xor.b64  	%rd2105, %rd2102, %rd2104;
	xor.b64  	%rd2106, %rd2105, %rd2103;
	add.s64 	%rd2107, %rd2018, %rd1517;
	add.s64 	%rd2108, %rd2107, %rd2101;
	add.s64 	%rd2109, %rd2108, %rd2106;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2280,%dummy}, %rd2096;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2281}, %rd2096;
	}
	shf.r.wrap.b32 	%r2282, %r2281, %r2280, 19;
	shf.r.wrap.b32 	%r2283, %r2280, %r2281, 19;
	mov.b64 	%rd2110, {%r2283, %r2282};
	shf.l.wrap.b32 	%r2284, %r2280, %r2281, 3;
	shf.l.wrap.b32 	%r2285, %r2281, %r2280, 3;
	mov.b64 	%rd2111, {%r2285, %r2284};
	shr.u64 	%rd2112, %rd2096, 6;
	xor.b64  	%rd2113, %rd2110, %rd2112;
	xor.b64  	%rd2114, %rd2113, %rd2111;
	shf.r.wrap.b32 	%r2286, %r1895, %r1894, 1;
	shf.r.wrap.b32 	%r2287, %r1894, %r1895, 1;
	mov.b64 	%rd2115, {%r2287, %r2286};
	shf.r.wrap.b32 	%r2288, %r1895, %r1894, 8;
	shf.r.wrap.b32 	%r2289, %r1894, %r1895, 8;
	mov.b64 	%rd2116, {%r2289, %r2288};
	shr.u64 	%rd2117, %rd1543, 7;
	xor.b64  	%rd2118, %rd2115, %rd2117;
	xor.b64  	%rd2119, %rd2118, %rd2116;
	add.s64 	%rd2120, %rd2031, %rd1530;
	add.s64 	%rd2121, %rd2120, %rd2114;
	add.s64 	%rd2122, %rd2121, %rd2119;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2290,%dummy}, %rd2109;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2291}, %rd2109;
	}
	shf.r.wrap.b32 	%r2292, %r2291, %r2290, 19;
	shf.r.wrap.b32 	%r2293, %r2290, %r2291, 19;
	mov.b64 	%rd2123, {%r2293, %r2292};
	shf.l.wrap.b32 	%r2294, %r2290, %r2291, 3;
	shf.l.wrap.b32 	%r2295, %r2291, %r2290, 3;
	mov.b64 	%rd2124, {%r2295, %r2294};
	shr.u64 	%rd2125, %rd2109, 6;
	xor.b64  	%rd2126, %rd2123, %rd2125;
	xor.b64  	%rd2127, %rd2126, %rd2124;
	shf.r.wrap.b32 	%r2296, %r1905, %r1904, 1;
	shf.r.wrap.b32 	%r2297, %r1904, %r1905, 1;
	mov.b64 	%rd2128, {%r2297, %r2296};
	shf.r.wrap.b32 	%r2298, %r1905, %r1904, 8;
	shf.r.wrap.b32 	%r2299, %r1904, %r1905, 8;
	mov.b64 	%rd2129, {%r2299, %r2298};
	shr.u64 	%rd2130, %rd1556, 7;
	xor.b64  	%rd2131, %rd2128, %rd2130;
	xor.b64  	%rd2132, %rd2131, %rd2129;
	add.s64 	%rd2133, %rd2044, %rd1543;
	add.s64 	%rd2134, %rd2133, %rd2127;
	add.s64 	%rd2135, %rd2134, %rd2132;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2300,%dummy}, %rd2122;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2301}, %rd2122;
	}
	shf.r.wrap.b32 	%r2302, %r2301, %r2300, 19;
	shf.r.wrap.b32 	%r2303, %r2300, %r2301, 19;
	mov.b64 	%rd2136, {%r2303, %r2302};
	shf.l.wrap.b32 	%r2304, %r2300, %r2301, 3;
	shf.l.wrap.b32 	%r2305, %r2301, %r2300, 3;
	mov.b64 	%rd2137, {%r2305, %r2304};
	shr.u64 	%rd2138, %rd2122, 6;
	xor.b64  	%rd2139, %rd2136, %rd2138;
	xor.b64  	%rd2140, %rd2139, %rd2137;
	shf.r.wrap.b32 	%r2306, %r1915, %r1914, 1;
	shf.r.wrap.b32 	%r2307, %r1914, %r1915, 1;
	mov.b64 	%rd2141, {%r2307, %r2306};
	shf.r.wrap.b32 	%r2308, %r1915, %r1914, 8;
	shf.r.wrap.b32 	%r2309, %r1914, %r1915, 8;
	mov.b64 	%rd2142, {%r2309, %r2308};
	shr.u64 	%rd2143, %rd1569, 7;
	xor.b64  	%rd2144, %rd2141, %rd2143;
	xor.b64  	%rd2145, %rd2144, %rd2142;
	add.s64 	%rd2146, %rd2057, %rd1556;
	add.s64 	%rd2147, %rd2146, %rd2140;
	add.s64 	%rd2148, %rd2147, %rd2145;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2310,%dummy}, %rd2135;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2311}, %rd2135;
	}
	shf.r.wrap.b32 	%r2312, %r2311, %r2310, 19;
	shf.r.wrap.b32 	%r2313, %r2310, %r2311, 19;
	mov.b64 	%rd2149, {%r2313, %r2312};
	shf.l.wrap.b32 	%r2314, %r2310, %r2311, 3;
	shf.l.wrap.b32 	%r2315, %r2311, %r2310, 3;
	mov.b64 	%rd2150, {%r2315, %r2314};
	shr.u64 	%rd2151, %rd2135, 6;
	xor.b64  	%rd2152, %rd2149, %rd2151;
	xor.b64  	%rd2153, %rd2152, %rd2150;
	shf.r.wrap.b32 	%r2316, %r1925, %r1924, 1;
	shf.r.wrap.b32 	%r2317, %r1924, %r1925, 1;
	mov.b64 	%rd2154, {%r2317, %r2316};
	shf.r.wrap.b32 	%r2318, %r1925, %r1924, 8;
	shf.r.wrap.b32 	%r2319, %r1924, %r1925, 8;
	mov.b64 	%rd2155, {%r2319, %r2318};
	shr.u64 	%rd2156, %rd1582, 7;
	xor.b64  	%rd2157, %rd2154, %rd2156;
	xor.b64  	%rd2158, %rd2157, %rd2155;
	add.s64 	%rd2159, %rd2070, %rd1569;
	add.s64 	%rd2160, %rd2159, %rd2153;
	add.s64 	%rd2161, %rd2160, %rd2158;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2320,%dummy}, %rd2148;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2321}, %rd2148;
	}
	shf.r.wrap.b32 	%r2322, %r2321, %r2320, 19;
	shf.r.wrap.b32 	%r2323, %r2320, %r2321, 19;
	mov.b64 	%rd2162, {%r2323, %r2322};
	shf.l.wrap.b32 	%r2324, %r2320, %r2321, 3;
	shf.l.wrap.b32 	%r2325, %r2321, %r2320, 3;
	mov.b64 	%rd2163, {%r2325, %r2324};
	shr.u64 	%rd2164, %rd2148, 6;
	xor.b64  	%rd2165, %rd2162, %rd2164;
	xor.b64  	%rd2166, %rd2165, %rd2163;
	shf.r.wrap.b32 	%r2326, %r2191, %r2190, 1;
	shf.r.wrap.b32 	%r2327, %r2190, %r2191, 1;
	mov.b64 	%rd2167, {%r2327, %r2326};
	shf.r.wrap.b32 	%r2328, %r2191, %r2190, 8;
	shf.r.wrap.b32 	%r2329, %r2190, %r2191, 8;
	mov.b64 	%rd2168, {%r2329, %r2328};
	shr.u64 	%rd2169, %rd1595, 7;
	xor.b64  	%rd2170, %rd2167, %rd2169;
	xor.b64  	%rd2171, %rd2170, %rd2168;
	add.s64 	%rd2172, %rd2083, %rd1582;
	add.s64 	%rd2173, %rd2172, %rd2166;
	add.s64 	%rd2174, %rd2173, %rd2171;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2330,%dummy}, %rd2161;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2331}, %rd2161;
	}
	shf.r.wrap.b32 	%r2332, %r2331, %r2330, 19;
	shf.r.wrap.b32 	%r2333, %r2330, %r2331, 19;
	mov.b64 	%rd2175, {%r2333, %r2332};
	shf.l.wrap.b32 	%r2334, %r2330, %r2331, 3;
	shf.l.wrap.b32 	%r2335, %r2331, %r2330, 3;
	mov.b64 	%rd2176, {%r2335, %r2334};
	shr.u64 	%rd2177, %rd2161, 6;
	xor.b64  	%rd2178, %rd2175, %rd2177;
	xor.b64  	%rd2179, %rd2178, %rd2176;
	shf.r.wrap.b32 	%r2336, %r2201, %r2200, 1;
	shf.r.wrap.b32 	%r2337, %r2200, %r2201, 1;
	mov.b64 	%rd2180, {%r2337, %r2336};
	shf.r.wrap.b32 	%r2338, %r2201, %r2200, 8;
	shf.r.wrap.b32 	%r2339, %r2200, %r2201, 8;
	mov.b64 	%rd2181, {%r2339, %r2338};
	shr.u64 	%rd2182, %rd1608, 7;
	xor.b64  	%rd2183, %rd2180, %rd2182;
	xor.b64  	%rd2184, %rd2183, %rd2181;
	add.s64 	%rd2185, %rd2096, %rd1595;
	add.s64 	%rd2186, %rd2185, %rd2179;
	add.s64 	%rd2187, %rd2186, %rd2184;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2340,%dummy}, %rd2174;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2341}, %rd2174;
	}
	shf.r.wrap.b32 	%r2342, %r2341, %r2340, 19;
	shf.r.wrap.b32 	%r2343, %r2340, %r2341, 19;
	mov.b64 	%rd2188, {%r2343, %r2342};
	shf.l.wrap.b32 	%r2344, %r2340, %r2341, 3;
	shf.l.wrap.b32 	%r2345, %r2341, %r2340, 3;
	mov.b64 	%rd2189, {%r2345, %r2344};
	shr.u64 	%rd2190, %rd2174, 6;
	xor.b64  	%rd2191, %rd2188, %rd2190;
	xor.b64  	%rd2192, %rd2191, %rd2189;
	shf.r.wrap.b32 	%r2346, %r2211, %r2210, 1;
	shf.r.wrap.b32 	%r2347, %r2210, %r2211, 1;
	mov.b64 	%rd2193, {%r2347, %r2346};
	shf.r.wrap.b32 	%r2348, %r2211, %r2210, 8;
	shf.r.wrap.b32 	%r2349, %r2210, %r2211, 8;
	mov.b64 	%rd2194, {%r2349, %r2348};
	shr.u64 	%rd2195, %rd2005, 7;
	xor.b64  	%rd2196, %rd2193, %rd2195;
	xor.b64  	%rd2197, %rd2196, %rd2194;
	add.s64 	%rd2198, %rd2109, %rd1608;
	add.s64 	%rd2199, %rd2198, %rd2192;
	add.s64 	%rd2200, %rd2199, %rd2197;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2350,%dummy}, %rd1981;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2351}, %rd1981;
	}
	shf.r.wrap.b32 	%r2352, %r2351, %r2350, 14;
	shf.r.wrap.b32 	%r2353, %r2350, %r2351, 14;
	mov.b64 	%rd2201, {%r2353, %r2352};
	shf.r.wrap.b32 	%r2354, %r2351, %r2350, 18;
	shf.r.wrap.b32 	%r2355, %r2350, %r2351, 18;
	mov.b64 	%rd2202, {%r2355, %r2354};
	xor.b64  	%rd2203, %rd2202, %rd2201;
	shf.l.wrap.b32 	%r2356, %r2350, %r2351, 23;
	shf.l.wrap.b32 	%r2357, %r2351, %r2350, 23;
	mov.b64 	%rd2204, {%r2357, %r2356};
	xor.b64  	%rd2205, %rd2203, %rd2204;
	xor.b64  	%rd2206, %rd1957, %rd1933;
	and.b64  	%rd2207, %rd2206, %rd1981;
	xor.b64  	%rd2208, %rd2207, %rd1933;
	add.s64 	%rd2209, %rd2208, %rd1909;
	add.s64 	%rd2210, %rd2209, %rd2005;
	ld.const.u64 	%rd8896, [k_sha512+384];
	add.s64 	%rd2211, %rd2210, %rd8896;
	add.s64 	%rd2212, %rd2211, %rd2205;
	add.s64 	%rd2213, %rd2212, %rd1920;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2358,%dummy}, %rd1992;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2359}, %rd1992;
	}
	shf.r.wrap.b32 	%r2360, %r2359, %r2358, 28;
	shf.r.wrap.b32 	%r2361, %r2358, %r2359, 28;
	mov.b64 	%rd2214, {%r2361, %r2360};
	shf.l.wrap.b32 	%r2362, %r2358, %r2359, 30;
	shf.l.wrap.b32 	%r2363, %r2359, %r2358, 30;
	mov.b64 	%rd2215, {%r2363, %r2362};
	xor.b64  	%rd2216, %rd2215, %rd2214;
	shf.l.wrap.b32 	%r2364, %r2358, %r2359, 25;
	shf.l.wrap.b32 	%r2365, %r2359, %r2358, 25;
	mov.b64 	%rd2217, {%r2365, %r2364};
	xor.b64  	%rd2218, %rd2216, %rd2217;
	xor.b64  	%rd2219, %rd1992, %rd1944;
	xor.b64  	%rd2220, %rd1992, %rd1968;
	and.b64  	%rd2221, %rd2220, %rd2219;
	xor.b64  	%rd2222, %rd2221, %rd1992;
	add.s64 	%rd2223, %rd2212, %rd2222;
	add.s64 	%rd2224, %rd2223, %rd2218;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2366,%dummy}, %rd2213;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2367}, %rd2213;
	}
	shf.r.wrap.b32 	%r2368, %r2367, %r2366, 14;
	shf.r.wrap.b32 	%r2369, %r2366, %r2367, 14;
	mov.b64 	%rd2225, {%r2369, %r2368};
	shf.r.wrap.b32 	%r2370, %r2367, %r2366, 18;
	shf.r.wrap.b32 	%r2371, %r2366, %r2367, 18;
	mov.b64 	%rd2226, {%r2371, %r2370};
	xor.b64  	%rd2227, %rd2226, %rd2225;
	shf.l.wrap.b32 	%r2372, %r2366, %r2367, 23;
	shf.l.wrap.b32 	%r2373, %r2367, %r2366, 23;
	mov.b64 	%rd2228, {%r2373, %r2372};
	xor.b64  	%rd2229, %rd2227, %rd2228;
	xor.b64  	%rd2230, %rd1981, %rd1957;
	and.b64  	%rd2231, %rd2213, %rd2230;
	xor.b64  	%rd2232, %rd2231, %rd1957;
	add.s64 	%rd2233, %rd2018, %rd1933;
	ld.const.u64 	%rd8895, [k_sha512+392];
	add.s64 	%rd2234, %rd2233, %rd8895;
	add.s64 	%rd2235, %rd2234, %rd2232;
	add.s64 	%rd2236, %rd2235, %rd2229;
	add.s64 	%rd2237, %rd2236, %rd1944;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2374,%dummy}, %rd2224;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2375}, %rd2224;
	}
	shf.r.wrap.b32 	%r2376, %r2375, %r2374, 28;
	shf.r.wrap.b32 	%r2377, %r2374, %r2375, 28;
	mov.b64 	%rd2238, {%r2377, %r2376};
	shf.l.wrap.b32 	%r2378, %r2374, %r2375, 30;
	shf.l.wrap.b32 	%r2379, %r2375, %r2374, 30;
	mov.b64 	%rd2239, {%r2379, %r2378};
	xor.b64  	%rd2240, %rd2239, %rd2238;
	shf.l.wrap.b32 	%r2380, %r2374, %r2375, 25;
	shf.l.wrap.b32 	%r2381, %r2375, %r2374, 25;
	mov.b64 	%rd2241, {%r2381, %r2380};
	xor.b64  	%rd2242, %rd2240, %rd2241;
	xor.b64  	%rd2243, %rd2224, %rd1968;
	xor.b64  	%rd2244, %rd2224, %rd1992;
	and.b64  	%rd2245, %rd2244, %rd2243;
	xor.b64  	%rd2246, %rd2245, %rd2224;
	add.s64 	%rd2247, %rd2236, %rd2246;
	add.s64 	%rd2248, %rd2247, %rd2242;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2382,%dummy}, %rd2237;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2383}, %rd2237;
	}
	shf.r.wrap.b32 	%r2384, %r2383, %r2382, 14;
	shf.r.wrap.b32 	%r2385, %r2382, %r2383, 14;
	mov.b64 	%rd2249, {%r2385, %r2384};
	shf.r.wrap.b32 	%r2386, %r2383, %r2382, 18;
	shf.r.wrap.b32 	%r2387, %r2382, %r2383, 18;
	mov.b64 	%rd2250, {%r2387, %r2386};
	xor.b64  	%rd2251, %rd2250, %rd2249;
	shf.l.wrap.b32 	%r2388, %r2382, %r2383, 23;
	shf.l.wrap.b32 	%r2389, %r2383, %r2382, 23;
	mov.b64 	%rd2252, {%r2389, %r2388};
	xor.b64  	%rd2253, %rd2251, %rd2252;
	xor.b64  	%rd2254, %rd2213, %rd1981;
	and.b64  	%rd2255, %rd2237, %rd2254;
	xor.b64  	%rd2256, %rd2255, %rd1981;
	add.s64 	%rd2257, %rd2031, %rd1957;
	ld.const.u64 	%rd8894, [k_sha512+400];
	add.s64 	%rd2258, %rd2257, %rd8894;
	add.s64 	%rd2259, %rd2258, %rd2256;
	add.s64 	%rd2260, %rd2259, %rd2253;
	add.s64 	%rd2261, %rd2260, %rd1968;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2390,%dummy}, %rd2248;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2391}, %rd2248;
	}
	shf.r.wrap.b32 	%r2392, %r2391, %r2390, 28;
	shf.r.wrap.b32 	%r2393, %r2390, %r2391, 28;
	mov.b64 	%rd2262, {%r2393, %r2392};
	shf.l.wrap.b32 	%r2394, %r2390, %r2391, 30;
	shf.l.wrap.b32 	%r2395, %r2391, %r2390, 30;
	mov.b64 	%rd2263, {%r2395, %r2394};
	xor.b64  	%rd2264, %rd2263, %rd2262;
	shf.l.wrap.b32 	%r2396, %r2390, %r2391, 25;
	shf.l.wrap.b32 	%r2397, %r2391, %r2390, 25;
	mov.b64 	%rd2265, {%r2397, %r2396};
	xor.b64  	%rd2266, %rd2264, %rd2265;
	xor.b64  	%rd2267, %rd2248, %rd1992;
	xor.b64  	%rd2268, %rd2248, %rd2224;
	and.b64  	%rd2269, %rd2268, %rd2267;
	xor.b64  	%rd2270, %rd2269, %rd2248;
	add.s64 	%rd2271, %rd2260, %rd2270;
	add.s64 	%rd2272, %rd2271, %rd2266;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2398,%dummy}, %rd2261;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2399}, %rd2261;
	}
	shf.r.wrap.b32 	%r2400, %r2399, %r2398, 14;
	shf.r.wrap.b32 	%r2401, %r2398, %r2399, 14;
	mov.b64 	%rd2273, {%r2401, %r2400};
	shf.r.wrap.b32 	%r2402, %r2399, %r2398, 18;
	shf.r.wrap.b32 	%r2403, %r2398, %r2399, 18;
	mov.b64 	%rd2274, {%r2403, %r2402};
	xor.b64  	%rd2275, %rd2274, %rd2273;
	shf.l.wrap.b32 	%r2404, %r2398, %r2399, 23;
	shf.l.wrap.b32 	%r2405, %r2399, %r2398, 23;
	mov.b64 	%rd2276, {%r2405, %r2404};
	xor.b64  	%rd2277, %rd2275, %rd2276;
	xor.b64  	%rd2278, %rd2237, %rd2213;
	and.b64  	%rd2279, %rd2261, %rd2278;
	xor.b64  	%rd2280, %rd2279, %rd2213;
	add.s64 	%rd2281, %rd2044, %rd1981;
	ld.const.u64 	%rd8893, [k_sha512+408];
	add.s64 	%rd2282, %rd2281, %rd8893;
	add.s64 	%rd2283, %rd2282, %rd2280;
	add.s64 	%rd2284, %rd2283, %rd2277;
	add.s64 	%rd2285, %rd2284, %rd1992;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2406,%dummy}, %rd2272;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2407}, %rd2272;
	}
	shf.r.wrap.b32 	%r2408, %r2407, %r2406, 28;
	shf.r.wrap.b32 	%r2409, %r2406, %r2407, 28;
	mov.b64 	%rd2286, {%r2409, %r2408};
	shf.l.wrap.b32 	%r2410, %r2406, %r2407, 30;
	shf.l.wrap.b32 	%r2411, %r2407, %r2406, 30;
	mov.b64 	%rd2287, {%r2411, %r2410};
	xor.b64  	%rd2288, %rd2287, %rd2286;
	shf.l.wrap.b32 	%r2412, %r2406, %r2407, 25;
	shf.l.wrap.b32 	%r2413, %r2407, %r2406, 25;
	mov.b64 	%rd2289, {%r2413, %r2412};
	xor.b64  	%rd2290, %rd2288, %rd2289;
	xor.b64  	%rd2291, %rd2272, %rd2224;
	xor.b64  	%rd2292, %rd2272, %rd2248;
	and.b64  	%rd2293, %rd2292, %rd2291;
	xor.b64  	%rd2294, %rd2293, %rd2272;
	add.s64 	%rd2295, %rd2284, %rd2294;
	add.s64 	%rd2296, %rd2295, %rd2290;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2414,%dummy}, %rd2285;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2415}, %rd2285;
	}
	shf.r.wrap.b32 	%r2416, %r2415, %r2414, 14;
	shf.r.wrap.b32 	%r2417, %r2414, %r2415, 14;
	mov.b64 	%rd2297, {%r2417, %r2416};
	shf.r.wrap.b32 	%r2418, %r2415, %r2414, 18;
	shf.r.wrap.b32 	%r2419, %r2414, %r2415, 18;
	mov.b64 	%rd2298, {%r2419, %r2418};
	xor.b64  	%rd2299, %rd2298, %rd2297;
	shf.l.wrap.b32 	%r2420, %r2414, %r2415, 23;
	shf.l.wrap.b32 	%r2421, %r2415, %r2414, 23;
	mov.b64 	%rd2300, {%r2421, %r2420};
	xor.b64  	%rd2301, %rd2299, %rd2300;
	xor.b64  	%rd2302, %rd2261, %rd2237;
	and.b64  	%rd2303, %rd2285, %rd2302;
	xor.b64  	%rd2304, %rd2303, %rd2237;
	add.s64 	%rd2305, %rd2213, %rd2057;
	ld.const.u64 	%rd8892, [k_sha512+416];
	add.s64 	%rd2306, %rd2305, %rd8892;
	add.s64 	%rd2307, %rd2306, %rd2304;
	add.s64 	%rd2308, %rd2307, %rd2301;
	add.s64 	%rd2309, %rd2308, %rd2224;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2422,%dummy}, %rd2296;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2423}, %rd2296;
	}
	shf.r.wrap.b32 	%r2424, %r2423, %r2422, 28;
	shf.r.wrap.b32 	%r2425, %r2422, %r2423, 28;
	mov.b64 	%rd2310, {%r2425, %r2424};
	shf.l.wrap.b32 	%r2426, %r2422, %r2423, 30;
	shf.l.wrap.b32 	%r2427, %r2423, %r2422, 30;
	mov.b64 	%rd2311, {%r2427, %r2426};
	xor.b64  	%rd2312, %rd2311, %rd2310;
	shf.l.wrap.b32 	%r2428, %r2422, %r2423, 25;
	shf.l.wrap.b32 	%r2429, %r2423, %r2422, 25;
	mov.b64 	%rd2313, {%r2429, %r2428};
	xor.b64  	%rd2314, %rd2312, %rd2313;
	xor.b64  	%rd2315, %rd2296, %rd2248;
	xor.b64  	%rd2316, %rd2296, %rd2272;
	and.b64  	%rd2317, %rd2316, %rd2315;
	xor.b64  	%rd2318, %rd2317, %rd2296;
	add.s64 	%rd2319, %rd2308, %rd2318;
	add.s64 	%rd2320, %rd2319, %rd2314;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2430,%dummy}, %rd2309;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2431}, %rd2309;
	}
	shf.r.wrap.b32 	%r2432, %r2431, %r2430, 14;
	shf.r.wrap.b32 	%r2433, %r2430, %r2431, 14;
	mov.b64 	%rd2321, {%r2433, %r2432};
	shf.r.wrap.b32 	%r2434, %r2431, %r2430, 18;
	shf.r.wrap.b32 	%r2435, %r2430, %r2431, 18;
	mov.b64 	%rd2322, {%r2435, %r2434};
	xor.b64  	%rd2323, %rd2322, %rd2321;
	shf.l.wrap.b32 	%r2436, %r2430, %r2431, 23;
	shf.l.wrap.b32 	%r2437, %r2431, %r2430, 23;
	mov.b64 	%rd2324, {%r2437, %r2436};
	xor.b64  	%rd2325, %rd2323, %rd2324;
	xor.b64  	%rd2326, %rd2285, %rd2261;
	and.b64  	%rd2327, %rd2309, %rd2326;
	xor.b64  	%rd2328, %rd2327, %rd2261;
	add.s64 	%rd2329, %rd2237, %rd2070;
	ld.const.u64 	%rd8891, [k_sha512+424];
	add.s64 	%rd2330, %rd2329, %rd8891;
	add.s64 	%rd2331, %rd2330, %rd2328;
	add.s64 	%rd2332, %rd2331, %rd2325;
	add.s64 	%rd2333, %rd2332, %rd2248;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2438,%dummy}, %rd2320;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2439}, %rd2320;
	}
	shf.r.wrap.b32 	%r2440, %r2439, %r2438, 28;
	shf.r.wrap.b32 	%r2441, %r2438, %r2439, 28;
	mov.b64 	%rd2334, {%r2441, %r2440};
	shf.l.wrap.b32 	%r2442, %r2438, %r2439, 30;
	shf.l.wrap.b32 	%r2443, %r2439, %r2438, 30;
	mov.b64 	%rd2335, {%r2443, %r2442};
	xor.b64  	%rd2336, %rd2335, %rd2334;
	shf.l.wrap.b32 	%r2444, %r2438, %r2439, 25;
	shf.l.wrap.b32 	%r2445, %r2439, %r2438, 25;
	mov.b64 	%rd2337, {%r2445, %r2444};
	xor.b64  	%rd2338, %rd2336, %rd2337;
	xor.b64  	%rd2339, %rd2320, %rd2272;
	xor.b64  	%rd2340, %rd2320, %rd2296;
	and.b64  	%rd2341, %rd2340, %rd2339;
	xor.b64  	%rd2342, %rd2341, %rd2320;
	add.s64 	%rd2343, %rd2332, %rd2342;
	add.s64 	%rd2344, %rd2343, %rd2338;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2446,%dummy}, %rd2333;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2447}, %rd2333;
	}
	shf.r.wrap.b32 	%r2448, %r2447, %r2446, 14;
	shf.r.wrap.b32 	%r2449, %r2446, %r2447, 14;
	mov.b64 	%rd2345, {%r2449, %r2448};
	shf.r.wrap.b32 	%r2450, %r2447, %r2446, 18;
	shf.r.wrap.b32 	%r2451, %r2446, %r2447, 18;
	mov.b64 	%rd2346, {%r2451, %r2450};
	xor.b64  	%rd2347, %rd2346, %rd2345;
	shf.l.wrap.b32 	%r2452, %r2446, %r2447, 23;
	shf.l.wrap.b32 	%r2453, %r2447, %r2446, 23;
	mov.b64 	%rd2348, {%r2453, %r2452};
	xor.b64  	%rd2349, %rd2347, %rd2348;
	xor.b64  	%rd2350, %rd2309, %rd2285;
	and.b64  	%rd2351, %rd2333, %rd2350;
	xor.b64  	%rd2352, %rd2351, %rd2285;
	add.s64 	%rd2353, %rd2261, %rd2083;
	ld.const.u64 	%rd8890, [k_sha512+432];
	add.s64 	%rd2354, %rd2353, %rd8890;
	add.s64 	%rd2355, %rd2354, %rd2352;
	add.s64 	%rd2356, %rd2355, %rd2349;
	add.s64 	%rd2357, %rd2356, %rd2272;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2454,%dummy}, %rd2344;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2455}, %rd2344;
	}
	shf.r.wrap.b32 	%r2456, %r2455, %r2454, 28;
	shf.r.wrap.b32 	%r2457, %r2454, %r2455, 28;
	mov.b64 	%rd2358, {%r2457, %r2456};
	shf.l.wrap.b32 	%r2458, %r2454, %r2455, 30;
	shf.l.wrap.b32 	%r2459, %r2455, %r2454, 30;
	mov.b64 	%rd2359, {%r2459, %r2458};
	xor.b64  	%rd2360, %rd2359, %rd2358;
	shf.l.wrap.b32 	%r2460, %r2454, %r2455, 25;
	shf.l.wrap.b32 	%r2461, %r2455, %r2454, 25;
	mov.b64 	%rd2361, {%r2461, %r2460};
	xor.b64  	%rd2362, %rd2360, %rd2361;
	xor.b64  	%rd2363, %rd2344, %rd2296;
	xor.b64  	%rd2364, %rd2344, %rd2320;
	and.b64  	%rd2365, %rd2364, %rd2363;
	xor.b64  	%rd2366, %rd2365, %rd2344;
	add.s64 	%rd2367, %rd2356, %rd2366;
	add.s64 	%rd2368, %rd2367, %rd2362;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2462,%dummy}, %rd2357;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2463}, %rd2357;
	}
	shf.r.wrap.b32 	%r2464, %r2463, %r2462, 14;
	shf.r.wrap.b32 	%r2465, %r2462, %r2463, 14;
	mov.b64 	%rd2369, {%r2465, %r2464};
	shf.r.wrap.b32 	%r2466, %r2463, %r2462, 18;
	shf.r.wrap.b32 	%r2467, %r2462, %r2463, 18;
	mov.b64 	%rd2370, {%r2467, %r2466};
	xor.b64  	%rd2371, %rd2370, %rd2369;
	shf.l.wrap.b32 	%r2468, %r2462, %r2463, 23;
	shf.l.wrap.b32 	%r2469, %r2463, %r2462, 23;
	mov.b64 	%rd2372, {%r2469, %r2468};
	xor.b64  	%rd2373, %rd2371, %rd2372;
	xor.b64  	%rd2374, %rd2333, %rd2309;
	and.b64  	%rd2375, %rd2357, %rd2374;
	xor.b64  	%rd2376, %rd2375, %rd2309;
	add.s64 	%rd2377, %rd2285, %rd2096;
	ld.const.u64 	%rd8889, [k_sha512+440];
	add.s64 	%rd2378, %rd2377, %rd8889;
	add.s64 	%rd2379, %rd2378, %rd2376;
	add.s64 	%rd2380, %rd2379, %rd2373;
	add.s64 	%rd2381, %rd2380, %rd2296;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2470,%dummy}, %rd2368;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2471}, %rd2368;
	}
	shf.r.wrap.b32 	%r2472, %r2471, %r2470, 28;
	shf.r.wrap.b32 	%r2473, %r2470, %r2471, 28;
	mov.b64 	%rd2382, {%r2473, %r2472};
	shf.l.wrap.b32 	%r2474, %r2470, %r2471, 30;
	shf.l.wrap.b32 	%r2475, %r2471, %r2470, 30;
	mov.b64 	%rd2383, {%r2475, %r2474};
	xor.b64  	%rd2384, %rd2383, %rd2382;
	shf.l.wrap.b32 	%r2476, %r2470, %r2471, 25;
	shf.l.wrap.b32 	%r2477, %r2471, %r2470, 25;
	mov.b64 	%rd2385, {%r2477, %r2476};
	xor.b64  	%rd2386, %rd2384, %rd2385;
	xor.b64  	%rd2387, %rd2368, %rd2320;
	xor.b64  	%rd2388, %rd2368, %rd2344;
	and.b64  	%rd2389, %rd2388, %rd2387;
	xor.b64  	%rd2390, %rd2389, %rd2368;
	add.s64 	%rd2391, %rd2380, %rd2390;
	add.s64 	%rd2392, %rd2391, %rd2386;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2478,%dummy}, %rd2381;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2479}, %rd2381;
	}
	shf.r.wrap.b32 	%r2480, %r2479, %r2478, 14;
	shf.r.wrap.b32 	%r2481, %r2478, %r2479, 14;
	mov.b64 	%rd2393, {%r2481, %r2480};
	shf.r.wrap.b32 	%r2482, %r2479, %r2478, 18;
	shf.r.wrap.b32 	%r2483, %r2478, %r2479, 18;
	mov.b64 	%rd2394, {%r2483, %r2482};
	xor.b64  	%rd2395, %rd2394, %rd2393;
	shf.l.wrap.b32 	%r2484, %r2478, %r2479, 23;
	shf.l.wrap.b32 	%r2485, %r2479, %r2478, 23;
	mov.b64 	%rd2396, {%r2485, %r2484};
	xor.b64  	%rd2397, %rd2395, %rd2396;
	xor.b64  	%rd2398, %rd2357, %rd2333;
	and.b64  	%rd2399, %rd2381, %rd2398;
	xor.b64  	%rd2400, %rd2399, %rd2333;
	add.s64 	%rd2401, %rd2309, %rd2109;
	ld.const.u64 	%rd8888, [k_sha512+448];
	add.s64 	%rd2402, %rd2401, %rd8888;
	add.s64 	%rd2403, %rd2402, %rd2400;
	add.s64 	%rd2404, %rd2403, %rd2397;
	add.s64 	%rd2405, %rd2404, %rd2320;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2486,%dummy}, %rd2392;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2487}, %rd2392;
	}
	shf.r.wrap.b32 	%r2488, %r2487, %r2486, 28;
	shf.r.wrap.b32 	%r2489, %r2486, %r2487, 28;
	mov.b64 	%rd2406, {%r2489, %r2488};
	shf.l.wrap.b32 	%r2490, %r2486, %r2487, 30;
	shf.l.wrap.b32 	%r2491, %r2487, %r2486, 30;
	mov.b64 	%rd2407, {%r2491, %r2490};
	xor.b64  	%rd2408, %rd2407, %rd2406;
	shf.l.wrap.b32 	%r2492, %r2486, %r2487, 25;
	shf.l.wrap.b32 	%r2493, %r2487, %r2486, 25;
	mov.b64 	%rd2409, {%r2493, %r2492};
	xor.b64  	%rd2410, %rd2408, %rd2409;
	xor.b64  	%rd2411, %rd2392, %rd2344;
	xor.b64  	%rd2412, %rd2392, %rd2368;
	and.b64  	%rd2413, %rd2412, %rd2411;
	xor.b64  	%rd2414, %rd2413, %rd2392;
	add.s64 	%rd2415, %rd2404, %rd2414;
	add.s64 	%rd2416, %rd2415, %rd2410;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2494,%dummy}, %rd2405;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2495}, %rd2405;
	}
	shf.r.wrap.b32 	%r2496, %r2495, %r2494, 14;
	shf.r.wrap.b32 	%r2497, %r2494, %r2495, 14;
	mov.b64 	%rd2417, {%r2497, %r2496};
	shf.r.wrap.b32 	%r2498, %r2495, %r2494, 18;
	shf.r.wrap.b32 	%r2499, %r2494, %r2495, 18;
	mov.b64 	%rd2418, {%r2499, %r2498};
	xor.b64  	%rd2419, %rd2418, %rd2417;
	shf.l.wrap.b32 	%r2500, %r2494, %r2495, 23;
	shf.l.wrap.b32 	%r2501, %r2495, %r2494, 23;
	mov.b64 	%rd2420, {%r2501, %r2500};
	xor.b64  	%rd2421, %rd2419, %rd2420;
	xor.b64  	%rd2422, %rd2381, %rd2357;
	and.b64  	%rd2423, %rd2405, %rd2422;
	xor.b64  	%rd2424, %rd2423, %rd2357;
	add.s64 	%rd2425, %rd2333, %rd2122;
	ld.const.u64 	%rd8887, [k_sha512+456];
	add.s64 	%rd2426, %rd2425, %rd8887;
	add.s64 	%rd2427, %rd2426, %rd2424;
	add.s64 	%rd2428, %rd2427, %rd2421;
	add.s64 	%rd2429, %rd2428, %rd2344;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2502,%dummy}, %rd2416;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2503}, %rd2416;
	}
	shf.r.wrap.b32 	%r2504, %r2503, %r2502, 28;
	shf.r.wrap.b32 	%r2505, %r2502, %r2503, 28;
	mov.b64 	%rd2430, {%r2505, %r2504};
	shf.l.wrap.b32 	%r2506, %r2502, %r2503, 30;
	shf.l.wrap.b32 	%r2507, %r2503, %r2502, 30;
	mov.b64 	%rd2431, {%r2507, %r2506};
	xor.b64  	%rd2432, %rd2431, %rd2430;
	shf.l.wrap.b32 	%r2508, %r2502, %r2503, 25;
	shf.l.wrap.b32 	%r2509, %r2503, %r2502, 25;
	mov.b64 	%rd2433, {%r2509, %r2508};
	xor.b64  	%rd2434, %rd2432, %rd2433;
	xor.b64  	%rd2435, %rd2416, %rd2368;
	xor.b64  	%rd2436, %rd2416, %rd2392;
	and.b64  	%rd2437, %rd2436, %rd2435;
	xor.b64  	%rd2438, %rd2437, %rd2416;
	add.s64 	%rd2439, %rd2428, %rd2438;
	add.s64 	%rd2440, %rd2439, %rd2434;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2510,%dummy}, %rd2429;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2511}, %rd2429;
	}
	shf.r.wrap.b32 	%r2512, %r2511, %r2510, 14;
	shf.r.wrap.b32 	%r2513, %r2510, %r2511, 14;
	mov.b64 	%rd2441, {%r2513, %r2512};
	shf.r.wrap.b32 	%r2514, %r2511, %r2510, 18;
	shf.r.wrap.b32 	%r2515, %r2510, %r2511, 18;
	mov.b64 	%rd2442, {%r2515, %r2514};
	xor.b64  	%rd2443, %rd2442, %rd2441;
	shf.l.wrap.b32 	%r2516, %r2510, %r2511, 23;
	shf.l.wrap.b32 	%r2517, %r2511, %r2510, 23;
	mov.b64 	%rd2444, {%r2517, %r2516};
	xor.b64  	%rd2445, %rd2443, %rd2444;
	xor.b64  	%rd2446, %rd2405, %rd2381;
	and.b64  	%rd2447, %rd2429, %rd2446;
	xor.b64  	%rd2448, %rd2447, %rd2381;
	add.s64 	%rd2449, %rd2357, %rd2135;
	ld.const.u64 	%rd8886, [k_sha512+464];
	add.s64 	%rd2450, %rd2449, %rd8886;
	add.s64 	%rd2451, %rd2450, %rd2448;
	add.s64 	%rd2452, %rd2451, %rd2445;
	add.s64 	%rd2453, %rd2452, %rd2368;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2518,%dummy}, %rd2440;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2519}, %rd2440;
	}
	shf.r.wrap.b32 	%r2520, %r2519, %r2518, 28;
	shf.r.wrap.b32 	%r2521, %r2518, %r2519, 28;
	mov.b64 	%rd2454, {%r2521, %r2520};
	shf.l.wrap.b32 	%r2522, %r2518, %r2519, 30;
	shf.l.wrap.b32 	%r2523, %r2519, %r2518, 30;
	mov.b64 	%rd2455, {%r2523, %r2522};
	xor.b64  	%rd2456, %rd2455, %rd2454;
	shf.l.wrap.b32 	%r2524, %r2518, %r2519, 25;
	shf.l.wrap.b32 	%r2525, %r2519, %r2518, 25;
	mov.b64 	%rd2457, {%r2525, %r2524};
	xor.b64  	%rd2458, %rd2456, %rd2457;
	xor.b64  	%rd2459, %rd2440, %rd2392;
	xor.b64  	%rd2460, %rd2440, %rd2416;
	and.b64  	%rd2461, %rd2460, %rd2459;
	xor.b64  	%rd2462, %rd2461, %rd2440;
	add.s64 	%rd2463, %rd2452, %rd2462;
	add.s64 	%rd2464, %rd2463, %rd2458;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2526,%dummy}, %rd2453;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2527}, %rd2453;
	}
	shf.r.wrap.b32 	%r2528, %r2527, %r2526, 14;
	shf.r.wrap.b32 	%r2529, %r2526, %r2527, 14;
	mov.b64 	%rd2465, {%r2529, %r2528};
	shf.r.wrap.b32 	%r2530, %r2527, %r2526, 18;
	shf.r.wrap.b32 	%r2531, %r2526, %r2527, 18;
	mov.b64 	%rd2466, {%r2531, %r2530};
	xor.b64  	%rd2467, %rd2466, %rd2465;
	shf.l.wrap.b32 	%r2532, %r2526, %r2527, 23;
	shf.l.wrap.b32 	%r2533, %r2527, %r2526, 23;
	mov.b64 	%rd2468, {%r2533, %r2532};
	xor.b64  	%rd2469, %rd2467, %rd2468;
	xor.b64  	%rd2470, %rd2429, %rd2405;
	and.b64  	%rd2471, %rd2453, %rd2470;
	xor.b64  	%rd2472, %rd2471, %rd2405;
	add.s64 	%rd2473, %rd2381, %rd2148;
	ld.const.u64 	%rd8885, [k_sha512+472];
	add.s64 	%rd2474, %rd2473, %rd8885;
	add.s64 	%rd2475, %rd2474, %rd2472;
	add.s64 	%rd2476, %rd2475, %rd2469;
	add.s64 	%rd2477, %rd2476, %rd2392;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2534,%dummy}, %rd2464;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2535}, %rd2464;
	}
	shf.r.wrap.b32 	%r2536, %r2535, %r2534, 28;
	shf.r.wrap.b32 	%r2537, %r2534, %r2535, 28;
	mov.b64 	%rd2478, {%r2537, %r2536};
	shf.l.wrap.b32 	%r2538, %r2534, %r2535, 30;
	shf.l.wrap.b32 	%r2539, %r2535, %r2534, 30;
	mov.b64 	%rd2479, {%r2539, %r2538};
	xor.b64  	%rd2480, %rd2479, %rd2478;
	shf.l.wrap.b32 	%r2540, %r2534, %r2535, 25;
	shf.l.wrap.b32 	%r2541, %r2535, %r2534, 25;
	mov.b64 	%rd2481, {%r2541, %r2540};
	xor.b64  	%rd2482, %rd2480, %rd2481;
	xor.b64  	%rd2483, %rd2464, %rd2416;
	xor.b64  	%rd2484, %rd2464, %rd2440;
	and.b64  	%rd2485, %rd2484, %rd2483;
	xor.b64  	%rd2486, %rd2485, %rd2464;
	add.s64 	%rd2487, %rd2476, %rd2486;
	add.s64 	%rd2488, %rd2487, %rd2482;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2542,%dummy}, %rd2477;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2543}, %rd2477;
	}
	shf.r.wrap.b32 	%r2544, %r2543, %r2542, 14;
	shf.r.wrap.b32 	%r2545, %r2542, %r2543, 14;
	mov.b64 	%rd2489, {%r2545, %r2544};
	shf.r.wrap.b32 	%r2546, %r2543, %r2542, 18;
	shf.r.wrap.b32 	%r2547, %r2542, %r2543, 18;
	mov.b64 	%rd2490, {%r2547, %r2546};
	xor.b64  	%rd2491, %rd2490, %rd2489;
	shf.l.wrap.b32 	%r2548, %r2542, %r2543, 23;
	shf.l.wrap.b32 	%r2549, %r2543, %r2542, 23;
	mov.b64 	%rd2492, {%r2549, %r2548};
	xor.b64  	%rd2493, %rd2491, %rd2492;
	xor.b64  	%rd2494, %rd2453, %rd2429;
	and.b64  	%rd2495, %rd2477, %rd2494;
	xor.b64  	%rd2496, %rd2495, %rd2429;
	add.s64 	%rd2497, %rd2405, %rd2161;
	ld.const.u64 	%rd8884, [k_sha512+480];
	add.s64 	%rd2498, %rd2497, %rd8884;
	add.s64 	%rd2499, %rd2498, %rd2496;
	add.s64 	%rd2500, %rd2499, %rd2493;
	add.s64 	%rd2501, %rd2500, %rd2416;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2550,%dummy}, %rd2488;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2551}, %rd2488;
	}
	shf.r.wrap.b32 	%r2552, %r2551, %r2550, 28;
	shf.r.wrap.b32 	%r2553, %r2550, %r2551, 28;
	mov.b64 	%rd2502, {%r2553, %r2552};
	shf.l.wrap.b32 	%r2554, %r2550, %r2551, 30;
	shf.l.wrap.b32 	%r2555, %r2551, %r2550, 30;
	mov.b64 	%rd2503, {%r2555, %r2554};
	xor.b64  	%rd2504, %rd2503, %rd2502;
	shf.l.wrap.b32 	%r2556, %r2550, %r2551, 25;
	shf.l.wrap.b32 	%r2557, %r2551, %r2550, 25;
	mov.b64 	%rd2505, {%r2557, %r2556};
	xor.b64  	%rd2506, %rd2504, %rd2505;
	xor.b64  	%rd2507, %rd2488, %rd2440;
	xor.b64  	%rd2508, %rd2488, %rd2464;
	and.b64  	%rd2509, %rd2508, %rd2507;
	xor.b64  	%rd2510, %rd2509, %rd2488;
	add.s64 	%rd2511, %rd2500, %rd2510;
	add.s64 	%rd2512, %rd2511, %rd2506;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2558,%dummy}, %rd2501;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2559}, %rd2501;
	}
	shf.r.wrap.b32 	%r2560, %r2559, %r2558, 14;
	shf.r.wrap.b32 	%r2561, %r2558, %r2559, 14;
	mov.b64 	%rd2513, {%r2561, %r2560};
	shf.r.wrap.b32 	%r2562, %r2559, %r2558, 18;
	shf.r.wrap.b32 	%r2563, %r2558, %r2559, 18;
	mov.b64 	%rd2514, {%r2563, %r2562};
	xor.b64  	%rd2515, %rd2514, %rd2513;
	shf.l.wrap.b32 	%r2564, %r2558, %r2559, 23;
	shf.l.wrap.b32 	%r2565, %r2559, %r2558, 23;
	mov.b64 	%rd2516, {%r2565, %r2564};
	xor.b64  	%rd2517, %rd2515, %rd2516;
	xor.b64  	%rd2518, %rd2477, %rd2453;
	and.b64  	%rd2519, %rd2501, %rd2518;
	xor.b64  	%rd2520, %rd2519, %rd2453;
	add.s64 	%rd2521, %rd2429, %rd2174;
	ld.const.u64 	%rd8883, [k_sha512+488];
	add.s64 	%rd2522, %rd2521, %rd8883;
	add.s64 	%rd2523, %rd2522, %rd2520;
	add.s64 	%rd2524, %rd2523, %rd2517;
	add.s64 	%rd2525, %rd2524, %rd2440;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2566,%dummy}, %rd2512;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2567}, %rd2512;
	}
	shf.r.wrap.b32 	%r2568, %r2567, %r2566, 28;
	shf.r.wrap.b32 	%r2569, %r2566, %r2567, 28;
	mov.b64 	%rd2526, {%r2569, %r2568};
	shf.l.wrap.b32 	%r2570, %r2566, %r2567, 30;
	shf.l.wrap.b32 	%r2571, %r2567, %r2566, 30;
	mov.b64 	%rd2527, {%r2571, %r2570};
	xor.b64  	%rd2528, %rd2527, %rd2526;
	shf.l.wrap.b32 	%r2572, %r2566, %r2567, 25;
	shf.l.wrap.b32 	%r2573, %r2567, %r2566, 25;
	mov.b64 	%rd2529, {%r2573, %r2572};
	xor.b64  	%rd2530, %rd2528, %rd2529;
	xor.b64  	%rd2531, %rd2512, %rd2464;
	xor.b64  	%rd2532, %rd2512, %rd2488;
	and.b64  	%rd2533, %rd2532, %rd2531;
	xor.b64  	%rd2534, %rd2533, %rd2512;
	add.s64 	%rd2535, %rd2524, %rd2534;
	add.s64 	%rd2536, %rd2535, %rd2530;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2574,%dummy}, %rd2525;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2575}, %rd2525;
	}
	shf.r.wrap.b32 	%r2576, %r2575, %r2574, 14;
	shf.r.wrap.b32 	%r2577, %r2574, %r2575, 14;
	mov.b64 	%rd2537, {%r2577, %r2576};
	shf.r.wrap.b32 	%r2578, %r2575, %r2574, 18;
	shf.r.wrap.b32 	%r2579, %r2574, %r2575, 18;
	mov.b64 	%rd2538, {%r2579, %r2578};
	xor.b64  	%rd2539, %rd2538, %rd2537;
	shf.l.wrap.b32 	%r2580, %r2574, %r2575, 23;
	shf.l.wrap.b32 	%r2581, %r2575, %r2574, 23;
	mov.b64 	%rd2540, {%r2581, %r2580};
	xor.b64  	%rd2541, %rd2539, %rd2540;
	xor.b64  	%rd2542, %rd2501, %rd2477;
	and.b64  	%rd2543, %rd2525, %rd2542;
	xor.b64  	%rd2544, %rd2543, %rd2477;
	add.s64 	%rd2545, %rd2453, %rd2187;
	ld.const.u64 	%rd8882, [k_sha512+496];
	add.s64 	%rd2546, %rd2545, %rd8882;
	add.s64 	%rd2547, %rd2546, %rd2544;
	add.s64 	%rd2548, %rd2547, %rd2541;
	add.s64 	%rd2549, %rd2548, %rd2464;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2582,%dummy}, %rd2536;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2583}, %rd2536;
	}
	shf.r.wrap.b32 	%r2584, %r2583, %r2582, 28;
	shf.r.wrap.b32 	%r2585, %r2582, %r2583, 28;
	mov.b64 	%rd2550, {%r2585, %r2584};
	shf.l.wrap.b32 	%r2586, %r2582, %r2583, 30;
	shf.l.wrap.b32 	%r2587, %r2583, %r2582, 30;
	mov.b64 	%rd2551, {%r2587, %r2586};
	xor.b64  	%rd2552, %rd2551, %rd2550;
	shf.l.wrap.b32 	%r2588, %r2582, %r2583, 25;
	shf.l.wrap.b32 	%r2589, %r2583, %r2582, 25;
	mov.b64 	%rd2553, {%r2589, %r2588};
	xor.b64  	%rd2554, %rd2552, %rd2553;
	xor.b64  	%rd2555, %rd2536, %rd2488;
	xor.b64  	%rd2556, %rd2536, %rd2512;
	and.b64  	%rd2557, %rd2556, %rd2555;
	xor.b64  	%rd2558, %rd2557, %rd2536;
	add.s64 	%rd2559, %rd2548, %rd2558;
	add.s64 	%rd2560, %rd2559, %rd2554;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2590,%dummy}, %rd2549;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2591}, %rd2549;
	}
	shf.r.wrap.b32 	%r2592, %r2591, %r2590, 14;
	shf.r.wrap.b32 	%r2593, %r2590, %r2591, 14;
	mov.b64 	%rd2561, {%r2593, %r2592};
	shf.r.wrap.b32 	%r2594, %r2591, %r2590, 18;
	shf.r.wrap.b32 	%r2595, %r2590, %r2591, 18;
	mov.b64 	%rd2562, {%r2595, %r2594};
	xor.b64  	%rd2563, %rd2562, %rd2561;
	shf.l.wrap.b32 	%r2596, %r2590, %r2591, 23;
	shf.l.wrap.b32 	%r2597, %r2591, %r2590, 23;
	mov.b64 	%rd2564, {%r2597, %r2596};
	xor.b64  	%rd2565, %rd2563, %rd2564;
	xor.b64  	%rd2566, %rd2525, %rd2501;
	and.b64  	%rd2567, %rd2549, %rd2566;
	xor.b64  	%rd2568, %rd2567, %rd2501;
	add.s64 	%rd2569, %rd2477, %rd2200;
	ld.const.u64 	%rd8881, [k_sha512+504];
	add.s64 	%rd2570, %rd2569, %rd8881;
	add.s64 	%rd2571, %rd2570, %rd2568;
	add.s64 	%rd2572, %rd2571, %rd2565;
	add.s64 	%rd2573, %rd2572, %rd2488;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2598,%dummy}, %rd2560;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2599}, %rd2560;
	}
	shf.r.wrap.b32 	%r2600, %r2599, %r2598, 28;
	shf.r.wrap.b32 	%r2601, %r2598, %r2599, 28;
	mov.b64 	%rd2574, {%r2601, %r2600};
	shf.l.wrap.b32 	%r2602, %r2598, %r2599, 30;
	shf.l.wrap.b32 	%r2603, %r2599, %r2598, 30;
	mov.b64 	%rd2575, {%r2603, %r2602};
	xor.b64  	%rd2576, %rd2575, %rd2574;
	shf.l.wrap.b32 	%r2604, %r2598, %r2599, 25;
	shf.l.wrap.b32 	%r2605, %r2599, %r2598, 25;
	mov.b64 	%rd2577, {%r2605, %r2604};
	xor.b64  	%rd2578, %rd2576, %rd2577;
	xor.b64  	%rd2579, %rd2560, %rd2512;
	xor.b64  	%rd2580, %rd2560, %rd2536;
	and.b64  	%rd2581, %rd2580, %rd2579;
	xor.b64  	%rd2582, %rd2581, %rd2560;
	add.s64 	%rd2583, %rd2572, %rd2582;
	add.s64 	%rd2584, %rd2583, %rd2578;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2606,%dummy}, %rd2187;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2607}, %rd2187;
	}
	shf.r.wrap.b32 	%r2608, %r2607, %r2606, 19;
	shf.r.wrap.b32 	%r2609, %r2606, %r2607, 19;
	mov.b64 	%rd2585, {%r2609, %r2608};
	shf.l.wrap.b32 	%r2610, %r2606, %r2607, 3;
	shf.l.wrap.b32 	%r2611, %r2607, %r2606, 3;
	mov.b64 	%rd2586, {%r2611, %r2610};
	shr.u64 	%rd2587, %rd2187, 6;
	xor.b64  	%rd2588, %rd2585, %rd2587;
	xor.b64  	%rd2589, %rd2588, %rd2586;
	shf.r.wrap.b32 	%r2612, %r2221, %r2220, 1;
	shf.r.wrap.b32 	%r2613, %r2220, %r2221, 1;
	mov.b64 	%rd2590, {%r2613, %r2612};
	shf.r.wrap.b32 	%r2614, %r2221, %r2220, 8;
	shf.r.wrap.b32 	%r2615, %r2220, %r2221, 8;
	mov.b64 	%rd2591, {%r2615, %r2614};
	shr.u64 	%rd2592, %rd2018, 7;
	xor.b64  	%rd2593, %rd2590, %rd2592;
	xor.b64  	%rd2594, %rd2593, %rd2591;
	add.s64 	%rd2595, %rd2122, %rd2005;
	add.s64 	%rd2596, %rd2595, %rd2589;
	add.s64 	%rd2597, %rd2596, %rd2594;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2616,%dummy}, %rd2200;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2617}, %rd2200;
	}
	shf.r.wrap.b32 	%r2618, %r2617, %r2616, 19;
	shf.r.wrap.b32 	%r2619, %r2616, %r2617, 19;
	mov.b64 	%rd2598, {%r2619, %r2618};
	shf.l.wrap.b32 	%r2620, %r2616, %r2617, 3;
	shf.l.wrap.b32 	%r2621, %r2617, %r2616, 3;
	mov.b64 	%rd2599, {%r2621, %r2620};
	shr.u64 	%rd2600, %rd2200, 6;
	xor.b64  	%rd2601, %rd2598, %rd2600;
	xor.b64  	%rd2602, %rd2601, %rd2599;
	shf.r.wrap.b32 	%r2622, %r2231, %r2230, 1;
	shf.r.wrap.b32 	%r2623, %r2230, %r2231, 1;
	mov.b64 	%rd2603, {%r2623, %r2622};
	shf.r.wrap.b32 	%r2624, %r2231, %r2230, 8;
	shf.r.wrap.b32 	%r2625, %r2230, %r2231, 8;
	mov.b64 	%rd2604, {%r2625, %r2624};
	shr.u64 	%rd2605, %rd2031, 7;
	xor.b64  	%rd2606, %rd2603, %rd2605;
	xor.b64  	%rd2607, %rd2606, %rd2604;
	add.s64 	%rd2608, %rd2135, %rd2018;
	add.s64 	%rd2609, %rd2608, %rd2602;
	add.s64 	%rd2610, %rd2609, %rd2607;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2626,%dummy}, %rd2597;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2627}, %rd2597;
	}
	shf.r.wrap.b32 	%r2628, %r2627, %r2626, 19;
	shf.r.wrap.b32 	%r2629, %r2626, %r2627, 19;
	mov.b64 	%rd2611, {%r2629, %r2628};
	shf.l.wrap.b32 	%r2630, %r2626, %r2627, 3;
	shf.l.wrap.b32 	%r2631, %r2627, %r2626, 3;
	mov.b64 	%rd2612, {%r2631, %r2630};
	shr.u64 	%rd2613, %rd2597, 6;
	xor.b64  	%rd2614, %rd2611, %rd2613;
	xor.b64  	%rd2615, %rd2614, %rd2612;
	shf.r.wrap.b32 	%r2632, %r2241, %r2240, 1;
	shf.r.wrap.b32 	%r2633, %r2240, %r2241, 1;
	mov.b64 	%rd2616, {%r2633, %r2632};
	shf.r.wrap.b32 	%r2634, %r2241, %r2240, 8;
	shf.r.wrap.b32 	%r2635, %r2240, %r2241, 8;
	mov.b64 	%rd2617, {%r2635, %r2634};
	shr.u64 	%rd2618, %rd2044, 7;
	xor.b64  	%rd2619, %rd2616, %rd2618;
	xor.b64  	%rd2620, %rd2619, %rd2617;
	add.s64 	%rd2621, %rd2148, %rd2031;
	add.s64 	%rd2622, %rd2621, %rd2615;
	add.s64 	%rd2623, %rd2622, %rd2620;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2636,%dummy}, %rd2610;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2637}, %rd2610;
	}
	shf.r.wrap.b32 	%r2638, %r2637, %r2636, 19;
	shf.r.wrap.b32 	%r2639, %r2636, %r2637, 19;
	mov.b64 	%rd2624, {%r2639, %r2638};
	shf.l.wrap.b32 	%r2640, %r2636, %r2637, 3;
	shf.l.wrap.b32 	%r2641, %r2637, %r2636, 3;
	mov.b64 	%rd2625, {%r2641, %r2640};
	shr.u64 	%rd2626, %rd2610, 6;
	xor.b64  	%rd2627, %rd2624, %rd2626;
	xor.b64  	%rd2628, %rd2627, %rd2625;
	shf.r.wrap.b32 	%r2642, %r2251, %r2250, 1;
	shf.r.wrap.b32 	%r2643, %r2250, %r2251, 1;
	mov.b64 	%rd2629, {%r2643, %r2642};
	shf.r.wrap.b32 	%r2644, %r2251, %r2250, 8;
	shf.r.wrap.b32 	%r2645, %r2250, %r2251, 8;
	mov.b64 	%rd2630, {%r2645, %r2644};
	shr.u64 	%rd2631, %rd2057, 7;
	xor.b64  	%rd2632, %rd2629, %rd2631;
	xor.b64  	%rd2633, %rd2632, %rd2630;
	add.s64 	%rd2634, %rd2161, %rd2044;
	add.s64 	%rd2635, %rd2634, %rd2628;
	add.s64 	%rd2636, %rd2635, %rd2633;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2646,%dummy}, %rd2623;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2647}, %rd2623;
	}
	shf.r.wrap.b32 	%r2648, %r2647, %r2646, 19;
	shf.r.wrap.b32 	%r2649, %r2646, %r2647, 19;
	mov.b64 	%rd2637, {%r2649, %r2648};
	shf.l.wrap.b32 	%r2650, %r2646, %r2647, 3;
	shf.l.wrap.b32 	%r2651, %r2647, %r2646, 3;
	mov.b64 	%rd2638, {%r2651, %r2650};
	shr.u64 	%rd2639, %rd2623, 6;
	xor.b64  	%rd2640, %rd2637, %rd2639;
	xor.b64  	%rd2641, %rd2640, %rd2638;
	shf.r.wrap.b32 	%r2652, %r2261, %r2260, 1;
	shf.r.wrap.b32 	%r2653, %r2260, %r2261, 1;
	mov.b64 	%rd2642, {%r2653, %r2652};
	shf.r.wrap.b32 	%r2654, %r2261, %r2260, 8;
	shf.r.wrap.b32 	%r2655, %r2260, %r2261, 8;
	mov.b64 	%rd2643, {%r2655, %r2654};
	shr.u64 	%rd2644, %rd2070, 7;
	xor.b64  	%rd2645, %rd2642, %rd2644;
	xor.b64  	%rd2646, %rd2645, %rd2643;
	add.s64 	%rd2647, %rd2174, %rd2057;
	add.s64 	%rd2648, %rd2647, %rd2641;
	add.s64 	%rd2649, %rd2648, %rd2646;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2656,%dummy}, %rd2636;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2657}, %rd2636;
	}
	shf.r.wrap.b32 	%r2658, %r2657, %r2656, 19;
	shf.r.wrap.b32 	%r2659, %r2656, %r2657, 19;
	mov.b64 	%rd2650, {%r2659, %r2658};
	shf.l.wrap.b32 	%r2660, %r2656, %r2657, 3;
	shf.l.wrap.b32 	%r2661, %r2657, %r2656, 3;
	mov.b64 	%rd2651, {%r2661, %r2660};
	shr.u64 	%rd2652, %rd2636, 6;
	xor.b64  	%rd2653, %rd2650, %rd2652;
	xor.b64  	%rd2654, %rd2653, %rd2651;
	shf.r.wrap.b32 	%r2662, %r2271, %r2270, 1;
	shf.r.wrap.b32 	%r2663, %r2270, %r2271, 1;
	mov.b64 	%rd2655, {%r2663, %r2662};
	shf.r.wrap.b32 	%r2664, %r2271, %r2270, 8;
	shf.r.wrap.b32 	%r2665, %r2270, %r2271, 8;
	mov.b64 	%rd2656, {%r2665, %r2664};
	shr.u64 	%rd2657, %rd2083, 7;
	xor.b64  	%rd2658, %rd2655, %rd2657;
	xor.b64  	%rd2659, %rd2658, %rd2656;
	add.s64 	%rd2660, %rd2187, %rd2070;
	add.s64 	%rd2661, %rd2660, %rd2654;
	add.s64 	%rd2662, %rd2661, %rd2659;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2666,%dummy}, %rd2649;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2667}, %rd2649;
	}
	shf.r.wrap.b32 	%r2668, %r2667, %r2666, 19;
	shf.r.wrap.b32 	%r2669, %r2666, %r2667, 19;
	mov.b64 	%rd2663, {%r2669, %r2668};
	shf.l.wrap.b32 	%r2670, %r2666, %r2667, 3;
	shf.l.wrap.b32 	%r2671, %r2667, %r2666, 3;
	mov.b64 	%rd2664, {%r2671, %r2670};
	shr.u64 	%rd2665, %rd2649, 6;
	xor.b64  	%rd2666, %rd2663, %rd2665;
	xor.b64  	%rd2667, %rd2666, %rd2664;
	shf.r.wrap.b32 	%r2672, %r2281, %r2280, 1;
	shf.r.wrap.b32 	%r2673, %r2280, %r2281, 1;
	mov.b64 	%rd2668, {%r2673, %r2672};
	shf.r.wrap.b32 	%r2674, %r2281, %r2280, 8;
	shf.r.wrap.b32 	%r2675, %r2280, %r2281, 8;
	mov.b64 	%rd2669, {%r2675, %r2674};
	shr.u64 	%rd2670, %rd2096, 7;
	xor.b64  	%rd2671, %rd2668, %rd2670;
	xor.b64  	%rd2672, %rd2671, %rd2669;
	add.s64 	%rd2673, %rd2200, %rd2083;
	add.s64 	%rd2674, %rd2673, %rd2667;
	add.s64 	%rd2675, %rd2674, %rd2672;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2676,%dummy}, %rd2662;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2677}, %rd2662;
	}
	shf.r.wrap.b32 	%r2678, %r2677, %r2676, 19;
	shf.r.wrap.b32 	%r2679, %r2676, %r2677, 19;
	mov.b64 	%rd2676, {%r2679, %r2678};
	shf.l.wrap.b32 	%r2680, %r2676, %r2677, 3;
	shf.l.wrap.b32 	%r2681, %r2677, %r2676, 3;
	mov.b64 	%rd2677, {%r2681, %r2680};
	shr.u64 	%rd2678, %rd2662, 6;
	xor.b64  	%rd2679, %rd2676, %rd2678;
	xor.b64  	%rd2680, %rd2679, %rd2677;
	shf.r.wrap.b32 	%r2682, %r2291, %r2290, 1;
	shf.r.wrap.b32 	%r2683, %r2290, %r2291, 1;
	mov.b64 	%rd2681, {%r2683, %r2682};
	shf.r.wrap.b32 	%r2684, %r2291, %r2290, 8;
	shf.r.wrap.b32 	%r2685, %r2290, %r2291, 8;
	mov.b64 	%rd2682, {%r2685, %r2684};
	shr.u64 	%rd2683, %rd2109, 7;
	xor.b64  	%rd2684, %rd2681, %rd2683;
	xor.b64  	%rd2685, %rd2684, %rd2682;
	add.s64 	%rd2686, %rd2597, %rd2096;
	add.s64 	%rd2687, %rd2686, %rd2680;
	add.s64 	%rd2688, %rd2687, %rd2685;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2686,%dummy}, %rd2675;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2687}, %rd2675;
	}
	shf.r.wrap.b32 	%r2688, %r2687, %r2686, 19;
	shf.r.wrap.b32 	%r2689, %r2686, %r2687, 19;
	mov.b64 	%rd2689, {%r2689, %r2688};
	shf.l.wrap.b32 	%r2690, %r2686, %r2687, 3;
	shf.l.wrap.b32 	%r2691, %r2687, %r2686, 3;
	mov.b64 	%rd2690, {%r2691, %r2690};
	shr.u64 	%rd2691, %rd2675, 6;
	xor.b64  	%rd2692, %rd2689, %rd2691;
	xor.b64  	%rd2693, %rd2692, %rd2690;
	shf.r.wrap.b32 	%r2692, %r2301, %r2300, 1;
	shf.r.wrap.b32 	%r2693, %r2300, %r2301, 1;
	mov.b64 	%rd2694, {%r2693, %r2692};
	shf.r.wrap.b32 	%r2694, %r2301, %r2300, 8;
	shf.r.wrap.b32 	%r2695, %r2300, %r2301, 8;
	mov.b64 	%rd2695, {%r2695, %r2694};
	shr.u64 	%rd2696, %rd2122, 7;
	xor.b64  	%rd2697, %rd2694, %rd2696;
	xor.b64  	%rd2698, %rd2697, %rd2695;
	add.s64 	%rd2699, %rd2610, %rd2109;
	add.s64 	%rd2700, %rd2699, %rd2693;
	add.s64 	%rd2701, %rd2700, %rd2698;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2696,%dummy}, %rd2688;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2697}, %rd2688;
	}
	shf.r.wrap.b32 	%r2698, %r2697, %r2696, 19;
	shf.r.wrap.b32 	%r2699, %r2696, %r2697, 19;
	mov.b64 	%rd2702, {%r2699, %r2698};
	shf.l.wrap.b32 	%r2700, %r2696, %r2697, 3;
	shf.l.wrap.b32 	%r2701, %r2697, %r2696, 3;
	mov.b64 	%rd2703, {%r2701, %r2700};
	shr.u64 	%rd2704, %rd2688, 6;
	xor.b64  	%rd2705, %rd2702, %rd2704;
	xor.b64  	%rd2706, %rd2705, %rd2703;
	shf.r.wrap.b32 	%r2702, %r2311, %r2310, 1;
	shf.r.wrap.b32 	%r2703, %r2310, %r2311, 1;
	mov.b64 	%rd2707, {%r2703, %r2702};
	shf.r.wrap.b32 	%r2704, %r2311, %r2310, 8;
	shf.r.wrap.b32 	%r2705, %r2310, %r2311, 8;
	mov.b64 	%rd2708, {%r2705, %r2704};
	shr.u64 	%rd2709, %rd2135, 7;
	xor.b64  	%rd2710, %rd2707, %rd2709;
	xor.b64  	%rd2711, %rd2710, %rd2708;
	add.s64 	%rd2712, %rd2623, %rd2122;
	add.s64 	%rd2713, %rd2712, %rd2706;
	add.s64 	%rd2714, %rd2713, %rd2711;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2706,%dummy}, %rd2701;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2707}, %rd2701;
	}
	shf.r.wrap.b32 	%r2708, %r2707, %r2706, 19;
	shf.r.wrap.b32 	%r2709, %r2706, %r2707, 19;
	mov.b64 	%rd2715, {%r2709, %r2708};
	shf.l.wrap.b32 	%r2710, %r2706, %r2707, 3;
	shf.l.wrap.b32 	%r2711, %r2707, %r2706, 3;
	mov.b64 	%rd2716, {%r2711, %r2710};
	shr.u64 	%rd2717, %rd2701, 6;
	xor.b64  	%rd2718, %rd2715, %rd2717;
	xor.b64  	%rd2719, %rd2718, %rd2716;
	shf.r.wrap.b32 	%r2712, %r2321, %r2320, 1;
	shf.r.wrap.b32 	%r2713, %r2320, %r2321, 1;
	mov.b64 	%rd2720, {%r2713, %r2712};
	shf.r.wrap.b32 	%r2714, %r2321, %r2320, 8;
	shf.r.wrap.b32 	%r2715, %r2320, %r2321, 8;
	mov.b64 	%rd2721, {%r2715, %r2714};
	shr.u64 	%rd2722, %rd2148, 7;
	xor.b64  	%rd2723, %rd2720, %rd2722;
	xor.b64  	%rd2724, %rd2723, %rd2721;
	add.s64 	%rd2725, %rd2636, %rd2135;
	add.s64 	%rd2726, %rd2725, %rd2719;
	add.s64 	%rd2727, %rd2726, %rd2724;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2716,%dummy}, %rd2714;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2717}, %rd2714;
	}
	shf.r.wrap.b32 	%r2718, %r2717, %r2716, 19;
	shf.r.wrap.b32 	%r2719, %r2716, %r2717, 19;
	mov.b64 	%rd2728, {%r2719, %r2718};
	shf.l.wrap.b32 	%r2720, %r2716, %r2717, 3;
	shf.l.wrap.b32 	%r2721, %r2717, %r2716, 3;
	mov.b64 	%rd2729, {%r2721, %r2720};
	shr.u64 	%rd2730, %rd2714, 6;
	xor.b64  	%rd2731, %rd2728, %rd2730;
	xor.b64  	%rd2732, %rd2731, %rd2729;
	shf.r.wrap.b32 	%r2722, %r2331, %r2330, 1;
	shf.r.wrap.b32 	%r2723, %r2330, %r2331, 1;
	mov.b64 	%rd2733, {%r2723, %r2722};
	shf.r.wrap.b32 	%r2724, %r2331, %r2330, 8;
	shf.r.wrap.b32 	%r2725, %r2330, %r2331, 8;
	mov.b64 	%rd2734, {%r2725, %r2724};
	shr.u64 	%rd2735, %rd2161, 7;
	xor.b64  	%rd2736, %rd2733, %rd2735;
	xor.b64  	%rd2737, %rd2736, %rd2734;
	add.s64 	%rd2738, %rd2649, %rd2148;
	add.s64 	%rd2739, %rd2738, %rd2732;
	add.s64 	%rd2740, %rd2739, %rd2737;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2726,%dummy}, %rd2727;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2727}, %rd2727;
	}
	shf.r.wrap.b32 	%r2728, %r2727, %r2726, 19;
	shf.r.wrap.b32 	%r2729, %r2726, %r2727, 19;
	mov.b64 	%rd2741, {%r2729, %r2728};
	shf.l.wrap.b32 	%r2730, %r2726, %r2727, 3;
	shf.l.wrap.b32 	%r2731, %r2727, %r2726, 3;
	mov.b64 	%rd2742, {%r2731, %r2730};
	shr.u64 	%rd2743, %rd2727, 6;
	xor.b64  	%rd2744, %rd2741, %rd2743;
	xor.b64  	%rd2745, %rd2744, %rd2742;
	shf.r.wrap.b32 	%r2732, %r2341, %r2340, 1;
	shf.r.wrap.b32 	%r2733, %r2340, %r2341, 1;
	mov.b64 	%rd2746, {%r2733, %r2732};
	shf.r.wrap.b32 	%r2734, %r2341, %r2340, 8;
	shf.r.wrap.b32 	%r2735, %r2340, %r2341, 8;
	mov.b64 	%rd2747, {%r2735, %r2734};
	shr.u64 	%rd2748, %rd2174, 7;
	xor.b64  	%rd2749, %rd2746, %rd2748;
	xor.b64  	%rd2750, %rd2749, %rd2747;
	add.s64 	%rd2751, %rd2662, %rd2161;
	add.s64 	%rd2752, %rd2751, %rd2745;
	add.s64 	%rd2753, %rd2752, %rd2750;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2736,%dummy}, %rd2740;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2737}, %rd2740;
	}
	shf.r.wrap.b32 	%r2738, %r2737, %r2736, 19;
	shf.r.wrap.b32 	%r2739, %r2736, %r2737, 19;
	mov.b64 	%rd2754, {%r2739, %r2738};
	shf.l.wrap.b32 	%r2740, %r2736, %r2737, 3;
	shf.l.wrap.b32 	%r2741, %r2737, %r2736, 3;
	mov.b64 	%rd2755, {%r2741, %r2740};
	shr.u64 	%rd2756, %rd2740, 6;
	xor.b64  	%rd2757, %rd2754, %rd2756;
	xor.b64  	%rd2758, %rd2757, %rd2755;
	shf.r.wrap.b32 	%r2742, %r2607, %r2606, 1;
	shf.r.wrap.b32 	%r2743, %r2606, %r2607, 1;
	mov.b64 	%rd2759, {%r2743, %r2742};
	shf.r.wrap.b32 	%r2744, %r2607, %r2606, 8;
	shf.r.wrap.b32 	%r2745, %r2606, %r2607, 8;
	mov.b64 	%rd2760, {%r2745, %r2744};
	shr.u64 	%rd2761, %rd2187, 7;
	xor.b64  	%rd2762, %rd2759, %rd2761;
	xor.b64  	%rd2763, %rd2762, %rd2760;
	add.s64 	%rd2764, %rd2675, %rd2174;
	add.s64 	%rd2765, %rd2764, %rd2758;
	add.s64 	%rd2766, %rd2765, %rd2763;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2746,%dummy}, %rd2753;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2747}, %rd2753;
	}
	shf.r.wrap.b32 	%r2748, %r2747, %r2746, 19;
	shf.r.wrap.b32 	%r2749, %r2746, %r2747, 19;
	mov.b64 	%rd2767, {%r2749, %r2748};
	shf.l.wrap.b32 	%r2750, %r2746, %r2747, 3;
	shf.l.wrap.b32 	%r2751, %r2747, %r2746, 3;
	mov.b64 	%rd2768, {%r2751, %r2750};
	shr.u64 	%rd2769, %rd2753, 6;
	xor.b64  	%rd2770, %rd2767, %rd2769;
	xor.b64  	%rd2771, %rd2770, %rd2768;
	shf.r.wrap.b32 	%r2752, %r2617, %r2616, 1;
	shf.r.wrap.b32 	%r2753, %r2616, %r2617, 1;
	mov.b64 	%rd2772, {%r2753, %r2752};
	shf.r.wrap.b32 	%r2754, %r2617, %r2616, 8;
	shf.r.wrap.b32 	%r2755, %r2616, %r2617, 8;
	mov.b64 	%rd2773, {%r2755, %r2754};
	shr.u64 	%rd2774, %rd2200, 7;
	xor.b64  	%rd2775, %rd2772, %rd2774;
	xor.b64  	%rd2776, %rd2775, %rd2773;
	add.s64 	%rd2777, %rd2688, %rd2187;
	add.s64 	%rd2778, %rd2777, %rd2771;
	add.s64 	%rd2779, %rd2778, %rd2776;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2756,%dummy}, %rd2766;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2757}, %rd2766;
	}
	shf.r.wrap.b32 	%r2758, %r2757, %r2756, 19;
	shf.r.wrap.b32 	%r2759, %r2756, %r2757, 19;
	mov.b64 	%rd2780, {%r2759, %r2758};
	shf.l.wrap.b32 	%r2760, %r2756, %r2757, 3;
	shf.l.wrap.b32 	%r2761, %r2757, %r2756, 3;
	mov.b64 	%rd2781, {%r2761, %r2760};
	shr.u64 	%rd2782, %rd2766, 6;
	xor.b64  	%rd2783, %rd2780, %rd2782;
	xor.b64  	%rd2784, %rd2783, %rd2781;
	shf.r.wrap.b32 	%r2762, %r2627, %r2626, 1;
	shf.r.wrap.b32 	%r2763, %r2626, %r2627, 1;
	mov.b64 	%rd2785, {%r2763, %r2762};
	shf.r.wrap.b32 	%r2764, %r2627, %r2626, 8;
	shf.r.wrap.b32 	%r2765, %r2626, %r2627, 8;
	mov.b64 	%rd2786, {%r2765, %r2764};
	shr.u64 	%rd2787, %rd2597, 7;
	xor.b64  	%rd2788, %rd2785, %rd2787;
	xor.b64  	%rd2789, %rd2788, %rd2786;
	add.s64 	%rd2790, %rd2701, %rd2200;
	add.s64 	%rd2791, %rd2790, %rd2784;
	add.s64 	%rd2792, %rd2791, %rd2789;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2766,%dummy}, %rd2573;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2767}, %rd2573;
	}
	shf.r.wrap.b32 	%r2768, %r2767, %r2766, 14;
	shf.r.wrap.b32 	%r2769, %r2766, %r2767, 14;
	mov.b64 	%rd2793, {%r2769, %r2768};
	shf.r.wrap.b32 	%r2770, %r2767, %r2766, 18;
	shf.r.wrap.b32 	%r2771, %r2766, %r2767, 18;
	mov.b64 	%rd2794, {%r2771, %r2770};
	xor.b64  	%rd2795, %rd2794, %rd2793;
	shf.l.wrap.b32 	%r2772, %r2766, %r2767, 23;
	shf.l.wrap.b32 	%r2773, %r2767, %r2766, 23;
	mov.b64 	%rd2796, {%r2773, %r2772};
	xor.b64  	%rd2797, %rd2795, %rd2796;
	xor.b64  	%rd2798, %rd2549, %rd2525;
	and.b64  	%rd2799, %rd2798, %rd2573;
	xor.b64  	%rd2800, %rd2799, %rd2525;
	add.s64 	%rd2801, %rd2800, %rd2501;
	add.s64 	%rd2802, %rd2801, %rd2597;
	ld.const.u64 	%rd8880, [k_sha512+512];
	add.s64 	%rd2803, %rd2802, %rd8880;
	add.s64 	%rd2804, %rd2803, %rd2797;
	add.s64 	%rd2805, %rd2804, %rd2512;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2774,%dummy}, %rd2584;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2775}, %rd2584;
	}
	shf.r.wrap.b32 	%r2776, %r2775, %r2774, 28;
	shf.r.wrap.b32 	%r2777, %r2774, %r2775, 28;
	mov.b64 	%rd2806, {%r2777, %r2776};
	shf.l.wrap.b32 	%r2778, %r2774, %r2775, 30;
	shf.l.wrap.b32 	%r2779, %r2775, %r2774, 30;
	mov.b64 	%rd2807, {%r2779, %r2778};
	xor.b64  	%rd2808, %rd2807, %rd2806;
	shf.l.wrap.b32 	%r2780, %r2774, %r2775, 25;
	shf.l.wrap.b32 	%r2781, %r2775, %r2774, 25;
	mov.b64 	%rd2809, {%r2781, %r2780};
	xor.b64  	%rd2810, %rd2808, %rd2809;
	xor.b64  	%rd2811, %rd2584, %rd2536;
	xor.b64  	%rd2812, %rd2584, %rd2560;
	and.b64  	%rd2813, %rd2812, %rd2811;
	xor.b64  	%rd2814, %rd2813, %rd2584;
	add.s64 	%rd2815, %rd2804, %rd2814;
	add.s64 	%rd2816, %rd2815, %rd2810;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2782,%dummy}, %rd2805;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2783}, %rd2805;
	}
	shf.r.wrap.b32 	%r2784, %r2783, %r2782, 14;
	shf.r.wrap.b32 	%r2785, %r2782, %r2783, 14;
	mov.b64 	%rd2817, {%r2785, %r2784};
	shf.r.wrap.b32 	%r2786, %r2783, %r2782, 18;
	shf.r.wrap.b32 	%r2787, %r2782, %r2783, 18;
	mov.b64 	%rd2818, {%r2787, %r2786};
	xor.b64  	%rd2819, %rd2818, %rd2817;
	shf.l.wrap.b32 	%r2788, %r2782, %r2783, 23;
	shf.l.wrap.b32 	%r2789, %r2783, %r2782, 23;
	mov.b64 	%rd2820, {%r2789, %r2788};
	xor.b64  	%rd2821, %rd2819, %rd2820;
	xor.b64  	%rd2822, %rd2573, %rd2549;
	and.b64  	%rd2823, %rd2805, %rd2822;
	xor.b64  	%rd2824, %rd2823, %rd2549;
	add.s64 	%rd2825, %rd2610, %rd2525;
	ld.const.u64 	%rd8879, [k_sha512+520];
	add.s64 	%rd2826, %rd2825, %rd8879;
	add.s64 	%rd2827, %rd2826, %rd2824;
	add.s64 	%rd2828, %rd2827, %rd2821;
	add.s64 	%rd2829, %rd2828, %rd2536;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2790,%dummy}, %rd2816;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2791}, %rd2816;
	}
	shf.r.wrap.b32 	%r2792, %r2791, %r2790, 28;
	shf.r.wrap.b32 	%r2793, %r2790, %r2791, 28;
	mov.b64 	%rd2830, {%r2793, %r2792};
	shf.l.wrap.b32 	%r2794, %r2790, %r2791, 30;
	shf.l.wrap.b32 	%r2795, %r2791, %r2790, 30;
	mov.b64 	%rd2831, {%r2795, %r2794};
	xor.b64  	%rd2832, %rd2831, %rd2830;
	shf.l.wrap.b32 	%r2796, %r2790, %r2791, 25;
	shf.l.wrap.b32 	%r2797, %r2791, %r2790, 25;
	mov.b64 	%rd2833, {%r2797, %r2796};
	xor.b64  	%rd2834, %rd2832, %rd2833;
	xor.b64  	%rd2835, %rd2816, %rd2560;
	xor.b64  	%rd2836, %rd2816, %rd2584;
	and.b64  	%rd2837, %rd2836, %rd2835;
	xor.b64  	%rd2838, %rd2837, %rd2816;
	add.s64 	%rd2839, %rd2828, %rd2838;
	add.s64 	%rd2840, %rd2839, %rd2834;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2798,%dummy}, %rd2829;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2799}, %rd2829;
	}
	shf.r.wrap.b32 	%r2800, %r2799, %r2798, 14;
	shf.r.wrap.b32 	%r2801, %r2798, %r2799, 14;
	mov.b64 	%rd2841, {%r2801, %r2800};
	shf.r.wrap.b32 	%r2802, %r2799, %r2798, 18;
	shf.r.wrap.b32 	%r2803, %r2798, %r2799, 18;
	mov.b64 	%rd2842, {%r2803, %r2802};
	xor.b64  	%rd2843, %rd2842, %rd2841;
	shf.l.wrap.b32 	%r2804, %r2798, %r2799, 23;
	shf.l.wrap.b32 	%r2805, %r2799, %r2798, 23;
	mov.b64 	%rd2844, {%r2805, %r2804};
	xor.b64  	%rd2845, %rd2843, %rd2844;
	xor.b64  	%rd2846, %rd2805, %rd2573;
	and.b64  	%rd2847, %rd2829, %rd2846;
	xor.b64  	%rd2848, %rd2847, %rd2573;
	add.s64 	%rd2849, %rd2623, %rd2549;
	ld.const.u64 	%rd8878, [k_sha512+528];
	add.s64 	%rd2850, %rd2849, %rd8878;
	add.s64 	%rd2851, %rd2850, %rd2848;
	add.s64 	%rd2852, %rd2851, %rd2845;
	add.s64 	%rd2853, %rd2852, %rd2560;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2806,%dummy}, %rd2840;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2807}, %rd2840;
	}
	shf.r.wrap.b32 	%r2808, %r2807, %r2806, 28;
	shf.r.wrap.b32 	%r2809, %r2806, %r2807, 28;
	mov.b64 	%rd2854, {%r2809, %r2808};
	shf.l.wrap.b32 	%r2810, %r2806, %r2807, 30;
	shf.l.wrap.b32 	%r2811, %r2807, %r2806, 30;
	mov.b64 	%rd2855, {%r2811, %r2810};
	xor.b64  	%rd2856, %rd2855, %rd2854;
	shf.l.wrap.b32 	%r2812, %r2806, %r2807, 25;
	shf.l.wrap.b32 	%r2813, %r2807, %r2806, 25;
	mov.b64 	%rd2857, {%r2813, %r2812};
	xor.b64  	%rd2858, %rd2856, %rd2857;
	xor.b64  	%rd2859, %rd2840, %rd2584;
	xor.b64  	%rd2860, %rd2840, %rd2816;
	and.b64  	%rd2861, %rd2860, %rd2859;
	xor.b64  	%rd2862, %rd2861, %rd2840;
	add.s64 	%rd2863, %rd2852, %rd2862;
	add.s64 	%rd2864, %rd2863, %rd2858;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2814,%dummy}, %rd2853;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2815}, %rd2853;
	}
	shf.r.wrap.b32 	%r2816, %r2815, %r2814, 14;
	shf.r.wrap.b32 	%r2817, %r2814, %r2815, 14;
	mov.b64 	%rd2865, {%r2817, %r2816};
	shf.r.wrap.b32 	%r2818, %r2815, %r2814, 18;
	shf.r.wrap.b32 	%r2819, %r2814, %r2815, 18;
	mov.b64 	%rd2866, {%r2819, %r2818};
	xor.b64  	%rd2867, %rd2866, %rd2865;
	shf.l.wrap.b32 	%r2820, %r2814, %r2815, 23;
	shf.l.wrap.b32 	%r2821, %r2815, %r2814, 23;
	mov.b64 	%rd2868, {%r2821, %r2820};
	xor.b64  	%rd2869, %rd2867, %rd2868;
	xor.b64  	%rd2870, %rd2829, %rd2805;
	and.b64  	%rd2871, %rd2853, %rd2870;
	xor.b64  	%rd2872, %rd2871, %rd2805;
	add.s64 	%rd2873, %rd2636, %rd2573;
	ld.const.u64 	%rd8877, [k_sha512+536];
	add.s64 	%rd2874, %rd2873, %rd8877;
	add.s64 	%rd2875, %rd2874, %rd2872;
	add.s64 	%rd2876, %rd2875, %rd2869;
	add.s64 	%rd2877, %rd2876, %rd2584;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2822,%dummy}, %rd2864;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2823}, %rd2864;
	}
	shf.r.wrap.b32 	%r2824, %r2823, %r2822, 28;
	shf.r.wrap.b32 	%r2825, %r2822, %r2823, 28;
	mov.b64 	%rd2878, {%r2825, %r2824};
	shf.l.wrap.b32 	%r2826, %r2822, %r2823, 30;
	shf.l.wrap.b32 	%r2827, %r2823, %r2822, 30;
	mov.b64 	%rd2879, {%r2827, %r2826};
	xor.b64  	%rd2880, %rd2879, %rd2878;
	shf.l.wrap.b32 	%r2828, %r2822, %r2823, 25;
	shf.l.wrap.b32 	%r2829, %r2823, %r2822, 25;
	mov.b64 	%rd2881, {%r2829, %r2828};
	xor.b64  	%rd2882, %rd2880, %rd2881;
	xor.b64  	%rd2883, %rd2864, %rd2816;
	xor.b64  	%rd2884, %rd2864, %rd2840;
	and.b64  	%rd2885, %rd2884, %rd2883;
	xor.b64  	%rd2886, %rd2885, %rd2864;
	add.s64 	%rd2887, %rd2876, %rd2886;
	add.s64 	%rd2888, %rd2887, %rd2882;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2830,%dummy}, %rd2877;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2831}, %rd2877;
	}
	shf.r.wrap.b32 	%r2832, %r2831, %r2830, 14;
	shf.r.wrap.b32 	%r2833, %r2830, %r2831, 14;
	mov.b64 	%rd2889, {%r2833, %r2832};
	shf.r.wrap.b32 	%r2834, %r2831, %r2830, 18;
	shf.r.wrap.b32 	%r2835, %r2830, %r2831, 18;
	mov.b64 	%rd2890, {%r2835, %r2834};
	xor.b64  	%rd2891, %rd2890, %rd2889;
	shf.l.wrap.b32 	%r2836, %r2830, %r2831, 23;
	shf.l.wrap.b32 	%r2837, %r2831, %r2830, 23;
	mov.b64 	%rd2892, {%r2837, %r2836};
	xor.b64  	%rd2893, %rd2891, %rd2892;
	xor.b64  	%rd2894, %rd2853, %rd2829;
	and.b64  	%rd2895, %rd2877, %rd2894;
	xor.b64  	%rd2896, %rd2895, %rd2829;
	add.s64 	%rd2897, %rd2805, %rd2649;
	ld.const.u64 	%rd8876, [k_sha512+544];
	add.s64 	%rd2898, %rd2897, %rd8876;
	add.s64 	%rd2899, %rd2898, %rd2896;
	add.s64 	%rd2900, %rd2899, %rd2893;
	add.s64 	%rd2901, %rd2900, %rd2816;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2838,%dummy}, %rd2888;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2839}, %rd2888;
	}
	shf.r.wrap.b32 	%r2840, %r2839, %r2838, 28;
	shf.r.wrap.b32 	%r2841, %r2838, %r2839, 28;
	mov.b64 	%rd2902, {%r2841, %r2840};
	shf.l.wrap.b32 	%r2842, %r2838, %r2839, 30;
	shf.l.wrap.b32 	%r2843, %r2839, %r2838, 30;
	mov.b64 	%rd2903, {%r2843, %r2842};
	xor.b64  	%rd2904, %rd2903, %rd2902;
	shf.l.wrap.b32 	%r2844, %r2838, %r2839, 25;
	shf.l.wrap.b32 	%r2845, %r2839, %r2838, 25;
	mov.b64 	%rd2905, {%r2845, %r2844};
	xor.b64  	%rd2906, %rd2904, %rd2905;
	xor.b64  	%rd2907, %rd2888, %rd2840;
	xor.b64  	%rd2908, %rd2888, %rd2864;
	and.b64  	%rd2909, %rd2908, %rd2907;
	xor.b64  	%rd2910, %rd2909, %rd2888;
	add.s64 	%rd2911, %rd2900, %rd2910;
	add.s64 	%rd2912, %rd2911, %rd2906;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2846,%dummy}, %rd2901;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2847}, %rd2901;
	}
	shf.r.wrap.b32 	%r2848, %r2847, %r2846, 14;
	shf.r.wrap.b32 	%r2849, %r2846, %r2847, 14;
	mov.b64 	%rd2913, {%r2849, %r2848};
	shf.r.wrap.b32 	%r2850, %r2847, %r2846, 18;
	shf.r.wrap.b32 	%r2851, %r2846, %r2847, 18;
	mov.b64 	%rd2914, {%r2851, %r2850};
	xor.b64  	%rd2915, %rd2914, %rd2913;
	shf.l.wrap.b32 	%r2852, %r2846, %r2847, 23;
	shf.l.wrap.b32 	%r2853, %r2847, %r2846, 23;
	mov.b64 	%rd2916, {%r2853, %r2852};
	xor.b64  	%rd2917, %rd2915, %rd2916;
	xor.b64  	%rd2918, %rd2877, %rd2853;
	and.b64  	%rd2919, %rd2901, %rd2918;
	xor.b64  	%rd2920, %rd2919, %rd2853;
	add.s64 	%rd2921, %rd2829, %rd2662;
	ld.const.u64 	%rd8875, [k_sha512+552];
	add.s64 	%rd2922, %rd2921, %rd8875;
	add.s64 	%rd2923, %rd2922, %rd2920;
	add.s64 	%rd2924, %rd2923, %rd2917;
	add.s64 	%rd2925, %rd2924, %rd2840;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2854,%dummy}, %rd2912;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2855}, %rd2912;
	}
	shf.r.wrap.b32 	%r2856, %r2855, %r2854, 28;
	shf.r.wrap.b32 	%r2857, %r2854, %r2855, 28;
	mov.b64 	%rd2926, {%r2857, %r2856};
	shf.l.wrap.b32 	%r2858, %r2854, %r2855, 30;
	shf.l.wrap.b32 	%r2859, %r2855, %r2854, 30;
	mov.b64 	%rd2927, {%r2859, %r2858};
	xor.b64  	%rd2928, %rd2927, %rd2926;
	shf.l.wrap.b32 	%r2860, %r2854, %r2855, 25;
	shf.l.wrap.b32 	%r2861, %r2855, %r2854, 25;
	mov.b64 	%rd2929, {%r2861, %r2860};
	xor.b64  	%rd2930, %rd2928, %rd2929;
	xor.b64  	%rd2931, %rd2912, %rd2864;
	xor.b64  	%rd2932, %rd2912, %rd2888;
	and.b64  	%rd2933, %rd2932, %rd2931;
	xor.b64  	%rd2934, %rd2933, %rd2912;
	add.s64 	%rd2935, %rd2924, %rd2934;
	add.s64 	%rd2936, %rd2935, %rd2930;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2862,%dummy}, %rd2925;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2863}, %rd2925;
	}
	shf.r.wrap.b32 	%r2864, %r2863, %r2862, 14;
	shf.r.wrap.b32 	%r2865, %r2862, %r2863, 14;
	mov.b64 	%rd2937, {%r2865, %r2864};
	shf.r.wrap.b32 	%r2866, %r2863, %r2862, 18;
	shf.r.wrap.b32 	%r2867, %r2862, %r2863, 18;
	mov.b64 	%rd2938, {%r2867, %r2866};
	xor.b64  	%rd2939, %rd2938, %rd2937;
	shf.l.wrap.b32 	%r2868, %r2862, %r2863, 23;
	shf.l.wrap.b32 	%r2869, %r2863, %r2862, 23;
	mov.b64 	%rd2940, {%r2869, %r2868};
	xor.b64  	%rd2941, %rd2939, %rd2940;
	xor.b64  	%rd2942, %rd2901, %rd2877;
	and.b64  	%rd2943, %rd2925, %rd2942;
	xor.b64  	%rd2944, %rd2943, %rd2877;
	add.s64 	%rd2945, %rd2853, %rd2675;
	ld.const.u64 	%rd8874, [k_sha512+560];
	add.s64 	%rd2946, %rd2945, %rd8874;
	add.s64 	%rd2947, %rd2946, %rd2944;
	add.s64 	%rd2948, %rd2947, %rd2941;
	add.s64 	%rd2949, %rd2948, %rd2864;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2870,%dummy}, %rd2936;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2871}, %rd2936;
	}
	shf.r.wrap.b32 	%r2872, %r2871, %r2870, 28;
	shf.r.wrap.b32 	%r2873, %r2870, %r2871, 28;
	mov.b64 	%rd2950, {%r2873, %r2872};
	shf.l.wrap.b32 	%r2874, %r2870, %r2871, 30;
	shf.l.wrap.b32 	%r2875, %r2871, %r2870, 30;
	mov.b64 	%rd2951, {%r2875, %r2874};
	xor.b64  	%rd2952, %rd2951, %rd2950;
	shf.l.wrap.b32 	%r2876, %r2870, %r2871, 25;
	shf.l.wrap.b32 	%r2877, %r2871, %r2870, 25;
	mov.b64 	%rd2953, {%r2877, %r2876};
	xor.b64  	%rd2954, %rd2952, %rd2953;
	xor.b64  	%rd2955, %rd2936, %rd2888;
	xor.b64  	%rd2956, %rd2936, %rd2912;
	and.b64  	%rd2957, %rd2956, %rd2955;
	xor.b64  	%rd2958, %rd2957, %rd2936;
	add.s64 	%rd2959, %rd2948, %rd2958;
	add.s64 	%rd2960, %rd2959, %rd2954;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2878,%dummy}, %rd2949;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2879}, %rd2949;
	}
	shf.r.wrap.b32 	%r2880, %r2879, %r2878, 14;
	shf.r.wrap.b32 	%r2881, %r2878, %r2879, 14;
	mov.b64 	%rd2961, {%r2881, %r2880};
	shf.r.wrap.b32 	%r2882, %r2879, %r2878, 18;
	shf.r.wrap.b32 	%r2883, %r2878, %r2879, 18;
	mov.b64 	%rd2962, {%r2883, %r2882};
	xor.b64  	%rd2963, %rd2962, %rd2961;
	shf.l.wrap.b32 	%r2884, %r2878, %r2879, 23;
	shf.l.wrap.b32 	%r2885, %r2879, %r2878, 23;
	mov.b64 	%rd2964, {%r2885, %r2884};
	xor.b64  	%rd2965, %rd2963, %rd2964;
	xor.b64  	%rd2966, %rd2925, %rd2901;
	and.b64  	%rd2967, %rd2949, %rd2966;
	xor.b64  	%rd2968, %rd2967, %rd2901;
	add.s64 	%rd2969, %rd2877, %rd2688;
	ld.const.u64 	%rd8873, [k_sha512+568];
	add.s64 	%rd2970, %rd2969, %rd8873;
	add.s64 	%rd2971, %rd2970, %rd2968;
	add.s64 	%rd2972, %rd2971, %rd2965;
	add.s64 	%rd2973, %rd2972, %rd2888;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2886,%dummy}, %rd2960;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2887}, %rd2960;
	}
	shf.r.wrap.b32 	%r2888, %r2887, %r2886, 28;
	shf.r.wrap.b32 	%r2889, %r2886, %r2887, 28;
	mov.b64 	%rd2974, {%r2889, %r2888};
	shf.l.wrap.b32 	%r2890, %r2886, %r2887, 30;
	shf.l.wrap.b32 	%r2891, %r2887, %r2886, 30;
	mov.b64 	%rd2975, {%r2891, %r2890};
	xor.b64  	%rd2976, %rd2975, %rd2974;
	shf.l.wrap.b32 	%r2892, %r2886, %r2887, 25;
	shf.l.wrap.b32 	%r2893, %r2887, %r2886, 25;
	mov.b64 	%rd2977, {%r2893, %r2892};
	xor.b64  	%rd2978, %rd2976, %rd2977;
	xor.b64  	%rd2979, %rd2960, %rd2912;
	xor.b64  	%rd2980, %rd2960, %rd2936;
	and.b64  	%rd2981, %rd2980, %rd2979;
	xor.b64  	%rd2982, %rd2981, %rd2960;
	add.s64 	%rd2983, %rd2972, %rd2982;
	add.s64 	%rd2984, %rd2983, %rd2978;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2894,%dummy}, %rd2973;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2895}, %rd2973;
	}
	shf.r.wrap.b32 	%r2896, %r2895, %r2894, 14;
	shf.r.wrap.b32 	%r2897, %r2894, %r2895, 14;
	mov.b64 	%rd2985, {%r2897, %r2896};
	shf.r.wrap.b32 	%r2898, %r2895, %r2894, 18;
	shf.r.wrap.b32 	%r2899, %r2894, %r2895, 18;
	mov.b64 	%rd2986, {%r2899, %r2898};
	xor.b64  	%rd2987, %rd2986, %rd2985;
	shf.l.wrap.b32 	%r2900, %r2894, %r2895, 23;
	shf.l.wrap.b32 	%r2901, %r2895, %r2894, 23;
	mov.b64 	%rd2988, {%r2901, %r2900};
	xor.b64  	%rd2989, %rd2987, %rd2988;
	xor.b64  	%rd2990, %rd2949, %rd2925;
	and.b64  	%rd2991, %rd2973, %rd2990;
	xor.b64  	%rd2992, %rd2991, %rd2925;
	add.s64 	%rd2993, %rd2901, %rd2701;
	ld.const.u64 	%rd8872, [k_sha512+576];
	add.s64 	%rd2994, %rd2993, %rd8872;
	add.s64 	%rd2995, %rd2994, %rd2992;
	add.s64 	%rd2996, %rd2995, %rd2989;
	add.s64 	%rd2997, %rd2996, %rd2912;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2902,%dummy}, %rd2984;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2903}, %rd2984;
	}
	shf.r.wrap.b32 	%r2904, %r2903, %r2902, 28;
	shf.r.wrap.b32 	%r2905, %r2902, %r2903, 28;
	mov.b64 	%rd2998, {%r2905, %r2904};
	shf.l.wrap.b32 	%r2906, %r2902, %r2903, 30;
	shf.l.wrap.b32 	%r2907, %r2903, %r2902, 30;
	mov.b64 	%rd2999, {%r2907, %r2906};
	xor.b64  	%rd3000, %rd2999, %rd2998;
	shf.l.wrap.b32 	%r2908, %r2902, %r2903, 25;
	shf.l.wrap.b32 	%r2909, %r2903, %r2902, 25;
	mov.b64 	%rd3001, {%r2909, %r2908};
	xor.b64  	%rd3002, %rd3000, %rd3001;
	xor.b64  	%rd3003, %rd2984, %rd2936;
	xor.b64  	%rd3004, %rd2984, %rd2960;
	and.b64  	%rd3005, %rd3004, %rd3003;
	xor.b64  	%rd3006, %rd3005, %rd2984;
	add.s64 	%rd3007, %rd2996, %rd3006;
	add.s64 	%rd3008, %rd3007, %rd3002;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2910,%dummy}, %rd2997;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2911}, %rd2997;
	}
	shf.r.wrap.b32 	%r2912, %r2911, %r2910, 14;
	shf.r.wrap.b32 	%r2913, %r2910, %r2911, 14;
	mov.b64 	%rd3009, {%r2913, %r2912};
	shf.r.wrap.b32 	%r2914, %r2911, %r2910, 18;
	shf.r.wrap.b32 	%r2915, %r2910, %r2911, 18;
	mov.b64 	%rd3010, {%r2915, %r2914};
	xor.b64  	%rd3011, %rd3010, %rd3009;
	shf.l.wrap.b32 	%r2916, %r2910, %r2911, 23;
	shf.l.wrap.b32 	%r2917, %r2911, %r2910, 23;
	mov.b64 	%rd3012, {%r2917, %r2916};
	xor.b64  	%rd3013, %rd3011, %rd3012;
	xor.b64  	%rd3014, %rd2973, %rd2949;
	and.b64  	%rd3015, %rd2997, %rd3014;
	xor.b64  	%rd3016, %rd3015, %rd2949;
	add.s64 	%rd3017, %rd2925, %rd2714;
	ld.const.u64 	%rd8871, [k_sha512+584];
	add.s64 	%rd3018, %rd3017, %rd8871;
	add.s64 	%rd3019, %rd3018, %rd3016;
	add.s64 	%rd3020, %rd3019, %rd3013;
	add.s64 	%rd3021, %rd3020, %rd2936;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2918,%dummy}, %rd3008;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2919}, %rd3008;
	}
	shf.r.wrap.b32 	%r2920, %r2919, %r2918, 28;
	shf.r.wrap.b32 	%r2921, %r2918, %r2919, 28;
	mov.b64 	%rd3022, {%r2921, %r2920};
	shf.l.wrap.b32 	%r2922, %r2918, %r2919, 30;
	shf.l.wrap.b32 	%r2923, %r2919, %r2918, 30;
	mov.b64 	%rd3023, {%r2923, %r2922};
	xor.b64  	%rd3024, %rd3023, %rd3022;
	shf.l.wrap.b32 	%r2924, %r2918, %r2919, 25;
	shf.l.wrap.b32 	%r2925, %r2919, %r2918, 25;
	mov.b64 	%rd3025, {%r2925, %r2924};
	xor.b64  	%rd3026, %rd3024, %rd3025;
	xor.b64  	%rd3027, %rd3008, %rd2960;
	xor.b64  	%rd3028, %rd3008, %rd2984;
	and.b64  	%rd3029, %rd3028, %rd3027;
	xor.b64  	%rd3030, %rd3029, %rd3008;
	add.s64 	%rd3031, %rd3020, %rd3030;
	add.s64 	%rd3032, %rd3031, %rd3026;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2926,%dummy}, %rd3021;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2927}, %rd3021;
	}
	shf.r.wrap.b32 	%r2928, %r2927, %r2926, 14;
	shf.r.wrap.b32 	%r2929, %r2926, %r2927, 14;
	mov.b64 	%rd3033, {%r2929, %r2928};
	shf.r.wrap.b32 	%r2930, %r2927, %r2926, 18;
	shf.r.wrap.b32 	%r2931, %r2926, %r2927, 18;
	mov.b64 	%rd3034, {%r2931, %r2930};
	xor.b64  	%rd3035, %rd3034, %rd3033;
	shf.l.wrap.b32 	%r2932, %r2926, %r2927, 23;
	shf.l.wrap.b32 	%r2933, %r2927, %r2926, 23;
	mov.b64 	%rd3036, {%r2933, %r2932};
	xor.b64  	%rd3037, %rd3035, %rd3036;
	xor.b64  	%rd3038, %rd2997, %rd2973;
	and.b64  	%rd3039, %rd3021, %rd3038;
	xor.b64  	%rd3040, %rd3039, %rd2973;
	add.s64 	%rd3041, %rd2949, %rd2727;
	ld.const.u64 	%rd8870, [k_sha512+592];
	add.s64 	%rd3042, %rd3041, %rd8870;
	add.s64 	%rd3043, %rd3042, %rd3040;
	add.s64 	%rd3044, %rd3043, %rd3037;
	add.s64 	%rd3045, %rd3044, %rd2960;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2934,%dummy}, %rd3032;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2935}, %rd3032;
	}
	shf.r.wrap.b32 	%r2936, %r2935, %r2934, 28;
	shf.r.wrap.b32 	%r2937, %r2934, %r2935, 28;
	mov.b64 	%rd3046, {%r2937, %r2936};
	shf.l.wrap.b32 	%r2938, %r2934, %r2935, 30;
	shf.l.wrap.b32 	%r2939, %r2935, %r2934, 30;
	mov.b64 	%rd3047, {%r2939, %r2938};
	xor.b64  	%rd3048, %rd3047, %rd3046;
	shf.l.wrap.b32 	%r2940, %r2934, %r2935, 25;
	shf.l.wrap.b32 	%r2941, %r2935, %r2934, 25;
	mov.b64 	%rd3049, {%r2941, %r2940};
	xor.b64  	%rd3050, %rd3048, %rd3049;
	xor.b64  	%rd3051, %rd3032, %rd2984;
	xor.b64  	%rd3052, %rd3032, %rd3008;
	and.b64  	%rd3053, %rd3052, %rd3051;
	xor.b64  	%rd3054, %rd3053, %rd3032;
	add.s64 	%rd3055, %rd3044, %rd3054;
	add.s64 	%rd3056, %rd3055, %rd3050;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2942,%dummy}, %rd3045;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2943}, %rd3045;
	}
	shf.r.wrap.b32 	%r2944, %r2943, %r2942, 14;
	shf.r.wrap.b32 	%r2945, %r2942, %r2943, 14;
	mov.b64 	%rd3057, {%r2945, %r2944};
	shf.r.wrap.b32 	%r2946, %r2943, %r2942, 18;
	shf.r.wrap.b32 	%r2947, %r2942, %r2943, 18;
	mov.b64 	%rd3058, {%r2947, %r2946};
	xor.b64  	%rd3059, %rd3058, %rd3057;
	shf.l.wrap.b32 	%r2948, %r2942, %r2943, 23;
	shf.l.wrap.b32 	%r2949, %r2943, %r2942, 23;
	mov.b64 	%rd3060, {%r2949, %r2948};
	xor.b64  	%rd3061, %rd3059, %rd3060;
	xor.b64  	%rd3062, %rd3021, %rd2997;
	and.b64  	%rd3063, %rd3045, %rd3062;
	xor.b64  	%rd3064, %rd3063, %rd2997;
	add.s64 	%rd3065, %rd2973, %rd2740;
	ld.const.u64 	%rd8869, [k_sha512+600];
	add.s64 	%rd3066, %rd3065, %rd8869;
	add.s64 	%rd3067, %rd3066, %rd3064;
	add.s64 	%rd3068, %rd3067, %rd3061;
	add.s64 	%rd3069, %rd3068, %rd2984;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2950,%dummy}, %rd3056;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2951}, %rd3056;
	}
	shf.r.wrap.b32 	%r2952, %r2951, %r2950, 28;
	shf.r.wrap.b32 	%r2953, %r2950, %r2951, 28;
	mov.b64 	%rd3070, {%r2953, %r2952};
	shf.l.wrap.b32 	%r2954, %r2950, %r2951, 30;
	shf.l.wrap.b32 	%r2955, %r2951, %r2950, 30;
	mov.b64 	%rd3071, {%r2955, %r2954};
	xor.b64  	%rd3072, %rd3071, %rd3070;
	shf.l.wrap.b32 	%r2956, %r2950, %r2951, 25;
	shf.l.wrap.b32 	%r2957, %r2951, %r2950, 25;
	mov.b64 	%rd3073, {%r2957, %r2956};
	xor.b64  	%rd3074, %rd3072, %rd3073;
	xor.b64  	%rd3075, %rd3056, %rd3008;
	xor.b64  	%rd3076, %rd3056, %rd3032;
	and.b64  	%rd3077, %rd3076, %rd3075;
	xor.b64  	%rd3078, %rd3077, %rd3056;
	add.s64 	%rd3079, %rd3068, %rd3078;
	add.s64 	%rd3080, %rd3079, %rd3074;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2958,%dummy}, %rd3069;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2959}, %rd3069;
	}
	shf.r.wrap.b32 	%r2960, %r2959, %r2958, 14;
	shf.r.wrap.b32 	%r2961, %r2958, %r2959, 14;
	mov.b64 	%rd3081, {%r2961, %r2960};
	shf.r.wrap.b32 	%r2962, %r2959, %r2958, 18;
	shf.r.wrap.b32 	%r2963, %r2958, %r2959, 18;
	mov.b64 	%rd3082, {%r2963, %r2962};
	xor.b64  	%rd3083, %rd3082, %rd3081;
	shf.l.wrap.b32 	%r2964, %r2958, %r2959, 23;
	shf.l.wrap.b32 	%r2965, %r2959, %r2958, 23;
	mov.b64 	%rd3084, {%r2965, %r2964};
	xor.b64  	%rd3085, %rd3083, %rd3084;
	xor.b64  	%rd3086, %rd3045, %rd3021;
	and.b64  	%rd3087, %rd3069, %rd3086;
	xor.b64  	%rd3088, %rd3087, %rd3021;
	add.s64 	%rd3089, %rd2997, %rd2753;
	ld.const.u64 	%rd8868, [k_sha512+608];
	add.s64 	%rd3090, %rd3089, %rd8868;
	add.s64 	%rd3091, %rd3090, %rd3088;
	add.s64 	%rd3092, %rd3091, %rd3085;
	add.s64 	%rd3093, %rd3092, %rd3008;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2966,%dummy}, %rd3080;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2967}, %rd3080;
	}
	shf.r.wrap.b32 	%r2968, %r2967, %r2966, 28;
	shf.r.wrap.b32 	%r2969, %r2966, %r2967, 28;
	mov.b64 	%rd3094, {%r2969, %r2968};
	shf.l.wrap.b32 	%r2970, %r2966, %r2967, 30;
	shf.l.wrap.b32 	%r2971, %r2967, %r2966, 30;
	mov.b64 	%rd3095, {%r2971, %r2970};
	xor.b64  	%rd3096, %rd3095, %rd3094;
	shf.l.wrap.b32 	%r2972, %r2966, %r2967, 25;
	shf.l.wrap.b32 	%r2973, %r2967, %r2966, 25;
	mov.b64 	%rd3097, {%r2973, %r2972};
	xor.b64  	%rd3098, %rd3096, %rd3097;
	xor.b64  	%rd3099, %rd3080, %rd3032;
	xor.b64  	%rd3100, %rd3080, %rd3056;
	and.b64  	%rd3101, %rd3100, %rd3099;
	xor.b64  	%rd3102, %rd3101, %rd3080;
	add.s64 	%rd3103, %rd3092, %rd3102;
	add.s64 	%rd3104, %rd3103, %rd3098;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2974,%dummy}, %rd3093;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2975}, %rd3093;
	}
	shf.r.wrap.b32 	%r2976, %r2975, %r2974, 14;
	shf.r.wrap.b32 	%r2977, %r2974, %r2975, 14;
	mov.b64 	%rd3105, {%r2977, %r2976};
	shf.r.wrap.b32 	%r2978, %r2975, %r2974, 18;
	shf.r.wrap.b32 	%r2979, %r2974, %r2975, 18;
	mov.b64 	%rd3106, {%r2979, %r2978};
	xor.b64  	%rd3107, %rd3106, %rd3105;
	shf.l.wrap.b32 	%r2980, %r2974, %r2975, 23;
	shf.l.wrap.b32 	%r2981, %r2975, %r2974, 23;
	mov.b64 	%rd3108, {%r2981, %r2980};
	xor.b64  	%rd3109, %rd3107, %rd3108;
	xor.b64  	%rd3110, %rd3069, %rd3045;
	and.b64  	%rd3111, %rd3093, %rd3110;
	xor.b64  	%rd3112, %rd3111, %rd3045;
	add.s64 	%rd3113, %rd3021, %rd2766;
	ld.const.u64 	%rd8867, [k_sha512+616];
	add.s64 	%rd3114, %rd3113, %rd8867;
	add.s64 	%rd3115, %rd3114, %rd3112;
	add.s64 	%rd3116, %rd3115, %rd3109;
	add.s64 	%rd3117, %rd3116, %rd3032;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2982,%dummy}, %rd3104;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2983}, %rd3104;
	}
	shf.r.wrap.b32 	%r2984, %r2983, %r2982, 28;
	shf.r.wrap.b32 	%r2985, %r2982, %r2983, 28;
	mov.b64 	%rd3118, {%r2985, %r2984};
	shf.l.wrap.b32 	%r2986, %r2982, %r2983, 30;
	shf.l.wrap.b32 	%r2987, %r2983, %r2982, 30;
	mov.b64 	%rd3119, {%r2987, %r2986};
	xor.b64  	%rd3120, %rd3119, %rd3118;
	shf.l.wrap.b32 	%r2988, %r2982, %r2983, 25;
	shf.l.wrap.b32 	%r2989, %r2983, %r2982, 25;
	mov.b64 	%rd3121, {%r2989, %r2988};
	xor.b64  	%rd3122, %rd3120, %rd3121;
	xor.b64  	%rd3123, %rd3104, %rd3056;
	xor.b64  	%rd3124, %rd3104, %rd3080;
	and.b64  	%rd3125, %rd3124, %rd3123;
	xor.b64  	%rd3126, %rd3125, %rd3104;
	add.s64 	%rd3127, %rd3116, %rd3126;
	add.s64 	%rd3128, %rd3127, %rd3122;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2990,%dummy}, %rd3117;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2991}, %rd3117;
	}
	shf.r.wrap.b32 	%r2992, %r2991, %r2990, 14;
	shf.r.wrap.b32 	%r2993, %r2990, %r2991, 14;
	mov.b64 	%rd3129, {%r2993, %r2992};
	shf.r.wrap.b32 	%r2994, %r2991, %r2990, 18;
	shf.r.wrap.b32 	%r2995, %r2990, %r2991, 18;
	mov.b64 	%rd3130, {%r2995, %r2994};
	xor.b64  	%rd3131, %rd3130, %rd3129;
	shf.l.wrap.b32 	%r2996, %r2990, %r2991, 23;
	shf.l.wrap.b32 	%r2997, %r2991, %r2990, 23;
	mov.b64 	%rd3132, {%r2997, %r2996};
	xor.b64  	%rd3133, %rd3131, %rd3132;
	xor.b64  	%rd3134, %rd3093, %rd3069;
	and.b64  	%rd3135, %rd3117, %rd3134;
	xor.b64  	%rd3136, %rd3135, %rd3069;
	add.s64 	%rd3137, %rd3045, %rd2779;
	ld.const.u64 	%rd8866, [k_sha512+624];
	add.s64 	%rd3138, %rd3137, %rd8866;
	add.s64 	%rd3139, %rd3138, %rd3136;
	add.s64 	%rd3140, %rd3139, %rd3133;
	add.s64 	%rd3141, %rd3140, %rd3056;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2998,%dummy}, %rd3128;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2999}, %rd3128;
	}
	shf.r.wrap.b32 	%r3000, %r2999, %r2998, 28;
	shf.r.wrap.b32 	%r3001, %r2998, %r2999, 28;
	mov.b64 	%rd3142, {%r3001, %r3000};
	shf.l.wrap.b32 	%r3002, %r2998, %r2999, 30;
	shf.l.wrap.b32 	%r3003, %r2999, %r2998, 30;
	mov.b64 	%rd3143, {%r3003, %r3002};
	xor.b64  	%rd3144, %rd3143, %rd3142;
	shf.l.wrap.b32 	%r3004, %r2998, %r2999, 25;
	shf.l.wrap.b32 	%r3005, %r2999, %r2998, 25;
	mov.b64 	%rd3145, {%r3005, %r3004};
	xor.b64  	%rd3146, %rd3144, %rd3145;
	xor.b64  	%rd3147, %rd3128, %rd3080;
	xor.b64  	%rd3148, %rd3128, %rd3104;
	and.b64  	%rd3149, %rd3148, %rd3147;
	xor.b64  	%rd3150, %rd3149, %rd3128;
	add.s64 	%rd3151, %rd3140, %rd3150;
	add.s64 	%rd3152, %rd3151, %rd3146;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3006,%dummy}, %rd3141;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3007}, %rd3141;
	}
	shf.r.wrap.b32 	%r3008, %r3007, %r3006, 14;
	shf.r.wrap.b32 	%r3009, %r3006, %r3007, 14;
	mov.b64 	%rd3153, {%r3009, %r3008};
	shf.r.wrap.b32 	%r3010, %r3007, %r3006, 18;
	shf.r.wrap.b32 	%r3011, %r3006, %r3007, 18;
	mov.b64 	%rd3154, {%r3011, %r3010};
	xor.b64  	%rd3155, %rd3154, %rd3153;
	shf.l.wrap.b32 	%r3012, %r3006, %r3007, 23;
	shf.l.wrap.b32 	%r3013, %r3007, %r3006, 23;
	mov.b64 	%rd3156, {%r3013, %r3012};
	xor.b64  	%rd3157, %rd3155, %rd3156;
	xor.b64  	%rd3158, %rd3117, %rd3093;
	and.b64  	%rd3159, %rd3141, %rd3158;
	xor.b64  	%rd3160, %rd3159, %rd3093;
	add.s64 	%rd3161, %rd3069, %rd2792;
	ld.const.u64 	%rd8865, [k_sha512+632];
	add.s64 	%rd3162, %rd3161, %rd8865;
	add.s64 	%rd3163, %rd3162, %rd3160;
	add.s64 	%rd3164, %rd3163, %rd3157;
	add.s64 	%rd3165, %rd3164, %rd3080;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3014,%dummy}, %rd3152;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3015}, %rd3152;
	}
	shf.r.wrap.b32 	%r3016, %r3015, %r3014, 28;
	shf.r.wrap.b32 	%r3017, %r3014, %r3015, 28;
	mov.b64 	%rd3166, {%r3017, %r3016};
	shf.l.wrap.b32 	%r3018, %r3014, %r3015, 30;
	shf.l.wrap.b32 	%r3019, %r3015, %r3014, 30;
	mov.b64 	%rd3167, {%r3019, %r3018};
	xor.b64  	%rd3168, %rd3167, %rd3166;
	shf.l.wrap.b32 	%r3020, %r3014, %r3015, 25;
	shf.l.wrap.b32 	%r3021, %r3015, %r3014, 25;
	mov.b64 	%rd3169, {%r3021, %r3020};
	xor.b64  	%rd3170, %rd3168, %rd3169;
	xor.b64  	%rd3171, %rd3152, %rd3104;
	xor.b64  	%rd3172, %rd3152, %rd3128;
	and.b64  	%rd3173, %rd3172, %rd3171;
	xor.b64  	%rd3174, %rd3173, %rd3152;
	add.s64 	%rd3175, %rd3164, %rd3174;
	add.s64 	%rd3176, %rd3175, %rd3170;
	add.s64 	%rd8936, %rd8936, %rd3176;
	st.local.u64 	[%rd10], %rd8936;
	add.s64 	%rd8935, %rd8935, %rd3152;
	st.local.u64 	[%rd15], %rd8935;
	add.s64 	%rd8934, %rd8934, %rd3128;
	st.local.u64 	[%rd15+8], %rd8934;
	add.s64 	%rd8933, %rd8933, %rd3104;
	st.local.u64 	[%rd15+16], %rd8933;
	add.s64 	%rd8932, %rd8932, %rd3165;
	st.local.u64 	[%rd15+24], %rd8932;
	add.s64 	%rd8931, %rd8931, %rd3141;
	st.local.u64 	[%rd15+32], %rd8931;
	add.s64 	%rd8930, %rd8930, %rd3117;
	st.local.u64 	[%rd15+40], %rd8930;
	add.s64 	%rd8929, %rd8929, %rd3093;
	st.local.u64 	[%rd15+48], %rd8929;
	mov.u32 	%r12384, 0;
	st.local.u32 	[%rd15+56], %r12384;
	st.local.u32 	[%rd15+64], %r12384;
	st.local.u32 	[%rd15+72], %r12384;
	st.local.u32 	[%rd15+80], %r12384;
	st.local.u32 	[%rd15+88], %r12384;
	st.local.u32 	[%rd15+96], %r12384;
	st.local.u32 	[%rd15+104], %r12384;
	st.local.u32 	[%rd15+112], %r12384;
	st.local.u32 	[%rd15+120], %r12384;
	st.local.u32 	[%rd15+128], %r12384;
	st.local.u32 	[%rd15+136], %r12384;
	st.local.u32 	[%rd15+144], %r12384;
	st.local.u32 	[%rd15+152], %r12384;
	st.local.u32 	[%rd15+160], %r12384;
	st.local.u32 	[%rd15+168], %r12384;
	st.local.u32 	[%rd15+176], %r12384;
	st.local.u32 	[%rd16+4], %r12384;
	st.local.u32 	[%rd17+4], %r12384;
	st.local.u32 	[%rd18+4], %r12384;
	st.local.u32 	[%rd19+4], %r12384;
	st.local.u32 	[%rd20+4], %r12384;
	st.local.u32 	[%rd21+4], %r12384;
	st.local.u32 	[%rd22+4], %r12384;
	st.local.u32 	[%rd23+4], %r12384;
	st.local.u32 	[%rd24+4], %r12384;
	st.local.u32 	[%rd25+4], %r12384;
	st.local.u32 	[%rd26+4], %r12384;
	st.local.u32 	[%rd27+4], %r12384;
	st.local.u32 	[%rd28+4], %r12384;
	st.local.u32 	[%rd29+4], %r12384;
	st.local.u32 	[%rd30+4], %r12384;
	st.local.u32 	[%rd31+4], %r12384;
	mov.u32 	%r12385, %r12384;
	mov.u32 	%r12386, %r12384;
	mov.u32 	%r12387, %r12384;
	mov.u32 	%r12388, %r12384;
	mov.u32 	%r12389, %r12384;
	mov.u32 	%r12390, %r12384;
	mov.u32 	%r12391, %r12384;
	mov.u32 	%r12392, %r12384;
	mov.u32 	%r12393, %r12384;
	mov.u32 	%r12394, %r12384;
	mov.u32 	%r12395, %r12384;
	mov.u32 	%r12396, %r12384;
	mov.u32 	%r12397, %r12384;
	mov.u32 	%r12398, %r12384;
	mov.u32 	%r12399, %r12384;
	mov.u32 	%r12400, %r12384;
	mov.u32 	%r12401, %r12384;
	mov.u32 	%r12402, %r12384;
	mov.u32 	%r12403, %r12384;
	mov.u32 	%r12404, %r12384;
	mov.u32 	%r12405, %r12384;
	mov.u32 	%r12406, %r12384;
	mov.u32 	%r12407, %r12384;
	mov.u32 	%r12408, %r12384;
	mov.u32 	%r12409, %r12384;
	mov.u32 	%r12410, %r12384;
	mov.u32 	%r12411, %r12384;
	mov.u32 	%r12412, %r12384;
	mov.u32 	%r12413, %r12384;
	bra.uni 	BB3_338;

BB3_336:
	ld.local.u32 	%r12411, [%rd15+64];
	ld.local.u32 	%r12410, [%rd17+4];
	ld.local.u32 	%r12409, [%rd15+72];
	ld.local.u32 	%r12408, [%rd18+4];
	ld.local.u32 	%r12407, [%rd15+80];
	ld.local.u32 	%r12406, [%rd19+4];
	ld.local.u32 	%r12405, [%rd15+88];
	ld.local.u32 	%r12404, [%rd20+4];
	ld.local.u32 	%r12403, [%rd15+96];
	ld.local.u32 	%r12402, [%rd21+4];
	ld.local.u32 	%r12401, [%rd15+104];
	ld.local.u32 	%r12400, [%rd22+4];
	ld.local.u32 	%r12399, [%rd15+112];
	ld.local.u32 	%r12398, [%rd23+4];
	ld.local.u32 	%r12397, [%rd15+120];
	ld.local.u32 	%r12396, [%rd24+4];
	ld.local.u32 	%r12395, [%rd15+128];
	ld.local.u32 	%r12394, [%rd25+4];
	ld.local.u32 	%r12393, [%rd15+136];
	ld.local.u32 	%r12392, [%rd26+4];
	ld.local.u32 	%r12391, [%rd15+144];
	ld.local.u32 	%r12390, [%rd27+4];
	ld.local.u32 	%r12389, [%rd15+152];
	ld.local.u32 	%r12388, [%rd28+4];
	ld.local.u32 	%r12387, [%rd15+160];
	ld.local.u32 	%r12386, [%rd29+4];
	ld.local.u32 	%r12385, [%rd15+168];
	ld.local.u32 	%r12384, [%rd30+4];
	ld.const.u64 	%rd8928, [k_sha512+128];
	ld.const.u64 	%rd8927, [k_sha512+136];
	ld.const.u64 	%rd8926, [k_sha512+144];
	ld.const.u64 	%rd8925, [k_sha512+152];
	ld.const.u64 	%rd8924, [k_sha512+160];
	ld.const.u64 	%rd8923, [k_sha512+168];
	ld.const.u64 	%rd8922, [k_sha512+176];
	ld.const.u64 	%rd8921, [k_sha512+184];
	ld.const.u64 	%rd8920, [k_sha512+192];
	ld.const.u64 	%rd8919, [k_sha512+200];
	ld.const.u64 	%rd8918, [k_sha512+208];
	ld.const.u64 	%rd8917, [k_sha512+216];
	ld.const.u64 	%rd8916, [k_sha512+224];
	ld.const.u64 	%rd8915, [k_sha512+232];
	ld.const.u64 	%rd8914, [k_sha512+240];
	ld.const.u64 	%rd8913, [k_sha512+248];
	ld.const.u64 	%rd8912, [k_sha512+256];
	ld.const.u64 	%rd8911, [k_sha512+264];
	ld.const.u64 	%rd8910, [k_sha512+272];
	ld.const.u64 	%rd8909, [k_sha512+280];
	ld.const.u64 	%rd8908, [k_sha512+288];
	ld.const.u64 	%rd8907, [k_sha512+296];
	ld.const.u64 	%rd8906, [k_sha512+304];
	ld.const.u64 	%rd8905, [k_sha512+312];
	ld.const.u64 	%rd8904, [k_sha512+320];
	ld.const.u64 	%rd8903, [k_sha512+328];
	ld.const.u64 	%rd8902, [k_sha512+336];
	ld.const.u64 	%rd8901, [k_sha512+344];
	ld.const.u64 	%rd8900, [k_sha512+352];
	ld.const.u64 	%rd8899, [k_sha512+360];
	ld.const.u64 	%rd8898, [k_sha512+368];
	ld.const.u64 	%rd8897, [k_sha512+376];
	ld.const.u64 	%rd8896, [k_sha512+384];
	ld.const.u64 	%rd8895, [k_sha512+392];
	ld.const.u64 	%rd8894, [k_sha512+400];
	ld.const.u64 	%rd8893, [k_sha512+408];
	ld.const.u64 	%rd8892, [k_sha512+416];
	ld.const.u64 	%rd8891, [k_sha512+424];
	ld.const.u64 	%rd8890, [k_sha512+432];
	ld.const.u64 	%rd8889, [k_sha512+440];
	ld.const.u64 	%rd8888, [k_sha512+448];
	ld.const.u64 	%rd8887, [k_sha512+456];
	ld.const.u64 	%rd8886, [k_sha512+464];
	ld.const.u64 	%rd8885, [k_sha512+472];
	ld.const.u64 	%rd8884, [k_sha512+480];
	ld.const.u64 	%rd8883, [k_sha512+488];
	ld.const.u64 	%rd8882, [k_sha512+496];
	ld.const.u64 	%rd8881, [k_sha512+504];
	ld.const.u64 	%rd8880, [k_sha512+512];
	ld.const.u64 	%rd8879, [k_sha512+520];
	ld.const.u64 	%rd8878, [k_sha512+528];
	ld.const.u64 	%rd8877, [k_sha512+536];
	ld.const.u64 	%rd8876, [k_sha512+544];
	ld.const.u64 	%rd8875, [k_sha512+552];
	ld.const.u64 	%rd8874, [k_sha512+560];
	ld.const.u64 	%rd8873, [k_sha512+568];
	ld.const.u64 	%rd8872, [k_sha512+576];
	ld.const.u64 	%rd8871, [k_sha512+584];
	ld.const.u64 	%rd8870, [k_sha512+592];
	ld.const.u64 	%rd8869, [k_sha512+600];
	ld.const.u64 	%rd8868, [k_sha512+608];
	ld.const.u64 	%rd8867, [k_sha512+616];
	ld.const.u64 	%rd8866, [k_sha512+624];
	ld.const.u64 	%rd8865, [k_sha512+632];

BB3_338:
	ld.const.u64 	%rd8861, [k_sha512+120];
	ld.const.u64 	%rd8852, [k_sha512+112];
	ld.const.u64 	%rd8851, [k_sha512+104];
	ld.const.u64 	%rd8850, [k_sha512+96];
	ld.const.u64 	%rd8849, [k_sha512+88];
	ld.const.u64 	%rd8834, [k_sha512+80];
	ld.const.u64 	%rd8833, [k_sha512+72];
	ld.const.u64 	%rd8832, [k_sha512+64];
	ld.const.u64 	%rd8831, [k_sha512+56];
	ld.const.u64 	%rd8830, [k_sha512+16];
	ld.const.u64 	%rd8829, [k_sha512+8];
	ld.const.u64 	%rd8828, [k_sha512];
	ld.const.u64 	%rd8808, [k_sha512+48];
	ld.const.u64 	%rd8807, [k_sha512+40];
	ld.const.u64 	%rd8806, [k_sha512+32];
	ld.const.u64 	%rd8805, [k_sha512+24];
	mov.u32 	%r3022, 0;
	st.local.u32 	[%rd15+176], %r3022;
	shl.b32 	%r3023, %r31, 3;
	st.local.u32 	[%rd31+4], %r3023;
	mov.b64	%rd3177, {%r12412, %r12413};
	mov.b64	%rd3178, {%r12410, %r12411};
	mov.b64	%rd3179, {%r12408, %r12409};
	mov.b64	%rd3180, {%r12406, %r12407};
	mov.b64	%rd3181, {%r12404, %r12405};
	mov.b64	%rd3182, {%r12402, %r12403};
	mov.b64	%rd3183, {%r12400, %r12401};
	mov.b64	%rd3184, {%r12398, %r12399};
	mov.b64	%rd3185, {%r12396, %r12397};
	mov.b64	%rd3186, {%r12394, %r12395};
	mov.b64	%rd3187, {%r12392, %r12393};
	mov.b64	%rd3188, {%r12390, %r12391};
	mov.b64	%rd3189, {%r12388, %r12389};
	mov.b64	%rd3190, {%r12386, %r12387};
	mov.b64	%rd3191, {%r12384, %r12385};
	mov.b64	%rd3192, {%r3023, %r3022};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3024,%dummy}, %rd8932;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3025}, %rd8932;
	}
	shf.r.wrap.b32 	%r3026, %r3025, %r3024, 18;
	shf.r.wrap.b32 	%r3027, %r3024, %r3025, 18;
	mov.b64 	%rd3193, {%r3027, %r3026};
	shf.r.wrap.b32 	%r3028, %r3025, %r3024, 14;
	shf.r.wrap.b32 	%r3029, %r3024, %r3025, 14;
	mov.b64 	%rd3194, {%r3029, %r3028};
	xor.b64  	%rd3195, %rd3193, %rd3194;
	shf.l.wrap.b32 	%r3030, %r3024, %r3025, 23;
	shf.l.wrap.b32 	%r3031, %r3025, %r3024, 23;
	mov.b64 	%rd3196, {%r3031, %r3030};
	xor.b64  	%rd3197, %rd3195, %rd3196;
	xor.b64  	%rd3198, %rd8930, %rd8931;
	and.b64  	%rd3199, %rd3198, %rd8932;
	xor.b64  	%rd3200, %rd3199, %rd8930;
	add.s64 	%rd3201, %rd3200, %rd8929;
	add.s64 	%rd3202, %rd3201, %rd3177;
	add.s64 	%rd3203, %rd3202, %rd8828;
	add.s64 	%rd3204, %rd3203, %rd3197;
	add.s64 	%rd3205, %rd3204, %rd8933;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3032}, %rd8936;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3033,%dummy}, %rd8936;
	}
	shf.l.wrap.b32 	%r3034, %r3033, %r3032, 30;
	shf.l.wrap.b32 	%r3035, %r3032, %r3033, 30;
	mov.b64 	%rd3206, {%r3035, %r3034};
	shf.r.wrap.b32 	%r3036, %r3032, %r3033, 28;
	shf.r.wrap.b32 	%r3037, %r3033, %r3032, 28;
	mov.b64 	%rd3207, {%r3037, %r3036};
	xor.b64  	%rd3208, %rd3206, %rd3207;
	shf.l.wrap.b32 	%r3038, %r3033, %r3032, 25;
	shf.l.wrap.b32 	%r3039, %r3032, %r3033, 25;
	mov.b64 	%rd3209, {%r3039, %r3038};
	xor.b64  	%rd3210, %rd3208, %rd3209;
	xor.b64  	%rd3211, %rd8935, %rd8936;
	xor.b64  	%rd3212, %rd8934, %rd8936;
	and.b64  	%rd3213, %rd3212, %rd3211;
	xor.b64  	%rd3214, %rd3213, %rd8936;
	add.s64 	%rd3215, %rd3204, %rd3214;
	add.s64 	%rd3216, %rd3215, %rd3210;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3040,%dummy}, %rd3205;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3041}, %rd3205;
	}
	shf.r.wrap.b32 	%r3042, %r3041, %r3040, 14;
	shf.r.wrap.b32 	%r3043, %r3040, %r3041, 14;
	mov.b64 	%rd3217, {%r3043, %r3042};
	shf.r.wrap.b32 	%r3044, %r3041, %r3040, 18;
	shf.r.wrap.b32 	%r3045, %r3040, %r3041, 18;
	mov.b64 	%rd3218, {%r3045, %r3044};
	xor.b64  	%rd3219, %rd3218, %rd3217;
	shf.l.wrap.b32 	%r3046, %r3040, %r3041, 23;
	shf.l.wrap.b32 	%r3047, %r3041, %r3040, 23;
	mov.b64 	%rd3220, {%r3047, %r3046};
	xor.b64  	%rd3221, %rd3219, %rd3220;
	xor.b64  	%rd3222, %rd8931, %rd8932;
	and.b64  	%rd3223, %rd3205, %rd3222;
	xor.b64  	%rd3224, %rd3223, %rd8931;
	add.s64 	%rd3225, %rd3178, %rd8930;
	add.s64 	%rd3226, %rd3225, %rd8829;
	add.s64 	%rd3227, %rd3226, %rd3224;
	add.s64 	%rd3228, %rd3227, %rd3221;
	add.s64 	%rd3229, %rd3228, %rd8934;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3048,%dummy}, %rd3216;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3049}, %rd3216;
	}
	shf.r.wrap.b32 	%r3050, %r3049, %r3048, 28;
	shf.r.wrap.b32 	%r3051, %r3048, %r3049, 28;
	mov.b64 	%rd3230, {%r3051, %r3050};
	shf.l.wrap.b32 	%r3052, %r3048, %r3049, 30;
	shf.l.wrap.b32 	%r3053, %r3049, %r3048, 30;
	mov.b64 	%rd3231, {%r3053, %r3052};
	xor.b64  	%rd3232, %rd3231, %rd3230;
	shf.l.wrap.b32 	%r3054, %r3048, %r3049, 25;
	shf.l.wrap.b32 	%r3055, %r3049, %r3048, 25;
	mov.b64 	%rd3233, {%r3055, %r3054};
	xor.b64  	%rd3234, %rd3232, %rd3233;
	xor.b64  	%rd3235, %rd3216, %rd8935;
	xor.b64  	%rd3236, %rd3216, %rd8936;
	and.b64  	%rd3237, %rd3236, %rd3235;
	xor.b64  	%rd3238, %rd3237, %rd3216;
	add.s64 	%rd3239, %rd3228, %rd3238;
	add.s64 	%rd3240, %rd3239, %rd3234;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3056,%dummy}, %rd3229;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3057}, %rd3229;
	}
	shf.r.wrap.b32 	%r3058, %r3057, %r3056, 14;
	shf.r.wrap.b32 	%r3059, %r3056, %r3057, 14;
	mov.b64 	%rd3241, {%r3059, %r3058};
	shf.r.wrap.b32 	%r3060, %r3057, %r3056, 18;
	shf.r.wrap.b32 	%r3061, %r3056, %r3057, 18;
	mov.b64 	%rd3242, {%r3061, %r3060};
	xor.b64  	%rd3243, %rd3242, %rd3241;
	shf.l.wrap.b32 	%r3062, %r3056, %r3057, 23;
	shf.l.wrap.b32 	%r3063, %r3057, %r3056, 23;
	mov.b64 	%rd3244, {%r3063, %r3062};
	xor.b64  	%rd3245, %rd3243, %rd3244;
	xor.b64  	%rd3246, %rd3205, %rd8932;
	and.b64  	%rd3247, %rd3229, %rd3246;
	xor.b64  	%rd3248, %rd3247, %rd8932;
	add.s64 	%rd3249, %rd3179, %rd8931;
	add.s64 	%rd3250, %rd3249, %rd8830;
	add.s64 	%rd3251, %rd3250, %rd3248;
	add.s64 	%rd3252, %rd3251, %rd3245;
	add.s64 	%rd3253, %rd3252, %rd8935;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3064,%dummy}, %rd3240;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3065}, %rd3240;
	}
	shf.r.wrap.b32 	%r3066, %r3065, %r3064, 28;
	shf.r.wrap.b32 	%r3067, %r3064, %r3065, 28;
	mov.b64 	%rd3254, {%r3067, %r3066};
	shf.l.wrap.b32 	%r3068, %r3064, %r3065, 30;
	shf.l.wrap.b32 	%r3069, %r3065, %r3064, 30;
	mov.b64 	%rd3255, {%r3069, %r3068};
	xor.b64  	%rd3256, %rd3255, %rd3254;
	shf.l.wrap.b32 	%r3070, %r3064, %r3065, 25;
	shf.l.wrap.b32 	%r3071, %r3065, %r3064, 25;
	mov.b64 	%rd3257, {%r3071, %r3070};
	xor.b64  	%rd3258, %rd3256, %rd3257;
	xor.b64  	%rd3259, %rd3240, %rd8936;
	xor.b64  	%rd3260, %rd3240, %rd3216;
	and.b64  	%rd3261, %rd3260, %rd3259;
	xor.b64  	%rd3262, %rd3261, %rd3240;
	add.s64 	%rd3263, %rd3252, %rd3262;
	add.s64 	%rd3264, %rd3263, %rd3258;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3072,%dummy}, %rd3253;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3073}, %rd3253;
	}
	shf.r.wrap.b32 	%r3074, %r3073, %r3072, 14;
	shf.r.wrap.b32 	%r3075, %r3072, %r3073, 14;
	mov.b64 	%rd3265, {%r3075, %r3074};
	shf.r.wrap.b32 	%r3076, %r3073, %r3072, 18;
	shf.r.wrap.b32 	%r3077, %r3072, %r3073, 18;
	mov.b64 	%rd3266, {%r3077, %r3076};
	xor.b64  	%rd3267, %rd3266, %rd3265;
	shf.l.wrap.b32 	%r3078, %r3072, %r3073, 23;
	shf.l.wrap.b32 	%r3079, %r3073, %r3072, 23;
	mov.b64 	%rd3268, {%r3079, %r3078};
	xor.b64  	%rd3269, %rd3267, %rd3268;
	xor.b64  	%rd3270, %rd3229, %rd3205;
	and.b64  	%rd3271, %rd3253, %rd3270;
	xor.b64  	%rd3272, %rd3271, %rd3205;
	add.s64 	%rd3273, %rd3180, %rd8932;
	add.s64 	%rd3274, %rd3273, %rd8805;
	add.s64 	%rd3275, %rd3274, %rd3272;
	add.s64 	%rd3276, %rd3275, %rd3269;
	add.s64 	%rd3277, %rd3276, %rd8936;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3080,%dummy}, %rd3264;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3081}, %rd3264;
	}
	shf.r.wrap.b32 	%r3082, %r3081, %r3080, 28;
	shf.r.wrap.b32 	%r3083, %r3080, %r3081, 28;
	mov.b64 	%rd3278, {%r3083, %r3082};
	shf.l.wrap.b32 	%r3084, %r3080, %r3081, 30;
	shf.l.wrap.b32 	%r3085, %r3081, %r3080, 30;
	mov.b64 	%rd3279, {%r3085, %r3084};
	xor.b64  	%rd3280, %rd3279, %rd3278;
	shf.l.wrap.b32 	%r3086, %r3080, %r3081, 25;
	shf.l.wrap.b32 	%r3087, %r3081, %r3080, 25;
	mov.b64 	%rd3281, {%r3087, %r3086};
	xor.b64  	%rd3282, %rd3280, %rd3281;
	xor.b64  	%rd3283, %rd3264, %rd3216;
	xor.b64  	%rd3284, %rd3264, %rd3240;
	and.b64  	%rd3285, %rd3284, %rd3283;
	xor.b64  	%rd3286, %rd3285, %rd3264;
	add.s64 	%rd3287, %rd3276, %rd3286;
	add.s64 	%rd3288, %rd3287, %rd3282;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3088,%dummy}, %rd3277;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3089}, %rd3277;
	}
	shf.r.wrap.b32 	%r3090, %r3089, %r3088, 14;
	shf.r.wrap.b32 	%r3091, %r3088, %r3089, 14;
	mov.b64 	%rd3289, {%r3091, %r3090};
	shf.r.wrap.b32 	%r3092, %r3089, %r3088, 18;
	shf.r.wrap.b32 	%r3093, %r3088, %r3089, 18;
	mov.b64 	%rd3290, {%r3093, %r3092};
	xor.b64  	%rd3291, %rd3290, %rd3289;
	shf.l.wrap.b32 	%r3094, %r3088, %r3089, 23;
	shf.l.wrap.b32 	%r3095, %r3089, %r3088, 23;
	mov.b64 	%rd3292, {%r3095, %r3094};
	xor.b64  	%rd3293, %rd3291, %rd3292;
	xor.b64  	%rd3294, %rd3253, %rd3229;
	and.b64  	%rd3295, %rd3277, %rd3294;
	xor.b64  	%rd3296, %rd3295, %rd3229;
	add.s64 	%rd3297, %rd3205, %rd3181;
	add.s64 	%rd3298, %rd3297, %rd8806;
	add.s64 	%rd3299, %rd3298, %rd3296;
	add.s64 	%rd3300, %rd3299, %rd3293;
	add.s64 	%rd3301, %rd3300, %rd3216;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3096,%dummy}, %rd3288;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3097}, %rd3288;
	}
	shf.r.wrap.b32 	%r3098, %r3097, %r3096, 28;
	shf.r.wrap.b32 	%r3099, %r3096, %r3097, 28;
	mov.b64 	%rd3302, {%r3099, %r3098};
	shf.l.wrap.b32 	%r3100, %r3096, %r3097, 30;
	shf.l.wrap.b32 	%r3101, %r3097, %r3096, 30;
	mov.b64 	%rd3303, {%r3101, %r3100};
	xor.b64  	%rd3304, %rd3303, %rd3302;
	shf.l.wrap.b32 	%r3102, %r3096, %r3097, 25;
	shf.l.wrap.b32 	%r3103, %r3097, %r3096, 25;
	mov.b64 	%rd3305, {%r3103, %r3102};
	xor.b64  	%rd3306, %rd3304, %rd3305;
	xor.b64  	%rd3307, %rd3288, %rd3240;
	xor.b64  	%rd3308, %rd3288, %rd3264;
	and.b64  	%rd3309, %rd3308, %rd3307;
	xor.b64  	%rd3310, %rd3309, %rd3288;
	add.s64 	%rd3311, %rd3300, %rd3310;
	add.s64 	%rd3312, %rd3311, %rd3306;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3104,%dummy}, %rd3301;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3105}, %rd3301;
	}
	shf.r.wrap.b32 	%r3106, %r3105, %r3104, 14;
	shf.r.wrap.b32 	%r3107, %r3104, %r3105, 14;
	mov.b64 	%rd3313, {%r3107, %r3106};
	shf.r.wrap.b32 	%r3108, %r3105, %r3104, 18;
	shf.r.wrap.b32 	%r3109, %r3104, %r3105, 18;
	mov.b64 	%rd3314, {%r3109, %r3108};
	xor.b64  	%rd3315, %rd3314, %rd3313;
	shf.l.wrap.b32 	%r3110, %r3104, %r3105, 23;
	shf.l.wrap.b32 	%r3111, %r3105, %r3104, 23;
	mov.b64 	%rd3316, {%r3111, %r3110};
	xor.b64  	%rd3317, %rd3315, %rd3316;
	xor.b64  	%rd3318, %rd3277, %rd3253;
	and.b64  	%rd3319, %rd3301, %rd3318;
	xor.b64  	%rd3320, %rd3319, %rd3253;
	add.s64 	%rd3321, %rd3229, %rd3182;
	add.s64 	%rd3322, %rd3321, %rd8807;
	add.s64 	%rd3323, %rd3322, %rd3320;
	add.s64 	%rd3324, %rd3323, %rd3317;
	add.s64 	%rd3325, %rd3324, %rd3240;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3112,%dummy}, %rd3312;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3113}, %rd3312;
	}
	shf.r.wrap.b32 	%r3114, %r3113, %r3112, 28;
	shf.r.wrap.b32 	%r3115, %r3112, %r3113, 28;
	mov.b64 	%rd3326, {%r3115, %r3114};
	shf.l.wrap.b32 	%r3116, %r3112, %r3113, 30;
	shf.l.wrap.b32 	%r3117, %r3113, %r3112, 30;
	mov.b64 	%rd3327, {%r3117, %r3116};
	xor.b64  	%rd3328, %rd3327, %rd3326;
	shf.l.wrap.b32 	%r3118, %r3112, %r3113, 25;
	shf.l.wrap.b32 	%r3119, %r3113, %r3112, 25;
	mov.b64 	%rd3329, {%r3119, %r3118};
	xor.b64  	%rd3330, %rd3328, %rd3329;
	xor.b64  	%rd3331, %rd3312, %rd3264;
	xor.b64  	%rd3332, %rd3312, %rd3288;
	and.b64  	%rd3333, %rd3332, %rd3331;
	xor.b64  	%rd3334, %rd3333, %rd3312;
	add.s64 	%rd3335, %rd3324, %rd3334;
	add.s64 	%rd3336, %rd3335, %rd3330;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3120,%dummy}, %rd3325;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3121}, %rd3325;
	}
	shf.r.wrap.b32 	%r3122, %r3121, %r3120, 14;
	shf.r.wrap.b32 	%r3123, %r3120, %r3121, 14;
	mov.b64 	%rd3337, {%r3123, %r3122};
	shf.r.wrap.b32 	%r3124, %r3121, %r3120, 18;
	shf.r.wrap.b32 	%r3125, %r3120, %r3121, 18;
	mov.b64 	%rd3338, {%r3125, %r3124};
	xor.b64  	%rd3339, %rd3338, %rd3337;
	shf.l.wrap.b32 	%r3126, %r3120, %r3121, 23;
	shf.l.wrap.b32 	%r3127, %r3121, %r3120, 23;
	mov.b64 	%rd3340, {%r3127, %r3126};
	xor.b64  	%rd3341, %rd3339, %rd3340;
	xor.b64  	%rd3342, %rd3301, %rd3277;
	and.b64  	%rd3343, %rd3325, %rd3342;
	xor.b64  	%rd3344, %rd3343, %rd3277;
	add.s64 	%rd3345, %rd3253, %rd3183;
	add.s64 	%rd3346, %rd3345, %rd8808;
	add.s64 	%rd3347, %rd3346, %rd3344;
	add.s64 	%rd3348, %rd3347, %rd3341;
	add.s64 	%rd3349, %rd3348, %rd3264;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3128,%dummy}, %rd3336;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3129}, %rd3336;
	}
	shf.r.wrap.b32 	%r3130, %r3129, %r3128, 28;
	shf.r.wrap.b32 	%r3131, %r3128, %r3129, 28;
	mov.b64 	%rd3350, {%r3131, %r3130};
	shf.l.wrap.b32 	%r3132, %r3128, %r3129, 30;
	shf.l.wrap.b32 	%r3133, %r3129, %r3128, 30;
	mov.b64 	%rd3351, {%r3133, %r3132};
	xor.b64  	%rd3352, %rd3351, %rd3350;
	shf.l.wrap.b32 	%r3134, %r3128, %r3129, 25;
	shf.l.wrap.b32 	%r3135, %r3129, %r3128, 25;
	mov.b64 	%rd3353, {%r3135, %r3134};
	xor.b64  	%rd3354, %rd3352, %rd3353;
	xor.b64  	%rd3355, %rd3336, %rd3288;
	xor.b64  	%rd3356, %rd3336, %rd3312;
	and.b64  	%rd3357, %rd3356, %rd3355;
	xor.b64  	%rd3358, %rd3357, %rd3336;
	add.s64 	%rd3359, %rd3348, %rd3358;
	add.s64 	%rd3360, %rd3359, %rd3354;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3136,%dummy}, %rd3349;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3137}, %rd3349;
	}
	shf.r.wrap.b32 	%r3138, %r3137, %r3136, 14;
	shf.r.wrap.b32 	%r3139, %r3136, %r3137, 14;
	mov.b64 	%rd3361, {%r3139, %r3138};
	shf.r.wrap.b32 	%r3140, %r3137, %r3136, 18;
	shf.r.wrap.b32 	%r3141, %r3136, %r3137, 18;
	mov.b64 	%rd3362, {%r3141, %r3140};
	xor.b64  	%rd3363, %rd3362, %rd3361;
	shf.l.wrap.b32 	%r3142, %r3136, %r3137, 23;
	shf.l.wrap.b32 	%r3143, %r3137, %r3136, 23;
	mov.b64 	%rd3364, {%r3143, %r3142};
	xor.b64  	%rd3365, %rd3363, %rd3364;
	xor.b64  	%rd3366, %rd3325, %rd3301;
	and.b64  	%rd3367, %rd3349, %rd3366;
	xor.b64  	%rd3368, %rd3367, %rd3301;
	add.s64 	%rd3369, %rd3277, %rd3184;
	add.s64 	%rd3370, %rd3369, %rd8831;
	add.s64 	%rd3371, %rd3370, %rd3368;
	add.s64 	%rd3372, %rd3371, %rd3365;
	add.s64 	%rd3373, %rd3372, %rd3288;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3144,%dummy}, %rd3360;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3145}, %rd3360;
	}
	shf.r.wrap.b32 	%r3146, %r3145, %r3144, 28;
	shf.r.wrap.b32 	%r3147, %r3144, %r3145, 28;
	mov.b64 	%rd3374, {%r3147, %r3146};
	shf.l.wrap.b32 	%r3148, %r3144, %r3145, 30;
	shf.l.wrap.b32 	%r3149, %r3145, %r3144, 30;
	mov.b64 	%rd3375, {%r3149, %r3148};
	xor.b64  	%rd3376, %rd3375, %rd3374;
	shf.l.wrap.b32 	%r3150, %r3144, %r3145, 25;
	shf.l.wrap.b32 	%r3151, %r3145, %r3144, 25;
	mov.b64 	%rd3377, {%r3151, %r3150};
	xor.b64  	%rd3378, %rd3376, %rd3377;
	xor.b64  	%rd3379, %rd3360, %rd3312;
	xor.b64  	%rd3380, %rd3360, %rd3336;
	and.b64  	%rd3381, %rd3380, %rd3379;
	xor.b64  	%rd3382, %rd3381, %rd3360;
	add.s64 	%rd3383, %rd3372, %rd3382;
	add.s64 	%rd3384, %rd3383, %rd3378;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3152,%dummy}, %rd3373;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3153}, %rd3373;
	}
	shf.r.wrap.b32 	%r3154, %r3153, %r3152, 14;
	shf.r.wrap.b32 	%r3155, %r3152, %r3153, 14;
	mov.b64 	%rd3385, {%r3155, %r3154};
	shf.r.wrap.b32 	%r3156, %r3153, %r3152, 18;
	shf.r.wrap.b32 	%r3157, %r3152, %r3153, 18;
	mov.b64 	%rd3386, {%r3157, %r3156};
	xor.b64  	%rd3387, %rd3386, %rd3385;
	shf.l.wrap.b32 	%r3158, %r3152, %r3153, 23;
	shf.l.wrap.b32 	%r3159, %r3153, %r3152, 23;
	mov.b64 	%rd3388, {%r3159, %r3158};
	xor.b64  	%rd3389, %rd3387, %rd3388;
	xor.b64  	%rd3390, %rd3349, %rd3325;
	and.b64  	%rd3391, %rd3373, %rd3390;
	xor.b64  	%rd3392, %rd3391, %rd3325;
	add.s64 	%rd3393, %rd3301, %rd3185;
	add.s64 	%rd3394, %rd3393, %rd8832;
	add.s64 	%rd3395, %rd3394, %rd3392;
	add.s64 	%rd3396, %rd3395, %rd3389;
	add.s64 	%rd3397, %rd3396, %rd3312;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3160,%dummy}, %rd3384;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3161}, %rd3384;
	}
	shf.r.wrap.b32 	%r3162, %r3161, %r3160, 28;
	shf.r.wrap.b32 	%r3163, %r3160, %r3161, 28;
	mov.b64 	%rd3398, {%r3163, %r3162};
	shf.l.wrap.b32 	%r3164, %r3160, %r3161, 30;
	shf.l.wrap.b32 	%r3165, %r3161, %r3160, 30;
	mov.b64 	%rd3399, {%r3165, %r3164};
	xor.b64  	%rd3400, %rd3399, %rd3398;
	shf.l.wrap.b32 	%r3166, %r3160, %r3161, 25;
	shf.l.wrap.b32 	%r3167, %r3161, %r3160, 25;
	mov.b64 	%rd3401, {%r3167, %r3166};
	xor.b64  	%rd3402, %rd3400, %rd3401;
	xor.b64  	%rd3403, %rd3384, %rd3336;
	xor.b64  	%rd3404, %rd3384, %rd3360;
	and.b64  	%rd3405, %rd3404, %rd3403;
	xor.b64  	%rd3406, %rd3405, %rd3384;
	add.s64 	%rd3407, %rd3396, %rd3406;
	add.s64 	%rd3408, %rd3407, %rd3402;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3168,%dummy}, %rd3397;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3169}, %rd3397;
	}
	shf.r.wrap.b32 	%r3170, %r3169, %r3168, 14;
	shf.r.wrap.b32 	%r3171, %r3168, %r3169, 14;
	mov.b64 	%rd3409, {%r3171, %r3170};
	shf.r.wrap.b32 	%r3172, %r3169, %r3168, 18;
	shf.r.wrap.b32 	%r3173, %r3168, %r3169, 18;
	mov.b64 	%rd3410, {%r3173, %r3172};
	xor.b64  	%rd3411, %rd3410, %rd3409;
	shf.l.wrap.b32 	%r3174, %r3168, %r3169, 23;
	shf.l.wrap.b32 	%r3175, %r3169, %r3168, 23;
	mov.b64 	%rd3412, {%r3175, %r3174};
	xor.b64  	%rd3413, %rd3411, %rd3412;
	xor.b64  	%rd3414, %rd3373, %rd3349;
	and.b64  	%rd3415, %rd3397, %rd3414;
	xor.b64  	%rd3416, %rd3415, %rd3349;
	add.s64 	%rd3417, %rd3325, %rd3186;
	add.s64 	%rd3418, %rd3417, %rd8833;
	add.s64 	%rd3419, %rd3418, %rd3416;
	add.s64 	%rd3420, %rd3419, %rd3413;
	add.s64 	%rd3421, %rd3420, %rd3336;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3176,%dummy}, %rd3408;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3177}, %rd3408;
	}
	shf.r.wrap.b32 	%r3178, %r3177, %r3176, 28;
	shf.r.wrap.b32 	%r3179, %r3176, %r3177, 28;
	mov.b64 	%rd3422, {%r3179, %r3178};
	shf.l.wrap.b32 	%r3180, %r3176, %r3177, 30;
	shf.l.wrap.b32 	%r3181, %r3177, %r3176, 30;
	mov.b64 	%rd3423, {%r3181, %r3180};
	xor.b64  	%rd3424, %rd3423, %rd3422;
	shf.l.wrap.b32 	%r3182, %r3176, %r3177, 25;
	shf.l.wrap.b32 	%r3183, %r3177, %r3176, 25;
	mov.b64 	%rd3425, {%r3183, %r3182};
	xor.b64  	%rd3426, %rd3424, %rd3425;
	xor.b64  	%rd3427, %rd3408, %rd3360;
	xor.b64  	%rd3428, %rd3408, %rd3384;
	and.b64  	%rd3429, %rd3428, %rd3427;
	xor.b64  	%rd3430, %rd3429, %rd3408;
	add.s64 	%rd3431, %rd3420, %rd3430;
	add.s64 	%rd3432, %rd3431, %rd3426;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3184,%dummy}, %rd3421;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3185}, %rd3421;
	}
	shf.r.wrap.b32 	%r3186, %r3185, %r3184, 14;
	shf.r.wrap.b32 	%r3187, %r3184, %r3185, 14;
	mov.b64 	%rd3433, {%r3187, %r3186};
	shf.r.wrap.b32 	%r3188, %r3185, %r3184, 18;
	shf.r.wrap.b32 	%r3189, %r3184, %r3185, 18;
	mov.b64 	%rd3434, {%r3189, %r3188};
	xor.b64  	%rd3435, %rd3434, %rd3433;
	shf.l.wrap.b32 	%r3190, %r3184, %r3185, 23;
	shf.l.wrap.b32 	%r3191, %r3185, %r3184, 23;
	mov.b64 	%rd3436, {%r3191, %r3190};
	xor.b64  	%rd3437, %rd3435, %rd3436;
	xor.b64  	%rd3438, %rd3397, %rd3373;
	and.b64  	%rd3439, %rd3421, %rd3438;
	xor.b64  	%rd3440, %rd3439, %rd3373;
	add.s64 	%rd3441, %rd3349, %rd3187;
	add.s64 	%rd3442, %rd3441, %rd8834;
	add.s64 	%rd3443, %rd3442, %rd3440;
	add.s64 	%rd3444, %rd3443, %rd3437;
	add.s64 	%rd3445, %rd3444, %rd3360;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3192,%dummy}, %rd3432;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3193}, %rd3432;
	}
	shf.r.wrap.b32 	%r3194, %r3193, %r3192, 28;
	shf.r.wrap.b32 	%r3195, %r3192, %r3193, 28;
	mov.b64 	%rd3446, {%r3195, %r3194};
	shf.l.wrap.b32 	%r3196, %r3192, %r3193, 30;
	shf.l.wrap.b32 	%r3197, %r3193, %r3192, 30;
	mov.b64 	%rd3447, {%r3197, %r3196};
	xor.b64  	%rd3448, %rd3447, %rd3446;
	shf.l.wrap.b32 	%r3198, %r3192, %r3193, 25;
	shf.l.wrap.b32 	%r3199, %r3193, %r3192, 25;
	mov.b64 	%rd3449, {%r3199, %r3198};
	xor.b64  	%rd3450, %rd3448, %rd3449;
	xor.b64  	%rd3451, %rd3432, %rd3384;
	xor.b64  	%rd3452, %rd3432, %rd3408;
	and.b64  	%rd3453, %rd3452, %rd3451;
	xor.b64  	%rd3454, %rd3453, %rd3432;
	add.s64 	%rd3455, %rd3444, %rd3454;
	add.s64 	%rd3456, %rd3455, %rd3450;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3200,%dummy}, %rd3445;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3201}, %rd3445;
	}
	shf.r.wrap.b32 	%r3202, %r3201, %r3200, 14;
	shf.r.wrap.b32 	%r3203, %r3200, %r3201, 14;
	mov.b64 	%rd3457, {%r3203, %r3202};
	shf.r.wrap.b32 	%r3204, %r3201, %r3200, 18;
	shf.r.wrap.b32 	%r3205, %r3200, %r3201, 18;
	mov.b64 	%rd3458, {%r3205, %r3204};
	xor.b64  	%rd3459, %rd3458, %rd3457;
	shf.l.wrap.b32 	%r3206, %r3200, %r3201, 23;
	shf.l.wrap.b32 	%r3207, %r3201, %r3200, 23;
	mov.b64 	%rd3460, {%r3207, %r3206};
	xor.b64  	%rd3461, %rd3459, %rd3460;
	xor.b64  	%rd3462, %rd3421, %rd3397;
	and.b64  	%rd3463, %rd3445, %rd3462;
	xor.b64  	%rd3464, %rd3463, %rd3397;
	add.s64 	%rd3465, %rd3373, %rd3188;
	add.s64 	%rd3466, %rd3465, %rd8849;
	add.s64 	%rd3467, %rd3466, %rd3464;
	add.s64 	%rd3468, %rd3467, %rd3461;
	add.s64 	%rd3469, %rd3468, %rd3384;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3208,%dummy}, %rd3456;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3209}, %rd3456;
	}
	shf.r.wrap.b32 	%r3210, %r3209, %r3208, 28;
	shf.r.wrap.b32 	%r3211, %r3208, %r3209, 28;
	mov.b64 	%rd3470, {%r3211, %r3210};
	shf.l.wrap.b32 	%r3212, %r3208, %r3209, 30;
	shf.l.wrap.b32 	%r3213, %r3209, %r3208, 30;
	mov.b64 	%rd3471, {%r3213, %r3212};
	xor.b64  	%rd3472, %rd3471, %rd3470;
	shf.l.wrap.b32 	%r3214, %r3208, %r3209, 25;
	shf.l.wrap.b32 	%r3215, %r3209, %r3208, 25;
	mov.b64 	%rd3473, {%r3215, %r3214};
	xor.b64  	%rd3474, %rd3472, %rd3473;
	xor.b64  	%rd3475, %rd3456, %rd3408;
	xor.b64  	%rd3476, %rd3456, %rd3432;
	and.b64  	%rd3477, %rd3476, %rd3475;
	xor.b64  	%rd3478, %rd3477, %rd3456;
	add.s64 	%rd3479, %rd3468, %rd3478;
	add.s64 	%rd3480, %rd3479, %rd3474;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3216,%dummy}, %rd3469;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3217}, %rd3469;
	}
	shf.r.wrap.b32 	%r3218, %r3217, %r3216, 14;
	shf.r.wrap.b32 	%r3219, %r3216, %r3217, 14;
	mov.b64 	%rd3481, {%r3219, %r3218};
	shf.r.wrap.b32 	%r3220, %r3217, %r3216, 18;
	shf.r.wrap.b32 	%r3221, %r3216, %r3217, 18;
	mov.b64 	%rd3482, {%r3221, %r3220};
	xor.b64  	%rd3483, %rd3482, %rd3481;
	shf.l.wrap.b32 	%r3222, %r3216, %r3217, 23;
	shf.l.wrap.b32 	%r3223, %r3217, %r3216, 23;
	mov.b64 	%rd3484, {%r3223, %r3222};
	xor.b64  	%rd3485, %rd3483, %rd3484;
	xor.b64  	%rd3486, %rd3445, %rd3421;
	and.b64  	%rd3487, %rd3469, %rd3486;
	xor.b64  	%rd3488, %rd3487, %rd3421;
	add.s64 	%rd3489, %rd3397, %rd3189;
	add.s64 	%rd3490, %rd3489, %rd8850;
	add.s64 	%rd3491, %rd3490, %rd3488;
	add.s64 	%rd3492, %rd3491, %rd3485;
	add.s64 	%rd3493, %rd3492, %rd3408;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3224,%dummy}, %rd3480;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3225}, %rd3480;
	}
	shf.r.wrap.b32 	%r3226, %r3225, %r3224, 28;
	shf.r.wrap.b32 	%r3227, %r3224, %r3225, 28;
	mov.b64 	%rd3494, {%r3227, %r3226};
	shf.l.wrap.b32 	%r3228, %r3224, %r3225, 30;
	shf.l.wrap.b32 	%r3229, %r3225, %r3224, 30;
	mov.b64 	%rd3495, {%r3229, %r3228};
	xor.b64  	%rd3496, %rd3495, %rd3494;
	shf.l.wrap.b32 	%r3230, %r3224, %r3225, 25;
	shf.l.wrap.b32 	%r3231, %r3225, %r3224, 25;
	mov.b64 	%rd3497, {%r3231, %r3230};
	xor.b64  	%rd3498, %rd3496, %rd3497;
	xor.b64  	%rd3499, %rd3480, %rd3432;
	xor.b64  	%rd3500, %rd3480, %rd3456;
	and.b64  	%rd3501, %rd3500, %rd3499;
	xor.b64  	%rd3502, %rd3501, %rd3480;
	add.s64 	%rd3503, %rd3492, %rd3502;
	add.s64 	%rd3504, %rd3503, %rd3498;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3232,%dummy}, %rd3493;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3233}, %rd3493;
	}
	shf.r.wrap.b32 	%r3234, %r3233, %r3232, 14;
	shf.r.wrap.b32 	%r3235, %r3232, %r3233, 14;
	mov.b64 	%rd3505, {%r3235, %r3234};
	shf.r.wrap.b32 	%r3236, %r3233, %r3232, 18;
	shf.r.wrap.b32 	%r3237, %r3232, %r3233, 18;
	mov.b64 	%rd3506, {%r3237, %r3236};
	xor.b64  	%rd3507, %rd3506, %rd3505;
	shf.l.wrap.b32 	%r3238, %r3232, %r3233, 23;
	shf.l.wrap.b32 	%r3239, %r3233, %r3232, 23;
	mov.b64 	%rd3508, {%r3239, %r3238};
	xor.b64  	%rd3509, %rd3507, %rd3508;
	xor.b64  	%rd3510, %rd3469, %rd3445;
	and.b64  	%rd3511, %rd3493, %rd3510;
	xor.b64  	%rd3512, %rd3511, %rd3445;
	add.s64 	%rd3513, %rd3421, %rd3190;
	add.s64 	%rd3514, %rd3513, %rd8851;
	add.s64 	%rd3515, %rd3514, %rd3512;
	add.s64 	%rd3516, %rd3515, %rd3509;
	add.s64 	%rd3517, %rd3516, %rd3432;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3240,%dummy}, %rd3504;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3241}, %rd3504;
	}
	shf.r.wrap.b32 	%r3242, %r3241, %r3240, 28;
	shf.r.wrap.b32 	%r3243, %r3240, %r3241, 28;
	mov.b64 	%rd3518, {%r3243, %r3242};
	shf.l.wrap.b32 	%r3244, %r3240, %r3241, 30;
	shf.l.wrap.b32 	%r3245, %r3241, %r3240, 30;
	mov.b64 	%rd3519, {%r3245, %r3244};
	xor.b64  	%rd3520, %rd3519, %rd3518;
	shf.l.wrap.b32 	%r3246, %r3240, %r3241, 25;
	shf.l.wrap.b32 	%r3247, %r3241, %r3240, 25;
	mov.b64 	%rd3521, {%r3247, %r3246};
	xor.b64  	%rd3522, %rd3520, %rd3521;
	xor.b64  	%rd3523, %rd3504, %rd3456;
	xor.b64  	%rd3524, %rd3504, %rd3480;
	and.b64  	%rd3525, %rd3524, %rd3523;
	xor.b64  	%rd3526, %rd3525, %rd3504;
	add.s64 	%rd3527, %rd3516, %rd3526;
	add.s64 	%rd3528, %rd3527, %rd3522;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3248,%dummy}, %rd3517;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3249}, %rd3517;
	}
	shf.r.wrap.b32 	%r3250, %r3249, %r3248, 14;
	shf.r.wrap.b32 	%r3251, %r3248, %r3249, 14;
	mov.b64 	%rd3529, {%r3251, %r3250};
	shf.r.wrap.b32 	%r3252, %r3249, %r3248, 18;
	shf.r.wrap.b32 	%r3253, %r3248, %r3249, 18;
	mov.b64 	%rd3530, {%r3253, %r3252};
	xor.b64  	%rd3531, %rd3530, %rd3529;
	shf.l.wrap.b32 	%r3254, %r3248, %r3249, 23;
	shf.l.wrap.b32 	%r3255, %r3249, %r3248, 23;
	mov.b64 	%rd3532, {%r3255, %r3254};
	xor.b64  	%rd3533, %rd3531, %rd3532;
	xor.b64  	%rd3534, %rd3493, %rd3469;
	and.b64  	%rd3535, %rd3517, %rd3534;
	xor.b64  	%rd3536, %rd3535, %rd3469;
	add.s64 	%rd3537, %rd3445, %rd3191;
	add.s64 	%rd3538, %rd3537, %rd8852;
	add.s64 	%rd3539, %rd3538, %rd3536;
	add.s64 	%rd3540, %rd3539, %rd3533;
	add.s64 	%rd3541, %rd3540, %rd3456;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3256,%dummy}, %rd3528;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3257}, %rd3528;
	}
	shf.r.wrap.b32 	%r3258, %r3257, %r3256, 28;
	shf.r.wrap.b32 	%r3259, %r3256, %r3257, 28;
	mov.b64 	%rd3542, {%r3259, %r3258};
	shf.l.wrap.b32 	%r3260, %r3256, %r3257, 30;
	shf.l.wrap.b32 	%r3261, %r3257, %r3256, 30;
	mov.b64 	%rd3543, {%r3261, %r3260};
	xor.b64  	%rd3544, %rd3543, %rd3542;
	shf.l.wrap.b32 	%r3262, %r3256, %r3257, 25;
	shf.l.wrap.b32 	%r3263, %r3257, %r3256, 25;
	mov.b64 	%rd3545, {%r3263, %r3262};
	xor.b64  	%rd3546, %rd3544, %rd3545;
	xor.b64  	%rd3547, %rd3528, %rd3480;
	xor.b64  	%rd3548, %rd3528, %rd3504;
	and.b64  	%rd3549, %rd3548, %rd3547;
	xor.b64  	%rd3550, %rd3549, %rd3528;
	add.s64 	%rd3551, %rd3540, %rd3550;
	add.s64 	%rd3552, %rd3551, %rd3546;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3264,%dummy}, %rd3541;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3265}, %rd3541;
	}
	shf.r.wrap.b32 	%r3266, %r3265, %r3264, 14;
	shf.r.wrap.b32 	%r3267, %r3264, %r3265, 14;
	mov.b64 	%rd3553, {%r3267, %r3266};
	shf.r.wrap.b32 	%r3268, %r3265, %r3264, 18;
	shf.r.wrap.b32 	%r3269, %r3264, %r3265, 18;
	mov.b64 	%rd3554, {%r3269, %r3268};
	xor.b64  	%rd3555, %rd3554, %rd3553;
	shf.l.wrap.b32 	%r3270, %r3264, %r3265, 23;
	shf.l.wrap.b32 	%r3271, %r3265, %r3264, 23;
	mov.b64 	%rd3556, {%r3271, %r3270};
	xor.b64  	%rd3557, %rd3555, %rd3556;
	xor.b64  	%rd3558, %rd3517, %rd3493;
	and.b64  	%rd3559, %rd3541, %rd3558;
	xor.b64  	%rd3560, %rd3559, %rd3493;
	add.s64 	%rd3561, %rd3469, %rd3192;
	add.s64 	%rd3562, %rd3561, %rd8861;
	add.s64 	%rd3563, %rd3562, %rd3560;
	add.s64 	%rd3564, %rd3563, %rd3557;
	add.s64 	%rd3565, %rd3564, %rd3480;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3272,%dummy}, %rd3552;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3273}, %rd3552;
	}
	shf.r.wrap.b32 	%r3274, %r3273, %r3272, 28;
	shf.r.wrap.b32 	%r3275, %r3272, %r3273, 28;
	mov.b64 	%rd3566, {%r3275, %r3274};
	shf.l.wrap.b32 	%r3276, %r3272, %r3273, 30;
	shf.l.wrap.b32 	%r3277, %r3273, %r3272, 30;
	mov.b64 	%rd3567, {%r3277, %r3276};
	xor.b64  	%rd3568, %rd3567, %rd3566;
	shf.l.wrap.b32 	%r3278, %r3272, %r3273, 25;
	shf.l.wrap.b32 	%r3279, %r3273, %r3272, 25;
	mov.b64 	%rd3569, {%r3279, %r3278};
	xor.b64  	%rd3570, %rd3568, %rd3569;
	xor.b64  	%rd3571, %rd3552, %rd3504;
	xor.b64  	%rd3572, %rd3552, %rd3528;
	and.b64  	%rd3573, %rd3572, %rd3571;
	xor.b64  	%rd3574, %rd3573, %rd3552;
	add.s64 	%rd3575, %rd3564, %rd3574;
	add.s64 	%rd3576, %rd3575, %rd3570;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3280,%dummy}, %rd3191;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3281}, %rd3191;
	}
	shf.r.wrap.b32 	%r3282, %r3281, %r3280, 19;
	shf.r.wrap.b32 	%r3283, %r3280, %r3281, 19;
	mov.b64 	%rd3577, {%r3283, %r3282};
	shf.l.wrap.b32 	%r3284, %r3280, %r3281, 3;
	shf.l.wrap.b32 	%r3285, %r3281, %r3280, 3;
	mov.b64 	%rd3578, {%r3285, %r3284};
	shr.u64 	%rd3579, %rd3191, 6;
	xor.b64  	%rd3580, %rd3577, %rd3579;
	xor.b64  	%rd3581, %rd3580, %rd3578;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3286,%dummy}, %rd3178;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3287}, %rd3178;
	}
	shf.r.wrap.b32 	%r3288, %r3287, %r3286, 1;
	shf.r.wrap.b32 	%r3289, %r3286, %r3287, 1;
	mov.b64 	%rd3582, {%r3289, %r3288};
	shf.r.wrap.b32 	%r3290, %r3287, %r3286, 8;
	shf.r.wrap.b32 	%r3291, %r3286, %r3287, 8;
	mov.b64 	%rd3583, {%r3291, %r3290};
	shr.u64 	%rd3584, %rd3178, 7;
	xor.b64  	%rd3585, %rd3582, %rd3584;
	xor.b64  	%rd3586, %rd3585, %rd3583;
	add.s64 	%rd3587, %rd3186, %rd3177;
	add.s64 	%rd3588, %rd3587, %rd3581;
	add.s64 	%rd3589, %rd3588, %rd3586;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3292,%dummy}, %rd3192;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3293}, %rd3192;
	}
	shf.r.wrap.b32 	%r3294, %r3293, %r3292, 19;
	shf.r.wrap.b32 	%r3295, %r3292, %r3293, 19;
	mov.b64 	%rd3590, {%r3295, %r3294};
	shf.l.wrap.b32 	%r3296, %r3292, %r3293, 3;
	shf.l.wrap.b32 	%r3297, %r3293, %r3292, 3;
	mov.b64 	%rd3591, {%r3297, %r3296};
	shr.u64 	%rd3592, %rd3192, 6;
	xor.b64  	%rd3593, %rd3590, %rd3592;
	xor.b64  	%rd3594, %rd3593, %rd3591;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3298,%dummy}, %rd3179;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3299}, %rd3179;
	}
	shf.r.wrap.b32 	%r3300, %r3299, %r3298, 1;
	shf.r.wrap.b32 	%r3301, %r3298, %r3299, 1;
	mov.b64 	%rd3595, {%r3301, %r3300};
	shf.r.wrap.b32 	%r3302, %r3299, %r3298, 8;
	shf.r.wrap.b32 	%r3303, %r3298, %r3299, 8;
	mov.b64 	%rd3596, {%r3303, %r3302};
	shr.u64 	%rd3597, %rd3179, 7;
	xor.b64  	%rd3598, %rd3595, %rd3597;
	xor.b64  	%rd3599, %rd3598, %rd3596;
	add.s64 	%rd3600, %rd3187, %rd3178;
	add.s64 	%rd3601, %rd3600, %rd3594;
	add.s64 	%rd3602, %rd3601, %rd3599;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3304,%dummy}, %rd3589;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3305}, %rd3589;
	}
	shf.r.wrap.b32 	%r3306, %r3305, %r3304, 19;
	shf.r.wrap.b32 	%r3307, %r3304, %r3305, 19;
	mov.b64 	%rd3603, {%r3307, %r3306};
	shf.l.wrap.b32 	%r3308, %r3304, %r3305, 3;
	shf.l.wrap.b32 	%r3309, %r3305, %r3304, 3;
	mov.b64 	%rd3604, {%r3309, %r3308};
	shr.u64 	%rd3605, %rd3589, 6;
	xor.b64  	%rd3606, %rd3603, %rd3605;
	xor.b64  	%rd3607, %rd3606, %rd3604;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3310,%dummy}, %rd3180;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3311}, %rd3180;
	}
	shf.r.wrap.b32 	%r3312, %r3311, %r3310, 1;
	shf.r.wrap.b32 	%r3313, %r3310, %r3311, 1;
	mov.b64 	%rd3608, {%r3313, %r3312};
	shf.r.wrap.b32 	%r3314, %r3311, %r3310, 8;
	shf.r.wrap.b32 	%r3315, %r3310, %r3311, 8;
	mov.b64 	%rd3609, {%r3315, %r3314};
	shr.u64 	%rd3610, %rd3180, 7;
	xor.b64  	%rd3611, %rd3608, %rd3610;
	xor.b64  	%rd3612, %rd3611, %rd3609;
	add.s64 	%rd3613, %rd3188, %rd3179;
	add.s64 	%rd3614, %rd3613, %rd3607;
	add.s64 	%rd3615, %rd3614, %rd3612;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3316,%dummy}, %rd3602;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3317}, %rd3602;
	}
	shf.r.wrap.b32 	%r3318, %r3317, %r3316, 19;
	shf.r.wrap.b32 	%r3319, %r3316, %r3317, 19;
	mov.b64 	%rd3616, {%r3319, %r3318};
	shf.l.wrap.b32 	%r3320, %r3316, %r3317, 3;
	shf.l.wrap.b32 	%r3321, %r3317, %r3316, 3;
	mov.b64 	%rd3617, {%r3321, %r3320};
	shr.u64 	%rd3618, %rd3602, 6;
	xor.b64  	%rd3619, %rd3616, %rd3618;
	xor.b64  	%rd3620, %rd3619, %rd3617;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3322,%dummy}, %rd3181;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3323}, %rd3181;
	}
	shf.r.wrap.b32 	%r3324, %r3323, %r3322, 1;
	shf.r.wrap.b32 	%r3325, %r3322, %r3323, 1;
	mov.b64 	%rd3621, {%r3325, %r3324};
	shf.r.wrap.b32 	%r3326, %r3323, %r3322, 8;
	shf.r.wrap.b32 	%r3327, %r3322, %r3323, 8;
	mov.b64 	%rd3622, {%r3327, %r3326};
	shr.u64 	%rd3623, %rd3181, 7;
	xor.b64  	%rd3624, %rd3621, %rd3623;
	xor.b64  	%rd3625, %rd3624, %rd3622;
	add.s64 	%rd3626, %rd3189, %rd3180;
	add.s64 	%rd3627, %rd3626, %rd3620;
	add.s64 	%rd3628, %rd3627, %rd3625;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3328,%dummy}, %rd3615;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3329}, %rd3615;
	}
	shf.r.wrap.b32 	%r3330, %r3329, %r3328, 19;
	shf.r.wrap.b32 	%r3331, %r3328, %r3329, 19;
	mov.b64 	%rd3629, {%r3331, %r3330};
	shf.l.wrap.b32 	%r3332, %r3328, %r3329, 3;
	shf.l.wrap.b32 	%r3333, %r3329, %r3328, 3;
	mov.b64 	%rd3630, {%r3333, %r3332};
	shr.u64 	%rd3631, %rd3615, 6;
	xor.b64  	%rd3632, %rd3629, %rd3631;
	xor.b64  	%rd3633, %rd3632, %rd3630;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3334,%dummy}, %rd3182;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3335}, %rd3182;
	}
	shf.r.wrap.b32 	%r3336, %r3335, %r3334, 1;
	shf.r.wrap.b32 	%r3337, %r3334, %r3335, 1;
	mov.b64 	%rd3634, {%r3337, %r3336};
	shf.r.wrap.b32 	%r3338, %r3335, %r3334, 8;
	shf.r.wrap.b32 	%r3339, %r3334, %r3335, 8;
	mov.b64 	%rd3635, {%r3339, %r3338};
	shr.u64 	%rd3636, %rd3182, 7;
	xor.b64  	%rd3637, %rd3634, %rd3636;
	xor.b64  	%rd3638, %rd3637, %rd3635;
	add.s64 	%rd3639, %rd3190, %rd3181;
	add.s64 	%rd3640, %rd3639, %rd3633;
	add.s64 	%rd3641, %rd3640, %rd3638;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3340,%dummy}, %rd3628;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3341}, %rd3628;
	}
	shf.r.wrap.b32 	%r3342, %r3341, %r3340, 19;
	shf.r.wrap.b32 	%r3343, %r3340, %r3341, 19;
	mov.b64 	%rd3642, {%r3343, %r3342};
	shf.l.wrap.b32 	%r3344, %r3340, %r3341, 3;
	shf.l.wrap.b32 	%r3345, %r3341, %r3340, 3;
	mov.b64 	%rd3643, {%r3345, %r3344};
	shr.u64 	%rd3644, %rd3628, 6;
	xor.b64  	%rd3645, %rd3642, %rd3644;
	xor.b64  	%rd3646, %rd3645, %rd3643;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3346,%dummy}, %rd3183;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3347}, %rd3183;
	}
	shf.r.wrap.b32 	%r3348, %r3347, %r3346, 1;
	shf.r.wrap.b32 	%r3349, %r3346, %r3347, 1;
	mov.b64 	%rd3647, {%r3349, %r3348};
	shf.r.wrap.b32 	%r3350, %r3347, %r3346, 8;
	shf.r.wrap.b32 	%r3351, %r3346, %r3347, 8;
	mov.b64 	%rd3648, {%r3351, %r3350};
	shr.u64 	%rd3649, %rd3183, 7;
	xor.b64  	%rd3650, %rd3647, %rd3649;
	xor.b64  	%rd3651, %rd3650, %rd3648;
	add.s64 	%rd3652, %rd3191, %rd3182;
	add.s64 	%rd3653, %rd3652, %rd3646;
	add.s64 	%rd3654, %rd3653, %rd3651;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3352,%dummy}, %rd3641;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3353}, %rd3641;
	}
	shf.r.wrap.b32 	%r3354, %r3353, %r3352, 19;
	shf.r.wrap.b32 	%r3355, %r3352, %r3353, 19;
	mov.b64 	%rd3655, {%r3355, %r3354};
	shf.l.wrap.b32 	%r3356, %r3352, %r3353, 3;
	shf.l.wrap.b32 	%r3357, %r3353, %r3352, 3;
	mov.b64 	%rd3656, {%r3357, %r3356};
	shr.u64 	%rd3657, %rd3641, 6;
	xor.b64  	%rd3658, %rd3655, %rd3657;
	xor.b64  	%rd3659, %rd3658, %rd3656;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3358,%dummy}, %rd3184;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3359}, %rd3184;
	}
	shf.r.wrap.b32 	%r3360, %r3359, %r3358, 1;
	shf.r.wrap.b32 	%r3361, %r3358, %r3359, 1;
	mov.b64 	%rd3660, {%r3361, %r3360};
	shf.r.wrap.b32 	%r3362, %r3359, %r3358, 8;
	shf.r.wrap.b32 	%r3363, %r3358, %r3359, 8;
	mov.b64 	%rd3661, {%r3363, %r3362};
	shr.u64 	%rd3662, %rd3184, 7;
	xor.b64  	%rd3663, %rd3660, %rd3662;
	xor.b64  	%rd3664, %rd3663, %rd3661;
	add.s64 	%rd3665, %rd3192, %rd3183;
	add.s64 	%rd3666, %rd3665, %rd3659;
	add.s64 	%rd3667, %rd3666, %rd3664;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3364,%dummy}, %rd3654;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3365}, %rd3654;
	}
	shf.r.wrap.b32 	%r3366, %r3365, %r3364, 19;
	shf.r.wrap.b32 	%r3367, %r3364, %r3365, 19;
	mov.b64 	%rd3668, {%r3367, %r3366};
	shf.l.wrap.b32 	%r3368, %r3364, %r3365, 3;
	shf.l.wrap.b32 	%r3369, %r3365, %r3364, 3;
	mov.b64 	%rd3669, {%r3369, %r3368};
	shr.u64 	%rd3670, %rd3654, 6;
	xor.b64  	%rd3671, %rd3668, %rd3670;
	xor.b64  	%rd3672, %rd3671, %rd3669;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3370,%dummy}, %rd3185;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3371}, %rd3185;
	}
	shf.r.wrap.b32 	%r3372, %r3371, %r3370, 1;
	shf.r.wrap.b32 	%r3373, %r3370, %r3371, 1;
	mov.b64 	%rd3673, {%r3373, %r3372};
	shf.r.wrap.b32 	%r3374, %r3371, %r3370, 8;
	shf.r.wrap.b32 	%r3375, %r3370, %r3371, 8;
	mov.b64 	%rd3674, {%r3375, %r3374};
	shr.u64 	%rd3675, %rd3185, 7;
	xor.b64  	%rd3676, %rd3673, %rd3675;
	xor.b64  	%rd3677, %rd3676, %rd3674;
	add.s64 	%rd3678, %rd3589, %rd3184;
	add.s64 	%rd3679, %rd3678, %rd3672;
	add.s64 	%rd3680, %rd3679, %rd3677;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3376,%dummy}, %rd3667;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3377}, %rd3667;
	}
	shf.r.wrap.b32 	%r3378, %r3377, %r3376, 19;
	shf.r.wrap.b32 	%r3379, %r3376, %r3377, 19;
	mov.b64 	%rd3681, {%r3379, %r3378};
	shf.l.wrap.b32 	%r3380, %r3376, %r3377, 3;
	shf.l.wrap.b32 	%r3381, %r3377, %r3376, 3;
	mov.b64 	%rd3682, {%r3381, %r3380};
	shr.u64 	%rd3683, %rd3667, 6;
	xor.b64  	%rd3684, %rd3681, %rd3683;
	xor.b64  	%rd3685, %rd3684, %rd3682;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3382,%dummy}, %rd3186;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3383}, %rd3186;
	}
	shf.r.wrap.b32 	%r3384, %r3383, %r3382, 1;
	shf.r.wrap.b32 	%r3385, %r3382, %r3383, 1;
	mov.b64 	%rd3686, {%r3385, %r3384};
	shf.r.wrap.b32 	%r3386, %r3383, %r3382, 8;
	shf.r.wrap.b32 	%r3387, %r3382, %r3383, 8;
	mov.b64 	%rd3687, {%r3387, %r3386};
	shr.u64 	%rd3688, %rd3186, 7;
	xor.b64  	%rd3689, %rd3686, %rd3688;
	xor.b64  	%rd3690, %rd3689, %rd3687;
	add.s64 	%rd3691, %rd3602, %rd3185;
	add.s64 	%rd3692, %rd3691, %rd3685;
	add.s64 	%rd3693, %rd3692, %rd3690;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3388,%dummy}, %rd3680;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3389}, %rd3680;
	}
	shf.r.wrap.b32 	%r3390, %r3389, %r3388, 19;
	shf.r.wrap.b32 	%r3391, %r3388, %r3389, 19;
	mov.b64 	%rd3694, {%r3391, %r3390};
	shf.l.wrap.b32 	%r3392, %r3388, %r3389, 3;
	shf.l.wrap.b32 	%r3393, %r3389, %r3388, 3;
	mov.b64 	%rd3695, {%r3393, %r3392};
	shr.u64 	%rd3696, %rd3680, 6;
	xor.b64  	%rd3697, %rd3694, %rd3696;
	xor.b64  	%rd3698, %rd3697, %rd3695;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3394,%dummy}, %rd3187;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3395}, %rd3187;
	}
	shf.r.wrap.b32 	%r3396, %r3395, %r3394, 1;
	shf.r.wrap.b32 	%r3397, %r3394, %r3395, 1;
	mov.b64 	%rd3699, {%r3397, %r3396};
	shf.r.wrap.b32 	%r3398, %r3395, %r3394, 8;
	shf.r.wrap.b32 	%r3399, %r3394, %r3395, 8;
	mov.b64 	%rd3700, {%r3399, %r3398};
	shr.u64 	%rd3701, %rd3187, 7;
	xor.b64  	%rd3702, %rd3699, %rd3701;
	xor.b64  	%rd3703, %rd3702, %rd3700;
	add.s64 	%rd3704, %rd3615, %rd3186;
	add.s64 	%rd3705, %rd3704, %rd3698;
	add.s64 	%rd3706, %rd3705, %rd3703;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3400,%dummy}, %rd3693;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3401}, %rd3693;
	}
	shf.r.wrap.b32 	%r3402, %r3401, %r3400, 19;
	shf.r.wrap.b32 	%r3403, %r3400, %r3401, 19;
	mov.b64 	%rd3707, {%r3403, %r3402};
	shf.l.wrap.b32 	%r3404, %r3400, %r3401, 3;
	shf.l.wrap.b32 	%r3405, %r3401, %r3400, 3;
	mov.b64 	%rd3708, {%r3405, %r3404};
	shr.u64 	%rd3709, %rd3693, 6;
	xor.b64  	%rd3710, %rd3707, %rd3709;
	xor.b64  	%rd3711, %rd3710, %rd3708;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3406,%dummy}, %rd3188;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3407}, %rd3188;
	}
	shf.r.wrap.b32 	%r3408, %r3407, %r3406, 1;
	shf.r.wrap.b32 	%r3409, %r3406, %r3407, 1;
	mov.b64 	%rd3712, {%r3409, %r3408};
	shf.r.wrap.b32 	%r3410, %r3407, %r3406, 8;
	shf.r.wrap.b32 	%r3411, %r3406, %r3407, 8;
	mov.b64 	%rd3713, {%r3411, %r3410};
	shr.u64 	%rd3714, %rd3188, 7;
	xor.b64  	%rd3715, %rd3712, %rd3714;
	xor.b64  	%rd3716, %rd3715, %rd3713;
	add.s64 	%rd3717, %rd3628, %rd3187;
	add.s64 	%rd3718, %rd3717, %rd3711;
	add.s64 	%rd3719, %rd3718, %rd3716;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3412,%dummy}, %rd3706;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3413}, %rd3706;
	}
	shf.r.wrap.b32 	%r3414, %r3413, %r3412, 19;
	shf.r.wrap.b32 	%r3415, %r3412, %r3413, 19;
	mov.b64 	%rd3720, {%r3415, %r3414};
	shf.l.wrap.b32 	%r3416, %r3412, %r3413, 3;
	shf.l.wrap.b32 	%r3417, %r3413, %r3412, 3;
	mov.b64 	%rd3721, {%r3417, %r3416};
	shr.u64 	%rd3722, %rd3706, 6;
	xor.b64  	%rd3723, %rd3720, %rd3722;
	xor.b64  	%rd3724, %rd3723, %rd3721;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3418,%dummy}, %rd3189;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3419}, %rd3189;
	}
	shf.r.wrap.b32 	%r3420, %r3419, %r3418, 1;
	shf.r.wrap.b32 	%r3421, %r3418, %r3419, 1;
	mov.b64 	%rd3725, {%r3421, %r3420};
	shf.r.wrap.b32 	%r3422, %r3419, %r3418, 8;
	shf.r.wrap.b32 	%r3423, %r3418, %r3419, 8;
	mov.b64 	%rd3726, {%r3423, %r3422};
	shr.u64 	%rd3727, %rd3189, 7;
	xor.b64  	%rd3728, %rd3725, %rd3727;
	xor.b64  	%rd3729, %rd3728, %rd3726;
	add.s64 	%rd3730, %rd3641, %rd3188;
	add.s64 	%rd3731, %rd3730, %rd3724;
	add.s64 	%rd3732, %rd3731, %rd3729;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3424,%dummy}, %rd3719;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3425}, %rd3719;
	}
	shf.r.wrap.b32 	%r3426, %r3425, %r3424, 19;
	shf.r.wrap.b32 	%r3427, %r3424, %r3425, 19;
	mov.b64 	%rd3733, {%r3427, %r3426};
	shf.l.wrap.b32 	%r3428, %r3424, %r3425, 3;
	shf.l.wrap.b32 	%r3429, %r3425, %r3424, 3;
	mov.b64 	%rd3734, {%r3429, %r3428};
	shr.u64 	%rd3735, %rd3719, 6;
	xor.b64  	%rd3736, %rd3733, %rd3735;
	xor.b64  	%rd3737, %rd3736, %rd3734;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3430,%dummy}, %rd3190;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3431}, %rd3190;
	}
	shf.r.wrap.b32 	%r3432, %r3431, %r3430, 1;
	shf.r.wrap.b32 	%r3433, %r3430, %r3431, 1;
	mov.b64 	%rd3738, {%r3433, %r3432};
	shf.r.wrap.b32 	%r3434, %r3431, %r3430, 8;
	shf.r.wrap.b32 	%r3435, %r3430, %r3431, 8;
	mov.b64 	%rd3739, {%r3435, %r3434};
	shr.u64 	%rd3740, %rd3190, 7;
	xor.b64  	%rd3741, %rd3738, %rd3740;
	xor.b64  	%rd3742, %rd3741, %rd3739;
	add.s64 	%rd3743, %rd3654, %rd3189;
	add.s64 	%rd3744, %rd3743, %rd3737;
	add.s64 	%rd3745, %rd3744, %rd3742;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3436,%dummy}, %rd3732;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3437}, %rd3732;
	}
	shf.r.wrap.b32 	%r3438, %r3437, %r3436, 19;
	shf.r.wrap.b32 	%r3439, %r3436, %r3437, 19;
	mov.b64 	%rd3746, {%r3439, %r3438};
	shf.l.wrap.b32 	%r3440, %r3436, %r3437, 3;
	shf.l.wrap.b32 	%r3441, %r3437, %r3436, 3;
	mov.b64 	%rd3747, {%r3441, %r3440};
	shr.u64 	%rd3748, %rd3732, 6;
	xor.b64  	%rd3749, %rd3746, %rd3748;
	xor.b64  	%rd3750, %rd3749, %rd3747;
	shf.r.wrap.b32 	%r3442, %r3281, %r3280, 1;
	shf.r.wrap.b32 	%r3443, %r3280, %r3281, 1;
	mov.b64 	%rd3751, {%r3443, %r3442};
	shf.r.wrap.b32 	%r3444, %r3281, %r3280, 8;
	shf.r.wrap.b32 	%r3445, %r3280, %r3281, 8;
	mov.b64 	%rd3752, {%r3445, %r3444};
	shr.u64 	%rd3753, %rd3191, 7;
	xor.b64  	%rd3754, %rd3751, %rd3753;
	xor.b64  	%rd3755, %rd3754, %rd3752;
	add.s64 	%rd3756, %rd3667, %rd3190;
	add.s64 	%rd3757, %rd3756, %rd3750;
	add.s64 	%rd3758, %rd3757, %rd3755;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3446,%dummy}, %rd3745;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3447}, %rd3745;
	}
	shf.r.wrap.b32 	%r3448, %r3447, %r3446, 19;
	shf.r.wrap.b32 	%r3449, %r3446, %r3447, 19;
	mov.b64 	%rd3759, {%r3449, %r3448};
	shf.l.wrap.b32 	%r3450, %r3446, %r3447, 3;
	shf.l.wrap.b32 	%r3451, %r3447, %r3446, 3;
	mov.b64 	%rd3760, {%r3451, %r3450};
	shr.u64 	%rd3761, %rd3745, 6;
	xor.b64  	%rd3762, %rd3759, %rd3761;
	xor.b64  	%rd3763, %rd3762, %rd3760;
	shf.r.wrap.b32 	%r3452, %r3293, %r3292, 1;
	shf.r.wrap.b32 	%r3453, %r3292, %r3293, 1;
	mov.b64 	%rd3764, {%r3453, %r3452};
	shf.r.wrap.b32 	%r3454, %r3293, %r3292, 8;
	shf.r.wrap.b32 	%r3455, %r3292, %r3293, 8;
	mov.b64 	%rd3765, {%r3455, %r3454};
	shr.u64 	%rd3766, %rd3192, 7;
	xor.b64  	%rd3767, %rd3764, %rd3766;
	xor.b64  	%rd3768, %rd3767, %rd3765;
	add.s64 	%rd3769, %rd3680, %rd3191;
	add.s64 	%rd3770, %rd3769, %rd3763;
	add.s64 	%rd3771, %rd3770, %rd3768;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3456,%dummy}, %rd3758;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3457}, %rd3758;
	}
	shf.r.wrap.b32 	%r3458, %r3457, %r3456, 19;
	shf.r.wrap.b32 	%r3459, %r3456, %r3457, 19;
	mov.b64 	%rd3772, {%r3459, %r3458};
	shf.l.wrap.b32 	%r3460, %r3456, %r3457, 3;
	shf.l.wrap.b32 	%r3461, %r3457, %r3456, 3;
	mov.b64 	%rd3773, {%r3461, %r3460};
	shr.u64 	%rd3774, %rd3758, 6;
	xor.b64  	%rd3775, %rd3772, %rd3774;
	xor.b64  	%rd3776, %rd3775, %rd3773;
	shf.r.wrap.b32 	%r3462, %r3305, %r3304, 1;
	shf.r.wrap.b32 	%r3463, %r3304, %r3305, 1;
	mov.b64 	%rd3777, {%r3463, %r3462};
	shf.r.wrap.b32 	%r3464, %r3305, %r3304, 8;
	shf.r.wrap.b32 	%r3465, %r3304, %r3305, 8;
	mov.b64 	%rd3778, {%r3465, %r3464};
	shr.u64 	%rd3779, %rd3589, 7;
	xor.b64  	%rd3780, %rd3777, %rd3779;
	xor.b64  	%rd3781, %rd3780, %rd3778;
	add.s64 	%rd3782, %rd3693, %rd3192;
	add.s64 	%rd3783, %rd3782, %rd3776;
	add.s64 	%rd3784, %rd3783, %rd3781;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3466,%dummy}, %rd3565;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3467}, %rd3565;
	}
	shf.r.wrap.b32 	%r3468, %r3467, %r3466, 14;
	shf.r.wrap.b32 	%r3469, %r3466, %r3467, 14;
	mov.b64 	%rd3785, {%r3469, %r3468};
	shf.r.wrap.b32 	%r3470, %r3467, %r3466, 18;
	shf.r.wrap.b32 	%r3471, %r3466, %r3467, 18;
	mov.b64 	%rd3786, {%r3471, %r3470};
	xor.b64  	%rd3787, %rd3786, %rd3785;
	shf.l.wrap.b32 	%r3472, %r3466, %r3467, 23;
	shf.l.wrap.b32 	%r3473, %r3467, %r3466, 23;
	mov.b64 	%rd3788, {%r3473, %r3472};
	xor.b64  	%rd3789, %rd3787, %rd3788;
	xor.b64  	%rd3790, %rd3541, %rd3517;
	and.b64  	%rd3791, %rd3790, %rd3565;
	xor.b64  	%rd3792, %rd3791, %rd3517;
	add.s64 	%rd3793, %rd3792, %rd3493;
	add.s64 	%rd3794, %rd3793, %rd3589;
	add.s64 	%rd3795, %rd3794, %rd8928;
	add.s64 	%rd3796, %rd3795, %rd3789;
	add.s64 	%rd3797, %rd3796, %rd3504;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3474,%dummy}, %rd3576;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3475}, %rd3576;
	}
	shf.r.wrap.b32 	%r3476, %r3475, %r3474, 28;
	shf.r.wrap.b32 	%r3477, %r3474, %r3475, 28;
	mov.b64 	%rd3798, {%r3477, %r3476};
	shf.l.wrap.b32 	%r3478, %r3474, %r3475, 30;
	shf.l.wrap.b32 	%r3479, %r3475, %r3474, 30;
	mov.b64 	%rd3799, {%r3479, %r3478};
	xor.b64  	%rd3800, %rd3799, %rd3798;
	shf.l.wrap.b32 	%r3480, %r3474, %r3475, 25;
	shf.l.wrap.b32 	%r3481, %r3475, %r3474, 25;
	mov.b64 	%rd3801, {%r3481, %r3480};
	xor.b64  	%rd3802, %rd3800, %rd3801;
	xor.b64  	%rd3803, %rd3576, %rd3528;
	xor.b64  	%rd3804, %rd3576, %rd3552;
	and.b64  	%rd3805, %rd3804, %rd3803;
	xor.b64  	%rd3806, %rd3805, %rd3576;
	add.s64 	%rd3807, %rd3796, %rd3806;
	add.s64 	%rd3808, %rd3807, %rd3802;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3482,%dummy}, %rd3797;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3483}, %rd3797;
	}
	shf.r.wrap.b32 	%r3484, %r3483, %r3482, 14;
	shf.r.wrap.b32 	%r3485, %r3482, %r3483, 14;
	mov.b64 	%rd3809, {%r3485, %r3484};
	shf.r.wrap.b32 	%r3486, %r3483, %r3482, 18;
	shf.r.wrap.b32 	%r3487, %r3482, %r3483, 18;
	mov.b64 	%rd3810, {%r3487, %r3486};
	xor.b64  	%rd3811, %rd3810, %rd3809;
	shf.l.wrap.b32 	%r3488, %r3482, %r3483, 23;
	shf.l.wrap.b32 	%r3489, %r3483, %r3482, 23;
	mov.b64 	%rd3812, {%r3489, %r3488};
	xor.b64  	%rd3813, %rd3811, %rd3812;
	xor.b64  	%rd3814, %rd3565, %rd3541;
	and.b64  	%rd3815, %rd3797, %rd3814;
	xor.b64  	%rd3816, %rd3815, %rd3541;
	add.s64 	%rd3817, %rd3602, %rd3517;
	add.s64 	%rd3818, %rd3817, %rd8927;
	add.s64 	%rd3819, %rd3818, %rd3816;
	add.s64 	%rd3820, %rd3819, %rd3813;
	add.s64 	%rd3821, %rd3820, %rd3528;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3490,%dummy}, %rd3808;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3491}, %rd3808;
	}
	shf.r.wrap.b32 	%r3492, %r3491, %r3490, 28;
	shf.r.wrap.b32 	%r3493, %r3490, %r3491, 28;
	mov.b64 	%rd3822, {%r3493, %r3492};
	shf.l.wrap.b32 	%r3494, %r3490, %r3491, 30;
	shf.l.wrap.b32 	%r3495, %r3491, %r3490, 30;
	mov.b64 	%rd3823, {%r3495, %r3494};
	xor.b64  	%rd3824, %rd3823, %rd3822;
	shf.l.wrap.b32 	%r3496, %r3490, %r3491, 25;
	shf.l.wrap.b32 	%r3497, %r3491, %r3490, 25;
	mov.b64 	%rd3825, {%r3497, %r3496};
	xor.b64  	%rd3826, %rd3824, %rd3825;
	xor.b64  	%rd3827, %rd3808, %rd3552;
	xor.b64  	%rd3828, %rd3808, %rd3576;
	and.b64  	%rd3829, %rd3828, %rd3827;
	xor.b64  	%rd3830, %rd3829, %rd3808;
	add.s64 	%rd3831, %rd3820, %rd3830;
	add.s64 	%rd3832, %rd3831, %rd3826;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3498,%dummy}, %rd3821;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3499}, %rd3821;
	}
	shf.r.wrap.b32 	%r3500, %r3499, %r3498, 14;
	shf.r.wrap.b32 	%r3501, %r3498, %r3499, 14;
	mov.b64 	%rd3833, {%r3501, %r3500};
	shf.r.wrap.b32 	%r3502, %r3499, %r3498, 18;
	shf.r.wrap.b32 	%r3503, %r3498, %r3499, 18;
	mov.b64 	%rd3834, {%r3503, %r3502};
	xor.b64  	%rd3835, %rd3834, %rd3833;
	shf.l.wrap.b32 	%r3504, %r3498, %r3499, 23;
	shf.l.wrap.b32 	%r3505, %r3499, %r3498, 23;
	mov.b64 	%rd3836, {%r3505, %r3504};
	xor.b64  	%rd3837, %rd3835, %rd3836;
	xor.b64  	%rd3838, %rd3797, %rd3565;
	and.b64  	%rd3839, %rd3821, %rd3838;
	xor.b64  	%rd3840, %rd3839, %rd3565;
	add.s64 	%rd3841, %rd3615, %rd3541;
	add.s64 	%rd3842, %rd3841, %rd8926;
	add.s64 	%rd3843, %rd3842, %rd3840;
	add.s64 	%rd3844, %rd3843, %rd3837;
	add.s64 	%rd3845, %rd3844, %rd3552;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3506,%dummy}, %rd3832;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3507}, %rd3832;
	}
	shf.r.wrap.b32 	%r3508, %r3507, %r3506, 28;
	shf.r.wrap.b32 	%r3509, %r3506, %r3507, 28;
	mov.b64 	%rd3846, {%r3509, %r3508};
	shf.l.wrap.b32 	%r3510, %r3506, %r3507, 30;
	shf.l.wrap.b32 	%r3511, %r3507, %r3506, 30;
	mov.b64 	%rd3847, {%r3511, %r3510};
	xor.b64  	%rd3848, %rd3847, %rd3846;
	shf.l.wrap.b32 	%r3512, %r3506, %r3507, 25;
	shf.l.wrap.b32 	%r3513, %r3507, %r3506, 25;
	mov.b64 	%rd3849, {%r3513, %r3512};
	xor.b64  	%rd3850, %rd3848, %rd3849;
	xor.b64  	%rd3851, %rd3832, %rd3576;
	xor.b64  	%rd3852, %rd3832, %rd3808;
	and.b64  	%rd3853, %rd3852, %rd3851;
	xor.b64  	%rd3854, %rd3853, %rd3832;
	add.s64 	%rd3855, %rd3844, %rd3854;
	add.s64 	%rd3856, %rd3855, %rd3850;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3514,%dummy}, %rd3845;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3515}, %rd3845;
	}
	shf.r.wrap.b32 	%r3516, %r3515, %r3514, 14;
	shf.r.wrap.b32 	%r3517, %r3514, %r3515, 14;
	mov.b64 	%rd3857, {%r3517, %r3516};
	shf.r.wrap.b32 	%r3518, %r3515, %r3514, 18;
	shf.r.wrap.b32 	%r3519, %r3514, %r3515, 18;
	mov.b64 	%rd3858, {%r3519, %r3518};
	xor.b64  	%rd3859, %rd3858, %rd3857;
	shf.l.wrap.b32 	%r3520, %r3514, %r3515, 23;
	shf.l.wrap.b32 	%r3521, %r3515, %r3514, 23;
	mov.b64 	%rd3860, {%r3521, %r3520};
	xor.b64  	%rd3861, %rd3859, %rd3860;
	xor.b64  	%rd3862, %rd3821, %rd3797;
	and.b64  	%rd3863, %rd3845, %rd3862;
	xor.b64  	%rd3864, %rd3863, %rd3797;
	add.s64 	%rd3865, %rd3628, %rd3565;
	add.s64 	%rd3866, %rd3865, %rd8925;
	add.s64 	%rd3867, %rd3866, %rd3864;
	add.s64 	%rd3868, %rd3867, %rd3861;
	add.s64 	%rd3869, %rd3868, %rd3576;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3522,%dummy}, %rd3856;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3523}, %rd3856;
	}
	shf.r.wrap.b32 	%r3524, %r3523, %r3522, 28;
	shf.r.wrap.b32 	%r3525, %r3522, %r3523, 28;
	mov.b64 	%rd3870, {%r3525, %r3524};
	shf.l.wrap.b32 	%r3526, %r3522, %r3523, 30;
	shf.l.wrap.b32 	%r3527, %r3523, %r3522, 30;
	mov.b64 	%rd3871, {%r3527, %r3526};
	xor.b64  	%rd3872, %rd3871, %rd3870;
	shf.l.wrap.b32 	%r3528, %r3522, %r3523, 25;
	shf.l.wrap.b32 	%r3529, %r3523, %r3522, 25;
	mov.b64 	%rd3873, {%r3529, %r3528};
	xor.b64  	%rd3874, %rd3872, %rd3873;
	xor.b64  	%rd3875, %rd3856, %rd3808;
	xor.b64  	%rd3876, %rd3856, %rd3832;
	and.b64  	%rd3877, %rd3876, %rd3875;
	xor.b64  	%rd3878, %rd3877, %rd3856;
	add.s64 	%rd3879, %rd3868, %rd3878;
	add.s64 	%rd3880, %rd3879, %rd3874;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3530,%dummy}, %rd3869;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3531}, %rd3869;
	}
	shf.r.wrap.b32 	%r3532, %r3531, %r3530, 14;
	shf.r.wrap.b32 	%r3533, %r3530, %r3531, 14;
	mov.b64 	%rd3881, {%r3533, %r3532};
	shf.r.wrap.b32 	%r3534, %r3531, %r3530, 18;
	shf.r.wrap.b32 	%r3535, %r3530, %r3531, 18;
	mov.b64 	%rd3882, {%r3535, %r3534};
	xor.b64  	%rd3883, %rd3882, %rd3881;
	shf.l.wrap.b32 	%r3536, %r3530, %r3531, 23;
	shf.l.wrap.b32 	%r3537, %r3531, %r3530, 23;
	mov.b64 	%rd3884, {%r3537, %r3536};
	xor.b64  	%rd3885, %rd3883, %rd3884;
	xor.b64  	%rd3886, %rd3845, %rd3821;
	and.b64  	%rd3887, %rd3869, %rd3886;
	xor.b64  	%rd3888, %rd3887, %rd3821;
	add.s64 	%rd3889, %rd3797, %rd3641;
	add.s64 	%rd3890, %rd3889, %rd8924;
	add.s64 	%rd3891, %rd3890, %rd3888;
	add.s64 	%rd3892, %rd3891, %rd3885;
	add.s64 	%rd3893, %rd3892, %rd3808;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3538,%dummy}, %rd3880;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3539}, %rd3880;
	}
	shf.r.wrap.b32 	%r3540, %r3539, %r3538, 28;
	shf.r.wrap.b32 	%r3541, %r3538, %r3539, 28;
	mov.b64 	%rd3894, {%r3541, %r3540};
	shf.l.wrap.b32 	%r3542, %r3538, %r3539, 30;
	shf.l.wrap.b32 	%r3543, %r3539, %r3538, 30;
	mov.b64 	%rd3895, {%r3543, %r3542};
	xor.b64  	%rd3896, %rd3895, %rd3894;
	shf.l.wrap.b32 	%r3544, %r3538, %r3539, 25;
	shf.l.wrap.b32 	%r3545, %r3539, %r3538, 25;
	mov.b64 	%rd3897, {%r3545, %r3544};
	xor.b64  	%rd3898, %rd3896, %rd3897;
	xor.b64  	%rd3899, %rd3880, %rd3832;
	xor.b64  	%rd3900, %rd3880, %rd3856;
	and.b64  	%rd3901, %rd3900, %rd3899;
	xor.b64  	%rd3902, %rd3901, %rd3880;
	add.s64 	%rd3903, %rd3892, %rd3902;
	add.s64 	%rd3904, %rd3903, %rd3898;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3546,%dummy}, %rd3893;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3547}, %rd3893;
	}
	shf.r.wrap.b32 	%r3548, %r3547, %r3546, 14;
	shf.r.wrap.b32 	%r3549, %r3546, %r3547, 14;
	mov.b64 	%rd3905, {%r3549, %r3548};
	shf.r.wrap.b32 	%r3550, %r3547, %r3546, 18;
	shf.r.wrap.b32 	%r3551, %r3546, %r3547, 18;
	mov.b64 	%rd3906, {%r3551, %r3550};
	xor.b64  	%rd3907, %rd3906, %rd3905;
	shf.l.wrap.b32 	%r3552, %r3546, %r3547, 23;
	shf.l.wrap.b32 	%r3553, %r3547, %r3546, 23;
	mov.b64 	%rd3908, {%r3553, %r3552};
	xor.b64  	%rd3909, %rd3907, %rd3908;
	xor.b64  	%rd3910, %rd3869, %rd3845;
	and.b64  	%rd3911, %rd3893, %rd3910;
	xor.b64  	%rd3912, %rd3911, %rd3845;
	add.s64 	%rd3913, %rd3821, %rd3654;
	add.s64 	%rd3914, %rd3913, %rd8923;
	add.s64 	%rd3915, %rd3914, %rd3912;
	add.s64 	%rd3916, %rd3915, %rd3909;
	add.s64 	%rd3917, %rd3916, %rd3832;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3554,%dummy}, %rd3904;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3555}, %rd3904;
	}
	shf.r.wrap.b32 	%r3556, %r3555, %r3554, 28;
	shf.r.wrap.b32 	%r3557, %r3554, %r3555, 28;
	mov.b64 	%rd3918, {%r3557, %r3556};
	shf.l.wrap.b32 	%r3558, %r3554, %r3555, 30;
	shf.l.wrap.b32 	%r3559, %r3555, %r3554, 30;
	mov.b64 	%rd3919, {%r3559, %r3558};
	xor.b64  	%rd3920, %rd3919, %rd3918;
	shf.l.wrap.b32 	%r3560, %r3554, %r3555, 25;
	shf.l.wrap.b32 	%r3561, %r3555, %r3554, 25;
	mov.b64 	%rd3921, {%r3561, %r3560};
	xor.b64  	%rd3922, %rd3920, %rd3921;
	xor.b64  	%rd3923, %rd3904, %rd3856;
	xor.b64  	%rd3924, %rd3904, %rd3880;
	and.b64  	%rd3925, %rd3924, %rd3923;
	xor.b64  	%rd3926, %rd3925, %rd3904;
	add.s64 	%rd3927, %rd3916, %rd3926;
	add.s64 	%rd3928, %rd3927, %rd3922;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3562,%dummy}, %rd3917;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3563}, %rd3917;
	}
	shf.r.wrap.b32 	%r3564, %r3563, %r3562, 14;
	shf.r.wrap.b32 	%r3565, %r3562, %r3563, 14;
	mov.b64 	%rd3929, {%r3565, %r3564};
	shf.r.wrap.b32 	%r3566, %r3563, %r3562, 18;
	shf.r.wrap.b32 	%r3567, %r3562, %r3563, 18;
	mov.b64 	%rd3930, {%r3567, %r3566};
	xor.b64  	%rd3931, %rd3930, %rd3929;
	shf.l.wrap.b32 	%r3568, %r3562, %r3563, 23;
	shf.l.wrap.b32 	%r3569, %r3563, %r3562, 23;
	mov.b64 	%rd3932, {%r3569, %r3568};
	xor.b64  	%rd3933, %rd3931, %rd3932;
	xor.b64  	%rd3934, %rd3893, %rd3869;
	and.b64  	%rd3935, %rd3917, %rd3934;
	xor.b64  	%rd3936, %rd3935, %rd3869;
	add.s64 	%rd3937, %rd3845, %rd3667;
	add.s64 	%rd3938, %rd3937, %rd8922;
	add.s64 	%rd3939, %rd3938, %rd3936;
	add.s64 	%rd3940, %rd3939, %rd3933;
	add.s64 	%rd3941, %rd3940, %rd3856;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3570,%dummy}, %rd3928;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3571}, %rd3928;
	}
	shf.r.wrap.b32 	%r3572, %r3571, %r3570, 28;
	shf.r.wrap.b32 	%r3573, %r3570, %r3571, 28;
	mov.b64 	%rd3942, {%r3573, %r3572};
	shf.l.wrap.b32 	%r3574, %r3570, %r3571, 30;
	shf.l.wrap.b32 	%r3575, %r3571, %r3570, 30;
	mov.b64 	%rd3943, {%r3575, %r3574};
	xor.b64  	%rd3944, %rd3943, %rd3942;
	shf.l.wrap.b32 	%r3576, %r3570, %r3571, 25;
	shf.l.wrap.b32 	%r3577, %r3571, %r3570, 25;
	mov.b64 	%rd3945, {%r3577, %r3576};
	xor.b64  	%rd3946, %rd3944, %rd3945;
	xor.b64  	%rd3947, %rd3928, %rd3880;
	xor.b64  	%rd3948, %rd3928, %rd3904;
	and.b64  	%rd3949, %rd3948, %rd3947;
	xor.b64  	%rd3950, %rd3949, %rd3928;
	add.s64 	%rd3951, %rd3940, %rd3950;
	add.s64 	%rd3952, %rd3951, %rd3946;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3578,%dummy}, %rd3941;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3579}, %rd3941;
	}
	shf.r.wrap.b32 	%r3580, %r3579, %r3578, 14;
	shf.r.wrap.b32 	%r3581, %r3578, %r3579, 14;
	mov.b64 	%rd3953, {%r3581, %r3580};
	shf.r.wrap.b32 	%r3582, %r3579, %r3578, 18;
	shf.r.wrap.b32 	%r3583, %r3578, %r3579, 18;
	mov.b64 	%rd3954, {%r3583, %r3582};
	xor.b64  	%rd3955, %rd3954, %rd3953;
	shf.l.wrap.b32 	%r3584, %r3578, %r3579, 23;
	shf.l.wrap.b32 	%r3585, %r3579, %r3578, 23;
	mov.b64 	%rd3956, {%r3585, %r3584};
	xor.b64  	%rd3957, %rd3955, %rd3956;
	xor.b64  	%rd3958, %rd3917, %rd3893;
	and.b64  	%rd3959, %rd3941, %rd3958;
	xor.b64  	%rd3960, %rd3959, %rd3893;
	add.s64 	%rd3961, %rd3869, %rd3680;
	add.s64 	%rd3962, %rd3961, %rd8921;
	add.s64 	%rd3963, %rd3962, %rd3960;
	add.s64 	%rd3964, %rd3963, %rd3957;
	add.s64 	%rd3965, %rd3964, %rd3880;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3586,%dummy}, %rd3952;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3587}, %rd3952;
	}
	shf.r.wrap.b32 	%r3588, %r3587, %r3586, 28;
	shf.r.wrap.b32 	%r3589, %r3586, %r3587, 28;
	mov.b64 	%rd3966, {%r3589, %r3588};
	shf.l.wrap.b32 	%r3590, %r3586, %r3587, 30;
	shf.l.wrap.b32 	%r3591, %r3587, %r3586, 30;
	mov.b64 	%rd3967, {%r3591, %r3590};
	xor.b64  	%rd3968, %rd3967, %rd3966;
	shf.l.wrap.b32 	%r3592, %r3586, %r3587, 25;
	shf.l.wrap.b32 	%r3593, %r3587, %r3586, 25;
	mov.b64 	%rd3969, {%r3593, %r3592};
	xor.b64  	%rd3970, %rd3968, %rd3969;
	xor.b64  	%rd3971, %rd3952, %rd3904;
	xor.b64  	%rd3972, %rd3952, %rd3928;
	and.b64  	%rd3973, %rd3972, %rd3971;
	xor.b64  	%rd3974, %rd3973, %rd3952;
	add.s64 	%rd3975, %rd3964, %rd3974;
	add.s64 	%rd3976, %rd3975, %rd3970;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3594,%dummy}, %rd3965;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3595}, %rd3965;
	}
	shf.r.wrap.b32 	%r3596, %r3595, %r3594, 14;
	shf.r.wrap.b32 	%r3597, %r3594, %r3595, 14;
	mov.b64 	%rd3977, {%r3597, %r3596};
	shf.r.wrap.b32 	%r3598, %r3595, %r3594, 18;
	shf.r.wrap.b32 	%r3599, %r3594, %r3595, 18;
	mov.b64 	%rd3978, {%r3599, %r3598};
	xor.b64  	%rd3979, %rd3978, %rd3977;
	shf.l.wrap.b32 	%r3600, %r3594, %r3595, 23;
	shf.l.wrap.b32 	%r3601, %r3595, %r3594, 23;
	mov.b64 	%rd3980, {%r3601, %r3600};
	xor.b64  	%rd3981, %rd3979, %rd3980;
	xor.b64  	%rd3982, %rd3941, %rd3917;
	and.b64  	%rd3983, %rd3965, %rd3982;
	xor.b64  	%rd3984, %rd3983, %rd3917;
	add.s64 	%rd3985, %rd3893, %rd3693;
	add.s64 	%rd3986, %rd3985, %rd8920;
	add.s64 	%rd3987, %rd3986, %rd3984;
	add.s64 	%rd3988, %rd3987, %rd3981;
	add.s64 	%rd3989, %rd3988, %rd3904;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3602,%dummy}, %rd3976;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3603}, %rd3976;
	}
	shf.r.wrap.b32 	%r3604, %r3603, %r3602, 28;
	shf.r.wrap.b32 	%r3605, %r3602, %r3603, 28;
	mov.b64 	%rd3990, {%r3605, %r3604};
	shf.l.wrap.b32 	%r3606, %r3602, %r3603, 30;
	shf.l.wrap.b32 	%r3607, %r3603, %r3602, 30;
	mov.b64 	%rd3991, {%r3607, %r3606};
	xor.b64  	%rd3992, %rd3991, %rd3990;
	shf.l.wrap.b32 	%r3608, %r3602, %r3603, 25;
	shf.l.wrap.b32 	%r3609, %r3603, %r3602, 25;
	mov.b64 	%rd3993, {%r3609, %r3608};
	xor.b64  	%rd3994, %rd3992, %rd3993;
	xor.b64  	%rd3995, %rd3976, %rd3928;
	xor.b64  	%rd3996, %rd3976, %rd3952;
	and.b64  	%rd3997, %rd3996, %rd3995;
	xor.b64  	%rd3998, %rd3997, %rd3976;
	add.s64 	%rd3999, %rd3988, %rd3998;
	add.s64 	%rd4000, %rd3999, %rd3994;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3610,%dummy}, %rd3989;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3611}, %rd3989;
	}
	shf.r.wrap.b32 	%r3612, %r3611, %r3610, 14;
	shf.r.wrap.b32 	%r3613, %r3610, %r3611, 14;
	mov.b64 	%rd4001, {%r3613, %r3612};
	shf.r.wrap.b32 	%r3614, %r3611, %r3610, 18;
	shf.r.wrap.b32 	%r3615, %r3610, %r3611, 18;
	mov.b64 	%rd4002, {%r3615, %r3614};
	xor.b64  	%rd4003, %rd4002, %rd4001;
	shf.l.wrap.b32 	%r3616, %r3610, %r3611, 23;
	shf.l.wrap.b32 	%r3617, %r3611, %r3610, 23;
	mov.b64 	%rd4004, {%r3617, %r3616};
	xor.b64  	%rd4005, %rd4003, %rd4004;
	xor.b64  	%rd4006, %rd3965, %rd3941;
	and.b64  	%rd4007, %rd3989, %rd4006;
	xor.b64  	%rd4008, %rd4007, %rd3941;
	add.s64 	%rd4009, %rd3917, %rd3706;
	add.s64 	%rd4010, %rd4009, %rd8919;
	add.s64 	%rd4011, %rd4010, %rd4008;
	add.s64 	%rd4012, %rd4011, %rd4005;
	add.s64 	%rd4013, %rd4012, %rd3928;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3618,%dummy}, %rd4000;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3619}, %rd4000;
	}
	shf.r.wrap.b32 	%r3620, %r3619, %r3618, 28;
	shf.r.wrap.b32 	%r3621, %r3618, %r3619, 28;
	mov.b64 	%rd4014, {%r3621, %r3620};
	shf.l.wrap.b32 	%r3622, %r3618, %r3619, 30;
	shf.l.wrap.b32 	%r3623, %r3619, %r3618, 30;
	mov.b64 	%rd4015, {%r3623, %r3622};
	xor.b64  	%rd4016, %rd4015, %rd4014;
	shf.l.wrap.b32 	%r3624, %r3618, %r3619, 25;
	shf.l.wrap.b32 	%r3625, %r3619, %r3618, 25;
	mov.b64 	%rd4017, {%r3625, %r3624};
	xor.b64  	%rd4018, %rd4016, %rd4017;
	xor.b64  	%rd4019, %rd4000, %rd3952;
	xor.b64  	%rd4020, %rd4000, %rd3976;
	and.b64  	%rd4021, %rd4020, %rd4019;
	xor.b64  	%rd4022, %rd4021, %rd4000;
	add.s64 	%rd4023, %rd4012, %rd4022;
	add.s64 	%rd4024, %rd4023, %rd4018;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3626,%dummy}, %rd4013;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3627}, %rd4013;
	}
	shf.r.wrap.b32 	%r3628, %r3627, %r3626, 14;
	shf.r.wrap.b32 	%r3629, %r3626, %r3627, 14;
	mov.b64 	%rd4025, {%r3629, %r3628};
	shf.r.wrap.b32 	%r3630, %r3627, %r3626, 18;
	shf.r.wrap.b32 	%r3631, %r3626, %r3627, 18;
	mov.b64 	%rd4026, {%r3631, %r3630};
	xor.b64  	%rd4027, %rd4026, %rd4025;
	shf.l.wrap.b32 	%r3632, %r3626, %r3627, 23;
	shf.l.wrap.b32 	%r3633, %r3627, %r3626, 23;
	mov.b64 	%rd4028, {%r3633, %r3632};
	xor.b64  	%rd4029, %rd4027, %rd4028;
	xor.b64  	%rd4030, %rd3989, %rd3965;
	and.b64  	%rd4031, %rd4013, %rd4030;
	xor.b64  	%rd4032, %rd4031, %rd3965;
	add.s64 	%rd4033, %rd3941, %rd3719;
	add.s64 	%rd4034, %rd4033, %rd8918;
	add.s64 	%rd4035, %rd4034, %rd4032;
	add.s64 	%rd4036, %rd4035, %rd4029;
	add.s64 	%rd4037, %rd4036, %rd3952;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3634,%dummy}, %rd4024;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3635}, %rd4024;
	}
	shf.r.wrap.b32 	%r3636, %r3635, %r3634, 28;
	shf.r.wrap.b32 	%r3637, %r3634, %r3635, 28;
	mov.b64 	%rd4038, {%r3637, %r3636};
	shf.l.wrap.b32 	%r3638, %r3634, %r3635, 30;
	shf.l.wrap.b32 	%r3639, %r3635, %r3634, 30;
	mov.b64 	%rd4039, {%r3639, %r3638};
	xor.b64  	%rd4040, %rd4039, %rd4038;
	shf.l.wrap.b32 	%r3640, %r3634, %r3635, 25;
	shf.l.wrap.b32 	%r3641, %r3635, %r3634, 25;
	mov.b64 	%rd4041, {%r3641, %r3640};
	xor.b64  	%rd4042, %rd4040, %rd4041;
	xor.b64  	%rd4043, %rd4024, %rd3976;
	xor.b64  	%rd4044, %rd4024, %rd4000;
	and.b64  	%rd4045, %rd4044, %rd4043;
	xor.b64  	%rd4046, %rd4045, %rd4024;
	add.s64 	%rd4047, %rd4036, %rd4046;
	add.s64 	%rd4048, %rd4047, %rd4042;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3642,%dummy}, %rd4037;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3643}, %rd4037;
	}
	shf.r.wrap.b32 	%r3644, %r3643, %r3642, 14;
	shf.r.wrap.b32 	%r3645, %r3642, %r3643, 14;
	mov.b64 	%rd4049, {%r3645, %r3644};
	shf.r.wrap.b32 	%r3646, %r3643, %r3642, 18;
	shf.r.wrap.b32 	%r3647, %r3642, %r3643, 18;
	mov.b64 	%rd4050, {%r3647, %r3646};
	xor.b64  	%rd4051, %rd4050, %rd4049;
	shf.l.wrap.b32 	%r3648, %r3642, %r3643, 23;
	shf.l.wrap.b32 	%r3649, %r3643, %r3642, 23;
	mov.b64 	%rd4052, {%r3649, %r3648};
	xor.b64  	%rd4053, %rd4051, %rd4052;
	xor.b64  	%rd4054, %rd4013, %rd3989;
	and.b64  	%rd4055, %rd4037, %rd4054;
	xor.b64  	%rd4056, %rd4055, %rd3989;
	add.s64 	%rd4057, %rd3965, %rd3732;
	add.s64 	%rd4058, %rd4057, %rd8917;
	add.s64 	%rd4059, %rd4058, %rd4056;
	add.s64 	%rd4060, %rd4059, %rd4053;
	add.s64 	%rd4061, %rd4060, %rd3976;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3650,%dummy}, %rd4048;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3651}, %rd4048;
	}
	shf.r.wrap.b32 	%r3652, %r3651, %r3650, 28;
	shf.r.wrap.b32 	%r3653, %r3650, %r3651, 28;
	mov.b64 	%rd4062, {%r3653, %r3652};
	shf.l.wrap.b32 	%r3654, %r3650, %r3651, 30;
	shf.l.wrap.b32 	%r3655, %r3651, %r3650, 30;
	mov.b64 	%rd4063, {%r3655, %r3654};
	xor.b64  	%rd4064, %rd4063, %rd4062;
	shf.l.wrap.b32 	%r3656, %r3650, %r3651, 25;
	shf.l.wrap.b32 	%r3657, %r3651, %r3650, 25;
	mov.b64 	%rd4065, {%r3657, %r3656};
	xor.b64  	%rd4066, %rd4064, %rd4065;
	xor.b64  	%rd4067, %rd4048, %rd4000;
	xor.b64  	%rd4068, %rd4048, %rd4024;
	and.b64  	%rd4069, %rd4068, %rd4067;
	xor.b64  	%rd4070, %rd4069, %rd4048;
	add.s64 	%rd4071, %rd4060, %rd4070;
	add.s64 	%rd4072, %rd4071, %rd4066;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3658,%dummy}, %rd4061;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3659}, %rd4061;
	}
	shf.r.wrap.b32 	%r3660, %r3659, %r3658, 14;
	shf.r.wrap.b32 	%r3661, %r3658, %r3659, 14;
	mov.b64 	%rd4073, {%r3661, %r3660};
	shf.r.wrap.b32 	%r3662, %r3659, %r3658, 18;
	shf.r.wrap.b32 	%r3663, %r3658, %r3659, 18;
	mov.b64 	%rd4074, {%r3663, %r3662};
	xor.b64  	%rd4075, %rd4074, %rd4073;
	shf.l.wrap.b32 	%r3664, %r3658, %r3659, 23;
	shf.l.wrap.b32 	%r3665, %r3659, %r3658, 23;
	mov.b64 	%rd4076, {%r3665, %r3664};
	xor.b64  	%rd4077, %rd4075, %rd4076;
	xor.b64  	%rd4078, %rd4037, %rd4013;
	and.b64  	%rd4079, %rd4061, %rd4078;
	xor.b64  	%rd4080, %rd4079, %rd4013;
	add.s64 	%rd4081, %rd3989, %rd3745;
	add.s64 	%rd4082, %rd4081, %rd8916;
	add.s64 	%rd4083, %rd4082, %rd4080;
	add.s64 	%rd4084, %rd4083, %rd4077;
	add.s64 	%rd4085, %rd4084, %rd4000;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3666,%dummy}, %rd4072;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3667}, %rd4072;
	}
	shf.r.wrap.b32 	%r3668, %r3667, %r3666, 28;
	shf.r.wrap.b32 	%r3669, %r3666, %r3667, 28;
	mov.b64 	%rd4086, {%r3669, %r3668};
	shf.l.wrap.b32 	%r3670, %r3666, %r3667, 30;
	shf.l.wrap.b32 	%r3671, %r3667, %r3666, 30;
	mov.b64 	%rd4087, {%r3671, %r3670};
	xor.b64  	%rd4088, %rd4087, %rd4086;
	shf.l.wrap.b32 	%r3672, %r3666, %r3667, 25;
	shf.l.wrap.b32 	%r3673, %r3667, %r3666, 25;
	mov.b64 	%rd4089, {%r3673, %r3672};
	xor.b64  	%rd4090, %rd4088, %rd4089;
	xor.b64  	%rd4091, %rd4072, %rd4024;
	xor.b64  	%rd4092, %rd4072, %rd4048;
	and.b64  	%rd4093, %rd4092, %rd4091;
	xor.b64  	%rd4094, %rd4093, %rd4072;
	add.s64 	%rd4095, %rd4084, %rd4094;
	add.s64 	%rd4096, %rd4095, %rd4090;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3674,%dummy}, %rd4085;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3675}, %rd4085;
	}
	shf.r.wrap.b32 	%r3676, %r3675, %r3674, 14;
	shf.r.wrap.b32 	%r3677, %r3674, %r3675, 14;
	mov.b64 	%rd4097, {%r3677, %r3676};
	shf.r.wrap.b32 	%r3678, %r3675, %r3674, 18;
	shf.r.wrap.b32 	%r3679, %r3674, %r3675, 18;
	mov.b64 	%rd4098, {%r3679, %r3678};
	xor.b64  	%rd4099, %rd4098, %rd4097;
	shf.l.wrap.b32 	%r3680, %r3674, %r3675, 23;
	shf.l.wrap.b32 	%r3681, %r3675, %r3674, 23;
	mov.b64 	%rd4100, {%r3681, %r3680};
	xor.b64  	%rd4101, %rd4099, %rd4100;
	xor.b64  	%rd4102, %rd4061, %rd4037;
	and.b64  	%rd4103, %rd4085, %rd4102;
	xor.b64  	%rd4104, %rd4103, %rd4037;
	add.s64 	%rd4105, %rd4013, %rd3758;
	add.s64 	%rd4106, %rd4105, %rd8915;
	add.s64 	%rd4107, %rd4106, %rd4104;
	add.s64 	%rd4108, %rd4107, %rd4101;
	add.s64 	%rd4109, %rd4108, %rd4024;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3682,%dummy}, %rd4096;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3683}, %rd4096;
	}
	shf.r.wrap.b32 	%r3684, %r3683, %r3682, 28;
	shf.r.wrap.b32 	%r3685, %r3682, %r3683, 28;
	mov.b64 	%rd4110, {%r3685, %r3684};
	shf.l.wrap.b32 	%r3686, %r3682, %r3683, 30;
	shf.l.wrap.b32 	%r3687, %r3683, %r3682, 30;
	mov.b64 	%rd4111, {%r3687, %r3686};
	xor.b64  	%rd4112, %rd4111, %rd4110;
	shf.l.wrap.b32 	%r3688, %r3682, %r3683, 25;
	shf.l.wrap.b32 	%r3689, %r3683, %r3682, 25;
	mov.b64 	%rd4113, {%r3689, %r3688};
	xor.b64  	%rd4114, %rd4112, %rd4113;
	xor.b64  	%rd4115, %rd4096, %rd4048;
	xor.b64  	%rd4116, %rd4096, %rd4072;
	and.b64  	%rd4117, %rd4116, %rd4115;
	xor.b64  	%rd4118, %rd4117, %rd4096;
	add.s64 	%rd4119, %rd4108, %rd4118;
	add.s64 	%rd4120, %rd4119, %rd4114;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3690,%dummy}, %rd4109;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3691}, %rd4109;
	}
	shf.r.wrap.b32 	%r3692, %r3691, %r3690, 14;
	shf.r.wrap.b32 	%r3693, %r3690, %r3691, 14;
	mov.b64 	%rd4121, {%r3693, %r3692};
	shf.r.wrap.b32 	%r3694, %r3691, %r3690, 18;
	shf.r.wrap.b32 	%r3695, %r3690, %r3691, 18;
	mov.b64 	%rd4122, {%r3695, %r3694};
	xor.b64  	%rd4123, %rd4122, %rd4121;
	shf.l.wrap.b32 	%r3696, %r3690, %r3691, 23;
	shf.l.wrap.b32 	%r3697, %r3691, %r3690, 23;
	mov.b64 	%rd4124, {%r3697, %r3696};
	xor.b64  	%rd4125, %rd4123, %rd4124;
	xor.b64  	%rd4126, %rd4085, %rd4061;
	and.b64  	%rd4127, %rd4109, %rd4126;
	xor.b64  	%rd4128, %rd4127, %rd4061;
	add.s64 	%rd4129, %rd4037, %rd3771;
	add.s64 	%rd4130, %rd4129, %rd8914;
	add.s64 	%rd4131, %rd4130, %rd4128;
	add.s64 	%rd4132, %rd4131, %rd4125;
	add.s64 	%rd4133, %rd4132, %rd4048;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3698,%dummy}, %rd4120;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3699}, %rd4120;
	}
	shf.r.wrap.b32 	%r3700, %r3699, %r3698, 28;
	shf.r.wrap.b32 	%r3701, %r3698, %r3699, 28;
	mov.b64 	%rd4134, {%r3701, %r3700};
	shf.l.wrap.b32 	%r3702, %r3698, %r3699, 30;
	shf.l.wrap.b32 	%r3703, %r3699, %r3698, 30;
	mov.b64 	%rd4135, {%r3703, %r3702};
	xor.b64  	%rd4136, %rd4135, %rd4134;
	shf.l.wrap.b32 	%r3704, %r3698, %r3699, 25;
	shf.l.wrap.b32 	%r3705, %r3699, %r3698, 25;
	mov.b64 	%rd4137, {%r3705, %r3704};
	xor.b64  	%rd4138, %rd4136, %rd4137;
	xor.b64  	%rd4139, %rd4120, %rd4072;
	xor.b64  	%rd4140, %rd4120, %rd4096;
	and.b64  	%rd4141, %rd4140, %rd4139;
	xor.b64  	%rd4142, %rd4141, %rd4120;
	add.s64 	%rd4143, %rd4132, %rd4142;
	add.s64 	%rd4144, %rd4143, %rd4138;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3706,%dummy}, %rd4133;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3707}, %rd4133;
	}
	shf.r.wrap.b32 	%r3708, %r3707, %r3706, 14;
	shf.r.wrap.b32 	%r3709, %r3706, %r3707, 14;
	mov.b64 	%rd4145, {%r3709, %r3708};
	shf.r.wrap.b32 	%r3710, %r3707, %r3706, 18;
	shf.r.wrap.b32 	%r3711, %r3706, %r3707, 18;
	mov.b64 	%rd4146, {%r3711, %r3710};
	xor.b64  	%rd4147, %rd4146, %rd4145;
	shf.l.wrap.b32 	%r3712, %r3706, %r3707, 23;
	shf.l.wrap.b32 	%r3713, %r3707, %r3706, 23;
	mov.b64 	%rd4148, {%r3713, %r3712};
	xor.b64  	%rd4149, %rd4147, %rd4148;
	xor.b64  	%rd4150, %rd4109, %rd4085;
	and.b64  	%rd4151, %rd4133, %rd4150;
	xor.b64  	%rd4152, %rd4151, %rd4085;
	add.s64 	%rd4153, %rd4061, %rd3784;
	add.s64 	%rd4154, %rd4153, %rd8913;
	add.s64 	%rd4155, %rd4154, %rd4152;
	add.s64 	%rd4156, %rd4155, %rd4149;
	add.s64 	%rd4157, %rd4156, %rd4072;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3714,%dummy}, %rd4144;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3715}, %rd4144;
	}
	shf.r.wrap.b32 	%r3716, %r3715, %r3714, 28;
	shf.r.wrap.b32 	%r3717, %r3714, %r3715, 28;
	mov.b64 	%rd4158, {%r3717, %r3716};
	shf.l.wrap.b32 	%r3718, %r3714, %r3715, 30;
	shf.l.wrap.b32 	%r3719, %r3715, %r3714, 30;
	mov.b64 	%rd4159, {%r3719, %r3718};
	xor.b64  	%rd4160, %rd4159, %rd4158;
	shf.l.wrap.b32 	%r3720, %r3714, %r3715, 25;
	shf.l.wrap.b32 	%r3721, %r3715, %r3714, 25;
	mov.b64 	%rd4161, {%r3721, %r3720};
	xor.b64  	%rd4162, %rd4160, %rd4161;
	xor.b64  	%rd4163, %rd4144, %rd4096;
	xor.b64  	%rd4164, %rd4144, %rd4120;
	and.b64  	%rd4165, %rd4164, %rd4163;
	xor.b64  	%rd4166, %rd4165, %rd4144;
	add.s64 	%rd4167, %rd4156, %rd4166;
	add.s64 	%rd4168, %rd4167, %rd4162;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3722,%dummy}, %rd3771;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3723}, %rd3771;
	}
	shf.r.wrap.b32 	%r3724, %r3723, %r3722, 19;
	shf.r.wrap.b32 	%r3725, %r3722, %r3723, 19;
	mov.b64 	%rd4169, {%r3725, %r3724};
	shf.l.wrap.b32 	%r3726, %r3722, %r3723, 3;
	shf.l.wrap.b32 	%r3727, %r3723, %r3722, 3;
	mov.b64 	%rd4170, {%r3727, %r3726};
	shr.u64 	%rd4171, %rd3771, 6;
	xor.b64  	%rd4172, %rd4169, %rd4171;
	xor.b64  	%rd4173, %rd4172, %rd4170;
	shf.r.wrap.b32 	%r3728, %r3317, %r3316, 1;
	shf.r.wrap.b32 	%r3729, %r3316, %r3317, 1;
	mov.b64 	%rd4174, {%r3729, %r3728};
	shf.r.wrap.b32 	%r3730, %r3317, %r3316, 8;
	shf.r.wrap.b32 	%r3731, %r3316, %r3317, 8;
	mov.b64 	%rd4175, {%r3731, %r3730};
	shr.u64 	%rd4176, %rd3602, 7;
	xor.b64  	%rd4177, %rd4174, %rd4176;
	xor.b64  	%rd4178, %rd4177, %rd4175;
	add.s64 	%rd4179, %rd3706, %rd3589;
	add.s64 	%rd4180, %rd4179, %rd4173;
	add.s64 	%rd4181, %rd4180, %rd4178;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3732,%dummy}, %rd3784;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3733}, %rd3784;
	}
	shf.r.wrap.b32 	%r3734, %r3733, %r3732, 19;
	shf.r.wrap.b32 	%r3735, %r3732, %r3733, 19;
	mov.b64 	%rd4182, {%r3735, %r3734};
	shf.l.wrap.b32 	%r3736, %r3732, %r3733, 3;
	shf.l.wrap.b32 	%r3737, %r3733, %r3732, 3;
	mov.b64 	%rd4183, {%r3737, %r3736};
	shr.u64 	%rd4184, %rd3784, 6;
	xor.b64  	%rd4185, %rd4182, %rd4184;
	xor.b64  	%rd4186, %rd4185, %rd4183;
	shf.r.wrap.b32 	%r3738, %r3329, %r3328, 1;
	shf.r.wrap.b32 	%r3739, %r3328, %r3329, 1;
	mov.b64 	%rd4187, {%r3739, %r3738};
	shf.r.wrap.b32 	%r3740, %r3329, %r3328, 8;
	shf.r.wrap.b32 	%r3741, %r3328, %r3329, 8;
	mov.b64 	%rd4188, {%r3741, %r3740};
	shr.u64 	%rd4189, %rd3615, 7;
	xor.b64  	%rd4190, %rd4187, %rd4189;
	xor.b64  	%rd4191, %rd4190, %rd4188;
	add.s64 	%rd4192, %rd3719, %rd3602;
	add.s64 	%rd4193, %rd4192, %rd4186;
	add.s64 	%rd4194, %rd4193, %rd4191;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3742,%dummy}, %rd4181;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3743}, %rd4181;
	}
	shf.r.wrap.b32 	%r3744, %r3743, %r3742, 19;
	shf.r.wrap.b32 	%r3745, %r3742, %r3743, 19;
	mov.b64 	%rd4195, {%r3745, %r3744};
	shf.l.wrap.b32 	%r3746, %r3742, %r3743, 3;
	shf.l.wrap.b32 	%r3747, %r3743, %r3742, 3;
	mov.b64 	%rd4196, {%r3747, %r3746};
	shr.u64 	%rd4197, %rd4181, 6;
	xor.b64  	%rd4198, %rd4195, %rd4197;
	xor.b64  	%rd4199, %rd4198, %rd4196;
	shf.r.wrap.b32 	%r3748, %r3341, %r3340, 1;
	shf.r.wrap.b32 	%r3749, %r3340, %r3341, 1;
	mov.b64 	%rd4200, {%r3749, %r3748};
	shf.r.wrap.b32 	%r3750, %r3341, %r3340, 8;
	shf.r.wrap.b32 	%r3751, %r3340, %r3341, 8;
	mov.b64 	%rd4201, {%r3751, %r3750};
	shr.u64 	%rd4202, %rd3628, 7;
	xor.b64  	%rd4203, %rd4200, %rd4202;
	xor.b64  	%rd4204, %rd4203, %rd4201;
	add.s64 	%rd4205, %rd3732, %rd3615;
	add.s64 	%rd4206, %rd4205, %rd4199;
	add.s64 	%rd4207, %rd4206, %rd4204;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3752,%dummy}, %rd4194;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3753}, %rd4194;
	}
	shf.r.wrap.b32 	%r3754, %r3753, %r3752, 19;
	shf.r.wrap.b32 	%r3755, %r3752, %r3753, 19;
	mov.b64 	%rd4208, {%r3755, %r3754};
	shf.l.wrap.b32 	%r3756, %r3752, %r3753, 3;
	shf.l.wrap.b32 	%r3757, %r3753, %r3752, 3;
	mov.b64 	%rd4209, {%r3757, %r3756};
	shr.u64 	%rd4210, %rd4194, 6;
	xor.b64  	%rd4211, %rd4208, %rd4210;
	xor.b64  	%rd4212, %rd4211, %rd4209;
	shf.r.wrap.b32 	%r3758, %r3353, %r3352, 1;
	shf.r.wrap.b32 	%r3759, %r3352, %r3353, 1;
	mov.b64 	%rd4213, {%r3759, %r3758};
	shf.r.wrap.b32 	%r3760, %r3353, %r3352, 8;
	shf.r.wrap.b32 	%r3761, %r3352, %r3353, 8;
	mov.b64 	%rd4214, {%r3761, %r3760};
	shr.u64 	%rd4215, %rd3641, 7;
	xor.b64  	%rd4216, %rd4213, %rd4215;
	xor.b64  	%rd4217, %rd4216, %rd4214;
	add.s64 	%rd4218, %rd3745, %rd3628;
	add.s64 	%rd4219, %rd4218, %rd4212;
	add.s64 	%rd4220, %rd4219, %rd4217;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3762,%dummy}, %rd4207;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3763}, %rd4207;
	}
	shf.r.wrap.b32 	%r3764, %r3763, %r3762, 19;
	shf.r.wrap.b32 	%r3765, %r3762, %r3763, 19;
	mov.b64 	%rd4221, {%r3765, %r3764};
	shf.l.wrap.b32 	%r3766, %r3762, %r3763, 3;
	shf.l.wrap.b32 	%r3767, %r3763, %r3762, 3;
	mov.b64 	%rd4222, {%r3767, %r3766};
	shr.u64 	%rd4223, %rd4207, 6;
	xor.b64  	%rd4224, %rd4221, %rd4223;
	xor.b64  	%rd4225, %rd4224, %rd4222;
	shf.r.wrap.b32 	%r3768, %r3365, %r3364, 1;
	shf.r.wrap.b32 	%r3769, %r3364, %r3365, 1;
	mov.b64 	%rd4226, {%r3769, %r3768};
	shf.r.wrap.b32 	%r3770, %r3365, %r3364, 8;
	shf.r.wrap.b32 	%r3771, %r3364, %r3365, 8;
	mov.b64 	%rd4227, {%r3771, %r3770};
	shr.u64 	%rd4228, %rd3654, 7;
	xor.b64  	%rd4229, %rd4226, %rd4228;
	xor.b64  	%rd4230, %rd4229, %rd4227;
	add.s64 	%rd4231, %rd3758, %rd3641;
	add.s64 	%rd4232, %rd4231, %rd4225;
	add.s64 	%rd4233, %rd4232, %rd4230;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3772,%dummy}, %rd4220;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3773}, %rd4220;
	}
	shf.r.wrap.b32 	%r3774, %r3773, %r3772, 19;
	shf.r.wrap.b32 	%r3775, %r3772, %r3773, 19;
	mov.b64 	%rd4234, {%r3775, %r3774};
	shf.l.wrap.b32 	%r3776, %r3772, %r3773, 3;
	shf.l.wrap.b32 	%r3777, %r3773, %r3772, 3;
	mov.b64 	%rd4235, {%r3777, %r3776};
	shr.u64 	%rd4236, %rd4220, 6;
	xor.b64  	%rd4237, %rd4234, %rd4236;
	xor.b64  	%rd4238, %rd4237, %rd4235;
	shf.r.wrap.b32 	%r3778, %r3377, %r3376, 1;
	shf.r.wrap.b32 	%r3779, %r3376, %r3377, 1;
	mov.b64 	%rd4239, {%r3779, %r3778};
	shf.r.wrap.b32 	%r3780, %r3377, %r3376, 8;
	shf.r.wrap.b32 	%r3781, %r3376, %r3377, 8;
	mov.b64 	%rd4240, {%r3781, %r3780};
	shr.u64 	%rd4241, %rd3667, 7;
	xor.b64  	%rd4242, %rd4239, %rd4241;
	xor.b64  	%rd4243, %rd4242, %rd4240;
	add.s64 	%rd4244, %rd3771, %rd3654;
	add.s64 	%rd4245, %rd4244, %rd4238;
	add.s64 	%rd4246, %rd4245, %rd4243;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3782,%dummy}, %rd4233;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3783}, %rd4233;
	}
	shf.r.wrap.b32 	%r3784, %r3783, %r3782, 19;
	shf.r.wrap.b32 	%r3785, %r3782, %r3783, 19;
	mov.b64 	%rd4247, {%r3785, %r3784};
	shf.l.wrap.b32 	%r3786, %r3782, %r3783, 3;
	shf.l.wrap.b32 	%r3787, %r3783, %r3782, 3;
	mov.b64 	%rd4248, {%r3787, %r3786};
	shr.u64 	%rd4249, %rd4233, 6;
	xor.b64  	%rd4250, %rd4247, %rd4249;
	xor.b64  	%rd4251, %rd4250, %rd4248;
	shf.r.wrap.b32 	%r3788, %r3389, %r3388, 1;
	shf.r.wrap.b32 	%r3789, %r3388, %r3389, 1;
	mov.b64 	%rd4252, {%r3789, %r3788};
	shf.r.wrap.b32 	%r3790, %r3389, %r3388, 8;
	shf.r.wrap.b32 	%r3791, %r3388, %r3389, 8;
	mov.b64 	%rd4253, {%r3791, %r3790};
	shr.u64 	%rd4254, %rd3680, 7;
	xor.b64  	%rd4255, %rd4252, %rd4254;
	xor.b64  	%rd4256, %rd4255, %rd4253;
	add.s64 	%rd4257, %rd3784, %rd3667;
	add.s64 	%rd4258, %rd4257, %rd4251;
	add.s64 	%rd4259, %rd4258, %rd4256;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3792,%dummy}, %rd4246;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3793}, %rd4246;
	}
	shf.r.wrap.b32 	%r3794, %r3793, %r3792, 19;
	shf.r.wrap.b32 	%r3795, %r3792, %r3793, 19;
	mov.b64 	%rd4260, {%r3795, %r3794};
	shf.l.wrap.b32 	%r3796, %r3792, %r3793, 3;
	shf.l.wrap.b32 	%r3797, %r3793, %r3792, 3;
	mov.b64 	%rd4261, {%r3797, %r3796};
	shr.u64 	%rd4262, %rd4246, 6;
	xor.b64  	%rd4263, %rd4260, %rd4262;
	xor.b64  	%rd4264, %rd4263, %rd4261;
	shf.r.wrap.b32 	%r3798, %r3401, %r3400, 1;
	shf.r.wrap.b32 	%r3799, %r3400, %r3401, 1;
	mov.b64 	%rd4265, {%r3799, %r3798};
	shf.r.wrap.b32 	%r3800, %r3401, %r3400, 8;
	shf.r.wrap.b32 	%r3801, %r3400, %r3401, 8;
	mov.b64 	%rd4266, {%r3801, %r3800};
	shr.u64 	%rd4267, %rd3693, 7;
	xor.b64  	%rd4268, %rd4265, %rd4267;
	xor.b64  	%rd4269, %rd4268, %rd4266;
	add.s64 	%rd4270, %rd4181, %rd3680;
	add.s64 	%rd4271, %rd4270, %rd4264;
	add.s64 	%rd4272, %rd4271, %rd4269;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3802,%dummy}, %rd4259;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3803}, %rd4259;
	}
	shf.r.wrap.b32 	%r3804, %r3803, %r3802, 19;
	shf.r.wrap.b32 	%r3805, %r3802, %r3803, 19;
	mov.b64 	%rd4273, {%r3805, %r3804};
	shf.l.wrap.b32 	%r3806, %r3802, %r3803, 3;
	shf.l.wrap.b32 	%r3807, %r3803, %r3802, 3;
	mov.b64 	%rd4274, {%r3807, %r3806};
	shr.u64 	%rd4275, %rd4259, 6;
	xor.b64  	%rd4276, %rd4273, %rd4275;
	xor.b64  	%rd4277, %rd4276, %rd4274;
	shf.r.wrap.b32 	%r3808, %r3413, %r3412, 1;
	shf.r.wrap.b32 	%r3809, %r3412, %r3413, 1;
	mov.b64 	%rd4278, {%r3809, %r3808};
	shf.r.wrap.b32 	%r3810, %r3413, %r3412, 8;
	shf.r.wrap.b32 	%r3811, %r3412, %r3413, 8;
	mov.b64 	%rd4279, {%r3811, %r3810};
	shr.u64 	%rd4280, %rd3706, 7;
	xor.b64  	%rd4281, %rd4278, %rd4280;
	xor.b64  	%rd4282, %rd4281, %rd4279;
	add.s64 	%rd4283, %rd4194, %rd3693;
	add.s64 	%rd4284, %rd4283, %rd4277;
	add.s64 	%rd4285, %rd4284, %rd4282;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3812,%dummy}, %rd4272;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3813}, %rd4272;
	}
	shf.r.wrap.b32 	%r3814, %r3813, %r3812, 19;
	shf.r.wrap.b32 	%r3815, %r3812, %r3813, 19;
	mov.b64 	%rd4286, {%r3815, %r3814};
	shf.l.wrap.b32 	%r3816, %r3812, %r3813, 3;
	shf.l.wrap.b32 	%r3817, %r3813, %r3812, 3;
	mov.b64 	%rd4287, {%r3817, %r3816};
	shr.u64 	%rd4288, %rd4272, 6;
	xor.b64  	%rd4289, %rd4286, %rd4288;
	xor.b64  	%rd4290, %rd4289, %rd4287;
	shf.r.wrap.b32 	%r3818, %r3425, %r3424, 1;
	shf.r.wrap.b32 	%r3819, %r3424, %r3425, 1;
	mov.b64 	%rd4291, {%r3819, %r3818};
	shf.r.wrap.b32 	%r3820, %r3425, %r3424, 8;
	shf.r.wrap.b32 	%r3821, %r3424, %r3425, 8;
	mov.b64 	%rd4292, {%r3821, %r3820};
	shr.u64 	%rd4293, %rd3719, 7;
	xor.b64  	%rd4294, %rd4291, %rd4293;
	xor.b64  	%rd4295, %rd4294, %rd4292;
	add.s64 	%rd4296, %rd4207, %rd3706;
	add.s64 	%rd4297, %rd4296, %rd4290;
	add.s64 	%rd4298, %rd4297, %rd4295;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3822,%dummy}, %rd4285;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3823}, %rd4285;
	}
	shf.r.wrap.b32 	%r3824, %r3823, %r3822, 19;
	shf.r.wrap.b32 	%r3825, %r3822, %r3823, 19;
	mov.b64 	%rd4299, {%r3825, %r3824};
	shf.l.wrap.b32 	%r3826, %r3822, %r3823, 3;
	shf.l.wrap.b32 	%r3827, %r3823, %r3822, 3;
	mov.b64 	%rd4300, {%r3827, %r3826};
	shr.u64 	%rd4301, %rd4285, 6;
	xor.b64  	%rd4302, %rd4299, %rd4301;
	xor.b64  	%rd4303, %rd4302, %rd4300;
	shf.r.wrap.b32 	%r3828, %r3437, %r3436, 1;
	shf.r.wrap.b32 	%r3829, %r3436, %r3437, 1;
	mov.b64 	%rd4304, {%r3829, %r3828};
	shf.r.wrap.b32 	%r3830, %r3437, %r3436, 8;
	shf.r.wrap.b32 	%r3831, %r3436, %r3437, 8;
	mov.b64 	%rd4305, {%r3831, %r3830};
	shr.u64 	%rd4306, %rd3732, 7;
	xor.b64  	%rd4307, %rd4304, %rd4306;
	xor.b64  	%rd4308, %rd4307, %rd4305;
	add.s64 	%rd4309, %rd4220, %rd3719;
	add.s64 	%rd4310, %rd4309, %rd4303;
	add.s64 	%rd4311, %rd4310, %rd4308;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3832,%dummy}, %rd4298;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3833}, %rd4298;
	}
	shf.r.wrap.b32 	%r3834, %r3833, %r3832, 19;
	shf.r.wrap.b32 	%r3835, %r3832, %r3833, 19;
	mov.b64 	%rd4312, {%r3835, %r3834};
	shf.l.wrap.b32 	%r3836, %r3832, %r3833, 3;
	shf.l.wrap.b32 	%r3837, %r3833, %r3832, 3;
	mov.b64 	%rd4313, {%r3837, %r3836};
	shr.u64 	%rd4314, %rd4298, 6;
	xor.b64  	%rd4315, %rd4312, %rd4314;
	xor.b64  	%rd4316, %rd4315, %rd4313;
	shf.r.wrap.b32 	%r3838, %r3447, %r3446, 1;
	shf.r.wrap.b32 	%r3839, %r3446, %r3447, 1;
	mov.b64 	%rd4317, {%r3839, %r3838};
	shf.r.wrap.b32 	%r3840, %r3447, %r3446, 8;
	shf.r.wrap.b32 	%r3841, %r3446, %r3447, 8;
	mov.b64 	%rd4318, {%r3841, %r3840};
	shr.u64 	%rd4319, %rd3745, 7;
	xor.b64  	%rd4320, %rd4317, %rd4319;
	xor.b64  	%rd4321, %rd4320, %rd4318;
	add.s64 	%rd4322, %rd4233, %rd3732;
	add.s64 	%rd4323, %rd4322, %rd4316;
	add.s64 	%rd4324, %rd4323, %rd4321;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3842,%dummy}, %rd4311;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3843}, %rd4311;
	}
	shf.r.wrap.b32 	%r3844, %r3843, %r3842, 19;
	shf.r.wrap.b32 	%r3845, %r3842, %r3843, 19;
	mov.b64 	%rd4325, {%r3845, %r3844};
	shf.l.wrap.b32 	%r3846, %r3842, %r3843, 3;
	shf.l.wrap.b32 	%r3847, %r3843, %r3842, 3;
	mov.b64 	%rd4326, {%r3847, %r3846};
	shr.u64 	%rd4327, %rd4311, 6;
	xor.b64  	%rd4328, %rd4325, %rd4327;
	xor.b64  	%rd4329, %rd4328, %rd4326;
	shf.r.wrap.b32 	%r3848, %r3457, %r3456, 1;
	shf.r.wrap.b32 	%r3849, %r3456, %r3457, 1;
	mov.b64 	%rd4330, {%r3849, %r3848};
	shf.r.wrap.b32 	%r3850, %r3457, %r3456, 8;
	shf.r.wrap.b32 	%r3851, %r3456, %r3457, 8;
	mov.b64 	%rd4331, {%r3851, %r3850};
	shr.u64 	%rd4332, %rd3758, 7;
	xor.b64  	%rd4333, %rd4330, %rd4332;
	xor.b64  	%rd4334, %rd4333, %rd4331;
	add.s64 	%rd4335, %rd4246, %rd3745;
	add.s64 	%rd4336, %rd4335, %rd4329;
	add.s64 	%rd4337, %rd4336, %rd4334;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3852,%dummy}, %rd4324;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3853}, %rd4324;
	}
	shf.r.wrap.b32 	%r3854, %r3853, %r3852, 19;
	shf.r.wrap.b32 	%r3855, %r3852, %r3853, 19;
	mov.b64 	%rd4338, {%r3855, %r3854};
	shf.l.wrap.b32 	%r3856, %r3852, %r3853, 3;
	shf.l.wrap.b32 	%r3857, %r3853, %r3852, 3;
	mov.b64 	%rd4339, {%r3857, %r3856};
	shr.u64 	%rd4340, %rd4324, 6;
	xor.b64  	%rd4341, %rd4338, %rd4340;
	xor.b64  	%rd4342, %rd4341, %rd4339;
	shf.r.wrap.b32 	%r3858, %r3723, %r3722, 1;
	shf.r.wrap.b32 	%r3859, %r3722, %r3723, 1;
	mov.b64 	%rd4343, {%r3859, %r3858};
	shf.r.wrap.b32 	%r3860, %r3723, %r3722, 8;
	shf.r.wrap.b32 	%r3861, %r3722, %r3723, 8;
	mov.b64 	%rd4344, {%r3861, %r3860};
	shr.u64 	%rd4345, %rd3771, 7;
	xor.b64  	%rd4346, %rd4343, %rd4345;
	xor.b64  	%rd4347, %rd4346, %rd4344;
	add.s64 	%rd4348, %rd4259, %rd3758;
	add.s64 	%rd4349, %rd4348, %rd4342;
	add.s64 	%rd4350, %rd4349, %rd4347;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3862,%dummy}, %rd4337;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3863}, %rd4337;
	}
	shf.r.wrap.b32 	%r3864, %r3863, %r3862, 19;
	shf.r.wrap.b32 	%r3865, %r3862, %r3863, 19;
	mov.b64 	%rd4351, {%r3865, %r3864};
	shf.l.wrap.b32 	%r3866, %r3862, %r3863, 3;
	shf.l.wrap.b32 	%r3867, %r3863, %r3862, 3;
	mov.b64 	%rd4352, {%r3867, %r3866};
	shr.u64 	%rd4353, %rd4337, 6;
	xor.b64  	%rd4354, %rd4351, %rd4353;
	xor.b64  	%rd4355, %rd4354, %rd4352;
	shf.r.wrap.b32 	%r3868, %r3733, %r3732, 1;
	shf.r.wrap.b32 	%r3869, %r3732, %r3733, 1;
	mov.b64 	%rd4356, {%r3869, %r3868};
	shf.r.wrap.b32 	%r3870, %r3733, %r3732, 8;
	shf.r.wrap.b32 	%r3871, %r3732, %r3733, 8;
	mov.b64 	%rd4357, {%r3871, %r3870};
	shr.u64 	%rd4358, %rd3784, 7;
	xor.b64  	%rd4359, %rd4356, %rd4358;
	xor.b64  	%rd4360, %rd4359, %rd4357;
	add.s64 	%rd4361, %rd4272, %rd3771;
	add.s64 	%rd4362, %rd4361, %rd4355;
	add.s64 	%rd4363, %rd4362, %rd4360;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3872,%dummy}, %rd4350;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3873}, %rd4350;
	}
	shf.r.wrap.b32 	%r3874, %r3873, %r3872, 19;
	shf.r.wrap.b32 	%r3875, %r3872, %r3873, 19;
	mov.b64 	%rd4364, {%r3875, %r3874};
	shf.l.wrap.b32 	%r3876, %r3872, %r3873, 3;
	shf.l.wrap.b32 	%r3877, %r3873, %r3872, 3;
	mov.b64 	%rd4365, {%r3877, %r3876};
	shr.u64 	%rd4366, %rd4350, 6;
	xor.b64  	%rd4367, %rd4364, %rd4366;
	xor.b64  	%rd4368, %rd4367, %rd4365;
	shf.r.wrap.b32 	%r3878, %r3743, %r3742, 1;
	shf.r.wrap.b32 	%r3879, %r3742, %r3743, 1;
	mov.b64 	%rd4369, {%r3879, %r3878};
	shf.r.wrap.b32 	%r3880, %r3743, %r3742, 8;
	shf.r.wrap.b32 	%r3881, %r3742, %r3743, 8;
	mov.b64 	%rd4370, {%r3881, %r3880};
	shr.u64 	%rd4371, %rd4181, 7;
	xor.b64  	%rd4372, %rd4369, %rd4371;
	xor.b64  	%rd4373, %rd4372, %rd4370;
	add.s64 	%rd4374, %rd4285, %rd3784;
	add.s64 	%rd4375, %rd4374, %rd4368;
	add.s64 	%rd4376, %rd4375, %rd4373;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3882,%dummy}, %rd4157;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3883}, %rd4157;
	}
	shf.r.wrap.b32 	%r3884, %r3883, %r3882, 14;
	shf.r.wrap.b32 	%r3885, %r3882, %r3883, 14;
	mov.b64 	%rd4377, {%r3885, %r3884};
	shf.r.wrap.b32 	%r3886, %r3883, %r3882, 18;
	shf.r.wrap.b32 	%r3887, %r3882, %r3883, 18;
	mov.b64 	%rd4378, {%r3887, %r3886};
	xor.b64  	%rd4379, %rd4378, %rd4377;
	shf.l.wrap.b32 	%r3888, %r3882, %r3883, 23;
	shf.l.wrap.b32 	%r3889, %r3883, %r3882, 23;
	mov.b64 	%rd4380, {%r3889, %r3888};
	xor.b64  	%rd4381, %rd4379, %rd4380;
	xor.b64  	%rd4382, %rd4133, %rd4109;
	and.b64  	%rd4383, %rd4382, %rd4157;
	xor.b64  	%rd4384, %rd4383, %rd4109;
	add.s64 	%rd4385, %rd4384, %rd4085;
	add.s64 	%rd4386, %rd4385, %rd4181;
	add.s64 	%rd4387, %rd4386, %rd8912;
	add.s64 	%rd4388, %rd4387, %rd4381;
	add.s64 	%rd4389, %rd4388, %rd4096;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3890,%dummy}, %rd4168;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3891}, %rd4168;
	}
	shf.r.wrap.b32 	%r3892, %r3891, %r3890, 28;
	shf.r.wrap.b32 	%r3893, %r3890, %r3891, 28;
	mov.b64 	%rd4390, {%r3893, %r3892};
	shf.l.wrap.b32 	%r3894, %r3890, %r3891, 30;
	shf.l.wrap.b32 	%r3895, %r3891, %r3890, 30;
	mov.b64 	%rd4391, {%r3895, %r3894};
	xor.b64  	%rd4392, %rd4391, %rd4390;
	shf.l.wrap.b32 	%r3896, %r3890, %r3891, 25;
	shf.l.wrap.b32 	%r3897, %r3891, %r3890, 25;
	mov.b64 	%rd4393, {%r3897, %r3896};
	xor.b64  	%rd4394, %rd4392, %rd4393;
	xor.b64  	%rd4395, %rd4168, %rd4120;
	xor.b64  	%rd4396, %rd4168, %rd4144;
	and.b64  	%rd4397, %rd4396, %rd4395;
	xor.b64  	%rd4398, %rd4397, %rd4168;
	add.s64 	%rd4399, %rd4388, %rd4398;
	add.s64 	%rd4400, %rd4399, %rd4394;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3898,%dummy}, %rd4389;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3899}, %rd4389;
	}
	shf.r.wrap.b32 	%r3900, %r3899, %r3898, 14;
	shf.r.wrap.b32 	%r3901, %r3898, %r3899, 14;
	mov.b64 	%rd4401, {%r3901, %r3900};
	shf.r.wrap.b32 	%r3902, %r3899, %r3898, 18;
	shf.r.wrap.b32 	%r3903, %r3898, %r3899, 18;
	mov.b64 	%rd4402, {%r3903, %r3902};
	xor.b64  	%rd4403, %rd4402, %rd4401;
	shf.l.wrap.b32 	%r3904, %r3898, %r3899, 23;
	shf.l.wrap.b32 	%r3905, %r3899, %r3898, 23;
	mov.b64 	%rd4404, {%r3905, %r3904};
	xor.b64  	%rd4405, %rd4403, %rd4404;
	xor.b64  	%rd4406, %rd4157, %rd4133;
	and.b64  	%rd4407, %rd4389, %rd4406;
	xor.b64  	%rd4408, %rd4407, %rd4133;
	add.s64 	%rd4409, %rd4194, %rd4109;
	add.s64 	%rd4410, %rd4409, %rd8911;
	add.s64 	%rd4411, %rd4410, %rd4408;
	add.s64 	%rd4412, %rd4411, %rd4405;
	add.s64 	%rd4413, %rd4412, %rd4120;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3906,%dummy}, %rd4400;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3907}, %rd4400;
	}
	shf.r.wrap.b32 	%r3908, %r3907, %r3906, 28;
	shf.r.wrap.b32 	%r3909, %r3906, %r3907, 28;
	mov.b64 	%rd4414, {%r3909, %r3908};
	shf.l.wrap.b32 	%r3910, %r3906, %r3907, 30;
	shf.l.wrap.b32 	%r3911, %r3907, %r3906, 30;
	mov.b64 	%rd4415, {%r3911, %r3910};
	xor.b64  	%rd4416, %rd4415, %rd4414;
	shf.l.wrap.b32 	%r3912, %r3906, %r3907, 25;
	shf.l.wrap.b32 	%r3913, %r3907, %r3906, 25;
	mov.b64 	%rd4417, {%r3913, %r3912};
	xor.b64  	%rd4418, %rd4416, %rd4417;
	xor.b64  	%rd4419, %rd4400, %rd4144;
	xor.b64  	%rd4420, %rd4400, %rd4168;
	and.b64  	%rd4421, %rd4420, %rd4419;
	xor.b64  	%rd4422, %rd4421, %rd4400;
	add.s64 	%rd4423, %rd4412, %rd4422;
	add.s64 	%rd4424, %rd4423, %rd4418;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3914,%dummy}, %rd4413;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3915}, %rd4413;
	}
	shf.r.wrap.b32 	%r3916, %r3915, %r3914, 14;
	shf.r.wrap.b32 	%r3917, %r3914, %r3915, 14;
	mov.b64 	%rd4425, {%r3917, %r3916};
	shf.r.wrap.b32 	%r3918, %r3915, %r3914, 18;
	shf.r.wrap.b32 	%r3919, %r3914, %r3915, 18;
	mov.b64 	%rd4426, {%r3919, %r3918};
	xor.b64  	%rd4427, %rd4426, %rd4425;
	shf.l.wrap.b32 	%r3920, %r3914, %r3915, 23;
	shf.l.wrap.b32 	%r3921, %r3915, %r3914, 23;
	mov.b64 	%rd4428, {%r3921, %r3920};
	xor.b64  	%rd4429, %rd4427, %rd4428;
	xor.b64  	%rd4430, %rd4389, %rd4157;
	and.b64  	%rd4431, %rd4413, %rd4430;
	xor.b64  	%rd4432, %rd4431, %rd4157;
	add.s64 	%rd4433, %rd4207, %rd4133;
	add.s64 	%rd4434, %rd4433, %rd8910;
	add.s64 	%rd4435, %rd4434, %rd4432;
	add.s64 	%rd4436, %rd4435, %rd4429;
	add.s64 	%rd4437, %rd4436, %rd4144;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3922,%dummy}, %rd4424;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3923}, %rd4424;
	}
	shf.r.wrap.b32 	%r3924, %r3923, %r3922, 28;
	shf.r.wrap.b32 	%r3925, %r3922, %r3923, 28;
	mov.b64 	%rd4438, {%r3925, %r3924};
	shf.l.wrap.b32 	%r3926, %r3922, %r3923, 30;
	shf.l.wrap.b32 	%r3927, %r3923, %r3922, 30;
	mov.b64 	%rd4439, {%r3927, %r3926};
	xor.b64  	%rd4440, %rd4439, %rd4438;
	shf.l.wrap.b32 	%r3928, %r3922, %r3923, 25;
	shf.l.wrap.b32 	%r3929, %r3923, %r3922, 25;
	mov.b64 	%rd4441, {%r3929, %r3928};
	xor.b64  	%rd4442, %rd4440, %rd4441;
	xor.b64  	%rd4443, %rd4424, %rd4168;
	xor.b64  	%rd4444, %rd4424, %rd4400;
	and.b64  	%rd4445, %rd4444, %rd4443;
	xor.b64  	%rd4446, %rd4445, %rd4424;
	add.s64 	%rd4447, %rd4436, %rd4446;
	add.s64 	%rd4448, %rd4447, %rd4442;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3930,%dummy}, %rd4437;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3931}, %rd4437;
	}
	shf.r.wrap.b32 	%r3932, %r3931, %r3930, 14;
	shf.r.wrap.b32 	%r3933, %r3930, %r3931, 14;
	mov.b64 	%rd4449, {%r3933, %r3932};
	shf.r.wrap.b32 	%r3934, %r3931, %r3930, 18;
	shf.r.wrap.b32 	%r3935, %r3930, %r3931, 18;
	mov.b64 	%rd4450, {%r3935, %r3934};
	xor.b64  	%rd4451, %rd4450, %rd4449;
	shf.l.wrap.b32 	%r3936, %r3930, %r3931, 23;
	shf.l.wrap.b32 	%r3937, %r3931, %r3930, 23;
	mov.b64 	%rd4452, {%r3937, %r3936};
	xor.b64  	%rd4453, %rd4451, %rd4452;
	xor.b64  	%rd4454, %rd4413, %rd4389;
	and.b64  	%rd4455, %rd4437, %rd4454;
	xor.b64  	%rd4456, %rd4455, %rd4389;
	add.s64 	%rd4457, %rd4220, %rd4157;
	add.s64 	%rd4458, %rd4457, %rd8909;
	add.s64 	%rd4459, %rd4458, %rd4456;
	add.s64 	%rd4460, %rd4459, %rd4453;
	add.s64 	%rd4461, %rd4460, %rd4168;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3938,%dummy}, %rd4448;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3939}, %rd4448;
	}
	shf.r.wrap.b32 	%r3940, %r3939, %r3938, 28;
	shf.r.wrap.b32 	%r3941, %r3938, %r3939, 28;
	mov.b64 	%rd4462, {%r3941, %r3940};
	shf.l.wrap.b32 	%r3942, %r3938, %r3939, 30;
	shf.l.wrap.b32 	%r3943, %r3939, %r3938, 30;
	mov.b64 	%rd4463, {%r3943, %r3942};
	xor.b64  	%rd4464, %rd4463, %rd4462;
	shf.l.wrap.b32 	%r3944, %r3938, %r3939, 25;
	shf.l.wrap.b32 	%r3945, %r3939, %r3938, 25;
	mov.b64 	%rd4465, {%r3945, %r3944};
	xor.b64  	%rd4466, %rd4464, %rd4465;
	xor.b64  	%rd4467, %rd4448, %rd4400;
	xor.b64  	%rd4468, %rd4448, %rd4424;
	and.b64  	%rd4469, %rd4468, %rd4467;
	xor.b64  	%rd4470, %rd4469, %rd4448;
	add.s64 	%rd4471, %rd4460, %rd4470;
	add.s64 	%rd4472, %rd4471, %rd4466;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3946,%dummy}, %rd4461;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3947}, %rd4461;
	}
	shf.r.wrap.b32 	%r3948, %r3947, %r3946, 14;
	shf.r.wrap.b32 	%r3949, %r3946, %r3947, 14;
	mov.b64 	%rd4473, {%r3949, %r3948};
	shf.r.wrap.b32 	%r3950, %r3947, %r3946, 18;
	shf.r.wrap.b32 	%r3951, %r3946, %r3947, 18;
	mov.b64 	%rd4474, {%r3951, %r3950};
	xor.b64  	%rd4475, %rd4474, %rd4473;
	shf.l.wrap.b32 	%r3952, %r3946, %r3947, 23;
	shf.l.wrap.b32 	%r3953, %r3947, %r3946, 23;
	mov.b64 	%rd4476, {%r3953, %r3952};
	xor.b64  	%rd4477, %rd4475, %rd4476;
	xor.b64  	%rd4478, %rd4437, %rd4413;
	and.b64  	%rd4479, %rd4461, %rd4478;
	xor.b64  	%rd4480, %rd4479, %rd4413;
	add.s64 	%rd4481, %rd4389, %rd4233;
	add.s64 	%rd4482, %rd4481, %rd8908;
	add.s64 	%rd4483, %rd4482, %rd4480;
	add.s64 	%rd4484, %rd4483, %rd4477;
	add.s64 	%rd4485, %rd4484, %rd4400;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3954,%dummy}, %rd4472;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3955}, %rd4472;
	}
	shf.r.wrap.b32 	%r3956, %r3955, %r3954, 28;
	shf.r.wrap.b32 	%r3957, %r3954, %r3955, 28;
	mov.b64 	%rd4486, {%r3957, %r3956};
	shf.l.wrap.b32 	%r3958, %r3954, %r3955, 30;
	shf.l.wrap.b32 	%r3959, %r3955, %r3954, 30;
	mov.b64 	%rd4487, {%r3959, %r3958};
	xor.b64  	%rd4488, %rd4487, %rd4486;
	shf.l.wrap.b32 	%r3960, %r3954, %r3955, 25;
	shf.l.wrap.b32 	%r3961, %r3955, %r3954, 25;
	mov.b64 	%rd4489, {%r3961, %r3960};
	xor.b64  	%rd4490, %rd4488, %rd4489;
	xor.b64  	%rd4491, %rd4472, %rd4424;
	xor.b64  	%rd4492, %rd4472, %rd4448;
	and.b64  	%rd4493, %rd4492, %rd4491;
	xor.b64  	%rd4494, %rd4493, %rd4472;
	add.s64 	%rd4495, %rd4484, %rd4494;
	add.s64 	%rd4496, %rd4495, %rd4490;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3962,%dummy}, %rd4485;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3963}, %rd4485;
	}
	shf.r.wrap.b32 	%r3964, %r3963, %r3962, 14;
	shf.r.wrap.b32 	%r3965, %r3962, %r3963, 14;
	mov.b64 	%rd4497, {%r3965, %r3964};
	shf.r.wrap.b32 	%r3966, %r3963, %r3962, 18;
	shf.r.wrap.b32 	%r3967, %r3962, %r3963, 18;
	mov.b64 	%rd4498, {%r3967, %r3966};
	xor.b64  	%rd4499, %rd4498, %rd4497;
	shf.l.wrap.b32 	%r3968, %r3962, %r3963, 23;
	shf.l.wrap.b32 	%r3969, %r3963, %r3962, 23;
	mov.b64 	%rd4500, {%r3969, %r3968};
	xor.b64  	%rd4501, %rd4499, %rd4500;
	xor.b64  	%rd4502, %rd4461, %rd4437;
	and.b64  	%rd4503, %rd4485, %rd4502;
	xor.b64  	%rd4504, %rd4503, %rd4437;
	add.s64 	%rd4505, %rd4413, %rd4246;
	add.s64 	%rd4506, %rd4505, %rd8907;
	add.s64 	%rd4507, %rd4506, %rd4504;
	add.s64 	%rd4508, %rd4507, %rd4501;
	add.s64 	%rd4509, %rd4508, %rd4424;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3970,%dummy}, %rd4496;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3971}, %rd4496;
	}
	shf.r.wrap.b32 	%r3972, %r3971, %r3970, 28;
	shf.r.wrap.b32 	%r3973, %r3970, %r3971, 28;
	mov.b64 	%rd4510, {%r3973, %r3972};
	shf.l.wrap.b32 	%r3974, %r3970, %r3971, 30;
	shf.l.wrap.b32 	%r3975, %r3971, %r3970, 30;
	mov.b64 	%rd4511, {%r3975, %r3974};
	xor.b64  	%rd4512, %rd4511, %rd4510;
	shf.l.wrap.b32 	%r3976, %r3970, %r3971, 25;
	shf.l.wrap.b32 	%r3977, %r3971, %r3970, 25;
	mov.b64 	%rd4513, {%r3977, %r3976};
	xor.b64  	%rd4514, %rd4512, %rd4513;
	xor.b64  	%rd4515, %rd4496, %rd4448;
	xor.b64  	%rd4516, %rd4496, %rd4472;
	and.b64  	%rd4517, %rd4516, %rd4515;
	xor.b64  	%rd4518, %rd4517, %rd4496;
	add.s64 	%rd4519, %rd4508, %rd4518;
	add.s64 	%rd4520, %rd4519, %rd4514;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3978,%dummy}, %rd4509;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3979}, %rd4509;
	}
	shf.r.wrap.b32 	%r3980, %r3979, %r3978, 14;
	shf.r.wrap.b32 	%r3981, %r3978, %r3979, 14;
	mov.b64 	%rd4521, {%r3981, %r3980};
	shf.r.wrap.b32 	%r3982, %r3979, %r3978, 18;
	shf.r.wrap.b32 	%r3983, %r3978, %r3979, 18;
	mov.b64 	%rd4522, {%r3983, %r3982};
	xor.b64  	%rd4523, %rd4522, %rd4521;
	shf.l.wrap.b32 	%r3984, %r3978, %r3979, 23;
	shf.l.wrap.b32 	%r3985, %r3979, %r3978, 23;
	mov.b64 	%rd4524, {%r3985, %r3984};
	xor.b64  	%rd4525, %rd4523, %rd4524;
	xor.b64  	%rd4526, %rd4485, %rd4461;
	and.b64  	%rd4527, %rd4509, %rd4526;
	xor.b64  	%rd4528, %rd4527, %rd4461;
	add.s64 	%rd4529, %rd4437, %rd4259;
	add.s64 	%rd4530, %rd4529, %rd8906;
	add.s64 	%rd4531, %rd4530, %rd4528;
	add.s64 	%rd4532, %rd4531, %rd4525;
	add.s64 	%rd4533, %rd4532, %rd4448;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3986,%dummy}, %rd4520;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3987}, %rd4520;
	}
	shf.r.wrap.b32 	%r3988, %r3987, %r3986, 28;
	shf.r.wrap.b32 	%r3989, %r3986, %r3987, 28;
	mov.b64 	%rd4534, {%r3989, %r3988};
	shf.l.wrap.b32 	%r3990, %r3986, %r3987, 30;
	shf.l.wrap.b32 	%r3991, %r3987, %r3986, 30;
	mov.b64 	%rd4535, {%r3991, %r3990};
	xor.b64  	%rd4536, %rd4535, %rd4534;
	shf.l.wrap.b32 	%r3992, %r3986, %r3987, 25;
	shf.l.wrap.b32 	%r3993, %r3987, %r3986, 25;
	mov.b64 	%rd4537, {%r3993, %r3992};
	xor.b64  	%rd4538, %rd4536, %rd4537;
	xor.b64  	%rd4539, %rd4520, %rd4472;
	xor.b64  	%rd4540, %rd4520, %rd4496;
	and.b64  	%rd4541, %rd4540, %rd4539;
	xor.b64  	%rd4542, %rd4541, %rd4520;
	add.s64 	%rd4543, %rd4532, %rd4542;
	add.s64 	%rd4544, %rd4543, %rd4538;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3994,%dummy}, %rd4533;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3995}, %rd4533;
	}
	shf.r.wrap.b32 	%r3996, %r3995, %r3994, 14;
	shf.r.wrap.b32 	%r3997, %r3994, %r3995, 14;
	mov.b64 	%rd4545, {%r3997, %r3996};
	shf.r.wrap.b32 	%r3998, %r3995, %r3994, 18;
	shf.r.wrap.b32 	%r3999, %r3994, %r3995, 18;
	mov.b64 	%rd4546, {%r3999, %r3998};
	xor.b64  	%rd4547, %rd4546, %rd4545;
	shf.l.wrap.b32 	%r4000, %r3994, %r3995, 23;
	shf.l.wrap.b32 	%r4001, %r3995, %r3994, 23;
	mov.b64 	%rd4548, {%r4001, %r4000};
	xor.b64  	%rd4549, %rd4547, %rd4548;
	xor.b64  	%rd4550, %rd4509, %rd4485;
	and.b64  	%rd4551, %rd4533, %rd4550;
	xor.b64  	%rd4552, %rd4551, %rd4485;
	add.s64 	%rd4553, %rd4461, %rd4272;
	add.s64 	%rd4554, %rd4553, %rd8905;
	add.s64 	%rd4555, %rd4554, %rd4552;
	add.s64 	%rd4556, %rd4555, %rd4549;
	add.s64 	%rd4557, %rd4556, %rd4472;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4002,%dummy}, %rd4544;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4003}, %rd4544;
	}
	shf.r.wrap.b32 	%r4004, %r4003, %r4002, 28;
	shf.r.wrap.b32 	%r4005, %r4002, %r4003, 28;
	mov.b64 	%rd4558, {%r4005, %r4004};
	shf.l.wrap.b32 	%r4006, %r4002, %r4003, 30;
	shf.l.wrap.b32 	%r4007, %r4003, %r4002, 30;
	mov.b64 	%rd4559, {%r4007, %r4006};
	xor.b64  	%rd4560, %rd4559, %rd4558;
	shf.l.wrap.b32 	%r4008, %r4002, %r4003, 25;
	shf.l.wrap.b32 	%r4009, %r4003, %r4002, 25;
	mov.b64 	%rd4561, {%r4009, %r4008};
	xor.b64  	%rd4562, %rd4560, %rd4561;
	xor.b64  	%rd4563, %rd4544, %rd4496;
	xor.b64  	%rd4564, %rd4544, %rd4520;
	and.b64  	%rd4565, %rd4564, %rd4563;
	xor.b64  	%rd4566, %rd4565, %rd4544;
	add.s64 	%rd4567, %rd4556, %rd4566;
	add.s64 	%rd4568, %rd4567, %rd4562;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4010,%dummy}, %rd4557;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4011}, %rd4557;
	}
	shf.r.wrap.b32 	%r4012, %r4011, %r4010, 14;
	shf.r.wrap.b32 	%r4013, %r4010, %r4011, 14;
	mov.b64 	%rd4569, {%r4013, %r4012};
	shf.r.wrap.b32 	%r4014, %r4011, %r4010, 18;
	shf.r.wrap.b32 	%r4015, %r4010, %r4011, 18;
	mov.b64 	%rd4570, {%r4015, %r4014};
	xor.b64  	%rd4571, %rd4570, %rd4569;
	shf.l.wrap.b32 	%r4016, %r4010, %r4011, 23;
	shf.l.wrap.b32 	%r4017, %r4011, %r4010, 23;
	mov.b64 	%rd4572, {%r4017, %r4016};
	xor.b64  	%rd4573, %rd4571, %rd4572;
	xor.b64  	%rd4574, %rd4533, %rd4509;
	and.b64  	%rd4575, %rd4557, %rd4574;
	xor.b64  	%rd4576, %rd4575, %rd4509;
	add.s64 	%rd4577, %rd4485, %rd4285;
	add.s64 	%rd4578, %rd4577, %rd8904;
	add.s64 	%rd4579, %rd4578, %rd4576;
	add.s64 	%rd4580, %rd4579, %rd4573;
	add.s64 	%rd4581, %rd4580, %rd4496;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4018,%dummy}, %rd4568;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4019}, %rd4568;
	}
	shf.r.wrap.b32 	%r4020, %r4019, %r4018, 28;
	shf.r.wrap.b32 	%r4021, %r4018, %r4019, 28;
	mov.b64 	%rd4582, {%r4021, %r4020};
	shf.l.wrap.b32 	%r4022, %r4018, %r4019, 30;
	shf.l.wrap.b32 	%r4023, %r4019, %r4018, 30;
	mov.b64 	%rd4583, {%r4023, %r4022};
	xor.b64  	%rd4584, %rd4583, %rd4582;
	shf.l.wrap.b32 	%r4024, %r4018, %r4019, 25;
	shf.l.wrap.b32 	%r4025, %r4019, %r4018, 25;
	mov.b64 	%rd4585, {%r4025, %r4024};
	xor.b64  	%rd4586, %rd4584, %rd4585;
	xor.b64  	%rd4587, %rd4568, %rd4520;
	xor.b64  	%rd4588, %rd4568, %rd4544;
	and.b64  	%rd4589, %rd4588, %rd4587;
	xor.b64  	%rd4590, %rd4589, %rd4568;
	add.s64 	%rd4591, %rd4580, %rd4590;
	add.s64 	%rd4592, %rd4591, %rd4586;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4026,%dummy}, %rd4581;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4027}, %rd4581;
	}
	shf.r.wrap.b32 	%r4028, %r4027, %r4026, 14;
	shf.r.wrap.b32 	%r4029, %r4026, %r4027, 14;
	mov.b64 	%rd4593, {%r4029, %r4028};
	shf.r.wrap.b32 	%r4030, %r4027, %r4026, 18;
	shf.r.wrap.b32 	%r4031, %r4026, %r4027, 18;
	mov.b64 	%rd4594, {%r4031, %r4030};
	xor.b64  	%rd4595, %rd4594, %rd4593;
	shf.l.wrap.b32 	%r4032, %r4026, %r4027, 23;
	shf.l.wrap.b32 	%r4033, %r4027, %r4026, 23;
	mov.b64 	%rd4596, {%r4033, %r4032};
	xor.b64  	%rd4597, %rd4595, %rd4596;
	xor.b64  	%rd4598, %rd4557, %rd4533;
	and.b64  	%rd4599, %rd4581, %rd4598;
	xor.b64  	%rd4600, %rd4599, %rd4533;
	add.s64 	%rd4601, %rd4509, %rd4298;
	add.s64 	%rd4602, %rd4601, %rd8903;
	add.s64 	%rd4603, %rd4602, %rd4600;
	add.s64 	%rd4604, %rd4603, %rd4597;
	add.s64 	%rd4605, %rd4604, %rd4520;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4034,%dummy}, %rd4592;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4035}, %rd4592;
	}
	shf.r.wrap.b32 	%r4036, %r4035, %r4034, 28;
	shf.r.wrap.b32 	%r4037, %r4034, %r4035, 28;
	mov.b64 	%rd4606, {%r4037, %r4036};
	shf.l.wrap.b32 	%r4038, %r4034, %r4035, 30;
	shf.l.wrap.b32 	%r4039, %r4035, %r4034, 30;
	mov.b64 	%rd4607, {%r4039, %r4038};
	xor.b64  	%rd4608, %rd4607, %rd4606;
	shf.l.wrap.b32 	%r4040, %r4034, %r4035, 25;
	shf.l.wrap.b32 	%r4041, %r4035, %r4034, 25;
	mov.b64 	%rd4609, {%r4041, %r4040};
	xor.b64  	%rd4610, %rd4608, %rd4609;
	xor.b64  	%rd4611, %rd4592, %rd4544;
	xor.b64  	%rd4612, %rd4592, %rd4568;
	and.b64  	%rd4613, %rd4612, %rd4611;
	xor.b64  	%rd4614, %rd4613, %rd4592;
	add.s64 	%rd4615, %rd4604, %rd4614;
	add.s64 	%rd4616, %rd4615, %rd4610;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4042,%dummy}, %rd4605;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4043}, %rd4605;
	}
	shf.r.wrap.b32 	%r4044, %r4043, %r4042, 14;
	shf.r.wrap.b32 	%r4045, %r4042, %r4043, 14;
	mov.b64 	%rd4617, {%r4045, %r4044};
	shf.r.wrap.b32 	%r4046, %r4043, %r4042, 18;
	shf.r.wrap.b32 	%r4047, %r4042, %r4043, 18;
	mov.b64 	%rd4618, {%r4047, %r4046};
	xor.b64  	%rd4619, %rd4618, %rd4617;
	shf.l.wrap.b32 	%r4048, %r4042, %r4043, 23;
	shf.l.wrap.b32 	%r4049, %r4043, %r4042, 23;
	mov.b64 	%rd4620, {%r4049, %r4048};
	xor.b64  	%rd4621, %rd4619, %rd4620;
	xor.b64  	%rd4622, %rd4581, %rd4557;
	and.b64  	%rd4623, %rd4605, %rd4622;
	xor.b64  	%rd4624, %rd4623, %rd4557;
	add.s64 	%rd4625, %rd4533, %rd4311;
	add.s64 	%rd4626, %rd4625, %rd8902;
	add.s64 	%rd4627, %rd4626, %rd4624;
	add.s64 	%rd4628, %rd4627, %rd4621;
	add.s64 	%rd4629, %rd4628, %rd4544;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4050,%dummy}, %rd4616;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4051}, %rd4616;
	}
	shf.r.wrap.b32 	%r4052, %r4051, %r4050, 28;
	shf.r.wrap.b32 	%r4053, %r4050, %r4051, 28;
	mov.b64 	%rd4630, {%r4053, %r4052};
	shf.l.wrap.b32 	%r4054, %r4050, %r4051, 30;
	shf.l.wrap.b32 	%r4055, %r4051, %r4050, 30;
	mov.b64 	%rd4631, {%r4055, %r4054};
	xor.b64  	%rd4632, %rd4631, %rd4630;
	shf.l.wrap.b32 	%r4056, %r4050, %r4051, 25;
	shf.l.wrap.b32 	%r4057, %r4051, %r4050, 25;
	mov.b64 	%rd4633, {%r4057, %r4056};
	xor.b64  	%rd4634, %rd4632, %rd4633;
	xor.b64  	%rd4635, %rd4616, %rd4568;
	xor.b64  	%rd4636, %rd4616, %rd4592;
	and.b64  	%rd4637, %rd4636, %rd4635;
	xor.b64  	%rd4638, %rd4637, %rd4616;
	add.s64 	%rd4639, %rd4628, %rd4638;
	add.s64 	%rd4640, %rd4639, %rd4634;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4058,%dummy}, %rd4629;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4059}, %rd4629;
	}
	shf.r.wrap.b32 	%r4060, %r4059, %r4058, 14;
	shf.r.wrap.b32 	%r4061, %r4058, %r4059, 14;
	mov.b64 	%rd4641, {%r4061, %r4060};
	shf.r.wrap.b32 	%r4062, %r4059, %r4058, 18;
	shf.r.wrap.b32 	%r4063, %r4058, %r4059, 18;
	mov.b64 	%rd4642, {%r4063, %r4062};
	xor.b64  	%rd4643, %rd4642, %rd4641;
	shf.l.wrap.b32 	%r4064, %r4058, %r4059, 23;
	shf.l.wrap.b32 	%r4065, %r4059, %r4058, 23;
	mov.b64 	%rd4644, {%r4065, %r4064};
	xor.b64  	%rd4645, %rd4643, %rd4644;
	xor.b64  	%rd4646, %rd4605, %rd4581;
	and.b64  	%rd4647, %rd4629, %rd4646;
	xor.b64  	%rd4648, %rd4647, %rd4581;
	add.s64 	%rd4649, %rd4557, %rd4324;
	add.s64 	%rd4650, %rd4649, %rd8901;
	add.s64 	%rd4651, %rd4650, %rd4648;
	add.s64 	%rd4652, %rd4651, %rd4645;
	add.s64 	%rd4653, %rd4652, %rd4568;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4066,%dummy}, %rd4640;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4067}, %rd4640;
	}
	shf.r.wrap.b32 	%r4068, %r4067, %r4066, 28;
	shf.r.wrap.b32 	%r4069, %r4066, %r4067, 28;
	mov.b64 	%rd4654, {%r4069, %r4068};
	shf.l.wrap.b32 	%r4070, %r4066, %r4067, 30;
	shf.l.wrap.b32 	%r4071, %r4067, %r4066, 30;
	mov.b64 	%rd4655, {%r4071, %r4070};
	xor.b64  	%rd4656, %rd4655, %rd4654;
	shf.l.wrap.b32 	%r4072, %r4066, %r4067, 25;
	shf.l.wrap.b32 	%r4073, %r4067, %r4066, 25;
	mov.b64 	%rd4657, {%r4073, %r4072};
	xor.b64  	%rd4658, %rd4656, %rd4657;
	xor.b64  	%rd4659, %rd4640, %rd4592;
	xor.b64  	%rd4660, %rd4640, %rd4616;
	and.b64  	%rd4661, %rd4660, %rd4659;
	xor.b64  	%rd4662, %rd4661, %rd4640;
	add.s64 	%rd4663, %rd4652, %rd4662;
	add.s64 	%rd4664, %rd4663, %rd4658;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4074,%dummy}, %rd4653;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4075}, %rd4653;
	}
	shf.r.wrap.b32 	%r4076, %r4075, %r4074, 14;
	shf.r.wrap.b32 	%r4077, %r4074, %r4075, 14;
	mov.b64 	%rd4665, {%r4077, %r4076};
	shf.r.wrap.b32 	%r4078, %r4075, %r4074, 18;
	shf.r.wrap.b32 	%r4079, %r4074, %r4075, 18;
	mov.b64 	%rd4666, {%r4079, %r4078};
	xor.b64  	%rd4667, %rd4666, %rd4665;
	shf.l.wrap.b32 	%r4080, %r4074, %r4075, 23;
	shf.l.wrap.b32 	%r4081, %r4075, %r4074, 23;
	mov.b64 	%rd4668, {%r4081, %r4080};
	xor.b64  	%rd4669, %rd4667, %rd4668;
	xor.b64  	%rd4670, %rd4629, %rd4605;
	and.b64  	%rd4671, %rd4653, %rd4670;
	xor.b64  	%rd4672, %rd4671, %rd4605;
	add.s64 	%rd4673, %rd4581, %rd4337;
	add.s64 	%rd4674, %rd4673, %rd8900;
	add.s64 	%rd4675, %rd4674, %rd4672;
	add.s64 	%rd4676, %rd4675, %rd4669;
	add.s64 	%rd4677, %rd4676, %rd4592;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4082,%dummy}, %rd4664;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4083}, %rd4664;
	}
	shf.r.wrap.b32 	%r4084, %r4083, %r4082, 28;
	shf.r.wrap.b32 	%r4085, %r4082, %r4083, 28;
	mov.b64 	%rd4678, {%r4085, %r4084};
	shf.l.wrap.b32 	%r4086, %r4082, %r4083, 30;
	shf.l.wrap.b32 	%r4087, %r4083, %r4082, 30;
	mov.b64 	%rd4679, {%r4087, %r4086};
	xor.b64  	%rd4680, %rd4679, %rd4678;
	shf.l.wrap.b32 	%r4088, %r4082, %r4083, 25;
	shf.l.wrap.b32 	%r4089, %r4083, %r4082, 25;
	mov.b64 	%rd4681, {%r4089, %r4088};
	xor.b64  	%rd4682, %rd4680, %rd4681;
	xor.b64  	%rd4683, %rd4664, %rd4616;
	xor.b64  	%rd4684, %rd4664, %rd4640;
	and.b64  	%rd4685, %rd4684, %rd4683;
	xor.b64  	%rd4686, %rd4685, %rd4664;
	add.s64 	%rd4687, %rd4676, %rd4686;
	add.s64 	%rd4688, %rd4687, %rd4682;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4090,%dummy}, %rd4677;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4091}, %rd4677;
	}
	shf.r.wrap.b32 	%r4092, %r4091, %r4090, 14;
	shf.r.wrap.b32 	%r4093, %r4090, %r4091, 14;
	mov.b64 	%rd4689, {%r4093, %r4092};
	shf.r.wrap.b32 	%r4094, %r4091, %r4090, 18;
	shf.r.wrap.b32 	%r4095, %r4090, %r4091, 18;
	mov.b64 	%rd4690, {%r4095, %r4094};
	xor.b64  	%rd4691, %rd4690, %rd4689;
	shf.l.wrap.b32 	%r4096, %r4090, %r4091, 23;
	shf.l.wrap.b32 	%r4097, %r4091, %r4090, 23;
	mov.b64 	%rd4692, {%r4097, %r4096};
	xor.b64  	%rd4693, %rd4691, %rd4692;
	xor.b64  	%rd4694, %rd4653, %rd4629;
	and.b64  	%rd4695, %rd4677, %rd4694;
	xor.b64  	%rd4696, %rd4695, %rd4629;
	add.s64 	%rd4697, %rd4605, %rd4350;
	add.s64 	%rd4698, %rd4697, %rd8899;
	add.s64 	%rd4699, %rd4698, %rd4696;
	add.s64 	%rd4700, %rd4699, %rd4693;
	add.s64 	%rd4701, %rd4700, %rd4616;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4098,%dummy}, %rd4688;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4099}, %rd4688;
	}
	shf.r.wrap.b32 	%r4100, %r4099, %r4098, 28;
	shf.r.wrap.b32 	%r4101, %r4098, %r4099, 28;
	mov.b64 	%rd4702, {%r4101, %r4100};
	shf.l.wrap.b32 	%r4102, %r4098, %r4099, 30;
	shf.l.wrap.b32 	%r4103, %r4099, %r4098, 30;
	mov.b64 	%rd4703, {%r4103, %r4102};
	xor.b64  	%rd4704, %rd4703, %rd4702;
	shf.l.wrap.b32 	%r4104, %r4098, %r4099, 25;
	shf.l.wrap.b32 	%r4105, %r4099, %r4098, 25;
	mov.b64 	%rd4705, {%r4105, %r4104};
	xor.b64  	%rd4706, %rd4704, %rd4705;
	xor.b64  	%rd4707, %rd4688, %rd4640;
	xor.b64  	%rd4708, %rd4688, %rd4664;
	and.b64  	%rd4709, %rd4708, %rd4707;
	xor.b64  	%rd4710, %rd4709, %rd4688;
	add.s64 	%rd4711, %rd4700, %rd4710;
	add.s64 	%rd4712, %rd4711, %rd4706;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4106,%dummy}, %rd4701;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4107}, %rd4701;
	}
	shf.r.wrap.b32 	%r4108, %r4107, %r4106, 14;
	shf.r.wrap.b32 	%r4109, %r4106, %r4107, 14;
	mov.b64 	%rd4713, {%r4109, %r4108};
	shf.r.wrap.b32 	%r4110, %r4107, %r4106, 18;
	shf.r.wrap.b32 	%r4111, %r4106, %r4107, 18;
	mov.b64 	%rd4714, {%r4111, %r4110};
	xor.b64  	%rd4715, %rd4714, %rd4713;
	shf.l.wrap.b32 	%r4112, %r4106, %r4107, 23;
	shf.l.wrap.b32 	%r4113, %r4107, %r4106, 23;
	mov.b64 	%rd4716, {%r4113, %r4112};
	xor.b64  	%rd4717, %rd4715, %rd4716;
	xor.b64  	%rd4718, %rd4677, %rd4653;
	and.b64  	%rd4719, %rd4701, %rd4718;
	xor.b64  	%rd4720, %rd4719, %rd4653;
	add.s64 	%rd4721, %rd4629, %rd4363;
	add.s64 	%rd4722, %rd4721, %rd8898;
	add.s64 	%rd4723, %rd4722, %rd4720;
	add.s64 	%rd4724, %rd4723, %rd4717;
	add.s64 	%rd4725, %rd4724, %rd4640;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4114,%dummy}, %rd4712;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4115}, %rd4712;
	}
	shf.r.wrap.b32 	%r4116, %r4115, %r4114, 28;
	shf.r.wrap.b32 	%r4117, %r4114, %r4115, 28;
	mov.b64 	%rd4726, {%r4117, %r4116};
	shf.l.wrap.b32 	%r4118, %r4114, %r4115, 30;
	shf.l.wrap.b32 	%r4119, %r4115, %r4114, 30;
	mov.b64 	%rd4727, {%r4119, %r4118};
	xor.b64  	%rd4728, %rd4727, %rd4726;
	shf.l.wrap.b32 	%r4120, %r4114, %r4115, 25;
	shf.l.wrap.b32 	%r4121, %r4115, %r4114, 25;
	mov.b64 	%rd4729, {%r4121, %r4120};
	xor.b64  	%rd4730, %rd4728, %rd4729;
	xor.b64  	%rd4731, %rd4712, %rd4664;
	xor.b64  	%rd4732, %rd4712, %rd4688;
	and.b64  	%rd4733, %rd4732, %rd4731;
	xor.b64  	%rd4734, %rd4733, %rd4712;
	add.s64 	%rd4735, %rd4724, %rd4734;
	add.s64 	%rd4736, %rd4735, %rd4730;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4122,%dummy}, %rd4725;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4123}, %rd4725;
	}
	shf.r.wrap.b32 	%r4124, %r4123, %r4122, 14;
	shf.r.wrap.b32 	%r4125, %r4122, %r4123, 14;
	mov.b64 	%rd4737, {%r4125, %r4124};
	shf.r.wrap.b32 	%r4126, %r4123, %r4122, 18;
	shf.r.wrap.b32 	%r4127, %r4122, %r4123, 18;
	mov.b64 	%rd4738, {%r4127, %r4126};
	xor.b64  	%rd4739, %rd4738, %rd4737;
	shf.l.wrap.b32 	%r4128, %r4122, %r4123, 23;
	shf.l.wrap.b32 	%r4129, %r4123, %r4122, 23;
	mov.b64 	%rd4740, {%r4129, %r4128};
	xor.b64  	%rd4741, %rd4739, %rd4740;
	xor.b64  	%rd4742, %rd4701, %rd4677;
	and.b64  	%rd4743, %rd4725, %rd4742;
	xor.b64  	%rd4744, %rd4743, %rd4677;
	add.s64 	%rd4745, %rd4653, %rd4376;
	add.s64 	%rd4746, %rd4745, %rd8897;
	add.s64 	%rd4747, %rd4746, %rd4744;
	add.s64 	%rd4748, %rd4747, %rd4741;
	add.s64 	%rd4749, %rd4748, %rd4664;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4130,%dummy}, %rd4736;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4131}, %rd4736;
	}
	shf.r.wrap.b32 	%r4132, %r4131, %r4130, 28;
	shf.r.wrap.b32 	%r4133, %r4130, %r4131, 28;
	mov.b64 	%rd4750, {%r4133, %r4132};
	shf.l.wrap.b32 	%r4134, %r4130, %r4131, 30;
	shf.l.wrap.b32 	%r4135, %r4131, %r4130, 30;
	mov.b64 	%rd4751, {%r4135, %r4134};
	xor.b64  	%rd4752, %rd4751, %rd4750;
	shf.l.wrap.b32 	%r4136, %r4130, %r4131, 25;
	shf.l.wrap.b32 	%r4137, %r4131, %r4130, 25;
	mov.b64 	%rd4753, {%r4137, %r4136};
	xor.b64  	%rd4754, %rd4752, %rd4753;
	xor.b64  	%rd4755, %rd4736, %rd4688;
	xor.b64  	%rd4756, %rd4736, %rd4712;
	and.b64  	%rd4757, %rd4756, %rd4755;
	xor.b64  	%rd4758, %rd4757, %rd4736;
	add.s64 	%rd4759, %rd4748, %rd4758;
	add.s64 	%rd4760, %rd4759, %rd4754;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4138,%dummy}, %rd4363;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4139}, %rd4363;
	}
	shf.r.wrap.b32 	%r4140, %r4139, %r4138, 19;
	shf.r.wrap.b32 	%r4141, %r4138, %r4139, 19;
	mov.b64 	%rd4761, {%r4141, %r4140};
	shf.l.wrap.b32 	%r4142, %r4138, %r4139, 3;
	shf.l.wrap.b32 	%r4143, %r4139, %r4138, 3;
	mov.b64 	%rd4762, {%r4143, %r4142};
	shr.u64 	%rd4763, %rd4363, 6;
	xor.b64  	%rd4764, %rd4761, %rd4763;
	xor.b64  	%rd4765, %rd4764, %rd4762;
	shf.r.wrap.b32 	%r4144, %r3753, %r3752, 1;
	shf.r.wrap.b32 	%r4145, %r3752, %r3753, 1;
	mov.b64 	%rd4766, {%r4145, %r4144};
	shf.r.wrap.b32 	%r4146, %r3753, %r3752, 8;
	shf.r.wrap.b32 	%r4147, %r3752, %r3753, 8;
	mov.b64 	%rd4767, {%r4147, %r4146};
	shr.u64 	%rd4768, %rd4194, 7;
	xor.b64  	%rd4769, %rd4766, %rd4768;
	xor.b64  	%rd4770, %rd4769, %rd4767;
	add.s64 	%rd4771, %rd4298, %rd4181;
	add.s64 	%rd4772, %rd4771, %rd4765;
	add.s64 	%rd4773, %rd4772, %rd4770;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4148,%dummy}, %rd4376;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4149}, %rd4376;
	}
	shf.r.wrap.b32 	%r4150, %r4149, %r4148, 19;
	shf.r.wrap.b32 	%r4151, %r4148, %r4149, 19;
	mov.b64 	%rd4774, {%r4151, %r4150};
	shf.l.wrap.b32 	%r4152, %r4148, %r4149, 3;
	shf.l.wrap.b32 	%r4153, %r4149, %r4148, 3;
	mov.b64 	%rd4775, {%r4153, %r4152};
	shr.u64 	%rd4776, %rd4376, 6;
	xor.b64  	%rd4777, %rd4774, %rd4776;
	xor.b64  	%rd4778, %rd4777, %rd4775;
	shf.r.wrap.b32 	%r4154, %r3763, %r3762, 1;
	shf.r.wrap.b32 	%r4155, %r3762, %r3763, 1;
	mov.b64 	%rd4779, {%r4155, %r4154};
	shf.r.wrap.b32 	%r4156, %r3763, %r3762, 8;
	shf.r.wrap.b32 	%r4157, %r3762, %r3763, 8;
	mov.b64 	%rd4780, {%r4157, %r4156};
	shr.u64 	%rd4781, %rd4207, 7;
	xor.b64  	%rd4782, %rd4779, %rd4781;
	xor.b64  	%rd4783, %rd4782, %rd4780;
	add.s64 	%rd4784, %rd4311, %rd4194;
	add.s64 	%rd4785, %rd4784, %rd4778;
	add.s64 	%rd4786, %rd4785, %rd4783;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4158,%dummy}, %rd4773;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4159}, %rd4773;
	}
	shf.r.wrap.b32 	%r4160, %r4159, %r4158, 19;
	shf.r.wrap.b32 	%r4161, %r4158, %r4159, 19;
	mov.b64 	%rd4787, {%r4161, %r4160};
	shf.l.wrap.b32 	%r4162, %r4158, %r4159, 3;
	shf.l.wrap.b32 	%r4163, %r4159, %r4158, 3;
	mov.b64 	%rd4788, {%r4163, %r4162};
	shr.u64 	%rd4789, %rd4773, 6;
	xor.b64  	%rd4790, %rd4787, %rd4789;
	xor.b64  	%rd4791, %rd4790, %rd4788;
	shf.r.wrap.b32 	%r4164, %r3773, %r3772, 1;
	shf.r.wrap.b32 	%r4165, %r3772, %r3773, 1;
	mov.b64 	%rd4792, {%r4165, %r4164};
	shf.r.wrap.b32 	%r4166, %r3773, %r3772, 8;
	shf.r.wrap.b32 	%r4167, %r3772, %r3773, 8;
	mov.b64 	%rd4793, {%r4167, %r4166};
	shr.u64 	%rd4794, %rd4220, 7;
	xor.b64  	%rd4795, %rd4792, %rd4794;
	xor.b64  	%rd4796, %rd4795, %rd4793;
	add.s64 	%rd4797, %rd4324, %rd4207;
	add.s64 	%rd4798, %rd4797, %rd4791;
	add.s64 	%rd4799, %rd4798, %rd4796;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4168,%dummy}, %rd4786;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4169}, %rd4786;
	}
	shf.r.wrap.b32 	%r4170, %r4169, %r4168, 19;
	shf.r.wrap.b32 	%r4171, %r4168, %r4169, 19;
	mov.b64 	%rd4800, {%r4171, %r4170};
	shf.l.wrap.b32 	%r4172, %r4168, %r4169, 3;
	shf.l.wrap.b32 	%r4173, %r4169, %r4168, 3;
	mov.b64 	%rd4801, {%r4173, %r4172};
	shr.u64 	%rd4802, %rd4786, 6;
	xor.b64  	%rd4803, %rd4800, %rd4802;
	xor.b64  	%rd4804, %rd4803, %rd4801;
	shf.r.wrap.b32 	%r4174, %r3783, %r3782, 1;
	shf.r.wrap.b32 	%r4175, %r3782, %r3783, 1;
	mov.b64 	%rd4805, {%r4175, %r4174};
	shf.r.wrap.b32 	%r4176, %r3783, %r3782, 8;
	shf.r.wrap.b32 	%r4177, %r3782, %r3783, 8;
	mov.b64 	%rd4806, {%r4177, %r4176};
	shr.u64 	%rd4807, %rd4233, 7;
	xor.b64  	%rd4808, %rd4805, %rd4807;
	xor.b64  	%rd4809, %rd4808, %rd4806;
	add.s64 	%rd4810, %rd4337, %rd4220;
	add.s64 	%rd4811, %rd4810, %rd4804;
	add.s64 	%rd4812, %rd4811, %rd4809;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4178,%dummy}, %rd4799;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4179}, %rd4799;
	}
	shf.r.wrap.b32 	%r4180, %r4179, %r4178, 19;
	shf.r.wrap.b32 	%r4181, %r4178, %r4179, 19;
	mov.b64 	%rd4813, {%r4181, %r4180};
	shf.l.wrap.b32 	%r4182, %r4178, %r4179, 3;
	shf.l.wrap.b32 	%r4183, %r4179, %r4178, 3;
	mov.b64 	%rd4814, {%r4183, %r4182};
	shr.u64 	%rd4815, %rd4799, 6;
	xor.b64  	%rd4816, %rd4813, %rd4815;
	xor.b64  	%rd4817, %rd4816, %rd4814;
	shf.r.wrap.b32 	%r4184, %r3793, %r3792, 1;
	shf.r.wrap.b32 	%r4185, %r3792, %r3793, 1;
	mov.b64 	%rd4818, {%r4185, %r4184};
	shf.r.wrap.b32 	%r4186, %r3793, %r3792, 8;
	shf.r.wrap.b32 	%r4187, %r3792, %r3793, 8;
	mov.b64 	%rd4819, {%r4187, %r4186};
	shr.u64 	%rd4820, %rd4246, 7;
	xor.b64  	%rd4821, %rd4818, %rd4820;
	xor.b64  	%rd4822, %rd4821, %rd4819;
	add.s64 	%rd4823, %rd4350, %rd4233;
	add.s64 	%rd4824, %rd4823, %rd4817;
	add.s64 	%rd4825, %rd4824, %rd4822;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4188,%dummy}, %rd4812;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4189}, %rd4812;
	}
	shf.r.wrap.b32 	%r4190, %r4189, %r4188, 19;
	shf.r.wrap.b32 	%r4191, %r4188, %r4189, 19;
	mov.b64 	%rd4826, {%r4191, %r4190};
	shf.l.wrap.b32 	%r4192, %r4188, %r4189, 3;
	shf.l.wrap.b32 	%r4193, %r4189, %r4188, 3;
	mov.b64 	%rd4827, {%r4193, %r4192};
	shr.u64 	%rd4828, %rd4812, 6;
	xor.b64  	%rd4829, %rd4826, %rd4828;
	xor.b64  	%rd4830, %rd4829, %rd4827;
	shf.r.wrap.b32 	%r4194, %r3803, %r3802, 1;
	shf.r.wrap.b32 	%r4195, %r3802, %r3803, 1;
	mov.b64 	%rd4831, {%r4195, %r4194};
	shf.r.wrap.b32 	%r4196, %r3803, %r3802, 8;
	shf.r.wrap.b32 	%r4197, %r3802, %r3803, 8;
	mov.b64 	%rd4832, {%r4197, %r4196};
	shr.u64 	%rd4833, %rd4259, 7;
	xor.b64  	%rd4834, %rd4831, %rd4833;
	xor.b64  	%rd4835, %rd4834, %rd4832;
	add.s64 	%rd4836, %rd4363, %rd4246;
	add.s64 	%rd4837, %rd4836, %rd4830;
	add.s64 	%rd4838, %rd4837, %rd4835;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4198,%dummy}, %rd4825;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4199}, %rd4825;
	}
	shf.r.wrap.b32 	%r4200, %r4199, %r4198, 19;
	shf.r.wrap.b32 	%r4201, %r4198, %r4199, 19;
	mov.b64 	%rd4839, {%r4201, %r4200};
	shf.l.wrap.b32 	%r4202, %r4198, %r4199, 3;
	shf.l.wrap.b32 	%r4203, %r4199, %r4198, 3;
	mov.b64 	%rd4840, {%r4203, %r4202};
	shr.u64 	%rd4841, %rd4825, 6;
	xor.b64  	%rd4842, %rd4839, %rd4841;
	xor.b64  	%rd4843, %rd4842, %rd4840;
	shf.r.wrap.b32 	%r4204, %r3813, %r3812, 1;
	shf.r.wrap.b32 	%r4205, %r3812, %r3813, 1;
	mov.b64 	%rd4844, {%r4205, %r4204};
	shf.r.wrap.b32 	%r4206, %r3813, %r3812, 8;
	shf.r.wrap.b32 	%r4207, %r3812, %r3813, 8;
	mov.b64 	%rd4845, {%r4207, %r4206};
	shr.u64 	%rd4846, %rd4272, 7;
	xor.b64  	%rd4847, %rd4844, %rd4846;
	xor.b64  	%rd4848, %rd4847, %rd4845;
	add.s64 	%rd4849, %rd4376, %rd4259;
	add.s64 	%rd4850, %rd4849, %rd4843;
	add.s64 	%rd4851, %rd4850, %rd4848;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4208,%dummy}, %rd4838;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4209}, %rd4838;
	}
	shf.r.wrap.b32 	%r4210, %r4209, %r4208, 19;
	shf.r.wrap.b32 	%r4211, %r4208, %r4209, 19;
	mov.b64 	%rd4852, {%r4211, %r4210};
	shf.l.wrap.b32 	%r4212, %r4208, %r4209, 3;
	shf.l.wrap.b32 	%r4213, %r4209, %r4208, 3;
	mov.b64 	%rd4853, {%r4213, %r4212};
	shr.u64 	%rd4854, %rd4838, 6;
	xor.b64  	%rd4855, %rd4852, %rd4854;
	xor.b64  	%rd4856, %rd4855, %rd4853;
	shf.r.wrap.b32 	%r4214, %r3823, %r3822, 1;
	shf.r.wrap.b32 	%r4215, %r3822, %r3823, 1;
	mov.b64 	%rd4857, {%r4215, %r4214};
	shf.r.wrap.b32 	%r4216, %r3823, %r3822, 8;
	shf.r.wrap.b32 	%r4217, %r3822, %r3823, 8;
	mov.b64 	%rd4858, {%r4217, %r4216};
	shr.u64 	%rd4859, %rd4285, 7;
	xor.b64  	%rd4860, %rd4857, %rd4859;
	xor.b64  	%rd4861, %rd4860, %rd4858;
	add.s64 	%rd4862, %rd4773, %rd4272;
	add.s64 	%rd4863, %rd4862, %rd4856;
	add.s64 	%rd4864, %rd4863, %rd4861;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4218,%dummy}, %rd4851;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4219}, %rd4851;
	}
	shf.r.wrap.b32 	%r4220, %r4219, %r4218, 19;
	shf.r.wrap.b32 	%r4221, %r4218, %r4219, 19;
	mov.b64 	%rd4865, {%r4221, %r4220};
	shf.l.wrap.b32 	%r4222, %r4218, %r4219, 3;
	shf.l.wrap.b32 	%r4223, %r4219, %r4218, 3;
	mov.b64 	%rd4866, {%r4223, %r4222};
	shr.u64 	%rd4867, %rd4851, 6;
	xor.b64  	%rd4868, %rd4865, %rd4867;
	xor.b64  	%rd4869, %rd4868, %rd4866;
	shf.r.wrap.b32 	%r4224, %r3833, %r3832, 1;
	shf.r.wrap.b32 	%r4225, %r3832, %r3833, 1;
	mov.b64 	%rd4870, {%r4225, %r4224};
	shf.r.wrap.b32 	%r4226, %r3833, %r3832, 8;
	shf.r.wrap.b32 	%r4227, %r3832, %r3833, 8;
	mov.b64 	%rd4871, {%r4227, %r4226};
	shr.u64 	%rd4872, %rd4298, 7;
	xor.b64  	%rd4873, %rd4870, %rd4872;
	xor.b64  	%rd4874, %rd4873, %rd4871;
	add.s64 	%rd4875, %rd4786, %rd4285;
	add.s64 	%rd4876, %rd4875, %rd4869;
	add.s64 	%rd4877, %rd4876, %rd4874;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4228,%dummy}, %rd4864;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4229}, %rd4864;
	}
	shf.r.wrap.b32 	%r4230, %r4229, %r4228, 19;
	shf.r.wrap.b32 	%r4231, %r4228, %r4229, 19;
	mov.b64 	%rd4878, {%r4231, %r4230};
	shf.l.wrap.b32 	%r4232, %r4228, %r4229, 3;
	shf.l.wrap.b32 	%r4233, %r4229, %r4228, 3;
	mov.b64 	%rd4879, {%r4233, %r4232};
	shr.u64 	%rd4880, %rd4864, 6;
	xor.b64  	%rd4881, %rd4878, %rd4880;
	xor.b64  	%rd4882, %rd4881, %rd4879;
	shf.r.wrap.b32 	%r4234, %r3843, %r3842, 1;
	shf.r.wrap.b32 	%r4235, %r3842, %r3843, 1;
	mov.b64 	%rd4883, {%r4235, %r4234};
	shf.r.wrap.b32 	%r4236, %r3843, %r3842, 8;
	shf.r.wrap.b32 	%r4237, %r3842, %r3843, 8;
	mov.b64 	%rd4884, {%r4237, %r4236};
	shr.u64 	%rd4885, %rd4311, 7;
	xor.b64  	%rd4886, %rd4883, %rd4885;
	xor.b64  	%rd4887, %rd4886, %rd4884;
	add.s64 	%rd4888, %rd4799, %rd4298;
	add.s64 	%rd4889, %rd4888, %rd4882;
	add.s64 	%rd4890, %rd4889, %rd4887;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4238,%dummy}, %rd4877;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4239}, %rd4877;
	}
	shf.r.wrap.b32 	%r4240, %r4239, %r4238, 19;
	shf.r.wrap.b32 	%r4241, %r4238, %r4239, 19;
	mov.b64 	%rd4891, {%r4241, %r4240};
	shf.l.wrap.b32 	%r4242, %r4238, %r4239, 3;
	shf.l.wrap.b32 	%r4243, %r4239, %r4238, 3;
	mov.b64 	%rd4892, {%r4243, %r4242};
	shr.u64 	%rd4893, %rd4877, 6;
	xor.b64  	%rd4894, %rd4891, %rd4893;
	xor.b64  	%rd4895, %rd4894, %rd4892;
	shf.r.wrap.b32 	%r4244, %r3853, %r3852, 1;
	shf.r.wrap.b32 	%r4245, %r3852, %r3853, 1;
	mov.b64 	%rd4896, {%r4245, %r4244};
	shf.r.wrap.b32 	%r4246, %r3853, %r3852, 8;
	shf.r.wrap.b32 	%r4247, %r3852, %r3853, 8;
	mov.b64 	%rd4897, {%r4247, %r4246};
	shr.u64 	%rd4898, %rd4324, 7;
	xor.b64  	%rd4899, %rd4896, %rd4898;
	xor.b64  	%rd4900, %rd4899, %rd4897;
	add.s64 	%rd4901, %rd4812, %rd4311;
	add.s64 	%rd4902, %rd4901, %rd4895;
	add.s64 	%rd4903, %rd4902, %rd4900;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4248,%dummy}, %rd4890;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4249}, %rd4890;
	}
	shf.r.wrap.b32 	%r4250, %r4249, %r4248, 19;
	shf.r.wrap.b32 	%r4251, %r4248, %r4249, 19;
	mov.b64 	%rd4904, {%r4251, %r4250};
	shf.l.wrap.b32 	%r4252, %r4248, %r4249, 3;
	shf.l.wrap.b32 	%r4253, %r4249, %r4248, 3;
	mov.b64 	%rd4905, {%r4253, %r4252};
	shr.u64 	%rd4906, %rd4890, 6;
	xor.b64  	%rd4907, %rd4904, %rd4906;
	xor.b64  	%rd4908, %rd4907, %rd4905;
	shf.r.wrap.b32 	%r4254, %r3863, %r3862, 1;
	shf.r.wrap.b32 	%r4255, %r3862, %r3863, 1;
	mov.b64 	%rd4909, {%r4255, %r4254};
	shf.r.wrap.b32 	%r4256, %r3863, %r3862, 8;
	shf.r.wrap.b32 	%r4257, %r3862, %r3863, 8;
	mov.b64 	%rd4910, {%r4257, %r4256};
	shr.u64 	%rd4911, %rd4337, 7;
	xor.b64  	%rd4912, %rd4909, %rd4911;
	xor.b64  	%rd4913, %rd4912, %rd4910;
	add.s64 	%rd4914, %rd4825, %rd4324;
	add.s64 	%rd4915, %rd4914, %rd4908;
	add.s64 	%rd4916, %rd4915, %rd4913;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4258,%dummy}, %rd4903;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4259}, %rd4903;
	}
	shf.r.wrap.b32 	%r4260, %r4259, %r4258, 19;
	shf.r.wrap.b32 	%r4261, %r4258, %r4259, 19;
	mov.b64 	%rd4917, {%r4261, %r4260};
	shf.l.wrap.b32 	%r4262, %r4258, %r4259, 3;
	shf.l.wrap.b32 	%r4263, %r4259, %r4258, 3;
	mov.b64 	%rd4918, {%r4263, %r4262};
	shr.u64 	%rd4919, %rd4903, 6;
	xor.b64  	%rd4920, %rd4917, %rd4919;
	xor.b64  	%rd4921, %rd4920, %rd4918;
	shf.r.wrap.b32 	%r4264, %r3873, %r3872, 1;
	shf.r.wrap.b32 	%r4265, %r3872, %r3873, 1;
	mov.b64 	%rd4922, {%r4265, %r4264};
	shf.r.wrap.b32 	%r4266, %r3873, %r3872, 8;
	shf.r.wrap.b32 	%r4267, %r3872, %r3873, 8;
	mov.b64 	%rd4923, {%r4267, %r4266};
	shr.u64 	%rd4924, %rd4350, 7;
	xor.b64  	%rd4925, %rd4922, %rd4924;
	xor.b64  	%rd4926, %rd4925, %rd4923;
	add.s64 	%rd4927, %rd4838, %rd4337;
	add.s64 	%rd4928, %rd4927, %rd4921;
	add.s64 	%rd4929, %rd4928, %rd4926;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4268,%dummy}, %rd4916;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4269}, %rd4916;
	}
	shf.r.wrap.b32 	%r4270, %r4269, %r4268, 19;
	shf.r.wrap.b32 	%r4271, %r4268, %r4269, 19;
	mov.b64 	%rd4930, {%r4271, %r4270};
	shf.l.wrap.b32 	%r4272, %r4268, %r4269, 3;
	shf.l.wrap.b32 	%r4273, %r4269, %r4268, 3;
	mov.b64 	%rd4931, {%r4273, %r4272};
	shr.u64 	%rd4932, %rd4916, 6;
	xor.b64  	%rd4933, %rd4930, %rd4932;
	xor.b64  	%rd4934, %rd4933, %rd4931;
	shf.r.wrap.b32 	%r4274, %r4139, %r4138, 1;
	shf.r.wrap.b32 	%r4275, %r4138, %r4139, 1;
	mov.b64 	%rd4935, {%r4275, %r4274};
	shf.r.wrap.b32 	%r4276, %r4139, %r4138, 8;
	shf.r.wrap.b32 	%r4277, %r4138, %r4139, 8;
	mov.b64 	%rd4936, {%r4277, %r4276};
	shr.u64 	%rd4937, %rd4363, 7;
	xor.b64  	%rd4938, %rd4935, %rd4937;
	xor.b64  	%rd4939, %rd4938, %rd4936;
	add.s64 	%rd4940, %rd4851, %rd4350;
	add.s64 	%rd4941, %rd4940, %rd4934;
	add.s64 	%rd4942, %rd4941, %rd4939;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4278,%dummy}, %rd4929;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4279}, %rd4929;
	}
	shf.r.wrap.b32 	%r4280, %r4279, %r4278, 19;
	shf.r.wrap.b32 	%r4281, %r4278, %r4279, 19;
	mov.b64 	%rd4943, {%r4281, %r4280};
	shf.l.wrap.b32 	%r4282, %r4278, %r4279, 3;
	shf.l.wrap.b32 	%r4283, %r4279, %r4278, 3;
	mov.b64 	%rd4944, {%r4283, %r4282};
	shr.u64 	%rd4945, %rd4929, 6;
	xor.b64  	%rd4946, %rd4943, %rd4945;
	xor.b64  	%rd4947, %rd4946, %rd4944;
	shf.r.wrap.b32 	%r4284, %r4149, %r4148, 1;
	shf.r.wrap.b32 	%r4285, %r4148, %r4149, 1;
	mov.b64 	%rd4948, {%r4285, %r4284};
	shf.r.wrap.b32 	%r4286, %r4149, %r4148, 8;
	shf.r.wrap.b32 	%r4287, %r4148, %r4149, 8;
	mov.b64 	%rd4949, {%r4287, %r4286};
	shr.u64 	%rd4950, %rd4376, 7;
	xor.b64  	%rd4951, %rd4948, %rd4950;
	xor.b64  	%rd4952, %rd4951, %rd4949;
	add.s64 	%rd4953, %rd4864, %rd4363;
	add.s64 	%rd4954, %rd4953, %rd4947;
	add.s64 	%rd4955, %rd4954, %rd4952;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4288,%dummy}, %rd4942;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4289}, %rd4942;
	}
	shf.r.wrap.b32 	%r4290, %r4289, %r4288, 19;
	shf.r.wrap.b32 	%r4291, %r4288, %r4289, 19;
	mov.b64 	%rd4956, {%r4291, %r4290};
	shf.l.wrap.b32 	%r4292, %r4288, %r4289, 3;
	shf.l.wrap.b32 	%r4293, %r4289, %r4288, 3;
	mov.b64 	%rd4957, {%r4293, %r4292};
	shr.u64 	%rd4958, %rd4942, 6;
	xor.b64  	%rd4959, %rd4956, %rd4958;
	xor.b64  	%rd4960, %rd4959, %rd4957;
	shf.r.wrap.b32 	%r4294, %r4159, %r4158, 1;
	shf.r.wrap.b32 	%r4295, %r4158, %r4159, 1;
	mov.b64 	%rd4961, {%r4295, %r4294};
	shf.r.wrap.b32 	%r4296, %r4159, %r4158, 8;
	shf.r.wrap.b32 	%r4297, %r4158, %r4159, 8;
	mov.b64 	%rd4962, {%r4297, %r4296};
	shr.u64 	%rd4963, %rd4773, 7;
	xor.b64  	%rd4964, %rd4961, %rd4963;
	xor.b64  	%rd4965, %rd4964, %rd4962;
	add.s64 	%rd4966, %rd4877, %rd4376;
	add.s64 	%rd4967, %rd4966, %rd4960;
	add.s64 	%rd4968, %rd4967, %rd4965;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4298,%dummy}, %rd4749;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4299}, %rd4749;
	}
	shf.r.wrap.b32 	%r4300, %r4299, %r4298, 14;
	shf.r.wrap.b32 	%r4301, %r4298, %r4299, 14;
	mov.b64 	%rd4969, {%r4301, %r4300};
	shf.r.wrap.b32 	%r4302, %r4299, %r4298, 18;
	shf.r.wrap.b32 	%r4303, %r4298, %r4299, 18;
	mov.b64 	%rd4970, {%r4303, %r4302};
	xor.b64  	%rd4971, %rd4970, %rd4969;
	shf.l.wrap.b32 	%r4304, %r4298, %r4299, 23;
	shf.l.wrap.b32 	%r4305, %r4299, %r4298, 23;
	mov.b64 	%rd4972, {%r4305, %r4304};
	xor.b64  	%rd4973, %rd4971, %rd4972;
	xor.b64  	%rd4974, %rd4725, %rd4701;
	and.b64  	%rd4975, %rd4974, %rd4749;
	xor.b64  	%rd4976, %rd4975, %rd4701;
	add.s64 	%rd4977, %rd4976, %rd4677;
	add.s64 	%rd4978, %rd4977, %rd4773;
	add.s64 	%rd4979, %rd4978, %rd8896;
	add.s64 	%rd4980, %rd4979, %rd4973;
	add.s64 	%rd4981, %rd4980, %rd4688;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4306,%dummy}, %rd4760;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4307}, %rd4760;
	}
	shf.r.wrap.b32 	%r4308, %r4307, %r4306, 28;
	shf.r.wrap.b32 	%r4309, %r4306, %r4307, 28;
	mov.b64 	%rd4982, {%r4309, %r4308};
	shf.l.wrap.b32 	%r4310, %r4306, %r4307, 30;
	shf.l.wrap.b32 	%r4311, %r4307, %r4306, 30;
	mov.b64 	%rd4983, {%r4311, %r4310};
	xor.b64  	%rd4984, %rd4983, %rd4982;
	shf.l.wrap.b32 	%r4312, %r4306, %r4307, 25;
	shf.l.wrap.b32 	%r4313, %r4307, %r4306, 25;
	mov.b64 	%rd4985, {%r4313, %r4312};
	xor.b64  	%rd4986, %rd4984, %rd4985;
	xor.b64  	%rd4987, %rd4760, %rd4712;
	xor.b64  	%rd4988, %rd4760, %rd4736;
	and.b64  	%rd4989, %rd4988, %rd4987;
	xor.b64  	%rd4990, %rd4989, %rd4760;
	add.s64 	%rd4991, %rd4980, %rd4990;
	add.s64 	%rd4992, %rd4991, %rd4986;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4314,%dummy}, %rd4981;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4315}, %rd4981;
	}
	shf.r.wrap.b32 	%r4316, %r4315, %r4314, 14;
	shf.r.wrap.b32 	%r4317, %r4314, %r4315, 14;
	mov.b64 	%rd4993, {%r4317, %r4316};
	shf.r.wrap.b32 	%r4318, %r4315, %r4314, 18;
	shf.r.wrap.b32 	%r4319, %r4314, %r4315, 18;
	mov.b64 	%rd4994, {%r4319, %r4318};
	xor.b64  	%rd4995, %rd4994, %rd4993;
	shf.l.wrap.b32 	%r4320, %r4314, %r4315, 23;
	shf.l.wrap.b32 	%r4321, %r4315, %r4314, 23;
	mov.b64 	%rd4996, {%r4321, %r4320};
	xor.b64  	%rd4997, %rd4995, %rd4996;
	xor.b64  	%rd4998, %rd4749, %rd4725;
	and.b64  	%rd4999, %rd4981, %rd4998;
	xor.b64  	%rd5000, %rd4999, %rd4725;
	add.s64 	%rd5001, %rd4786, %rd4701;
	add.s64 	%rd5002, %rd5001, %rd8895;
	add.s64 	%rd5003, %rd5002, %rd5000;
	add.s64 	%rd5004, %rd5003, %rd4997;
	add.s64 	%rd5005, %rd5004, %rd4712;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4322,%dummy}, %rd4992;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4323}, %rd4992;
	}
	shf.r.wrap.b32 	%r4324, %r4323, %r4322, 28;
	shf.r.wrap.b32 	%r4325, %r4322, %r4323, 28;
	mov.b64 	%rd5006, {%r4325, %r4324};
	shf.l.wrap.b32 	%r4326, %r4322, %r4323, 30;
	shf.l.wrap.b32 	%r4327, %r4323, %r4322, 30;
	mov.b64 	%rd5007, {%r4327, %r4326};
	xor.b64  	%rd5008, %rd5007, %rd5006;
	shf.l.wrap.b32 	%r4328, %r4322, %r4323, 25;
	shf.l.wrap.b32 	%r4329, %r4323, %r4322, 25;
	mov.b64 	%rd5009, {%r4329, %r4328};
	xor.b64  	%rd5010, %rd5008, %rd5009;
	xor.b64  	%rd5011, %rd4992, %rd4736;
	xor.b64  	%rd5012, %rd4992, %rd4760;
	and.b64  	%rd5013, %rd5012, %rd5011;
	xor.b64  	%rd5014, %rd5013, %rd4992;
	add.s64 	%rd5015, %rd5004, %rd5014;
	add.s64 	%rd5016, %rd5015, %rd5010;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4330,%dummy}, %rd5005;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4331}, %rd5005;
	}
	shf.r.wrap.b32 	%r4332, %r4331, %r4330, 14;
	shf.r.wrap.b32 	%r4333, %r4330, %r4331, 14;
	mov.b64 	%rd5017, {%r4333, %r4332};
	shf.r.wrap.b32 	%r4334, %r4331, %r4330, 18;
	shf.r.wrap.b32 	%r4335, %r4330, %r4331, 18;
	mov.b64 	%rd5018, {%r4335, %r4334};
	xor.b64  	%rd5019, %rd5018, %rd5017;
	shf.l.wrap.b32 	%r4336, %r4330, %r4331, 23;
	shf.l.wrap.b32 	%r4337, %r4331, %r4330, 23;
	mov.b64 	%rd5020, {%r4337, %r4336};
	xor.b64  	%rd5021, %rd5019, %rd5020;
	xor.b64  	%rd5022, %rd4981, %rd4749;
	and.b64  	%rd5023, %rd5005, %rd5022;
	xor.b64  	%rd5024, %rd5023, %rd4749;
	add.s64 	%rd5025, %rd4799, %rd4725;
	add.s64 	%rd5026, %rd5025, %rd8894;
	add.s64 	%rd5027, %rd5026, %rd5024;
	add.s64 	%rd5028, %rd5027, %rd5021;
	add.s64 	%rd5029, %rd5028, %rd4736;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4338,%dummy}, %rd5016;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4339}, %rd5016;
	}
	shf.r.wrap.b32 	%r4340, %r4339, %r4338, 28;
	shf.r.wrap.b32 	%r4341, %r4338, %r4339, 28;
	mov.b64 	%rd5030, {%r4341, %r4340};
	shf.l.wrap.b32 	%r4342, %r4338, %r4339, 30;
	shf.l.wrap.b32 	%r4343, %r4339, %r4338, 30;
	mov.b64 	%rd5031, {%r4343, %r4342};
	xor.b64  	%rd5032, %rd5031, %rd5030;
	shf.l.wrap.b32 	%r4344, %r4338, %r4339, 25;
	shf.l.wrap.b32 	%r4345, %r4339, %r4338, 25;
	mov.b64 	%rd5033, {%r4345, %r4344};
	xor.b64  	%rd5034, %rd5032, %rd5033;
	xor.b64  	%rd5035, %rd5016, %rd4760;
	xor.b64  	%rd5036, %rd5016, %rd4992;
	and.b64  	%rd5037, %rd5036, %rd5035;
	xor.b64  	%rd5038, %rd5037, %rd5016;
	add.s64 	%rd5039, %rd5028, %rd5038;
	add.s64 	%rd5040, %rd5039, %rd5034;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4346,%dummy}, %rd5029;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4347}, %rd5029;
	}
	shf.r.wrap.b32 	%r4348, %r4347, %r4346, 14;
	shf.r.wrap.b32 	%r4349, %r4346, %r4347, 14;
	mov.b64 	%rd5041, {%r4349, %r4348};
	shf.r.wrap.b32 	%r4350, %r4347, %r4346, 18;
	shf.r.wrap.b32 	%r4351, %r4346, %r4347, 18;
	mov.b64 	%rd5042, {%r4351, %r4350};
	xor.b64  	%rd5043, %rd5042, %rd5041;
	shf.l.wrap.b32 	%r4352, %r4346, %r4347, 23;
	shf.l.wrap.b32 	%r4353, %r4347, %r4346, 23;
	mov.b64 	%rd5044, {%r4353, %r4352};
	xor.b64  	%rd5045, %rd5043, %rd5044;
	xor.b64  	%rd5046, %rd5005, %rd4981;
	and.b64  	%rd5047, %rd5029, %rd5046;
	xor.b64  	%rd5048, %rd5047, %rd4981;
	add.s64 	%rd5049, %rd4812, %rd4749;
	add.s64 	%rd5050, %rd5049, %rd8893;
	add.s64 	%rd5051, %rd5050, %rd5048;
	add.s64 	%rd5052, %rd5051, %rd5045;
	add.s64 	%rd5053, %rd5052, %rd4760;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4354,%dummy}, %rd5040;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4355}, %rd5040;
	}
	shf.r.wrap.b32 	%r4356, %r4355, %r4354, 28;
	shf.r.wrap.b32 	%r4357, %r4354, %r4355, 28;
	mov.b64 	%rd5054, {%r4357, %r4356};
	shf.l.wrap.b32 	%r4358, %r4354, %r4355, 30;
	shf.l.wrap.b32 	%r4359, %r4355, %r4354, 30;
	mov.b64 	%rd5055, {%r4359, %r4358};
	xor.b64  	%rd5056, %rd5055, %rd5054;
	shf.l.wrap.b32 	%r4360, %r4354, %r4355, 25;
	shf.l.wrap.b32 	%r4361, %r4355, %r4354, 25;
	mov.b64 	%rd5057, {%r4361, %r4360};
	xor.b64  	%rd5058, %rd5056, %rd5057;
	xor.b64  	%rd5059, %rd5040, %rd4992;
	xor.b64  	%rd5060, %rd5040, %rd5016;
	and.b64  	%rd5061, %rd5060, %rd5059;
	xor.b64  	%rd5062, %rd5061, %rd5040;
	add.s64 	%rd5063, %rd5052, %rd5062;
	add.s64 	%rd5064, %rd5063, %rd5058;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4362,%dummy}, %rd5053;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4363}, %rd5053;
	}
	shf.r.wrap.b32 	%r4364, %r4363, %r4362, 14;
	shf.r.wrap.b32 	%r4365, %r4362, %r4363, 14;
	mov.b64 	%rd5065, {%r4365, %r4364};
	shf.r.wrap.b32 	%r4366, %r4363, %r4362, 18;
	shf.r.wrap.b32 	%r4367, %r4362, %r4363, 18;
	mov.b64 	%rd5066, {%r4367, %r4366};
	xor.b64  	%rd5067, %rd5066, %rd5065;
	shf.l.wrap.b32 	%r4368, %r4362, %r4363, 23;
	shf.l.wrap.b32 	%r4369, %r4363, %r4362, 23;
	mov.b64 	%rd5068, {%r4369, %r4368};
	xor.b64  	%rd5069, %rd5067, %rd5068;
	xor.b64  	%rd5070, %rd5029, %rd5005;
	and.b64  	%rd5071, %rd5053, %rd5070;
	xor.b64  	%rd5072, %rd5071, %rd5005;
	add.s64 	%rd5073, %rd4981, %rd4825;
	add.s64 	%rd5074, %rd5073, %rd8892;
	add.s64 	%rd5075, %rd5074, %rd5072;
	add.s64 	%rd5076, %rd5075, %rd5069;
	add.s64 	%rd5077, %rd5076, %rd4992;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4370,%dummy}, %rd5064;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4371}, %rd5064;
	}
	shf.r.wrap.b32 	%r4372, %r4371, %r4370, 28;
	shf.r.wrap.b32 	%r4373, %r4370, %r4371, 28;
	mov.b64 	%rd5078, {%r4373, %r4372};
	shf.l.wrap.b32 	%r4374, %r4370, %r4371, 30;
	shf.l.wrap.b32 	%r4375, %r4371, %r4370, 30;
	mov.b64 	%rd5079, {%r4375, %r4374};
	xor.b64  	%rd5080, %rd5079, %rd5078;
	shf.l.wrap.b32 	%r4376, %r4370, %r4371, 25;
	shf.l.wrap.b32 	%r4377, %r4371, %r4370, 25;
	mov.b64 	%rd5081, {%r4377, %r4376};
	xor.b64  	%rd5082, %rd5080, %rd5081;
	xor.b64  	%rd5083, %rd5064, %rd5016;
	xor.b64  	%rd5084, %rd5064, %rd5040;
	and.b64  	%rd5085, %rd5084, %rd5083;
	xor.b64  	%rd5086, %rd5085, %rd5064;
	add.s64 	%rd5087, %rd5076, %rd5086;
	add.s64 	%rd5088, %rd5087, %rd5082;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4378,%dummy}, %rd5077;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4379}, %rd5077;
	}
	shf.r.wrap.b32 	%r4380, %r4379, %r4378, 14;
	shf.r.wrap.b32 	%r4381, %r4378, %r4379, 14;
	mov.b64 	%rd5089, {%r4381, %r4380};
	shf.r.wrap.b32 	%r4382, %r4379, %r4378, 18;
	shf.r.wrap.b32 	%r4383, %r4378, %r4379, 18;
	mov.b64 	%rd5090, {%r4383, %r4382};
	xor.b64  	%rd5091, %rd5090, %rd5089;
	shf.l.wrap.b32 	%r4384, %r4378, %r4379, 23;
	shf.l.wrap.b32 	%r4385, %r4379, %r4378, 23;
	mov.b64 	%rd5092, {%r4385, %r4384};
	xor.b64  	%rd5093, %rd5091, %rd5092;
	xor.b64  	%rd5094, %rd5053, %rd5029;
	and.b64  	%rd5095, %rd5077, %rd5094;
	xor.b64  	%rd5096, %rd5095, %rd5029;
	add.s64 	%rd5097, %rd5005, %rd4838;
	add.s64 	%rd5098, %rd5097, %rd8891;
	add.s64 	%rd5099, %rd5098, %rd5096;
	add.s64 	%rd5100, %rd5099, %rd5093;
	add.s64 	%rd5101, %rd5100, %rd5016;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4386,%dummy}, %rd5088;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4387}, %rd5088;
	}
	shf.r.wrap.b32 	%r4388, %r4387, %r4386, 28;
	shf.r.wrap.b32 	%r4389, %r4386, %r4387, 28;
	mov.b64 	%rd5102, {%r4389, %r4388};
	shf.l.wrap.b32 	%r4390, %r4386, %r4387, 30;
	shf.l.wrap.b32 	%r4391, %r4387, %r4386, 30;
	mov.b64 	%rd5103, {%r4391, %r4390};
	xor.b64  	%rd5104, %rd5103, %rd5102;
	shf.l.wrap.b32 	%r4392, %r4386, %r4387, 25;
	shf.l.wrap.b32 	%r4393, %r4387, %r4386, 25;
	mov.b64 	%rd5105, {%r4393, %r4392};
	xor.b64  	%rd5106, %rd5104, %rd5105;
	xor.b64  	%rd5107, %rd5088, %rd5040;
	xor.b64  	%rd5108, %rd5088, %rd5064;
	and.b64  	%rd5109, %rd5108, %rd5107;
	xor.b64  	%rd5110, %rd5109, %rd5088;
	add.s64 	%rd5111, %rd5100, %rd5110;
	add.s64 	%rd5112, %rd5111, %rd5106;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4394,%dummy}, %rd5101;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4395}, %rd5101;
	}
	shf.r.wrap.b32 	%r4396, %r4395, %r4394, 14;
	shf.r.wrap.b32 	%r4397, %r4394, %r4395, 14;
	mov.b64 	%rd5113, {%r4397, %r4396};
	shf.r.wrap.b32 	%r4398, %r4395, %r4394, 18;
	shf.r.wrap.b32 	%r4399, %r4394, %r4395, 18;
	mov.b64 	%rd5114, {%r4399, %r4398};
	xor.b64  	%rd5115, %rd5114, %rd5113;
	shf.l.wrap.b32 	%r4400, %r4394, %r4395, 23;
	shf.l.wrap.b32 	%r4401, %r4395, %r4394, 23;
	mov.b64 	%rd5116, {%r4401, %r4400};
	xor.b64  	%rd5117, %rd5115, %rd5116;
	xor.b64  	%rd5118, %rd5077, %rd5053;
	and.b64  	%rd5119, %rd5101, %rd5118;
	xor.b64  	%rd5120, %rd5119, %rd5053;
	add.s64 	%rd5121, %rd5029, %rd4851;
	add.s64 	%rd5122, %rd5121, %rd8890;
	add.s64 	%rd5123, %rd5122, %rd5120;
	add.s64 	%rd5124, %rd5123, %rd5117;
	add.s64 	%rd5125, %rd5124, %rd5040;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4402,%dummy}, %rd5112;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4403}, %rd5112;
	}
	shf.r.wrap.b32 	%r4404, %r4403, %r4402, 28;
	shf.r.wrap.b32 	%r4405, %r4402, %r4403, 28;
	mov.b64 	%rd5126, {%r4405, %r4404};
	shf.l.wrap.b32 	%r4406, %r4402, %r4403, 30;
	shf.l.wrap.b32 	%r4407, %r4403, %r4402, 30;
	mov.b64 	%rd5127, {%r4407, %r4406};
	xor.b64  	%rd5128, %rd5127, %rd5126;
	shf.l.wrap.b32 	%r4408, %r4402, %r4403, 25;
	shf.l.wrap.b32 	%r4409, %r4403, %r4402, 25;
	mov.b64 	%rd5129, {%r4409, %r4408};
	xor.b64  	%rd5130, %rd5128, %rd5129;
	xor.b64  	%rd5131, %rd5112, %rd5064;
	xor.b64  	%rd5132, %rd5112, %rd5088;
	and.b64  	%rd5133, %rd5132, %rd5131;
	xor.b64  	%rd5134, %rd5133, %rd5112;
	add.s64 	%rd5135, %rd5124, %rd5134;
	add.s64 	%rd5136, %rd5135, %rd5130;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4410,%dummy}, %rd5125;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4411}, %rd5125;
	}
	shf.r.wrap.b32 	%r4412, %r4411, %r4410, 14;
	shf.r.wrap.b32 	%r4413, %r4410, %r4411, 14;
	mov.b64 	%rd5137, {%r4413, %r4412};
	shf.r.wrap.b32 	%r4414, %r4411, %r4410, 18;
	shf.r.wrap.b32 	%r4415, %r4410, %r4411, 18;
	mov.b64 	%rd5138, {%r4415, %r4414};
	xor.b64  	%rd5139, %rd5138, %rd5137;
	shf.l.wrap.b32 	%r4416, %r4410, %r4411, 23;
	shf.l.wrap.b32 	%r4417, %r4411, %r4410, 23;
	mov.b64 	%rd5140, {%r4417, %r4416};
	xor.b64  	%rd5141, %rd5139, %rd5140;
	xor.b64  	%rd5142, %rd5101, %rd5077;
	and.b64  	%rd5143, %rd5125, %rd5142;
	xor.b64  	%rd5144, %rd5143, %rd5077;
	add.s64 	%rd5145, %rd5053, %rd4864;
	add.s64 	%rd5146, %rd5145, %rd8889;
	add.s64 	%rd5147, %rd5146, %rd5144;
	add.s64 	%rd5148, %rd5147, %rd5141;
	add.s64 	%rd5149, %rd5148, %rd5064;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4418,%dummy}, %rd5136;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4419}, %rd5136;
	}
	shf.r.wrap.b32 	%r4420, %r4419, %r4418, 28;
	shf.r.wrap.b32 	%r4421, %r4418, %r4419, 28;
	mov.b64 	%rd5150, {%r4421, %r4420};
	shf.l.wrap.b32 	%r4422, %r4418, %r4419, 30;
	shf.l.wrap.b32 	%r4423, %r4419, %r4418, 30;
	mov.b64 	%rd5151, {%r4423, %r4422};
	xor.b64  	%rd5152, %rd5151, %rd5150;
	shf.l.wrap.b32 	%r4424, %r4418, %r4419, 25;
	shf.l.wrap.b32 	%r4425, %r4419, %r4418, 25;
	mov.b64 	%rd5153, {%r4425, %r4424};
	xor.b64  	%rd5154, %rd5152, %rd5153;
	xor.b64  	%rd5155, %rd5136, %rd5088;
	xor.b64  	%rd5156, %rd5136, %rd5112;
	and.b64  	%rd5157, %rd5156, %rd5155;
	xor.b64  	%rd5158, %rd5157, %rd5136;
	add.s64 	%rd5159, %rd5148, %rd5158;
	add.s64 	%rd5160, %rd5159, %rd5154;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4426,%dummy}, %rd5149;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4427}, %rd5149;
	}
	shf.r.wrap.b32 	%r4428, %r4427, %r4426, 14;
	shf.r.wrap.b32 	%r4429, %r4426, %r4427, 14;
	mov.b64 	%rd5161, {%r4429, %r4428};
	shf.r.wrap.b32 	%r4430, %r4427, %r4426, 18;
	shf.r.wrap.b32 	%r4431, %r4426, %r4427, 18;
	mov.b64 	%rd5162, {%r4431, %r4430};
	xor.b64  	%rd5163, %rd5162, %rd5161;
	shf.l.wrap.b32 	%r4432, %r4426, %r4427, 23;
	shf.l.wrap.b32 	%r4433, %r4427, %r4426, 23;
	mov.b64 	%rd5164, {%r4433, %r4432};
	xor.b64  	%rd5165, %rd5163, %rd5164;
	xor.b64  	%rd5166, %rd5125, %rd5101;
	and.b64  	%rd5167, %rd5149, %rd5166;
	xor.b64  	%rd5168, %rd5167, %rd5101;
	add.s64 	%rd5169, %rd5077, %rd4877;
	add.s64 	%rd5170, %rd5169, %rd8888;
	add.s64 	%rd5171, %rd5170, %rd5168;
	add.s64 	%rd5172, %rd5171, %rd5165;
	add.s64 	%rd5173, %rd5172, %rd5088;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4434,%dummy}, %rd5160;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4435}, %rd5160;
	}
	shf.r.wrap.b32 	%r4436, %r4435, %r4434, 28;
	shf.r.wrap.b32 	%r4437, %r4434, %r4435, 28;
	mov.b64 	%rd5174, {%r4437, %r4436};
	shf.l.wrap.b32 	%r4438, %r4434, %r4435, 30;
	shf.l.wrap.b32 	%r4439, %r4435, %r4434, 30;
	mov.b64 	%rd5175, {%r4439, %r4438};
	xor.b64  	%rd5176, %rd5175, %rd5174;
	shf.l.wrap.b32 	%r4440, %r4434, %r4435, 25;
	shf.l.wrap.b32 	%r4441, %r4435, %r4434, 25;
	mov.b64 	%rd5177, {%r4441, %r4440};
	xor.b64  	%rd5178, %rd5176, %rd5177;
	xor.b64  	%rd5179, %rd5160, %rd5112;
	xor.b64  	%rd5180, %rd5160, %rd5136;
	and.b64  	%rd5181, %rd5180, %rd5179;
	xor.b64  	%rd5182, %rd5181, %rd5160;
	add.s64 	%rd5183, %rd5172, %rd5182;
	add.s64 	%rd5184, %rd5183, %rd5178;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4442,%dummy}, %rd5173;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4443}, %rd5173;
	}
	shf.r.wrap.b32 	%r4444, %r4443, %r4442, 14;
	shf.r.wrap.b32 	%r4445, %r4442, %r4443, 14;
	mov.b64 	%rd5185, {%r4445, %r4444};
	shf.r.wrap.b32 	%r4446, %r4443, %r4442, 18;
	shf.r.wrap.b32 	%r4447, %r4442, %r4443, 18;
	mov.b64 	%rd5186, {%r4447, %r4446};
	xor.b64  	%rd5187, %rd5186, %rd5185;
	shf.l.wrap.b32 	%r4448, %r4442, %r4443, 23;
	shf.l.wrap.b32 	%r4449, %r4443, %r4442, 23;
	mov.b64 	%rd5188, {%r4449, %r4448};
	xor.b64  	%rd5189, %rd5187, %rd5188;
	xor.b64  	%rd5190, %rd5149, %rd5125;
	and.b64  	%rd5191, %rd5173, %rd5190;
	xor.b64  	%rd5192, %rd5191, %rd5125;
	add.s64 	%rd5193, %rd5101, %rd4890;
	add.s64 	%rd5194, %rd5193, %rd8887;
	add.s64 	%rd5195, %rd5194, %rd5192;
	add.s64 	%rd5196, %rd5195, %rd5189;
	add.s64 	%rd5197, %rd5196, %rd5112;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4450,%dummy}, %rd5184;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4451}, %rd5184;
	}
	shf.r.wrap.b32 	%r4452, %r4451, %r4450, 28;
	shf.r.wrap.b32 	%r4453, %r4450, %r4451, 28;
	mov.b64 	%rd5198, {%r4453, %r4452};
	shf.l.wrap.b32 	%r4454, %r4450, %r4451, 30;
	shf.l.wrap.b32 	%r4455, %r4451, %r4450, 30;
	mov.b64 	%rd5199, {%r4455, %r4454};
	xor.b64  	%rd5200, %rd5199, %rd5198;
	shf.l.wrap.b32 	%r4456, %r4450, %r4451, 25;
	shf.l.wrap.b32 	%r4457, %r4451, %r4450, 25;
	mov.b64 	%rd5201, {%r4457, %r4456};
	xor.b64  	%rd5202, %rd5200, %rd5201;
	xor.b64  	%rd5203, %rd5184, %rd5136;
	xor.b64  	%rd5204, %rd5184, %rd5160;
	and.b64  	%rd5205, %rd5204, %rd5203;
	xor.b64  	%rd5206, %rd5205, %rd5184;
	add.s64 	%rd5207, %rd5196, %rd5206;
	add.s64 	%rd5208, %rd5207, %rd5202;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4458,%dummy}, %rd5197;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4459}, %rd5197;
	}
	shf.r.wrap.b32 	%r4460, %r4459, %r4458, 14;
	shf.r.wrap.b32 	%r4461, %r4458, %r4459, 14;
	mov.b64 	%rd5209, {%r4461, %r4460};
	shf.r.wrap.b32 	%r4462, %r4459, %r4458, 18;
	shf.r.wrap.b32 	%r4463, %r4458, %r4459, 18;
	mov.b64 	%rd5210, {%r4463, %r4462};
	xor.b64  	%rd5211, %rd5210, %rd5209;
	shf.l.wrap.b32 	%r4464, %r4458, %r4459, 23;
	shf.l.wrap.b32 	%r4465, %r4459, %r4458, 23;
	mov.b64 	%rd5212, {%r4465, %r4464};
	xor.b64  	%rd5213, %rd5211, %rd5212;
	xor.b64  	%rd5214, %rd5173, %rd5149;
	and.b64  	%rd5215, %rd5197, %rd5214;
	xor.b64  	%rd5216, %rd5215, %rd5149;
	add.s64 	%rd5217, %rd5125, %rd4903;
	add.s64 	%rd5218, %rd5217, %rd8886;
	add.s64 	%rd5219, %rd5218, %rd5216;
	add.s64 	%rd5220, %rd5219, %rd5213;
	add.s64 	%rd5221, %rd5220, %rd5136;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4466,%dummy}, %rd5208;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4467}, %rd5208;
	}
	shf.r.wrap.b32 	%r4468, %r4467, %r4466, 28;
	shf.r.wrap.b32 	%r4469, %r4466, %r4467, 28;
	mov.b64 	%rd5222, {%r4469, %r4468};
	shf.l.wrap.b32 	%r4470, %r4466, %r4467, 30;
	shf.l.wrap.b32 	%r4471, %r4467, %r4466, 30;
	mov.b64 	%rd5223, {%r4471, %r4470};
	xor.b64  	%rd5224, %rd5223, %rd5222;
	shf.l.wrap.b32 	%r4472, %r4466, %r4467, 25;
	shf.l.wrap.b32 	%r4473, %r4467, %r4466, 25;
	mov.b64 	%rd5225, {%r4473, %r4472};
	xor.b64  	%rd5226, %rd5224, %rd5225;
	xor.b64  	%rd5227, %rd5208, %rd5160;
	xor.b64  	%rd5228, %rd5208, %rd5184;
	and.b64  	%rd5229, %rd5228, %rd5227;
	xor.b64  	%rd5230, %rd5229, %rd5208;
	add.s64 	%rd5231, %rd5220, %rd5230;
	add.s64 	%rd5232, %rd5231, %rd5226;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4474,%dummy}, %rd5221;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4475}, %rd5221;
	}
	shf.r.wrap.b32 	%r4476, %r4475, %r4474, 14;
	shf.r.wrap.b32 	%r4477, %r4474, %r4475, 14;
	mov.b64 	%rd5233, {%r4477, %r4476};
	shf.r.wrap.b32 	%r4478, %r4475, %r4474, 18;
	shf.r.wrap.b32 	%r4479, %r4474, %r4475, 18;
	mov.b64 	%rd5234, {%r4479, %r4478};
	xor.b64  	%rd5235, %rd5234, %rd5233;
	shf.l.wrap.b32 	%r4480, %r4474, %r4475, 23;
	shf.l.wrap.b32 	%r4481, %r4475, %r4474, 23;
	mov.b64 	%rd5236, {%r4481, %r4480};
	xor.b64  	%rd5237, %rd5235, %rd5236;
	xor.b64  	%rd5238, %rd5197, %rd5173;
	and.b64  	%rd5239, %rd5221, %rd5238;
	xor.b64  	%rd5240, %rd5239, %rd5173;
	add.s64 	%rd5241, %rd5149, %rd4916;
	add.s64 	%rd5242, %rd5241, %rd8885;
	add.s64 	%rd5243, %rd5242, %rd5240;
	add.s64 	%rd5244, %rd5243, %rd5237;
	add.s64 	%rd5245, %rd5244, %rd5160;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4482,%dummy}, %rd5232;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4483}, %rd5232;
	}
	shf.r.wrap.b32 	%r4484, %r4483, %r4482, 28;
	shf.r.wrap.b32 	%r4485, %r4482, %r4483, 28;
	mov.b64 	%rd5246, {%r4485, %r4484};
	shf.l.wrap.b32 	%r4486, %r4482, %r4483, 30;
	shf.l.wrap.b32 	%r4487, %r4483, %r4482, 30;
	mov.b64 	%rd5247, {%r4487, %r4486};
	xor.b64  	%rd5248, %rd5247, %rd5246;
	shf.l.wrap.b32 	%r4488, %r4482, %r4483, 25;
	shf.l.wrap.b32 	%r4489, %r4483, %r4482, 25;
	mov.b64 	%rd5249, {%r4489, %r4488};
	xor.b64  	%rd5250, %rd5248, %rd5249;
	xor.b64  	%rd5251, %rd5232, %rd5184;
	xor.b64  	%rd5252, %rd5232, %rd5208;
	and.b64  	%rd5253, %rd5252, %rd5251;
	xor.b64  	%rd5254, %rd5253, %rd5232;
	add.s64 	%rd5255, %rd5244, %rd5254;
	add.s64 	%rd5256, %rd5255, %rd5250;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4490,%dummy}, %rd5245;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4491}, %rd5245;
	}
	shf.r.wrap.b32 	%r4492, %r4491, %r4490, 14;
	shf.r.wrap.b32 	%r4493, %r4490, %r4491, 14;
	mov.b64 	%rd5257, {%r4493, %r4492};
	shf.r.wrap.b32 	%r4494, %r4491, %r4490, 18;
	shf.r.wrap.b32 	%r4495, %r4490, %r4491, 18;
	mov.b64 	%rd5258, {%r4495, %r4494};
	xor.b64  	%rd5259, %rd5258, %rd5257;
	shf.l.wrap.b32 	%r4496, %r4490, %r4491, 23;
	shf.l.wrap.b32 	%r4497, %r4491, %r4490, 23;
	mov.b64 	%rd5260, {%r4497, %r4496};
	xor.b64  	%rd5261, %rd5259, %rd5260;
	xor.b64  	%rd5262, %rd5221, %rd5197;
	and.b64  	%rd5263, %rd5245, %rd5262;
	xor.b64  	%rd5264, %rd5263, %rd5197;
	add.s64 	%rd5265, %rd5173, %rd4929;
	add.s64 	%rd5266, %rd5265, %rd8884;
	add.s64 	%rd5267, %rd5266, %rd5264;
	add.s64 	%rd5268, %rd5267, %rd5261;
	add.s64 	%rd5269, %rd5268, %rd5184;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4498,%dummy}, %rd5256;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4499}, %rd5256;
	}
	shf.r.wrap.b32 	%r4500, %r4499, %r4498, 28;
	shf.r.wrap.b32 	%r4501, %r4498, %r4499, 28;
	mov.b64 	%rd5270, {%r4501, %r4500};
	shf.l.wrap.b32 	%r4502, %r4498, %r4499, 30;
	shf.l.wrap.b32 	%r4503, %r4499, %r4498, 30;
	mov.b64 	%rd5271, {%r4503, %r4502};
	xor.b64  	%rd5272, %rd5271, %rd5270;
	shf.l.wrap.b32 	%r4504, %r4498, %r4499, 25;
	shf.l.wrap.b32 	%r4505, %r4499, %r4498, 25;
	mov.b64 	%rd5273, {%r4505, %r4504};
	xor.b64  	%rd5274, %rd5272, %rd5273;
	xor.b64  	%rd5275, %rd5256, %rd5208;
	xor.b64  	%rd5276, %rd5256, %rd5232;
	and.b64  	%rd5277, %rd5276, %rd5275;
	xor.b64  	%rd5278, %rd5277, %rd5256;
	add.s64 	%rd5279, %rd5268, %rd5278;
	add.s64 	%rd5280, %rd5279, %rd5274;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4506,%dummy}, %rd5269;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4507}, %rd5269;
	}
	shf.r.wrap.b32 	%r4508, %r4507, %r4506, 14;
	shf.r.wrap.b32 	%r4509, %r4506, %r4507, 14;
	mov.b64 	%rd5281, {%r4509, %r4508};
	shf.r.wrap.b32 	%r4510, %r4507, %r4506, 18;
	shf.r.wrap.b32 	%r4511, %r4506, %r4507, 18;
	mov.b64 	%rd5282, {%r4511, %r4510};
	xor.b64  	%rd5283, %rd5282, %rd5281;
	shf.l.wrap.b32 	%r4512, %r4506, %r4507, 23;
	shf.l.wrap.b32 	%r4513, %r4507, %r4506, 23;
	mov.b64 	%rd5284, {%r4513, %r4512};
	xor.b64  	%rd5285, %rd5283, %rd5284;
	xor.b64  	%rd5286, %rd5245, %rd5221;
	and.b64  	%rd5287, %rd5269, %rd5286;
	xor.b64  	%rd5288, %rd5287, %rd5221;
	add.s64 	%rd5289, %rd5197, %rd4942;
	add.s64 	%rd5290, %rd5289, %rd8883;
	add.s64 	%rd5291, %rd5290, %rd5288;
	add.s64 	%rd5292, %rd5291, %rd5285;
	add.s64 	%rd5293, %rd5292, %rd5208;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4514,%dummy}, %rd5280;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4515}, %rd5280;
	}
	shf.r.wrap.b32 	%r4516, %r4515, %r4514, 28;
	shf.r.wrap.b32 	%r4517, %r4514, %r4515, 28;
	mov.b64 	%rd5294, {%r4517, %r4516};
	shf.l.wrap.b32 	%r4518, %r4514, %r4515, 30;
	shf.l.wrap.b32 	%r4519, %r4515, %r4514, 30;
	mov.b64 	%rd5295, {%r4519, %r4518};
	xor.b64  	%rd5296, %rd5295, %rd5294;
	shf.l.wrap.b32 	%r4520, %r4514, %r4515, 25;
	shf.l.wrap.b32 	%r4521, %r4515, %r4514, 25;
	mov.b64 	%rd5297, {%r4521, %r4520};
	xor.b64  	%rd5298, %rd5296, %rd5297;
	xor.b64  	%rd5299, %rd5280, %rd5232;
	xor.b64  	%rd5300, %rd5280, %rd5256;
	and.b64  	%rd5301, %rd5300, %rd5299;
	xor.b64  	%rd5302, %rd5301, %rd5280;
	add.s64 	%rd5303, %rd5292, %rd5302;
	add.s64 	%rd5304, %rd5303, %rd5298;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4522,%dummy}, %rd5293;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4523}, %rd5293;
	}
	shf.r.wrap.b32 	%r4524, %r4523, %r4522, 14;
	shf.r.wrap.b32 	%r4525, %r4522, %r4523, 14;
	mov.b64 	%rd5305, {%r4525, %r4524};
	shf.r.wrap.b32 	%r4526, %r4523, %r4522, 18;
	shf.r.wrap.b32 	%r4527, %r4522, %r4523, 18;
	mov.b64 	%rd5306, {%r4527, %r4526};
	xor.b64  	%rd5307, %rd5306, %rd5305;
	shf.l.wrap.b32 	%r4528, %r4522, %r4523, 23;
	shf.l.wrap.b32 	%r4529, %r4523, %r4522, 23;
	mov.b64 	%rd5308, {%r4529, %r4528};
	xor.b64  	%rd5309, %rd5307, %rd5308;
	xor.b64  	%rd5310, %rd5269, %rd5245;
	and.b64  	%rd5311, %rd5293, %rd5310;
	xor.b64  	%rd5312, %rd5311, %rd5245;
	add.s64 	%rd5313, %rd5221, %rd4955;
	add.s64 	%rd5314, %rd5313, %rd8882;
	add.s64 	%rd5315, %rd5314, %rd5312;
	add.s64 	%rd5316, %rd5315, %rd5309;
	add.s64 	%rd5317, %rd5316, %rd5232;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4530,%dummy}, %rd5304;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4531}, %rd5304;
	}
	shf.r.wrap.b32 	%r4532, %r4531, %r4530, 28;
	shf.r.wrap.b32 	%r4533, %r4530, %r4531, 28;
	mov.b64 	%rd5318, {%r4533, %r4532};
	shf.l.wrap.b32 	%r4534, %r4530, %r4531, 30;
	shf.l.wrap.b32 	%r4535, %r4531, %r4530, 30;
	mov.b64 	%rd5319, {%r4535, %r4534};
	xor.b64  	%rd5320, %rd5319, %rd5318;
	shf.l.wrap.b32 	%r4536, %r4530, %r4531, 25;
	shf.l.wrap.b32 	%r4537, %r4531, %r4530, 25;
	mov.b64 	%rd5321, {%r4537, %r4536};
	xor.b64  	%rd5322, %rd5320, %rd5321;
	xor.b64  	%rd5323, %rd5304, %rd5256;
	xor.b64  	%rd5324, %rd5304, %rd5280;
	and.b64  	%rd5325, %rd5324, %rd5323;
	xor.b64  	%rd5326, %rd5325, %rd5304;
	add.s64 	%rd5327, %rd5316, %rd5326;
	add.s64 	%rd5328, %rd5327, %rd5322;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4538,%dummy}, %rd5317;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4539}, %rd5317;
	}
	shf.r.wrap.b32 	%r4540, %r4539, %r4538, 14;
	shf.r.wrap.b32 	%r4541, %r4538, %r4539, 14;
	mov.b64 	%rd5329, {%r4541, %r4540};
	shf.r.wrap.b32 	%r4542, %r4539, %r4538, 18;
	shf.r.wrap.b32 	%r4543, %r4538, %r4539, 18;
	mov.b64 	%rd5330, {%r4543, %r4542};
	xor.b64  	%rd5331, %rd5330, %rd5329;
	shf.l.wrap.b32 	%r4544, %r4538, %r4539, 23;
	shf.l.wrap.b32 	%r4545, %r4539, %r4538, 23;
	mov.b64 	%rd5332, {%r4545, %r4544};
	xor.b64  	%rd5333, %rd5331, %rd5332;
	xor.b64  	%rd5334, %rd5293, %rd5269;
	and.b64  	%rd5335, %rd5317, %rd5334;
	xor.b64  	%rd5336, %rd5335, %rd5269;
	add.s64 	%rd5337, %rd5245, %rd4968;
	add.s64 	%rd5338, %rd5337, %rd8881;
	add.s64 	%rd5339, %rd5338, %rd5336;
	add.s64 	%rd5340, %rd5339, %rd5333;
	add.s64 	%rd5341, %rd5340, %rd5256;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4546,%dummy}, %rd5328;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4547}, %rd5328;
	}
	shf.r.wrap.b32 	%r4548, %r4547, %r4546, 28;
	shf.r.wrap.b32 	%r4549, %r4546, %r4547, 28;
	mov.b64 	%rd5342, {%r4549, %r4548};
	shf.l.wrap.b32 	%r4550, %r4546, %r4547, 30;
	shf.l.wrap.b32 	%r4551, %r4547, %r4546, 30;
	mov.b64 	%rd5343, {%r4551, %r4550};
	xor.b64  	%rd5344, %rd5343, %rd5342;
	shf.l.wrap.b32 	%r4552, %r4546, %r4547, 25;
	shf.l.wrap.b32 	%r4553, %r4547, %r4546, 25;
	mov.b64 	%rd5345, {%r4553, %r4552};
	xor.b64  	%rd5346, %rd5344, %rd5345;
	xor.b64  	%rd5347, %rd5328, %rd5280;
	xor.b64  	%rd5348, %rd5328, %rd5304;
	and.b64  	%rd5349, %rd5348, %rd5347;
	xor.b64  	%rd5350, %rd5349, %rd5328;
	add.s64 	%rd5351, %rd5340, %rd5350;
	add.s64 	%rd5352, %rd5351, %rd5346;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4554,%dummy}, %rd4955;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4555}, %rd4955;
	}
	shf.r.wrap.b32 	%r4556, %r4555, %r4554, 19;
	shf.r.wrap.b32 	%r4557, %r4554, %r4555, 19;
	mov.b64 	%rd5353, {%r4557, %r4556};
	shf.l.wrap.b32 	%r4558, %r4554, %r4555, 3;
	shf.l.wrap.b32 	%r4559, %r4555, %r4554, 3;
	mov.b64 	%rd5354, {%r4559, %r4558};
	shr.u64 	%rd5355, %rd4955, 6;
	xor.b64  	%rd5356, %rd5353, %rd5355;
	xor.b64  	%rd5357, %rd5356, %rd5354;
	shf.r.wrap.b32 	%r4560, %r4169, %r4168, 1;
	shf.r.wrap.b32 	%r4561, %r4168, %r4169, 1;
	mov.b64 	%rd5358, {%r4561, %r4560};
	shf.r.wrap.b32 	%r4562, %r4169, %r4168, 8;
	shf.r.wrap.b32 	%r4563, %r4168, %r4169, 8;
	mov.b64 	%rd5359, {%r4563, %r4562};
	shr.u64 	%rd5360, %rd4786, 7;
	xor.b64  	%rd5361, %rd5358, %rd5360;
	xor.b64  	%rd5362, %rd5361, %rd5359;
	add.s64 	%rd5363, %rd4890, %rd4773;
	add.s64 	%rd5364, %rd5363, %rd5357;
	add.s64 	%rd5365, %rd5364, %rd5362;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4564,%dummy}, %rd4968;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4565}, %rd4968;
	}
	shf.r.wrap.b32 	%r4566, %r4565, %r4564, 19;
	shf.r.wrap.b32 	%r4567, %r4564, %r4565, 19;
	mov.b64 	%rd5366, {%r4567, %r4566};
	shf.l.wrap.b32 	%r4568, %r4564, %r4565, 3;
	shf.l.wrap.b32 	%r4569, %r4565, %r4564, 3;
	mov.b64 	%rd5367, {%r4569, %r4568};
	shr.u64 	%rd5368, %rd4968, 6;
	xor.b64  	%rd5369, %rd5366, %rd5368;
	xor.b64  	%rd5370, %rd5369, %rd5367;
	shf.r.wrap.b32 	%r4570, %r4179, %r4178, 1;
	shf.r.wrap.b32 	%r4571, %r4178, %r4179, 1;
	mov.b64 	%rd5371, {%r4571, %r4570};
	shf.r.wrap.b32 	%r4572, %r4179, %r4178, 8;
	shf.r.wrap.b32 	%r4573, %r4178, %r4179, 8;
	mov.b64 	%rd5372, {%r4573, %r4572};
	shr.u64 	%rd5373, %rd4799, 7;
	xor.b64  	%rd5374, %rd5371, %rd5373;
	xor.b64  	%rd5375, %rd5374, %rd5372;
	add.s64 	%rd5376, %rd4903, %rd4786;
	add.s64 	%rd5377, %rd5376, %rd5370;
	add.s64 	%rd5378, %rd5377, %rd5375;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4574,%dummy}, %rd5365;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4575}, %rd5365;
	}
	shf.r.wrap.b32 	%r4576, %r4575, %r4574, 19;
	shf.r.wrap.b32 	%r4577, %r4574, %r4575, 19;
	mov.b64 	%rd5379, {%r4577, %r4576};
	shf.l.wrap.b32 	%r4578, %r4574, %r4575, 3;
	shf.l.wrap.b32 	%r4579, %r4575, %r4574, 3;
	mov.b64 	%rd5380, {%r4579, %r4578};
	shr.u64 	%rd5381, %rd5365, 6;
	xor.b64  	%rd5382, %rd5379, %rd5381;
	xor.b64  	%rd5383, %rd5382, %rd5380;
	shf.r.wrap.b32 	%r4580, %r4189, %r4188, 1;
	shf.r.wrap.b32 	%r4581, %r4188, %r4189, 1;
	mov.b64 	%rd5384, {%r4581, %r4580};
	shf.r.wrap.b32 	%r4582, %r4189, %r4188, 8;
	shf.r.wrap.b32 	%r4583, %r4188, %r4189, 8;
	mov.b64 	%rd5385, {%r4583, %r4582};
	shr.u64 	%rd5386, %rd4812, 7;
	xor.b64  	%rd5387, %rd5384, %rd5386;
	xor.b64  	%rd5388, %rd5387, %rd5385;
	add.s64 	%rd5389, %rd4916, %rd4799;
	add.s64 	%rd5390, %rd5389, %rd5383;
	add.s64 	%rd5391, %rd5390, %rd5388;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4584,%dummy}, %rd5378;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4585}, %rd5378;
	}
	shf.r.wrap.b32 	%r4586, %r4585, %r4584, 19;
	shf.r.wrap.b32 	%r4587, %r4584, %r4585, 19;
	mov.b64 	%rd5392, {%r4587, %r4586};
	shf.l.wrap.b32 	%r4588, %r4584, %r4585, 3;
	shf.l.wrap.b32 	%r4589, %r4585, %r4584, 3;
	mov.b64 	%rd5393, {%r4589, %r4588};
	shr.u64 	%rd5394, %rd5378, 6;
	xor.b64  	%rd5395, %rd5392, %rd5394;
	xor.b64  	%rd5396, %rd5395, %rd5393;
	shf.r.wrap.b32 	%r4590, %r4199, %r4198, 1;
	shf.r.wrap.b32 	%r4591, %r4198, %r4199, 1;
	mov.b64 	%rd5397, {%r4591, %r4590};
	shf.r.wrap.b32 	%r4592, %r4199, %r4198, 8;
	shf.r.wrap.b32 	%r4593, %r4198, %r4199, 8;
	mov.b64 	%rd5398, {%r4593, %r4592};
	shr.u64 	%rd5399, %rd4825, 7;
	xor.b64  	%rd5400, %rd5397, %rd5399;
	xor.b64  	%rd5401, %rd5400, %rd5398;
	add.s64 	%rd5402, %rd4929, %rd4812;
	add.s64 	%rd5403, %rd5402, %rd5396;
	add.s64 	%rd5404, %rd5403, %rd5401;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4594,%dummy}, %rd5391;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4595}, %rd5391;
	}
	shf.r.wrap.b32 	%r4596, %r4595, %r4594, 19;
	shf.r.wrap.b32 	%r4597, %r4594, %r4595, 19;
	mov.b64 	%rd5405, {%r4597, %r4596};
	shf.l.wrap.b32 	%r4598, %r4594, %r4595, 3;
	shf.l.wrap.b32 	%r4599, %r4595, %r4594, 3;
	mov.b64 	%rd5406, {%r4599, %r4598};
	shr.u64 	%rd5407, %rd5391, 6;
	xor.b64  	%rd5408, %rd5405, %rd5407;
	xor.b64  	%rd5409, %rd5408, %rd5406;
	shf.r.wrap.b32 	%r4600, %r4209, %r4208, 1;
	shf.r.wrap.b32 	%r4601, %r4208, %r4209, 1;
	mov.b64 	%rd5410, {%r4601, %r4600};
	shf.r.wrap.b32 	%r4602, %r4209, %r4208, 8;
	shf.r.wrap.b32 	%r4603, %r4208, %r4209, 8;
	mov.b64 	%rd5411, {%r4603, %r4602};
	shr.u64 	%rd5412, %rd4838, 7;
	xor.b64  	%rd5413, %rd5410, %rd5412;
	xor.b64  	%rd5414, %rd5413, %rd5411;
	add.s64 	%rd5415, %rd4942, %rd4825;
	add.s64 	%rd5416, %rd5415, %rd5409;
	add.s64 	%rd5417, %rd5416, %rd5414;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4604,%dummy}, %rd5404;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4605}, %rd5404;
	}
	shf.r.wrap.b32 	%r4606, %r4605, %r4604, 19;
	shf.r.wrap.b32 	%r4607, %r4604, %r4605, 19;
	mov.b64 	%rd5418, {%r4607, %r4606};
	shf.l.wrap.b32 	%r4608, %r4604, %r4605, 3;
	shf.l.wrap.b32 	%r4609, %r4605, %r4604, 3;
	mov.b64 	%rd5419, {%r4609, %r4608};
	shr.u64 	%rd5420, %rd5404, 6;
	xor.b64  	%rd5421, %rd5418, %rd5420;
	xor.b64  	%rd5422, %rd5421, %rd5419;
	shf.r.wrap.b32 	%r4610, %r4219, %r4218, 1;
	shf.r.wrap.b32 	%r4611, %r4218, %r4219, 1;
	mov.b64 	%rd5423, {%r4611, %r4610};
	shf.r.wrap.b32 	%r4612, %r4219, %r4218, 8;
	shf.r.wrap.b32 	%r4613, %r4218, %r4219, 8;
	mov.b64 	%rd5424, {%r4613, %r4612};
	shr.u64 	%rd5425, %rd4851, 7;
	xor.b64  	%rd5426, %rd5423, %rd5425;
	xor.b64  	%rd5427, %rd5426, %rd5424;
	add.s64 	%rd5428, %rd4955, %rd4838;
	add.s64 	%rd5429, %rd5428, %rd5422;
	add.s64 	%rd5430, %rd5429, %rd5427;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4614,%dummy}, %rd5417;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4615}, %rd5417;
	}
	shf.r.wrap.b32 	%r4616, %r4615, %r4614, 19;
	shf.r.wrap.b32 	%r4617, %r4614, %r4615, 19;
	mov.b64 	%rd5431, {%r4617, %r4616};
	shf.l.wrap.b32 	%r4618, %r4614, %r4615, 3;
	shf.l.wrap.b32 	%r4619, %r4615, %r4614, 3;
	mov.b64 	%rd5432, {%r4619, %r4618};
	shr.u64 	%rd5433, %rd5417, 6;
	xor.b64  	%rd5434, %rd5431, %rd5433;
	xor.b64  	%rd5435, %rd5434, %rd5432;
	shf.r.wrap.b32 	%r4620, %r4229, %r4228, 1;
	shf.r.wrap.b32 	%r4621, %r4228, %r4229, 1;
	mov.b64 	%rd5436, {%r4621, %r4620};
	shf.r.wrap.b32 	%r4622, %r4229, %r4228, 8;
	shf.r.wrap.b32 	%r4623, %r4228, %r4229, 8;
	mov.b64 	%rd5437, {%r4623, %r4622};
	shr.u64 	%rd5438, %rd4864, 7;
	xor.b64  	%rd5439, %rd5436, %rd5438;
	xor.b64  	%rd5440, %rd5439, %rd5437;
	add.s64 	%rd5441, %rd4968, %rd4851;
	add.s64 	%rd5442, %rd5441, %rd5435;
	add.s64 	%rd5443, %rd5442, %rd5440;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4624,%dummy}, %rd5430;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4625}, %rd5430;
	}
	shf.r.wrap.b32 	%r4626, %r4625, %r4624, 19;
	shf.r.wrap.b32 	%r4627, %r4624, %r4625, 19;
	mov.b64 	%rd5444, {%r4627, %r4626};
	shf.l.wrap.b32 	%r4628, %r4624, %r4625, 3;
	shf.l.wrap.b32 	%r4629, %r4625, %r4624, 3;
	mov.b64 	%rd5445, {%r4629, %r4628};
	shr.u64 	%rd5446, %rd5430, 6;
	xor.b64  	%rd5447, %rd5444, %rd5446;
	xor.b64  	%rd5448, %rd5447, %rd5445;
	shf.r.wrap.b32 	%r4630, %r4239, %r4238, 1;
	shf.r.wrap.b32 	%r4631, %r4238, %r4239, 1;
	mov.b64 	%rd5449, {%r4631, %r4630};
	shf.r.wrap.b32 	%r4632, %r4239, %r4238, 8;
	shf.r.wrap.b32 	%r4633, %r4238, %r4239, 8;
	mov.b64 	%rd5450, {%r4633, %r4632};
	shr.u64 	%rd5451, %rd4877, 7;
	xor.b64  	%rd5452, %rd5449, %rd5451;
	xor.b64  	%rd5453, %rd5452, %rd5450;
	add.s64 	%rd5454, %rd5365, %rd4864;
	add.s64 	%rd5455, %rd5454, %rd5448;
	add.s64 	%rd5456, %rd5455, %rd5453;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4634,%dummy}, %rd5443;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4635}, %rd5443;
	}
	shf.r.wrap.b32 	%r4636, %r4635, %r4634, 19;
	shf.r.wrap.b32 	%r4637, %r4634, %r4635, 19;
	mov.b64 	%rd5457, {%r4637, %r4636};
	shf.l.wrap.b32 	%r4638, %r4634, %r4635, 3;
	shf.l.wrap.b32 	%r4639, %r4635, %r4634, 3;
	mov.b64 	%rd5458, {%r4639, %r4638};
	shr.u64 	%rd5459, %rd5443, 6;
	xor.b64  	%rd5460, %rd5457, %rd5459;
	xor.b64  	%rd5461, %rd5460, %rd5458;
	shf.r.wrap.b32 	%r4640, %r4249, %r4248, 1;
	shf.r.wrap.b32 	%r4641, %r4248, %r4249, 1;
	mov.b64 	%rd5462, {%r4641, %r4640};
	shf.r.wrap.b32 	%r4642, %r4249, %r4248, 8;
	shf.r.wrap.b32 	%r4643, %r4248, %r4249, 8;
	mov.b64 	%rd5463, {%r4643, %r4642};
	shr.u64 	%rd5464, %rd4890, 7;
	xor.b64  	%rd5465, %rd5462, %rd5464;
	xor.b64  	%rd5466, %rd5465, %rd5463;
	add.s64 	%rd5467, %rd5378, %rd4877;
	add.s64 	%rd5468, %rd5467, %rd5461;
	add.s64 	%rd5469, %rd5468, %rd5466;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4644,%dummy}, %rd5456;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4645}, %rd5456;
	}
	shf.r.wrap.b32 	%r4646, %r4645, %r4644, 19;
	shf.r.wrap.b32 	%r4647, %r4644, %r4645, 19;
	mov.b64 	%rd5470, {%r4647, %r4646};
	shf.l.wrap.b32 	%r4648, %r4644, %r4645, 3;
	shf.l.wrap.b32 	%r4649, %r4645, %r4644, 3;
	mov.b64 	%rd5471, {%r4649, %r4648};
	shr.u64 	%rd5472, %rd5456, 6;
	xor.b64  	%rd5473, %rd5470, %rd5472;
	xor.b64  	%rd5474, %rd5473, %rd5471;
	shf.r.wrap.b32 	%r4650, %r4259, %r4258, 1;
	shf.r.wrap.b32 	%r4651, %r4258, %r4259, 1;
	mov.b64 	%rd5475, {%r4651, %r4650};
	shf.r.wrap.b32 	%r4652, %r4259, %r4258, 8;
	shf.r.wrap.b32 	%r4653, %r4258, %r4259, 8;
	mov.b64 	%rd5476, {%r4653, %r4652};
	shr.u64 	%rd5477, %rd4903, 7;
	xor.b64  	%rd5478, %rd5475, %rd5477;
	xor.b64  	%rd5479, %rd5478, %rd5476;
	add.s64 	%rd5480, %rd5391, %rd4890;
	add.s64 	%rd5481, %rd5480, %rd5474;
	add.s64 	%rd5482, %rd5481, %rd5479;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4654,%dummy}, %rd5469;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4655}, %rd5469;
	}
	shf.r.wrap.b32 	%r4656, %r4655, %r4654, 19;
	shf.r.wrap.b32 	%r4657, %r4654, %r4655, 19;
	mov.b64 	%rd5483, {%r4657, %r4656};
	shf.l.wrap.b32 	%r4658, %r4654, %r4655, 3;
	shf.l.wrap.b32 	%r4659, %r4655, %r4654, 3;
	mov.b64 	%rd5484, {%r4659, %r4658};
	shr.u64 	%rd5485, %rd5469, 6;
	xor.b64  	%rd5486, %rd5483, %rd5485;
	xor.b64  	%rd5487, %rd5486, %rd5484;
	shf.r.wrap.b32 	%r4660, %r4269, %r4268, 1;
	shf.r.wrap.b32 	%r4661, %r4268, %r4269, 1;
	mov.b64 	%rd5488, {%r4661, %r4660};
	shf.r.wrap.b32 	%r4662, %r4269, %r4268, 8;
	shf.r.wrap.b32 	%r4663, %r4268, %r4269, 8;
	mov.b64 	%rd5489, {%r4663, %r4662};
	shr.u64 	%rd5490, %rd4916, 7;
	xor.b64  	%rd5491, %rd5488, %rd5490;
	xor.b64  	%rd5492, %rd5491, %rd5489;
	add.s64 	%rd5493, %rd5404, %rd4903;
	add.s64 	%rd5494, %rd5493, %rd5487;
	add.s64 	%rd5495, %rd5494, %rd5492;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4664,%dummy}, %rd5482;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4665}, %rd5482;
	}
	shf.r.wrap.b32 	%r4666, %r4665, %r4664, 19;
	shf.r.wrap.b32 	%r4667, %r4664, %r4665, 19;
	mov.b64 	%rd5496, {%r4667, %r4666};
	shf.l.wrap.b32 	%r4668, %r4664, %r4665, 3;
	shf.l.wrap.b32 	%r4669, %r4665, %r4664, 3;
	mov.b64 	%rd5497, {%r4669, %r4668};
	shr.u64 	%rd5498, %rd5482, 6;
	xor.b64  	%rd5499, %rd5496, %rd5498;
	xor.b64  	%rd5500, %rd5499, %rd5497;
	shf.r.wrap.b32 	%r4670, %r4279, %r4278, 1;
	shf.r.wrap.b32 	%r4671, %r4278, %r4279, 1;
	mov.b64 	%rd5501, {%r4671, %r4670};
	shf.r.wrap.b32 	%r4672, %r4279, %r4278, 8;
	shf.r.wrap.b32 	%r4673, %r4278, %r4279, 8;
	mov.b64 	%rd5502, {%r4673, %r4672};
	shr.u64 	%rd5503, %rd4929, 7;
	xor.b64  	%rd5504, %rd5501, %rd5503;
	xor.b64  	%rd5505, %rd5504, %rd5502;
	add.s64 	%rd5506, %rd5417, %rd4916;
	add.s64 	%rd5507, %rd5506, %rd5500;
	add.s64 	%rd5508, %rd5507, %rd5505;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4674,%dummy}, %rd5495;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4675}, %rd5495;
	}
	shf.r.wrap.b32 	%r4676, %r4675, %r4674, 19;
	shf.r.wrap.b32 	%r4677, %r4674, %r4675, 19;
	mov.b64 	%rd5509, {%r4677, %r4676};
	shf.l.wrap.b32 	%r4678, %r4674, %r4675, 3;
	shf.l.wrap.b32 	%r4679, %r4675, %r4674, 3;
	mov.b64 	%rd5510, {%r4679, %r4678};
	shr.u64 	%rd5511, %rd5495, 6;
	xor.b64  	%rd5512, %rd5509, %rd5511;
	xor.b64  	%rd5513, %rd5512, %rd5510;
	shf.r.wrap.b32 	%r4680, %r4289, %r4288, 1;
	shf.r.wrap.b32 	%r4681, %r4288, %r4289, 1;
	mov.b64 	%rd5514, {%r4681, %r4680};
	shf.r.wrap.b32 	%r4682, %r4289, %r4288, 8;
	shf.r.wrap.b32 	%r4683, %r4288, %r4289, 8;
	mov.b64 	%rd5515, {%r4683, %r4682};
	shr.u64 	%rd5516, %rd4942, 7;
	xor.b64  	%rd5517, %rd5514, %rd5516;
	xor.b64  	%rd5518, %rd5517, %rd5515;
	add.s64 	%rd5519, %rd5430, %rd4929;
	add.s64 	%rd5520, %rd5519, %rd5513;
	add.s64 	%rd5521, %rd5520, %rd5518;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4684,%dummy}, %rd5508;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4685}, %rd5508;
	}
	shf.r.wrap.b32 	%r4686, %r4685, %r4684, 19;
	shf.r.wrap.b32 	%r4687, %r4684, %r4685, 19;
	mov.b64 	%rd5522, {%r4687, %r4686};
	shf.l.wrap.b32 	%r4688, %r4684, %r4685, 3;
	shf.l.wrap.b32 	%r4689, %r4685, %r4684, 3;
	mov.b64 	%rd5523, {%r4689, %r4688};
	shr.u64 	%rd5524, %rd5508, 6;
	xor.b64  	%rd5525, %rd5522, %rd5524;
	xor.b64  	%rd5526, %rd5525, %rd5523;
	shf.r.wrap.b32 	%r4690, %r4555, %r4554, 1;
	shf.r.wrap.b32 	%r4691, %r4554, %r4555, 1;
	mov.b64 	%rd5527, {%r4691, %r4690};
	shf.r.wrap.b32 	%r4692, %r4555, %r4554, 8;
	shf.r.wrap.b32 	%r4693, %r4554, %r4555, 8;
	mov.b64 	%rd5528, {%r4693, %r4692};
	shr.u64 	%rd5529, %rd4955, 7;
	xor.b64  	%rd5530, %rd5527, %rd5529;
	xor.b64  	%rd5531, %rd5530, %rd5528;
	add.s64 	%rd5532, %rd5443, %rd4942;
	add.s64 	%rd5533, %rd5532, %rd5526;
	add.s64 	%rd5534, %rd5533, %rd5531;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4694,%dummy}, %rd5521;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4695}, %rd5521;
	}
	shf.r.wrap.b32 	%r4696, %r4695, %r4694, 19;
	shf.r.wrap.b32 	%r4697, %r4694, %r4695, 19;
	mov.b64 	%rd5535, {%r4697, %r4696};
	shf.l.wrap.b32 	%r4698, %r4694, %r4695, 3;
	shf.l.wrap.b32 	%r4699, %r4695, %r4694, 3;
	mov.b64 	%rd5536, {%r4699, %r4698};
	shr.u64 	%rd5537, %rd5521, 6;
	xor.b64  	%rd5538, %rd5535, %rd5537;
	xor.b64  	%rd5539, %rd5538, %rd5536;
	shf.r.wrap.b32 	%r4700, %r4565, %r4564, 1;
	shf.r.wrap.b32 	%r4701, %r4564, %r4565, 1;
	mov.b64 	%rd5540, {%r4701, %r4700};
	shf.r.wrap.b32 	%r4702, %r4565, %r4564, 8;
	shf.r.wrap.b32 	%r4703, %r4564, %r4565, 8;
	mov.b64 	%rd5541, {%r4703, %r4702};
	shr.u64 	%rd5542, %rd4968, 7;
	xor.b64  	%rd5543, %rd5540, %rd5542;
	xor.b64  	%rd5544, %rd5543, %rd5541;
	add.s64 	%rd5545, %rd5456, %rd4955;
	add.s64 	%rd5546, %rd5545, %rd5539;
	add.s64 	%rd5547, %rd5546, %rd5544;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4704,%dummy}, %rd5534;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4705}, %rd5534;
	}
	shf.r.wrap.b32 	%r4706, %r4705, %r4704, 19;
	shf.r.wrap.b32 	%r4707, %r4704, %r4705, 19;
	mov.b64 	%rd5548, {%r4707, %r4706};
	shf.l.wrap.b32 	%r4708, %r4704, %r4705, 3;
	shf.l.wrap.b32 	%r4709, %r4705, %r4704, 3;
	mov.b64 	%rd5549, {%r4709, %r4708};
	shr.u64 	%rd5550, %rd5534, 6;
	xor.b64  	%rd5551, %rd5548, %rd5550;
	xor.b64  	%rd5552, %rd5551, %rd5549;
	shf.r.wrap.b32 	%r4710, %r4575, %r4574, 1;
	shf.r.wrap.b32 	%r4711, %r4574, %r4575, 1;
	mov.b64 	%rd5553, {%r4711, %r4710};
	shf.r.wrap.b32 	%r4712, %r4575, %r4574, 8;
	shf.r.wrap.b32 	%r4713, %r4574, %r4575, 8;
	mov.b64 	%rd5554, {%r4713, %r4712};
	shr.u64 	%rd5555, %rd5365, 7;
	xor.b64  	%rd5556, %rd5553, %rd5555;
	xor.b64  	%rd5557, %rd5556, %rd5554;
	add.s64 	%rd5558, %rd5469, %rd4968;
	add.s64 	%rd5559, %rd5558, %rd5552;
	add.s64 	%rd5560, %rd5559, %rd5557;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4714,%dummy}, %rd5341;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4715}, %rd5341;
	}
	shf.r.wrap.b32 	%r4716, %r4715, %r4714, 14;
	shf.r.wrap.b32 	%r4717, %r4714, %r4715, 14;
	mov.b64 	%rd5561, {%r4717, %r4716};
	shf.r.wrap.b32 	%r4718, %r4715, %r4714, 18;
	shf.r.wrap.b32 	%r4719, %r4714, %r4715, 18;
	mov.b64 	%rd5562, {%r4719, %r4718};
	xor.b64  	%rd5563, %rd5562, %rd5561;
	shf.l.wrap.b32 	%r4720, %r4714, %r4715, 23;
	shf.l.wrap.b32 	%r4721, %r4715, %r4714, 23;
	mov.b64 	%rd5564, {%r4721, %r4720};
	xor.b64  	%rd5565, %rd5563, %rd5564;
	xor.b64  	%rd5566, %rd5317, %rd5293;
	and.b64  	%rd5567, %rd5566, %rd5341;
	xor.b64  	%rd5568, %rd5567, %rd5293;
	add.s64 	%rd5569, %rd5568, %rd5269;
	add.s64 	%rd5570, %rd5569, %rd5365;
	add.s64 	%rd5571, %rd5570, %rd8880;
	add.s64 	%rd5572, %rd5571, %rd5565;
	add.s64 	%rd5573, %rd5572, %rd5280;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4722,%dummy}, %rd5352;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4723}, %rd5352;
	}
	shf.r.wrap.b32 	%r4724, %r4723, %r4722, 28;
	shf.r.wrap.b32 	%r4725, %r4722, %r4723, 28;
	mov.b64 	%rd5574, {%r4725, %r4724};
	shf.l.wrap.b32 	%r4726, %r4722, %r4723, 30;
	shf.l.wrap.b32 	%r4727, %r4723, %r4722, 30;
	mov.b64 	%rd5575, {%r4727, %r4726};
	xor.b64  	%rd5576, %rd5575, %rd5574;
	shf.l.wrap.b32 	%r4728, %r4722, %r4723, 25;
	shf.l.wrap.b32 	%r4729, %r4723, %r4722, 25;
	mov.b64 	%rd5577, {%r4729, %r4728};
	xor.b64  	%rd5578, %rd5576, %rd5577;
	xor.b64  	%rd5579, %rd5352, %rd5304;
	xor.b64  	%rd5580, %rd5352, %rd5328;
	and.b64  	%rd5581, %rd5580, %rd5579;
	xor.b64  	%rd5582, %rd5581, %rd5352;
	add.s64 	%rd5583, %rd5572, %rd5582;
	add.s64 	%rd5584, %rd5583, %rd5578;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4730,%dummy}, %rd5573;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4731}, %rd5573;
	}
	shf.r.wrap.b32 	%r4732, %r4731, %r4730, 14;
	shf.r.wrap.b32 	%r4733, %r4730, %r4731, 14;
	mov.b64 	%rd5585, {%r4733, %r4732};
	shf.r.wrap.b32 	%r4734, %r4731, %r4730, 18;
	shf.r.wrap.b32 	%r4735, %r4730, %r4731, 18;
	mov.b64 	%rd5586, {%r4735, %r4734};
	xor.b64  	%rd5587, %rd5586, %rd5585;
	shf.l.wrap.b32 	%r4736, %r4730, %r4731, 23;
	shf.l.wrap.b32 	%r4737, %r4731, %r4730, 23;
	mov.b64 	%rd5588, {%r4737, %r4736};
	xor.b64  	%rd5589, %rd5587, %rd5588;
	xor.b64  	%rd5590, %rd5341, %rd5317;
	and.b64  	%rd5591, %rd5573, %rd5590;
	xor.b64  	%rd5592, %rd5591, %rd5317;
	add.s64 	%rd5593, %rd5378, %rd5293;
	add.s64 	%rd5594, %rd5593, %rd8879;
	add.s64 	%rd5595, %rd5594, %rd5592;
	add.s64 	%rd5596, %rd5595, %rd5589;
	add.s64 	%rd5597, %rd5596, %rd5304;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4738,%dummy}, %rd5584;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4739}, %rd5584;
	}
	shf.r.wrap.b32 	%r4740, %r4739, %r4738, 28;
	shf.r.wrap.b32 	%r4741, %r4738, %r4739, 28;
	mov.b64 	%rd5598, {%r4741, %r4740};
	shf.l.wrap.b32 	%r4742, %r4738, %r4739, 30;
	shf.l.wrap.b32 	%r4743, %r4739, %r4738, 30;
	mov.b64 	%rd5599, {%r4743, %r4742};
	xor.b64  	%rd5600, %rd5599, %rd5598;
	shf.l.wrap.b32 	%r4744, %r4738, %r4739, 25;
	shf.l.wrap.b32 	%r4745, %r4739, %r4738, 25;
	mov.b64 	%rd5601, {%r4745, %r4744};
	xor.b64  	%rd5602, %rd5600, %rd5601;
	xor.b64  	%rd5603, %rd5584, %rd5328;
	xor.b64  	%rd5604, %rd5584, %rd5352;
	and.b64  	%rd5605, %rd5604, %rd5603;
	xor.b64  	%rd5606, %rd5605, %rd5584;
	add.s64 	%rd5607, %rd5596, %rd5606;
	add.s64 	%rd5608, %rd5607, %rd5602;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4746,%dummy}, %rd5597;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4747}, %rd5597;
	}
	shf.r.wrap.b32 	%r4748, %r4747, %r4746, 14;
	shf.r.wrap.b32 	%r4749, %r4746, %r4747, 14;
	mov.b64 	%rd5609, {%r4749, %r4748};
	shf.r.wrap.b32 	%r4750, %r4747, %r4746, 18;
	shf.r.wrap.b32 	%r4751, %r4746, %r4747, 18;
	mov.b64 	%rd5610, {%r4751, %r4750};
	xor.b64  	%rd5611, %rd5610, %rd5609;
	shf.l.wrap.b32 	%r4752, %r4746, %r4747, 23;
	shf.l.wrap.b32 	%r4753, %r4747, %r4746, 23;
	mov.b64 	%rd5612, {%r4753, %r4752};
	xor.b64  	%rd5613, %rd5611, %rd5612;
	xor.b64  	%rd5614, %rd5573, %rd5341;
	and.b64  	%rd5615, %rd5597, %rd5614;
	xor.b64  	%rd5616, %rd5615, %rd5341;
	add.s64 	%rd5617, %rd5391, %rd5317;
	add.s64 	%rd5618, %rd5617, %rd8878;
	add.s64 	%rd5619, %rd5618, %rd5616;
	add.s64 	%rd5620, %rd5619, %rd5613;
	add.s64 	%rd5621, %rd5620, %rd5328;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4754,%dummy}, %rd5608;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4755}, %rd5608;
	}
	shf.r.wrap.b32 	%r4756, %r4755, %r4754, 28;
	shf.r.wrap.b32 	%r4757, %r4754, %r4755, 28;
	mov.b64 	%rd5622, {%r4757, %r4756};
	shf.l.wrap.b32 	%r4758, %r4754, %r4755, 30;
	shf.l.wrap.b32 	%r4759, %r4755, %r4754, 30;
	mov.b64 	%rd5623, {%r4759, %r4758};
	xor.b64  	%rd5624, %rd5623, %rd5622;
	shf.l.wrap.b32 	%r4760, %r4754, %r4755, 25;
	shf.l.wrap.b32 	%r4761, %r4755, %r4754, 25;
	mov.b64 	%rd5625, {%r4761, %r4760};
	xor.b64  	%rd5626, %rd5624, %rd5625;
	xor.b64  	%rd5627, %rd5608, %rd5352;
	xor.b64  	%rd5628, %rd5608, %rd5584;
	and.b64  	%rd5629, %rd5628, %rd5627;
	xor.b64  	%rd5630, %rd5629, %rd5608;
	add.s64 	%rd5631, %rd5620, %rd5630;
	add.s64 	%rd5632, %rd5631, %rd5626;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4762,%dummy}, %rd5621;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4763}, %rd5621;
	}
	shf.r.wrap.b32 	%r4764, %r4763, %r4762, 14;
	shf.r.wrap.b32 	%r4765, %r4762, %r4763, 14;
	mov.b64 	%rd5633, {%r4765, %r4764};
	shf.r.wrap.b32 	%r4766, %r4763, %r4762, 18;
	shf.r.wrap.b32 	%r4767, %r4762, %r4763, 18;
	mov.b64 	%rd5634, {%r4767, %r4766};
	xor.b64  	%rd5635, %rd5634, %rd5633;
	shf.l.wrap.b32 	%r4768, %r4762, %r4763, 23;
	shf.l.wrap.b32 	%r4769, %r4763, %r4762, 23;
	mov.b64 	%rd5636, {%r4769, %r4768};
	xor.b64  	%rd5637, %rd5635, %rd5636;
	xor.b64  	%rd5638, %rd5597, %rd5573;
	and.b64  	%rd5639, %rd5621, %rd5638;
	xor.b64  	%rd5640, %rd5639, %rd5573;
	add.s64 	%rd5641, %rd5404, %rd5341;
	add.s64 	%rd5642, %rd5641, %rd8877;
	add.s64 	%rd5643, %rd5642, %rd5640;
	add.s64 	%rd5644, %rd5643, %rd5637;
	add.s64 	%rd5645, %rd5644, %rd5352;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4770,%dummy}, %rd5632;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4771}, %rd5632;
	}
	shf.r.wrap.b32 	%r4772, %r4771, %r4770, 28;
	shf.r.wrap.b32 	%r4773, %r4770, %r4771, 28;
	mov.b64 	%rd5646, {%r4773, %r4772};
	shf.l.wrap.b32 	%r4774, %r4770, %r4771, 30;
	shf.l.wrap.b32 	%r4775, %r4771, %r4770, 30;
	mov.b64 	%rd5647, {%r4775, %r4774};
	xor.b64  	%rd5648, %rd5647, %rd5646;
	shf.l.wrap.b32 	%r4776, %r4770, %r4771, 25;
	shf.l.wrap.b32 	%r4777, %r4771, %r4770, 25;
	mov.b64 	%rd5649, {%r4777, %r4776};
	xor.b64  	%rd5650, %rd5648, %rd5649;
	xor.b64  	%rd5651, %rd5632, %rd5584;
	xor.b64  	%rd5652, %rd5632, %rd5608;
	and.b64  	%rd5653, %rd5652, %rd5651;
	xor.b64  	%rd5654, %rd5653, %rd5632;
	add.s64 	%rd5655, %rd5644, %rd5654;
	add.s64 	%rd5656, %rd5655, %rd5650;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4778,%dummy}, %rd5645;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4779}, %rd5645;
	}
	shf.r.wrap.b32 	%r4780, %r4779, %r4778, 14;
	shf.r.wrap.b32 	%r4781, %r4778, %r4779, 14;
	mov.b64 	%rd5657, {%r4781, %r4780};
	shf.r.wrap.b32 	%r4782, %r4779, %r4778, 18;
	shf.r.wrap.b32 	%r4783, %r4778, %r4779, 18;
	mov.b64 	%rd5658, {%r4783, %r4782};
	xor.b64  	%rd5659, %rd5658, %rd5657;
	shf.l.wrap.b32 	%r4784, %r4778, %r4779, 23;
	shf.l.wrap.b32 	%r4785, %r4779, %r4778, 23;
	mov.b64 	%rd5660, {%r4785, %r4784};
	xor.b64  	%rd5661, %rd5659, %rd5660;
	xor.b64  	%rd5662, %rd5621, %rd5597;
	and.b64  	%rd5663, %rd5645, %rd5662;
	xor.b64  	%rd5664, %rd5663, %rd5597;
	add.s64 	%rd5665, %rd5573, %rd5417;
	add.s64 	%rd5666, %rd5665, %rd8876;
	add.s64 	%rd5667, %rd5666, %rd5664;
	add.s64 	%rd5668, %rd5667, %rd5661;
	add.s64 	%rd5669, %rd5668, %rd5584;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4786,%dummy}, %rd5656;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4787}, %rd5656;
	}
	shf.r.wrap.b32 	%r4788, %r4787, %r4786, 28;
	shf.r.wrap.b32 	%r4789, %r4786, %r4787, 28;
	mov.b64 	%rd5670, {%r4789, %r4788};
	shf.l.wrap.b32 	%r4790, %r4786, %r4787, 30;
	shf.l.wrap.b32 	%r4791, %r4787, %r4786, 30;
	mov.b64 	%rd5671, {%r4791, %r4790};
	xor.b64  	%rd5672, %rd5671, %rd5670;
	shf.l.wrap.b32 	%r4792, %r4786, %r4787, 25;
	shf.l.wrap.b32 	%r4793, %r4787, %r4786, 25;
	mov.b64 	%rd5673, {%r4793, %r4792};
	xor.b64  	%rd5674, %rd5672, %rd5673;
	xor.b64  	%rd5675, %rd5656, %rd5608;
	xor.b64  	%rd5676, %rd5656, %rd5632;
	and.b64  	%rd5677, %rd5676, %rd5675;
	xor.b64  	%rd5678, %rd5677, %rd5656;
	add.s64 	%rd5679, %rd5668, %rd5678;
	add.s64 	%rd5680, %rd5679, %rd5674;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4794,%dummy}, %rd5669;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4795}, %rd5669;
	}
	shf.r.wrap.b32 	%r4796, %r4795, %r4794, 14;
	shf.r.wrap.b32 	%r4797, %r4794, %r4795, 14;
	mov.b64 	%rd5681, {%r4797, %r4796};
	shf.r.wrap.b32 	%r4798, %r4795, %r4794, 18;
	shf.r.wrap.b32 	%r4799, %r4794, %r4795, 18;
	mov.b64 	%rd5682, {%r4799, %r4798};
	xor.b64  	%rd5683, %rd5682, %rd5681;
	shf.l.wrap.b32 	%r4800, %r4794, %r4795, 23;
	shf.l.wrap.b32 	%r4801, %r4795, %r4794, 23;
	mov.b64 	%rd5684, {%r4801, %r4800};
	xor.b64  	%rd5685, %rd5683, %rd5684;
	xor.b64  	%rd5686, %rd5645, %rd5621;
	and.b64  	%rd5687, %rd5669, %rd5686;
	xor.b64  	%rd5688, %rd5687, %rd5621;
	add.s64 	%rd5689, %rd5597, %rd5430;
	add.s64 	%rd5690, %rd5689, %rd8875;
	add.s64 	%rd5691, %rd5690, %rd5688;
	add.s64 	%rd5692, %rd5691, %rd5685;
	add.s64 	%rd5693, %rd5692, %rd5608;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4802,%dummy}, %rd5680;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4803}, %rd5680;
	}
	shf.r.wrap.b32 	%r4804, %r4803, %r4802, 28;
	shf.r.wrap.b32 	%r4805, %r4802, %r4803, 28;
	mov.b64 	%rd5694, {%r4805, %r4804};
	shf.l.wrap.b32 	%r4806, %r4802, %r4803, 30;
	shf.l.wrap.b32 	%r4807, %r4803, %r4802, 30;
	mov.b64 	%rd5695, {%r4807, %r4806};
	xor.b64  	%rd5696, %rd5695, %rd5694;
	shf.l.wrap.b32 	%r4808, %r4802, %r4803, 25;
	shf.l.wrap.b32 	%r4809, %r4803, %r4802, 25;
	mov.b64 	%rd5697, {%r4809, %r4808};
	xor.b64  	%rd5698, %rd5696, %rd5697;
	xor.b64  	%rd5699, %rd5680, %rd5632;
	xor.b64  	%rd5700, %rd5680, %rd5656;
	and.b64  	%rd5701, %rd5700, %rd5699;
	xor.b64  	%rd5702, %rd5701, %rd5680;
	add.s64 	%rd5703, %rd5692, %rd5702;
	add.s64 	%rd5704, %rd5703, %rd5698;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4810,%dummy}, %rd5693;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4811}, %rd5693;
	}
	shf.r.wrap.b32 	%r4812, %r4811, %r4810, 14;
	shf.r.wrap.b32 	%r4813, %r4810, %r4811, 14;
	mov.b64 	%rd5705, {%r4813, %r4812};
	shf.r.wrap.b32 	%r4814, %r4811, %r4810, 18;
	shf.r.wrap.b32 	%r4815, %r4810, %r4811, 18;
	mov.b64 	%rd5706, {%r4815, %r4814};
	xor.b64  	%rd5707, %rd5706, %rd5705;
	shf.l.wrap.b32 	%r4816, %r4810, %r4811, 23;
	shf.l.wrap.b32 	%r4817, %r4811, %r4810, 23;
	mov.b64 	%rd5708, {%r4817, %r4816};
	xor.b64  	%rd5709, %rd5707, %rd5708;
	xor.b64  	%rd5710, %rd5669, %rd5645;
	and.b64  	%rd5711, %rd5693, %rd5710;
	xor.b64  	%rd5712, %rd5711, %rd5645;
	add.s64 	%rd5713, %rd5621, %rd5443;
	add.s64 	%rd5714, %rd5713, %rd8874;
	add.s64 	%rd5715, %rd5714, %rd5712;
	add.s64 	%rd5716, %rd5715, %rd5709;
	add.s64 	%rd5717, %rd5716, %rd5632;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4818,%dummy}, %rd5704;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4819}, %rd5704;
	}
	shf.r.wrap.b32 	%r4820, %r4819, %r4818, 28;
	shf.r.wrap.b32 	%r4821, %r4818, %r4819, 28;
	mov.b64 	%rd5718, {%r4821, %r4820};
	shf.l.wrap.b32 	%r4822, %r4818, %r4819, 30;
	shf.l.wrap.b32 	%r4823, %r4819, %r4818, 30;
	mov.b64 	%rd5719, {%r4823, %r4822};
	xor.b64  	%rd5720, %rd5719, %rd5718;
	shf.l.wrap.b32 	%r4824, %r4818, %r4819, 25;
	shf.l.wrap.b32 	%r4825, %r4819, %r4818, 25;
	mov.b64 	%rd5721, {%r4825, %r4824};
	xor.b64  	%rd5722, %rd5720, %rd5721;
	xor.b64  	%rd5723, %rd5704, %rd5656;
	xor.b64  	%rd5724, %rd5704, %rd5680;
	and.b64  	%rd5725, %rd5724, %rd5723;
	xor.b64  	%rd5726, %rd5725, %rd5704;
	add.s64 	%rd5727, %rd5716, %rd5726;
	add.s64 	%rd5728, %rd5727, %rd5722;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4826,%dummy}, %rd5717;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4827}, %rd5717;
	}
	shf.r.wrap.b32 	%r4828, %r4827, %r4826, 14;
	shf.r.wrap.b32 	%r4829, %r4826, %r4827, 14;
	mov.b64 	%rd5729, {%r4829, %r4828};
	shf.r.wrap.b32 	%r4830, %r4827, %r4826, 18;
	shf.r.wrap.b32 	%r4831, %r4826, %r4827, 18;
	mov.b64 	%rd5730, {%r4831, %r4830};
	xor.b64  	%rd5731, %rd5730, %rd5729;
	shf.l.wrap.b32 	%r4832, %r4826, %r4827, 23;
	shf.l.wrap.b32 	%r4833, %r4827, %r4826, 23;
	mov.b64 	%rd5732, {%r4833, %r4832};
	xor.b64  	%rd5733, %rd5731, %rd5732;
	xor.b64  	%rd5734, %rd5693, %rd5669;
	and.b64  	%rd5735, %rd5717, %rd5734;
	xor.b64  	%rd5736, %rd5735, %rd5669;
	add.s64 	%rd5737, %rd5645, %rd5456;
	add.s64 	%rd5738, %rd5737, %rd8873;
	add.s64 	%rd5739, %rd5738, %rd5736;
	add.s64 	%rd5740, %rd5739, %rd5733;
	add.s64 	%rd5741, %rd5740, %rd5656;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4834,%dummy}, %rd5728;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4835}, %rd5728;
	}
	shf.r.wrap.b32 	%r4836, %r4835, %r4834, 28;
	shf.r.wrap.b32 	%r4837, %r4834, %r4835, 28;
	mov.b64 	%rd5742, {%r4837, %r4836};
	shf.l.wrap.b32 	%r4838, %r4834, %r4835, 30;
	shf.l.wrap.b32 	%r4839, %r4835, %r4834, 30;
	mov.b64 	%rd5743, {%r4839, %r4838};
	xor.b64  	%rd5744, %rd5743, %rd5742;
	shf.l.wrap.b32 	%r4840, %r4834, %r4835, 25;
	shf.l.wrap.b32 	%r4841, %r4835, %r4834, 25;
	mov.b64 	%rd5745, {%r4841, %r4840};
	xor.b64  	%rd5746, %rd5744, %rd5745;
	xor.b64  	%rd5747, %rd5728, %rd5680;
	xor.b64  	%rd5748, %rd5728, %rd5704;
	and.b64  	%rd5749, %rd5748, %rd5747;
	xor.b64  	%rd5750, %rd5749, %rd5728;
	add.s64 	%rd5751, %rd5740, %rd5750;
	add.s64 	%rd5752, %rd5751, %rd5746;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4842,%dummy}, %rd5741;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4843}, %rd5741;
	}
	shf.r.wrap.b32 	%r4844, %r4843, %r4842, 14;
	shf.r.wrap.b32 	%r4845, %r4842, %r4843, 14;
	mov.b64 	%rd5753, {%r4845, %r4844};
	shf.r.wrap.b32 	%r4846, %r4843, %r4842, 18;
	shf.r.wrap.b32 	%r4847, %r4842, %r4843, 18;
	mov.b64 	%rd5754, {%r4847, %r4846};
	xor.b64  	%rd5755, %rd5754, %rd5753;
	shf.l.wrap.b32 	%r4848, %r4842, %r4843, 23;
	shf.l.wrap.b32 	%r4849, %r4843, %r4842, 23;
	mov.b64 	%rd5756, {%r4849, %r4848};
	xor.b64  	%rd5757, %rd5755, %rd5756;
	xor.b64  	%rd5758, %rd5717, %rd5693;
	and.b64  	%rd5759, %rd5741, %rd5758;
	xor.b64  	%rd5760, %rd5759, %rd5693;
	add.s64 	%rd5761, %rd5669, %rd5469;
	add.s64 	%rd5762, %rd5761, %rd8872;
	add.s64 	%rd5763, %rd5762, %rd5760;
	add.s64 	%rd5764, %rd5763, %rd5757;
	add.s64 	%rd5765, %rd5764, %rd5680;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4850,%dummy}, %rd5752;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4851}, %rd5752;
	}
	shf.r.wrap.b32 	%r4852, %r4851, %r4850, 28;
	shf.r.wrap.b32 	%r4853, %r4850, %r4851, 28;
	mov.b64 	%rd5766, {%r4853, %r4852};
	shf.l.wrap.b32 	%r4854, %r4850, %r4851, 30;
	shf.l.wrap.b32 	%r4855, %r4851, %r4850, 30;
	mov.b64 	%rd5767, {%r4855, %r4854};
	xor.b64  	%rd5768, %rd5767, %rd5766;
	shf.l.wrap.b32 	%r4856, %r4850, %r4851, 25;
	shf.l.wrap.b32 	%r4857, %r4851, %r4850, 25;
	mov.b64 	%rd5769, {%r4857, %r4856};
	xor.b64  	%rd5770, %rd5768, %rd5769;
	xor.b64  	%rd5771, %rd5752, %rd5704;
	xor.b64  	%rd5772, %rd5752, %rd5728;
	and.b64  	%rd5773, %rd5772, %rd5771;
	xor.b64  	%rd5774, %rd5773, %rd5752;
	add.s64 	%rd5775, %rd5764, %rd5774;
	add.s64 	%rd5776, %rd5775, %rd5770;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4858,%dummy}, %rd5765;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4859}, %rd5765;
	}
	shf.r.wrap.b32 	%r4860, %r4859, %r4858, 14;
	shf.r.wrap.b32 	%r4861, %r4858, %r4859, 14;
	mov.b64 	%rd5777, {%r4861, %r4860};
	shf.r.wrap.b32 	%r4862, %r4859, %r4858, 18;
	shf.r.wrap.b32 	%r4863, %r4858, %r4859, 18;
	mov.b64 	%rd5778, {%r4863, %r4862};
	xor.b64  	%rd5779, %rd5778, %rd5777;
	shf.l.wrap.b32 	%r4864, %r4858, %r4859, 23;
	shf.l.wrap.b32 	%r4865, %r4859, %r4858, 23;
	mov.b64 	%rd5780, {%r4865, %r4864};
	xor.b64  	%rd5781, %rd5779, %rd5780;
	xor.b64  	%rd5782, %rd5741, %rd5717;
	and.b64  	%rd5783, %rd5765, %rd5782;
	xor.b64  	%rd5784, %rd5783, %rd5717;
	add.s64 	%rd5785, %rd5693, %rd5482;
	add.s64 	%rd5786, %rd5785, %rd8871;
	add.s64 	%rd5787, %rd5786, %rd5784;
	add.s64 	%rd5788, %rd5787, %rd5781;
	add.s64 	%rd5789, %rd5788, %rd5704;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4866,%dummy}, %rd5776;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4867}, %rd5776;
	}
	shf.r.wrap.b32 	%r4868, %r4867, %r4866, 28;
	shf.r.wrap.b32 	%r4869, %r4866, %r4867, 28;
	mov.b64 	%rd5790, {%r4869, %r4868};
	shf.l.wrap.b32 	%r4870, %r4866, %r4867, 30;
	shf.l.wrap.b32 	%r4871, %r4867, %r4866, 30;
	mov.b64 	%rd5791, {%r4871, %r4870};
	xor.b64  	%rd5792, %rd5791, %rd5790;
	shf.l.wrap.b32 	%r4872, %r4866, %r4867, 25;
	shf.l.wrap.b32 	%r4873, %r4867, %r4866, 25;
	mov.b64 	%rd5793, {%r4873, %r4872};
	xor.b64  	%rd5794, %rd5792, %rd5793;
	xor.b64  	%rd5795, %rd5776, %rd5728;
	xor.b64  	%rd5796, %rd5776, %rd5752;
	and.b64  	%rd5797, %rd5796, %rd5795;
	xor.b64  	%rd5798, %rd5797, %rd5776;
	add.s64 	%rd5799, %rd5788, %rd5798;
	add.s64 	%rd5800, %rd5799, %rd5794;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4874,%dummy}, %rd5789;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4875}, %rd5789;
	}
	shf.r.wrap.b32 	%r4876, %r4875, %r4874, 14;
	shf.r.wrap.b32 	%r4877, %r4874, %r4875, 14;
	mov.b64 	%rd5801, {%r4877, %r4876};
	shf.r.wrap.b32 	%r4878, %r4875, %r4874, 18;
	shf.r.wrap.b32 	%r4879, %r4874, %r4875, 18;
	mov.b64 	%rd5802, {%r4879, %r4878};
	xor.b64  	%rd5803, %rd5802, %rd5801;
	shf.l.wrap.b32 	%r4880, %r4874, %r4875, 23;
	shf.l.wrap.b32 	%r4881, %r4875, %r4874, 23;
	mov.b64 	%rd5804, {%r4881, %r4880};
	xor.b64  	%rd5805, %rd5803, %rd5804;
	xor.b64  	%rd5806, %rd5765, %rd5741;
	and.b64  	%rd5807, %rd5789, %rd5806;
	xor.b64  	%rd5808, %rd5807, %rd5741;
	add.s64 	%rd5809, %rd5717, %rd5495;
	add.s64 	%rd5810, %rd5809, %rd8870;
	add.s64 	%rd5811, %rd5810, %rd5808;
	add.s64 	%rd5812, %rd5811, %rd5805;
	add.s64 	%rd5813, %rd5812, %rd5728;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4882,%dummy}, %rd5800;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4883}, %rd5800;
	}
	shf.r.wrap.b32 	%r4884, %r4883, %r4882, 28;
	shf.r.wrap.b32 	%r4885, %r4882, %r4883, 28;
	mov.b64 	%rd5814, {%r4885, %r4884};
	shf.l.wrap.b32 	%r4886, %r4882, %r4883, 30;
	shf.l.wrap.b32 	%r4887, %r4883, %r4882, 30;
	mov.b64 	%rd5815, {%r4887, %r4886};
	xor.b64  	%rd5816, %rd5815, %rd5814;
	shf.l.wrap.b32 	%r4888, %r4882, %r4883, 25;
	shf.l.wrap.b32 	%r4889, %r4883, %r4882, 25;
	mov.b64 	%rd5817, {%r4889, %r4888};
	xor.b64  	%rd5818, %rd5816, %rd5817;
	xor.b64  	%rd5819, %rd5800, %rd5752;
	xor.b64  	%rd5820, %rd5800, %rd5776;
	and.b64  	%rd5821, %rd5820, %rd5819;
	xor.b64  	%rd5822, %rd5821, %rd5800;
	add.s64 	%rd5823, %rd5812, %rd5822;
	add.s64 	%rd5824, %rd5823, %rd5818;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4890,%dummy}, %rd5813;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4891}, %rd5813;
	}
	shf.r.wrap.b32 	%r4892, %r4891, %r4890, 14;
	shf.r.wrap.b32 	%r4893, %r4890, %r4891, 14;
	mov.b64 	%rd5825, {%r4893, %r4892};
	shf.r.wrap.b32 	%r4894, %r4891, %r4890, 18;
	shf.r.wrap.b32 	%r4895, %r4890, %r4891, 18;
	mov.b64 	%rd5826, {%r4895, %r4894};
	xor.b64  	%rd5827, %rd5826, %rd5825;
	shf.l.wrap.b32 	%r4896, %r4890, %r4891, 23;
	shf.l.wrap.b32 	%r4897, %r4891, %r4890, 23;
	mov.b64 	%rd5828, {%r4897, %r4896};
	xor.b64  	%rd5829, %rd5827, %rd5828;
	xor.b64  	%rd5830, %rd5789, %rd5765;
	and.b64  	%rd5831, %rd5813, %rd5830;
	xor.b64  	%rd5832, %rd5831, %rd5765;
	add.s64 	%rd5833, %rd5741, %rd5508;
	add.s64 	%rd5834, %rd5833, %rd8869;
	add.s64 	%rd5835, %rd5834, %rd5832;
	add.s64 	%rd5836, %rd5835, %rd5829;
	add.s64 	%rd5837, %rd5836, %rd5752;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4898,%dummy}, %rd5824;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4899}, %rd5824;
	}
	shf.r.wrap.b32 	%r4900, %r4899, %r4898, 28;
	shf.r.wrap.b32 	%r4901, %r4898, %r4899, 28;
	mov.b64 	%rd5838, {%r4901, %r4900};
	shf.l.wrap.b32 	%r4902, %r4898, %r4899, 30;
	shf.l.wrap.b32 	%r4903, %r4899, %r4898, 30;
	mov.b64 	%rd5839, {%r4903, %r4902};
	xor.b64  	%rd5840, %rd5839, %rd5838;
	shf.l.wrap.b32 	%r4904, %r4898, %r4899, 25;
	shf.l.wrap.b32 	%r4905, %r4899, %r4898, 25;
	mov.b64 	%rd5841, {%r4905, %r4904};
	xor.b64  	%rd5842, %rd5840, %rd5841;
	xor.b64  	%rd5843, %rd5824, %rd5776;
	xor.b64  	%rd5844, %rd5824, %rd5800;
	and.b64  	%rd5845, %rd5844, %rd5843;
	xor.b64  	%rd5846, %rd5845, %rd5824;
	add.s64 	%rd5847, %rd5836, %rd5846;
	add.s64 	%rd5848, %rd5847, %rd5842;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4906,%dummy}, %rd5837;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4907}, %rd5837;
	}
	shf.r.wrap.b32 	%r4908, %r4907, %r4906, 14;
	shf.r.wrap.b32 	%r4909, %r4906, %r4907, 14;
	mov.b64 	%rd5849, {%r4909, %r4908};
	shf.r.wrap.b32 	%r4910, %r4907, %r4906, 18;
	shf.r.wrap.b32 	%r4911, %r4906, %r4907, 18;
	mov.b64 	%rd5850, {%r4911, %r4910};
	xor.b64  	%rd5851, %rd5850, %rd5849;
	shf.l.wrap.b32 	%r4912, %r4906, %r4907, 23;
	shf.l.wrap.b32 	%r4913, %r4907, %r4906, 23;
	mov.b64 	%rd5852, {%r4913, %r4912};
	xor.b64  	%rd5853, %rd5851, %rd5852;
	xor.b64  	%rd5854, %rd5813, %rd5789;
	and.b64  	%rd5855, %rd5837, %rd5854;
	xor.b64  	%rd5856, %rd5855, %rd5789;
	add.s64 	%rd5857, %rd5765, %rd5521;
	add.s64 	%rd5858, %rd5857, %rd8868;
	add.s64 	%rd5859, %rd5858, %rd5856;
	add.s64 	%rd5860, %rd5859, %rd5853;
	add.s64 	%rd5861, %rd5860, %rd5776;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4914,%dummy}, %rd5848;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4915}, %rd5848;
	}
	shf.r.wrap.b32 	%r4916, %r4915, %r4914, 28;
	shf.r.wrap.b32 	%r4917, %r4914, %r4915, 28;
	mov.b64 	%rd5862, {%r4917, %r4916};
	shf.l.wrap.b32 	%r4918, %r4914, %r4915, 30;
	shf.l.wrap.b32 	%r4919, %r4915, %r4914, 30;
	mov.b64 	%rd5863, {%r4919, %r4918};
	xor.b64  	%rd5864, %rd5863, %rd5862;
	shf.l.wrap.b32 	%r4920, %r4914, %r4915, 25;
	shf.l.wrap.b32 	%r4921, %r4915, %r4914, 25;
	mov.b64 	%rd5865, {%r4921, %r4920};
	xor.b64  	%rd5866, %rd5864, %rd5865;
	xor.b64  	%rd5867, %rd5848, %rd5800;
	xor.b64  	%rd5868, %rd5848, %rd5824;
	and.b64  	%rd5869, %rd5868, %rd5867;
	xor.b64  	%rd5870, %rd5869, %rd5848;
	add.s64 	%rd5871, %rd5860, %rd5870;
	add.s64 	%rd5872, %rd5871, %rd5866;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4922,%dummy}, %rd5861;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4923}, %rd5861;
	}
	shf.r.wrap.b32 	%r4924, %r4923, %r4922, 14;
	shf.r.wrap.b32 	%r4925, %r4922, %r4923, 14;
	mov.b64 	%rd5873, {%r4925, %r4924};
	shf.r.wrap.b32 	%r4926, %r4923, %r4922, 18;
	shf.r.wrap.b32 	%r4927, %r4922, %r4923, 18;
	mov.b64 	%rd5874, {%r4927, %r4926};
	xor.b64  	%rd5875, %rd5874, %rd5873;
	shf.l.wrap.b32 	%r4928, %r4922, %r4923, 23;
	shf.l.wrap.b32 	%r4929, %r4923, %r4922, 23;
	mov.b64 	%rd5876, {%r4929, %r4928};
	xor.b64  	%rd5877, %rd5875, %rd5876;
	xor.b64  	%rd5878, %rd5837, %rd5813;
	and.b64  	%rd5879, %rd5861, %rd5878;
	xor.b64  	%rd5880, %rd5879, %rd5813;
	add.s64 	%rd5881, %rd5789, %rd5534;
	add.s64 	%rd5882, %rd5881, %rd8867;
	add.s64 	%rd5883, %rd5882, %rd5880;
	add.s64 	%rd5884, %rd5883, %rd5877;
	add.s64 	%rd5885, %rd5884, %rd5800;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4930,%dummy}, %rd5872;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4931}, %rd5872;
	}
	shf.r.wrap.b32 	%r4932, %r4931, %r4930, 28;
	shf.r.wrap.b32 	%r4933, %r4930, %r4931, 28;
	mov.b64 	%rd5886, {%r4933, %r4932};
	shf.l.wrap.b32 	%r4934, %r4930, %r4931, 30;
	shf.l.wrap.b32 	%r4935, %r4931, %r4930, 30;
	mov.b64 	%rd5887, {%r4935, %r4934};
	xor.b64  	%rd5888, %rd5887, %rd5886;
	shf.l.wrap.b32 	%r4936, %r4930, %r4931, 25;
	shf.l.wrap.b32 	%r4937, %r4931, %r4930, 25;
	mov.b64 	%rd5889, {%r4937, %r4936};
	xor.b64  	%rd5890, %rd5888, %rd5889;
	xor.b64  	%rd5891, %rd5872, %rd5824;
	xor.b64  	%rd5892, %rd5872, %rd5848;
	and.b64  	%rd5893, %rd5892, %rd5891;
	xor.b64  	%rd5894, %rd5893, %rd5872;
	add.s64 	%rd5895, %rd5884, %rd5894;
	add.s64 	%rd5896, %rd5895, %rd5890;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4938,%dummy}, %rd5885;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4939}, %rd5885;
	}
	shf.r.wrap.b32 	%r4940, %r4939, %r4938, 14;
	shf.r.wrap.b32 	%r4941, %r4938, %r4939, 14;
	mov.b64 	%rd5897, {%r4941, %r4940};
	shf.r.wrap.b32 	%r4942, %r4939, %r4938, 18;
	shf.r.wrap.b32 	%r4943, %r4938, %r4939, 18;
	mov.b64 	%rd5898, {%r4943, %r4942};
	xor.b64  	%rd5899, %rd5898, %rd5897;
	shf.l.wrap.b32 	%r4944, %r4938, %r4939, 23;
	shf.l.wrap.b32 	%r4945, %r4939, %r4938, 23;
	mov.b64 	%rd5900, {%r4945, %r4944};
	xor.b64  	%rd5901, %rd5899, %rd5900;
	xor.b64  	%rd5902, %rd5861, %rd5837;
	and.b64  	%rd5903, %rd5885, %rd5902;
	xor.b64  	%rd5904, %rd5903, %rd5837;
	add.s64 	%rd5905, %rd5813, %rd5547;
	add.s64 	%rd5906, %rd5905, %rd8866;
	add.s64 	%rd5907, %rd5906, %rd5904;
	add.s64 	%rd5908, %rd5907, %rd5901;
	add.s64 	%rd5909, %rd5908, %rd5824;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4946,%dummy}, %rd5896;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4947}, %rd5896;
	}
	shf.r.wrap.b32 	%r4948, %r4947, %r4946, 28;
	shf.r.wrap.b32 	%r4949, %r4946, %r4947, 28;
	mov.b64 	%rd5910, {%r4949, %r4948};
	shf.l.wrap.b32 	%r4950, %r4946, %r4947, 30;
	shf.l.wrap.b32 	%r4951, %r4947, %r4946, 30;
	mov.b64 	%rd5911, {%r4951, %r4950};
	xor.b64  	%rd5912, %rd5911, %rd5910;
	shf.l.wrap.b32 	%r4952, %r4946, %r4947, 25;
	shf.l.wrap.b32 	%r4953, %r4947, %r4946, 25;
	mov.b64 	%rd5913, {%r4953, %r4952};
	xor.b64  	%rd5914, %rd5912, %rd5913;
	xor.b64  	%rd5915, %rd5896, %rd5848;
	xor.b64  	%rd5916, %rd5896, %rd5872;
	and.b64  	%rd5917, %rd5916, %rd5915;
	xor.b64  	%rd5918, %rd5917, %rd5896;
	add.s64 	%rd5919, %rd5908, %rd5918;
	add.s64 	%rd5920, %rd5919, %rd5914;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4954,%dummy}, %rd5909;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4955}, %rd5909;
	}
	shf.r.wrap.b32 	%r4956, %r4955, %r4954, 14;
	shf.r.wrap.b32 	%r4957, %r4954, %r4955, 14;
	mov.b64 	%rd5921, {%r4957, %r4956};
	shf.r.wrap.b32 	%r4958, %r4955, %r4954, 18;
	shf.r.wrap.b32 	%r4959, %r4954, %r4955, 18;
	mov.b64 	%rd5922, {%r4959, %r4958};
	xor.b64  	%rd5923, %rd5922, %rd5921;
	shf.l.wrap.b32 	%r4960, %r4954, %r4955, 23;
	shf.l.wrap.b32 	%r4961, %r4955, %r4954, 23;
	mov.b64 	%rd5924, {%r4961, %r4960};
	xor.b64  	%rd5925, %rd5923, %rd5924;
	xor.b64  	%rd5926, %rd5885, %rd5861;
	and.b64  	%rd5927, %rd5909, %rd5926;
	xor.b64  	%rd5928, %rd5927, %rd5861;
	add.s64 	%rd5929, %rd5837, %rd5560;
	add.s64 	%rd5930, %rd5929, %rd8865;
	add.s64 	%rd5931, %rd5930, %rd5928;
	add.s64 	%rd5932, %rd5931, %rd5925;
	add.s64 	%rd5933, %rd5932, %rd5848;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4962,%dummy}, %rd5920;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4963}, %rd5920;
	}
	shf.r.wrap.b32 	%r4964, %r4963, %r4962, 28;
	shf.r.wrap.b32 	%r4965, %r4962, %r4963, 28;
	mov.b64 	%rd5934, {%r4965, %r4964};
	shf.l.wrap.b32 	%r4966, %r4962, %r4963, 30;
	shf.l.wrap.b32 	%r4967, %r4963, %r4962, 30;
	mov.b64 	%rd5935, {%r4967, %r4966};
	xor.b64  	%rd5936, %rd5935, %rd5934;
	shf.l.wrap.b32 	%r4968, %r4962, %r4963, 25;
	shf.l.wrap.b32 	%r4969, %r4963, %r4962, 25;
	mov.b64 	%rd5937, {%r4969, %r4968};
	xor.b64  	%rd5938, %rd5936, %rd5937;
	xor.b64  	%rd5939, %rd5920, %rd5872;
	xor.b64  	%rd5940, %rd5920, %rd5896;
	and.b64  	%rd5941, %rd5940, %rd5939;
	xor.b64  	%rd5942, %rd5941, %rd5920;
	add.s64 	%rd5943, %rd5932, %rd5942;
	add.s64 	%rd5944, %rd5943, %rd5938;
	add.s64 	%rd5945, %rd8936, %rd5944;
	st.local.u64 	[%rd10], %rd5945;
	add.s64 	%rd5946, %rd8935, %rd5920;
	st.local.u64 	[%rd15], %rd5946;
	add.s64 	%rd5947, %rd8934, %rd5896;
	st.local.u64 	[%rd15+8], %rd5947;
	add.s64 	%rd273, %rd8933, %rd5872;
	st.local.u64 	[%rd15+16], %rd273;
	add.s64 	%rd5948, %rd8932, %rd5933;
	st.local.u64 	[%rd15+24], %rd5948;
	add.s64 	%rd5949, %rd8931, %rd5909;
	st.local.u64 	[%rd15+32], %rd5949;
	add.s64 	%rd5950, %rd8930, %rd5885;
	st.local.u64 	[%rd15+40], %rd5950;
	add.s64 	%rd274, %rd8929, %rd5861;
	st.local.u64 	[%rd15+48], %rd274;
	cvt.u32.u64	%r4970, %rd274;
	setp.ne.s32	%p204, %r4970, %r2;
	@%p204 bra 	BB3_344;

	shr.u64 	%rd5951, %rd273, 32;
	cvt.u32.u64	%r4971, %rd5951;
	shr.u64 	%rd5952, %rd274, 32;
	cvt.u32.u64	%r4972, %rd5952;
	setp.eq.s32	%p205, %r4972, %r3;
	cvt.u32.u64	%r4973, %rd273;
	setp.eq.s32	%p206, %r4973, %r4;
	and.pred  	%p207, %p205, %p206;
	setp.eq.s32	%p208, %r4971, %r5;
	and.pred  	%p209, %p207, %p208;
	@!%p209 bra 	BB3_344;
	bra.uni 	BB3_340;

BB3_340:
	atom.global.add.u32 	%r4974, [%rd40], 1;
	setp.ne.s32	%p210, %r4974, 0;
	@%p210 bra 	BB3_344;

	ld.param.u32 	%r12368, [m01700_sxx_param_31];
	atom.global.add.u32 	%r93, [%rd280], 1;
	setp.lt.u32	%p211, %r93, %r12368;
	@%p211 bra 	BB3_343;
	bra.uni 	BB3_342;

BB3_343:
	mov.u32 	%r12371, 0;
	ld.param.u32 	%r12370, [m01700_sxx_param_27];
	ld.param.u64 	%rd8827, [m01700_sxx_param_14];
	ld.param.u32 	%r12369, [m01700_sxx_param_32];
	mul.wide.u32 	%rd5953, %r93, 20;
	add.s64 	%rd5954, %rd8827, %rd5953;
	st.global.u32 	[%rd5954], %r12370;
	st.global.u32 	[%rd5954+4], %r12371;
	st.global.u32 	[%rd5954+8], %r12369;
	st.global.u32 	[%rd5954+12], %r1;
	st.global.u32 	[%rd5954+16], %r12380;
	bra.uni 	BB3_344;

BB3_342:
	atom.global.add.u32 	%r4975, [%rd280], -1;

BB3_344:
	ld.param.u32 	%r12365, [m01700_sxx_param_30];
	add.s32 	%r12380, %r12380, 1;
	setp.lt.u32	%p212, %r12380, %r12365;
	@%p212 bra 	BB3_14;

BB3_345:
	ret;
}


  