### Hi there ðŸ‘‹

<!--
**shariethernet/shariethernet** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.-->

Driven by my zeal for innovation and technology, I am a RTL Design and Design Verification (UVM & Formal) Engineer and also an open-source hardware design enthusiast a low overhead entry to chip design for all. I look forward to create a valid imprint on innovation, trying to address unresolved engineering challenges.

- I work on RISC-V based Cores, Hardware Accelerators, Co-processor interconnects and Low Power Microarchitecures
- I contribute towards @RedwoodEDA's TL-Verilog ecosystem by developing EDA Tools, EDA- CAD Flows and Browser based Remote FPGA Design Labs for educational purposes
- Connect to me on Linkedin, Email, have a look at my website or resume [here](https://linktr.ee/shrihari)




