
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 10000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /Users/shixinsong/Desktop/UM/SURE/Assignment/ChampSim-pt/pt_traces/ls.gz
CPU 0 Bimodal branch predictor
*** Reached end of trace for Core: 0 Repeating trace: /Users/shixinsong/Desktop/UM/SURE/Assignment/ChampSim-pt/pt_traces/ls.gz
*** Reached end of trace for Core: 0 Repeating trace: /Users/shixinsong/Desktop/UM/SURE/Assignment/ChampSim-pt/pt_traces/ls.gz

Warmup complete CPU 0 instructions: 1000003 cycles: 271760 (Simulation time: 0 hr 0 min 3 sec) 

*** Reached end of trace for Core: 0 Repeating trace: /Users/shixinsong/Desktop/UM/SURE/Assignment/ChampSim-pt/pt_traces/ls.gz
*** Reached end of trace for Core: 0 Repeating trace: /Users/shixinsong/Desktop/UM/SURE/Assignment/ChampSim-pt/pt_traces/ls.gz
*** Reached end of trace for Core: 0 Repeating trace: /Users/shixinsong/Desktop/UM/SURE/Assignment/ChampSim-pt/pt_traces/ls.gz
*** Reached end of trace for Core: 0 Repeating trace: /Users/shixinsong/Desktop/UM/SURE/Assignment/ChampSim-pt/pt_traces/ls.gz
*** Reached end of trace for Core: 0 Repeating trace: /Users/shixinsong/Desktop/UM/SURE/Assignment/ChampSim-pt/pt_traces/ls.gz
*** Reached end of trace for Core: 0 Repeating trace: /Users/shixinsong/Desktop/UM/SURE/Assignment/ChampSim-pt/pt_traces/ls.gz
*** Reached end of trace for Core: 0 Repeating trace: /Users/shixinsong/Desktop/UM/SURE/Assignment/ChampSim-pt/pt_traces/ls.gz
*** Reached end of trace for Core: 0 Repeating trace: /Users/shixinsong/Desktop/UM/SURE/Assignment/ChampSim-pt/pt_traces/ls.gz
*** Reached end of trace for Core: 0 Repeating trace: /Users/shixinsong/Desktop/UM/SURE/Assignment/ChampSim-pt/pt_traces/ls.gz
*** Reached end of trace for Core: 0 Repeating trace: /Users/shixinsong/Desktop/UM/SURE/Assignment/ChampSim-pt/pt_traces/ls.gz
*** Reached end of trace for Core: 0 Repeating trace: /Users/shixinsong/Desktop/UM/SURE/Assignment/ChampSim-pt/pt_traces/ls.gz
*** Reached end of trace for Core: 0 Repeating trace: /Users/shixinsong/Desktop/UM/SURE/Assignment/ChampSim-pt/pt_traces/ls.gz
*** Reached end of trace for Core: 0 Repeating trace: /Users/shixinsong/Desktop/UM/SURE/Assignment/ChampSim-pt/pt_traces/ls.gz
*** Reached end of trace for Core: 0 Repeating trace: /Users/shixinsong/Desktop/UM/SURE/Assignment/ChampSim-pt/pt_traces/ls.gz
*** Reached end of trace for Core: 0 Repeating trace: /Users/shixinsong/Desktop/UM/SURE/Assignment/ChampSim-pt/pt_traces/ls.gz
*** Reached end of trace for Core: 0 Repeating trace: /Users/shixinsong/Desktop/UM/SURE/Assignment/ChampSim-pt/pt_traces/ls.gz
*** Reached end of trace for Core: 0 Repeating trace: /Users/shixinsong/Desktop/UM/SURE/Assignment/ChampSim-pt/pt_traces/ls.gz
*** Reached end of trace for Core: 0 Repeating trace: /Users/shixinsong/Desktop/UM/SURE/Assignment/ChampSim-pt/pt_traces/ls.gz
*** Reached end of trace for Core: 0 Repeating trace: /Users/shixinsong/Desktop/UM/SURE/Assignment/ChampSim-pt/pt_traces/ls.gz
*** Reached end of trace for Core: 0 Repeating trace: /Users/shixinsong/Desktop/UM/SURE/Assignment/ChampSim-pt/pt_traces/ls.gz
*** Reached end of trace for Core: 0 Repeating trace: /Users/shixinsong/Desktop/UM/SURE/Assignment/ChampSim-pt/pt_traces/ls.gz
*** Reached end of trace for Core: 0 Repeating trace: /Users/shixinsong/Desktop/UM/SURE/Assignment/ChampSim-pt/pt_traces/ls.gz
Heartbeat CPU 0 instructions: 10000000 cycles: 6403828 heartbeat IPC: 1.56157 cumulative IPC: 1.46769 (Simulation time: 0 hr 0 min 19 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /Users/shixinsong/Desktop/UM/SURE/Assignment/ChampSim-pt/pt_traces/ls.gz
*** Reached end of trace for Core: 0 Repeating trace: /Users/shixinsong/Desktop/UM/SURE/Assignment/ChampSim-pt/pt_traces/ls.gz
*** Reached end of trace for Core: 0 Repeating trace: /Users/shixinsong/Desktop/UM/SURE/Assignment/ChampSim-pt/pt_traces/ls.gz
Finished CPU 0 instructions: 10000000 cycles: 6821675 cumulative IPC: 1.46592 (Simulation time: 0 hr 0 min 21 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.46592 instructions: 10000000 cycles: 6821675
L1D TOTAL     ACCESS:          0  HIT:          0  MISS:          0
L1D LOAD      ACCESS:          0  HIT:          0  MISS:          0
L1D RFO       ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D AVERAGE MISS LATENCY: nan cycles
L1I TOTAL     ACCESS:    1689411  HIT:    1642387  MISS:      47024
L1I LOAD      ACCESS:    1689411  HIT:    1642387  MISS:      47024
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I AVERAGE MISS LATENCY: 14.0584 cycles
L2C TOTAL     ACCESS:      47024  HIT:      47024  MISS:          0
L2C LOAD      ACCESS:      47024  HIT:      47024  MISS:          0
L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C AVERAGE MISS LATENCY: nan cycles
LLC TOTAL     ACCESS:          0  HIT:          0  MISS:          0
LLC LOAD      ACCESS:          0  HIT:          0  MISS:          0
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: nan cycles
Major fault: 0 Minor fault: 126

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: -

CPU 0 Branch Prediction Accuracy: 93.0175% MPKI: 14.6257 Average ROB Occupancy at Mispredict: 4.94449

Branch types
NOT_BRANCH: 7905045 79.0504%
BRANCH_DIRECT_JUMP: 151316 1.51316%
BRANCH_INDIRECT: 42291 0.42291%
BRANCH_CONDITIONAL: 1738638 17.3864%
BRANCH_DIRECT_CALL: 76910 0.7691%
BRANCH_INDIRECT_CALL: 4333 0.04333%
BRANCH_RETURN: 81142 0.81142%
BRANCH_OTHER: 0 0%

