# Axon_Hill_Circuit_Neuromorphic_Circuit_Implementation

## Table of Contents
1. [Introduction](#introduction)
2. [Working](#working)
3. [Reference Circuit](#reference-circuit)
4. [Implementation](#implementation)
5. [Schematic Netlist](#schematic-netlist)
6. [Simulation result](#simulation-result)
7. [Challenge](#challenge)
8. [Limitations](#limitations)
9. [References](#references)
10. [Acknowledgements](#acknowledgements)
11. [Author](#author)

## Introduction



## Working




## Reference Circuit

<p align="center">
	<img width="600" src="Images/ref_ICG_sch.png" alt="refference ICG Schematic"> 
	<h5 align="center">Figure 2: Gate level schematic</h5>
</p>

<p align="center">
	<img width="1500" src="Images/ref_ICG_trans.png" alt="refference ICG Trans"> 
	<h5 align="center">Figure 3: Transistor level schematic</h5>
	</p>

## Implementation
- The MOSFET model chosen is TT model from 28nm PDK.

<p align="center">
	<img width="1500" src="Images/ICG.png" alt="Integrated Clock Gating schematic"> 
	<h5 align="center">Figure 4: Integrated Clock Gating schematic</h5>
	<img width="1500" src="Images/ICG_tb.png" alt="Integrated Clock Gating Testbench"> 
	<h5 align="center">Figure 5: Integrated Clock Gating Testbench</h5>
	<img width="1500" src="Images/AND.png" alt="And gate schematic"> 
	<h5 align="center">Figure 6: AND gate schematic</h5>
	<img width="1500" src="Images/Inverter.png" alt="Inverter schematic"> 
	<h5 align="center">Figure 7: Inverter schematic</h5>
	<img width="1500" src="Images/TG.png" alt="Transmission gate schematic"> 
	<h5 align="center">Figure 8: Transmission gate schematic</h5>
	</p>

## Schematic Netlist

The final netlist is as follows: 

```
*Custom Compiler Version S-2021.09
*Sat Feb 26 19:32:37 2022

*.SCALE METER
*.LDD
.GLOBAL gnd!
********************************************************************************
* Library          : axon_hillock_lib
* Cell             : axon_hillock_circuit
* View             : schematic
* View Search List : auCdl schematic
* View Stop List   : auCdl
********************************************************************************
.subckt axon_hillock_circuit GND I_IN VDD VOUT Vb
*.PININFO GND:B I_IN:I VDD:B VOUT:O Vb:I
MM4 I_IN VOUT net21 GND n105 w=0.2u l=0.03u nf=2 m=1
MM5 net21 Vb GND GND n105 w=0.2u l=0.03u nf=2 m=1
MM1 VOUT net16 GND GND n105 w=0.1u l=0.03u nf=1 m=1
MM0 net16 I_IN GND GND n105 w=0.1u l=0.03u nf=1 m=1
MM3 VOUT net16 VDD VDD p105 w=0.1u l=0.03u nf=1 m=1
MM2 net16 I_IN VDD VDD p105 w=0.1u l=0.03u nf=1 m=1
CC7 I_IN GND 'Cmem' $[CP]
CC6 I_IN VOUT 'Cfb' $[CP]
.ends axon_hillock_circuit

********************************************************************************
* Library          : axon_hillock_lib
* Cell             : sim_axon_hillock_circuit
* View             : schematic
* View Search List : auCdl schematic
* View Stop List   : auCdl
********************************************************************************
.subckt sim_axon_hillock_circuit
XI0 gnd! net7 net8 net12 net10 axon_hillock_circuit
RR7 net12 gnd! 10meg $[RP]
.ends sim_axon_hillock_circuit
```

- Netlist is generated by using Custom Compiler.


## Simulation result

- Custom Compiler Waveform

### Transient Analysis:
<p align="center">
	<img width="1100" src="Images/Waveform.png" alt="refference ICG Trans"> 
	<h5 align="center">Figure 9: Waveform</h5>
</p>.

## Challenge


## Limitations


## References


## Acknowledgements
- [Indian Institute Of Technology (IIT), Hyderabad](https://iith.ac.in/)
- [Synopsys](https://www.synopsys.com/)

## Author
Shabbar Vejlani


