
firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c68  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  08005df0  08005df0  00015df0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005e3c  08005e3c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08005e3c  08005e3c  00015e3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005e44  08005e44  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005e44  08005e44  00015e44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005e48  08005e48  00015e48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08005e4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          000001d0  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001dc  200001dc  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001177e  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002055  00000000  00000000  000317ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e58  00000000  00000000  00033810  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000dd0  00000000  00000000  00034668  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020fc6  00000000  00000000  00035438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012183  00000000  00000000  000563fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cb11b  00000000  00000000  00068581  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0013369c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003d9c  00000000  00000000  001336ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005dd8 	.word	0x08005dd8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08005dd8 	.word	0x08005dd8

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_d2f>:
 80001d8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80001dc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80001e0:	bf24      	itt	cs
 80001e2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80001e6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80001ea:	d90d      	bls.n	8000208 <__aeabi_d2f+0x30>
 80001ec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80001f0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80001f4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80001f8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80001fc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000200:	bf08      	it	eq
 8000202:	f020 0001 	biceq.w	r0, r0, #1
 8000206:	4770      	bx	lr
 8000208:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800020c:	d121      	bne.n	8000252 <__aeabi_d2f+0x7a>
 800020e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000212:	bfbc      	itt	lt
 8000214:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000218:	4770      	bxlt	lr
 800021a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800021e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000222:	f1c2 0218 	rsb	r2, r2, #24
 8000226:	f1c2 0c20 	rsb	ip, r2, #32
 800022a:	fa10 f30c 	lsls.w	r3, r0, ip
 800022e:	fa20 f002 	lsr.w	r0, r0, r2
 8000232:	bf18      	it	ne
 8000234:	f040 0001 	orrne.w	r0, r0, #1
 8000238:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800023c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000240:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000244:	ea40 000c 	orr.w	r0, r0, ip
 8000248:	fa23 f302 	lsr.w	r3, r3, r2
 800024c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000250:	e7cc      	b.n	80001ec <__aeabi_d2f+0x14>
 8000252:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000256:	d107      	bne.n	8000268 <__aeabi_d2f+0x90>
 8000258:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800025c:	bf1e      	ittt	ne
 800025e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000262:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000266:	4770      	bxne	lr
 8000268:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 800026c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000270:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000274:	4770      	bx	lr
 8000276:	bf00      	nop

08000278 <__aeabi_uldivmod>:
 8000278:	b953      	cbnz	r3, 8000290 <__aeabi_uldivmod+0x18>
 800027a:	b94a      	cbnz	r2, 8000290 <__aeabi_uldivmod+0x18>
 800027c:	2900      	cmp	r1, #0
 800027e:	bf08      	it	eq
 8000280:	2800      	cmpeq	r0, #0
 8000282:	bf1c      	itt	ne
 8000284:	f04f 31ff 	movne.w	r1, #4294967295
 8000288:	f04f 30ff 	movne.w	r0, #4294967295
 800028c:	f000 b974 	b.w	8000578 <__aeabi_idiv0>
 8000290:	f1ad 0c08 	sub.w	ip, sp, #8
 8000294:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000298:	f000 f806 	bl	80002a8 <__udivmoddi4>
 800029c:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002a4:	b004      	add	sp, #16
 80002a6:	4770      	bx	lr

080002a8 <__udivmoddi4>:
 80002a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002ac:	9d08      	ldr	r5, [sp, #32]
 80002ae:	4604      	mov	r4, r0
 80002b0:	468e      	mov	lr, r1
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d14d      	bne.n	8000352 <__udivmoddi4+0xaa>
 80002b6:	428a      	cmp	r2, r1
 80002b8:	4694      	mov	ip, r2
 80002ba:	d969      	bls.n	8000390 <__udivmoddi4+0xe8>
 80002bc:	fab2 f282 	clz	r2, r2
 80002c0:	b152      	cbz	r2, 80002d8 <__udivmoddi4+0x30>
 80002c2:	fa01 f302 	lsl.w	r3, r1, r2
 80002c6:	f1c2 0120 	rsb	r1, r2, #32
 80002ca:	fa20 f101 	lsr.w	r1, r0, r1
 80002ce:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d2:	ea41 0e03 	orr.w	lr, r1, r3
 80002d6:	4094      	lsls	r4, r2
 80002d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002dc:	0c21      	lsrs	r1, r4, #16
 80002de:	fbbe f6f8 	udiv	r6, lr, r8
 80002e2:	fa1f f78c 	uxth.w	r7, ip
 80002e6:	fb08 e316 	mls	r3, r8, r6, lr
 80002ea:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002ee:	fb06 f107 	mul.w	r1, r6, r7
 80002f2:	4299      	cmp	r1, r3
 80002f4:	d90a      	bls.n	800030c <__udivmoddi4+0x64>
 80002f6:	eb1c 0303 	adds.w	r3, ip, r3
 80002fa:	f106 30ff 	add.w	r0, r6, #4294967295
 80002fe:	f080 811f 	bcs.w	8000540 <__udivmoddi4+0x298>
 8000302:	4299      	cmp	r1, r3
 8000304:	f240 811c 	bls.w	8000540 <__udivmoddi4+0x298>
 8000308:	3e02      	subs	r6, #2
 800030a:	4463      	add	r3, ip
 800030c:	1a5b      	subs	r3, r3, r1
 800030e:	b2a4      	uxth	r4, r4
 8000310:	fbb3 f0f8 	udiv	r0, r3, r8
 8000314:	fb08 3310 	mls	r3, r8, r0, r3
 8000318:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800031c:	fb00 f707 	mul.w	r7, r0, r7
 8000320:	42a7      	cmp	r7, r4
 8000322:	d90a      	bls.n	800033a <__udivmoddi4+0x92>
 8000324:	eb1c 0404 	adds.w	r4, ip, r4
 8000328:	f100 33ff 	add.w	r3, r0, #4294967295
 800032c:	f080 810a 	bcs.w	8000544 <__udivmoddi4+0x29c>
 8000330:	42a7      	cmp	r7, r4
 8000332:	f240 8107 	bls.w	8000544 <__udivmoddi4+0x29c>
 8000336:	4464      	add	r4, ip
 8000338:	3802      	subs	r0, #2
 800033a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800033e:	1be4      	subs	r4, r4, r7
 8000340:	2600      	movs	r6, #0
 8000342:	b11d      	cbz	r5, 800034c <__udivmoddi4+0xa4>
 8000344:	40d4      	lsrs	r4, r2
 8000346:	2300      	movs	r3, #0
 8000348:	e9c5 4300 	strd	r4, r3, [r5]
 800034c:	4631      	mov	r1, r6
 800034e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000352:	428b      	cmp	r3, r1
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0xc2>
 8000356:	2d00      	cmp	r5, #0
 8000358:	f000 80ef 	beq.w	800053a <__udivmoddi4+0x292>
 800035c:	2600      	movs	r6, #0
 800035e:	e9c5 0100 	strd	r0, r1, [r5]
 8000362:	4630      	mov	r0, r6
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	fab3 f683 	clz	r6, r3
 800036e:	2e00      	cmp	r6, #0
 8000370:	d14a      	bne.n	8000408 <__udivmoddi4+0x160>
 8000372:	428b      	cmp	r3, r1
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xd4>
 8000376:	4282      	cmp	r2, r0
 8000378:	f200 80f9 	bhi.w	800056e <__udivmoddi4+0x2c6>
 800037c:	1a84      	subs	r4, r0, r2
 800037e:	eb61 0303 	sbc.w	r3, r1, r3
 8000382:	2001      	movs	r0, #1
 8000384:	469e      	mov	lr, r3
 8000386:	2d00      	cmp	r5, #0
 8000388:	d0e0      	beq.n	800034c <__udivmoddi4+0xa4>
 800038a:	e9c5 4e00 	strd	r4, lr, [r5]
 800038e:	e7dd      	b.n	800034c <__udivmoddi4+0xa4>
 8000390:	b902      	cbnz	r2, 8000394 <__udivmoddi4+0xec>
 8000392:	deff      	udf	#255	; 0xff
 8000394:	fab2 f282 	clz	r2, r2
 8000398:	2a00      	cmp	r2, #0
 800039a:	f040 8092 	bne.w	80004c2 <__udivmoddi4+0x21a>
 800039e:	eba1 010c 	sub.w	r1, r1, ip
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2601      	movs	r6, #1
 80003ac:	0c20      	lsrs	r0, r4, #16
 80003ae:	fbb1 f3f7 	udiv	r3, r1, r7
 80003b2:	fb07 1113 	mls	r1, r7, r3, r1
 80003b6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003ba:	fb0e f003 	mul.w	r0, lr, r3
 80003be:	4288      	cmp	r0, r1
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x12c>
 80003c2:	eb1c 0101 	adds.w	r1, ip, r1
 80003c6:	f103 38ff 	add.w	r8, r3, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x12a>
 80003cc:	4288      	cmp	r0, r1
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2c0>
 80003d2:	4643      	mov	r3, r8
 80003d4:	1a09      	subs	r1, r1, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb1 f0f7 	udiv	r0, r1, r7
 80003dc:	fb07 1110 	mls	r1, r7, r0, r1
 80003e0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x156>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 31ff 	add.w	r1, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x154>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2ca>
 80003fc:	4608      	mov	r0, r1
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000406:	e79c      	b.n	8000342 <__udivmoddi4+0x9a>
 8000408:	f1c6 0720 	rsb	r7, r6, #32
 800040c:	40b3      	lsls	r3, r6
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa20 f407 	lsr.w	r4, r0, r7
 800041a:	fa01 f306 	lsl.w	r3, r1, r6
 800041e:	431c      	orrs	r4, r3
 8000420:	40f9      	lsrs	r1, r7
 8000422:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000426:	fa00 f306 	lsl.w	r3, r0, r6
 800042a:	fbb1 f8f9 	udiv	r8, r1, r9
 800042e:	0c20      	lsrs	r0, r4, #16
 8000430:	fa1f fe8c 	uxth.w	lr, ip
 8000434:	fb09 1118 	mls	r1, r9, r8, r1
 8000438:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800043c:	fb08 f00e 	mul.w	r0, r8, lr
 8000440:	4288      	cmp	r0, r1
 8000442:	fa02 f206 	lsl.w	r2, r2, r6
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b8>
 8000448:	eb1c 0101 	adds.w	r1, ip, r1
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2bc>
 8000454:	4288      	cmp	r0, r1
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2bc>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4461      	add	r1, ip
 8000460:	1a09      	subs	r1, r1, r0
 8000462:	b2a4      	uxth	r4, r4
 8000464:	fbb1 f0f9 	udiv	r0, r1, r9
 8000468:	fb09 1110 	mls	r1, r9, r0, r1
 800046c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000470:	fb00 fe0e 	mul.w	lr, r0, lr
 8000474:	458e      	cmp	lr, r1
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1e2>
 8000478:	eb1c 0101 	adds.w	r1, ip, r1
 800047c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2b4>
 8000482:	458e      	cmp	lr, r1
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2b4>
 8000486:	3802      	subs	r0, #2
 8000488:	4461      	add	r1, ip
 800048a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800048e:	fba0 9402 	umull	r9, r4, r0, r2
 8000492:	eba1 010e 	sub.w	r1, r1, lr
 8000496:	42a1      	cmp	r1, r4
 8000498:	46c8      	mov	r8, r9
 800049a:	46a6      	mov	lr, r4
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x2a4>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x2a0>
 80004a0:	b15d      	cbz	r5, 80004ba <__udivmoddi4+0x212>
 80004a2:	ebb3 0208 	subs.w	r2, r3, r8
 80004a6:	eb61 010e 	sbc.w	r1, r1, lr
 80004aa:	fa01 f707 	lsl.w	r7, r1, r7
 80004ae:	fa22 f306 	lsr.w	r3, r2, r6
 80004b2:	40f1      	lsrs	r1, r6
 80004b4:	431f      	orrs	r7, r3
 80004b6:	e9c5 7100 	strd	r7, r1, [r5]
 80004ba:	2600      	movs	r6, #0
 80004bc:	4631      	mov	r1, r6
 80004be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c2:	f1c2 0320 	rsb	r3, r2, #32
 80004c6:	40d8      	lsrs	r0, r3
 80004c8:	fa0c fc02 	lsl.w	ip, ip, r2
 80004cc:	fa21 f303 	lsr.w	r3, r1, r3
 80004d0:	4091      	lsls	r1, r2
 80004d2:	4301      	orrs	r1, r0
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e0:	fb07 3610 	mls	r6, r7, r0, r3
 80004e4:	0c0b      	lsrs	r3, r1, #16
 80004e6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004ea:	fb00 f60e 	mul.w	r6, r0, lr
 80004ee:	429e      	cmp	r6, r3
 80004f0:	fa04 f402 	lsl.w	r4, r4, r2
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x260>
 80004f6:	eb1c 0303 	adds.w	r3, ip, r3
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b8>
 8000500:	429e      	cmp	r6, r3
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b8>
 8000504:	3802      	subs	r0, #2
 8000506:	4463      	add	r3, ip
 8000508:	1b9b      	subs	r3, r3, r6
 800050a:	b289      	uxth	r1, r1
 800050c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000510:	fb07 3316 	mls	r3, r7, r6, r3
 8000514:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000518:	fb06 f30e 	mul.w	r3, r6, lr
 800051c:	428b      	cmp	r3, r1
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x28a>
 8000520:	eb1c 0101 	adds.w	r1, ip, r1
 8000524:	f106 38ff 	add.w	r8, r6, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2b0>
 800052a:	428b      	cmp	r3, r1
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2b0>
 800052e:	3e02      	subs	r6, #2
 8000530:	4461      	add	r1, ip
 8000532:	1ac9      	subs	r1, r1, r3
 8000534:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0x104>
 800053a:	462e      	mov	r6, r5
 800053c:	4628      	mov	r0, r5
 800053e:	e705      	b.n	800034c <__udivmoddi4+0xa4>
 8000540:	4606      	mov	r6, r0
 8000542:	e6e3      	b.n	800030c <__udivmoddi4+0x64>
 8000544:	4618      	mov	r0, r3
 8000546:	e6f8      	b.n	800033a <__udivmoddi4+0x92>
 8000548:	454b      	cmp	r3, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f8>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000554:	3801      	subs	r0, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f8>
 8000558:	4646      	mov	r6, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x28a>
 800055c:	4620      	mov	r0, r4
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1e2>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x260>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b8>
 8000568:	3b02      	subs	r3, #2
 800056a:	4461      	add	r1, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x12c>
 800056e:	4630      	mov	r0, r6
 8000570:	e709      	b.n	8000386 <__udivmoddi4+0xde>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x156>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <npf_max>:

#ifdef _MSC_VER
  #include <intrin.h>
#endif

static int npf_max(int x, int y) { return (x > y) ? x : y; }
 800057c:	b480      	push	{r7}
 800057e:	b083      	sub	sp, #12
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
 8000584:	6039      	str	r1, [r7, #0]
 8000586:	683a      	ldr	r2, [r7, #0]
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	4293      	cmp	r3, r2
 800058c:	bfb8      	it	lt
 800058e:	4613      	movlt	r3, r2
 8000590:	4618      	mov	r0, r3
 8000592:	370c      	adds	r7, #12
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr

0800059c <npf_parse_format_spec>:

int npf_parse_format_spec(char const *format, npf_format_spec_t *out_spec) {
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
 80005a4:	6039      	str	r1, [r7, #0]
  char const *cur = format;
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	60fb      	str	r3, [r7, #12]

#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
  out_spec->left_justified = 0;
 80005aa:	683b      	ldr	r3, [r7, #0]
 80005ac:	2200      	movs	r2, #0
 80005ae:	721a      	strb	r2, [r3, #8]
  out_spec->leading_zero_pad = 0;
 80005b0:	683b      	ldr	r3, [r7, #0]
 80005b2:	2200      	movs	r2, #0
 80005b4:	725a      	strb	r2, [r3, #9]
#endif
  out_spec->case_adjust = 'a'-'A'; // lowercase
 80005b6:	683b      	ldr	r3, [r7, #0]
 80005b8:	2220      	movs	r2, #32
 80005ba:	749a      	strb	r2, [r3, #18]
  out_spec->prepend = 0;
 80005bc:	683b      	ldr	r3, [r7, #0]
 80005be:	2200      	movs	r2, #0
 80005c0:	701a      	strb	r2, [r3, #0]
  out_spec->alt_form = 0;
 80005c2:	683b      	ldr	r3, [r7, #0]
 80005c4:	2200      	movs	r2, #0
 80005c6:	705a      	strb	r2, [r3, #1]

  while (*++cur) { // cur points at the leading '%' character
 80005c8:	e04c      	b.n	8000664 <npf_parse_format_spec+0xc8>
    switch (*cur) { // Optional flags
 80005ca:	68fb      	ldr	r3, [r7, #12]
 80005cc:	781b      	ldrb	r3, [r3, #0]
 80005ce:	3b20      	subs	r3, #32
 80005d0:	2b10      	cmp	r3, #16
 80005d2:	d84f      	bhi.n	8000674 <npf_parse_format_spec+0xd8>
 80005d4:	a201      	add	r2, pc, #4	; (adr r2, 80005dc <npf_parse_format_spec+0x40>)
 80005d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005da:	bf00      	nop
 80005dc:	0800064d 	.word	0x0800064d
 80005e0:	08000675 	.word	0x08000675
 80005e4:	08000675 	.word	0x08000675
 80005e8:	0800065d 	.word	0x0800065d
 80005ec:	08000675 	.word	0x08000675
 80005f0:	08000675 	.word	0x08000675
 80005f4:	08000675 	.word	0x08000675
 80005f8:	08000675 	.word	0x08000675
 80005fc:	08000675 	.word	0x08000675
 8000600:	08000675 	.word	0x08000675
 8000604:	08000675 	.word	0x08000675
 8000608:	08000645 	.word	0x08000645
 800060c:	08000675 	.word	0x08000675
 8000610:	08000621 	.word	0x08000621
 8000614:	08000675 	.word	0x08000675
 8000618:	08000675 	.word	0x08000675
 800061c:	0800062f 	.word	0x0800062f
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
      case '-': out_spec->left_justified = '-'; out_spec->leading_zero_pad = 0; continue;
 8000620:	683b      	ldr	r3, [r7, #0]
 8000622:	222d      	movs	r2, #45	; 0x2d
 8000624:	721a      	strb	r2, [r3, #8]
 8000626:	683b      	ldr	r3, [r7, #0]
 8000628:	2200      	movs	r2, #0
 800062a:	725a      	strb	r2, [r3, #9]
 800062c:	e01a      	b.n	8000664 <npf_parse_format_spec+0xc8>
      case '0': out_spec->leading_zero_pad = !out_spec->left_justified; continue;
 800062e:	683b      	ldr	r3, [r7, #0]
 8000630:	7a1b      	ldrb	r3, [r3, #8]
 8000632:	2b00      	cmp	r3, #0
 8000634:	bf0c      	ite	eq
 8000636:	2301      	moveq	r3, #1
 8000638:	2300      	movne	r3, #0
 800063a:	b2db      	uxtb	r3, r3
 800063c:	461a      	mov	r2, r3
 800063e:	683b      	ldr	r3, [r7, #0]
 8000640:	725a      	strb	r2, [r3, #9]
 8000642:	e00f      	b.n	8000664 <npf_parse_format_spec+0xc8>
#endif
      case '+': out_spec->prepend = '+'; continue;
 8000644:	683b      	ldr	r3, [r7, #0]
 8000646:	222b      	movs	r2, #43	; 0x2b
 8000648:	701a      	strb	r2, [r3, #0]
 800064a:	e00b      	b.n	8000664 <npf_parse_format_spec+0xc8>
      case ' ': if (out_spec->prepend == 0) { out_spec->prepend = ' '; } continue;
 800064c:	683b      	ldr	r3, [r7, #0]
 800064e:	781b      	ldrb	r3, [r3, #0]
 8000650:	2b00      	cmp	r3, #0
 8000652:	d107      	bne.n	8000664 <npf_parse_format_spec+0xc8>
 8000654:	683b      	ldr	r3, [r7, #0]
 8000656:	2220      	movs	r2, #32
 8000658:	701a      	strb	r2, [r3, #0]
 800065a:	e003      	b.n	8000664 <npf_parse_format_spec+0xc8>
      case '#': out_spec->alt_form = '#'; continue;
 800065c:	683b      	ldr	r3, [r7, #0]
 800065e:	2223      	movs	r2, #35	; 0x23
 8000660:	705a      	strb	r2, [r3, #1]
 8000662:	bf00      	nop
  while (*++cur) { // cur points at the leading '%' character
 8000664:	68fb      	ldr	r3, [r7, #12]
 8000666:	3301      	adds	r3, #1
 8000668:	60fb      	str	r3, [r7, #12]
 800066a:	68fb      	ldr	r3, [r7, #12]
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	2b00      	cmp	r3, #0
 8000670:	d1ab      	bne.n	80005ca <npf_parse_format_spec+0x2e>
 8000672:	e000      	b.n	8000676 <npf_parse_format_spec+0xda>
      default: break;
    }
    break;
 8000674:	bf00      	nop
  }

#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
  out_spec->field_width_opt = NPF_FMT_SPEC_OPT_NONE;
 8000676:	683b      	ldr	r3, [r7, #0]
 8000678:	2200      	movs	r2, #0
 800067a:	709a      	strb	r2, [r3, #2]
  if (*cur == '*') {
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	781b      	ldrb	r3, [r3, #0]
 8000680:	2b2a      	cmp	r3, #42	; 0x2a
 8000682:	d106      	bne.n	8000692 <npf_parse_format_spec+0xf6>
    out_spec->field_width_opt = NPF_FMT_SPEC_OPT_STAR;
 8000684:	683b      	ldr	r3, [r7, #0]
 8000686:	2202      	movs	r2, #2
 8000688:	709a      	strb	r2, [r3, #2]
    ++cur;
 800068a:	68fb      	ldr	r3, [r7, #12]
 800068c:	3301      	adds	r3, #1
 800068e:	60fb      	str	r3, [r7, #12]
 8000690:	e01d      	b.n	80006ce <npf_parse_format_spec+0x132>
  } else {
    out_spec->field_width = 0;
 8000692:	683b      	ldr	r3, [r7, #0]
 8000694:	2200      	movs	r2, #0
 8000696:	605a      	str	r2, [r3, #4]
    while ((*cur >= '0') && (*cur <= '9')) {
 8000698:	e011      	b.n	80006be <npf_parse_format_spec+0x122>
      out_spec->field_width_opt = NPF_FMT_SPEC_OPT_LITERAL;
 800069a:	683b      	ldr	r3, [r7, #0]
 800069c:	2201      	movs	r2, #1
 800069e:	709a      	strb	r2, [r3, #2]
      out_spec->field_width = (out_spec->field_width * 10) + (*cur++ - '0');
 80006a0:	683b      	ldr	r3, [r7, #0]
 80006a2:	685a      	ldr	r2, [r3, #4]
 80006a4:	4613      	mov	r3, r2
 80006a6:	009b      	lsls	r3, r3, #2
 80006a8:	4413      	add	r3, r2
 80006aa:	005b      	lsls	r3, r3, #1
 80006ac:	4619      	mov	r1, r3
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	1c5a      	adds	r2, r3, #1
 80006b2:	60fa      	str	r2, [r7, #12]
 80006b4:	781b      	ldrb	r3, [r3, #0]
 80006b6:	3b30      	subs	r3, #48	; 0x30
 80006b8:	18ca      	adds	r2, r1, r3
 80006ba:	683b      	ldr	r3, [r7, #0]
 80006bc:	605a      	str	r2, [r3, #4]
    while ((*cur >= '0') && (*cur <= '9')) {
 80006be:	68fb      	ldr	r3, [r7, #12]
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	2b2f      	cmp	r3, #47	; 0x2f
 80006c4:	d903      	bls.n	80006ce <npf_parse_format_spec+0x132>
 80006c6:	68fb      	ldr	r3, [r7, #12]
 80006c8:	781b      	ldrb	r3, [r3, #0]
 80006ca:	2b39      	cmp	r3, #57	; 0x39
 80006cc:	d9e5      	bls.n	800069a <npf_parse_format_spec+0xfe>
    }
  }
#endif

#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
  out_spec->prec = 0;
 80006ce:	683b      	ldr	r3, [r7, #0]
 80006d0:	2200      	movs	r2, #0
 80006d2:	60da      	str	r2, [r3, #12]
  out_spec->prec_opt = NPF_FMT_SPEC_OPT_NONE;
 80006d4:	683b      	ldr	r3, [r7, #0]
 80006d6:	2200      	movs	r2, #0
 80006d8:	729a      	strb	r2, [r3, #10]
  if (*cur == '.') {
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	2b2e      	cmp	r3, #46	; 0x2e
 80006e0:	d133      	bne.n	800074a <npf_parse_format_spec+0x1ae>
    ++cur;
 80006e2:	68fb      	ldr	r3, [r7, #12]
 80006e4:	3301      	adds	r3, #1
 80006e6:	60fb      	str	r3, [r7, #12]
    if (*cur == '*') {
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	781b      	ldrb	r3, [r3, #0]
 80006ec:	2b2a      	cmp	r3, #42	; 0x2a
 80006ee:	d106      	bne.n	80006fe <npf_parse_format_spec+0x162>
      out_spec->prec_opt = NPF_FMT_SPEC_OPT_STAR;
 80006f0:	683b      	ldr	r3, [r7, #0]
 80006f2:	2202      	movs	r2, #2
 80006f4:	729a      	strb	r2, [r3, #10]
      ++cur;
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	3301      	adds	r3, #1
 80006fa:	60fb      	str	r3, [r7, #12]
 80006fc:	e025      	b.n	800074a <npf_parse_format_spec+0x1ae>
    } else {
      if (*cur == '-') {
 80006fe:	68fb      	ldr	r3, [r7, #12]
 8000700:	781b      	ldrb	r3, [r3, #0]
 8000702:	2b2d      	cmp	r3, #45	; 0x2d
 8000704:	d106      	bne.n	8000714 <npf_parse_format_spec+0x178>
        ++cur;
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	3301      	adds	r3, #1
 800070a:	60fb      	str	r3, [r7, #12]
        out_spec->prec_opt = NPF_FMT_SPEC_OPT_NONE;
 800070c:	683b      	ldr	r3, [r7, #0]
 800070e:	2200      	movs	r2, #0
 8000710:	729a      	strb	r2, [r3, #10]
 8000712:	e012      	b.n	800073a <npf_parse_format_spec+0x19e>
      } else {
        out_spec->prec_opt = NPF_FMT_SPEC_OPT_LITERAL;
 8000714:	683b      	ldr	r3, [r7, #0]
 8000716:	2201      	movs	r2, #1
 8000718:	729a      	strb	r2, [r3, #10]
      }
      while ((*cur >= '0') && (*cur <= '9')) {
 800071a:	e00e      	b.n	800073a <npf_parse_format_spec+0x19e>
        out_spec->prec = (out_spec->prec * 10) + (*cur++ - '0');
 800071c:	683b      	ldr	r3, [r7, #0]
 800071e:	68da      	ldr	r2, [r3, #12]
 8000720:	4613      	mov	r3, r2
 8000722:	009b      	lsls	r3, r3, #2
 8000724:	4413      	add	r3, r2
 8000726:	005b      	lsls	r3, r3, #1
 8000728:	4619      	mov	r1, r3
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	1c5a      	adds	r2, r3, #1
 800072e:	60fa      	str	r2, [r7, #12]
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	3b30      	subs	r3, #48	; 0x30
 8000734:	18ca      	adds	r2, r1, r3
 8000736:	683b      	ldr	r3, [r7, #0]
 8000738:	60da      	str	r2, [r3, #12]
      while ((*cur >= '0') && (*cur <= '9')) {
 800073a:	68fb      	ldr	r3, [r7, #12]
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	2b2f      	cmp	r3, #47	; 0x2f
 8000740:	d903      	bls.n	800074a <npf_parse_format_spec+0x1ae>
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	781b      	ldrb	r3, [r3, #0]
 8000746:	2b39      	cmp	r3, #57	; 0x39
 8000748:	d9e8      	bls.n	800071c <npf_parse_format_spec+0x180>
      }
    }
  }
#endif

  int tmp_conv = -1;
 800074a:	f04f 33ff 	mov.w	r3, #4294967295
 800074e:	60bb      	str	r3, [r7, #8]
  out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_NONE;
 8000750:	683b      	ldr	r3, [r7, #0]
 8000752:	2200      	movs	r2, #0
 8000754:	741a      	strb	r2, [r3, #16]
  switch (*cur++) { // Length modifier
 8000756:	68fb      	ldr	r3, [r7, #12]
 8000758:	1c5a      	adds	r2, r3, #1
 800075a:	60fa      	str	r2, [r7, #12]
 800075c:	781b      	ldrb	r3, [r3, #0]
 800075e:	2b6c      	cmp	r3, #108	; 0x6c
 8000760:	d013      	beq.n	800078a <npf_parse_format_spec+0x1ee>
 8000762:	2b6c      	cmp	r3, #108	; 0x6c
 8000764:	dc19      	bgt.n	800079a <npf_parse_format_spec+0x1fe>
 8000766:	2b4c      	cmp	r3, #76	; 0x4c
 8000768:	d013      	beq.n	8000792 <npf_parse_format_spec+0x1f6>
 800076a:	2b68      	cmp	r3, #104	; 0x68
 800076c:	d115      	bne.n	800079a <npf_parse_format_spec+0x1fe>
    case 'h':
      out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_SHORT;
 800076e:	683b      	ldr	r3, [r7, #0]
 8000770:	2201      	movs	r2, #1
 8000772:	741a      	strb	r2, [r3, #16]
      if (*cur == 'h') {
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	2b68      	cmp	r3, #104	; 0x68
 800077a:	d112      	bne.n	80007a2 <npf_parse_format_spec+0x206>
        out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_CHAR;
 800077c:	683b      	ldr	r3, [r7, #0]
 800077e:	2203      	movs	r2, #3
 8000780:	741a      	strb	r2, [r3, #16]
        ++cur;
 8000782:	68fb      	ldr	r3, [r7, #12]
 8000784:	3301      	adds	r3, #1
 8000786:	60fb      	str	r3, [r7, #12]
      }
      break;
 8000788:	e00b      	b.n	80007a2 <npf_parse_format_spec+0x206>
    case 'l':
      out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_LONG;
 800078a:	683b      	ldr	r3, [r7, #0]
 800078c:	2204      	movs	r2, #4
 800078e:	741a      	strb	r2, [r3, #16]
      if (*cur == 'l') {
        out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_LARGE_LONG_LONG;
        ++cur;
      }
#endif
      break;
 8000790:	e008      	b.n	80007a4 <npf_parse_format_spec+0x208>
#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
    case 'L': out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_LONG_DOUBLE; break;
 8000792:	683b      	ldr	r3, [r7, #0]
 8000794:	2202      	movs	r2, #2
 8000796:	741a      	strb	r2, [r3, #16]
 8000798:	e004      	b.n	80007a4 <npf_parse_format_spec+0x208>
#if NANOPRINTF_USE_LARGE_FORMAT_SPECIFIERS == 1
    case 'j': out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_LARGE_INTMAX; break;
    case 'z': out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_LARGE_SIZET; break;
    case 't': out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_LARGE_PTRDIFFT; break;
#endif
    default: --cur; break;
 800079a:	68fb      	ldr	r3, [r7, #12]
 800079c:	3b01      	subs	r3, #1
 800079e:	60fb      	str	r3, [r7, #12]
 80007a0:	e000      	b.n	80007a4 <npf_parse_format_spec+0x208>
      break;
 80007a2:	bf00      	nop
  }

  switch (*cur++) { // Conversion specifier
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	1c5a      	adds	r2, r3, #1
 80007a8:	60fa      	str	r2, [r7, #12]
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	3b25      	subs	r3, #37	; 0x25
 80007ae:	2b53      	cmp	r3, #83	; 0x53
 80007b0:	f200 8127 	bhi.w	8000a02 <npf_parse_format_spec+0x466>
 80007b4:	a201      	add	r2, pc, #4	; (adr r2, 80007bc <npf_parse_format_spec+0x220>)
 80007b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007ba:	bf00      	nop
 80007bc:	0800090d 	.word	0x0800090d
 80007c0:	08000a03 	.word	0x08000a03
 80007c4:	08000a03 	.word	0x08000a03
 80007c8:	08000a03 	.word	0x08000a03
 80007cc:	08000a03 	.word	0x08000a03
 80007d0:	08000a03 	.word	0x08000a03
 80007d4:	08000a03 	.word	0x08000a03
 80007d8:	08000a03 	.word	0x08000a03
 80007dc:	08000a03 	.word	0x08000a03
 80007e0:	08000a03 	.word	0x08000a03
 80007e4:	08000a03 	.word	0x08000a03
 80007e8:	08000a03 	.word	0x08000a03
 80007ec:	08000a03 	.word	0x08000a03
 80007f0:	08000a03 	.word	0x08000a03
 80007f4:	08000a03 	.word	0x08000a03
 80007f8:	08000a03 	.word	0x08000a03
 80007fc:	08000a03 	.word	0x08000a03
 8000800:	08000a03 	.word	0x08000a03
 8000804:	08000a03 	.word	0x08000a03
 8000808:	08000a03 	.word	0x08000a03
 800080c:	08000a03 	.word	0x08000a03
 8000810:	08000a03 	.word	0x08000a03
 8000814:	08000a03 	.word	0x08000a03
 8000818:	08000a03 	.word	0x08000a03
 800081c:	08000a03 	.word	0x08000a03
 8000820:	08000a03 	.word	0x08000a03
 8000824:	08000a03 	.word	0x08000a03
 8000828:	08000a03 	.word	0x08000a03
 800082c:	080009d9 	.word	0x080009d9
 8000830:	08000a03 	.word	0x08000a03
 8000834:	08000a03 	.word	0x08000a03
 8000838:	08000a03 	.word	0x08000a03
 800083c:	080009a1 	.word	0x080009a1
 8000840:	08000985 	.word	0x08000985
 8000844:	080009bd 	.word	0x080009bd
 8000848:	08000a03 	.word	0x08000a03
 800084c:	08000a03 	.word	0x08000a03
 8000850:	08000a03 	.word	0x08000a03
 8000854:	08000a03 	.word	0x08000a03
 8000858:	08000a03 	.word	0x08000a03
 800085c:	08000a03 	.word	0x08000a03
 8000860:	08000a03 	.word	0x08000a03
 8000864:	08000a03 	.word	0x08000a03
 8000868:	08000a03 	.word	0x08000a03
 800086c:	08000a03 	.word	0x08000a03
 8000870:	08000a03 	.word	0x08000a03
 8000874:	08000a03 	.word	0x08000a03
 8000878:	08000a03 	.word	0x08000a03
 800087c:	08000a03 	.word	0x08000a03
 8000880:	08000a03 	.word	0x08000a03
 8000884:	08000a03 	.word	0x08000a03
 8000888:	08000953 	.word	0x08000953
 800088c:	08000a03 	.word	0x08000a03
 8000890:	08000a03 	.word	0x08000a03
 8000894:	08000a03 	.word	0x08000a03
 8000898:	08000a03 	.word	0x08000a03
 800089c:	08000a03 	.word	0x08000a03
 80008a0:	08000a03 	.word	0x08000a03
 80008a4:	08000a03 	.word	0x08000a03
 80008a8:	08000a03 	.word	0x08000a03
 80008ac:	080009df 	.word	0x080009df
 80008b0:	08000a03 	.word	0x08000a03
 80008b4:	0800091b 	.word	0x0800091b
 80008b8:	08000937 	.word	0x08000937
 80008bc:	080009a7 	.word	0x080009a7
 80008c0:	0800098b 	.word	0x0800098b
 80008c4:	080009c3 	.word	0x080009c3
 80008c8:	08000a03 	.word	0x08000a03
 80008cc:	08000937 	.word	0x08000937
 80008d0:	08000a03 	.word	0x08000a03
 80008d4:	08000a03 	.word	0x08000a03
 80008d8:	08000a03 	.word	0x08000a03
 80008dc:	08000a03 	.word	0x08000a03
 80008e0:	08000a03 	.word	0x08000a03
 80008e4:	0800093b 	.word	0x0800093b
 80008e8:	080009f5 	.word	0x080009f5
 80008ec:	08000a03 	.word	0x08000a03
 80008f0:	08000a03 	.word	0x08000a03
 80008f4:	08000929 	.word	0x08000929
 80008f8:	08000a03 	.word	0x08000a03
 80008fc:	08000947 	.word	0x08000947
 8000900:	08000a03 	.word	0x08000a03
 8000904:	08000a03 	.word	0x08000a03
 8000908:	08000961 	.word	0x08000961
    case '%': out_spec->conv_spec = NPF_FMT_SPEC_CONV_PERCENT;
 800090c:	683b      	ldr	r3, [r7, #0]
 800090e:	2200      	movs	r2, #0
 8000910:	745a      	strb	r2, [r3, #17]
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
      out_spec->prec_opt = NPF_FMT_SPEC_OPT_NONE;
 8000912:	683b      	ldr	r3, [r7, #0]
 8000914:	2200      	movs	r2, #0
 8000916:	729a      	strb	r2, [r3, #10]
#endif
      break;
 8000918:	e07e      	b.n	8000a18 <npf_parse_format_spec+0x47c>

    case 'c': out_spec->conv_spec = NPF_FMT_SPEC_CONV_CHAR;
 800091a:	683b      	ldr	r3, [r7, #0]
 800091c:	2201      	movs	r2, #1
 800091e:	745a      	strb	r2, [r3, #17]
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
      out_spec->prec_opt = NPF_FMT_SPEC_OPT_NONE;
 8000920:	683b      	ldr	r3, [r7, #0]
 8000922:	2200      	movs	r2, #0
 8000924:	729a      	strb	r2, [r3, #10]
#endif
      break;
 8000926:	e077      	b.n	8000a18 <npf_parse_format_spec+0x47c>

    case 's': out_spec->conv_spec = NPF_FMT_SPEC_CONV_STRING;
 8000928:	683b      	ldr	r3, [r7, #0]
 800092a:	2202      	movs	r2, #2
 800092c:	745a      	strb	r2, [r3, #17]
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
      out_spec->leading_zero_pad = 0;
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	2200      	movs	r2, #0
 8000932:	725a      	strb	r2, [r3, #9]
#endif
      break;
 8000934:	e070      	b.n	8000a18 <npf_parse_format_spec+0x47c>

    case 'i':
    case 'd': tmp_conv = NPF_FMT_SPEC_CONV_SIGNED_INT;
 8000936:	2303      	movs	r3, #3
 8000938:	60bb      	str	r3, [r7, #8]
    case 'o': if (tmp_conv == -1) { tmp_conv = NPF_FMT_SPEC_CONV_OCTAL; }
 800093a:	68bb      	ldr	r3, [r7, #8]
 800093c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000940:	d101      	bne.n	8000946 <npf_parse_format_spec+0x3aa>
 8000942:	2304      	movs	r3, #4
 8000944:	60bb      	str	r3, [r7, #8]
    case 'u': if (tmp_conv == -1) { tmp_conv = NPF_FMT_SPEC_CONV_UNSIGNED_INT; }
 8000946:	68bb      	ldr	r3, [r7, #8]
 8000948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800094c:	d101      	bne.n	8000952 <npf_parse_format_spec+0x3b6>
 800094e:	2306      	movs	r3, #6
 8000950:	60bb      	str	r3, [r7, #8]
    case 'X': if (tmp_conv == -1) { out_spec->case_adjust = 0; }
 8000952:	68bb      	ldr	r3, [r7, #8]
 8000954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000958:	d102      	bne.n	8000960 <npf_parse_format_spec+0x3c4>
 800095a:	683b      	ldr	r3, [r7, #0]
 800095c:	2200      	movs	r2, #0
 800095e:	749a      	strb	r2, [r3, #18]
    case 'x': if (tmp_conv == -1) { tmp_conv = NPF_FMT_SPEC_CONV_HEX_INT; }
 8000960:	68bb      	ldr	r3, [r7, #8]
 8000962:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000966:	d101      	bne.n	800096c <npf_parse_format_spec+0x3d0>
 8000968:	2305      	movs	r3, #5
 800096a:	60bb      	str	r3, [r7, #8]
      out_spec->conv_spec = (npf_format_spec_conversion_t)tmp_conv;
 800096c:	68bb      	ldr	r3, [r7, #8]
 800096e:	b2da      	uxtb	r2, r3
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	745a      	strb	r2, [r3, #17]
#if (NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1) && \
    (NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1)
      if (out_spec->prec_opt != NPF_FMT_SPEC_OPT_NONE) { out_spec->leading_zero_pad = 0; }
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	7a9b      	ldrb	r3, [r3, #10]
 8000978:	2b00      	cmp	r3, #0
 800097a:	d044      	beq.n	8000a06 <npf_parse_format_spec+0x46a>
 800097c:	683b      	ldr	r3, [r7, #0]
 800097e:	2200      	movs	r2, #0
 8000980:	725a      	strb	r2, [r3, #9]
#endif
      break;
 8000982:	e040      	b.n	8000a06 <npf_parse_format_spec+0x46a>

#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
    case 'F': out_spec->case_adjust = 0;
 8000984:	683b      	ldr	r3, [r7, #0]
 8000986:	2200      	movs	r2, #0
 8000988:	749a      	strb	r2, [r3, #18]
    case 'f':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_FLOAT_DEC;
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	2208      	movs	r2, #8
 800098e:	745a      	strb	r2, [r3, #17]
      if (out_spec->prec_opt == NPF_FMT_SPEC_OPT_NONE) { out_spec->prec = 6; }
 8000990:	683b      	ldr	r3, [r7, #0]
 8000992:	7a9b      	ldrb	r3, [r3, #10]
 8000994:	2b00      	cmp	r3, #0
 8000996:	d138      	bne.n	8000a0a <npf_parse_format_spec+0x46e>
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	2206      	movs	r2, #6
 800099c:	60da      	str	r2, [r3, #12]
      break;
 800099e:	e034      	b.n	8000a0a <npf_parse_format_spec+0x46e>

    case 'E': out_spec->case_adjust = 0;
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	2200      	movs	r2, #0
 80009a4:	749a      	strb	r2, [r3, #18]
    case 'e':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_FLOAT_SCI;
 80009a6:	683b      	ldr	r3, [r7, #0]
 80009a8:	2209      	movs	r2, #9
 80009aa:	745a      	strb	r2, [r3, #17]
      if (out_spec->prec_opt == NPF_FMT_SPEC_OPT_NONE) { out_spec->prec = 6; }
 80009ac:	683b      	ldr	r3, [r7, #0]
 80009ae:	7a9b      	ldrb	r3, [r3, #10]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d12c      	bne.n	8000a0e <npf_parse_format_spec+0x472>
 80009b4:	683b      	ldr	r3, [r7, #0]
 80009b6:	2206      	movs	r2, #6
 80009b8:	60da      	str	r2, [r3, #12]
      break;
 80009ba:	e028      	b.n	8000a0e <npf_parse_format_spec+0x472>

    case 'G': out_spec->case_adjust = 0;
 80009bc:	683b      	ldr	r3, [r7, #0]
 80009be:	2200      	movs	r2, #0
 80009c0:	749a      	strb	r2, [r3, #18]
    case 'g':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_FLOAT_SHORTEST;
 80009c2:	683b      	ldr	r3, [r7, #0]
 80009c4:	220a      	movs	r2, #10
 80009c6:	745a      	strb	r2, [r3, #17]
      if (out_spec->prec_opt == NPF_FMT_SPEC_OPT_NONE) { out_spec->prec = 6; }
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	7a9b      	ldrb	r3, [r3, #10]
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d120      	bne.n	8000a12 <npf_parse_format_spec+0x476>
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	2206      	movs	r2, #6
 80009d4:	60da      	str	r2, [r3, #12]
      break;
 80009d6:	e01c      	b.n	8000a12 <npf_parse_format_spec+0x476>

    case 'A': out_spec->case_adjust = 0;
 80009d8:	683b      	ldr	r3, [r7, #0]
 80009da:	2200      	movs	r2, #0
 80009dc:	749a      	strb	r2, [r3, #18]
    case 'a':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_FLOAT_HEX;
 80009de:	683b      	ldr	r3, [r7, #0]
 80009e0:	220b      	movs	r2, #11
 80009e2:	745a      	strb	r2, [r3, #17]
      if (out_spec->prec_opt == NPF_FMT_SPEC_OPT_NONE) { out_spec->prec = 6; }
 80009e4:	683b      	ldr	r3, [r7, #0]
 80009e6:	7a9b      	ldrb	r3, [r3, #10]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d114      	bne.n	8000a16 <npf_parse_format_spec+0x47a>
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	2206      	movs	r2, #6
 80009f0:	60da      	str	r2, [r3, #12]
      break;
 80009f2:	e010      	b.n	8000a16 <npf_parse_format_spec+0x47a>
#endif
      break;
#endif

    case 'p':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_POINTER;
 80009f4:	683b      	ldr	r3, [r7, #0]
 80009f6:	2207      	movs	r2, #7
 80009f8:	745a      	strb	r2, [r3, #17]
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
      out_spec->prec_opt = NPF_FMT_SPEC_OPT_NONE;
 80009fa:	683b      	ldr	r3, [r7, #0]
 80009fc:	2200      	movs	r2, #0
 80009fe:	729a      	strb	r2, [r3, #10]
#endif
      break;
 8000a00:	e00a      	b.n	8000a18 <npf_parse_format_spec+0x47c>
    case 'b':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_BINARY;
      break;
#endif

    default: return 0;
 8000a02:	2300      	movs	r3, #0
 8000a04:	e00b      	b.n	8000a1e <npf_parse_format_spec+0x482>
      break;
 8000a06:	bf00      	nop
 8000a08:	e006      	b.n	8000a18 <npf_parse_format_spec+0x47c>
      break;
 8000a0a:	bf00      	nop
 8000a0c:	e004      	b.n	8000a18 <npf_parse_format_spec+0x47c>
      break;
 8000a0e:	bf00      	nop
 8000a10:	e002      	b.n	8000a18 <npf_parse_format_spec+0x47c>
      break;
 8000a12:	bf00      	nop
 8000a14:	e000      	b.n	8000a18 <npf_parse_format_spec+0x47c>
      break;
 8000a16:	bf00      	nop
  }

  return (int)(cur - format);
 8000a18:	68fa      	ldr	r2, [r7, #12]
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	1ad3      	subs	r3, r2, r3
}
 8000a1e:	4618      	mov	r0, r3
 8000a20:	3714      	adds	r7, #20
 8000a22:	46bd      	mov	sp, r7
 8000a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop

08000a2c <npf_itoa_rev>:

int npf_itoa_rev(char *buf, npf_int_t i) {
 8000a2c:	b480      	push	{r7}
 8000a2e:	b085      	sub	sp, #20
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
 8000a34:	6039      	str	r1, [r7, #0]
  int n = 0;
 8000a36:	2300      	movs	r3, #0
 8000a38:	60fb      	str	r3, [r7, #12]
  int const sign = (i >= 0) ? 1 : -1;
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	db01      	blt.n	8000a44 <npf_itoa_rev+0x18>
 8000a40:	2301      	movs	r3, #1
 8000a42:	e001      	b.n	8000a48 <npf_itoa_rev+0x1c>
 8000a44:	f04f 33ff 	mov.w	r3, #4294967295
 8000a48:	60bb      	str	r3, [r7, #8]
  do { *buf++ = (char)('0' + (sign * (i % 10))); i /= 10; ++n; } while (i);
 8000a4a:	68bb      	ldr	r3, [r7, #8]
 8000a4c:	b2d8      	uxtb	r0, r3
 8000a4e:	683a      	ldr	r2, [r7, #0]
 8000a50:	4b14      	ldr	r3, [pc, #80]	; (8000aa4 <npf_itoa_rev+0x78>)
 8000a52:	fb83 1302 	smull	r1, r3, r3, r2
 8000a56:	1099      	asrs	r1, r3, #2
 8000a58:	17d3      	asrs	r3, r2, #31
 8000a5a:	1ac9      	subs	r1, r1, r3
 8000a5c:	460b      	mov	r3, r1
 8000a5e:	009b      	lsls	r3, r3, #2
 8000a60:	440b      	add	r3, r1
 8000a62:	005b      	lsls	r3, r3, #1
 8000a64:	1ad1      	subs	r1, r2, r3
 8000a66:	b2cb      	uxtb	r3, r1
 8000a68:	fb10 f303 	smulbb	r3, r0, r3
 8000a6c:	b2da      	uxtb	r2, r3
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	1c59      	adds	r1, r3, #1
 8000a72:	6079      	str	r1, [r7, #4]
 8000a74:	3230      	adds	r2, #48	; 0x30
 8000a76:	b2d2      	uxtb	r2, r2
 8000a78:	701a      	strb	r2, [r3, #0]
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	4a09      	ldr	r2, [pc, #36]	; (8000aa4 <npf_itoa_rev+0x78>)
 8000a7e:	fb82 1203 	smull	r1, r2, r2, r3
 8000a82:	1092      	asrs	r2, r2, #2
 8000a84:	17db      	asrs	r3, r3, #31
 8000a86:	1ad3      	subs	r3, r2, r3
 8000a88:	603b      	str	r3, [r7, #0]
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	3301      	adds	r3, #1
 8000a8e:	60fb      	str	r3, [r7, #12]
 8000a90:	683b      	ldr	r3, [r7, #0]
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d1d9      	bne.n	8000a4a <npf_itoa_rev+0x1e>
  return n;
 8000a96:	68fb      	ldr	r3, [r7, #12]
}
 8000a98:	4618      	mov	r0, r3
 8000a9a:	3714      	adds	r7, #20
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa2:	4770      	bx	lr
 8000aa4:	66666667 	.word	0x66666667

08000aa8 <npf_utoa_rev>:

int npf_utoa_rev(char *buf, npf_uint_t i, unsigned base, unsigned case_adj) {
 8000aa8:	b480      	push	{r7}
 8000aaa:	b087      	sub	sp, #28
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	60f8      	str	r0, [r7, #12]
 8000ab0:	60b9      	str	r1, [r7, #8]
 8000ab2:	607a      	str	r2, [r7, #4]
 8000ab4:	603b      	str	r3, [r7, #0]
  int n = 0;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	617b      	str	r3, [r7, #20]
  do {
    unsigned const d = (unsigned)(i % base);
 8000aba:	68bb      	ldr	r3, [r7, #8]
 8000abc:	687a      	ldr	r2, [r7, #4]
 8000abe:	fbb3 f2f2 	udiv	r2, r3, r2
 8000ac2:	6879      	ldr	r1, [r7, #4]
 8000ac4:	fb01 f202 	mul.w	r2, r1, r2
 8000ac8:	1a9b      	subs	r3, r3, r2
 8000aca:	613b      	str	r3, [r7, #16]
    *buf++ = (char)((d < 10) ? ('0' + d) : ('A' + case_adj + (d - 10)));
 8000acc:	693b      	ldr	r3, [r7, #16]
 8000ace:	2b09      	cmp	r3, #9
 8000ad0:	d804      	bhi.n	8000adc <npf_utoa_rev+0x34>
 8000ad2:	693b      	ldr	r3, [r7, #16]
 8000ad4:	b2db      	uxtb	r3, r3
 8000ad6:	3330      	adds	r3, #48	; 0x30
 8000ad8:	b2da      	uxtb	r2, r3
 8000ada:	e007      	b.n	8000aec <npf_utoa_rev+0x44>
 8000adc:	683b      	ldr	r3, [r7, #0]
 8000ade:	b2da      	uxtb	r2, r3
 8000ae0:	693b      	ldr	r3, [r7, #16]
 8000ae2:	b2db      	uxtb	r3, r3
 8000ae4:	4413      	add	r3, r2
 8000ae6:	b2db      	uxtb	r3, r3
 8000ae8:	3337      	adds	r3, #55	; 0x37
 8000aea:	b2da      	uxtb	r2, r3
 8000aec:	68fb      	ldr	r3, [r7, #12]
 8000aee:	1c59      	adds	r1, r3, #1
 8000af0:	60f9      	str	r1, [r7, #12]
 8000af2:	701a      	strb	r2, [r3, #0]
    i /= base;
 8000af4:	68ba      	ldr	r2, [r7, #8]
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000afc:	60bb      	str	r3, [r7, #8]
    ++n;
 8000afe:	697b      	ldr	r3, [r7, #20]
 8000b00:	3301      	adds	r3, #1
 8000b02:	617b      	str	r3, [r7, #20]
  } while (i);
 8000b04:	68bb      	ldr	r3, [r7, #8]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d1d7      	bne.n	8000aba <npf_utoa_rev+0x12>
  return n;
 8000b0a:	697b      	ldr	r3, [r7, #20]
}
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	371c      	adds	r7, #28
 8000b10:	46bd      	mov	sp, r7
 8000b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b16:	4770      	bx	lr

08000b18 <npf_fsplit_abs>:
  NPF_FRACTION_BIN_DIGITS = 64,
  NPF_MAX_FRACTION_DEC_DIGITS = 8
};

int npf_fsplit_abs(float f, uint64_t *out_int_part, uint64_t *out_frac_part,
                   int *out_frac_base10_neg_exp) {
 8000b18:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8000b1c:	b0b5      	sub	sp, #212	; 0xd4
 8000b1e:	af00      	add	r7, sp, #0
 8000b20:	ed87 0a21 	vstr	s0, [r7, #132]	; 0x84
 8000b24:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
 8000b28:	67f9      	str	r1, [r7, #124]	; 0x7c
 8000b2a:	67ba      	str	r2, [r7, #120]	; 0x78
     http://0x80.pl/notesen/2015-12-29-float-to-string.html
     grisu2 (https://bit.ly/2JgMggX) and ryu (https://bit.ly/2RLXSg0)
     are fast + precise + round, but require large lookup tables. */

  uint32_t f_bits; { // union-cast is UB, let compiler optimize byte-copy loop.
    char const *src = (char const *)&f;
 8000b2c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8000b30:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    char *dst = (char *)&f_bits;
 8000b34:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000b38:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    for (unsigned i = 0; i < sizeof(f_bits); ++i) { dst[i] = src[i]; }
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8000b42:	e010      	b.n	8000b66 <npf_fsplit_abs+0x4e>
 8000b44:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8000b48:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8000b4c:	18d1      	adds	r1, r2, r3
 8000b4e:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8000b52:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8000b56:	441a      	add	r2, r3
 8000b58:	780b      	ldrb	r3, [r1, #0]
 8000b5a:	7013      	strb	r3, [r2, #0]
 8000b5c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8000b60:	3301      	adds	r3, #1
 8000b62:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8000b66:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8000b6a:	2b03      	cmp	r3, #3
 8000b6c:	d9ea      	bls.n	8000b44 <npf_fsplit_abs+0x2c>
  }

  int const exponent =
    ((int)((f_bits >> NPF_MANTISSA_BITS) & ((1u << NPF_EXPONENT_BITS) - 1u)) -
 8000b6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000b72:	0ddb      	lsrs	r3, r3, #23
 8000b74:	b2db      	uxtb	r3, r3
  int const exponent =
 8000b76:	3b96      	subs	r3, #150	; 0x96
 8000b78:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
      NPF_EXPONENT_BIAS) - NPF_MANTISSA_BITS;

  if (exponent >= (64 - NPF_MANTISSA_BITS)) { return 0; } // value is out of range
 8000b7c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8000b80:	2b28      	cmp	r3, #40	; 0x28
 8000b82:	dd01      	ble.n	8000b88 <npf_fsplit_abs+0x70>
 8000b84:	2300      	movs	r3, #0
 8000b86:	e17c      	b.n	8000e82 <npf_fsplit_abs+0x36a>

  uint32_t const implicit_one = 1u << NPF_MANTISSA_BITS;
 8000b88:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8000b8c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t const mantissa = f_bits & (implicit_one - 1);
 8000b90:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000b94:	1e5a      	subs	r2, r3, #1
 8000b96:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000b9a:	4013      	ands	r3, r2
 8000b9c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  uint32_t const mantissa_norm = mantissa | implicit_one;
 8000ba0:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8000ba4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000ba8:	4313      	orrs	r3, r2
 8000baa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

  if (exponent > 0) {
 8000bae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	dd19      	ble.n	8000bea <npf_fsplit_abs+0xd2>
    *out_int_part = (uint64_t)mantissa_norm << exponent;
 8000bb6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8000bba:	2200      	movs	r2, #0
 8000bbc:	469a      	mov	sl, r3
 8000bbe:	4693      	mov	fp, r2
 8000bc0:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 8000bc4:	f1a1 0320 	sub.w	r3, r1, #32
 8000bc8:	f1c1 0220 	rsb	r2, r1, #32
 8000bcc:	fa0b f501 	lsl.w	r5, fp, r1
 8000bd0:	fa0a f303 	lsl.w	r3, sl, r3
 8000bd4:	431d      	orrs	r5, r3
 8000bd6:	fa2a f202 	lsr.w	r2, sl, r2
 8000bda:	4315      	orrs	r5, r2
 8000bdc:	fa0a f401 	lsl.w	r4, sl, r1
 8000be0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000be4:	e9c3 4500 	strd	r4, r5, [r3]
 8000be8:	e02c      	b.n	8000c44 <npf_fsplit_abs+0x12c>
  } else if (exponent < 0) {
 8000bea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	da1d      	bge.n	8000c2e <npf_fsplit_abs+0x116>
    if (-exponent > NPF_MANTISSA_BITS) {
 8000bf2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8000bf6:	f113 0f17 	cmn.w	r3, #23
 8000bfa:	da08      	bge.n	8000c0e <npf_fsplit_abs+0xf6>
      *out_int_part = 0;
 8000bfc:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8000c00:	f04f 0200 	mov.w	r2, #0
 8000c04:	f04f 0300 	mov.w	r3, #0
 8000c08:	e9c1 2300 	strd	r2, r3, [r1]
 8000c0c:	e01a      	b.n	8000c44 <npf_fsplit_abs+0x12c>
    } else {
      *out_int_part = mantissa_norm >> -exponent;
 8000c0e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8000c12:	425a      	negs	r2, r3
 8000c14:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8000c18:	40d3      	lsrs	r3, r2
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	653b      	str	r3, [r7, #80]	; 0x50
 8000c1e:	657a      	str	r2, [r7, #84]	; 0x54
 8000c20:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000c24:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8000c28:	e9c3 1200 	strd	r1, r2, [r3]
 8000c2c:	e00a      	b.n	8000c44 <npf_fsplit_abs+0x12c>
    }
  } else {
    *out_int_part = mantissa_norm;
 8000c2e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8000c32:	2200      	movs	r2, #0
 8000c34:	64bb      	str	r3, [r7, #72]	; 0x48
 8000c36:	64fa      	str	r2, [r7, #76]	; 0x4c
 8000c38:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000c3c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8000c40:	e9c3 1200 	strd	r1, r2, [r3]
  }

  uint64_t frac; {
    int const shift = NPF_FRACTION_BIN_DIGITS + exponent - 4;
 8000c44:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8000c48:	333c      	adds	r3, #60	; 0x3c
 8000c4a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if ((shift >= (NPF_FRACTION_BIN_DIGITS - 4)) || (shift < 0)) {
 8000c4e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000c52:	2b3b      	cmp	r3, #59	; 0x3b
 8000c54:	dc03      	bgt.n	8000c5e <npf_fsplit_abs+0x146>
 8000c56:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	da06      	bge.n	8000c6c <npf_fsplit_abs+0x154>
      frac = 0;
 8000c5e:	f04f 0200 	mov.w	r2, #0
 8000c62:	f04f 0300 	mov.w	r3, #0
 8000c66:	e9c7 2330 	strd	r2, r3, [r7, #192]	; 0xc0
 8000c6a:	e022      	b.n	8000cb2 <npf_fsplit_abs+0x19a>
    } else {
      frac = ((uint64_t)mantissa_norm) << shift;
 8000c6c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8000c70:	2200      	movs	r2, #0
 8000c72:	643b      	str	r3, [r7, #64]	; 0x40
 8000c74:	647a      	str	r2, [r7, #68]	; 0x44
 8000c76:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8000c7a:	f1a1 0320 	sub.w	r3, r1, #32
 8000c7e:	f1c1 0220 	rsb	r2, r1, #32
 8000c82:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 8000c86:	4628      	mov	r0, r5
 8000c88:	4088      	lsls	r0, r1
 8000c8a:	6778      	str	r0, [r7, #116]	; 0x74
 8000c8c:	4620      	mov	r0, r4
 8000c8e:	fa00 f303 	lsl.w	r3, r0, r3
 8000c92:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8000c94:	4318      	orrs	r0, r3
 8000c96:	6778      	str	r0, [r7, #116]	; 0x74
 8000c98:	4623      	mov	r3, r4
 8000c9a:	fa23 f202 	lsr.w	r2, r3, r2
 8000c9e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	677b      	str	r3, [r7, #116]	; 0x74
 8000ca4:	4623      	mov	r3, r4
 8000ca6:	408b      	lsls	r3, r1
 8000ca8:	673b      	str	r3, [r7, #112]	; 0x70
 8000caa:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 8000cae:	e9c7 3430 	strd	r3, r4, [r7, #192]	; 0xc0
    }
    // multiply off the leading one's digit
    frac &= 0x0fffffffffffffffllu;
 8000cb2:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8000cb6:	63ba      	str	r2, [r7, #56]	; 0x38
 8000cb8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000cbc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000cbe:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8000cc2:	e9c7 3430 	strd	r3, r4, [r7, #192]	; 0xc0
    frac *= 10;
 8000cc6:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	; 0xc0
 8000cca:	4622      	mov	r2, r4
 8000ccc:	462b      	mov	r3, r5
 8000cce:	f04f 0000 	mov.w	r0, #0
 8000cd2:	f04f 0100 	mov.w	r1, #0
 8000cd6:	0099      	lsls	r1, r3, #2
 8000cd8:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8000cdc:	0090      	lsls	r0, r2, #2
 8000cde:	4602      	mov	r2, r0
 8000ce0:	460b      	mov	r3, r1
 8000ce2:	eb12 0804 	adds.w	r8, r2, r4
 8000ce6:	eb43 0905 	adc.w	r9, r3, r5
 8000cea:	eb18 0308 	adds.w	r3, r8, r8
 8000cee:	633b      	str	r3, [r7, #48]	; 0x30
 8000cf0:	eb49 0309 	adc.w	r3, r9, r9
 8000cf4:	637b      	str	r3, [r7, #52]	; 0x34
 8000cf6:	e9d7 890c 	ldrd	r8, r9, [r7, #48]	; 0x30
 8000cfa:	e9c7 8930 	strd	r8, r9, [r7, #192]	; 0xc0
  }

  { // Count the number of 0s at the beginning of the fractional part.
    int frac_base10_neg_exp = 0;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    while (frac && ((frac >> (NPF_FRACTION_BIN_DIGITS - 4))) == 0) {
 8000d04:	e02f      	b.n	8000d66 <npf_fsplit_abs+0x24e>
      ++frac_base10_neg_exp;
 8000d06:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8000d0a:	3301      	adds	r3, #1
 8000d0c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
      frac &= 0x0fffffffffffffffllu;
 8000d10:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8000d14:	62ba      	str	r2, [r7, #40]	; 0x28
 8000d16:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000d1a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000d1c:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8000d20:	e9c7 3430 	strd	r3, r4, [r7, #192]	; 0xc0
      frac *= 10;
 8000d24:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	; 0xc0
 8000d28:	4622      	mov	r2, r4
 8000d2a:	462b      	mov	r3, r5
 8000d2c:	f04f 0000 	mov.w	r0, #0
 8000d30:	f04f 0100 	mov.w	r1, #0
 8000d34:	0099      	lsls	r1, r3, #2
 8000d36:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8000d3a:	0090      	lsls	r0, r2, #2
 8000d3c:	4602      	mov	r2, r0
 8000d3e:	460b      	mov	r3, r1
 8000d40:	1911      	adds	r1, r2, r4
 8000d42:	66b9      	str	r1, [r7, #104]	; 0x68
 8000d44:	416b      	adcs	r3, r5
 8000d46:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000d48:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 8000d4c:	460b      	mov	r3, r1
 8000d4e:	18db      	adds	r3, r3, r3
 8000d50:	623b      	str	r3, [r7, #32]
 8000d52:	4613      	mov	r3, r2
 8000d54:	eb42 0303 	adc.w	r3, r2, r3
 8000d58:	627b      	str	r3, [r7, #36]	; 0x24
 8000d5a:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8000d5e:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
 8000d62:	e9c7 3430 	strd	r3, r4, [r7, #192]	; 0xc0
    while (frac && ((frac >> (NPF_FRACTION_BIN_DIGITS - 4))) == 0) {
 8000d66:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8000d6a:	4313      	orrs	r3, r2
 8000d6c:	d00a      	beq.n	8000d84 <npf_fsplit_abs+0x26c>
 8000d6e:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8000d72:	f04f 0000 	mov.w	r0, #0
 8000d76:	f04f 0100 	mov.w	r1, #0
 8000d7a:	0f18      	lsrs	r0, r3, #28
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	ea50 0301 	orrs.w	r3, r0, r1
 8000d82:	d0c0      	beq.n	8000d06 <npf_fsplit_abs+0x1ee>
    }
    *out_frac_base10_neg_exp = frac_base10_neg_exp;
 8000d84:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000d86:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000d8a:	601a      	str	r2, [r3, #0]
  }

  { // Convert the fractional part to base 10.
    uint64_t frac_part = 0;
 8000d8c:	f04f 0200 	mov.w	r2, #0
 8000d90:	f04f 0300 	mov.w	r3, #0
 8000d94:	e9c7 232c 	strd	r2, r3, [r7, #176]	; 0xb0
    for (int i = 0; frac && (i < NPF_MAX_FRACTION_DEC_DIGITS); ++i) {
 8000d98:	2300      	movs	r3, #0
 8000d9a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8000d9e:	e062      	b.n	8000e66 <npf_fsplit_abs+0x34e>
      frac_part *= 10;
 8000da0:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	; 0xb0
 8000da4:	4622      	mov	r2, r4
 8000da6:	462b      	mov	r3, r5
 8000da8:	f04f 0000 	mov.w	r0, #0
 8000dac:	f04f 0100 	mov.w	r1, #0
 8000db0:	0099      	lsls	r1, r3, #2
 8000db2:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8000db6:	0090      	lsls	r0, r2, #2
 8000db8:	4602      	mov	r2, r0
 8000dba:	460b      	mov	r3, r1
 8000dbc:	1911      	adds	r1, r2, r4
 8000dbe:	6639      	str	r1, [r7, #96]	; 0x60
 8000dc0:	416b      	adcs	r3, r5
 8000dc2:	667b      	str	r3, [r7, #100]	; 0x64
 8000dc4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8000dc8:	460b      	mov	r3, r1
 8000dca:	18db      	adds	r3, r3, r3
 8000dcc:	61bb      	str	r3, [r7, #24]
 8000dce:	4613      	mov	r3, r2
 8000dd0:	eb42 0303 	adc.w	r3, r2, r3
 8000dd4:	61fb      	str	r3, [r7, #28]
 8000dd6:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8000dda:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
 8000dde:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
      frac_part += (uint64_t)(frac >> (NPF_FRACTION_BIN_DIGITS - 4));
 8000de2:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8000de6:	f04f 0000 	mov.w	r0, #0
 8000dea:	f04f 0100 	mov.w	r1, #0
 8000dee:	0f18      	lsrs	r0, r3, #28
 8000df0:	2100      	movs	r1, #0
 8000df2:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 8000df6:	1814      	adds	r4, r2, r0
 8000df8:	613c      	str	r4, [r7, #16]
 8000dfa:	414b      	adcs	r3, r1
 8000dfc:	617b      	str	r3, [r7, #20]
 8000dfe:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8000e02:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
      frac &= 0x0fffffffffffffffllu;
 8000e06:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8000e0a:	60ba      	str	r2, [r7, #8]
 8000e0c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000e10:	60fb      	str	r3, [r7, #12]
 8000e12:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8000e16:	e9c7 3430 	strd	r3, r4, [r7, #192]	; 0xc0
      frac *= 10;
 8000e1a:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	; 0xc0
 8000e1e:	4622      	mov	r2, r4
 8000e20:	462b      	mov	r3, r5
 8000e22:	f04f 0000 	mov.w	r0, #0
 8000e26:	f04f 0100 	mov.w	r1, #0
 8000e2a:	0099      	lsls	r1, r3, #2
 8000e2c:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8000e30:	0090      	lsls	r0, r2, #2
 8000e32:	4602      	mov	r2, r0
 8000e34:	460b      	mov	r3, r1
 8000e36:	1911      	adds	r1, r2, r4
 8000e38:	65b9      	str	r1, [r7, #88]	; 0x58
 8000e3a:	416b      	adcs	r3, r5
 8000e3c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000e3e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 8000e42:	460b      	mov	r3, r1
 8000e44:	18db      	adds	r3, r3, r3
 8000e46:	603b      	str	r3, [r7, #0]
 8000e48:	4613      	mov	r3, r2
 8000e4a:	eb42 0303 	adc.w	r3, r2, r3
 8000e4e:	607b      	str	r3, [r7, #4]
 8000e50:	e9d7 3400 	ldrd	r3, r4, [r7]
 8000e54:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
 8000e58:	e9c7 3430 	strd	r3, r4, [r7, #192]	; 0xc0
    for (int i = 0; frac && (i < NPF_MAX_FRACTION_DEC_DIGITS); ++i) {
 8000e5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000e60:	3301      	adds	r3, #1
 8000e62:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8000e66:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	d003      	beq.n	8000e76 <npf_fsplit_abs+0x35e>
 8000e6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000e72:	2b07      	cmp	r3, #7
 8000e74:	dd94      	ble.n	8000da0 <npf_fsplit_abs+0x288>
    }
    *out_frac_part = frac_part;
 8000e76:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8000e78:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 8000e7c:	e9c1 2300 	strd	r2, r3, [r1]
  }
  return 1;
 8000e80:	2301      	movs	r3, #1
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	37d4      	adds	r7, #212	; 0xd4
 8000e86:	46bd      	mov	sp, r7
 8000e88:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8000e8c:	4770      	bx	lr
	...

08000e90 <npf_ftoa_rev>:

int npf_ftoa_rev(char *buf, float f, char case_adj, int *out_frac_chars) {
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b092      	sub	sp, #72	; 0x48
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	60f8      	str	r0, [r7, #12]
 8000e98:	ed87 0a02 	vstr	s0, [r7, #8]
 8000e9c:	460b      	mov	r3, r1
 8000e9e:	603a      	str	r2, [r7, #0]
 8000ea0:	71fb      	strb	r3, [r7, #7]
  uint32_t f_bits; { // union-cast is UB, let compiler optimize byte-copy loop.
    char const *src = (char const *)&f;
 8000ea2:	f107 0308 	add.w	r3, r7, #8
 8000ea6:	633b      	str	r3, [r7, #48]	; 0x30
    char *dst = (char *)&f_bits;
 8000ea8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000eac:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (unsigned i = 0; i < sizeof(f_bits); ++i) { dst[i] = src[i]; }
 8000eae:	2300      	movs	r3, #0
 8000eb0:	647b      	str	r3, [r7, #68]	; 0x44
 8000eb2:	e00a      	b.n	8000eca <npf_ftoa_rev+0x3a>
 8000eb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000eb6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000eb8:	441a      	add	r2, r3
 8000eba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8000ebc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000ebe:	440b      	add	r3, r1
 8000ec0:	7812      	ldrb	r2, [r2, #0]
 8000ec2:	701a      	strb	r2, [r3, #0]
 8000ec4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000ec6:	3301      	adds	r3, #1
 8000ec8:	647b      	str	r3, [r7, #68]	; 0x44
 8000eca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000ecc:	2b03      	cmp	r3, #3
 8000ece:	d9f1      	bls.n	8000eb4 <npf_ftoa_rev+0x24>
  }

  if ((uint8_t)(f_bits >> 23) == 0xFF) {
 8000ed0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ed2:	0ddb      	lsrs	r3, r3, #23
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	2bff      	cmp	r3, #255	; 0xff
 8000ed8:	d130      	bne.n	8000f3c <npf_ftoa_rev+0xac>
    if (f_bits & 0x7fffff) {
 8000eda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000edc:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d014      	beq.n	8000f0e <npf_ftoa_rev+0x7e>
      for (int i = 0; i < 3; ++i) { *buf++ = (char)("NAN"[i] + case_adj); }
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	643b      	str	r3, [r7, #64]	; 0x40
 8000ee8:	e00d      	b.n	8000f06 <npf_ftoa_rev+0x76>
 8000eea:	4a56      	ldr	r2, [pc, #344]	; (8001044 <npf_ftoa_rev+0x1b4>)
 8000eec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000eee:	4413      	add	r3, r2
 8000ef0:	7819      	ldrb	r1, [r3, #0]
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	1c5a      	adds	r2, r3, #1
 8000ef6:	60fa      	str	r2, [r7, #12]
 8000ef8:	79fa      	ldrb	r2, [r7, #7]
 8000efa:	440a      	add	r2, r1
 8000efc:	b2d2      	uxtb	r2, r2
 8000efe:	701a      	strb	r2, [r3, #0]
 8000f00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000f02:	3301      	adds	r3, #1
 8000f04:	643b      	str	r3, [r7, #64]	; 0x40
 8000f06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000f08:	2b02      	cmp	r3, #2
 8000f0a:	ddee      	ble.n	8000eea <npf_ftoa_rev+0x5a>
 8000f0c:	e013      	b.n	8000f36 <npf_ftoa_rev+0xa6>
    } else {
      for (int i = 0; i < 3; ++i) { *buf++ = (char)("FNI"[i] + case_adj); }
 8000f0e:	2300      	movs	r3, #0
 8000f10:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000f12:	e00d      	b.n	8000f30 <npf_ftoa_rev+0xa0>
 8000f14:	4a4c      	ldr	r2, [pc, #304]	; (8001048 <npf_ftoa_rev+0x1b8>)
 8000f16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000f18:	4413      	add	r3, r2
 8000f1a:	7819      	ldrb	r1, [r3, #0]
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	1c5a      	adds	r2, r3, #1
 8000f20:	60fa      	str	r2, [r7, #12]
 8000f22:	79fa      	ldrb	r2, [r7, #7]
 8000f24:	440a      	add	r2, r1
 8000f26:	b2d2      	uxtb	r2, r2
 8000f28:	701a      	strb	r2, [r3, #0]
 8000f2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000f30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000f32:	2b02      	cmp	r3, #2
 8000f34:	ddee      	ble.n	8000f14 <npf_ftoa_rev+0x84>
    }
    return -3;
 8000f36:	f06f 0302 	mvn.w	r3, #2
 8000f3a:	e07f      	b.n	800103c <npf_ftoa_rev+0x1ac>
  }

  uint64_t int_part, frac_part;
  int frac_base10_neg_exp;
  if (npf_fsplit_abs(f, &int_part, &frac_part, &frac_base10_neg_exp) == 0) {
 8000f3c:	edd7 7a02 	vldr	s15, [r7, #8]
 8000f40:	f107 0214 	add.w	r2, r7, #20
 8000f44:	f107 0118 	add.w	r1, r7, #24
 8000f48:	f107 0320 	add.w	r3, r7, #32
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	eeb0 0a67 	vmov.f32	s0, s15
 8000f52:	f7ff fde1 	bl	8000b18 <npf_fsplit_abs>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d116      	bne.n	8000f8a <npf_ftoa_rev+0xfa>
    for (int i = 0; i < 3; ++i) { *buf++ = (char)("ROO"[i] + case_adj); }
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	63bb      	str	r3, [r7, #56]	; 0x38
 8000f60:	e00d      	b.n	8000f7e <npf_ftoa_rev+0xee>
 8000f62:	4a3a      	ldr	r2, [pc, #232]	; (800104c <npf_ftoa_rev+0x1bc>)
 8000f64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000f66:	4413      	add	r3, r2
 8000f68:	7819      	ldrb	r1, [r3, #0]
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	1c5a      	adds	r2, r3, #1
 8000f6e:	60fa      	str	r2, [r7, #12]
 8000f70:	79fa      	ldrb	r2, [r7, #7]
 8000f72:	440a      	add	r2, r1
 8000f74:	b2d2      	uxtb	r2, r2
 8000f76:	701a      	strb	r2, [r3, #0]
 8000f78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000f7a:	3301      	adds	r3, #1
 8000f7c:	63bb      	str	r3, [r7, #56]	; 0x38
 8000f7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000f80:	2b02      	cmp	r3, #2
 8000f82:	ddee      	ble.n	8000f62 <npf_ftoa_rev+0xd2>
    return -3;
 8000f84:	f06f 0302 	mvn.w	r3, #2
 8000f88:	e058      	b.n	800103c <npf_ftoa_rev+0x1ac>
  }

  char *dst = buf;
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	637b      	str	r3, [r7, #52]	; 0x34

  while (frac_part) { // write the fractional digits
 8000f8e:	e01a      	b.n	8000fc6 <npf_ftoa_rev+0x136>
    *dst++ = (char)('0' + (frac_part % 10));
 8000f90:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000f94:	f04f 020a 	mov.w	r2, #10
 8000f98:	f04f 0300 	mov.w	r3, #0
 8000f9c:	f7ff f96c 	bl	8000278 <__aeabi_uldivmod>
 8000fa0:	b2d2      	uxtb	r2, r2
 8000fa2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000fa4:	1c59      	adds	r1, r3, #1
 8000fa6:	6379      	str	r1, [r7, #52]	; 0x34
 8000fa8:	3230      	adds	r2, #48	; 0x30
 8000faa:	b2d2      	uxtb	r2, r2
 8000fac:	701a      	strb	r2, [r3, #0]
    frac_part /= 10;
 8000fae:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000fb2:	f04f 020a 	mov.w	r2, #10
 8000fb6:	f04f 0300 	mov.w	r3, #0
 8000fba:	f7ff f95d 	bl	8000278 <__aeabi_uldivmod>
 8000fbe:	4602      	mov	r2, r0
 8000fc0:	460b      	mov	r3, r1
 8000fc2:	e9c7 2306 	strd	r2, r3, [r7, #24]
  while (frac_part) { // write the fractional digits
 8000fc6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000fca:	4313      	orrs	r3, r2
 8000fcc:	d1e0      	bne.n	8000f90 <npf_ftoa_rev+0x100>
  }

  // write the 0 digits between the . and the first fractional digit
  while (frac_base10_neg_exp-- > 0) { *dst++ = '0'; }
 8000fce:	e004      	b.n	8000fda <npf_ftoa_rev+0x14a>
 8000fd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000fd2:	1c5a      	adds	r2, r3, #1
 8000fd4:	637a      	str	r2, [r7, #52]	; 0x34
 8000fd6:	2230      	movs	r2, #48	; 0x30
 8000fd8:	701a      	strb	r2, [r3, #0]
 8000fda:	697b      	ldr	r3, [r7, #20]
 8000fdc:	1e5a      	subs	r2, r3, #1
 8000fde:	617a      	str	r2, [r7, #20]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	dcf5      	bgt.n	8000fd0 <npf_ftoa_rev+0x140>
  *out_frac_chars = (int)(dst - buf);
 8000fe4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	1ad2      	subs	r2, r2, r3
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	601a      	str	r2, [r3, #0]
  *dst++ = '.';
 8000fee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ff0:	1c5a      	adds	r2, r3, #1
 8000ff2:	637a      	str	r2, [r7, #52]	; 0x34
 8000ff4:	222e      	movs	r2, #46	; 0x2e
 8000ff6:	701a      	strb	r2, [r3, #0]

  // write the integer digits
  do { *dst++ = (char)('0' + (int_part % 10)); int_part /= 10; } while (int_part);
 8000ff8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8000ffc:	f04f 020a 	mov.w	r2, #10
 8001000:	f04f 0300 	mov.w	r3, #0
 8001004:	f7ff f938 	bl	8000278 <__aeabi_uldivmod>
 8001008:	b2d2      	uxtb	r2, r2
 800100a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800100c:	1c59      	adds	r1, r3, #1
 800100e:	6379      	str	r1, [r7, #52]	; 0x34
 8001010:	3230      	adds	r2, #48	; 0x30
 8001012:	b2d2      	uxtb	r2, r2
 8001014:	701a      	strb	r2, [r3, #0]
 8001016:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800101a:	f04f 020a 	mov.w	r2, #10
 800101e:	f04f 0300 	mov.w	r3, #0
 8001022:	f7ff f929 	bl	8000278 <__aeabi_uldivmod>
 8001026:	4602      	mov	r2, r0
 8001028:	460b      	mov	r3, r1
 800102a:	e9c7 2308 	strd	r2, r3, [r7, #32]
 800102e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001032:	4313      	orrs	r3, r2
 8001034:	d1e0      	bne.n	8000ff8 <npf_ftoa_rev+0x168>
  return (int)(dst - buf);
 8001036:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	1ad3      	subs	r3, r2, r3
}
 800103c:	4618      	mov	r0, r3
 800103e:	3748      	adds	r7, #72	; 0x48
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	08005df0 	.word	0x08005df0
 8001048:	08005df4 	.word	0x08005df4
 800104c:	08005df8 	.word	0x08005df8

08001050 <npf_bufputc>:
  #undef NPF_CLZ
#endif
}
#endif

void npf_bufputc(int c, void *ctx) {
 8001050:	b480      	push	{r7}
 8001052:	b085      	sub	sp, #20
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
 8001058:	6039      	str	r1, [r7, #0]
  npf_bufputc_ctx_t *bpc = (npf_bufputc_ctx_t *)ctx;
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	60fb      	str	r3, [r7, #12]
  if (bpc->cur < bpc->len) { bpc->dst[bpc->cur++] = (char)c; }
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	689a      	ldr	r2, [r3, #8]
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	429a      	cmp	r2, r3
 8001068:	d20a      	bcs.n	8001080 <npf_bufputc+0x30>
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	681a      	ldr	r2, [r3, #0]
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	689b      	ldr	r3, [r3, #8]
 8001072:	1c58      	adds	r0, r3, #1
 8001074:	68f9      	ldr	r1, [r7, #12]
 8001076:	6088      	str	r0, [r1, #8]
 8001078:	4413      	add	r3, r2
 800107a:	687a      	ldr	r2, [r7, #4]
 800107c:	b2d2      	uxtb	r2, r2
 800107e:	701a      	strb	r2, [r3, #0]
}
 8001080:	bf00      	nop
 8001082:	3714      	adds	r7, #20
 8001084:	46bd      	mov	sp, r7
 8001086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108a:	4770      	bx	lr

0800108c <npf_bufputc_nop>:

void npf_bufputc_nop(int c, void *ctx) { (void)c; (void)ctx; }
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	6039      	str	r1, [r7, #0]
 8001096:	bf00      	nop
 8001098:	370c      	adds	r7, #12
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr

080010a2 <npf_putc_cnt>:
  npf_putc pc;
  void *ctx;
  int n;
} npf_cnt_putc_ctx_t;

static void npf_putc_cnt(int c, void *ctx) {
 80010a2:	b580      	push	{r7, lr}
 80010a4:	b084      	sub	sp, #16
 80010a6:	af00      	add	r7, sp, #0
 80010a8:	6078      	str	r0, [r7, #4]
 80010aa:	6039      	str	r1, [r7, #0]
  npf_cnt_putc_ctx_t *pc_cnt = (npf_cnt_putc_ctx_t *)ctx;
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	60fb      	str	r3, [r7, #12]
  ++pc_cnt->n;
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	689b      	ldr	r3, [r3, #8]
 80010b4:	1c5a      	adds	r2, r3, #1
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	609a      	str	r2, [r3, #8]
  pc_cnt->pc(c, pc_cnt->ctx); // sibling-call optimization
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	68fa      	ldr	r2, [r7, #12]
 80010c0:	6852      	ldr	r2, [r2, #4]
 80010c2:	4611      	mov	r1, r2
 80010c4:	6878      	ldr	r0, [r7, #4]
 80010c6:	4798      	blx	r3
}
 80010c8:	bf00      	nop
 80010ca:	3710      	adds	r7, #16
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}

080010d0 <npf_vpprintf>:
  case NPF_FMT_SPEC_LEN_MOD_##MOD: val = (CAST_TO)va_arg(args, EXTRACT_AS); break

#define NPF_WRITEBACK(MOD, TYPE) \
  case NPF_FMT_SPEC_LEN_MOD_##MOD: *(va_arg(args, TYPE *)) = (TYPE)pc_cnt.n; break

int npf_vpprintf(npf_putc pc, void *pc_ctx, char const *format, va_list args) {
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b0a8      	sub	sp, #160	; 0xa0
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	60f8      	str	r0, [r7, #12]
 80010d8:	60b9      	str	r1, [r7, #8]
 80010da:	607a      	str	r2, [r7, #4]
 80010dc:	603b      	str	r3, [r7, #0]
  npf_format_spec_t fs;
  char const *cur = format;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  npf_cnt_putc_ctx_t pc_cnt;
  pc_cnt.pc = pc;
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	637b      	str	r3, [r7, #52]	; 0x34
  pc_cnt.ctx = pc_ctx;
 80010e8:	68bb      	ldr	r3, [r7, #8]
 80010ea:	63bb      	str	r3, [r7, #56]	; 0x38
  pc_cnt.n = 0;
 80010ec:	2300      	movs	r3, #0
 80010ee:	63fb      	str	r3, [r7, #60]	; 0x3c

  while (*cur) {
 80010f0:	e3a0      	b.n	8001834 <npf_vpprintf+0x764>
    int const fs_len = (*cur != '%') ? 0 : npf_parse_format_spec(cur, &fs);
 80010f2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	2b25      	cmp	r3, #37	; 0x25
 80010fa:	d108      	bne.n	800110e <npf_vpprintf+0x3e>
 80010fc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001100:	4619      	mov	r1, r3
 8001102:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8001106:	f7ff fa49 	bl	800059c <npf_parse_format_spec>
 800110a:	4603      	mov	r3, r0
 800110c:	e000      	b.n	8001110 <npf_vpprintf+0x40>
 800110e:	2300      	movs	r3, #0
 8001110:	663b      	str	r3, [r7, #96]	; 0x60
    if (!fs_len) { NPF_PUTC(*cur++); continue; }
 8001112:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001114:	2b00      	cmp	r3, #0
 8001116:	d10d      	bne.n	8001134 <npf_vpprintf+0x64>
 8001118:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800111c:	1c5a      	adds	r2, r3, #1
 800111e:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	461a      	mov	r2, r3
 8001126:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800112a:	4619      	mov	r1, r3
 800112c:	4610      	mov	r0, r2
 800112e:	f7ff ffb8 	bl	80010a2 <npf_putc_cnt>
 8001132:	e37f      	b.n	8001834 <npf_vpprintf+0x764>
    cur += fs_len;
 8001134:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001136:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800113a:	4413      	add	r3, r2
 800113c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

    // Extract star-args immediately
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
    if (fs.field_width_opt == NPF_FMT_SPEC_OPT_STAR) {
 8001140:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8001144:	2b02      	cmp	r3, #2
 8001146:	d110      	bne.n	800116a <npf_vpprintf+0x9a>
      fs.field_width_opt = NPF_FMT_SPEC_OPT_LITERAL;
 8001148:	2301      	movs	r3, #1
 800114a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      fs.field_width = va_arg(args, int);
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	1d1a      	adds	r2, r3, #4
 8001152:	603a      	str	r2, [r7, #0]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	647b      	str	r3, [r7, #68]	; 0x44
      if (fs.field_width < 0) {
 8001158:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800115a:	2b00      	cmp	r3, #0
 800115c:	da05      	bge.n	800116a <npf_vpprintf+0x9a>
        fs.field_width = -fs.field_width;
 800115e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001160:	425b      	negs	r3, r3
 8001162:	647b      	str	r3, [r7, #68]	; 0x44
        fs.left_justified = 1;
 8001164:	2301      	movs	r3, #1
 8001166:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
      }
    }
#endif
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
    if (fs.prec_opt == NPF_FMT_SPEC_OPT_STAR) {
 800116a:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 800116e:	2b02      	cmp	r3, #2
 8001170:	d10d      	bne.n	800118e <npf_vpprintf+0xbe>
      fs.prec_opt = NPF_FMT_SPEC_OPT_NONE;
 8001172:	2300      	movs	r3, #0
 8001174:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
      fs.prec = va_arg(args, int);
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	1d1a      	adds	r2, r3, #4
 800117c:	603a      	str	r2, [r7, #0]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	64fb      	str	r3, [r7, #76]	; 0x4c
      if (fs.prec >= 0) { fs.prec_opt = NPF_FMT_SPEC_OPT_LITERAL; }
 8001182:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001184:	2b00      	cmp	r3, #0
 8001186:	db02      	blt.n	800118e <npf_vpprintf+0xbe>
 8001188:	2301      	movs	r3, #1
 800118a:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
    }
#endif

    union { char cbuf_mem[32]; npf_uint_t binval; } u;
    char *cbuf = u.cbuf_mem, sign_c = 0;
 800118e:	f107 0310 	add.w	r3, r7, #16
 8001192:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001196:	2300      	movs	r3, #0
 8001198:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    int cbuf_len = 0, need_0x = 0;
 800119c:	2300      	movs	r3, #0
 800119e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80011a2:	2300      	movs	r3, #0
 80011a4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
    int field_pad = 0;
 80011a8:	2300      	movs	r3, #0
 80011aa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    char pad_c = 0;
 80011ae:	2300      	movs	r3, #0
 80011b0:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
#endif
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
    int prec_pad = 0;
 80011b4:	2300      	movs	r3, #0
 80011b6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
    int zero = 0;
 80011ba:	2300      	movs	r3, #0
 80011bc:	67fb      	str	r3, [r7, #124]	; 0x7c
#endif
#endif
#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
    int frac_chars = 0, inf_or_nan = 0;
 80011be:	2300      	movs	r3, #0
 80011c0:	633b      	str	r3, [r7, #48]	; 0x30
 80011c2:	2300      	movs	r3, #0
 80011c4:	67bb      	str	r3, [r7, #120]	; 0x78
#endif

    // Extract and convert the argument to string, point cbuf at the text.
    switch (fs.conv_spec) {
 80011c6:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 80011ca:	2b0b      	cmp	r3, #11
 80011cc:	f200 81c3 	bhi.w	8001556 <npf_vpprintf+0x486>
 80011d0:	a201      	add	r2, pc, #4	; (adr r2, 80011d8 <npf_vpprintf+0x108>)
 80011d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011d6:	bf00      	nop
 80011d8:	08001209 	.word	0x08001209
 80011dc:	08001219 	.word	0x08001219
 80011e0:	08001231 	.word	0x08001231
 80011e4:	08001273 	.word	0x08001273
 80011e8:	08001327 	.word	0x08001327
 80011ec:	08001327 	.word	0x08001327
 80011f0:	08001327 	.word	0x08001327
 80011f4:	08001463 	.word	0x08001463
 80011f8:	08001485 	.word	0x08001485
 80011fc:	08001485 	.word	0x08001485
 8001200:	08001485 	.word	0x08001485
 8001204:	08001485 	.word	0x08001485
      case NPF_FMT_SPEC_CONV_PERCENT:
        *cbuf = '%';
 8001208:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800120c:	2225      	movs	r2, #37	; 0x25
 800120e:	701a      	strb	r2, [r3, #0]
        cbuf_len = 1;
 8001210:	2301      	movs	r3, #1
 8001212:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
        break;
 8001216:	e1a3      	b.n	8001560 <npf_vpprintf+0x490>

      case NPF_FMT_SPEC_CONV_CHAR:
        *cbuf = (char)va_arg(args, int);
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	1d1a      	adds	r2, r3, #4
 800121c:	603a      	str	r2, [r7, #0]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	b2da      	uxtb	r2, r3
 8001222:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001226:	701a      	strb	r2, [r3, #0]
        cbuf_len = 1;
 8001228:	2301      	movs	r3, #1
 800122a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
        break;
 800122e:	e197      	b.n	8001560 <npf_vpprintf+0x490>

      case NPF_FMT_SPEC_CONV_STRING: {
        cbuf = va_arg(args, char *);
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	1d1a      	adds	r2, r3, #4
 8001234:	603a      	str	r2, [r7, #0]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
        for (char const *s = cbuf;
 800123c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001240:	677b      	str	r3, [r7, #116]	; 0x74
 8001242:	e007      	b.n	8001254 <npf_vpprintf+0x184>
             *s && ((fs.prec_opt == NPF_FMT_SPEC_OPT_NONE) || (cbuf_len < fs.prec));
             ++s, ++cbuf_len);
 8001244:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001246:	3301      	adds	r3, #1
 8001248:	677b      	str	r3, [r7, #116]	; 0x74
 800124a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800124e:	3301      	adds	r3, #1
 8001250:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
             *s && ((fs.prec_opt == NPF_FMT_SPEC_OPT_NONE) || (cbuf_len < fs.prec));
 8001254:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001256:	781b      	ldrb	r3, [r3, #0]
        for (char const *s = cbuf;
 8001258:	2b00      	cmp	r3, #0
 800125a:	f000 817e 	beq.w	800155a <npf_vpprintf+0x48a>
             *s && ((fs.prec_opt == NPF_FMT_SPEC_OPT_NONE) || (cbuf_len < fs.prec));
 800125e:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8001262:	2b00      	cmp	r3, #0
 8001264:	d0ee      	beq.n	8001244 <npf_vpprintf+0x174>
 8001266:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001268:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800126c:	429a      	cmp	r2, r3
 800126e:	dbe9      	blt.n	8001244 <npf_vpprintf+0x174>
#else
        for (char const *s = cbuf; *s; ++s, ++cbuf_len); // strlen
#endif
      } break;
 8001270:	e173      	b.n	800155a <npf_vpprintf+0x48a>

      case NPF_FMT_SPEC_CONV_SIGNED_INT: {
        npf_int_t val = 0;
 8001272:	2300      	movs	r3, #0
 8001274:	673b      	str	r3, [r7, #112]	; 0x70
        switch (fs.length_modifier) {
 8001276:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 800127a:	2b04      	cmp	r3, #4
 800127c:	d82c      	bhi.n	80012d8 <npf_vpprintf+0x208>
 800127e:	a201      	add	r2, pc, #4	; (adr r2, 8001284 <npf_vpprintf+0x1b4>)
 8001280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001284:	08001299 	.word	0x08001299
 8001288:	080012a5 	.word	0x080012a5
 800128c:	080012b3 	.word	0x080012b3
 8001290:	080012bf 	.word	0x080012bf
 8001294:	080012cd 	.word	0x080012cd
          NPF_EXTRACT(NONE, int, int);
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	1d1a      	adds	r2, r3, #4
 800129c:	603a      	str	r2, [r7, #0]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	673b      	str	r3, [r7, #112]	; 0x70
 80012a2:	e01a      	b.n	80012da <npf_vpprintf+0x20a>
          NPF_EXTRACT(SHORT, short, int);
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	1d1a      	adds	r2, r3, #4
 80012a8:	603a      	str	r2, [r7, #0]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	b21b      	sxth	r3, r3
 80012ae:	673b      	str	r3, [r7, #112]	; 0x70
 80012b0:	e013      	b.n	80012da <npf_vpprintf+0x20a>
          NPF_EXTRACT(LONG_DOUBLE, int, int);
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	1d1a      	adds	r2, r3, #4
 80012b6:	603a      	str	r2, [r7, #0]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	673b      	str	r3, [r7, #112]	; 0x70
 80012bc:	e00d      	b.n	80012da <npf_vpprintf+0x20a>
          NPF_EXTRACT(CHAR, char, int);
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	1d1a      	adds	r2, r3, #4
 80012c2:	603a      	str	r2, [r7, #0]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	b2db      	uxtb	r3, r3
 80012c8:	673b      	str	r3, [r7, #112]	; 0x70
 80012ca:	e006      	b.n	80012da <npf_vpprintf+0x20a>
          NPF_EXTRACT(LONG, long, long);
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	1d1a      	adds	r2, r3, #4
 80012d0:	603a      	str	r2, [r7, #0]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	673b      	str	r3, [r7, #112]	; 0x70
 80012d6:	e000      	b.n	80012da <npf_vpprintf+0x20a>
          NPF_EXTRACT(LARGE_LONG_LONG, long long, long long);
          NPF_EXTRACT(LARGE_INTMAX, intmax_t, intmax_t);
          NPF_EXTRACT(LARGE_SIZET, ssize_t, ssize_t);
          NPF_EXTRACT(LARGE_PTRDIFFT, ptrdiff_t, ptrdiff_t);
#endif
          default: break;
 80012d8:	bf00      	nop
        }

        sign_c = (val < 0) ? '-' : fs.prepend;
 80012da:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80012dc:	2b00      	cmp	r3, #0
 80012de:	db02      	blt.n	80012e6 <npf_vpprintf+0x216>
 80012e0:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80012e4:	e000      	b.n	80012e8 <npf_vpprintf+0x218>
 80012e6:	232d      	movs	r3, #45	; 0x2d
 80012e8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97

#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
        zero = !val;
 80012ec:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	bf0c      	ite	eq
 80012f2:	2301      	moveq	r3, #1
 80012f4:	2300      	movne	r3, #0
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	67fb      	str	r3, [r7, #124]	; 0x7c
#endif
        // special case, if prec and value are 0, skip
        if (!val && (fs.prec_opt == NPF_FMT_SPEC_OPT_LITERAL) && !fs.prec) {
 80012fa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d10a      	bne.n	8001316 <npf_vpprintf+0x246>
 8001300:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8001304:	2b01      	cmp	r3, #1
 8001306:	d106      	bne.n	8001316 <npf_vpprintf+0x246>
 8001308:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800130a:	2b00      	cmp	r3, #0
 800130c:	d103      	bne.n	8001316 <npf_vpprintf+0x246>
          cbuf_len = 0;
 800130e:	2300      	movs	r3, #0
 8001310:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
        } else
#endif
        { cbuf_len = npf_itoa_rev(cbuf, val); }
      } break;
 8001314:	e124      	b.n	8001560 <npf_vpprintf+0x490>
        { cbuf_len = npf_itoa_rev(cbuf, val); }
 8001316:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8001318:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800131c:	f7ff fb86 	bl	8000a2c <npf_itoa_rev>
 8001320:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
      } break;
 8001324:	e11c      	b.n	8001560 <npf_vpprintf+0x490>
      case NPF_FMT_SPEC_CONV_BINARY:
#endif
      case NPF_FMT_SPEC_CONV_OCTAL:
      case NPF_FMT_SPEC_CONV_HEX_INT:
      case NPF_FMT_SPEC_CONV_UNSIGNED_INT: {
        npf_uint_t val = 0;
 8001326:	2300      	movs	r3, #0
 8001328:	66fb      	str	r3, [r7, #108]	; 0x6c

        switch (fs.length_modifier) {
 800132a:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 800132e:	2b04      	cmp	r3, #4
 8001330:	d82c      	bhi.n	800138c <npf_vpprintf+0x2bc>
 8001332:	a201      	add	r2, pc, #4	; (adr r2, 8001338 <npf_vpprintf+0x268>)
 8001334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001338:	0800134d 	.word	0x0800134d
 800133c:	08001359 	.word	0x08001359
 8001340:	08001367 	.word	0x08001367
 8001344:	08001373 	.word	0x08001373
 8001348:	08001381 	.word	0x08001381
          NPF_EXTRACT(NONE, unsigned, unsigned);
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	1d1a      	adds	r2, r3, #4
 8001350:	603a      	str	r2, [r7, #0]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001356:	e01a      	b.n	800138e <npf_vpprintf+0x2be>
          NPF_EXTRACT(SHORT, unsigned short, unsigned);
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	1d1a      	adds	r2, r3, #4
 800135c:	603a      	str	r2, [r7, #0]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	b29b      	uxth	r3, r3
 8001362:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001364:	e013      	b.n	800138e <npf_vpprintf+0x2be>
          NPF_EXTRACT(LONG_DOUBLE, unsigned, unsigned);
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	1d1a      	adds	r2, r3, #4
 800136a:	603a      	str	r2, [r7, #0]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001370:	e00d      	b.n	800138e <npf_vpprintf+0x2be>
          NPF_EXTRACT(CHAR, unsigned char, unsigned);
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	1d1a      	adds	r2, r3, #4
 8001376:	603a      	str	r2, [r7, #0]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	b2db      	uxtb	r3, r3
 800137c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800137e:	e006      	b.n	800138e <npf_vpprintf+0x2be>
          NPF_EXTRACT(LONG, unsigned long, unsigned long);
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	1d1a      	adds	r2, r3, #4
 8001384:	603a      	str	r2, [r7, #0]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	66fb      	str	r3, [r7, #108]	; 0x6c
 800138a:	e000      	b.n	800138e <npf_vpprintf+0x2be>
          NPF_EXTRACT(LARGE_LONG_LONG, unsigned long long, unsigned long long);
          NPF_EXTRACT(LARGE_INTMAX, uintmax_t, uintmax_t);
          NPF_EXTRACT(LARGE_SIZET, size_t, size_t);
          NPF_EXTRACT(LARGE_PTRDIFFT, size_t, size_t);
#endif
          default: break;
 800138c:	bf00      	nop
        }

#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
        zero = !val;
 800138e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001390:	2b00      	cmp	r3, #0
 8001392:	bf0c      	ite	eq
 8001394:	2301      	moveq	r3, #1
 8001396:	2300      	movne	r3, #0
 8001398:	b2db      	uxtb	r3, r3
 800139a:	67fb      	str	r3, [r7, #124]	; 0x7c
#endif
        if (!val && (fs.prec_opt == NPF_FMT_SPEC_OPT_LITERAL) && !fs.prec) {
 800139c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d111      	bne.n	80013c6 <npf_vpprintf+0x2f6>
 80013a2:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 80013a6:	2b01      	cmp	r3, #1
 80013a8:	d10d      	bne.n	80013c6 <npf_vpprintf+0x2f6>
 80013aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d10a      	bne.n	80013c6 <npf_vpprintf+0x2f6>
          // Zero value and explicitly-requested zero precision means "print nothing".
          if ((fs.conv_spec == NPF_FMT_SPEC_CONV_OCTAL) && fs.alt_form) {
 80013b0:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 80013b4:	2b04      	cmp	r3, #4
 80013b6:	d11f      	bne.n	80013f8 <npf_vpprintf+0x328>
 80013b8:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d01b      	beq.n	80013f8 <npf_vpprintf+0x328>
            fs.prec = 1; // octal special case, print a single '0'
 80013c0:	2301      	movs	r3, #1
 80013c2:	64fb      	str	r3, [r7, #76]	; 0x4c
          if ((fs.conv_spec == NPF_FMT_SPEC_CONV_OCTAL) && fs.alt_form) {
 80013c4:	e018      	b.n	80013f8 <npf_vpprintf+0x328>
        if (fs.conv_spec == NPF_FMT_SPEC_CONV_BINARY) {
          cbuf_len = npf_bin_len(val); u.binval = val;
        } else
#endif
        {
          unsigned const base = (fs.conv_spec == NPF_FMT_SPEC_CONV_OCTAL) ?
 80013c6:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
            8u : ((fs.conv_spec == NPF_FMT_SPEC_CONV_HEX_INT) ? 16u : 10u);
 80013ca:	2b04      	cmp	r3, #4
 80013cc:	d007      	beq.n	80013de <npf_vpprintf+0x30e>
 80013ce:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 80013d2:	2b05      	cmp	r3, #5
 80013d4:	d101      	bne.n	80013da <npf_vpprintf+0x30a>
 80013d6:	2310      	movs	r3, #16
 80013d8:	e002      	b.n	80013e0 <npf_vpprintf+0x310>
 80013da:	230a      	movs	r3, #10
 80013dc:	e000      	b.n	80013e0 <npf_vpprintf+0x310>
 80013de:	2308      	movs	r3, #8
          unsigned const base = (fs.conv_spec == NPF_FMT_SPEC_CONV_OCTAL) ?
 80013e0:	65bb      	str	r3, [r7, #88]	; 0x58
          cbuf_len = npf_utoa_rev(cbuf, val, base, (unsigned)fs.case_adjust);
 80013e2:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 80013e6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80013e8:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80013ea:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 80013ee:	f7ff fb5b 	bl	8000aa8 <npf_utoa_rev>
 80013f2:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
 80013f6:	e000      	b.n	80013fa <npf_vpprintf+0x32a>
          if ((fs.conv_spec == NPF_FMT_SPEC_CONV_OCTAL) && fs.alt_form) {
 80013f8:	bf00      	nop
        }

        if (val && fs.alt_form && (fs.conv_spec == NPF_FMT_SPEC_CONV_OCTAL)) {
 80013fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d012      	beq.n	8001426 <npf_vpprintf+0x356>
 8001400:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8001404:	2b00      	cmp	r3, #0
 8001406:	d00e      	beq.n	8001426 <npf_vpprintf+0x356>
 8001408:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 800140c:	2b04      	cmp	r3, #4
 800140e:	d10a      	bne.n	8001426 <npf_vpprintf+0x356>
          cbuf[cbuf_len++] = '0'; // OK to add leading octal '0' immediately.
 8001410:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001414:	1c5a      	adds	r2, r3, #1
 8001416:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800141a:	461a      	mov	r2, r3
 800141c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001420:	4413      	add	r3, r2
 8001422:	2230      	movs	r2, #48	; 0x30
 8001424:	701a      	strb	r2, [r3, #0]
        }

        if (val && fs.alt_form) { // 0x or 0b but can't write it yet.
 8001426:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001428:	2b00      	cmp	r3, #0
 800142a:	f000 8098 	beq.w	800155e <npf_vpprintf+0x48e>
 800142e:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8001432:	2b00      	cmp	r3, #0
 8001434:	f000 8093 	beq.w	800155e <npf_vpprintf+0x48e>
          if (fs.conv_spec == NPF_FMT_SPEC_CONV_HEX_INT) { need_0x = 'X'; }
 8001438:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 800143c:	2b05      	cmp	r3, #5
 800143e:	d102      	bne.n	8001446 <npf_vpprintf+0x376>
 8001440:	2358      	movs	r3, #88	; 0x58
 8001442:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
#if NANOPRINTF_USE_BINARY_FORMAT_SPECIFIERS == 1
          else if (fs.conv_spec == NPF_FMT_SPEC_CONV_BINARY) { need_0x = 'B'; }
#endif
          if (need_0x) { need_0x += fs.case_adjust; }
 8001446:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800144a:	2b00      	cmp	r3, #0
 800144c:	f000 8087 	beq.w	800155e <npf_vpprintf+0x48e>
 8001450:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 8001454:	461a      	mov	r2, r3
 8001456:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800145a:	4413      	add	r3, r2
 800145c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
        }
      } break;
 8001460:	e07d      	b.n	800155e <npf_vpprintf+0x48e>

      case NPF_FMT_SPEC_CONV_POINTER: {
        cbuf_len =
          npf_utoa_rev(cbuf, (npf_uint_t)(uintptr_t)va_arg(args, void *), 16, 'a'-'A');
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	1d1a      	adds	r2, r3, #4
 8001466:	603a      	str	r2, [r7, #0]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4619      	mov	r1, r3
 800146c:	2320      	movs	r3, #32
 800146e:	2210      	movs	r2, #16
 8001470:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 8001474:	f7ff fb18 	bl	8000aa8 <npf_utoa_rev>
 8001478:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
        need_0x = 'x';
 800147c:	2378      	movs	r3, #120	; 0x78
 800147e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      } break;
 8001482:	e06d      	b.n	8001560 <npf_vpprintf+0x490>
      case NPF_FMT_SPEC_CONV_FLOAT_DEC:
      case NPF_FMT_SPEC_CONV_FLOAT_SCI:
      case NPF_FMT_SPEC_CONV_FLOAT_SHORTEST:
      case NPF_FMT_SPEC_CONV_FLOAT_HEX: {
        float val;
        if (fs.length_modifier == NPF_FMT_SPEC_LEN_MOD_LONG_DOUBLE) {
 8001484:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8001488:	2b02      	cmp	r3, #2
 800148a:	d10f      	bne.n	80014ac <npf_vpprintf+0x3dc>
          val = (float)va_arg(args, long double);
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	3307      	adds	r3, #7
 8001490:	f023 0307 	bic.w	r3, r3, #7
 8001494:	f103 0208 	add.w	r2, r3, #8
 8001498:	603a      	str	r2, [r7, #0]
 800149a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800149e:	4610      	mov	r0, r2
 80014a0:	4619      	mov	r1, r3
 80014a2:	f7fe fe99 	bl	80001d8 <__aeabi_d2f>
 80014a6:	4603      	mov	r3, r0
 80014a8:	66bb      	str	r3, [r7, #104]	; 0x68
 80014aa:	e00e      	b.n	80014ca <npf_vpprintf+0x3fa>
        } else {
          val = (float)va_arg(args, double);
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	3307      	adds	r3, #7
 80014b0:	f023 0307 	bic.w	r3, r3, #7
 80014b4:	f103 0208 	add.w	r2, r3, #8
 80014b8:	603a      	str	r2, [r7, #0]
 80014ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014be:	4610      	mov	r0, r2
 80014c0:	4619      	mov	r1, r3
 80014c2:	f7fe fe89 	bl	80001d8 <__aeabi_d2f>
 80014c6:	4603      	mov	r3, r0
 80014c8:	66bb      	str	r3, [r7, #104]	; 0x68
        }

        sign_c = (val < 0.f) ? '-' : fs.prepend;
 80014ca:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80014ce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014d6:	d501      	bpl.n	80014dc <npf_vpprintf+0x40c>
 80014d8:	232d      	movs	r3, #45	; 0x2d
 80014da:	e001      	b.n	80014e0 <npf_vpprintf+0x410>
 80014dc:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80014e0:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
        zero = (val == 0.f);
 80014e4:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80014e8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80014ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014f0:	bf0c      	ite	eq
 80014f2:	2301      	moveq	r3, #1
 80014f4:	2300      	movne	r3, #0
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	67fb      	str	r3, [r7, #124]	; 0x7c
#endif
        cbuf_len = npf_ftoa_rev(cbuf, val, fs.case_adjust, &frac_chars);
 80014fa:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 80014fe:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001502:	4619      	mov	r1, r3
 8001504:	ed97 0a1a 	vldr	s0, [r7, #104]	; 0x68
 8001508:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800150c:	f7ff fcc0 	bl	8000e90 <npf_ftoa_rev>
 8001510:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90

        if (cbuf_len < 0) {
 8001514:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001518:	2b00      	cmp	r3, #0
 800151a:	da07      	bge.n	800152c <npf_vpprintf+0x45c>
          cbuf_len = -cbuf_len;
 800151c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001520:	425b      	negs	r3, r3
 8001522:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
          inf_or_nan = 1;
 8001526:	2301      	movs	r3, #1
 8001528:	67bb      	str	r3, [r7, #120]	; 0x78
        } else {
          int const prec_adj = npf_max(0, frac_chars - fs.prec);
          cbuf += prec_adj;
          cbuf_len -= prec_adj;
        }
      } break;
 800152a:	e019      	b.n	8001560 <npf_vpprintf+0x490>
          int const prec_adj = npf_max(0, frac_chars - fs.prec);
 800152c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800152e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001530:	1ad3      	subs	r3, r2, r3
 8001532:	4619      	mov	r1, r3
 8001534:	2000      	movs	r0, #0
 8001536:	f7ff f821 	bl	800057c <npf_max>
 800153a:	65f8      	str	r0, [r7, #92]	; 0x5c
          cbuf += prec_adj;
 800153c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800153e:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001542:	4413      	add	r3, r2
 8001544:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
          cbuf_len -= prec_adj;
 8001548:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800154c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800154e:	1ad3      	subs	r3, r2, r3
 8001550:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      } break;
 8001554:	e004      	b.n	8001560 <npf_vpprintf+0x490>
#endif
      default: break;
 8001556:	bf00      	nop
 8001558:	e002      	b.n	8001560 <npf_vpprintf+0x490>
      } break;
 800155a:	bf00      	nop
 800155c:	e000      	b.n	8001560 <npf_vpprintf+0x490>
      } break;
 800155e:	bf00      	nop
    }

#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
    // Compute the field width pad character
    if (fs.field_width_opt == NPF_FMT_SPEC_OPT_LITERAL) {
 8001560:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8001564:	2b01      	cmp	r3, #1
 8001566:	d124      	bne.n	80015b2 <npf_vpprintf+0x4e2>
      if (fs.leading_zero_pad) { // '0' flag is only legal with numeric types
 8001568:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 800156c:	2b00      	cmp	r3, #0
 800156e:	d01d      	beq.n	80015ac <npf_vpprintf+0x4dc>
        if ((fs.conv_spec != NPF_FMT_SPEC_CONV_STRING) &&
 8001570:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8001574:	2b02      	cmp	r3, #2
 8001576:	d01c      	beq.n	80015b2 <npf_vpprintf+0x4e2>
            (fs.conv_spec != NPF_FMT_SPEC_CONV_CHAR) &&
 8001578:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
        if ((fs.conv_spec != NPF_FMT_SPEC_CONV_STRING) &&
 800157c:	2b01      	cmp	r3, #1
 800157e:	d018      	beq.n	80015b2 <npf_vpprintf+0x4e2>
            (fs.conv_spec != NPF_FMT_SPEC_CONV_PERCENT)) {
 8001580:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
            (fs.conv_spec != NPF_FMT_SPEC_CONV_CHAR) &&
 8001584:	2b00      	cmp	r3, #0
 8001586:	d014      	beq.n	80015b2 <npf_vpprintf+0x4e2>
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
          if ((fs.prec_opt == NPF_FMT_SPEC_OPT_LITERAL) && !fs.prec && zero) {
 8001588:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 800158c:	2b01      	cmp	r3, #1
 800158e:	d109      	bne.n	80015a4 <npf_vpprintf+0x4d4>
 8001590:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001592:	2b00      	cmp	r3, #0
 8001594:	d106      	bne.n	80015a4 <npf_vpprintf+0x4d4>
 8001596:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001598:	2b00      	cmp	r3, #0
 800159a:	d003      	beq.n	80015a4 <npf_vpprintf+0x4d4>
            pad_c = ' ';
 800159c:	2320      	movs	r3, #32
 800159e:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 80015a2:	e006      	b.n	80015b2 <npf_vpprintf+0x4e2>
          } else
#endif
          { pad_c = '0'; }
 80015a4:	2330      	movs	r3, #48	; 0x30
 80015a6:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 80015aa:	e002      	b.n	80015b2 <npf_vpprintf+0x4e2>
        }
      } else { pad_c = ' '; }
 80015ac:	2320      	movs	r3, #32
 80015ae:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    }
#endif

    // Compute the number of bytes to truncate or '0'-pad.
    if (fs.conv_spec != NPF_FMT_SPEC_CONV_STRING) {
 80015b2:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 80015b6:	2b02      	cmp	r3, #2
 80015b8:	d014      	beq.n	80015e4 <npf_vpprintf+0x514>
#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
      if (!inf_or_nan) { // float precision is after the decimal point
 80015ba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d111      	bne.n	80015e4 <npf_vpprintf+0x514>
        int const prec_start =
          (fs.conv_spec == NPF_FMT_SPEC_CONV_FLOAT_DEC) ? frac_chars : cbuf_len;
 80015c0:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 80015c4:	2b08      	cmp	r3, #8
 80015c6:	d101      	bne.n	80015cc <npf_vpprintf+0x4fc>
 80015c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015ca:	e001      	b.n	80015d0 <npf_vpprintf+0x500>
 80015cc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        int const prec_start =
 80015d0:	657b      	str	r3, [r7, #84]	; 0x54
        prec_pad = npf_max(0, fs.prec - prec_start);
 80015d2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80015d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80015d6:	1ad3      	subs	r3, r2, r3
 80015d8:	4619      	mov	r1, r3
 80015da:	2000      	movs	r0, #0
 80015dc:	f7fe ffce 	bl	800057c <npf_max>
 80015e0:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
#endif
    }

#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
    // Given the full converted length, how many pad bytes?
    field_pad = fs.field_width - cbuf_len - !!sign_c;
 80015e4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80015e6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80015ea:	1ad3      	subs	r3, r2, r3
 80015ec:	f897 2097 	ldrb.w	r2, [r7, #151]	; 0x97
 80015f0:	2a00      	cmp	r2, #0
 80015f2:	bf14      	ite	ne
 80015f4:	2201      	movne	r2, #1
 80015f6:	2200      	moveq	r2, #0
 80015f8:	b2d2      	uxtb	r2, r2
 80015fa:	1a9b      	subs	r3, r3, r2
 80015fc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (need_0x) { field_pad -= 2; }
 8001600:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001604:	2b00      	cmp	r3, #0
 8001606:	d004      	beq.n	8001612 <npf_vpprintf+0x542>
 8001608:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800160c:	3b02      	subs	r3, #2
 800160e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
    if ((fs.conv_spec == NPF_FMT_SPEC_CONV_FLOAT_DEC) && !fs.prec && !fs.alt_form) {
 8001612:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8001616:	2b08      	cmp	r3, #8
 8001618:	d10b      	bne.n	8001632 <npf_vpprintf+0x562>
 800161a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800161c:	2b00      	cmp	r3, #0
 800161e:	d108      	bne.n	8001632 <npf_vpprintf+0x562>
 8001620:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8001624:	2b00      	cmp	r3, #0
 8001626:	d104      	bne.n	8001632 <npf_vpprintf+0x562>
      ++field_pad; // 0-pad, no decimal point.
 8001628:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800162c:	3301      	adds	r3, #1
 800162e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    }
#endif
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
    field_pad -= prec_pad;
 8001632:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8001636:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800163a:	1ad3      	subs	r3, r2, r3
 800163c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
#endif
    field_pad = npf_max(0, field_pad);
 8001640:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8001644:	2000      	movs	r0, #0
 8001646:	f7fe ff99 	bl	800057c <npf_max>
 800164a:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
#endif // NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS

#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
    // Apply right-justified field width if requested
    if (!fs.left_justified && pad_c) { // If leading zeros pad, sign goes first.
 800164e:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8001652:	2b00      	cmp	r3, #0
 8001654:	d14d      	bne.n	80016f2 <npf_vpprintf+0x622>
 8001656:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800165a:	2b00      	cmp	r3, #0
 800165c:	d049      	beq.n	80016f2 <npf_vpprintf+0x622>
      if (pad_c == '0') {
 800165e:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8001662:	2b30      	cmp	r3, #48	; 0x30
 8001664:	d128      	bne.n	80016b8 <npf_vpprintf+0x5e8>
        if (sign_c) { NPF_PUTC(sign_c); sign_c = 0; }
 8001666:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800166a:	2b00      	cmp	r3, #0
 800166c:	d00a      	beq.n	8001684 <npf_vpprintf+0x5b4>
 800166e:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8001672:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001676:	4611      	mov	r1, r2
 8001678:	4618      	mov	r0, r3
 800167a:	f7ff fd12 	bl	80010a2 <npf_putc_cnt>
 800167e:	2300      	movs	r3, #0
 8001680:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
        // Pad byte is '0', write '0x' before '0' pad chars.
        if (need_0x) { NPF_PUTC('0'); NPF_PUTC(need_0x); }
 8001684:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001688:	2b00      	cmp	r3, #0
 800168a:	d015      	beq.n	80016b8 <npf_vpprintf+0x5e8>
 800168c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001690:	4619      	mov	r1, r3
 8001692:	2030      	movs	r0, #48	; 0x30
 8001694:	f7ff fd05 	bl	80010a2 <npf_putc_cnt>
 8001698:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800169c:	4619      	mov	r1, r3
 800169e:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 80016a2:	f7ff fcfe 	bl	80010a2 <npf_putc_cnt>
      }
      while (field_pad-- > 0) { NPF_PUTC(pad_c); }
 80016a6:	e007      	b.n	80016b8 <npf_vpprintf+0x5e8>
 80016a8:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 80016ac:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80016b0:	4611      	mov	r1, r2
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7ff fcf5 	bl	80010a2 <npf_putc_cnt>
 80016b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80016bc:	1e5a      	subs	r2, r3, #1
 80016be:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	dcf0      	bgt.n	80016a8 <npf_vpprintf+0x5d8>
      // Pad byte is ' ', write '0x' after ' ' pad chars but before number.
      if ((pad_c != '0') && need_0x) { NPF_PUTC('0'); NPF_PUTC(need_0x); }
 80016c6:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 80016ca:	2b30      	cmp	r3, #48	; 0x30
 80016cc:	d023      	beq.n	8001716 <npf_vpprintf+0x646>
 80016ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d01f      	beq.n	8001716 <npf_vpprintf+0x646>
 80016d6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80016da:	4619      	mov	r1, r3
 80016dc:	2030      	movs	r0, #48	; 0x30
 80016de:	f7ff fce0 	bl	80010a2 <npf_putc_cnt>
 80016e2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80016e6:	4619      	mov	r1, r3
 80016e8:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 80016ec:	f7ff fcd9 	bl	80010a2 <npf_putc_cnt>
 80016f0:	e011      	b.n	8001716 <npf_vpprintf+0x646>
    } else
#endif
    { if (need_0x) { NPF_PUTC('0'); NPF_PUTC(need_0x); } } // no pad, '0x' requested.
 80016f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d00e      	beq.n	8001718 <npf_vpprintf+0x648>
 80016fa:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80016fe:	4619      	mov	r1, r3
 8001700:	2030      	movs	r0, #48	; 0x30
 8001702:	f7ff fcce 	bl	80010a2 <npf_putc_cnt>
 8001706:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800170a:	4619      	mov	r1, r3
 800170c:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8001710:	f7ff fcc7 	bl	80010a2 <npf_putc_cnt>
 8001714:	e000      	b.n	8001718 <npf_vpprintf+0x648>
      if ((pad_c != '0') && need_0x) { NPF_PUTC('0'); NPF_PUTC(need_0x); }
 8001716:	bf00      	nop

    // Write the converted payload
    if (fs.conv_spec == NPF_FMT_SPEC_CONV_STRING) {
 8001718:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 800171c:	2b02      	cmp	r3, #2
 800171e:	d117      	bne.n	8001750 <npf_vpprintf+0x680>
      for (int i = 0; i < cbuf_len; ++i) { NPF_PUTC(cbuf[i]); }
 8001720:	2300      	movs	r3, #0
 8001722:	667b      	str	r3, [r7, #100]	; 0x64
 8001724:	e00e      	b.n	8001744 <npf_vpprintf+0x674>
 8001726:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001728:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800172c:	4413      	add	r3, r2
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	461a      	mov	r2, r3
 8001732:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001736:	4619      	mov	r1, r3
 8001738:	4610      	mov	r0, r2
 800173a:	f7ff fcb2 	bl	80010a2 <npf_putc_cnt>
 800173e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001740:	3301      	adds	r3, #1
 8001742:	667b      	str	r3, [r7, #100]	; 0x64
 8001744:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001746:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800174a:	429a      	cmp	r2, r3
 800174c:	dbeb      	blt.n	8001726 <npf_vpprintf+0x656>
 800174e:	e059      	b.n	8001804 <npf_vpprintf+0x734>
    } else {
      if (sign_c) { NPF_PUTC(sign_c); }
 8001750:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8001754:	2b00      	cmp	r3, #0
 8001756:	d007      	beq.n	8001768 <npf_vpprintf+0x698>
 8001758:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800175c:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001760:	4611      	mov	r1, r2
 8001762:	4618      	mov	r0, r3
 8001764:	f7ff fc9d 	bl	80010a2 <npf_putc_cnt>
#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
      if (fs.conv_spec != NPF_FMT_SPEC_CONV_FLOAT_DEC) {
 8001768:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 800176c:	2b08      	cmp	r3, #8
 800176e:	d00e      	beq.n	800178e <npf_vpprintf+0x6be>
#endif

#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
        while (prec_pad-- > 0) { NPF_PUTC('0'); } // int precision leads.
 8001770:	e005      	b.n	800177e <npf_vpprintf+0x6ae>
 8001772:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001776:	4619      	mov	r1, r3
 8001778:	2030      	movs	r0, #48	; 0x30
 800177a:	f7ff fc92 	bl	80010a2 <npf_putc_cnt>
 800177e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001782:	1e5a      	subs	r2, r3, #1
 8001784:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8001788:	2b00      	cmp	r3, #0
 800178a:	dcf2      	bgt.n	8001772 <npf_vpprintf+0x6a2>
 800178c:	e01e      	b.n	80017cc <npf_vpprintf+0x6fc>

#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
      } else {
        // if 0 precision, skip the fractional part and '.'
        // if 0 prec + alternative form, keep the '.'
        if (!fs.prec && !fs.alt_form) { ++cbuf; --cbuf_len; }
 800178e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001790:	2b00      	cmp	r3, #0
 8001792:	d11b      	bne.n	80017cc <npf_vpprintf+0x6fc>
 8001794:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8001798:	2b00      	cmp	r3, #0
 800179a:	d117      	bne.n	80017cc <npf_vpprintf+0x6fc>
 800179c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80017a0:	3301      	adds	r3, #1
 80017a2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80017a6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80017aa:	3b01      	subs	r3, #1
 80017ac:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
#if NANOPRINTF_USE_BINARY_FORMAT_SPECIFIERS == 1
      if (fs.conv_spec == NPF_FMT_SPEC_CONV_BINARY) {
        while (cbuf_len) { NPF_PUTC('0' + ((u.binval >> --cbuf_len) & 1)); }
      } else
#endif
      { while (cbuf_len-- > 0) { NPF_PUTC(cbuf[cbuf_len]); } } // payload is reversed
 80017b0:	e00c      	b.n	80017cc <npf_vpprintf+0x6fc>
 80017b2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80017b6:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80017ba:	4413      	add	r3, r2
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	461a      	mov	r2, r3
 80017c0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80017c4:	4619      	mov	r1, r3
 80017c6:	4610      	mov	r0, r2
 80017c8:	f7ff fc6b 	bl	80010a2 <npf_putc_cnt>
 80017cc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80017d0:	1e5a      	subs	r2, r3, #1
 80017d2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	dceb      	bgt.n	80017b2 <npf_vpprintf+0x6e2>

#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
      // real precision comes after the number.
      if ((fs.conv_spec == NPF_FMT_SPEC_CONV_FLOAT_DEC) && !inf_or_nan) {
 80017da:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 80017de:	2b08      	cmp	r3, #8
 80017e0:	d110      	bne.n	8001804 <npf_vpprintf+0x734>
 80017e2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d10d      	bne.n	8001804 <npf_vpprintf+0x734>
        while (prec_pad-- > 0) { NPF_PUTC('0'); }
 80017e8:	e005      	b.n	80017f6 <npf_vpprintf+0x726>
 80017ea:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80017ee:	4619      	mov	r1, r3
 80017f0:	2030      	movs	r0, #48	; 0x30
 80017f2:	f7ff fc56 	bl	80010a2 <npf_putc_cnt>
 80017f6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80017fa:	1e5a      	subs	r2, r3, #1
 80017fc:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8001800:	2b00      	cmp	r3, #0
 8001802:	dcf2      	bgt.n	80017ea <npf_vpprintf+0x71a>
      }
#endif
    }

#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
    if (fs.left_justified && pad_c) { // Apply left-justified field width
 8001804:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8001808:	2b00      	cmp	r3, #0
 800180a:	d013      	beq.n	8001834 <npf_vpprintf+0x764>
 800180c:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8001810:	2b00      	cmp	r3, #0
 8001812:	d00f      	beq.n	8001834 <npf_vpprintf+0x764>
      while (field_pad-- > 0) { NPF_PUTC(pad_c); }
 8001814:	e007      	b.n	8001826 <npf_vpprintf+0x756>
 8001816:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800181a:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800181e:	4611      	mov	r1, r2
 8001820:	4618      	mov	r0, r3
 8001822:	f7ff fc3e 	bl	80010a2 <npf_putc_cnt>
 8001826:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800182a:	1e5a      	subs	r2, r3, #1
 800182c:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8001830:	2b00      	cmp	r3, #0
 8001832:	dcf0      	bgt.n	8001816 <npf_vpprintf+0x746>
  while (*cur) {
 8001834:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	2b00      	cmp	r3, #0
 800183c:	f47f ac59 	bne.w	80010f2 <npf_vpprintf+0x22>
    }
#endif
  }

  return pc_cnt.n;
 8001840:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8001842:	4618      	mov	r0, r3
 8001844:	37a0      	adds	r7, #160	; 0xa0
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop

0800184c <npf_snprintf>:
  int const rv = npf_vpprintf(pc, pc_ctx, format, val);
  va_end(val);
  return rv;
}

int npf_snprintf(char *buffer, size_t bufsz, const char *format, ...) {
 800184c:	b40c      	push	{r2, r3}
 800184e:	b580      	push	{r7, lr}
 8001850:	b084      	sub	sp, #16
 8001852:	af00      	add	r7, sp, #0
 8001854:	6078      	str	r0, [r7, #4]
 8001856:	6039      	str	r1, [r7, #0]
  va_list val;
  va_start(val, format);
 8001858:	f107 031c 	add.w	r3, r7, #28
 800185c:	60bb      	str	r3, [r7, #8]
  int const rv = npf_vsnprintf(buffer, bufsz, format, val);
 800185e:	68bb      	ldr	r3, [r7, #8]
 8001860:	69ba      	ldr	r2, [r7, #24]
 8001862:	6839      	ldr	r1, [r7, #0]
 8001864:	6878      	ldr	r0, [r7, #4]
 8001866:	f000 f809 	bl	800187c <npf_vsnprintf>
 800186a:	60f8      	str	r0, [r7, #12]
  va_end(val);
  return rv;
 800186c:	68fb      	ldr	r3, [r7, #12]
}
 800186e:	4618      	mov	r0, r3
 8001870:	3710      	adds	r7, #16
 8001872:	46bd      	mov	sp, r7
 8001874:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001878:	b002      	add	sp, #8
 800187a:	4770      	bx	lr

0800187c <npf_vsnprintf>:

int npf_vsnprintf(char *buffer, size_t bufsz, char const *format, va_list vlist) {
 800187c:	b580      	push	{r7, lr}
 800187e:	b08a      	sub	sp, #40	; 0x28
 8001880:	af00      	add	r7, sp, #0
 8001882:	60f8      	str	r0, [r7, #12]
 8001884:	60b9      	str	r1, [r7, #8]
 8001886:	607a      	str	r2, [r7, #4]
 8001888:	603b      	str	r3, [r7, #0]
  npf_bufputc_ctx_t bufputc_ctx;
  bufputc_ctx.dst = buffer;
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	617b      	str	r3, [r7, #20]
  bufputc_ctx.len = bufsz;
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	61bb      	str	r3, [r7, #24]
  bufputc_ctx.cur = 0;
 8001892:	2300      	movs	r3, #0
 8001894:	61fb      	str	r3, [r7, #28]

  npf_putc const pc = buffer ? npf_bufputc : npf_bufputc_nop;
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d001      	beq.n	80018a0 <npf_vsnprintf+0x24>
 800189c:	4b0b      	ldr	r3, [pc, #44]	; (80018cc <npf_vsnprintf+0x50>)
 800189e:	e000      	b.n	80018a2 <npf_vsnprintf+0x26>
 80018a0:	4b0b      	ldr	r3, [pc, #44]	; (80018d0 <npf_vsnprintf+0x54>)
 80018a2:	627b      	str	r3, [r7, #36]	; 0x24
  int const n = npf_vpprintf(pc, &bufputc_ctx, format, vlist);
 80018a4:	f107 0114 	add.w	r1, r7, #20
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	687a      	ldr	r2, [r7, #4]
 80018ac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80018ae:	f7ff fc0f 	bl	80010d0 <npf_vpprintf>
 80018b2:	6238      	str	r0, [r7, #32]
  pc('\0', &bufputc_ctx);
 80018b4:	f107 0214 	add.w	r2, r7, #20
 80018b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ba:	4611      	mov	r1, r2
 80018bc:	2000      	movs	r0, #0
 80018be:	4798      	blx	r3
  if (bufsz && (n >= (int)bufsz)) { buffer[0] = '\0'; }
#elif defined(NANOPRINTF_SNPRINTF_SAFE_TRIM_STRING_ON_OVERFLOW)
  if (bufsz && (n >= (int)bufsz)) { buffer[bufsz - 1] = '\0'; }
#endif

  return n;
 80018c0:	6a3b      	ldr	r3, [r7, #32]
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	3728      	adds	r7, #40	; 0x28
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	08001051 	.word	0x08001051
 80018d0:	0800108d 	.word	0x0800108d

080018d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018d4:	b5b0      	push	{r4, r5, r7, lr}
 80018d6:	b086      	sub	sp, #24
 80018d8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018da:	f000 fbd1 	bl	8002080 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018de:	f000 f851 	bl	8001984 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018e2:	f000 f9a7 	bl	8001c34 <MX_GPIO_Init>
  MX_DMA_Init();
 80018e6:	f000 f97f 	bl	8001be8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80018ea:	f000 f94d 	bl	8001b88 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80018ee:	f000 f8a3 	bl	8001a38 <MX_ADC1_Init>
  MX_TIM6_Init();
 80018f2:	f000 f911 	bl	8001b18 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_DMA_RegisterCallback(&hdma_usart2_tx, HAL_DMA_XFER_CPLT_CB_ID, &DMATransferComplete);
 80018f6:	4a1c      	ldr	r2, [pc, #112]	; (8001968 <main+0x94>)
 80018f8:	2100      	movs	r1, #0
 80018fa:	481c      	ldr	r0, [pc, #112]	; (800196c <main+0x98>)
 80018fc:	f001 fdf4 	bl	80034e8 <HAL_DMA_RegisterCallback>
  // HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, ADC_BUF_LEN);
  HAL_TIM_Base_Start_IT(&htim6);
 8001900:	481b      	ldr	r0, [pc, #108]	; (8001970 <main+0x9c>)
 8001902:	f003 fbfb 	bl	80050fc <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (elapsed_360hz) {
 8001906:	4b1b      	ldr	r3, [pc, #108]	; (8001974 <main+0xa0>)
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d0fb      	beq.n	8001906 <main+0x32>
		  elapsed_360hz = 0;
 800190e:	4b19      	ldr	r3, [pc, #100]	; (8001974 <main+0xa0>)
 8001910:	2200      	movs	r2, #0
 8001912:	701a      	strb	r2, [r3, #0]

		  HAL_ADC_Start(&hadc1);
 8001914:	4818      	ldr	r0, [pc, #96]	; (8001978 <main+0xa4>)
 8001916:	f000 fdab 	bl	8002470 <HAL_ADC_Start>
		  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800191a:	f04f 31ff 	mov.w	r1, #4294967295
 800191e:	4816      	ldr	r0, [pc, #88]	; (8001978 <main+0xa4>)
 8001920:	f000 fe5c 	bl	80025dc <HAL_ADC_PollForConversion>

		  npf_snprintf(msg, 20, "%i\r\n", HAL_ADC_GetValue(&hadc1));
 8001924:	4814      	ldr	r0, [pc, #80]	; (8001978 <main+0xa4>)
 8001926:	f000 ff27 	bl	8002778 <HAL_ADC_GetValue>
 800192a:	4603      	mov	r3, r0
 800192c:	1d38      	adds	r0, r7, #4
 800192e:	4a13      	ldr	r2, [pc, #76]	; (800197c <main+0xa8>)
 8001930:	2114      	movs	r1, #20
 8001932:	f7ff ff8b 	bl	800184c <npf_snprintf>
		  huart2.Instance->CR3 |= USART_CR3_DMAT;
 8001936:	4b12      	ldr	r3, [pc, #72]	; (8001980 <main+0xac>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	689a      	ldr	r2, [r3, #8]
 800193c:	4b10      	ldr	r3, [pc, #64]	; (8001980 <main+0xac>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001944:	609a      	str	r2, [r3, #8]
		  HAL_DMA_Start_IT(&hdma_usart2_tx, (uint32_t)msg, (uint32_t)&huart2.Instance->TDR, strlen(msg));
 8001946:	1d3c      	adds	r4, r7, #4
 8001948:	4b0d      	ldr	r3, [pc, #52]	; (8001980 <main+0xac>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	3328      	adds	r3, #40	; 0x28
 800194e:	461d      	mov	r5, r3
 8001950:	1d3b      	adds	r3, r7, #4
 8001952:	4618      	mov	r0, r3
 8001954:	f7fe fc38 	bl	80001c8 <strlen>
 8001958:	4603      	mov	r3, r0
 800195a:	462a      	mov	r2, r5
 800195c:	4621      	mov	r1, r4
 800195e:	4803      	ldr	r0, [pc, #12]	; (800196c <main+0x98>)
 8001960:	f001 fcc0 	bl	80032e4 <HAL_DMA_Start_IT>
	  if (elapsed_360hz) {
 8001964:	e7cf      	b.n	8001906 <main+0x32>
 8001966:	bf00      	nop
 8001968:	08001cd9 	.word	0x08001cd9
 800196c:	20000190 	.word	0x20000190
 8001970:	200000bc 	.word	0x200000bc
 8001974:	200001d4 	.word	0x200001d4
 8001978:	20000028 	.word	0x20000028
 800197c:	08005dfc 	.word	0x08005dfc
 8001980:	20000108 	.word	0x20000108

08001984 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b096      	sub	sp, #88	; 0x58
 8001988:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800198a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800198e:	2228      	movs	r2, #40	; 0x28
 8001990:	2100      	movs	r1, #0
 8001992:	4618      	mov	r0, r3
 8001994:	f004 fa18 	bl	8005dc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001998:	f107 031c 	add.w	r3, r7, #28
 800199c:	2200      	movs	r2, #0
 800199e:	601a      	str	r2, [r3, #0]
 80019a0:	605a      	str	r2, [r3, #4]
 80019a2:	609a      	str	r2, [r3, #8]
 80019a4:	60da      	str	r2, [r3, #12]
 80019a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019a8:	463b      	mov	r3, r7
 80019aa:	2200      	movs	r2, #0
 80019ac:	601a      	str	r2, [r3, #0]
 80019ae:	605a      	str	r2, [r3, #4]
 80019b0:	609a      	str	r2, [r3, #8]
 80019b2:	60da      	str	r2, [r3, #12]
 80019b4:	611a      	str	r2, [r3, #16]
 80019b6:	615a      	str	r2, [r3, #20]
 80019b8:	619a      	str	r2, [r3, #24]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019ba:	2302      	movs	r3, #2
 80019bc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019be:	2301      	movs	r3, #1
 80019c0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019c2:	2310      	movs	r3, #16
 80019c4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019c6:	2302      	movs	r3, #2
 80019c8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019ca:	2300      	movs	r3, #0
 80019cc:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80019ce:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80019d2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019d4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80019d8:	4618      	mov	r0, r3
 80019da:	f001 ff8d 	bl	80038f8 <HAL_RCC_OscConfig>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <SystemClock_Config+0x64>
  {
    Error_Handler();
 80019e4:	f000 f9a2 	bl	8001d2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019e8:	230f      	movs	r3, #15
 80019ea:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019ec:	2302      	movs	r3, #2
 80019ee:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019f0:	2300      	movs	r3, #0
 80019f2:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80019f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019f8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019fa:	2300      	movs	r3, #0
 80019fc:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80019fe:	f107 031c 	add.w	r3, r7, #28
 8001a02:	2102      	movs	r1, #2
 8001a04:	4618      	mov	r0, r3
 8001a06:	f002 ffb5 	bl	8004974 <HAL_RCC_ClockConfig>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d001      	beq.n	8001a14 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001a10:	f000 f98c 	bl	8001d2c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001a14:	2380      	movs	r3, #128	; 0x80
 8001a16:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8001a18:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a1c:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a1e:	463b      	mov	r3, r7
 8001a20:	4618      	mov	r0, r3
 8001a22:	f003 f9dd 	bl	8004de0 <HAL_RCCEx_PeriphCLKConfig>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d001      	beq.n	8001a30 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8001a2c:	f000 f97e 	bl	8001d2c <Error_Handler>
  }
}
 8001a30:	bf00      	nop
 8001a32:	3758      	adds	r7, #88	; 0x58
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b08a      	sub	sp, #40	; 0x28
 8001a3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001a3e:	f107 031c 	add.w	r3, r7, #28
 8001a42:	2200      	movs	r2, #0
 8001a44:	601a      	str	r2, [r3, #0]
 8001a46:	605a      	str	r2, [r3, #4]
 8001a48:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001a4a:	1d3b      	adds	r3, r7, #4
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	601a      	str	r2, [r3, #0]
 8001a50:	605a      	str	r2, [r3, #4]
 8001a52:	609a      	str	r2, [r3, #8]
 8001a54:	60da      	str	r2, [r3, #12]
 8001a56:	611a      	str	r2, [r3, #16]
 8001a58:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001a5a:	4b2e      	ldr	r3, [pc, #184]	; (8001b14 <MX_ADC1_Init+0xdc>)
 8001a5c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001a60:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001a62:	4b2c      	ldr	r3, [pc, #176]	; (8001b14 <MX_ADC1_Init+0xdc>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001a68:	4b2a      	ldr	r3, [pc, #168]	; (8001b14 <MX_ADC1_Init+0xdc>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001a6e:	4b29      	ldr	r3, [pc, #164]	; (8001b14 <MX_ADC1_Init+0xdc>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001a74:	4b27      	ldr	r3, [pc, #156]	; (8001b14 <MX_ADC1_Init+0xdc>)
 8001a76:	2201      	movs	r2, #1
 8001a78:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a7a:	4b26      	ldr	r3, [pc, #152]	; (8001b14 <MX_ADC1_Init+0xdc>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001a82:	4b24      	ldr	r3, [pc, #144]	; (8001b14 <MX_ADC1_Init+0xdc>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a88:	4b22      	ldr	r3, [pc, #136]	; (8001b14 <MX_ADC1_Init+0xdc>)
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a8e:	4b21      	ldr	r3, [pc, #132]	; (8001b14 <MX_ADC1_Init+0xdc>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001a94:	4b1f      	ldr	r3, [pc, #124]	; (8001b14 <MX_ADC1_Init+0xdc>)
 8001a96:	2201      	movs	r2, #1
 8001a98:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001a9a:	4b1e      	ldr	r3, [pc, #120]	; (8001b14 <MX_ADC1_Init+0xdc>)
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001aa2:	4b1c      	ldr	r3, [pc, #112]	; (8001b14 <MX_ADC1_Init+0xdc>)
 8001aa4:	2204      	movs	r2, #4
 8001aa6:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001aa8:	4b1a      	ldr	r3, [pc, #104]	; (8001b14 <MX_ADC1_Init+0xdc>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001aae:	4b19      	ldr	r3, [pc, #100]	; (8001b14 <MX_ADC1_Init+0xdc>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ab4:	4817      	ldr	r0, [pc, #92]	; (8001b14 <MX_ADC1_Init+0xdc>)
 8001ab6:	f000 fb49 	bl	800214c <HAL_ADC_Init>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d001      	beq.n	8001ac4 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8001ac0:	f000 f934 	bl	8001d2c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001ac8:	f107 031c 	add.w	r3, r7, #28
 8001acc:	4619      	mov	r1, r3
 8001ace:	4811      	ldr	r0, [pc, #68]	; (8001b14 <MX_ADC1_Init+0xdc>)
 8001ad0:	f001 f920 	bl	8002d14 <HAL_ADCEx_MultiModeConfigChannel>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8001ada:	f000 f927 	bl	8001d2c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001aea:	2300      	movs	r3, #0
 8001aec:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001aee:	2300      	movs	r3, #0
 8001af0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001af2:	2300      	movs	r3, #0
 8001af4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001af6:	1d3b      	adds	r3, r7, #4
 8001af8:	4619      	mov	r1, r3
 8001afa:	4806      	ldr	r0, [pc, #24]	; (8001b14 <MX_ADC1_Init+0xdc>)
 8001afc:	f000 fe4a 	bl	8002794 <HAL_ADC_ConfigChannel>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d001      	beq.n	8001b0a <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8001b06:	f000 f911 	bl	8001d2c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b0a:	bf00      	nop
 8001b0c:	3728      	adds	r7, #40	; 0x28
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	20000028 	.word	0x20000028

08001b18 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b084      	sub	sp, #16
 8001b1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b1e:	1d3b      	adds	r3, r7, #4
 8001b20:	2200      	movs	r2, #0
 8001b22:	601a      	str	r2, [r3, #0]
 8001b24:	605a      	str	r2, [r3, #4]
 8001b26:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001b28:	4b15      	ldr	r3, [pc, #84]	; (8001b80 <MX_TIM6_Init+0x68>)
 8001b2a:	4a16      	ldr	r2, [pc, #88]	; (8001b84 <MX_TIM6_Init+0x6c>)
 8001b2c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 421;
 8001b2e:	4b14      	ldr	r3, [pc, #80]	; (8001b80 <MX_TIM6_Init+0x68>)
 8001b30:	f240 12a5 	movw	r2, #421	; 0x1a5
 8001b34:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b36:	4b12      	ldr	r3, [pc, #72]	; (8001b80 <MX_TIM6_Init+0x68>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 422;
 8001b3c:	4b10      	ldr	r3, [pc, #64]	; (8001b80 <MX_TIM6_Init+0x68>)
 8001b3e:	f44f 72d3 	mov.w	r2, #422	; 0x1a6
 8001b42:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b44:	4b0e      	ldr	r3, [pc, #56]	; (8001b80 <MX_TIM6_Init+0x68>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001b4a:	480d      	ldr	r0, [pc, #52]	; (8001b80 <MX_TIM6_Init+0x68>)
 8001b4c:	f003 fa7e 	bl	800504c <HAL_TIM_Base_Init>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8001b56:	f000 f8e9 	bl	8001d2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001b62:	1d3b      	adds	r3, r7, #4
 8001b64:	4619      	mov	r1, r3
 8001b66:	4806      	ldr	r0, [pc, #24]	; (8001b80 <MX_TIM6_Init+0x68>)
 8001b68:	f003 fce4 	bl	8005534 <HAL_TIMEx_MasterConfigSynchronization>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8001b72:	f000 f8db 	bl	8001d2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001b76:	bf00      	nop
 8001b78:	3710      	adds	r7, #16
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	200000bc 	.word	0x200000bc
 8001b84:	40001000 	.word	0x40001000

08001b88 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b8c:	4b14      	ldr	r3, [pc, #80]	; (8001be0 <MX_USART2_UART_Init+0x58>)
 8001b8e:	4a15      	ldr	r2, [pc, #84]	; (8001be4 <MX_USART2_UART_Init+0x5c>)
 8001b90:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b92:	4b13      	ldr	r3, [pc, #76]	; (8001be0 <MX_USART2_UART_Init+0x58>)
 8001b94:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b98:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b9a:	4b11      	ldr	r3, [pc, #68]	; (8001be0 <MX_USART2_UART_Init+0x58>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ba0:	4b0f      	ldr	r3, [pc, #60]	; (8001be0 <MX_USART2_UART_Init+0x58>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ba6:	4b0e      	ldr	r3, [pc, #56]	; (8001be0 <MX_USART2_UART_Init+0x58>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bac:	4b0c      	ldr	r3, [pc, #48]	; (8001be0 <MX_USART2_UART_Init+0x58>)
 8001bae:	220c      	movs	r2, #12
 8001bb0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bb2:	4b0b      	ldr	r3, [pc, #44]	; (8001be0 <MX_USART2_UART_Init+0x58>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bb8:	4b09      	ldr	r3, [pc, #36]	; (8001be0 <MX_USART2_UART_Init+0x58>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001bbe:	4b08      	ldr	r3, [pc, #32]	; (8001be0 <MX_USART2_UART_Init+0x58>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001bc4:	4b06      	ldr	r3, [pc, #24]	; (8001be0 <MX_USART2_UART_Init+0x58>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001bca:	4805      	ldr	r0, [pc, #20]	; (8001be0 <MX_USART2_UART_Init+0x58>)
 8001bcc:	f003 fd3e 	bl	800564c <HAL_UART_Init>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d001      	beq.n	8001bda <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001bd6:	f000 f8a9 	bl	8001d2c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001bda:	bf00      	nop
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	20000108 	.word	0x20000108
 8001be4:	40004400 	.word	0x40004400

08001be8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001bee:	4b10      	ldr	r3, [pc, #64]	; (8001c30 <MX_DMA_Init+0x48>)
 8001bf0:	695b      	ldr	r3, [r3, #20]
 8001bf2:	4a0f      	ldr	r2, [pc, #60]	; (8001c30 <MX_DMA_Init+0x48>)
 8001bf4:	f043 0301 	orr.w	r3, r3, #1
 8001bf8:	6153      	str	r3, [r2, #20]
 8001bfa:	4b0d      	ldr	r3, [pc, #52]	; (8001c30 <MX_DMA_Init+0x48>)
 8001bfc:	695b      	ldr	r3, [r3, #20]
 8001bfe:	f003 0301 	and.w	r3, r3, #1
 8001c02:	607b      	str	r3, [r7, #4]
 8001c04:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001c06:	2200      	movs	r2, #0
 8001c08:	2100      	movs	r1, #0
 8001c0a:	200b      	movs	r0, #11
 8001c0c:	f001 faed 	bl	80031ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001c10:	200b      	movs	r0, #11
 8001c12:	f001 fb06 	bl	8003222 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8001c16:	2200      	movs	r2, #0
 8001c18:	2100      	movs	r1, #0
 8001c1a:	2011      	movs	r0, #17
 8001c1c:	f001 fae5 	bl	80031ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001c20:	2011      	movs	r0, #17
 8001c22:	f001 fafe 	bl	8003222 <HAL_NVIC_EnableIRQ>

}
 8001c26:	bf00      	nop
 8001c28:	3708      	adds	r7, #8
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	40021000 	.word	0x40021000

08001c34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b08a      	sub	sp, #40	; 0x28
 8001c38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c3a:	f107 0314 	add.w	r3, r7, #20
 8001c3e:	2200      	movs	r2, #0
 8001c40:	601a      	str	r2, [r3, #0]
 8001c42:	605a      	str	r2, [r3, #4]
 8001c44:	609a      	str	r2, [r3, #8]
 8001c46:	60da      	str	r2, [r3, #12]
 8001c48:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c4a:	4b21      	ldr	r3, [pc, #132]	; (8001cd0 <MX_GPIO_Init+0x9c>)
 8001c4c:	695b      	ldr	r3, [r3, #20]
 8001c4e:	4a20      	ldr	r2, [pc, #128]	; (8001cd0 <MX_GPIO_Init+0x9c>)
 8001c50:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001c54:	6153      	str	r3, [r2, #20]
 8001c56:	4b1e      	ldr	r3, [pc, #120]	; (8001cd0 <MX_GPIO_Init+0x9c>)
 8001c58:	695b      	ldr	r3, [r3, #20]
 8001c5a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001c5e:	613b      	str	r3, [r7, #16]
 8001c60:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001c62:	4b1b      	ldr	r3, [pc, #108]	; (8001cd0 <MX_GPIO_Init+0x9c>)
 8001c64:	695b      	ldr	r3, [r3, #20]
 8001c66:	4a1a      	ldr	r2, [pc, #104]	; (8001cd0 <MX_GPIO_Init+0x9c>)
 8001c68:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001c6c:	6153      	str	r3, [r2, #20]
 8001c6e:	4b18      	ldr	r3, [pc, #96]	; (8001cd0 <MX_GPIO_Init+0x9c>)
 8001c70:	695b      	ldr	r3, [r3, #20]
 8001c72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c76:	60fb      	str	r3, [r7, #12]
 8001c78:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c7a:	4b15      	ldr	r3, [pc, #84]	; (8001cd0 <MX_GPIO_Init+0x9c>)
 8001c7c:	695b      	ldr	r3, [r3, #20]
 8001c7e:	4a14      	ldr	r2, [pc, #80]	; (8001cd0 <MX_GPIO_Init+0x9c>)
 8001c80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c84:	6153      	str	r3, [r2, #20]
 8001c86:	4b12      	ldr	r3, [pc, #72]	; (8001cd0 <MX_GPIO_Init+0x9c>)
 8001c88:	695b      	ldr	r3, [r3, #20]
 8001c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c8e:	60bb      	str	r3, [r7, #8]
 8001c90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c92:	4b0f      	ldr	r3, [pc, #60]	; (8001cd0 <MX_GPIO_Init+0x9c>)
 8001c94:	695b      	ldr	r3, [r3, #20]
 8001c96:	4a0e      	ldr	r2, [pc, #56]	; (8001cd0 <MX_GPIO_Init+0x9c>)
 8001c98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c9c:	6153      	str	r3, [r2, #20]
 8001c9e:	4b0c      	ldr	r3, [pc, #48]	; (8001cd0 <MX_GPIO_Init+0x9c>)
 8001ca0:	695b      	ldr	r3, [r3, #20]
 8001ca2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001ca6:	607b      	str	r3, [r7, #4]
 8001ca8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001caa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001cae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001cb0:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001cb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001cba:	f107 0314 	add.w	r3, r7, #20
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	4804      	ldr	r0, [pc, #16]	; (8001cd4 <MX_GPIO_Init+0xa0>)
 8001cc2:	f001 fca7 	bl	8003614 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001cc6:	bf00      	nop
 8001cc8:	3728      	adds	r7, #40	; 0x28
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	40021000 	.word	0x40021000
 8001cd4:	48000800 	.word	0x48000800

08001cd8 <DMATransferComplete>:
/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
  ;
}

void DMATransferComplete(DMA_HandleTypeDef *hdma) {
 8001cd8:	b480      	push	{r7}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  // Disable UART DMA mode
  huart2.Instance->CR3 &= ~USART_CR3_DMAT;
 8001ce0:	4b06      	ldr	r3, [pc, #24]	; (8001cfc <DMATransferComplete+0x24>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	689a      	ldr	r2, [r3, #8]
 8001ce6:	4b05      	ldr	r3, [pc, #20]	; (8001cfc <DMATransferComplete+0x24>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001cee:	609a      	str	r2, [r3, #8]
}
 8001cf0:	bf00      	nop
 8001cf2:	370c      	adds	r7, #12
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr
 8001cfc:	20000108 	.word	0x20000108

08001d00 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM6) {
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a05      	ldr	r2, [pc, #20]	; (8001d24 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d102      	bne.n	8001d18 <HAL_TIM_PeriodElapsedCallback+0x18>
		elapsed_360hz = 1;
 8001d12:	4b05      	ldr	r3, [pc, #20]	; (8001d28 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001d14:	2201      	movs	r2, #1
 8001d16:	701a      	strb	r2, [r3, #0]
	}
}
 8001d18:	bf00      	nop
 8001d1a:	370c      	adds	r7, #12
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d22:	4770      	bx	lr
 8001d24:	40001000 	.word	0x40001000
 8001d28:	200001d4 	.word	0x200001d4

08001d2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d30:	b672      	cpsid	i
}
 8001d32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d34:	e7fe      	b.n	8001d34 <Error_Handler+0x8>
	...

08001d38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d3e:	4b0f      	ldr	r3, [pc, #60]	; (8001d7c <HAL_MspInit+0x44>)
 8001d40:	699b      	ldr	r3, [r3, #24]
 8001d42:	4a0e      	ldr	r2, [pc, #56]	; (8001d7c <HAL_MspInit+0x44>)
 8001d44:	f043 0301 	orr.w	r3, r3, #1
 8001d48:	6193      	str	r3, [r2, #24]
 8001d4a:	4b0c      	ldr	r3, [pc, #48]	; (8001d7c <HAL_MspInit+0x44>)
 8001d4c:	699b      	ldr	r3, [r3, #24]
 8001d4e:	f003 0301 	and.w	r3, r3, #1
 8001d52:	607b      	str	r3, [r7, #4]
 8001d54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d56:	4b09      	ldr	r3, [pc, #36]	; (8001d7c <HAL_MspInit+0x44>)
 8001d58:	69db      	ldr	r3, [r3, #28]
 8001d5a:	4a08      	ldr	r2, [pc, #32]	; (8001d7c <HAL_MspInit+0x44>)
 8001d5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d60:	61d3      	str	r3, [r2, #28]
 8001d62:	4b06      	ldr	r3, [pc, #24]	; (8001d7c <HAL_MspInit+0x44>)
 8001d64:	69db      	ldr	r3, [r3, #28]
 8001d66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d6a:	603b      	str	r3, [r7, #0]
 8001d6c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001d6e:	2007      	movs	r0, #7
 8001d70:	f001 fa30 	bl	80031d4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d74:	bf00      	nop
 8001d76:	3708      	adds	r7, #8
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	40021000 	.word	0x40021000

08001d80 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b08a      	sub	sp, #40	; 0x28
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d88:	f107 0314 	add.w	r3, r7, #20
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	601a      	str	r2, [r3, #0]
 8001d90:	605a      	str	r2, [r3, #4]
 8001d92:	609a      	str	r2, [r3, #8]
 8001d94:	60da      	str	r2, [r3, #12]
 8001d96:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001da0:	d14c      	bne.n	8001e3c <HAL_ADC_MspInit+0xbc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001da2:	4b28      	ldr	r3, [pc, #160]	; (8001e44 <HAL_ADC_MspInit+0xc4>)
 8001da4:	695b      	ldr	r3, [r3, #20]
 8001da6:	4a27      	ldr	r2, [pc, #156]	; (8001e44 <HAL_ADC_MspInit+0xc4>)
 8001da8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dac:	6153      	str	r3, [r2, #20]
 8001dae:	4b25      	ldr	r3, [pc, #148]	; (8001e44 <HAL_ADC_MspInit+0xc4>)
 8001db0:	695b      	ldr	r3, [r3, #20]
 8001db2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001db6:	613b      	str	r3, [r7, #16]
 8001db8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dba:	4b22      	ldr	r3, [pc, #136]	; (8001e44 <HAL_ADC_MspInit+0xc4>)
 8001dbc:	695b      	ldr	r3, [r3, #20]
 8001dbe:	4a21      	ldr	r2, [pc, #132]	; (8001e44 <HAL_ADC_MspInit+0xc4>)
 8001dc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001dc4:	6153      	str	r3, [r2, #20]
 8001dc6:	4b1f      	ldr	r3, [pc, #124]	; (8001e44 <HAL_ADC_MspInit+0xc4>)
 8001dc8:	695b      	ldr	r3, [r3, #20]
 8001dca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dce:	60fb      	str	r3, [r7, #12]
 8001dd0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001dd6:	2303      	movs	r3, #3
 8001dd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dde:	f107 0314 	add.w	r3, r7, #20
 8001de2:	4619      	mov	r1, r3
 8001de4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001de8:	f001 fc14 	bl	8003614 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001dec:	4b16      	ldr	r3, [pc, #88]	; (8001e48 <HAL_ADC_MspInit+0xc8>)
 8001dee:	4a17      	ldr	r2, [pc, #92]	; (8001e4c <HAL_ADC_MspInit+0xcc>)
 8001df0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001df2:	4b15      	ldr	r3, [pc, #84]	; (8001e48 <HAL_ADC_MspInit+0xc8>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001df8:	4b13      	ldr	r3, [pc, #76]	; (8001e48 <HAL_ADC_MspInit+0xc8>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001dfe:	4b12      	ldr	r3, [pc, #72]	; (8001e48 <HAL_ADC_MspInit+0xc8>)
 8001e00:	2280      	movs	r2, #128	; 0x80
 8001e02:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001e04:	4b10      	ldr	r3, [pc, #64]	; (8001e48 <HAL_ADC_MspInit+0xc8>)
 8001e06:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e0a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001e0c:	4b0e      	ldr	r3, [pc, #56]	; (8001e48 <HAL_ADC_MspInit+0xc8>)
 8001e0e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e12:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001e14:	4b0c      	ldr	r3, [pc, #48]	; (8001e48 <HAL_ADC_MspInit+0xc8>)
 8001e16:	2220      	movs	r2, #32
 8001e18:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001e1a:	4b0b      	ldr	r3, [pc, #44]	; (8001e48 <HAL_ADC_MspInit+0xc8>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001e20:	4809      	ldr	r0, [pc, #36]	; (8001e48 <HAL_ADC_MspInit+0xc8>)
 8001e22:	f001 fa18 	bl	8003256 <HAL_DMA_Init>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d001      	beq.n	8001e30 <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 8001e2c:	f7ff ff7e 	bl	8001d2c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	4a05      	ldr	r2, [pc, #20]	; (8001e48 <HAL_ADC_MspInit+0xc8>)
 8001e34:	639a      	str	r2, [r3, #56]	; 0x38
 8001e36:	4a04      	ldr	r2, [pc, #16]	; (8001e48 <HAL_ADC_MspInit+0xc8>)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001e3c:	bf00      	nop
 8001e3e:	3728      	adds	r7, #40	; 0x28
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	40021000 	.word	0x40021000
 8001e48:	20000078 	.word	0x20000078
 8001e4c:	40020008 	.word	0x40020008

08001e50 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b084      	sub	sp, #16
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a0d      	ldr	r2, [pc, #52]	; (8001e94 <HAL_TIM_Base_MspInit+0x44>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d113      	bne.n	8001e8a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001e62:	4b0d      	ldr	r3, [pc, #52]	; (8001e98 <HAL_TIM_Base_MspInit+0x48>)
 8001e64:	69db      	ldr	r3, [r3, #28]
 8001e66:	4a0c      	ldr	r2, [pc, #48]	; (8001e98 <HAL_TIM_Base_MspInit+0x48>)
 8001e68:	f043 0310 	orr.w	r3, r3, #16
 8001e6c:	61d3      	str	r3, [r2, #28]
 8001e6e:	4b0a      	ldr	r3, [pc, #40]	; (8001e98 <HAL_TIM_Base_MspInit+0x48>)
 8001e70:	69db      	ldr	r3, [r3, #28]
 8001e72:	f003 0310 	and.w	r3, r3, #16
 8001e76:	60fb      	str	r3, [r7, #12]
 8001e78:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	2100      	movs	r1, #0
 8001e7e:	2036      	movs	r0, #54	; 0x36
 8001e80:	f001 f9b3 	bl	80031ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 8001e84:	2036      	movs	r0, #54	; 0x36
 8001e86:	f001 f9cc 	bl	8003222 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8001e8a:	bf00      	nop
 8001e8c:	3710      	adds	r7, #16
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	40001000 	.word	0x40001000
 8001e98:	40021000 	.word	0x40021000

08001e9c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b08a      	sub	sp, #40	; 0x28
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea4:	f107 0314 	add.w	r3, r7, #20
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	601a      	str	r2, [r3, #0]
 8001eac:	605a      	str	r2, [r3, #4]
 8001eae:	609a      	str	r2, [r3, #8]
 8001eb0:	60da      	str	r2, [r3, #12]
 8001eb2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a2b      	ldr	r2, [pc, #172]	; (8001f68 <HAL_UART_MspInit+0xcc>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d14f      	bne.n	8001f5e <HAL_UART_MspInit+0xc2>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ebe:	4b2b      	ldr	r3, [pc, #172]	; (8001f6c <HAL_UART_MspInit+0xd0>)
 8001ec0:	69db      	ldr	r3, [r3, #28]
 8001ec2:	4a2a      	ldr	r2, [pc, #168]	; (8001f6c <HAL_UART_MspInit+0xd0>)
 8001ec4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ec8:	61d3      	str	r3, [r2, #28]
 8001eca:	4b28      	ldr	r3, [pc, #160]	; (8001f6c <HAL_UART_MspInit+0xd0>)
 8001ecc:	69db      	ldr	r3, [r3, #28]
 8001ece:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ed2:	613b      	str	r3, [r7, #16]
 8001ed4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ed6:	4b25      	ldr	r3, [pc, #148]	; (8001f6c <HAL_UART_MspInit+0xd0>)
 8001ed8:	695b      	ldr	r3, [r3, #20]
 8001eda:	4a24      	ldr	r2, [pc, #144]	; (8001f6c <HAL_UART_MspInit+0xd0>)
 8001edc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ee0:	6153      	str	r3, [r2, #20]
 8001ee2:	4b22      	ldr	r3, [pc, #136]	; (8001f6c <HAL_UART_MspInit+0xd0>)
 8001ee4:	695b      	ldr	r3, [r3, #20]
 8001ee6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eea:	60fb      	str	r3, [r7, #12]
 8001eec:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 8001eee:	f248 0304 	movw	r3, #32772	; 0x8004
 8001ef2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef4:	2302      	movs	r3, #2
 8001ef6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001efc:	2303      	movs	r3, #3
 8001efe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f00:	2307      	movs	r3, #7
 8001f02:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f04:	f107 0314 	add.w	r3, r7, #20
 8001f08:	4619      	mov	r1, r3
 8001f0a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f0e:	f001 fb81 	bl	8003614 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8001f12:	4b17      	ldr	r3, [pc, #92]	; (8001f70 <HAL_UART_MspInit+0xd4>)
 8001f14:	4a17      	ldr	r2, [pc, #92]	; (8001f74 <HAL_UART_MspInit+0xd8>)
 8001f16:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f18:	4b15      	ldr	r3, [pc, #84]	; (8001f70 <HAL_UART_MspInit+0xd4>)
 8001f1a:	2210      	movs	r2, #16
 8001f1c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f1e:	4b14      	ldr	r3, [pc, #80]	; (8001f70 <HAL_UART_MspInit+0xd4>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001f24:	4b12      	ldr	r3, [pc, #72]	; (8001f70 <HAL_UART_MspInit+0xd4>)
 8001f26:	2280      	movs	r2, #128	; 0x80
 8001f28:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f2a:	4b11      	ldr	r3, [pc, #68]	; (8001f70 <HAL_UART_MspInit+0xd4>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f30:	4b0f      	ldr	r3, [pc, #60]	; (8001f70 <HAL_UART_MspInit+0xd4>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001f36:	4b0e      	ldr	r3, [pc, #56]	; (8001f70 <HAL_UART_MspInit+0xd4>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001f3c:	4b0c      	ldr	r3, [pc, #48]	; (8001f70 <HAL_UART_MspInit+0xd4>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001f42:	480b      	ldr	r0, [pc, #44]	; (8001f70 <HAL_UART_MspInit+0xd4>)
 8001f44:	f001 f987 	bl	8003256 <HAL_DMA_Init>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <HAL_UART_MspInit+0xb6>
    {
      Error_Handler();
 8001f4e:	f7ff feed 	bl	8001d2c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	4a06      	ldr	r2, [pc, #24]	; (8001f70 <HAL_UART_MspInit+0xd4>)
 8001f56:	671a      	str	r2, [r3, #112]	; 0x70
 8001f58:	4a05      	ldr	r2, [pc, #20]	; (8001f70 <HAL_UART_MspInit+0xd4>)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001f5e:	bf00      	nop
 8001f60:	3728      	adds	r7, #40	; 0x28
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	40004400 	.word	0x40004400
 8001f6c:	40021000 	.word	0x40021000
 8001f70:	20000190 	.word	0x20000190
 8001f74:	40020080 	.word	0x40020080

08001f78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f7c:	e7fe      	b.n	8001f7c <NMI_Handler+0x4>

08001f7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f7e:	b480      	push	{r7}
 8001f80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f82:	e7fe      	b.n	8001f82 <HardFault_Handler+0x4>

08001f84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f88:	e7fe      	b.n	8001f88 <MemManage_Handler+0x4>

08001f8a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f8a:	b480      	push	{r7}
 8001f8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f8e:	e7fe      	b.n	8001f8e <BusFault_Handler+0x4>

08001f90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f94:	e7fe      	b.n	8001f94 <UsageFault_Handler+0x4>

08001f96 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f96:	b480      	push	{r7}
 8001f98:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f9a:	bf00      	nop
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa2:	4770      	bx	lr

08001fa4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fa8:	bf00      	nop
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr

08001fb2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fb2:	b480      	push	{r7}
 8001fb4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fb6:	bf00      	nop
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbe:	4770      	bx	lr

08001fc0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fc4:	f000 f8a2 	bl	800210c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fc8:	bf00      	nop
 8001fca:	bd80      	pop	{r7, pc}

08001fcc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001fd0:	4802      	ldr	r0, [pc, #8]	; (8001fdc <DMA1_Channel1_IRQHandler+0x10>)
 8001fd2:	f001 f9e6 	bl	80033a2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001fd6:	bf00      	nop
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	20000078 	.word	0x20000078

08001fe0 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001fe4:	4802      	ldr	r0, [pc, #8]	; (8001ff0 <DMA1_Channel7_IRQHandler+0x10>)
 8001fe6:	f001 f9dc 	bl	80033a2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001fea:	bf00      	nop
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	20000190 	.word	0x20000190

08001ff4 <TIM6_DAC1_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC1 underrun error interrupts.
  */
void TIM6_DAC1_IRQHandler(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC1_IRQn 0 */

  /* USER CODE END TIM6_DAC1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001ff8:	4802      	ldr	r0, [pc, #8]	; (8002004 <TIM6_DAC1_IRQHandler+0x10>)
 8001ffa:	f003 f8db 	bl	80051b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC1_IRQn 1 */

  /* USER CODE END TIM6_DAC1_IRQn 1 */
}
 8001ffe:	bf00      	nop
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	200000bc 	.word	0x200000bc

08002008 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800200c:	4b06      	ldr	r3, [pc, #24]	; (8002028 <SystemInit+0x20>)
 800200e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002012:	4a05      	ldr	r2, [pc, #20]	; (8002028 <SystemInit+0x20>)
 8002014:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002018:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800201c:	bf00      	nop
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop
 8002028:	e000ed00 	.word	0xe000ed00

0800202c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800202c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002064 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002030:	f7ff ffea 	bl	8002008 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002034:	480c      	ldr	r0, [pc, #48]	; (8002068 <LoopForever+0x6>)
  ldr r1, =_edata
 8002036:	490d      	ldr	r1, [pc, #52]	; (800206c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002038:	4a0d      	ldr	r2, [pc, #52]	; (8002070 <LoopForever+0xe>)
  movs r3, #0
 800203a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800203c:	e002      	b.n	8002044 <LoopCopyDataInit>

0800203e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800203e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002040:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002042:	3304      	adds	r3, #4

08002044 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002044:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002046:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002048:	d3f9      	bcc.n	800203e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800204a:	4a0a      	ldr	r2, [pc, #40]	; (8002074 <LoopForever+0x12>)
  ldr r4, =_ebss
 800204c:	4c0a      	ldr	r4, [pc, #40]	; (8002078 <LoopForever+0x16>)
  movs r3, #0
 800204e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002050:	e001      	b.n	8002056 <LoopFillZerobss>

08002052 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002052:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002054:	3204      	adds	r2, #4

08002056 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002056:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002058:	d3fb      	bcc.n	8002052 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800205a:	f003 fe91 	bl	8005d80 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800205e:	f7ff fc39 	bl	80018d4 <main>

08002062 <LoopForever>:

LoopForever:
    b LoopForever
 8002062:	e7fe      	b.n	8002062 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002064:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8002068:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800206c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8002070:	08005e4c 	.word	0x08005e4c
  ldr r2, =_sbss
 8002074:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8002078:	200001dc 	.word	0x200001dc

0800207c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800207c:	e7fe      	b.n	800207c <ADC1_2_IRQHandler>
	...

08002080 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002084:	4b08      	ldr	r3, [pc, #32]	; (80020a8 <HAL_Init+0x28>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a07      	ldr	r2, [pc, #28]	; (80020a8 <HAL_Init+0x28>)
 800208a:	f043 0310 	orr.w	r3, r3, #16
 800208e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002090:	2003      	movs	r0, #3
 8002092:	f001 f89f 	bl	80031d4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002096:	2000      	movs	r0, #0
 8002098:	f000 f808 	bl	80020ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800209c:	f7ff fe4c 	bl	8001d38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020a0:	2300      	movs	r3, #0
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	40022000 	.word	0x40022000

080020ac <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020b4:	4b12      	ldr	r3, [pc, #72]	; (8002100 <HAL_InitTick+0x54>)
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	4b12      	ldr	r3, [pc, #72]	; (8002104 <HAL_InitTick+0x58>)
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	4619      	mov	r1, r3
 80020be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80020c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ca:	4618      	mov	r0, r3
 80020cc:	f001 f8b7 	bl	800323e <HAL_SYSTICK_Config>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e00e      	b.n	80020f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2b0f      	cmp	r3, #15
 80020de:	d80a      	bhi.n	80020f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020e0:	2200      	movs	r2, #0
 80020e2:	6879      	ldr	r1, [r7, #4]
 80020e4:	f04f 30ff 	mov.w	r0, #4294967295
 80020e8:	f001 f87f 	bl	80031ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020ec:	4a06      	ldr	r2, [pc, #24]	; (8002108 <HAL_InitTick+0x5c>)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80020f2:	2300      	movs	r3, #0
 80020f4:	e000      	b.n	80020f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	3708      	adds	r7, #8
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	20000000 	.word	0x20000000
 8002104:	20000008 	.word	0x20000008
 8002108:	20000004 	.word	0x20000004

0800210c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002110:	4b06      	ldr	r3, [pc, #24]	; (800212c <HAL_IncTick+0x20>)
 8002112:	781b      	ldrb	r3, [r3, #0]
 8002114:	461a      	mov	r2, r3
 8002116:	4b06      	ldr	r3, [pc, #24]	; (8002130 <HAL_IncTick+0x24>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4413      	add	r3, r2
 800211c:	4a04      	ldr	r2, [pc, #16]	; (8002130 <HAL_IncTick+0x24>)
 800211e:	6013      	str	r3, [r2, #0]
}
 8002120:	bf00      	nop
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
 800212a:	bf00      	nop
 800212c:	20000008 	.word	0x20000008
 8002130:	200001d8 	.word	0x200001d8

08002134 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
  return uwTick;  
 8002138:	4b03      	ldr	r3, [pc, #12]	; (8002148 <HAL_GetTick+0x14>)
 800213a:	681b      	ldr	r3, [r3, #0]
}
 800213c:	4618      	mov	r0, r3
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr
 8002146:	bf00      	nop
 8002148:	200001d8 	.word	0x200001d8

0800214c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b09a      	sub	sp, #104	; 0x68
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002154:	2300      	movs	r3, #0
 8002156:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 800215a:	2300      	movs	r3, #0
 800215c:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 800215e:	2300      	movs	r3, #0
 8002160:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d101      	bne.n	800216c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002168:	2301      	movs	r3, #1
 800216a:	e172      	b.n	8002452 <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	691b      	ldr	r3, [r3, #16]
 8002170:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002176:	f003 0310 	and.w	r3, r3, #16
 800217a:	2b00      	cmp	r3, #0
 800217c:	d176      	bne.n	800226c <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002182:	2b00      	cmp	r3, #0
 8002184:	d152      	bne.n	800222c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2200      	movs	r2, #0
 800218a:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2200      	movs	r2, #0
 8002190:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2200      	movs	r2, #0
 8002196:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2200      	movs	r2, #0
 800219c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80021a0:	6878      	ldr	r0, [r7, #4]
 80021a2:	f7ff fded 	bl	8001d80 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d13b      	bne.n	800222c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80021b4:	6878      	ldr	r0, [r7, #4]
 80021b6:	f000 fed7 	bl	8002f68 <ADC_Disable>
 80021ba:	4603      	mov	r3, r0
 80021bc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c4:	f003 0310 	and.w	r3, r3, #16
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d12f      	bne.n	800222c <HAL_ADC_Init+0xe0>
 80021cc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d12b      	bne.n	800222c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80021dc:	f023 0302 	bic.w	r3, r3, #2
 80021e0:	f043 0202 	orr.w	r2, r3, #2
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	689a      	ldr	r2, [r3, #8]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80021f6:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	689a      	ldr	r2, [r3, #8]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002206:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002208:	4b94      	ldr	r3, [pc, #592]	; (800245c <HAL_ADC_Init+0x310>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a94      	ldr	r2, [pc, #592]	; (8002460 <HAL_ADC_Init+0x314>)
 800220e:	fba2 2303 	umull	r2, r3, r2, r3
 8002212:	0c9a      	lsrs	r2, r3, #18
 8002214:	4613      	mov	r3, r2
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	4413      	add	r3, r2
 800221a:	005b      	lsls	r3, r3, #1
 800221c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800221e:	e002      	b.n	8002226 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	3b01      	subs	r3, #1
 8002224:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d1f9      	bne.n	8002220 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d007      	beq.n	800224a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002244:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002248:	d110      	bne.n	800226c <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800224e:	f023 0312 	bic.w	r3, r3, #18
 8002252:	f043 0210 	orr.w	r2, r3, #16
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800225e:	f043 0201 	orr.w	r2, r3, #1
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002270:	f003 0310 	and.w	r3, r3, #16
 8002274:	2b00      	cmp	r3, #0
 8002276:	f040 80df 	bne.w	8002438 <HAL_ADC_Init+0x2ec>
 800227a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800227e:	2b00      	cmp	r3, #0
 8002280:	f040 80da 	bne.w	8002438 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	689b      	ldr	r3, [r3, #8]
 800228a:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800228e:	2b00      	cmp	r3, #0
 8002290:	f040 80d2 	bne.w	8002438 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002298:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800229c:	f043 0202 	orr.w	r2, r3, #2
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022a4:	4b6f      	ldr	r3, [pc, #444]	; (8002464 <HAL_ADC_Init+0x318>)
 80022a6:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80022b0:	d102      	bne.n	80022b8 <HAL_ADC_Init+0x16c>
 80022b2:	4b6d      	ldr	r3, [pc, #436]	; (8002468 <HAL_ADC_Init+0x31c>)
 80022b4:	60fb      	str	r3, [r7, #12]
 80022b6:	e002      	b.n	80022be <HAL_ADC_Init+0x172>
 80022b8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80022bc:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	f003 0303 	and.w	r3, r3, #3
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d108      	bne.n	80022de <HAL_ADC_Init+0x192>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 0301 	and.w	r3, r3, #1
 80022d6:	2b01      	cmp	r3, #1
 80022d8:	d101      	bne.n	80022de <HAL_ADC_Init+0x192>
 80022da:	2301      	movs	r3, #1
 80022dc:	e000      	b.n	80022e0 <HAL_ADC_Init+0x194>
 80022de:	2300      	movs	r3, #0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d11c      	bne.n	800231e <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80022e4:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d010      	beq.n	800230c <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	f003 0303 	and.w	r3, r3, #3
 80022f2:	2b01      	cmp	r3, #1
 80022f4:	d107      	bne.n	8002306 <HAL_ADC_Init+0x1ba>
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f003 0301 	and.w	r3, r3, #1
 80022fe:	2b01      	cmp	r3, #1
 8002300:	d101      	bne.n	8002306 <HAL_ADC_Init+0x1ba>
 8002302:	2301      	movs	r3, #1
 8002304:	e000      	b.n	8002308 <HAL_ADC_Init+0x1bc>
 8002306:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002308:	2b00      	cmp	r3, #0
 800230a:	d108      	bne.n	800231e <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 800230c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	431a      	orrs	r2, r3
 800231a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800231c:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	7e5b      	ldrb	r3, [r3, #25]
 8002322:	035b      	lsls	r3, r3, #13
 8002324:	687a      	ldr	r2, [r7, #4]
 8002326:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002328:	2a01      	cmp	r2, #1
 800232a:	d002      	beq.n	8002332 <HAL_ADC_Init+0x1e6>
 800232c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002330:	e000      	b.n	8002334 <HAL_ADC_Init+0x1e8>
 8002332:	2200      	movs	r2, #0
 8002334:	431a      	orrs	r2, r3
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	68db      	ldr	r3, [r3, #12]
 800233a:	431a      	orrs	r2, r3
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	689b      	ldr	r3, [r3, #8]
 8002340:	4313      	orrs	r3, r2
 8002342:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002344:	4313      	orrs	r3, r2
 8002346:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800234e:	2b01      	cmp	r3, #1
 8002350:	d11b      	bne.n	800238a <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	7e5b      	ldrb	r3, [r3, #25]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d109      	bne.n	800236e <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800235e:	3b01      	subs	r3, #1
 8002360:	045a      	lsls	r2, r3, #17
 8002362:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002364:	4313      	orrs	r3, r2
 8002366:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800236a:	663b      	str	r3, [r7, #96]	; 0x60
 800236c:	e00d      	b.n	800238a <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002372:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8002376:	f043 0220 	orr.w	r2, r3, #32
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002382:	f043 0201 	orr.w	r2, r3, #1
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800238e:	2b01      	cmp	r3, #1
 8002390:	d007      	beq.n	80023a2 <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800239a:	4313      	orrs	r3, r2
 800239c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800239e:	4313      	orrs	r3, r2
 80023a0:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	f003 030c 	and.w	r3, r3, #12
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d114      	bne.n	80023da <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	68db      	ldr	r3, [r3, #12]
 80023b6:	687a      	ldr	r2, [r7, #4]
 80023b8:	6812      	ldr	r2, [r2, #0]
 80023ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80023be:	f023 0302 	bic.w	r3, r3, #2
 80023c2:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	7e1b      	ldrb	r3, [r3, #24]
 80023c8:	039a      	lsls	r2, r3, #14
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80023d0:	005b      	lsls	r3, r3, #1
 80023d2:	4313      	orrs	r3, r2
 80023d4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80023d6:	4313      	orrs	r3, r2
 80023d8:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	68da      	ldr	r2, [r3, #12]
 80023e0:	4b22      	ldr	r3, [pc, #136]	; (800246c <HAL_ADC_Init+0x320>)
 80023e2:	4013      	ands	r3, r2
 80023e4:	687a      	ldr	r2, [r7, #4]
 80023e6:	6812      	ldr	r2, [r2, #0]
 80023e8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80023ea:	430b      	orrs	r3, r1
 80023ec:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	691b      	ldr	r3, [r3, #16]
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d10c      	bne.n	8002410 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023fc:	f023 010f 	bic.w	r1, r3, #15
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	69db      	ldr	r3, [r3, #28]
 8002404:	1e5a      	subs	r2, r3, #1
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	430a      	orrs	r2, r1
 800240c:	631a      	str	r2, [r3, #48]	; 0x30
 800240e:	e007      	b.n	8002420 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f022 020f 	bic.w	r2, r2, #15
 800241e:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2200      	movs	r2, #0
 8002424:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242a:	f023 0303 	bic.w	r3, r3, #3
 800242e:	f043 0201 	orr.w	r2, r3, #1
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	641a      	str	r2, [r3, #64]	; 0x40
 8002436:	e00a      	b.n	800244e <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243c:	f023 0312 	bic.w	r3, r3, #18
 8002440:	f043 0210 	orr.w	r2, r3, #16
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002448:	2301      	movs	r3, #1
 800244a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 800244e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002452:	4618      	mov	r0, r3
 8002454:	3768      	adds	r7, #104	; 0x68
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	20000000 	.word	0x20000000
 8002460:	431bde83 	.word	0x431bde83
 8002464:	50000300 	.word	0x50000300
 8002468:	50000100 	.word	0x50000100
 800246c:	fff0c007 	.word	0xfff0c007

08002470 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b084      	sub	sp, #16
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002478:	2300      	movs	r3, #0
 800247a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	f003 0304 	and.w	r3, r3, #4
 8002486:	2b00      	cmp	r3, #0
 8002488:	f040 809c 	bne.w	80025c4 <HAL_ADC_Start+0x154>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002492:	2b01      	cmp	r3, #1
 8002494:	d101      	bne.n	800249a <HAL_ADC_Start+0x2a>
 8002496:	2302      	movs	r3, #2
 8002498:	e097      	b.n	80025ca <HAL_ADC_Start+0x15a>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2201      	movs	r2, #1
 800249e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f000 fcfc 	bl	8002ea0 <ADC_Enable>
 80024a8:	4603      	mov	r3, r0
 80024aa:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80024ac:	7bfb      	ldrb	r3, [r7, #15]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	f040 8083 	bne.w	80025ba <HAL_ADC_Start+0x14a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80024bc:	f023 0301 	bic.w	r3, r3, #1
 80024c0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80024c8:	4b42      	ldr	r3, [pc, #264]	; (80025d4 <HAL_ADC_Start+0x164>)
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	f003 031f 	and.w	r3, r3, #31
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d004      	beq.n	80024de <HAL_ADC_Start+0x6e>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80024dc:	d115      	bne.n	800250a <HAL_ADC_Start+0x9a>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d027      	beq.n	8002548 <HAL_ADC_Start+0xd8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024fc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002500:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002508:	e01e      	b.n	8002548 <HAL_ADC_Start+0xd8>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800250e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800251e:	d004      	beq.n	800252a <HAL_ADC_Start+0xba>
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a2c      	ldr	r2, [pc, #176]	; (80025d8 <HAL_ADC_Start+0x168>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d10e      	bne.n	8002548 <HAL_ADC_Start+0xd8>
 800252a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800252e:	68db      	ldr	r3, [r3, #12]
 8002530:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002534:	2b00      	cmp	r3, #0
 8002536:	d007      	beq.n	8002548 <HAL_ADC_Start+0xd8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800253c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002540:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002550:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002554:	d106      	bne.n	8002564 <HAL_ADC_Start+0xf4>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800255a:	f023 0206 	bic.w	r2, r3, #6
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	645a      	str	r2, [r3, #68]	; 0x44
 8002562:	e002      	b.n	800256a <HAL_ADC_Start+0xfa>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2200      	movs	r2, #0
 8002568:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2200      	movs	r2, #0
 800256e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	221c      	movs	r2, #28
 8002578:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 800257a:	4b16      	ldr	r3, [pc, #88]	; (80025d4 <HAL_ADC_Start+0x164>)
 800257c:	689b      	ldr	r3, [r3, #8]
 800257e:	f003 031f 	and.w	r3, r3, #31
 8002582:	2b00      	cmp	r3, #0
 8002584:	d010      	beq.n	80025a8 <HAL_ADC_Start+0x138>
 8002586:	4b13      	ldr	r3, [pc, #76]	; (80025d4 <HAL_ADC_Start+0x164>)
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	f003 031f 	and.w	r3, r3, #31
 800258e:	2b05      	cmp	r3, #5
 8002590:	d00a      	beq.n	80025a8 <HAL_ADC_Start+0x138>
 8002592:	4b10      	ldr	r3, [pc, #64]	; (80025d4 <HAL_ADC_Start+0x164>)
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	f003 031f 	and.w	r3, r3, #31
 800259a:	2b09      	cmp	r3, #9
 800259c:	d004      	beq.n	80025a8 <HAL_ADC_Start+0x138>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80025a6:	d10f      	bne.n	80025c8 <HAL_ADC_Start+0x158>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	689a      	ldr	r2, [r3, #8]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f042 0204 	orr.w	r2, r2, #4
 80025b6:	609a      	str	r2, [r3, #8]
 80025b8:	e006      	b.n	80025c8 <HAL_ADC_Start+0x158>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2200      	movs	r2, #0
 80025be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80025c2:	e001      	b.n	80025c8 <HAL_ADC_Start+0x158>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80025c4:	2302      	movs	r3, #2
 80025c6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80025c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3710      	adds	r7, #16
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	50000300 	.word	0x50000300
 80025d8:	50000100 	.word	0x50000100

080025dc <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b086      	sub	sp, #24
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 80025e6:	2300      	movs	r3, #0
 80025e8:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	695b      	ldr	r3, [r3, #20]
 80025ee:	2b08      	cmp	r3, #8
 80025f0:	d102      	bne.n	80025f8 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80025f2:	2308      	movs	r3, #8
 80025f4:	617b      	str	r3, [r7, #20]
 80025f6:	e02e      	b.n	8002656 <HAL_ADC_PollForConversion+0x7a>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80025f8:	4b5e      	ldr	r3, [pc, #376]	; (8002774 <HAL_ADC_PollForConversion+0x198>)
 80025fa:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	f003 031f 	and.w	r3, r3, #31
 8002604:	2b00      	cmp	r3, #0
 8002606:	d112      	bne.n	800262e <HAL_ADC_PollForConversion+0x52>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	68db      	ldr	r3, [r3, #12]
 800260e:	f003 0301 	and.w	r3, r3, #1
 8002612:	2b01      	cmp	r3, #1
 8002614:	d11d      	bne.n	8002652 <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800261a:	f043 0220 	orr.w	r2, r3, #32
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 800262a:	2301      	movs	r3, #1
 800262c:	e09d      	b.n	800276a <HAL_ADC_PollForConversion+0x18e>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002636:	2b00      	cmp	r3, #0
 8002638:	d00b      	beq.n	8002652 <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263e:	f043 0220 	orr.w	r2, r3, #32
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2200      	movs	r2, #0
 800264a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e08b      	b.n	800276a <HAL_ADC_PollForConversion+0x18e>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8002652:	230c      	movs	r3, #12
 8002654:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002656:	4b47      	ldr	r3, [pc, #284]	; (8002774 <HAL_ADC_PollForConversion+0x198>)
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	f003 031f 	and.w	r3, r3, #31
 800265e:	2b00      	cmp	r3, #0
 8002660:	d004      	beq.n	800266c <HAL_ADC_PollForConversion+0x90>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800266a:	d104      	bne.n	8002676 <HAL_ADC_PollForConversion+0x9a>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	68db      	ldr	r3, [r3, #12]
 8002672:	613b      	str	r3, [r7, #16]
 8002674:	e003      	b.n	800267e <HAL_ADC_PollForConversion+0xa2>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002676:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800267a:	68db      	ldr	r3, [r3, #12]
 800267c:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 800267e:	f7ff fd59 	bl	8002134 <HAL_GetTick>
 8002682:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002684:	e021      	b.n	80026ca <HAL_ADC_PollForConversion+0xee>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800268c:	d01d      	beq.n	80026ca <HAL_ADC_PollForConversion+0xee>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d007      	beq.n	80026a4 <HAL_ADC_PollForConversion+0xc8>
 8002694:	f7ff fd4e 	bl	8002134 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	683a      	ldr	r2, [r7, #0]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d212      	bcs.n	80026ca <HAL_ADC_PollForConversion+0xee>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	4013      	ands	r3, r2
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d10b      	bne.n	80026ca <HAL_ADC_PollForConversion+0xee>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b6:	f043 0204 	orr.w	r2, r3, #4
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2200      	movs	r2, #0
 80026c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 80026c6:	2303      	movs	r3, #3
 80026c8:	e04f      	b.n	800276a <HAL_ADC_PollForConversion+0x18e>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	681a      	ldr	r2, [r3, #0]
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	4013      	ands	r3, r2
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d0d6      	beq.n	8002686 <HAL_ADC_PollForConversion+0xaa>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026dc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	68db      	ldr	r3, [r3, #12]
 80026ea:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d131      	bne.n	8002756 <HAL_ADC_PollForConversion+0x17a>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 80026f2:	693b      	ldr	r3, [r7, #16]
 80026f4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d12c      	bne.n	8002756 <HAL_ADC_PollForConversion+0x17a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f003 0308 	and.w	r3, r3, #8
 8002706:	2b08      	cmp	r3, #8
 8002708:	d125      	bne.n	8002756 <HAL_ADC_PollForConversion+0x17a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	f003 0304 	and.w	r3, r3, #4
 8002714:	2b00      	cmp	r3, #0
 8002716:	d112      	bne.n	800273e <HAL_ADC_PollForConversion+0x162>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800271c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002728:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800272c:	2b00      	cmp	r3, #0
 800272e:	d112      	bne.n	8002756 <HAL_ADC_PollForConversion+0x17a>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002734:	f043 0201 	orr.w	r2, r3, #1
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	641a      	str	r2, [r3, #64]	; 0x40
 800273c:	e00b      	b.n	8002756 <HAL_ADC_PollForConversion+0x17a>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002742:	f043 0220 	orr.w	r2, r3, #32
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800274e:	f043 0201 	orr.w	r2, r3, #1
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800275c:	2b00      	cmp	r3, #0
 800275e:	d103      	bne.n	8002768 <HAL_ADC_PollForConversion+0x18c>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	697a      	ldr	r2, [r7, #20]
 8002766:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002768:	2300      	movs	r3, #0
}
 800276a:	4618      	mov	r0, r3
 800276c:	3718      	adds	r7, #24
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	50000300 	.word	0x50000300

08002778 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002778:	b480      	push	{r7}
 800277a:	b083      	sub	sp, #12
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002786:	4618      	mov	r0, r3
 8002788:	370c      	adds	r7, #12
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr
	...

08002794 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002794:	b480      	push	{r7}
 8002796:	b09b      	sub	sp, #108	; 0x6c
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
 800279c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800279e:	2300      	movs	r3, #0
 80027a0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80027a4:	2300      	movs	r3, #0
 80027a6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027ae:	2b01      	cmp	r3, #1
 80027b0:	d101      	bne.n	80027b6 <HAL_ADC_ConfigChannel+0x22>
 80027b2:	2302      	movs	r3, #2
 80027b4:	e2a4      	b.n	8002d00 <HAL_ADC_ConfigChannel+0x56c>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2201      	movs	r2, #1
 80027ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	f003 0304 	and.w	r3, r3, #4
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	f040 8288 	bne.w	8002cde <HAL_ADC_ConfigChannel+0x54a>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	2b04      	cmp	r3, #4
 80027d4:	d81c      	bhi.n	8002810 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	685a      	ldr	r2, [r3, #4]
 80027e0:	4613      	mov	r3, r2
 80027e2:	005b      	lsls	r3, r3, #1
 80027e4:	4413      	add	r3, r2
 80027e6:	005b      	lsls	r3, r3, #1
 80027e8:	461a      	mov	r2, r3
 80027ea:	231f      	movs	r3, #31
 80027ec:	4093      	lsls	r3, r2
 80027ee:	43db      	mvns	r3, r3
 80027f0:	4019      	ands	r1, r3
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	6818      	ldr	r0, [r3, #0]
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	685a      	ldr	r2, [r3, #4]
 80027fa:	4613      	mov	r3, r2
 80027fc:	005b      	lsls	r3, r3, #1
 80027fe:	4413      	add	r3, r2
 8002800:	005b      	lsls	r3, r3, #1
 8002802:	fa00 f203 	lsl.w	r2, r0, r3
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	430a      	orrs	r2, r1
 800280c:	631a      	str	r2, [r3, #48]	; 0x30
 800280e:	e063      	b.n	80028d8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	2b09      	cmp	r3, #9
 8002816:	d81e      	bhi.n	8002856 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	685a      	ldr	r2, [r3, #4]
 8002822:	4613      	mov	r3, r2
 8002824:	005b      	lsls	r3, r3, #1
 8002826:	4413      	add	r3, r2
 8002828:	005b      	lsls	r3, r3, #1
 800282a:	3b1e      	subs	r3, #30
 800282c:	221f      	movs	r2, #31
 800282e:	fa02 f303 	lsl.w	r3, r2, r3
 8002832:	43db      	mvns	r3, r3
 8002834:	4019      	ands	r1, r3
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	6818      	ldr	r0, [r3, #0]
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	685a      	ldr	r2, [r3, #4]
 800283e:	4613      	mov	r3, r2
 8002840:	005b      	lsls	r3, r3, #1
 8002842:	4413      	add	r3, r2
 8002844:	005b      	lsls	r3, r3, #1
 8002846:	3b1e      	subs	r3, #30
 8002848:	fa00 f203 	lsl.w	r2, r0, r3
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	430a      	orrs	r2, r1
 8002852:	635a      	str	r2, [r3, #52]	; 0x34
 8002854:	e040      	b.n	80028d8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	2b0e      	cmp	r3, #14
 800285c:	d81e      	bhi.n	800289c <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685a      	ldr	r2, [r3, #4]
 8002868:	4613      	mov	r3, r2
 800286a:	005b      	lsls	r3, r3, #1
 800286c:	4413      	add	r3, r2
 800286e:	005b      	lsls	r3, r3, #1
 8002870:	3b3c      	subs	r3, #60	; 0x3c
 8002872:	221f      	movs	r2, #31
 8002874:	fa02 f303 	lsl.w	r3, r2, r3
 8002878:	43db      	mvns	r3, r3
 800287a:	4019      	ands	r1, r3
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	6818      	ldr	r0, [r3, #0]
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	685a      	ldr	r2, [r3, #4]
 8002884:	4613      	mov	r3, r2
 8002886:	005b      	lsls	r3, r3, #1
 8002888:	4413      	add	r3, r2
 800288a:	005b      	lsls	r3, r3, #1
 800288c:	3b3c      	subs	r3, #60	; 0x3c
 800288e:	fa00 f203 	lsl.w	r2, r0, r3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	430a      	orrs	r2, r1
 8002898:	639a      	str	r2, [r3, #56]	; 0x38
 800289a:	e01d      	b.n	80028d8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	685a      	ldr	r2, [r3, #4]
 80028a6:	4613      	mov	r3, r2
 80028a8:	005b      	lsls	r3, r3, #1
 80028aa:	4413      	add	r3, r2
 80028ac:	005b      	lsls	r3, r3, #1
 80028ae:	3b5a      	subs	r3, #90	; 0x5a
 80028b0:	221f      	movs	r2, #31
 80028b2:	fa02 f303 	lsl.w	r3, r2, r3
 80028b6:	43db      	mvns	r3, r3
 80028b8:	4019      	ands	r1, r3
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	6818      	ldr	r0, [r3, #0]
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	685a      	ldr	r2, [r3, #4]
 80028c2:	4613      	mov	r3, r2
 80028c4:	005b      	lsls	r3, r3, #1
 80028c6:	4413      	add	r3, r2
 80028c8:	005b      	lsls	r3, r3, #1
 80028ca:	3b5a      	subs	r3, #90	; 0x5a
 80028cc:	fa00 f203 	lsl.w	r2, r0, r3
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	430a      	orrs	r2, r1
 80028d6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	f003 030c 	and.w	r3, r3, #12
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	f040 80e5 	bne.w	8002ab2 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	2b09      	cmp	r3, #9
 80028ee:	d91c      	bls.n	800292a <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	6999      	ldr	r1, [r3, #24]
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	4613      	mov	r3, r2
 80028fc:	005b      	lsls	r3, r3, #1
 80028fe:	4413      	add	r3, r2
 8002900:	3b1e      	subs	r3, #30
 8002902:	2207      	movs	r2, #7
 8002904:	fa02 f303 	lsl.w	r3, r2, r3
 8002908:	43db      	mvns	r3, r3
 800290a:	4019      	ands	r1, r3
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	6898      	ldr	r0, [r3, #8]
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	4613      	mov	r3, r2
 8002916:	005b      	lsls	r3, r3, #1
 8002918:	4413      	add	r3, r2
 800291a:	3b1e      	subs	r3, #30
 800291c:	fa00 f203 	lsl.w	r2, r0, r3
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	430a      	orrs	r2, r1
 8002926:	619a      	str	r2, [r3, #24]
 8002928:	e019      	b.n	800295e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	6959      	ldr	r1, [r3, #20]
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	681a      	ldr	r2, [r3, #0]
 8002934:	4613      	mov	r3, r2
 8002936:	005b      	lsls	r3, r3, #1
 8002938:	4413      	add	r3, r2
 800293a:	2207      	movs	r2, #7
 800293c:	fa02 f303 	lsl.w	r3, r2, r3
 8002940:	43db      	mvns	r3, r3
 8002942:	4019      	ands	r1, r3
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	6898      	ldr	r0, [r3, #8]
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	4613      	mov	r3, r2
 800294e:	005b      	lsls	r3, r3, #1
 8002950:	4413      	add	r3, r2
 8002952:	fa00 f203 	lsl.w	r2, r0, r3
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	430a      	orrs	r2, r1
 800295c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	695a      	ldr	r2, [r3, #20]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	08db      	lsrs	r3, r3, #3
 800296a:	f003 0303 	and.w	r3, r3, #3
 800296e:	005b      	lsls	r3, r3, #1
 8002970:	fa02 f303 	lsl.w	r3, r2, r3
 8002974:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	691b      	ldr	r3, [r3, #16]
 800297a:	3b01      	subs	r3, #1
 800297c:	2b03      	cmp	r3, #3
 800297e:	d84f      	bhi.n	8002a20 <HAL_ADC_ConfigChannel+0x28c>
 8002980:	a201      	add	r2, pc, #4	; (adr r2, 8002988 <HAL_ADC_ConfigChannel+0x1f4>)
 8002982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002986:	bf00      	nop
 8002988:	08002999 	.word	0x08002999
 800298c:	080029bb 	.word	0x080029bb
 8002990:	080029dd 	.word	0x080029dd
 8002994:	080029ff 	.word	0x080029ff
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800299e:	4b94      	ldr	r3, [pc, #592]	; (8002bf0 <HAL_ADC_ConfigChannel+0x45c>)
 80029a0:	4013      	ands	r3, r2
 80029a2:	683a      	ldr	r2, [r7, #0]
 80029a4:	6812      	ldr	r2, [r2, #0]
 80029a6:	0691      	lsls	r1, r2, #26
 80029a8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80029aa:	430a      	orrs	r2, r1
 80029ac:	431a      	orrs	r2, r3
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80029b6:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80029b8:	e07e      	b.n	8002ab8 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80029c0:	4b8b      	ldr	r3, [pc, #556]	; (8002bf0 <HAL_ADC_ConfigChannel+0x45c>)
 80029c2:	4013      	ands	r3, r2
 80029c4:	683a      	ldr	r2, [r7, #0]
 80029c6:	6812      	ldr	r2, [r2, #0]
 80029c8:	0691      	lsls	r1, r2, #26
 80029ca:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80029cc:	430a      	orrs	r2, r1
 80029ce:	431a      	orrs	r2, r3
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80029d8:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80029da:	e06d      	b.n	8002ab8 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80029e2:	4b83      	ldr	r3, [pc, #524]	; (8002bf0 <HAL_ADC_ConfigChannel+0x45c>)
 80029e4:	4013      	ands	r3, r2
 80029e6:	683a      	ldr	r2, [r7, #0]
 80029e8:	6812      	ldr	r2, [r2, #0]
 80029ea:	0691      	lsls	r1, r2, #26
 80029ec:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80029ee:	430a      	orrs	r2, r1
 80029f0:	431a      	orrs	r2, r3
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80029fa:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80029fc:	e05c      	b.n	8002ab8 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002a04:	4b7a      	ldr	r3, [pc, #488]	; (8002bf0 <HAL_ADC_ConfigChannel+0x45c>)
 8002a06:	4013      	ands	r3, r2
 8002a08:	683a      	ldr	r2, [r7, #0]
 8002a0a:	6812      	ldr	r2, [r2, #0]
 8002a0c:	0691      	lsls	r1, r2, #26
 8002a0e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002a10:	430a      	orrs	r2, r1
 8002a12:	431a      	orrs	r2, r3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002a1c:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002a1e:	e04b      	b.n	8002ab8 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a26:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	069b      	lsls	r3, r3, #26
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d107      	bne.n	8002a44 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002a42:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002a4a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	069b      	lsls	r3, r3, #26
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d107      	bne.n	8002a68 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002a66:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002a6e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	069b      	lsls	r3, r3, #26
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d107      	bne.n	8002a8c <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002a8a:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002a92:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	069b      	lsls	r3, r3, #26
 8002a9c:	429a      	cmp	r2, r3
 8002a9e:	d10a      	bne.n	8002ab6 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002aae:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8002ab0:	e001      	b.n	8002ab6 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8002ab2:	bf00      	nop
 8002ab4:	e000      	b.n	8002ab8 <HAL_ADC_ConfigChannel+0x324>
      break;
 8002ab6:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	689b      	ldr	r3, [r3, #8]
 8002abe:	f003 0303 	and.w	r3, r3, #3
 8002ac2:	2b01      	cmp	r3, #1
 8002ac4:	d108      	bne.n	8002ad8 <HAL_ADC_ConfigChannel+0x344>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f003 0301 	and.w	r3, r3, #1
 8002ad0:	2b01      	cmp	r3, #1
 8002ad2:	d101      	bne.n	8002ad8 <HAL_ADC_ConfigChannel+0x344>
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e000      	b.n	8002ada <HAL_ADC_ConfigChannel+0x346>
 8002ad8:	2300      	movs	r3, #0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	f040 810a 	bne.w	8002cf4 <HAL_ADC_ConfigChannel+0x560>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	68db      	ldr	r3, [r3, #12]
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	d00f      	beq.n	8002b08 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	2201      	movs	r2, #1
 8002af6:	fa02 f303 	lsl.w	r3, r2, r3
 8002afa:	43da      	mvns	r2, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	400a      	ands	r2, r1
 8002b02:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002b06:	e049      	b.n	8002b9c <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	2201      	movs	r2, #1
 8002b16:	409a      	lsls	r2, r3
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	430a      	orrs	r2, r1
 8002b1e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	2b09      	cmp	r3, #9
 8002b28:	d91c      	bls.n	8002b64 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	6999      	ldr	r1, [r3, #24]
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	4613      	mov	r3, r2
 8002b36:	005b      	lsls	r3, r3, #1
 8002b38:	4413      	add	r3, r2
 8002b3a:	3b1b      	subs	r3, #27
 8002b3c:	2207      	movs	r2, #7
 8002b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b42:	43db      	mvns	r3, r3
 8002b44:	4019      	ands	r1, r3
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	6898      	ldr	r0, [r3, #8]
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	681a      	ldr	r2, [r3, #0]
 8002b4e:	4613      	mov	r3, r2
 8002b50:	005b      	lsls	r3, r3, #1
 8002b52:	4413      	add	r3, r2
 8002b54:	3b1b      	subs	r3, #27
 8002b56:	fa00 f203 	lsl.w	r2, r0, r3
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	430a      	orrs	r2, r1
 8002b60:	619a      	str	r2, [r3, #24]
 8002b62:	e01b      	b.n	8002b9c <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	6959      	ldr	r1, [r3, #20]
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	1c5a      	adds	r2, r3, #1
 8002b70:	4613      	mov	r3, r2
 8002b72:	005b      	lsls	r3, r3, #1
 8002b74:	4413      	add	r3, r2
 8002b76:	2207      	movs	r2, #7
 8002b78:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7c:	43db      	mvns	r3, r3
 8002b7e:	4019      	ands	r1, r3
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	6898      	ldr	r0, [r3, #8]
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	1c5a      	adds	r2, r3, #1
 8002b8a:	4613      	mov	r3, r2
 8002b8c:	005b      	lsls	r3, r3, #1
 8002b8e:	4413      	add	r3, r2
 8002b90:	fa00 f203 	lsl.w	r2, r0, r3
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	430a      	orrs	r2, r1
 8002b9a:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b9c:	4b15      	ldr	r3, [pc, #84]	; (8002bf4 <HAL_ADC_ConfigChannel+0x460>)
 8002b9e:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	2b10      	cmp	r3, #16
 8002ba6:	d105      	bne.n	8002bb4 <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002ba8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d015      	beq.n	8002be0 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002bb8:	2b11      	cmp	r3, #17
 8002bba:	d105      	bne.n	8002bc8 <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002bbc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d00b      	beq.n	8002be0 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002bcc:	2b12      	cmp	r3, #18
 8002bce:	f040 8091 	bne.w	8002cf4 <HAL_ADC_ConfigChannel+0x560>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002bd2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	f040 808a 	bne.w	8002cf4 <HAL_ADC_ConfigChannel+0x560>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002be8:	d108      	bne.n	8002bfc <HAL_ADC_ConfigChannel+0x468>
 8002bea:	4b03      	ldr	r3, [pc, #12]	; (8002bf8 <HAL_ADC_ConfigChannel+0x464>)
 8002bec:	60fb      	str	r3, [r7, #12]
 8002bee:	e008      	b.n	8002c02 <HAL_ADC_ConfigChannel+0x46e>
 8002bf0:	83fff000 	.word	0x83fff000
 8002bf4:	50000300 	.word	0x50000300
 8002bf8:	50000100 	.word	0x50000100
 8002bfc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002c00:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	f003 0303 	and.w	r3, r3, #3
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	d108      	bne.n	8002c22 <HAL_ADC_ConfigChannel+0x48e>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 0301 	and.w	r3, r3, #1
 8002c1a:	2b01      	cmp	r3, #1
 8002c1c:	d101      	bne.n	8002c22 <HAL_ADC_ConfigChannel+0x48e>
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e000      	b.n	8002c24 <HAL_ADC_ConfigChannel+0x490>
 8002c22:	2300      	movs	r3, #0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d150      	bne.n	8002cca <HAL_ADC_ConfigChannel+0x536>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002c28:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d010      	beq.n	8002c50 <HAL_ADC_ConfigChannel+0x4bc>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	f003 0303 	and.w	r3, r3, #3
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	d107      	bne.n	8002c4a <HAL_ADC_ConfigChannel+0x4b6>
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0301 	and.w	r3, r3, #1
 8002c42:	2b01      	cmp	r3, #1
 8002c44:	d101      	bne.n	8002c4a <HAL_ADC_ConfigChannel+0x4b6>
 8002c46:	2301      	movs	r3, #1
 8002c48:	e000      	b.n	8002c4c <HAL_ADC_ConfigChannel+0x4b8>
 8002c4a:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d13c      	bne.n	8002cca <HAL_ADC_ConfigChannel+0x536>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	2b10      	cmp	r3, #16
 8002c56:	d11d      	bne.n	8002c94 <HAL_ADC_ConfigChannel+0x500>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c60:	d118      	bne.n	8002c94 <HAL_ADC_ConfigChannel+0x500>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002c62:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002c6a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c6c:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002c6e:	4b27      	ldr	r3, [pc, #156]	; (8002d0c <HAL_ADC_ConfigChannel+0x578>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a27      	ldr	r2, [pc, #156]	; (8002d10 <HAL_ADC_ConfigChannel+0x57c>)
 8002c74:	fba2 2303 	umull	r2, r3, r2, r3
 8002c78:	0c9a      	lsrs	r2, r3, #18
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	4413      	add	r3, r2
 8002c80:	005b      	lsls	r3, r3, #1
 8002c82:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002c84:	e002      	b.n	8002c8c <HAL_ADC_ConfigChannel+0x4f8>
          {
            wait_loop_index--;
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	3b01      	subs	r3, #1
 8002c8a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d1f9      	bne.n	8002c86 <HAL_ADC_ConfigChannel+0x4f2>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002c92:	e02e      	b.n	8002cf2 <HAL_ADC_ConfigChannel+0x55e>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	2b11      	cmp	r3, #17
 8002c9a:	d10b      	bne.n	8002cb4 <HAL_ADC_ConfigChannel+0x520>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ca4:	d106      	bne.n	8002cb4 <HAL_ADC_ConfigChannel+0x520>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002ca6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8002cae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002cb0:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002cb2:	e01e      	b.n	8002cf2 <HAL_ADC_ConfigChannel+0x55e>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	2b12      	cmp	r3, #18
 8002cba:	d11a      	bne.n	8002cf2 <HAL_ADC_ConfigChannel+0x55e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002cbc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002cc4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002cc6:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002cc8:	e013      	b.n	8002cf2 <HAL_ADC_ConfigChannel+0x55e>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cce:	f043 0220 	orr.w	r2, r3, #32
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002cdc:	e00a      	b.n	8002cf4 <HAL_ADC_ConfigChannel+0x560>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce2:	f043 0220 	orr.w	r2, r3, #32
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002cf0:	e000      	b.n	8002cf4 <HAL_ADC_ConfigChannel+0x560>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002cf2:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002cfc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	376c      	adds	r7, #108	; 0x6c
 8002d04:	46bd      	mov	sp, r7
 8002d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0a:	4770      	bx	lr
 8002d0c:	20000000 	.word	0x20000000
 8002d10:	431bde83 	.word	0x431bde83

08002d14 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b099      	sub	sp, #100	; 0x64
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
 8002d1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d2c:	d102      	bne.n	8002d34 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8002d2e:	4b5a      	ldr	r3, [pc, #360]	; (8002e98 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8002d30:	60bb      	str	r3, [r7, #8]
 8002d32:	e002      	b.n	8002d3a <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8002d34:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002d38:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d101      	bne.n	8002d44 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	e0a2      	b.n	8002e8a <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d4a:	2b01      	cmp	r3, #1
 8002d4c:	d101      	bne.n	8002d52 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002d4e:	2302      	movs	r3, #2
 8002d50:	e09b      	b.n	8002e8a <HAL_ADCEx_MultiModeConfigChannel+0x176>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2201      	movs	r2, #1
 8002d56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	f003 0304 	and.w	r3, r3, #4
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d17f      	bne.n	8002e68 <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	f003 0304 	and.w	r3, r3, #4
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d179      	bne.n	8002e68 <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d74:	4b49      	ldr	r3, [pc, #292]	; (8002e9c <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 8002d76:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d040      	beq.n	8002e02 <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002d80:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	6859      	ldr	r1, [r3, #4]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002d92:	035b      	lsls	r3, r3, #13
 8002d94:	430b      	orrs	r3, r1
 8002d96:	431a      	orrs	r2, r3
 8002d98:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002d9a:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	f003 0303 	and.w	r3, r3, #3
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d108      	bne.n	8002dbc <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f003 0301 	and.w	r3, r3, #1
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d101      	bne.n	8002dbc <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002db8:	2301      	movs	r3, #1
 8002dba:	e000      	b.n	8002dbe <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d15c      	bne.n	8002e7c <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	f003 0303 	and.w	r3, r3, #3
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	d107      	bne.n	8002dde <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 0301 	and.w	r3, r3, #1
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d101      	bne.n	8002dde <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e000      	b.n	8002de0 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8002dde:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d14b      	bne.n	8002e7c <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002de4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002dec:	f023 030f 	bic.w	r3, r3, #15
 8002df0:	683a      	ldr	r2, [r7, #0]
 8002df2:	6811      	ldr	r1, [r2, #0]
 8002df4:	683a      	ldr	r2, [r7, #0]
 8002df6:	6892      	ldr	r2, [r2, #8]
 8002df8:	430a      	orrs	r2, r1
 8002dfa:	431a      	orrs	r2, r3
 8002dfc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002dfe:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002e00:	e03c      	b.n	8002e7c <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002e02:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002e0a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002e0c:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	689b      	ldr	r3, [r3, #8]
 8002e14:	f003 0303 	and.w	r3, r3, #3
 8002e18:	2b01      	cmp	r3, #1
 8002e1a:	d108      	bne.n	8002e2e <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f003 0301 	and.w	r3, r3, #1
 8002e26:	2b01      	cmp	r3, #1
 8002e28:	d101      	bne.n	8002e2e <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e000      	b.n	8002e30 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 8002e2e:	2300      	movs	r3, #0
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d123      	bne.n	8002e7c <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	f003 0303 	and.w	r3, r3, #3
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	d107      	bne.n	8002e50 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 0301 	and.w	r3, r3, #1
 8002e48:	2b01      	cmp	r3, #1
 8002e4a:	d101      	bne.n	8002e50 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	e000      	b.n	8002e52 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8002e50:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d112      	bne.n	8002e7c <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8002e56:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002e5e:	f023 030f 	bic.w	r3, r3, #15
 8002e62:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002e64:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002e66:	e009      	b.n	8002e7c <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e6c:	f043 0220 	orr.w	r2, r3, #32
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002e7a:	e000      	b.n	8002e7e <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002e7c:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2200      	movs	r2, #0
 8002e82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002e86:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3764      	adds	r7, #100	; 0x64
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr
 8002e96:	bf00      	nop
 8002e98:	50000100 	.word	0x50000100
 8002e9c:	50000300 	.word	0x50000300

08002ea0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b084      	sub	sp, #16
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	689b      	ldr	r3, [r3, #8]
 8002eb2:	f003 0303 	and.w	r3, r3, #3
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d108      	bne.n	8002ecc <ADC_Enable+0x2c>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f003 0301 	and.w	r3, r3, #1
 8002ec4:	2b01      	cmp	r3, #1
 8002ec6:	d101      	bne.n	8002ecc <ADC_Enable+0x2c>
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e000      	b.n	8002ece <ADC_Enable+0x2e>
 8002ecc:	2300      	movs	r3, #0
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d143      	bne.n	8002f5a <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	689a      	ldr	r2, [r3, #8]
 8002ed8:	4b22      	ldr	r3, [pc, #136]	; (8002f64 <ADC_Enable+0xc4>)
 8002eda:	4013      	ands	r3, r2
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d00d      	beq.n	8002efc <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ee4:	f043 0210 	orr.w	r2, r3, #16
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ef0:	f043 0201 	orr.w	r2, r3, #1
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8002ef8:	2301      	movs	r3, #1
 8002efa:	e02f      	b.n	8002f5c <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	689a      	ldr	r2, [r3, #8]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f042 0201 	orr.w	r2, r2, #1
 8002f0a:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002f0c:	f7ff f912 	bl	8002134 <HAL_GetTick>
 8002f10:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002f12:	e01b      	b.n	8002f4c <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002f14:	f7ff f90e 	bl	8002134 <HAL_GetTick>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	1ad3      	subs	r3, r2, r3
 8002f1e:	2b02      	cmp	r3, #2
 8002f20:	d914      	bls.n	8002f4c <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f003 0301 	and.w	r3, r3, #1
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d00d      	beq.n	8002f4c <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f34:	f043 0210 	orr.w	r2, r3, #16
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f40:	f043 0201 	orr.w	r2, r3, #1
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	e007      	b.n	8002f5c <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f003 0301 	and.w	r3, r3, #1
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d1dc      	bne.n	8002f14 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002f5a:	2300      	movs	r3, #0
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	3710      	adds	r7, #16
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	8000003f 	.word	0x8000003f

08002f68 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b084      	sub	sp, #16
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002f70:	2300      	movs	r3, #0
 8002f72:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	f003 0303 	and.w	r3, r3, #3
 8002f7e:	2b01      	cmp	r3, #1
 8002f80:	d108      	bne.n	8002f94 <ADC_Disable+0x2c>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 0301 	and.w	r3, r3, #1
 8002f8c:	2b01      	cmp	r3, #1
 8002f8e:	d101      	bne.n	8002f94 <ADC_Disable+0x2c>
 8002f90:	2301      	movs	r3, #1
 8002f92:	e000      	b.n	8002f96 <ADC_Disable+0x2e>
 8002f94:	2300      	movs	r3, #0
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d047      	beq.n	800302a <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	f003 030d 	and.w	r3, r3, #13
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d10f      	bne.n	8002fc8 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	689a      	ldr	r2, [r3, #8]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f042 0202 	orr.w	r2, r2, #2
 8002fb6:	609a      	str	r2, [r3, #8]
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	2203      	movs	r2, #3
 8002fbe:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002fc0:	f7ff f8b8 	bl	8002134 <HAL_GetTick>
 8002fc4:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002fc6:	e029      	b.n	800301c <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fcc:	f043 0210 	orr.w	r2, r3, #16
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fd8:	f043 0201 	orr.w	r2, r3, #1
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e023      	b.n	800302c <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002fe4:	f7ff f8a6 	bl	8002134 <HAL_GetTick>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	1ad3      	subs	r3, r2, r3
 8002fee:	2b02      	cmp	r3, #2
 8002ff0:	d914      	bls.n	800301c <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	f003 0301 	and.w	r3, r3, #1
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d10d      	bne.n	800301c <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003004:	f043 0210 	orr.w	r2, r3, #16
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003010:	f043 0201 	orr.w	r2, r3, #1
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e007      	b.n	800302c <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	f003 0301 	and.w	r3, r3, #1
 8003026:	2b01      	cmp	r3, #1
 8003028:	d0dc      	beq.n	8002fe4 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800302a:	2300      	movs	r3, #0
}
 800302c:	4618      	mov	r0, r3
 800302e:	3710      	adds	r7, #16
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}

08003034 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003034:	b480      	push	{r7}
 8003036:	b085      	sub	sp, #20
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	f003 0307 	and.w	r3, r3, #7
 8003042:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003044:	4b0c      	ldr	r3, [pc, #48]	; (8003078 <__NVIC_SetPriorityGrouping+0x44>)
 8003046:	68db      	ldr	r3, [r3, #12]
 8003048:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800304a:	68ba      	ldr	r2, [r7, #8]
 800304c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003050:	4013      	ands	r3, r2
 8003052:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800305c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003060:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003064:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003066:	4a04      	ldr	r2, [pc, #16]	; (8003078 <__NVIC_SetPriorityGrouping+0x44>)
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	60d3      	str	r3, [r2, #12]
}
 800306c:	bf00      	nop
 800306e:	3714      	adds	r7, #20
 8003070:	46bd      	mov	sp, r7
 8003072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003076:	4770      	bx	lr
 8003078:	e000ed00 	.word	0xe000ed00

0800307c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800307c:	b480      	push	{r7}
 800307e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003080:	4b04      	ldr	r3, [pc, #16]	; (8003094 <__NVIC_GetPriorityGrouping+0x18>)
 8003082:	68db      	ldr	r3, [r3, #12]
 8003084:	0a1b      	lsrs	r3, r3, #8
 8003086:	f003 0307 	and.w	r3, r3, #7
}
 800308a:	4618      	mov	r0, r3
 800308c:	46bd      	mov	sp, r7
 800308e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003092:	4770      	bx	lr
 8003094:	e000ed00 	.word	0xe000ed00

08003098 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003098:	b480      	push	{r7}
 800309a:	b083      	sub	sp, #12
 800309c:	af00      	add	r7, sp, #0
 800309e:	4603      	mov	r3, r0
 80030a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	db0b      	blt.n	80030c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030aa:	79fb      	ldrb	r3, [r7, #7]
 80030ac:	f003 021f 	and.w	r2, r3, #31
 80030b0:	4907      	ldr	r1, [pc, #28]	; (80030d0 <__NVIC_EnableIRQ+0x38>)
 80030b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030b6:	095b      	lsrs	r3, r3, #5
 80030b8:	2001      	movs	r0, #1
 80030ba:	fa00 f202 	lsl.w	r2, r0, r2
 80030be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80030c2:	bf00      	nop
 80030c4:	370c      	adds	r7, #12
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr
 80030ce:	bf00      	nop
 80030d0:	e000e100 	.word	0xe000e100

080030d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b083      	sub	sp, #12
 80030d8:	af00      	add	r7, sp, #0
 80030da:	4603      	mov	r3, r0
 80030dc:	6039      	str	r1, [r7, #0]
 80030de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	db0a      	blt.n	80030fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	b2da      	uxtb	r2, r3
 80030ec:	490c      	ldr	r1, [pc, #48]	; (8003120 <__NVIC_SetPriority+0x4c>)
 80030ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030f2:	0112      	lsls	r2, r2, #4
 80030f4:	b2d2      	uxtb	r2, r2
 80030f6:	440b      	add	r3, r1
 80030f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030fc:	e00a      	b.n	8003114 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	b2da      	uxtb	r2, r3
 8003102:	4908      	ldr	r1, [pc, #32]	; (8003124 <__NVIC_SetPriority+0x50>)
 8003104:	79fb      	ldrb	r3, [r7, #7]
 8003106:	f003 030f 	and.w	r3, r3, #15
 800310a:	3b04      	subs	r3, #4
 800310c:	0112      	lsls	r2, r2, #4
 800310e:	b2d2      	uxtb	r2, r2
 8003110:	440b      	add	r3, r1
 8003112:	761a      	strb	r2, [r3, #24]
}
 8003114:	bf00      	nop
 8003116:	370c      	adds	r7, #12
 8003118:	46bd      	mov	sp, r7
 800311a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311e:	4770      	bx	lr
 8003120:	e000e100 	.word	0xe000e100
 8003124:	e000ed00 	.word	0xe000ed00

08003128 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003128:	b480      	push	{r7}
 800312a:	b089      	sub	sp, #36	; 0x24
 800312c:	af00      	add	r7, sp, #0
 800312e:	60f8      	str	r0, [r7, #12]
 8003130:	60b9      	str	r1, [r7, #8]
 8003132:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	f003 0307 	and.w	r3, r3, #7
 800313a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800313c:	69fb      	ldr	r3, [r7, #28]
 800313e:	f1c3 0307 	rsb	r3, r3, #7
 8003142:	2b04      	cmp	r3, #4
 8003144:	bf28      	it	cs
 8003146:	2304      	movcs	r3, #4
 8003148:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800314a:	69fb      	ldr	r3, [r7, #28]
 800314c:	3304      	adds	r3, #4
 800314e:	2b06      	cmp	r3, #6
 8003150:	d902      	bls.n	8003158 <NVIC_EncodePriority+0x30>
 8003152:	69fb      	ldr	r3, [r7, #28]
 8003154:	3b03      	subs	r3, #3
 8003156:	e000      	b.n	800315a <NVIC_EncodePriority+0x32>
 8003158:	2300      	movs	r3, #0
 800315a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800315c:	f04f 32ff 	mov.w	r2, #4294967295
 8003160:	69bb      	ldr	r3, [r7, #24]
 8003162:	fa02 f303 	lsl.w	r3, r2, r3
 8003166:	43da      	mvns	r2, r3
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	401a      	ands	r2, r3
 800316c:	697b      	ldr	r3, [r7, #20]
 800316e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003170:	f04f 31ff 	mov.w	r1, #4294967295
 8003174:	697b      	ldr	r3, [r7, #20]
 8003176:	fa01 f303 	lsl.w	r3, r1, r3
 800317a:	43d9      	mvns	r1, r3
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003180:	4313      	orrs	r3, r2
         );
}
 8003182:	4618      	mov	r0, r3
 8003184:	3724      	adds	r7, #36	; 0x24
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr
	...

08003190 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b082      	sub	sp, #8
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	3b01      	subs	r3, #1
 800319c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80031a0:	d301      	bcc.n	80031a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031a2:	2301      	movs	r3, #1
 80031a4:	e00f      	b.n	80031c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031a6:	4a0a      	ldr	r2, [pc, #40]	; (80031d0 <SysTick_Config+0x40>)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	3b01      	subs	r3, #1
 80031ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031ae:	210f      	movs	r1, #15
 80031b0:	f04f 30ff 	mov.w	r0, #4294967295
 80031b4:	f7ff ff8e 	bl	80030d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031b8:	4b05      	ldr	r3, [pc, #20]	; (80031d0 <SysTick_Config+0x40>)
 80031ba:	2200      	movs	r2, #0
 80031bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031be:	4b04      	ldr	r3, [pc, #16]	; (80031d0 <SysTick_Config+0x40>)
 80031c0:	2207      	movs	r2, #7
 80031c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80031c4:	2300      	movs	r3, #0
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	3708      	adds	r7, #8
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}
 80031ce:	bf00      	nop
 80031d0:	e000e010 	.word	0xe000e010

080031d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b082      	sub	sp, #8
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	f7ff ff29 	bl	8003034 <__NVIC_SetPriorityGrouping>
}
 80031e2:	bf00      	nop
 80031e4:	3708      	adds	r7, #8
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}

080031ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031ea:	b580      	push	{r7, lr}
 80031ec:	b086      	sub	sp, #24
 80031ee:	af00      	add	r7, sp, #0
 80031f0:	4603      	mov	r3, r0
 80031f2:	60b9      	str	r1, [r7, #8]
 80031f4:	607a      	str	r2, [r7, #4]
 80031f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80031f8:	2300      	movs	r3, #0
 80031fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031fc:	f7ff ff3e 	bl	800307c <__NVIC_GetPriorityGrouping>
 8003200:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003202:	687a      	ldr	r2, [r7, #4]
 8003204:	68b9      	ldr	r1, [r7, #8]
 8003206:	6978      	ldr	r0, [r7, #20]
 8003208:	f7ff ff8e 	bl	8003128 <NVIC_EncodePriority>
 800320c:	4602      	mov	r2, r0
 800320e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003212:	4611      	mov	r1, r2
 8003214:	4618      	mov	r0, r3
 8003216:	f7ff ff5d 	bl	80030d4 <__NVIC_SetPriority>
}
 800321a:	bf00      	nop
 800321c:	3718      	adds	r7, #24
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}

08003222 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003222:	b580      	push	{r7, lr}
 8003224:	b082      	sub	sp, #8
 8003226:	af00      	add	r7, sp, #0
 8003228:	4603      	mov	r3, r0
 800322a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800322c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003230:	4618      	mov	r0, r3
 8003232:	f7ff ff31 	bl	8003098 <__NVIC_EnableIRQ>
}
 8003236:	bf00      	nop
 8003238:	3708      	adds	r7, #8
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}

0800323e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800323e:	b580      	push	{r7, lr}
 8003240:	b082      	sub	sp, #8
 8003242:	af00      	add	r7, sp, #0
 8003244:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003246:	6878      	ldr	r0, [r7, #4]
 8003248:	f7ff ffa2 	bl	8003190 <SysTick_Config>
 800324c:	4603      	mov	r3, r0
}
 800324e:	4618      	mov	r0, r3
 8003250:	3708      	adds	r7, #8
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}

08003256 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8003256:	b580      	push	{r7, lr}
 8003258:	b084      	sub	sp, #16
 800325a:	af00      	add	r7, sp, #0
 800325c:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800325e:	2300      	movs	r3, #0
 8003260:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d101      	bne.n	800326c <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	e037      	b.n	80032dc <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2202      	movs	r2, #2
 8003270:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003282:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003286:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003290:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	68db      	ldr	r3, [r3, #12]
 8003296:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800329c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	695b      	ldr	r3, [r3, #20]
 80032a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	69db      	ldr	r3, [r3, #28]
 80032ae:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80032b0:	68fa      	ldr	r2, [r7, #12]
 80032b2:	4313      	orrs	r3, r2
 80032b4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	68fa      	ldr	r2, [r7, #12]
 80032bc:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	f000 f988 	bl	80035d4 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2200      	movs	r2, #0
 80032c8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2201      	movs	r2, #1
 80032ce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2200      	movs	r2, #0
 80032d6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80032da:	2300      	movs	r3, #0
}  
 80032dc:	4618      	mov	r0, r3
 80032de:	3710      	adds	r7, #16
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}

080032e4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b086      	sub	sp, #24
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	60f8      	str	r0, [r7, #12]
 80032ec:	60b9      	str	r1, [r7, #8]
 80032ee:	607a      	str	r2, [r7, #4]
 80032f0:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80032f2:	2300      	movs	r3, #0
 80032f4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d101      	bne.n	8003304 <HAL_DMA_Start_IT+0x20>
 8003300:	2302      	movs	r3, #2
 8003302:	e04a      	b.n	800339a <HAL_DMA_Start_IT+0xb6>
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2201      	movs	r2, #1
 8003308:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003312:	2b01      	cmp	r3, #1
 8003314:	d13a      	bne.n	800338c <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2202      	movs	r2, #2
 800331a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	2200      	movs	r2, #0
 8003322:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f022 0201 	bic.w	r2, r2, #1
 8003332:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	687a      	ldr	r2, [r7, #4]
 8003338:	68b9      	ldr	r1, [r7, #8]
 800333a:	68f8      	ldr	r0, [r7, #12]
 800333c:	f000 f91c 	bl	8003578 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003344:	2b00      	cmp	r3, #0
 8003346:	d008      	beq.n	800335a <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f042 020e 	orr.w	r2, r2, #14
 8003356:	601a      	str	r2, [r3, #0]
 8003358:	e00f      	b.n	800337a <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f042 020a 	orr.w	r2, r2, #10
 8003368:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f022 0204 	bic.w	r2, r2, #4
 8003378:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f042 0201 	orr.w	r2, r2, #1
 8003388:	601a      	str	r2, [r3, #0]
 800338a:	e005      	b.n	8003398 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2200      	movs	r2, #0
 8003390:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8003394:	2302      	movs	r3, #2
 8003396:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8003398:	7dfb      	ldrb	r3, [r7, #23]
} 
 800339a:	4618      	mov	r0, r3
 800339c:	3718      	adds	r7, #24
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}

080033a2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80033a2:	b580      	push	{r7, lr}
 80033a4:	b084      	sub	sp, #16
 80033a6:	af00      	add	r7, sp, #0
 80033a8:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033be:	2204      	movs	r2, #4
 80033c0:	409a      	lsls	r2, r3
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	4013      	ands	r3, r2
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d024      	beq.n	8003414 <HAL_DMA_IRQHandler+0x72>
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	f003 0304 	and.w	r3, r3, #4
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d01f      	beq.n	8003414 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 0320 	and.w	r3, r3, #32
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d107      	bne.n	80033f2 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f022 0204 	bic.w	r2, r2, #4
 80033f0:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033fa:	2104      	movs	r1, #4
 80033fc:	fa01 f202 	lsl.w	r2, r1, r2
 8003400:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003406:	2b00      	cmp	r3, #0
 8003408:	d06a      	beq.n	80034e0 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800340e:	6878      	ldr	r0, [r7, #4]
 8003410:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8003412:	e065      	b.n	80034e0 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003418:	2202      	movs	r2, #2
 800341a:	409a      	lsls	r2, r3
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	4013      	ands	r3, r2
 8003420:	2b00      	cmp	r3, #0
 8003422:	d02c      	beq.n	800347e <HAL_DMA_IRQHandler+0xdc>
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	f003 0302 	and.w	r3, r3, #2
 800342a:	2b00      	cmp	r3, #0
 800342c:	d027      	beq.n	800347e <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0320 	and.w	r3, r3, #32
 8003438:	2b00      	cmp	r3, #0
 800343a:	d10b      	bne.n	8003454 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f022 020a 	bic.w	r2, r2, #10
 800344a:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2201      	movs	r2, #1
 8003450:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800345c:	2102      	movs	r1, #2
 800345e:	fa01 f202 	lsl.w	r2, r1, r2
 8003462:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2200      	movs	r2, #0
 8003468:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003470:	2b00      	cmp	r3, #0
 8003472:	d035      	beq.n	80034e0 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 800347c:	e030      	b.n	80034e0 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003482:	2208      	movs	r2, #8
 8003484:	409a      	lsls	r2, r3
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	4013      	ands	r3, r2
 800348a:	2b00      	cmp	r3, #0
 800348c:	d028      	beq.n	80034e0 <HAL_DMA_IRQHandler+0x13e>
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	f003 0308 	and.w	r3, r3, #8
 8003494:	2b00      	cmp	r3, #0
 8003496:	d023      	beq.n	80034e0 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681a      	ldr	r2, [r3, #0]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f022 020e 	bic.w	r2, r2, #14
 80034a6:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034b0:	2101      	movs	r1, #1
 80034b2:	fa01 f202 	lsl.w	r2, r1, r2
 80034b6:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2201      	movs	r2, #1
 80034bc:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2201      	movs	r2, #1
 80034c2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d004      	beq.n	80034e0 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	4798      	blx	r3
    }
  }
}  
 80034de:	e7ff      	b.n	80034e0 <HAL_DMA_IRQHandler+0x13e>
 80034e0:	bf00      	nop
 80034e2:	3710      	adds	r7, #16
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}

080034e8 <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callback function which has pointer to 
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */                          
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)( DMA_HandleTypeDef * _hdma))
{
 80034e8:	b480      	push	{r7}
 80034ea:	b087      	sub	sp, #28
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	60f8      	str	r0, [r7, #12]
 80034f0:	460b      	mov	r3, r1
 80034f2:	607a      	str	r2, [r7, #4]
 80034f4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80034f6:	2300      	movs	r3, #0
 80034f8:	75fb      	strb	r3, [r7, #23]
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003500:	2b01      	cmp	r3, #1
 8003502:	d101      	bne.n	8003508 <HAL_DMA_RegisterCallback+0x20>
 8003504:	2302      	movs	r3, #2
 8003506:	e031      	b.n	800356c <HAL_DMA_RegisterCallback+0x84>
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2201      	movs	r2, #1
 800350c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003516:	2b01      	cmp	r3, #1
 8003518:	d121      	bne.n	800355e <HAL_DMA_RegisterCallback+0x76>
  {
    switch (CallbackID)
 800351a:	7afb      	ldrb	r3, [r7, #11]
 800351c:	2b03      	cmp	r3, #3
 800351e:	d81b      	bhi.n	8003558 <HAL_DMA_RegisterCallback+0x70>
 8003520:	a201      	add	r2, pc, #4	; (adr r2, 8003528 <HAL_DMA_RegisterCallback+0x40>)
 8003522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003526:	bf00      	nop
 8003528:	08003539 	.word	0x08003539
 800352c:	08003541 	.word	0x08003541
 8003530:	08003549 	.word	0x08003549
 8003534:	08003551 	.word	0x08003551
    {
     case  HAL_DMA_XFER_CPLT_CB_ID:
           hdma->XferCpltCallback = pCallback;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	687a      	ldr	r2, [r7, #4]
 800353c:	629a      	str	r2, [r3, #40]	; 0x28
           break;
 800353e:	e010      	b.n	8003562 <HAL_DMA_RegisterCallback+0x7a>
       
     case  HAL_DMA_XFER_HALFCPLT_CB_ID:
           hdma->XferHalfCpltCallback = pCallback;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	687a      	ldr	r2, [r7, #4]
 8003544:	62da      	str	r2, [r3, #44]	; 0x2c
           break;         
 8003546:	e00c      	b.n	8003562 <HAL_DMA_RegisterCallback+0x7a>

     case  HAL_DMA_XFER_ERROR_CB_ID:
           hdma->XferErrorCallback = pCallback;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	687a      	ldr	r2, [r7, #4]
 800354c:	631a      	str	r2, [r3, #48]	; 0x30
           break;         
 800354e:	e008      	b.n	8003562 <HAL_DMA_RegisterCallback+0x7a>
           
     case  HAL_DMA_XFER_ABORT_CB_ID:
           hdma->XferAbortCallback = pCallback;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	687a      	ldr	r2, [r7, #4]
 8003554:	635a      	str	r2, [r3, #52]	; 0x34
           break; 
 8003556:	e004      	b.n	8003562 <HAL_DMA_RegisterCallback+0x7a>
           
     default:
           status = HAL_ERROR;
 8003558:	2301      	movs	r3, #1
 800355a:	75fb      	strb	r3, [r7, #23]
           break;                                                            
 800355c:	e001      	b.n	8003562 <HAL_DMA_RegisterCallback+0x7a>
    }
  }
  else
  {
    status = HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	75fb      	strb	r3, [r7, #23]
  } 
  
  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	2200      	movs	r2, #0
 8003566:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status;
 800356a:	7dfb      	ldrb	r3, [r7, #23]
}
 800356c:	4618      	mov	r0, r3
 800356e:	371c      	adds	r7, #28
 8003570:	46bd      	mov	sp, r7
 8003572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003576:	4770      	bx	lr

08003578 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003578:	b480      	push	{r7}
 800357a:	b085      	sub	sp, #20
 800357c:	af00      	add	r7, sp, #0
 800357e:	60f8      	str	r0, [r7, #12]
 8003580:	60b9      	str	r1, [r7, #8]
 8003582:	607a      	str	r2, [r7, #4]
 8003584:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800358e:	2101      	movs	r1, #1
 8003590:	fa01 f202 	lsl.w	r2, r1, r2
 8003594:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	683a      	ldr	r2, [r7, #0]
 800359c:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	2b10      	cmp	r3, #16
 80035a4:	d108      	bne.n	80035b8 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	687a      	ldr	r2, [r7, #4]
 80035ac:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	68ba      	ldr	r2, [r7, #8]
 80035b4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80035b6:	e007      	b.n	80035c8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	68ba      	ldr	r2, [r7, #8]
 80035be:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	687a      	ldr	r2, [r7, #4]
 80035c6:	60da      	str	r2, [r3, #12]
}
 80035c8:	bf00      	nop
 80035ca:	3714      	adds	r7, #20
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr

080035d4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	461a      	mov	r2, r3
 80035e2:	4b09      	ldr	r3, [pc, #36]	; (8003608 <DMA_CalcBaseAndBitshift+0x34>)
 80035e4:	4413      	add	r3, r2
 80035e6:	4a09      	ldr	r2, [pc, #36]	; (800360c <DMA_CalcBaseAndBitshift+0x38>)
 80035e8:	fba2 2303 	umull	r2, r3, r2, r3
 80035ec:	091b      	lsrs	r3, r3, #4
 80035ee:	009a      	lsls	r2, r3, #2
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	4a06      	ldr	r2, [pc, #24]	; (8003610 <DMA_CalcBaseAndBitshift+0x3c>)
 80035f8:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 80035fa:	bf00      	nop
 80035fc:	370c      	adds	r7, #12
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop
 8003608:	bffdfff8 	.word	0xbffdfff8
 800360c:	cccccccd 	.word	0xcccccccd
 8003610:	40020000 	.word	0x40020000

08003614 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003614:	b480      	push	{r7}
 8003616:	b087      	sub	sp, #28
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
 800361c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800361e:	2300      	movs	r3, #0
 8003620:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003622:	e14e      	b.n	80038c2 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	681a      	ldr	r2, [r3, #0]
 8003628:	2101      	movs	r1, #1
 800362a:	697b      	ldr	r3, [r7, #20]
 800362c:	fa01 f303 	lsl.w	r3, r1, r3
 8003630:	4013      	ands	r3, r2
 8003632:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2b00      	cmp	r3, #0
 8003638:	f000 8140 	beq.w	80038bc <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	f003 0303 	and.w	r3, r3, #3
 8003644:	2b01      	cmp	r3, #1
 8003646:	d005      	beq.n	8003654 <HAL_GPIO_Init+0x40>
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	f003 0303 	and.w	r3, r3, #3
 8003650:	2b02      	cmp	r3, #2
 8003652:	d130      	bne.n	80036b6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	689b      	ldr	r3, [r3, #8]
 8003658:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	005b      	lsls	r3, r3, #1
 800365e:	2203      	movs	r2, #3
 8003660:	fa02 f303 	lsl.w	r3, r2, r3
 8003664:	43db      	mvns	r3, r3
 8003666:	693a      	ldr	r2, [r7, #16]
 8003668:	4013      	ands	r3, r2
 800366a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	68da      	ldr	r2, [r3, #12]
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	005b      	lsls	r3, r3, #1
 8003674:	fa02 f303 	lsl.w	r3, r2, r3
 8003678:	693a      	ldr	r2, [r7, #16]
 800367a:	4313      	orrs	r3, r2
 800367c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	693a      	ldr	r2, [r7, #16]
 8003682:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800368a:	2201      	movs	r2, #1
 800368c:	697b      	ldr	r3, [r7, #20]
 800368e:	fa02 f303 	lsl.w	r3, r2, r3
 8003692:	43db      	mvns	r3, r3
 8003694:	693a      	ldr	r2, [r7, #16]
 8003696:	4013      	ands	r3, r2
 8003698:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	091b      	lsrs	r3, r3, #4
 80036a0:	f003 0201 	and.w	r2, r3, #1
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	fa02 f303 	lsl.w	r3, r2, r3
 80036aa:	693a      	ldr	r2, [r7, #16]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	693a      	ldr	r2, [r7, #16]
 80036b4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	f003 0303 	and.w	r3, r3, #3
 80036be:	2b03      	cmp	r3, #3
 80036c0:	d017      	beq.n	80036f2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	68db      	ldr	r3, [r3, #12]
 80036c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80036c8:	697b      	ldr	r3, [r7, #20]
 80036ca:	005b      	lsls	r3, r3, #1
 80036cc:	2203      	movs	r2, #3
 80036ce:	fa02 f303 	lsl.w	r3, r2, r3
 80036d2:	43db      	mvns	r3, r3
 80036d4:	693a      	ldr	r2, [r7, #16]
 80036d6:	4013      	ands	r3, r2
 80036d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	689a      	ldr	r2, [r3, #8]
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	005b      	lsls	r3, r3, #1
 80036e2:	fa02 f303 	lsl.w	r3, r2, r3
 80036e6:	693a      	ldr	r2, [r7, #16]
 80036e8:	4313      	orrs	r3, r2
 80036ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	693a      	ldr	r2, [r7, #16]
 80036f0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	f003 0303 	and.w	r3, r3, #3
 80036fa:	2b02      	cmp	r3, #2
 80036fc:	d123      	bne.n	8003746 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	08da      	lsrs	r2, r3, #3
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	3208      	adds	r2, #8
 8003706:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800370a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	f003 0307 	and.w	r3, r3, #7
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	220f      	movs	r2, #15
 8003716:	fa02 f303 	lsl.w	r3, r2, r3
 800371a:	43db      	mvns	r3, r3
 800371c:	693a      	ldr	r2, [r7, #16]
 800371e:	4013      	ands	r3, r2
 8003720:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	691a      	ldr	r2, [r3, #16]
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	f003 0307 	and.w	r3, r3, #7
 800372c:	009b      	lsls	r3, r3, #2
 800372e:	fa02 f303 	lsl.w	r3, r2, r3
 8003732:	693a      	ldr	r2, [r7, #16]
 8003734:	4313      	orrs	r3, r2
 8003736:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	08da      	lsrs	r2, r3, #3
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	3208      	adds	r2, #8
 8003740:	6939      	ldr	r1, [r7, #16]
 8003742:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	005b      	lsls	r3, r3, #1
 8003750:	2203      	movs	r2, #3
 8003752:	fa02 f303 	lsl.w	r3, r2, r3
 8003756:	43db      	mvns	r3, r3
 8003758:	693a      	ldr	r2, [r7, #16]
 800375a:	4013      	ands	r3, r2
 800375c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	f003 0203 	and.w	r2, r3, #3
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	005b      	lsls	r3, r3, #1
 800376a:	fa02 f303 	lsl.w	r3, r2, r3
 800376e:	693a      	ldr	r2, [r7, #16]
 8003770:	4313      	orrs	r3, r2
 8003772:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	693a      	ldr	r2, [r7, #16]
 8003778:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003782:	2b00      	cmp	r3, #0
 8003784:	f000 809a 	beq.w	80038bc <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003788:	4b55      	ldr	r3, [pc, #340]	; (80038e0 <HAL_GPIO_Init+0x2cc>)
 800378a:	699b      	ldr	r3, [r3, #24]
 800378c:	4a54      	ldr	r2, [pc, #336]	; (80038e0 <HAL_GPIO_Init+0x2cc>)
 800378e:	f043 0301 	orr.w	r3, r3, #1
 8003792:	6193      	str	r3, [r2, #24]
 8003794:	4b52      	ldr	r3, [pc, #328]	; (80038e0 <HAL_GPIO_Init+0x2cc>)
 8003796:	699b      	ldr	r3, [r3, #24]
 8003798:	f003 0301 	and.w	r3, r3, #1
 800379c:	60bb      	str	r3, [r7, #8]
 800379e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80037a0:	4a50      	ldr	r2, [pc, #320]	; (80038e4 <HAL_GPIO_Init+0x2d0>)
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	089b      	lsrs	r3, r3, #2
 80037a6:	3302      	adds	r3, #2
 80037a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	f003 0303 	and.w	r3, r3, #3
 80037b4:	009b      	lsls	r3, r3, #2
 80037b6:	220f      	movs	r2, #15
 80037b8:	fa02 f303 	lsl.w	r3, r2, r3
 80037bc:	43db      	mvns	r3, r3
 80037be:	693a      	ldr	r2, [r7, #16]
 80037c0:	4013      	ands	r3, r2
 80037c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80037ca:	d013      	beq.n	80037f4 <HAL_GPIO_Init+0x1e0>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	4a46      	ldr	r2, [pc, #280]	; (80038e8 <HAL_GPIO_Init+0x2d4>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d00d      	beq.n	80037f0 <HAL_GPIO_Init+0x1dc>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	4a45      	ldr	r2, [pc, #276]	; (80038ec <HAL_GPIO_Init+0x2d8>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d007      	beq.n	80037ec <HAL_GPIO_Init+0x1d8>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	4a44      	ldr	r2, [pc, #272]	; (80038f0 <HAL_GPIO_Init+0x2dc>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d101      	bne.n	80037e8 <HAL_GPIO_Init+0x1d4>
 80037e4:	2303      	movs	r3, #3
 80037e6:	e006      	b.n	80037f6 <HAL_GPIO_Init+0x1e2>
 80037e8:	2305      	movs	r3, #5
 80037ea:	e004      	b.n	80037f6 <HAL_GPIO_Init+0x1e2>
 80037ec:	2302      	movs	r3, #2
 80037ee:	e002      	b.n	80037f6 <HAL_GPIO_Init+0x1e2>
 80037f0:	2301      	movs	r3, #1
 80037f2:	e000      	b.n	80037f6 <HAL_GPIO_Init+0x1e2>
 80037f4:	2300      	movs	r3, #0
 80037f6:	697a      	ldr	r2, [r7, #20]
 80037f8:	f002 0203 	and.w	r2, r2, #3
 80037fc:	0092      	lsls	r2, r2, #2
 80037fe:	4093      	lsls	r3, r2
 8003800:	693a      	ldr	r2, [r7, #16]
 8003802:	4313      	orrs	r3, r2
 8003804:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003806:	4937      	ldr	r1, [pc, #220]	; (80038e4 <HAL_GPIO_Init+0x2d0>)
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	089b      	lsrs	r3, r3, #2
 800380c:	3302      	adds	r3, #2
 800380e:	693a      	ldr	r2, [r7, #16]
 8003810:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003814:	4b37      	ldr	r3, [pc, #220]	; (80038f4 <HAL_GPIO_Init+0x2e0>)
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	43db      	mvns	r3, r3
 800381e:	693a      	ldr	r2, [r7, #16]
 8003820:	4013      	ands	r3, r2
 8003822:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800382c:	2b00      	cmp	r3, #0
 800382e:	d003      	beq.n	8003838 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8003830:	693a      	ldr	r2, [r7, #16]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	4313      	orrs	r3, r2
 8003836:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003838:	4a2e      	ldr	r2, [pc, #184]	; (80038f4 <HAL_GPIO_Init+0x2e0>)
 800383a:	693b      	ldr	r3, [r7, #16]
 800383c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800383e:	4b2d      	ldr	r3, [pc, #180]	; (80038f4 <HAL_GPIO_Init+0x2e0>)
 8003840:	68db      	ldr	r3, [r3, #12]
 8003842:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	43db      	mvns	r3, r3
 8003848:	693a      	ldr	r2, [r7, #16]
 800384a:	4013      	ands	r3, r2
 800384c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d003      	beq.n	8003862 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800385a:	693a      	ldr	r2, [r7, #16]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	4313      	orrs	r3, r2
 8003860:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003862:	4a24      	ldr	r2, [pc, #144]	; (80038f4 <HAL_GPIO_Init+0x2e0>)
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003868:	4b22      	ldr	r3, [pc, #136]	; (80038f4 <HAL_GPIO_Init+0x2e0>)
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	43db      	mvns	r3, r3
 8003872:	693a      	ldr	r2, [r7, #16]
 8003874:	4013      	ands	r3, r2
 8003876:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003880:	2b00      	cmp	r3, #0
 8003882:	d003      	beq.n	800388c <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8003884:	693a      	ldr	r2, [r7, #16]
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	4313      	orrs	r3, r2
 800388a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800388c:	4a19      	ldr	r2, [pc, #100]	; (80038f4 <HAL_GPIO_Init+0x2e0>)
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003892:	4b18      	ldr	r3, [pc, #96]	; (80038f4 <HAL_GPIO_Init+0x2e0>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	43db      	mvns	r3, r3
 800389c:	693a      	ldr	r2, [r7, #16]
 800389e:	4013      	ands	r3, r2
 80038a0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d003      	beq.n	80038b6 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80038ae:	693a      	ldr	r2, [r7, #16]
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	4313      	orrs	r3, r2
 80038b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80038b6:	4a0f      	ldr	r2, [pc, #60]	; (80038f4 <HAL_GPIO_Init+0x2e0>)
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	3301      	adds	r3, #1
 80038c0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	fa22 f303 	lsr.w	r3, r2, r3
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	f47f aea9 	bne.w	8003624 <HAL_GPIO_Init+0x10>
  }
}
 80038d2:	bf00      	nop
 80038d4:	bf00      	nop
 80038d6:	371c      	adds	r7, #28
 80038d8:	46bd      	mov	sp, r7
 80038da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038de:	4770      	bx	lr
 80038e0:	40021000 	.word	0x40021000
 80038e4:	40010000 	.word	0x40010000
 80038e8:	48000400 	.word	0x48000400
 80038ec:	48000800 	.word	0x48000800
 80038f0:	48000c00 	.word	0x48000c00
 80038f4:	40010400 	.word	0x40010400

080038f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80038fe:	af00      	add	r7, sp, #0
 8003900:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003904:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003908:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800390a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800390e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d102      	bne.n	800391e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	f001 b823 	b.w	8004964 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800391e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003922:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f003 0301 	and.w	r3, r3, #1
 800392e:	2b00      	cmp	r3, #0
 8003930:	f000 817d 	beq.w	8003c2e <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003934:	4bbc      	ldr	r3, [pc, #752]	; (8003c28 <HAL_RCC_OscConfig+0x330>)
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	f003 030c 	and.w	r3, r3, #12
 800393c:	2b04      	cmp	r3, #4
 800393e:	d00c      	beq.n	800395a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003940:	4bb9      	ldr	r3, [pc, #740]	; (8003c28 <HAL_RCC_OscConfig+0x330>)
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	f003 030c 	and.w	r3, r3, #12
 8003948:	2b08      	cmp	r3, #8
 800394a:	d15c      	bne.n	8003a06 <HAL_RCC_OscConfig+0x10e>
 800394c:	4bb6      	ldr	r3, [pc, #728]	; (8003c28 <HAL_RCC_OscConfig+0x330>)
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003954:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003958:	d155      	bne.n	8003a06 <HAL_RCC_OscConfig+0x10e>
 800395a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800395e:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003962:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8003966:	fa93 f3a3 	rbit	r3, r3
 800396a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800396e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003972:	fab3 f383 	clz	r3, r3
 8003976:	b2db      	uxtb	r3, r3
 8003978:	095b      	lsrs	r3, r3, #5
 800397a:	b2db      	uxtb	r3, r3
 800397c:	f043 0301 	orr.w	r3, r3, #1
 8003980:	b2db      	uxtb	r3, r3
 8003982:	2b01      	cmp	r3, #1
 8003984:	d102      	bne.n	800398c <HAL_RCC_OscConfig+0x94>
 8003986:	4ba8      	ldr	r3, [pc, #672]	; (8003c28 <HAL_RCC_OscConfig+0x330>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	e015      	b.n	80039b8 <HAL_RCC_OscConfig+0xc0>
 800398c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003990:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003994:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8003998:	fa93 f3a3 	rbit	r3, r3
 800399c:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80039a0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80039a4:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80039a8:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80039ac:	fa93 f3a3 	rbit	r3, r3
 80039b0:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80039b4:	4b9c      	ldr	r3, [pc, #624]	; (8003c28 <HAL_RCC_OscConfig+0x330>)
 80039b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039b8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80039bc:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80039c0:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80039c4:	fa92 f2a2 	rbit	r2, r2
 80039c8:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80039cc:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80039d0:	fab2 f282 	clz	r2, r2
 80039d4:	b2d2      	uxtb	r2, r2
 80039d6:	f042 0220 	orr.w	r2, r2, #32
 80039da:	b2d2      	uxtb	r2, r2
 80039dc:	f002 021f 	and.w	r2, r2, #31
 80039e0:	2101      	movs	r1, #1
 80039e2:	fa01 f202 	lsl.w	r2, r1, r2
 80039e6:	4013      	ands	r3, r2
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	f000 811f 	beq.w	8003c2c <HAL_RCC_OscConfig+0x334>
 80039ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039f2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	f040 8116 	bne.w	8003c2c <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	f000 bfaf 	b.w	8004964 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a0a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a16:	d106      	bne.n	8003a26 <HAL_RCC_OscConfig+0x12e>
 8003a18:	4b83      	ldr	r3, [pc, #524]	; (8003c28 <HAL_RCC_OscConfig+0x330>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a82      	ldr	r2, [pc, #520]	; (8003c28 <HAL_RCC_OscConfig+0x330>)
 8003a1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a22:	6013      	str	r3, [r2, #0]
 8003a24:	e036      	b.n	8003a94 <HAL_RCC_OscConfig+0x19c>
 8003a26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a2a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d10c      	bne.n	8003a50 <HAL_RCC_OscConfig+0x158>
 8003a36:	4b7c      	ldr	r3, [pc, #496]	; (8003c28 <HAL_RCC_OscConfig+0x330>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a7b      	ldr	r2, [pc, #492]	; (8003c28 <HAL_RCC_OscConfig+0x330>)
 8003a3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a40:	6013      	str	r3, [r2, #0]
 8003a42:	4b79      	ldr	r3, [pc, #484]	; (8003c28 <HAL_RCC_OscConfig+0x330>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a78      	ldr	r2, [pc, #480]	; (8003c28 <HAL_RCC_OscConfig+0x330>)
 8003a48:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a4c:	6013      	str	r3, [r2, #0]
 8003a4e:	e021      	b.n	8003a94 <HAL_RCC_OscConfig+0x19c>
 8003a50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a54:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a60:	d10c      	bne.n	8003a7c <HAL_RCC_OscConfig+0x184>
 8003a62:	4b71      	ldr	r3, [pc, #452]	; (8003c28 <HAL_RCC_OscConfig+0x330>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a70      	ldr	r2, [pc, #448]	; (8003c28 <HAL_RCC_OscConfig+0x330>)
 8003a68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a6c:	6013      	str	r3, [r2, #0]
 8003a6e:	4b6e      	ldr	r3, [pc, #440]	; (8003c28 <HAL_RCC_OscConfig+0x330>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a6d      	ldr	r2, [pc, #436]	; (8003c28 <HAL_RCC_OscConfig+0x330>)
 8003a74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a78:	6013      	str	r3, [r2, #0]
 8003a7a:	e00b      	b.n	8003a94 <HAL_RCC_OscConfig+0x19c>
 8003a7c:	4b6a      	ldr	r3, [pc, #424]	; (8003c28 <HAL_RCC_OscConfig+0x330>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a69      	ldr	r2, [pc, #420]	; (8003c28 <HAL_RCC_OscConfig+0x330>)
 8003a82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a86:	6013      	str	r3, [r2, #0]
 8003a88:	4b67      	ldr	r3, [pc, #412]	; (8003c28 <HAL_RCC_OscConfig+0x330>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a66      	ldr	r2, [pc, #408]	; (8003c28 <HAL_RCC_OscConfig+0x330>)
 8003a8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a92:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003a94:	4b64      	ldr	r3, [pc, #400]	; (8003c28 <HAL_RCC_OscConfig+0x330>)
 8003a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a98:	f023 020f 	bic.w	r2, r3, #15
 8003a9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003aa0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	689b      	ldr	r3, [r3, #8]
 8003aa8:	495f      	ldr	r1, [pc, #380]	; (8003c28 <HAL_RCC_OscConfig+0x330>)
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003aae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ab2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d059      	beq.n	8003b72 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003abe:	f7fe fb39 	bl	8002134 <HAL_GetTick>
 8003ac2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ac6:	e00a      	b.n	8003ade <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ac8:	f7fe fb34 	bl	8002134 <HAL_GetTick>
 8003acc:	4602      	mov	r2, r0
 8003ace:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003ad2:	1ad3      	subs	r3, r2, r3
 8003ad4:	2b64      	cmp	r3, #100	; 0x64
 8003ad6:	d902      	bls.n	8003ade <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8003ad8:	2303      	movs	r3, #3
 8003ada:	f000 bf43 	b.w	8004964 <HAL_RCC_OscConfig+0x106c>
 8003ade:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003ae2:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ae6:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8003aea:	fa93 f3a3 	rbit	r3, r3
 8003aee:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8003af2:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003af6:	fab3 f383 	clz	r3, r3
 8003afa:	b2db      	uxtb	r3, r3
 8003afc:	095b      	lsrs	r3, r3, #5
 8003afe:	b2db      	uxtb	r3, r3
 8003b00:	f043 0301 	orr.w	r3, r3, #1
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	d102      	bne.n	8003b10 <HAL_RCC_OscConfig+0x218>
 8003b0a:	4b47      	ldr	r3, [pc, #284]	; (8003c28 <HAL_RCC_OscConfig+0x330>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	e015      	b.n	8003b3c <HAL_RCC_OscConfig+0x244>
 8003b10:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003b14:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b18:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8003b1c:	fa93 f3a3 	rbit	r3, r3
 8003b20:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8003b24:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003b28:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8003b2c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8003b30:	fa93 f3a3 	rbit	r3, r3
 8003b34:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8003b38:	4b3b      	ldr	r3, [pc, #236]	; (8003c28 <HAL_RCC_OscConfig+0x330>)
 8003b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b3c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003b40:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8003b44:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8003b48:	fa92 f2a2 	rbit	r2, r2
 8003b4c:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8003b50:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8003b54:	fab2 f282 	clz	r2, r2
 8003b58:	b2d2      	uxtb	r2, r2
 8003b5a:	f042 0220 	orr.w	r2, r2, #32
 8003b5e:	b2d2      	uxtb	r2, r2
 8003b60:	f002 021f 	and.w	r2, r2, #31
 8003b64:	2101      	movs	r1, #1
 8003b66:	fa01 f202 	lsl.w	r2, r1, r2
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d0ab      	beq.n	8003ac8 <HAL_RCC_OscConfig+0x1d0>
 8003b70:	e05d      	b.n	8003c2e <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b72:	f7fe fadf 	bl	8002134 <HAL_GetTick>
 8003b76:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b7a:	e00a      	b.n	8003b92 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b7c:	f7fe fada 	bl	8002134 <HAL_GetTick>
 8003b80:	4602      	mov	r2, r0
 8003b82:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003b86:	1ad3      	subs	r3, r2, r3
 8003b88:	2b64      	cmp	r3, #100	; 0x64
 8003b8a:	d902      	bls.n	8003b92 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8003b8c:	2303      	movs	r3, #3
 8003b8e:	f000 bee9 	b.w	8004964 <HAL_RCC_OscConfig+0x106c>
 8003b92:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003b96:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b9a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8003b9e:	fa93 f3a3 	rbit	r3, r3
 8003ba2:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8003ba6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003baa:	fab3 f383 	clz	r3, r3
 8003bae:	b2db      	uxtb	r3, r3
 8003bb0:	095b      	lsrs	r3, r3, #5
 8003bb2:	b2db      	uxtb	r3, r3
 8003bb4:	f043 0301 	orr.w	r3, r3, #1
 8003bb8:	b2db      	uxtb	r3, r3
 8003bba:	2b01      	cmp	r3, #1
 8003bbc:	d102      	bne.n	8003bc4 <HAL_RCC_OscConfig+0x2cc>
 8003bbe:	4b1a      	ldr	r3, [pc, #104]	; (8003c28 <HAL_RCC_OscConfig+0x330>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	e015      	b.n	8003bf0 <HAL_RCC_OscConfig+0x2f8>
 8003bc4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003bc8:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bcc:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8003bd0:	fa93 f3a3 	rbit	r3, r3
 8003bd4:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8003bd8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003bdc:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8003be0:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8003be4:	fa93 f3a3 	rbit	r3, r3
 8003be8:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8003bec:	4b0e      	ldr	r3, [pc, #56]	; (8003c28 <HAL_RCC_OscConfig+0x330>)
 8003bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003bf4:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8003bf8:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8003bfc:	fa92 f2a2 	rbit	r2, r2
 8003c00:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8003c04:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8003c08:	fab2 f282 	clz	r2, r2
 8003c0c:	b2d2      	uxtb	r2, r2
 8003c0e:	f042 0220 	orr.w	r2, r2, #32
 8003c12:	b2d2      	uxtb	r2, r2
 8003c14:	f002 021f 	and.w	r2, r2, #31
 8003c18:	2101      	movs	r1, #1
 8003c1a:	fa01 f202 	lsl.w	r2, r1, r2
 8003c1e:	4013      	ands	r3, r2
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d1ab      	bne.n	8003b7c <HAL_RCC_OscConfig+0x284>
 8003c24:	e003      	b.n	8003c2e <HAL_RCC_OscConfig+0x336>
 8003c26:	bf00      	nop
 8003c28:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c32:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f003 0302 	and.w	r3, r3, #2
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	f000 817d 	beq.w	8003f3e <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003c44:	4ba6      	ldr	r3, [pc, #664]	; (8003ee0 <HAL_RCC_OscConfig+0x5e8>)
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	f003 030c 	and.w	r3, r3, #12
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d00b      	beq.n	8003c68 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003c50:	4ba3      	ldr	r3, [pc, #652]	; (8003ee0 <HAL_RCC_OscConfig+0x5e8>)
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	f003 030c 	and.w	r3, r3, #12
 8003c58:	2b08      	cmp	r3, #8
 8003c5a:	d172      	bne.n	8003d42 <HAL_RCC_OscConfig+0x44a>
 8003c5c:	4ba0      	ldr	r3, [pc, #640]	; (8003ee0 <HAL_RCC_OscConfig+0x5e8>)
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d16c      	bne.n	8003d42 <HAL_RCC_OscConfig+0x44a>
 8003c68:	2302      	movs	r3, #2
 8003c6a:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c6e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8003c72:	fa93 f3a3 	rbit	r3, r3
 8003c76:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8003c7a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c7e:	fab3 f383 	clz	r3, r3
 8003c82:	b2db      	uxtb	r3, r3
 8003c84:	095b      	lsrs	r3, r3, #5
 8003c86:	b2db      	uxtb	r3, r3
 8003c88:	f043 0301 	orr.w	r3, r3, #1
 8003c8c:	b2db      	uxtb	r3, r3
 8003c8e:	2b01      	cmp	r3, #1
 8003c90:	d102      	bne.n	8003c98 <HAL_RCC_OscConfig+0x3a0>
 8003c92:	4b93      	ldr	r3, [pc, #588]	; (8003ee0 <HAL_RCC_OscConfig+0x5e8>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	e013      	b.n	8003cc0 <HAL_RCC_OscConfig+0x3c8>
 8003c98:	2302      	movs	r3, #2
 8003c9a:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c9e:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8003ca2:	fa93 f3a3 	rbit	r3, r3
 8003ca6:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8003caa:	2302      	movs	r3, #2
 8003cac:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8003cb0:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003cb4:	fa93 f3a3 	rbit	r3, r3
 8003cb8:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8003cbc:	4b88      	ldr	r3, [pc, #544]	; (8003ee0 <HAL_RCC_OscConfig+0x5e8>)
 8003cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cc0:	2202      	movs	r2, #2
 8003cc2:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8003cc6:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8003cca:	fa92 f2a2 	rbit	r2, r2
 8003cce:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8003cd2:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8003cd6:	fab2 f282 	clz	r2, r2
 8003cda:	b2d2      	uxtb	r2, r2
 8003cdc:	f042 0220 	orr.w	r2, r2, #32
 8003ce0:	b2d2      	uxtb	r2, r2
 8003ce2:	f002 021f 	and.w	r2, r2, #31
 8003ce6:	2101      	movs	r1, #1
 8003ce8:	fa01 f202 	lsl.w	r2, r1, r2
 8003cec:	4013      	ands	r3, r2
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d00a      	beq.n	8003d08 <HAL_RCC_OscConfig+0x410>
 8003cf2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cf6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	691b      	ldr	r3, [r3, #16]
 8003cfe:	2b01      	cmp	r3, #1
 8003d00:	d002      	beq.n	8003d08 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	f000 be2e 	b.w	8004964 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d08:	4b75      	ldr	r3, [pc, #468]	; (8003ee0 <HAL_RCC_OscConfig+0x5e8>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d14:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	695b      	ldr	r3, [r3, #20]
 8003d1c:	21f8      	movs	r1, #248	; 0xf8
 8003d1e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d22:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8003d26:	fa91 f1a1 	rbit	r1, r1
 8003d2a:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8003d2e:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8003d32:	fab1 f181 	clz	r1, r1
 8003d36:	b2c9      	uxtb	r1, r1
 8003d38:	408b      	lsls	r3, r1
 8003d3a:	4969      	ldr	r1, [pc, #420]	; (8003ee0 <HAL_RCC_OscConfig+0x5e8>)
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d40:	e0fd      	b.n	8003f3e <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d46:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	691b      	ldr	r3, [r3, #16]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	f000 8088 	beq.w	8003e64 <HAL_RCC_OscConfig+0x56c>
 8003d54:	2301      	movs	r3, #1
 8003d56:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d5a:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8003d5e:	fa93 f3a3 	rbit	r3, r3
 8003d62:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8003d66:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d6a:	fab3 f383 	clz	r3, r3
 8003d6e:	b2db      	uxtb	r3, r3
 8003d70:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003d74:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	461a      	mov	r2, r3
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d80:	f7fe f9d8 	bl	8002134 <HAL_GetTick>
 8003d84:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d88:	e00a      	b.n	8003da0 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d8a:	f7fe f9d3 	bl	8002134 <HAL_GetTick>
 8003d8e:	4602      	mov	r2, r0
 8003d90:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003d94:	1ad3      	subs	r3, r2, r3
 8003d96:	2b02      	cmp	r3, #2
 8003d98:	d902      	bls.n	8003da0 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8003d9a:	2303      	movs	r3, #3
 8003d9c:	f000 bde2 	b.w	8004964 <HAL_RCC_OscConfig+0x106c>
 8003da0:	2302      	movs	r3, #2
 8003da2:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003da6:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8003daa:	fa93 f3a3 	rbit	r3, r3
 8003dae:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8003db2:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003db6:	fab3 f383 	clz	r3, r3
 8003dba:	b2db      	uxtb	r3, r3
 8003dbc:	095b      	lsrs	r3, r3, #5
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	f043 0301 	orr.w	r3, r3, #1
 8003dc4:	b2db      	uxtb	r3, r3
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d102      	bne.n	8003dd0 <HAL_RCC_OscConfig+0x4d8>
 8003dca:	4b45      	ldr	r3, [pc, #276]	; (8003ee0 <HAL_RCC_OscConfig+0x5e8>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	e013      	b.n	8003df8 <HAL_RCC_OscConfig+0x500>
 8003dd0:	2302      	movs	r3, #2
 8003dd2:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dd6:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8003dda:	fa93 f3a3 	rbit	r3, r3
 8003dde:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8003de2:	2302      	movs	r3, #2
 8003de4:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003de8:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8003dec:	fa93 f3a3 	rbit	r3, r3
 8003df0:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8003df4:	4b3a      	ldr	r3, [pc, #232]	; (8003ee0 <HAL_RCC_OscConfig+0x5e8>)
 8003df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003df8:	2202      	movs	r2, #2
 8003dfa:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8003dfe:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8003e02:	fa92 f2a2 	rbit	r2, r2
 8003e06:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8003e0a:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8003e0e:	fab2 f282 	clz	r2, r2
 8003e12:	b2d2      	uxtb	r2, r2
 8003e14:	f042 0220 	orr.w	r2, r2, #32
 8003e18:	b2d2      	uxtb	r2, r2
 8003e1a:	f002 021f 	and.w	r2, r2, #31
 8003e1e:	2101      	movs	r1, #1
 8003e20:	fa01 f202 	lsl.w	r2, r1, r2
 8003e24:	4013      	ands	r3, r2
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d0af      	beq.n	8003d8a <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e2a:	4b2d      	ldr	r3, [pc, #180]	; (8003ee0 <HAL_RCC_OscConfig+0x5e8>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e36:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	695b      	ldr	r3, [r3, #20]
 8003e3e:	21f8      	movs	r1, #248	; 0xf8
 8003e40:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e44:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8003e48:	fa91 f1a1 	rbit	r1, r1
 8003e4c:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8003e50:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8003e54:	fab1 f181 	clz	r1, r1
 8003e58:	b2c9      	uxtb	r1, r1
 8003e5a:	408b      	lsls	r3, r1
 8003e5c:	4920      	ldr	r1, [pc, #128]	; (8003ee0 <HAL_RCC_OscConfig+0x5e8>)
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	600b      	str	r3, [r1, #0]
 8003e62:	e06c      	b.n	8003f3e <HAL_RCC_OscConfig+0x646>
 8003e64:	2301      	movs	r3, #1
 8003e66:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e6a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8003e6e:	fa93 f3a3 	rbit	r3, r3
 8003e72:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8003e76:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e7a:	fab3 f383 	clz	r3, r3
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003e84:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003e88:	009b      	lsls	r3, r3, #2
 8003e8a:	461a      	mov	r2, r3
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e90:	f7fe f950 	bl	8002134 <HAL_GetTick>
 8003e94:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e98:	e00a      	b.n	8003eb0 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e9a:	f7fe f94b 	bl	8002134 <HAL_GetTick>
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003ea4:	1ad3      	subs	r3, r2, r3
 8003ea6:	2b02      	cmp	r3, #2
 8003ea8:	d902      	bls.n	8003eb0 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8003eaa:	2303      	movs	r3, #3
 8003eac:	f000 bd5a 	b.w	8004964 <HAL_RCC_OscConfig+0x106c>
 8003eb0:	2302      	movs	r3, #2
 8003eb2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eb6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8003eba:	fa93 f3a3 	rbit	r3, r3
 8003ebe:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8003ec2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ec6:	fab3 f383 	clz	r3, r3
 8003eca:	b2db      	uxtb	r3, r3
 8003ecc:	095b      	lsrs	r3, r3, #5
 8003ece:	b2db      	uxtb	r3, r3
 8003ed0:	f043 0301 	orr.w	r3, r3, #1
 8003ed4:	b2db      	uxtb	r3, r3
 8003ed6:	2b01      	cmp	r3, #1
 8003ed8:	d104      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x5ec>
 8003eda:	4b01      	ldr	r3, [pc, #4]	; (8003ee0 <HAL_RCC_OscConfig+0x5e8>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	e015      	b.n	8003f0c <HAL_RCC_OscConfig+0x614>
 8003ee0:	40021000 	.word	0x40021000
 8003ee4:	2302      	movs	r3, #2
 8003ee6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eea:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8003eee:	fa93 f3a3 	rbit	r3, r3
 8003ef2:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8003ef6:	2302      	movs	r3, #2
 8003ef8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8003efc:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8003f00:	fa93 f3a3 	rbit	r3, r3
 8003f04:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8003f08:	4bc8      	ldr	r3, [pc, #800]	; (800422c <HAL_RCC_OscConfig+0x934>)
 8003f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f0c:	2202      	movs	r2, #2
 8003f0e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8003f12:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8003f16:	fa92 f2a2 	rbit	r2, r2
 8003f1a:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8003f1e:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8003f22:	fab2 f282 	clz	r2, r2
 8003f26:	b2d2      	uxtb	r2, r2
 8003f28:	f042 0220 	orr.w	r2, r2, #32
 8003f2c:	b2d2      	uxtb	r2, r2
 8003f2e:	f002 021f 	and.w	r2, r2, #31
 8003f32:	2101      	movs	r1, #1
 8003f34:	fa01 f202 	lsl.w	r2, r1, r2
 8003f38:	4013      	ands	r3, r2
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d1ad      	bne.n	8003e9a <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f42:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 0308 	and.w	r3, r3, #8
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	f000 8110 	beq.w	8004174 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f54:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f58:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	699b      	ldr	r3, [r3, #24]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d079      	beq.n	8004058 <HAL_RCC_OscConfig+0x760>
 8003f64:	2301      	movs	r3, #1
 8003f66:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f6a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003f6e:	fa93 f3a3 	rbit	r3, r3
 8003f72:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8003f76:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f7a:	fab3 f383 	clz	r3, r3
 8003f7e:	b2db      	uxtb	r3, r3
 8003f80:	461a      	mov	r2, r3
 8003f82:	4bab      	ldr	r3, [pc, #684]	; (8004230 <HAL_RCC_OscConfig+0x938>)
 8003f84:	4413      	add	r3, r2
 8003f86:	009b      	lsls	r3, r3, #2
 8003f88:	461a      	mov	r2, r3
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f8e:	f7fe f8d1 	bl	8002134 <HAL_GetTick>
 8003f92:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f96:	e00a      	b.n	8003fae <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f98:	f7fe f8cc 	bl	8002134 <HAL_GetTick>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003fa2:	1ad3      	subs	r3, r2, r3
 8003fa4:	2b02      	cmp	r3, #2
 8003fa6:	d902      	bls.n	8003fae <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8003fa8:	2303      	movs	r3, #3
 8003faa:	f000 bcdb 	b.w	8004964 <HAL_RCC_OscConfig+0x106c>
 8003fae:	2302      	movs	r3, #2
 8003fb0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fb4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003fb8:	fa93 f3a3 	rbit	r3, r3
 8003fbc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8003fc0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fc4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003fc8:	2202      	movs	r2, #2
 8003fca:	601a      	str	r2, [r3, #0]
 8003fcc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fd0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	fa93 f2a3 	rbit	r2, r3
 8003fda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fde:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8003fe2:	601a      	str	r2, [r3, #0]
 8003fe4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fe8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8003fec:	2202      	movs	r2, #2
 8003fee:	601a      	str	r2, [r3, #0]
 8003ff0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ff4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	fa93 f2a3 	rbit	r2, r3
 8003ffe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004002:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8004006:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004008:	4b88      	ldr	r3, [pc, #544]	; (800422c <HAL_RCC_OscConfig+0x934>)
 800400a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800400c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004010:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004014:	2102      	movs	r1, #2
 8004016:	6019      	str	r1, [r3, #0]
 8004018:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800401c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	fa93 f1a3 	rbit	r1, r3
 8004026:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800402a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800402e:	6019      	str	r1, [r3, #0]
  return result;
 8004030:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004034:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	fab3 f383 	clz	r3, r3
 800403e:	b2db      	uxtb	r3, r3
 8004040:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004044:	b2db      	uxtb	r3, r3
 8004046:	f003 031f 	and.w	r3, r3, #31
 800404a:	2101      	movs	r1, #1
 800404c:	fa01 f303 	lsl.w	r3, r1, r3
 8004050:	4013      	ands	r3, r2
 8004052:	2b00      	cmp	r3, #0
 8004054:	d0a0      	beq.n	8003f98 <HAL_RCC_OscConfig+0x6a0>
 8004056:	e08d      	b.n	8004174 <HAL_RCC_OscConfig+0x87c>
 8004058:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800405c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004060:	2201      	movs	r2, #1
 8004062:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004064:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004068:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	fa93 f2a3 	rbit	r2, r3
 8004072:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004076:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800407a:	601a      	str	r2, [r3, #0]
  return result;
 800407c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004080:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004084:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004086:	fab3 f383 	clz	r3, r3
 800408a:	b2db      	uxtb	r3, r3
 800408c:	461a      	mov	r2, r3
 800408e:	4b68      	ldr	r3, [pc, #416]	; (8004230 <HAL_RCC_OscConfig+0x938>)
 8004090:	4413      	add	r3, r2
 8004092:	009b      	lsls	r3, r3, #2
 8004094:	461a      	mov	r2, r3
 8004096:	2300      	movs	r3, #0
 8004098:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800409a:	f7fe f84b 	bl	8002134 <HAL_GetTick>
 800409e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040a2:	e00a      	b.n	80040ba <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040a4:	f7fe f846 	bl	8002134 <HAL_GetTick>
 80040a8:	4602      	mov	r2, r0
 80040aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80040ae:	1ad3      	subs	r3, r2, r3
 80040b0:	2b02      	cmp	r3, #2
 80040b2:	d902      	bls.n	80040ba <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80040b4:	2303      	movs	r3, #3
 80040b6:	f000 bc55 	b.w	8004964 <HAL_RCC_OscConfig+0x106c>
 80040ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040be:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80040c2:	2202      	movs	r2, #2
 80040c4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040ca:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	fa93 f2a3 	rbit	r2, r3
 80040d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040d8:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80040dc:	601a      	str	r2, [r3, #0]
 80040de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040e2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80040e6:	2202      	movs	r2, #2
 80040e8:	601a      	str	r2, [r3, #0]
 80040ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040ee:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	fa93 f2a3 	rbit	r2, r3
 80040f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040fc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8004100:	601a      	str	r2, [r3, #0]
 8004102:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004106:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800410a:	2202      	movs	r2, #2
 800410c:	601a      	str	r2, [r3, #0]
 800410e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004112:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	fa93 f2a3 	rbit	r2, r3
 800411c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004120:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8004124:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004126:	4b41      	ldr	r3, [pc, #260]	; (800422c <HAL_RCC_OscConfig+0x934>)
 8004128:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800412a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800412e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8004132:	2102      	movs	r1, #2
 8004134:	6019      	str	r1, [r3, #0]
 8004136:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800413a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	fa93 f1a3 	rbit	r1, r3
 8004144:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004148:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800414c:	6019      	str	r1, [r3, #0]
  return result;
 800414e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004152:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	fab3 f383 	clz	r3, r3
 800415c:	b2db      	uxtb	r3, r3
 800415e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004162:	b2db      	uxtb	r3, r3
 8004164:	f003 031f 	and.w	r3, r3, #31
 8004168:	2101      	movs	r1, #1
 800416a:	fa01 f303 	lsl.w	r3, r1, r3
 800416e:	4013      	ands	r3, r2
 8004170:	2b00      	cmp	r3, #0
 8004172:	d197      	bne.n	80040a4 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004174:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004178:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f003 0304 	and.w	r3, r3, #4
 8004184:	2b00      	cmp	r3, #0
 8004186:	f000 81a1 	beq.w	80044cc <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800418a:	2300      	movs	r3, #0
 800418c:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004190:	4b26      	ldr	r3, [pc, #152]	; (800422c <HAL_RCC_OscConfig+0x934>)
 8004192:	69db      	ldr	r3, [r3, #28]
 8004194:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004198:	2b00      	cmp	r3, #0
 800419a:	d116      	bne.n	80041ca <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800419c:	4b23      	ldr	r3, [pc, #140]	; (800422c <HAL_RCC_OscConfig+0x934>)
 800419e:	69db      	ldr	r3, [r3, #28]
 80041a0:	4a22      	ldr	r2, [pc, #136]	; (800422c <HAL_RCC_OscConfig+0x934>)
 80041a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041a6:	61d3      	str	r3, [r2, #28]
 80041a8:	4b20      	ldr	r3, [pc, #128]	; (800422c <HAL_RCC_OscConfig+0x934>)
 80041aa:	69db      	ldr	r3, [r3, #28]
 80041ac:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80041b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80041b4:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80041b8:	601a      	str	r2, [r3, #0]
 80041ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80041be:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80041c2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80041c4:	2301      	movs	r3, #1
 80041c6:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041ca:	4b1a      	ldr	r3, [pc, #104]	; (8004234 <HAL_RCC_OscConfig+0x93c>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d11a      	bne.n	800420c <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041d6:	4b17      	ldr	r3, [pc, #92]	; (8004234 <HAL_RCC_OscConfig+0x93c>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a16      	ldr	r2, [pc, #88]	; (8004234 <HAL_RCC_OscConfig+0x93c>)
 80041dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041e0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041e2:	f7fd ffa7 	bl	8002134 <HAL_GetTick>
 80041e6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041ea:	e009      	b.n	8004200 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041ec:	f7fd ffa2 	bl	8002134 <HAL_GetTick>
 80041f0:	4602      	mov	r2, r0
 80041f2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80041f6:	1ad3      	subs	r3, r2, r3
 80041f8:	2b64      	cmp	r3, #100	; 0x64
 80041fa:	d901      	bls.n	8004200 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80041fc:	2303      	movs	r3, #3
 80041fe:	e3b1      	b.n	8004964 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004200:	4b0c      	ldr	r3, [pc, #48]	; (8004234 <HAL_RCC_OscConfig+0x93c>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004208:	2b00      	cmp	r3, #0
 800420a:	d0ef      	beq.n	80041ec <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800420c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004210:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	68db      	ldr	r3, [r3, #12]
 8004218:	2b01      	cmp	r3, #1
 800421a:	d10d      	bne.n	8004238 <HAL_RCC_OscConfig+0x940>
 800421c:	4b03      	ldr	r3, [pc, #12]	; (800422c <HAL_RCC_OscConfig+0x934>)
 800421e:	6a1b      	ldr	r3, [r3, #32]
 8004220:	4a02      	ldr	r2, [pc, #8]	; (800422c <HAL_RCC_OscConfig+0x934>)
 8004222:	f043 0301 	orr.w	r3, r3, #1
 8004226:	6213      	str	r3, [r2, #32]
 8004228:	e03c      	b.n	80042a4 <HAL_RCC_OscConfig+0x9ac>
 800422a:	bf00      	nop
 800422c:	40021000 	.word	0x40021000
 8004230:	10908120 	.word	0x10908120
 8004234:	40007000 	.word	0x40007000
 8004238:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800423c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	68db      	ldr	r3, [r3, #12]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d10c      	bne.n	8004262 <HAL_RCC_OscConfig+0x96a>
 8004248:	4bc1      	ldr	r3, [pc, #772]	; (8004550 <HAL_RCC_OscConfig+0xc58>)
 800424a:	6a1b      	ldr	r3, [r3, #32]
 800424c:	4ac0      	ldr	r2, [pc, #768]	; (8004550 <HAL_RCC_OscConfig+0xc58>)
 800424e:	f023 0301 	bic.w	r3, r3, #1
 8004252:	6213      	str	r3, [r2, #32]
 8004254:	4bbe      	ldr	r3, [pc, #760]	; (8004550 <HAL_RCC_OscConfig+0xc58>)
 8004256:	6a1b      	ldr	r3, [r3, #32]
 8004258:	4abd      	ldr	r2, [pc, #756]	; (8004550 <HAL_RCC_OscConfig+0xc58>)
 800425a:	f023 0304 	bic.w	r3, r3, #4
 800425e:	6213      	str	r3, [r2, #32]
 8004260:	e020      	b.n	80042a4 <HAL_RCC_OscConfig+0x9ac>
 8004262:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004266:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	68db      	ldr	r3, [r3, #12]
 800426e:	2b05      	cmp	r3, #5
 8004270:	d10c      	bne.n	800428c <HAL_RCC_OscConfig+0x994>
 8004272:	4bb7      	ldr	r3, [pc, #732]	; (8004550 <HAL_RCC_OscConfig+0xc58>)
 8004274:	6a1b      	ldr	r3, [r3, #32]
 8004276:	4ab6      	ldr	r2, [pc, #728]	; (8004550 <HAL_RCC_OscConfig+0xc58>)
 8004278:	f043 0304 	orr.w	r3, r3, #4
 800427c:	6213      	str	r3, [r2, #32]
 800427e:	4bb4      	ldr	r3, [pc, #720]	; (8004550 <HAL_RCC_OscConfig+0xc58>)
 8004280:	6a1b      	ldr	r3, [r3, #32]
 8004282:	4ab3      	ldr	r2, [pc, #716]	; (8004550 <HAL_RCC_OscConfig+0xc58>)
 8004284:	f043 0301 	orr.w	r3, r3, #1
 8004288:	6213      	str	r3, [r2, #32]
 800428a:	e00b      	b.n	80042a4 <HAL_RCC_OscConfig+0x9ac>
 800428c:	4bb0      	ldr	r3, [pc, #704]	; (8004550 <HAL_RCC_OscConfig+0xc58>)
 800428e:	6a1b      	ldr	r3, [r3, #32]
 8004290:	4aaf      	ldr	r2, [pc, #700]	; (8004550 <HAL_RCC_OscConfig+0xc58>)
 8004292:	f023 0301 	bic.w	r3, r3, #1
 8004296:	6213      	str	r3, [r2, #32]
 8004298:	4bad      	ldr	r3, [pc, #692]	; (8004550 <HAL_RCC_OscConfig+0xc58>)
 800429a:	6a1b      	ldr	r3, [r3, #32]
 800429c:	4aac      	ldr	r2, [pc, #688]	; (8004550 <HAL_RCC_OscConfig+0xc58>)
 800429e:	f023 0304 	bic.w	r3, r3, #4
 80042a2:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80042a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042a8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	68db      	ldr	r3, [r3, #12]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	f000 8081 	beq.w	80043b8 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042b6:	f7fd ff3d 	bl	8002134 <HAL_GetTick>
 80042ba:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042be:	e00b      	b.n	80042d8 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042c0:	f7fd ff38 	bl	8002134 <HAL_GetTick>
 80042c4:	4602      	mov	r2, r0
 80042c6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80042ca:	1ad3      	subs	r3, r2, r3
 80042cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d901      	bls.n	80042d8 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80042d4:	2303      	movs	r3, #3
 80042d6:	e345      	b.n	8004964 <HAL_RCC_OscConfig+0x106c>
 80042d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042dc:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80042e0:	2202      	movs	r2, #2
 80042e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042e8:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	fa93 f2a3 	rbit	r2, r3
 80042f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042f6:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80042fa:	601a      	str	r2, [r3, #0]
 80042fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004300:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8004304:	2202      	movs	r2, #2
 8004306:	601a      	str	r2, [r3, #0]
 8004308:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800430c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	fa93 f2a3 	rbit	r2, r3
 8004316:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800431a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800431e:	601a      	str	r2, [r3, #0]
  return result;
 8004320:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004324:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8004328:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800432a:	fab3 f383 	clz	r3, r3
 800432e:	b2db      	uxtb	r3, r3
 8004330:	095b      	lsrs	r3, r3, #5
 8004332:	b2db      	uxtb	r3, r3
 8004334:	f043 0302 	orr.w	r3, r3, #2
 8004338:	b2db      	uxtb	r3, r3
 800433a:	2b02      	cmp	r3, #2
 800433c:	d102      	bne.n	8004344 <HAL_RCC_OscConfig+0xa4c>
 800433e:	4b84      	ldr	r3, [pc, #528]	; (8004550 <HAL_RCC_OscConfig+0xc58>)
 8004340:	6a1b      	ldr	r3, [r3, #32]
 8004342:	e013      	b.n	800436c <HAL_RCC_OscConfig+0xa74>
 8004344:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004348:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800434c:	2202      	movs	r2, #2
 800434e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004350:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004354:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	fa93 f2a3 	rbit	r2, r3
 800435e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004362:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8004366:	601a      	str	r2, [r3, #0]
 8004368:	4b79      	ldr	r3, [pc, #484]	; (8004550 <HAL_RCC_OscConfig+0xc58>)
 800436a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800436c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004370:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8004374:	2102      	movs	r1, #2
 8004376:	6011      	str	r1, [r2, #0]
 8004378:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800437c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8004380:	6812      	ldr	r2, [r2, #0]
 8004382:	fa92 f1a2 	rbit	r1, r2
 8004386:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800438a:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800438e:	6011      	str	r1, [r2, #0]
  return result;
 8004390:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004394:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8004398:	6812      	ldr	r2, [r2, #0]
 800439a:	fab2 f282 	clz	r2, r2
 800439e:	b2d2      	uxtb	r2, r2
 80043a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80043a4:	b2d2      	uxtb	r2, r2
 80043a6:	f002 021f 	and.w	r2, r2, #31
 80043aa:	2101      	movs	r1, #1
 80043ac:	fa01 f202 	lsl.w	r2, r1, r2
 80043b0:	4013      	ands	r3, r2
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d084      	beq.n	80042c0 <HAL_RCC_OscConfig+0x9c8>
 80043b6:	e07f      	b.n	80044b8 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043b8:	f7fd febc 	bl	8002134 <HAL_GetTick>
 80043bc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043c0:	e00b      	b.n	80043da <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043c2:	f7fd feb7 	bl	8002134 <HAL_GetTick>
 80043c6:	4602      	mov	r2, r0
 80043c8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80043cc:	1ad3      	subs	r3, r2, r3
 80043ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d901      	bls.n	80043da <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80043d6:	2303      	movs	r3, #3
 80043d8:	e2c4      	b.n	8004964 <HAL_RCC_OscConfig+0x106c>
 80043da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043de:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80043e2:	2202      	movs	r2, #2
 80043e4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043ea:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	fa93 f2a3 	rbit	r2, r3
 80043f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043f8:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80043fc:	601a      	str	r2, [r3, #0]
 80043fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004402:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8004406:	2202      	movs	r2, #2
 8004408:	601a      	str	r2, [r3, #0]
 800440a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800440e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	fa93 f2a3 	rbit	r2, r3
 8004418:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800441c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8004420:	601a      	str	r2, [r3, #0]
  return result;
 8004422:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004426:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800442a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800442c:	fab3 f383 	clz	r3, r3
 8004430:	b2db      	uxtb	r3, r3
 8004432:	095b      	lsrs	r3, r3, #5
 8004434:	b2db      	uxtb	r3, r3
 8004436:	f043 0302 	orr.w	r3, r3, #2
 800443a:	b2db      	uxtb	r3, r3
 800443c:	2b02      	cmp	r3, #2
 800443e:	d102      	bne.n	8004446 <HAL_RCC_OscConfig+0xb4e>
 8004440:	4b43      	ldr	r3, [pc, #268]	; (8004550 <HAL_RCC_OscConfig+0xc58>)
 8004442:	6a1b      	ldr	r3, [r3, #32]
 8004444:	e013      	b.n	800446e <HAL_RCC_OscConfig+0xb76>
 8004446:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800444a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800444e:	2202      	movs	r2, #2
 8004450:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004452:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004456:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	fa93 f2a3 	rbit	r2, r3
 8004460:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004464:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8004468:	601a      	str	r2, [r3, #0]
 800446a:	4b39      	ldr	r3, [pc, #228]	; (8004550 <HAL_RCC_OscConfig+0xc58>)
 800446c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800446e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004472:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8004476:	2102      	movs	r1, #2
 8004478:	6011      	str	r1, [r2, #0]
 800447a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800447e:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8004482:	6812      	ldr	r2, [r2, #0]
 8004484:	fa92 f1a2 	rbit	r1, r2
 8004488:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800448c:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8004490:	6011      	str	r1, [r2, #0]
  return result;
 8004492:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004496:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800449a:	6812      	ldr	r2, [r2, #0]
 800449c:	fab2 f282 	clz	r2, r2
 80044a0:	b2d2      	uxtb	r2, r2
 80044a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80044a6:	b2d2      	uxtb	r2, r2
 80044a8:	f002 021f 	and.w	r2, r2, #31
 80044ac:	2101      	movs	r1, #1
 80044ae:	fa01 f202 	lsl.w	r2, r1, r2
 80044b2:	4013      	ands	r3, r2
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d184      	bne.n	80043c2 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80044b8:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80044bc:	2b01      	cmp	r3, #1
 80044be:	d105      	bne.n	80044cc <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044c0:	4b23      	ldr	r3, [pc, #140]	; (8004550 <HAL_RCC_OscConfig+0xc58>)
 80044c2:	69db      	ldr	r3, [r3, #28]
 80044c4:	4a22      	ldr	r2, [pc, #136]	; (8004550 <HAL_RCC_OscConfig+0xc58>)
 80044c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044ca:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80044cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044d0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	69db      	ldr	r3, [r3, #28]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	f000 8242 	beq.w	8004962 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80044de:	4b1c      	ldr	r3, [pc, #112]	; (8004550 <HAL_RCC_OscConfig+0xc58>)
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	f003 030c 	and.w	r3, r3, #12
 80044e6:	2b08      	cmp	r3, #8
 80044e8:	f000 8213 	beq.w	8004912 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80044ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044f0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	69db      	ldr	r3, [r3, #28]
 80044f8:	2b02      	cmp	r3, #2
 80044fa:	f040 8162 	bne.w	80047c2 <HAL_RCC_OscConfig+0xeca>
 80044fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004502:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8004506:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800450a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800450c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004510:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	fa93 f2a3 	rbit	r2, r3
 800451a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800451e:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8004522:	601a      	str	r2, [r3, #0]
  return result;
 8004524:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004528:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800452c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800452e:	fab3 f383 	clz	r3, r3
 8004532:	b2db      	uxtb	r3, r3
 8004534:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004538:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800453c:	009b      	lsls	r3, r3, #2
 800453e:	461a      	mov	r2, r3
 8004540:	2300      	movs	r3, #0
 8004542:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004544:	f7fd fdf6 	bl	8002134 <HAL_GetTick>
 8004548:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800454c:	e00c      	b.n	8004568 <HAL_RCC_OscConfig+0xc70>
 800454e:	bf00      	nop
 8004550:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004554:	f7fd fdee 	bl	8002134 <HAL_GetTick>
 8004558:	4602      	mov	r2, r0
 800455a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800455e:	1ad3      	subs	r3, r2, r3
 8004560:	2b02      	cmp	r3, #2
 8004562:	d901      	bls.n	8004568 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8004564:	2303      	movs	r3, #3
 8004566:	e1fd      	b.n	8004964 <HAL_RCC_OscConfig+0x106c>
 8004568:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800456c:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8004570:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004574:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004576:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800457a:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	fa93 f2a3 	rbit	r2, r3
 8004584:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004588:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800458c:	601a      	str	r2, [r3, #0]
  return result;
 800458e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004592:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8004596:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004598:	fab3 f383 	clz	r3, r3
 800459c:	b2db      	uxtb	r3, r3
 800459e:	095b      	lsrs	r3, r3, #5
 80045a0:	b2db      	uxtb	r3, r3
 80045a2:	f043 0301 	orr.w	r3, r3, #1
 80045a6:	b2db      	uxtb	r3, r3
 80045a8:	2b01      	cmp	r3, #1
 80045aa:	d102      	bne.n	80045b2 <HAL_RCC_OscConfig+0xcba>
 80045ac:	4bb0      	ldr	r3, [pc, #704]	; (8004870 <HAL_RCC_OscConfig+0xf78>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	e027      	b.n	8004602 <HAL_RCC_OscConfig+0xd0a>
 80045b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045b6:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80045ba:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80045be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045c4:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	fa93 f2a3 	rbit	r2, r3
 80045ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045d2:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80045d6:	601a      	str	r2, [r3, #0]
 80045d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045dc:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80045e0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80045e4:	601a      	str	r2, [r3, #0]
 80045e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045ea:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	fa93 f2a3 	rbit	r2, r3
 80045f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045f8:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80045fc:	601a      	str	r2, [r3, #0]
 80045fe:	4b9c      	ldr	r3, [pc, #624]	; (8004870 <HAL_RCC_OscConfig+0xf78>)
 8004600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004602:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004606:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800460a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800460e:	6011      	str	r1, [r2, #0]
 8004610:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004614:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8004618:	6812      	ldr	r2, [r2, #0]
 800461a:	fa92 f1a2 	rbit	r1, r2
 800461e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004622:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8004626:	6011      	str	r1, [r2, #0]
  return result;
 8004628:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800462c:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8004630:	6812      	ldr	r2, [r2, #0]
 8004632:	fab2 f282 	clz	r2, r2
 8004636:	b2d2      	uxtb	r2, r2
 8004638:	f042 0220 	orr.w	r2, r2, #32
 800463c:	b2d2      	uxtb	r2, r2
 800463e:	f002 021f 	and.w	r2, r2, #31
 8004642:	2101      	movs	r1, #1
 8004644:	fa01 f202 	lsl.w	r2, r1, r2
 8004648:	4013      	ands	r3, r2
 800464a:	2b00      	cmp	r3, #0
 800464c:	d182      	bne.n	8004554 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800464e:	4b88      	ldr	r3, [pc, #544]	; (8004870 <HAL_RCC_OscConfig+0xf78>)
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004656:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800465a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004662:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004666:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	6a1b      	ldr	r3, [r3, #32]
 800466e:	430b      	orrs	r3, r1
 8004670:	497f      	ldr	r1, [pc, #508]	; (8004870 <HAL_RCC_OscConfig+0xf78>)
 8004672:	4313      	orrs	r3, r2
 8004674:	604b      	str	r3, [r1, #4]
 8004676:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800467a:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800467e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004682:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004684:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004688:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	fa93 f2a3 	rbit	r2, r3
 8004692:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004696:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800469a:	601a      	str	r2, [r3, #0]
  return result;
 800469c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046a0:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80046a4:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046a6:	fab3 f383 	clz	r3, r3
 80046aa:	b2db      	uxtb	r3, r3
 80046ac:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80046b0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80046b4:	009b      	lsls	r3, r3, #2
 80046b6:	461a      	mov	r2, r3
 80046b8:	2301      	movs	r3, #1
 80046ba:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046bc:	f7fd fd3a 	bl	8002134 <HAL_GetTick>
 80046c0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80046c4:	e009      	b.n	80046da <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046c6:	f7fd fd35 	bl	8002134 <HAL_GetTick>
 80046ca:	4602      	mov	r2, r0
 80046cc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80046d0:	1ad3      	subs	r3, r2, r3
 80046d2:	2b02      	cmp	r3, #2
 80046d4:	d901      	bls.n	80046da <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80046d6:	2303      	movs	r3, #3
 80046d8:	e144      	b.n	8004964 <HAL_RCC_OscConfig+0x106c>
 80046da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046de:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80046e2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80046e6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046ec:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	fa93 f2a3 	rbit	r2, r3
 80046f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046fa:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80046fe:	601a      	str	r2, [r3, #0]
  return result;
 8004700:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004704:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8004708:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800470a:	fab3 f383 	clz	r3, r3
 800470e:	b2db      	uxtb	r3, r3
 8004710:	095b      	lsrs	r3, r3, #5
 8004712:	b2db      	uxtb	r3, r3
 8004714:	f043 0301 	orr.w	r3, r3, #1
 8004718:	b2db      	uxtb	r3, r3
 800471a:	2b01      	cmp	r3, #1
 800471c:	d102      	bne.n	8004724 <HAL_RCC_OscConfig+0xe2c>
 800471e:	4b54      	ldr	r3, [pc, #336]	; (8004870 <HAL_RCC_OscConfig+0xf78>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	e027      	b.n	8004774 <HAL_RCC_OscConfig+0xe7c>
 8004724:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004728:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800472c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004730:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004732:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004736:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	fa93 f2a3 	rbit	r2, r3
 8004740:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004744:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8004748:	601a      	str	r2, [r3, #0]
 800474a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800474e:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8004752:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004756:	601a      	str	r2, [r3, #0]
 8004758:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800475c:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	fa93 f2a3 	rbit	r2, r3
 8004766:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800476a:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800476e:	601a      	str	r2, [r3, #0]
 8004770:	4b3f      	ldr	r3, [pc, #252]	; (8004870 <HAL_RCC_OscConfig+0xf78>)
 8004772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004774:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004778:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 800477c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004780:	6011      	str	r1, [r2, #0]
 8004782:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004786:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 800478a:	6812      	ldr	r2, [r2, #0]
 800478c:	fa92 f1a2 	rbit	r1, r2
 8004790:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004794:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8004798:	6011      	str	r1, [r2, #0]
  return result;
 800479a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800479e:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80047a2:	6812      	ldr	r2, [r2, #0]
 80047a4:	fab2 f282 	clz	r2, r2
 80047a8:	b2d2      	uxtb	r2, r2
 80047aa:	f042 0220 	orr.w	r2, r2, #32
 80047ae:	b2d2      	uxtb	r2, r2
 80047b0:	f002 021f 	and.w	r2, r2, #31
 80047b4:	2101      	movs	r1, #1
 80047b6:	fa01 f202 	lsl.w	r2, r1, r2
 80047ba:	4013      	ands	r3, r2
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d082      	beq.n	80046c6 <HAL_RCC_OscConfig+0xdce>
 80047c0:	e0cf      	b.n	8004962 <HAL_RCC_OscConfig+0x106a>
 80047c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047c6:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80047ca:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80047ce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047d4:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	fa93 f2a3 	rbit	r2, r3
 80047de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047e2:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80047e6:	601a      	str	r2, [r3, #0]
  return result;
 80047e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047ec:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80047f0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047f2:	fab3 f383 	clz	r3, r3
 80047f6:	b2db      	uxtb	r3, r3
 80047f8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80047fc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004800:	009b      	lsls	r3, r3, #2
 8004802:	461a      	mov	r2, r3
 8004804:	2300      	movs	r3, #0
 8004806:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004808:	f7fd fc94 	bl	8002134 <HAL_GetTick>
 800480c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004810:	e009      	b.n	8004826 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004812:	f7fd fc8f 	bl	8002134 <HAL_GetTick>
 8004816:	4602      	mov	r2, r0
 8004818:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800481c:	1ad3      	subs	r3, r2, r3
 800481e:	2b02      	cmp	r3, #2
 8004820:	d901      	bls.n	8004826 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8004822:	2303      	movs	r3, #3
 8004824:	e09e      	b.n	8004964 <HAL_RCC_OscConfig+0x106c>
 8004826:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800482a:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800482e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004832:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004834:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004838:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	fa93 f2a3 	rbit	r2, r3
 8004842:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004846:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800484a:	601a      	str	r2, [r3, #0]
  return result;
 800484c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004850:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8004854:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004856:	fab3 f383 	clz	r3, r3
 800485a:	b2db      	uxtb	r3, r3
 800485c:	095b      	lsrs	r3, r3, #5
 800485e:	b2db      	uxtb	r3, r3
 8004860:	f043 0301 	orr.w	r3, r3, #1
 8004864:	b2db      	uxtb	r3, r3
 8004866:	2b01      	cmp	r3, #1
 8004868:	d104      	bne.n	8004874 <HAL_RCC_OscConfig+0xf7c>
 800486a:	4b01      	ldr	r3, [pc, #4]	; (8004870 <HAL_RCC_OscConfig+0xf78>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	e029      	b.n	80048c4 <HAL_RCC_OscConfig+0xfcc>
 8004870:	40021000 	.word	0x40021000
 8004874:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004878:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800487c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004880:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004882:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004886:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	fa93 f2a3 	rbit	r2, r3
 8004890:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004894:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8004898:	601a      	str	r2, [r3, #0]
 800489a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800489e:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80048a2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80048a6:	601a      	str	r2, [r3, #0]
 80048a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048ac:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	fa93 f2a3 	rbit	r2, r3
 80048b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048ba:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80048be:	601a      	str	r2, [r3, #0]
 80048c0:	4b2b      	ldr	r3, [pc, #172]	; (8004970 <HAL_RCC_OscConfig+0x1078>)
 80048c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048c4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80048c8:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80048cc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80048d0:	6011      	str	r1, [r2, #0]
 80048d2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80048d6:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80048da:	6812      	ldr	r2, [r2, #0]
 80048dc:	fa92 f1a2 	rbit	r1, r2
 80048e0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80048e4:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80048e8:	6011      	str	r1, [r2, #0]
  return result;
 80048ea:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80048ee:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80048f2:	6812      	ldr	r2, [r2, #0]
 80048f4:	fab2 f282 	clz	r2, r2
 80048f8:	b2d2      	uxtb	r2, r2
 80048fa:	f042 0220 	orr.w	r2, r2, #32
 80048fe:	b2d2      	uxtb	r2, r2
 8004900:	f002 021f 	and.w	r2, r2, #31
 8004904:	2101      	movs	r1, #1
 8004906:	fa01 f202 	lsl.w	r2, r1, r2
 800490a:	4013      	ands	r3, r2
 800490c:	2b00      	cmp	r3, #0
 800490e:	d180      	bne.n	8004812 <HAL_RCC_OscConfig+0xf1a>
 8004910:	e027      	b.n	8004962 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004912:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004916:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	69db      	ldr	r3, [r3, #28]
 800491e:	2b01      	cmp	r3, #1
 8004920:	d101      	bne.n	8004926 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	e01e      	b.n	8004964 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004926:	4b12      	ldr	r3, [pc, #72]	; (8004970 <HAL_RCC_OscConfig+0x1078>)
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800492e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004932:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004936:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800493a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	6a1b      	ldr	r3, [r3, #32]
 8004942:	429a      	cmp	r2, r3
 8004944:	d10b      	bne.n	800495e <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8004946:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800494a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800494e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004952:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800495a:	429a      	cmp	r2, r3
 800495c:	d001      	beq.n	8004962 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e000      	b.n	8004964 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8004962:	2300      	movs	r3, #0
}
 8004964:	4618      	mov	r0, r3
 8004966:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}
 800496e:	bf00      	nop
 8004970:	40021000 	.word	0x40021000

08004974 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b09e      	sub	sp, #120	; 0x78
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
 800497c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800497e:	2300      	movs	r3, #0
 8004980:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d101      	bne.n	800498c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004988:	2301      	movs	r3, #1
 800498a:	e162      	b.n	8004c52 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800498c:	4b90      	ldr	r3, [pc, #576]	; (8004bd0 <HAL_RCC_ClockConfig+0x25c>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f003 0307 	and.w	r3, r3, #7
 8004994:	683a      	ldr	r2, [r7, #0]
 8004996:	429a      	cmp	r2, r3
 8004998:	d910      	bls.n	80049bc <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800499a:	4b8d      	ldr	r3, [pc, #564]	; (8004bd0 <HAL_RCC_ClockConfig+0x25c>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f023 0207 	bic.w	r2, r3, #7
 80049a2:	498b      	ldr	r1, [pc, #556]	; (8004bd0 <HAL_RCC_ClockConfig+0x25c>)
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	4313      	orrs	r3, r2
 80049a8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049aa:	4b89      	ldr	r3, [pc, #548]	; (8004bd0 <HAL_RCC_ClockConfig+0x25c>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f003 0307 	and.w	r3, r3, #7
 80049b2:	683a      	ldr	r2, [r7, #0]
 80049b4:	429a      	cmp	r2, r3
 80049b6:	d001      	beq.n	80049bc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80049b8:	2301      	movs	r3, #1
 80049ba:	e14a      	b.n	8004c52 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f003 0302 	and.w	r3, r3, #2
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d008      	beq.n	80049da <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049c8:	4b82      	ldr	r3, [pc, #520]	; (8004bd4 <HAL_RCC_ClockConfig+0x260>)
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	689b      	ldr	r3, [r3, #8]
 80049d4:	497f      	ldr	r1, [pc, #508]	; (8004bd4 <HAL_RCC_ClockConfig+0x260>)
 80049d6:	4313      	orrs	r3, r2
 80049d8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f003 0301 	and.w	r3, r3, #1
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	f000 80dc 	beq.w	8004ba0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	2b01      	cmp	r3, #1
 80049ee:	d13c      	bne.n	8004a6a <HAL_RCC_ClockConfig+0xf6>
 80049f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80049f4:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80049f8:	fa93 f3a3 	rbit	r3, r3
 80049fc:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80049fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a00:	fab3 f383 	clz	r3, r3
 8004a04:	b2db      	uxtb	r3, r3
 8004a06:	095b      	lsrs	r3, r3, #5
 8004a08:	b2db      	uxtb	r3, r3
 8004a0a:	f043 0301 	orr.w	r3, r3, #1
 8004a0e:	b2db      	uxtb	r3, r3
 8004a10:	2b01      	cmp	r3, #1
 8004a12:	d102      	bne.n	8004a1a <HAL_RCC_ClockConfig+0xa6>
 8004a14:	4b6f      	ldr	r3, [pc, #444]	; (8004bd4 <HAL_RCC_ClockConfig+0x260>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	e00f      	b.n	8004a3a <HAL_RCC_ClockConfig+0xc6>
 8004a1a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004a1e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a20:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004a22:	fa93 f3a3 	rbit	r3, r3
 8004a26:	667b      	str	r3, [r7, #100]	; 0x64
 8004a28:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004a2c:	663b      	str	r3, [r7, #96]	; 0x60
 8004a2e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004a30:	fa93 f3a3 	rbit	r3, r3
 8004a34:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004a36:	4b67      	ldr	r3, [pc, #412]	; (8004bd4 <HAL_RCC_ClockConfig+0x260>)
 8004a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a3a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004a3e:	65ba      	str	r2, [r7, #88]	; 0x58
 8004a40:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004a42:	fa92 f2a2 	rbit	r2, r2
 8004a46:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8004a48:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004a4a:	fab2 f282 	clz	r2, r2
 8004a4e:	b2d2      	uxtb	r2, r2
 8004a50:	f042 0220 	orr.w	r2, r2, #32
 8004a54:	b2d2      	uxtb	r2, r2
 8004a56:	f002 021f 	and.w	r2, r2, #31
 8004a5a:	2101      	movs	r1, #1
 8004a5c:	fa01 f202 	lsl.w	r2, r1, r2
 8004a60:	4013      	ands	r3, r2
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d17b      	bne.n	8004b5e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	e0f3      	b.n	8004c52 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	2b02      	cmp	r3, #2
 8004a70:	d13c      	bne.n	8004aec <HAL_RCC_ClockConfig+0x178>
 8004a72:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004a76:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a78:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a7a:	fa93 f3a3 	rbit	r3, r3
 8004a7e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004a80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a82:	fab3 f383 	clz	r3, r3
 8004a86:	b2db      	uxtb	r3, r3
 8004a88:	095b      	lsrs	r3, r3, #5
 8004a8a:	b2db      	uxtb	r3, r3
 8004a8c:	f043 0301 	orr.w	r3, r3, #1
 8004a90:	b2db      	uxtb	r3, r3
 8004a92:	2b01      	cmp	r3, #1
 8004a94:	d102      	bne.n	8004a9c <HAL_RCC_ClockConfig+0x128>
 8004a96:	4b4f      	ldr	r3, [pc, #316]	; (8004bd4 <HAL_RCC_ClockConfig+0x260>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	e00f      	b.n	8004abc <HAL_RCC_ClockConfig+0x148>
 8004a9c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004aa0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004aa2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004aa4:	fa93 f3a3 	rbit	r3, r3
 8004aa8:	647b      	str	r3, [r7, #68]	; 0x44
 8004aaa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004aae:	643b      	str	r3, [r7, #64]	; 0x40
 8004ab0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ab2:	fa93 f3a3 	rbit	r3, r3
 8004ab6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ab8:	4b46      	ldr	r3, [pc, #280]	; (8004bd4 <HAL_RCC_ClockConfig+0x260>)
 8004aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004abc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004ac0:	63ba      	str	r2, [r7, #56]	; 0x38
 8004ac2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004ac4:	fa92 f2a2 	rbit	r2, r2
 8004ac8:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8004aca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004acc:	fab2 f282 	clz	r2, r2
 8004ad0:	b2d2      	uxtb	r2, r2
 8004ad2:	f042 0220 	orr.w	r2, r2, #32
 8004ad6:	b2d2      	uxtb	r2, r2
 8004ad8:	f002 021f 	and.w	r2, r2, #31
 8004adc:	2101      	movs	r1, #1
 8004ade:	fa01 f202 	lsl.w	r2, r1, r2
 8004ae2:	4013      	ands	r3, r2
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d13a      	bne.n	8004b5e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	e0b2      	b.n	8004c52 <HAL_RCC_ClockConfig+0x2de>
 8004aec:	2302      	movs	r3, #2
 8004aee:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004af0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004af2:	fa93 f3a3 	rbit	r3, r3
 8004af6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004af8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004afa:	fab3 f383 	clz	r3, r3
 8004afe:	b2db      	uxtb	r3, r3
 8004b00:	095b      	lsrs	r3, r3, #5
 8004b02:	b2db      	uxtb	r3, r3
 8004b04:	f043 0301 	orr.w	r3, r3, #1
 8004b08:	b2db      	uxtb	r3, r3
 8004b0a:	2b01      	cmp	r3, #1
 8004b0c:	d102      	bne.n	8004b14 <HAL_RCC_ClockConfig+0x1a0>
 8004b0e:	4b31      	ldr	r3, [pc, #196]	; (8004bd4 <HAL_RCC_ClockConfig+0x260>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	e00d      	b.n	8004b30 <HAL_RCC_ClockConfig+0x1bc>
 8004b14:	2302      	movs	r3, #2
 8004b16:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b1a:	fa93 f3a3 	rbit	r3, r3
 8004b1e:	627b      	str	r3, [r7, #36]	; 0x24
 8004b20:	2302      	movs	r3, #2
 8004b22:	623b      	str	r3, [r7, #32]
 8004b24:	6a3b      	ldr	r3, [r7, #32]
 8004b26:	fa93 f3a3 	rbit	r3, r3
 8004b2a:	61fb      	str	r3, [r7, #28]
 8004b2c:	4b29      	ldr	r3, [pc, #164]	; (8004bd4 <HAL_RCC_ClockConfig+0x260>)
 8004b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b30:	2202      	movs	r2, #2
 8004b32:	61ba      	str	r2, [r7, #24]
 8004b34:	69ba      	ldr	r2, [r7, #24]
 8004b36:	fa92 f2a2 	rbit	r2, r2
 8004b3a:	617a      	str	r2, [r7, #20]
  return result;
 8004b3c:	697a      	ldr	r2, [r7, #20]
 8004b3e:	fab2 f282 	clz	r2, r2
 8004b42:	b2d2      	uxtb	r2, r2
 8004b44:	f042 0220 	orr.w	r2, r2, #32
 8004b48:	b2d2      	uxtb	r2, r2
 8004b4a:	f002 021f 	and.w	r2, r2, #31
 8004b4e:	2101      	movs	r1, #1
 8004b50:	fa01 f202 	lsl.w	r2, r1, r2
 8004b54:	4013      	ands	r3, r2
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d101      	bne.n	8004b5e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	e079      	b.n	8004c52 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b5e:	4b1d      	ldr	r3, [pc, #116]	; (8004bd4 <HAL_RCC_ClockConfig+0x260>)
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	f023 0203 	bic.w	r2, r3, #3
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	491a      	ldr	r1, [pc, #104]	; (8004bd4 <HAL_RCC_ClockConfig+0x260>)
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b70:	f7fd fae0 	bl	8002134 <HAL_GetTick>
 8004b74:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b76:	e00a      	b.n	8004b8e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b78:	f7fd fadc 	bl	8002134 <HAL_GetTick>
 8004b7c:	4602      	mov	r2, r0
 8004b7e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004b80:	1ad3      	subs	r3, r2, r3
 8004b82:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d901      	bls.n	8004b8e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8004b8a:	2303      	movs	r3, #3
 8004b8c:	e061      	b.n	8004c52 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b8e:	4b11      	ldr	r3, [pc, #68]	; (8004bd4 <HAL_RCC_ClockConfig+0x260>)
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	f003 020c 	and.w	r2, r3, #12
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	009b      	lsls	r3, r3, #2
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d1eb      	bne.n	8004b78 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004ba0:	4b0b      	ldr	r3, [pc, #44]	; (8004bd0 <HAL_RCC_ClockConfig+0x25c>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f003 0307 	and.w	r3, r3, #7
 8004ba8:	683a      	ldr	r2, [r7, #0]
 8004baa:	429a      	cmp	r2, r3
 8004bac:	d214      	bcs.n	8004bd8 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bae:	4b08      	ldr	r3, [pc, #32]	; (8004bd0 <HAL_RCC_ClockConfig+0x25c>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f023 0207 	bic.w	r2, r3, #7
 8004bb6:	4906      	ldr	r1, [pc, #24]	; (8004bd0 <HAL_RCC_ClockConfig+0x25c>)
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bbe:	4b04      	ldr	r3, [pc, #16]	; (8004bd0 <HAL_RCC_ClockConfig+0x25c>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f003 0307 	and.w	r3, r3, #7
 8004bc6:	683a      	ldr	r2, [r7, #0]
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	d005      	beq.n	8004bd8 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004bcc:	2301      	movs	r3, #1
 8004bce:	e040      	b.n	8004c52 <HAL_RCC_ClockConfig+0x2de>
 8004bd0:	40022000 	.word	0x40022000
 8004bd4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f003 0304 	and.w	r3, r3, #4
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d008      	beq.n	8004bf6 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004be4:	4b1d      	ldr	r3, [pc, #116]	; (8004c5c <HAL_RCC_ClockConfig+0x2e8>)
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	68db      	ldr	r3, [r3, #12]
 8004bf0:	491a      	ldr	r1, [pc, #104]	; (8004c5c <HAL_RCC_ClockConfig+0x2e8>)
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f003 0308 	and.w	r3, r3, #8
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d009      	beq.n	8004c16 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c02:	4b16      	ldr	r3, [pc, #88]	; (8004c5c <HAL_RCC_ClockConfig+0x2e8>)
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	691b      	ldr	r3, [r3, #16]
 8004c0e:	00db      	lsls	r3, r3, #3
 8004c10:	4912      	ldr	r1, [pc, #72]	; (8004c5c <HAL_RCC_ClockConfig+0x2e8>)
 8004c12:	4313      	orrs	r3, r2
 8004c14:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004c16:	f000 f829 	bl	8004c6c <HAL_RCC_GetSysClockFreq>
 8004c1a:	4601      	mov	r1, r0
 8004c1c:	4b0f      	ldr	r3, [pc, #60]	; (8004c5c <HAL_RCC_ClockConfig+0x2e8>)
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004c24:	22f0      	movs	r2, #240	; 0xf0
 8004c26:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c28:	693a      	ldr	r2, [r7, #16]
 8004c2a:	fa92 f2a2 	rbit	r2, r2
 8004c2e:	60fa      	str	r2, [r7, #12]
  return result;
 8004c30:	68fa      	ldr	r2, [r7, #12]
 8004c32:	fab2 f282 	clz	r2, r2
 8004c36:	b2d2      	uxtb	r2, r2
 8004c38:	40d3      	lsrs	r3, r2
 8004c3a:	4a09      	ldr	r2, [pc, #36]	; (8004c60 <HAL_RCC_ClockConfig+0x2ec>)
 8004c3c:	5cd3      	ldrb	r3, [r2, r3]
 8004c3e:	fa21 f303 	lsr.w	r3, r1, r3
 8004c42:	4a08      	ldr	r2, [pc, #32]	; (8004c64 <HAL_RCC_ClockConfig+0x2f0>)
 8004c44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004c46:	4b08      	ldr	r3, [pc, #32]	; (8004c68 <HAL_RCC_ClockConfig+0x2f4>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f7fd fa2e 	bl	80020ac <HAL_InitTick>
  
  return HAL_OK;
 8004c50:	2300      	movs	r3, #0
}
 8004c52:	4618      	mov	r0, r3
 8004c54:	3778      	adds	r7, #120	; 0x78
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}
 8004c5a:	bf00      	nop
 8004c5c:	40021000 	.word	0x40021000
 8004c60:	08005e04 	.word	0x08005e04
 8004c64:	20000000 	.word	0x20000000
 8004c68:	20000004 	.word	0x20000004

08004c6c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b08b      	sub	sp, #44	; 0x2c
 8004c70:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004c72:	2300      	movs	r3, #0
 8004c74:	61fb      	str	r3, [r7, #28]
 8004c76:	2300      	movs	r3, #0
 8004c78:	61bb      	str	r3, [r7, #24]
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	627b      	str	r3, [r7, #36]	; 0x24
 8004c7e:	2300      	movs	r3, #0
 8004c80:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004c82:	2300      	movs	r3, #0
 8004c84:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8004c86:	4b29      	ldr	r3, [pc, #164]	; (8004d2c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004c8c:	69fb      	ldr	r3, [r7, #28]
 8004c8e:	f003 030c 	and.w	r3, r3, #12
 8004c92:	2b04      	cmp	r3, #4
 8004c94:	d002      	beq.n	8004c9c <HAL_RCC_GetSysClockFreq+0x30>
 8004c96:	2b08      	cmp	r3, #8
 8004c98:	d003      	beq.n	8004ca2 <HAL_RCC_GetSysClockFreq+0x36>
 8004c9a:	e03c      	b.n	8004d16 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004c9c:	4b24      	ldr	r3, [pc, #144]	; (8004d30 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004c9e:	623b      	str	r3, [r7, #32]
      break;
 8004ca0:	e03c      	b.n	8004d1c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8004ca2:	69fb      	ldr	r3, [r7, #28]
 8004ca4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004ca8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8004cac:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cae:	68ba      	ldr	r2, [r7, #8]
 8004cb0:	fa92 f2a2 	rbit	r2, r2
 8004cb4:	607a      	str	r2, [r7, #4]
  return result;
 8004cb6:	687a      	ldr	r2, [r7, #4]
 8004cb8:	fab2 f282 	clz	r2, r2
 8004cbc:	b2d2      	uxtb	r2, r2
 8004cbe:	40d3      	lsrs	r3, r2
 8004cc0:	4a1c      	ldr	r2, [pc, #112]	; (8004d34 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004cc2:	5cd3      	ldrb	r3, [r2, r3]
 8004cc4:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8004cc6:	4b19      	ldr	r3, [pc, #100]	; (8004d2c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004cc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cca:	f003 030f 	and.w	r3, r3, #15
 8004cce:	220f      	movs	r2, #15
 8004cd0:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cd2:	693a      	ldr	r2, [r7, #16]
 8004cd4:	fa92 f2a2 	rbit	r2, r2
 8004cd8:	60fa      	str	r2, [r7, #12]
  return result;
 8004cda:	68fa      	ldr	r2, [r7, #12]
 8004cdc:	fab2 f282 	clz	r2, r2
 8004ce0:	b2d2      	uxtb	r2, r2
 8004ce2:	40d3      	lsrs	r3, r2
 8004ce4:	4a14      	ldr	r2, [pc, #80]	; (8004d38 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004ce6:	5cd3      	ldrb	r3, [r2, r3]
 8004ce8:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004cea:	69fb      	ldr	r3, [r7, #28]
 8004cec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d008      	beq.n	8004d06 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004cf4:	4a0e      	ldr	r2, [pc, #56]	; (8004d30 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004cf6:	69bb      	ldr	r3, [r7, #24]
 8004cf8:	fbb2 f2f3 	udiv	r2, r2, r3
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	fb02 f303 	mul.w	r3, r2, r3
 8004d02:	627b      	str	r3, [r7, #36]	; 0x24
 8004d04:	e004      	b.n	8004d10 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	4a0c      	ldr	r2, [pc, #48]	; (8004d3c <HAL_RCC_GetSysClockFreq+0xd0>)
 8004d0a:	fb02 f303 	mul.w	r3, r2, r3
 8004d0e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d12:	623b      	str	r3, [r7, #32]
      break;
 8004d14:	e002      	b.n	8004d1c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004d16:	4b06      	ldr	r3, [pc, #24]	; (8004d30 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004d18:	623b      	str	r3, [r7, #32]
      break;
 8004d1a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d1c:	6a3b      	ldr	r3, [r7, #32]
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	372c      	adds	r7, #44	; 0x2c
 8004d22:	46bd      	mov	sp, r7
 8004d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d28:	4770      	bx	lr
 8004d2a:	bf00      	nop
 8004d2c:	40021000 	.word	0x40021000
 8004d30:	007a1200 	.word	0x007a1200
 8004d34:	08005e1c 	.word	0x08005e1c
 8004d38:	08005e2c 	.word	0x08005e2c
 8004d3c:	003d0900 	.word	0x003d0900

08004d40 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d40:	b480      	push	{r7}
 8004d42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d44:	4b03      	ldr	r3, [pc, #12]	; (8004d54 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d46:	681b      	ldr	r3, [r3, #0]
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d50:	4770      	bx	lr
 8004d52:	bf00      	nop
 8004d54:	20000000 	.word	0x20000000

08004d58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b082      	sub	sp, #8
 8004d5c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004d5e:	f7ff ffef 	bl	8004d40 <HAL_RCC_GetHCLKFreq>
 8004d62:	4601      	mov	r1, r0
 8004d64:	4b0b      	ldr	r3, [pc, #44]	; (8004d94 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004d6c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004d70:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d72:	687a      	ldr	r2, [r7, #4]
 8004d74:	fa92 f2a2 	rbit	r2, r2
 8004d78:	603a      	str	r2, [r7, #0]
  return result;
 8004d7a:	683a      	ldr	r2, [r7, #0]
 8004d7c:	fab2 f282 	clz	r2, r2
 8004d80:	b2d2      	uxtb	r2, r2
 8004d82:	40d3      	lsrs	r3, r2
 8004d84:	4a04      	ldr	r2, [pc, #16]	; (8004d98 <HAL_RCC_GetPCLK1Freq+0x40>)
 8004d86:	5cd3      	ldrb	r3, [r2, r3]
 8004d88:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	3708      	adds	r7, #8
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bd80      	pop	{r7, pc}
 8004d94:	40021000 	.word	0x40021000
 8004d98:	08005e14 	.word	0x08005e14

08004d9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b082      	sub	sp, #8
 8004da0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004da2:	f7ff ffcd 	bl	8004d40 <HAL_RCC_GetHCLKFreq>
 8004da6:	4601      	mov	r1, r0
 8004da8:	4b0b      	ldr	r3, [pc, #44]	; (8004dd8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8004db0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004db4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004db6:	687a      	ldr	r2, [r7, #4]
 8004db8:	fa92 f2a2 	rbit	r2, r2
 8004dbc:	603a      	str	r2, [r7, #0]
  return result;
 8004dbe:	683a      	ldr	r2, [r7, #0]
 8004dc0:	fab2 f282 	clz	r2, r2
 8004dc4:	b2d2      	uxtb	r2, r2
 8004dc6:	40d3      	lsrs	r3, r2
 8004dc8:	4a04      	ldr	r2, [pc, #16]	; (8004ddc <HAL_RCC_GetPCLK2Freq+0x40>)
 8004dca:	5cd3      	ldrb	r3, [r2, r3]
 8004dcc:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	3708      	adds	r7, #8
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd80      	pop	{r7, pc}
 8004dd8:	40021000 	.word	0x40021000
 8004ddc:	08005e14 	.word	0x08005e14

08004de0 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b092      	sub	sp, #72	; 0x48
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004de8:	2300      	movs	r3, #0
 8004dea:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8004dec:	2300      	movs	r3, #0
 8004dee:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004df0:	2300      	movs	r3, #0
 8004df2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	f000 80cd 	beq.w	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e04:	4b8e      	ldr	r3, [pc, #568]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e06:	69db      	ldr	r3, [r3, #28]
 8004e08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d10e      	bne.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e10:	4b8b      	ldr	r3, [pc, #556]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e12:	69db      	ldr	r3, [r3, #28]
 8004e14:	4a8a      	ldr	r2, [pc, #552]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e1a:	61d3      	str	r3, [r2, #28]
 8004e1c:	4b88      	ldr	r3, [pc, #544]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e1e:	69db      	ldr	r3, [r3, #28]
 8004e20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e24:	60bb      	str	r3, [r7, #8]
 8004e26:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e28:	2301      	movs	r3, #1
 8004e2a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e2e:	4b85      	ldr	r3, [pc, #532]	; (8005044 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d118      	bne.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e3a:	4b82      	ldr	r3, [pc, #520]	; (8005044 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a81      	ldr	r2, [pc, #516]	; (8005044 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004e40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e44:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e46:	f7fd f975 	bl	8002134 <HAL_GetTick>
 8004e4a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e4c:	e008      	b.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e4e:	f7fd f971 	bl	8002134 <HAL_GetTick>
 8004e52:	4602      	mov	r2, r0
 8004e54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e56:	1ad3      	subs	r3, r2, r3
 8004e58:	2b64      	cmp	r3, #100	; 0x64
 8004e5a:	d901      	bls.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004e5c:	2303      	movs	r3, #3
 8004e5e:	e0ea      	b.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x256>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e60:	4b78      	ldr	r3, [pc, #480]	; (8005044 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d0f0      	beq.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004e6c:	4b74      	ldr	r3, [pc, #464]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e6e:	6a1b      	ldr	r3, [r3, #32]
 8004e70:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e74:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004e76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d07d      	beq.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e84:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004e86:	429a      	cmp	r2, r3
 8004e88:	d076      	beq.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004e8a:	4b6d      	ldr	r3, [pc, #436]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e8c:	6a1b      	ldr	r3, [r3, #32]
 8004e8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e92:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004e94:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004e98:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e9c:	fa93 f3a3 	rbit	r3, r3
 8004ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004ea2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004ea4:	fab3 f383 	clz	r3, r3
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	461a      	mov	r2, r3
 8004eac:	4b66      	ldr	r3, [pc, #408]	; (8005048 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004eae:	4413      	add	r3, r2
 8004eb0:	009b      	lsls	r3, r3, #2
 8004eb2:	461a      	mov	r2, r3
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	6013      	str	r3, [r2, #0]
 8004eb8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004ebc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ebe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ec0:	fa93 f3a3 	rbit	r3, r3
 8004ec4:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004ec6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004ec8:	fab3 f383 	clz	r3, r3
 8004ecc:	b2db      	uxtb	r3, r3
 8004ece:	461a      	mov	r2, r3
 8004ed0:	4b5d      	ldr	r3, [pc, #372]	; (8005048 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ed2:	4413      	add	r3, r2
 8004ed4:	009b      	lsls	r3, r3, #2
 8004ed6:	461a      	mov	r2, r3
 8004ed8:	2300      	movs	r3, #0
 8004eda:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004edc:	4a58      	ldr	r2, [pc, #352]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ede:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ee0:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004ee2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ee4:	f003 0301 	and.w	r3, r3, #1
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d045      	beq.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eec:	f7fd f922 	bl	8002134 <HAL_GetTick>
 8004ef0:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ef2:	e00a      	b.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ef4:	f7fd f91e 	bl	8002134 <HAL_GetTick>
 8004ef8:	4602      	mov	r2, r0
 8004efa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004efc:	1ad3      	subs	r3, r2, r3
 8004efe:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d901      	bls.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8004f06:	2303      	movs	r3, #3
 8004f08:	e095      	b.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x256>
 8004f0a:	2302      	movs	r3, #2
 8004f0c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f10:	fa93 f3a3 	rbit	r3, r3
 8004f14:	627b      	str	r3, [r7, #36]	; 0x24
 8004f16:	2302      	movs	r3, #2
 8004f18:	623b      	str	r3, [r7, #32]
 8004f1a:	6a3b      	ldr	r3, [r7, #32]
 8004f1c:	fa93 f3a3 	rbit	r3, r3
 8004f20:	61fb      	str	r3, [r7, #28]
  return result;
 8004f22:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f24:	fab3 f383 	clz	r3, r3
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	095b      	lsrs	r3, r3, #5
 8004f2c:	b2db      	uxtb	r3, r3
 8004f2e:	f043 0302 	orr.w	r3, r3, #2
 8004f32:	b2db      	uxtb	r3, r3
 8004f34:	2b02      	cmp	r3, #2
 8004f36:	d102      	bne.n	8004f3e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004f38:	4b41      	ldr	r3, [pc, #260]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f3a:	6a1b      	ldr	r3, [r3, #32]
 8004f3c:	e007      	b.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8004f3e:	2302      	movs	r3, #2
 8004f40:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f42:	69bb      	ldr	r3, [r7, #24]
 8004f44:	fa93 f3a3 	rbit	r3, r3
 8004f48:	617b      	str	r3, [r7, #20]
 8004f4a:	4b3d      	ldr	r3, [pc, #244]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f4e:	2202      	movs	r2, #2
 8004f50:	613a      	str	r2, [r7, #16]
 8004f52:	693a      	ldr	r2, [r7, #16]
 8004f54:	fa92 f2a2 	rbit	r2, r2
 8004f58:	60fa      	str	r2, [r7, #12]
  return result;
 8004f5a:	68fa      	ldr	r2, [r7, #12]
 8004f5c:	fab2 f282 	clz	r2, r2
 8004f60:	b2d2      	uxtb	r2, r2
 8004f62:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f66:	b2d2      	uxtb	r2, r2
 8004f68:	f002 021f 	and.w	r2, r2, #31
 8004f6c:	2101      	movs	r1, #1
 8004f6e:	fa01 f202 	lsl.w	r2, r1, r2
 8004f72:	4013      	ands	r3, r2
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d0bd      	beq.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004f78:	4b31      	ldr	r3, [pc, #196]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f7a:	6a1b      	ldr	r3, [r3, #32]
 8004f7c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	492e      	ldr	r1, [pc, #184]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f86:	4313      	orrs	r3, r2
 8004f88:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004f8a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004f8e:	2b01      	cmp	r3, #1
 8004f90:	d105      	bne.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f92:	4b2b      	ldr	r3, [pc, #172]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f94:	69db      	ldr	r3, [r3, #28]
 8004f96:	4a2a      	ldr	r2, [pc, #168]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f9c:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f003 0301 	and.w	r3, r3, #1
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d008      	beq.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004faa:	4b25      	ldr	r3, [pc, #148]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fae:	f023 0203 	bic.w	r2, r3, #3
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	689b      	ldr	r3, [r3, #8]
 8004fb6:	4922      	ldr	r1, [pc, #136]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f003 0320 	and.w	r3, r3, #32
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d008      	beq.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004fc8:	4b1d      	ldr	r3, [pc, #116]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fcc:	f023 0210 	bic.w	r2, r3, #16
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	68db      	ldr	r3, [r3, #12]
 8004fd4:	491a      	ldr	r1, [pc, #104]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d008      	beq.n	8004ff8 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004fe6:	4b16      	ldr	r3, [pc, #88]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fea:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	691b      	ldr	r3, [r3, #16]
 8004ff2:	4913      	ldr	r1, [pc, #76]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005000:	2b00      	cmp	r3, #0
 8005002:	d008      	beq.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005004:	4b0e      	ldr	r3, [pc, #56]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005006:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005008:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	695b      	ldr	r3, [r3, #20]
 8005010:	490b      	ldr	r1, [pc, #44]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005012:	4313      	orrs	r3, r2
 8005014:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */

#if defined(STM32F334x8)

  /*------------------------------ HRTIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800501e:	2b00      	cmp	r3, #0
 8005020:	d008      	beq.n	8005034 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
    
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005022:	4b07      	ldr	r3, [pc, #28]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005026:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	699b      	ldr	r3, [r3, #24]
 800502e:	4904      	ldr	r1, [pc, #16]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005030:	4313      	orrs	r3, r2
 8005032:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005034:	2300      	movs	r3, #0
}
 8005036:	4618      	mov	r0, r3
 8005038:	3748      	adds	r7, #72	; 0x48
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}
 800503e:	bf00      	nop
 8005040:	40021000 	.word	0x40021000
 8005044:	40007000 	.word	0x40007000
 8005048:	10908100 	.word	0x10908100

0800504c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b082      	sub	sp, #8
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d101      	bne.n	800505e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800505a:	2301      	movs	r3, #1
 800505c:	e049      	b.n	80050f2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005064:	b2db      	uxtb	r3, r3
 8005066:	2b00      	cmp	r3, #0
 8005068:	d106      	bne.n	8005078 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2200      	movs	r2, #0
 800506e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005072:	6878      	ldr	r0, [r7, #4]
 8005074:	f7fc feec 	bl	8001e50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2202      	movs	r2, #2
 800507c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681a      	ldr	r2, [r3, #0]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	3304      	adds	r3, #4
 8005088:	4619      	mov	r1, r3
 800508a:	4610      	mov	r0, r2
 800508c:	f000 f9da 	bl	8005444 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2201      	movs	r2, #1
 8005094:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2201      	movs	r2, #1
 800509c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2201      	movs	r2, #1
 80050a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2201      	movs	r2, #1
 80050ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2201      	movs	r2, #1
 80050b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2201      	movs	r2, #1
 80050bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2201      	movs	r2, #1
 80050c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2201      	movs	r2, #1
 80050cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2201      	movs	r2, #1
 80050d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2201      	movs	r2, #1
 80050dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2201      	movs	r2, #1
 80050e4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2201      	movs	r2, #1
 80050ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80050f0:	2300      	movs	r3, #0
}
 80050f2:	4618      	mov	r0, r3
 80050f4:	3708      	adds	r7, #8
 80050f6:	46bd      	mov	sp, r7
 80050f8:	bd80      	pop	{r7, pc}
	...

080050fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80050fc:	b480      	push	{r7}
 80050fe:	b085      	sub	sp, #20
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800510a:	b2db      	uxtb	r3, r3
 800510c:	2b01      	cmp	r3, #1
 800510e:	d001      	beq.n	8005114 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005110:	2301      	movs	r3, #1
 8005112:	e040      	b.n	8005196 <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2202      	movs	r2, #2
 8005118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	68da      	ldr	r2, [r3, #12]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f042 0201 	orr.w	r2, r2, #1
 800512a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4a1c      	ldr	r2, [pc, #112]	; (80051a4 <HAL_TIM_Base_Start_IT+0xa8>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d00e      	beq.n	8005154 <HAL_TIM_Base_Start_IT+0x58>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800513e:	d009      	beq.n	8005154 <HAL_TIM_Base_Start_IT+0x58>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4a18      	ldr	r2, [pc, #96]	; (80051a8 <HAL_TIM_Base_Start_IT+0xac>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d004      	beq.n	8005154 <HAL_TIM_Base_Start_IT+0x58>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	4a17      	ldr	r2, [pc, #92]	; (80051ac <HAL_TIM_Base_Start_IT+0xb0>)
 8005150:	4293      	cmp	r3, r2
 8005152:	d115      	bne.n	8005180 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	689a      	ldr	r2, [r3, #8]
 800515a:	4b15      	ldr	r3, [pc, #84]	; (80051b0 <HAL_TIM_Base_Start_IT+0xb4>)
 800515c:	4013      	ands	r3, r2
 800515e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2b06      	cmp	r3, #6
 8005164:	d015      	beq.n	8005192 <HAL_TIM_Base_Start_IT+0x96>
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800516c:	d011      	beq.n	8005192 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	681a      	ldr	r2, [r3, #0]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f042 0201 	orr.w	r2, r2, #1
 800517c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800517e:	e008      	b.n	8005192 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	681a      	ldr	r2, [r3, #0]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f042 0201 	orr.w	r2, r2, #1
 800518e:	601a      	str	r2, [r3, #0]
 8005190:	e000      	b.n	8005194 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005192:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005194:	2300      	movs	r3, #0
}
 8005196:	4618      	mov	r0, r3
 8005198:	3714      	adds	r7, #20
 800519a:	46bd      	mov	sp, r7
 800519c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a0:	4770      	bx	lr
 80051a2:	bf00      	nop
 80051a4:	40012c00 	.word	0x40012c00
 80051a8:	40000400 	.word	0x40000400
 80051ac:	40014000 	.word	0x40014000
 80051b0:	00010007 	.word	0x00010007

080051b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b082      	sub	sp, #8
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	691b      	ldr	r3, [r3, #16]
 80051c2:	f003 0302 	and.w	r3, r3, #2
 80051c6:	2b02      	cmp	r3, #2
 80051c8:	d122      	bne.n	8005210 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	68db      	ldr	r3, [r3, #12]
 80051d0:	f003 0302 	and.w	r3, r3, #2
 80051d4:	2b02      	cmp	r3, #2
 80051d6:	d11b      	bne.n	8005210 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f06f 0202 	mvn.w	r2, #2
 80051e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2201      	movs	r2, #1
 80051e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	699b      	ldr	r3, [r3, #24]
 80051ee:	f003 0303 	and.w	r3, r3, #3
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d003      	beq.n	80051fe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80051f6:	6878      	ldr	r0, [r7, #4]
 80051f8:	f000 f905 	bl	8005406 <HAL_TIM_IC_CaptureCallback>
 80051fc:	e005      	b.n	800520a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	f000 f8f7 	bl	80053f2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005204:	6878      	ldr	r0, [r7, #4]
 8005206:	f000 f908 	bl	800541a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2200      	movs	r2, #0
 800520e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	691b      	ldr	r3, [r3, #16]
 8005216:	f003 0304 	and.w	r3, r3, #4
 800521a:	2b04      	cmp	r3, #4
 800521c:	d122      	bne.n	8005264 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	68db      	ldr	r3, [r3, #12]
 8005224:	f003 0304 	and.w	r3, r3, #4
 8005228:	2b04      	cmp	r3, #4
 800522a:	d11b      	bne.n	8005264 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f06f 0204 	mvn.w	r2, #4
 8005234:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2202      	movs	r2, #2
 800523a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	699b      	ldr	r3, [r3, #24]
 8005242:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005246:	2b00      	cmp	r3, #0
 8005248:	d003      	beq.n	8005252 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f000 f8db 	bl	8005406 <HAL_TIM_IC_CaptureCallback>
 8005250:	e005      	b.n	800525e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005252:	6878      	ldr	r0, [r7, #4]
 8005254:	f000 f8cd 	bl	80053f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005258:	6878      	ldr	r0, [r7, #4]
 800525a:	f000 f8de 	bl	800541a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2200      	movs	r2, #0
 8005262:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	691b      	ldr	r3, [r3, #16]
 800526a:	f003 0308 	and.w	r3, r3, #8
 800526e:	2b08      	cmp	r3, #8
 8005270:	d122      	bne.n	80052b8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	68db      	ldr	r3, [r3, #12]
 8005278:	f003 0308 	and.w	r3, r3, #8
 800527c:	2b08      	cmp	r3, #8
 800527e:	d11b      	bne.n	80052b8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f06f 0208 	mvn.w	r2, #8
 8005288:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2204      	movs	r2, #4
 800528e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	69db      	ldr	r3, [r3, #28]
 8005296:	f003 0303 	and.w	r3, r3, #3
 800529a:	2b00      	cmp	r3, #0
 800529c:	d003      	beq.n	80052a6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800529e:	6878      	ldr	r0, [r7, #4]
 80052a0:	f000 f8b1 	bl	8005406 <HAL_TIM_IC_CaptureCallback>
 80052a4:	e005      	b.n	80052b2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052a6:	6878      	ldr	r0, [r7, #4]
 80052a8:	f000 f8a3 	bl	80053f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052ac:	6878      	ldr	r0, [r7, #4]
 80052ae:	f000 f8b4 	bl	800541a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2200      	movs	r2, #0
 80052b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	691b      	ldr	r3, [r3, #16]
 80052be:	f003 0310 	and.w	r3, r3, #16
 80052c2:	2b10      	cmp	r3, #16
 80052c4:	d122      	bne.n	800530c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	68db      	ldr	r3, [r3, #12]
 80052cc:	f003 0310 	and.w	r3, r3, #16
 80052d0:	2b10      	cmp	r3, #16
 80052d2:	d11b      	bne.n	800530c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f06f 0210 	mvn.w	r2, #16
 80052dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2208      	movs	r2, #8
 80052e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	69db      	ldr	r3, [r3, #28]
 80052ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d003      	beq.n	80052fa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052f2:	6878      	ldr	r0, [r7, #4]
 80052f4:	f000 f887 	bl	8005406 <HAL_TIM_IC_CaptureCallback>
 80052f8:	e005      	b.n	8005306 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052fa:	6878      	ldr	r0, [r7, #4]
 80052fc:	f000 f879 	bl	80053f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005300:	6878      	ldr	r0, [r7, #4]
 8005302:	f000 f88a 	bl	800541a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2200      	movs	r2, #0
 800530a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	691b      	ldr	r3, [r3, #16]
 8005312:	f003 0301 	and.w	r3, r3, #1
 8005316:	2b01      	cmp	r3, #1
 8005318:	d10e      	bne.n	8005338 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	68db      	ldr	r3, [r3, #12]
 8005320:	f003 0301 	and.w	r3, r3, #1
 8005324:	2b01      	cmp	r3, #1
 8005326:	d107      	bne.n	8005338 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f06f 0201 	mvn.w	r2, #1
 8005330:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005332:	6878      	ldr	r0, [r7, #4]
 8005334:	f7fc fce4 	bl	8001d00 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	691b      	ldr	r3, [r3, #16]
 800533e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005342:	2b80      	cmp	r3, #128	; 0x80
 8005344:	d10e      	bne.n	8005364 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	68db      	ldr	r3, [r3, #12]
 800534c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005350:	2b80      	cmp	r3, #128	; 0x80
 8005352:	d107      	bne.n	8005364 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800535c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f000 f960 	bl	8005624 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	691b      	ldr	r3, [r3, #16]
 800536a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800536e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005372:	d10e      	bne.n	8005392 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	68db      	ldr	r3, [r3, #12]
 800537a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800537e:	2b80      	cmp	r3, #128	; 0x80
 8005380:	d107      	bne.n	8005392 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800538a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800538c:	6878      	ldr	r0, [r7, #4]
 800538e:	f000 f953 	bl	8005638 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	691b      	ldr	r3, [r3, #16]
 8005398:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800539c:	2b40      	cmp	r3, #64	; 0x40
 800539e:	d10e      	bne.n	80053be <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	68db      	ldr	r3, [r3, #12]
 80053a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053aa:	2b40      	cmp	r3, #64	; 0x40
 80053ac:	d107      	bne.n	80053be <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80053b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	f000 f838 	bl	800542e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	691b      	ldr	r3, [r3, #16]
 80053c4:	f003 0320 	and.w	r3, r3, #32
 80053c8:	2b20      	cmp	r3, #32
 80053ca:	d10e      	bne.n	80053ea <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	68db      	ldr	r3, [r3, #12]
 80053d2:	f003 0320 	and.w	r3, r3, #32
 80053d6:	2b20      	cmp	r3, #32
 80053d8:	d107      	bne.n	80053ea <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f06f 0220 	mvn.w	r2, #32
 80053e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80053e4:	6878      	ldr	r0, [r7, #4]
 80053e6:	f000 f913 	bl	8005610 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80053ea:	bf00      	nop
 80053ec:	3708      	adds	r7, #8
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bd80      	pop	{r7, pc}

080053f2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80053f2:	b480      	push	{r7}
 80053f4:	b083      	sub	sp, #12
 80053f6:	af00      	add	r7, sp, #0
 80053f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80053fa:	bf00      	nop
 80053fc:	370c      	adds	r7, #12
 80053fe:	46bd      	mov	sp, r7
 8005400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005404:	4770      	bx	lr

08005406 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005406:	b480      	push	{r7}
 8005408:	b083      	sub	sp, #12
 800540a:	af00      	add	r7, sp, #0
 800540c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800540e:	bf00      	nop
 8005410:	370c      	adds	r7, #12
 8005412:	46bd      	mov	sp, r7
 8005414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005418:	4770      	bx	lr

0800541a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800541a:	b480      	push	{r7}
 800541c:	b083      	sub	sp, #12
 800541e:	af00      	add	r7, sp, #0
 8005420:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005422:	bf00      	nop
 8005424:	370c      	adds	r7, #12
 8005426:	46bd      	mov	sp, r7
 8005428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542c:	4770      	bx	lr

0800542e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800542e:	b480      	push	{r7}
 8005430:	b083      	sub	sp, #12
 8005432:	af00      	add	r7, sp, #0
 8005434:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005436:	bf00      	nop
 8005438:	370c      	adds	r7, #12
 800543a:	46bd      	mov	sp, r7
 800543c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005440:	4770      	bx	lr
	...

08005444 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005444:	b480      	push	{r7}
 8005446:	b085      	sub	sp, #20
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
 800544c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	4a32      	ldr	r2, [pc, #200]	; (8005520 <TIM_Base_SetConfig+0xdc>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d007      	beq.n	800546c <TIM_Base_SetConfig+0x28>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005462:	d003      	beq.n	800546c <TIM_Base_SetConfig+0x28>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	4a2f      	ldr	r2, [pc, #188]	; (8005524 <TIM_Base_SetConfig+0xe0>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d108      	bne.n	800547e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005472:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	685b      	ldr	r3, [r3, #4]
 8005478:	68fa      	ldr	r2, [r7, #12]
 800547a:	4313      	orrs	r3, r2
 800547c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	4a27      	ldr	r2, [pc, #156]	; (8005520 <TIM_Base_SetConfig+0xdc>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d013      	beq.n	80054ae <TIM_Base_SetConfig+0x6a>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800548c:	d00f      	beq.n	80054ae <TIM_Base_SetConfig+0x6a>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	4a24      	ldr	r2, [pc, #144]	; (8005524 <TIM_Base_SetConfig+0xe0>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d00b      	beq.n	80054ae <TIM_Base_SetConfig+0x6a>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	4a23      	ldr	r2, [pc, #140]	; (8005528 <TIM_Base_SetConfig+0xe4>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d007      	beq.n	80054ae <TIM_Base_SetConfig+0x6a>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	4a22      	ldr	r2, [pc, #136]	; (800552c <TIM_Base_SetConfig+0xe8>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d003      	beq.n	80054ae <TIM_Base_SetConfig+0x6a>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	4a21      	ldr	r2, [pc, #132]	; (8005530 <TIM_Base_SetConfig+0xec>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d108      	bne.n	80054c0 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	68db      	ldr	r3, [r3, #12]
 80054ba:	68fa      	ldr	r2, [r7, #12]
 80054bc:	4313      	orrs	r3, r2
 80054be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	695b      	ldr	r3, [r3, #20]
 80054ca:	4313      	orrs	r3, r2
 80054cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	68fa      	ldr	r2, [r7, #12]
 80054d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	689a      	ldr	r2, [r3, #8]
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	4a0e      	ldr	r2, [pc, #56]	; (8005520 <TIM_Base_SetConfig+0xdc>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d00b      	beq.n	8005504 <TIM_Base_SetConfig+0xc0>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	4a0e      	ldr	r2, [pc, #56]	; (8005528 <TIM_Base_SetConfig+0xe4>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d007      	beq.n	8005504 <TIM_Base_SetConfig+0xc0>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	4a0d      	ldr	r2, [pc, #52]	; (800552c <TIM_Base_SetConfig+0xe8>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d003      	beq.n	8005504 <TIM_Base_SetConfig+0xc0>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	4a0c      	ldr	r2, [pc, #48]	; (8005530 <TIM_Base_SetConfig+0xec>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d103      	bne.n	800550c <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	691a      	ldr	r2, [r3, #16]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2201      	movs	r2, #1
 8005510:	615a      	str	r2, [r3, #20]
}
 8005512:	bf00      	nop
 8005514:	3714      	adds	r7, #20
 8005516:	46bd      	mov	sp, r7
 8005518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551c:	4770      	bx	lr
 800551e:	bf00      	nop
 8005520:	40012c00 	.word	0x40012c00
 8005524:	40000400 	.word	0x40000400
 8005528:	40014000 	.word	0x40014000
 800552c:	40014400 	.word	0x40014400
 8005530:	40014800 	.word	0x40014800

08005534 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005534:	b480      	push	{r7}
 8005536:	b085      	sub	sp, #20
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
 800553c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005544:	2b01      	cmp	r3, #1
 8005546:	d101      	bne.n	800554c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005548:	2302      	movs	r3, #2
 800554a:	e054      	b.n	80055f6 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2201      	movs	r2, #1
 8005550:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2202      	movs	r2, #2
 8005558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	689b      	ldr	r3, [r3, #8]
 800556a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4a24      	ldr	r2, [pc, #144]	; (8005604 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d108      	bne.n	8005588 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800557c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	685b      	ldr	r3, [r3, #4]
 8005582:	68fa      	ldr	r2, [r7, #12]
 8005584:	4313      	orrs	r3, r2
 8005586:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800558e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	68fa      	ldr	r2, [r7, #12]
 8005596:	4313      	orrs	r3, r2
 8005598:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	68fa      	ldr	r2, [r7, #12]
 80055a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a17      	ldr	r2, [pc, #92]	; (8005604 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d00e      	beq.n	80055ca <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055b4:	d009      	beq.n	80055ca <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a13      	ldr	r2, [pc, #76]	; (8005608 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d004      	beq.n	80055ca <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a11      	ldr	r2, [pc, #68]	; (800560c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d10c      	bne.n	80055e4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80055d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	689b      	ldr	r3, [r3, #8]
 80055d6:	68ba      	ldr	r2, [r7, #8]
 80055d8:	4313      	orrs	r3, r2
 80055da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	68ba      	ldr	r2, [r7, #8]
 80055e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2201      	movs	r2, #1
 80055e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2200      	movs	r2, #0
 80055f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80055f4:	2300      	movs	r3, #0
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	3714      	adds	r7, #20
 80055fa:	46bd      	mov	sp, r7
 80055fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005600:	4770      	bx	lr
 8005602:	bf00      	nop
 8005604:	40012c00 	.word	0x40012c00
 8005608:	40000400 	.word	0x40000400
 800560c:	40014000 	.word	0x40014000

08005610 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005610:	b480      	push	{r7}
 8005612:	b083      	sub	sp, #12
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005618:	bf00      	nop
 800561a:	370c      	adds	r7, #12
 800561c:	46bd      	mov	sp, r7
 800561e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005622:	4770      	bx	lr

08005624 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005624:	b480      	push	{r7}
 8005626:	b083      	sub	sp, #12
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800562c:	bf00      	nop
 800562e:	370c      	adds	r7, #12
 8005630:	46bd      	mov	sp, r7
 8005632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005636:	4770      	bx	lr

08005638 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005638:	b480      	push	{r7}
 800563a:	b083      	sub	sp, #12
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005640:	bf00      	nop
 8005642:	370c      	adds	r7, #12
 8005644:	46bd      	mov	sp, r7
 8005646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564a:	4770      	bx	lr

0800564c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b082      	sub	sp, #8
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d101      	bne.n	800565e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800565a:	2301      	movs	r3, #1
 800565c:	e040      	b.n	80056e0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005662:	2b00      	cmp	r3, #0
 8005664:	d106      	bne.n	8005674 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2200      	movs	r2, #0
 800566a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800566e:	6878      	ldr	r0, [r7, #4]
 8005670:	f7fc fc14 	bl	8001e9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2224      	movs	r2, #36	; 0x24
 8005678:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	681a      	ldr	r2, [r3, #0]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f022 0201 	bic.w	r2, r2, #1
 8005688:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800568a:	6878      	ldr	r0, [r7, #4]
 800568c:	f000 f82c 	bl	80056e8 <UART_SetConfig>
 8005690:	4603      	mov	r3, r0
 8005692:	2b01      	cmp	r3, #1
 8005694:	d101      	bne.n	800569a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005696:	2301      	movs	r3, #1
 8005698:	e022      	b.n	80056e0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d002      	beq.n	80056a8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f000 f956 	bl	8005954 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	685a      	ldr	r2, [r3, #4]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80056b6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	689a      	ldr	r2, [r3, #8]
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80056c6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	681a      	ldr	r2, [r3, #0]
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f042 0201 	orr.w	r2, r2, #1
 80056d6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80056d8:	6878      	ldr	r0, [r7, #4]
 80056da:	f000 f9dd 	bl	8005a98 <UART_CheckIdleState>
 80056de:	4603      	mov	r3, r0
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	3708      	adds	r7, #8
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd80      	pop	{r7, pc}

080056e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b088      	sub	sp, #32
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80056f0:	2300      	movs	r3, #0
 80056f2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	689a      	ldr	r2, [r3, #8]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	691b      	ldr	r3, [r3, #16]
 80056fc:	431a      	orrs	r2, r3
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	695b      	ldr	r3, [r3, #20]
 8005702:	431a      	orrs	r2, r3
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	69db      	ldr	r3, [r3, #28]
 8005708:	4313      	orrs	r3, r2
 800570a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	681a      	ldr	r2, [r3, #0]
 8005712:	4b8a      	ldr	r3, [pc, #552]	; (800593c <UART_SetConfig+0x254>)
 8005714:	4013      	ands	r3, r2
 8005716:	687a      	ldr	r2, [r7, #4]
 8005718:	6812      	ldr	r2, [r2, #0]
 800571a:	6979      	ldr	r1, [r7, #20]
 800571c:	430b      	orrs	r3, r1
 800571e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	685b      	ldr	r3, [r3, #4]
 8005726:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	68da      	ldr	r2, [r3, #12]
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	430a      	orrs	r2, r1
 8005734:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	699b      	ldr	r3, [r3, #24]
 800573a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6a1b      	ldr	r3, [r3, #32]
 8005740:	697a      	ldr	r2, [r7, #20]
 8005742:	4313      	orrs	r3, r2
 8005744:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	689b      	ldr	r3, [r3, #8]
 800574c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	697a      	ldr	r2, [r7, #20]
 8005756:	430a      	orrs	r2, r1
 8005758:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	4a78      	ldr	r2, [pc, #480]	; (8005940 <UART_SetConfig+0x258>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d120      	bne.n	80057a6 <UART_SetConfig+0xbe>
 8005764:	4b77      	ldr	r3, [pc, #476]	; (8005944 <UART_SetConfig+0x25c>)
 8005766:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005768:	f003 0303 	and.w	r3, r3, #3
 800576c:	2b03      	cmp	r3, #3
 800576e:	d817      	bhi.n	80057a0 <UART_SetConfig+0xb8>
 8005770:	a201      	add	r2, pc, #4	; (adr r2, 8005778 <UART_SetConfig+0x90>)
 8005772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005776:	bf00      	nop
 8005778:	08005789 	.word	0x08005789
 800577c:	08005795 	.word	0x08005795
 8005780:	0800579b 	.word	0x0800579b
 8005784:	0800578f 	.word	0x0800578f
 8005788:	2300      	movs	r3, #0
 800578a:	77fb      	strb	r3, [r7, #31]
 800578c:	e01d      	b.n	80057ca <UART_SetConfig+0xe2>
 800578e:	2302      	movs	r3, #2
 8005790:	77fb      	strb	r3, [r7, #31]
 8005792:	e01a      	b.n	80057ca <UART_SetConfig+0xe2>
 8005794:	2304      	movs	r3, #4
 8005796:	77fb      	strb	r3, [r7, #31]
 8005798:	e017      	b.n	80057ca <UART_SetConfig+0xe2>
 800579a:	2308      	movs	r3, #8
 800579c:	77fb      	strb	r3, [r7, #31]
 800579e:	e014      	b.n	80057ca <UART_SetConfig+0xe2>
 80057a0:	2310      	movs	r3, #16
 80057a2:	77fb      	strb	r3, [r7, #31]
 80057a4:	e011      	b.n	80057ca <UART_SetConfig+0xe2>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a67      	ldr	r2, [pc, #412]	; (8005948 <UART_SetConfig+0x260>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d102      	bne.n	80057b6 <UART_SetConfig+0xce>
 80057b0:	2300      	movs	r3, #0
 80057b2:	77fb      	strb	r3, [r7, #31]
 80057b4:	e009      	b.n	80057ca <UART_SetConfig+0xe2>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4a64      	ldr	r2, [pc, #400]	; (800594c <UART_SetConfig+0x264>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d102      	bne.n	80057c6 <UART_SetConfig+0xde>
 80057c0:	2300      	movs	r3, #0
 80057c2:	77fb      	strb	r3, [r7, #31]
 80057c4:	e001      	b.n	80057ca <UART_SetConfig+0xe2>
 80057c6:	2310      	movs	r3, #16
 80057c8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	69db      	ldr	r3, [r3, #28]
 80057ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80057d2:	d15a      	bne.n	800588a <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 80057d4:	7ffb      	ldrb	r3, [r7, #31]
 80057d6:	2b08      	cmp	r3, #8
 80057d8:	d827      	bhi.n	800582a <UART_SetConfig+0x142>
 80057da:	a201      	add	r2, pc, #4	; (adr r2, 80057e0 <UART_SetConfig+0xf8>)
 80057dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057e0:	08005805 	.word	0x08005805
 80057e4:	0800580d 	.word	0x0800580d
 80057e8:	08005815 	.word	0x08005815
 80057ec:	0800582b 	.word	0x0800582b
 80057f0:	0800581b 	.word	0x0800581b
 80057f4:	0800582b 	.word	0x0800582b
 80057f8:	0800582b 	.word	0x0800582b
 80057fc:	0800582b 	.word	0x0800582b
 8005800:	08005823 	.word	0x08005823
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005804:	f7ff faa8 	bl	8004d58 <HAL_RCC_GetPCLK1Freq>
 8005808:	61b8      	str	r0, [r7, #24]
        break;
 800580a:	e013      	b.n	8005834 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800580c:	f7ff fac6 	bl	8004d9c <HAL_RCC_GetPCLK2Freq>
 8005810:	61b8      	str	r0, [r7, #24]
        break;
 8005812:	e00f      	b.n	8005834 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005814:	4b4e      	ldr	r3, [pc, #312]	; (8005950 <UART_SetConfig+0x268>)
 8005816:	61bb      	str	r3, [r7, #24]
        break;
 8005818:	e00c      	b.n	8005834 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800581a:	f7ff fa27 	bl	8004c6c <HAL_RCC_GetSysClockFreq>
 800581e:	61b8      	str	r0, [r7, #24]
        break;
 8005820:	e008      	b.n	8005834 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005822:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005826:	61bb      	str	r3, [r7, #24]
        break;
 8005828:	e004      	b.n	8005834 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 800582a:	2300      	movs	r3, #0
 800582c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800582e:	2301      	movs	r3, #1
 8005830:	77bb      	strb	r3, [r7, #30]
        break;
 8005832:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005834:	69bb      	ldr	r3, [r7, #24]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d074      	beq.n	8005924 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800583a:	69bb      	ldr	r3, [r7, #24]
 800583c:	005a      	lsls	r2, r3, #1
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	085b      	lsrs	r3, r3, #1
 8005844:	441a      	add	r2, r3
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	fbb2 f3f3 	udiv	r3, r2, r3
 800584e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	2b0f      	cmp	r3, #15
 8005854:	d916      	bls.n	8005884 <UART_SetConfig+0x19c>
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800585c:	d212      	bcs.n	8005884 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	b29b      	uxth	r3, r3
 8005862:	f023 030f 	bic.w	r3, r3, #15
 8005866:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005868:	693b      	ldr	r3, [r7, #16]
 800586a:	085b      	lsrs	r3, r3, #1
 800586c:	b29b      	uxth	r3, r3
 800586e:	f003 0307 	and.w	r3, r3, #7
 8005872:	b29a      	uxth	r2, r3
 8005874:	89fb      	ldrh	r3, [r7, #14]
 8005876:	4313      	orrs	r3, r2
 8005878:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	89fa      	ldrh	r2, [r7, #14]
 8005880:	60da      	str	r2, [r3, #12]
 8005882:	e04f      	b.n	8005924 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8005884:	2301      	movs	r3, #1
 8005886:	77bb      	strb	r3, [r7, #30]
 8005888:	e04c      	b.n	8005924 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800588a:	7ffb      	ldrb	r3, [r7, #31]
 800588c:	2b08      	cmp	r3, #8
 800588e:	d828      	bhi.n	80058e2 <UART_SetConfig+0x1fa>
 8005890:	a201      	add	r2, pc, #4	; (adr r2, 8005898 <UART_SetConfig+0x1b0>)
 8005892:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005896:	bf00      	nop
 8005898:	080058bd 	.word	0x080058bd
 800589c:	080058c5 	.word	0x080058c5
 80058a0:	080058cd 	.word	0x080058cd
 80058a4:	080058e3 	.word	0x080058e3
 80058a8:	080058d3 	.word	0x080058d3
 80058ac:	080058e3 	.word	0x080058e3
 80058b0:	080058e3 	.word	0x080058e3
 80058b4:	080058e3 	.word	0x080058e3
 80058b8:	080058db 	.word	0x080058db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80058bc:	f7ff fa4c 	bl	8004d58 <HAL_RCC_GetPCLK1Freq>
 80058c0:	61b8      	str	r0, [r7, #24]
        break;
 80058c2:	e013      	b.n	80058ec <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80058c4:	f7ff fa6a 	bl	8004d9c <HAL_RCC_GetPCLK2Freq>
 80058c8:	61b8      	str	r0, [r7, #24]
        break;
 80058ca:	e00f      	b.n	80058ec <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80058cc:	4b20      	ldr	r3, [pc, #128]	; (8005950 <UART_SetConfig+0x268>)
 80058ce:	61bb      	str	r3, [r7, #24]
        break;
 80058d0:	e00c      	b.n	80058ec <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80058d2:	f7ff f9cb 	bl	8004c6c <HAL_RCC_GetSysClockFreq>
 80058d6:	61b8      	str	r0, [r7, #24]
        break;
 80058d8:	e008      	b.n	80058ec <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80058da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80058de:	61bb      	str	r3, [r7, #24]
        break;
 80058e0:	e004      	b.n	80058ec <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80058e2:	2300      	movs	r3, #0
 80058e4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80058e6:	2301      	movs	r3, #1
 80058e8:	77bb      	strb	r3, [r7, #30]
        break;
 80058ea:	bf00      	nop
    }

    if (pclk != 0U)
 80058ec:	69bb      	ldr	r3, [r7, #24]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d018      	beq.n	8005924 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	085a      	lsrs	r2, r3, #1
 80058f8:	69bb      	ldr	r3, [r7, #24]
 80058fa:	441a      	add	r2, r3
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	685b      	ldr	r3, [r3, #4]
 8005900:	fbb2 f3f3 	udiv	r3, r2, r3
 8005904:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005906:	693b      	ldr	r3, [r7, #16]
 8005908:	2b0f      	cmp	r3, #15
 800590a:	d909      	bls.n	8005920 <UART_SetConfig+0x238>
 800590c:	693b      	ldr	r3, [r7, #16]
 800590e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005912:	d205      	bcs.n	8005920 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	b29a      	uxth	r2, r3
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	60da      	str	r2, [r3, #12]
 800591e:	e001      	b.n	8005924 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8005920:	2301      	movs	r3, #1
 8005922:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2200      	movs	r2, #0
 8005928:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2200      	movs	r2, #0
 800592e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005930:	7fbb      	ldrb	r3, [r7, #30]
}
 8005932:	4618      	mov	r0, r3
 8005934:	3720      	adds	r7, #32
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}
 800593a:	bf00      	nop
 800593c:	efff69f3 	.word	0xefff69f3
 8005940:	40013800 	.word	0x40013800
 8005944:	40021000 	.word	0x40021000
 8005948:	40004400 	.word	0x40004400
 800594c:	40004800 	.word	0x40004800
 8005950:	007a1200 	.word	0x007a1200

08005954 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005954:	b480      	push	{r7}
 8005956:	b083      	sub	sp, #12
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005960:	f003 0301 	and.w	r3, r3, #1
 8005964:	2b00      	cmp	r3, #0
 8005966:	d00a      	beq.n	800597e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	685b      	ldr	r3, [r3, #4]
 800596e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	430a      	orrs	r2, r1
 800597c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005982:	f003 0302 	and.w	r3, r3, #2
 8005986:	2b00      	cmp	r3, #0
 8005988:	d00a      	beq.n	80059a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	430a      	orrs	r2, r1
 800599e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059a4:	f003 0304 	and.w	r3, r3, #4
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d00a      	beq.n	80059c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	685b      	ldr	r3, [r3, #4]
 80059b2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	430a      	orrs	r2, r1
 80059c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c6:	f003 0308 	and.w	r3, r3, #8
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d00a      	beq.n	80059e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	685b      	ldr	r3, [r3, #4]
 80059d4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	430a      	orrs	r2, r1
 80059e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059e8:	f003 0310 	and.w	r3, r3, #16
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d00a      	beq.n	8005a06 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	689b      	ldr	r3, [r3, #8]
 80059f6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	430a      	orrs	r2, r1
 8005a04:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a0a:	f003 0320 	and.w	r3, r3, #32
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d00a      	beq.n	8005a28 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	689b      	ldr	r3, [r3, #8]
 8005a18:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	430a      	orrs	r2, r1
 8005a26:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d01a      	beq.n	8005a6a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	430a      	orrs	r2, r1
 8005a48:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a4e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005a52:	d10a      	bne.n	8005a6a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	685b      	ldr	r3, [r3, #4]
 8005a5a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	430a      	orrs	r2, r1
 8005a68:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d00a      	beq.n	8005a8c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	430a      	orrs	r2, r1
 8005a8a:	605a      	str	r2, [r3, #4]
  }
}
 8005a8c:	bf00      	nop
 8005a8e:	370c      	adds	r7, #12
 8005a90:	46bd      	mov	sp, r7
 8005a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a96:	4770      	bx	lr

08005a98 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b098      	sub	sp, #96	; 0x60
 8005a9c:	af02      	add	r7, sp, #8
 8005a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005aa8:	f7fc fb44 	bl	8002134 <HAL_GetTick>
 8005aac:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f003 0308 	and.w	r3, r3, #8
 8005ab8:	2b08      	cmp	r3, #8
 8005aba:	d12e      	bne.n	8005b1a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005abc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005ac0:	9300      	str	r3, [sp, #0]
 8005ac2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005aca:	6878      	ldr	r0, [r7, #4]
 8005acc:	f000 f88c 	bl	8005be8 <UART_WaitOnFlagUntilTimeout>
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d021      	beq.n	8005b1a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005adc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ade:	e853 3f00 	ldrex	r3, [r3]
 8005ae2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005ae4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ae6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005aea:	653b      	str	r3, [r7, #80]	; 0x50
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	461a      	mov	r2, r3
 8005af2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005af4:	647b      	str	r3, [r7, #68]	; 0x44
 8005af6:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005af8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005afa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005afc:	e841 2300 	strex	r3, r2, [r1]
 8005b00:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005b02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d1e6      	bne.n	8005ad6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2220      	movs	r2, #32
 8005b0c:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2200      	movs	r2, #0
 8005b12:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b16:	2303      	movs	r3, #3
 8005b18:	e062      	b.n	8005be0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f003 0304 	and.w	r3, r3, #4
 8005b24:	2b04      	cmp	r3, #4
 8005b26:	d149      	bne.n	8005bbc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b28:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005b2c:	9300      	str	r3, [sp, #0]
 8005b2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005b30:	2200      	movs	r2, #0
 8005b32:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	f000 f856 	bl	8005be8 <UART_WaitOnFlagUntilTimeout>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d03c      	beq.n	8005bbc <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b4a:	e853 3f00 	ldrex	r3, [r3]
 8005b4e:	623b      	str	r3, [r7, #32]
   return(result);
 8005b50:	6a3b      	ldr	r3, [r7, #32]
 8005b52:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005b56:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	461a      	mov	r2, r3
 8005b5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b60:	633b      	str	r3, [r7, #48]	; 0x30
 8005b62:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b64:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005b66:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b68:	e841 2300 	strex	r3, r2, [r1]
 8005b6c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005b6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d1e6      	bne.n	8005b42 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	3308      	adds	r3, #8
 8005b7a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b7c:	693b      	ldr	r3, [r7, #16]
 8005b7e:	e853 3f00 	ldrex	r3, [r3]
 8005b82:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	f023 0301 	bic.w	r3, r3, #1
 8005b8a:	64bb      	str	r3, [r7, #72]	; 0x48
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	3308      	adds	r3, #8
 8005b92:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005b94:	61fa      	str	r2, [r7, #28]
 8005b96:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b98:	69b9      	ldr	r1, [r7, #24]
 8005b9a:	69fa      	ldr	r2, [r7, #28]
 8005b9c:	e841 2300 	strex	r3, r2, [r1]
 8005ba0:	617b      	str	r3, [r7, #20]
   return(result);
 8005ba2:	697b      	ldr	r3, [r7, #20]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d1e5      	bne.n	8005b74 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2220      	movs	r2, #32
 8005bac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005bb8:	2303      	movs	r3, #3
 8005bba:	e011      	b.n	8005be0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2220      	movs	r2, #32
 8005bc0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2220      	movs	r2, #32
 8005bc6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8005bde:	2300      	movs	r3, #0
}
 8005be0:	4618      	mov	r0, r3
 8005be2:	3758      	adds	r7, #88	; 0x58
 8005be4:	46bd      	mov	sp, r7
 8005be6:	bd80      	pop	{r7, pc}

08005be8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b084      	sub	sp, #16
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	60f8      	str	r0, [r7, #12]
 8005bf0:	60b9      	str	r1, [r7, #8]
 8005bf2:	603b      	str	r3, [r7, #0]
 8005bf4:	4613      	mov	r3, r2
 8005bf6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bf8:	e049      	b.n	8005c8e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bfa:	69bb      	ldr	r3, [r7, #24]
 8005bfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c00:	d045      	beq.n	8005c8e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c02:	f7fc fa97 	bl	8002134 <HAL_GetTick>
 8005c06:	4602      	mov	r2, r0
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	1ad3      	subs	r3, r2, r3
 8005c0c:	69ba      	ldr	r2, [r7, #24]
 8005c0e:	429a      	cmp	r2, r3
 8005c10:	d302      	bcc.n	8005c18 <UART_WaitOnFlagUntilTimeout+0x30>
 8005c12:	69bb      	ldr	r3, [r7, #24]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d101      	bne.n	8005c1c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005c18:	2303      	movs	r3, #3
 8005c1a:	e048      	b.n	8005cae <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f003 0304 	and.w	r3, r3, #4
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d031      	beq.n	8005c8e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	69db      	ldr	r3, [r3, #28]
 8005c30:	f003 0308 	and.w	r3, r3, #8
 8005c34:	2b08      	cmp	r3, #8
 8005c36:	d110      	bne.n	8005c5a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	2208      	movs	r2, #8
 8005c3e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8005c40:	68f8      	ldr	r0, [r7, #12]
 8005c42:	f000 f838 	bl	8005cb6 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2208      	movs	r2, #8
 8005c4a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	2200      	movs	r2, #0
 8005c52:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8005c56:	2301      	movs	r3, #1
 8005c58:	e029      	b.n	8005cae <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	69db      	ldr	r3, [r3, #28]
 8005c60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c64:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c68:	d111      	bne.n	8005c8e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005c72:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005c74:	68f8      	ldr	r0, [r7, #12]
 8005c76:	f000 f81e 	bl	8005cb6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	2220      	movs	r2, #32
 8005c7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	2200      	movs	r2, #0
 8005c86:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005c8a:	2303      	movs	r3, #3
 8005c8c:	e00f      	b.n	8005cae <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	69da      	ldr	r2, [r3, #28]
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	4013      	ands	r3, r2
 8005c98:	68ba      	ldr	r2, [r7, #8]
 8005c9a:	429a      	cmp	r2, r3
 8005c9c:	bf0c      	ite	eq
 8005c9e:	2301      	moveq	r3, #1
 8005ca0:	2300      	movne	r3, #0
 8005ca2:	b2db      	uxtb	r3, r3
 8005ca4:	461a      	mov	r2, r3
 8005ca6:	79fb      	ldrb	r3, [r7, #7]
 8005ca8:	429a      	cmp	r2, r3
 8005caa:	d0a6      	beq.n	8005bfa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005cac:	2300      	movs	r3, #0
}
 8005cae:	4618      	mov	r0, r3
 8005cb0:	3710      	adds	r7, #16
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	bd80      	pop	{r7, pc}

08005cb6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005cb6:	b480      	push	{r7}
 8005cb8:	b095      	sub	sp, #84	; 0x54
 8005cba:	af00      	add	r7, sp, #0
 8005cbc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005cc6:	e853 3f00 	ldrex	r3, [r3]
 8005cca:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005ccc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cce:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005cd2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	461a      	mov	r2, r3
 8005cda:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005cdc:	643b      	str	r3, [r7, #64]	; 0x40
 8005cde:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ce0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005ce2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005ce4:	e841 2300 	strex	r3, r2, [r1]
 8005ce8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005cea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d1e6      	bne.n	8005cbe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	3308      	adds	r3, #8
 8005cf6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cf8:	6a3b      	ldr	r3, [r7, #32]
 8005cfa:	e853 3f00 	ldrex	r3, [r3]
 8005cfe:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d00:	69fb      	ldr	r3, [r7, #28]
 8005d02:	f023 0301 	bic.w	r3, r3, #1
 8005d06:	64bb      	str	r3, [r7, #72]	; 0x48
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	3308      	adds	r3, #8
 8005d0e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005d10:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005d12:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d14:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005d16:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005d18:	e841 2300 	strex	r3, r2, [r1]
 8005d1c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d1e5      	bne.n	8005cf0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d28:	2b01      	cmp	r3, #1
 8005d2a:	d118      	bne.n	8005d5e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	e853 3f00 	ldrex	r3, [r3]
 8005d38:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d3a:	68bb      	ldr	r3, [r7, #8]
 8005d3c:	f023 0310 	bic.w	r3, r3, #16
 8005d40:	647b      	str	r3, [r7, #68]	; 0x44
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	461a      	mov	r2, r3
 8005d48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005d4a:	61bb      	str	r3, [r7, #24]
 8005d4c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d4e:	6979      	ldr	r1, [r7, #20]
 8005d50:	69ba      	ldr	r2, [r7, #24]
 8005d52:	e841 2300 	strex	r3, r2, [r1]
 8005d56:	613b      	str	r3, [r7, #16]
   return(result);
 8005d58:	693b      	ldr	r3, [r7, #16]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d1e6      	bne.n	8005d2c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2220      	movs	r2, #32
 8005d62:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005d72:	bf00      	nop
 8005d74:	3754      	adds	r7, #84	; 0x54
 8005d76:	46bd      	mov	sp, r7
 8005d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7c:	4770      	bx	lr
	...

08005d80 <__libc_init_array>:
 8005d80:	b570      	push	{r4, r5, r6, lr}
 8005d82:	4d0d      	ldr	r5, [pc, #52]	; (8005db8 <__libc_init_array+0x38>)
 8005d84:	4c0d      	ldr	r4, [pc, #52]	; (8005dbc <__libc_init_array+0x3c>)
 8005d86:	1b64      	subs	r4, r4, r5
 8005d88:	10a4      	asrs	r4, r4, #2
 8005d8a:	2600      	movs	r6, #0
 8005d8c:	42a6      	cmp	r6, r4
 8005d8e:	d109      	bne.n	8005da4 <__libc_init_array+0x24>
 8005d90:	4d0b      	ldr	r5, [pc, #44]	; (8005dc0 <__libc_init_array+0x40>)
 8005d92:	4c0c      	ldr	r4, [pc, #48]	; (8005dc4 <__libc_init_array+0x44>)
 8005d94:	f000 f820 	bl	8005dd8 <_init>
 8005d98:	1b64      	subs	r4, r4, r5
 8005d9a:	10a4      	asrs	r4, r4, #2
 8005d9c:	2600      	movs	r6, #0
 8005d9e:	42a6      	cmp	r6, r4
 8005da0:	d105      	bne.n	8005dae <__libc_init_array+0x2e>
 8005da2:	bd70      	pop	{r4, r5, r6, pc}
 8005da4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005da8:	4798      	blx	r3
 8005daa:	3601      	adds	r6, #1
 8005dac:	e7ee      	b.n	8005d8c <__libc_init_array+0xc>
 8005dae:	f855 3b04 	ldr.w	r3, [r5], #4
 8005db2:	4798      	blx	r3
 8005db4:	3601      	adds	r6, #1
 8005db6:	e7f2      	b.n	8005d9e <__libc_init_array+0x1e>
 8005db8:	08005e44 	.word	0x08005e44
 8005dbc:	08005e44 	.word	0x08005e44
 8005dc0:	08005e44 	.word	0x08005e44
 8005dc4:	08005e48 	.word	0x08005e48

08005dc8 <memset>:
 8005dc8:	4402      	add	r2, r0
 8005dca:	4603      	mov	r3, r0
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d100      	bne.n	8005dd2 <memset+0xa>
 8005dd0:	4770      	bx	lr
 8005dd2:	f803 1b01 	strb.w	r1, [r3], #1
 8005dd6:	e7f9      	b.n	8005dcc <memset+0x4>

08005dd8 <_init>:
 8005dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dda:	bf00      	nop
 8005ddc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005dde:	bc08      	pop	{r3}
 8005de0:	469e      	mov	lr, r3
 8005de2:	4770      	bx	lr

08005de4 <_fini>:
 8005de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005de6:	bf00      	nop
 8005de8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005dea:	bc08      	pop	{r3}
 8005dec:	469e      	mov	lr, r3
 8005dee:	4770      	bx	lr
