// Seed: 484585576
module module_0 (
    input wand id_0,
    output supply0 id_1,
    input uwire id_2,
    output wor id_3,
    input tri1 id_4
);
  assign id_1 = id_2 !== id_2;
  wire id_6, id_7, id_8;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    output tri id_2,
    output tri1 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wor id_6,
    output wire id_7,
    input uwire id_8,
    input tri0 id_9,
    input tri0 id_10,
    inout tri id_11,
    output wor id_12,
    output wor id_13,
    input supply0 id_14
);
  tri1 [1 : -1] id_16, id_17, id_18, id_19;
  module_0 modCall_1 (
      id_4,
      id_13,
      id_6,
      id_2,
      id_1
  );
  wire id_20;
  ;
  wire id_21, id_22;
  wire [1 'b0 : -1] id_23;
  assign id_17 = -1;
endmodule
