[{"DBLP title": "Introduction to special section on high-level design, validation, and test.", "DBLP authors": ["Michael S. Hsiao", "Robert B. Jones"], "year": 2008, "doi": "https://doi.org/10.1145/1297666.1297668", "OA papers": [{"PaperId": "https://openalex.org/W2029860842", "PaperTitle": "Introduction to special section on high-level design, validation, and test", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Michael Hsiao", "R. Jones"]}]}, {"DBLP title": "Boosting interpolation with dynamic localized abstraction and redundancy removal.", "DBLP authors": ["Gianpiero Cabodi", "Marco Murciano", "Sergio Nocco", "Stefano Quer"], "year": 2008, "doi": "https://doi.org/10.1145/1297666.1297669", "OA papers": [{"PaperId": "https://openalex.org/W2090103321", "PaperTitle": "Boosting interpolation with dynamic localized abstraction and redundancy removal", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Polytechnic University of Turin": 4.0}, "Authors": ["Gianpiero Cabodi", "Marco Murciano", "Sergio Nocco", "Stefano Quer"]}]}, {"DBLP title": "Automata-based assertion-checker synthesis of PSL properties.", "DBLP authors": ["Marc Boule", "Zeljko Zilic"], "year": 2008, "doi": "https://doi.org/10.1145/1297666.1297670", "OA papers": [{"PaperId": "https://openalex.org/W2105167627", "PaperTitle": "Automata-based assertion-checker synthesis of PSL properties", "Year": 2008, "CitationCount": 79, "EstimatedCitation": 79, "Affiliations": {"McGill University": 2.0}, "Authors": ["Marc Boul\u00e9", "Zeljko Zilic"]}]}, {"DBLP title": "C-testable bit parallel multipliers over GF(2m).", "DBLP authors": ["Hafizur Rahaman", "Jimson Mathew", "Dhiraj K. Pradhan", "Abusaleh M. Jabir"], "year": 2008, "doi": "https://doi.org/10.1145/1297666.1297671", "OA papers": [{"PaperId": "https://openalex.org/W2018972938", "PaperTitle": "C-testable bit parallel multipliers over <i>GF</i> (2 <sup> <i>m</i> </sup> )", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Bristol": 3.0, "Oxford Brookes University": 1.0}, "Authors": ["Hafizur Rahaman", "Jimson Mathew", "Dhiraj K. Pradhan", "Abusaleh Jabir"]}]}, {"DBLP title": "A tool for automatic detection of deadlock in wormhole networks on chip.", "DBLP authors": ["Sami Taktak", "Jean Lou Desbarbieux", "Emmanuelle Encrenaz"], "year": 2008, "doi": "https://doi.org/10.1145/1297666.1297672", "OA papers": [{"PaperId": "https://openalex.org/W2081911632", "PaperTitle": "A tool for automatic detection of deadlock in wormhole networks on chip", "Year": 2008, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"LIP6 Lab\u2014University Paris VI & CNRS, Paris Cedex, France": 2.0, "\u00c9cole Normale Sup\u00e9rieure Paris-Saclay": 1.0}, "Authors": ["Sami Taktak", "Jean-Lou Desbarbieux", "Emmanuelle Encrenaz"]}]}, {"DBLP title": "A new efficient retiming algorithm derived by formal manipulation.", "DBLP authors": ["Hai Zhou"], "year": 2008, "doi": "https://doi.org/10.1145/1297666.1297673", "OA papers": [{"PaperId": "https://openalex.org/W2152439301", "PaperTitle": "A new efficient retiming algorithm derived by formal manipulation", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Northwestern University": 1.0}, "Authors": ["Hai Zhou"]}]}, {"DBLP title": "Probabilistic transfer matrices in symbolic reliability analysis of logic circuits.", "DBLP authors": ["Smita Krishnaswamy", "George F. Viamontes", "Igor L. Markov", "John P. Hayes"], "year": 2008, "doi": "https://doi.org/10.1145/1297666.1297674", "OA papers": [{"PaperId": "https://openalex.org/W2143674663", "PaperTitle": "Probabilistic transfer matrices in symbolic reliability analysis of logic circuits", "Year": 2008, "CitationCount": 120, "EstimatedCitation": 120, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0}, "Authors": ["Smita Krishnaswamy", "George F. Viamontes", "Igor L. Markov", "John P. Hayes"]}]}, {"DBLP title": "A versatile paradigm for scan chain diagnosis of complex faults using signal processing techniques.", "DBLP authors": ["Chao-Wen Tzeng", "Jheng-Syun Yang", "Shi-Yu Huang"], "year": 2008, "doi": "https://doi.org/10.1145/1297666.1297675", "OA papers": [{"PaperId": "https://openalex.org/W2029149982", "PaperTitle": "A versatile paradigm for scan chain diagnosis of complex faults using signal processing techniques", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Chao-Wen Tzeng", "Jheng-Syun Yang", "Shi-Yu Huang"]}]}, {"DBLP title": "Interrupt modeling for efficient high-level scheduler design space exploration.", "DBLP authors": ["F. Ryan Johnson", "JoAnn M. Paul"], "year": 2008, "doi": "https://doi.org/10.1145/1297666.1297676", "OA papers": [{"PaperId": "https://openalex.org/W2028084302", "PaperTitle": "Interrupt modeling for efficient high-level scheduler design space exploration", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Carnegie Mellon University": 1.0, "Virginia Tech": 1.0}, "Authors": ["F. Ryan Johnson", "JoAnn M. Paul"]}]}, {"DBLP title": "Analysis and optimization of prediction-based flow control in networks-on-chip.", "DBLP authors": ["\u00dcmit Y. Ogras", "Radu Marculescu"], "year": 2008, "doi": "https://doi.org/10.1145/1297666.1297677", "OA papers": [{"PaperId": "https://openalex.org/W2032770447", "PaperTitle": "Analysis and optimization of prediction-based flow control in networks-on-chip", "Year": 2008, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Umit Y. Ogras", "Radu Marculescu"]}]}, {"DBLP title": "Tailoring circuit-switched network-on-chip to application-specific system-on-chip by two optimization schemes.", "DBLP authors": ["Kuei-Chung Chang", "Jih-Sheng Shen", "Tien-Fu Chen"], "year": 2008, "doi": "https://doi.org/10.1145/1297666.1297678", "OA papers": [{"PaperId": "https://openalex.org/W2022762378", "PaperTitle": "Tailoring circuit-switched network-on-chip to application-specific system-on-chip by two optimization schemes", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Chung Cheng University": 3.0}, "Authors": ["Kuei-Chung Chang", "Jih-Sheng Shen", "Tien-Fu Chen"]}]}, {"DBLP title": "Wavelet-based dynamic power management for nonstationary service requests.", "DBLP authors": ["Ali Abbasian", "Safar Hatami", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2008, "doi": "https://doi.org/10.1145/1297666.1297679", "OA papers": [{"PaperId": "https://openalex.org/W2077828512", "PaperTitle": "Wavelet-based dynamic power management for nonstationary service requests", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Jundi-Shapur University of Technology": 1.0, "University of Southern California": 2.0, "University of Tehran": 1.0}, "Authors": ["Ali Abbasian", "Safar Hatami", "Ali Afzali-Kusha", "Massoud Pedram"]}]}, {"DBLP title": "Synthesis of a novel timing-error detection architecture.", "DBLP authors": ["Yu-Shih Su", "Po-Hsien Chang", "Shih-Chieh Chang", "TingTing Hwang"], "year": 2008, "doi": "https://doi.org/10.1145/1297666.1297680", "OA papers": [{"PaperId": "https://openalex.org/W2039577315", "PaperTitle": "Synthesis of a novel timing-error detection architecture", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Tsing Hua University": 4.0}, "Authors": ["Yu-Shih Su", "Po-Hsien Chang", "Shih-Chieh Chang", "TingTing Hwang"]}]}, {"DBLP title": "ReChannel: Describing and simulating reconfigurable hardware in systemC.", "DBLP authors": ["Andreas Raabe", "Philipp A. Hartmann", "Joachim K. Anlauf"], "year": 2008, "doi": "https://doi.org/10.1145/1297666.1297681", "OA papers": [{"PaperId": "https://openalex.org/W1980377171", "PaperTitle": "ReChannel", "Year": 2008, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"University of Bonn": 3.0}, "Authors": ["Andreas Raabe", "Philipp Hartmann", "Joachim K. Anlauf"]}]}, {"DBLP title": "Application-aware snoop filtering for low-power cache coherence in embedded multiprocessors.", "DBLP authors": ["Xiangrong Zhou", "Chenjie Yu", "Alokika Dash", "Peter Petrov"], "year": 2008, "doi": "https://doi.org/10.1145/1297666.1297682", "OA papers": [{"PaperId": "https://openalex.org/W1965904410", "PaperTitle": "Application-aware snoop filtering for low-power cache coherence in embedded multiprocessors", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Maryland, College Park": 4.0}, "Authors": ["Xiangrong Zhou", "Chenjie Yu", "Alokika Dash", "Peter K. Petrov"]}]}, {"DBLP title": "SoCDAL: System-on-chip design AcceLerator.", "DBLP authors": ["Yongjin Ahn", "Keesung Han", "Ganghee Lee", "Hyunjik Song", "Jun-hee Yoo", "Kiyoung Choi", "Xingguang Feng"], "year": 2008, "doi": "https://doi.org/10.1145/1297666.1297683", "OA papers": [{"PaperId": "https://openalex.org/W1989739148", "PaperTitle": "SoCDAL", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Seoul National University": 6.0, "Samsung (South Korea)": 1.0}, "Authors": ["Yongjin Ahn", "Keesung Han", "Ganghee Lee", "Hyunjik Song", "Junhee Yoo", "Kiyoung Choi", "Xingguang Feng"]}]}, {"DBLP title": "Enabling multimedia using resource-constrained video processing techniques: A node-centric perspective.", "DBLP authors": ["Nicholas H. Zamora", "Xiaoping Hu", "\u00dcmit Y. Ogras", "Radu Marculescu"], "year": 2008, "doi": "https://doi.org/10.1145/1297666.1297684", "OA papers": [{"PaperId": "https://openalex.org/W1967480923", "PaperTitle": "Enabling multimedia using resource-constrained video processing techniques", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Carnegie Mellon University": 4.0}, "Authors": ["Nicholas H. Zamora", "Xiaoping Hu", "Umit Y. Ogras", "Radu Marculescu"]}]}, {"DBLP title": "A fuel-cell-battery hybrid for portable embedded systems.", "DBLP authors": ["Kyungsoo Lee", "Naehyuck Chang", "Jianli Zhuo", "Chaitali Chakrabarti", "Sudheendra Kadri", "Sarma B. K. Vrudhula"], "year": 2008, "doi": "https://doi.org/10.1145/1297666.1297685", "OA papers": [{"PaperId": "https://openalex.org/W2113465473", "PaperTitle": "A fuel-cell-battery hybrid for portable embedded systems", "Year": 2008, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Seoul National University": 2.0, "Arizona State University": 4.0}, "Authors": ["Kyungsoo Lee", "Naehyuck Chang", "Jianli Zhuo", "Chaitali Chakrabarti", "Sudheendra Kadri", "Sarma Vrudhula"]}]}, {"DBLP title": "Low-power gated and buffered clock network construction.", "DBLP authors": ["Wei-Chung Chao", "Wai-Kei Mak"], "year": 2008, "doi": "https://doi.org/10.1145/1297666.1297686", "OA papers": [{"PaperId": "https://openalex.org/W2123953188", "PaperTitle": "Low-power gated and buffered clock network construction", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Springsoft, Taiwan, R.O.C.": 1.0, "National Tsing Hua University": 1.0}, "Authors": ["Wei-Chung Chao", "Wai-Kei Mak"]}]}, {"DBLP title": "Optimizing wirelength and routability by searching alternative packings in floorplanning.", "DBLP authors": ["Chiu-Wing Sham", "Evangeline F. Y. Young", "Hai Zhou"], "year": 2008, "doi": "https://doi.org/10.1145/1297666.1297687", "OA papers": [{"PaperId": "https://openalex.org/W2151244776", "PaperTitle": "Optimizing wirelength and routability by searching alternative packings in floorplanning", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Hong Kong Polytechnic University": 1.0, "Chinese University of Hong Kong": 1.0, "Northwestern University": 1.0}, "Authors": ["Chiu-Wing Sham", "Evangeline F. Y. Young", "Hai Zhou"]}]}, {"DBLP title": "Chip placement in a reticle for multiple-project wafer fabrication.", "DBLP authors": ["Meng-Chiou Wu", "Rung-Bin Lin", "Shih-Cheng Tsai"], "year": 2008, "doi": "https://doi.org/10.1145/1297666.1297688", "OA papers": [{"PaperId": "https://openalex.org/W2019764621", "PaperTitle": "Chip placement in a reticle for multiple-project wafer fabrication", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Yuan Ze University": 3.0}, "Authors": ["Meng-Chiou Wu", "Rung-Bin Lin", "Shih-Cheng Tsai"]}]}, {"DBLP title": "SAT-based ATPG using multilevel compatible don't-cares.", "DBLP authors": ["Nikhil Saluja", "Kanupriya Gulati", "Sunil P. Khatri"], "year": 2008, "doi": "https://doi.org/10.1145/1344418.1344420", "OA papers": [{"PaperId": "https://openalex.org/W2019365076", "PaperTitle": "SAT-based ATPG using multilevel compatible don't-cares", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Univerity of Colorado": 1.0, "Texas A&M University": 2.0}, "Authors": ["Nikhil Saluja", "Kanupriya Gulati", "Sunil P. Khatri"]}]}, {"DBLP title": "A noniterative equivalent waveform model for timing analysis in presence of crosstalk.", "DBLP authors": ["Kishore Kumar Muchherla", "Pinhong Chen", "Dongsheng Ma", "Janet Meiling Wang"], "year": 2008, "doi": "https://doi.org/10.1145/1344418.1344421", "OA papers": [{"PaperId": "https://openalex.org/W2009255300", "PaperTitle": "A noniterative equivalent waveform model for timing analysis in presence of crosstalk", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Arizona": 3.0, "Cadence Design Systems (United States)": 1.0}, "Authors": ["K.K. Muchherla", "Pinhong Chen", "Dongsheng Ma", "Janet Wang"]}]}, {"DBLP title": "Timing-driven octilinear Steiner tree construction based on Steiner-point reassignment and path reconstruction.", "DBLP authors": ["Jin-Tai Yan"], "year": 2008, "doi": "https://doi.org/10.1145/1344418.1344422", "OA papers": [{"PaperId": "https://openalex.org/W2013328386", "PaperTitle": "Timing-driven octilinear Steiner tree construction based on Steiner-point reassignment and path reconstruction", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Chung Hua University": 1.0}, "Authors": ["Jin-Tai Yan"]}]}, {"DBLP title": "An open-source binary utility generator.", "DBLP authors": ["Alexandro Baldassin", "Paulo Centoducatte", "Sandro Rigo", "Daniel C. Casarotto", "Luiz C. V. dos Santos", "Max R. de O. Schultz", "Olinto J. V. Furtado"], "year": 2008, "doi": "https://doi.org/10.1145/1344418.1344423", "OA papers": [{"PaperId": "https://openalex.org/W1964709037", "PaperTitle": "An open-source binary utility generator", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Universidade Estadual de Campinas": 3.0, "Universidade Federal de Santa Catarina": 4.0}, "Authors": ["Alexandro Baldassin", "P. Centoducatte", "Sandro Rigo", "Daniel Carlos Casarotto", "Luiz Santos", "Max R. de O. Schultz", "Olinto Furtado"]}]}, {"DBLP title": "Reconfigurable content-based router using hardware-accelerated language parser.", "DBLP authors": ["James Moscola", "John W. Lockwood", "Young H. Cho"], "year": 2008, "doi": "https://doi.org/10.1145/1344418.1344424", "OA papers": [{"PaperId": "https://openalex.org/W2423007790", "PaperTitle": "Reconfigurable content-based router using hardware-accelerated language parser", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Washington University in St. Louis": 2.0, "Open Acceleration Systems Research": 1.0}, "Authors": ["James Moscola", "John W. Lockwood", "Young Min Cho"]}]}, {"DBLP title": "Radio frequency identification prototyping.", "DBLP authors": ["Alex K. Jones", "Swapna R. Dontharaju", "Shen Chih Tung", "Leonid Mats", "Peter J. Hawrylak", "Raymond R. Hoare", "James T. Cain", "Marlin H. Mickle"], "year": 2008, "doi": "https://doi.org/10.1145/1344418.1344425", "OA papers": [{"PaperId": "https://openalex.org/W1976966845", "PaperTitle": "Radio frequency identification prototyping", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Pittsburgh": 8.0}, "Authors": ["Alex K. Jones", "Swapna Dontharaju", "Shenchih Tung", "Leo Mats", "Peter J. Hawrylak", "Raymond R. Hoare", "James W. Cain", "Marlin H. Mickle"]}]}, {"DBLP title": "Physical synthesis for FPGA interconnect power reduction by dual-Vdd budgeting and retiming.", "DBLP authors": ["Yu Hu", "Yan Lin", "Lei He", "Tim Tuan"], "year": 2008, "doi": "https://doi.org/10.1145/1344418.1344426", "OA papers": [{"PaperId": "https://openalex.org/W1979667739", "PaperTitle": "Physical synthesis for FPGA interconnect power reduction by dual-Vdd budgeting and retiming", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of California Los Angeles, CA,": 3.0, "Xilinx (United States)": 1.0}, "Authors": ["Yu Hu", "Yan Lin", "Lei He", "Tim Tuan"]}]}, {"DBLP title": "A multiprocessor system-on-chip for real-time biomedical monitoring and analysis: ECG prototype architectural design space exploration.", "DBLP authors": ["Iyad Al Khatib", "Francesco Poletti", "Davide Bertozzi", "Luca Benini", "Mohamed Bechara", "Hasan Khalifeh", "Axel Jantsch", "Rustam Nabiev"], "year": 2008, "doi": "https://doi.org/10.1145/1344418.1344427", "OA papers": [{"PaperId": "https://openalex.org/W2012487446", "PaperTitle": "A multiprocessor system-on-chip for real-time biomedical monitoring and analysis", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Royal Institute of Technology": 2.0, "University of Bologna": 2.0, "University of Ferrara": 1.0, "American University of Beirut": 2.0, "Karolinska Development (Sweden)": 1.0}, "Authors": ["Iyad Al Khatib", "Francesco Poletti", "Davide Bertozzi", "Luca Benini", "Mohamed Bechara", "Hasan Khalifeh", "Axel Jantsch", "Rustam Nabiev"]}]}, {"DBLP title": "Heterogeneously tagged caches for low-power embedded systems with virtual memory support.", "DBLP authors": ["Xiangrong Zhou", "Peter Petrov"], "year": 2008, "doi": "https://doi.org/10.1145/1344418.1344428", "OA papers": [{"PaperId": "https://openalex.org/W1995350263", "PaperTitle": "Heterogeneously tagged caches for low-power embedded systems with virtual memory support", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Maryland, College Park": 2.0}, "Authors": ["Xiangrong Zhou", "Peter K. Petrov"]}]}, {"DBLP title": "Parametric variability analysis for multistage analog circuits using analytical sensitivity modeling.", "DBLP authors": ["Fang Liu", "Sule Ozev", "Plamen K. Nikolov"], "year": 2008, "doi": "https://doi.org/10.1145/1344418.1344429", "OA papers": [{"PaperId": "https://openalex.org/W1972861092", "PaperTitle": "Parametric variability analysis for multistage analog circuits using analytical sensitivity modeling", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Duke University": 2.0, "Microsoft (United States)": 1.0}, "Authors": ["Fang Liu", "Sule Ozev", "Plamen K. Nikolov"]}]}, {"DBLP title": "A fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction.", "DBLP authors": ["Lei Cheng", "Deming Chen", "Martin D. F. Wong"], "year": 2008, "doi": "https://doi.org/10.1145/1344418.1344430", "OA papers": [{"PaperId": "https://openalex.org/W2106420699", "PaperTitle": "A fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Lei Cheng", "Deming Chen", "Martin C.S. Wong"]}]}, {"DBLP title": "The optimization of kEP-SOPs: Computational complexity, approximability and experiments.", "DBLP authors": ["Anna Bernasconi", "Valentina Ciriani", "Roberto Cordone"], "year": 2008, "doi": "https://doi.org/10.1145/1344418.1344431", "OA papers": [{"PaperId": "https://openalex.org/W2015589329", "PaperTitle": "The optimization of kEP-SOPs", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Pisa": 1.0, "University of Milano, Crema (CR), Italy": 2.0}, "Authors": ["Anna Bernasconi", "Anna Bernasconi", "Roberto Cordone"]}]}, {"DBLP title": "A retargetable parallel-programming framework for MPSoC.", "DBLP authors": ["Seongnam Kwon", "Yongjoo Kim", "Woo-Chul Jeun", "Soonhoi Ha", "Yunheung Paek"], "year": 2008, "doi": "https://doi.org/10.1145/1367045.1367048", "OA papers": [{"PaperId": "https://openalex.org/W2134782192", "PaperTitle": "A retargetable parallel-programming framework for MPSoC", "Year": 2008, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"Seoul National University": 5.0}, "Authors": ["Seongnam Kwon", "Young-Jin Kim", "Woo-Chul Jeun", "Soonhoi Ha", "Yunheung Paek"]}]}, {"DBLP title": "Multiprocessor systems synthesis for multiple use-cases of multiple applications on FPGA.", "DBLP authors": ["Akash Kumar", "Shakith Fernando", "Yajun Ha", "Bart Mesman", "Henk Corporaal"], "year": 2008, "doi": "https://doi.org/10.1145/1367045.1367049", "OA papers": [{"PaperId": "https://openalex.org/W2119856332", "PaperTitle": "Multiprocessor systems synthesis for multiple use-cases of multiple applications on FPGA", "Year": 2008, "CitationCount": 63, "EstimatedCitation": 63, "Affiliations": {"National University of Singapore, Singapore and Eindhoven University of Technology, Den Dolech, Eindhoven": 1.0, "National University of Singapore": 2.0, "Eindhoven University of Technology": 2.0}, "Authors": ["Akash Kumar", "Shakith Fernando", "Yajun Ha", "Bart Mesman", "Henk Corporaal"]}]}, {"DBLP title": "Implementing the scale vector-thread processor.", "DBLP authors": ["Ronny Krashinsky", "Christopher Batten", "Krste Asanovic"], "year": 2008, "doi": "https://doi.org/10.1145/1367045.1367050", "OA papers": [{"PaperId": "https://openalex.org/W2004902140", "PaperTitle": "Implementing the scale vector-thread processor", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Massachusetts Institute of Technology": 3.0}, "Authors": ["Ronny Krashinsky", "Christopher Batten", "Krste Asanovic"]}]}, {"DBLP title": "Specification-driven directed test generation for validation of pipelined processors.", "DBLP authors": ["Prabhat Mishra", "Nikil D. Dutt"], "year": 2008, "doi": "https://doi.org/10.1145/1367045.1367051", "OA papers": [{"PaperId": "https://openalex.org/W2046211462", "PaperTitle": "Specification-driven directed test generation for validation of pipelined processors", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"University of Florida": 1.0, "University of California, Irvine": 1.0}, "Authors": ["Prabhat Mishra", "Nikil Dutt"]}]}, {"DBLP title": "An energy characterization platform for memory devices and energy-aware data compression for multilevel-cell flash memory.", "DBLP authors": ["Yongsoo Joo", "Youngjin Cho", "Donghwa Shin", "Jaehyun Park", "Naehyuck Chang"], "year": 2008, "doi": "https://doi.org/10.1145/1367045.1367052", "OA papers": [{"PaperId": "https://openalex.org/W2030629640", "PaperTitle": "An energy characterization platform for memory devices and energy-aware data compression for multilevel-cell flash memory", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Seoul National University": 5.0}, "Authors": ["Yongsoo Joo", "Youngjin Cho", "Donghwa Shin", "Jaehyun Park", "Naehyuck Chang"]}]}, {"DBLP title": "Designing secure systems on reconfigurable hardware.", "DBLP authors": ["Ted Huffmire", "Brett Brotherton", "Nick Callegari", "Jonathan Valamehr", "Jeff White", "Ryan Kastner", "Timothy Sherwood"], "year": 2008, "doi": "https://doi.org/10.1145/1367045.1367053", "OA papers": [{"PaperId": "https://openalex.org/W2120602073", "PaperTitle": "Designing secure systems on reconfigurable hardware", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Naval Postgraduate School": 1.0, "Special Technologies Laboratory, Santa Barbara, CA": 1.0, "University of California, Santa Barbara": 4.0, "University of California, San Diego": 1.0}, "Authors": ["Ted Huffmire", "Brett Brotherton", "Nick Callegari", "Jonathan Valamehr", "Jeff White", "Ryan Kastner", "Timothy Sherwood"]}]}, {"DBLP title": "Automatic verification of safety and liveness for pipelined machines using WEB refinement.", "DBLP authors": ["Panagiotis Manolios", "Sudarshan K. Srinivasan"], "year": 2008, "doi": "https://doi.org/10.1145/1367045.1367054", "OA papers": [{"PaperId": "https://openalex.org/W2141772875", "PaperTitle": "Automatic verification of safety and liveness for pipelined machines using WEB refinement", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Northeastern University": 1.0, "North Dakota State University": 1.0}, "Authors": ["Panagiotis Manolios", "Sudarshan K. Srinivasan"]}]}, {"DBLP title": "Postplacement voltage assignment under performance constraints.", "DBLP authors": ["Huaizhi Wu", "Martin D. F. Wong", "Wilsin Gosti"], "year": 2008, "doi": "https://doi.org/10.1145/1367045.1367055", "OA papers": [{"PaperId": "https://openalex.org/W2022562040", "PaperTitle": "Postplacement voltage assignment under performance constraints", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Atoptech, Inc., Santa Clara, CA": 1.0, "University of Illinois Urbana-Champaign": 1.0, "Cadence Design Systems (United States)": 1.0}, "Authors": ["Huai-Zhi Wu", "Martin C.S. Wong", "Wilsin Gosti"]}]}, {"DBLP title": "Reuse and optimization of testbenches and properties in a TLM-to-RTL design flow.", "DBLP authors": ["Nicola Bombieri", "Franco Fummi", "Graziano Pravadelli"], "year": 2008, "doi": "https://doi.org/10.1145/1367045.1367056", "OA papers": [{"PaperId": "https://openalex.org/W2089301990", "PaperTitle": "Reuse and optimization of testbenches and properties in a TLM-to-RTL design flow", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Verona": 3.0}, "Authors": ["Nicola Bombieri", "Franco Fummi", "Graziano Pravadelli"]}]}, {"DBLP title": "Processor virtualization for secure mobile terminals.", "DBLP authors": ["Hiroaki Inoue", "Junji Sakai", "Masato Edahiro"], "year": 2008, "doi": "https://doi.org/10.1145/1367045.1367057", "OA papers": [{"PaperId": "https://openalex.org/W1967796680", "PaperTitle": "Processor virtualization for secure mobile terminals", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"NEC (Japan)": 3.0}, "Authors": ["Hiroaki Inoue", "Junji Sakai", "Masato Edahiro"]}]}, {"DBLP title": "Combining system scenarios and configurable memories to tolerate unpredictability.", "DBLP authors": ["Concepci\u00f3n Sanz", "Manuel Prieto", "Jos\u00e9 Ignacio G\u00f3mez", "Antonis Papanikolaou", "Miguel Miranda", "Francky Catthoor"], "year": 2008, "doi": "https://doi.org/10.1145/1367045.1367058", "OA papers": [{"PaperId": "https://openalex.org/W2067055572", "PaperTitle": "Combining system scenarios and configurable memories to tolerate unpredictability", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Universidad Complutense de Madrid": 3.0, "Imec": 3.0}, "Authors": ["Concepci\u00f3n Sanz", "Manuel Prieto", "Jos\u00e9 Ignacio Aguaded G\u00f3mez", "Antonis Papanikolaou", "Miguel A. Miranda", "Francky Catthoor"]}]}, {"DBLP title": "ILP-Based energy minimization techniques for banked memories.", "DBLP authors": ["Ozcan Ozturk", "Mahmut T. Kandemir"], "year": 2008, "doi": "https://doi.org/10.1145/1367045.1367059", "OA papers": [{"PaperId": "https://openalex.org/W2016823211", "PaperTitle": "ILP-Based energy minimization techniques for banked memories", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Bilkent University": 1.0, "Pennsylvania State University": 1.0}, "Authors": ["Ozcan Ozturk", "Mahmut Kandemir"]}]}, {"DBLP title": "Resource sharing among mutually exclusive sum-of-product blocks for area reduction.", "DBLP authors": ["Sabyasachi Das", "Sunil P. Khatri"], "year": 2008, "doi": "https://doi.org/10.1145/1367045.1367060", "OA papers": [{"PaperId": "https://openalex.org/W2068463139", "PaperTitle": "Resource sharing among mutually exclusive sum-of-product blocks for area reduction", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Asyst Technologies Inc., Fremont, CA": 1.0, "Texas A&M University": 1.0}, "Authors": ["Sabyasachi Das", "Sunil P. Khatri"]}]}, {"DBLP title": "Partitioning parameterized 45-degree polygons with constraint programming.", "DBLP authors": ["I-Lun Tseng", "Adam Postula"], "year": 2008, "doi": "https://doi.org/10.1145/1367045.1367061", "OA papers": [{"PaperId": "https://openalex.org/W2002679314", "PaperTitle": "Partitioning parameterized 45-degree polygons with constraint programming", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Queensland": 2.0}, "Authors": ["I-Lun Tseng", "Adam Postula"]}]}, {"DBLP title": "Power-aware SoC test planning for effective utilization of port-scalable testers.", "DBLP authors": ["Anuja Sehgal", "Sudarshan Bahukudumbi", "Krishnendu Chakrabarty"], "year": 2008, "doi": "https://doi.org/10.1145/1367045.1367062", "OA papers": [{"PaperId": "https://openalex.org/W2034549010", "PaperTitle": "Power-aware SoC test planning for effective utilization of port-scalable testers", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Duke University": 3.0}, "Authors": ["Anuja Sehgal", "S. Bahukudumbi", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Evolution of synthetic RTL benchmark circuits with predefined testability.", "DBLP authors": ["Tomas Pecenka", "Luk\u00e1s Sekanina", "Zdenek Kot\u00e1sek"], "year": 2008, "doi": "https://doi.org/10.1145/1367045.1367063", "OA papers": [{"PaperId": "https://openalex.org/W2087855246", "PaperTitle": "Evolution of synthetic RTL benchmark circuits with predefined testability", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"ON Semiconductor (Czechia)": 1.0, "Brno University of Technology": 2.0}, "Authors": ["Tomas Pecenka", "Lukas Sekanina", "Zdenek Kotasek"]}]}, {"DBLP title": "Schedulability analysis of preemptive and nonpreemptive EDF on partial runtime-reconfigurable FPGAs.", "DBLP authors": ["Nan Guan", "Qingxu Deng", "Zonghua Gu", "Wenyao Xu", "Ge Yu"], "year": 2008, "doi": "https://doi.org/10.1145/1391962.1391964", "OA papers": [{"PaperId": "https://openalex.org/W2004274762", "PaperTitle": "Schedulability analysis of preemptive and nonpreemptive EDF on partial runtime-reconfigurable FPGAs", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Northeastern University": 3.0, "Hong Kong University of Science and Technology": 1.0, "Zhejiang University": 1.0}, "Authors": ["Nan Guan", "Qingxu Deng", "Zonghua Gu", "Wenyao Xu", "Ge Yu"]}]}, {"DBLP title": "A high-level clustering algorithm targeting dual Vdd FPGAs.", "DBLP authors": ["Rajarshi Mukherjee", "Song Liu", "Seda Ogrenci Memik", "Somsubhra Mondal"], "year": 2008, "doi": "https://doi.org/10.1145/1391962.1391965", "OA papers": [{"PaperId": "https://openalex.org/W2056400177", "PaperTitle": "A high-level clustering algorithm targeting dual V <sub>dd</sub> FPGAs", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Synopsys (United States)": 1.0, "Northwestern University": 2.0, "Neokast Inc., Evanston, IL": 1.0}, "Authors": ["Rajarshi Mukherjee", "Song Liu", "Gokhan Memik", "Somsubhra Mondal"]}]}, {"DBLP title": "Efficiently scheduling runtime reconfigurations.", "DBLP authors": ["Javier Resano", "Juan Antonio Clemente", "Carlos Gonz\u00e1lez", "Daniel Mozos", "Francky Catthoor"], "year": 2008, "doi": "https://doi.org/10.1145/1391962.1391966", "OA papers": [{"PaperId": "https://openalex.org/W2035415936", "PaperTitle": "Efficiently scheduling runtime reconfigurations", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Universidad Complutense de Madrid": 4.0, "KU Leuven": 0.5, "Imec": 0.5}, "Authors": ["Javier Resano", "Juan Antonio Clemente", "Carlos Gonz\u00e1lez", "Daniel Mozos", "Francky Catthoor"]}]}, {"DBLP title": "System-level throughput analysis for process variation aware multiple voltage-frequency island designs.", "DBLP authors": ["Siddharth Garg", "Diana Marculescu"], "year": 2008, "doi": "https://doi.org/10.1145/1391962.1391967", "OA papers": [{"PaperId": "https://openalex.org/W2000284467", "PaperTitle": "System-level throughput analysis for process variation aware multiple voltage-frequency island designs", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Siddharth Garg", "Diana Marculescu"]}]}, {"DBLP title": "Access pattern-based code compression for memory-constrained systems.", "DBLP authors": ["Ozcan Ozturk", "Mahmut T. Kandemir", "Guangyu Chen"], "year": 2008, "doi": "https://doi.org/10.1145/1391962.1391968", "OA papers": [{"PaperId": "https://openalex.org/W2051149669", "PaperTitle": "Access pattern-based code compression for memory-constrained systems", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Bilkent University": 1.0, "Pennsylvania State University": 1.0, "Microsoft (United States)": 1.0}, "Authors": ["Ozcan Ozturk", "Mahmut Kandemir", "Guangyu Chen"]}]}, {"DBLP title": "A compiler approach to managing storage and memory bandwidth in configurable architectures.", "DBLP authors": ["Nastaran Baradaran", "Pedro C. Diniz"], "year": 2008, "doi": "https://doi.org/10.1145/1391962.1391969", "OA papers": [{"PaperId": "https://openalex.org/W2012687750", "PaperTitle": "A compiler approach to managing storage and memory bandwidth in configurable architectures", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Southern California": 1.0, "Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 1.0}, "Authors": ["Nastaran Baradaran", "Pedro C. Diniz"]}]}, {"DBLP title": "Auxiliary state machines + context-triggered properties in verification.", "DBLP authors": ["Ansuman Banerjee", "Pallab Dasgupta", "P. P. Chakrabarti"], "year": 2008, "doi": "https://doi.org/10.1145/1391962.1391970", "OA papers": [{"PaperId": "https://openalex.org/W2091292637", "PaperTitle": "Auxiliary state machines + context-triggered properties in verification", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0}, "Authors": ["Ansuman Banerjee", "Pallab Dasgupta", "Partha Chakrabarti"]}]}, {"DBLP title": "Simulation-based verification using Temporally Attributed Boolean Logic.", "DBLP authors": ["Subrat Kumar Panda", "Arnab Roy", "P. P. Chakrabarti", "Rajeev Kumar"], "year": 2008, "doi": "https://doi.org/10.1145/1391962.1391971", "OA papers": [{"PaperId": "https://openalex.org/W2018517638", "PaperTitle": "Simulation-based verification using Temporally Attributed Boolean Logic", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Kharagpur": 4.0}, "Authors": ["Sanjib Kumar Panda", "Arnab Roy", "Partha Chakrabarti", "Rajeev Kumar"]}]}, {"DBLP title": "Layout-aware scan chain reorder for launch-off-shift transition test coverage.", "DBLP authors": ["Sying-Jyan Wang", "Kuo-Lin Peng", "Kuang-Cyun Hsiao", "Katherine Shu-Min Li"], "year": 2008, "doi": "https://doi.org/10.1145/1391962.1391972", "OA papers": [{"PaperId": "https://openalex.org/W2024585893", "PaperTitle": "Layout-aware scan chain reorder for launch-off-shift transition test coverage", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"National Chung Hsing University": 3.0, "National Sun Yat-sen University": 1.0}, "Authors": ["Sying-Jyan Wang", "Kuo-lin Peng", "Kuang-Cyun Hsiao", "Katherine Shu-Min Li"]}]}, {"DBLP title": "Timing-aware power-optimal ordering of signals.", "DBLP authors": ["Konstantin Moiseev", "Avinoam Kolodny", "Shmuel Wimer"], "year": 2008, "doi": "https://doi.org/10.1145/1391962.1391973", "OA papers": [{"PaperId": "https://openalex.org/W2167427069", "PaperTitle": "Timing-aware power-optimal ordering of signals", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 2.0, "Intel Corporation, Haifa, Israel and Technion, Haifa, Israel#TAB#": 1.0}, "Authors": ["Konstantin Moiseev", "Avinoam Kolodny", "Shmuel Wimer"]}]}, {"DBLP title": "Effective decap insertion in area-array SoC floorplan design.", "DBLP authors": ["Chao-Hung Lu", "Hung-Ming Chen", "Chien-Nan Jimmy Liu"], "year": 2008, "doi": "https://doi.org/10.1145/1391962.1391974", "OA papers": [{"PaperId": "https://openalex.org/W2128487118", "PaperTitle": "Effective decap insertion in area-array SoC floorplan design", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Central University": 2.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Chao-Hung Lu", "Hung-Ming Chen", "Chien-Nan Jimmy Liu"]}]}, {"DBLP title": "Constraint-driven floorplan repair.", "DBLP authors": ["Michael D. Moffitt", "Jarrod A. Roy", "Igor L. Markov", "Martha E. Pollack"], "year": 2008, "doi": "https://doi.org/10.1145/1391962.1391975", "OA papers": [{"PaperId": "https://openalex.org/W2045766544", "PaperTitle": "Constraint-driven floorplan repair", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"IBM Research - Austin": 1.0, "University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Michael D. Moffitt", "Jarrod A. Roy", "Igor L. Markov", "Martha E. Pollack"]}]}, {"DBLP title": "Optimal routing algorithms for rectilinear pin clusters in high-density multichip modules.", "DBLP authors": ["Muhammet Mustafa Ozdal", "Martin D. F. Wong", "Philip S. Honsinger"], "year": 2008, "doi": "https://doi.org/10.1145/1391962.1391976", "OA papers": [{"PaperId": "https://openalex.org/W1993820970", "PaperTitle": "Optimal routing algorithms for rectilinear pin clusters in high-density multichip modules", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel (United States)": 1.0, "University of Illinois Urbana-Champaign": 1.0, "IBM Corp., Poughkeepsie, NY": 1.0}, "Authors": ["Muhammet Mustafa Ozdal", "Martin C.S. Wong", "Philip S. Honsinger"]}]}]