<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx_pko_mem_port_rate1 Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>cvmx_pko_mem_port_rate1 Union Reference</h1><!-- doxytag: class="cvmx_pko_mem_port_rate1" -->
<p><a class="el" href="unioncvmx__pko__mem__port__rate1.html" title="cvmx_pko_mem_port_rate1">cvmx_pko_mem_port_rate1</a>  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="cvmx-pko-defs_8h_source.html">cvmx-pko-defs.h</a>&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__pko__mem__port__rate1_1_1cvmx__pko__mem__port__rate1__cn52xx.html">cvmx_pko_mem_port_rate1_cn52xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__pko__mem__port__rate1_1_1cvmx__pko__mem__port__rate1__s.html">cvmx_pko_mem_port_rate1_s</a></td></tr>
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__pko__mem__port__rate1.html#a1f79ef75863ec06cb331b09866eb901f">u64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__pko__mem__port__rate1_1_1cvmx__pko__mem__port__rate1__s.html">cvmx_pko_mem_port_rate1::cvmx_pko_mem_port_rate1_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__pko__mem__port__rate1.html#abc77265746548bb6bea3b7b83b291b8f">s</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__pko__mem__port__rate1_1_1cvmx__pko__mem__port__rate1__cn52xx.html">cvmx_pko_mem_port_rate1::cvmx_pko_mem_port_rate1_cn52xx</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__pko__mem__port__rate1.html#a41b5137fa9e86bdfc478bcbb6dd99e00">cn52xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__pko__mem__port__rate1_1_1cvmx__pko__mem__port__rate1__cn52xx.html">cvmx_pko_mem_port_rate1_cn52xx</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__pko__mem__port__rate1.html#a78d43f9bf471694b9da214be618f6ca8">cn52xxp1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__pko__mem__port__rate1_1_1cvmx__pko__mem__port__rate1__cn52xx.html">cvmx_pko_mem_port_rate1_cn52xx</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__pko__mem__port__rate1.html#a461509d0b90f949445bdefb6978a0c33">cn56xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__pko__mem__port__rate1_1_1cvmx__pko__mem__port__rate1__cn52xx.html">cvmx_pko_mem_port_rate1_cn52xx</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__pko__mem__port__rate1.html#a7a01a49336d25330b044568196e83945">cn56xxp1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__pko__mem__port__rate1_1_1cvmx__pko__mem__port__rate1__cn52xx.html">cvmx_pko_mem_port_rate1_cn52xx</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__pko__mem__port__rate1.html#a31ac510f41367c730949982c16ea0d44">cn61xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__pko__mem__port__rate1_1_1cvmx__pko__mem__port__rate1__cn52xx.html">cvmx_pko_mem_port_rate1_cn52xx</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__pko__mem__port__rate1.html#a6f09674d50f922c5e11d1f6c39083cba">cn63xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__pko__mem__port__rate1_1_1cvmx__pko__mem__port__rate1__cn52xx.html">cvmx_pko_mem_port_rate1_cn52xx</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__pko__mem__port__rate1.html#ac505eb1fae8e93eac62e7a02bbbcd9f4">cn63xxp1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__pko__mem__port__rate1_1_1cvmx__pko__mem__port__rate1__cn52xx.html">cvmx_pko_mem_port_rate1_cn52xx</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__pko__mem__port__rate1.html#af4fccba7aea16304a30f3e98a9e3eddb">cn66xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__pko__mem__port__rate1_1_1cvmx__pko__mem__port__rate1__s.html">cvmx_pko_mem_port_rate1_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__pko__mem__port__rate1.html#abed343cb1b4002d65092f24d12d74e81">cn68xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__pko__mem__port__rate1_1_1cvmx__pko__mem__port__rate1__s.html">cvmx_pko_mem_port_rate1_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__pko__mem__port__rate1.html#a32a69a5b0e198c8db571181dcf127b81">cn68xxp1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__pko__mem__port__rate1_1_1cvmx__pko__mem__port__rate1__cn52xx.html">cvmx_pko_mem_port_rate1_cn52xx</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__pko__mem__port__rate1.html#af344cf28b8a9edb32064b7c6f0ad0500">cn70xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__pko__mem__port__rate1_1_1cvmx__pko__mem__port__rate1__cn52xx.html">cvmx_pko_mem_port_rate1_cn52xx</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__pko__mem__port__rate1.html#a41410591703a93856e8c6a244fb62022">cn70xxp1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__pko__mem__port__rate1_1_1cvmx__pko__mem__port__rate1__cn52xx.html">cvmx_pko_mem_port_rate1_cn52xx</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__pko__mem__port__rate1.html#acaa4b917305e2df534c61eabb5369e35">cnf71xx</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p><a class="el" href="unioncvmx__pko__mem__port__rate1.html" title="cvmx_pko_mem_port_rate1">cvmx_pko_mem_port_rate1</a> </p>
<p>Notes: Writing PKO_MEM_PORT_RATE1[PID,RATE_LIM] has the side effect of setting the corresponding accumulator to zero. This CSR is a memory of 44 entries, and thus, the PKO_REG_READ_IDX CSR must be written before any CSR read operations to this address can be performed. A read of any entry that has not been previously written is illegal and will result in unpredictable CSR read data. </p>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a41b5137fa9e86bdfc478bcbb6dd99e00"></a><!-- doxytag: member="cvmx_pko_mem_port_rate1::cn52xx" ref="a41b5137fa9e86bdfc478bcbb6dd99e00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__pko__mem__port__rate1_1_1cvmx__pko__mem__port__rate1__cn52xx.html">cvmx_pko_mem_port_rate1::cvmx_pko_mem_port_rate1_cn52xx</a>  <a class="el" href="unioncvmx__pko__mem__port__rate1.html#a41b5137fa9e86bdfc478bcbb6dd99e00">cvmx_pko_mem_port_rate1::cn52xx</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a78d43f9bf471694b9da214be618f6ca8"></a><!-- doxytag: member="cvmx_pko_mem_port_rate1::cn52xxp1" ref="a78d43f9bf471694b9da214be618f6ca8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__pko__mem__port__rate1_1_1cvmx__pko__mem__port__rate1__cn52xx.html">cvmx_pko_mem_port_rate1_cn52xx</a> <a class="el" href="unioncvmx__pko__mem__port__rate1.html#a78d43f9bf471694b9da214be618f6ca8">cvmx_pko_mem_port_rate1::cn52xxp1</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a461509d0b90f949445bdefb6978a0c33"></a><!-- doxytag: member="cvmx_pko_mem_port_rate1::cn56xx" ref="a461509d0b90f949445bdefb6978a0c33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__pko__mem__port__rate1_1_1cvmx__pko__mem__port__rate1__cn52xx.html">cvmx_pko_mem_port_rate1_cn52xx</a> <a class="el" href="unioncvmx__pko__mem__port__rate1.html#a461509d0b90f949445bdefb6978a0c33">cvmx_pko_mem_port_rate1::cn56xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a01a49336d25330b044568196e83945"></a><!-- doxytag: member="cvmx_pko_mem_port_rate1::cn56xxp1" ref="a7a01a49336d25330b044568196e83945" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__pko__mem__port__rate1_1_1cvmx__pko__mem__port__rate1__cn52xx.html">cvmx_pko_mem_port_rate1_cn52xx</a> <a class="el" href="unioncvmx__pko__mem__port__rate1.html#a7a01a49336d25330b044568196e83945">cvmx_pko_mem_port_rate1::cn56xxp1</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a31ac510f41367c730949982c16ea0d44"></a><!-- doxytag: member="cvmx_pko_mem_port_rate1::cn61xx" ref="a31ac510f41367c730949982c16ea0d44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__pko__mem__port__rate1_1_1cvmx__pko__mem__port__rate1__cn52xx.html">cvmx_pko_mem_port_rate1_cn52xx</a> <a class="el" href="unioncvmx__pko__mem__port__rate1.html#a31ac510f41367c730949982c16ea0d44">cvmx_pko_mem_port_rate1::cn61xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6f09674d50f922c5e11d1f6c39083cba"></a><!-- doxytag: member="cvmx_pko_mem_port_rate1::cn63xx" ref="a6f09674d50f922c5e11d1f6c39083cba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__pko__mem__port__rate1_1_1cvmx__pko__mem__port__rate1__cn52xx.html">cvmx_pko_mem_port_rate1_cn52xx</a> <a class="el" href="unioncvmx__pko__mem__port__rate1.html#a6f09674d50f922c5e11d1f6c39083cba">cvmx_pko_mem_port_rate1::cn63xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac505eb1fae8e93eac62e7a02bbbcd9f4"></a><!-- doxytag: member="cvmx_pko_mem_port_rate1::cn63xxp1" ref="ac505eb1fae8e93eac62e7a02bbbcd9f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__pko__mem__port__rate1_1_1cvmx__pko__mem__port__rate1__cn52xx.html">cvmx_pko_mem_port_rate1_cn52xx</a> <a class="el" href="unioncvmx__pko__mem__port__rate1.html#ac505eb1fae8e93eac62e7a02bbbcd9f4">cvmx_pko_mem_port_rate1::cn63xxp1</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af4fccba7aea16304a30f3e98a9e3eddb"></a><!-- doxytag: member="cvmx_pko_mem_port_rate1::cn66xx" ref="af4fccba7aea16304a30f3e98a9e3eddb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__pko__mem__port__rate1_1_1cvmx__pko__mem__port__rate1__cn52xx.html">cvmx_pko_mem_port_rate1_cn52xx</a> <a class="el" href="unioncvmx__pko__mem__port__rate1.html#af4fccba7aea16304a30f3e98a9e3eddb">cvmx_pko_mem_port_rate1::cn66xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abed343cb1b4002d65092f24d12d74e81"></a><!-- doxytag: member="cvmx_pko_mem_port_rate1::cn68xx" ref="abed343cb1b4002d65092f24d12d74e81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__pko__mem__port__rate1_1_1cvmx__pko__mem__port__rate1__s.html">cvmx_pko_mem_port_rate1_s</a> <a class="el" href="unioncvmx__pko__mem__port__rate1.html#abed343cb1b4002d65092f24d12d74e81">cvmx_pko_mem_port_rate1::cn68xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a32a69a5b0e198c8db571181dcf127b81"></a><!-- doxytag: member="cvmx_pko_mem_port_rate1::cn68xxp1" ref="a32a69a5b0e198c8db571181dcf127b81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__pko__mem__port__rate1_1_1cvmx__pko__mem__port__rate1__s.html">cvmx_pko_mem_port_rate1_s</a> <a class="el" href="unioncvmx__pko__mem__port__rate1.html#a32a69a5b0e198c8db571181dcf127b81">cvmx_pko_mem_port_rate1::cn68xxp1</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af344cf28b8a9edb32064b7c6f0ad0500"></a><!-- doxytag: member="cvmx_pko_mem_port_rate1::cn70xx" ref="af344cf28b8a9edb32064b7c6f0ad0500" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__pko__mem__port__rate1_1_1cvmx__pko__mem__port__rate1__cn52xx.html">cvmx_pko_mem_port_rate1_cn52xx</a> <a class="el" href="unioncvmx__pko__mem__port__rate1.html#af344cf28b8a9edb32064b7c6f0ad0500">cvmx_pko_mem_port_rate1::cn70xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a41410591703a93856e8c6a244fb62022"></a><!-- doxytag: member="cvmx_pko_mem_port_rate1::cn70xxp1" ref="a41410591703a93856e8c6a244fb62022" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__pko__mem__port__rate1_1_1cvmx__pko__mem__port__rate1__cn52xx.html">cvmx_pko_mem_port_rate1_cn52xx</a> <a class="el" href="unioncvmx__pko__mem__port__rate1.html#a41410591703a93856e8c6a244fb62022">cvmx_pko_mem_port_rate1::cn70xxp1</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acaa4b917305e2df534c61eabb5369e35"></a><!-- doxytag: member="cvmx_pko_mem_port_rate1::cnf71xx" ref="acaa4b917305e2df534c61eabb5369e35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__pko__mem__port__rate1_1_1cvmx__pko__mem__port__rate1__cn52xx.html">cvmx_pko_mem_port_rate1_cn52xx</a> <a class="el" href="unioncvmx__pko__mem__port__rate1.html#acaa4b917305e2df534c61eabb5369e35">cvmx_pko_mem_port_rate1::cnf71xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abc77265746548bb6bea3b7b83b291b8f"></a><!-- doxytag: member="cvmx_pko_mem_port_rate1::s" ref="abc77265746548bb6bea3b7b83b291b8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__pko__mem__port__rate1_1_1cvmx__pko__mem__port__rate1__s.html">cvmx_pko_mem_port_rate1::cvmx_pko_mem_port_rate1_s</a>  <a class="el" href="unioncvmx__pko__mem__port__rate1.html#abc77265746548bb6bea3b7b83b291b8f">cvmx_pko_mem_port_rate1::s</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1f79ef75863ec06cb331b09866eb901f"></a><!-- doxytag: member="cvmx_pko_mem_port_rate1::u64" ref="a1f79ef75863ec06cb331b09866eb901f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__pko__mem__port__rate1.html#a1f79ef75863ec06cb331b09866eb901f">cvmx_pko_mem_port_rate1::u64</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>The documentation for this union was generated from the following file:<ul>
<li><a class="el" href="cvmx-pko-defs_8h_source.html">cvmx-pko-defs.h</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
