Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Nov 19 04:03:18 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /home/ubuntu/Desktop/project_4/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (157)
6. checking no_output_delay (167)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (157)
--------------------------------
 There are 157 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tlast
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (167)
---------------------------------
 There are 167 ports with no output delay specified. (HIGH)

awready
data_A[0]
data_A[10]
data_A[11]
data_A[1]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.001        0.000                      0                  522        0.067        0.000                      0                  522        1.449        0.000                       0                   264  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
axis_clk  {0.000 1.949}        3.899           256.476         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.001        0.000                      0                  522        0.067        0.000                      0                  522        1.449        0.000                       0                   264  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.449ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 genblk1.data_A_buffer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            genblk1.data_A_buffer_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.899ns  (axis_clk rise@3.899ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.145ns (30.436%)  route 2.617ns (69.564%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.027 - 3.899 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_A_buffer_reg[2]/Q
                         net (fo=4, unplaced)         0.765     3.699    data_A_OBUF[2]
                                                                      r  genblk1.data_A_buffer[11]_i_10/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.994 r  genblk1.data_A_buffer[11]_i_10/O
                         net (fo=1, unplaced)         0.449     4.443    genblk1.data_A_buffer[11]_i_10_n_0
                                                                      r  genblk1.data_A_buffer[11]_i_8/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.567 r  genblk1.data_A_buffer[11]_i_8/O
                         net (fo=2, unplaced)         0.460     5.027    genblk1.data_A_buffer[11]_i_8_n_0
                                                                      r  genblk1.data_A_buffer[11]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.151 r  genblk1.data_A_buffer[11]_i_4/O
                         net (fo=9, unplaced)         0.943     6.094    genblk1.data_A_buffer[11]_i_4_n_0
                                                                      r  genblk1.data_A_buffer[10]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     6.218 r  genblk1.data_A_buffer[10]_i_1/O
                         net (fo=1, unplaced)         0.000     6.218    genblk1.data_A_buffer[10]_i_1_n_0
                         FDCE                                         r  genblk1.data_A_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      3.899     3.899 r  
                                                      0.000     3.899 r  axis_clk (IN)
                         net (fo=0)                   0.000     3.899    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.737 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.497    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.588 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.439     6.027    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_buffer_reg[10]/C
                         clock pessimism              0.184     6.210    
                         clock uncertainty           -0.035     6.175    
                         FDCE (Setup_fdce_C_D)        0.044     6.219    genblk1.data_A_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                          6.219    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 genblk1.data_A_buffer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            genblk1.data_A_buffer_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.899ns  (axis_clk rise@3.899ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.145ns (30.436%)  route 2.617ns (69.564%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.027 - 3.899 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_A_buffer_reg[2]/Q
                         net (fo=4, unplaced)         0.765     3.699    data_A_OBUF[2]
                                                                      r  genblk1.data_A_buffer[11]_i_10/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.994 r  genblk1.data_A_buffer[11]_i_10/O
                         net (fo=1, unplaced)         0.449     4.443    genblk1.data_A_buffer[11]_i_10_n_0
                                                                      r  genblk1.data_A_buffer[11]_i_8/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.567 r  genblk1.data_A_buffer[11]_i_8/O
                         net (fo=2, unplaced)         0.460     5.027    genblk1.data_A_buffer[11]_i_8_n_0
                                                                      r  genblk1.data_A_buffer[11]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.151 r  genblk1.data_A_buffer[11]_i_4/O
                         net (fo=9, unplaced)         0.943     6.094    genblk1.data_A_buffer[11]_i_4_n_0
                                                                      r  genblk1.data_A_buffer[11]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     6.218 r  genblk1.data_A_buffer[11]_i_2/O
                         net (fo=1, unplaced)         0.000     6.218    genblk1.data_A_buffer[11]_i_2_n_0
                         FDCE                                         r  genblk1.data_A_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      3.899     3.899 r  
                                                      0.000     3.899 r  axis_clk (IN)
                         net (fo=0)                   0.000     3.899    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.737 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.497    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.588 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.439     6.027    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_buffer_reg[11]/C
                         clock pessimism              0.184     6.210    
                         clock uncertainty           -0.035     6.175    
                         FDCE (Setup_fdce_C_D)        0.044     6.219    genblk1.data_A_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          6.219    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 genblk1.data_A_buffer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            genblk1.data_A_buffer_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.899ns  (axis_clk rise@3.899ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.145ns (30.436%)  route 2.617ns (69.564%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.027 - 3.899 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_A_buffer_reg[2]/Q
                         net (fo=4, unplaced)         0.765     3.699    data_A_OBUF[2]
                                                                      r  genblk1.data_A_buffer[11]_i_10/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.994 r  genblk1.data_A_buffer[11]_i_10/O
                         net (fo=1, unplaced)         0.449     4.443    genblk1.data_A_buffer[11]_i_10_n_0
                                                                      r  genblk1.data_A_buffer[11]_i_8/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.567 r  genblk1.data_A_buffer[11]_i_8/O
                         net (fo=2, unplaced)         0.460     5.027    genblk1.data_A_buffer[11]_i_8_n_0
                                                                      r  genblk1.data_A_buffer[11]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.151 r  genblk1.data_A_buffer[11]_i_4/O
                         net (fo=9, unplaced)         0.943     6.094    genblk1.data_A_buffer[11]_i_4_n_0
                                                                      r  genblk1.data_A_buffer[9]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     6.218 r  genblk1.data_A_buffer[9]_i_1/O
                         net (fo=1, unplaced)         0.000     6.218    genblk1.data_A_buffer[9]_i_1_n_0
                         FDCE                                         r  genblk1.data_A_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      3.899     3.899 r  
                                                      0.000     3.899 r  axis_clk (IN)
                         net (fo=0)                   0.000     3.899    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.737 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.497    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.588 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.439     6.027    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_buffer_reg[9]/C
                         clock pessimism              0.184     6.210    
                         clock uncertainty           -0.035     6.175    
                         FDCE (Setup_fdce_C_D)        0.044     6.219    genblk1.data_A_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                          6.219    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 genblk1.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            genblk1.state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.899ns  (axis_clk rise@3.899ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 1.169ns (31.324%)  route 2.563ns (68.676%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.027 - 3.899 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  genblk1.count_reg[3]/Q
                         net (fo=2, unplaced)         0.752     3.686    genblk1.count_reg_n_0_[3]
                                                                      f  genblk1.state[4]_i_9/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.005 f  genblk1.state[4]_i_9/O
                         net (fo=1, unplaced)         0.902     4.907    genblk1.state[4]_i_9_n_0
                                                                      f  genblk1.state[4]_i_6/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.031 f  genblk1.state[4]_i_6/O
                         net (fo=2, unplaced)         0.460     5.491    genblk1.state[4]_i_6_n_0
                                                                      f  genblk1.state[4]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.615 f  genblk1.state[4]_i_3/O
                         net (fo=1, unplaced)         0.449     6.064    genblk1.state[4]_i_3_n_0
                                                                      f  genblk1.state[4]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.188 r  genblk1.state[4]_i_1/O
                         net (fo=1, unplaced)         0.000     6.188    genblk1.state[4]_i_1_n_0
                         FDCE                                         r  genblk1.state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      3.899     3.899 r  
                                                      0.000     3.899 r  axis_clk (IN)
                         net (fo=0)                   0.000     3.899    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.737 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.497    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.588 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.439     6.027    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.state_reg[4]/C
                         clock pessimism              0.184     6.210    
                         clock uncertainty           -0.035     6.175    
                         FDCE (Setup_fdce_C_D)        0.044     6.219    genblk1.state_reg[4]
  -------------------------------------------------------------------
                         required time                          6.219    
                         arrival time                          -6.188    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 genblk1.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            genblk1.state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.899ns  (axis_clk rise@3.899ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 1.169ns (31.425%)  route 2.551ns (68.575%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.027 - 3.899 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  genblk1.count_reg[3]/Q
                         net (fo=2, unplaced)         0.752     3.686    genblk1.count_reg_n_0_[3]
                                                                      f  genblk1.state[4]_i_9/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.005 f  genblk1.state[4]_i_9/O
                         net (fo=1, unplaced)         0.902     4.907    genblk1.state[4]_i_9_n_0
                                                                      f  genblk1.state[4]_i_6/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.031 f  genblk1.state[4]_i_6/O
                         net (fo=2, unplaced)         0.430     5.461    genblk1.state[4]_i_6_n_0
                                                                      f  genblk1.state[3]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.585 f  genblk1.state[3]_i_2/O
                         net (fo=3, unplaced)         0.467     6.052    genblk1.state[3]_i_2_n_0
                                                                      f  genblk1.state[2]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.176 r  genblk1.state[2]_i_1/O
                         net (fo=1, unplaced)         0.000     6.176    genblk1.state[2]_i_1_n_0
                         FDCE                                         r  genblk1.state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      3.899     3.899 r  
                                                      0.000     3.899 r  axis_clk (IN)
                         net (fo=0)                   0.000     3.899    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.737 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.497    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.588 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.439     6.027    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.state_reg[2]/C
                         clock pessimism              0.184     6.210    
                         clock uncertainty           -0.035     6.175    
                         FDCE (Setup_fdce_C_D)        0.044     6.219    genblk1.state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.219    
                         arrival time                          -6.176    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 genblk1.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            genblk1.state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.899ns  (axis_clk rise@3.899ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 1.169ns (31.680%)  route 2.521ns (68.320%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.027 - 3.899 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  genblk1.count_reg[3]/Q
                         net (fo=2, unplaced)         0.752     3.686    genblk1.count_reg_n_0_[3]
                                                                      f  genblk1.state[4]_i_9/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.005 f  genblk1.state[4]_i_9/O
                         net (fo=1, unplaced)         0.902     4.907    genblk1.state[4]_i_9_n_0
                                                                      f  genblk1.state[4]_i_6/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.031 f  genblk1.state[4]_i_6/O
                         net (fo=2, unplaced)         0.430     5.461    genblk1.state[4]_i_6_n_0
                                                                      f  genblk1.state[3]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.585 f  genblk1.state[3]_i_2/O
                         net (fo=3, unplaced)         0.437     6.022    genblk1.state[3]_i_2_n_0
                                                                      f  genblk1.state[0]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.146 r  genblk1.state[0]_i_1/O
                         net (fo=1, unplaced)         0.000     6.146    genblk1.state[0]_i_1_n_0
                         FDCE                                         r  genblk1.state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      3.899     3.899 r  
                                                      0.000     3.899 r  axis_clk (IN)
                         net (fo=0)                   0.000     3.899    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.737 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.497    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.588 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.439     6.027    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.state_reg[0]/C
                         clock pessimism              0.184     6.210    
                         clock uncertainty           -0.035     6.175    
                         FDCE (Setup_fdce_C_D)        0.044     6.219    genblk1.state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.219    
                         arrival time                          -6.146    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 genblk1.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            genblk1.state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.899ns  (axis_clk rise@3.899ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 1.169ns (31.680%)  route 2.521ns (68.320%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.027 - 3.899 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.count_reg[3]/Q
                         net (fo=2, unplaced)         0.752     3.686    genblk1.count_reg_n_0_[3]
                                                                      r  genblk1.state[4]_i_9/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.005 r  genblk1.state[4]_i_9/O
                         net (fo=1, unplaced)         0.902     4.907    genblk1.state[4]_i_9_n_0
                                                                      r  genblk1.state[4]_i_6/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.031 r  genblk1.state[4]_i_6/O
                         net (fo=2, unplaced)         0.430     5.461    genblk1.state[4]_i_6_n_0
                                                                      r  genblk1.state[3]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.585 r  genblk1.state[3]_i_2/O
                         net (fo=3, unplaced)         0.437     6.022    genblk1.state[3]_i_2_n_0
                                                                      r  genblk1.state[3]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.146 r  genblk1.state[3]_i_1/O
                         net (fo=1, unplaced)         0.000     6.146    genblk1.state[3]_i_1_n_0
                         FDCE                                         r  genblk1.state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      3.899     3.899 r  
                                                      0.000     3.899 r  axis_clk (IN)
                         net (fo=0)                   0.000     3.899    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.737 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.497    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.588 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.439     6.027    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.state_reg[3]/C
                         clock pessimism              0.184     6.210    
                         clock uncertainty           -0.035     6.175    
                         FDCE (Setup_fdce_C_D)        0.044     6.219    genblk1.state_reg[3]
  -------------------------------------------------------------------
                         required time                          6.219    
                         arrival time                          -6.146    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 genblk1.tap_A_buffer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            genblk1.tap_A_buffer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.899ns  (axis_clk rise@3.899ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 1.556ns (43.126%)  route 2.052ns (56.874%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.027 - 3.899 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_A_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.tap_A_buffer_reg[3]/Q
                         net (fo=2, unplaced)         0.985     3.919    tap_A_OBUF[3]
                                                                      r  genblk1.tap_A_buffer_reg[3]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.647     4.566 r  genblk1.tap_A_buffer_reg[3]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     5.184    data2[4]
                                                                      r  genblk1.tap_A_buffer[4]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.307     5.491 r  genblk1.tap_A_buffer[4]_i_3/O
                         net (fo=1, unplaced)         0.449     5.940    genblk1.tap_A_buffer[4]_i_3_n_0
                                                                      r  genblk1.tap_A_buffer[4]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.064 r  genblk1.tap_A_buffer[4]_i_1/O
                         net (fo=1, unplaced)         0.000     6.064    genblk1.tap_A_buffer[4]_i_1_n_0
                         FDCE                                         r  genblk1.tap_A_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      3.899     3.899 r  
                                                      0.000     3.899 r  axis_clk (IN)
                         net (fo=0)                   0.000     3.899    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.737 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.497    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.588 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.439     6.027    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_A_buffer_reg[4]/C
                         clock pessimism              0.184     6.210    
                         clock uncertainty           -0.035     6.175    
                         FDCE (Setup_fdce_C_D)        0.044     6.219    genblk1.tap_A_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          6.219    
                         arrival time                          -6.064    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 genblk1.acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            genblk1.sm_tdata_buffer_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.899ns  (axis_clk rise@3.899ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 2.154ns (64.919%)  route 1.164ns (35.081%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.027 - 3.899 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.acc_reg[0]/Q
                         net (fo=2, unplaced)         0.619     3.553    genblk1.acc_reg_n_0_[0]
                                                                      r  genblk1.acc[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.677 r  genblk1.acc[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.677    genblk1.acc[3]_i_5_n_0
                                                                      r  genblk1.acc_reg[3]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.190 r  genblk1.acc_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.199    genblk1.acc_reg[3]_i_1_n_0
                                                                      r  genblk1.acc_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.316 r  genblk1.acc_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.316    genblk1.acc_reg[7]_i_1_n_0
                                                                      r  genblk1.acc_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.433 r  genblk1.acc_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.433    genblk1.acc_reg[11]_i_1_n_0
                                                                      r  genblk1.acc_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.550 r  genblk1.acc_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.550    genblk1.acc_reg[15]_i_1_n_0
                                                                      r  genblk1.acc_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.667 r  genblk1.acc_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.667    genblk1.acc_reg[19]_i_1_n_0
                                                                      r  genblk1.acc_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.784 r  genblk1.acc_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.784    genblk1.acc_reg[23]_i_1_n_0
                                                                      r  genblk1.acc_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.901 r  genblk1.acc_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.901    genblk1.acc_reg[27]_i_1_n_0
                                                                      r  genblk1.acc_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.238 r  genblk1.acc_reg[31]_i_2/O[1]
                         net (fo=2, unplaced)         0.536     5.774    genblk1.acc_reg[31]_i_2_n_6
                         FDCE                                         r  genblk1.sm_tdata_buffer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      3.899     3.899 r  
                                                      0.000     3.899 r  axis_clk (IN)
                         net (fo=0)                   0.000     3.899    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.737 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.497    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.588 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.439     6.027    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.sm_tdata_buffer_reg[29]/C
                         clock pessimism              0.184     6.210    
                         clock uncertainty           -0.035     6.175    
                         FDCE (Setup_fdce_C_D)       -0.231     5.944    genblk1.sm_tdata_buffer_reg[29]
  -------------------------------------------------------------------
                         required time                          5.944    
                         arrival time                          -5.774    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 genblk1.acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            genblk1.sm_tdata_buffer_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.899ns  (axis_clk rise@3.899ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 2.148ns (64.953%)  route 1.159ns (35.047%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.027 - 3.899 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.acc_reg[0]/Q
                         net (fo=2, unplaced)         0.619     3.553    genblk1.acc_reg_n_0_[0]
                                                                      r  genblk1.acc[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.677 r  genblk1.acc[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.677    genblk1.acc[3]_i_5_n_0
                                                                      r  genblk1.acc_reg[3]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.190 r  genblk1.acc_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.199    genblk1.acc_reg[3]_i_1_n_0
                                                                      r  genblk1.acc_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.316 r  genblk1.acc_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.316    genblk1.acc_reg[7]_i_1_n_0
                                                                      r  genblk1.acc_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.433 r  genblk1.acc_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.433    genblk1.acc_reg[11]_i_1_n_0
                                                                      r  genblk1.acc_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.550 r  genblk1.acc_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.550    genblk1.acc_reg[15]_i_1_n_0
                                                                      r  genblk1.acc_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.667 r  genblk1.acc_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.667    genblk1.acc_reg[19]_i_1_n_0
                                                                      r  genblk1.acc_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.784 r  genblk1.acc_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.784    genblk1.acc_reg[23]_i_1_n_0
                                                                      r  genblk1.acc_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.901 r  genblk1.acc_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.901    genblk1.acc_reg[27]_i_1_n_0
                                                                      r  genblk1.acc_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.232 r  genblk1.acc_reg[31]_i_2/O[3]
                         net (fo=2, unplaced)         0.531     5.763    genblk1.acc_reg[31]_i_2_n_4
                         FDCE                                         r  genblk1.sm_tdata_buffer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      3.899     3.899 r  
                                                      0.000     3.899 r  axis_clk (IN)
                         net (fo=0)                   0.000     3.899    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.737 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.497    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.588 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.439     6.027    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.sm_tdata_buffer_reg[31]/C
                         clock pessimism              0.184     6.210    
                         clock uncertainty           -0.035     6.175    
                         FDCE (Setup_fdce_C_D)       -0.232     5.943    genblk1.sm_tdata_buffer_reg[31]
  -------------------------------------------------------------------
                         required time                          5.943    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                  0.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 genblk1.acc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            genblk1.acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.239ns (73.636%)  route 0.086ns (26.364%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.acc_reg[10]/Q
                         net (fo=2, unplaced)         0.086     0.910    genblk1.acc_reg_n_0_[10]
                                                                      r  genblk1.acc_reg[11]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.002 r  genblk1.acc_reg[11]_i_1/O[3]
                         net (fo=2, unplaced)         0.000     1.002    genblk1.acc_reg[11]_i_1_n_4
                         FDRE                                         r  genblk1.acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[11]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.acc_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 genblk1.acc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            genblk1.acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.239ns (73.636%)  route 0.086ns (26.364%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.acc_reg[12]/Q
                         net (fo=2, unplaced)         0.086     0.910    genblk1.acc_reg_n_0_[12]
                                                                      r  genblk1.acc_reg[15]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.002 r  genblk1.acc_reg[15]_i_1/O[1]
                         net (fo=2, unplaced)         0.000     1.002    genblk1.acc_reg[15]_i_1_n_6
                         FDRE                                         r  genblk1.acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.acc_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 genblk1.acc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            genblk1.acc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.239ns (73.636%)  route 0.086ns (26.364%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.acc_reg[14]/Q
                         net (fo=2, unplaced)         0.086     0.910    genblk1.acc_reg_n_0_[14]
                                                                      r  genblk1.acc_reg[15]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.002 r  genblk1.acc_reg[15]_i_1/O[3]
                         net (fo=2, unplaced)         0.000     1.002    genblk1.acc_reg[15]_i_1_n_4
                         FDRE                                         r  genblk1.acc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[15]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.acc_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 genblk1.acc_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            genblk1.acc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.239ns (73.636%)  route 0.086ns (26.364%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.acc_reg[16]/Q
                         net (fo=2, unplaced)         0.086     0.910    genblk1.acc_reg_n_0_[16]
                                                                      r  genblk1.acc_reg[19]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.002 r  genblk1.acc_reg[19]_i_1/O[1]
                         net (fo=2, unplaced)         0.000     1.002    genblk1.acc_reg[19]_i_1_n_6
                         FDRE                                         r  genblk1.acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[17]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.acc_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 genblk1.acc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            genblk1.acc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.239ns (73.636%)  route 0.086ns (26.364%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.acc_reg[18]/Q
                         net (fo=2, unplaced)         0.086     0.910    genblk1.acc_reg_n_0_[18]
                                                                      r  genblk1.acc_reg[19]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.002 r  genblk1.acc_reg[19]_i_1/O[3]
                         net (fo=2, unplaced)         0.000     1.002    genblk1.acc_reg[19]_i_1_n_4
                         FDRE                                         r  genblk1.acc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[19]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.acc_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 genblk1.acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            genblk1.acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.239ns (73.636%)  route 0.086ns (26.364%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.acc_reg[0]/Q
                         net (fo=2, unplaced)         0.086     0.910    genblk1.acc_reg_n_0_[0]
                                                                      r  genblk1.acc_reg[3]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.002 r  genblk1.acc_reg[3]_i_1/O[1]
                         net (fo=2, unplaced)         0.000     1.002    genblk1.acc_reg[3]_i_1_n_6
                         FDRE                                         r  genblk1.acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.acc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 genblk1.acc_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            genblk1.acc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.239ns (73.636%)  route 0.086ns (26.364%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.acc_reg[20]/Q
                         net (fo=2, unplaced)         0.086     0.910    genblk1.acc_reg_n_0_[20]
                                                                      r  genblk1.acc_reg[23]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.002 r  genblk1.acc_reg[23]_i_1/O[1]
                         net (fo=2, unplaced)         0.000     1.002    genblk1.acc_reg[23]_i_1_n_6
                         FDRE                                         r  genblk1.acc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[21]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.acc_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 genblk1.acc_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            genblk1.acc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.239ns (73.636%)  route 0.086ns (26.364%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.acc_reg[22]/Q
                         net (fo=2, unplaced)         0.086     0.910    genblk1.acc_reg_n_0_[22]
                                                                      r  genblk1.acc_reg[23]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.002 r  genblk1.acc_reg[23]_i_1/O[3]
                         net (fo=2, unplaced)         0.000     1.002    genblk1.acc_reg[23]_i_1_n_4
                         FDRE                                         r  genblk1.acc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[23]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.acc_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 genblk1.acc_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            genblk1.acc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.239ns (73.636%)  route 0.086ns (26.364%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.acc_reg[24]/Q
                         net (fo=2, unplaced)         0.086     0.910    genblk1.acc_reg_n_0_[24]
                                                                      r  genblk1.acc_reg[27]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.002 r  genblk1.acc_reg[27]_i_1/O[1]
                         net (fo=2, unplaced)         0.000     1.002    genblk1.acc_reg[27]_i_1_n_6
                         FDRE                                         r  genblk1.acc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[25]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.acc_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 genblk1.acc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            genblk1.acc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.239ns (73.636%)  route 0.086ns (26.364%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.acc_reg[26]/Q
                         net (fo=2, unplaced)         0.086     0.910    genblk1.acc_reg_n_0_[26]
                                                                      r  genblk1.acc_reg[27]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.002 r  genblk1.acc_reg[27]_i_1/O[3]
                         net (fo=2, unplaced)         0.000     1.002    genblk1.acc_reg[27]_i_1_n_4
                         FDRE                                         r  genblk1.acc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[27]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.acc_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 1.949 }
Period(ns):         3.899
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         3.899       1.744                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         3.899       2.899                genblk1.acc_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.899       2.899                genblk1.acc_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.899       2.899                genblk1.acc_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.899       2.899                genblk1.acc_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.899       2.899                genblk1.acc_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.899       2.899                genblk1.acc_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.899       2.899                genblk1.acc_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.899       2.899                genblk1.acc_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.899       2.899                genblk1.acc_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.950       1.450                genblk1.acc_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.950       1.450                genblk1.acc_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.950       1.450                genblk1.acc_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.950       1.450                genblk1.acc_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.950       1.450                genblk1.acc_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.950       1.450                genblk1.acc_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.950       1.450                genblk1.acc_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.950       1.450                genblk1.acc_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.950       1.450                genblk1.acc_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.950       1.450                genblk1.acc_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.949       1.449                genblk1.acc_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.949       1.449                genblk1.acc_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.949       1.449                genblk1.acc_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.949       1.449                genblk1.acc_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.949       1.449                genblk1.acc_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.949       1.449                genblk1.acc_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.949       1.449                genblk1.acc_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.949       1.449                genblk1.acc_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.949       1.449                genblk1.acc_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.949       1.449                genblk1.acc_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           167 Endpoints
Min Delay           167 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.awready_buffer_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.awready_buffer_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.awready_buffer_reg/Q
                         net (fo=1, unplaced)         0.800     3.734    awready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     6.544    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            data_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_A_buffer_reg[0]/Q
                         net (fo=3, unplaced)         0.800     3.734    data_A_OBUF[0]
                                                                      r  data_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[0]
                                                                      r  data_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_buffer_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            data_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_A_buffer_reg[10]/Q
                         net (fo=4, unplaced)         0.800     3.734    data_A_OBUF[10]
                                                                      r  data_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[10]
                                                                      r  data_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_buffer_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            data_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_A_buffer_reg[11]/Q
                         net (fo=3, unplaced)         0.800     3.734    data_A_OBUF[11]
                                                                      r  data_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[11]
                                                                      r  data_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_buffer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            data_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_A_buffer_reg[1]/Q
                         net (fo=3, unplaced)         0.800     3.734    data_A_OBUF[1]
                                                                      r  data_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[1]
                                                                      r  data_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_buffer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_A_buffer_reg[2]/Q
                         net (fo=4, unplaced)         0.800     3.734    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_buffer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_A_buffer_reg[3]/Q
                         net (fo=4, unplaced)         0.800     3.734    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_buffer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_A_buffer_reg[4]/Q
                         net (fo=4, unplaced)         0.800     3.734    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_buffer_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_A_buffer_reg[5]/Q
                         net (fo=4, unplaced)         0.800     3.734    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_buffer_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            data_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_A_buffer_reg[6]/Q
                         net (fo=4, unplaced)         0.800     3.734    data_A_OBUF[6]
                                                                      r  data_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[6]
                                                                      r  data_A[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.awready_buffer_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.awready_buffer_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.awready_buffer_reg/Q
                         net (fo=1, unplaced)         0.337     1.162    awready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            data_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_A_buffer_reg[0]/Q
                         net (fo=3, unplaced)         0.337     1.162    data_A_OBUF[0]
                                                                      r  data_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[0]
                                                                      r  data_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_buffer_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            data_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_A_buffer_reg[10]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_A_OBUF[10]
                                                                      r  data_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[10]
                                                                      r  data_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_buffer_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            data_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_A_buffer_reg[11]/Q
                         net (fo=3, unplaced)         0.337     1.162    data_A_OBUF[11]
                                                                      r  data_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[11]
                                                                      r  data_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_buffer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            data_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_A_buffer_reg[1]/Q
                         net (fo=3, unplaced)         0.337     1.162    data_A_OBUF[1]
                                                                      r  data_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[1]
                                                                      r  data_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_buffer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_A_buffer_reg[2]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_buffer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_A_buffer_reg[3]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_buffer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_A_buffer_reg[4]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_buffer_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_A_buffer_reg[5]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_buffer_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Destination:            data_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_A_buffer_reg[6]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_A_OBUF[6]
                                                                      r  data_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[6]
                                                                      r  data_A[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           496 Endpoints
Min Delay           496 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.multi_buffer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.336ns  (logic 8.055ns (77.928%)  route 2.281ns (22.072%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  genblk1.multi_buffer0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.multi_buffer0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.multi_buffer0__0_n_106
                                                                      r  genblk1.multi_buffer0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.multi_buffer0__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.multi_buffer0__1_n_105
                                                                      r  genblk1.multi_buffer[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.multi_buffer[19]_i_9/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.multi_buffer[19]_i_9_n_0
                                                                      r  genblk1.multi_buffer_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.multi_buffer_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.multi_buffer_reg[19]_i_3_n_0
                                                                      r  genblk1.multi_buffer_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.multi_buffer_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.multi_buffer_reg[23]_i_3_n_0
                                                                      r  genblk1.multi_buffer_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.080 r  genblk1.multi_buffer_reg[27]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.080    genblk1.multi_buffer_reg[27]_i_3_n_0
                                                                      r  genblk1.multi_buffer_reg[31]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.411 r  genblk1.multi_buffer_reg[31]_i_4/O[3]
                         net (fo=1, unplaced)         0.618    10.029    genblk1.multi_buffer_reg[31]_i_4_n_4
                                                                      r  genblk1.multi_buffer[31]_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.307    10.336 r  genblk1.multi_buffer[31]_i_2/O
                         net (fo=1, unplaced)         0.000    10.336    genblk1.multi_buffer[31]_i_2_n_0
                         FDRE                                         r  genblk1.multi_buffer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.multi_buffer_reg[31]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.multi_buffer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.334ns  (logic 8.060ns (77.991%)  route 2.274ns (22.009%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  genblk1.multi_buffer0__3/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.multi_buffer0__3/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.multi_buffer0__3_n_106
                                                                      r  genblk1.multi_buffer0__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.multi_buffer0__4/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.multi_buffer0__4_n_105
                                                                      r  genblk1.multi_buffer[19]_i_6/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.multi_buffer[19]_i_6/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.multi_buffer[19]_i_6_n_0
                                                                      r  genblk1.multi_buffer_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.multi_buffer_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.multi_buffer_reg[19]_i_2_n_0
                                                                      r  genblk1.multi_buffer_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.multi_buffer_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.multi_buffer_reg[23]_i_2_n_0
                                                                      r  genblk1.multi_buffer_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.080 r  genblk1.multi_buffer_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.080    genblk1.multi_buffer_reg[27]_i_2_n_0
                                                                      r  genblk1.multi_buffer_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.417 r  genblk1.multi_buffer_reg[31]_i_3/O[1]
                         net (fo=1, unplaced)         0.611    10.028    genblk1.multi_buffer00_in[29]
                                                                      r  genblk1.multi_buffer[29]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    10.334 r  genblk1.multi_buffer[29]_i_1/O
                         net (fo=1, unplaced)         0.000    10.334    genblk1.multi_buffer[29]_i_1_n_0
                         FDRE                                         r  genblk1.multi_buffer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.multi_buffer_reg[29]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.multi_buffer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.219ns  (logic 7.938ns (77.675%)  route 2.281ns (22.325%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  genblk1.multi_buffer0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.multi_buffer0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.multi_buffer0__0_n_106
                                                                      r  genblk1.multi_buffer0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.multi_buffer0__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.multi_buffer0__1_n_105
                                                                      r  genblk1.multi_buffer[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.multi_buffer[19]_i_9/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.multi_buffer[19]_i_9_n_0
                                                                      r  genblk1.multi_buffer_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.multi_buffer_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.multi_buffer_reg[19]_i_3_n_0
                                                                      r  genblk1.multi_buffer_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.multi_buffer_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.multi_buffer_reg[23]_i_3_n_0
                                                                      r  genblk1.multi_buffer_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.multi_buffer_reg[27]_i_3/O[3]
                         net (fo=1, unplaced)         0.618     9.912    genblk1.multi_buffer_reg[27]_i_3_n_4
                                                                      r  genblk1.multi_buffer[27]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.307    10.219 r  genblk1.multi_buffer[27]_i_1/O
                         net (fo=1, unplaced)         0.000    10.219    genblk1.multi_buffer[27]_i_1_n_0
                         FDRE                                         r  genblk1.multi_buffer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.multi_buffer_reg[27]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.multi_buffer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.217ns  (logic 7.943ns (77.739%)  route 2.274ns (22.261%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  genblk1.multi_buffer0__3/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.multi_buffer0__3/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.multi_buffer0__3_n_106
                                                                      r  genblk1.multi_buffer0__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.multi_buffer0__4/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.multi_buffer0__4_n_105
                                                                      r  genblk1.multi_buffer[19]_i_6/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.multi_buffer[19]_i_6/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.multi_buffer[19]_i_6_n_0
                                                                      r  genblk1.multi_buffer_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.multi_buffer_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.multi_buffer_reg[19]_i_2_n_0
                                                                      r  genblk1.multi_buffer_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.multi_buffer_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.multi_buffer_reg[23]_i_2_n_0
                                                                      r  genblk1.multi_buffer_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.300 r  genblk1.multi_buffer_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.611     9.911    genblk1.multi_buffer00_in[25]
                                                                      r  genblk1.multi_buffer[25]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    10.217 r  genblk1.multi_buffer[25]_i_1/O
                         net (fo=1, unplaced)         0.000    10.217    genblk1.multi_buffer[25]_i_1_n_0
                         FDRE                                         r  genblk1.multi_buffer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.multi_buffer_reg[25]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.multi_buffer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.102ns  (logic 7.821ns (77.416%)  route 2.281ns (22.584%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  genblk1.multi_buffer0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.multi_buffer0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.multi_buffer0__0_n_106
                                                                      r  genblk1.multi_buffer0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.multi_buffer0__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.multi_buffer0__1_n_105
                                                                      r  genblk1.multi_buffer[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.multi_buffer[19]_i_9/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.multi_buffer[19]_i_9_n_0
                                                                      r  genblk1.multi_buffer_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.multi_buffer_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.multi_buffer_reg[19]_i_3_n_0
                                                                      r  genblk1.multi_buffer_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.multi_buffer_reg[23]_i_3/O[3]
                         net (fo=1, unplaced)         0.618     9.795    genblk1.multi_buffer_reg[23]_i_3_n_4
                                                                      r  genblk1.multi_buffer[23]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.307    10.102 r  genblk1.multi_buffer[23]_i_1/O
                         net (fo=1, unplaced)         0.000    10.102    genblk1.multi_buffer[23]_i_1_n_0
                         FDRE                                         r  genblk1.multi_buffer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.multi_buffer_reg[23]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.multi_buffer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.100ns  (logic 7.826ns (77.481%)  route 2.274ns (22.519%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  genblk1.multi_buffer0__3/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.multi_buffer0__3/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.multi_buffer0__3_n_106
                                                                      r  genblk1.multi_buffer0__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.multi_buffer0__4/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.multi_buffer0__4_n_105
                                                                      r  genblk1.multi_buffer[19]_i_6/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.multi_buffer[19]_i_6/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.multi_buffer[19]_i_6_n_0
                                                                      r  genblk1.multi_buffer_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.multi_buffer_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.multi_buffer_reg[19]_i_2_n_0
                                                                      r  genblk1.multi_buffer_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.183 r  genblk1.multi_buffer_reg[23]_i_2/O[1]
                         net (fo=1, unplaced)         0.611     9.794    genblk1.multi_buffer00_in[21]
                                                                      r  genblk1.multi_buffer[21]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    10.100 r  genblk1.multi_buffer[21]_i_1/O
                         net (fo=1, unplaced)         0.000    10.100    genblk1.multi_buffer[21]_i_1_n_0
                         FDRE                                         r  genblk1.multi_buffer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.multi_buffer_reg[21]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.multi_buffer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.089ns  (logic 7.974ns (79.033%)  route 2.115ns (20.967%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  genblk1.multi_buffer0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.multi_buffer0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.multi_buffer0__0_n_106
                                                                      r  genblk1.multi_buffer0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.multi_buffer0__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.multi_buffer0__1_n_105
                                                                      r  genblk1.multi_buffer[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.multi_buffer[19]_i_9/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.multi_buffer[19]_i_9_n_0
                                                                      r  genblk1.multi_buffer_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.multi_buffer_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.multi_buffer_reg[19]_i_3_n_0
                                                                      r  genblk1.multi_buffer_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.multi_buffer_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.multi_buffer_reg[23]_i_3_n_0
                                                                      r  genblk1.multi_buffer_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.080 r  genblk1.multi_buffer_reg[27]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.080    genblk1.multi_buffer_reg[27]_i_3_n_0
                                                                      r  genblk1.multi_buffer_reg[31]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.336 r  genblk1.multi_buffer_reg[31]_i_4/O[2]
                         net (fo=1, unplaced)         0.452     9.788    genblk1.multi_buffer_reg[31]_i_4_n_5
                                                                      r  genblk1.multi_buffer[30]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.301    10.089 r  genblk1.multi_buffer[30]_i_1/O
                         net (fo=1, unplaced)         0.000    10.089    genblk1.multi_buffer[30]_i_1_n_0
                         FDRE                                         r  genblk1.multi_buffer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.multi_buffer_reg[30]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.multi_buffer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.077ns  (logic 7.944ns (78.829%)  route 2.133ns (21.171%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  genblk1.multi_buffer0__3/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.multi_buffer0__3/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.multi_buffer0__3_n_106
                                                                      r  genblk1.multi_buffer0__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.multi_buffer0__4/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.multi_buffer0__4_n_105
                                                                      r  genblk1.multi_buffer[19]_i_6/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.multi_buffer[19]_i_6/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.multi_buffer[19]_i_6_n_0
                                                                      r  genblk1.multi_buffer_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.multi_buffer_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.multi_buffer_reg[19]_i_2_n_0
                                                                      r  genblk1.multi_buffer_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.multi_buffer_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.multi_buffer_reg[23]_i_2_n_0
                                                                      r  genblk1.multi_buffer_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.080 r  genblk1.multi_buffer_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.080    genblk1.multi_buffer_reg[27]_i_2_n_0
                                                                      r  genblk1.multi_buffer_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.312 r  genblk1.multi_buffer_reg[31]_i_3/O[0]
                         net (fo=1, unplaced)         0.470     9.782    genblk1.multi_buffer00_in[28]
                                                                      r  genblk1.multi_buffer[28]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.295    10.077 r  genblk1.multi_buffer[28]_i_1/O
                         net (fo=1, unplaced)         0.000    10.077    genblk1.multi_buffer[28]_i_1_n_0
                         FDRE                                         r  genblk1.multi_buffer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.multi_buffer_reg[28]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.multi_buffer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.972ns  (logic 7.857ns (78.787%)  route 2.115ns (21.213%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  genblk1.multi_buffer0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.multi_buffer0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.multi_buffer0__0_n_106
                                                                      r  genblk1.multi_buffer0__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.multi_buffer0__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.multi_buffer0__1_n_105
                                                                      r  genblk1.multi_buffer[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.multi_buffer[19]_i_9/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.multi_buffer[19]_i_9_n_0
                                                                      r  genblk1.multi_buffer_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.multi_buffer_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.multi_buffer_reg[19]_i_3_n_0
                                                                      r  genblk1.multi_buffer_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.multi_buffer_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.multi_buffer_reg[23]_i_3_n_0
                                                                      r  genblk1.multi_buffer_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.219 r  genblk1.multi_buffer_reg[27]_i_3/O[2]
                         net (fo=1, unplaced)         0.452     9.671    genblk1.multi_buffer_reg[27]_i_3_n_5
                                                                      r  genblk1.multi_buffer[26]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.301     9.972 r  genblk1.multi_buffer[26]_i_1/O
                         net (fo=1, unplaced)         0.000     9.972    genblk1.multi_buffer[26]_i_1_n_0
                         FDRE                                         r  genblk1.multi_buffer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.multi_buffer_reg[26]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.multi_buffer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.960ns  (logic 7.827ns (78.580%)  route 2.133ns (21.420%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  genblk1.multi_buffer0__3/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.multi_buffer0__3/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.multi_buffer0__3_n_106
                                                                      r  genblk1.multi_buffer0__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.multi_buffer0__4/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.multi_buffer0__4_n_105
                                                                      r  genblk1.multi_buffer[19]_i_6/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.multi_buffer[19]_i_6/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.multi_buffer[19]_i_6_n_0
                                                                      r  genblk1.multi_buffer_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.multi_buffer_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.multi_buffer_reg[19]_i_2_n_0
                                                                      r  genblk1.multi_buffer_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.multi_buffer_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.multi_buffer_reg[23]_i_2_n_0
                                                                      r  genblk1.multi_buffer_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.195 r  genblk1.multi_buffer_reg[27]_i_2/O[0]
                         net (fo=1, unplaced)         0.470     9.665    genblk1.multi_buffer00_in[24]
                                                                      r  genblk1.multi_buffer[24]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.295     9.960 r  genblk1.multi_buffer[24]_i_1/O
                         net (fo=1, unplaced)         0.000     9.960    genblk1.multi_buffer[24]_i_1_n_0
                         FDRE                                         r  genblk1.multi_buffer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.multi_buffer_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[0]
                            (input port)
  Destination:            genblk1.rdata_buffer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[0]
                                                                      r  tap_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[0]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    tap_Do_IBUF[0]
                         FDCE                                         r  genblk1.rdata_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rdata_buffer_reg[0]/C

Slack:                    inf
  Source:                 tap_Do[10]
                            (input port)
  Destination:            genblk1.rdata_buffer_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[10]
                                                                      r  tap_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[10]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    tap_Do_IBUF[10]
                         FDCE                                         r  genblk1.rdata_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rdata_buffer_reg[10]/C

Slack:                    inf
  Source:                 tap_Do[11]
                            (input port)
  Destination:            genblk1.rdata_buffer_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[11] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[11]
                                                                      r  tap_Do_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[11]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    tap_Do_IBUF[11]
                         FDCE                                         r  genblk1.rdata_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rdata_buffer_reg[11]/C

Slack:                    inf
  Source:                 tap_Do[12]
                            (input port)
  Destination:            genblk1.rdata_buffer_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[12] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[12]
                                                                      r  tap_Do_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[12]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    tap_Do_IBUF[12]
                         FDCE                                         r  genblk1.rdata_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rdata_buffer_reg[12]/C

Slack:                    inf
  Source:                 tap_Do[13]
                            (input port)
  Destination:            genblk1.rdata_buffer_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[13] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[13]
                                                                      r  tap_Do_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[13]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    tap_Do_IBUF[13]
                         FDCE                                         r  genblk1.rdata_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rdata_buffer_reg[13]/C

Slack:                    inf
  Source:                 tap_Do[14]
                            (input port)
  Destination:            genblk1.rdata_buffer_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[14] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[14]
                                                                      r  tap_Do_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[14]_inst/O
                         net (fo=20, unplaced)        0.337     0.538    tap_Do_IBUF[14]
                         FDCE                                         r  genblk1.rdata_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rdata_buffer_reg[14]/C

Slack:                    inf
  Source:                 tap_Do[15]
                            (input port)
  Destination:            genblk1.rdata_buffer_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[15] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[15]
                                                                      r  tap_Do_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[15]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    tap_Do_IBUF[15]
                         FDCE                                         r  genblk1.rdata_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rdata_buffer_reg[15]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.rdata_buffer_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    tap_Do_IBUF[16]
                         FDCE                                         r  genblk1.rdata_buffer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rdata_buffer_reg[16]/C

Slack:                    inf
  Source:                 tap_Do[17]
                            (input port)
  Destination:            genblk1.rdata_buffer_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[17] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[17]
                                                                      r  tap_Do_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[17]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[17]
                         FDCE                                         r  genblk1.rdata_buffer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rdata_buffer_reg[17]/C

Slack:                    inf
  Source:                 tap_Do[18]
                            (input port)
  Destination:            genblk1.rdata_buffer_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.949ns period=3.899ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[18] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[18]
                                                                      r  tap_Do_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[18]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[18]
                         FDCE                                         r  genblk1.rdata_buffer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=263, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rdata_buffer_reg[18]/C





