
Baremetal_Framework.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000a58  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08000be0  08000be0  00010be0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000bf8  08000bf8  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  08000bf8  08000bf8  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000bf8  08000bf8  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000bf8  08000bf8  00010bf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000bfc  08000bfc  00010bfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08000c00  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020014  2**0
                  CONTENTS
 10 .bss          0000001c  20000014  20000014  00020014  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000030  20000030  00020014  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY
 14 .debug_info   000014b3  00000000  00000000  00020087  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000005db  00000000  00000000  0002153a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000158  00000000  00000000  00021b18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000000ef  00000000  00000000  00021c70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00002485  00000000  00000000  00021d5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00001ead  00000000  00000000  000241e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0000977c  00000000  00000000  00026091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000003e8  00000000  00000000  0002f810  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000058  00000000  00000000  0002fbf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000014 	.word	0x20000014
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000bc8 	.word	0x08000bc8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000018 	.word	0x20000018
 80001c4:	08000bc8 	.word	0x08000bc8

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <delay>:

#include "stm32f407xx_usart_driver.h"
#include "stm32f407xx_gpio_driver.h"

void delay()
{
 80001d8:	b480      	push	{r7}
 80001da:	b083      	sub	sp, #12
 80001dc:	af00      	add	r7, sp, #0
	for(uint32_t i=0;i<80000;i++);
 80001de:	2300      	movs	r3, #0
 80001e0:	607b      	str	r3, [r7, #4]
 80001e2:	e002      	b.n	80001ea <delay+0x12>
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	3301      	adds	r3, #1
 80001e8:	607b      	str	r3, [r7, #4]
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	4a04      	ldr	r2, [pc, #16]	; (8000200 <delay+0x28>)
 80001ee:	4293      	cmp	r3, r2
 80001f0:	d9f8      	bls.n	80001e4 <delay+0xc>
}
 80001f2:	bf00      	nop
 80001f4:	bf00      	nop
 80001f6:	370c      	adds	r7, #12
 80001f8:	46bd      	mov	sp, r7
 80001fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fe:	4770      	bx	lr
 8000200:	0001387f 	.word	0x0001387f

08000204 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 8000204:	b5b0      	push	{r4, r5, r7, lr}
 8000206:	b08e      	sub	sp, #56	; 0x38
 8000208:	af00      	add	r7, sp, #0
	USART_Handle_t huart2;
	GPIO_Handle_t uart_gpio;

	uart_gpio.pGPIOx = GPIOA;
 800020a:	4b32      	ldr	r3, [pc, #200]	; (80002d4 <main+0xd0>)
 800020c:	61fb      	str	r3, [r7, #28]
	uart_gpio.GPIO_PinConfig.GPIO_PinAltFunMode = 7;
 800020e:	2307      	movs	r3, #7
 8000210:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uart_gpio.GPIO_PinConfig.GPIO_PinMode =	GPIO_MODE_ALTFN;
 8000214:	2302      	movs	r3, #2
 8000216:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	uart_gpio.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_2;
 800021a:	2302      	movs	r3, #2
 800021c:	f887 3020 	strb.w	r3, [r7, #32]
	uart_gpio.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000220:	2302      	movs	r3, #2
 8000222:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	uart_gpio.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000226:	2300      	movs	r3, #0
 8000228:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	uart_gpio.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 800022c:	2301      	movs	r3, #1
 800022e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

	GPIO_Init(&uart_gpio);
 8000232:	f107 031c 	add.w	r3, r7, #28
 8000236:	4618      	mov	r0, r3
 8000238:	f000 f904 	bl	8000444 <GPIO_Init>

	uart_gpio.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_3;
 800023c:	2303      	movs	r3, #3
 800023e:	f887 3020 	strb.w	r3, [r7, #32]
	GPIO_Init(&uart_gpio);
 8000242:	f107 031c 	add.w	r3, r7, #28
 8000246:	4618      	mov	r0, r3
 8000248:	f000 f8fc 	bl	8000444 <GPIO_Init>

	huart2.pUSARTx = USART2;
 800024c:	4b22      	ldr	r3, [pc, #136]	; (80002d8 <main+0xd4>)
 800024e:	637b      	str	r3, [r7, #52]	; 0x34
	huart2.usart_config.BaudRate = 115200;
 8000250:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000254:	62bb      	str	r3, [r7, #40]	; 0x28
	huart2.usart_config.NoOfStopBits = USART_STOPBITS_1;
 8000256:	2300      	movs	r3, #0
 8000258:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	huart2.usart_config.OverSampling = USART_OVERSAMPLING_8;
 800025c:	2301      	movs	r3, #1
 800025e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	huart2.usart_config.ParityControl = USART_PARITY_DISABLE;
 8000262:	2300      	movs	r3, #0
 8000264:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	huart2.usart_config.mode = USART_MODE_TX;
 8000268:	2300      	movs	r3, #0
 800026a:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	huart2.usart_config.WordLen = USART_WORDLEN_8BITS;
 800026e:	2300      	movs	r3, #0
 8000270:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

	USART_Init(&huart2);
 8000274:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000278:	4618      	mov	r0, r3
 800027a:	f000 fadf 	bl	800083c <USART_Init>

	char data[] = "Testing USART driver\r\n";
 800027e:	4b17      	ldr	r3, [pc, #92]	; (80002dc <main+0xd8>)
 8000280:	1d3c      	adds	r4, r7, #4
 8000282:	461d      	mov	r5, r3
 8000284:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000286:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000288:	e895 0003 	ldmia.w	r5, {r0, r1}
 800028c:	6020      	str	r0, [r4, #0]
 800028e:	3404      	adds	r4, #4
 8000290:	8021      	strh	r1, [r4, #0]
 8000292:	3402      	adds	r4, #2
 8000294:	0c0b      	lsrs	r3, r1, #16
 8000296:	7023      	strb	r3, [r4, #0]

	USART_TransmitData(&huart2, (uint8_t*)data, strlen(data));
 8000298:	1d3b      	adds	r3, r7, #4
 800029a:	4618      	mov	r0, r3
 800029c:	f7ff ff94 	bl	80001c8 <strlen>
 80002a0:	4602      	mov	r2, r0
 80002a2:	1d39      	adds	r1, r7, #4
 80002a4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80002a8:	4618      	mov	r0, r3
 80002aa:	f000 fbb9 	bl	8000a20 <USART_TransmitData>

    /* Loop forever */
	for(;;)
	{
		delay();
 80002ae:	f7ff ff93 	bl	80001d8 <delay>
		delay();
 80002b2:	f7ff ff91 	bl	80001d8 <delay>
		delay();
 80002b6:	f7ff ff8f 	bl	80001d8 <delay>
		USART_TransmitData(&huart2, (uint8_t*)data, strlen(data));
 80002ba:	1d3b      	adds	r3, r7, #4
 80002bc:	4618      	mov	r0, r3
 80002be:	f7ff ff83 	bl	80001c8 <strlen>
 80002c2:	4602      	mov	r2, r0
 80002c4:	1d39      	adds	r1, r7, #4
 80002c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80002ca:	4618      	mov	r0, r3
 80002cc:	f000 fba8 	bl	8000a20 <USART_TransmitData>
		delay();
 80002d0:	e7ed      	b.n	80002ae <main+0xaa>
 80002d2:	bf00      	nop
 80002d4:	40020000 	.word	0x40020000
 80002d8:	40004400 	.word	0x40004400
 80002dc:	08000be0 	.word	0x08000be0

080002e0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002e0:	480d      	ldr	r0, [pc, #52]	; (8000318 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002e2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002e4:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002e8:	480c      	ldr	r0, [pc, #48]	; (800031c <LoopForever+0x6>)
  ldr r1, =_edata
 80002ea:	490d      	ldr	r1, [pc, #52]	; (8000320 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002ec:	4a0d      	ldr	r2, [pc, #52]	; (8000324 <LoopForever+0xe>)
  movs r3, #0
 80002ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002f0:	e002      	b.n	80002f8 <LoopCopyDataInit>

080002f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002f6:	3304      	adds	r3, #4

080002f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002fc:	d3f9      	bcc.n	80002f2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002fe:	4a0a      	ldr	r2, [pc, #40]	; (8000328 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000300:	4c0a      	ldr	r4, [pc, #40]	; (800032c <LoopForever+0x16>)
  movs r3, #0
 8000302:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000304:	e001      	b.n	800030a <LoopFillZerobss>

08000306 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000306:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000308:	3204      	adds	r2, #4

0800030a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800030a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800030c:	d3fb      	bcc.n	8000306 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800030e:	f000 fc37 	bl	8000b80 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000312:	f7ff ff77 	bl	8000204 <main>

08000316 <LoopForever>:

LoopForever:
  b LoopForever
 8000316:	e7fe      	b.n	8000316 <LoopForever>
  ldr   r0, =_estack
 8000318:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800031c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000320:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000324:	08000c00 	.word	0x08000c00
  ldr r2, =_sbss
 8000328:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 800032c:	20000030 	.word	0x20000030

08000330 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000330:	e7fe      	b.n	8000330 <ADC_IRQHandler>

08000332 <Error_Handler>:
 */

#include "common.h"

void Error_Handler()
{
 8000332:	b480      	push	{r7}
 8000334:	af00      	add	r7, sp, #0
	while(1);
 8000336:	e7fe      	b.n	8000336 <Error_Handler+0x4>

08000338 <GPIO_PeriClockControl>:
 *
 * @Note              -  none

 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 8000338:	b480      	push	{r7}
 800033a:	b083      	sub	sp, #12
 800033c:	af00      	add	r7, sp, #0
 800033e:	6078      	str	r0, [r7, #4]
 8000340:	460b      	mov	r3, r1
 8000342:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000344:	78fb      	ldrb	r3, [r7, #3]
 8000346:	2b01      	cmp	r3, #1
 8000348:	d161      	bne.n	800040e <GPIO_PeriClockControl+0xd6>
	{
		if(pGPIOx == GPIOA)
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	4a33      	ldr	r2, [pc, #204]	; (800041c <GPIO_PeriClockControl+0xe4>)
 800034e:	4293      	cmp	r3, r2
 8000350:	d106      	bne.n	8000360 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 8000352:	4b33      	ldr	r3, [pc, #204]	; (8000420 <GPIO_PeriClockControl+0xe8>)
 8000354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000356:	4a32      	ldr	r2, [pc, #200]	; (8000420 <GPIO_PeriClockControl+0xe8>)
 8000358:	f043 0301 	orr.w	r3, r3, #1
 800035c:	6313      	str	r3, [r2, #48]	; 0x30
	else
	{
		//TODO
	}

}
 800035e:	e056      	b.n	800040e <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOB)
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	4a30      	ldr	r2, [pc, #192]	; (8000424 <GPIO_PeriClockControl+0xec>)
 8000364:	4293      	cmp	r3, r2
 8000366:	d106      	bne.n	8000376 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000368:	4b2d      	ldr	r3, [pc, #180]	; (8000420 <GPIO_PeriClockControl+0xe8>)
 800036a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800036c:	4a2c      	ldr	r2, [pc, #176]	; (8000420 <GPIO_PeriClockControl+0xe8>)
 800036e:	f043 0302 	orr.w	r3, r3, #2
 8000372:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000374:	e04b      	b.n	800040e <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOC)
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	4a2b      	ldr	r2, [pc, #172]	; (8000428 <GPIO_PeriClockControl+0xf0>)
 800037a:	4293      	cmp	r3, r2
 800037c:	d106      	bne.n	800038c <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 800037e:	4b28      	ldr	r3, [pc, #160]	; (8000420 <GPIO_PeriClockControl+0xe8>)
 8000380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000382:	4a27      	ldr	r2, [pc, #156]	; (8000420 <GPIO_PeriClockControl+0xe8>)
 8000384:	f043 0304 	orr.w	r3, r3, #4
 8000388:	6313      	str	r3, [r2, #48]	; 0x30
}
 800038a:	e040      	b.n	800040e <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOD)
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	4a27      	ldr	r2, [pc, #156]	; (800042c <GPIO_PeriClockControl+0xf4>)
 8000390:	4293      	cmp	r3, r2
 8000392:	d106      	bne.n	80003a2 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000394:	4b22      	ldr	r3, [pc, #136]	; (8000420 <GPIO_PeriClockControl+0xe8>)
 8000396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000398:	4a21      	ldr	r2, [pc, #132]	; (8000420 <GPIO_PeriClockControl+0xe8>)
 800039a:	f043 0308 	orr.w	r3, r3, #8
 800039e:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003a0:	e035      	b.n	800040e <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOE)
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	4a22      	ldr	r2, [pc, #136]	; (8000430 <GPIO_PeriClockControl+0xf8>)
 80003a6:	4293      	cmp	r3, r2
 80003a8:	d106      	bne.n	80003b8 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 80003aa:	4b1d      	ldr	r3, [pc, #116]	; (8000420 <GPIO_PeriClockControl+0xe8>)
 80003ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003ae:	4a1c      	ldr	r2, [pc, #112]	; (8000420 <GPIO_PeriClockControl+0xe8>)
 80003b0:	f043 0310 	orr.w	r3, r3, #16
 80003b4:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003b6:	e02a      	b.n	800040e <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOF)
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	4a1e      	ldr	r2, [pc, #120]	; (8000434 <GPIO_PeriClockControl+0xfc>)
 80003bc:	4293      	cmp	r3, r2
 80003be:	d106      	bne.n	80003ce <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 80003c0:	4b17      	ldr	r3, [pc, #92]	; (8000420 <GPIO_PeriClockControl+0xe8>)
 80003c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003c4:	4a16      	ldr	r2, [pc, #88]	; (8000420 <GPIO_PeriClockControl+0xe8>)
 80003c6:	f043 0320 	orr.w	r3, r3, #32
 80003ca:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003cc:	e01f      	b.n	800040e <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOG)
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	4a19      	ldr	r2, [pc, #100]	; (8000438 <GPIO_PeriClockControl+0x100>)
 80003d2:	4293      	cmp	r3, r2
 80003d4:	d106      	bne.n	80003e4 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 80003d6:	4b12      	ldr	r3, [pc, #72]	; (8000420 <GPIO_PeriClockControl+0xe8>)
 80003d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003da:	4a11      	ldr	r2, [pc, #68]	; (8000420 <GPIO_PeriClockControl+0xe8>)
 80003dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80003e0:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003e2:	e014      	b.n	800040e <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOH)
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	4a15      	ldr	r2, [pc, #84]	; (800043c <GPIO_PeriClockControl+0x104>)
 80003e8:	4293      	cmp	r3, r2
 80003ea:	d106      	bne.n	80003fa <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 80003ec:	4b0c      	ldr	r3, [pc, #48]	; (8000420 <GPIO_PeriClockControl+0xe8>)
 80003ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003f0:	4a0b      	ldr	r2, [pc, #44]	; (8000420 <GPIO_PeriClockControl+0xe8>)
 80003f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80003f6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003f8:	e009      	b.n	800040e <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOI)
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	4a10      	ldr	r2, [pc, #64]	; (8000440 <GPIO_PeriClockControl+0x108>)
 80003fe:	4293      	cmp	r3, r2
 8000400:	d105      	bne.n	800040e <GPIO_PeriClockControl+0xd6>
			GPIOI_PCLK_EN();
 8000402:	4b07      	ldr	r3, [pc, #28]	; (8000420 <GPIO_PeriClockControl+0xe8>)
 8000404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000406:	4a06      	ldr	r2, [pc, #24]	; (8000420 <GPIO_PeriClockControl+0xe8>)
 8000408:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800040c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800040e:	bf00      	nop
 8000410:	370c      	adds	r7, #12
 8000412:	46bd      	mov	sp, r7
 8000414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000418:	4770      	bx	lr
 800041a:	bf00      	nop
 800041c:	40020000 	.word	0x40020000
 8000420:	40023800 	.word	0x40023800
 8000424:	40020400 	.word	0x40020400
 8000428:	40020800 	.word	0x40020800
 800042c:	40020c00 	.word	0x40020c00
 8000430:	40021000 	.word	0x40021000
 8000434:	40021400 	.word	0x40021400
 8000438:	40021800 	.word	0x40021800
 800043c:	40021c00 	.word	0x40021c00
 8000440:	40022000 	.word	0x40022000

08000444 <GPIO_Init>:
 *
 * @Note              -

 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	b086      	sub	sp, #24
 8000448:	af00      	add	r7, sp, #0
 800044a:	6078      	str	r0, [r7, #4]
	 uint32_t temp=0; //temp. register
 800044c:	2300      	movs	r3, #0
 800044e:	617b      	str	r3, [r7, #20]

	 //enable the peripheral clock

	 GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	2101      	movs	r1, #1
 8000456:	4618      	mov	r0, r3
 8000458:	f7ff ff6e 	bl	8000338 <GPIO_PeriClockControl>

	//1 . configure the mode of gpio pin

	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	795b      	ldrb	r3, [r3, #5]
 8000460:	2b03      	cmp	r3, #3
 8000462:	d820      	bhi.n	80004a6 <GPIO_Init+0x62>
	{
		//the non interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber ) );
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	795b      	ldrb	r3, [r3, #5]
 8000468:	461a      	mov	r2, r3
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	791b      	ldrb	r3, [r3, #4]
 800046e:	005b      	lsls	r3, r3, #1
 8000470:	fa02 f303 	lsl.w	r3, r2, r3
 8000474:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~( 0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	681b      	ldr	r3, [r3, #0]
 800047a:	681a      	ldr	r2, [r3, #0]
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	791b      	ldrb	r3, [r3, #4]
 8000480:	005b      	lsls	r3, r3, #1
 8000482:	2103      	movs	r1, #3
 8000484:	fa01 f303 	lsl.w	r3, r1, r3
 8000488:	43db      	mvns	r3, r3
 800048a:	4619      	mov	r1, r3
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	400a      	ands	r2, r1
 8000492:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp; //setting
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	6819      	ldr	r1, [r3, #0]
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	697a      	ldr	r2, [r7, #20]
 80004a0:	430a      	orrs	r2, r1
 80004a2:	601a      	str	r2, [r3, #0]
 80004a4:	e0cb      	b.n	800063e <GPIO_Init+0x1fa>

	}else
	{
		//this part will code later . ( interrupt mode)
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode ==GPIO_MODE_IT_FT )
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	795b      	ldrb	r3, [r3, #5]
 80004aa:	2b04      	cmp	r3, #4
 80004ac:	d117      	bne.n	80004de <GPIO_Init+0x9a>
		{
			//1. configure the FTSR
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004ae:	4b4b      	ldr	r3, [pc, #300]	; (80005dc <GPIO_Init+0x198>)
 80004b0:	68db      	ldr	r3, [r3, #12]
 80004b2:	687a      	ldr	r2, [r7, #4]
 80004b4:	7912      	ldrb	r2, [r2, #4]
 80004b6:	4611      	mov	r1, r2
 80004b8:	2201      	movs	r2, #1
 80004ba:	408a      	lsls	r2, r1
 80004bc:	4611      	mov	r1, r2
 80004be:	4a47      	ldr	r2, [pc, #284]	; (80005dc <GPIO_Init+0x198>)
 80004c0:	430b      	orrs	r3, r1
 80004c2:	60d3      	str	r3, [r2, #12]
			//Clear the corresponding RTSR bit
			EXTI->RTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004c4:	4b45      	ldr	r3, [pc, #276]	; (80005dc <GPIO_Init+0x198>)
 80004c6:	689b      	ldr	r3, [r3, #8]
 80004c8:	687a      	ldr	r2, [r7, #4]
 80004ca:	7912      	ldrb	r2, [r2, #4]
 80004cc:	4611      	mov	r1, r2
 80004ce:	2201      	movs	r2, #1
 80004d0:	408a      	lsls	r2, r1
 80004d2:	43d2      	mvns	r2, r2
 80004d4:	4611      	mov	r1, r2
 80004d6:	4a41      	ldr	r2, [pc, #260]	; (80005dc <GPIO_Init+0x198>)
 80004d8:	400b      	ands	r3, r1
 80004da:	6093      	str	r3, [r2, #8]
 80004dc:	e035      	b.n	800054a <GPIO_Init+0x106>

		}else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode ==GPIO_MODE_IT_RT )
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	795b      	ldrb	r3, [r3, #5]
 80004e2:	2b05      	cmp	r3, #5
 80004e4:	d117      	bne.n	8000516 <GPIO_Init+0xd2>
		{
			//1 . configure the RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004e6:	4b3d      	ldr	r3, [pc, #244]	; (80005dc <GPIO_Init+0x198>)
 80004e8:	689b      	ldr	r3, [r3, #8]
 80004ea:	687a      	ldr	r2, [r7, #4]
 80004ec:	7912      	ldrb	r2, [r2, #4]
 80004ee:	4611      	mov	r1, r2
 80004f0:	2201      	movs	r2, #1
 80004f2:	408a      	lsls	r2, r1
 80004f4:	4611      	mov	r1, r2
 80004f6:	4a39      	ldr	r2, [pc, #228]	; (80005dc <GPIO_Init+0x198>)
 80004f8:	430b      	orrs	r3, r1
 80004fa:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004fc:	4b37      	ldr	r3, [pc, #220]	; (80005dc <GPIO_Init+0x198>)
 80004fe:	68db      	ldr	r3, [r3, #12]
 8000500:	687a      	ldr	r2, [r7, #4]
 8000502:	7912      	ldrb	r2, [r2, #4]
 8000504:	4611      	mov	r1, r2
 8000506:	2201      	movs	r2, #1
 8000508:	408a      	lsls	r2, r1
 800050a:	43d2      	mvns	r2, r2
 800050c:	4611      	mov	r1, r2
 800050e:	4a33      	ldr	r2, [pc, #204]	; (80005dc <GPIO_Init+0x198>)
 8000510:	400b      	ands	r3, r1
 8000512:	60d3      	str	r3, [r2, #12]
 8000514:	e019      	b.n	800054a <GPIO_Init+0x106>

		}else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT )
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	795b      	ldrb	r3, [r3, #5]
 800051a:	2b06      	cmp	r3, #6
 800051c:	d115      	bne.n	800054a <GPIO_Init+0x106>
		{
			//1. configure both FTSR and RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800051e:	4b2f      	ldr	r3, [pc, #188]	; (80005dc <GPIO_Init+0x198>)
 8000520:	689b      	ldr	r3, [r3, #8]
 8000522:	687a      	ldr	r2, [r7, #4]
 8000524:	7912      	ldrb	r2, [r2, #4]
 8000526:	4611      	mov	r1, r2
 8000528:	2201      	movs	r2, #1
 800052a:	408a      	lsls	r2, r1
 800052c:	4611      	mov	r1, r2
 800052e:	4a2b      	ldr	r2, [pc, #172]	; (80005dc <GPIO_Init+0x198>)
 8000530:	430b      	orrs	r3, r1
 8000532:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000534:	4b29      	ldr	r3, [pc, #164]	; (80005dc <GPIO_Init+0x198>)
 8000536:	68db      	ldr	r3, [r3, #12]
 8000538:	687a      	ldr	r2, [r7, #4]
 800053a:	7912      	ldrb	r2, [r2, #4]
 800053c:	4611      	mov	r1, r2
 800053e:	2201      	movs	r2, #1
 8000540:	408a      	lsls	r2, r1
 8000542:	4611      	mov	r1, r2
 8000544:	4a25      	ldr	r2, [pc, #148]	; (80005dc <GPIO_Init+0x198>)
 8000546:	430b      	orrs	r3, r1
 8000548:	60d3      	str	r3, [r2, #12]
		}

		//2. configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4 ;
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	791b      	ldrb	r3, [r3, #4]
 800054e:	089b      	lsrs	r3, r3, #2
 8000550:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	791b      	ldrb	r3, [r3, #4]
 8000556:	f003 0303 	and.w	r3, r3, #3
 800055a:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	4a1f      	ldr	r2, [pc, #124]	; (80005e0 <GPIO_Init+0x19c>)
 8000562:	4293      	cmp	r3, r2
 8000564:	d04e      	beq.n	8000604 <GPIO_Init+0x1c0>
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	4a1e      	ldr	r2, [pc, #120]	; (80005e4 <GPIO_Init+0x1a0>)
 800056c:	4293      	cmp	r3, r2
 800056e:	d032      	beq.n	80005d6 <GPIO_Init+0x192>
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	4a1c      	ldr	r2, [pc, #112]	; (80005e8 <GPIO_Init+0x1a4>)
 8000576:	4293      	cmp	r3, r2
 8000578:	d02b      	beq.n	80005d2 <GPIO_Init+0x18e>
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	4a1b      	ldr	r2, [pc, #108]	; (80005ec <GPIO_Init+0x1a8>)
 8000580:	4293      	cmp	r3, r2
 8000582:	d024      	beq.n	80005ce <GPIO_Init+0x18a>
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	4a19      	ldr	r2, [pc, #100]	; (80005f0 <GPIO_Init+0x1ac>)
 800058a:	4293      	cmp	r3, r2
 800058c:	d01d      	beq.n	80005ca <GPIO_Init+0x186>
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	4a18      	ldr	r2, [pc, #96]	; (80005f4 <GPIO_Init+0x1b0>)
 8000594:	4293      	cmp	r3, r2
 8000596:	d016      	beq.n	80005c6 <GPIO_Init+0x182>
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	4a16      	ldr	r2, [pc, #88]	; (80005f8 <GPIO_Init+0x1b4>)
 800059e:	4293      	cmp	r3, r2
 80005a0:	d00f      	beq.n	80005c2 <GPIO_Init+0x17e>
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	4a15      	ldr	r2, [pc, #84]	; (80005fc <GPIO_Init+0x1b8>)
 80005a8:	4293      	cmp	r3, r2
 80005aa:	d008      	beq.n	80005be <GPIO_Init+0x17a>
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	4a13      	ldr	r2, [pc, #76]	; (8000600 <GPIO_Init+0x1bc>)
 80005b2:	4293      	cmp	r3, r2
 80005b4:	d101      	bne.n	80005ba <GPIO_Init+0x176>
 80005b6:	2308      	movs	r3, #8
 80005b8:	e025      	b.n	8000606 <GPIO_Init+0x1c2>
 80005ba:	2300      	movs	r3, #0
 80005bc:	e023      	b.n	8000606 <GPIO_Init+0x1c2>
 80005be:	2307      	movs	r3, #7
 80005c0:	e021      	b.n	8000606 <GPIO_Init+0x1c2>
 80005c2:	2306      	movs	r3, #6
 80005c4:	e01f      	b.n	8000606 <GPIO_Init+0x1c2>
 80005c6:	2305      	movs	r3, #5
 80005c8:	e01d      	b.n	8000606 <GPIO_Init+0x1c2>
 80005ca:	2304      	movs	r3, #4
 80005cc:	e01b      	b.n	8000606 <GPIO_Init+0x1c2>
 80005ce:	2303      	movs	r3, #3
 80005d0:	e019      	b.n	8000606 <GPIO_Init+0x1c2>
 80005d2:	2302      	movs	r3, #2
 80005d4:	e017      	b.n	8000606 <GPIO_Init+0x1c2>
 80005d6:	2301      	movs	r3, #1
 80005d8:	e015      	b.n	8000606 <GPIO_Init+0x1c2>
 80005da:	bf00      	nop
 80005dc:	40013c00 	.word	0x40013c00
 80005e0:	40020000 	.word	0x40020000
 80005e4:	40020400 	.word	0x40020400
 80005e8:	40020800 	.word	0x40020800
 80005ec:	40020c00 	.word	0x40020c00
 80005f0:	40021000 	.word	0x40021000
 80005f4:	40021400 	.word	0x40021400
 80005f8:	40021800 	.word	0x40021800
 80005fc:	40021c00 	.word	0x40021c00
 8000600:	40022000 	.word	0x40022000
 8000604:	2300      	movs	r3, #0
 8000606:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 8000608:	4b59      	ldr	r3, [pc, #356]	; (8000770 <GPIO_Init+0x32c>)
 800060a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800060c:	4a58      	ldr	r2, [pc, #352]	; (8000770 <GPIO_Init+0x32c>)
 800060e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000612:	6453      	str	r3, [r2, #68]	; 0x44
		SYSCFG->EXTICR[temp1] = portcode << ( temp2 * 4);
 8000614:	7c7a      	ldrb	r2, [r7, #17]
 8000616:	7cbb      	ldrb	r3, [r7, #18]
 8000618:	009b      	lsls	r3, r3, #2
 800061a:	fa02 f103 	lsl.w	r1, r2, r3
 800061e:	4a55      	ldr	r2, [pc, #340]	; (8000774 <GPIO_Init+0x330>)
 8000620:	7cfb      	ldrb	r3, [r7, #19]
 8000622:	3302      	adds	r3, #2
 8000624:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3 . enable the exti interrupt delivery using IMR
		EXTI->IMR |= 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 8000628:	4b53      	ldr	r3, [pc, #332]	; (8000778 <GPIO_Init+0x334>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	687a      	ldr	r2, [r7, #4]
 800062e:	7912      	ldrb	r2, [r2, #4]
 8000630:	4611      	mov	r1, r2
 8000632:	2201      	movs	r2, #1
 8000634:	408a      	lsls	r2, r1
 8000636:	4611      	mov	r1, r2
 8000638:	4a4f      	ldr	r2, [pc, #316]	; (8000778 <GPIO_Init+0x334>)
 800063a:	430b      	orrs	r3, r1
 800063c:	6013      	str	r3, [r2, #0]
	}

	//2. configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	799b      	ldrb	r3, [r3, #6]
 8000642:	461a      	mov	r2, r3
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	791b      	ldrb	r3, [r3, #4]
 8000648:	005b      	lsls	r3, r3, #1
 800064a:	fa02 f303 	lsl.w	r3, r2, r3
 800064e:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~( 0x3 << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	689a      	ldr	r2, [r3, #8]
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	791b      	ldrb	r3, [r3, #4]
 800065a:	005b      	lsls	r3, r3, #1
 800065c:	2103      	movs	r1, #3
 800065e:	fa01 f303 	lsl.w	r3, r1, r3
 8000662:	43db      	mvns	r3, r3
 8000664:	4619      	mov	r1, r3
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	400a      	ands	r2, r1
 800066c:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	6899      	ldr	r1, [r3, #8]
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	697a      	ldr	r2, [r7, #20]
 800067a:	430a      	orrs	r2, r1
 800067c:	609a      	str	r2, [r3, #8]

	//3. configure the pupd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	79db      	ldrb	r3, [r3, #7]
 8000682:	461a      	mov	r2, r3
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	791b      	ldrb	r3, [r3, #4]
 8000688:	005b      	lsls	r3, r3, #1
 800068a:	fa02 f303 	lsl.w	r3, r2, r3
 800068e:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~( 0x3 << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	68da      	ldr	r2, [r3, #12]
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	791b      	ldrb	r3, [r3, #4]
 800069a:	005b      	lsls	r3, r3, #1
 800069c:	2103      	movs	r1, #3
 800069e:	fa01 f303 	lsl.w	r3, r1, r3
 80006a2:	43db      	mvns	r3, r3
 80006a4:	4619      	mov	r1, r3
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	400a      	ands	r2, r1
 80006ac:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	68d9      	ldr	r1, [r3, #12]
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	697a      	ldr	r2, [r7, #20]
 80006ba:	430a      	orrs	r2, r1
 80006bc:	60da      	str	r2, [r3, #12]


	//4. configure the optype
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	7a1b      	ldrb	r3, [r3, #8]
 80006c2:	461a      	mov	r2, r3
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	791b      	ldrb	r3, [r3, #4]
 80006c8:	fa02 f303 	lsl.w	r3, r2, r3
 80006cc:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~( 0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //clearing
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	685a      	ldr	r2, [r3, #4]
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	791b      	ldrb	r3, [r3, #4]
 80006d8:	4619      	mov	r1, r3
 80006da:	2301      	movs	r3, #1
 80006dc:	408b      	lsls	r3, r1
 80006de:	43db      	mvns	r3, r3
 80006e0:	4619      	mov	r1, r3
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	400a      	ands	r2, r1
 80006e8:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	6859      	ldr	r1, [r3, #4]
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	697a      	ldr	r2, [r7, #20]
 80006f6:	430a      	orrs	r2, r1
 80006f8:	605a      	str	r2, [r3, #4]

	//5. configure the alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	795b      	ldrb	r3, [r3, #5]
 80006fe:	2b02      	cmp	r3, #2
 8000700:	d131      	bne.n	8000766 <GPIO_Init+0x322>
	{
		//configure the alt function registers.
		uint8_t temp1, temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	791b      	ldrb	r3, [r3, #4]
 8000706:	08db      	lsrs	r3, r3, #3
 8000708:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber  % 8;
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	791b      	ldrb	r3, [r3, #4]
 800070e:	f003 0307 	and.w	r3, r3, #7
 8000712:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << ( 4 * temp2 ) ); //clearing
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	7c3a      	ldrb	r2, [r7, #16]
 800071a:	3208      	adds	r2, #8
 800071c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000720:	7bfb      	ldrb	r3, [r7, #15]
 8000722:	009b      	lsls	r3, r3, #2
 8000724:	220f      	movs	r2, #15
 8000726:	fa02 f303 	lsl.w	r3, r2, r3
 800072a:	43db      	mvns	r3, r3
 800072c:	4618      	mov	r0, r3
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	7c3a      	ldrb	r2, [r7, #16]
 8000734:	4001      	ands	r1, r0
 8000736:	3208      	adds	r2, #8
 8000738:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << ( 4 * temp2 ) );
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	7c3a      	ldrb	r2, [r7, #16]
 8000742:	3208      	adds	r2, #8
 8000744:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	7a5b      	ldrb	r3, [r3, #9]
 800074c:	461a      	mov	r2, r3
 800074e:	7bfb      	ldrb	r3, [r7, #15]
 8000750:	009b      	lsls	r3, r3, #2
 8000752:	fa02 f303 	lsl.w	r3, r2, r3
 8000756:	4618      	mov	r0, r3
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	7c3a      	ldrb	r2, [r7, #16]
 800075e:	4301      	orrs	r1, r0
 8000760:	3208      	adds	r2, #8
 8000762:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}

}
 8000766:	bf00      	nop
 8000768:	3718      	adds	r7, #24
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	40023800 	.word	0x40023800
 8000774:	40013800 	.word	0x40013800
 8000778:	40013c00 	.word	0x40013c00

0800077c <RCC_GetPCLK1Value>:
 * @Note              -

 */

uint32_t RCC_GetPCLK1Value(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b084      	sub	sp, #16
 8000780:	af00      	add	r7, sp, #0
	uint32_t pclk1,SystemClk;

	uint8_t clksrc,temp,ahbp,apb1p;

	clksrc = ((RCC->CFGR >> 2) & 0x3);
 8000782:	4b25      	ldr	r3, [pc, #148]	; (8000818 <RCC_GetPCLK1Value+0x9c>)
 8000784:	689b      	ldr	r3, [r3, #8]
 8000786:	089b      	lsrs	r3, r3, #2
 8000788:	b2db      	uxtb	r3, r3
 800078a:	f003 0303 	and.w	r3, r3, #3
 800078e:	727b      	strb	r3, [r7, #9]

	if(clksrc == 0 )	//Internal RC
 8000790:	7a7b      	ldrb	r3, [r7, #9]
 8000792:	2b00      	cmp	r3, #0
 8000794:	d102      	bne.n	800079c <RCC_GetPCLK1Value+0x20>
	{
		SystemClk = 16000000;
 8000796:	4b21      	ldr	r3, [pc, #132]	; (800081c <RCC_GetPCLK1Value+0xa0>)
 8000798:	60fb      	str	r3, [r7, #12]
 800079a:	e00b      	b.n	80007b4 <RCC_GetPCLK1Value+0x38>
	}else if(clksrc == 1)
 800079c:	7a7b      	ldrb	r3, [r7, #9]
 800079e:	2b01      	cmp	r3, #1
 80007a0:	d102      	bne.n	80007a8 <RCC_GetPCLK1Value+0x2c>
	{
		SystemClk = 8000000;
 80007a2:	4b1f      	ldr	r3, [pc, #124]	; (8000820 <RCC_GetPCLK1Value+0xa4>)
 80007a4:	60fb      	str	r3, [r7, #12]
 80007a6:	e005      	b.n	80007b4 <RCC_GetPCLK1Value+0x38>
	}else if (clksrc == 2)
 80007a8:	7a7b      	ldrb	r3, [r7, #9]
 80007aa:	2b02      	cmp	r3, #2
 80007ac:	d102      	bne.n	80007b4 <RCC_GetPCLK1Value+0x38>
	{
		SystemClk = RCC_GetPLLOutputClock();
 80007ae:	f000 f83d 	bl	800082c <RCC_GetPLLOutputClock>
 80007b2:	60f8      	str	r0, [r7, #12]
	}

	//for ahb
	temp = ((RCC->CFGR >> 4 ) & 0xF);
 80007b4:	4b18      	ldr	r3, [pc, #96]	; (8000818 <RCC_GetPCLK1Value+0x9c>)
 80007b6:	689b      	ldr	r3, [r3, #8]
 80007b8:	091b      	lsrs	r3, r3, #4
 80007ba:	b2db      	uxtb	r3, r3
 80007bc:	f003 030f 	and.w	r3, r3, #15
 80007c0:	723b      	strb	r3, [r7, #8]

	if(temp < 8)
 80007c2:	7a3b      	ldrb	r3, [r7, #8]
 80007c4:	2b07      	cmp	r3, #7
 80007c6:	d802      	bhi.n	80007ce <RCC_GetPCLK1Value+0x52>
	{
		ahbp = 1;
 80007c8:	2301      	movs	r3, #1
 80007ca:	72fb      	strb	r3, [r7, #11]
 80007cc:	e005      	b.n	80007da <RCC_GetPCLK1Value+0x5e>
	}else
	{
		ahbp = AHB_PreScaler[temp-8];
 80007ce:	7a3b      	ldrb	r3, [r7, #8]
 80007d0:	3b08      	subs	r3, #8
 80007d2:	4a14      	ldr	r2, [pc, #80]	; (8000824 <RCC_GetPCLK1Value+0xa8>)
 80007d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80007d8:	72fb      	strb	r3, [r7, #11]
	}



	//apb1
	temp = ((RCC->CFGR >> 10 ) & 0x7);
 80007da:	4b0f      	ldr	r3, [pc, #60]	; (8000818 <RCC_GetPCLK1Value+0x9c>)
 80007dc:	689b      	ldr	r3, [r3, #8]
 80007de:	0a9b      	lsrs	r3, r3, #10
 80007e0:	b2db      	uxtb	r3, r3
 80007e2:	f003 0307 	and.w	r3, r3, #7
 80007e6:	723b      	strb	r3, [r7, #8]

	if(temp < 4)
 80007e8:	7a3b      	ldrb	r3, [r7, #8]
 80007ea:	2b03      	cmp	r3, #3
 80007ec:	d802      	bhi.n	80007f4 <RCC_GetPCLK1Value+0x78>
	{
		apb1p = 1;
 80007ee:	2301      	movs	r3, #1
 80007f0:	72bb      	strb	r3, [r7, #10]
 80007f2:	e004      	b.n	80007fe <RCC_GetPCLK1Value+0x82>
	}else
	{
		apb1p = APB1_PreScaler[temp-4];
 80007f4:	7a3b      	ldrb	r3, [r7, #8]
 80007f6:	3b04      	subs	r3, #4
 80007f8:	4a0b      	ldr	r2, [pc, #44]	; (8000828 <RCC_GetPCLK1Value+0xac>)
 80007fa:	5cd3      	ldrb	r3, [r2, r3]
 80007fc:	72bb      	strb	r3, [r7, #10]
	}

	pclk1 =  (SystemClk / ahbp) /apb1p;
 80007fe:	7afb      	ldrb	r3, [r7, #11]
 8000800:	68fa      	ldr	r2, [r7, #12]
 8000802:	fbb2 f2f3 	udiv	r2, r2, r3
 8000806:	7abb      	ldrb	r3, [r7, #10]
 8000808:	fbb2 f3f3 	udiv	r3, r2, r3
 800080c:	607b      	str	r3, [r7, #4]

	return pclk1;
 800080e:	687b      	ldr	r3, [r7, #4]
}
 8000810:	4618      	mov	r0, r3
 8000812:	3710      	adds	r7, #16
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}
 8000818:	40023800 	.word	0x40023800
 800081c:	00f42400 	.word	0x00f42400
 8000820:	007a1200 	.word	0x007a1200
 8000824:	20000000 	.word	0x20000000
 8000828:	20000010 	.word	0x20000010

0800082c <RCC_GetPLLOutputClock>:
	return pclk2;
}

//Not configured for PLL as of now
uint32_t  RCC_GetPLLOutputClock()
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0

	return 0;
 8000830:	2300      	movs	r3, #0
}
 8000832:	4618      	mov	r0, r3
 8000834:	46bd      	mov	sp, r7
 8000836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083a:	4770      	bx	lr

0800083c <USART_Init>:

#include "stm32f407xx_usart_driver.h"
#include "stm32f407xx_rcc_driver.h"

void USART_Init(USART_Handle_t *pUSART_Handle)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b084      	sub	sp, #16
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
	uint32_t tempreg=0;
 8000844:	2300      	movs	r3, #0
 8000846:	60fb      	str	r3, [r7, #12]

	USART_PeriClockControl(pUSART_Handle->pUSARTx, ENABLE);
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	68db      	ldr	r3, [r3, #12]
 800084c:	2101      	movs	r1, #1
 800084e:	4618      	mov	r0, r3
 8000850:	f000 f93e 	bl	8000ad0 <USART_PeriClockControl>

	/* Check if parameters by user is valid */
	ASSERT((pUSART_Handle->usart_config.NoOfStopBits <= USART_STOPBITS_2));
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	791b      	ldrb	r3, [r3, #4]
 8000858:	2b02      	cmp	r3, #2
 800085a:	d901      	bls.n	8000860 <USART_Init+0x24>
 800085c:	f7ff fd69 	bl	8000332 <Error_Handler>
	ASSERT((pUSART_Handle->usart_config.OverSampling <= USART_OVERSAMPLING_8));
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	799b      	ldrb	r3, [r3, #6]
 8000864:	2b01      	cmp	r3, #1
 8000866:	d901      	bls.n	800086c <USART_Init+0x30>
 8000868:	f7ff fd63 	bl	8000332 <Error_Handler>
	ASSERT((pUSART_Handle->usart_config.WordLen <= USART_WORDLEN_9BITS));
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	795b      	ldrb	r3, [r3, #5]
 8000870:	2b01      	cmp	r3, #1
 8000872:	d901      	bls.n	8000878 <USART_Init+0x3c>
 8000874:	f7ff fd5d 	bl	8000332 <Error_Handler>
	ASSERT((pUSART_Handle->usart_config.ParityControl <= USART_PARITY_EN_ODD));
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	79db      	ldrb	r3, [r3, #7]
 800087c:	2b02      	cmp	r3, #2
 800087e:	d901      	bls.n	8000884 <USART_Init+0x48>
 8000880:	f7ff fd57 	bl	8000332 <Error_Handler>

	/* Configure CR1 */
	tempreg |= (1 << USART_CR1_UE);	//Enable USART
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800088a:	60fb      	str	r3, [r7, #12]

	tempreg |= (pUSART_Handle->usart_config.WordLen << USART_CR1_M);
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	795b      	ldrb	r3, [r3, #5]
 8000890:	031b      	lsls	r3, r3, #12
 8000892:	461a      	mov	r2, r3
 8000894:	68fb      	ldr	r3, [r7, #12]
 8000896:	4313      	orrs	r3, r2
 8000898:	60fb      	str	r3, [r7, #12]

	tempreg |= (pUSART_Handle->usart_config.OverSampling << USART_CR1_OVER8);
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	799b      	ldrb	r3, [r3, #6]
 800089e:	03db      	lsls	r3, r3, #15
 80008a0:	461a      	mov	r2, r3
 80008a2:	68fb      	ldr	r3, [r7, #12]
 80008a4:	4313      	orrs	r3, r2
 80008a6:	60fb      	str	r3, [r7, #12]

	if(pUSART_Handle->usart_config.ParityControl == USART_PARITY_EN_EVEN)
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	79db      	ldrb	r3, [r3, #7]
 80008ac:	2b01      	cmp	r3, #1
 80008ae:	d104      	bne.n	80008ba <USART_Init+0x7e>
	{
		tempreg |= (1 << USART_CR1_PCE);
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80008b6:	60fb      	str	r3, [r7, #12]
 80008b8:	e00b      	b.n	80008d2 <USART_Init+0x96>
	}
	else if(pUSART_Handle->usart_config.ParityControl == USART_PARITY_EN_ODD)
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	79db      	ldrb	r3, [r3, #7]
 80008be:	2b02      	cmp	r3, #2
 80008c0:	d107      	bne.n	80008d2 <USART_Init+0x96>
	{
		tempreg |= (1 << USART_CR1_PCE);
 80008c2:	68fb      	ldr	r3, [r7, #12]
 80008c4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80008c8:	60fb      	str	r3, [r7, #12]
		tempreg |= (1 << USART_CR1_PS);		//To configure for odd parity
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80008d0:	60fb      	str	r3, [r7, #12]
	}

	if(pUSART_Handle->usart_config.mode == USART_MODE_RX)
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	7a1b      	ldrb	r3, [r3, #8]
 80008d6:	2b01      	cmp	r3, #1
 80008d8:	d104      	bne.n	80008e4 <USART_Init+0xa8>
	{
		tempreg |= (1 << USART_CR1_RE);
 80008da:	68fb      	ldr	r3, [r7, #12]
 80008dc:	f043 0304 	orr.w	r3, r3, #4
 80008e0:	60fb      	str	r3, [r7, #12]
 80008e2:	e010      	b.n	8000906 <USART_Init+0xca>
	}
	else if(pUSART_Handle->usart_config.mode == USART_MODE_TX)
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	7a1b      	ldrb	r3, [r3, #8]
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d104      	bne.n	80008f6 <USART_Init+0xba>
	{
		tempreg |= (1 << USART_CR1_TE);
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	f043 0308 	orr.w	r3, r3, #8
 80008f2:	60fb      	str	r3, [r7, #12]
 80008f4:	e007      	b.n	8000906 <USART_Init+0xca>
	}
	else
	{
		tempreg |= (1 << USART_CR1_TE);
 80008f6:	68fb      	ldr	r3, [r7, #12]
 80008f8:	f043 0308 	orr.w	r3, r3, #8
 80008fc:	60fb      	str	r3, [r7, #12]
		tempreg |= (1 << USART_CR1_RE);
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	f043 0304 	orr.w	r3, r3, #4
 8000904:	60fb      	str	r3, [r7, #12]
	}

	pUSART_Handle->pUSARTx->CR1 = tempreg;
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	68db      	ldr	r3, [r3, #12]
 800090a:	68fa      	ldr	r2, [r7, #12]
 800090c:	60da      	str	r2, [r3, #12]
	tempreg = 0;
 800090e:	2300      	movs	r3, #0
 8000910:	60fb      	str	r3, [r7, #12]

	/* Configure CR2 */
	pUSART_Handle->pUSARTx->CR2 |= ( pUSART_Handle->usart_config.NoOfStopBits << USART_CR2_STOP);
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	68db      	ldr	r3, [r3, #12]
 8000916:	691a      	ldr	r2, [r3, #16]
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	791b      	ldrb	r3, [r3, #4]
 800091c:	031b      	lsls	r3, r3, #12
 800091e:	4619      	mov	r1, r3
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	68db      	ldr	r3, [r3, #12]
 8000924:	430a      	orrs	r2, r1
 8000926:	611a      	str	r2, [r3, #16]

	/* Configure the Baud Rate */
	USART_SetBaudRate(pUSART_Handle, pUSART_Handle->usart_config.BaudRate);
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	4619      	mov	r1, r3
 800092e:	6878      	ldr	r0, [r7, #4]
 8000930:	f000 f804 	bl	800093c <USART_SetBaudRate>

}
 8000934:	bf00      	nop
 8000936:	3710      	adds	r7, #16
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}

0800093c <USART_SetBaudRate>:
 *
 * @Note              -

 */
void USART_SetBaudRate(USART_Handle_t *pUSART_Handle, uint32_t baudrate)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b086      	sub	sp, #24
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
 8000944:	6039      	str	r1, [r7, #0]
	uint16_t mantissa, fraction;
	uint32_t usartdiv, tempreg = 0;
 8000946:	2300      	movs	r3, #0
 8000948:	60fb      	str	r3, [r7, #12]

	if(pUSART_Handle->usart_config.OverSampling == USART_OVERSAMPLING_8)
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	799b      	ldrb	r3, [r3, #6]
 800094e:	2b01      	cmp	r3, #1
 8000950:	d10e      	bne.n	8000970 <USART_SetBaudRate+0x34>
	{
		usartdiv = (RCC_GetPCLK1Value() * 25) / (2 * pUSART_Handle->usart_config.BaudRate);
 8000952:	f7ff ff13 	bl	800077c <RCC_GetPCLK1Value>
 8000956:	4602      	mov	r2, r0
 8000958:	4613      	mov	r3, r2
 800095a:	009b      	lsls	r3, r3, #2
 800095c:	4413      	add	r3, r2
 800095e:	009a      	lsls	r2, r3, #2
 8000960:	441a      	add	r2, r3
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	005b      	lsls	r3, r3, #1
 8000968:	fbb2 f3f3 	udiv	r3, r2, r3
 800096c:	613b      	str	r3, [r7, #16]
 800096e:	e00d      	b.n	800098c <USART_SetBaudRate+0x50>
	}
	else
	{
		usartdiv = (RCC_GetPCLK1Value() * 25) / (4 * pUSART_Handle->usart_config.BaudRate);
 8000970:	f7ff ff04 	bl	800077c <RCC_GetPCLK1Value>
 8000974:	4602      	mov	r2, r0
 8000976:	4613      	mov	r3, r2
 8000978:	009b      	lsls	r3, r3, #2
 800097a:	4413      	add	r3, r2
 800097c:	009a      	lsls	r2, r3, #2
 800097e:	441a      	add	r2, r3
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	009b      	lsls	r3, r3, #2
 8000986:	fbb2 f3f3 	udiv	r3, r2, r3
 800098a:	613b      	str	r3, [r7, #16]
	}

	mantissa = usartdiv / 100;
 800098c:	693b      	ldr	r3, [r7, #16]
 800098e:	4a23      	ldr	r2, [pc, #140]	; (8000a1c <USART_SetBaudRate+0xe0>)
 8000990:	fba2 2303 	umull	r2, r3, r2, r3
 8000994:	095b      	lsrs	r3, r3, #5
 8000996:	817b      	strh	r3, [r7, #10]
	fraction = usartdiv - (mantissa * 100);
 8000998:	693b      	ldr	r3, [r7, #16]
 800099a:	b29a      	uxth	r2, r3
 800099c:	897b      	ldrh	r3, [r7, #10]
 800099e:	4619      	mov	r1, r3
 80009a0:	0089      	lsls	r1, r1, #2
 80009a2:	440b      	add	r3, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	0088      	lsls	r0, r1, #2
 80009a8:	4619      	mov	r1, r3
 80009aa:	4603      	mov	r3, r0
 80009ac:	440b      	add	r3, r1
 80009ae:	009b      	lsls	r3, r3, #2
 80009b0:	b29b      	uxth	r3, r3
 80009b2:	1ad3      	subs	r3, r2, r3
 80009b4:	82fb      	strh	r3, [r7, #22]

	if(pUSART_Handle->usart_config.OverSampling == USART_OVERSAMPLING_8)
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	799b      	ldrb	r3, [r3, #6]
 80009ba:	2b01      	cmp	r3, #1
 80009bc:	d10e      	bne.n	80009dc <USART_SetBaudRate+0xa0>
	{
		fraction = ((fraction * 8) + 50) / 100;
 80009be:	8afb      	ldrh	r3, [r7, #22]
 80009c0:	00db      	lsls	r3, r3, #3
 80009c2:	3332      	adds	r3, #50	; 0x32
 80009c4:	4a15      	ldr	r2, [pc, #84]	; (8000a1c <USART_SetBaudRate+0xe0>)
 80009c6:	fb82 1203 	smull	r1, r2, r2, r3
 80009ca:	1152      	asrs	r2, r2, #5
 80009cc:	17db      	asrs	r3, r3, #31
 80009ce:	1ad3      	subs	r3, r2, r3
 80009d0:	82fb      	strh	r3, [r7, #22]
		fraction &= 0x07;	//Check RM (Bit 3 not used for oversampling by 8)
 80009d2:	8afb      	ldrh	r3, [r7, #22]
 80009d4:	f003 0307 	and.w	r3, r3, #7
 80009d8:	82fb      	strh	r3, [r7, #22]
 80009da:	e00d      	b.n	80009f8 <USART_SetBaudRate+0xbc>
	}
	else
	{
		fraction = ((fraction * 16) + 50) / 100;
 80009dc:	8afb      	ldrh	r3, [r7, #22]
 80009de:	011b      	lsls	r3, r3, #4
 80009e0:	3332      	adds	r3, #50	; 0x32
 80009e2:	4a0e      	ldr	r2, [pc, #56]	; (8000a1c <USART_SetBaudRate+0xe0>)
 80009e4:	fb82 1203 	smull	r1, r2, r2, r3
 80009e8:	1152      	asrs	r2, r2, #5
 80009ea:	17db      	asrs	r3, r3, #31
 80009ec:	1ad3      	subs	r3, r2, r3
 80009ee:	82fb      	strh	r3, [r7, #22]
		fraction &= 0x0F;
 80009f0:	8afb      	ldrh	r3, [r7, #22]
 80009f2:	f003 030f 	and.w	r3, r3, #15
 80009f6:	82fb      	strh	r3, [r7, #22]
	}

	mantissa &= 0x0FFF;
 80009f8:	897b      	ldrh	r3, [r7, #10]
 80009fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80009fe:	817b      	strh	r3, [r7, #10]

	tempreg = (mantissa << 4) | fraction;
 8000a00:	897b      	ldrh	r3, [r7, #10]
 8000a02:	011a      	lsls	r2, r3, #4
 8000a04:	8afb      	ldrh	r3, [r7, #22]
 8000a06:	4313      	orrs	r3, r2
 8000a08:	60fb      	str	r3, [r7, #12]

	pUSART_Handle->pUSARTx->BRR = tempreg;
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	68db      	ldr	r3, [r3, #12]
 8000a0e:	68fa      	ldr	r2, [r7, #12]
 8000a10:	609a      	str	r2, [r3, #8]
}
 8000a12:	bf00      	nop
 8000a14:	3718      	adds	r7, #24
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	51eb851f 	.word	0x51eb851f

08000a20 <USART_TransmitData>:
 *
 * @Note              - This is a blocking call

 */
void USART_TransmitData(USART_Handle_t *pUSART_Handle, uint8_t *pTxBfr, uint32_t len)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b086      	sub	sp, #24
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	60f8      	str	r0, [r7, #12]
 8000a28:	60b9      	str	r1, [r7, #8]
 8000a2a:	607a      	str	r2, [r7, #4]
	for(uint32_t i=0;i<len;i++)
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	617b      	str	r3, [r7, #20]
 8000a30:	e030      	b.n	8000a94 <USART_TransmitData+0x74>
	{
		while(!GetUSART_FlagStatus(pUSART_Handle->pUSARTx, USART_FLAG_TXE));
 8000a32:	bf00      	nop
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	68db      	ldr	r3, [r3, #12]
 8000a38:	2180      	movs	r1, #128	; 0x80
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f000 f88c 	bl	8000b58 <GetUSART_FlagStatus>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d0f6      	beq.n	8000a34 <USART_TransmitData+0x14>

		if(pUSART_Handle->usart_config.WordLen == USART_WORDLEN_8BITS)
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	795b      	ldrb	r3, [r3, #5]
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d107      	bne.n	8000a5e <USART_TransmitData+0x3e>
		{
			pUSART_Handle->pUSARTx->DR = *pTxBfr++;
 8000a4e:	68bb      	ldr	r3, [r7, #8]
 8000a50:	1c5a      	adds	r2, r3, #1
 8000a52:	60ba      	str	r2, [r7, #8]
 8000a54:	781a      	ldrb	r2, [r3, #0]
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	68db      	ldr	r3, [r3, #12]
 8000a5a:	605a      	str	r2, [r3, #4]
 8000a5c:	e017      	b.n	8000a8e <USART_TransmitData+0x6e>
		}
		else
		{
			uint16_t *pData = (uint16_t*)pTxBfr;
 8000a5e:	68bb      	ldr	r3, [r7, #8]
 8000a60:	613b      	str	r3, [r7, #16]
			pUSART_Handle->pUSARTx->DR = (*pData & 0x1FF);
 8000a62:	693b      	ldr	r3, [r7, #16]
 8000a64:	881b      	ldrh	r3, [r3, #0]
 8000a66:	461a      	mov	r2, r3
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	68db      	ldr	r3, [r3, #12]
 8000a6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000a70:	605a      	str	r2, [r3, #4]

			if(pUSART_Handle->usart_config.ParityControl == USART_PARITY_DISABLE)
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	79db      	ldrb	r3, [r3, #7]
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d106      	bne.n	8000a88 <USART_TransmitData+0x68>
			{
				//No parity is used in this transfer , so 9bits of user data will be sent
				//Implement the code to increment pTxBuffer twice
				pTxBfr += 2;
 8000a7a:	68bb      	ldr	r3, [r7, #8]
 8000a7c:	3302      	adds	r3, #2
 8000a7e:	60bb      	str	r3, [r7, #8]
				i++;	//Loop should run one less time
 8000a80:	697b      	ldr	r3, [r7, #20]
 8000a82:	3301      	adds	r3, #1
 8000a84:	617b      	str	r3, [r7, #20]
 8000a86:	e002      	b.n	8000a8e <USART_TransmitData+0x6e>
			}
			else
			{
				//Parity bit is used in this transfer . so 8bits of user data will be sent
				//The 9th bit will be replaced by parity bit by the hardware
				pTxBfr++;
 8000a88:	68bb      	ldr	r3, [r7, #8]
 8000a8a:	3301      	adds	r3, #1
 8000a8c:	60bb      	str	r3, [r7, #8]
	for(uint32_t i=0;i<len;i++)
 8000a8e:	697b      	ldr	r3, [r7, #20]
 8000a90:	3301      	adds	r3, #1
 8000a92:	617b      	str	r3, [r7, #20]
 8000a94:	697a      	ldr	r2, [r7, #20]
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	429a      	cmp	r2, r3
 8000a9a:	d3ca      	bcc.n	8000a32 <USART_TransmitData+0x12>
			}
		}
	}

	while(!GetUSART_FlagStatus(pUSART_Handle->pUSARTx, USART_FLAG_TXE));
 8000a9c:	bf00      	nop
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	68db      	ldr	r3, [r3, #12]
 8000aa2:	2180      	movs	r1, #128	; 0x80
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f000 f857 	bl	8000b58 <GetUSART_FlagStatus>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d0f6      	beq.n	8000a9e <USART_TransmitData+0x7e>
	while(!GetUSART_FlagStatus(pUSART_Handle->pUSARTx, USART_FLAG_TC));
 8000ab0:	bf00      	nop
 8000ab2:	68fb      	ldr	r3, [r7, #12]
 8000ab4:	68db      	ldr	r3, [r3, #12]
 8000ab6:	2140      	movs	r1, #64	; 0x40
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f000 f84d 	bl	8000b58 <GetUSART_FlagStatus>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d0f6      	beq.n	8000ab2 <USART_TransmitData+0x92>
}
 8000ac4:	bf00      	nop
 8000ac6:	bf00      	nop
 8000ac8:	3718      	adds	r7, #24
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
	...

08000ad0 <USART_PeriClockControl>:
 *
 * @Note              -

 */
void USART_PeriClockControl(USART_RegDef_t *pUSARTx, uint8_t EnorDi)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b083      	sub	sp, #12
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
 8000ad8:	460b      	mov	r3, r1
 8000ada:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000adc:	78fb      	ldrb	r3, [r7, #3]
 8000ade:	2b01      	cmp	r3, #1
 8000ae0:	d12a      	bne.n	8000b38 <USART_PeriClockControl+0x68>
	{
		if(pUSARTx == USART1)
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	4a17      	ldr	r2, [pc, #92]	; (8000b44 <USART_PeriClockControl+0x74>)
 8000ae6:	4293      	cmp	r3, r2
 8000ae8:	d106      	bne.n	8000af8 <USART_PeriClockControl+0x28>
		{
			USART1_PCCK_EN();
 8000aea:	4b17      	ldr	r3, [pc, #92]	; (8000b48 <USART_PeriClockControl+0x78>)
 8000aec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aee:	4a16      	ldr	r2, [pc, #88]	; (8000b48 <USART_PeriClockControl+0x78>)
 8000af0:	f043 0310 	orr.w	r3, r3, #16
 8000af4:	6453      	str	r3, [r2, #68]	; 0x44
	else
	{
		//TODO
	}

}
 8000af6:	e01f      	b.n	8000b38 <USART_PeriClockControl+0x68>
		}else if (pUSARTx == USART2)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	4a14      	ldr	r2, [pc, #80]	; (8000b4c <USART_PeriClockControl+0x7c>)
 8000afc:	4293      	cmp	r3, r2
 8000afe:	d106      	bne.n	8000b0e <USART_PeriClockControl+0x3e>
			USART2_PCCK_EN();
 8000b00:	4b11      	ldr	r3, [pc, #68]	; (8000b48 <USART_PeriClockControl+0x78>)
 8000b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b04:	4a10      	ldr	r2, [pc, #64]	; (8000b48 <USART_PeriClockControl+0x78>)
 8000b06:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b0a:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000b0c:	e014      	b.n	8000b38 <USART_PeriClockControl+0x68>
		}else if (pUSARTx == USART3)
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	4a0f      	ldr	r2, [pc, #60]	; (8000b50 <USART_PeriClockControl+0x80>)
 8000b12:	4293      	cmp	r3, r2
 8000b14:	d106      	bne.n	8000b24 <USART_PeriClockControl+0x54>
			USART3_PCCK_EN();
 8000b16:	4b0c      	ldr	r3, [pc, #48]	; (8000b48 <USART_PeriClockControl+0x78>)
 8000b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b1a:	4a0b      	ldr	r2, [pc, #44]	; (8000b48 <USART_PeriClockControl+0x78>)
 8000b1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b20:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000b22:	e009      	b.n	8000b38 <USART_PeriClockControl+0x68>
		else if (pUSARTx == UART4)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	4a0b      	ldr	r2, [pc, #44]	; (8000b54 <USART_PeriClockControl+0x84>)
 8000b28:	4293      	cmp	r3, r2
 8000b2a:	d105      	bne.n	8000b38 <USART_PeriClockControl+0x68>
			UART4_PCCK_EN();
 8000b2c:	4b06      	ldr	r3, [pc, #24]	; (8000b48 <USART_PeriClockControl+0x78>)
 8000b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b30:	4a05      	ldr	r2, [pc, #20]	; (8000b48 <USART_PeriClockControl+0x78>)
 8000b32:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000b36:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000b38:	bf00      	nop
 8000b3a:	370c      	adds	r7, #12
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b42:	4770      	bx	lr
 8000b44:	40011000 	.word	0x40011000
 8000b48:	40023800 	.word	0x40023800
 8000b4c:	40004400 	.word	0x40004400
 8000b50:	40004800 	.word	0x40004800
 8000b54:	40004c00 	.word	0x40004c00

08000b58 <GetUSART_FlagStatus>:

uint8_t GetUSART_FlagStatus(USART_RegDef_t *pUSARTx, uint32_t Flag)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b083      	sub	sp, #12
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
 8000b60:	6039      	str	r1, [r7, #0]
	if(pUSARTx->SR & Flag)
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	681a      	ldr	r2, [r3, #0]
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	4013      	ands	r3, r2
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d001      	beq.n	8000b72 <GetUSART_FlagStatus+0x1a>
	{
		return SET;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	e000      	b.n	8000b74 <GetUSART_FlagStatus+0x1c>
	}
	return RESET;
 8000b72:	2300      	movs	r3, #0
}
 8000b74:	4618      	mov	r0, r3
 8000b76:	370c      	adds	r7, #12
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7e:	4770      	bx	lr

08000b80 <__libc_init_array>:
 8000b80:	b570      	push	{r4, r5, r6, lr}
 8000b82:	4d0d      	ldr	r5, [pc, #52]	; (8000bb8 <__libc_init_array+0x38>)
 8000b84:	4c0d      	ldr	r4, [pc, #52]	; (8000bbc <__libc_init_array+0x3c>)
 8000b86:	1b64      	subs	r4, r4, r5
 8000b88:	10a4      	asrs	r4, r4, #2
 8000b8a:	2600      	movs	r6, #0
 8000b8c:	42a6      	cmp	r6, r4
 8000b8e:	d109      	bne.n	8000ba4 <__libc_init_array+0x24>
 8000b90:	4d0b      	ldr	r5, [pc, #44]	; (8000bc0 <__libc_init_array+0x40>)
 8000b92:	4c0c      	ldr	r4, [pc, #48]	; (8000bc4 <__libc_init_array+0x44>)
 8000b94:	f000 f818 	bl	8000bc8 <_init>
 8000b98:	1b64      	subs	r4, r4, r5
 8000b9a:	10a4      	asrs	r4, r4, #2
 8000b9c:	2600      	movs	r6, #0
 8000b9e:	42a6      	cmp	r6, r4
 8000ba0:	d105      	bne.n	8000bae <__libc_init_array+0x2e>
 8000ba2:	bd70      	pop	{r4, r5, r6, pc}
 8000ba4:	f855 3b04 	ldr.w	r3, [r5], #4
 8000ba8:	4798      	blx	r3
 8000baa:	3601      	adds	r6, #1
 8000bac:	e7ee      	b.n	8000b8c <__libc_init_array+0xc>
 8000bae:	f855 3b04 	ldr.w	r3, [r5], #4
 8000bb2:	4798      	blx	r3
 8000bb4:	3601      	adds	r6, #1
 8000bb6:	e7f2      	b.n	8000b9e <__libc_init_array+0x1e>
 8000bb8:	08000bf8 	.word	0x08000bf8
 8000bbc:	08000bf8 	.word	0x08000bf8
 8000bc0:	08000bf8 	.word	0x08000bf8
 8000bc4:	08000bfc 	.word	0x08000bfc

08000bc8 <_init>:
 8000bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bca:	bf00      	nop
 8000bcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000bce:	bc08      	pop	{r3}
 8000bd0:	469e      	mov	lr, r3
 8000bd2:	4770      	bx	lr

08000bd4 <_fini>:
 8000bd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bd6:	bf00      	nop
 8000bd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000bda:	bc08      	pop	{r3}
 8000bdc:	469e      	mov	lr, r3
 8000bde:	4770      	bx	lr
