initing gpgpu sim in accel-sim.cc
Accel-Sim [build accelsim-commit-_modified_0.0_25-11-25-18-50-33]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-HBM_gpgpu_n_mem                       16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         190 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-HBM_gpgpu_n_mem                       16 # number of memory modules (e.g. memory controllers) in gpu
-HBM_dram_latency                     190 # DRAM latency (default 30)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-HBM_gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-HBM_gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-HBM_gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-HBM_dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-HBM_gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5:1512 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
setting max warps per shader = 48 
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e0080 	high:20 low:7
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001e07f 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     7 # minimal delay between activation of rows in different banks
RCD                                    22 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     22 # time needed to precharge (deactivate) row
RC                                     72 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     19 # last data-in to row precharge
CL                                     22 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    7 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e0080 	high:20 low:7
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001e07f 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000:1512000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522:0.00000000066137566138
gpgpu_sim end of init max shader per core: 48 
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f5e5ee00000,3600
launching memcpy command : MemcpyHtoD,0x00007f5e5ee01000,3600
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-1-ctx_0x55b7e4c20df0.traceg.xz
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 1
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 36
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5e7d000000
-local mem base_addr = 0x00007f5e7b000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-1-ctx_0x55b7e4c20df0.traceg.xz
launching kernel name: _Z14calculate_tempiPfS_iiiiffffff uid: 1 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 15192
gpu_sim_insn = 4443674
gpu_ipc =     292.5009
gpu_tot_sim_cycle = 15192
gpu_tot_sim_insn = 4443674
gpu_tot_ipc =     292.5009
gpu_tot_issued_cta = 64
gpu_occupancy = 23.1663% 
gpu_tot_occupancy = 23.1663% 
max_total_param_size = 0
gpu_stall_dramfull = 8972
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2965
partiton_level_parallism_total  =       0.2965
partiton_level_parallism_util =       5.9121
partiton_level_parallism_util_total  =       5.9121
L2_BW  =      10.7418 GB/Sec
L2_BW_total  =      10.7418 GB/Sec
gpu_total_sim_rate=1110918

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 122, Miss = 112, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 91
	L1D_cache_core[1]: Access = 115, Miss = 106, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 70
	L1D_cache_core[2]: Access = 112, Miss = 102, Miss_rate = 0.911, Pending_hits = 0, Reservation_fails = 64
	L1D_cache_core[3]: Access = 126, Miss = 116, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 111
	L1D_cache_core[4]: Access = 130, Miss = 120, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 132
	L1D_cache_core[5]: Access = 132, Miss = 122, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[6]: Access = 120, Miss = 110, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 136
	L1D_cache_core[7]: Access = 111, Miss = 102, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 115
	L1D_cache_core[8]: Access = 120, Miss = 110, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 128
	L1D_cache_core[9]: Access = 121, Miss = 112, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 131
	L1D_cache_core[10]: Access = 116, Miss = 108, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 88
	L1D_cache_core[11]: Access = 125, Miss = 118, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 104
	L1D_cache_core[12]: Access = 128, Miss = 120, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 116
	L1D_cache_core[13]: Access = 129, Miss = 122, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 119
	L1D_cache_core[14]: Access = 114, Miss = 106, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 66
	L1D_cache_core[15]: Access = 100, Miss = 94, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 40
	L1D_cache_core[16]: Access = 108, Miss = 100, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 62
	L1D_cache_core[17]: Access = 115, Miss = 108, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 107
	L1D_cache_core[18]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 104
	L1D_cache_core[19]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 99
	L1D_cache_core[20]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 93
	L1D_cache_core[21]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 89
	L1D_cache_core[22]: Access = 77, Miss = 72, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[23]: Access = 60, Miss = 56, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[24]: Access = 69, Miss = 64, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[25]: Access = 85, Miss = 80, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 83
	L1D_cache_core[26]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 102
	L1D_cache_core[27]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 104
	L1D_cache_core[28]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 104
	L1D_cache_core[29]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 99
	L1D_cache_core[30]: Access = 77, Miss = 72, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 61
	L1D_cache_core[31]: Access = 60, Miss = 56, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[32]: Access = 69, Miss = 64, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 32
	L1D_cache_core[33]: Access = 85, Miss = 80, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 71
	L1D_cache_core[34]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 91
	L1D_cache_core[35]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 95
	L1D_cache_core[36]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 102
	L1D_cache_core[37]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 104
	L1D_cache_core[38]: Access = 77, Miss = 72, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 80
	L1D_cache_core[39]: Access = 60, Miss = 56, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[40]: Access = 69, Miss = 64, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 58
	L1D_cache_core[41]: Access = 85, Miss = 80, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 80
	L1D_cache_core[42]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 93
	L1D_cache_core[43]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 89
	L1D_cache_core[44]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 91
	L1D_cache_core[45]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 95
	L1D_total_cache_accesses = 4505
	L1D_total_cache_misses = 4212
	L1D_total_cache_miss_rate = 0.9350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4001
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4001
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2540
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 293

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4001
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
245, 245, 245, 404, 404, 375, 323, 271, 271, 323, 375, 404, 404, 375, 323, 271, 
gpgpu_n_tot_thrd_icount = 5430016
gpgpu_n_tot_w_icount = 169688
gpgpu_n_stall_shd_mem = 977
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4212
gpgpu_n_mem_write_global = 293
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 23328
gpgpu_n_store_insn = 900
gpgpu_n_shmem_insn = 270045
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 977
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 977
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:64728	W0_Idle:235438	W0_Scoreboard:998474	W1:0	W2:0	W3:392	W4:771	W5:756	W6:2856	W7:700	W8:4277	W9:700	W10:3136	W11:336	W12:4882	W13:336	W14:3474	W15:0	W16:6750	W17:0	W18:2226	W19:24	W20:5828	W21:24	W22:1394	W23:50	W24:6523	W25:50	W26:1374	W27:54	W28:5019	W29:28	W30:0	W31:0	W32:112272
single_issue_nums: WS0:41512	WS1:43008	WS2:42384	WS3:42784	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33696 {8:4212,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11720 {40:293,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 168480 {40:4212,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2344 {8:293,}
maxmflatency = 1640 
max_icnt2mem_latency = 1387 
maxmrqlatency = 9 
max_icnt2sh_latency = 17 
averagemflatency = 724 
avg_icnt2mem_latency = 194 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 4 
mrq_lat_table:192 	8 	24 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	293 	729 	2880 	603 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	568 	1041 	2267 	428 	116 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2213 	1533 	746 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	0 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5614         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5656         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5601      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5563      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0      5564         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5555      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      5598         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5558      5836         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0      5574         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5568      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5624         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      5562         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5529         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5521         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5536      5530         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0      5531         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5539         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5522      5536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0      5579         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5558      5523         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5491      5712         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5529         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 226/35 = 6.457143
number of bytes read:
dram[0]:       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 7232
Bmin_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes accessed:
dram[0]:       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 7232
min_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        387    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        150    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        607       581    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        574       656    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none         628    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        470       496    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none         338    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        361       330    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none         378    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        513       329    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        430    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none         410    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        402    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        403    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none         370    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        351    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none         580    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        183       436    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none         390    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        346    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        440       266    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        427    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none         213    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        295       391    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        477       536    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        363    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        922         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        582         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1526      1550         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1639      1640         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0      1134         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        986      1056         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       837         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:       1103      1064         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0       602         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        873       848         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        879         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          0      1094         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        811         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        793         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:          0       729         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        710         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:          0      1141         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        649       742         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:          0       717         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        923         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        937       708         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        701         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:          0       575         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        573       728         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:       1119      1117         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        704         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=67267 n_nop=67258 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004757
n_activity=171 dram_eff=0.1871
bk0: 8a 67235i bk1: 0a 67267i bk2: 0a 67267i bk3: 0a 67267i bk4: 0a 67267i bk5: 0a 67267i bk6: 0a 67267i bk7: 0a 67267i bk8: 0a 67267i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67267i bk12: 0a 67267i bk13: 0a 67267i bk14: 0a 67267i bk15: 0a 67267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000476 
total_CMD = 67267 
util_bw = 32 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 67206 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67258 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000312189
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=67267 n_nop=67265 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.946e-05
n_activity=78 dram_eff=0.05128
bk0: 1a 67243i bk1: 0a 67267i bk2: 0a 67267i bk3: 0a 67267i bk4: 0a 67267i bk5: 0a 67267i bk6: 0a 67267i bk7: 0a 67267i bk8: 0a 67267i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67267i bk12: 0a 67267i bk13: 0a 67267i bk14: 0a 67267i bk15: 0a 67267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000059 
total_CMD = 67267 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 67239 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67265 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=67267 n_nop=67245 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001189
n_activity=434 dram_eff=0.1843
bk0: 12a 67240i bk1: 8a 67228i bk2: 0a 67265i bk3: 0a 67266i bk4: 0a 67266i bk5: 0a 67266i bk6: 0a 67267i bk7: 0a 67267i bk8: 0a 67267i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67267i bk12: 0a 67268i bk13: 0a 67268i bk14: 0a 67268i bk15: 0a 67268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024096
Bank_Level_Parallism_Col = 1.024691
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024691 

BW Util details:
bwutil = 0.001189 
total_CMD = 67267 
util_bw = 80 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 67136 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67245 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000297 
Either_Row_CoL_Bus_Util = 0.000327 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000624377
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=67267 n_nop=67245 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001189
n_activity=331 dram_eff=0.2417
bk0: 8a 67228i bk1: 12a 67238i bk2: 0a 67265i bk3: 0a 67267i bk4: 0a 67267i bk5: 0a 67267i bk6: 0a 67267i bk7: 0a 67267i bk8: 0a 67267i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67267i bk12: 0a 67267i bk13: 0a 67267i bk14: 0a 67267i bk15: 0a 67268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001189 
total_CMD = 67267 
util_bw = 80 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 67129 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67245 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000297 
Either_Row_CoL_Bus_Util = 0.000327 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000743307
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=67267 n_nop=67258 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004757
n_activity=178 dram_eff=0.1798
bk0: 0a 67267i bk1: 8a 67234i bk2: 0a 67266i bk3: 0a 67267i bk4: 0a 67267i bk5: 0a 67267i bk6: 0a 67267i bk7: 0a 67267i bk8: 0a 67267i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67267i bk12: 0a 67267i bk13: 0a 67267i bk14: 0a 67267i bk15: 0a 67267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000476 
total_CMD = 67267 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 67205 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67258 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000312189
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=67267 n_nop=67267 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67267i bk1: 0a 67267i bk2: 0a 67267i bk3: 0a 67267i bk4: 0a 67267i bk5: 0a 67267i bk6: 0a 67267i bk7: 0a 67267i bk8: 0a 67267i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67267i bk12: 0a 67267i bk13: 0a 67267i bk14: 0a 67267i bk15: 0a 67267i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67267 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67267 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67267 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=67267 n_nop=67267 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67267i bk1: 0a 67267i bk2: 0a 67267i bk3: 0a 67267i bk4: 0a 67267i bk5: 0a 67267i bk6: 0a 67267i bk7: 0a 67267i bk8: 0a 67267i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67267i bk12: 0a 67267i bk13: 0a 67267i bk14: 0a 67267i bk15: 0a 67267i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67267 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67267 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67267 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=67267 n_nop=67245 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001189
n_activity=225 dram_eff=0.3556
bk0: 12a 67224i bk1: 8a 67196i bk2: 0a 67267i bk3: 0a 67267i bk4: 0a 67267i bk5: 0a 67267i bk6: 0a 67267i bk7: 0a 67267i bk8: 0a 67267i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67267i bk12: 0a 67267i bk13: 0a 67267i bk14: 0a 67267i bk15: 0a 67267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.488889
Bank_Level_Parallism_Col = 1.359551
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.359551 

BW Util details:
bwutil = 0.001189 
total_CMD = 67267 
util_bw = 80 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 67147 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67245 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000297 
Either_Row_CoL_Bus_Util = 0.000327 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00309216
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=67267 n_nop=67258 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004757
n_activity=175 dram_eff=0.1829
bk0: 0a 67267i bk1: 8a 67238i bk2: 0a 67266i bk3: 0a 67267i bk4: 0a 67267i bk5: 0a 67267i bk6: 0a 67267i bk7: 0a 67267i bk8: 0a 67267i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67267i bk12: 0a 67267i bk13: 0a 67267i bk14: 0a 67267i bk15: 0a 67267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000476 
total_CMD = 67267 
util_bw = 32 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 67209 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67258 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000297323
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=67267 n_nop=67253 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007136
n_activity=279 dram_eff=0.172
bk0: 8a 67234i bk1: 4a 67242i bk2: 0a 67266i bk3: 0a 67266i bk4: 0a 67266i bk5: 0a 67266i bk6: 0a 67266i bk7: 0a 67266i bk8: 0a 67266i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67268i bk12: 0a 67268i bk13: 0a 67268i bk14: 0a 67268i bk15: 0a 67268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000714 
total_CMD = 67267 
util_bw = 48 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 67164 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67253 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000178 
Either_Row_CoL_Bus_Util = 0.000208 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.97323e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=67267 n_nop=67267 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67267i bk1: 0a 67267i bk2: 0a 67267i bk3: 0a 67267i bk4: 0a 67267i bk5: 0a 67267i bk6: 0a 67267i bk7: 0a 67267i bk8: 0a 67267i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67267i bk12: 0a 67267i bk13: 0a 67267i bk14: 0a 67267i bk15: 0a 67267i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67267 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67267 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67267 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=67267 n_nop=67262 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002379
n_activity=106 dram_eff=0.1509
bk0: 0a 67267i bk1: 4a 67238i bk2: 0a 67266i bk3: 0a 67267i bk4: 0a 67267i bk5: 0a 67267i bk6: 0a 67267i bk7: 0a 67267i bk8: 0a 67267i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67267i bk12: 0a 67267i bk13: 0a 67267i bk14: 0a 67267i bk15: 0a 67267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000238 
total_CMD = 67267 
util_bw = 16 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 67225 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67262 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000074 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000297323
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=67267 n_nop=67257 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004757
n_activity=151 dram_eff=0.2119
bk0: 4a 67224i bk1: 4a 67243i bk2: 0a 67265i bk3: 0a 67267i bk4: 0a 67267i bk5: 0a 67267i bk6: 0a 67267i bk7: 0a 67267i bk8: 0a 67267i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67267i bk12: 0a 67267i bk13: 0a 67267i bk14: 0a 67267i bk15: 0a 67268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.293103
Bank_Level_Parallism_Col = 1.210526
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.210526 

BW Util details:
bwutil = 0.000476 
total_CMD = 67267 
util_bw = 32 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 67197 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67257 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0009217
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=67267 n_nop=67262 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002379
n_activity=144 dram_eff=0.1111
bk0: 4a 67243i bk1: 0a 67267i bk2: 0a 67267i bk3: 0a 67267i bk4: 0a 67267i bk5: 0a 67267i bk6: 0a 67267i bk7: 0a 67267i bk8: 0a 67267i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67267i bk12: 0a 67267i bk13: 0a 67267i bk14: 0a 67267i bk15: 0a 67267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000238 
total_CMD = 67267 
util_bw = 16 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 67227 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67262 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000074 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=67267 n_nop=67254 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007136
n_activity=254 dram_eff=0.189
bk0: 0a 67267i bk1: 12a 67233i bk2: 0a 67266i bk3: 0a 67267i bk4: 0a 67267i bk5: 0a 67267i bk6: 0a 67267i bk7: 0a 67267i bk8: 0a 67267i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67267i bk12: 0a 67267i bk13: 0a 67267i bk14: 0a 67267i bk15: 0a 67267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000714 
total_CMD = 67267 
util_bw = 48 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 67191 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67254 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000178 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000118929
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=67267 n_nop=67261 n_act=1 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002973
n_activity=122 dram_eff=0.1639
bk0: 5a 67233i bk1: 0a 67267i bk2: 0a 67267i bk3: 0a 67267i bk4: 0a 67267i bk5: 0a 67267i bk6: 0a 67267i bk7: 0a 67267i bk8: 0a 67267i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67267i bk12: 0a 67267i bk13: 0a 67267i bk14: 0a 67267i bk15: 0a 67267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000297 
total_CMD = 67267 
util_bw = 20 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 67219 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67261 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 5 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000505448
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=67267 n_nop=67267 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67267i bk1: 0a 67267i bk2: 0a 67267i bk3: 0a 67267i bk4: 0a 67267i bk5: 0a 67267i bk6: 0a 67267i bk7: 0a 67267i bk8: 0a 67267i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67267i bk12: 0a 67267i bk13: 0a 67267i bk14: 0a 67267i bk15: 0a 67267i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67267 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67267 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67267 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=67267 n_nop=67254 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001784
n_activity=203 dram_eff=0.05911
bk0: 12a 67242i bk1: 0a 67267i bk2: 0a 67267i bk3: 0a 67267i bk4: 0a 67267i bk5: 0a 67267i bk6: 0a 67267i bk7: 0a 67267i bk8: 0a 67267i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67267i bk12: 0a 67267i bk13: 0a 67267i bk14: 0a 67267i bk15: 0a 67267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000178 
total_CMD = 67267 
util_bw = 12 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 67230 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67254 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000178 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000208126
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=67267 n_nop=67267 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67267i bk1: 0a 67267i bk2: 0a 67267i bk3: 0a 67267i bk4: 0a 67267i bk5: 0a 67267i bk6: 0a 67267i bk7: 0a 67267i bk8: 0a 67267i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67267i bk12: 0a 67267i bk13: 0a 67267i bk14: 0a 67267i bk15: 0a 67267i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67267 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67267 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67267 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=67267 n_nop=67262 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.946e-05
n_activity=127 dram_eff=0.0315
bk0: 0a 67267i bk1: 4a 67245i bk2: 0a 67267i bk3: 0a 67267i bk4: 0a 67267i bk5: 0a 67267i bk6: 0a 67267i bk7: 0a 67267i bk8: 0a 67267i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67267i bk12: 0a 67267i bk13: 0a 67267i bk14: 0a 67267i bk15: 0a 67267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000059 
total_CMD = 67267 
util_bw = 4 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 67241 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67262 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000074 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=67267 n_nop=67262 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.946e-05
n_activity=102 dram_eff=0.03922
bk0: 4a 67242i bk1: 0a 67267i bk2: 0a 67267i bk3: 0a 67267i bk4: 0a 67267i bk5: 0a 67267i bk6: 0a 67267i bk7: 0a 67267i bk8: 0a 67267i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67267i bk12: 0a 67267i bk13: 0a 67267i bk14: 0a 67267i bk15: 0a 67267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000059 
total_CMD = 67267 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 67238 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67262 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000074 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.48661e-05
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=67267 n_nop=67254 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001784
n_activity=229 dram_eff=0.0524
bk0: 0a 67267i bk1: 12a 67242i bk2: 0a 67267i bk3: 0a 67267i bk4: 0a 67267i bk5: 0a 67267i bk6: 0a 67267i bk7: 0a 67267i bk8: 0a 67267i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67267i bk12: 0a 67267i bk13: 0a 67267i bk14: 0a 67267i bk15: 0a 67267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000178 
total_CMD = 67267 
util_bw = 12 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 67230 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67254 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000178 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000133795
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=67267 n_nop=67257 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001189
n_activity=161 dram_eff=0.04969
bk0: 4a 67239i bk1: 4a 67245i bk2: 0a 67267i bk3: 0a 67267i bk4: 0a 67267i bk5: 0a 67267i bk6: 0a 67267i bk7: 0a 67267i bk8: 0a 67267i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67267i bk12: 0a 67267i bk13: 0a 67267i bk14: 0a 67267i bk15: 0a 67267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000119 
total_CMD = 67267 
util_bw = 8 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 67209 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67257 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000535181
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=67267 n_nop=67262 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.946e-05
n_activity=114 dram_eff=0.03509
bk0: 0a 67267i bk1: 4a 67242i bk2: 0a 67267i bk3: 0a 67267i bk4: 0a 67267i bk5: 0a 67267i bk6: 0a 67267i bk7: 0a 67267i bk8: 0a 67267i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67267i bk12: 0a 67267i bk13: 0a 67267i bk14: 0a 67267i bk15: 0a 67267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000059 
total_CMD = 67267 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 67238 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67262 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000074 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000282456
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=67267 n_nop=67262 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.946e-05
n_activity=135 dram_eff=0.02963
bk0: 4a 67245i bk1: 0a 67267i bk2: 0a 67267i bk3: 0a 67267i bk4: 0a 67267i bk5: 0a 67267i bk6: 0a 67267i bk7: 0a 67267i bk8: 0a 67267i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67267i bk12: 0a 67267i bk13: 0a 67267i bk14: 0a 67267i bk15: 0a 67267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000059 
total_CMD = 67267 
util_bw = 4 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 67241 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67262 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000074 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=67267 n_nop=67253 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001784
n_activity=260 dram_eff=0.04615
bk0: 8a 67245i bk1: 4a 67242i bk2: 0a 67267i bk3: 0a 67267i bk4: 0a 67267i bk5: 0a 67267i bk6: 0a 67267i bk7: 0a 67267i bk8: 0a 67267i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67267i bk12: 0a 67267i bk13: 0a 67267i bk14: 0a 67267i bk15: 0a 67267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017241
Bank_Level_Parallism_Col = 1.017857
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017857 

BW Util details:
bwutil = 0.000178 
total_CMD = 67267 
util_bw = 12 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 67209 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67253 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000178 
Either_Row_CoL_Bus_Util = 0.000208 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000208126
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=67267 n_nop=67262 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.946e-05
n_activity=115 dram_eff=0.03478
bk0: 4a 67245i bk1: 0a 67267i bk2: 0a 67267i bk3: 0a 67267i bk4: 0a 67267i bk5: 0a 67267i bk6: 0a 67267i bk7: 0a 67267i bk8: 0a 67267i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67267i bk12: 0a 67267i bk13: 0a 67267i bk14: 0a 67267i bk15: 0a 67267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000059 
total_CMD = 67267 
util_bw = 4 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 67241 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67262 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000074 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=67267 n_nop=67262 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.946e-05
n_activity=93 dram_eff=0.04301
bk0: 0a 67267i bk1: 4a 67242i bk2: 0a 67267i bk3: 0a 67267i bk4: 0a 67267i bk5: 0a 67267i bk6: 0a 67267i bk7: 0a 67267i bk8: 0a 67267i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67267i bk12: 0a 67267i bk13: 0a 67267i bk14: 0a 67267i bk15: 0a 67267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000059 
total_CMD = 67267 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 67238 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67262 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000074 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.43307e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=67267 n_nop=67253 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001784
n_activity=220 dram_eff=0.05455
bk0: 4a 67245i bk1: 8a 67239i bk2: 0a 67267i bk3: 0a 67267i bk4: 0a 67267i bk5: 0a 67267i bk6: 0a 67267i bk7: 0a 67267i bk8: 0a 67267i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67267i bk12: 0a 67267i bk13: 0a 67267i bk14: 0a 67267i bk15: 0a 67267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016393
Bank_Level_Parallism_Col = 1.016949
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016949 

BW Util details:
bwutil = 0.000178 
total_CMD = 67267 
util_bw = 12 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 67206 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67253 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000178 
Either_Row_CoL_Bus_Util = 0.000208 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000535181
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=67267 n_nop=67253 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001784
n_activity=223 dram_eff=0.05381
bk0: 8a 67236i bk1: 4a 67242i bk2: 0a 67267i bk3: 0a 67267i bk4: 0a 67267i bk5: 0a 67267i bk6: 0a 67267i bk7: 0a 67267i bk8: 0a 67267i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67267i bk12: 0a 67267i bk13: 0a 67267i bk14: 0a 67267i bk15: 0a 67267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014925
Bank_Level_Parallism_Col = 1.015385
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015385 

BW Util details:
bwutil = 0.000178 
total_CMD = 67267 
util_bw = 12 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 67200 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67253 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000178 
Either_Row_CoL_Bus_Util = 0.000208 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000817637
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=67267 n_nop=67262 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.946e-05
n_activity=114 dram_eff=0.03509
bk0: 4a 67242i bk1: 0a 67267i bk2: 0a 67267i bk3: 0a 67267i bk4: 0a 67267i bk5: 0a 67267i bk6: 0a 67267i bk7: 0a 67267i bk8: 0a 67267i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67267i bk12: 0a 67267i bk13: 0a 67267i bk14: 0a 67267i bk15: 0a 67267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000059 
total_CMD = 67267 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 67238 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67262 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000074 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00026759
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=67267 n_nop=67267 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67267i bk1: 0a 67267i bk2: 0a 67267i bk3: 0a 67267i bk4: 0a 67267i bk5: 0a 67267i bk6: 0a 67267i bk7: 0a 67267i bk8: 0a 67267i bk9: 0a 67267i bk10: 0a 67267i bk11: 0a 67267i bk12: 0a 67267i bk13: 0a 67267i bk14: 0a 67267i bk15: 0a 67267i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67267 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67267 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67267 
n_nop = 67267 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 150, Miss = 8, Miss_rate = 0.053, Pending_hits = 19, Reservation_fails = 445
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 9, Miss = 1, Miss_rate = 0.111, Pending_hits = 3, Reservation_fails = 219
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 267, Miss = 12, Miss_rate = 0.045, Pending_hits = 28, Reservation_fails = 970
L2_cache_bank[5]: Access = 140, Miss = 8, Miss_rate = 0.057, Pending_hits = 17, Reservation_fails = 465
L2_cache_bank[6]: Access = 76, Miss = 4, Miss_rate = 0.053, Pending_hits = 10, Reservation_fails = 248
L2_cache_bank[7]: Access = 324, Miss = 16, Miss_rate = 0.049, Pending_hits = 24, Reservation_fails = 1103
L2_cache_bank[8]: Access = 185, Miss = 8, Miss_rate = 0.043, Pending_hits = 20, Reservation_fails = 703
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 184, Miss = 8, Miss_rate = 0.043, Pending_hits = 18, Reservation_fails = 500
L2_cache_bank[15]: Access = 253, Miss = 12, Miss_rate = 0.047, Pending_hits = 25, Reservation_fails = 490
L2_cache_bank[16]: Access = 72, Miss = 4, Miss_rate = 0.056, Pending_hits = 11, Reservation_fails = 443
L2_cache_bank[17]: Access = 76, Miss = 4, Miss_rate = 0.053, Pending_hits = 11, Reservation_fails = 226
L2_cache_bank[18]: Access = 44, Miss = 4, Miss_rate = 0.091, Pending_hits = 8, Reservation_fails = 232
L2_cache_bank[19]: Access = 126, Miss = 8, Miss_rate = 0.063, Pending_hits = 21, Reservation_fails = 725
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 98, Miss = 4, Miss_rate = 0.041, Pending_hits = 12, Reservation_fails = 221
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 163, Miss = 8, Miss_rate = 0.049, Pending_hits = 21, Reservation_fails = 493
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 84, Miss = 4, Miss_rate = 0.048, Pending_hits = 12, Reservation_fails = 492
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 63, Miss = 4, Miss_rate = 0.063, Pending_hits = 12, Reservation_fails = 457
L2_cache_bank[29]: Access = 156, Miss = 8, Miss_rate = 0.051, Pending_hits = 21, Reservation_fails = 738
L2_cache_bank[30]: Access = 11, Miss = 1, Miss_rate = 0.091, Pending_hits = 3, Reservation_fails = 222
L2_cache_bank[31]: Access = 92, Miss = 4, Miss_rate = 0.043, Pending_hits = 6, Reservation_fails = 511
L2_total_cache_accesses = 2573
L2_total_cache_misses = 130
L2_total_cache_miss_rate = 0.0505
L2_total_cache_pending_hits = 302
L2_total_cache_reservation_fails = 9903
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 302
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9903
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 302
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 221
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 221
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9903
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4505
icnt_total_pkts_simt_to_mem=4505
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4505
Req_Network_cycles = 15192
Req_Network_injected_packets_per_cycle =       0.2965 
Req_Network_conflicts_per_cycle =       0.5026
Req_Network_conflicts_per_cycle_util =      12.5799
Req_Bank_Level_Parallism =       7.4217
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6295
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1616

Reply_Network_injected_packets_num = 4505
Reply_Network_cycles = 15192
Reply_Network_injected_packets_per_cycle =        0.2965
Reply_Network_conflicts_per_cycle =        0.0249
Reply_Network_conflicts_per_cycle_util =       0.3150
Reply_Bank_Level_Parallism =       3.7448
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0123
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0064
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 1110918 (inst/sec)
gpgpu_simulation_rate = 3798 (cycle/sec)
gpgpu_silicon_slowdown = 298051x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-2-ctx_0x55b7e4c20df0.traceg.xz
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 2
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 36
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5e7d000000
-local mem base_addr = 0x00007f5e7b000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-2-ctx_0x55b7e4c20df0.traceg.xz
launching kernel name: _Z14calculate_tempiPfS_iiiiffffff uid: 2 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 2: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 2 
kernel_stream_id = 0
gpu_sim_cycle = 14825
gpu_sim_insn = 4443674
gpu_ipc =     299.7419
gpu_tot_sim_cycle = 30017
gpu_tot_sim_insn = 8887348
gpu_tot_ipc =     296.0771
gpu_tot_issued_cta = 128
gpu_occupancy = 23.6552% 
gpu_tot_occupancy = 23.3977% 
max_total_param_size = 0
gpu_stall_dramfull = 8972
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3039
partiton_level_parallism_total  =       0.3002
partiton_level_parallism_util =       6.9308
partiton_level_parallism_util_total  =       6.3810
L2_BW  =      11.0077 GB/Sec
L2_BW_total  =      10.8731 GB/Sec
gpu_total_sim_rate=987483

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 215, Miss = 200, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 190
	L1D_cache_core[1]: Access = 208, Miss = 194, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 163
	L1D_cache_core[2]: Access = 189, Miss = 174, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[3]: Access = 186, Miss = 172, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 149
	L1D_cache_core[4]: Access = 199, Miss = 184, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 200
	L1D_cache_core[5]: Access = 217, Miss = 202, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 233
	L1D_cache_core[6]: Access = 213, Miss = 198, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 233
	L1D_cache_core[7]: Access = 204, Miss = 190, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 208
	L1D_cache_core[8]: Access = 213, Miss = 198, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 221
	L1D_cache_core[9]: Access = 214, Miss = 200, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 235
	L1D_cache_core[10]: Access = 193, Miss = 180, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 149
	L1D_cache_core[11]: Access = 185, Miss = 174, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 116
	L1D_cache_core[12]: Access = 197, Miss = 184, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 176
	L1D_cache_core[13]: Access = 214, Miss = 202, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 206
	L1D_cache_core[14]: Access = 207, Miss = 194, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 168
	L1D_cache_core[15]: Access = 193, Miss = 182, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 144
	L1D_cache_core[16]: Access = 201, Miss = 188, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 165
	L1D_cache_core[17]: Access = 208, Miss = 196, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 200
	L1D_cache_core[18]: Access = 215, Miss = 200, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 219
	L1D_cache_core[19]: Access = 208, Miss = 194, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 204
	L1D_cache_core[20]: Access = 205, Miss = 190, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 188
	L1D_cache_core[21]: Access = 219, Miss = 204, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 230
	L1D_cache_core[22]: Access = 207, Miss = 192, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 192
	L1D_cache_core[23]: Access = 192, Miss = 178, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[24]: Access = 189, Miss = 174, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 173
	L1D_cache_core[25]: Access = 196, Miss = 182, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 123
	L1D_cache_core[26]: Access = 213, Miss = 198, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 226
	L1D_cache_core[27]: Access = 214, Miss = 200, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 233
	L1D_cache_core[28]: Access = 209, Miss = 196, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 214
	L1D_cache_core[29]: Access = 218, Miss = 206, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 238
	L1D_cache_core[30]: Access = 205, Miss = 192, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 194
	L1D_cache_core[31]: Access = 189, Miss = 178, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 164
	L1D_cache_core[32]: Access = 183, Miss = 170, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 149
	L1D_cache_core[33]: Access = 185, Miss = 174, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 153
	L1D_cache_core[34]: Access = 201, Miss = 188, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 199
	L1D_cache_core[35]: Access = 208, Miss = 196, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 218
	L1D_cache_core[36]: Access = 186, Miss = 176, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 195
	L1D_cache_core[37]: Access = 186, Miss = 176, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 201
	L1D_cache_core[38]: Access = 170, Miss = 160, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 184
	L1D_cache_core[39]: Access = 153, Miss = 144, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 128
	L1D_cache_core[40]: Access = 146, Miss = 136, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 137
	L1D_cache_core[41]: Access = 145, Miss = 136, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 120
	L1D_cache_core[42]: Access = 162, Miss = 152, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 136
	L1D_cache_core[43]: Access = 178, Miss = 168, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 170
	L1D_cache_core[44]: Access = 186, Miss = 176, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 184
	L1D_cache_core[45]: Access = 186, Miss = 176, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 186
	L1D_total_cache_accesses = 9010
	L1D_total_cache_misses = 8424
	L1D_total_cache_miss_rate = 0.9350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 8408
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 586

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8408
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
516, 568, 620, 808, 808, 750, 646, 542, 271, 323, 375, 404, 404, 375, 323, 271, 
gpgpu_n_tot_thrd_icount = 10860032
gpgpu_n_tot_w_icount = 339376
gpgpu_n_stall_shd_mem = 1954
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8424
gpgpu_n_mem_write_global = 586
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 46656
gpgpu_n_store_insn = 1800
gpgpu_n_shmem_insn = 540090
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 1954
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1954
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:141060	W0_Idle:446254	W0_Scoreboard:1861626	W1:0	W2:0	W3:784	W4:1542	W5:1512	W6:5712	W7:1400	W8:8554	W9:1400	W10:6272	W11:672	W12:9764	W13:672	W14:6948	W15:0	W16:13500	W17:0	W18:4452	W19:48	W20:11656	W21:48	W22:2788	W23:100	W24:13046	W25:100	W26:2748	W27:108	W28:10038	W29:56	W30:0	W31:0	W32:224544
single_issue_nums: WS0:83024	WS1:86016	WS2:84768	WS3:85568	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 67392 {8:8424,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23440 {40:586,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 336960 {40:8424,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4688 {8:586,}
maxmflatency = 1640 
max_icnt2mem_latency = 1387 
maxmrqlatency = 9 
max_icnt2sh_latency = 17 
averagemflatency = 540 
avg_icnt2mem_latency = 180 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 3 
mrq_lat_table:192 	8 	24 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	991 	4407 	3009 	603 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1240 	2023 	4346 	1200 	116 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6718 	1533 	746 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	2 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5614         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5656         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5601      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5563      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0      5564         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5555      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      5598         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5558      5836         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0      5574         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5568      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5624         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      5562         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5529         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5521         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5536      5530         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0      5531         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5539         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5522      5536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0      5579         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5558      5523         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5491      5712         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5529         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 226/35 = 6.457143
number of bytes read:
dram[0]:       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 7232
Bmin_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes accessed:
dram[0]:       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 7232
min_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        623    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        252    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        820       815    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        806       870    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none         875    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        684       730    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none         559    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        535       466    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none         631    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        769       504    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        659    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none         609    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        601    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        652    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none         621    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        557    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none         826    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        337       699    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none         669    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        532    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        669       448    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        672    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none         386    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        527       645    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        708       790    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        604    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        922         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        582         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1526      1550         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1639      1640         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0      1134         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        986      1056         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       837         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:       1103      1064         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0       602         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        873       848         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        879         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          0      1094         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        811         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        793         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:          0       729         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        710         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:          0      1141         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        649       742         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:          0       717         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        923         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        937       708         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        701         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:          0       575         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        573       728         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:       1119      1117         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        704         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132912 n_nop=132903 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002408
n_activity=171 dram_eff=0.1871
bk0: 8a 132880i bk1: 0a 132912i bk2: 0a 132912i bk3: 0a 132912i bk4: 0a 132912i bk5: 0a 132912i bk6: 0a 132912i bk7: 0a 132912i bk8: 0a 132912i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132912i bk12: 0a 132912i bk13: 0a 132912i bk14: 0a 132912i bk15: 0a 132912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000241 
total_CMD = 132912 
util_bw = 32 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 132851 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132903 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000157999
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132912 n_nop=132910 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.01e-05
n_activity=78 dram_eff=0.05128
bk0: 1a 132888i bk1: 0a 132912i bk2: 0a 132912i bk3: 0a 132912i bk4: 0a 132912i bk5: 0a 132912i bk6: 0a 132912i bk7: 0a 132912i bk8: 0a 132912i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132912i bk12: 0a 132912i bk13: 0a 132912i bk14: 0a 132912i bk15: 0a 132912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000030 
total_CMD = 132912 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 132884 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132910 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000008 
Either_Row_CoL_Bus_Util = 0.000015 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132912 n_nop=132890 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006019
n_activity=434 dram_eff=0.1843
bk0: 12a 132885i bk1: 8a 132873i bk2: 0a 132910i bk3: 0a 132911i bk4: 0a 132911i bk5: 0a 132911i bk6: 0a 132912i bk7: 0a 132912i bk8: 0a 132912i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132912i bk12: 0a 132913i bk13: 0a 132913i bk14: 0a 132913i bk15: 0a 132913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024096
Bank_Level_Parallism_Col = 1.024691
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024691 

BW Util details:
bwutil = 0.000602 
total_CMD = 132912 
util_bw = 80 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 132781 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132890 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000150 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000315999
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132912 n_nop=132890 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006019
n_activity=331 dram_eff=0.2417
bk0: 8a 132873i bk1: 12a 132883i bk2: 0a 132910i bk3: 0a 132912i bk4: 0a 132912i bk5: 0a 132912i bk6: 0a 132912i bk7: 0a 132912i bk8: 0a 132912i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132912i bk12: 0a 132912i bk13: 0a 132912i bk14: 0a 132912i bk15: 0a 132913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000602 
total_CMD = 132912 
util_bw = 80 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 132774 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132890 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000150 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000376189
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132912 n_nop=132903 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002408
n_activity=178 dram_eff=0.1798
bk0: 0a 132912i bk1: 8a 132879i bk2: 0a 132911i bk3: 0a 132912i bk4: 0a 132912i bk5: 0a 132912i bk6: 0a 132912i bk7: 0a 132912i bk8: 0a 132912i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132912i bk12: 0a 132912i bk13: 0a 132912i bk14: 0a 132912i bk15: 0a 132912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000241 
total_CMD = 132912 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 132850 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132903 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000157999
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132912 n_nop=132912 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 132912i bk1: 0a 132912i bk2: 0a 132912i bk3: 0a 132912i bk4: 0a 132912i bk5: 0a 132912i bk6: 0a 132912i bk7: 0a 132912i bk8: 0a 132912i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132912i bk12: 0a 132912i bk13: 0a 132912i bk14: 0a 132912i bk15: 0a 132912i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 132912 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 132912 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132912 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132912 n_nop=132912 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 132912i bk1: 0a 132912i bk2: 0a 132912i bk3: 0a 132912i bk4: 0a 132912i bk5: 0a 132912i bk6: 0a 132912i bk7: 0a 132912i bk8: 0a 132912i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132912i bk12: 0a 132912i bk13: 0a 132912i bk14: 0a 132912i bk15: 0a 132912i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 132912 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 132912 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132912 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132912 n_nop=132890 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006019
n_activity=225 dram_eff=0.3556
bk0: 12a 132869i bk1: 8a 132841i bk2: 0a 132912i bk3: 0a 132912i bk4: 0a 132912i bk5: 0a 132912i bk6: 0a 132912i bk7: 0a 132912i bk8: 0a 132912i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132912i bk12: 0a 132912i bk13: 0a 132912i bk14: 0a 132912i bk15: 0a 132912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.488889
Bank_Level_Parallism_Col = 1.359551
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.359551 

BW Util details:
bwutil = 0.000602 
total_CMD = 132912 
util_bw = 80 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 132792 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132890 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000150 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00156495
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132912 n_nop=132903 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002408
n_activity=175 dram_eff=0.1829
bk0: 0a 132912i bk1: 8a 132883i bk2: 0a 132911i bk3: 0a 132912i bk4: 0a 132912i bk5: 0a 132912i bk6: 0a 132912i bk7: 0a 132912i bk8: 0a 132912i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132912i bk12: 0a 132912i bk13: 0a 132912i bk14: 0a 132912i bk15: 0a 132912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000241 
total_CMD = 132912 
util_bw = 32 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 132854 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132903 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000150476
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132912 n_nop=132898 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003611
n_activity=279 dram_eff=0.172
bk0: 8a 132879i bk1: 4a 132887i bk2: 0a 132911i bk3: 0a 132911i bk4: 0a 132911i bk5: 0a 132911i bk6: 0a 132911i bk7: 0a 132911i bk8: 0a 132911i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132913i bk12: 0a 132913i bk13: 0a 132913i bk14: 0a 132913i bk15: 0a 132913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000361 
total_CMD = 132912 
util_bw = 48 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 132809 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132898 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.50475e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132912 n_nop=132912 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 132912i bk1: 0a 132912i bk2: 0a 132912i bk3: 0a 132912i bk4: 0a 132912i bk5: 0a 132912i bk6: 0a 132912i bk7: 0a 132912i bk8: 0a 132912i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132912i bk12: 0a 132912i bk13: 0a 132912i bk14: 0a 132912i bk15: 0a 132912i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 132912 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 132912 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132912 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132912 n_nop=132907 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001204
n_activity=106 dram_eff=0.1509
bk0: 0a 132912i bk1: 4a 132883i bk2: 0a 132911i bk3: 0a 132912i bk4: 0a 132912i bk5: 0a 132912i bk6: 0a 132912i bk7: 0a 132912i bk8: 0a 132912i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132912i bk12: 0a 132912i bk13: 0a 132912i bk14: 0a 132912i bk15: 0a 132912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000120 
total_CMD = 132912 
util_bw = 16 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 132870 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132907 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000150476
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132912 n_nop=132902 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002408
n_activity=151 dram_eff=0.2119
bk0: 4a 132869i bk1: 4a 132888i bk2: 0a 132910i bk3: 0a 132912i bk4: 0a 132912i bk5: 0a 132912i bk6: 0a 132912i bk7: 0a 132912i bk8: 0a 132912i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132912i bk12: 0a 132912i bk13: 0a 132912i bk14: 0a 132912i bk15: 0a 132913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.293103
Bank_Level_Parallism_Col = 1.210526
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.210526 

BW Util details:
bwutil = 0.000241 
total_CMD = 132912 
util_bw = 32 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 132842 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132902 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000466474
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132912 n_nop=132907 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001204
n_activity=144 dram_eff=0.1111
bk0: 4a 132888i bk1: 0a 132912i bk2: 0a 132912i bk3: 0a 132912i bk4: 0a 132912i bk5: 0a 132912i bk6: 0a 132912i bk7: 0a 132912i bk8: 0a 132912i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132912i bk12: 0a 132912i bk13: 0a 132912i bk14: 0a 132912i bk15: 0a 132912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000120 
total_CMD = 132912 
util_bw = 16 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 132872 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132907 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132912 n_nop=132899 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003611
n_activity=254 dram_eff=0.189
bk0: 0a 132912i bk1: 12a 132878i bk2: 0a 132911i bk3: 0a 132912i bk4: 0a 132912i bk5: 0a 132912i bk6: 0a 132912i bk7: 0a 132912i bk8: 0a 132912i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132912i bk12: 0a 132912i bk13: 0a 132912i bk14: 0a 132912i bk15: 0a 132912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000361 
total_CMD = 132912 
util_bw = 48 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 132836 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132899 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.01902e-05
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132912 n_nop=132906 n_act=1 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001505
n_activity=122 dram_eff=0.1639
bk0: 5a 132878i bk1: 0a 132912i bk2: 0a 132912i bk3: 0a 132912i bk4: 0a 132912i bk5: 0a 132912i bk6: 0a 132912i bk7: 0a 132912i bk8: 0a 132912i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132912i bk12: 0a 132912i bk13: 0a 132912i bk14: 0a 132912i bk15: 0a 132912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000150 
total_CMD = 132912 
util_bw = 20 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 132864 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132906 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 5 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000038 
Either_Row_CoL_Bus_Util = 0.000045 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000255808
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=132912 n_nop=132912 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 132912i bk1: 0a 132912i bk2: 0a 132912i bk3: 0a 132912i bk4: 0a 132912i bk5: 0a 132912i bk6: 0a 132912i bk7: 0a 132912i bk8: 0a 132912i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132912i bk12: 0a 132912i bk13: 0a 132912i bk14: 0a 132912i bk15: 0a 132912i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 132912 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 132912 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132912 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=132912 n_nop=132899 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.029e-05
n_activity=203 dram_eff=0.05911
bk0: 12a 132887i bk1: 0a 132912i bk2: 0a 132912i bk3: 0a 132912i bk4: 0a 132912i bk5: 0a 132912i bk6: 0a 132912i bk7: 0a 132912i bk8: 0a 132912i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132912i bk12: 0a 132912i bk13: 0a 132912i bk14: 0a 132912i bk15: 0a 132912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000090 
total_CMD = 132912 
util_bw = 12 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 132875 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132899 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000105333
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=132912 n_nop=132912 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 132912i bk1: 0a 132912i bk2: 0a 132912i bk3: 0a 132912i bk4: 0a 132912i bk5: 0a 132912i bk6: 0a 132912i bk7: 0a 132912i bk8: 0a 132912i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132912i bk12: 0a 132912i bk13: 0a 132912i bk14: 0a 132912i bk15: 0a 132912i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 132912 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 132912 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132912 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=132912 n_nop=132907 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.01e-05
n_activity=127 dram_eff=0.0315
bk0: 0a 132912i bk1: 4a 132890i bk2: 0a 132912i bk3: 0a 132912i bk4: 0a 132912i bk5: 0a 132912i bk6: 0a 132912i bk7: 0a 132912i bk8: 0a 132912i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132912i bk12: 0a 132912i bk13: 0a 132912i bk14: 0a 132912i bk15: 0a 132912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000030 
total_CMD = 132912 
util_bw = 4 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 132886 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132907 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=132912 n_nop=132907 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.01e-05
n_activity=102 dram_eff=0.03922
bk0: 4a 132887i bk1: 0a 132912i bk2: 0a 132912i bk3: 0a 132912i bk4: 0a 132912i bk5: 0a 132912i bk6: 0a 132912i bk7: 0a 132912i bk8: 0a 132912i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132912i bk12: 0a 132912i bk13: 0a 132912i bk14: 0a 132912i bk15: 0a 132912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000030 
total_CMD = 132912 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 132883 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132907 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.52377e-06
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=132912 n_nop=132899 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.029e-05
n_activity=229 dram_eff=0.0524
bk0: 0a 132912i bk1: 12a 132887i bk2: 0a 132912i bk3: 0a 132912i bk4: 0a 132912i bk5: 0a 132912i bk6: 0a 132912i bk7: 0a 132912i bk8: 0a 132912i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132912i bk12: 0a 132912i bk13: 0a 132912i bk14: 0a 132912i bk15: 0a 132912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000090 
total_CMD = 132912 
util_bw = 12 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 132875 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132899 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.7714e-05
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=132912 n_nop=132902 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.019e-05
n_activity=161 dram_eff=0.04969
bk0: 4a 132884i bk1: 4a 132890i bk2: 0a 132912i bk3: 0a 132912i bk4: 0a 132912i bk5: 0a 132912i bk6: 0a 132912i bk7: 0a 132912i bk8: 0a 132912i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132912i bk12: 0a 132912i bk13: 0a 132912i bk14: 0a 132912i bk15: 0a 132912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000060 
total_CMD = 132912 
util_bw = 8 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 132854 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132902 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000270856
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=132912 n_nop=132907 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.01e-05
n_activity=114 dram_eff=0.03509
bk0: 0a 132912i bk1: 4a 132887i bk2: 0a 132912i bk3: 0a 132912i bk4: 0a 132912i bk5: 0a 132912i bk6: 0a 132912i bk7: 0a 132912i bk8: 0a 132912i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132912i bk12: 0a 132912i bk13: 0a 132912i bk14: 0a 132912i bk15: 0a 132912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000030 
total_CMD = 132912 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 132883 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132907 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000142952
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=132912 n_nop=132907 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.01e-05
n_activity=135 dram_eff=0.02963
bk0: 4a 132890i bk1: 0a 132912i bk2: 0a 132912i bk3: 0a 132912i bk4: 0a 132912i bk5: 0a 132912i bk6: 0a 132912i bk7: 0a 132912i bk8: 0a 132912i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132912i bk12: 0a 132912i bk13: 0a 132912i bk14: 0a 132912i bk15: 0a 132912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000030 
total_CMD = 132912 
util_bw = 4 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 132886 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132907 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=132912 n_nop=132898 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.029e-05
n_activity=260 dram_eff=0.04615
bk0: 8a 132890i bk1: 4a 132887i bk2: 0a 132912i bk3: 0a 132912i bk4: 0a 132912i bk5: 0a 132912i bk6: 0a 132912i bk7: 0a 132912i bk8: 0a 132912i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132912i bk12: 0a 132912i bk13: 0a 132912i bk14: 0a 132912i bk15: 0a 132912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017241
Bank_Level_Parallism_Col = 1.017857
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017857 

BW Util details:
bwutil = 0.000090 
total_CMD = 132912 
util_bw = 12 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 132854 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132898 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000105333
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=132912 n_nop=132907 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.01e-05
n_activity=115 dram_eff=0.03478
bk0: 4a 132890i bk1: 0a 132912i bk2: 0a 132912i bk3: 0a 132912i bk4: 0a 132912i bk5: 0a 132912i bk6: 0a 132912i bk7: 0a 132912i bk8: 0a 132912i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132912i bk12: 0a 132912i bk13: 0a 132912i bk14: 0a 132912i bk15: 0a 132912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000030 
total_CMD = 132912 
util_bw = 4 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 132886 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132907 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=132912 n_nop=132907 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.01e-05
n_activity=93 dram_eff=0.04301
bk0: 0a 132912i bk1: 4a 132887i bk2: 0a 132912i bk3: 0a 132912i bk4: 0a 132912i bk5: 0a 132912i bk6: 0a 132912i bk7: 0a 132912i bk8: 0a 132912i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132912i bk12: 0a 132912i bk13: 0a 132912i bk14: 0a 132912i bk15: 0a 132912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000030 
total_CMD = 132912 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 132883 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132907 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.76189e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=132912 n_nop=132898 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.029e-05
n_activity=220 dram_eff=0.05455
bk0: 4a 132890i bk1: 8a 132884i bk2: 0a 132912i bk3: 0a 132912i bk4: 0a 132912i bk5: 0a 132912i bk6: 0a 132912i bk7: 0a 132912i bk8: 0a 132912i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132912i bk12: 0a 132912i bk13: 0a 132912i bk14: 0a 132912i bk15: 0a 132912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016393
Bank_Level_Parallism_Col = 1.016949
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016949 

BW Util details:
bwutil = 0.000090 
total_CMD = 132912 
util_bw = 12 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 132851 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132898 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000270856
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=132912 n_nop=132898 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.029e-05
n_activity=223 dram_eff=0.05381
bk0: 8a 132881i bk1: 4a 132887i bk2: 0a 132912i bk3: 0a 132912i bk4: 0a 132912i bk5: 0a 132912i bk6: 0a 132912i bk7: 0a 132912i bk8: 0a 132912i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132912i bk12: 0a 132912i bk13: 0a 132912i bk14: 0a 132912i bk15: 0a 132912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014925
Bank_Level_Parallism_Col = 1.015385
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015385 

BW Util details:
bwutil = 0.000090 
total_CMD = 132912 
util_bw = 12 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 132845 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132898 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000413808
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=132912 n_nop=132907 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.01e-05
n_activity=114 dram_eff=0.03509
bk0: 4a 132887i bk1: 0a 132912i bk2: 0a 132912i bk3: 0a 132912i bk4: 0a 132912i bk5: 0a 132912i bk6: 0a 132912i bk7: 0a 132912i bk8: 0a 132912i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132912i bk12: 0a 132912i bk13: 0a 132912i bk14: 0a 132912i bk15: 0a 132912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000030 
total_CMD = 132912 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 132883 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132907 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000135428
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=132912 n_nop=132912 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 132912i bk1: 0a 132912i bk2: 0a 132912i bk3: 0a 132912i bk4: 0a 132912i bk5: 0a 132912i bk6: 0a 132912i bk7: 0a 132912i bk8: 0a 132912i bk9: 0a 132912i bk10: 0a 132912i bk11: 0a 132912i bk12: 0a 132912i bk13: 0a 132912i bk14: 0a 132912i bk15: 0a 132912i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 132912 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 132912 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132912 
n_nop = 132912 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 300, Miss = 8, Miss_rate = 0.027, Pending_hits = 19, Reservation_fails = 445
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 18, Miss = 1, Miss_rate = 0.056, Pending_hits = 3, Reservation_fails = 219
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 534, Miss = 12, Miss_rate = 0.022, Pending_hits = 28, Reservation_fails = 970
L2_cache_bank[5]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 17, Reservation_fails = 465
L2_cache_bank[6]: Access = 152, Miss = 4, Miss_rate = 0.026, Pending_hits = 10, Reservation_fails = 248
L2_cache_bank[7]: Access = 648, Miss = 16, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 1103
L2_cache_bank[8]: Access = 370, Miss = 8, Miss_rate = 0.022, Pending_hits = 20, Reservation_fails = 703
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 368, Miss = 8, Miss_rate = 0.022, Pending_hits = 18, Reservation_fails = 500
L2_cache_bank[15]: Access = 506, Miss = 12, Miss_rate = 0.024, Pending_hits = 25, Reservation_fails = 490
L2_cache_bank[16]: Access = 144, Miss = 4, Miss_rate = 0.028, Pending_hits = 11, Reservation_fails = 443
L2_cache_bank[17]: Access = 152, Miss = 4, Miss_rate = 0.026, Pending_hits = 11, Reservation_fails = 226
L2_cache_bank[18]: Access = 88, Miss = 4, Miss_rate = 0.045, Pending_hits = 8, Reservation_fails = 232
L2_cache_bank[19]: Access = 252, Miss = 8, Miss_rate = 0.032, Pending_hits = 21, Reservation_fails = 725
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 196, Miss = 4, Miss_rate = 0.020, Pending_hits = 12, Reservation_fails = 221
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 326, Miss = 8, Miss_rate = 0.025, Pending_hits = 21, Reservation_fails = 493
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 168, Miss = 4, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 492
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 126, Miss = 4, Miss_rate = 0.032, Pending_hits = 12, Reservation_fails = 457
L2_cache_bank[29]: Access = 312, Miss = 8, Miss_rate = 0.026, Pending_hits = 21, Reservation_fails = 738
L2_cache_bank[30]: Access = 22, Miss = 1, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 222
L2_cache_bank[31]: Access = 184, Miss = 4, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 511
L2_total_cache_accesses = 5146
L2_total_cache_misses = 130
L2_total_cache_miss_rate = 0.0253
L2_total_cache_pending_hits = 302
L2_total_cache_reservation_fails = 9903
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4272
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 302
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9903
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 302
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 442
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 442
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9903
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9010
icnt_total_pkts_simt_to_mem=9010
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9010
Req_Network_cycles = 30017
Req_Network_injected_packets_per_cycle =       0.3002 
Req_Network_conflicts_per_cycle =       0.5088
Req_Network_conflicts_per_cycle_util =      12.1504
Req_Bank_Level_Parallism =       7.1679
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6478
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0841

Reply_Network_injected_packets_num = 9010
Reply_Network_cycles = 30017
Reply_Network_injected_packets_per_cycle =        0.3002
Reply_Network_conflicts_per_cycle =        0.0126
Reply_Network_conflicts_per_cycle_util =       0.2045
Reply_Bank_Level_Parallism =       4.8624
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0062
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0065
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 987483 (inst/sec)
gpgpu_simulation_rate = 3335 (cycle/sec)
gpgpu_silicon_slowdown = 339430x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-3-ctx_0x55b7e4c20df0.traceg.xz
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 3
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 36
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5e7d000000
-local mem base_addr = 0x00007f5e7b000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-3-ctx_0x55b7e4c20df0.traceg.xz
launching kernel name: _Z14calculate_tempiPfS_iiiiffffff uid: 3 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 3: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 3 
kernel_stream_id = 0
gpu_sim_cycle = 15057
gpu_sim_insn = 4443674
gpu_ipc =     295.1235
gpu_tot_sim_cycle = 45074
gpu_tot_sim_insn = 13331022
gpu_tot_ipc =     295.7586
gpu_tot_issued_cta = 192
gpu_occupancy = 23.6506% 
gpu_tot_occupancy = 23.4789% 
max_total_param_size = 0
gpu_stall_dramfull = 8972
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2992
partiton_level_parallism_total  =       0.2998
partiton_level_parallism_util =       7.2311
partiton_level_parallism_util_total  =       6.6413
L2_BW  =      10.8381 GB/Sec
L2_BW_total  =      10.8614 GB/Sec
gpu_total_sim_rate=1025463

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 331, Miss = 308, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 303
	L1D_cache_core[1]: Access = 333, Miss = 312, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 302
	L1D_cache_core[2]: Access = 317, Miss = 294, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 280
	L1D_cache_core[3]: Access = 315, Miss = 294, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 280
	L1D_cache_core[4]: Access = 313, Miss = 290, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[5]: Access = 317, Miss = 296, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 315
	L1D_cache_core[6]: Access = 321, Miss = 298, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 341
	L1D_cache_core[7]: Access = 319, Miss = 298, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 331
	L1D_cache_core[8]: Access = 306, Miss = 286, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 316
	L1D_cache_core[9]: Access = 307, Miss = 288, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 332
	L1D_cache_core[10]: Access = 286, Miss = 268, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 251
	L1D_cache_core[11]: Access = 278, Miss = 262, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 220
	L1D_cache_core[12]: Access = 274, Miss = 256, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 255
	L1D_cache_core[13]: Access = 274, Miss = 258, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 234
	L1D_cache_core[14]: Access = 276, Miss = 258, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 226
	L1D_cache_core[15]: Access = 278, Miss = 262, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 221
	L1D_cache_core[16]: Access = 294, Miss = 276, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 258
	L1D_cache_core[17]: Access = 301, Miss = 284, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 287
	L1D_cache_core[18]: Access = 308, Miss = 288, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 318
	L1D_cache_core[19]: Access = 301, Miss = 282, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 299
	L1D_cache_core[20]: Access = 282, Miss = 262, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 237
	L1D_cache_core[21]: Access = 279, Miss = 260, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 250
	L1D_cache_core[22]: Access = 276, Miss = 256, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 225
	L1D_cache_core[23]: Access = 277, Miss = 258, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 223
	L1D_cache_core[24]: Access = 282, Miss = 262, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 270
	L1D_cache_core[25]: Access = 289, Miss = 270, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 225
	L1D_cache_core[26]: Access = 306, Miss = 286, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 330
	L1D_cache_core[27]: Access = 307, Miss = 288, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 335
	L1D_cache_core[28]: Access = 286, Miss = 268, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 275
	L1D_cache_core[29]: Access = 278, Miss = 262, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 250
	L1D_cache_core[30]: Access = 274, Miss = 256, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 237
	L1D_cache_core[31]: Access = 274, Miss = 258, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 256
	L1D_cache_core[32]: Access = 276, Miss = 258, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 253
	L1D_cache_core[33]: Access = 278, Miss = 262, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 256
	L1D_cache_core[34]: Access = 294, Miss = 276, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 298
	L1D_cache_core[35]: Access = 301, Miss = 284, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 315
	L1D_cache_core[36]: Access = 308, Miss = 288, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 305
	L1D_cache_core[37]: Access = 301, Miss = 282, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 303
	L1D_cache_core[38]: Access = 282, Miss = 262, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 279
	L1D_cache_core[39]: Access = 279, Miss = 260, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 259
	L1D_cache_core[40]: Access = 276, Miss = 256, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 278
	L1D_cache_core[41]: Access = 277, Miss = 258, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 261
	L1D_cache_core[42]: Access = 282, Miss = 262, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 222
	L1D_cache_core[43]: Access = 289, Miss = 270, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 279
	L1D_cache_core[44]: Access = 306, Miss = 286, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 315
	L1D_cache_core[45]: Access = 307, Miss = 288, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 315
	L1D_total_cache_accesses = 13515
	L1D_total_cache_misses = 12636
	L1D_total_cache_miss_rate = 0.9350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 12724
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12724
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7620
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 879
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12636
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 879

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 12724
ctas_completed 192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
761, 891, 995, 1212, 1212, 1125, 969, 813, 542, 646, 750, 808, 649, 620, 568, 516, 
gpgpu_n_tot_thrd_icount = 16290048
gpgpu_n_tot_w_icount = 509064
gpgpu_n_stall_shd_mem = 2931
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12636
gpgpu_n_mem_write_global = 879
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 69984
gpgpu_n_store_insn = 2700
gpgpu_n_shmem_insn = 810135
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 2931
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2931
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:216855	W0_Idle:653415	W0_Scoreboard:2727782	W1:0	W2:0	W3:1176	W4:2313	W5:2268	W6:8568	W7:2100	W8:12831	W9:2100	W10:9408	W11:1008	W12:14646	W13:1008	W14:10422	W15:0	W16:20250	W17:0	W18:6678	W19:72	W20:17484	W21:72	W22:4182	W23:150	W24:19569	W25:150	W26:4122	W27:162	W28:15057	W29:84	W30:0	W31:0	W32:336816
single_issue_nums: WS0:124536	WS1:129024	WS2:127152	WS3:128352	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 101088 {8:12636,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35160 {40:879,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 505440 {40:12636,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7032 {8:879,}
maxmflatency = 1640 
max_icnt2mem_latency = 1387 
maxmrqlatency = 9 
max_icnt2sh_latency = 17 
averagemflatency = 481 
avg_icnt2mem_latency = 178 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:192 	8 	24 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1666 	8081 	3165 	603 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1896 	2961 	6235 	2222 	116 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	11223 	1533 	746 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	4 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5614         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5656         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5601      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5563      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0      5564         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5555      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      5598         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5558      5836         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0      5574         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5568      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5624         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      5562         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5529         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5521         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5536      5530         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0      5531         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5539         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5522      5536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0      5579         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5558      5523         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5491      5712         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5529         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 226/35 = 6.457143
number of bytes read:
dram[0]:       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 7232
Bmin_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes accessed:
dram[0]:       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 7232
min_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        862    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        363    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1036      1055    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1044      1093    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none        1128    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        901       970    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none         785    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        714       608    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none         895    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1017       681    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        890    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none         812    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        804    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        909    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none         881    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        768    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none        1071    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        498       967    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none         949    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        721    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        904       633    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        926    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none         563    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        763       910    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        944      1046    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        847    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        922         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        582         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1526      1550         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1639      1640         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0      1134         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        986      1056         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       837         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:       1103      1064         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0       602         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        873       848         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        879         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          0      1094         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        811         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        793         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:          0       729         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        710         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:          0      1141         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        649       742         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:          0       717         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        923         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        937       708         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        701         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:          0       575         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        573       728         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:       1119      1117         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        704         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199584 n_nop=199575 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001603
n_activity=171 dram_eff=0.1871
bk0: 8a 199552i bk1: 0a 199584i bk2: 0a 199584i bk3: 0a 199584i bk4: 0a 199584i bk5: 0a 199584i bk6: 0a 199584i bk7: 0a 199584i bk8: 0a 199584i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199584i bk12: 0a 199584i bk13: 0a 199584i bk14: 0a 199584i bk15: 0a 199584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 199584 
util_bw = 32 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 199523 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199575 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000045 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000105219
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199584 n_nop=199582 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.004e-05
n_activity=78 dram_eff=0.05128
bk0: 1a 199560i bk1: 0a 199584i bk2: 0a 199584i bk3: 0a 199584i bk4: 0a 199584i bk5: 0a 199584i bk6: 0a 199584i bk7: 0a 199584i bk8: 0a 199584i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199584i bk12: 0a 199584i bk13: 0a 199584i bk14: 0a 199584i bk15: 0a 199584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 199584 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 199556 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199582 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000005 
Either_Row_CoL_Bus_Util = 0.000010 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199584 n_nop=199562 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004008
n_activity=434 dram_eff=0.1843
bk0: 12a 199557i bk1: 8a 199545i bk2: 0a 199582i bk3: 0a 199583i bk4: 0a 199583i bk5: 0a 199583i bk6: 0a 199584i bk7: 0a 199584i bk8: 0a 199584i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199584i bk12: 0a 199585i bk13: 0a 199585i bk14: 0a 199585i bk15: 0a 199585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024096
Bank_Level_Parallism_Col = 1.024691
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024691 

BW Util details:
bwutil = 0.000401 
total_CMD = 199584 
util_bw = 80 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 199453 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199562 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000100 
Either_Row_CoL_Bus_Util = 0.000110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000210438
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199584 n_nop=199562 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004008
n_activity=331 dram_eff=0.2417
bk0: 8a 199545i bk1: 12a 199555i bk2: 0a 199582i bk3: 0a 199584i bk4: 0a 199584i bk5: 0a 199584i bk6: 0a 199584i bk7: 0a 199584i bk8: 0a 199584i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199584i bk12: 0a 199584i bk13: 0a 199584i bk14: 0a 199584i bk15: 0a 199585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000401 
total_CMD = 199584 
util_bw = 80 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 199446 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199562 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000100 
Either_Row_CoL_Bus_Util = 0.000110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000250521
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199584 n_nop=199575 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001603
n_activity=178 dram_eff=0.1798
bk0: 0a 199584i bk1: 8a 199551i bk2: 0a 199583i bk3: 0a 199584i bk4: 0a 199584i bk5: 0a 199584i bk6: 0a 199584i bk7: 0a 199584i bk8: 0a 199584i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199584i bk12: 0a 199584i bk13: 0a 199584i bk14: 0a 199584i bk15: 0a 199584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 199584 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 199522 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199575 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000045 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000105219
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199584 n_nop=199584 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 199584i bk1: 0a 199584i bk2: 0a 199584i bk3: 0a 199584i bk4: 0a 199584i bk5: 0a 199584i bk6: 0a 199584i bk7: 0a 199584i bk8: 0a 199584i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199584i bk12: 0a 199584i bk13: 0a 199584i bk14: 0a 199584i bk15: 0a 199584i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 199584 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 199584 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199584 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199584 n_nop=199584 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 199584i bk1: 0a 199584i bk2: 0a 199584i bk3: 0a 199584i bk4: 0a 199584i bk5: 0a 199584i bk6: 0a 199584i bk7: 0a 199584i bk8: 0a 199584i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199584i bk12: 0a 199584i bk13: 0a 199584i bk14: 0a 199584i bk15: 0a 199584i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 199584 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 199584 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199584 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199584 n_nop=199562 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004008
n_activity=225 dram_eff=0.3556
bk0: 12a 199541i bk1: 8a 199513i bk2: 0a 199584i bk3: 0a 199584i bk4: 0a 199584i bk5: 0a 199584i bk6: 0a 199584i bk7: 0a 199584i bk8: 0a 199584i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199584i bk12: 0a 199584i bk13: 0a 199584i bk14: 0a 199584i bk15: 0a 199584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.488889
Bank_Level_Parallism_Col = 1.359551
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.359551 

BW Util details:
bwutil = 0.000401 
total_CMD = 199584 
util_bw = 80 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 199464 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199562 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000100 
Either_Row_CoL_Bus_Util = 0.000110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00104217
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199584 n_nop=199575 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001603
n_activity=175 dram_eff=0.1829
bk0: 0a 199584i bk1: 8a 199555i bk2: 0a 199583i bk3: 0a 199584i bk4: 0a 199584i bk5: 0a 199584i bk6: 0a 199584i bk7: 0a 199584i bk8: 0a 199584i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199584i bk12: 0a 199584i bk13: 0a 199584i bk14: 0a 199584i bk15: 0a 199584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 199584 
util_bw = 32 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 199526 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199575 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000045 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000100208
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199584 n_nop=199570 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002405
n_activity=279 dram_eff=0.172
bk0: 8a 199551i bk1: 4a 199559i bk2: 0a 199583i bk3: 0a 199583i bk4: 0a 199583i bk5: 0a 199583i bk6: 0a 199583i bk7: 0a 199583i bk8: 0a 199583i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199585i bk12: 0a 199585i bk13: 0a 199585i bk14: 0a 199585i bk15: 0a 199585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000241 
total_CMD = 199584 
util_bw = 48 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 199481 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199570 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.00208e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199584 n_nop=199584 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 199584i bk1: 0a 199584i bk2: 0a 199584i bk3: 0a 199584i bk4: 0a 199584i bk5: 0a 199584i bk6: 0a 199584i bk7: 0a 199584i bk8: 0a 199584i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199584i bk12: 0a 199584i bk13: 0a 199584i bk14: 0a 199584i bk15: 0a 199584i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 199584 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 199584 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199584 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199584 n_nop=199579 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.017e-05
n_activity=106 dram_eff=0.1509
bk0: 0a 199584i bk1: 4a 199555i bk2: 0a 199583i bk3: 0a 199584i bk4: 0a 199584i bk5: 0a 199584i bk6: 0a 199584i bk7: 0a 199584i bk8: 0a 199584i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199584i bk12: 0a 199584i bk13: 0a 199584i bk14: 0a 199584i bk15: 0a 199584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000080 
total_CMD = 199584 
util_bw = 16 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 199542 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199579 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000100208
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199584 n_nop=199574 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001603
n_activity=151 dram_eff=0.2119
bk0: 4a 199541i bk1: 4a 199560i bk2: 0a 199582i bk3: 0a 199584i bk4: 0a 199584i bk5: 0a 199584i bk6: 0a 199584i bk7: 0a 199584i bk8: 0a 199584i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199584i bk12: 0a 199584i bk13: 0a 199584i bk14: 0a 199584i bk15: 0a 199585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.293103
Bank_Level_Parallism_Col = 1.210526
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.210526 

BW Util details:
bwutil = 0.000160 
total_CMD = 199584 
util_bw = 32 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 199514 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199574 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000310646
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199584 n_nop=199579 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.017e-05
n_activity=144 dram_eff=0.1111
bk0: 4a 199560i bk1: 0a 199584i bk2: 0a 199584i bk3: 0a 199584i bk4: 0a 199584i bk5: 0a 199584i bk6: 0a 199584i bk7: 0a 199584i bk8: 0a 199584i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199584i bk12: 0a 199584i bk13: 0a 199584i bk14: 0a 199584i bk15: 0a 199584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000080 
total_CMD = 199584 
util_bw = 16 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 199544 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199579 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199584 n_nop=199571 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002405
n_activity=254 dram_eff=0.189
bk0: 0a 199584i bk1: 12a 199550i bk2: 0a 199583i bk3: 0a 199584i bk4: 0a 199584i bk5: 0a 199584i bk6: 0a 199584i bk7: 0a 199584i bk8: 0a 199584i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199584i bk12: 0a 199584i bk13: 0a 199584i bk14: 0a 199584i bk15: 0a 199584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000241 
total_CMD = 199584 
util_bw = 48 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 199508 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199571 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.00834e-05
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=199584 n_nop=199578 n_act=1 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001002
n_activity=122 dram_eff=0.1639
bk0: 5a 199550i bk1: 0a 199584i bk2: 0a 199584i bk3: 0a 199584i bk4: 0a 199584i bk5: 0a 199584i bk6: 0a 199584i bk7: 0a 199584i bk8: 0a 199584i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199584i bk12: 0a 199584i bk13: 0a 199584i bk14: 0a 199584i bk15: 0a 199584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000100 
total_CMD = 199584 
util_bw = 20 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 199536 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199578 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 5 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000025 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000170354
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=199584 n_nop=199584 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 199584i bk1: 0a 199584i bk2: 0a 199584i bk3: 0a 199584i bk4: 0a 199584i bk5: 0a 199584i bk6: 0a 199584i bk7: 0a 199584i bk8: 0a 199584i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199584i bk12: 0a 199584i bk13: 0a 199584i bk14: 0a 199584i bk15: 0a 199584i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 199584 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 199584 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199584 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=199584 n_nop=199571 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.013e-05
n_activity=203 dram_eff=0.05911
bk0: 12a 199559i bk1: 0a 199584i bk2: 0a 199584i bk3: 0a 199584i bk4: 0a 199584i bk5: 0a 199584i bk6: 0a 199584i bk7: 0a 199584i bk8: 0a 199584i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199584i bk12: 0a 199584i bk13: 0a 199584i bk14: 0a 199584i bk15: 0a 199584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000060 
total_CMD = 199584 
util_bw = 12 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 199547 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199571 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.01459e-05
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=199584 n_nop=199584 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 199584i bk1: 0a 199584i bk2: 0a 199584i bk3: 0a 199584i bk4: 0a 199584i bk5: 0a 199584i bk6: 0a 199584i bk7: 0a 199584i bk8: 0a 199584i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199584i bk12: 0a 199584i bk13: 0a 199584i bk14: 0a 199584i bk15: 0a 199584i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 199584 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 199584 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199584 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=199584 n_nop=199579 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.004e-05
n_activity=127 dram_eff=0.0315
bk0: 0a 199584i bk1: 4a 199562i bk2: 0a 199584i bk3: 0a 199584i bk4: 0a 199584i bk5: 0a 199584i bk6: 0a 199584i bk7: 0a 199584i bk8: 0a 199584i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199584i bk12: 0a 199584i bk13: 0a 199584i bk14: 0a 199584i bk15: 0a 199584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 199584 
util_bw = 4 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 199558 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199579 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=199584 n_nop=199579 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.004e-05
n_activity=102 dram_eff=0.03922
bk0: 4a 199559i bk1: 0a 199584i bk2: 0a 199584i bk3: 0a 199584i bk4: 0a 199584i bk5: 0a 199584i bk6: 0a 199584i bk7: 0a 199584i bk8: 0a 199584i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199584i bk12: 0a 199584i bk13: 0a 199584i bk14: 0a 199584i bk15: 0a 199584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 199584 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 199555 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199579 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.01042e-06
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=199584 n_nop=199571 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.013e-05
n_activity=229 dram_eff=0.0524
bk0: 0a 199584i bk1: 12a 199559i bk2: 0a 199584i bk3: 0a 199584i bk4: 0a 199584i bk5: 0a 199584i bk6: 0a 199584i bk7: 0a 199584i bk8: 0a 199584i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199584i bk12: 0a 199584i bk13: 0a 199584i bk14: 0a 199584i bk15: 0a 199584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000060 
total_CMD = 199584 
util_bw = 12 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 199547 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199571 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.50938e-05
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=199584 n_nop=199574 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.008e-05
n_activity=161 dram_eff=0.04969
bk0: 4a 199556i bk1: 4a 199562i bk2: 0a 199584i bk3: 0a 199584i bk4: 0a 199584i bk5: 0a 199584i bk6: 0a 199584i bk7: 0a 199584i bk8: 0a 199584i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199584i bk12: 0a 199584i bk13: 0a 199584i bk14: 0a 199584i bk15: 0a 199584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000040 
total_CMD = 199584 
util_bw = 8 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 199526 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199574 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000180375
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=199584 n_nop=199579 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.004e-05
n_activity=114 dram_eff=0.03509
bk0: 0a 199584i bk1: 4a 199559i bk2: 0a 199584i bk3: 0a 199584i bk4: 0a 199584i bk5: 0a 199584i bk6: 0a 199584i bk7: 0a 199584i bk8: 0a 199584i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199584i bk12: 0a 199584i bk13: 0a 199584i bk14: 0a 199584i bk15: 0a 199584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 199584 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 199555 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199579 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.5198e-05
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=199584 n_nop=199579 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.004e-05
n_activity=135 dram_eff=0.02963
bk0: 4a 199562i bk1: 0a 199584i bk2: 0a 199584i bk3: 0a 199584i bk4: 0a 199584i bk5: 0a 199584i bk6: 0a 199584i bk7: 0a 199584i bk8: 0a 199584i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199584i bk12: 0a 199584i bk13: 0a 199584i bk14: 0a 199584i bk15: 0a 199584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 199584 
util_bw = 4 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 199558 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199579 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=199584 n_nop=199570 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.013e-05
n_activity=260 dram_eff=0.04615
bk0: 8a 199562i bk1: 4a 199559i bk2: 0a 199584i bk3: 0a 199584i bk4: 0a 199584i bk5: 0a 199584i bk6: 0a 199584i bk7: 0a 199584i bk8: 0a 199584i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199584i bk12: 0a 199584i bk13: 0a 199584i bk14: 0a 199584i bk15: 0a 199584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017241
Bank_Level_Parallism_Col = 1.017857
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017857 

BW Util details:
bwutil = 0.000060 
total_CMD = 199584 
util_bw = 12 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 199526 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199570 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.01459e-05
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=199584 n_nop=199579 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.004e-05
n_activity=115 dram_eff=0.03478
bk0: 4a 199562i bk1: 0a 199584i bk2: 0a 199584i bk3: 0a 199584i bk4: 0a 199584i bk5: 0a 199584i bk6: 0a 199584i bk7: 0a 199584i bk8: 0a 199584i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199584i bk12: 0a 199584i bk13: 0a 199584i bk14: 0a 199584i bk15: 0a 199584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 199584 
util_bw = 4 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 199558 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199579 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=199584 n_nop=199579 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.004e-05
n_activity=93 dram_eff=0.04301
bk0: 0a 199584i bk1: 4a 199559i bk2: 0a 199584i bk3: 0a 199584i bk4: 0a 199584i bk5: 0a 199584i bk6: 0a 199584i bk7: 0a 199584i bk8: 0a 199584i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199584i bk12: 0a 199584i bk13: 0a 199584i bk14: 0a 199584i bk15: 0a 199584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 199584 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 199555 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199579 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.50521e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=199584 n_nop=199570 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.013e-05
n_activity=220 dram_eff=0.05455
bk0: 4a 199562i bk1: 8a 199556i bk2: 0a 199584i bk3: 0a 199584i bk4: 0a 199584i bk5: 0a 199584i bk6: 0a 199584i bk7: 0a 199584i bk8: 0a 199584i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199584i bk12: 0a 199584i bk13: 0a 199584i bk14: 0a 199584i bk15: 0a 199584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016393
Bank_Level_Parallism_Col = 1.016949
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016949 

BW Util details:
bwutil = 0.000060 
total_CMD = 199584 
util_bw = 12 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 199523 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199570 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000180375
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=199584 n_nop=199570 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.013e-05
n_activity=223 dram_eff=0.05381
bk0: 8a 199553i bk1: 4a 199559i bk2: 0a 199584i bk3: 0a 199584i bk4: 0a 199584i bk5: 0a 199584i bk6: 0a 199584i bk7: 0a 199584i bk8: 0a 199584i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199584i bk12: 0a 199584i bk13: 0a 199584i bk14: 0a 199584i bk15: 0a 199584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014925
Bank_Level_Parallism_Col = 1.015385
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015385 

BW Util details:
bwutil = 0.000060 
total_CMD = 199584 
util_bw = 12 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 199517 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199570 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000275573
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=199584 n_nop=199579 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.004e-05
n_activity=114 dram_eff=0.03509
bk0: 4a 199559i bk1: 0a 199584i bk2: 0a 199584i bk3: 0a 199584i bk4: 0a 199584i bk5: 0a 199584i bk6: 0a 199584i bk7: 0a 199584i bk8: 0a 199584i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199584i bk12: 0a 199584i bk13: 0a 199584i bk14: 0a 199584i bk15: 0a 199584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 199584 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 199555 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199579 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.01876e-05
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=199584 n_nop=199584 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 199584i bk1: 0a 199584i bk2: 0a 199584i bk3: 0a 199584i bk4: 0a 199584i bk5: 0a 199584i bk6: 0a 199584i bk7: 0a 199584i bk8: 0a 199584i bk9: 0a 199584i bk10: 0a 199584i bk11: 0a 199584i bk12: 0a 199584i bk13: 0a 199584i bk14: 0a 199584i bk15: 0a 199584i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 199584 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 199584 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 199584 
n_nop = 199584 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 450, Miss = 8, Miss_rate = 0.018, Pending_hits = 19, Reservation_fails = 445
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 27, Miss = 1, Miss_rate = 0.037, Pending_hits = 3, Reservation_fails = 219
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 801, Miss = 12, Miss_rate = 0.015, Pending_hits = 28, Reservation_fails = 970
L2_cache_bank[5]: Access = 420, Miss = 8, Miss_rate = 0.019, Pending_hits = 17, Reservation_fails = 465
L2_cache_bank[6]: Access = 228, Miss = 4, Miss_rate = 0.018, Pending_hits = 10, Reservation_fails = 248
L2_cache_bank[7]: Access = 972, Miss = 16, Miss_rate = 0.016, Pending_hits = 24, Reservation_fails = 1103
L2_cache_bank[8]: Access = 555, Miss = 8, Miss_rate = 0.014, Pending_hits = 20, Reservation_fails = 703
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 552, Miss = 8, Miss_rate = 0.014, Pending_hits = 18, Reservation_fails = 500
L2_cache_bank[15]: Access = 759, Miss = 12, Miss_rate = 0.016, Pending_hits = 25, Reservation_fails = 490
L2_cache_bank[16]: Access = 216, Miss = 4, Miss_rate = 0.019, Pending_hits = 11, Reservation_fails = 443
L2_cache_bank[17]: Access = 228, Miss = 4, Miss_rate = 0.018, Pending_hits = 11, Reservation_fails = 226
L2_cache_bank[18]: Access = 132, Miss = 4, Miss_rate = 0.030, Pending_hits = 8, Reservation_fails = 232
L2_cache_bank[19]: Access = 378, Miss = 8, Miss_rate = 0.021, Pending_hits = 21, Reservation_fails = 725
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 294, Miss = 4, Miss_rate = 0.014, Pending_hits = 12, Reservation_fails = 221
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 489, Miss = 8, Miss_rate = 0.016, Pending_hits = 21, Reservation_fails = 493
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 252, Miss = 4, Miss_rate = 0.016, Pending_hits = 12, Reservation_fails = 492
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 189, Miss = 4, Miss_rate = 0.021, Pending_hits = 12, Reservation_fails = 457
L2_cache_bank[29]: Access = 468, Miss = 8, Miss_rate = 0.017, Pending_hits = 21, Reservation_fails = 738
L2_cache_bank[30]: Access = 33, Miss = 1, Miss_rate = 0.030, Pending_hits = 3, Reservation_fails = 222
L2_cache_bank[31]: Access = 276, Miss = 4, Miss_rate = 0.014, Pending_hits = 6, Reservation_fails = 511
L2_total_cache_accesses = 7719
L2_total_cache_misses = 130
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 302
L2_total_cache_reservation_fails = 9903
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6624
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 302
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9903
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 302
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 663
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 663
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9903
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13515
icnt_total_pkts_simt_to_mem=13515
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 13515
Req_Network_cycles = 45074
Req_Network_injected_packets_per_cycle =       0.2998 
Req_Network_conflicts_per_cycle =       0.5197
Req_Network_conflicts_per_cycle_util =      12.4612
Req_Bank_Level_Parallism =       7.1888
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6673
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0576

Reply_Network_injected_packets_num = 13515
Reply_Network_cycles = 45074
Reply_Network_injected_packets_per_cycle =        0.2998
Reply_Network_conflicts_per_cycle =        0.0084
Reply_Network_conflicts_per_cycle_util =       0.1531
Reply_Bank_Level_Parallism =       5.4584
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0042
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0065
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 1025463 (inst/sec)
gpgpu_simulation_rate = 3467 (cycle/sec)
gpgpu_silicon_slowdown = 326507x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-4-ctx_0x55b7e4c20df0.traceg.xz
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 4
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 36
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5e7d000000
-local mem base_addr = 0x00007f5e7b000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-4-ctx_0x55b7e4c20df0.traceg.xz
launching kernel name: _Z14calculate_tempiPfS_iiiiffffff uid: 4 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 4: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 4 
kernel_stream_id = 0
gpu_sim_cycle = 14896
gpu_sim_insn = 4443674
gpu_ipc =     298.3132
gpu_tot_sim_cycle = 59970
gpu_tot_sim_insn = 17774696
gpu_tot_ipc =     296.3931
gpu_tot_issued_cta = 256
gpu_occupancy = 23.7025% 
gpu_tot_occupancy = 23.5333% 
max_total_param_size = 0
gpu_stall_dramfull = 8972
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3024
partiton_level_parallism_total  =       0.3005
partiton_level_parallism_util =       6.9629
partiton_level_parallism_util_total  =       6.7189
L2_BW  =      10.9552 GB/Sec
L2_BW_total  =      10.8847 GB/Sec
gpu_total_sim_rate=1045570

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 408, Miss = 380, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 364
	L1D_cache_core[1]: Access = 393, Miss = 368, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 336
	L1D_cache_core[2]: Access = 386, Miss = 358, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 318
	L1D_cache_core[3]: Access = 400, Miss = 374, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 372
	L1D_cache_core[4]: Access = 406, Miss = 378, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 406
	L1D_cache_core[5]: Access = 410, Miss = 384, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 417
	L1D_cache_core[6]: Access = 414, Miss = 386, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 444
	L1D_cache_core[7]: Access = 412, Miss = 386, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 424
	L1D_cache_core[8]: Access = 428, Miss = 398, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 426
	L1D_cache_core[9]: Access = 422, Miss = 394, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 434
	L1D_cache_core[10]: Access = 398, Miss = 370, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 346
	L1D_cache_core[11]: Access = 404, Miss = 378, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 360
	L1D_cache_core[12]: Access = 404, Miss = 376, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 396
	L1D_cache_core[13]: Access = 406, Miss = 380, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 375
	L1D_cache_core[14]: Access = 396, Miss = 368, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 312
	L1D_cache_core[15]: Access = 389, Miss = 364, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 330
	L1D_cache_core[16]: Access = 414, Miss = 386, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 389
	L1D_cache_core[17]: Access = 422, Miss = 396, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 416
	L1D_cache_core[18]: Access = 424, Miss = 396, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 437
	L1D_cache_core[19]: Access = 426, Miss = 400, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 437
	L1D_cache_core[20]: Access = 410, Miss = 382, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 366
	L1D_cache_core[21]: Access = 408, Miss = 382, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 390
	L1D_cache_core[22]: Access = 390, Miss = 362, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 329
	L1D_cache_core[23]: Access = 377, Miss = 352, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 305
	L1D_cache_core[24]: Access = 390, Miss = 362, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 325
	L1D_cache_core[25]: Access = 404, Miss = 378, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 348
	L1D_cache_core[26]: Access = 399, Miss = 374, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 425
	L1D_cache_core[27]: Access = 400, Miss = 376, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 432
	L1D_cache_core[28]: Access = 379, Miss = 356, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 377
	L1D_cache_core[29]: Access = 371, Miss = 350, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 352
	L1D_cache_core[30]: Access = 351, Miss = 328, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 316
	L1D_cache_core[31]: Access = 334, Miss = 314, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 284
	L1D_cache_core[32]: Access = 345, Miss = 322, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 311
	L1D_cache_core[33]: Access = 363, Miss = 342, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 337
	L1D_cache_core[34]: Access = 387, Miss = 364, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 391
	L1D_cache_core[35]: Access = 394, Miss = 372, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 402
	L1D_cache_core[36]: Access = 401, Miss = 376, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 402
	L1D_cache_core[37]: Access = 394, Miss = 370, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 396
	L1D_cache_core[38]: Access = 359, Miss = 334, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 328
	L1D_cache_core[39]: Access = 339, Miss = 316, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 297
	L1D_cache_core[40]: Access = 345, Miss = 320, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 311
	L1D_cache_core[41]: Access = 362, Miss = 338, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 347
	L1D_cache_core[42]: Access = 375, Miss = 350, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 319
	L1D_cache_core[43]: Access = 382, Miss = 358, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 372
	L1D_cache_core[44]: Access = 399, Miss = 374, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 408
	L1D_cache_core[45]: Access = 400, Miss = 376, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 408
	L1D_total_cache_accesses = 18020
	L1D_total_cache_misses = 16848
	L1D_total_cache_miss_rate = 0.9350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 17017
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17017
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1172

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17017
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1032, 1214, 1370, 1616, 1616, 1500, 1292, 1084, 542, 646, 750, 808, 649, 620, 568, 516, 
gpgpu_n_tot_thrd_icount = 21720064
gpgpu_n_tot_w_icount = 678752
gpgpu_n_stall_shd_mem = 3908
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16848
gpgpu_n_mem_write_global = 1172
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 93312
gpgpu_n_store_insn = 3600
gpgpu_n_shmem_insn = 1080180
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 3908
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3908
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:291786	W0_Idle:864048	W0_Scoreboard:3593834	W1:0	W2:0	W3:1568	W4:3084	W5:3024	W6:11424	W7:2800	W8:17108	W9:2800	W10:12544	W11:1344	W12:19528	W13:1344	W14:13896	W15:0	W16:27000	W17:0	W18:8904	W19:96	W20:23312	W21:96	W22:5576	W23:200	W24:26092	W25:200	W26:5496	W27:216	W28:20076	W29:112	W30:0	W31:0	W32:449088
single_issue_nums: WS0:166048	WS1:172032	WS2:169536	WS3:171136	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 134784 {8:16848,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46880 {40:1172,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 673920 {40:16848,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9376 {8:1172,}
maxmflatency = 1640 
max_icnt2mem_latency = 1387 
maxmrqlatency = 9 
max_icnt2sh_latency = 17 
averagemflatency = 451 
avg_icnt2mem_latency = 176 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:192 	8 	24 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2379 	11733 	3305 	603 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2589 	3877 	8196 	3157 	116 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	15728 	1533 	746 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24 	6 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5614         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5656         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5601      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5563      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0      5564         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5555      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      5598         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5558      5836         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0      5574         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5568      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5624         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      5562         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5529         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5521         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5536      5530         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0      5531         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5539         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5522      5536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0      5579         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5558      5523         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5491      5712         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5529         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 226/35 = 6.457143
number of bytes read:
dram[0]:       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 7232
Bmin_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes accessed:
dram[0]:       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 7232
min_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1101    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        469    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1250      1295    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1282      1314    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none        1374    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1116      1206    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none        1009    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        890       749    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none        1150    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1269       863    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1117    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none        1012    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1009    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:       1159    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none        1134    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        975    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none        1314    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        654      1227    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none        1229    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        907    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       1135       816    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:       1173    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none         742    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        995      1169    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       1178      1298    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:       1087    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        922         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        582         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1526      1550         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1639      1640         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0      1134         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        986      1056         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       837         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:       1103      1064         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0       602         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        873       848         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        879         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          0      1094         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        811         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        793         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:          0       729         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        710         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:          0      1141         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        649       742         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:          0       717         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        923         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        937       708         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        701         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:          0       575         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        573       728         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:       1119      1117         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        704         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=265544 n_nop=265535 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001205
n_activity=171 dram_eff=0.1871
bk0: 8a 265512i bk1: 0a 265544i bk2: 0a 265544i bk3: 0a 265544i bk4: 0a 265544i bk5: 0a 265544i bk6: 0a 265544i bk7: 0a 265544i bk8: 0a 265544i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265544i bk12: 0a 265544i bk13: 0a 265544i bk14: 0a 265544i bk15: 0a 265544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000121 
total_CMD = 265544 
util_bw = 32 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 265483 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265535 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000034 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.90829e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=265544 n_nop=265542 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.506e-05
n_activity=78 dram_eff=0.05128
bk0: 1a 265520i bk1: 0a 265544i bk2: 0a 265544i bk3: 0a 265544i bk4: 0a 265544i bk5: 0a 265544i bk6: 0a 265544i bk7: 0a 265544i bk8: 0a 265544i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265544i bk12: 0a 265544i bk13: 0a 265544i bk14: 0a 265544i bk15: 0a 265544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000015 
total_CMD = 265544 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 265516 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265542 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000004 
Either_Row_CoL_Bus_Util = 0.000008 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=265544 n_nop=265522 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003013
n_activity=434 dram_eff=0.1843
bk0: 12a 265517i bk1: 8a 265505i bk2: 0a 265542i bk3: 0a 265543i bk4: 0a 265543i bk5: 0a 265543i bk6: 0a 265544i bk7: 0a 265544i bk8: 0a 265544i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265544i bk12: 0a 265545i bk13: 0a 265545i bk14: 0a 265545i bk15: 0a 265545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024096
Bank_Level_Parallism_Col = 1.024691
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024691 

BW Util details:
bwutil = 0.000301 
total_CMD = 265544 
util_bw = 80 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 265413 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265522 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000075 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000158166
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=265544 n_nop=265522 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003013
n_activity=331 dram_eff=0.2417
bk0: 8a 265505i bk1: 12a 265515i bk2: 0a 265542i bk3: 0a 265544i bk4: 0a 265544i bk5: 0a 265544i bk6: 0a 265544i bk7: 0a 265544i bk8: 0a 265544i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265544i bk12: 0a 265544i bk13: 0a 265544i bk14: 0a 265544i bk15: 0a 265545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000301 
total_CMD = 265544 
util_bw = 80 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 265406 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265522 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000075 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000188293
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=265544 n_nop=265535 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001205
n_activity=178 dram_eff=0.1798
bk0: 0a 265544i bk1: 8a 265511i bk2: 0a 265543i bk3: 0a 265544i bk4: 0a 265544i bk5: 0a 265544i bk6: 0a 265544i bk7: 0a 265544i bk8: 0a 265544i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265544i bk12: 0a 265544i bk13: 0a 265544i bk14: 0a 265544i bk15: 0a 265544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000121 
total_CMD = 265544 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 265482 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265535 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000034 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.90829e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=265544 n_nop=265544 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 265544i bk1: 0a 265544i bk2: 0a 265544i bk3: 0a 265544i bk4: 0a 265544i bk5: 0a 265544i bk6: 0a 265544i bk7: 0a 265544i bk8: 0a 265544i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265544i bk12: 0a 265544i bk13: 0a 265544i bk14: 0a 265544i bk15: 0a 265544i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 265544 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 265544 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265544 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=265544 n_nop=265544 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 265544i bk1: 0a 265544i bk2: 0a 265544i bk3: 0a 265544i bk4: 0a 265544i bk5: 0a 265544i bk6: 0a 265544i bk7: 0a 265544i bk8: 0a 265544i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265544i bk12: 0a 265544i bk13: 0a 265544i bk14: 0a 265544i bk15: 0a 265544i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 265544 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 265544 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265544 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=265544 n_nop=265522 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003013
n_activity=225 dram_eff=0.3556
bk0: 12a 265501i bk1: 8a 265473i bk2: 0a 265544i bk3: 0a 265544i bk4: 0a 265544i bk5: 0a 265544i bk6: 0a 265544i bk7: 0a 265544i bk8: 0a 265544i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265544i bk12: 0a 265544i bk13: 0a 265544i bk14: 0a 265544i bk15: 0a 265544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.488889
Bank_Level_Parallism_Col = 1.359551
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.359551 

BW Util details:
bwutil = 0.000301 
total_CMD = 265544 
util_bw = 80 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 265424 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265522 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000075 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000783298
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=265544 n_nop=265535 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001205
n_activity=175 dram_eff=0.1829
bk0: 0a 265544i bk1: 8a 265515i bk2: 0a 265543i bk3: 0a 265544i bk4: 0a 265544i bk5: 0a 265544i bk6: 0a 265544i bk7: 0a 265544i bk8: 0a 265544i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265544i bk12: 0a 265544i bk13: 0a 265544i bk14: 0a 265544i bk15: 0a 265544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000121 
total_CMD = 265544 
util_bw = 32 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 265486 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265535 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000034 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.53171e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=265544 n_nop=265530 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001808
n_activity=279 dram_eff=0.172
bk0: 8a 265511i bk1: 4a 265519i bk2: 0a 265543i bk3: 0a 265543i bk4: 0a 265543i bk5: 0a 265543i bk6: 0a 265543i bk7: 0a 265543i bk8: 0a 265543i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265545i bk12: 0a 265545i bk13: 0a 265545i bk14: 0a 265545i bk15: 0a 265545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000181 
total_CMD = 265544 
util_bw = 48 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 265441 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265530 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000053 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.53171e-06
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=265544 n_nop=265544 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 265544i bk1: 0a 265544i bk2: 0a 265544i bk3: 0a 265544i bk4: 0a 265544i bk5: 0a 265544i bk6: 0a 265544i bk7: 0a 265544i bk8: 0a 265544i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265544i bk12: 0a 265544i bk13: 0a 265544i bk14: 0a 265544i bk15: 0a 265544i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 265544 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 265544 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265544 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=265544 n_nop=265539 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.025e-05
n_activity=106 dram_eff=0.1509
bk0: 0a 265544i bk1: 4a 265515i bk2: 0a 265543i bk3: 0a 265544i bk4: 0a 265544i bk5: 0a 265544i bk6: 0a 265544i bk7: 0a 265544i bk8: 0a 265544i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265544i bk12: 0a 265544i bk13: 0a 265544i bk14: 0a 265544i bk15: 0a 265544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000060 
total_CMD = 265544 
util_bw = 16 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 265502 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265539 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000019 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.53171e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=265544 n_nop=265534 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001205
n_activity=151 dram_eff=0.2119
bk0: 4a 265501i bk1: 4a 265520i bk2: 0a 265542i bk3: 0a 265544i bk4: 0a 265544i bk5: 0a 265544i bk6: 0a 265544i bk7: 0a 265544i bk8: 0a 265544i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265544i bk12: 0a 265544i bk13: 0a 265544i bk14: 0a 265544i bk15: 0a 265545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.293103
Bank_Level_Parallism_Col = 1.210526
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.210526 

BW Util details:
bwutil = 0.000121 
total_CMD = 265544 
util_bw = 32 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 265474 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265534 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000233483
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=265544 n_nop=265539 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.025e-05
n_activity=144 dram_eff=0.1111
bk0: 4a 265520i bk1: 0a 265544i bk2: 0a 265544i bk3: 0a 265544i bk4: 0a 265544i bk5: 0a 265544i bk6: 0a 265544i bk7: 0a 265544i bk8: 0a 265544i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265544i bk12: 0a 265544i bk13: 0a 265544i bk14: 0a 265544i bk15: 0a 265544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000060 
total_CMD = 265544 
util_bw = 16 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 265504 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265539 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000019 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=265544 n_nop=265531 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001808
n_activity=254 dram_eff=0.189
bk0: 0a 265544i bk1: 12a 265510i bk2: 0a 265543i bk3: 0a 265544i bk4: 0a 265544i bk5: 0a 265544i bk6: 0a 265544i bk7: 0a 265544i bk8: 0a 265544i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265544i bk12: 0a 265544i bk13: 0a 265544i bk14: 0a 265544i bk15: 0a 265544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000181 
total_CMD = 265544 
util_bw = 48 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 265468 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265531 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000049 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.01268e-05
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=265544 n_nop=265538 n_act=1 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.532e-05
n_activity=122 dram_eff=0.1639
bk0: 5a 265510i bk1: 0a 265544i bk2: 0a 265544i bk3: 0a 265544i bk4: 0a 265544i bk5: 0a 265544i bk6: 0a 265544i bk7: 0a 265544i bk8: 0a 265544i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265544i bk12: 0a 265544i bk13: 0a 265544i bk14: 0a 265544i bk15: 0a 265544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000075 
total_CMD = 265544 
util_bw = 20 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 265496 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265538 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 5 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000128039
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=265544 n_nop=265544 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 265544i bk1: 0a 265544i bk2: 0a 265544i bk3: 0a 265544i bk4: 0a 265544i bk5: 0a 265544i bk6: 0a 265544i bk7: 0a 265544i bk8: 0a 265544i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265544i bk12: 0a 265544i bk13: 0a 265544i bk14: 0a 265544i bk15: 0a 265544i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 265544 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 265544 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265544 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=265544 n_nop=265531 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.519e-05
n_activity=203 dram_eff=0.05911
bk0: 12a 265519i bk1: 0a 265544i bk2: 0a 265544i bk3: 0a 265544i bk4: 0a 265544i bk5: 0a 265544i bk6: 0a 265544i bk7: 0a 265544i bk8: 0a 265544i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265544i bk12: 0a 265544i bk13: 0a 265544i bk14: 0a 265544i bk15: 0a 265544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000045 
total_CMD = 265544 
util_bw = 12 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 265507 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265531 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000049 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.2722e-05
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=265544 n_nop=265544 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 265544i bk1: 0a 265544i bk2: 0a 265544i bk3: 0a 265544i bk4: 0a 265544i bk5: 0a 265544i bk6: 0a 265544i bk7: 0a 265544i bk8: 0a 265544i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265544i bk12: 0a 265544i bk13: 0a 265544i bk14: 0a 265544i bk15: 0a 265544i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 265544 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 265544 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265544 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=265544 n_nop=265539 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.506e-05
n_activity=127 dram_eff=0.0315
bk0: 0a 265544i bk1: 4a 265522i bk2: 0a 265544i bk3: 0a 265544i bk4: 0a 265544i bk5: 0a 265544i bk6: 0a 265544i bk7: 0a 265544i bk8: 0a 265544i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265544i bk12: 0a 265544i bk13: 0a 265544i bk14: 0a 265544i bk15: 0a 265544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000015 
total_CMD = 265544 
util_bw = 4 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 265518 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265539 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000019 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=265544 n_nop=265539 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.506e-05
n_activity=102 dram_eff=0.03922
bk0: 4a 265519i bk1: 0a 265544i bk2: 0a 265544i bk3: 0a 265544i bk4: 0a 265544i bk5: 0a 265544i bk6: 0a 265544i bk7: 0a 265544i bk8: 0a 265544i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265544i bk12: 0a 265544i bk13: 0a 265544i bk14: 0a 265544i bk15: 0a 265544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000015 
total_CMD = 265544 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 265515 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265539 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000019 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.76585e-06
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=265544 n_nop=265531 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.519e-05
n_activity=229 dram_eff=0.0524
bk0: 0a 265544i bk1: 12a 265519i bk2: 0a 265544i bk3: 0a 265544i bk4: 0a 265544i bk5: 0a 265544i bk6: 0a 265544i bk7: 0a 265544i bk8: 0a 265544i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265544i bk12: 0a 265544i bk13: 0a 265544i bk14: 0a 265544i bk15: 0a 265544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000045 
total_CMD = 265544 
util_bw = 12 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 265507 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265531 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000049 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.38927e-05
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=265544 n_nop=265534 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.013e-05
n_activity=161 dram_eff=0.04969
bk0: 4a 265516i bk1: 4a 265522i bk2: 0a 265544i bk3: 0a 265544i bk4: 0a 265544i bk5: 0a 265544i bk6: 0a 265544i bk7: 0a 265544i bk8: 0a 265544i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265544i bk12: 0a 265544i bk13: 0a 265544i bk14: 0a 265544i bk15: 0a 265544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000030 
total_CMD = 265544 
util_bw = 8 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 265486 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265534 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000135571
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=265544 n_nop=265539 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.506e-05
n_activity=114 dram_eff=0.03509
bk0: 0a 265544i bk1: 4a 265519i bk2: 0a 265544i bk3: 0a 265544i bk4: 0a 265544i bk5: 0a 265544i bk6: 0a 265544i bk7: 0a 265544i bk8: 0a 265544i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265544i bk12: 0a 265544i bk13: 0a 265544i bk14: 0a 265544i bk15: 0a 265544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000015 
total_CMD = 265544 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 265515 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265539 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000019 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.15512e-05
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=265544 n_nop=265539 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.506e-05
n_activity=135 dram_eff=0.02963
bk0: 4a 265522i bk1: 0a 265544i bk2: 0a 265544i bk3: 0a 265544i bk4: 0a 265544i bk5: 0a 265544i bk6: 0a 265544i bk7: 0a 265544i bk8: 0a 265544i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265544i bk12: 0a 265544i bk13: 0a 265544i bk14: 0a 265544i bk15: 0a 265544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000015 
total_CMD = 265544 
util_bw = 4 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 265518 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265539 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000019 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=265544 n_nop=265530 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.519e-05
n_activity=260 dram_eff=0.04615
bk0: 8a 265522i bk1: 4a 265519i bk2: 0a 265544i bk3: 0a 265544i bk4: 0a 265544i bk5: 0a 265544i bk6: 0a 265544i bk7: 0a 265544i bk8: 0a 265544i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265544i bk12: 0a 265544i bk13: 0a 265544i bk14: 0a 265544i bk15: 0a 265544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017241
Bank_Level_Parallism_Col = 1.017857
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017857 

BW Util details:
bwutil = 0.000045 
total_CMD = 265544 
util_bw = 12 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 265486 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265530 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000053 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.2722e-05
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=265544 n_nop=265539 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.506e-05
n_activity=115 dram_eff=0.03478
bk0: 4a 265522i bk1: 0a 265544i bk2: 0a 265544i bk3: 0a 265544i bk4: 0a 265544i bk5: 0a 265544i bk6: 0a 265544i bk7: 0a 265544i bk8: 0a 265544i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265544i bk12: 0a 265544i bk13: 0a 265544i bk14: 0a 265544i bk15: 0a 265544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000015 
total_CMD = 265544 
util_bw = 4 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 265518 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265539 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000019 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=265544 n_nop=265539 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.506e-05
n_activity=93 dram_eff=0.04301
bk0: 0a 265544i bk1: 4a 265519i bk2: 0a 265544i bk3: 0a 265544i bk4: 0a 265544i bk5: 0a 265544i bk6: 0a 265544i bk7: 0a 265544i bk8: 0a 265544i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265544i bk12: 0a 265544i bk13: 0a 265544i bk14: 0a 265544i bk15: 0a 265544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000015 
total_CMD = 265544 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 265515 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265539 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000019 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.88293e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=265544 n_nop=265530 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.519e-05
n_activity=220 dram_eff=0.05455
bk0: 4a 265522i bk1: 8a 265516i bk2: 0a 265544i bk3: 0a 265544i bk4: 0a 265544i bk5: 0a 265544i bk6: 0a 265544i bk7: 0a 265544i bk8: 0a 265544i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265544i bk12: 0a 265544i bk13: 0a 265544i bk14: 0a 265544i bk15: 0a 265544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016393
Bank_Level_Parallism_Col = 1.016949
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016949 

BW Util details:
bwutil = 0.000045 
total_CMD = 265544 
util_bw = 12 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 265483 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265530 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000053 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000135571
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=265544 n_nop=265530 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.519e-05
n_activity=223 dram_eff=0.05381
bk0: 8a 265513i bk1: 4a 265519i bk2: 0a 265544i bk3: 0a 265544i bk4: 0a 265544i bk5: 0a 265544i bk6: 0a 265544i bk7: 0a 265544i bk8: 0a 265544i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265544i bk12: 0a 265544i bk13: 0a 265544i bk14: 0a 265544i bk15: 0a 265544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014925
Bank_Level_Parallism_Col = 1.015385
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015385 

BW Util details:
bwutil = 0.000045 
total_CMD = 265544 
util_bw = 12 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 265477 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265530 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000053 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000207122
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=265544 n_nop=265539 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.506e-05
n_activity=114 dram_eff=0.03509
bk0: 4a 265519i bk1: 0a 265544i bk2: 0a 265544i bk3: 0a 265544i bk4: 0a 265544i bk5: 0a 265544i bk6: 0a 265544i bk7: 0a 265544i bk8: 0a 265544i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265544i bk12: 0a 265544i bk13: 0a 265544i bk14: 0a 265544i bk15: 0a 265544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000015 
total_CMD = 265544 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 265515 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265539 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000019 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.77854e-05
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=265544 n_nop=265544 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 265544i bk1: 0a 265544i bk2: 0a 265544i bk3: 0a 265544i bk4: 0a 265544i bk5: 0a 265544i bk6: 0a 265544i bk7: 0a 265544i bk8: 0a 265544i bk9: 0a 265544i bk10: 0a 265544i bk11: 0a 265544i bk12: 0a 265544i bk13: 0a 265544i bk14: 0a 265544i bk15: 0a 265544i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 265544 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 265544 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 265544 
n_nop = 265544 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 600, Miss = 8, Miss_rate = 0.013, Pending_hits = 19, Reservation_fails = 445
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 36, Miss = 1, Miss_rate = 0.028, Pending_hits = 3, Reservation_fails = 219
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1068, Miss = 12, Miss_rate = 0.011, Pending_hits = 28, Reservation_fails = 970
L2_cache_bank[5]: Access = 560, Miss = 8, Miss_rate = 0.014, Pending_hits = 17, Reservation_fails = 465
L2_cache_bank[6]: Access = 304, Miss = 4, Miss_rate = 0.013, Pending_hits = 10, Reservation_fails = 248
L2_cache_bank[7]: Access = 1296, Miss = 16, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 1103
L2_cache_bank[8]: Access = 740, Miss = 8, Miss_rate = 0.011, Pending_hits = 20, Reservation_fails = 703
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 736, Miss = 8, Miss_rate = 0.011, Pending_hits = 18, Reservation_fails = 500
L2_cache_bank[15]: Access = 1012, Miss = 12, Miss_rate = 0.012, Pending_hits = 25, Reservation_fails = 490
L2_cache_bank[16]: Access = 288, Miss = 4, Miss_rate = 0.014, Pending_hits = 11, Reservation_fails = 443
L2_cache_bank[17]: Access = 304, Miss = 4, Miss_rate = 0.013, Pending_hits = 11, Reservation_fails = 226
L2_cache_bank[18]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 8, Reservation_fails = 232
L2_cache_bank[19]: Access = 504, Miss = 8, Miss_rate = 0.016, Pending_hits = 21, Reservation_fails = 725
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 392, Miss = 4, Miss_rate = 0.010, Pending_hits = 12, Reservation_fails = 221
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 652, Miss = 8, Miss_rate = 0.012, Pending_hits = 21, Reservation_fails = 493
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 336, Miss = 4, Miss_rate = 0.012, Pending_hits = 12, Reservation_fails = 492
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 252, Miss = 4, Miss_rate = 0.016, Pending_hits = 12, Reservation_fails = 457
L2_cache_bank[29]: Access = 624, Miss = 8, Miss_rate = 0.013, Pending_hits = 21, Reservation_fails = 738
L2_cache_bank[30]: Access = 44, Miss = 1, Miss_rate = 0.023, Pending_hits = 3, Reservation_fails = 222
L2_cache_bank[31]: Access = 368, Miss = 4, Miss_rate = 0.011, Pending_hits = 6, Reservation_fails = 511
L2_total_cache_accesses = 10292
L2_total_cache_misses = 130
L2_total_cache_miss_rate = 0.0126
L2_total_cache_pending_hits = 302
L2_total_cache_reservation_fails = 9903
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 302
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9903
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 302
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 884
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9408
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 884
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9903
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=18020
icnt_total_pkts_simt_to_mem=18020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 18020
Req_Network_cycles = 59970
Req_Network_injected_packets_per_cycle =       0.3005 
Req_Network_conflicts_per_cycle =       0.5240
Req_Network_conflicts_per_cycle_util =      12.4361
Req_Bank_Level_Parallism =       7.1310
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6709
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0445

Reply_Network_injected_packets_num = 18020
Reply_Network_cycles = 59970
Reply_Network_injected_packets_per_cycle =        0.3005
Reply_Network_conflicts_per_cycle =        0.0063
Reply_Network_conflicts_per_cycle_util =       0.1214
Reply_Bank_Level_Parallism =       5.7701
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0031
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0065
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 17 sec (17 sec)
gpgpu_simulation_rate = 1045570 (inst/sec)
gpgpu_simulation_rate = 3527 (cycle/sec)
gpgpu_silicon_slowdown = 320952x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-5-ctx_0x55b7e4c20df0.traceg.xz
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 5
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 36
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5e7d000000
-local mem base_addr = 0x00007f5e7b000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-5-ctx_0x55b7e4c20df0.traceg.xz
launching kernel name: _Z14calculate_tempiPfS_iiiiffffff uid: 5 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 5: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 5 
kernel_stream_id = 0
gpu_sim_cycle = 14808
gpu_sim_insn = 4443674
gpu_ipc =     300.0860
gpu_tot_sim_cycle = 74778
gpu_tot_sim_insn = 22218370
gpu_tot_ipc =     297.1244
gpu_tot_issued_cta = 320
gpu_occupancy = 23.6926% 
gpu_tot_occupancy = 23.5646% 
max_total_param_size = 0
gpu_stall_dramfull = 8972
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3042
partiton_level_parallism_total  =       0.3012
partiton_level_parallism_util =       7.1508
partiton_level_parallism_util_total  =       6.8010
L2_BW  =      11.0203 GB/Sec
L2_BW_total  =      10.9116 GB/Sec
gpu_total_sim_rate=1009925

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 501, Miss = 468, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 466
	L1D_cache_core[1]: Access = 486, Miss = 456, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 440
	L1D_cache_core[2]: Access = 463, Miss = 430, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 390
	L1D_cache_core[3]: Access = 460, Miss = 430, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 400
	L1D_cache_core[4]: Access = 475, Miss = 442, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 464
	L1D_cache_core[5]: Access = 495, Miss = 464, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 498
	L1D_cache_core[6]: Access = 507, Miss = 474, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 537
	L1D_cache_core[7]: Access = 505, Miss = 474, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 511
	L1D_cache_core[8]: Access = 521, Miss = 486, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 525
	L1D_cache_core[9]: Access = 515, Miss = 482, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 536
	L1D_cache_core[10]: Access = 475, Miss = 442, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 395
	L1D_cache_core[11]: Access = 464, Miss = 434, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 380
	L1D_cache_core[12]: Access = 473, Miss = 440, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 429
	L1D_cache_core[13]: Access = 491, Miss = 460, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 451
	L1D_cache_core[14]: Access = 489, Miss = 456, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 409
	L1D_cache_core[15]: Access = 482, Miss = 452, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 432
	L1D_cache_core[16]: Access = 507, Miss = 474, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 493
	L1D_cache_core[17]: Access = 515, Miss = 484, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 520
	L1D_cache_core[18]: Access = 501, Miss = 468, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 509
	L1D_cache_core[19]: Access = 486, Miss = 456, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 457
	L1D_cache_core[20]: Access = 479, Miss = 446, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 404
	L1D_cache_core[21]: Access = 493, Miss = 462, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 465
	L1D_cache_core[22]: Access = 483, Miss = 450, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 431
	L1D_cache_core[23]: Access = 470, Miss = 440, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 407
	L1D_cache_core[24]: Access = 483, Miss = 450, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 428
	L1D_cache_core[25]: Access = 497, Miss = 466, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 445
	L1D_cache_core[26]: Access = 521, Miss = 486, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 535
	L1D_cache_core[27]: Access = 515, Miss = 482, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 534
	L1D_cache_core[28]: Access = 491, Miss = 458, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 472
	L1D_cache_core[29]: Access = 497, Miss = 466, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 493
	L1D_cache_core[30]: Access = 481, Miss = 448, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 457
	L1D_cache_core[31]: Access = 466, Miss = 436, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 419
	L1D_cache_core[32]: Access = 465, Miss = 432, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 433
	L1D_cache_core[33]: Access = 474, Miss = 444, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 446
	L1D_cache_core[34]: Access = 507, Miss = 474, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 522
	L1D_cache_core[35]: Access = 515, Miss = 484, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 531
	L1D_cache_core[36]: Access = 517, Miss = 484, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 515
	L1D_cache_core[37]: Access = 519, Miss = 488, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 535
	L1D_cache_core[38]: Access = 487, Miss = 454, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 460
	L1D_cache_core[39]: Access = 468, Miss = 438, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 428
	L1D_cache_core[40]: Access = 459, Miss = 426, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 415
	L1D_cache_core[41]: Access = 462, Miss = 432, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 429
	L1D_cache_core[42]: Access = 483, Miss = 450, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 427
	L1D_cache_core[43]: Access = 497, Miss = 466, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 495
	L1D_cache_core[44]: Access = 492, Miss = 462, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 501
	L1D_cache_core[45]: Access = 493, Miss = 464, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 505
	L1D_total_cache_accesses = 22525
	L1D_total_cache_misses = 21060
	L1D_total_cache_miss_rate = 0.9350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 21374
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 21374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1465

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 21374
ctas_completed 320, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1303, 1537, 1745, 2020, 2020, 1875, 1615, 1355, 542, 646, 750, 808, 649, 620, 568, 516, 
gpgpu_n_tot_thrd_icount = 27150080
gpgpu_n_tot_w_icount = 848440
gpgpu_n_stall_shd_mem = 4885
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 21060
gpgpu_n_mem_write_global = 1465
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 116640
gpgpu_n_store_insn = 4500
gpgpu_n_shmem_insn = 1350225
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 4885
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4885
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:370234	W0_Idle:1074831	W0_Scoreboard:4458423	W1:0	W2:0	W3:1960	W4:3855	W5:3780	W6:14280	W7:3500	W8:21385	W9:3500	W10:15680	W11:1680	W12:24410	W13:1680	W14:17370	W15:0	W16:33750	W17:0	W18:11130	W19:120	W20:29140	W21:120	W22:6970	W23:250	W24:32615	W25:250	W26:6870	W27:270	W28:25095	W29:140	W30:0	W31:0	W32:561360
single_issue_nums: WS0:207560	WS1:215040	WS2:211920	WS3:213920	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 168480 {8:21060,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 58600 {40:1465,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 842400 {40:21060,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11720 {8:1465,}
maxmflatency = 1640 
max_icnt2mem_latency = 1387 
maxmrqlatency = 9 
max_icnt2sh_latency = 17 
averagemflatency = 435 
avg_icnt2mem_latency = 176 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:192 	8 	24 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3032 	15348 	3542 	603 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3233 	4729 	10097 	4265 	116 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20233 	1533 	746 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	8 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5614         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5656         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5601      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5563      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0      5564         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5555      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      5598         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5558      5836         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0      5574         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5568      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5624         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      5562         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5529         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5521         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5536      5530         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0      5531         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5539         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5522      5536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0      5579         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5558      5523         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5491      5712         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5529         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 226/35 = 6.457143
number of bytes read:
dram[0]:       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 7232
Bmin_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes accessed:
dram[0]:       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 7232
min_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1343    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        580    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1463      1539    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1518      1540    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none        1636    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1330      1450    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none        1232    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1074       889    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none        1439    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1517      1040    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1350    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none        1212    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1219    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:       1423    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none        1399    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:       1191    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none        1561    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        811      1508    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none        1512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       1095    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       1374      1002    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:       1447    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none         917    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       1238      1441    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       1416      1559    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:       1336    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        922         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        582         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1526      1550         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1639      1640         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0      1134         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        986      1056         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       837         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:       1103      1064         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0       602         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        873       848         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        879         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          0      1094         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        811         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        793         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:          0       729         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        710         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:          0      1141         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        649       742         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:          0       717         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        923         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        937       708         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        701         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:          0       575         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        573       728         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:       1119      1117         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        704         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331114 n_nop=331105 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.664e-05
n_activity=171 dram_eff=0.1871
bk0: 8a 331082i bk1: 0a 331114i bk2: 0a 331114i bk3: 0a 331114i bk4: 0a 331114i bk5: 0a 331114i bk6: 0a 331114i bk7: 0a 331114i bk8: 0a 331114i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331114i bk12: 0a 331114i bk13: 0a 331114i bk14: 0a 331114i bk15: 0a 331114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000097 
total_CMD = 331114 
util_bw = 32 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 331053 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331105 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000027 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.34223e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331114 n_nop=331112 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.208e-05
n_activity=78 dram_eff=0.05128
bk0: 1a 331090i bk1: 0a 331114i bk2: 0a 331114i bk3: 0a 331114i bk4: 0a 331114i bk5: 0a 331114i bk6: 0a 331114i bk7: 0a 331114i bk8: 0a 331114i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331114i bk12: 0a 331114i bk13: 0a 331114i bk14: 0a 331114i bk15: 0a 331114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000012 
total_CMD = 331114 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 331086 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331112 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000003 
Either_Row_CoL_Bus_Util = 0.000006 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331114 n_nop=331092 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002416
n_activity=434 dram_eff=0.1843
bk0: 12a 331087i bk1: 8a 331075i bk2: 0a 331112i bk3: 0a 331113i bk4: 0a 331113i bk5: 0a 331113i bk6: 0a 331114i bk7: 0a 331114i bk8: 0a 331114i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331114i bk12: 0a 331115i bk13: 0a 331115i bk14: 0a 331115i bk15: 0a 331115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024096
Bank_Level_Parallism_Col = 1.024691
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024691 

BW Util details:
bwutil = 0.000242 
total_CMD = 331114 
util_bw = 80 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 330983 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331092 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000126845
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331114 n_nop=331092 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002416
n_activity=331 dram_eff=0.2417
bk0: 8a 331075i bk1: 12a 331085i bk2: 0a 331112i bk3: 0a 331114i bk4: 0a 331114i bk5: 0a 331114i bk6: 0a 331114i bk7: 0a 331114i bk8: 0a 331114i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331114i bk12: 0a 331114i bk13: 0a 331114i bk14: 0a 331114i bk15: 0a 331115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000242 
total_CMD = 331114 
util_bw = 80 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 330976 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331092 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000151005
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331114 n_nop=331105 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.664e-05
n_activity=178 dram_eff=0.1798
bk0: 0a 331114i bk1: 8a 331081i bk2: 0a 331113i bk3: 0a 331114i bk4: 0a 331114i bk5: 0a 331114i bk6: 0a 331114i bk7: 0a 331114i bk8: 0a 331114i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331114i bk12: 0a 331114i bk13: 0a 331114i bk14: 0a 331114i bk15: 0a 331114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000097 
total_CMD = 331114 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 331052 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331105 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000027 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.34223e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331114 n_nop=331114 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 331114i bk1: 0a 331114i bk2: 0a 331114i bk3: 0a 331114i bk4: 0a 331114i bk5: 0a 331114i bk6: 0a 331114i bk7: 0a 331114i bk8: 0a 331114i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331114i bk12: 0a 331114i bk13: 0a 331114i bk14: 0a 331114i bk15: 0a 331114i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 331114 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 331114 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331114 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331114 n_nop=331114 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 331114i bk1: 0a 331114i bk2: 0a 331114i bk3: 0a 331114i bk4: 0a 331114i bk5: 0a 331114i bk6: 0a 331114i bk7: 0a 331114i bk8: 0a 331114i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331114i bk12: 0a 331114i bk13: 0a 331114i bk14: 0a 331114i bk15: 0a 331114i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 331114 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 331114 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331114 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331114 n_nop=331092 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002416
n_activity=225 dram_eff=0.3556
bk0: 12a 331071i bk1: 8a 331043i bk2: 0a 331114i bk3: 0a 331114i bk4: 0a 331114i bk5: 0a 331114i bk6: 0a 331114i bk7: 0a 331114i bk8: 0a 331114i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331114i bk12: 0a 331114i bk13: 0a 331114i bk14: 0a 331114i bk15: 0a 331114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.488889
Bank_Level_Parallism_Col = 1.359551
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.359551 

BW Util details:
bwutil = 0.000242 
total_CMD = 331114 
util_bw = 80 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 330994 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331092 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000628182
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331114 n_nop=331105 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.664e-05
n_activity=175 dram_eff=0.1829
bk0: 0a 331114i bk1: 8a 331085i bk2: 0a 331113i bk3: 0a 331114i bk4: 0a 331114i bk5: 0a 331114i bk6: 0a 331114i bk7: 0a 331114i bk8: 0a 331114i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331114i bk12: 0a 331114i bk13: 0a 331114i bk14: 0a 331114i bk15: 0a 331114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000097 
total_CMD = 331114 
util_bw = 32 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 331056 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331105 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000027 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.04022e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331114 n_nop=331100 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000145
n_activity=279 dram_eff=0.172
bk0: 8a 331081i bk1: 4a 331089i bk2: 0a 331113i bk3: 0a 331113i bk4: 0a 331113i bk5: 0a 331113i bk6: 0a 331113i bk7: 0a 331113i bk8: 0a 331113i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331115i bk12: 0a 331115i bk13: 0a 331115i bk14: 0a 331115i bk15: 0a 331115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000145 
total_CMD = 331114 
util_bw = 48 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 331011 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331100 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.04022e-06
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331114 n_nop=331114 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 331114i bk1: 0a 331114i bk2: 0a 331114i bk3: 0a 331114i bk4: 0a 331114i bk5: 0a 331114i bk6: 0a 331114i bk7: 0a 331114i bk8: 0a 331114i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331114i bk12: 0a 331114i bk13: 0a 331114i bk14: 0a 331114i bk15: 0a 331114i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 331114 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 331114 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331114 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331114 n_nop=331109 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.832e-05
n_activity=106 dram_eff=0.1509
bk0: 0a 331114i bk1: 4a 331085i bk2: 0a 331113i bk3: 0a 331114i bk4: 0a 331114i bk5: 0a 331114i bk6: 0a 331114i bk7: 0a 331114i bk8: 0a 331114i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331114i bk12: 0a 331114i bk13: 0a 331114i bk14: 0a 331114i bk15: 0a 331114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000048 
total_CMD = 331114 
util_bw = 16 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 331072 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331109 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000012 
Either_Row_CoL_Bus_Util = 0.000015 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.04022e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331114 n_nop=331104 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.664e-05
n_activity=151 dram_eff=0.2119
bk0: 4a 331071i bk1: 4a 331090i bk2: 0a 331112i bk3: 0a 331114i bk4: 0a 331114i bk5: 0a 331114i bk6: 0a 331114i bk7: 0a 331114i bk8: 0a 331114i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331114i bk12: 0a 331114i bk13: 0a 331114i bk14: 0a 331114i bk15: 0a 331115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.293103
Bank_Level_Parallism_Col = 1.210526
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.210526 

BW Util details:
bwutil = 0.000097 
total_CMD = 331114 
util_bw = 32 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 331044 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331104 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000187247
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331114 n_nop=331109 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.832e-05
n_activity=144 dram_eff=0.1111
bk0: 4a 331090i bk1: 0a 331114i bk2: 0a 331114i bk3: 0a 331114i bk4: 0a 331114i bk5: 0a 331114i bk6: 0a 331114i bk7: 0a 331114i bk8: 0a 331114i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331114i bk12: 0a 331114i bk13: 0a 331114i bk14: 0a 331114i bk15: 0a 331114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000048 
total_CMD = 331114 
util_bw = 16 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 331074 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331109 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000012 
Either_Row_CoL_Bus_Util = 0.000015 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331114 n_nop=331101 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000145
n_activity=254 dram_eff=0.189
bk0: 0a 331114i bk1: 12a 331080i bk2: 0a 331113i bk3: 0a 331114i bk4: 0a 331114i bk5: 0a 331114i bk6: 0a 331114i bk7: 0a 331114i bk8: 0a 331114i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331114i bk12: 0a 331114i bk13: 0a 331114i bk14: 0a 331114i bk15: 0a 331114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000145 
total_CMD = 331114 
util_bw = 48 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 331038 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331101 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000039 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.41609e-05
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331114 n_nop=331108 n_act=1 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.04e-05
n_activity=122 dram_eff=0.1639
bk0: 5a 331080i bk1: 0a 331114i bk2: 0a 331114i bk3: 0a 331114i bk4: 0a 331114i bk5: 0a 331114i bk6: 0a 331114i bk7: 0a 331114i bk8: 0a 331114i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331114i bk12: 0a 331114i bk13: 0a 331114i bk14: 0a 331114i bk15: 0a 331114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000060 
total_CMD = 331114 
util_bw = 20 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 331066 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331108 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 5 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000102684
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=331114 n_nop=331114 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 331114i bk1: 0a 331114i bk2: 0a 331114i bk3: 0a 331114i bk4: 0a 331114i bk5: 0a 331114i bk6: 0a 331114i bk7: 0a 331114i bk8: 0a 331114i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331114i bk12: 0a 331114i bk13: 0a 331114i bk14: 0a 331114i bk15: 0a 331114i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 331114 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 331114 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331114 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=331114 n_nop=331101 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.624e-05
n_activity=203 dram_eff=0.05911
bk0: 12a 331089i bk1: 0a 331114i bk2: 0a 331114i bk3: 0a 331114i bk4: 0a 331114i bk5: 0a 331114i bk6: 0a 331114i bk7: 0a 331114i bk8: 0a 331114i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331114i bk12: 0a 331114i bk13: 0a 331114i bk14: 0a 331114i bk15: 0a 331114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000036 
total_CMD = 331114 
util_bw = 12 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 331077 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331101 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000039 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.22815e-05
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=331114 n_nop=331114 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 331114i bk1: 0a 331114i bk2: 0a 331114i bk3: 0a 331114i bk4: 0a 331114i bk5: 0a 331114i bk6: 0a 331114i bk7: 0a 331114i bk8: 0a 331114i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331114i bk12: 0a 331114i bk13: 0a 331114i bk14: 0a 331114i bk15: 0a 331114i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 331114 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 331114 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331114 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=331114 n_nop=331109 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.208e-05
n_activity=127 dram_eff=0.0315
bk0: 0a 331114i bk1: 4a 331092i bk2: 0a 331114i bk3: 0a 331114i bk4: 0a 331114i bk5: 0a 331114i bk6: 0a 331114i bk7: 0a 331114i bk8: 0a 331114i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331114i bk12: 0a 331114i bk13: 0a 331114i bk14: 0a 331114i bk15: 0a 331114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000012 
total_CMD = 331114 
util_bw = 4 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 331088 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331109 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000012 
Either_Row_CoL_Bus_Util = 0.000015 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=331114 n_nop=331109 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.208e-05
n_activity=102 dram_eff=0.03922
bk0: 4a 331089i bk1: 0a 331114i bk2: 0a 331114i bk3: 0a 331114i bk4: 0a 331114i bk5: 0a 331114i bk6: 0a 331114i bk7: 0a 331114i bk8: 0a 331114i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331114i bk12: 0a 331114i bk13: 0a 331114i bk14: 0a 331114i bk15: 0a 331114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000012 
total_CMD = 331114 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 331085 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331109 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000012 
Either_Row_CoL_Bus_Util = 0.000015 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.02011e-06
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=331114 n_nop=331101 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.624e-05
n_activity=229 dram_eff=0.0524
bk0: 0a 331114i bk1: 12a 331089i bk2: 0a 331114i bk3: 0a 331114i bk4: 0a 331114i bk5: 0a 331114i bk6: 0a 331114i bk7: 0a 331114i bk8: 0a 331114i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331114i bk12: 0a 331114i bk13: 0a 331114i bk14: 0a 331114i bk15: 0a 331114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000036 
total_CMD = 331114 
util_bw = 12 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 331077 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331101 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000039 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.7181e-05
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=331114 n_nop=331104 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.416e-05
n_activity=161 dram_eff=0.04969
bk0: 4a 331086i bk1: 4a 331092i bk2: 0a 331114i bk3: 0a 331114i bk4: 0a 331114i bk5: 0a 331114i bk6: 0a 331114i bk7: 0a 331114i bk8: 0a 331114i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331114i bk12: 0a 331114i bk13: 0a 331114i bk14: 0a 331114i bk15: 0a 331114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000024 
total_CMD = 331114 
util_bw = 8 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 331056 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331104 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000108724
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=331114 n_nop=331109 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.208e-05
n_activity=114 dram_eff=0.03509
bk0: 0a 331114i bk1: 4a 331089i bk2: 0a 331114i bk3: 0a 331114i bk4: 0a 331114i bk5: 0a 331114i bk6: 0a 331114i bk7: 0a 331114i bk8: 0a 331114i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331114i bk12: 0a 331114i bk13: 0a 331114i bk14: 0a 331114i bk15: 0a 331114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000012 
total_CMD = 331114 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 331085 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331109 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000012 
Either_Row_CoL_Bus_Util = 0.000015 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.73821e-05
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=331114 n_nop=331109 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.208e-05
n_activity=135 dram_eff=0.02963
bk0: 4a 331092i bk1: 0a 331114i bk2: 0a 331114i bk3: 0a 331114i bk4: 0a 331114i bk5: 0a 331114i bk6: 0a 331114i bk7: 0a 331114i bk8: 0a 331114i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331114i bk12: 0a 331114i bk13: 0a 331114i bk14: 0a 331114i bk15: 0a 331114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000012 
total_CMD = 331114 
util_bw = 4 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 331088 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331109 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000012 
Either_Row_CoL_Bus_Util = 0.000015 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=331114 n_nop=331100 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.624e-05
n_activity=260 dram_eff=0.04615
bk0: 8a 331092i bk1: 4a 331089i bk2: 0a 331114i bk3: 0a 331114i bk4: 0a 331114i bk5: 0a 331114i bk6: 0a 331114i bk7: 0a 331114i bk8: 0a 331114i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331114i bk12: 0a 331114i bk13: 0a 331114i bk14: 0a 331114i bk15: 0a 331114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017241
Bank_Level_Parallism_Col = 1.017857
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017857 

BW Util details:
bwutil = 0.000036 
total_CMD = 331114 
util_bw = 12 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 331056 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331100 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.22815e-05
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=331114 n_nop=331109 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.208e-05
n_activity=115 dram_eff=0.03478
bk0: 4a 331092i bk1: 0a 331114i bk2: 0a 331114i bk3: 0a 331114i bk4: 0a 331114i bk5: 0a 331114i bk6: 0a 331114i bk7: 0a 331114i bk8: 0a 331114i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331114i bk12: 0a 331114i bk13: 0a 331114i bk14: 0a 331114i bk15: 0a 331114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000012 
total_CMD = 331114 
util_bw = 4 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 331088 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331109 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000012 
Either_Row_CoL_Bus_Util = 0.000015 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=331114 n_nop=331109 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.208e-05
n_activity=93 dram_eff=0.04301
bk0: 0a 331114i bk1: 4a 331089i bk2: 0a 331114i bk3: 0a 331114i bk4: 0a 331114i bk5: 0a 331114i bk6: 0a 331114i bk7: 0a 331114i bk8: 0a 331114i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331114i bk12: 0a 331114i bk13: 0a 331114i bk14: 0a 331114i bk15: 0a 331114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000012 
total_CMD = 331114 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 331085 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331109 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000012 
Either_Row_CoL_Bus_Util = 0.000015 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.51005e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=331114 n_nop=331100 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.624e-05
n_activity=220 dram_eff=0.05455
bk0: 4a 331092i bk1: 8a 331086i bk2: 0a 331114i bk3: 0a 331114i bk4: 0a 331114i bk5: 0a 331114i bk6: 0a 331114i bk7: 0a 331114i bk8: 0a 331114i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331114i bk12: 0a 331114i bk13: 0a 331114i bk14: 0a 331114i bk15: 0a 331114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016393
Bank_Level_Parallism_Col = 1.016949
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016949 

BW Util details:
bwutil = 0.000036 
total_CMD = 331114 
util_bw = 12 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 331053 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331100 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000108724
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=331114 n_nop=331100 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.624e-05
n_activity=223 dram_eff=0.05381
bk0: 8a 331083i bk1: 4a 331089i bk2: 0a 331114i bk3: 0a 331114i bk4: 0a 331114i bk5: 0a 331114i bk6: 0a 331114i bk7: 0a 331114i bk8: 0a 331114i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331114i bk12: 0a 331114i bk13: 0a 331114i bk14: 0a 331114i bk15: 0a 331114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014925
Bank_Level_Parallism_Col = 1.015385
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015385 

BW Util details:
bwutil = 0.000036 
total_CMD = 331114 
util_bw = 12 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 331047 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331100 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000166106
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=331114 n_nop=331109 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.208e-05
n_activity=114 dram_eff=0.03509
bk0: 4a 331089i bk1: 0a 331114i bk2: 0a 331114i bk3: 0a 331114i bk4: 0a 331114i bk5: 0a 331114i bk6: 0a 331114i bk7: 0a 331114i bk8: 0a 331114i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331114i bk12: 0a 331114i bk13: 0a 331114i bk14: 0a 331114i bk15: 0a 331114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000012 
total_CMD = 331114 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 331085 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331109 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000012 
Either_Row_CoL_Bus_Util = 0.000015 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.43619e-05
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=331114 n_nop=331114 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 331114i bk1: 0a 331114i bk2: 0a 331114i bk3: 0a 331114i bk4: 0a 331114i bk5: 0a 331114i bk6: 0a 331114i bk7: 0a 331114i bk8: 0a 331114i bk9: 0a 331114i bk10: 0a 331114i bk11: 0a 331114i bk12: 0a 331114i bk13: 0a 331114i bk14: 0a 331114i bk15: 0a 331114i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 331114 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 331114 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331114 
n_nop = 331114 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 750, Miss = 8, Miss_rate = 0.011, Pending_hits = 19, Reservation_fails = 445
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 45, Miss = 1, Miss_rate = 0.022, Pending_hits = 3, Reservation_fails = 219
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1335, Miss = 12, Miss_rate = 0.009, Pending_hits = 28, Reservation_fails = 970
L2_cache_bank[5]: Access = 700, Miss = 8, Miss_rate = 0.011, Pending_hits = 17, Reservation_fails = 465
L2_cache_bank[6]: Access = 380, Miss = 4, Miss_rate = 0.011, Pending_hits = 10, Reservation_fails = 248
L2_cache_bank[7]: Access = 1620, Miss = 16, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 1103
L2_cache_bank[8]: Access = 925, Miss = 8, Miss_rate = 0.009, Pending_hits = 20, Reservation_fails = 703
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 920, Miss = 8, Miss_rate = 0.009, Pending_hits = 18, Reservation_fails = 500
L2_cache_bank[15]: Access = 1265, Miss = 12, Miss_rate = 0.009, Pending_hits = 25, Reservation_fails = 490
L2_cache_bank[16]: Access = 360, Miss = 4, Miss_rate = 0.011, Pending_hits = 11, Reservation_fails = 443
L2_cache_bank[17]: Access = 380, Miss = 4, Miss_rate = 0.011, Pending_hits = 11, Reservation_fails = 226
L2_cache_bank[18]: Access = 220, Miss = 4, Miss_rate = 0.018, Pending_hits = 8, Reservation_fails = 232
L2_cache_bank[19]: Access = 630, Miss = 8, Miss_rate = 0.013, Pending_hits = 21, Reservation_fails = 725
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 490, Miss = 4, Miss_rate = 0.008, Pending_hits = 12, Reservation_fails = 221
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 815, Miss = 8, Miss_rate = 0.010, Pending_hits = 21, Reservation_fails = 493
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 420, Miss = 4, Miss_rate = 0.010, Pending_hits = 12, Reservation_fails = 492
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 315, Miss = 4, Miss_rate = 0.013, Pending_hits = 12, Reservation_fails = 457
L2_cache_bank[29]: Access = 780, Miss = 8, Miss_rate = 0.010, Pending_hits = 21, Reservation_fails = 738
L2_cache_bank[30]: Access = 55, Miss = 1, Miss_rate = 0.018, Pending_hits = 3, Reservation_fails = 222
L2_cache_bank[31]: Access = 460, Miss = 4, Miss_rate = 0.009, Pending_hits = 6, Reservation_fails = 511
L2_total_cache_accesses = 12865
L2_total_cache_misses = 130
L2_total_cache_miss_rate = 0.0101
L2_total_cache_pending_hits = 302
L2_total_cache_reservation_fails = 9903
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 302
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9903
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 302
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11760
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1105
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9903
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=22525
icnt_total_pkts_simt_to_mem=22525
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22525
Req_Network_cycles = 74778
Req_Network_injected_packets_per_cycle =       0.3012 
Req_Network_conflicts_per_cycle =       0.5334
Req_Network_conflicts_per_cycle_util =      12.6345
Req_Bank_Level_Parallism =       7.1349
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6866
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0366

Reply_Network_injected_packets_num = 22525
Reply_Network_cycles = 74778
Reply_Network_injected_packets_per_cycle =        0.3012
Reply_Network_conflicts_per_cycle =        0.0051
Reply_Network_conflicts_per_cycle_util =       0.1010
Reply_Bank_Level_Parallism =       6.0019
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0025
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0065
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 1009925 (inst/sec)
gpgpu_simulation_rate = 3399 (cycle/sec)
gpgpu_silicon_slowdown = 333039x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-6-ctx_0x55b7e4c20df0.traceg.xz
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 6
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 36
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5e7d000000
-local mem base_addr = 0x00007f5e7b000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-6-ctx_0x55b7e4c20df0.traceg.xz
launching kernel name: _Z14calculate_tempiPfS_iiiiffffff uid: 6 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 6: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 6 
kernel_stream_id = 0
gpu_sim_cycle = 14544
gpu_sim_insn = 4443674
gpu_ipc =     305.5331
gpu_tot_sim_cycle = 89322
gpu_tot_sim_insn = 26662044
gpu_tot_ipc =     298.4936
gpu_tot_issued_cta = 384
gpu_occupancy = 23.6754% 
gpu_tot_occupancy = 23.5827% 
max_total_param_size = 0
gpu_stall_dramfull = 8972
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3097
partiton_level_parallism_total  =       0.3026
partiton_level_parallism_util =       6.9308
partiton_level_parallism_util_total  =       6.8223
L2_BW  =      11.2204 GB/Sec
L2_BW_total  =      10.9619 GB/Sec
gpu_total_sim_rate=1025463

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 613, Miss = 570, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 561
	L1D_cache_core[1]: Access = 612, Miss = 572, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 581
	L1D_cache_core[2]: Access = 593, Miss = 550, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 531
	L1D_cache_core[3]: Access = 592, Miss = 552, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 535
	L1D_cache_core[4]: Access = 595, Miss = 552, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 593
	L1D_cache_core[5]: Access = 606, Miss = 566, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 607
	L1D_cache_core[6]: Access = 627, Miss = 584, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 668
	L1D_cache_core[7]: Access = 626, Miss = 586, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 640
	L1D_cache_core[8]: Access = 637, Miss = 594, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[9]: Access = 640, Miss = 600, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 675
	L1D_cache_core[10]: Access = 603, Miss = 562, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 524
	L1D_cache_core[11]: Access = 593, Miss = 556, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 520
	L1D_cache_core[12]: Access = 587, Miss = 546, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 533
	L1D_cache_core[13]: Access = 591, Miss = 554, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 533
	L1D_cache_core[14]: Access = 597, Miss = 556, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 517
	L1D_cache_core[15]: Access = 597, Miss = 560, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[16]: Access = 600, Miss = 562, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 588
	L1D_cache_core[17]: Access = 608, Miss = 572, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 617
	L1D_cache_core[18]: Access = 594, Miss = 556, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 613
	L1D_cache_core[19]: Access = 579, Miss = 544, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 559
	L1D_cache_core[20]: Access = 556, Miss = 518, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 476
	L1D_cache_core[21]: Access = 553, Miss = 518, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 493
	L1D_cache_core[22]: Access = 552, Miss = 514, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 489
	L1D_cache_core[23]: Access = 555, Miss = 520, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 488
	L1D_cache_core[24]: Access = 576, Miss = 538, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 521
	L1D_cache_core[25]: Access = 590, Miss = 554, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 532
	L1D_cache_core[26]: Access = 614, Miss = 574, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 634
	L1D_cache_core[27]: Access = 608, Miss = 570, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 636
	L1D_cache_core[28]: Access = 568, Miss = 530, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 521
	L1D_cache_core[29]: Access = 557, Miss = 522, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 513
	L1D_cache_core[30]: Access = 550, Miss = 512, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 490
	L1D_cache_core[31]: Access = 551, Miss = 516, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 505
	L1D_cache_core[32]: Access = 558, Miss = 520, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 530
	L1D_cache_core[33]: Access = 567, Miss = 532, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 539
	L1D_cache_core[34]: Access = 600, Miss = 562, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 626
	L1D_cache_core[35]: Access = 608, Miss = 572, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 633
	L1D_cache_core[36]: Access = 594, Miss = 556, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 576
	L1D_cache_core[37]: Access = 579, Miss = 544, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 554
	L1D_cache_core[38]: Access = 556, Miss = 518, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 520
	L1D_cache_core[39]: Access = 553, Miss = 518, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 519
	L1D_cache_core[40]: Access = 552, Miss = 514, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 517
	L1D_cache_core[41]: Access = 555, Miss = 520, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 532
	L1D_cache_core[42]: Access = 576, Miss = 538, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[43]: Access = 590, Miss = 554, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 597
	L1D_cache_core[44]: Access = 614, Miss = 574, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 611
	L1D_cache_core[45]: Access = 608, Miss = 570, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 607
	L1D_total_cache_accesses = 27030
	L1D_total_cache_misses = 25272
	L1D_total_cache_miss_rate = 0.9350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 25773
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1758
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25272
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1758

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25773
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1548, 1782, 1990, 2424, 2424, 2250, 1938, 1626, 813, 969, 1125, 1212, 1053, 995, 813, 761, 
gpgpu_n_tot_thrd_icount = 32580096
gpgpu_n_tot_w_icount = 1018128
gpgpu_n_stall_shd_mem = 5862
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25272
gpgpu_n_mem_write_global = 1758
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 139968
gpgpu_n_store_insn = 5400
gpgpu_n_shmem_insn = 1620270
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 5862
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5862
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:447054	W0_Idle:1284394	W0_Scoreboard:5321664	W1:0	W2:0	W3:2352	W4:4626	W5:4536	W6:17136	W7:4200	W8:25662	W9:4200	W10:18816	W11:2016	W12:29292	W13:2016	W14:20844	W15:0	W16:40500	W17:0	W18:13356	W19:144	W20:34968	W21:144	W22:8364	W23:300	W24:39138	W25:300	W26:8244	W27:324	W28:30114	W29:168	W30:0	W31:0	W32:673632
single_issue_nums: WS0:249072	WS1:258048	WS2:254304	WS3:256704	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 202176 {8:25272,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 70320 {40:1758,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1010880 {40:25272,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14064 {8:1758,}
maxmflatency = 1640 
max_icnt2mem_latency = 1387 
maxmrqlatency = 9 
max_icnt2sh_latency = 17 
averagemflatency = 422 
avg_icnt2mem_latency = 175 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:192 	8 	24 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3755 	18974 	3698 	603 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3934 	5623 	12086 	5186 	116 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	24738 	1533 	746 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	10 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5614         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5656         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5601      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5563      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0      5564         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5555      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      5598         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5558      5836         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0      5574         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5568      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5624         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      5562         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5529         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5521         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5536      5530         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0      5531         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5539         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5522      5536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0      5579         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5558      5523         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5491      5712         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5529         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 226/35 = 6.457143
number of bytes read:
dram[0]:       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 7232
Bmin_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes accessed:
dram[0]:       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 7232
min_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1584    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        691    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1678      1778    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1757      1759    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none        1880    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1547      1684    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none        1459    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1248      1030    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none        1692    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1770      1226    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1581    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none        1414    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1416    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:       1677    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none        1653    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:       1396    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none        1804    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        971      1770    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none        1793    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       1284    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       1606      1188    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:       1692    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none        1098    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       1469      1700    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       1652      1816    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:       1578    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        922         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        582         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1526      1550         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1639      1640         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0      1134         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        986      1056         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       837         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:       1103      1064         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0       602         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        873       848         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        879         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          0      1094         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        811         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        793         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:          0       729         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        710         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:          0      1141         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        649       742         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:          0       717         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        923         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        937       708         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        701         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:          0       575         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        573       728         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:       1119      1117         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        704         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=395515 n_nop=395506 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.091e-05
n_activity=171 dram_eff=0.1871
bk0: 8a 395483i bk1: 0a 395515i bk2: 0a 395515i bk3: 0a 395515i bk4: 0a 395515i bk5: 0a 395515i bk6: 0a 395515i bk7: 0a 395515i bk8: 0a 395515i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395515i bk12: 0a 395515i bk13: 0a 395515i bk14: 0a 395515i bk15: 0a 395515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000081 
total_CMD = 395515 
util_bw = 32 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 395454 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395506 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.30953e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=395515 n_nop=395513 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.011e-05
n_activity=78 dram_eff=0.05128
bk0: 1a 395491i bk1: 0a 395515i bk2: 0a 395515i bk3: 0a 395515i bk4: 0a 395515i bk5: 0a 395515i bk6: 0a 395515i bk7: 0a 395515i bk8: 0a 395515i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395515i bk12: 0a 395515i bk13: 0a 395515i bk14: 0a 395515i bk15: 0a 395515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000010 
total_CMD = 395515 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 395487 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395513 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000003 
Either_Row_CoL_Bus_Util = 0.000005 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=395515 n_nop=395493 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002023
n_activity=434 dram_eff=0.1843
bk0: 12a 395488i bk1: 8a 395476i bk2: 0a 395513i bk3: 0a 395514i bk4: 0a 395514i bk5: 0a 395514i bk6: 0a 395515i bk7: 0a 395515i bk8: 0a 395515i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395515i bk12: 0a 395516i bk13: 0a 395516i bk14: 0a 395516i bk15: 0a 395516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024096
Bank_Level_Parallism_Col = 1.024691
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024691 

BW Util details:
bwutil = 0.000202 
total_CMD = 395515 
util_bw = 80 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 395384 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395493 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000106191
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=395515 n_nop=395493 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002023
n_activity=331 dram_eff=0.2417
bk0: 8a 395476i bk1: 12a 395486i bk2: 0a 395513i bk3: 0a 395515i bk4: 0a 395515i bk5: 0a 395515i bk6: 0a 395515i bk7: 0a 395515i bk8: 0a 395515i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395515i bk12: 0a 395515i bk13: 0a 395515i bk14: 0a 395515i bk15: 0a 395516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000202 
total_CMD = 395515 
util_bw = 80 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 395377 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395493 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000126417
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=395515 n_nop=395506 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.091e-05
n_activity=178 dram_eff=0.1798
bk0: 0a 395515i bk1: 8a 395482i bk2: 0a 395514i bk3: 0a 395515i bk4: 0a 395515i bk5: 0a 395515i bk6: 0a 395515i bk7: 0a 395515i bk8: 0a 395515i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395515i bk12: 0a 395515i bk13: 0a 395515i bk14: 0a 395515i bk15: 0a 395515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000081 
total_CMD = 395515 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 395453 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395506 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.30953e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=395515 n_nop=395515 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 395515i bk1: 0a 395515i bk2: 0a 395515i bk3: 0a 395515i bk4: 0a 395515i bk5: 0a 395515i bk6: 0a 395515i bk7: 0a 395515i bk8: 0a 395515i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395515i bk12: 0a 395515i bk13: 0a 395515i bk14: 0a 395515i bk15: 0a 395515i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 395515 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 395515 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395515 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=395515 n_nop=395515 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 395515i bk1: 0a 395515i bk2: 0a 395515i bk3: 0a 395515i bk4: 0a 395515i bk5: 0a 395515i bk6: 0a 395515i bk7: 0a 395515i bk8: 0a 395515i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395515i bk12: 0a 395515i bk13: 0a 395515i bk14: 0a 395515i bk15: 0a 395515i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 395515 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 395515 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395515 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=395515 n_nop=395493 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002023
n_activity=225 dram_eff=0.3556
bk0: 12a 395472i bk1: 8a 395444i bk2: 0a 395515i bk3: 0a 395515i bk4: 0a 395515i bk5: 0a 395515i bk6: 0a 395515i bk7: 0a 395515i bk8: 0a 395515i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395515i bk12: 0a 395515i bk13: 0a 395515i bk14: 0a 395515i bk15: 0a 395515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.488889
Bank_Level_Parallism_Col = 1.359551
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.359551 

BW Util details:
bwutil = 0.000202 
total_CMD = 395515 
util_bw = 80 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 395395 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395493 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000525897
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=395515 n_nop=395506 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.091e-05
n_activity=175 dram_eff=0.1829
bk0: 0a 395515i bk1: 8a 395486i bk2: 0a 395514i bk3: 0a 395515i bk4: 0a 395515i bk5: 0a 395515i bk6: 0a 395515i bk7: 0a 395515i bk8: 0a 395515i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395515i bk12: 0a 395515i bk13: 0a 395515i bk14: 0a 395515i bk15: 0a 395515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000081 
total_CMD = 395515 
util_bw = 32 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 395457 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395506 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.0567e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=395515 n_nop=395501 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001214
n_activity=279 dram_eff=0.172
bk0: 8a 395482i bk1: 4a 395490i bk2: 0a 395514i bk3: 0a 395514i bk4: 0a 395514i bk5: 0a 395514i bk6: 0a 395514i bk7: 0a 395514i bk8: 0a 395514i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395516i bk12: 0a 395516i bk13: 0a 395516i bk14: 0a 395516i bk15: 0a 395516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000121 
total_CMD = 395515 
util_bw = 48 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 395412 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395501 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000035 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.0567e-06
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=395515 n_nop=395515 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 395515i bk1: 0a 395515i bk2: 0a 395515i bk3: 0a 395515i bk4: 0a 395515i bk5: 0a 395515i bk6: 0a 395515i bk7: 0a 395515i bk8: 0a 395515i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395515i bk12: 0a 395515i bk13: 0a 395515i bk14: 0a 395515i bk15: 0a 395515i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 395515 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 395515 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395515 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=395515 n_nop=395510 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.045e-05
n_activity=106 dram_eff=0.1509
bk0: 0a 395515i bk1: 4a 395486i bk2: 0a 395514i bk3: 0a 395515i bk4: 0a 395515i bk5: 0a 395515i bk6: 0a 395515i bk7: 0a 395515i bk8: 0a 395515i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395515i bk12: 0a 395515i bk13: 0a 395515i bk14: 0a 395515i bk15: 0a 395515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000040 
total_CMD = 395515 
util_bw = 16 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 395473 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395510 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000013 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.0567e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=395515 n_nop=395505 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.091e-05
n_activity=151 dram_eff=0.2119
bk0: 4a 395472i bk1: 4a 395491i bk2: 0a 395513i bk3: 0a 395515i bk4: 0a 395515i bk5: 0a 395515i bk6: 0a 395515i bk7: 0a 395515i bk8: 0a 395515i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395515i bk12: 0a 395515i bk13: 0a 395515i bk14: 0a 395515i bk15: 0a 395516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.293103
Bank_Level_Parallism_Col = 1.210526
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.210526 

BW Util details:
bwutil = 0.000081 
total_CMD = 395515 
util_bw = 32 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 395445 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395505 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000156758
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=395515 n_nop=395510 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.045e-05
n_activity=144 dram_eff=0.1111
bk0: 4a 395491i bk1: 0a 395515i bk2: 0a 395515i bk3: 0a 395515i bk4: 0a 395515i bk5: 0a 395515i bk6: 0a 395515i bk7: 0a 395515i bk8: 0a 395515i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395515i bk12: 0a 395515i bk13: 0a 395515i bk14: 0a 395515i bk15: 0a 395515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000040 
total_CMD = 395515 
util_bw = 16 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 395475 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395510 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000013 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=395515 n_nop=395502 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001214
n_activity=254 dram_eff=0.189
bk0: 0a 395515i bk1: 12a 395481i bk2: 0a 395514i bk3: 0a 395515i bk4: 0a 395515i bk5: 0a 395515i bk6: 0a 395515i bk7: 0a 395515i bk8: 0a 395515i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395515i bk12: 0a 395515i bk13: 0a 395515i bk14: 0a 395515i bk15: 0a 395515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000121 
total_CMD = 395515 
util_bw = 48 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 395439 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395502 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000033 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.02268e-05
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=395515 n_nop=395509 n_act=1 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.057e-05
n_activity=122 dram_eff=0.1639
bk0: 5a 395481i bk1: 0a 395515i bk2: 0a 395515i bk3: 0a 395515i bk4: 0a 395515i bk5: 0a 395515i bk6: 0a 395515i bk7: 0a 395515i bk8: 0a 395515i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395515i bk12: 0a 395515i bk13: 0a 395515i bk14: 0a 395515i bk15: 0a 395515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000051 
total_CMD = 395515 
util_bw = 20 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 395467 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395509 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 5 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000013 
Either_Row_CoL_Bus_Util = 0.000015 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.59639e-05
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=395515 n_nop=395515 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 395515i bk1: 0a 395515i bk2: 0a 395515i bk3: 0a 395515i bk4: 0a 395515i bk5: 0a 395515i bk6: 0a 395515i bk7: 0a 395515i bk8: 0a 395515i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395515i bk12: 0a 395515i bk13: 0a 395515i bk14: 0a 395515i bk15: 0a 395515i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 395515 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 395515 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395515 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=395515 n_nop=395502 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.034e-05
n_activity=203 dram_eff=0.05911
bk0: 12a 395490i bk1: 0a 395515i bk2: 0a 395515i bk3: 0a 395515i bk4: 0a 395515i bk5: 0a 395515i bk6: 0a 395515i bk7: 0a 395515i bk8: 0a 395515i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395515i bk12: 0a 395515i bk13: 0a 395515i bk14: 0a 395515i bk15: 0a 395515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000030 
total_CMD = 395515 
util_bw = 12 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 395478 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395502 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000033 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.53969e-05
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=395515 n_nop=395515 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 395515i bk1: 0a 395515i bk2: 0a 395515i bk3: 0a 395515i bk4: 0a 395515i bk5: 0a 395515i bk6: 0a 395515i bk7: 0a 395515i bk8: 0a 395515i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395515i bk12: 0a 395515i bk13: 0a 395515i bk14: 0a 395515i bk15: 0a 395515i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 395515 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 395515 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395515 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=395515 n_nop=395510 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.011e-05
n_activity=127 dram_eff=0.0315
bk0: 0a 395515i bk1: 4a 395493i bk2: 0a 395515i bk3: 0a 395515i bk4: 0a 395515i bk5: 0a 395515i bk6: 0a 395515i bk7: 0a 395515i bk8: 0a 395515i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395515i bk12: 0a 395515i bk13: 0a 395515i bk14: 0a 395515i bk15: 0a 395515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000010 
total_CMD = 395515 
util_bw = 4 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 395489 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395510 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000013 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=395515 n_nop=395510 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.011e-05
n_activity=102 dram_eff=0.03922
bk0: 4a 395490i bk1: 0a 395515i bk2: 0a 395515i bk3: 0a 395515i bk4: 0a 395515i bk5: 0a 395515i bk6: 0a 395515i bk7: 0a 395515i bk8: 0a 395515i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395515i bk12: 0a 395515i bk13: 0a 395515i bk14: 0a 395515i bk15: 0a 395515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000010 
total_CMD = 395515 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 395486 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395510 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000013 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.52835e-06
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=395515 n_nop=395502 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.034e-05
n_activity=229 dram_eff=0.0524
bk0: 0a 395515i bk1: 12a 395490i bk2: 0a 395515i bk3: 0a 395515i bk4: 0a 395515i bk5: 0a 395515i bk6: 0a 395515i bk7: 0a 395515i bk8: 0a 395515i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395515i bk12: 0a 395515i bk13: 0a 395515i bk14: 0a 395515i bk15: 0a 395515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000030 
total_CMD = 395515 
util_bw = 12 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 395478 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395502 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000033 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.27551e-05
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=395515 n_nop=395505 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.023e-05
n_activity=161 dram_eff=0.04969
bk0: 4a 395487i bk1: 4a 395493i bk2: 0a 395515i bk3: 0a 395515i bk4: 0a 395515i bk5: 0a 395515i bk6: 0a 395515i bk7: 0a 395515i bk8: 0a 395515i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395515i bk12: 0a 395515i bk13: 0a 395515i bk14: 0a 395515i bk15: 0a 395515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 395515 
util_bw = 8 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 395457 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395505 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.10206e-05
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=395515 n_nop=395510 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.011e-05
n_activity=114 dram_eff=0.03509
bk0: 0a 395515i bk1: 4a 395490i bk2: 0a 395515i bk3: 0a 395515i bk4: 0a 395515i bk5: 0a 395515i bk6: 0a 395515i bk7: 0a 395515i bk8: 0a 395515i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395515i bk12: 0a 395515i bk13: 0a 395515i bk14: 0a 395515i bk15: 0a 395515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000010 
total_CMD = 395515 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 395486 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395510 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000013 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.80386e-05
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=395515 n_nop=395510 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.011e-05
n_activity=135 dram_eff=0.02963
bk0: 4a 395493i bk1: 0a 395515i bk2: 0a 395515i bk3: 0a 395515i bk4: 0a 395515i bk5: 0a 395515i bk6: 0a 395515i bk7: 0a 395515i bk8: 0a 395515i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395515i bk12: 0a 395515i bk13: 0a 395515i bk14: 0a 395515i bk15: 0a 395515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000010 
total_CMD = 395515 
util_bw = 4 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 395489 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395510 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000013 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=395515 n_nop=395501 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.034e-05
n_activity=260 dram_eff=0.04615
bk0: 8a 395493i bk1: 4a 395490i bk2: 0a 395515i bk3: 0a 395515i bk4: 0a 395515i bk5: 0a 395515i bk6: 0a 395515i bk7: 0a 395515i bk8: 0a 395515i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395515i bk12: 0a 395515i bk13: 0a 395515i bk14: 0a 395515i bk15: 0a 395515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017241
Bank_Level_Parallism_Col = 1.017857
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017857 

BW Util details:
bwutil = 0.000030 
total_CMD = 395515 
util_bw = 12 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 395457 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395501 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000035 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.53969e-05
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=395515 n_nop=395510 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.011e-05
n_activity=115 dram_eff=0.03478
bk0: 4a 395493i bk1: 0a 395515i bk2: 0a 395515i bk3: 0a 395515i bk4: 0a 395515i bk5: 0a 395515i bk6: 0a 395515i bk7: 0a 395515i bk8: 0a 395515i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395515i bk12: 0a 395515i bk13: 0a 395515i bk14: 0a 395515i bk15: 0a 395515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000010 
total_CMD = 395515 
util_bw = 4 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 395489 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395510 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000013 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=395515 n_nop=395510 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.011e-05
n_activity=93 dram_eff=0.04301
bk0: 0a 395515i bk1: 4a 395490i bk2: 0a 395515i bk3: 0a 395515i bk4: 0a 395515i bk5: 0a 395515i bk6: 0a 395515i bk7: 0a 395515i bk8: 0a 395515i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395515i bk12: 0a 395515i bk13: 0a 395515i bk14: 0a 395515i bk15: 0a 395515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000010 
total_CMD = 395515 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 395486 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395510 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000013 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.26417e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=395515 n_nop=395501 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.034e-05
n_activity=220 dram_eff=0.05455
bk0: 4a 395493i bk1: 8a 395487i bk2: 0a 395515i bk3: 0a 395515i bk4: 0a 395515i bk5: 0a 395515i bk6: 0a 395515i bk7: 0a 395515i bk8: 0a 395515i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395515i bk12: 0a 395515i bk13: 0a 395515i bk14: 0a 395515i bk15: 0a 395515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016393
Bank_Level_Parallism_Col = 1.016949
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016949 

BW Util details:
bwutil = 0.000030 
total_CMD = 395515 
util_bw = 12 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 395454 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395501 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000035 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.10206e-05
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=395515 n_nop=395501 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.034e-05
n_activity=223 dram_eff=0.05381
bk0: 8a 395484i bk1: 4a 395490i bk2: 0a 395515i bk3: 0a 395515i bk4: 0a 395515i bk5: 0a 395515i bk6: 0a 395515i bk7: 0a 395515i bk8: 0a 395515i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395515i bk12: 0a 395515i bk13: 0a 395515i bk14: 0a 395515i bk15: 0a 395515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014925
Bank_Level_Parallism_Col = 1.015385
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015385 

BW Util details:
bwutil = 0.000030 
total_CMD = 395515 
util_bw = 12 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 395448 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395501 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000035 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000139059
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=395515 n_nop=395510 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.011e-05
n_activity=114 dram_eff=0.03509
bk0: 4a 395490i bk1: 0a 395515i bk2: 0a 395515i bk3: 0a 395515i bk4: 0a 395515i bk5: 0a 395515i bk6: 0a 395515i bk7: 0a 395515i bk8: 0a 395515i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395515i bk12: 0a 395515i bk13: 0a 395515i bk14: 0a 395515i bk15: 0a 395515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000010 
total_CMD = 395515 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 395486 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395510 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000013 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.55103e-05
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=395515 n_nop=395515 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 395515i bk1: 0a 395515i bk2: 0a 395515i bk3: 0a 395515i bk4: 0a 395515i bk5: 0a 395515i bk6: 0a 395515i bk7: 0a 395515i bk8: 0a 395515i bk9: 0a 395515i bk10: 0a 395515i bk11: 0a 395515i bk12: 0a 395515i bk13: 0a 395515i bk14: 0a 395515i bk15: 0a 395515i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 395515 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 395515 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 395515 
n_nop = 395515 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 900, Miss = 8, Miss_rate = 0.009, Pending_hits = 19, Reservation_fails = 445
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 54, Miss = 1, Miss_rate = 0.019, Pending_hits = 3, Reservation_fails = 219
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1602, Miss = 12, Miss_rate = 0.007, Pending_hits = 28, Reservation_fails = 970
L2_cache_bank[5]: Access = 840, Miss = 8, Miss_rate = 0.010, Pending_hits = 17, Reservation_fails = 465
L2_cache_bank[6]: Access = 456, Miss = 4, Miss_rate = 0.009, Pending_hits = 10, Reservation_fails = 248
L2_cache_bank[7]: Access = 1944, Miss = 16, Miss_rate = 0.008, Pending_hits = 24, Reservation_fails = 1103
L2_cache_bank[8]: Access = 1110, Miss = 8, Miss_rate = 0.007, Pending_hits = 20, Reservation_fails = 703
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1104, Miss = 8, Miss_rate = 0.007, Pending_hits = 18, Reservation_fails = 500
L2_cache_bank[15]: Access = 1518, Miss = 12, Miss_rate = 0.008, Pending_hits = 25, Reservation_fails = 490
L2_cache_bank[16]: Access = 432, Miss = 4, Miss_rate = 0.009, Pending_hits = 11, Reservation_fails = 443
L2_cache_bank[17]: Access = 456, Miss = 4, Miss_rate = 0.009, Pending_hits = 11, Reservation_fails = 226
L2_cache_bank[18]: Access = 264, Miss = 4, Miss_rate = 0.015, Pending_hits = 8, Reservation_fails = 232
L2_cache_bank[19]: Access = 756, Miss = 8, Miss_rate = 0.011, Pending_hits = 21, Reservation_fails = 725
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 588, Miss = 4, Miss_rate = 0.007, Pending_hits = 12, Reservation_fails = 221
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 978, Miss = 8, Miss_rate = 0.008, Pending_hits = 21, Reservation_fails = 493
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 504, Miss = 4, Miss_rate = 0.008, Pending_hits = 12, Reservation_fails = 492
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 378, Miss = 4, Miss_rate = 0.011, Pending_hits = 12, Reservation_fails = 457
L2_cache_bank[29]: Access = 936, Miss = 8, Miss_rate = 0.009, Pending_hits = 21, Reservation_fails = 738
L2_cache_bank[30]: Access = 66, Miss = 1, Miss_rate = 0.015, Pending_hits = 3, Reservation_fails = 222
L2_cache_bank[31]: Access = 552, Miss = 4, Miss_rate = 0.007, Pending_hits = 6, Reservation_fails = 511
L2_total_cache_accesses = 15438
L2_total_cache_misses = 130
L2_total_cache_miss_rate = 0.0084
L2_total_cache_pending_hits = 302
L2_total_cache_reservation_fails = 9903
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13680
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 302
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9903
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 302
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1326
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1326
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9903
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=27030
icnt_total_pkts_simt_to_mem=27030
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27030
Req_Network_cycles = 89322
Req_Network_injected_packets_per_cycle =       0.3026 
Req_Network_conflicts_per_cycle =       0.5354
Req_Network_conflicts_per_cycle_util =      12.5611
Req_Bank_Level_Parallism =       7.1001
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6897
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0314

Reply_Network_injected_packets_num = 27030
Reply_Network_cycles = 89322
Reply_Network_injected_packets_per_cycle =        0.3026
Reply_Network_conflicts_per_cycle =        0.0042
Reply_Network_conflicts_per_cycle_util =       0.0861
Reply_Bank_Level_Parallism =       6.1390
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0021
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0066
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 1025463 (inst/sec)
gpgpu_simulation_rate = 3435 (cycle/sec)
gpgpu_silicon_slowdown = 329548x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-7-ctx_0x55b7e4c20df0.traceg.xz
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 7
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 36
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5e7d000000
-local mem base_addr = 0x00007f5e7b000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-7-ctx_0x55b7e4c20df0.traceg.xz
launching kernel name: _Z14calculate_tempiPfS_iiiiffffff uid: 7 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 33 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 34 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 37 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 38 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 39 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 40 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 41 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 42 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 43 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 44 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 45 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 7: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 7 
kernel_stream_id = 0
gpu_sim_cycle = 10058
gpu_sim_insn = 3208432
gpu_ipc =     318.9930
gpu_tot_sim_cycle = 99380
gpu_tot_sim_insn = 29870476
gpu_tot_ipc =     300.5683
gpu_tot_issued_cta = 448
gpu_occupancy = 18.9555% 
gpu_tot_occupancy = 23.3206% 
max_total_param_size = 0
gpu_stall_dramfull = 8972
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1467
partiton_level_parallism_total  =       0.2868
partiton_level_parallism_util =       3.9465
partiton_level_parallism_util_total  =       6.5743
L2_BW  =       5.3158 GB/Sec
L2_BW_total  =      10.3904 GB/Sec
gpu_total_sim_rate=1066802

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 613, Miss = 570, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 561
	L1D_cache_core[1]: Access = 612, Miss = 572, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 581
	L1D_cache_core[2]: Access = 609, Miss = 566, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 531
	L1D_cache_core[3]: Access = 614, Miss = 574, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 535
	L1D_cache_core[4]: Access = 617, Miss = 574, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 593
	L1D_cache_core[5]: Access = 624, Miss = 584, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 607
	L1D_cache_core[6]: Access = 637, Miss = 594, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 668
	L1D_cache_core[7]: Access = 626, Miss = 586, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 640
	L1D_cache_core[8]: Access = 637, Miss = 594, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[9]: Access = 640, Miss = 600, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 675
	L1D_cache_core[10]: Access = 603, Miss = 562, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 524
	L1D_cache_core[11]: Access = 593, Miss = 556, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 520
	L1D_cache_core[12]: Access = 587, Miss = 546, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 533
	L1D_cache_core[13]: Access = 591, Miss = 554, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 533
	L1D_cache_core[14]: Access = 597, Miss = 556, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 517
	L1D_cache_core[15]: Access = 597, Miss = 560, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[16]: Access = 649, Miss = 602, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 588
	L1D_cache_core[17]: Access = 673, Miss = 626, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 623
	L1D_cache_core[18]: Access = 659, Miss = 610, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 619
	L1D_cache_core[19]: Access = 634, Miss = 588, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 559
	L1D_cache_core[20]: Access = 580, Miss = 542, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 476
	L1D_cache_core[21]: Access = 553, Miss = 518, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 493
	L1D_cache_core[22]: Access = 552, Miss = 514, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 489
	L1D_cache_core[23]: Access = 555, Miss = 520, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 488
	L1D_cache_core[24]: Access = 652, Miss = 602, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 521
	L1D_cache_core[25]: Access = 692, Miss = 642, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 597
	L1D_cache_core[26]: Access = 716, Miss = 662, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 698
	L1D_cache_core[27]: Access = 694, Miss = 642, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[28]: Access = 608, Miss = 570, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 521
	L1D_cache_core[29]: Access = 557, Miss = 522, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 513
	L1D_cache_core[30]: Access = 550, Miss = 512, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 490
	L1D_cache_core[31]: Access = 551, Miss = 516, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 505
	L1D_cache_core[32]: Access = 634, Miss = 584, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 530
	L1D_cache_core[33]: Access = 669, Miss = 620, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 612
	L1D_cache_core[34]: Access = 702, Miss = 650, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 715
	L1D_cache_core[35]: Access = 694, Miss = 644, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 686
	L1D_cache_core[36]: Access = 634, Miss = 596, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 576
	L1D_cache_core[37]: Access = 579, Miss = 544, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 554
	L1D_cache_core[38]: Access = 556, Miss = 518, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 520
	L1D_cache_core[39]: Access = 553, Miss = 518, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 519
	L1D_cache_core[40]: Access = 612, Miss = 562, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 529
	L1D_cache_core[41]: Access = 635, Miss = 586, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 577
	L1D_cache_core[42]: Access = 656, Miss = 604, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 596
	L1D_cache_core[43]: Access = 658, Miss = 608, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 634
	L1D_cache_core[44]: Access = 644, Miss = 604, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 611
	L1D_cache_core[45]: Access = 608, Miss = 570, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 607
	L1D_total_cache_accesses = 28506
	L1D_total_cache_misses = 26544
	L1D_total_cache_miss_rate = 0.9312
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 26298
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 26298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1962
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1962

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 26298
ctas_completed 448, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1747, 1981, 2189, 2623, 2623, 2449, 2137, 1825, 813, 969, 1125, 1212, 1053, 995, 813, 761, 
gpgpu_n_tot_thrd_icount = 36199872
gpgpu_n_tot_w_icount = 1131246
gpgpu_n_stall_shd_mem = 6212
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26544
gpgpu_n_mem_write_global = 1962
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 6212
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6212
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:475705	W0_Idle:1370471	W0_Scoreboard:5582731	W1:196	W2:420	W3:2548	W4:5330	W5:4536	W6:17752	W7:4396	W8:25895	W9:4592	W10:19252	W11:2212	W12:29831	W13:2016	W14:21730	W15:0	W16:42600	W17:0	W18:14450	W19:144	W20:36614	W21:158	W22:9008	W23:328	W24:40515	W25:314	W26:8288	W27:324	W28:31390	W29:182	W30:30	W31:14	W32:767220
single_issue_nums: WS0:277088	WS1:287104	WS2:282464	WS3:284590	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212352 {8:26544,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78480 {40:1962,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1061760 {40:26544,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15696 {8:1962,}
maxmflatency = 1640 
max_icnt2mem_latency = 1387 
maxmrqlatency = 9 
max_icnt2sh_latency = 17 
averagemflatency = 414 
avg_icnt2mem_latency = 170 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:192 	8 	24 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4526 	19679 	3698 	603 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4671 	6317 	12131 	5186 	116 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	26214 	1533 	746 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	39 	11 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5614         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5656         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5601      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5563      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0      5564         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5555      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      5598         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5558      5836         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0      5574         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5568      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5624         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      5562         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5529         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0      5540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5521         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5536      5530         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0      5531         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5539         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5522      5536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0      5579         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5558      5523         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5491      5712         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5529         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 226/35 = 6.457143
number of bytes read:
dram[0]:       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 7232
Bmin_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes accessed:
dram[0]:       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 7232
min_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1637    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        721    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1739      1836    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1814      1814    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none        1941    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1604      1745    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none        1510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1287      1054    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none        1756    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1837      1278    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1643    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none        1471    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1470    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:       1730    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none        1699    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:       1442    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none        1862    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:       1010      1824    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none        1845    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       1327    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       1652      1227    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:       1751    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none        1142    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       1515      1757    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       1712      1865    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:       1622    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        922         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        582         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1526      1550         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1639      1640         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0      1134         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        986      1056         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       837         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:       1103      1064         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0       602         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        873       848         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        879         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          0      1094         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        811         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        793         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:          0       729         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        710         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:          0      1141         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        649       742         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:          0       717         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        923         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        937       708         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        701         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:          0       575         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        573       728         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:       1119      1117         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        704         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=440052 n_nop=440043 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.272e-05
n_activity=171 dram_eff=0.1871
bk0: 8a 440020i bk1: 0a 440052i bk2: 0a 440052i bk3: 0a 440052i bk4: 0a 440052i bk5: 0a 440052i bk6: 0a 440052i bk7: 0a 440052i bk8: 0a 440052i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440052i bk12: 0a 440052i bk13: 0a 440052i bk14: 0a 440052i bk15: 0a 440052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000073 
total_CMD = 440052 
util_bw = 32 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 439991 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440043 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.77216e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=440052 n_nop=440050 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.09e-06
n_activity=78 dram_eff=0.05128
bk0: 1a 440028i bk1: 0a 440052i bk2: 0a 440052i bk3: 0a 440052i bk4: 0a 440052i bk5: 0a 440052i bk6: 0a 440052i bk7: 0a 440052i bk8: 0a 440052i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440052i bk12: 0a 440052i bk13: 0a 440052i bk14: 0a 440052i bk15: 0a 440052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000009 
total_CMD = 440052 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 440024 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440050 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000002 
Either_Row_CoL_Bus_Util = 0.000005 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=440052 n_nop=440030 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001818
n_activity=434 dram_eff=0.1843
bk0: 12a 440025i bk1: 8a 440013i bk2: 0a 440050i bk3: 0a 440051i bk4: 0a 440051i bk5: 0a 440051i bk6: 0a 440052i bk7: 0a 440052i bk8: 0a 440052i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440052i bk12: 0a 440053i bk13: 0a 440053i bk14: 0a 440053i bk15: 0a 440053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024096
Bank_Level_Parallism_Col = 1.024691
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024691 

BW Util details:
bwutil = 0.000182 
total_CMD = 440052 
util_bw = 80 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 439921 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440030 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.54433e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=440052 n_nop=440030 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001818
n_activity=331 dram_eff=0.2417
bk0: 8a 440013i bk1: 12a 440023i bk2: 0a 440050i bk3: 0a 440052i bk4: 0a 440052i bk5: 0a 440052i bk6: 0a 440052i bk7: 0a 440052i bk8: 0a 440052i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440052i bk12: 0a 440052i bk13: 0a 440052i bk14: 0a 440052i bk15: 0a 440053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000182 
total_CMD = 440052 
util_bw = 80 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 439914 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440030 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000113623
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=440052 n_nop=440043 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.272e-05
n_activity=178 dram_eff=0.1798
bk0: 0a 440052i bk1: 8a 440019i bk2: 0a 440051i bk3: 0a 440052i bk4: 0a 440052i bk5: 0a 440052i bk6: 0a 440052i bk7: 0a 440052i bk8: 0a 440052i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440052i bk12: 0a 440052i bk13: 0a 440052i bk14: 0a 440052i bk15: 0a 440052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000073 
total_CMD = 440052 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 439990 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440043 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.77216e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=440052 n_nop=440052 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 440052i bk1: 0a 440052i bk2: 0a 440052i bk3: 0a 440052i bk4: 0a 440052i bk5: 0a 440052i bk6: 0a 440052i bk7: 0a 440052i bk8: 0a 440052i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440052i bk12: 0a 440052i bk13: 0a 440052i bk14: 0a 440052i bk15: 0a 440052i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 440052 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 440052 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440052 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=440052 n_nop=440052 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 440052i bk1: 0a 440052i bk2: 0a 440052i bk3: 0a 440052i bk4: 0a 440052i bk5: 0a 440052i bk6: 0a 440052i bk7: 0a 440052i bk8: 0a 440052i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440052i bk12: 0a 440052i bk13: 0a 440052i bk14: 0a 440052i bk15: 0a 440052i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 440052 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 440052 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440052 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=440052 n_nop=440030 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001818
n_activity=225 dram_eff=0.3556
bk0: 12a 440009i bk1: 8a 439981i bk2: 0a 440052i bk3: 0a 440052i bk4: 0a 440052i bk5: 0a 440052i bk6: 0a 440052i bk7: 0a 440052i bk8: 0a 440052i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440052i bk12: 0a 440052i bk13: 0a 440052i bk14: 0a 440052i bk15: 0a 440052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.488889
Bank_Level_Parallism_Col = 1.359551
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.359551 

BW Util details:
bwutil = 0.000182 
total_CMD = 440052 
util_bw = 80 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 439932 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440030 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000472671
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=440052 n_nop=440043 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.272e-05
n_activity=175 dram_eff=0.1829
bk0: 0a 440052i bk1: 8a 440023i bk2: 0a 440051i bk3: 0a 440052i bk4: 0a 440052i bk5: 0a 440052i bk6: 0a 440052i bk7: 0a 440052i bk8: 0a 440052i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440052i bk12: 0a 440052i bk13: 0a 440052i bk14: 0a 440052i bk15: 0a 440052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000073 
total_CMD = 440052 
util_bw = 32 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 439994 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440043 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.54492e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=440052 n_nop=440038 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001091
n_activity=279 dram_eff=0.172
bk0: 8a 440019i bk1: 4a 440027i bk2: 0a 440051i bk3: 0a 440051i bk4: 0a 440051i bk5: 0a 440051i bk6: 0a 440051i bk7: 0a 440051i bk8: 0a 440051i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440053i bk12: 0a 440053i bk13: 0a 440053i bk14: 0a 440053i bk15: 0a 440053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000109 
total_CMD = 440052 
util_bw = 48 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 439949 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440038 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.54492e-06
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=440052 n_nop=440052 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 440052i bk1: 0a 440052i bk2: 0a 440052i bk3: 0a 440052i bk4: 0a 440052i bk5: 0a 440052i bk6: 0a 440052i bk7: 0a 440052i bk8: 0a 440052i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440052i bk12: 0a 440052i bk13: 0a 440052i bk14: 0a 440052i bk15: 0a 440052i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 440052 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 440052 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440052 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=440052 n_nop=440047 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.636e-05
n_activity=106 dram_eff=0.1509
bk0: 0a 440052i bk1: 4a 440023i bk2: 0a 440051i bk3: 0a 440052i bk4: 0a 440052i bk5: 0a 440052i bk6: 0a 440052i bk7: 0a 440052i bk8: 0a 440052i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440052i bk12: 0a 440052i bk13: 0a 440052i bk14: 0a 440052i bk15: 0a 440052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000036 
total_CMD = 440052 
util_bw = 16 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 440010 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440047 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.54492e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=440052 n_nop=440042 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.272e-05
n_activity=151 dram_eff=0.2119
bk0: 4a 440009i bk1: 4a 440028i bk2: 0a 440050i bk3: 0a 440052i bk4: 0a 440052i bk5: 0a 440052i bk6: 0a 440052i bk7: 0a 440052i bk8: 0a 440052i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440052i bk12: 0a 440052i bk13: 0a 440052i bk14: 0a 440052i bk15: 0a 440053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.293103
Bank_Level_Parallism_Col = 1.210526
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.210526 

BW Util details:
bwutil = 0.000073 
total_CMD = 440052 
util_bw = 32 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 439982 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440042 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000140892
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=440052 n_nop=440047 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.636e-05
n_activity=144 dram_eff=0.1111
bk0: 4a 440028i bk1: 0a 440052i bk2: 0a 440052i bk3: 0a 440052i bk4: 0a 440052i bk5: 0a 440052i bk6: 0a 440052i bk7: 0a 440052i bk8: 0a 440052i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440052i bk12: 0a 440052i bk13: 0a 440052i bk14: 0a 440052i bk15: 0a 440052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000036 
total_CMD = 440052 
util_bw = 16 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 440012 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440047 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=440052 n_nop=440039 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001091
n_activity=254 dram_eff=0.189
bk0: 0a 440052i bk1: 12a 440018i bk2: 0a 440051i bk3: 0a 440052i bk4: 0a 440052i bk5: 0a 440052i bk6: 0a 440052i bk7: 0a 440052i bk8: 0a 440052i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440052i bk12: 0a 440052i bk13: 0a 440052i bk14: 0a 440052i bk15: 0a 440052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000109 
total_CMD = 440052 
util_bw = 48 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 439976 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440039 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.81797e-05
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=440052 n_nop=440046 n_act=1 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.545e-05
n_activity=122 dram_eff=0.1639
bk0: 5a 440018i bk1: 0a 440052i bk2: 0a 440052i bk3: 0a 440052i bk4: 0a 440052i bk5: 0a 440052i bk6: 0a 440052i bk7: 0a 440052i bk8: 0a 440052i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440052i bk12: 0a 440052i bk13: 0a 440052i bk14: 0a 440052i bk15: 0a 440052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000045 
total_CMD = 440052 
util_bw = 20 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 440004 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440046 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 5 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000014 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.72636e-05
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=440052 n_nop=440052 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 440052i bk1: 0a 440052i bk2: 0a 440052i bk3: 0a 440052i bk4: 0a 440052i bk5: 0a 440052i bk6: 0a 440052i bk7: 0a 440052i bk8: 0a 440052i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440052i bk12: 0a 440052i bk13: 0a 440052i bk14: 0a 440052i bk15: 0a 440052i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 440052 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 440052 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440052 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=440052 n_nop=440039 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.727e-05
n_activity=203 dram_eff=0.05911
bk0: 12a 440027i bk1: 0a 440052i bk2: 0a 440052i bk3: 0a 440052i bk4: 0a 440052i bk5: 0a 440052i bk6: 0a 440052i bk7: 0a 440052i bk8: 0a 440052i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440052i bk12: 0a 440052i bk13: 0a 440052i bk14: 0a 440052i bk15: 0a 440052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000027 
total_CMD = 440052 
util_bw = 12 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 440015 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440039 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.18144e-05
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=440052 n_nop=440052 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 440052i bk1: 0a 440052i bk2: 0a 440052i bk3: 0a 440052i bk4: 0a 440052i bk5: 0a 440052i bk6: 0a 440052i bk7: 0a 440052i bk8: 0a 440052i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440052i bk12: 0a 440052i bk13: 0a 440052i bk14: 0a 440052i bk15: 0a 440052i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 440052 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 440052 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440052 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=440052 n_nop=440047 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.09e-06
n_activity=127 dram_eff=0.0315
bk0: 0a 440052i bk1: 4a 440030i bk2: 0a 440052i bk3: 0a 440052i bk4: 0a 440052i bk5: 0a 440052i bk6: 0a 440052i bk7: 0a 440052i bk8: 0a 440052i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440052i bk12: 0a 440052i bk13: 0a 440052i bk14: 0a 440052i bk15: 0a 440052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000009 
total_CMD = 440052 
util_bw = 4 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 440026 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440047 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=440052 n_nop=440047 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.09e-06
n_activity=102 dram_eff=0.03922
bk0: 4a 440027i bk1: 0a 440052i bk2: 0a 440052i bk3: 0a 440052i bk4: 0a 440052i bk5: 0a 440052i bk6: 0a 440052i bk7: 0a 440052i bk8: 0a 440052i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440052i bk12: 0a 440052i bk13: 0a 440052i bk14: 0a 440052i bk15: 0a 440052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000009 
total_CMD = 440052 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 440023 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440047 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.27246e-06
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=440052 n_nop=440039 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.727e-05
n_activity=229 dram_eff=0.0524
bk0: 0a 440052i bk1: 12a 440027i bk2: 0a 440052i bk3: 0a 440052i bk4: 0a 440052i bk5: 0a 440052i bk6: 0a 440052i bk7: 0a 440052i bk8: 0a 440052i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440052i bk12: 0a 440052i bk13: 0a 440052i bk14: 0a 440052i bk15: 0a 440052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000027 
total_CMD = 440052 
util_bw = 12 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 440015 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440039 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.04521e-05
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=440052 n_nop=440042 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.818e-05
n_activity=161 dram_eff=0.04969
bk0: 4a 440024i bk1: 4a 440030i bk2: 0a 440052i bk3: 0a 440052i bk4: 0a 440052i bk5: 0a 440052i bk6: 0a 440052i bk7: 0a 440052i bk8: 0a 440052i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440052i bk12: 0a 440052i bk13: 0a 440052i bk14: 0a 440052i bk15: 0a 440052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000018 
total_CMD = 440052 
util_bw = 8 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 439994 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440042 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.18085e-05
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=440052 n_nop=440047 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.09e-06
n_activity=114 dram_eff=0.03509
bk0: 0a 440052i bk1: 4a 440027i bk2: 0a 440052i bk3: 0a 440052i bk4: 0a 440052i bk5: 0a 440052i bk6: 0a 440052i bk7: 0a 440052i bk8: 0a 440052i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440052i bk12: 0a 440052i bk13: 0a 440052i bk14: 0a 440052i bk15: 0a 440052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000009 
total_CMD = 440052 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 440023 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440047 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.31767e-05
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=440052 n_nop=440047 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.09e-06
n_activity=135 dram_eff=0.02963
bk0: 4a 440030i bk1: 0a 440052i bk2: 0a 440052i bk3: 0a 440052i bk4: 0a 440052i bk5: 0a 440052i bk6: 0a 440052i bk7: 0a 440052i bk8: 0a 440052i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440052i bk12: 0a 440052i bk13: 0a 440052i bk14: 0a 440052i bk15: 0a 440052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000009 
total_CMD = 440052 
util_bw = 4 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 440026 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440047 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=440052 n_nop=440038 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.727e-05
n_activity=260 dram_eff=0.04615
bk0: 8a 440030i bk1: 4a 440027i bk2: 0a 440052i bk3: 0a 440052i bk4: 0a 440052i bk5: 0a 440052i bk6: 0a 440052i bk7: 0a 440052i bk8: 0a 440052i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440052i bk12: 0a 440052i bk13: 0a 440052i bk14: 0a 440052i bk15: 0a 440052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017241
Bank_Level_Parallism_Col = 1.017857
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017857 

BW Util details:
bwutil = 0.000027 
total_CMD = 440052 
util_bw = 12 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 439994 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440038 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.18144e-05
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=440052 n_nop=440047 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.09e-06
n_activity=115 dram_eff=0.03478
bk0: 4a 440030i bk1: 0a 440052i bk2: 0a 440052i bk3: 0a 440052i bk4: 0a 440052i bk5: 0a 440052i bk6: 0a 440052i bk7: 0a 440052i bk8: 0a 440052i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440052i bk12: 0a 440052i bk13: 0a 440052i bk14: 0a 440052i bk15: 0a 440052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000009 
total_CMD = 440052 
util_bw = 4 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 440026 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440047 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=440052 n_nop=440047 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.09e-06
n_activity=93 dram_eff=0.04301
bk0: 0a 440052i bk1: 4a 440027i bk2: 0a 440052i bk3: 0a 440052i bk4: 0a 440052i bk5: 0a 440052i bk6: 0a 440052i bk7: 0a 440052i bk8: 0a 440052i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440052i bk12: 0a 440052i bk13: 0a 440052i bk14: 0a 440052i bk15: 0a 440052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000009 
total_CMD = 440052 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 440023 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440047 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.13623e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=440052 n_nop=440038 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.727e-05
n_activity=220 dram_eff=0.05455
bk0: 4a 440030i bk1: 8a 440024i bk2: 0a 440052i bk3: 0a 440052i bk4: 0a 440052i bk5: 0a 440052i bk6: 0a 440052i bk7: 0a 440052i bk8: 0a 440052i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440052i bk12: 0a 440052i bk13: 0a 440052i bk14: 0a 440052i bk15: 0a 440052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016393
Bank_Level_Parallism_Col = 1.016949
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016949 

BW Util details:
bwutil = 0.000027 
total_CMD = 440052 
util_bw = 12 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 439991 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440038 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.18085e-05
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=440052 n_nop=440038 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.727e-05
n_activity=223 dram_eff=0.05381
bk0: 8a 440021i bk1: 4a 440027i bk2: 0a 440052i bk3: 0a 440052i bk4: 0a 440052i bk5: 0a 440052i bk6: 0a 440052i bk7: 0a 440052i bk8: 0a 440052i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440052i bk12: 0a 440052i bk13: 0a 440052i bk14: 0a 440052i bk15: 0a 440052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014925
Bank_Level_Parallism_Col = 1.015385
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015385 

BW Util details:
bwutil = 0.000027 
total_CMD = 440052 
util_bw = 12 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 439985 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440038 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000124985
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=440052 n_nop=440047 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.09e-06
n_activity=114 dram_eff=0.03509
bk0: 4a 440027i bk1: 0a 440052i bk2: 0a 440052i bk3: 0a 440052i bk4: 0a 440052i bk5: 0a 440052i bk6: 0a 440052i bk7: 0a 440052i bk8: 0a 440052i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440052i bk12: 0a 440052i bk13: 0a 440052i bk14: 0a 440052i bk15: 0a 440052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000009 
total_CMD = 440052 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 440023 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440047 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.09043e-05
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=440052 n_nop=440052 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 440052i bk1: 0a 440052i bk2: 0a 440052i bk3: 0a 440052i bk4: 0a 440052i bk5: 0a 440052i bk6: 0a 440052i bk7: 0a 440052i bk8: 0a 440052i bk9: 0a 440052i bk10: 0a 440052i bk11: 0a 440052i bk12: 0a 440052i bk13: 0a 440052i bk14: 0a 440052i bk15: 0a 440052i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 440052 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 440052 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 440052 
n_nop = 440052 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 952, Miss = 8, Miss_rate = 0.008, Pending_hits = 19, Reservation_fails = 445
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 58, Miss = 1, Miss_rate = 0.017, Pending_hits = 3, Reservation_fails = 219
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1700, Miss = 12, Miss_rate = 0.007, Pending_hits = 28, Reservation_fails = 970
L2_cache_bank[5]: Access = 891, Miss = 8, Miss_rate = 0.009, Pending_hits = 17, Reservation_fails = 465
L2_cache_bank[6]: Access = 488, Miss = 4, Miss_rate = 0.008, Pending_hits = 10, Reservation_fails = 248
L2_cache_bank[7]: Access = 2046, Miss = 16, Miss_rate = 0.008, Pending_hits = 24, Reservation_fails = 1103
L2_cache_bank[8]: Access = 1170, Miss = 8, Miss_rate = 0.007, Pending_hits = 20, Reservation_fails = 703
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1163, Miss = 8, Miss_rate = 0.007, Pending_hits = 18, Reservation_fails = 500
L2_cache_bank[15]: Access = 1603, Miss = 12, Miss_rate = 0.007, Pending_hits = 25, Reservation_fails = 490
L2_cache_bank[16]: Access = 460, Miss = 4, Miss_rate = 0.009, Pending_hits = 11, Reservation_fails = 443
L2_cache_bank[17]: Access = 478, Miss = 4, Miss_rate = 0.008, Pending_hits = 11, Reservation_fails = 226
L2_cache_bank[18]: Access = 276, Miss = 4, Miss_rate = 0.014, Pending_hits = 8, Reservation_fails = 232
L2_cache_bank[19]: Access = 795, Miss = 8, Miss_rate = 0.010, Pending_hits = 21, Reservation_fails = 725
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 621, Miss = 4, Miss_rate = 0.006, Pending_hits = 12, Reservation_fails = 221
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1038, Miss = 8, Miss_rate = 0.008, Pending_hits = 21, Reservation_fails = 493
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 536, Miss = 4, Miss_rate = 0.007, Pending_hits = 12, Reservation_fails = 492
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 404, Miss = 4, Miss_rate = 0.010, Pending_hits = 12, Reservation_fails = 457
L2_cache_bank[29]: Access = 998, Miss = 8, Miss_rate = 0.008, Pending_hits = 21, Reservation_fails = 738
L2_cache_bank[30]: Access = 71, Miss = 1, Miss_rate = 0.014, Pending_hits = 3, Reservation_fails = 222
L2_cache_bank[31]: Access = 580, Miss = 4, Miss_rate = 0.007, Pending_hits = 6, Reservation_fails = 511
L2_total_cache_accesses = 16328
L2_total_cache_misses = 130
L2_total_cache_miss_rate = 0.0080
L2_total_cache_pending_hits = 302
L2_total_cache_reservation_fails = 9903
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14418
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 302
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9903
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 302
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1478
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14850
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1478
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9903
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=28506
icnt_total_pkts_simt_to_mem=28506
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 28506
Req_Network_cycles = 99380
Req_Network_injected_packets_per_cycle =       0.2868 
Req_Network_conflicts_per_cycle =       0.4884
Req_Network_conflicts_per_cycle_util =      11.6099
Req_Bank_Level_Parallism =       6.8180
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6257
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0285

Reply_Network_injected_packets_num = 28506
Reply_Network_cycles = 99380
Reply_Network_injected_packets_per_cycle =        0.2868
Reply_Network_conflicts_per_cycle =        0.0038
Reply_Network_conflicts_per_cycle_util =       0.0793
Reply_Bank_Level_Parallism =       5.9673
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0019
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0062
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 28 sec (28 sec)
gpgpu_simulation_rate = 1066802 (inst/sec)
gpgpu_simulation_rate = 3549 (cycle/sec)
gpgpu_silicon_slowdown = 318963x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***

