Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/HDL/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_multi_axim_top -prj multi_axim.prj --lib ieee_proposed=./ieee_proposed -s multi_axim -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_HLS/ZYBO/multi_axim/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_HLS/ZYBO/multi_axim/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_HLS/ZYBO/multi_axim/solution1/sim/verilog/multi_axim.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_multi_axim_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_HLS/ZYBO/multi_axim/solution1/sim/verilog/multi_axim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_axim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_HLS/ZYBO/multi_axim/solution1/sim/verilog/multi_axim_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_axim_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_HLS/ZYBO/multi_axim/solution1/sim/verilog/multi_axim_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_axim_gmem_m_axi
INFO: [VRFC 10-311] analyzing module multi_axim_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module multi_axim_gmem_m_axi_decoder
INFO: [VRFC 10-311] analyzing module multi_axim_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module multi_axim_gmem_m_axi_write
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_HLS/ZYBO/multi_axim/solution1/sim/verilog/multi_axim_mul_32s_32s_32_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_axim_mul_32s_32s_32_6_MulnS_0
INFO: [VRFC 10-311] analyzing module multi_axim_mul_32s_32s_32_6
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multi_axim_AXILiteS_s_axi(C_S_AX...
Compiling module xil_defaultlib.multi_axim_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.multi_axim_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.multi_axim_gmem_m_axi_fifo(DEPTH...
Compiling module xil_defaultlib.multi_axim_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.multi_axim_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.multi_axim_gmem_m_axi_write(C_M_...
Compiling module xil_defaultlib.multi_axim_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.multi_axim_gmem_m_axi_read(C_M_A...
Compiling module xil_defaultlib.multi_axim_gmem_m_axi(C_M_AXI_ID...
Compiling module xil_defaultlib.multi_axim_mul_32s_32s_32_6_Muln...
Compiling module xil_defaultlib.multi_axim_mul_32s_32s_32_6(ID=1...
Compiling module xil_defaultlib.multi_axim_default
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_multi_axim_top
Built simulation snapshot multi_axim
