{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511516332360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511516332360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 10:38:51 2017 " "Processing started: Fri Nov 24 10:38:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511516332360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511516332360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Chrono -c Chrono " "Command: quartus_map --read_settings_files=on --write_settings_files=off Chrono -c Chrono" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511516332360 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1511516332844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/logique programmable/chronometre/chrono/source/memoire.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /logique programmable/chronometre/chrono/source/memoire.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoire-arch " "Found design unit 1: memoire-arch" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511516333406 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoire " "Found entity 1: memoire" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511516333406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511516333406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/logique programmable/chronometre/chrono/source/fdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /logique programmable/chronometre/chrono/source/fdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FDIV-RTL " "Found design unit 1: FDIV-RTL" {  } { { "../source/fdiv.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/fdiv.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511516333484 ""} { "Info" "ISGN_ENTITY_NAME" "1 FDIV " "Found entity 1: FDIV" {  } { { "../source/fdiv.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/fdiv.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511516333484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511516333484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/logique programmable/chronometre/chrono/source/compteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /logique programmable/chronometre/chrono/source/compteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur-arch " "Found design unit 1: compteur-arch" {  } { { "../source/compteur.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/compteur.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511516333562 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteur " "Found entity 1: compteur" {  } { { "../source/compteur.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/compteur.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511516333562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511516333562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/logique programmable/chronometre/chrono/source/afficheur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /logique programmable/chronometre/chrono/source/afficheur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 afficheur-arch " "Found design unit 1: afficheur-arch" {  } { { "../source/afficheur.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/afficheur.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511516333624 ""} { "Info" "ISGN_ENTITY_NAME" "1 afficheur " "Found entity 1: afficheur" {  } { { "../source/afficheur.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/afficheur.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511516333624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511516333624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/logique programmable/chronometre/chrono/source/chrono.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /logique programmable/chronometre/chrono/source/chrono.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chrono-arch " "Found design unit 1: chrono-arch" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511516333686 ""} { "Info" "ISGN_ENTITY_NAME" "1 chrono " "Found entity 1: chrono" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511516333686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511516333686 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Chrono " "Elaborating entity \"Chrono\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511516333764 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADATA chrono.vhd(44) " "VHDL Signal Declaration warning at chrono.vhd(44): used implicit default value for signal \"ADATA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1511516333764 "|Chrono"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RETENUE_DIX_SEC_TMP chrono.vhd(50) " "Verilog HDL or VHDL warning at chrono.vhd(50): object \"RETENUE_DIX_SEC_TMP\" assigned a value but never read" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511516333764 "|Chrono"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TICK1US chrono.vhd(53) " "Verilog HDL or VHDL warning at chrono.vhd(53): object \"TICK1US\" assigned a value but never read" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511516333764 "|Chrono"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TICK10US chrono.vhd(53) " "Verilog HDL or VHDL warning at chrono.vhd(53): object \"TICK10US\" assigned a value but never read" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511516333764 "|Chrono"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TICK1MS chrono.vhd(53) " "Verilog HDL or VHDL warning at chrono.vhd(53): object \"TICK1MS\" assigned a value but never read" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511516333764 "|Chrono"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TICK1S chrono.vhd(53) " "Verilog HDL or VHDL warning at chrono.vhd(53): object \"TICK1S\" assigned a value but never read" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511516333764 "|Chrono"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aff_compteur_CENTIEMES chrono.vhd(136) " "VHDL Process Statement warning at chrono.vhd(136): signal \"Aff_compteur_CENTIEMES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511516333764 "|Chrono"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aff_compteur_DIXIEMES chrono.vhd(137) " "VHDL Process Statement warning at chrono.vhd(137): signal \"Aff_compteur_DIXIEMES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511516333764 "|Chrono"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aff_compteur_SEC chrono.vhd(138) " "VHDL Process Statement warning at chrono.vhd(138): signal \"Aff_compteur_SEC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511516333764 "|Chrono"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aff_compteur_DIX_SEC chrono.vhd(139) " "VHDL Process Statement warning at chrono.vhd(139): signal \"Aff_compteur_DIX_SEC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511516333764 "|Chrono"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FDIV FDIV:horloge " "Elaborating entity \"FDIV\" for hierarchy \"FDIV:horloge\"" {  } { { "../source/chrono.vhd" "horloge" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511516333796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compteur compteur:compteurCENTIEMES " "Elaborating entity \"compteur\" for hierarchy \"compteur:compteurCENTIEMES\"" {  } { { "../source/chrono.vhd" "compteurCENTIEMES" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511516333827 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp compteur.vhd(48) " "VHDL Process Statement warning at compteur.vhd(48): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/compteur.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/compteur.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511516333842 "|Chrono|compteur:compteurCENTIEMES"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoire memoire:memoireInstance " "Elaborating entity \"memoire\" for hierarchy \"memoire:memoireInstance\"" {  } { { "../source/chrono.vhd" "memoireInstance" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511516333889 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indiceMemoire memoire.vhd(102) " "VHDL Process Statement warning at memoire.vhd(102): signal \"indiceMemoire\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511516333905 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stopMemoire memoire.vhd(112) " "VHDL Process Statement warning at memoire.vhd(112): signal \"stopMemoire\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511516333905 "|Chrono|memoire:memoireInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indiceAffichage memoire.vhd(163) " "VHDL Process Statement warning at memoire.vhd(163): signal \"indiceAffichage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/memoire.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/memoire.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511516333905 "|Chrono|memoire:memoireInstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afficheur afficheur:afficheur_CENTIEME " "Elaborating entity \"afficheur\" for hierarchy \"afficheur:afficheur_CENTIEME\"" {  } { { "../source/chrono.vhd" "afficheur_CENTIEME" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511516333920 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CENTIEMES\[3\] CENTIEMES\[3\]~_emulated CENTIEMES\[3\]~1 " "Register \"CENTIEMES\[3\]\" is converted into an equivalent circuit using register \"CENTIEMES\[3\]~_emulated\" and latch \"CENTIEMES\[3\]~1\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1511516334591 "|chrono|CENTIEMES[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CENTIEMES\[2\] CENTIEMES\[2\]~_emulated CENTIEMES\[2\]~5 " "Register \"CENTIEMES\[2\]\" is converted into an equivalent circuit using register \"CENTIEMES\[2\]~_emulated\" and latch \"CENTIEMES\[2\]~5\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1511516334591 "|chrono|CENTIEMES[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CENTIEMES\[1\] CENTIEMES\[1\]~_emulated CENTIEMES\[1\]~9 " "Register \"CENTIEMES\[1\]\" is converted into an equivalent circuit using register \"CENTIEMES\[1\]~_emulated\" and latch \"CENTIEMES\[1\]~9\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1511516334591 "|chrono|CENTIEMES[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CENTIEMES\[0\] CENTIEMES\[0\]~_emulated CENTIEMES\[0\]~13 " "Register \"CENTIEMES\[0\]\" is converted into an equivalent circuit using register \"CENTIEMES\[0\]~_emulated\" and latch \"CENTIEMES\[0\]~13\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1511516334591 "|chrono|CENTIEMES[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DIXIEMES\[3\] DIXIEMES\[3\]~_emulated DIXIEMES\[3\]~1 " "Register \"DIXIEMES\[3\]\" is converted into an equivalent circuit using register \"DIXIEMES\[3\]~_emulated\" and latch \"DIXIEMES\[3\]~1\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1511516334591 "|chrono|DIXIEMES[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DIXIEMES\[2\] DIXIEMES\[2\]~_emulated DIXIEMES\[2\]~5 " "Register \"DIXIEMES\[2\]\" is converted into an equivalent circuit using register \"DIXIEMES\[2\]~_emulated\" and latch \"DIXIEMES\[2\]~5\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1511516334591 "|chrono|DIXIEMES[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DIXIEMES\[1\] DIXIEMES\[1\]~_emulated DIXIEMES\[1\]~9 " "Register \"DIXIEMES\[1\]\" is converted into an equivalent circuit using register \"DIXIEMES\[1\]~_emulated\" and latch \"DIXIEMES\[1\]~9\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1511516334591 "|chrono|DIXIEMES[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DIXIEMES\[0\] DIXIEMES\[0\]~_emulated DIXIEMES\[0\]~13 " "Register \"DIXIEMES\[0\]\" is converted into an equivalent circuit using register \"DIXIEMES\[0\]~_emulated\" and latch \"DIXIEMES\[0\]~13\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1511516334591 "|chrono|DIXIEMES[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SEC\[3\] SEC\[3\]~_emulated SEC\[3\]~1 " "Register \"SEC\[3\]\" is converted into an equivalent circuit using register \"SEC\[3\]~_emulated\" and latch \"SEC\[3\]~1\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1511516334591 "|chrono|SEC[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SEC\[2\] SEC\[2\]~_emulated SEC\[2\]~5 " "Register \"SEC\[2\]\" is converted into an equivalent circuit using register \"SEC\[2\]~_emulated\" and latch \"SEC\[2\]~5\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1511516334591 "|chrono|SEC[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SEC\[1\] SEC\[1\]~_emulated SEC\[1\]~9 " "Register \"SEC\[1\]\" is converted into an equivalent circuit using register \"SEC\[1\]~_emulated\" and latch \"SEC\[1\]~9\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1511516334591 "|chrono|SEC[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SEC\[0\] SEC\[0\]~_emulated SEC\[0\]~13 " "Register \"SEC\[0\]\" is converted into an equivalent circuit using register \"SEC\[0\]~_emulated\" and latch \"SEC\[0\]~13\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1511516334591 "|chrono|SEC[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DIX_SEC\[0\] DIX_SEC\[0\]~_emulated DIX_SEC\[0\]~1 " "Register \"DIX_SEC\[0\]\" is converted into an equivalent circuit using register \"DIX_SEC\[0\]~_emulated\" and latch \"DIX_SEC\[0\]~1\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1511516334591 "|chrono|DIX_SEC[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DIX_SEC\[3\] DIX_SEC\[3\]~_emulated DIX_SEC\[3\]~5 " "Register \"DIX_SEC\[3\]\" is converted into an equivalent circuit using register \"DIX_SEC\[3\]~_emulated\" and latch \"DIX_SEC\[3\]~5\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1511516334591 "|chrono|DIX_SEC[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DIX_SEC\[2\] DIX_SEC\[2\]~_emulated DIX_SEC\[2\]~9 " "Register \"DIX_SEC\[2\]\" is converted into an equivalent circuit using register \"DIX_SEC\[2\]~_emulated\" and latch \"DIX_SEC\[2\]~9\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1511516334591 "|chrono|DIX_SEC[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DIX_SEC\[1\] DIX_SEC\[1\]~_emulated DIX_SEC\[1\]~13 " "Register \"DIX_SEC\[1\]\" is converted into an equivalent circuit using register \"DIX_SEC\[1\]~_emulated\" and latch \"DIX_SEC\[1\]~13\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1511516334591 "|chrono|DIX_SEC[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1511516334591 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1511516335293 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511516335293 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CHRONO_LOADN " "No output dependent on input pin \"CHRONO_LOADN\"" {  } { { "../source/chrono.vhd" "" { Text "Z:/logique programmable/Chronometre/Chrono/source/chrono.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511516335402 "|chrono|CHRONO_LOADN"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1511516335402 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "408 " "Implemented 408 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1511516335402 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1511516335402 ""} { "Info" "ICUT_CUT_TM_LCELLS" "374 " "Implemented 374 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1511516335402 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1511516335402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "386 " "Peak virtual memory: 386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511516335465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 10:38:55 2017 " "Processing ended: Fri Nov 24 10:38:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511516335465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511516335465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511516335465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511516335465 ""}
