Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Dec  1 17:03:13 2020
| Host         : ubuntu running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   128 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |    19 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            8596 |         1535 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              66 |           22 |
| Yes          | No                    | No                     |             242 |           69 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             352 |           96 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+----------------------------------------------------+-----------------------------------------------+------------------+----------------+
|        Clock Signal       |                    Enable Signal                   |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+---------------------------+----------------------------------------------------+-----------------------------------------------+------------------+----------------+
|  clkdivider/inst/clk_out1 | xvga1/current_pixel                                | xvga1/vcount_out_reg[8]_0                     |                2 |              4 |
|  clkdivider/inst/clk_out1 | xvga1/current_pixel                                | xvga1/hcount_out_reg[8]_0                     |                2 |              4 |
|  clkdivider/inst/clk_out1 | xvga1/current_pixel                                | xvga1/hcount_out_reg[10]_0                    |                2 |              4 |
|  pclk_in                  |                                                    |                                               |                2 |              5 |
|  pclk_in                  | color_blobs/my_camera/h_idx_out[7]_i_2_n_0         | color_blobs/my_camera/h_idx_out[7]_i_1_n_0    |                2 |              6 |
|  clkdivider/inst/clk_out1 | synth1/lpfilter/filtered_out[7]_i_1_n_0            |                                               |                2 |              7 |
|  clkdivider/inst/clk_out1 | synth2/lpfilter/filtered_out[7]_i_1__0_n_0         |                                               |                2 |              7 |
|  clkdivider/inst/clk_out1 |                                                    | color_blobs/converter/s_bottom[7]_i_1_n_0     |                1 |              7 |
|  pclk_in                  | color_blobs/my_camera/pixel_data_out[7]_i_1_n_0    |                                               |                3 |              8 |
|  pclk_in                  | color_blobs/my_camera/pixel_data_out[15]_i_1_n_0   |                                               |                2 |              8 |
|  pclk_in                  |                                                    | color_blobs/my_camera/h_idx_out[7]_i_1_n_0    |                4 |              9 |
|  clkdivider/inst/clk_out1 |                                                    | color_blobs/converter/h_bottom[10]_i_1_n_0    |                3 |             10 |
|  clkdivider/inst/clk_out1 | xvga1/hreset                                       | xvga1/SR[0]                                   |                3 |             10 |
|  clkdivider/inst/clk_out1 |                                                    | xvga1/hreset                                  |                5 |             11 |
|  clkdivider/inst/clk_out1 |                                                    | led_OBUF[15]                                  |                5 |             14 |
|  clkdivider/inst/clk_out1 |                                                    | synth2/osc2/sample_trigger                    |                4 |             15 |
|  clkdivider/inst/clk_out1 | xvga1/hcount_out_reg[10]_4[0]                      |                                               |                4 |             17 |
|  clkdivider/inst/clk_out1 | color_blobs/green_cf/h_index_in_prev[8]_i_1__1_n_0 |                                               |                5 |             17 |
|  clkdivider/inst/clk_out1 | color_blobs/red_cf/h_index_in_prev                 |                                               |                5 |             17 |
|  clkdivider/inst/clk_out1 | color_blobs/blue_cf/h_index_in_prev[8]_i_1__0_n_0  |                                               |                4 |             17 |
|  clkdivider/inst/clk_out1 | xvga1/E[0]                                         |                                               |                5 |             17 |
|  clkdivider/inst/clk_out1 | xvga1/green_buff_output_pixel_addr                 |                                               |                6 |             17 |
|  clkdivider/inst/clk_out1 | xvga1/hcount_out_reg[10]_3[0]                      |                                               |                3 |             17 |
|  pclk_in                  | color_blobs/my_camera/pixel_data_out[7]_i_1_n_0    | color_blobs/my_camera/h_idx_out[7]_i_1_n_0    |                5 |             17 |
|  clkdivider/inst/clk_out1 | synth1/lpfilter/previous_input_0                   | led_OBUF[15]                                  |                7 |             24 |
|  clkdivider/inst/clk_out1 | synth2/lpfilter/previous_input_0                   | led_OBUF[15]                                  |                8 |             24 |
|  clkdivider/inst/clk_out1 | color_blobs/red_cf/area_out[16]_i_1__1_n_0         |                                               |                9 |             31 |
|  clkdivider/inst/clk_out1 | color_blobs/green_cf/area_out[16]_i_1_n_0          |                                               |                9 |             31 |
|  clkdivider/inst/clk_out1 | color_blobs/blue_cf/area_out[16]_i_1__0_n_0        |                                               |               10 |             31 |
|  clkdivider/inst/clk_out1 | synth1/lpfilter/sum[31]_i_2_n_0                    | synth1/lpfilter/sum[31]_i_1_n_0               |                6 |             32 |
|  clkdivider/inst/clk_out1 | synth2/lpfilter/sum[31]_i_2__0_n_0                 | synth2/lpfilter/sum[31]_i_1__0_n_0            |                8 |             32 |
|  clkdivider/inst/clk_out1 | color_blobs/red_cf/sel                             | color_blobs/red_cf/clear                      |               17 |             65 |
|  clkdivider/inst/clk_out1 | color_blobs/green_cf/num_pixels[0]_i_2__1_n_0      | color_blobs/green_cf/num_pixels[0]_i_1__1_n_0 |               17 |             65 |
|  clkdivider/inst/clk_out1 | color_blobs/blue_cf/num_pixels[0]_i_2__0_n_0       | color_blobs/blue_cf/num_pixels[0]_i_1__0_n_0  |               17 |             65 |
|  clkdivider/inst/clk_out1 |                                                    |                                               |             1533 |           8605 |
+---------------------------+----------------------------------------------------+-----------------------------------------------+------------------+----------------+


