// Seed: 1557996651
module module_0 (
    output logic id_0
    , id_11,
    output logic id_1,
    input logic id_2,
    output wire id_3,
    input logic id_4,
    output id_5,
    input logic id_6,
    output logic id_7,
    input id_8,
    input logic id_9,
    output id_10
);
  assign id_3[1] = id_2;
  logic id_12;
  logic id_13;
  assign id_7 = 1'b0;
endmodule
