A synthesizable Verilog implementation of pipelined MIPS
==
Supported instructions:

