{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704222678997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704222678997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 02 22:41:18 2024 " "Processing started: Tue Jan 02 22:41:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704222678997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704222678997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalsyst -c finalsyst " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalsyst -c finalsyst" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704222678997 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "transmiter1/sublpm.qip " "Tcl Script File transmiter1/sublpm.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE transmiter1/sublpm.qip " "set_global_assignment -name QIP_FILE transmiter1/sublpm.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1704222679076 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1704222679076 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704222679208 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704222679208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmiter/bitt_transmittor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file transmiter/bitt_transmittor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bitt_transmittor " "Found entity 1: bitt_transmittor" {  } { { "transmiter/bitt_transmittor.bdf" "" { Schematic "F:/CA5/transmiter/bitt_transmittor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704222685176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704222685176 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../amintra/Q_ex3/downcnttt.v " "Can't analyze file -- file ../amintra/Q_ex3/downcnttt.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1704222685176 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../amintra/Q_ex3/bitt_transmittor.bdf " "Can't analyze file -- file ../amintra/Q_ex3/bitt_transmittor.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1704222685176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller/controller.v" "" { Text "F:/CA5/controller/controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704222685176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704222685176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_detector/seq_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file seq_detector/seq_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 seq_detector " "Found entity 1: seq_detector" {  } { { "seq_detector/seq_detector.v" "" { Text "F:/CA5/seq_detector/seq_detector.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704222685176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704222685176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nt counter/shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file nt counter/shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "nt counter/shiftreg.v" "" { Text "F:/CA5/nt counter/shiftreg.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704222685176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704222685176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nt counter/nt_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nt counter/nt_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nt_counter " "Found entity 1: nt_counter" {  } { { "nt counter/nt_counter.bdf" "" { Schematic "F:/CA5/nt counter/nt_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704222685176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704222685176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalsyst.bdf 1 1 " "Found 1 design units, including 1 entities, in source file finalsyst.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 finalsyst " "Found entity 1: finalsyst" {  } { { "finalsyst.bdf" "" { Schematic "F:/CA5/finalsyst.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704222685176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704222685176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nt counter/counter_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file nt counter/counter_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_lpm " "Found entity 1: counter_lpm" {  } { { "nt counter/counter_lpm.v" "" { Text "F:/CA5/nt counter/counter_lpm.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704222685176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704222685176 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalsyst " "Elaborating entity \"finalsyst\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704222685207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitt_transmittor bitt_transmittor:inst12 " "Elaborating entity \"bitt_transmittor\" for hierarchy \"bitt_transmittor:inst12\"" {  } { { "finalsyst.bdf" "inst12" { Schematic "F:/CA5/finalsyst.bdf" { { 168 1016 1280 328 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704222685207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst11 " "Elaborating entity \"controller\" for hierarchy \"controller:inst11\"" {  } { { "finalsyst.bdf" "inst11" { Schematic "F:/CA5/finalsyst.bdf" { { 408 656 816 552 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704222685236 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 controller.v(7) " "Verilog HDL assignment warning at controller.v(7): truncated value with size 6 to match size of target (5)" {  } { { "controller/controller.v" "" { Text "F:/CA5/controller/controller.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704222685236 "|finalsyst|controller:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seq_detector seq_detector:inst " "Elaborating entity \"seq_detector\" for hierarchy \"seq_detector:inst\"" {  } { { "finalsyst.bdf" "inst" { Schematic "F:/CA5/finalsyst.bdf" { { 200 496 656 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704222685236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nt_counter nt_counter:inst20 " "Elaborating entity \"nt_counter\" for hierarchy \"nt_counter:inst20\"" {  } { { "finalsyst.bdf" "inst20" { Schematic "F:/CA5/finalsyst.bdf" { { 192 728 952 320 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704222685236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_lpm nt_counter:inst20\|counter_lpm:inst " "Elaborating entity \"counter_lpm\" for hierarchy \"nt_counter:inst20\|counter_lpm:inst\"" {  } { { "nt counter/nt_counter.bdf" "inst" { Schematic "F:/CA5/nt counter/nt_counter.bdf" { { 80 296 440 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704222685236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter nt_counter:inst20\|counter_lpm:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"nt_counter:inst20\|counter_lpm:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "nt counter/counter_lpm.v" "LPM_COUNTER_component" { Text "F:/CA5/nt counter/counter_lpm.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704222685259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nt_counter:inst20\|counter_lpm:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"nt_counter:inst20\|counter_lpm:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "nt counter/counter_lpm.v" "" { Text "F:/CA5/nt counter/counter_lpm.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704222685259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nt_counter:inst20\|counter_lpm:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"nt_counter:inst20\|counter_lpm:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704222685259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704222685259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 001 " "Parameter \"lpm_svalue\" = \"001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704222685259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704222685259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704222685259 ""}  } { { "nt counter/counter_lpm.v" "" { Text "F:/CA5/nt counter/counter_lpm.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704222685259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s3l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s3l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s3l " "Found entity 1: cntr_s3l" {  } { { "db/cntr_s3l.tdf" "" { Text "F:/CA5/db/cntr_s3l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704222685291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704222685291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s3l nt_counter:inst20\|counter_lpm:inst\|lpm_counter:LPM_COUNTER_component\|cntr_s3l:auto_generated " "Elaborating entity \"cntr_s3l\" for hierarchy \"nt_counter:inst20\|counter_lpm:inst\|lpm_counter:LPM_COUNTER_component\|cntr_s3l:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704222685291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg nt_counter:inst20\|shiftreg:inst1 " "Elaborating entity \"shiftreg\" for hierarchy \"nt_counter:inst20\|shiftreg:inst1\"" {  } { { "nt counter/nt_counter.bdf" "inst1" { Schematic "F:/CA5/nt counter/nt_counter.bdf" { { 248 296 440 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704222685291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg nt_counter:inst20\|shiftreg:inst1\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"nt_counter:inst20\|shiftreg:inst1\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "nt counter/shiftreg.v" "LPM_SHIFTREG_component" { Text "F:/CA5/nt counter/shiftreg.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704222685291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nt_counter:inst20\|shiftreg:inst1\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"nt_counter:inst20\|shiftreg:inst1\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "nt counter/shiftreg.v" "" { Text "F:/CA5/nt counter/shiftreg.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704222685291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nt_counter:inst20\|shiftreg:inst1\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"nt_counter:inst20\|shiftreg:inst1\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704222685291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704222685291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704222685291 ""}  } { { "nt counter/shiftreg.v" "" { Text "F:/CA5/nt counter/shiftreg.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704222685291 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst2 downcnttt " "Node instance \"inst2\" instantiates undefined entity \"downcnttt\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "transmiter/bitt_transmittor.bdf" "inst2" { Schematic "F:/CA5/transmiter/bitt_transmittor.bdf" { { 64 312 456 208 "inst2" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1704222685306 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704222685364 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 02 22:41:25 2024 " "Processing ended: Tue Jan 02 22:41:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704222685364 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704222685364 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704222685364 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704222685364 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704222685951 ""}
