[
  {
    "EventCode": "0x00",
    "UMask": "0x01",
    "EventName": "INST_RETIRED.ANY",
    "BriefDescription": "Number of instructions retired. Fixed Counter - architectural event",
    "Counter": "32",
    "PEBScounters": "32",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0x00",
    "UMask": "0x02",
    "EventName": "CPU_CLK_UNHALTED.THREAD",
    "BriefDescription": "Core cycles when the thread is not in halt state",
    "Counter": "33",
    "PEBScounters": "33",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0x00",
    "UMask": "0x03",
    "EventName": "CPU_CLK_UNHALTED.REF_TSC",
    "BriefDescription": "Reference cycles when the core is not in halt state.",
    "Counter": "34",
    "PEBScounters": "34",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0x00",
    "UMask": "0x04",
    "EventName": "TOPDOWN.SLOTS",
    "BriefDescription": "TMA slots available for an unhalted logical processor. Fixed counter - architectural event",
    "Counter": "35",
    "PEBScounters": "35",
    "SampleAfterValue": "10000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0x03",
    "UMask": "0x82",
    "EventName": "LD_BLOCKS.STORE_FORWARD",
    "BriefDescription": "Loads blocked due to overlapping with a preceding store that cannot be forwarded.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0x11",
    "UMask": "0x0e",
    "EventName": "ITLB_MISSES.WALK_COMPLETED",
    "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (All page sizes)",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0x12",
    "UMask": "0x0e",
    "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
    "BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (All page sizes)",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0x13",
    "UMask": "0x0e",
    "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED",
    "BriefDescription": "Store misses in all TLB levels causes a page walk that completes. (All page sizes)",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0x24",
    "UMask": "0xe1",
    "EventName": "L2_RQSTS.ALL_DEMAND_DATA_RD",
    "BriefDescription": "Demand Data Read access L2 cache",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0x24",
    "UMask": "0xe4",
    "EventName": "L2_RQSTS.ALL_CODE_RD",
    "BriefDescription": "L2 code requests",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0x2A,0x2B",
    "UMask": "0x01",
    "EventName": "OCR.DEMAND_DATA_RD.L3_MISS",
    "BriefDescription": "Counts demand data reads that were not supplied by the L3 cache.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x3FBFC00001",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0x2A,0x2B",
    "UMask": "0x01",
    "EventName": "OCR.DEMAND_DATA_RD.ANY_RESPONSE",
    "BriefDescription": "Counts demand data reads that have any type of response.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10001",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0x2A,0x2B",
    "UMask": "0x01",
    "EventName": "OCR.DEMAND_RFO.L3_MISS",
    "BriefDescription": "Counts demand read for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the L3 cache.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x3FBFC00002",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0x2A,0x2B",
    "UMask": "0x01",
    "EventName": "OCR.DEMAND_RFO.ANY_RESPONSE",
    "BriefDescription": "Counts demand read for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10002",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0x2e",
    "UMask": "0x41",
    "EventName": "LONGEST_LAT_CACHE.MISS",
    "BriefDescription": "Core-originated cacheable requests that missed L3  (Except hardware prefetches to the L3)",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0x2e",
    "UMask": "0x4f",
    "EventName": "LONGEST_LAT_CACHE.REFERENCE",
    "BriefDescription": "Core-originated cacheable requests that refer to L3 (Except hardware prefetches to the L3)",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0x3c",
    "UMask": "0x00",
    "EventName": "CPU_CLK_UNHALTED.THREAD_P",
    "BriefDescription": "Thread cycles when thread is not in halt state",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0x3c",
    "UMask": "0x01",
    "EventName": "CPU_CLK_UNHALTED.REF_TSC_P",
    "BriefDescription": "Reference cycles when the core is not in halt state.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xa4",
    "UMask": "0x01",
    "EventName": "TOPDOWN.SLOTS_P",
    "BriefDescription": "TMA slots available for an unhalted logical processor. General counter - architectural event",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "10000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xc0",
    "UMask": "0x00",
    "EventName": "INST_RETIRED.ANY_P",
    "BriefDescription": "Number of instructions retired. General Counter - architectural event",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0x00",
    "EventName": "BR_INST_RETIRED.ALL_BRANCHES",
    "BriefDescription": "All branch instructions retired.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "400009",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xc5",
    "UMask": "0x00",
    "EventName": "BR_MISP_RETIRED.ALL_BRANCHES",
    "BriefDescription": "All mispredicted branch instructions retired.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "400009",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xcd",
    "UMask": "0x01",
    "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128",
    "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 128 cycles.",
    "Counter": "1,2,3,4,5,6,7",
    "PEBScounters": "1,2,3,4,5,6,7",
    "SampleAfterValue": "1009",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x80",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xcd",
    "UMask": "0x01",
    "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16",
    "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 16 cycles.",
    "Counter": "1,2,3,4,5,6,7",
    "PEBScounters": "1,2,3,4,5,6,7",
    "SampleAfterValue": "20011",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x10",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xcd",
    "UMask": "0x01",
    "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256",
    "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 256 cycles.",
    "Counter": "1,2,3,4,5,6,7",
    "PEBScounters": "1,2,3,4,5,6,7",
    "SampleAfterValue": "503",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x100",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xcd",
    "UMask": "0x01",
    "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32",
    "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 32 cycles.",
    "Counter": "1,2,3,4,5,6,7",
    "PEBScounters": "1,2,3,4,5,6,7",
    "SampleAfterValue": "100007",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x20",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xcd",
    "UMask": "0x01",
    "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4",
    "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 4 cycles.",
    "Counter": "1,2,3,4,5,6,7",
    "PEBScounters": "1,2,3,4,5,6,7",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x4",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xcd",
    "UMask": "0x01",
    "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512",
    "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 512 cycles.",
    "Counter": "1,2,3,4,5,6,7",
    "PEBScounters": "1,2,3,4,5,6,7",
    "SampleAfterValue": "101",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x200",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xcd",
    "UMask": "0x01",
    "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64",
    "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 64 cycles.",
    "Counter": "1,2,3,4,5,6,7",
    "PEBScounters": "1,2,3,4,5,6,7",
    "SampleAfterValue": "2003",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x40",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xcd",
    "UMask": "0x01",
    "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8",
    "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 8 cycles.",
    "Counter": "1,2,3,4,5,6,7",
    "PEBScounters": "1,2,3,4,5,6,7",
    "SampleAfterValue": "50021",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x8",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xcd",
    "UMask": "0x02",
    "EventName": "MEM_TRANS_RETIRED.STORE_SAMPLE",
    "BriefDescription": "Retired memory store access operations. A PDist event for PEBS Store Latency Facility.",
    "Counter": "0",
    "PEBScounters": "0",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x81",
    "EventName": "MEM_INST_RETIRED.ALL_LOADS",
    "BriefDescription": "Retired load instructions.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x82",
    "EventName": "MEM_INST_RETIRED.ALL_STORES",
    "BriefDescription": "Retired store instructions.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "1",
    "Errata": "null",
    "Offcore": "0"
  }
]