// Seed: 1282294223
`timescale 1ps / 1ps
module module_0 (
    output id_2,
    output id_3,
    input logic id_4,
    input logic id_5,
    input id_6,
    input logic id_7,
    output id_8,
    input id_9,
    input id_10,
    input logic id_11,
    output logic id_12,
    output id_13
);
  logic id_14;
  assign #(id_12) id_12[1] = id_11;
  assign id_14 = 1 == id_9 ? id_5 : id_12;
  logic id_15;
endmodule
