#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Dec  9 14:37:42 2019
# Process ID: 10828
# Current directory: D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1
# Command line: vivado.exe -log top_level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl
# Log file: D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/top_level.vds
# Journal file: D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4500 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 903.031 ; gain = 235.094
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'display_8hex' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/utils.sv:47]
	Parameter bits bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_8hex' (2#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/utils.sv:47]
INFO: [Synth 8-6157] synthesizing module 'debounce' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/utils.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (3#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/utils.sv:22]
INFO: [Synth 8-6157] synthesizing module 'sound_effect_manager' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/sound_effects.sv:8]
	Parameter SAMPLE_PERIOD bound to: 2083 - type: integer 
	Parameter SOUND_1_START_BLOCK bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sd_controller' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.srcs/sources_1/new/sd_controller.v:6]
	Parameter RST bound to: 0 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000001 
	Parameter CMD0 bound to: 2 - type: integer 
	Parameter CMD55 bound to: 3 - type: integer 
	Parameter CMD41 bound to: 4 - type: integer 
	Parameter POLL_CMD bound to: 5 - type: integer 
	Parameter IDLE bound to: 6 - type: integer 
	Parameter READ_BLOCK bound to: 7 - type: integer 
	Parameter READ_BLOCK_WAIT bound to: 8 - type: integer 
	Parameter READ_BLOCK_DATA bound to: 9 - type: integer 
	Parameter READ_BLOCK_CRC bound to: 10 - type: integer 
	Parameter SEND_CMD bound to: 11 - type: integer 
	Parameter RECEIVE_BYTE_WAIT bound to: 12 - type: integer 
	Parameter RECEIVE_BYTE bound to: 13 - type: integer 
	Parameter WRITE_BLOCK_CMD bound to: 14 - type: integer 
	Parameter WRITE_BLOCK_INIT bound to: 15 - type: integer 
	Parameter WRITE_BLOCK_DATA bound to: 16 - type: integer 
	Parameter WRITE_BLOCK_BYTE bound to: 17 - type: integer 
	Parameter WRITE_BLOCK_WAIT bound to: 18 - type: integer 
	Parameter WRITE_DATA_SIZE bound to: 515 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.srcs/sources_1/new/sd_controller.v:79]
INFO: [Synth 8-6155] done synthesizing module 'sd_controller' (4#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.srcs/sources_1/new/sd_controller.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'status' does not match port width (5) of module 'sd_controller' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/sound_effects.sv:58]
WARNING: [Synth 8-7023] instance 'sd' of module 'sd_controller' has 15 connections declared, but only 14 given [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/sound_effects.sv:50]
INFO: [Synth 8-6157] synthesizing module 'data_manager' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/sound_effects.sv:197]
INFO: [Synth 8-6155] done synthesizing module 'data_manager' (5#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/sound_effects.sv:197]
INFO: [Synth 8-6157] synthesizing module 'brandon_fs_reader' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/sound_effects.sv:242]
	Parameter STATE_INIT bound to: 512 - type: integer 
	Parameter STATE_S0_ADDRESS_0 bound to: 16 - type: integer 
	Parameter STATE_S0_ADDRESS_1 bound to: 17 - type: integer 
	Parameter STATE_S0_ADDRESS_2 bound to: 18 - type: integer 
	Parameter STATE_S0_ADDRESS_3 bound to: 19 - type: integer 
	Parameter STATE_S0_LENGTH_0 bound to: 20 - type: integer 
	Parameter STATE_S0_LENGTH_1 bound to: 21 - type: integer 
	Parameter STATE_S0_LENGTH_2 bound to: 22 - type: integer 
	Parameter STATE_S0_LENGTH_3 bound to: 23 - type: integer 
	Parameter STATE_S1_ADDRESS_0 bound to: 24 - type: integer 
	Parameter STATE_S1_ADDRESS_1 bound to: 25 - type: integer 
	Parameter STATE_S1_ADDRESS_2 bound to: 26 - type: integer 
	Parameter STATE_S1_ADDRESS_3 bound to: 27 - type: integer 
	Parameter STATE_S1_LENGTH_0 bound to: 28 - type: integer 
	Parameter STATE_S1_LENGTH_1 bound to: 29 - type: integer 
	Parameter STATE_S1_LENGTH_2 bound to: 30 - type: integer 
	Parameter STATE_S1_LENGTH_3 bound to: 31 - type: integer 
	Parameter STATE_S2_ADDRESS_0 bound to: 32 - type: integer 
	Parameter STATE_S2_ADDRESS_1 bound to: 33 - type: integer 
	Parameter STATE_S2_ADDRESS_2 bound to: 34 - type: integer 
	Parameter STATE_S2_ADDRESS_3 bound to: 35 - type: integer 
	Parameter STATE_S2_LENGTH_0 bound to: 36 - type: integer 
	Parameter STATE_S2_LENGTH_1 bound to: 37 - type: integer 
	Parameter STATE_S2_LENGTH_2 bound to: 38 - type: integer 
	Parameter STATE_S2_LENGTH_3 bound to: 39 - type: integer 
	Parameter STATE_S3_ADDRESS_0 bound to: 40 - type: integer 
	Parameter STATE_S3_ADDRESS_1 bound to: 41 - type: integer 
	Parameter STATE_S3_ADDRESS_2 bound to: 42 - type: integer 
	Parameter STATE_S3_ADDRESS_3 bound to: 43 - type: integer 
	Parameter STATE_S3_LENGTH_0 bound to: 44 - type: integer 
	Parameter STATE_S3_LENGTH_1 bound to: 45 - type: integer 
	Parameter STATE_S3_LENGTH_2 bound to: 46 - type: integer 
	Parameter STATE_S3_LENGTH_3 bound to: 47 - type: integer 
	Parameter STATE_S4_ADDRESS_0 bound to: 48 - type: integer 
	Parameter STATE_S4_ADDRESS_1 bound to: 49 - type: integer 
	Parameter STATE_S4_ADDRESS_2 bound to: 50 - type: integer 
	Parameter STATE_S4_ADDRESS_3 bound to: 51 - type: integer 
	Parameter STATE_S4_LENGTH_0 bound to: 52 - type: integer 
	Parameter STATE_S4_LENGTH_1 bound to: 53 - type: integer 
	Parameter STATE_S4_LENGTH_2 bound to: 54 - type: integer 
	Parameter STATE_S4_LENGTH_3 bound to: 55 - type: integer 
	Parameter STATE_S5_ADDRESS_0 bound to: 56 - type: integer 
	Parameter STATE_S5_ADDRESS_1 bound to: 57 - type: integer 
	Parameter STATE_S5_ADDRESS_2 bound to: 58 - type: integer 
	Parameter STATE_S5_ADDRESS_3 bound to: 59 - type: integer 
	Parameter STATE_S5_LENGTH_0 bound to: 60 - type: integer 
	Parameter STATE_S5_LENGTH_1 bound to: 61 - type: integer 
	Parameter STATE_S5_LENGTH_2 bound to: 62 - type: integer 
	Parameter STATE_S5_LENGTH_3 bound to: 63 - type: integer 
	Parameter STATE_LOADED bound to: 510 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/sound_effects.sv:326]
INFO: [Synth 8-6155] done synthesizing module 'brandon_fs_reader' (6#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/sound_effects.sv:242]
INFO: [Synth 8-6157] synthesizing module 'sound_effect_player' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/sound_effects.sv:433]
	Parameter LOOP bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (7#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/fifo_generator_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'fifo' of module 'fifo_generator_0' has 10 connections declared, but only 8 given [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/sound_effects.sv:455]
INFO: [Synth 8-6155] done synthesizing module 'sound_effect_player' (8#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/sound_effects.sv:433]
INFO: [Synth 8-6157] synthesizing module 'pwm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/sound_effects.sv:528]
INFO: [Synth 8-6155] done synthesizing module 'pwm' (9#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/sound_effects.sv:528]
INFO: [Synth 8-6155] done synthesizing module 'sound_effect_manager' (10#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/sound_effects.sv:8]
WARNING: [Synth 8-7023] instance 'sfx_manager' of module 'sound_effect_manager' has 15 connections declared, but only 14 given [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/top_level.sv:59]
INFO: [Synth 8-6157] synthesizing module 'random' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/random.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'random' (11#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/random.sv:11]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/mouse_ctl.vhd:208]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 65000000 - type: integer 
	Parameter CHECK_PERIOD_MS bound to: 500 - type: integer 
	Parameter TIMEOUT_PERIOD_MS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Ps2Interface' declared at 'D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/Ps2Interface.vhd:152' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/mouse_ctl.vhd:370]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (12#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/Ps2Interface.vhd:180]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/mouse_ctl.vhd:451]
WARNING: [Synth 8-6014] Unused sequential element x_inter_reg was removed.  [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/mouse_ctl.vhd:457]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/mouse_ctl.vhd:515]
WARNING: [Synth 8-6014] Unused sequential element y_inter_reg was removed.  [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/mouse_ctl.vhd:521]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (13#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/mouse_ctl.vhd:208]
WARNING: [Synth 8-7023] instance 'MouseCtl' of module 'MouseCtl' has 16 connections declared, but only 8 given [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/top_level.sv:78]
INFO: [Synth 8-6157] synthesizing module 'xvga' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/utils.sv:145]
	Parameter DISPLAY_WIDTH bound to: 1024 - type: integer 
	Parameter DISPLAY_HEIGHT bound to: 768 - type: integer 
	Parameter H_FP bound to: 24 - type: integer 
	Parameter H_SYNC_PULSE bound to: 136 - type: integer 
	Parameter H_BP bound to: 160 - type: integer 
	Parameter V_FP bound to: 3 - type: integer 
	Parameter V_SYNC_PULSE bound to: 6 - type: integer 
	Parameter V_BP bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xvga' (14#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/utils.sv:145]
INFO: [Synth 8-6157] synthesizing module 'minesweeper' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:3]
	Parameter GAME_SIZE bound to: 4'b1111 
	Parameter IDLE bound to: 4'b0000 
	Parameter IN_GAME bound to: 4'b0010 
	Parameter GAME_OVER bound to: 4'b0011 
	Parameter GG bound to: 4'b0111 
	Parameter PLACE_BOMBS bound to: 4'b0110 
	Parameter TILES bound to: 4'b0101 
	Parameter CLEAR bound to: 4'b0100 
	Parameter CHECK_FIFO bound to: 4'b1111 
INFO: [Synth 8-6157] synthesizing module 'hex_2_dec' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:680]
INFO: [Synth 8-6155] done synthesizing module 'hex_2_dec' (15#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:680]
INFO: [Synth 8-6157] synthesizing module 'clear_fifo' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/clear_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clear_fifo' (16#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/clear_fifo_stub.v:6]
WARNING: [Synth 8-7023] instance 'clear_fifo' of module 'clear_fifo' has 8 connections declared, but only 7 given [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:105]
WARNING: [Synth 8-6090] variable 'x_temp' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:201]
WARNING: [Synth 8-6090] variable 'x_temp' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:206]
WARNING: [Synth 8-6090] variable 'x_temp' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:243]
WARNING: [Synth 8-6090] variable 'x_temp' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:263]
INFO: [Synth 8-155] case statement is not full and has no default [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:290]
INFO: [Synth 8-155] case statement is not full and has no default [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:450]
INFO: [Synth 8-6157] synthesizing module 'tile_drawer' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:500]
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter HEIGHT bound to: 48 - type: integer 
	Parameter GAME_SIZE bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'facing_down_image_rom' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/facing_down_image_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'facing_down_image_rom' (17#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/facing_down_image_rom_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (12) of module 'facing_down_image_rom' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:522]
INFO: [Synth 8-6157] synthesizing module 'facing_down_rcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/facing_down_rcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'facing_down_rcm' (18#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/facing_down_rcm_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (4) of module 'facing_down_rcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:523]
INFO: [Synth 8-6157] synthesizing module 'facing_down_gcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/facing_down_gcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'facing_down_gcm' (19#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/facing_down_gcm_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (4) of module 'facing_down_gcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:524]
INFO: [Synth 8-6157] synthesizing module 'facing_down_bcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/facing_down_bcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'facing_down_bcm' (20#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/facing_down_bcm_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (4) of module 'facing_down_bcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:525]
INFO: [Synth 8-6157] synthesizing module 'zero_image_rom' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/zero_image_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zero_image_rom' (21#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/zero_image_rom_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (12) of module 'zero_image_rom' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:530]
INFO: [Synth 8-6157] synthesizing module 'zero_rcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/zero_rcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zero_rcm' (22#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/zero_rcm_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (3) of module 'zero_rcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:531]
INFO: [Synth 8-6157] synthesizing module 'zero_gcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/zero_gcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zero_gcm' (23#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/zero_gcm_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (3) of module 'zero_gcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:532]
INFO: [Synth 8-6157] synthesizing module 'zero_bcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/zero_bcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zero_bcm' (24#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/zero_bcm_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (3) of module 'zero_bcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:533]
INFO: [Synth 8-6157] synthesizing module 'one_image_rom' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/one_image_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'one_image_rom' (25#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/one_image_rom_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (12) of module 'one_image_rom' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:538]
INFO: [Synth 8-6157] synthesizing module 'one_rcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/one_rcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'one_rcm' (26#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/one_rcm_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (5) of module 'one_rcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:539]
INFO: [Synth 8-6157] synthesizing module 'one_gcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/one_gcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'one_gcm' (27#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/one_gcm_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (5) of module 'one_gcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:540]
INFO: [Synth 8-6157] synthesizing module 'one_bcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/one_bcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'one_bcm' (28#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/one_bcm_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (5) of module 'one_bcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:541]
INFO: [Synth 8-6157] synthesizing module 'two_image_rom' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/two_image_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'two_image_rom' (29#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/two_image_rom_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (12) of module 'two_image_rom' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:546]
INFO: [Synth 8-6157] synthesizing module 'two_rcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/two_rcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'two_rcm' (30#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/two_rcm_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'two_rcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:547]
INFO: [Synth 8-6157] synthesizing module 'two_gcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/two_gcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'two_gcm' (31#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/two_gcm_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'two_gcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:548]
INFO: [Synth 8-6157] synthesizing module 'two_bcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/two_bcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'two_bcm' (32#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/two_bcm_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'two_bcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:549]
INFO: [Synth 8-6157] synthesizing module 'three_image_rom' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/three_image_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'three_image_rom' (33#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/three_image_rom_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (12) of module 'three_image_rom' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:554]
INFO: [Synth 8-6157] synthesizing module 'three_rcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/three_rcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'three_rcm' (34#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/three_rcm_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'three_gcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/three_gcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'three_gcm' (35#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/three_gcm_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'three_bcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/three_bcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'three_bcm' (36#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/three_bcm_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'four_image_rom' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/four_image_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'four_image_rom' (37#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/four_image_rom_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (12) of module 'four_image_rom' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:562]
INFO: [Synth 8-6157] synthesizing module 'four_rcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/four_rcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'four_rcm' (38#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/four_rcm_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'four_gcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/four_gcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'four_gcm' (39#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/four_gcm_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'four_bcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/four_bcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'four_bcm' (40#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/four_bcm_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'five_image_rom' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/five_image_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'five_image_rom' (41#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/five_image_rom_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (12) of module 'five_image_rom' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:570]
INFO: [Synth 8-6157] synthesizing module 'five_rcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/five_rcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'five_rcm' (42#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/five_rcm_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'five_rcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:571]
INFO: [Synth 8-6157] synthesizing module 'five_gcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/five_gcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'five_gcm' (43#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/five_gcm_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'five_gcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:572]
INFO: [Synth 8-6157] synthesizing module 'five_bcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/five_bcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'five_bcm' (44#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/five_bcm_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'five_bcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:573]
INFO: [Synth 8-6157] synthesizing module 'six_image_rom' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/six_image_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'six_image_rom' (45#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/six_image_rom_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (12) of module 'six_image_rom' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:578]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (16) of module 'six_image_rom' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:578]
INFO: [Synth 8-6157] synthesizing module 'six_rcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/six_rcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'six_rcm' (46#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/six_rcm_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'six_gcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/six_gcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'six_gcm' (47#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/six_gcm_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'six_bcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/six_bcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'six_bcm' (48#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/six_bcm_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'seven_image_rom' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/seven_image_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'seven_image_rom' (49#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/seven_image_rom_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (12) of module 'seven_image_rom' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:587]
INFO: [Synth 8-6157] synthesizing module 'seven_rcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/seven_rcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'seven_rcm' (50#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/seven_rcm_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'seven_rcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:588]
INFO: [Synth 8-6157] synthesizing module 'seven_gcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/seven_gcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'seven_gcm' (51#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/seven_gcm_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'seven_gcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:589]
INFO: [Synth 8-6157] synthesizing module 'seven_bcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/seven_bcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'seven_bcm' (52#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/seven_bcm_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'seven_bcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:590]
INFO: [Synth 8-6157] synthesizing module 'eight_image_rom' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/eight_image_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eight_image_rom' (53#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/eight_image_rom_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (12) of module 'eight_image_rom' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:596]
INFO: [Synth 8-6157] synthesizing module 'eight_rcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/eight_rcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eight_rcm' (54#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/eight_rcm_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'eight_rcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:597]
INFO: [Synth 8-6157] synthesizing module 'eight_gcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/eight_gcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eight_gcm' (55#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/eight_gcm_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'eight_gcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:598]
INFO: [Synth 8-6157] synthesizing module 'eight_bcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/eight_bcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eight_bcm' (56#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/eight_bcm_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'eight_bcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:599]
INFO: [Synth 8-6157] synthesizing module 'flag_image_rom' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/flag_image_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'flag_image_rom' (57#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/flag_image_rom_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (12) of module 'flag_image_rom' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:604]
INFO: [Synth 8-6157] synthesizing module 'flag_rcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/flag_rcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'flag_rcm' (58#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/flag_rcm_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'flag_rcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:605]
INFO: [Synth 8-6157] synthesizing module 'flag_gcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/flag_gcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'flag_gcm' (59#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/flag_gcm_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'flag_gcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:606]
INFO: [Synth 8-6157] synthesizing module 'flag_bcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/flag_bcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'flag_bcm' (60#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/flag_bcm_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'flag_bcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:607]
INFO: [Synth 8-6157] synthesizing module 'bomb_image_rom' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/bomb_image_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bomb_image_rom' (61#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/bomb_image_rom_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (12) of module 'bomb_image_rom' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:612]
INFO: [Synth 8-6157] synthesizing module 'bomb_rcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/bomb_rcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bomb_rcm' (62#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/bomb_rcm_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'bomb_rcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:613]
INFO: [Synth 8-6157] synthesizing module 'bomb_gcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/bomb_gcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bomb_gcm' (63#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/bomb_gcm_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'bomb_gcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:614]
INFO: [Synth 8-6157] synthesizing module 'bomb_bcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/bomb_bcm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bomb_bcm' (64#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/.Xil/Vivado-10828-LAPTOP-LHCIPRAJ/realtime/bomb_bcm_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'bomb_bcm' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:615]
INFO: [Synth 8-6155] done synthesizing module 'tile_drawer' (65#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:500]
WARNING: [Synth 8-5856] 3D RAM tile_status_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM tile_numbers_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element local_bombs_reg was removed.  [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:215]
INFO: [Synth 8-6155] done synthesizing module 'minesweeper' (66#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:3]
WARNING: [Synth 8-7023] instance 'minesweeper' of module 'minesweeper' has 25 connections declared, but only 24 given [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/top_level.sv:100]
INFO: [Synth 8-6157] synthesizing module 'timer' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'timer' (67#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/timer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mouse_renderer' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/mouse.sv:3]
	Parameter SCREEN_WIDTH bound to: 1024 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 768 - type: integer 
	Parameter MOUSE_INNER_COLOR bound to: 4095 - type: integer 
	Parameter MOUSE_OUTER_COLOR bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mouse_renderer' (68#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/mouse.sv:3]
WARNING: [Synth 8-689] width (12) of port connection 'mouse_x' does not match port width (11) of module 'mouse_renderer' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/top_level.sv:127]
WARNING: [Synth 8-689] width (12) of port connection 'mouse_y' does not match port width (10) of module 'mouse_renderer' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/top_level.sv:127]
INFO: [Synth 8-6157] synthesizing module 'snowflakes' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/snowflake.sv:3]
	Parameter RANDOM_RANGE bound to: 2100 - type: integer 
	Parameter MAX_FLAKES bound to: 25 - type: integer 
	Parameter UPDATE_PERIOD_CLOCKS bound to: 1083333 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'snowflake_tracker' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/snowflake.sv:85]
	Parameter SCREEN_WIDTH bound to: 1024 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 768 - type: integer 
	Parameter RANDOM_BASE bound to: 10000 - type: integer 
	Parameter RANDOM_RANGE bound to: 2100 - type: integer 
WARNING: [Synth 8-5788] Register flake_x_reg in module snowflake_tracker is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/snowflake.sv:110]
WARNING: [Synth 8-5788] Register flake_y_reg in module snowflake_tracker is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/snowflake.sv:111]
WARNING: [Synth 8-5788] Register velocity_reg in module snowflake_tracker is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/snowflake.sv:116]
INFO: [Synth 8-6155] done synthesizing module 'snowflake_tracker' (69#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/snowflake.sv:85]
INFO: [Synth 8-6157] synthesizing module 'snowflake_renderer' [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/snowflake.sv:134]
	Parameter SCREEN_WIDTH bound to: 1024 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 768 - type: integer 
	Parameter SNOWFLAKE_COLOR bound to: 4095 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'snowflake_renderer' (70#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/snowflake.sv:134]
INFO: [Synth 8-6155] done synthesizing module 'snowflakes' (71#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/snowflake.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (72#1) [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/top_level.sv:4]
WARNING: [Synth 8-3917] design top_level has port dp driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 1484.645 ; gain = 816.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1484.645 ; gain = 816.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1484.645 ; gain = 816.707
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.732 . Memory (MB): peak = 1484.645 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/clear_fifo/clear_fifo/clear_fifo_in_context.xdc] for cell 'minesweeper/clear_fifo'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/clear_fifo/clear_fifo/clear_fifo_in_context.xdc] for cell 'minesweeper/clear_fifo'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clkdivider'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clkdivider'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'sfx_manager/sfx0/fifo'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'sfx_manager/sfx0/fifo'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'sfx_manager/sfx1/fifo'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'sfx_manager/sfx1/fifo'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'sfx_manager/sfx2/fifo'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'sfx_manager/sfx2/fifo'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'sfx_manager/sfx3/fifo'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'sfx_manager/sfx3/fifo'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'sfx_manager/sfx4/fifo'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'sfx_manager/sfx4/fifo'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'sfx_manager/sfx5/fifo'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'sfx_manager/sfx5/fifo'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.srcs/sources_1/ip/one_image_rom/one_image_rom/one_image_rom_in_context.xdc] for cell 'minesweeper/td/one_rom'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.srcs/sources_1/ip/one_image_rom/one_image_rom/one_image_rom_in_context.xdc] for cell 'minesweeper/td/one_rom'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/five_gcm/five_gcm/five_gcm_in_context.xdc] for cell 'minesweeper/td/five_gcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/five_gcm/five_gcm/five_gcm_in_context.xdc] for cell 'minesweeper/td/five_gcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/six_bcm/six_bcm/six_bcm_in_context.xdc] for cell 'minesweeper/td/six_bcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/six_bcm/six_bcm/six_bcm_in_context.xdc] for cell 'minesweeper/td/six_bcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/three_bcm/three_bcm/three_bcm_in_context.xdc] for cell 'minesweeper/td/three_bcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/three_bcm/three_bcm/three_bcm_in_context.xdc] for cell 'minesweeper/td/three_bcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/four_gcm/four_gcm/four_gcm_in_context.xdc] for cell 'minesweeper/td/four_gcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/four_gcm/four_gcm/four_gcm_in_context.xdc] for cell 'minesweeper/td/four_gcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/three_gcm/three_gcm/three_gcm_in_context.xdc] for cell 'minesweeper/td/three_gcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/three_gcm/three_gcm/three_gcm_in_context.xdc] for cell 'minesweeper/td/three_gcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/two_image_rom/two_image_rom/two_image_rom_in_context.xdc] for cell 'minesweeper/td/two_rom'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/two_image_rom/two_image_rom/two_image_rom_in_context.xdc] for cell 'minesweeper/td/two_rom'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/zero_gcm/zero_gcm/zero_gcm_in_context.xdc] for cell 'minesweeper/td/zero_gcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/zero_gcm/zero_gcm/zero_gcm_in_context.xdc] for cell 'minesweeper/td/zero_gcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/facing_down_rcm/facing_down_rcm/facing_down_rcm_in_context.xdc] for cell 'minesweeper/td/fd_rcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/facing_down_rcm/facing_down_rcm/facing_down_rcm_in_context.xdc] for cell 'minesweeper/td/fd_rcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/three_rcm/three_rcm/three_rcm_in_context.xdc] for cell 'minesweeper/td/three_rcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/three_rcm/three_rcm/three_rcm_in_context.xdc] for cell 'minesweeper/td/three_rcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/two_gcm/two_gcm/two_gcm_in_context.xdc] for cell 'minesweeper/td/two_gcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/two_gcm/two_gcm/two_gcm_in_context.xdc] for cell 'minesweeper/td/two_gcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/flag_gcm/flag_gcm/flag_gcm_in_context.xdc] for cell 'minesweeper/td/flag_gcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/flag_gcm/flag_gcm/flag_gcm_in_context.xdc] for cell 'minesweeper/td/flag_gcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/facing_down_image_rom/facing_down_image_rom/facing_down_image_rom_in_context.xdc] for cell 'minesweeper/td/fd_img_rom'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/facing_down_image_rom/facing_down_image_rom/facing_down_image_rom_in_context.xdc] for cell 'minesweeper/td/fd_img_rom'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/bomb_image_rom/bomb_image_rom/bomb_image_rom_in_context.xdc] for cell 'minesweeper/td/bomb_rom'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/bomb_image_rom/bomb_image_rom/bomb_image_rom_in_context.xdc] for cell 'minesweeper/td/bomb_rom'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/three_image_rom/three_image_rom/three_image_rom_in_context.xdc] for cell 'minesweeper/td/three_rom'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/three_image_rom/three_image_rom/three_image_rom_in_context.xdc] for cell 'minesweeper/td/three_rom'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/eight_gcm/eight_gcm/eight_gcm_in_context.xdc] for cell 'minesweeper/td/eight_gcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/eight_gcm/eight_gcm/eight_gcm_in_context.xdc] for cell 'minesweeper/td/eight_gcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/four_image_rom/four_image_rom/four_image_rom_in_context.xdc] for cell 'minesweeper/td/four_rom'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/four_image_rom/four_image_rom/four_image_rom_in_context.xdc] for cell 'minesweeper/td/four_rom'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/five_image_rom/five_image_rom/five_image_rom_in_context.xdc] for cell 'minesweeper/td/five_rom'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/five_image_rom/five_image_rom/five_image_rom_in_context.xdc] for cell 'minesweeper/td/five_rom'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/seven_gcm/seven_gcm/seven_gcm_in_context.xdc] for cell 'minesweeper/td/seven_gcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/seven_gcm/seven_gcm/seven_gcm_in_context.xdc] for cell 'minesweeper/td/seven_gcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/zero_image_rom/zero_image_rom/zero_image_rom_in_context.xdc] for cell 'minesweeper/td/zero_rom'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/zero_image_rom/zero_image_rom/zero_image_rom_in_context.xdc] for cell 'minesweeper/td/zero_rom'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/four_bcm/four_bcm/four_bcm_in_context.xdc] for cell 'minesweeper/td/four_bcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/four_bcm/four_bcm/four_bcm_in_context.xdc] for cell 'minesweeper/td/four_bcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/four_rcm/four_rcm/four_rcm_in_context.xdc] for cell 'minesweeper/td/four_rcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/four_rcm/four_rcm/four_rcm_in_context.xdc] for cell 'minesweeper/td/four_rcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/seven_rcm/seven_rcm/seven_rcm_in_context.xdc] for cell 'minesweeper/td/seven_rcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/seven_rcm/seven_rcm/seven_rcm_in_context.xdc] for cell 'minesweeper/td/seven_rcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/one_gcm/one_gcm/one_gcm_in_context.xdc] for cell 'minesweeper/td/one_gcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/one_gcm/one_gcm/one_gcm_in_context.xdc] for cell 'minesweeper/td/one_gcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/six_rcm/six_rcm/six_rcm_in_context.xdc] for cell 'minesweeper/td/six_rcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/six_rcm/six_rcm/six_rcm_in_context.xdc] for cell 'minesweeper/td/six_rcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/two_rcm/two_rcm/two_rcm_in_context.xdc] for cell 'minesweeper/td/two_rcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/two_rcm/two_rcm/two_rcm_in_context.xdc] for cell 'minesweeper/td/two_rcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/facing_down_gcm/facing_down_gcm/facing_down_gcm_in_context.xdc] for cell 'minesweeper/td/fd_gcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/facing_down_gcm/facing_down_gcm/facing_down_gcm_in_context.xdc] for cell 'minesweeper/td/fd_gcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/zero_bcm/zero_bcm/zero_bcm_in_context.xdc] for cell 'minesweeper/td/zero_bcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/zero_bcm/zero_bcm/zero_bcm_in_context.xdc] for cell 'minesweeper/td/zero_bcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/six_gcm/six_gcm/six_gcm_in_context.xdc] for cell 'minesweeper/td/six_gcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/six_gcm/six_gcm/six_gcm_in_context.xdc] for cell 'minesweeper/td/six_gcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/zero_rcm/zero_rcm/zero_rcm_in_context.xdc] for cell 'minesweeper/td/zero_rcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/zero_rcm/zero_rcm/zero_rcm_in_context.xdc] for cell 'minesweeper/td/zero_rcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/eight_rcm/eight_rcm/eight_rcm_in_context.xdc] for cell 'minesweeper/td/eight_rcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/eight_rcm/eight_rcm/eight_rcm_in_context.xdc] for cell 'minesweeper/td/eight_rcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/five_rcm/five_rcm/five_rcm_in_context.xdc] for cell 'minesweeper/td/five_rcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/five_rcm/five_rcm/five_rcm_in_context.xdc] for cell 'minesweeper/td/five_rcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/flag_bcm/flag_bcm/flag_bcm_in_context.xdc] for cell 'minesweeper/td/flag_bcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/flag_bcm/flag_bcm/flag_bcm_in_context.xdc] for cell 'minesweeper/td/flag_bcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/five_bcm/five_bcm/five_bcm_in_context.xdc] for cell 'minesweeper/td/five_bcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/five_bcm/five_bcm/five_bcm_in_context.xdc] for cell 'minesweeper/td/five_bcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/flag_rcm/flag_rcm/flag_rcm_in_context.xdc] for cell 'minesweeper/td/flag_rcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/flag_rcm/flag_rcm/flag_rcm_in_context.xdc] for cell 'minesweeper/td/flag_rcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/facing_down_bcm/facing_down_bcm/facing_down_bcm_in_context.xdc] for cell 'minesweeper/td/fd_bcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/facing_down_bcm/facing_down_bcm/facing_down_bcm_in_context.xdc] for cell 'minesweeper/td/fd_bcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/bomb_gcm/bomb_gcm/bomb_gcm_in_context.xdc] for cell 'minesweeper/td/bomb_gcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/bomb_gcm/bomb_gcm/bomb_gcm_in_context.xdc] for cell 'minesweeper/td/bomb_gcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/seven_image_rom/seven_image_rom/seven_image_rom_in_context.xdc] for cell 'minesweeper/td/seven_rom'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/seven_image_rom/seven_image_rom/seven_image_rom_in_context.xdc] for cell 'minesweeper/td/seven_rom'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/one_rcm/one_rcm/one_rcm_in_context.xdc] for cell 'minesweeper/td/one_rcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/one_rcm/one_rcm/one_rcm_in_context.xdc] for cell 'minesweeper/td/one_rcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/eight_image_rom/eight_image_rom/eight_image_rom_in_context.xdc] for cell 'minesweeper/td/eight_rom'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/eight_image_rom/eight_image_rom/eight_image_rom_in_context.xdc] for cell 'minesweeper/td/eight_rom'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/six_image_rom/six_image_rom/six_image_rom_in_context.xdc] for cell 'minesweeper/td/six_rom'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/six_image_rom/six_image_rom/six_image_rom_in_context.xdc] for cell 'minesweeper/td/six_rom'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/eight_bcm/eight_bcm/eight_bcm_in_context.xdc] for cell 'minesweeper/td/eight_bcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/eight_bcm/eight_bcm/eight_bcm_in_context.xdc] for cell 'minesweeper/td/eight_bcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/seven_bcm/seven_bcm/seven_bcm_in_context.xdc] for cell 'minesweeper/td/seven_bcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/seven_bcm/seven_bcm/seven_bcm_in_context.xdc] for cell 'minesweeper/td/seven_bcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/bomb_rcm/bomb_rcm/bomb_rcm_in_context.xdc] for cell 'minesweeper/td/bomb_rcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/bomb_rcm/bomb_rcm/bomb_rcm_in_context.xdc] for cell 'minesweeper/td/bomb_rcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/two_bcm/two_bcm/two_bcm_in_context.xdc] for cell 'minesweeper/td/two_bcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/two_bcm/two_bcm/two_bcm_in_context.xdc] for cell 'minesweeper/td/two_bcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/flag_image_rom/flag_image_rom/flag_image_rom_in_context.xdc] for cell 'minesweeper/td/flag_rom'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/flag_image_rom/flag_image_rom/flag_image_rom_in_context.xdc] for cell 'minesweeper/td/flag_rom'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/one_bcm/one_bcm/one_bcm_in_context.xdc] for cell 'minesweeper/td/one_bcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/one_bcm/one_bcm/one_bcm_in_context.xdc] for cell 'minesweeper/td/one_bcm'
Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/bomb_bcm/bomb_bcm/bomb_bcm_in_context.xdc] for cell 'minesweeper/td/bomb_bcm'
Finished Parsing XDC File [d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/ip/bomb_bcm/bomb_bcm/bomb_bcm_in_context.xdc] for cell 'minesweeper/td/bomb_bcm'
Parsing XDC File [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/constrs_1/imports/6.111/nexys4_ddr_lab3.xdc]
Finished Parsing XDC File [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/constrs_1/imports/6.111/nexys4_ddr_lab3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/constrs_1/imports/6.111/nexys4_ddr_lab3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1516.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.295 . Memory (MB): peak = 1516.980 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/bomb_bcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/bomb_gcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/bomb_rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/bomb_rom' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/eight_bcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/eight_gcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/eight_rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/eight_rom' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/fd_bcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/fd_gcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/fd_img_rom' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/fd_rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/five_bcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/five_gcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/five_rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/five_rom' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/flag_bcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/flag_gcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/flag_rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/flag_rom' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/four_bcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/four_gcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/four_rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/four_rom' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/one_bcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/one_gcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/one_rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/one_rom' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/seven_bcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/seven_gcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/seven_rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/seven_rom' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/six_bcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/six_gcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/six_rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/six_rom' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/three_bcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/three_gcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/three_rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/three_rom' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/two_bcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/two_gcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/two_rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/two_rom' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/zero_bcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/zero_gcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/zero_rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'minesweeper/td/zero_rom' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:35 ; elapsed = 00:01:37 . Memory (MB): peak = 1523.254 ; gain = 855.316
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:35 ; elapsed = 00:01:37 . Memory (MB): peak = 1523.254 ; gain = 855.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100mhz. (constraint file  d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100mhz. (constraint file  d:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for minesweeper/clear_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clkdivider. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sfx_manager/sfx0/fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sfx_manager/sfx1/fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sfx_manager/sfx2/fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sfx_manager/sfx3/fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sfx_manager/sfx4/fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sfx_manager/sfx5/fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/one_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/five_gcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/six_bcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/three_bcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/four_gcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/three_gcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/two_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/zero_gcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/fd_rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/three_rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/two_gcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/flag_gcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/fd_img_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/bomb_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/three_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/eight_gcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/four_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/five_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/seven_gcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/zero_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/four_bcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/four_rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/seven_rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/one_gcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/six_rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/two_rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/fd_gcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/zero_bcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/six_gcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/zero_rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/eight_rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/five_rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/flag_bcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/five_bcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/flag_rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/fd_bcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/bomb_gcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/seven_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/one_rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/eight_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/six_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/eight_bcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/seven_bcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/bomb_rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/two_bcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/flag_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/one_bcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minesweeper/td/bomb_bcm. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:01:40 . Memory (MB): peak = 1523.254 ; gain = 855.316
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "duration_samples" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "duration_samples" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "duration_samples" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "duration_samples" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "duration_samples" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "duration_samples" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_request_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-5546] ROM "read_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_tx_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2_clk_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MouseCtl'
INFO: [Synth 8-5546] ROM "reset_periodic_check_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_event" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:233]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:230]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:226]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper/minesweeper.srcs/sources_1/new/minesweeper.sv:481]
INFO: [Synth 8-5544] ROM "BOMBS" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'snowflake_tracker'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
            rx_down_edge |                00000000000000010 |                            00011
                rx_clk_l |                00000000000000100 |                            00010
                rx_clk_h |                00000000000001000 |                            00001
         rx_error_parity |                00000000000010000 |                            00100
           rx_data_ready |                00000000000100000 |                            00101
          tx_force_clk_l |                00000000001000000 |                            00110
      tx_bring_data_down |                00000000010000000 |                            00111
          tx_release_clk |                00000000100000000 |                            01000
 tx_first_wait_down_edge |                00000001000000000 |                            01001
                tx_clk_l |                00000010000000000 |                            01010
         tx_wait_up_edge |                00000100000000000 |                            01011
tx_wait_up_edge_before_ack |                00001000000000000 |                            01101
             tx_wait_ack |                00010000000000000 |                            01110
         tx_received_ack |                00100000000000000 |                            01111
         tx_error_no_ack |                01000000000000000 |                            10000
                tx_clk_h |                10000000000000000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset | 0000000000000000000000000000000000001 |                           000000
          reset_wait_ack | 0000000000000000000000000000000000010 |                           000001
reset_wait_bat_completion | 0000000000000000000000000000000000100 |                           000010
           reset_wait_id | 0000000000000000000000000000000001000 |                           000011
reset_set_sample_rate_200 | 0000000000000000000000000000000010000 |                           000100
reset_set_sample_rate_200_wait_ack | 0000000000000000000000000000000100000 |                           000101
reset_send_sample_rate_200 | 0000000000000000000000000000001000000 |                           000110
reset_send_sample_rate_200_wait_ack | 0000000000000000000000000000010000000 |                           000111
reset_set_sample_rate_100 | 0000000000000000000000000000100000000 |                           001000
reset_set_sample_rate_100_wait_ack | 0000000000000000000000000001000000000 |                           001001
reset_send_sample_rate_100 | 0000000000000000000000000010000000000 |                           001010
reset_send_sample_rate_100_wait_ack | 0000000000000000000000000100000000000 |                           001011
reset_set_sample_rate_80 | 0000000000000000000000001000000000000 |                           001100
reset_set_sample_rate_80_wait_ack | 0000000000000000000000010000000000000 |                           001101
reset_send_sample_rate_80 | 0000000000000000000000100000000000000 |                           001110
reset_send_sample_rate_80_wait_ack | 0000000000000000000001000000000000000 |                           001111
           reset_read_id | 0000000000000000000010000000000000000 |                           010000
  reset_read_id_wait_ack | 0000000000000000000100000000000000000 |                           010001
   reset_read_id_wait_id | 0000000000000000001000000000000000000 |                           010010
    reset_set_resolution | 0000000000000000010000000000000000000 |                           010011
reset_set_resolution_wait_ack | 0000000000000000100000000000000000000 |                           010100
   reset_send_resolution | 0000000000000001000000000000000000000 |                           010101
reset_send_resolution_wait_ack | 0000000000000010000000000000000000000 |                           010110
reset_set_sample_rate_40 | 0000000000000100000000000000000000000 |                           010111
reset_set_sample_rate_40_wait_ack | 0000000000001000000000000000000000000 |                           011000
reset_send_sample_rate_40 | 0000000000010000000000000000000000000 |                           011001
reset_send_sample_rate_40_wait_ack | 0000000000100000000000000000000000000 |                           011010
  reset_enable_reporting | 0000000001000000000000000000000000000 |                           011011
reset_enable_reporting_wait_ack | 0000000010000000000000000000000000000 |                           011100
             read_byte_1 | 0000000100000000000000000000000000000 |                           011101
             read_byte_2 | 0000001000000000000000000000000000000 |                           011110
             read_byte_3 | 0000010000000000000000000000000000000 |                           011111
             read_byte_4 | 0000100000000000000000000000000000000 |                           100000
          mark_new_event | 0001000000000000000000000000000000000 |                           100100
           check_read_id | 0010000000000000000000000000000000000 |                           100001
  check_read_id_wait_ack | 0100000000000000000000000000000000000 |                           100010
   check_read_id_wait_id | 1000000000000000000000000000000000000 |                           100011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'MouseCtl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'snowflake_tracker'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:19 ; elapsed = 00:02:24 . Memory (MB): peak = 1523.254 ; gain = 855.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |minesweeper__GB0 |           1|     42248|
|2     |minesweeper__GB1 |           1|      8857|
|3     |top_level__GCB0  |           1|     22043|
|4     |top_level__GCB1  |           1|     14475|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 33    
	   2 Input     26 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 27    
	   3 Input     11 Bit       Adders := 26    
	   6 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 51    
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 15    
	   7 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               56 Bit    Registers := 1     
	               32 Bit    Registers := 13    
	               31 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 15    
	               12 Bit    Registers := 61    
	               11 Bit    Registers := 86    
	               10 Bit    Registers := 87    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 17    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 52    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 233   
	                3 Bit    Registers := 25    
	                2 Bit    Registers := 225   
	                1 Bit    Registers := 279   
+---Muxes : 
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 69    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 12    
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 18    
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 45    
	   2 Input     12 Bit        Muxes := 15    
	   4 Input     11 Bit        Muxes := 25    
	   2 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 25    
	  20 Input     10 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 30    
	   3 Input      8 Bit        Muxes := 1     
	  37 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 17    
	   3 Input      6 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 38    
	   3 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 5     
	  37 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 5     
	  20 Input      3 Bit        Muxes := 2     
	  50 Input      3 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 1351  
	   3 Input      2 Bit        Muxes := 451   
	  20 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7511  
	   3 Input      1 Bit        Muxes := 691   
	   4 Input      1 Bit        Muxes := 77    
	  17 Input      1 Bit        Muxes := 4     
	  37 Input      1 Bit        Muxes := 20    
	  20 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 2     
	  52 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_level 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module tile_drawer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module minesweeper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 12    
	   7 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 15    
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 227   
	                2 Bit    Registers := 225   
	                1 Bit    Registers := 29    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 45    
	   2 Input      8 Bit        Muxes := 22    
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 17    
	   3 Input      6 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 34    
	   3 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1351  
	   3 Input      2 Bit        Muxes := 450   
	   2 Input      1 Bit        Muxes := 7453  
	   3 Input      1 Bit        Muxes := 691   
	   4 Input      1 Bit        Muxes := 1     
Module debounce__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module debounce__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module debounce__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module debounce__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module random 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               31 Bit    Registers := 1     
Module snowflake_tracker__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module snowflake_renderer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module snowflake_tracker__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module snowflake_renderer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module snowflake_tracker__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module snowflake_renderer__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module snowflake_tracker__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module snowflake_renderer__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module snowflake_tracker__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module snowflake_renderer__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module snowflake_tracker__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module snowflake_renderer__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module snowflake_tracker__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module snowflake_renderer__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module snowflake_tracker__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module snowflake_renderer__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module snowflake_tracker__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module snowflake_renderer__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module snowflake_tracker__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module snowflake_renderer__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module snowflake_tracker__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module snowflake_renderer__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module snowflake_tracker__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module snowflake_renderer__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module snowflake_tracker__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module snowflake_renderer__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module snowflake_tracker__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module snowflake_renderer__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module snowflake_tracker__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module snowflake_renderer__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module snowflake_tracker__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module snowflake_renderer__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module snowflake_tracker__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module snowflake_renderer__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module snowflake_tracker__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module snowflake_renderer__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module snowflake_tracker__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module snowflake_renderer__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module snowflake_tracker__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module snowflake_renderer__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module snowflake_tracker__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module snowflake_renderer__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module snowflake_tracker__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module snowflake_renderer__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module snowflake_tracker__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module snowflake_renderer__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module snowflake_tracker__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module snowflake_renderer__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module snowflake_tracker 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module snowflake_renderer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module snowflakes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module mouse_renderer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module xvga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Ps2Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 18    
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  17 Input      1 Bit        Muxes := 4     
Module MouseCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 69    
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 2     
	  37 Input      8 Bit        Muxes := 3     
	  37 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  37 Input      1 Bit        Muxes := 20    
Module sd_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               56 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	  20 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  20 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  20 Input      2 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module data_manager 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 3     
	   8 Input      7 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
Module brandon_fs_reader 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 12    
	               26 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 12    
	   3 Input     10 Bit        Muxes := 1     
	  50 Input      3 Bit        Muxes := 12    
	   3 Input      2 Bit        Muxes := 1     
	  52 Input      1 Bit        Muxes := 1     
Module sound_effect_player__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sound_effect_player__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sound_effect_player__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sound_effect_player__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sound_effect_player__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sound_effect_player 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module sound_effect_manager 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 1     
	   6 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module display_8hex 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP image_addr, operation Mode is: C+A*(B:0x30).
DSP Report: operator image_addr is absorbed into DSP image_addr.
DSP Report: operator image_addr0 is absorbed into DSP image_addr.
INFO: [Synth 8-5546] ROM "start_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "duration_samples" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "duration_samples" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "duration_samples" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "duration_samples" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "duration_samples" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "duration_samples" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_request_flag" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design top_level has port dp driven by constant 0
INFO: [Synth 8-3886] merging instance 'minesweeperi_2/td/vcount_temp_reg[0][0]' (FD) to 'minesweeperi_2/td/vcount_temp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'minesweeperi_2/td/vcount_temp_reg[0][1]' (FD) to 'minesweeperi_2/td/vcount_temp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'minesweeperi_2/td/vcount_temp_reg[0][2]' (FD) to 'minesweeperi_2/td/vcount_temp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'minesweeperi_2/td/vcount_temp_reg[0][3]' (FD) to 'minesweeperi_2/td/hcount_temp_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'minesweeperi_2/td/hcount_temp_reg[0][3]' (FD) to 'minesweeperi_2/td/hcount_temp_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'minesweeperi_2/td/hcount_temp_reg[0][2]' (FD) to 'minesweeperi_2/td/hcount_temp_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'minesweeperi_2/td/hcount_temp_reg[0][1]' (FD) to 'minesweeperi_2/td/hcount_temp_reg[0][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (minesweeperi_2/td/\hcount_temp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (minesweeperi_2/\BOMBS_reg[6] )
INFO: [Synth 8-3886] merging instance 'minesweeperi_3/seven_seg_data_reg[28]' (FDE) to 'minesweeperi_3/seven_seg_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'minesweeperi_3/seven_seg_data_reg[29]' (FDE) to 'minesweeperi_3/seven_seg_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'minesweeperi_3/seven_seg_data_reg[30]' (FDE) to 'minesweeperi_3/seven_seg_data_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (minesweeperi_3/\seven_seg_data_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/sfx_manager/\sd/cmd_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_1/sfx_manager/fs/data_request_offset_reg[0]' (FDRE) to 'i_1/sfx_manager/fs/data_request_offset_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/sfx_manager/fs/data_request_offset_reg[1]' (FDRE) to 'i_1/sfx_manager/fs/data_request_offset_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/sfx_manager/fs/data_request_offset_reg[2]' (FDRE) to 'i_1/sfx_manager/fs/data_request_offset_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/sfx_manager/fs/data_request_offset_reg[3]' (FDRE) to 'i_1/sfx_manager/fs/data_request_offset_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/sfx_manager/fs/data_request_offset_reg[4]' (FDRE) to 'i_1/sfx_manager/fs/data_request_offset_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/sfx_manager/fs/data_request_offset_reg[5]' (FDRE) to 'i_1/sfx_manager/fs/data_request_offset_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/sfx_manager/fs/data_request_offset_reg[6]' (FDRE) to 'i_1/sfx_manager/fs/data_request_offset_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_1/sfx_manager/fs/data_request_offset_reg[7]' (FDRE) to 'i_1/sfx_manager/fs/data_request_offset_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_1/sfx_manager/fs/data_request_offset_reg[8]' (FDRE) to 'i_1/sfx_manager/fs/data_request_offset_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/sfx_manager/fs/data_request_offset_reg[9]' (FDRE) to 'i_1/sfx_manager/fs/data_request_offset_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_1/sfx_manager/fs/data_request_offset_reg[10]' (FDRE) to 'i_1/sfx_manager/fs/data_request_offset_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/sfx_manager/fs/data_request_offset_reg[11]' (FDRE) to 'i_1/sfx_manager/fs/data_request_offset_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_1/sfx_manager/fs/data_request_offset_reg[12]' (FDRE) to 'i_1/sfx_manager/fs/data_request_offset_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_1/sfx_manager/fs/data_request_offset_reg[13]' (FDRE) to 'i_1/sfx_manager/fs/data_request_offset_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_1/sfx_manager/fs/data_request_offset_reg[14]' (FDRE) to 'i_1/sfx_manager/fs/data_request_offset_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/sfx_manager/fs/data_request_offset_reg[15]' (FDRE) to 'i_1/sfx_manager/fs/data_request_offset_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_1/sfx_manager/fs/data_request_offset_reg[16]' (FDRE) to 'i_1/sfx_manager/fs/data_request_offset_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_1/sfx_manager/fs/data_request_offset_reg[17]' (FDRE) to 'i_1/sfx_manager/fs/data_request_offset_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_1/sfx_manager/fs/data_request_offset_reg[18]' (FDRE) to 'i_1/sfx_manager/fs/data_request_offset_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_1/sfx_manager/fs/data_request_offset_reg[19]' (FDRE) to 'i_1/sfx_manager/fs/data_request_offset_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_1/sfx_manager/fs/data_request_offset_reg[20]' (FDRE) to 'i_1/sfx_manager/fs/data_request_offset_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_1/sfx_manager/fs/data_request_offset_reg[21]' (FDRE) to 'i_1/sfx_manager/fs/data_request_offset_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_1/sfx_manager/fs/data_request_offset_reg[22]' (FDRE) to 'i_1/sfx_manager/fs/data_request_offset_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_1/sfx_manager/fs/data_request_offset_reg[23]' (FDRE) to 'i_1/sfx_manager/fs/data_request_offset_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_1/sfx_manager/fs/data_request_offset_reg[24]' (FDRE) to 'i_1/sfx_manager/fs/data_request_offset_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/sfx_manager/\fs/data_request_offset_reg[25] )
INFO: [Synth 8-3886] merging instance 'i_1/MouseCtl/y_max_reg[0]' (FDSE) to 'i_1/MouseCtl/y_max_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/MouseCtl/y_max_reg[1]' (FDSE) to 'i_1/MouseCtl/y_max_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/MouseCtl/y_max_reg[2]' (FDSE) to 'i_1/MouseCtl/y_max_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/MouseCtl/y_max_reg[3]' (FDSE) to 'i_1/MouseCtl/y_max_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/MouseCtl/y_max_reg[4]' (FDSE) to 'i_1/MouseCtl/y_max_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/MouseCtl/y_max_reg[5]' (FDSE) to 'i_1/MouseCtl/y_max_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/MouseCtl/y_max_reg[6]' (FDSE) to 'i_1/MouseCtl/y_max_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_1/MouseCtl/y_max_reg[7]' (FDSE) to 'i_1/MouseCtl/y_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/MouseCtl/y_max_reg[8]' (FDRE) to 'i_1/MouseCtl/y_max_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_1/MouseCtl/y_max_reg[9]' (FDSE) to 'i_1/MouseCtl/x_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/MouseCtl/y_max_reg[10]' (FDRE) to 'i_1/MouseCtl/y_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/MouseCtl/y_max_reg[11]' (FDRE) to 'i_1/MouseCtl/x_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/MouseCtl/x_max_reg[0]' (FDSE) to 'i_1/MouseCtl/x_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/MouseCtl/x_max_reg[1]' (FDSE) to 'i_1/MouseCtl/x_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/MouseCtl/x_max_reg[2]' (FDSE) to 'i_1/MouseCtl/x_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/MouseCtl/x_max_reg[3]' (FDSE) to 'i_1/MouseCtl/x_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/MouseCtl/x_max_reg[4]' (FDSE) to 'i_1/MouseCtl/x_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/MouseCtl/x_max_reg[5]' (FDSE) to 'i_1/MouseCtl/x_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/MouseCtl/x_max_reg[6]' (FDSE) to 'i_1/MouseCtl/x_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/MouseCtl/x_max_reg[7]' (FDSE) to 'i_1/MouseCtl/x_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/MouseCtl/x_max_reg[8]' (FDSE) to 'i_1/MouseCtl/x_max_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/MouseCtl/\x_max_reg[9] )
INFO: [Synth 8-3886] merging instance 'i_1/MouseCtl/x_max_reg[10]' (FDRE) to 'i_1/MouseCtl/x_max_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/MouseCtl/\x_max_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:07 ; elapsed = 00:04:16 . Memory (MB): peak = 1596.004 ; gain = 928.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|tile_drawer | C+A*(B:0x30) | 12     | 6      | 11     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |minesweeper__GB0 |           1|     21369|
|2     |minesweeper__GB1 |           1|      3789|
|3     |top_level__GCB0  |           1|      9661|
|4     |top_level__GCB1  |           1|      5894|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:20 ; elapsed = 00:04:29 . Memory (MB): peak = 1596.004 ; gain = 928.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:33 ; elapsed = 00:04:42 . Memory (MB): peak = 1596.004 ; gain = 928.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |minesweeper__GB0 |           1|     21369|
|2     |minesweeper__GB1 |           1|      3789|
|3     |top_level_GT0    |           1|     15553|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MouseCtl/x_pos_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MouseCtl/xpos_reg[11] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:45 ; elapsed = 00:04:55 . Memory (MB): peak = 1596.004 ; gain = 928.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg is being inverted and renamed to MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv.
INFO: [Synth 8-5365] Flop MouseCtl/Inst_Ps2Interface/ps2_data_h_reg is being inverted and renamed to MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv.
INFO: [Synth 8-5365] Flop vs_reg is being inverted and renamed to vs_reg_inv.
INFO: [Synth 8-5365] Flop hs_reg is being inverted and renamed to hs_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:51 ; elapsed = 00:05:01 . Memory (MB): peak = 1596.004 ; gain = 928.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:51 ; elapsed = 00:05:01 . Memory (MB): peak = 1596.004 ; gain = 928.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:53 ; elapsed = 00:05:03 . Memory (MB): peak = 1596.004 ; gain = 928.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:53 ; elapsed = 00:05:03 . Memory (MB): peak = 1596.004 ; gain = 928.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:55 ; elapsed = 00:05:04 . Memory (MB): peak = 1596.004 ; gain = 928.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:55 ; elapsed = 00:05:04 . Memory (MB): peak = 1596.004 ; gain = 928.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | minesweeper/hcount_reg[0][10]                         | 6      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|top_level   | minesweeper/vcount_reg[0][9]                          | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|top_level   | snowflakes/generated_snowflakes[24].sf_r/hsync_reg[0] | 50     | 3     | NO           | NO                 | YES               | 0      | 6       | 
|top_level   | mouse_renderer/hsync_reg[0]                           | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | mouse_renderer/vsync_reg[0]                           | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | mouse_renderer/blank_reg[0]                           | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |clk_wiz_0             |         1|
|2     |clear_fifo            |         1|
|3     |facing_down_image_rom |         1|
|4     |facing_down_rcm       |         1|
|5     |facing_down_gcm       |         1|
|6     |facing_down_bcm       |         1|
|7     |zero_image_rom        |         1|
|8     |zero_rcm              |         1|
|9     |zero_gcm              |         1|
|10    |zero_bcm              |         1|
|11    |one_image_rom         |         1|
|12    |one_rcm               |         1|
|13    |one_gcm               |         1|
|14    |one_bcm               |         1|
|15    |two_image_rom         |         1|
|16    |two_rcm               |         1|
|17    |two_gcm               |         1|
|18    |two_bcm               |         1|
|19    |three_image_rom       |         1|
|20    |three_rcm             |         1|
|21    |three_gcm             |         1|
|22    |three_bcm             |         1|
|23    |four_image_rom        |         1|
|24    |four_rcm              |         1|
|25    |four_gcm              |         1|
|26    |four_bcm              |         1|
|27    |five_image_rom        |         1|
|28    |five_rcm              |         1|
|29    |five_gcm              |         1|
|30    |five_bcm              |         1|
|31    |six_image_rom         |         1|
|32    |six_rcm               |         1|
|33    |six_gcm               |         1|
|34    |six_bcm               |         1|
|35    |seven_image_rom       |         1|
|36    |seven_rcm             |         1|
|37    |seven_gcm             |         1|
|38    |seven_bcm             |         1|
|39    |eight_image_rom       |         1|
|40    |eight_rcm             |         1|
|41    |eight_gcm             |         1|
|42    |eight_bcm             |         1|
|43    |flag_image_rom        |         1|
|44    |flag_rcm              |         1|
|45    |flag_gcm              |         1|
|46    |flag_bcm              |         1|
|47    |bomb_image_rom        |         1|
|48    |bomb_rcm              |         1|
|49    |bomb_gcm              |         1|
|50    |bomb_bcm              |         1|
|51    |fifo_generator_0      |         6|
+------+----------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |bomb_bcm              |     1|
|2     |bomb_gcm              |     1|
|3     |bomb_image_rom        |     1|
|4     |bomb_rcm              |     1|
|5     |clear_fifo            |     1|
|6     |clk_wiz_0             |     1|
|7     |eight_bcm             |     1|
|8     |eight_gcm             |     1|
|9     |eight_image_rom       |     1|
|10    |eight_rcm             |     1|
|11    |facing_down_bcm       |     1|
|12    |facing_down_gcm       |     1|
|13    |facing_down_image_rom |     1|
|14    |facing_down_rcm       |     1|
|15    |fifo_generator_0      |     1|
|16    |fifo_generator_0__10  |     1|
|17    |fifo_generator_0__6   |     1|
|18    |fifo_generator_0__7   |     1|
|19    |fifo_generator_0__8   |     1|
|20    |fifo_generator_0__9   |     1|
|21    |five_bcm              |     1|
|22    |five_gcm              |     1|
|23    |five_image_rom        |     1|
|24    |five_rcm              |     1|
|25    |flag_bcm              |     1|
|26    |flag_gcm              |     1|
|27    |flag_image_rom        |     1|
|28    |flag_rcm              |     1|
|29    |four_bcm              |     1|
|30    |four_gcm              |     1|
|31    |four_image_rom        |     1|
|32    |four_rcm              |     1|
|33    |one_bcm               |     1|
|34    |one_gcm               |     1|
|35    |one_image_rom         |     1|
|36    |one_rcm               |     1|
|37    |seven_bcm             |     1|
|38    |seven_gcm             |     1|
|39    |seven_image_rom       |     1|
|40    |seven_rcm             |     1|
|41    |six_bcm               |     1|
|42    |six_gcm               |     1|
|43    |six_image_rom         |     1|
|44    |six_rcm               |     1|
|45    |three_bcm             |     1|
|46    |three_gcm             |     1|
|47    |three_image_rom       |     1|
|48    |three_rcm             |     1|
|49    |two_bcm               |     1|
|50    |two_gcm               |     1|
|51    |two_image_rom         |     1|
|52    |two_rcm               |     1|
|53    |zero_bcm              |     1|
|54    |zero_gcm              |     1|
|55    |zero_image_rom        |     1|
|56    |zero_rcm              |     1|
|57    |CARRY4                |   665|
|58    |DSP48E1_1             |     1|
|59    |LUT1                  |    95|
|60    |LUT2                  |  1731|
|61    |LUT3                  |  1113|
|62    |LUT4                  |  1447|
|63    |LUT5                  |  1988|
|64    |LUT6                  |  5827|
|65    |MUXF7                 |   282|
|66    |MUXF8                 |    12|
|67    |SRL16E                |    24|
|68    |SRLC32E               |     6|
|69    |FDCE                  |   171|
|70    |FDPE                  |    41|
|71    |FDRE                  |  5286|
|72    |FDSE                  |   451|
|73    |IBUF                  |     9|
|74    |IOBUF                 |     2|
|75    |OBUF                  |    52|
|76    |OBUFT                 |     2|
+------+----------------------+------+

Report Instance Areas: 
+------+------------------------------------+-------------------------------+------+
|      |Instance                            |Module                         |Cells |
+------+------------------------------------+-------------------------------+------+
|1     |top                                 |                               | 19681|
|2     |  MouseCtl                          |MouseCtl                       |  1317|
|3     |    Inst_Ps2Interface               |Ps2Interface                   |   284|
|4     |  db1                               |debounce                       |    46|
|5     |  display                           |display_8hex                   |    44|
|6     |  minesweeper                       |minesweeper                    | 10123|
|7     |    td                              |tile_drawer                    |  1116|
|8     |  mouse_renderer                    |mouse_renderer                 |   139|
|9     |  random                            |random                         |   195|
|10    |  sfx_manager                       |sound_effect_manager           |  2269|
|11    |    dm                              |data_manager                   |   152|
|12    |    fs                              |brandon_fs_reader              |   844|
|13    |    nolabel_line189                 |pwm                            |    39|
|14    |    sd                              |sd_controller                  |   349|
|15    |    sfx0                            |sound_effect_player__xdcDup__1 |   139|
|16    |    sfx1                            |sound_effect_player__xdcDup__2 |   157|
|17    |    sfx2                            |sound_effect_player__xdcDup__3 |   141|
|18    |    sfx3                            |sound_effect_player__xdcDup__4 |   135|
|19    |    sfx4                            |sound_effect_player__xdcDup__5 |   149|
|20    |    sfx5                            |sound_effect_player            |   133|
|21    |  snowflakes                        |snowflakes                     |  4872|
|22    |    \generated_snowflakes[0].sf     |snowflake_tracker              |    52|
|23    |    \generated_snowflakes[0].sf_r   |snowflake_renderer             |   143|
|24    |    \generated_snowflakes[10].sf    |snowflake_tracker_0            |    52|
|25    |    \generated_snowflakes[10].sf_r  |snowflake_renderer_1           |   143|
|26    |    \generated_snowflakes[11].sf    |snowflake_tracker_2            |    53|
|27    |    \generated_snowflakes[11].sf_r  |snowflake_renderer_3           |   143|
|28    |    \generated_snowflakes[12].sf    |snowflake_tracker_4            |    51|
|29    |    \generated_snowflakes[12].sf_r  |snowflake_renderer_5           |   143|
|30    |    \generated_snowflakes[13].sf    |snowflake_tracker_6            |    51|
|31    |    \generated_snowflakes[13].sf_r  |snowflake_renderer_7           |   143|
|32    |    \generated_snowflakes[14].sf    |snowflake_tracker_8            |    51|
|33    |    \generated_snowflakes[14].sf_r  |snowflake_renderer_9           |   143|
|34    |    \generated_snowflakes[15].sf    |snowflake_tracker_10           |    51|
|35    |    \generated_snowflakes[15].sf_r  |snowflake_renderer_11          |   146|
|36    |    \generated_snowflakes[16].sf    |snowflake_tracker_12           |    53|
|37    |    \generated_snowflakes[16].sf_r  |snowflake_renderer_13          |   143|
|38    |    \generated_snowflakes[17].sf    |snowflake_tracker_14           |    50|
|39    |    \generated_snowflakes[17].sf_r  |snowflake_renderer_15          |   143|
|40    |    \generated_snowflakes[18].sf    |snowflake_tracker_16           |    54|
|41    |    \generated_snowflakes[18].sf_r  |snowflake_renderer_17          |   143|
|42    |    \generated_snowflakes[19].sf    |snowflake_tracker_18           |    51|
|43    |    \generated_snowflakes[19].sf_r  |snowflake_renderer_19          |   143|
|44    |    \generated_snowflakes[1].sf     |snowflake_tracker_20           |    51|
|45    |    \generated_snowflakes[1].sf_r   |snowflake_renderer_21          |   143|
|46    |    \generated_snowflakes[20].sf    |snowflake_tracker_22           |    50|
|47    |    \generated_snowflakes[20].sf_r  |snowflake_renderer_23          |   143|
|48    |    \generated_snowflakes[21].sf    |snowflake_tracker_24           |    50|
|49    |    \generated_snowflakes[21].sf_r  |snowflake_renderer_25          |   143|
|50    |    \generated_snowflakes[22].sf    |snowflake_tracker_26           |    52|
|51    |    \generated_snowflakes[22].sf_r  |snowflake_renderer_27          |   143|
|52    |    \generated_snowflakes[23].sf    |snowflake_tracker_28           |    51|
|53    |    \generated_snowflakes[23].sf_r  |snowflake_renderer_29          |   143|
|54    |    \generated_snowflakes[24].sf    |snowflake_tracker_30           |    51|
|55    |    \generated_snowflakes[24].sf_r  |snowflake_renderer_31          |    90|
|56    |    \generated_snowflakes[2].sf     |snowflake_tracker_32           |    55|
|57    |    \generated_snowflakes[2].sf_r   |snowflake_renderer_33          |   143|
|58    |    \generated_snowflakes[3].sf     |snowflake_tracker_34           |    53|
|59    |    \generated_snowflakes[3].sf_r   |snowflake_renderer_35          |   143|
|60    |    \generated_snowflakes[4].sf     |snowflake_tracker_36           |    52|
|61    |    \generated_snowflakes[4].sf_r   |snowflake_renderer_37          |   143|
|62    |    \generated_snowflakes[5].sf     |snowflake_tracker_38           |    52|
|63    |    \generated_snowflakes[5].sf_r   |snowflake_renderer_39          |   143|
|64    |    \generated_snowflakes[6].sf     |snowflake_tracker_40           |    52|
|65    |    \generated_snowflakes[6].sf_r   |snowflake_renderer_41          |   143|
|66    |    \generated_snowflakes[7].sf     |snowflake_tracker_42           |    51|
|67    |    \generated_snowflakes[7].sf_r   |snowflake_renderer_43          |   143|
|68    |    \generated_snowflakes[8].sf     |snowflake_tracker_44           |    52|
|69    |    \generated_snowflakes[8].sf_r   |snowflake_renderer_45          |   143|
|70    |    \generated_snowflakes[9].sf     |snowflake_tracker_46           |    52|
|71    |    \generated_snowflakes[9].sf_r   |snowflake_renderer_47          |   143|
|72    |  timer                             |timer                          |   339|
|73    |  xvga1                             |xvga                           |   144|
+------+------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:55 ; elapsed = 00:05:04 . Memory (MB): peak = 1596.004 ; gain = 928.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:26 ; elapsed = 00:04:55 . Memory (MB): peak = 1596.004 ; gain = 889.457
Synthesis Optimization Complete : Time (s): cpu = 00:04:55 ; elapsed = 00:05:05 . Memory (MB): peak = 1596.004 ; gain = 928.066
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.304 . Memory (MB): peak = 1596.004 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 962 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1596.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
275 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:03 ; elapsed = 00:05:15 . Memory (MB): peak = 1596.004 ; gain = 1234.180
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1596.004 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/MIT/Class/6.111/6.111-Minesweeper/minesweeper_audio/minesweeper_audio.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  9 14:43:10 2019...
