<HTML>
<HEAD><TITLE>Lattice TCL Log</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="pn191026222906"></A><B><U><big>pn191026222906</big></U></B>
#Start recording tcl command: 10/26/2019 21:47:56
#Project Location: E:/GIT/my_projects/FPGA/Verilog/tester_module; Project name: tester_module
prj_project new -name "tester_module" -impl "tester_module" -dev LCMXO2-4000HC-4TG144C -synthesis "synplify"
prj_project save
prj_src add "E:/GIT/my_projects/FPGA/Verilog/tester_module/tester_module.v"
prj_src add "E:/GIT/my_projects/FPGA/Verilog/tester_module/SPI_cont.v"
prj_src add "E:/GIT/my_projects/FPGA/Verilog/tester_module/card_driver.v"
#Stop recording: 10/26/2019 22:29:06



<A name="pn191102230441"></A><B><U><big>pn191102230441</big></U></B>
#Start recording tcl command: 11/2/2019 19:59:56
#Project Location: E:/GIT/my_projects/FPGA/Verilog/tester_module; Project name: tester_module
prj_project open "E:/GIT/my_projects/FPGA/Verilog/tester_module/tester_module.ldf"
#Stop recording: 11/2/2019 23:04:41



<A name="pn191103222802"></A><B><U><big>pn191103222802</big></U></B>
#Start recording tcl command: 11/3/2019 14:13:05
#Project Location: E:/GIT/my_projects/FPGA/Verilog/tester_module; Project name: tester_module
prj_project open "E:/GIT/my_projects/FPGA/Verilog/tester_module/tester_module.ldf"
prj_run Export -impl tester_module -task Jedecgen -forceAll
prj_run Export -impl tester_module -task Jedecgen -forceAll
prj_run Export -impl tester_module -task Jedecgen -forceAll
prj_run Export -impl tester_module -task Jedecgen -forceAll
pgr_project save "E:/GIT/my_projects/FPGA/Verilog/tester_module/tester_module/tester_module.xcf"
prj_src add -exclude "E:/GIT/my_projects/FPGA/Verilog/tester_module/tester_module/tester_module.xcf"
prj_src enable "E:/GIT/my_projects/FPGA/Verilog/tester_module/tester_module/tester_module.xcf"
pgr_program run
pgr_program set -port FTUSB-0
pgr_program run
pgr_program run
pgr_program run
pgr_project close
pgr_project open "E:/GIT/my_projects/FPGA/Verilog/tester_module/tester_module/tester_module.xcf"
pgr_program set -port FTUSB-0
prj_run Export -impl tester_module -task Jedecgen -forceAll
pgr_program run
pgr_program run
pgr_program run
pgr_program run
pgr_program run
pgr_program set -port FTUSB-1
pgr_program run
pgr_program run
pgr_program set -cable USB
pgr_program set -port EzUSB-0
pgr_program set -cable USB2
pgr_program set -port FTUSB-0
pgr_program run
pgr_program run
pgr_project close
prj_run Export -impl tester_module -task Jedecgen -forceAll
pgr_project open "E:/GIT/my_projects/FPGA/Verilog/tester_module/tester_module/tester_module.xcf"
pgr_program set -port FTUSB-0
pgr_program run
pgr_program run
pgr_project close
prj_run Export -impl tester_module -task Jedecgen -forceAll
prj_run Export -impl tester_module -task Jedecgen -forceAll
prj_run Export -impl tester_module -task Jedecgen -forceAll
pgr_project open "E:/GIT/my_projects/FPGA/Verilog/tester_module/tester_module/tester_module.xcf"
pgr_program set -port FTUSB-0
pgr_program run
pgr_program run
pgr_program run
pgr_project close
#Stop recording: 11/3/2019 22:28:02



<A name="pn191108214020"></A><B><U><big>pn191108214020</big></U></B>
#Start recording tcl command: 11/8/2019 21:39:31
#Project Location: E:/GIT/my_projects/FPGA/Verilog/tester_module; Project name: tester_module
prj_project open "E:/GIT/my_projects/FPGA/Verilog/tester_module/tester_module.ldf"
prj_run Export -impl tester_module -task Jedecgen -forceAll
#Stop recording: 11/8/2019 21:40:20



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
