 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : traffic_light
Version: T-2022.03
Date   : Mon Sep 11 03:04:18 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: pass (input port clocked by clk)
  Endpoint: count_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 f
  pass (in)                                0.01       5.51 f
  U53/Y (OAI32X1)                          0.13       5.64 r
  U52/Y (XOR2X1)                           0.20       5.84 r
  U51/Y (OAI221XL)                         0.14       5.98 f
  U50/Y (CLKBUFX3)                         0.25       6.23 f
  U59/Y (OR2X1)                            0.24       6.47 f
  count_reg[0]/D (DFFSX1)                  0.00       6.47 f
  data arrival time                                   6.47

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  count_reg[0]/CK (DFFSX1)                 0.00      10.40 r
  library setup time                      -0.15      10.25
  data required time                                 10.25
  -----------------------------------------------------------
  data required time                                 10.25
  data arrival time                                  -6.47
  -----------------------------------------------------------
  slack (MET)                                         3.78


1
