Mohammad Alizadeh , Adel Javanmard , Shang-Tse Chuang , Sundar Iyer , Yi Lu, Versatile refresh: low complexity refresh scheduling for high-throughput multi-banked eDRAM, Proceedings of the 12th ACM SIGMETRICS/PERFORMANCE joint international conference on Measurement and Modeling of Computer Systems, June 11-15, 2012, London, England, UK[doi>10.1145/2254756.2254787]
ARM. 2012a. Cortex-A15. http://www.arm.com/products/processors/cortex-a/cortex-a15.php.
ARM. 2012b. Cortex-A7. http://www.arm.com/products/processors/cortex-a/cortex-a7.php.
ARM. 2011. ARM big.LITTLE technology. http://www.arm.com/products/processors/technologies/biglittleprocessing.php.
Xiuyuan Bi , Mengjie Mao , Danghui Wang , Hai Li, Unleashing the potential of MLC STT-RAM caches, Proceedings of the International Conference on Computer-Aided Design, November 18-21, 2013, San Jose, California
Mu-Tien Chang , Paul Rosenfeld , Shih-Lien Lu , Bruce Jacob, Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.143-154, February 23-27, 2013[doi>10.1109/HPCA.2013.6522314]
Yiran Chen, Xiaobin Wang, Wenzhong Zhu, Hai Li, Zhenyu Sun, Guangyu Sun, and Yuan Xie. 2010. Access scheme of multi-level cell spin-transfer torque random access memory and its optimization. In Proceedings of the IEEE International Midwest Symposium on Circuits and Systems. 1109--1112.
Yiran Chen , Weng-Fai Wong , Hai Li , Cheng-Kok Koh, Processor caches with multi-level spin-transfer torque ram cells, Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design, August 01-03, 2011, Fukuoka, Japan
Ping Chi , Cong Xu , Tao Zhang , Xiangyu Dong , Yuan Xie, Using multi-level cell STT-RAM for fast and energy-efficient local checkpointing, Proceedings of the 2014 IEEE/ACM International Conference on Computer-Aided Design, November 03-06, 2014, San Jose, California
Suock Chung, K.-M. Rho, S.-D. Kim, H.-J. Suh, D.-J. Kim, H. J. Kim, S. H. Lee, J.-H. Park, H.-M. Hwang, S.-M. Hwang, J.-Y. Lee, Y.-B. Au, J.-U. Yi, Y.-H. Seo, D.-H. Jung, M.-S. Lee, S.-H. Cho, J.-N. Kim, G.-J. Park, J. Gyuan, A. Driskill-Smith, V. Nikitin, A. Ong, X. Tang, Y. Kim, J.-S. Rho, S.-K. Park, S. W. Chung, J. G. Jeong, and S. I. Hong. 2010. Fully integrated 54nm STT-RAM with the smallest bit cell dimension for high density memory application. In Proceedings of the IEEE International Electron Devices Meeting. 12--7.
Xiangyu Dong , Xiaoxia Wu , Guangyu Sun , Yuan Xie , Helen Li , Yiran Chen, Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391610]
Fujitsu. 2012. LOOX. http://solutions.us.fujitsu.com/LOOX/.
Preston Gralla, Motorola Xoom: The Missing Manual, O'Reilly Media, Inc., 2011
Laura M. Grupp , Adrian M. Caulfield , Joel Coburn , Steven Swanson , Eitan Yaakobi , Paul H. Siegel , Jack K. Wolf, Characterizing flash memory: anomalies, observations, and applications, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669118]
M. Hosomi, H. Yamagishi, T. Yamamoto, K. Bessho, Y. Higo, K. Yamane, H. Yamada, M. Shoji, H. Hachino, C. Fukumoto, H. Nagao, and H. Kano. 2005. A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-RAM. In Proceedings of the IEEE International Electron Devices Meeting Technical Digest. 459--462.
HP. 2010. CACTI. http://www.hpl.hp.com/research/cacti/.
HTC. 2014. Desire 820. http://blog.htc.com/2014/09/htc-desire-820/.
Intel. 2013. Atom C2000. http://ark.intel.com/products/71269.
Intel. 2014. Atom Z3795. http://ark.intel.com/products/80267.
Intel. 2015. Core i7-5557U. http://ark.intel.com/products/84993/.
T. Ishigaki, T. Kawahara, R. Takemura, K. Ono, K. Ito, H. Matsuoka, and H. Ohno. 2010. A multi-level-cell spin-transfer torque memory with series-stacked magnetotunnel junctions. In Proceedings of the Symposium on VLSI Technology. 47--48.
Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, Impact of NBTI on SRAM Read Stability and Design for Reliability, Proceedings of the 7th International Symposium on Quality Electronic Design, p.210-218, March 27-29, 2006[doi>10.1109/ISQED.2006.73]
Jianhua Li , Liang Shi , Qingan Li , Chun Jason Xue , Yiran Chen , Yinlong Xu , Wei Wang, Low-energy volatile STT-RAM cache design using cache-coherence-enabled adaptive refresh, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.19 n.1, p.1-23, December 2013[doi>10.1145/2534393]
Xiaohua Lou, Zheng Gao, Dimitar V. Dimitrov, and Michael X. Tang. 2008. Demonstration of multilevel cell spin transfer switching in MgO magnetic tunnel junctions. Appl. Phys. Lett. 93, 24 (2008), 242502--242503.
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
MediaTek. 2013. MT5692. http://event.mediatek.com/_en_octacore/.
nVIDIA. 2012. Tegra 2. http://www.nvidia.com/object/tegra-superchip.html.
nVIDIA. 2013. Tegra 4. http://www.nvidia.com/object/tegra-4-processor.html.
Qualcomm. 2013. Snapdragon 615. https://www.qualcomm.com/products/snapdragon/processors/615.
R. Sbiaa, R. Law, S. Y. H. Lua, E. L. Tan, T. Tahmasebi, C. C. Wang, and S. N. Piramanayagam. 2011. Spin transfer torque switching for multi-bit per cell magnetic memory with perpendicular anisotropy. Appl. Phys. Lett. 99, 9 (2011).
Mrigank Sharad , Rangharajan Venkatesan , Anand Raghunathan , Kaushik Roy, Multi-level magnetic RAM using domain wall shift for energy-efficient, high-density caches, Proceedings of the 2013 International Symposium on Low Power Electronics and Design, September 04-06, 2013, Beijing, China
Clinton W. Smullen , Vidyabhushan Mohan , Anurag Nigam , Sudhanva Gurumurthi , Mircea R. Stan, Relaxing non-volatility for fast and energy-efficient STT-RAM caches, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.50-61, February 12-16, 2011
Guangyu Sun , Huazhong Yang , Yuan Xie, Performance/Thermal-Aware Design of 3D-Stacked L2 Caches for CMPs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.17 n.2, p.1-20, April 2012[doi>10.1145/2159542.2159545]
Guangyu Sun, Xiangyu Dong, Yuan Xie, Jian Li, and Yiran Chen. 2009. A novel architecture of the 3D stacked MRAM L2 cache for CMPs. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture. 239--249.
Zhenyu Sun , Wenqing Wu , Hai (Helen) Li, Cross-layer racetrack memory design for ultra high density and low power consumption, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas[doi>10.1145/2463209.2488799]
Dean M. Tullsen , Jeffery A. Brown, Handling long-latency loads in a simultaneous multithreading processor, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Jue Wang , Xiangyu Dong , Yuan Xie , Norman P. Jouppi, i2WAP: Improving non-volatile cache lifetime by reducing inter- and intra-set write variations, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.234-245, February 23-27, 2013[doi>10.1109/HPCA.2013.6522322]
Xiaoxia Wu , Jian Li , Lixin Zhang , Evan Speight , Ram Rajamony , Yuan Xie, Hybrid cache architecture with disparate memory technologies, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555761]
Wei Xu , Yiran Chen , Xiaobin Wang , Tong Zhang, Improving STT MRAM storage density through smaller-than-worst-case transistor sizing, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629936]
Bo Zhao , Jun Yang , Youtao Zhang , Yiran Chen , Hai Li, Common-source-line array: An area efficient memory architecture for bipolar nonvolatile devices, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.18 n.4, October 2013[doi>10.1145/2500459]
Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, Energy reduction for STT-RAM using early write termination, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687448]
