
*** Running vivado
    with args -log Top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: link_design -top Top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 477 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/it/Desktop/Tasks.srcs/constrs_1/imports/project_subdirectory/pin-assignment.xdc]
Finished Parsing XDC File [/home/it/Desktop/Tasks.srcs/constrs_1/imports/project_subdirectory/pin-assignment.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1786.539 ; gain = 0.000 ; free physical = 20303 ; free virtual = 33458
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 300 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 300 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1903.102 ; gain = 116.562 ; free physical = 20286 ; free virtual = 33441

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19c6eefa2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2329.961 ; gain = 426.859 ; free physical = 19931 ; free virtual = 33086

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19c6eefa2

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2445.898 ; gain = 0.000 ; free physical = 19824 ; free virtual = 32979
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16755765a

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2445.898 ; gain = 0.000 ; free physical = 19824 ; free virtual = 32979
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ca638239

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2445.898 ; gain = 0.000 ; free physical = 19824 ; free virtual = 32979
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1ca638239

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2445.898 ; gain = 0.000 ; free physical = 19824 ; free virtual = 32979
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1ca638239

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2445.898 ; gain = 0.000 ; free physical = 19824 ; free virtual = 32979
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ca638239

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2445.898 ; gain = 0.000 ; free physical = 19824 ; free virtual = 32979
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2445.898 ; gain = 0.000 ; free physical = 19824 ; free virtual = 32979
Ending Logic Optimization Task | Checksum: 14b2359ec

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2445.898 ; gain = 0.000 ; free physical = 19824 ; free virtual = 32979

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14b2359ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2445.898 ; gain = 0.000 ; free physical = 19824 ; free virtual = 32979

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14b2359ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2445.898 ; gain = 0.000 ; free physical = 19824 ; free virtual = 32979

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2445.898 ; gain = 0.000 ; free physical = 19824 ; free virtual = 32979
Ending Netlist Obfuscation Task | Checksum: 14b2359ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2445.898 ; gain = 0.000 ; free physical = 19824 ; free virtual = 32979
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2445.898 ; gain = 659.359 ; free physical = 19824 ; free virtual = 32979
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2445.898 ; gain = 0.000 ; free physical = 19824 ; free virtual = 32979
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2477.914 ; gain = 0.000 ; free physical = 19822 ; free virtual = 32978
INFO: [Common 17-1381] The checkpoint '/home/it/Desktop/sv_projects/VGA/project_1/project_1.runs/impl_1/Top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_drc_opted.rpt -pb Top_drc_opted.pb -rpx Top_drc_opted.rpx
Command: report_drc -file Top_drc_opted.rpt -pb Top_drc_opted.pb -rpx Top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/it/Xilinx/Vivado/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/it/Desktop/sv_projects/VGA/project_1/project_1.runs/impl_1/Top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19794 ; free virtual = 32950
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c9bbd299

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19794 ; free virtual = 32950
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19794 ; free virtual = 32950

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12e82d00e

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19795 ; free virtual = 32951

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 131dfef68

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19781 ; free virtual = 32937

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 131dfef68

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19781 ; free virtual = 32937
Phase 1 Placer Initialization | Checksum: 131dfef68

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19781 ; free virtual = 32937

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16289113f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19793 ; free virtual = 32949

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1022] Very high fanout net 'v1/c1/q_reg[0]_0' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1507 to 308 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'v1/c1/q_reg[1]_0' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1506 to 307 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'v1/c1/q_reg[2]_0' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1505 to 306 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'v1/c1/q_reg[3]_0' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1504 to 305 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'v1/c1/q_reg[4]_0' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1503 to 304 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19868 ; free virtual = 33024

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 219b72ea1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19868 ; free virtual = 33024
Phase 2.2 Global Placement Core | Checksum: 1d81024b1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19867 ; free virtual = 33023
Phase 2 Global Placement | Checksum: 1d81024b1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19867 ; free virtual = 33023

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b4c4c554

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19866 ; free virtual = 33022

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 143132253

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19863 ; free virtual = 33019

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 194faeaa4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19863 ; free virtual = 33019

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15a086073

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19863 ; free virtual = 33019

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 11b065349

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19856 ; free virtual = 33012

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ca37759a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19856 ; free virtual = 33012

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18d290149

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19856 ; free virtual = 33012
Phase 3 Detail Placement | Checksum: 18d290149

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19856 ; free virtual = 33012

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 101c6a408

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 101c6a408

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19854 ; free virtual = 33010
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.568. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19859a67d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19854 ; free virtual = 33010
Phase 4.1 Post Commit Optimization | Checksum: 19859a67d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19854 ; free virtual = 33010

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19859a67d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19854 ; free virtual = 33010

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19859a67d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19854 ; free virtual = 33010

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19854 ; free virtual = 33010
Phase 4.4 Final Placement Cleanup | Checksum: 23b9b3419

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19854 ; free virtual = 33010
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23b9b3419

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19854 ; free virtual = 33010
Ending Placer Task | Checksum: 15f9c769b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19854 ; free virtual = 33010
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19860 ; free virtual = 33016
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19854 ; free virtual = 33013
INFO: [Common 17-1381] The checkpoint '/home/it/Desktop/sv_projects/VGA/project_1/project_1.runs/impl_1/Top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19853 ; free virtual = 33010
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_placed.rpt -pb Top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2577.766 ; gain = 0.000 ; free physical = 19844 ; free virtual = 33001
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 74c79949 ConstDB: 0 ShapeSum: ead4dd52 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9c0abaf5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2627.023 ; gain = 0.000 ; free physical = 19720 ; free virtual = 32878
Post Restoration Checksum: NetGraph: 2cf3a95f NumContArr: 6f171196 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9c0abaf5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2645.680 ; gain = 18.656 ; free physical = 19689 ; free virtual = 32847

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9c0abaf5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2677.680 ; gain = 50.656 ; free physical = 19658 ; free virtual = 32815

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9c0abaf5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2677.680 ; gain = 50.656 ; free physical = 19658 ; free virtual = 32815
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: dcf7580a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2698.945 ; gain = 71.922 ; free physical = 19633 ; free virtual = 32790
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.747  | TNS=0.000  | WHS=-0.185 | THS=-29.287|

Phase 2 Router Initialization | Checksum: 111a94354

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2698.945 ; gain = 71.922 ; free physical = 19630 ; free virtual = 32787

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.70436e-05 %
  Global Horizontal Routing Utilization  = 0.000284172 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1549
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1546
  Number of Partially Routed Nets     = 3
  Number of Node Overlaps             = 1


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e210e401

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2701.945 ; gain = 74.922 ; free physical = 19627 ; free virtual = 32784

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 278
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.783  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1751b0ae3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2701.945 ; gain = 74.922 ; free physical = 19627 ; free virtual = 32785
Phase 4 Rip-up And Reroute | Checksum: 1751b0ae3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2701.945 ; gain = 74.922 ; free physical = 19627 ; free virtual = 32785

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18bd17975

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2701.945 ; gain = 74.922 ; free physical = 19627 ; free virtual = 32785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.790  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 18bd17975

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2701.945 ; gain = 74.922 ; free physical = 19627 ; free virtual = 32785

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18bd17975

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2701.945 ; gain = 74.922 ; free physical = 19627 ; free virtual = 32785
Phase 5 Delay and Skew Optimization | Checksum: 18bd17975

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2701.945 ; gain = 74.922 ; free physical = 19627 ; free virtual = 32785

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: debfe90d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2701.945 ; gain = 74.922 ; free physical = 19627 ; free virtual = 32785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.790  | TNS=0.000  | WHS=0.067  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a26e41ec

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2701.945 ; gain = 74.922 ; free physical = 19627 ; free virtual = 32785
Phase 6 Post Hold Fix | Checksum: 1a26e41ec

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2701.945 ; gain = 74.922 ; free physical = 19627 ; free virtual = 32785

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.617705 %
  Global Horizontal Routing Utilization  = 0.839088 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f1b735f1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2701.945 ; gain = 74.922 ; free physical = 19627 ; free virtual = 32785

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f1b735f1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2701.945 ; gain = 74.922 ; free physical = 19627 ; free virtual = 32785

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c0520bc6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2701.945 ; gain = 74.922 ; free physical = 19627 ; free virtual = 32785

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.790  | TNS=0.000  | WHS=0.067  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1c0520bc6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2701.945 ; gain = 74.922 ; free physical = 19630 ; free virtual = 32788
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2701.945 ; gain = 74.922 ; free physical = 19665 ; free virtual = 32823

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2701.945 ; gain = 124.180 ; free physical = 19665 ; free virtual = 32823
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2701.945 ; gain = 0.000 ; free physical = 19665 ; free virtual = 32823
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2701.945 ; gain = 0.000 ; free physical = 19651 ; free virtual = 32813
INFO: [Common 17-1381] The checkpoint '/home/it/Desktop/sv_projects/VGA/project_1/project_1.runs/impl_1/Top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_drc_routed.rpt -pb Top_drc_routed.pb -rpx Top_drc_routed.rpx
Command: report_drc -file Top_drc_routed.rpt -pb Top_drc_routed.pb -rpx Top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/it/Desktop/sv_projects/VGA/project_1/project_1.runs/impl_1/Top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
Command: report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/it/Desktop/sv_projects/VGA/project_1/project_1.runs/impl_1/Top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
Command: report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
88 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Top_route_status.rpt -pb Top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Top_bus_skew_routed.rpt -pb Top_bus_skew_routed.pb -rpx Top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force Top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3067.695 ; gain = 209.270 ; free physical = 19532 ; free virtual = 32696
INFO: [Common 17-206] Exiting Vivado at Thu Dec  5 15:26:28 2024...
