// Seed: 3927371741
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input wire id_2
);
  assign id_4 = 1;
  always begin : LABEL_0
    wait (id_0);
  end
  module_0 modCall_1 ();
endmodule
module module_2 ();
  module_0 modCall_1 ();
endmodule
module module_3 (
    input  wor   id_0,
    input  tri0  id_1,
    output tri   id_2,
    output tri   id_3,
    input  tri   id_4,
    input  uwire id_5,
    input  tri1  id_6,
    input  wor   id_7,
    output tri1  id_8
    , id_10
);
  assign id_10 = 1'b0;
  xor primCall (id_2, id_4, id_5, id_6, id_7);
  module_0 modCall_1 ();
endmodule
