
==============================================================
    Jasper Verification Results
==============================================================
    2022.09p001 64 bits for Linux64 3.10.0-1062.1.2.el7.x86_64
    Host Name: icpc
    User Name: master
    Printed on: Tuesday, Mar 4, 2025 01:33:20 PM CST
    Working Directory: /home/master/RAG-aided-Assertion-Generation/Evaluation/Dataset/APB_FSM_Controller


==============================================================
SUMMARY
==============================================================
    Total Tasks           : 1
    Total Properties      : 83
          assumptions     : 0                   
           - approved     : 0                   
           - temporary    : 0                   
          assertions      : 33                  
           - proven       : 25                  ( 75.8% )
           - marked_proven: 0                   ( 0.0% )
           - cex          : 8                   ( 24.2% )
           - ar_cex       : 0                   ( 0.0% )
           - undetermined : 0                   ( 0.0% )
           - unprocessed  : 0                   ( 0.0% )
           - error        : 0                   ( 0.0% )
          covers          : 50                  
           - unreachable  : 0                   ( 0.0% )
           - covered      : 50                  ( 100.0% )
           - ar_covered   : 0                   ( 0.0% )
           - undetermined : 0                   ( 0.0% )
           - unprocessed  : 0                   ( 0.0% )
           - error        : 0                   ( 0.0% )

==============================================================
RESULTS
==============================================================

--------------------------------------------------------------------------------------------------------
       Name                                            |    Result    |  Engine  |  Bound  |  Time    
--------------------------------------------------------------------------------------------------------

---[ <embedded> ]---------------------------------------------------------------------------------------
[1]   APB_FSM_Controller._assert_1                          proven          N      Infinite    0.000 s      
[2]   APB_FSM_Controller._assert_2                          proven          Hp     Infinite    0.003 s      
[3]   APB_FSM_Controller._assert_2:precondition1            covered         PRE           1    0.000 s      
[4]   APB_FSM_Controller._assert_3                          proven          Hp     Infinite    0.003 s      
[5]   APB_FSM_Controller._assert_3:precondition1            covered         Hp            1    0.008 s      
[6]   APB_FSM_Controller._assert_4                          proven          Hp     Infinite    0.004 s      
[7]   APB_FSM_Controller._assert_4:precondition1            covered         PRE           1    0.000 s      
[8]   APB_FSM_Controller._assert_5                          proven          Hp     Infinite    0.004 s      
[9]   APB_FSM_Controller._assert_5:precondition1            covered         N             2    0.000 s      
[10]  APB_FSM_Controller._assert_6                          proven          Hp     Infinite    0.004 s      
[11]  APB_FSM_Controller._assert_6:precondition1            covered         N             2    0.000 s      
[12]  APB_FSM_Controller._assert_7                          proven          Hp     Infinite    0.004 s      
[13]  APB_FSM_Controller._assert_7:precondition1            covered         Hp            2    0.011 s      
[14]  APB_FSM_Controller._assert_8                          proven          Hp     Infinite    0.004 s      
[15]  APB_FSM_Controller._assert_8:precondition1            covered         N             3    0.000 s      
[16]  APB_FSM_Controller._assert_9                          proven          Hp     Infinite    0.004 s      
[17]  APB_FSM_Controller._assert_9:precondition1            covered         Hp            3    0.014 s      
[18]  APB_FSM_Controller._assert_10                         proven          Hp     Infinite    0.005 s      
[19]  APB_FSM_Controller._assert_10:precondition1           covered         Hp            3    0.014 s      
[20]  APB_FSM_Controller._assert_11                         proven          Hp     Infinite    0.005 s      
[21]  APB_FSM_Controller._assert_11:precondition1           covered         Hp            3    0.014 s      
[22]  APB_FSM_Controller._assert_12                         proven          Hp     Infinite    0.005 s      
[23]  APB_FSM_Controller._assert_12:precondition1           covered         Hp            3    0.015 s      
[24]  APB_FSM_Controller._assert_13                         proven          Hp     Infinite    0.006 s      
[25]  APB_FSM_Controller._assert_13:precondition1           covered         Hp            3    0.016 s      
[26]  APB_FSM_Controller._assert_14                         proven          Hp     Infinite    0.006 s      
[27]  APB_FSM_Controller._assert_14:precondition1           covered         Hp            4    0.016 s      
[28]  APB_FSM_Controller._assert_15                         proven          Hp     Infinite    0.006 s      
[29]  APB_FSM_Controller._assert_15:precondition1           covered         Hp            4    0.029 s      
[30]  APB_FSM_Controller._assert_16                         proven          Hp     Infinite    0.006 s      
[31]  APB_FSM_Controller._assert_16:precondition1           covered         Hp            4    0.030 s      
[32]  APB_FSM_Controller._assert_17                         proven          Hp     Infinite    0.007 s      
[33]  APB_FSM_Controller._assert_17:precondition1           covered         Hp            4    0.031 s      
[34]  APB_FSM_Controller._assert_18                         proven          Hp     Infinite    0.007 s      
[35]  APB_FSM_Controller._assert_18:precondition1           covered         Hp            4    0.032 s      
[36]  APB_FSM_Controller._assert_19                         proven          Hp     Infinite    0.007 s      
[37]  APB_FSM_Controller._assert_19:precondition1           covered         Hp            4    0.033 s      
[38]  APB_FSM_Controller._assert_20                         cex             Hp            5    0.036 s      
[39]  APB_FSM_Controller._assert_20:precondition1           covered         N             2    0.000 s      
[40]  APB_FSM_Controller._assert_21                         cex             Hp            5    0.037 s      
[41]  APB_FSM_Controller._assert_21:precondition1           covered         PRE           1    0.000 s      
[42]  APB_FSM_Controller._assert_21:precondition2           covered         N             3    0.000 s      
[43]  APB_FSM_Controller._assert_21:precondition3           covered         N             2    0.000 s      
[44]  APB_FSM_Controller._assert_22                         proven          Hp     Infinite    0.003 s      
[45]  APB_FSM_Controller._assert_22:precondition1           covered         PRE           1    0.000 s      
[46]  APB_FSM_Controller._assert_23                         proven          PRE    Infinite    0.000 s      
[47]  APB_FSM_Controller._assert_23:precondition1           covered         PRE           1    0.000 s      
[48]  APB_FSM_Controller._assert_23:precondition2           covered         PRE           1    0.000 s      
[49]  APB_FSM_Controller._assert_23:precondition3           covered         PRE           1    0.000 s      
[50]  APB_FSM_Controller._assert_23:precondition4           covered         PRE           1    0.000 s      
[51]  APB_FSM_Controller._assert_24                         proven          Hp     Infinite    0.003 s      
[52]  APB_FSM_Controller._assert_24:precondition1           covered         Hp            1    0.008 s      
[53]  APB_FSM_Controller._assert_25                         proven          PRE    Infinite    0.000 s      
[54]  APB_FSM_Controller._assert_25:precondition1           covered         PRE           1    0.000 s      
[55]  APB_FSM_Controller._assert_25:precondition2           covered         Hp            1    0.008 s      
[56]  APB_FSM_Controller._assert_25:precondition3           covered         PRE           1    0.000 s      
[57]  APB_FSM_Controller._assert_25:precondition4           covered         Hp            1    0.008 s      
[58]  APB_FSM_Controller._assert_26                         cex             PRE           1    0.000 s      
[59]  APB_FSM_Controller._assert_27                         cex             PRE           1    0.000 s      
[60]  APB_FSM_Controller._assert_27:precondition1           covered         PRE           1    0.000 s      
[61]  APB_FSM_Controller._assert_27:precondition2           covered         N             2    0.000 s      
[62]  APB_FSM_Controller._assert_27:precondition3           covered         PRE           1    0.000 s      
[63]  APB_FSM_Controller._assert_28                         cex             PRE           1    0.000 s      
[64]  APB_FSM_Controller._assert_28:precondition1           covered         PRE           1    0.000 s      
[65]  APB_FSM_Controller._assert_29                         cex             PRE           1    0.000 s      
[66]  APB_FSM_Controller._assert_29:precondition1           covered         PRE           1    0.000 s      
[67]  APB_FSM_Controller._assert_29:precondition2           covered         N             3    0.000 s      
[68]  APB_FSM_Controller._assert_29:precondition3           covered         PRE           1    0.000 s      
[69]  APB_FSM_Controller._assert_29:precondition4           covered         PRE           1    0.000 s      
[70]  APB_FSM_Controller._assert_30                         cex             Hp            5    0.038 s      
[71]  APB_FSM_Controller._assert_30:precondition1           covered         Hp            4    0.016 s      
[72]  APB_FSM_Controller._assert_31                         cex             Hp            5    0.038 s      
[73]  APB_FSM_Controller._assert_31:precondition1           covered         PRE           1    0.000 s      
[74]  APB_FSM_Controller._assert_31:precondition2           covered         Hp            4    0.016 s      
[75]  APB_FSM_Controller._assert_31:precondition3           covered         PRE           1    0.000 s      
[76]  APB_FSM_Controller._assert_31:precondition4           covered         Hp            4    0.016 s      
[77]  APB_FSM_Controller._assert_32                         proven          Hp     Infinite    0.007 s      
[78]  APB_FSM_Controller._assert_32:precondition1           covered         Hp            4    0.033 s      
[79]  APB_FSM_Controller._assert_33                         proven          PRE    Infinite    0.000 s      
[80]  APB_FSM_Controller._assert_33:precondition1           covered         PRE           1    0.000 s      
[81]  APB_FSM_Controller._assert_33:precondition2           covered         Hp            4    0.033 s      
[82]  APB_FSM_Controller._assert_33:precondition3           covered         PRE           1    0.000 s      
[83]  APB_FSM_Controller._assert_33:precondition4           covered         Hp            4    0.033 s      
