HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis||null||@N: Running in 64-bit mode||four_bit_adder.srr(11);liberoaction://cross_probe/hdl/file/'C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.srr'/linenumber/11||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||four_bit_adder.srr(15);liberoaction://cross_probe/hdl/file/'C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.srr'/linenumber/15||null;null
Implementation;Synthesis|| CD720 ||@N: Setting time resolution to ps||four_bit_adder.srr(18);liberoaction://cross_probe/hdl/file/'C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.srr'/linenumber/18||std.vhd(146);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\std.vhd'/linenumber/146
Implementation;Synthesis||null||@N: Top entity is set to four_bit_adder.||four_bit_adder.srr(19);liberoaction://cross_probe/hdl/file/'C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.srr'/linenumber/19||four_bit_adder.vhd(22);liberoaction://cross_probe/hdl/file/'C:\MarianoF\vhdl_projects\four_bit_adder\hdl\four_bit_adder.vhd'/linenumber/22
Implementation;Synthesis|| CD231 ||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||four_bit_adder.srr(23);liberoaction://cross_probe/hdl/file/'C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.srr'/linenumber/23||std1164.vhd(890);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/890
Implementation;Synthesis|| CD630 ||@N: Synthesizing work.four_bit_adder.behavioral.||four_bit_adder.srr(24);liberoaction://cross_probe/hdl/file/'C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.srr'/linenumber/24||four_bit_adder.vhd(22);liberoaction://cross_probe/hdl/file/'C:\MarianoF\vhdl_projects\four_bit_adder\hdl\four_bit_adder.vhd'/linenumber/22
Implementation;Synthesis||null||@N: Running in 64-bit mode||four_bit_adder.srr(36);liberoaction://cross_probe/hdl/file/'C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.srr'/linenumber/36||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||four_bit_adder.srr(58);liberoaction://cross_probe/hdl/file/'C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.srr'/linenumber/58||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||four_bit_adder.srr(82);liberoaction://cross_probe/hdl/file/'C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.srr'/linenumber/82||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||four_bit_adder.srr(83);liberoaction://cross_probe/hdl/file/'C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.srr'/linenumber/83||null;null
Implementation;Synthesis|| BN225 ||@N: Writing default property annotation file C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.sap.||four_bit_adder.srr(104);liberoaction://cross_probe/hdl/file/'C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.srr'/linenumber/104||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||four_bit_adder.srr(131);liberoaction://cross_probe/hdl/file/'C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.srr'/linenumber/131||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||four_bit_adder.srr(132);liberoaction://cross_probe/hdl/file/'C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.srr'/linenumber/132||null;null
Implementation;Synthesis|| MF176 ||@N: Default generator successful ||four_bit_adder.srr(150);liberoaction://cross_probe/hdl/file/'C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.srr'/linenumber/150||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||four_bit_adder.srr(238);liberoaction://cross_probe/hdl/file/'C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.srr'/linenumber/238||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||four_bit_adder.srr(240);liberoaction://cross_probe/hdl/file/'C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.srr'/linenumber/240||null;null
Implementation;Synthesis|| CD297 ||@E:Width mismatch, location has width 5, value 4||four_bit_adder.srr(26);liberoaction://cross_probe/hdl/file/'C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.srr'/linenumber/26||four_bit_adder.vhd(34);liberoaction://cross_probe/hdl/file/'C:\MarianoF\vhdl_projects\four_bit_adder\hdl\four_bit_adder.vhd'/linenumber/34
Implementation;Synthesis|| CD126 ||@E:Expecting identifier||four_bit_adder.srr(22);liberoaction://cross_probe/hdl/file/'C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.srr'/linenumber/22||four_bit_adder.vhd(25);liberoaction://cross_probe/hdl/file/'C:\MarianoF\vhdl_projects\four_bit_adder\hdl\four_bit_adder.vhd'/linenumber/25
Implementation;Synthesis|| CD213 ||@E:Undefined identifier||four_bit_adder.srr(23);liberoaction://cross_probe/hdl/file/'C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.srr'/linenumber/23||four_bit_adder.vhd(37);liberoaction://cross_probe/hdl/file/'C:\MarianoF\vhdl_projects\four_bit_adder\hdl\four_bit_adder.vhd'/linenumber/37
Implementation;Synthesis|| CD722 ||@E:Generic g_n has not been given a value||four_bit_adder.srr(25);liberoaction://cross_probe/hdl/file/'C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.srr'/linenumber/25||four_bit_adder.vhd(24);liberoaction://cross_probe/hdl/file/'C:\MarianoF\vhdl_projects\four_bit_adder\hdl\four_bit_adder.vhd'/linenumber/24
Implementation;Synthesis;RootName:four_bit_adder
Implementation;Synthesis|| CD297 ||@E:Width mismatch, location has width 2, value 1||four_bit_adder.srr(25);liberoaction://cross_probe/hdl/file/'C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.srr'/linenumber/25||four_bit_adder.vhd(37);liberoaction://cross_probe/hdl/file/'C:\MarianoF\vhdl_projects\four_bit_adder\hdl\four_bit_adder.vhd'/linenumber/37
