# Compile of i2c_master_bit_ctrl.v failed with 37 errors.
# Compile of i2c_slave_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# Compile of tb_i2c_master_bit_ctrl.v failed with 23 errors.
# 5 compiles, 2 failed with 60 errors.
# Compile of i2c_master_bit_ctrl.v failed with 22 errors.
# Compile of i2c_slave_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# Compile of tb_i2c_master_bit_ctrl.v was successful.
# Compile of i2c_master_defines.v was successful.
# 6 compiles, 1 failed with 22 errors.
# Compile of i2c_master_bit_ctrl.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# Compile of tb_i2c_master_bit_ctrl.v was successful.
# Compile of i2c_master_defines.v was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.tb_i2c_master_bit_ctrl
# vsim -gui work.tb_i2c_master_bit_ctrl 
# Start time: 11:02:12 on Apr 02,2024
# Loading work.tb_i2c_master_bit_ctrl
# Loading work.i2c_master_bit_ctrl
# Loading work.sys_model
# ** Error: (vsim-3033) Instantiation of 'i2c_bit_timer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_bit_ctrl File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_3/tb/tb_i2c_master_bit_ctrl.v Line: 84
#         Searched libraries:
#             C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_3/sim/work
# Error loading design
# End time: 11:02:13 on Apr 02,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 10
restart -f
# No Design Loaded!
vsim -gui work.tb_i2c_master_bit_ctrl
# vsim -gui work.tb_i2c_master_bit_ctrl 
# Start time: 11:03:19 on Apr 02,2024
# Loading work.tb_i2c_master_bit_ctrl
# Loading work.i2c_master_bit_ctrl
# Loading work.sys_model
# ** Error: (vsim-3033) Instantiation of 'i2c_bit_timer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_bit_ctrl File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_3/tb/tb_i2c_master_bit_ctrl.v Line: 84
#         Searched libraries:
#             C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_3/sim/work
# Error loading design
# End time: 11:03:20 on Apr 02,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# Compile of i2c_master_bit_ctrl.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# Compile of tb_i2c_master_bit_ctrl.v was successful.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_bit_timer.v was successful.
# Compile of i2c_master_regs.v was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.tb_i2c_master_bit_ctrl
# vsim -gui work.tb_i2c_master_bit_ctrl 
# Start time: 11:03:59 on Apr 02,2024
# Loading work.tb_i2c_master_bit_ctrl
# Loading work.i2c_master_bit_ctrl
# Loading work.sys_model
# Loading work.i2c_bit_timer
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/tb_i2c_master_bit_ctrl/SIZE \
sim:/tb_i2c_master_bit_ctrl/CLK_HALFPERIOD \
sim:/tb_i2c_master_bit_ctrl/clk \
sim:/tb_i2c_master_bit_ctrl/rst_n \
sim:/tb_i2c_master_bit_ctrl/i2c_en \
sim:/tb_i2c_master_bit_ctrl/timerOut \
sim:/tb_i2c_master_bit_ctrl/timerStart \
sim:/tb_i2c_master_bit_ctrl/timerStop \
sim:/tb_i2c_master_bit_ctrl/bit_cmd \
sim:/tb_i2c_master_bit_ctrl/bit_txd \
sim:/tb_i2c_master_bit_ctrl/bit_ack \
sim:/tb_i2c_master_bit_ctrl/bit_rxd \
sim:/tb_i2c_master_bit_ctrl/i2c_busy \
sim:/tb_i2c_master_bit_ctrl/i2c_al \
sim:/tb_i2c_master_bit_ctrl/scl \
sim:/tb_i2c_master_bit_ctrl/sclPadOut \
sim:/tb_i2c_master_bit_ctrl/sclPadEn \
sim:/tb_i2c_master_bit_ctrl/sda \
sim:/tb_i2c_master_bit_ctrl/sdaPadOut \
sim:/tb_i2c_master_bit_ctrl/sdaPadEn \
sim:/tb_i2c_master_bit_ctrl/prescale
run -all
# [Info-    0.00 ns] Test: Start signal generation
# [Info- 1345.00 ns] Test: Stop signal generation
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# [Info-    0.00 ns] Test: Start signal generation
# [Info- 1345.00 ns] Test: Stop signal generation
restart -f
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# [Info-    0.00 ns] Test: Start signal generation
# [Info- 1345.00 ns] Test: Stop signal generation
# Compile of i2c_master_bit_ctrl.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# Compile of tb_i2c_master_bit_ctrl.v was successful.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_bit_timer.v was successful.
# Compile of i2c_master_regs.v was successful.
# 8 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_bit_ctrl
# Loading work.i2c_master_bit_ctrl
# Loading work.sys_model
# Loading work.i2c_bit_timer
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# [Info-    0.00 ns] Test: Start signal generation
# [Info- 1345.00 ns] Test: Stop signal generation
restart -f
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# [Info-    0.00 ns] Test: Start signal generation
# [Info- 1345.00 ns] Test: Stop signal generation
# Compile of i2c_master_bit_ctrl.v failed with 2 errors.
# Compile of i2c_slave_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# Compile of tb_i2c_master_bit_ctrl.v was successful.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_bit_timer.v was successful.
# Compile of i2c_master_regs.v was successful.
# 8 compiles, 1 failed with 2 errors.
# Compile of i2c_master_bit_ctrl.v failed with 2 errors.
# Compile of i2c_slave_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# Compile of tb_i2c_master_bit_ctrl.v was successful.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_bit_timer.v was successful.
# Compile of i2c_master_regs.v was successful.
# 8 compiles, 1 failed with 2 errors.
add wave -position insertpoint  \
sim:/tb_i2c_master_bit_ctrl/u_dut/state
add wave -position insertpoint  \
sim:/tb_i2c_master_bit_ctrl/u_dut/Rst_n \
sim:/tb_i2c_master_bit_ctrl/u_dut/Enable \
sim:/tb_i2c_master_bit_ctrl/u_dut/TimerOut \
sim:/tb_i2c_master_bit_ctrl/u_dut/TimerStart \
sim:/tb_i2c_master_bit_ctrl/u_dut/TimerStop \
sim:/tb_i2c_master_bit_ctrl/u_dut/Cmd \
sim:/tb_i2c_master_bit_ctrl/u_dut/Ack \
sim:/tb_i2c_master_bit_ctrl/u_dut/Txd \
sim:/tb_i2c_master_bit_ctrl/u_dut/Rxd \
sim:/tb_i2c_master_bit_ctrl/u_dut/I2C_busy \
sim:/tb_i2c_master_bit_ctrl/u_dut/I2C_al \
sim:/tb_i2c_master_bit_ctrl/u_dut/Scl_i \
sim:/tb_i2c_master_bit_ctrl/u_dut/Scl_o \
sim:/tb_i2c_master_bit_ctrl/u_dut/Scl_oen \
sim:/tb_i2c_master_bit_ctrl/u_dut/Sda_i \
sim:/tb_i2c_master_bit_ctrl/u_dut/Sda_o \
sim:/tb_i2c_master_bit_ctrl/u_dut/Sda_oen \
sim:/tb_i2c_master_bit_ctrl/u_dut/sSCL \
sim:/tb_i2c_master_bit_ctrl/u_dut/sSDA \
sim:/tb_i2c_master_bit_ctrl/u_dut/dSCL \
sim:/tb_i2c_master_bit_ctrl/u_dut/dSDA \
sim:/tb_i2c_master_bit_ctrl/u_dut/dScl_oen \
sim:/tb_i2c_master_bit_ctrl/u_dut/sda_chk \
sim:/tb_i2c_master_bit_ctrl/u_dut/slave_wait \
sim:/tb_i2c_master_bit_ctrl/u_dut/sta_condition \
sim:/tb_i2c_master_bit_ctrl/u_dut/sto_condition \
sim:/tb_i2c_master_bit_ctrl/u_dut/cmd_stop \
sim:/tb_i2c_master_bit_ctrl/u_dut/state \
sim:/tb_i2c_master_bit_ctrl/u_dut/next \
sim:/tb_i2c_master_bit_ctrl/u_dut/scl_sync \
sim:/tb_i2c_master_bit_ctrl/u_dut/clk_en
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_bit_ctrl
# Loading work.sys_model
# Loading work.i2c_bit_timer
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# [Info-    0.00 ns] Test: Start signal generation
# [Info- 1345.00 ns] Test: Stop signal generation
# Compile of i2c_master_bit_ctrl.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# Compile of tb_i2c_master_bit_ctrl.v was successful.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_bit_timer.v was successful.
# Compile of i2c_master_regs.v was successful.
# 8 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_bit_ctrl
# Loading work.i2c_master_bit_ctrl
# Loading work.sys_model
# Loading work.i2c_bit_timer
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# [Info-    0.00 ns] Test: Start signal generation
# [Info- 1345.00 ns] Test: Stop signal generation
# [Info- 2275.00 ns] Test: Write bit
# Compile of i2c_master_bit_ctrl.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# Compile of tb_i2c_master_bit_ctrl.v was successful.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_bit_timer.v was successful.
# Compile of i2c_master_regs.v was successful.
# 8 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_bit_ctrl
# Loading work.i2c_master_bit_ctrl
# Loading work.sys_model
# Loading work.i2c_bit_timer
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# [Info-    0.00 ns] Test: Start signal generation
# [Info- 1345.00 ns] Test: Stop signal generation
# [Info- 2275.00 ns] Test: Write bit
# Compile of i2c_master_bit_ctrl.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# Compile of tb_i2c_master_bit_ctrl.v was successful.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_bit_timer.v was successful.
# Compile of i2c_master_regs.v was successful.
# 8 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_bit_ctrl
# Loading work.i2c_master_bit_ctrl
# Loading work.sys_model
# Loading work.i2c_bit_timer
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# [Info-    0.00 ns] Test: Start signal generation
# [Info- 1345.00 ns] Test: Stop signal generation
# [Info- 2275.00 ns] Test: Write bit
# Compile of i2c_master_bit_ctrl.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# Compile of tb_i2c_master_bit_ctrl.v was successful.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_bit_timer.v was successful.
# Compile of i2c_master_regs.v was successful.
# 8 compiles, 0 failed with no errors.
# Compile of i2c_master_bit_ctrl.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# Compile of tb_i2c_master_bit_ctrl.v was successful.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_bit_timer.v was successful.
# Compile of i2c_master_regs.v was successful.
# 8 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_bit_ctrl
# Loading work.i2c_master_bit_ctrl
# Loading work.sys_model
# Loading work.i2c_bit_timer
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# [Info-    0.00 ns] Test: Start signal generation
# [Info- 1345.00 ns] Test: Stop signal generation
# [Info- 2275.00 ns] Test: Write bit
# [Info- 4045.00 ns] Test: Read bit
# [Info- 5815.00 ns] Test: Restart
# [Info- 8005.00 ns] Test: I2C busy (other master driving bus)
# Compile of i2c_master_bit_ctrl.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# Compile of tb_i2c_master_bit_ctrl.v was successful.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_bit_timer.v was successful.
# Compile of i2c_master_regs.v was successful.
# 8 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_bit_ctrl
# Loading work.i2c_master_bit_ctrl
# Loading work.sys_model
# Loading work.i2c_bit_timer
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# [Info-    0.00 ns] Test: Start signal generation
# [Info- 1345.00 ns] Test: Stop signal generation
# [Info- 2275.00 ns] Test: Write bit
# [Info- 4045.00 ns] Test: Read bit
# [Info- 5815.00 ns] Test: Restart
# [Info- 8005.00 ns] Test: I2C busy (other master driving bus)
# [Info- 12055.00 ns] Test: I2C busy (own generated)
# [Info- 14245.00 ns] Test: clock streaching
# [Info- 18685.00 ns] Test: Arbitration Lost (condition1)
# [Info- 21045.00 ns] Test: Arbitration Lost (condition2)
# [Info- 23207.00 ns] End of Tests
# ** Note: $stop    : C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_3/tb/tb_i2c_master_bit_ctrl.v(226)
#    Time: 23207 ns  Iteration: 0  Instance: /tb_i2c_master_bit_ctrl
# Break in Module tb_i2c_master_bit_ctrl at C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_3/tb/tb_i2c_master_bit_ctrl.v line 226
# Compile of i2c_master_bit_ctrl.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# Compile of tb_i2c_master_bit_ctrl.v was successful.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_bit_timer.v was successful.
# Compile of i2c_master_regs.v was successful.
# 8 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_bit_ctrl
# Loading work.i2c_master_bit_ctrl
# Loading work.sys_model
# Loading work.i2c_bit_timer
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# [Info-    0.00 ns] Test: Start signal generation
# [Info- 1345.00 ns] Test: Stop signal generation
# [Info- 2275.00 ns] Test: Write bit
# [Info- 4045.00 ns] Test: Read bit
# [Info- 5815.00 ns] Test: Restart
# [Info- 8005.00 ns] Test: I2C busy (other master driving bus)
# [Info- 12055.00 ns] Test: I2C busy (own generated)
# [Info- 14245.00 ns] Test: clock streaching
# [Info- 18685.00 ns] Test: Arbitration Lost (condition1)
# [Info- 21045.00 ns] Test: Arbitration Lost (condition2)
# [Info- 23207.00 ns] End of Tests
# ** Note: $stop    : C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_3/tb/tb_i2c_master_bit_ctrl.v(226)
#    Time: 23207 ns  Iteration: 0  Instance: /tb_i2c_master_bit_ctrl
# Break in Module tb_i2c_master_bit_ctrl at C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_3/tb/tb_i2c_master_bit_ctrl.v line 226
