[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   5897       tick       3212810       1467582       1416542       3212810 
      2   5897       tick       4616119       2220208       2203712       4616119 
      3   5897       tick       4613764       2217293       2198681       4613764 
      4   5897       tick       4612753       2218730       2198658       4612753 
      5   5897       tick       4608529       2215031       2198435       4608529 
      6   5897       tick       4615280       2218879       2203755       4615280 
      7   5897       tick       4602466       2214275       2197865       4602466 
      8   5897       tick       4606950       2214977       2198534       4606950 
      9   5897       tick       4607106       2216805       2201555       4607106 
     10   5897       tick       4605790       2215151       2194561       4605790 
     11   5897       tick       4611706       2217482       2202050       4611706 
     12   5897       tick       4613721       2218097       2191902       4613721 
     13   5897       tick       4620695       2221723       2194767       4620695 
     14   5897       tick       4619310       2221348       2177023       4619310 
     15   5897       tick       4619571       2221326       2195555       4619571 
     16   5897       tick       4596604       2210668       2189299       4596604 
     17   5897       tick       4610672       2217414       2201376       4610672 
     18   5897       tick       4600290       2214039       2196215       4600290 
     19   5897       tick       4609842       2216472       2201079       4609842 
     20   5897       exit        670716        322891        316992        670716 
