#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b796a78220 .scope module, "tb_alu" "tb_alu" 2 6;
 .timescale 0 0;
v000001b796f6c550_0 .var "A", 7 0;
v000001b796f6ac50_0 .var "B", 7 0;
v000001b796f6c9b0_0 .var "Op", 2 0;
v000001b796f6b1f0_0 .net "R", 7 0, L_000001b796fc6a80;  1 drivers
v000001b796f6ab10_0 .var "c_in", 0 0;
S_000001b796a783b0 .scope module, "uut" "ALU" 2 17, 3 1 0, S_000001b796a78220;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 3 "Op";
    .port_info 3 /OUTPUT 8 "R";
    .port_info 4 /INPUT 1 "c_in";
L_000001b796fc6a80 .functor BUFZ 8, v000001b796f6a610_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001b796f6c910_0 .net "A", 7 0, v000001b796f6c550_0;  1 drivers
v000001b796f6bf10_0 .net "B", 7 0, v000001b796f6ac50_0;  1 drivers
v000001b796f6b8d0_0 .net "Op", 2 0, v000001b796f6c9b0_0;  1 drivers
v000001b796f6a750_0 .net "R", 7 0, L_000001b796fc6a80;  alias, 1 drivers
v000001b796f6a610_0 .var "Reg3", 7 0;
v000001b796f6bc90_0 .net "c", 0 0, L_000001b796eae7e0;  1 drivers
v000001b796f6bd30_0 .net "c_in", 0 0, v000001b796f6ab10_0;  1 drivers
v000001b796f6bfb0_0 .net "out_add", 7 0, L_000001b796f6c190;  1 drivers
v000001b796f6b650_0 .net "out_lshift", 7 0, L_000001b796f6ea30;  1 drivers
v000001b796f6aed0_0 .net "out_rshift", 7 0, L_000001b796f6cb90;  1 drivers
v000001b796f6aa70_0 .net "out_sub", 7 0, L_000001b796f6ead0;  1 drivers
v000001b796f6b830_0 .net "q", 7 0, L_000001b796fc6690;  1 drivers
v000001b796f6b6f0_0 .net "r", 7 0, L_000001b796fc6a10;  1 drivers
E_000001b796edbb60 .event anyedge, v000001b796f6b8d0_0;
S_000001b796a78540 .scope module, "div8" "divider8" 3 19, 4 1 0, S_000001b796a783b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "Q_out";
    .port_info 3 /OUTPUT 8 "R";
L_000001b796fc6a10 .functor BUFZ 8, v000001b796f4e790_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b796fc6690 .functor BUFZ 8, v000001b796f4f5f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001b796f4eab0_0 .net "A", 7 0, v000001b796f6c550_0;  alias, 1 drivers
v000001b796f4e3d0_0 .net "B", 7 0, v000001b796f6ac50_0;  alias, 1 drivers
v000001b796f4f5f0_0 .var "Q", 7 0;
v000001b796f4eb50_0 .net "Q_out", 7 0, L_000001b796fc6690;  alias, 1 drivers
v000001b796f4f050_0 .net "R", 7 0, L_000001b796fc6a10;  alias, 1 drivers
v000001b796f4f190_0 .var "R1", 7 0;
v000001b796f4e790_0 .var "R2", 7 0;
v000001b796f4ebf0_0 .var "R3", 7 0;
v000001b796f4ec90_0 .net "a0", 7 0, L_000001b796fcad70;  1 drivers
v000001b796f4f910_0 .net "a1", 7 0, L_000001b796fca050;  1 drivers
v000001b796f4ef10_0 .net "a2", 7 0, L_000001b796fccb70;  1 drivers
v000001b796f4efb0_0 .net "a3", 7 0, L_000001b796fcd7f0;  1 drivers
v000001b796f4f410_0 .net "a4", 7 0, L_000001b796fcda70;  1 drivers
v000001b796f4f0f0_0 .net "a5", 7 0, L_000001b796fccdf0;  1 drivers
v000001b796f4e470_0 .net "a6", 7 0, L_000001b796fcd890;  1 drivers
v000001b796f4f4b0_0 .net "a7", 7 0, L_000001b796fce330;  1 drivers
v000001b796f4f690_0 .net "add_out", 7 0, L_000001b796fca730;  1 drivers
v000001b796f4e510_0 .net "cout", 0 0, L_000001b796fc6850;  1 drivers
v000001b796f4f730_0 .net "sub_out", 7 0, L_000001b796fcb130;  1 drivers
E_000001b796edd5e0/0 .event anyedge, v000001b796f43110_0, v000001b796f48770_0, v000001b796f42b70_0, v000001b796f49a30_0;
E_000001b796edd5e0/1 .event anyedge, v000001b796f4f190_0;
E_000001b796edd5e0 .event/or E_000001b796edd5e0/0, E_000001b796edd5e0/1;
S_000001b796a9fdf0 .scope module, "fa" "fulladder8" 4 7, 5 1 0, S_000001b796a78540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /INPUT 1 "carryin";
v000001b796f42b70_0 .net "a", 7 0, v000001b796f4f5f0_0;  1 drivers
L_000001b796f73e38 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001b796f41ef0_0 .net "b", 7 0, L_000001b796f73e38;  1 drivers
v000001b796f423f0_0 .net "c1", 0 0, L_000001b796fc6b60;  1 drivers
L_000001b796f73e80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b796f42df0_0 .net "carryin", 0 0, L_000001b796f73e80;  1 drivers
v000001b796f418b0_0 .net "cout", 0 0, L_000001b796fc6850;  alias, 1 drivers
v000001b796f43110_0 .net "sum", 7 0, L_000001b796fca730;  alias, 1 drivers
L_000001b796fcc170 .part v000001b796f4f5f0_0, 0, 4;
L_000001b796fcaeb0 .part L_000001b796f73e38, 0, 4;
L_000001b796fca730 .concat8 [ 4 4 0 0], L_000001b796fcb310, L_000001b796fcb450;
L_000001b796fca870 .part v000001b796f4f5f0_0, 4, 4;
L_000001b796fca9b0 .part L_000001b796f73e38, 4, 4;
S_000001b796a9ff80 .scope module, "fa4" "fulladder4" 5 15, 5 21 0, S_000001b796a9fdf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "carryin";
v000001b796ec27c0_0 .net "a", 3 0, L_000001b796fcc170;  1 drivers
v000001b796ec1aa0_0 .net "b", 3 0, L_000001b796fcaeb0;  1 drivers
v000001b796ec1dc0_0 .net "c1", 0 0, L_000001b796fc9480;  1 drivers
v000001b796ec1b40_0 .net "c2", 0 0, L_000001b796fc6070;  1 drivers
v000001b796ec1f00_0 .net "c3", 0 0, L_000001b796fc6460;  1 drivers
v000001b796ec1e60_0 .net "carryin", 0 0, L_000001b796f73e80;  alias, 1 drivers
v000001b796ec2b80_0 .net "cout", 0 0, L_000001b796fc6b60;  alias, 1 drivers
v000001b796ec2180_0 .net "sum", 3 0, L_000001b796fcb310;  1 drivers
L_000001b796fcc0d0 .part L_000001b796fcc170, 0, 1;
L_000001b796fc9dd0 .part L_000001b796fcaeb0, 0, 1;
L_000001b796fca5f0 .part L_000001b796fcc170, 1, 1;
L_000001b796fca690 .part L_000001b796fcaeb0, 1, 1;
L_000001b796fcb270 .part L_000001b796fcc170, 2, 1;
L_000001b796fca7d0 .part L_000001b796fcaeb0, 2, 1;
L_000001b796fcb310 .concat8 [ 1 1 1 1], L_000001b796fc9b80, L_000001b796fc9b10, L_000001b796fc71f0, L_000001b796fc6540;
L_000001b796fcbd10 .part L_000001b796fcc170, 3, 1;
L_000001b796fcacd0 .part L_000001b796fcaeb0, 3, 1;
S_000001b796aa0110 .scope module, "fa0" "fulladder" 5 31, 5 38 0, S_000001b796a9ff80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fc99c0 .functor XOR 1, L_000001b796fcc0d0, L_000001b796fc9dd0, C4<0>, C4<0>;
L_000001b796fc98e0 .functor AND 1, L_000001b796fcc0d0, L_000001b796fc9dd0, C4<1>, C4<1>;
L_000001b796fc9b80 .functor XOR 1, L_000001b796fc99c0, L_000001b796f73e80, C4<0>, C4<0>;
L_000001b796fc9aa0 .functor AND 1, L_000001b796fc99c0, L_000001b796f73e80, C4<1>, C4<1>;
L_000001b796fc9480 .functor XOR 1, L_000001b796fc9aa0, L_000001b796fc98e0, C4<0>, C4<0>;
v000001b796ec1280_0 .net "a", 0 0, L_000001b796fcc0d0;  1 drivers
v000001b796ebfd40_0 .net "a1", 0 0, L_000001b796fc99c0;  1 drivers
v000001b796ec13c0_0 .net "a2", 0 0, L_000001b796fc9aa0;  1 drivers
v000001b796ebfa20_0 .net "b", 0 0, L_000001b796fc9dd0;  1 drivers
v000001b796ebf660_0 .net "c1", 0 0, L_000001b796fc98e0;  1 drivers
v000001b796ebff20_0 .net "carryin", 0 0, L_000001b796f73e80;  alias, 1 drivers
v000001b796ec1460_0 .net "cout", 0 0, L_000001b796fc9480;  alias, 1 drivers
v000001b796ec16e0_0 .net "sum", 0 0, L_000001b796fc9b80;  1 drivers
S_000001b796a71e30 .scope module, "fa1" "fulladder" 5 32, 5 38 0, S_000001b796a9ff80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fc9950 .functor XOR 1, L_000001b796fca5f0, L_000001b796fca690, C4<0>, C4<0>;
L_000001b796fc9a30 .functor AND 1, L_000001b796fca5f0, L_000001b796fca690, C4<1>, C4<1>;
L_000001b796fc9b10 .functor XOR 1, L_000001b796fc9950, L_000001b796fc9480, C4<0>, C4<0>;
L_000001b796fc7730 .functor AND 1, L_000001b796fc9950, L_000001b796fc9480, C4<1>, C4<1>;
L_000001b796fc6070 .functor XOR 1, L_000001b796fc7730, L_000001b796fc9a30, C4<0>, C4<0>;
v000001b796ec18c0_0 .net "a", 0 0, L_000001b796fca5f0;  1 drivers
v000001b796ebfde0_0 .net "a1", 0 0, L_000001b796fc9950;  1 drivers
v000001b796ec1960_0 .net "a2", 0 0, L_000001b796fc7730;  1 drivers
v000001b796ebf8e0_0 .net "b", 0 0, L_000001b796fca690;  1 drivers
v000001b796ec0420_0 .net "c1", 0 0, L_000001b796fc9a30;  1 drivers
v000001b796ec01a0_0 .net "carryin", 0 0, L_000001b796fc9480;  alias, 1 drivers
v000001b796ec1a00_0 .net "cout", 0 0, L_000001b796fc6070;  alias, 1 drivers
v000001b796ebf520_0 .net "sum", 0 0, L_000001b796fc9b10;  1 drivers
S_000001b796a71fc0 .scope module, "fa2" "fulladder" 5 33, 5 38 0, S_000001b796a9ff80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fc5f20 .functor XOR 1, L_000001b796fcb270, L_000001b796fca7d0, C4<0>, C4<0>;
L_000001b796fc75e0 .functor AND 1, L_000001b796fcb270, L_000001b796fca7d0, C4<1>, C4<1>;
L_000001b796fc71f0 .functor XOR 1, L_000001b796fc5f20, L_000001b796fc6070, C4<0>, C4<0>;
L_000001b796fc62a0 .functor AND 1, L_000001b796fc5f20, L_000001b796fc6070, C4<1>, C4<1>;
L_000001b796fc6460 .functor XOR 1, L_000001b796fc62a0, L_000001b796fc75e0, C4<0>, C4<0>;
v000001b796ebfe80_0 .net "a", 0 0, L_000001b796fcb270;  1 drivers
v000001b796ebf980_0 .net "a1", 0 0, L_000001b796fc5f20;  1 drivers
v000001b796ec0060_0 .net "a2", 0 0, L_000001b796fc62a0;  1 drivers
v000001b796ec0100_0 .net "b", 0 0, L_000001b796fca7d0;  1 drivers
v000001b796ec0240_0 .net "c1", 0 0, L_000001b796fc75e0;  1 drivers
v000001b796ec02e0_0 .net "carryin", 0 0, L_000001b796fc6070;  alias, 1 drivers
v000001b796ec0380_0 .net "cout", 0 0, L_000001b796fc6460;  alias, 1 drivers
v000001b796ec0880_0 .net "sum", 0 0, L_000001b796fc71f0;  1 drivers
S_000001b796a72150 .scope module, "fa3" "fulladder" 5 34, 5 38 0, S_000001b796a9ff80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fc7260 .functor XOR 1, L_000001b796fcbd10, L_000001b796fcacd0, C4<0>, C4<0>;
L_000001b796fc77a0 .functor AND 1, L_000001b796fcbd10, L_000001b796fcacd0, C4<1>, C4<1>;
L_000001b796fc6540 .functor XOR 1, L_000001b796fc7260, L_000001b796fc6460, C4<0>, C4<0>;
L_000001b796fc64d0 .functor AND 1, L_000001b796fc7260, L_000001b796fc6460, C4<1>, C4<1>;
L_000001b796fc6b60 .functor XOR 1, L_000001b796fc64d0, L_000001b796fc77a0, C4<0>, C4<0>;
v000001b796ec1fa0_0 .net "a", 0 0, L_000001b796fcbd10;  1 drivers
v000001b796ec2900_0 .net "a1", 0 0, L_000001b796fc7260;  1 drivers
v000001b796ec2540_0 .net "a2", 0 0, L_000001b796fc64d0;  1 drivers
v000001b796ec2d60_0 .net "b", 0 0, L_000001b796fcacd0;  1 drivers
v000001b796ec3080_0 .net "c1", 0 0, L_000001b796fc77a0;  1 drivers
v000001b796ec29a0_0 .net "carryin", 0 0, L_000001b796fc6460;  alias, 1 drivers
v000001b796ec1be0_0 .net "cout", 0 0, L_000001b796fc6b60;  alias, 1 drivers
v000001b796ec2040_0 .net "sum", 0 0, L_000001b796fc6540;  1 drivers
S_000001b796a74020 .scope module, "fa5" "fulladder4" 5 16, 5 21 0, S_000001b796a9fdf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "carryin";
v000001b796f416d0_0 .net "a", 3 0, L_000001b796fca870;  1 drivers
v000001b796f42530_0 .net "b", 3 0, L_000001b796fca9b0;  1 drivers
v000001b796f40b90_0 .net "c1", 0 0, L_000001b796fc5cf0;  1 drivers
v000001b796f42990_0 .net "c2", 0 0, L_000001b796fc5f90;  1 drivers
v000001b796f41590_0 .net "c3", 0 0, L_000001b796fc6230;  1 drivers
v000001b796f43070_0 .net "carryin", 0 0, L_000001b796fc6b60;  alias, 1 drivers
v000001b796f42d50_0 .net "cout", 0 0, L_000001b796fc6850;  alias, 1 drivers
v000001b796f42f30_0 .net "sum", 3 0, L_000001b796fcb450;  1 drivers
L_000001b796fcb3b0 .part L_000001b796fca870, 0, 1;
L_000001b796fcb9f0 .part L_000001b796fca9b0, 0, 1;
L_000001b796fcb950 .part L_000001b796fca870, 1, 1;
L_000001b796fca190 .part L_000001b796fca9b0, 1, 1;
L_000001b796fcb810 .part L_000001b796fca870, 2, 1;
L_000001b796fca0f0 .part L_000001b796fca9b0, 2, 1;
L_000001b796fcb450 .concat8 [ 1 1 1 1], L_000001b796fc5e40, L_000001b796fc7180, L_000001b796fc61c0, L_000001b796fc68c0;
L_000001b796fcc210 .part L_000001b796fca870, 3, 1;
L_000001b796fcc350 .part L_000001b796fca9b0, 3, 1;
S_000001b796a741b0 .scope module, "fa0" "fulladder" 5 31, 5 38 0, S_000001b796a74020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fc7810 .functor XOR 1, L_000001b796fcb3b0, L_000001b796fcb9f0, C4<0>, C4<0>;
L_000001b796fc6930 .functor AND 1, L_000001b796fcb3b0, L_000001b796fcb9f0, C4<1>, C4<1>;
L_000001b796fc5e40 .functor XOR 1, L_000001b796fc7810, L_000001b796fc6b60, C4<0>, C4<0>;
L_000001b796fc65b0 .functor AND 1, L_000001b796fc7810, L_000001b796fc6b60, C4<1>, C4<1>;
L_000001b796fc5cf0 .functor XOR 1, L_000001b796fc65b0, L_000001b796fc6930, C4<0>, C4<0>;
v000001b796ec1c80_0 .net "a", 0 0, L_000001b796fcb3b0;  1 drivers
v000001b796ec2f40_0 .net "a1", 0 0, L_000001b796fc7810;  1 drivers
v000001b796ec20e0_0 .net "a2", 0 0, L_000001b796fc65b0;  1 drivers
v000001b796ec2860_0 .net "b", 0 0, L_000001b796fcb9f0;  1 drivers
v000001b796ec2220_0 .net "c1", 0 0, L_000001b796fc6930;  1 drivers
v000001b796ec25e0_0 .net "carryin", 0 0, L_000001b796fc6b60;  alias, 1 drivers
v000001b796ec22c0_0 .net "cout", 0 0, L_000001b796fc5cf0;  alias, 1 drivers
v000001b796ec2c20_0 .net "sum", 0 0, L_000001b796fc5e40;  1 drivers
S_000001b796a74340 .scope module, "fa1" "fulladder" 5 32, 5 38 0, S_000001b796a74020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fc6770 .functor XOR 1, L_000001b796fcb950, L_000001b796fca190, C4<0>, C4<0>;
L_000001b796fc72d0 .functor AND 1, L_000001b796fcb950, L_000001b796fca190, C4<1>, C4<1>;
L_000001b796fc7180 .functor XOR 1, L_000001b796fc6770, L_000001b796fc5cf0, C4<0>, C4<0>;
L_000001b796fc6620 .functor AND 1, L_000001b796fc6770, L_000001b796fc5cf0, C4<1>, C4<1>;
L_000001b796fc5f90 .functor XOR 1, L_000001b796fc6620, L_000001b796fc72d0, C4<0>, C4<0>;
v000001b796ec2a40_0 .net "a", 0 0, L_000001b796fcb950;  1 drivers
v000001b796ec2e00_0 .net "a1", 0 0, L_000001b796fc6770;  1 drivers
v000001b796ec2680_0 .net "a2", 0 0, L_000001b796fc6620;  1 drivers
v000001b796ec2cc0_0 .net "b", 0 0, L_000001b796fca190;  1 drivers
v000001b796ec2400_0 .net "c1", 0 0, L_000001b796fc72d0;  1 drivers
v000001b796ec2720_0 .net "carryin", 0 0, L_000001b796fc5cf0;  alias, 1 drivers
v000001b796ec2ae0_0 .net "cout", 0 0, L_000001b796fc5f90;  alias, 1 drivers
v000001b796ec2ea0_0 .net "sum", 0 0, L_000001b796fc7180;  1 drivers
S_000001b796b4e190 .scope module, "fa2" "fulladder" 5 33, 5 38 0, S_000001b796a74020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fc6bd0 .functor XOR 1, L_000001b796fcb810, L_000001b796fca0f0, C4<0>, C4<0>;
L_000001b796fc6150 .functor AND 1, L_000001b796fcb810, L_000001b796fca0f0, C4<1>, C4<1>;
L_000001b796fc61c0 .functor XOR 1, L_000001b796fc6bd0, L_000001b796fc5f90, C4<0>, C4<0>;
L_000001b796fc5eb0 .functor AND 1, L_000001b796fc6bd0, L_000001b796fc5f90, C4<1>, C4<1>;
L_000001b796fc6230 .functor XOR 1, L_000001b796fc5eb0, L_000001b796fc6150, C4<0>, C4<0>;
v000001b796ec2fe0_0 .net "a", 0 0, L_000001b796fcb810;  1 drivers
v000001b796ec1d20_0 .net "a1", 0 0, L_000001b796fc6bd0;  1 drivers
v000001b796ec3120_0 .net "a2", 0 0, L_000001b796fc5eb0;  1 drivers
v000001b796ec2360_0 .net "b", 0 0, L_000001b796fca0f0;  1 drivers
v000001b796ec24a0_0 .net "c1", 0 0, L_000001b796fc6150;  1 drivers
v000001b796eb15a0_0 .net "carryin", 0 0, L_000001b796fc5f90;  alias, 1 drivers
v000001b796eb0ce0_0 .net "cout", 0 0, L_000001b796fc6230;  alias, 1 drivers
v000001b796eb0b00_0 .net "sum", 0 0, L_000001b796fc61c0;  1 drivers
S_000001b796b4e320 .scope module, "fa3" "fulladder" 5 34, 5 38 0, S_000001b796a74020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fc73b0 .functor XOR 1, L_000001b796fcc210, L_000001b796fcc350, C4<0>, C4<0>;
L_000001b796fc60e0 .functor AND 1, L_000001b796fcc210, L_000001b796fcc350, C4<1>, C4<1>;
L_000001b796fc68c0 .functor XOR 1, L_000001b796fc73b0, L_000001b796fc6230, C4<0>, C4<0>;
L_000001b796fc69a0 .functor AND 1, L_000001b796fc73b0, L_000001b796fc6230, C4<1>, C4<1>;
L_000001b796fc6850 .functor XOR 1, L_000001b796fc69a0, L_000001b796fc60e0, C4<0>, C4<0>;
v000001b796eb1780_0 .net "a", 0 0, L_000001b796fcc210;  1 drivers
v000001b796eb1dc0_0 .net "a1", 0 0, L_000001b796fc73b0;  1 drivers
v000001b796ea5d30_0 .net "a2", 0 0, L_000001b796fc69a0;  1 drivers
v000001b796f41db0_0 .net "b", 0 0, L_000001b796fcc350;  1 drivers
v000001b796f413b0_0 .net "c1", 0 0, L_000001b796fc60e0;  1 drivers
v000001b796f42c10_0 .net "carryin", 0 0, L_000001b796fc6230;  alias, 1 drivers
v000001b796f42cb0_0 .net "cout", 0 0, L_000001b796fc6850;  alias, 1 drivers
v000001b796f422b0_0 .net "sum", 0 0, L_000001b796fc68c0;  1 drivers
S_000001b796b4e4b0 .scope module, "sl" "shift_left8" 4 8, 6 14 0, S_000001b796a78540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /OUTPUT 8 "q";
v000001b796f41e50_0 .net "A", 7 0, v000001b796f6c550_0;  alias, 1 drivers
v000001b796f425d0_0 .net *"_ivl_11", 0 0, L_000001b796fcb4f0;  1 drivers
v000001b796f40c30_0 .net *"_ivl_15", 0 0, L_000001b796fcbc70;  1 drivers
v000001b796f41810_0 .net *"_ivl_19", 0 0, L_000001b796fcc3f0;  1 drivers
v000001b796f42fd0_0 .net *"_ivl_23", 0 0, L_000001b796fc9c90;  1 drivers
v000001b796f41450_0 .net *"_ivl_27", 0 0, L_000001b796fcb590;  1 drivers
v000001b796f428f0_0 .net *"_ivl_3", 0 0, L_000001b796fcaaf0;  1 drivers
L_000001b796f73ec8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b796f414f0_0 .net/2u *"_ivl_31", 0 0, L_000001b796f73ec8;  1 drivers
v000001b796f42350_0 .net *"_ivl_7", 0 0, L_000001b796fcb8b0;  1 drivers
v000001b796f42e90_0 .net "q", 7 0, L_000001b796fcad70;  alias, 1 drivers
L_000001b796fcaaf0 .part v000001b796f6c550_0, 6, 1;
L_000001b796fcb8b0 .part v000001b796f6c550_0, 5, 1;
L_000001b796fcb4f0 .part v000001b796f6c550_0, 4, 1;
L_000001b796fcbc70 .part v000001b796f6c550_0, 3, 1;
L_000001b796fcc3f0 .part v000001b796f6c550_0, 2, 1;
L_000001b796fc9c90 .part v000001b796f6c550_0, 1, 1;
L_000001b796fcb590 .part v000001b796f6c550_0, 0, 1;
LS_000001b796fcad70_0_0 .concat8 [ 1 1 1 1], L_000001b796f73ec8, L_000001b796fcb590, L_000001b796fc9c90, L_000001b796fcc3f0;
LS_000001b796fcad70_0_4 .concat8 [ 1 1 1 1], L_000001b796fcbc70, L_000001b796fcb4f0, L_000001b796fcb8b0, L_000001b796fcaaf0;
L_000001b796fcad70 .concat8 [ 4 4 0 0], LS_000001b796fcad70_0_0, LS_000001b796fcad70_0_4;
S_000001b796a6a710 .scope module, "sl2" "shift_left8" 4 9, 6 14 0, S_000001b796a78540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /OUTPUT 8 "q";
v000001b796f41a90_0 .net "A", 7 0, L_000001b796fcad70;  alias, 1 drivers
v000001b796f40e10_0 .net *"_ivl_11", 0 0, L_000001b796fcbdb0;  1 drivers
v000001b796f42490_0 .net *"_ivl_15", 0 0, L_000001b796fcb630;  1 drivers
v000001b796f431b0_0 .net *"_ivl_19", 0 0, L_000001b796fc9e70;  1 drivers
v000001b796f42670_0 .net *"_ivl_23", 0 0, L_000001b796fc9f10;  1 drivers
v000001b796f40cd0_0 .net *"_ivl_27", 0 0, L_000001b796fc9fb0;  1 drivers
v000001b796f41630_0 .net *"_ivl_3", 0 0, L_000001b796fcba90;  1 drivers
L_000001b796f73f10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b796f42710_0 .net/2u *"_ivl_31", 0 0, L_000001b796f73f10;  1 drivers
v000001b796f41f90_0 .net *"_ivl_7", 0 0, L_000001b796fcaf50;  1 drivers
v000001b796f427b0_0 .net "q", 7 0, L_000001b796fca050;  alias, 1 drivers
L_000001b796fcba90 .part L_000001b796fcad70, 6, 1;
L_000001b796fcaf50 .part L_000001b796fcad70, 5, 1;
L_000001b796fcbdb0 .part L_000001b796fcad70, 4, 1;
L_000001b796fcb630 .part L_000001b796fcad70, 3, 1;
L_000001b796fc9e70 .part L_000001b796fcad70, 2, 1;
L_000001b796fc9f10 .part L_000001b796fcad70, 1, 1;
L_000001b796fc9fb0 .part L_000001b796fcad70, 0, 1;
LS_000001b796fca050_0_0 .concat8 [ 1 1 1 1], L_000001b796f73f10, L_000001b796fc9fb0, L_000001b796fc9f10, L_000001b796fc9e70;
LS_000001b796fca050_0_4 .concat8 [ 1 1 1 1], L_000001b796fcb630, L_000001b796fcbdb0, L_000001b796fcaf50, L_000001b796fcba90;
L_000001b796fca050 .concat8 [ 4 4 0 0], LS_000001b796fca050_0_0, LS_000001b796fca050_0_4;
S_000001b796a6a8a0 .scope module, "sl3" "shift_left8" 4 10, 6 14 0, S_000001b796a78540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /OUTPUT 8 "q";
v000001b796f42030_0 .net "A", 7 0, L_000001b796fca050;  alias, 1 drivers
v000001b796f42850_0 .net *"_ivl_11", 0 0, L_000001b796fcce90;  1 drivers
v000001b796f42a30_0 .net *"_ivl_15", 0 0, L_000001b796fcc530;  1 drivers
v000001b796f41b30_0 .net *"_ivl_19", 0 0, L_000001b796fcde30;  1 drivers
v000001b796f40eb0_0 .net *"_ivl_23", 0 0, L_000001b796fcdd90;  1 drivers
v000001b796f42ad0_0 .net *"_ivl_27", 0 0, L_000001b796fcc5d0;  1 drivers
v000001b796f43250_0 .net *"_ivl_3", 0 0, L_000001b796fca230;  1 drivers
L_000001b796f73f58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b796f432f0_0 .net/2u *"_ivl_31", 0 0, L_000001b796f73f58;  1 drivers
v000001b796f41770_0 .net *"_ivl_7", 0 0, L_000001b796fcd070;  1 drivers
v000001b796f40f50_0 .net "q", 7 0, L_000001b796fccb70;  alias, 1 drivers
L_000001b796fca230 .part L_000001b796fca050, 6, 1;
L_000001b796fcd070 .part L_000001b796fca050, 5, 1;
L_000001b796fcce90 .part L_000001b796fca050, 4, 1;
L_000001b796fcc530 .part L_000001b796fca050, 3, 1;
L_000001b796fcde30 .part L_000001b796fca050, 2, 1;
L_000001b796fcdd90 .part L_000001b796fca050, 1, 1;
L_000001b796fcc5d0 .part L_000001b796fca050, 0, 1;
LS_000001b796fccb70_0_0 .concat8 [ 1 1 1 1], L_000001b796f73f58, L_000001b796fcc5d0, L_000001b796fcdd90, L_000001b796fcde30;
LS_000001b796fccb70_0_4 .concat8 [ 1 1 1 1], L_000001b796fcc530, L_000001b796fcce90, L_000001b796fcd070, L_000001b796fca230;
L_000001b796fccb70 .concat8 [ 4 4 0 0], LS_000001b796fccb70_0_0, LS_000001b796fccb70_0_4;
S_000001b796f45810 .scope module, "sl4" "shift_left8" 4 11, 6 14 0, S_000001b796a78540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /OUTPUT 8 "q";
v000001b796f40ff0_0 .net "A", 7 0, L_000001b796fccb70;  alias, 1 drivers
v000001b796f41bd0_0 .net *"_ivl_11", 0 0, L_000001b796fccc10;  1 drivers
v000001b796f41950_0 .net *"_ivl_15", 0 0, L_000001b796fce6f0;  1 drivers
v000001b796f40d70_0 .net *"_ivl_19", 0 0, L_000001b796fcdf70;  1 drivers
v000001b796f41090_0 .net *"_ivl_23", 0 0, L_000001b796fcebf0;  1 drivers
v000001b796f420d0_0 .net *"_ivl_27", 0 0, L_000001b796fcdc50;  1 drivers
v000001b796f41130_0 .net *"_ivl_3", 0 0, L_000001b796fcdbb0;  1 drivers
L_000001b796f73fa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b796f411d0_0 .net/2u *"_ivl_31", 0 0, L_000001b796f73fa0;  1 drivers
v000001b796f419f0_0 .net *"_ivl_7", 0 0, L_000001b796fcd930;  1 drivers
v000001b796f42170_0 .net "q", 7 0, L_000001b796fcd7f0;  alias, 1 drivers
L_000001b796fcdbb0 .part L_000001b796fccb70, 6, 1;
L_000001b796fcd930 .part L_000001b796fccb70, 5, 1;
L_000001b796fccc10 .part L_000001b796fccb70, 4, 1;
L_000001b796fce6f0 .part L_000001b796fccb70, 3, 1;
L_000001b796fcdf70 .part L_000001b796fccb70, 2, 1;
L_000001b796fcebf0 .part L_000001b796fccb70, 1, 1;
L_000001b796fcdc50 .part L_000001b796fccb70, 0, 1;
LS_000001b796fcd7f0_0_0 .concat8 [ 1 1 1 1], L_000001b796f73fa0, L_000001b796fcdc50, L_000001b796fcebf0, L_000001b796fcdf70;
LS_000001b796fcd7f0_0_4 .concat8 [ 1 1 1 1], L_000001b796fce6f0, L_000001b796fccc10, L_000001b796fcd930, L_000001b796fcdbb0;
L_000001b796fcd7f0 .concat8 [ 4 4 0 0], LS_000001b796fcd7f0_0_0, LS_000001b796fcd7f0_0_4;
S_000001b796f45040 .scope module, "sl5" "shift_left8" 4 12, 6 14 0, S_000001b796a78540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /OUTPUT 8 "q";
v000001b796f41270_0 .net "A", 7 0, L_000001b796fcd7f0;  alias, 1 drivers
v000001b796f41310_0 .net *"_ivl_11", 0 0, L_000001b796fcc670;  1 drivers
v000001b796f41c70_0 .net *"_ivl_15", 0 0, L_000001b796fcd430;  1 drivers
v000001b796f41d10_0 .net *"_ivl_19", 0 0, L_000001b796fce010;  1 drivers
v000001b796f42210_0 .net *"_ivl_23", 0 0, L_000001b796fcd6b0;  1 drivers
v000001b796f43cf0_0 .net *"_ivl_27", 0 0, L_000001b796fcc7b0;  1 drivers
v000001b796f440b0_0 .net *"_ivl_3", 0 0, L_000001b796fcd9d0;  1 drivers
L_000001b796f73fe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b796f43750_0 .net/2u *"_ivl_31", 0 0, L_000001b796f73fe8;  1 drivers
v000001b796f44150_0 .net *"_ivl_7", 0 0, L_000001b796fcc710;  1 drivers
v000001b796f44970_0 .net "q", 7 0, L_000001b796fcda70;  alias, 1 drivers
L_000001b796fcd9d0 .part L_000001b796fcd7f0, 6, 1;
L_000001b796fcc710 .part L_000001b796fcd7f0, 5, 1;
L_000001b796fcc670 .part L_000001b796fcd7f0, 4, 1;
L_000001b796fcd430 .part L_000001b796fcd7f0, 3, 1;
L_000001b796fce010 .part L_000001b796fcd7f0, 2, 1;
L_000001b796fcd6b0 .part L_000001b796fcd7f0, 1, 1;
L_000001b796fcc7b0 .part L_000001b796fcd7f0, 0, 1;
LS_000001b796fcda70_0_0 .concat8 [ 1 1 1 1], L_000001b796f73fe8, L_000001b796fcc7b0, L_000001b796fcd6b0, L_000001b796fce010;
LS_000001b796fcda70_0_4 .concat8 [ 1 1 1 1], L_000001b796fcd430, L_000001b796fcc670, L_000001b796fcc710, L_000001b796fcd9d0;
L_000001b796fcda70 .concat8 [ 4 4 0 0], LS_000001b796fcda70_0_0, LS_000001b796fcda70_0_4;
S_000001b796f451d0 .scope module, "sl6" "shift_left8" 4 13, 6 14 0, S_000001b796a78540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /OUTPUT 8 "q";
v000001b796f437f0_0 .net "A", 7 0, L_000001b796fcda70;  alias, 1 drivers
v000001b796f441f0_0 .net *"_ivl_11", 0 0, L_000001b796fcccb0;  1 drivers
v000001b796f43f70_0 .net *"_ivl_15", 0 0, L_000001b796fce8d0;  1 drivers
v000001b796f434d0_0 .net *"_ivl_19", 0 0, L_000001b796fcd1b0;  1 drivers
v000001b796f43430_0 .net *"_ivl_23", 0 0, L_000001b796fce650;  1 drivers
v000001b796f44290_0 .net *"_ivl_27", 0 0, L_000001b796fcc850;  1 drivers
v000001b796f44a10_0 .net *"_ivl_3", 0 0, L_000001b796fccf30;  1 drivers
L_000001b796f74030 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b796f44650_0 .net/2u *"_ivl_31", 0 0, L_000001b796f74030;  1 drivers
v000001b796f43930_0 .net *"_ivl_7", 0 0, L_000001b796fce5b0;  1 drivers
v000001b796f43d90_0 .net "q", 7 0, L_000001b796fccdf0;  alias, 1 drivers
L_000001b796fccf30 .part L_000001b796fcda70, 6, 1;
L_000001b796fce5b0 .part L_000001b796fcda70, 5, 1;
L_000001b796fcccb0 .part L_000001b796fcda70, 4, 1;
L_000001b796fce8d0 .part L_000001b796fcda70, 3, 1;
L_000001b796fcd1b0 .part L_000001b796fcda70, 2, 1;
L_000001b796fce650 .part L_000001b796fcda70, 1, 1;
L_000001b796fcc850 .part L_000001b796fcda70, 0, 1;
LS_000001b796fccdf0_0_0 .concat8 [ 1 1 1 1], L_000001b796f74030, L_000001b796fcc850, L_000001b796fce650, L_000001b796fcd1b0;
LS_000001b796fccdf0_0_4 .concat8 [ 1 1 1 1], L_000001b796fce8d0, L_000001b796fcccb0, L_000001b796fce5b0, L_000001b796fccf30;
L_000001b796fccdf0 .concat8 [ 4 4 0 0], LS_000001b796fccdf0_0_0, LS_000001b796fccdf0_0_4;
S_000001b796f45360 .scope module, "sl7" "shift_left8" 4 14, 6 14 0, S_000001b796a78540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /OUTPUT 8 "q";
v000001b796f439d0_0 .net "A", 7 0, L_000001b796fccdf0;  alias, 1 drivers
v000001b796f446f0_0 .net *"_ivl_11", 0 0, L_000001b796fcd110;  1 drivers
v000001b796f436b0_0 .net *"_ivl_15", 0 0, L_000001b796fcd610;  1 drivers
v000001b796f43a70_0 .net *"_ivl_19", 0 0, L_000001b796fce1f0;  1 drivers
v000001b796f448d0_0 .net *"_ivl_23", 0 0, L_000001b796fceab0;  1 drivers
v000001b796f43570_0 .net *"_ivl_27", 0 0, L_000001b796fce0b0;  1 drivers
v000001b796f44330_0 .net *"_ivl_3", 0 0, L_000001b796fcc8f0;  1 drivers
L_000001b796f74078 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b796f43890_0 .net/2u *"_ivl_31", 0 0, L_000001b796f74078;  1 drivers
v000001b796f43c50_0 .net *"_ivl_7", 0 0, L_000001b796fce790;  1 drivers
v000001b796f43390_0 .net "q", 7 0, L_000001b796fcd890;  alias, 1 drivers
L_000001b796fcc8f0 .part L_000001b796fccdf0, 6, 1;
L_000001b796fce790 .part L_000001b796fccdf0, 5, 1;
L_000001b796fcd110 .part L_000001b796fccdf0, 4, 1;
L_000001b796fcd610 .part L_000001b796fccdf0, 3, 1;
L_000001b796fce1f0 .part L_000001b796fccdf0, 2, 1;
L_000001b796fceab0 .part L_000001b796fccdf0, 1, 1;
L_000001b796fce0b0 .part L_000001b796fccdf0, 0, 1;
LS_000001b796fcd890_0_0 .concat8 [ 1 1 1 1], L_000001b796f74078, L_000001b796fce0b0, L_000001b796fceab0, L_000001b796fce1f0;
LS_000001b796fcd890_0_4 .concat8 [ 1 1 1 1], L_000001b796fcd610, L_000001b796fcd110, L_000001b796fce790, L_000001b796fcc8f0;
L_000001b796fcd890 .concat8 [ 4 4 0 0], LS_000001b796fcd890_0_0, LS_000001b796fcd890_0_4;
S_000001b796f459a0 .scope module, "sl8" "shift_left8" 4 15, 6 14 0, S_000001b796a78540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /OUTPUT 8 "q";
v000001b796f43610_0 .net "A", 7 0, L_000001b796fcd890;  alias, 1 drivers
v000001b796f43b10_0 .net *"_ivl_11", 0 0, L_000001b796fcd750;  1 drivers
v000001b796f44790_0 .net *"_ivl_15", 0 0, L_000001b796fcc990;  1 drivers
v000001b796f43bb0_0 .net *"_ivl_19", 0 0, L_000001b796fcdcf0;  1 drivers
v000001b796f43e30_0 .net *"_ivl_23", 0 0, L_000001b796fcc490;  1 drivers
v000001b796f44010_0 .net *"_ivl_27", 0 0, L_000001b796fccad0;  1 drivers
v000001b796f44510_0 .net *"_ivl_3", 0 0, L_000001b796fcdb10;  1 drivers
L_000001b796f740c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b796f44470_0 .net/2u *"_ivl_31", 0 0, L_000001b796f740c0;  1 drivers
v000001b796f43ed0_0 .net *"_ivl_7", 0 0, L_000001b796fccd50;  1 drivers
v000001b796f443d0_0 .net "q", 7 0, L_000001b796fce330;  alias, 1 drivers
L_000001b796fcdb10 .part L_000001b796fcd890, 6, 1;
L_000001b796fccd50 .part L_000001b796fcd890, 5, 1;
L_000001b796fcd750 .part L_000001b796fcd890, 4, 1;
L_000001b796fcc990 .part L_000001b796fcd890, 3, 1;
L_000001b796fcdcf0 .part L_000001b796fcd890, 2, 1;
L_000001b796fcc490 .part L_000001b796fcd890, 1, 1;
L_000001b796fccad0 .part L_000001b796fcd890, 0, 1;
LS_000001b796fce330_0_0 .concat8 [ 1 1 1 1], L_000001b796f740c0, L_000001b796fccad0, L_000001b796fcc490, L_000001b796fcdcf0;
LS_000001b796fce330_0_4 .concat8 [ 1 1 1 1], L_000001b796fcc990, L_000001b796fcd750, L_000001b796fccd50, L_000001b796fcdb10;
L_000001b796fce330 .concat8 [ 4 4 0 0], LS_000001b796fce330_0_0, LS_000001b796fce330_0_4;
S_000001b796f44b90 .scope module, "sub" "subtract8" 4 6, 7 1 0, S_000001b796a78540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "result";
v000001b796f4edd0_0 .net "A", 7 0, v000001b796f4e790_0;  1 drivers
v000001b796f4ea10_0 .net "B", 7 0, v000001b796f6ac50_0;  alias, 1 drivers
v000001b796f4e650_0 .net "comp", 7 0, L_000001b796f6f570;  1 drivers
v000001b796f4f2d0_0 .net "cout", 0 0, L_000001b796fc9560;  1 drivers
v000001b796f4ee70_0 .net "result", 7 0, L_000001b796fcb130;  alias, 1 drivers
S_000001b796f45680 .scope module, "fa8" "fulladder8" 7 6, 5 1 0, S_000001b796f44b90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /INPUT 1 "carryin";
v000001b796f49a30_0 .net "a", 7 0, v000001b796f4e790_0;  alias, 1 drivers
v000001b796f493f0_0 .net "b", 7 0, L_000001b796f6f570;  alias, 1 drivers
v000001b796f48ef0_0 .net "c1", 0 0, L_000001b796fc88b0;  1 drivers
L_000001b796f73df0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b796f48630_0 .net "carryin", 0 0, L_000001b796f73df0;  1 drivers
v000001b796f49350_0 .net "cout", 0 0, L_000001b796fc9560;  alias, 1 drivers
v000001b796f48770_0 .net "sum", 7 0, L_000001b796fcb130;  alias, 1 drivers
L_000001b796fcbbd0 .part v000001b796f4e790_0, 0, 4;
L_000001b796fcac30 .part L_000001b796f6f570, 0, 4;
L_000001b796fcb130 .concat8 [ 4 4 0 0], L_000001b796fcbe50, L_000001b796fcab90;
L_000001b796fcaa50 .part v000001b796f4e790_0, 4, 4;
L_000001b796fcc030 .part L_000001b796f6f570, 4, 4;
S_000001b796f454f0 .scope module, "fa4" "fulladder4" 5 15, 5 21 0, S_000001b796f45680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "carryin";
v000001b796f46510_0 .net "a", 3 0, L_000001b796fcbbd0;  1 drivers
v000001b796f472d0_0 .net "b", 3 0, L_000001b796fcac30;  1 drivers
v000001b796f45f70_0 .net "c1", 0 0, L_000001b796fc9090;  1 drivers
v000001b796f46830_0 .net "c2", 0 0, L_000001b796fc8370;  1 drivers
v000001b796f47550_0 .net "c3", 0 0, L_000001b796fc7dc0;  1 drivers
v000001b796f47370_0 .net "carryin", 0 0, L_000001b796f73df0;  alias, 1 drivers
v000001b796f466f0_0 .net "cout", 0 0, L_000001b796fc88b0;  alias, 1 drivers
v000001b796f47730_0 .net "sum", 3 0, L_000001b796fcbe50;  1 drivers
L_000001b796fcb1d0 .part L_000001b796fcbbd0, 0, 1;
L_000001b796fca370 .part L_000001b796fcac30, 0, 1;
L_000001b796fcb090 .part L_000001b796fcbbd0, 1, 1;
L_000001b796fcb6d0 .part L_000001b796fcac30, 1, 1;
L_000001b796fca410 .part L_000001b796fcbbd0, 2, 1;
L_000001b796fca910 .part L_000001b796fcac30, 2, 1;
L_000001b796fcbe50 .concat8 [ 1 1 1 1], L_000001b796fc92c0, L_000001b796fc9250, L_000001b796fc7c00, L_000001b796fc8530;
L_000001b796fcbef0 .part L_000001b796fcbbd0, 3, 1;
L_000001b796fca4b0 .part L_000001b796fcac30, 3, 1;
S_000001b796f44d20 .scope module, "fa0" "fulladder" 5 31, 5 38 0, S_000001b796f454f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fc8840 .functor XOR 1, L_000001b796fcb1d0, L_000001b796fca370, C4<0>, C4<0>;
L_000001b796fc8d10 .functor AND 1, L_000001b796fcb1d0, L_000001b796fca370, C4<1>, C4<1>;
L_000001b796fc92c0 .functor XOR 1, L_000001b796fc8840, L_000001b796f73df0, C4<0>, C4<0>;
L_000001b796fc84c0 .functor AND 1, L_000001b796fc8840, L_000001b796f73df0, C4<1>, C4<1>;
L_000001b796fc9090 .functor XOR 1, L_000001b796fc84c0, L_000001b796fc8d10, C4<0>, C4<0>;
v000001b796f445b0_0 .net "a", 0 0, L_000001b796fcb1d0;  1 drivers
v000001b796f44830_0 .net "a1", 0 0, L_000001b796fc8840;  1 drivers
v000001b796f46650_0 .net "a2", 0 0, L_000001b796fc84c0;  1 drivers
v000001b796f46d30_0 .net "b", 0 0, L_000001b796fca370;  1 drivers
v000001b796f460b0_0 .net "c1", 0 0, L_000001b796fc8d10;  1 drivers
v000001b796f47190_0 .net "carryin", 0 0, L_000001b796f73df0;  alias, 1 drivers
v000001b796f46f10_0 .net "cout", 0 0, L_000001b796fc9090;  alias, 1 drivers
v000001b796f46150_0 .net "sum", 0 0, L_000001b796fc92c0;  1 drivers
S_000001b796f44eb0 .scope module, "fa1" "fulladder" 5 32, 5 38 0, S_000001b796f454f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fc8300 .functor XOR 1, L_000001b796fcb090, L_000001b796fcb6d0, C4<0>, C4<0>;
L_000001b796fc7ce0 .functor AND 1, L_000001b796fcb090, L_000001b796fcb6d0, C4<1>, C4<1>;
L_000001b796fc9250 .functor XOR 1, L_000001b796fc8300, L_000001b796fc9090, C4<0>, C4<0>;
L_000001b796fc7880 .functor AND 1, L_000001b796fc8300, L_000001b796fc9090, C4<1>, C4<1>;
L_000001b796fc8370 .functor XOR 1, L_000001b796fc7880, L_000001b796fc7ce0, C4<0>, C4<0>;
v000001b796f46470_0 .net "a", 0 0, L_000001b796fcb090;  1 drivers
v000001b796f47050_0 .net "a1", 0 0, L_000001b796fc8300;  1 drivers
v000001b796f461f0_0 .net "a2", 0 0, L_000001b796fc7880;  1 drivers
v000001b796f474b0_0 .net "b", 0 0, L_000001b796fcb6d0;  1 drivers
v000001b796f481d0_0 .net "c1", 0 0, L_000001b796fc7ce0;  1 drivers
v000001b796f47cd0_0 .net "carryin", 0 0, L_000001b796fc9090;  alias, 1 drivers
v000001b796f45d90_0 .net "cout", 0 0, L_000001b796fc8370;  alias, 1 drivers
v000001b796f47c30_0 .net "sum", 0 0, L_000001b796fc9250;  1 drivers
S_000001b796f49d40 .scope module, "fa2" "fulladder" 5 33, 5 38 0, S_000001b796f454f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fc8a70 .functor XOR 1, L_000001b796fca410, L_000001b796fca910, C4<0>, C4<0>;
L_000001b796fc9100 .functor AND 1, L_000001b796fca410, L_000001b796fca910, C4<1>, C4<1>;
L_000001b796fc7c00 .functor XOR 1, L_000001b796fc8a70, L_000001b796fc8370, C4<0>, C4<0>;
L_000001b796fc8d80 .functor AND 1, L_000001b796fc8a70, L_000001b796fc8370, C4<1>, C4<1>;
L_000001b796fc7dc0 .functor XOR 1, L_000001b796fc8d80, L_000001b796fc9100, C4<0>, C4<0>;
v000001b796f470f0_0 .net "a", 0 0, L_000001b796fca410;  1 drivers
v000001b796f47d70_0 .net "a1", 0 0, L_000001b796fc8a70;  1 drivers
v000001b796f45bb0_0 .net "a2", 0 0, L_000001b796fc8d80;  1 drivers
v000001b796f479b0_0 .net "b", 0 0, L_000001b796fca910;  1 drivers
v000001b796f465b0_0 .net "c1", 0 0, L_000001b796fc9100;  1 drivers
v000001b796f48090_0 .net "carryin", 0 0, L_000001b796fc8370;  alias, 1 drivers
v000001b796f46290_0 .net "cout", 0 0, L_000001b796fc7dc0;  alias, 1 drivers
v000001b796f45e30_0 .net "sum", 0 0, L_000001b796fc7c00;  1 drivers
S_000001b796f4b320 .scope module, "fa3" "fulladder" 5 34, 5 38 0, S_000001b796f454f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fc93a0 .functor XOR 1, L_000001b796fcbef0, L_000001b796fca4b0, C4<0>, C4<0>;
L_000001b796fc8ae0 .functor AND 1, L_000001b796fcbef0, L_000001b796fca4b0, C4<1>, C4<1>;
L_000001b796fc8530 .functor XOR 1, L_000001b796fc93a0, L_000001b796fc7dc0, C4<0>, C4<0>;
L_000001b796fc83e0 .functor AND 1, L_000001b796fc93a0, L_000001b796fc7dc0, C4<1>, C4<1>;
L_000001b796fc88b0 .functor XOR 1, L_000001b796fc83e0, L_000001b796fc8ae0, C4<0>, C4<0>;
v000001b796f46fb0_0 .net "a", 0 0, L_000001b796fcbef0;  1 drivers
v000001b796f45c50_0 .net "a1", 0 0, L_000001b796fc93a0;  1 drivers
v000001b796f47230_0 .net "a2", 0 0, L_000001b796fc83e0;  1 drivers
v000001b796f468d0_0 .net "b", 0 0, L_000001b796fca4b0;  1 drivers
v000001b796f46970_0 .net "c1", 0 0, L_000001b796fc8ae0;  1 drivers
v000001b796f47f50_0 .net "carryin", 0 0, L_000001b796fc7dc0;  alias, 1 drivers
v000001b796f47910_0 .net "cout", 0 0, L_000001b796fc88b0;  alias, 1 drivers
v000001b796f47870_0 .net "sum", 0 0, L_000001b796fc8530;  1 drivers
S_000001b796f4a9c0 .scope module, "fa5" "fulladder4" 5 16, 5 21 0, S_000001b796f45680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "carryin";
v000001b796f48590_0 .net "a", 3 0, L_000001b796fcaa50;  1 drivers
v000001b796f490d0_0 .net "b", 3 0, L_000001b796fcc030;  1 drivers
v000001b796f48a90_0 .net "c1", 0 0, L_000001b796fc7f10;  1 drivers
v000001b796f48f90_0 .net "c2", 0 0, L_000001b796fc8ca0;  1 drivers
v000001b796f492b0_0 .net "c3", 0 0, L_000001b796fc9640;  1 drivers
v000001b796f48d10_0 .net "carryin", 0 0, L_000001b796fc88b0;  alias, 1 drivers
v000001b796f483b0_0 .net "cout", 0 0, L_000001b796fc9560;  alias, 1 drivers
v000001b796f498f0_0 .net "sum", 3 0, L_000001b796fcab90;  1 drivers
L_000001b796fcbb30 .part L_000001b796fcaa50, 0, 1;
L_000001b796fca2d0 .part L_000001b796fcc030, 0, 1;
L_000001b796fca550 .part L_000001b796fcaa50, 1, 1;
L_000001b796fcb770 .part L_000001b796fcc030, 1, 1;
L_000001b796fcbf90 .part L_000001b796fcaa50, 2, 1;
L_000001b796fcae10 .part L_000001b796fcc030, 2, 1;
L_000001b796fcab90 .concat8 [ 1 1 1 1], L_000001b796fc8b50, L_000001b796fc8c30, L_000001b796fc9720, L_000001b796fc95d0;
L_000001b796fcaff0 .part L_000001b796fcaa50, 3, 1;
L_000001b796fc9d30 .part L_000001b796fcc030, 3, 1;
S_000001b796f49ed0 .scope module, "fa0" "fulladder" 5 31, 5 38 0, S_000001b796f4a9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fc7b20 .functor XOR 1, L_000001b796fcbb30, L_000001b796fca2d0, C4<0>, C4<0>;
L_000001b796fc7f80 .functor AND 1, L_000001b796fcbb30, L_000001b796fca2d0, C4<1>, C4<1>;
L_000001b796fc8b50 .functor XOR 1, L_000001b796fc7b20, L_000001b796fc88b0, C4<0>, C4<0>;
L_000001b796fc9410 .functor AND 1, L_000001b796fc7b20, L_000001b796fc88b0, C4<1>, C4<1>;
L_000001b796fc7f10 .functor XOR 1, L_000001b796fc9410, L_000001b796fc7f80, C4<0>, C4<0>;
v000001b796f47690_0 .net "a", 0 0, L_000001b796fcbb30;  1 drivers
v000001b796f45ed0_0 .net "a1", 0 0, L_000001b796fc7b20;  1 drivers
v000001b796f46010_0 .net "a2", 0 0, L_000001b796fc9410;  1 drivers
v000001b796f47a50_0 .net "b", 0 0, L_000001b796fca2d0;  1 drivers
v000001b796f45cf0_0 .net "c1", 0 0, L_000001b796fc7f80;  1 drivers
v000001b796f47b90_0 .net "carryin", 0 0, L_000001b796fc88b0;  alias, 1 drivers
v000001b796f46dd0_0 .net "cout", 0 0, L_000001b796fc7f10;  alias, 1 drivers
v000001b796f46790_0 .net "sum", 0 0, L_000001b796fc8b50;  1 drivers
S_000001b796f4a1f0 .scope module, "fa1" "fulladder" 5 32, 5 38 0, S_000001b796f4a9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fc7960 .functor XOR 1, L_000001b796fca550, L_000001b796fcb770, C4<0>, C4<0>;
L_000001b796fc85a0 .functor AND 1, L_000001b796fca550, L_000001b796fcb770, C4<1>, C4<1>;
L_000001b796fc8c30 .functor XOR 1, L_000001b796fc7960, L_000001b796fc7f10, C4<0>, C4<0>;
L_000001b796fc80d0 .functor AND 1, L_000001b796fc7960, L_000001b796fc7f10, C4<1>, C4<1>;
L_000001b796fc8ca0 .functor XOR 1, L_000001b796fc80d0, L_000001b796fc85a0, C4<0>, C4<0>;
v000001b796f46330_0 .net "a", 0 0, L_000001b796fca550;  1 drivers
v000001b796f463d0_0 .net "a1", 0 0, L_000001b796fc7960;  1 drivers
v000001b796f46e70_0 .net "a2", 0 0, L_000001b796fc80d0;  1 drivers
v000001b796f47410_0 .net "b", 0 0, L_000001b796fcb770;  1 drivers
v000001b796f46a10_0 .net "c1", 0 0, L_000001b796fc85a0;  1 drivers
v000001b796f46ab0_0 .net "carryin", 0 0, L_000001b796fc7f10;  alias, 1 drivers
v000001b796f46b50_0 .net "cout", 0 0, L_000001b796fc8ca0;  alias, 1 drivers
v000001b796f46bf0_0 .net "sum", 0 0, L_000001b796fc8c30;  1 drivers
S_000001b796f4a830 .scope module, "fa2" "fulladder" 5 33, 5 38 0, S_000001b796f4a9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fc7b90 .functor XOR 1, L_000001b796fcbf90, L_000001b796fcae10, C4<0>, C4<0>;
L_000001b796fc94f0 .functor AND 1, L_000001b796fcbf90, L_000001b796fcae10, C4<1>, C4<1>;
L_000001b796fc9720 .functor XOR 1, L_000001b796fc7b90, L_000001b796fc8ca0, C4<0>, C4<0>;
L_000001b796fc9790 .functor AND 1, L_000001b796fc7b90, L_000001b796fc8ca0, C4<1>, C4<1>;
L_000001b796fc9640 .functor XOR 1, L_000001b796fc9790, L_000001b796fc94f0, C4<0>, C4<0>;
v000001b796f47eb0_0 .net "a", 0 0, L_000001b796fcbf90;  1 drivers
v000001b796f46c90_0 .net "a1", 0 0, L_000001b796fc7b90;  1 drivers
v000001b796f47e10_0 .net "a2", 0 0, L_000001b796fc9790;  1 drivers
v000001b796f475f0_0 .net "b", 0 0, L_000001b796fcae10;  1 drivers
v000001b796f477d0_0 .net "c1", 0 0, L_000001b796fc94f0;  1 drivers
v000001b796f47af0_0 .net "carryin", 0 0, L_000001b796fc8ca0;  alias, 1 drivers
v000001b796f47ff0_0 .net "cout", 0 0, L_000001b796fc9640;  alias, 1 drivers
v000001b796f48130_0 .net "sum", 0 0, L_000001b796fc9720;  1 drivers
S_000001b796f4b7d0 .scope module, "fa3" "fulladder" 5 34, 5 38 0, S_000001b796f4a9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fc9800 .functor XOR 1, L_000001b796fcaff0, L_000001b796fc9d30, C4<0>, C4<0>;
L_000001b796fc9870 .functor AND 1, L_000001b796fcaff0, L_000001b796fc9d30, C4<1>, C4<1>;
L_000001b796fc95d0 .functor XOR 1, L_000001b796fc9800, L_000001b796fc9640, C4<0>, C4<0>;
L_000001b796fc96b0 .functor AND 1, L_000001b796fc9800, L_000001b796fc9640, C4<1>, C4<1>;
L_000001b796fc9560 .functor XOR 1, L_000001b796fc96b0, L_000001b796fc9870, C4<0>, C4<0>;
v000001b796f48270_0 .net "a", 0 0, L_000001b796fcaff0;  1 drivers
v000001b796f48310_0 .net "a1", 0 0, L_000001b796fc9800;  1 drivers
v000001b796f484f0_0 .net "a2", 0 0, L_000001b796fc96b0;  1 drivers
v000001b796f48450_0 .net "b", 0 0, L_000001b796fc9d30;  1 drivers
v000001b796f486d0_0 .net "c1", 0 0, L_000001b796fc9870;  1 drivers
v000001b796f49210_0 .net "carryin", 0 0, L_000001b796fc9640;  alias, 1 drivers
v000001b796f49990_0 .net "cout", 0 0, L_000001b796fc9560;  alias, 1 drivers
v000001b796f48db0_0 .net "sum", 0 0, L_000001b796fc95d0;  1 drivers
S_000001b796f4b960 .scope module, "tc" "two_comple" 7 5, 7 9 0, S_000001b796f44b90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /OUTPUT 8 "comp";
L_000001b796fbdb60 .functor NOT 8, v000001b796f6ac50_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001b796f4e8d0_0 .net "A", 7 0, v000001b796f6ac50_0;  alias, 1 drivers
v000001b796f4f870_0 .net "comp", 7 0, L_000001b796f6f570;  alias, 1 drivers
v000001b796f4e970_0 .net "cout", 0 0, L_000001b796fc9170;  1 drivers
v000001b796f4f370_0 .net "q", 7 0, L_000001b796fbdb60;  1 drivers
S_000001b796f4ab50 .scope module, "fa8" "fulladder8" 7 14, 5 1 0, S_000001b796f4b960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /INPUT 1 "carryin";
v000001b796f4c170_0 .net "a", 7 0, L_000001b796fbdb60;  alias, 1 drivers
L_000001b796f73d60 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001b796f4ed30_0 .net "b", 7 0, L_000001b796f73d60;  1 drivers
v000001b796f4f9b0_0 .net "c1", 0 0, L_000001b796fc8ed0;  1 drivers
L_000001b796f73da8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b796f4f230_0 .net "carryin", 0 0, L_000001b796f73da8;  1 drivers
v000001b796f4f550_0 .net "cout", 0 0, L_000001b796fc9170;  alias, 1 drivers
v000001b796f4fa50_0 .net "sum", 7 0, L_000001b796f6f570;  alias, 1 drivers
L_000001b796f6e3f0 .part L_000001b796fbdb60, 0, 4;
L_000001b796f6f890 .part L_000001b796f73d60, 0, 4;
L_000001b796f6f570 .concat8 [ 4 4 0 0], L_000001b796f6e0d0, L_000001b796f6f930;
L_000001b796f6f610 .part L_000001b796fbdb60, 4, 4;
L_000001b796fcc2b0 .part L_000001b796f73d60, 4, 4;
S_000001b796f4ae70 .scope module, "fa4" "fulladder4" 5 15, 5 21 0, S_000001b796f4ab50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "carryin";
v000001b796f4c490_0 .net "a", 3 0, L_000001b796f6e3f0;  1 drivers
v000001b796f4d430_0 .net "b", 3 0, L_000001b796f6f890;  1 drivers
v000001b796f4bbd0_0 .net "c1", 0 0, L_000001b796fbd850;  1 drivers
v000001b796f4c210_0 .net "c2", 0 0, L_000001b796fc8df0;  1 drivers
v000001b796f4dbb0_0 .net "c3", 0 0, L_000001b796fc7a40;  1 drivers
v000001b796f4c0d0_0 .net "carryin", 0 0, L_000001b796f73da8;  alias, 1 drivers
v000001b796f4dc50_0 .net "cout", 0 0, L_000001b796fc8ed0;  alias, 1 drivers
v000001b796f4ce90_0 .net "sum", 3 0, L_000001b796f6e0d0;  1 drivers
L_000001b796f6ec10 .part L_000001b796f6e3f0, 0, 1;
L_000001b796f6ed50 .part L_000001b796f6f890, 0, 1;
L_000001b796f6ee90 .part L_000001b796f6e3f0, 1, 1;
L_000001b796f6df90 .part L_000001b796f6f890, 1, 1;
L_000001b796f6e030 .part L_000001b796f6e3f0, 2, 1;
L_000001b796f6e210 .part L_000001b796f6f890, 2, 1;
L_000001b796f6e0d0 .concat8 [ 1 1 1 1], L_000001b796fbda10, L_000001b796fc7ff0, L_000001b796fc9020, L_000001b796fc7d50;
L_000001b796f6e350 .part L_000001b796f6e3f0, 3, 1;
L_000001b796f6f070 .part L_000001b796f6f890, 3, 1;
S_000001b796f49bb0 .scope module, "fa0" "fulladder" 5 31, 5 38 0, S_000001b796f4ae70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fbda80 .functor XOR 1, L_000001b796f6ec10, L_000001b796f6ed50, C4<0>, C4<0>;
L_000001b796fbd9a0 .functor AND 1, L_000001b796f6ec10, L_000001b796f6ed50, C4<1>, C4<1>;
L_000001b796fbda10 .functor XOR 1, L_000001b796fbda80, L_000001b796f73da8, C4<0>, C4<0>;
L_000001b796fbd930 .functor AND 1, L_000001b796fbda80, L_000001b796f73da8, C4<1>, C4<1>;
L_000001b796fbd850 .functor XOR 1, L_000001b796fbd930, L_000001b796fbd9a0, C4<0>, C4<0>;
v000001b796f48bd0_0 .net "a", 0 0, L_000001b796f6ec10;  1 drivers
v000001b796f49030_0 .net "a1", 0 0, L_000001b796fbda80;  1 drivers
v000001b796f48810_0 .net "a2", 0 0, L_000001b796fbd930;  1 drivers
v000001b796f488b0_0 .net "b", 0 0, L_000001b796f6ed50;  1 drivers
v000001b796f49530_0 .net "c1", 0 0, L_000001b796fbd9a0;  1 drivers
v000001b796f48950_0 .net "carryin", 0 0, L_000001b796f73da8;  alias, 1 drivers
v000001b796f49170_0 .net "cout", 0 0, L_000001b796fbd850;  alias, 1 drivers
v000001b796f49490_0 .net "sum", 0 0, L_000001b796fbda10;  1 drivers
S_000001b796f4a060 .scope module, "fa1" "fulladder" 5 32, 5 38 0, S_000001b796f4ae70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fbdaf0 .functor XOR 1, L_000001b796f6ee90, L_000001b796f6df90, C4<0>, C4<0>;
L_000001b796fbd8c0 .functor AND 1, L_000001b796f6ee90, L_000001b796f6df90, C4<1>, C4<1>;
L_000001b796fc7ff0 .functor XOR 1, L_000001b796fbdaf0, L_000001b796fbd850, C4<0>, C4<0>;
L_000001b796fc7ab0 .functor AND 1, L_000001b796fbdaf0, L_000001b796fbd850, C4<1>, C4<1>;
L_000001b796fc8df0 .functor XOR 1, L_000001b796fc7ab0, L_000001b796fbd8c0, C4<0>, C4<0>;
v000001b796f489f0_0 .net "a", 0 0, L_000001b796f6ee90;  1 drivers
v000001b796f48e50_0 .net "a1", 0 0, L_000001b796fbdaf0;  1 drivers
v000001b796f48b30_0 .net "a2", 0 0, L_000001b796fc7ab0;  1 drivers
v000001b796f495d0_0 .net "b", 0 0, L_000001b796f6df90;  1 drivers
v000001b796f48c70_0 .net "c1", 0 0, L_000001b796fbd8c0;  1 drivers
v000001b796f49670_0 .net "carryin", 0 0, L_000001b796fbd850;  alias, 1 drivers
v000001b796f49710_0 .net "cout", 0 0, L_000001b796fc8df0;  alias, 1 drivers
v000001b796f497b0_0 .net "sum", 0 0, L_000001b796fc7ff0;  1 drivers
S_000001b796f4a380 .scope module, "fa2" "fulladder" 5 33, 5 38 0, S_000001b796f4ae70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fc8990 .functor XOR 1, L_000001b796f6e030, L_000001b796f6e210, C4<0>, C4<0>;
L_000001b796fc8450 .functor AND 1, L_000001b796f6e030, L_000001b796f6e210, C4<1>, C4<1>;
L_000001b796fc9020 .functor XOR 1, L_000001b796fc8990, L_000001b796fc8df0, C4<0>, C4<0>;
L_000001b796fc8e60 .functor AND 1, L_000001b796fc8990, L_000001b796fc8df0, C4<1>, C4<1>;
L_000001b796fc7a40 .functor XOR 1, L_000001b796fc8e60, L_000001b796fc8450, C4<0>, C4<0>;
v000001b796f49850_0 .net "a", 0 0, L_000001b796f6e030;  1 drivers
v000001b796f4c030_0 .net "a1", 0 0, L_000001b796fc8990;  1 drivers
v000001b796f4d110_0 .net "a2", 0 0, L_000001b796fc8e60;  1 drivers
v000001b796f4c2b0_0 .net "b", 0 0, L_000001b796f6e210;  1 drivers
v000001b796f4dd90_0 .net "c1", 0 0, L_000001b796fc8450;  1 drivers
v000001b796f4cd50_0 .net "carryin", 0 0, L_000001b796fc8df0;  alias, 1 drivers
v000001b796f4db10_0 .net "cout", 0 0, L_000001b796fc7a40;  alias, 1 drivers
v000001b796f4e150_0 .net "sum", 0 0, L_000001b796fc9020;  1 drivers
S_000001b796f4a510 .scope module, "fa3" "fulladder" 5 34, 5 38 0, S_000001b796f4ae70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fc78f0 .functor XOR 1, L_000001b796f6e350, L_000001b796f6f070, C4<0>, C4<0>;
L_000001b796fc8a00 .functor AND 1, L_000001b796f6e350, L_000001b796f6f070, C4<1>, C4<1>;
L_000001b796fc7d50 .functor XOR 1, L_000001b796fc78f0, L_000001b796fc7a40, C4<0>, C4<0>;
L_000001b796fc7ea0 .functor AND 1, L_000001b796fc78f0, L_000001b796fc7a40, C4<1>, C4<1>;
L_000001b796fc8ed0 .functor XOR 1, L_000001b796fc7ea0, L_000001b796fc8a00, C4<0>, C4<0>;
v000001b796f4c8f0_0 .net "a", 0 0, L_000001b796f6e350;  1 drivers
v000001b796f4be50_0 .net "a1", 0 0, L_000001b796fc78f0;  1 drivers
v000001b796f4d1b0_0 .net "a2", 0 0, L_000001b796fc7ea0;  1 drivers
v000001b796f4d6b0_0 .net "b", 0 0, L_000001b796f6f070;  1 drivers
v000001b796f4d570_0 .net "c1", 0 0, L_000001b796fc8a00;  1 drivers
v000001b796f4d4d0_0 .net "carryin", 0 0, L_000001b796fc7a40;  alias, 1 drivers
v000001b796f4d930_0 .net "cout", 0 0, L_000001b796fc8ed0;  alias, 1 drivers
v000001b796f4bc70_0 .net "sum", 0 0, L_000001b796fc7d50;  1 drivers
S_000001b796f4a6a0 .scope module, "fa5" "fulladder4" 5 16, 5 21 0, S_000001b796f4ab50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "carryin";
v000001b796f4d9d0_0 .net "a", 3 0, L_000001b796f6f610;  1 drivers
v000001b796f4e0b0_0 .net "b", 3 0, L_000001b796fcc2b0;  1 drivers
v000001b796f4e1f0_0 .net "c1", 0 0, L_000001b796fc7c70;  1 drivers
v000001b796f4e290_0 .net "c2", 0 0, L_000001b796fc8bc0;  1 drivers
v000001b796f4e330_0 .net "c3", 0 0, L_000001b796fc8220;  1 drivers
v000001b796f4bd10_0 .net "carryin", 0 0, L_000001b796fc8ed0;  alias, 1 drivers
v000001b796f4bdb0_0 .net "cout", 0 0, L_000001b796fc9170;  alias, 1 drivers
v000001b796f4bf90_0 .net "sum", 3 0, L_000001b796f6f930;  1 drivers
L_000001b796f6fb10 .part L_000001b796f6f610, 0, 1;
L_000001b796f6f9d0 .part L_000001b796fcc2b0, 0, 1;
L_000001b796f6f6b0 .part L_000001b796f6f610, 1, 1;
L_000001b796f6fa70 .part L_000001b796fcc2b0, 1, 1;
L_000001b796f6f750 .part L_000001b796f6f610, 2, 1;
L_000001b796f6f7f0 .part L_000001b796fcc2b0, 2, 1;
L_000001b796f6f930 .concat8 [ 1 1 1 1], L_000001b796fc86f0, L_000001b796fc81b0, L_000001b796fc8760, L_000001b796fc7e30;
L_000001b796f6f430 .part L_000001b796f6f610, 3, 1;
L_000001b796f6f4d0 .part L_000001b796fcc2b0, 3, 1;
S_000001b796f4ace0 .scope module, "fa0" "fulladder" 5 31, 5 38 0, S_000001b796f4a6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fc8610 .functor XOR 1, L_000001b796f6fb10, L_000001b796f6f9d0, C4<0>, C4<0>;
L_000001b796fc91e0 .functor AND 1, L_000001b796f6fb10, L_000001b796f6f9d0, C4<1>, C4<1>;
L_000001b796fc86f0 .functor XOR 1, L_000001b796fc8610, L_000001b796fc8ed0, C4<0>, C4<0>;
L_000001b796fc8140 .functor AND 1, L_000001b796fc8610, L_000001b796fc8ed0, C4<1>, C4<1>;
L_000001b796fc7c70 .functor XOR 1, L_000001b796fc8140, L_000001b796fc91e0, C4<0>, C4<0>;
v000001b796f4dcf0_0 .net "a", 0 0, L_000001b796f6fb10;  1 drivers
v000001b796f4bef0_0 .net "a1", 0 0, L_000001b796fc8610;  1 drivers
v000001b796f4c7b0_0 .net "a2", 0 0, L_000001b796fc8140;  1 drivers
v000001b796f4c5d0_0 .net "b", 0 0, L_000001b796f6f9d0;  1 drivers
v000001b796f4da70_0 .net "c1", 0 0, L_000001b796fc91e0;  1 drivers
v000001b796f4c850_0 .net "carryin", 0 0, L_000001b796fc8ed0;  alias, 1 drivers
v000001b796f4cad0_0 .net "cout", 0 0, L_000001b796fc7c70;  alias, 1 drivers
v000001b796f4d610_0 .net "sum", 0 0, L_000001b796fc86f0;  1 drivers
S_000001b796f4b000 .scope module, "fa1" "fulladder" 5 32, 5 38 0, S_000001b796f4a6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fc8060 .functor XOR 1, L_000001b796f6f6b0, L_000001b796f6fa70, C4<0>, C4<0>;
L_000001b796fc8680 .functor AND 1, L_000001b796f6f6b0, L_000001b796f6fa70, C4<1>, C4<1>;
L_000001b796fc81b0 .functor XOR 1, L_000001b796fc8060, L_000001b796fc7c70, C4<0>, C4<0>;
L_000001b796fc8fb0 .functor AND 1, L_000001b796fc8060, L_000001b796fc7c70, C4<1>, C4<1>;
L_000001b796fc8bc0 .functor XOR 1, L_000001b796fc8fb0, L_000001b796fc8680, C4<0>, C4<0>;
v000001b796f4cb70_0 .net "a", 0 0, L_000001b796f6f6b0;  1 drivers
v000001b796f4de30_0 .net "a1", 0 0, L_000001b796fc8060;  1 drivers
v000001b796f4ded0_0 .net "a2", 0 0, L_000001b796fc8fb0;  1 drivers
v000001b796f4d070_0 .net "b", 0 0, L_000001b796f6fa70;  1 drivers
v000001b796f4d2f0_0 .net "c1", 0 0, L_000001b796fc8680;  1 drivers
v000001b796f4c990_0 .net "carryin", 0 0, L_000001b796fc7c70;  alias, 1 drivers
v000001b796f4c3f0_0 .net "cout", 0 0, L_000001b796fc8bc0;  alias, 1 drivers
v000001b796f4ca30_0 .net "sum", 0 0, L_000001b796fc81b0;  1 drivers
S_000001b796f4b190 .scope module, "fa2" "fulladder" 5 33, 5 38 0, S_000001b796f4a6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fc79d0 .functor XOR 1, L_000001b796f6f750, L_000001b796f6f7f0, C4<0>, C4<0>;
L_000001b796fc8f40 .functor AND 1, L_000001b796f6f750, L_000001b796f6f7f0, C4<1>, C4<1>;
L_000001b796fc8760 .functor XOR 1, L_000001b796fc79d0, L_000001b796fc8bc0, C4<0>, C4<0>;
L_000001b796fc87d0 .functor AND 1, L_000001b796fc79d0, L_000001b796fc8bc0, C4<1>, C4<1>;
L_000001b796fc8220 .functor XOR 1, L_000001b796fc87d0, L_000001b796fc8f40, C4<0>, C4<0>;
v000001b796f4c350_0 .net "a", 0 0, L_000001b796f6f750;  1 drivers
v000001b796f4d750_0 .net "a1", 0 0, L_000001b796fc79d0;  1 drivers
v000001b796f4c530_0 .net "a2", 0 0, L_000001b796fc87d0;  1 drivers
v000001b796f4cc10_0 .net "b", 0 0, L_000001b796f6f7f0;  1 drivers
v000001b796f4c670_0 .net "c1", 0 0, L_000001b796fc8f40;  1 drivers
v000001b796f4d250_0 .net "carryin", 0 0, L_000001b796fc8bc0;  alias, 1 drivers
v000001b796f4c710_0 .net "cout", 0 0, L_000001b796fc8220;  alias, 1 drivers
v000001b796f4ccb0_0 .net "sum", 0 0, L_000001b796fc8760;  1 drivers
S_000001b796f4b4b0 .scope module, "fa3" "fulladder" 5 34, 5 38 0, S_000001b796f4a6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fc9330 .functor XOR 1, L_000001b796f6f430, L_000001b796f6f4d0, C4<0>, C4<0>;
L_000001b796fc8920 .functor AND 1, L_000001b796f6f430, L_000001b796f6f4d0, C4<1>, C4<1>;
L_000001b796fc7e30 .functor XOR 1, L_000001b796fc9330, L_000001b796fc8220, C4<0>, C4<0>;
L_000001b796fc8290 .functor AND 1, L_000001b796fc9330, L_000001b796fc8220, C4<1>, C4<1>;
L_000001b796fc9170 .functor XOR 1, L_000001b796fc8290, L_000001b796fc8920, C4<0>, C4<0>;
v000001b796f4d390_0 .net "a", 0 0, L_000001b796f6f430;  1 drivers
v000001b796f4df70_0 .net "a1", 0 0, L_000001b796fc9330;  1 drivers
v000001b796f4d7f0_0 .net "a2", 0 0, L_000001b796fc8290;  1 drivers
v000001b796f4cdf0_0 .net "b", 0 0, L_000001b796f6f4d0;  1 drivers
v000001b796f4cf30_0 .net "c1", 0 0, L_000001b796fc8920;  1 drivers
v000001b796f4d890_0 .net "carryin", 0 0, L_000001b796fc8220;  alias, 1 drivers
v000001b796f4e010_0 .net "cout", 0 0, L_000001b796fc9170;  alias, 1 drivers
v000001b796f4cfd0_0 .net "sum", 0 0, L_000001b796fc7e30;  1 drivers
S_000001b796f4b640 .scope module, "fadd" "fulladder8" 3 15, 5 1 0, S_000001b796a783b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /INPUT 1 "carryin";
v000001b796f61e50_0 .net "a", 7 0, v000001b796f6c550_0;  alias, 1 drivers
v000001b796f61310_0 .net "b", 7 0, v000001b796f6ac50_0;  alias, 1 drivers
v000001b796f60730_0 .net "c1", 0 0, L_000001b796eae4d0;  1 drivers
v000001b796f620d0_0 .net "carryin", 0 0, v000001b796f6ab10_0;  alias, 1 drivers
v000001b796f61c70_0 .net "cout", 0 0, L_000001b796eae7e0;  alias, 1 drivers
v000001b796f60c30_0 .net "sum", 7 0, L_000001b796f6c190;  alias, 1 drivers
L_000001b796f6ca50 .part v000001b796f6c550_0, 0, 4;
L_000001b796f6bdd0 .part v000001b796f6ac50_0, 0, 4;
L_000001b796f6c190 .concat8 [ 4 4 0 0], L_000001b796f6c0f0, L_000001b796f6a9d0;
L_000001b796f6c230 .part v000001b796f6c550_0, 4, 4;
L_000001b796f6c4b0 .part v000001b796f6ac50_0, 4, 4;
S_000001b796f5d360 .scope module, "fa4" "fulladder4" 5 15, 5 21 0, S_000001b796f4b640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "carryin";
v000001b796f5fbf0_0 .net "a", 3 0, L_000001b796f6ca50;  1 drivers
v000001b796f5ecf0_0 .net "b", 3 0, L_000001b796f6bdd0;  1 drivers
v000001b796f5e2f0_0 .net "c1", 0 0, L_000001b796eafb90;  1 drivers
v000001b796f5fe70_0 .net "c2", 0 0, L_000001b796eaefc0;  1 drivers
v000001b796f5e890_0 .net "c3", 0 0, L_000001b796eaeaf0;  1 drivers
v000001b796f5eed0_0 .net "carryin", 0 0, v000001b796f6ab10_0;  alias, 1 drivers
v000001b796f5e1b0_0 .net "cout", 0 0, L_000001b796eae4d0;  alias, 1 drivers
v000001b796f5f3d0_0 .net "sum", 3 0, L_000001b796f6c0f0;  1 drivers
L_000001b796f6c370 .part L_000001b796f6ca50, 0, 1;
L_000001b796f6c410 .part L_000001b796f6bdd0, 0, 1;
L_000001b796f6b0b0 .part L_000001b796f6ca50, 1, 1;
L_000001b796f6b290 .part L_000001b796f6bdd0, 1, 1;
L_000001b796f6b3d0 .part L_000001b796f6ca50, 2, 1;
L_000001b796f6a570 .part L_000001b796f6bdd0, 2, 1;
L_000001b796f6c0f0 .concat8 [ 1 1 1 1], L_000001b796eae5b0, L_000001b796eaf030, L_000001b796eaeb60, L_000001b796eaf880;
L_000001b796f6b970 .part L_000001b796f6ca50, 3, 1;
L_000001b796f6b470 .part L_000001b796f6bdd0, 3, 1;
S_000001b796f5c0a0 .scope module, "fa0" "fulladder" 5 31, 5 38 0, S_000001b796f5d360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796eaf260 .functor XOR 1, L_000001b796f6c370, L_000001b796f6c410, C4<0>, C4<0>;
L_000001b796eaf7a0 .functor AND 1, L_000001b796f6c370, L_000001b796f6c410, C4<1>, C4<1>;
L_000001b796eae5b0 .functor XOR 1, L_000001b796eaf260, v000001b796f6ab10_0, C4<0>, C4<0>;
L_000001b796eaf500 .functor AND 1, L_000001b796eaf260, v000001b796f6ab10_0, C4<1>, C4<1>;
L_000001b796eafb90 .functor XOR 1, L_000001b796eaf500, L_000001b796eaf7a0, C4<0>, C4<0>;
v000001b796f4f7d0_0 .net "a", 0 0, L_000001b796f6c370;  1 drivers
v000001b796f4e5b0_0 .net "a1", 0 0, L_000001b796eaf260;  1 drivers
v000001b796f4e6f0_0 .net "a2", 0 0, L_000001b796eaf500;  1 drivers
v000001b796f4e830_0 .net "b", 0 0, L_000001b796f6c410;  1 drivers
v000001b796f5e390_0 .net "c1", 0 0, L_000001b796eaf7a0;  1 drivers
v000001b796f5e4d0_0 .net "carryin", 0 0, v000001b796f6ab10_0;  alias, 1 drivers
v000001b796f5fab0_0 .net "cout", 0 0, L_000001b796eafb90;  alias, 1 drivers
v000001b796f5e750_0 .net "sum", 0 0, L_000001b796eae5b0;  1 drivers
S_000001b796f5c870 .scope module, "fa1" "fulladder" 5 32, 5 38 0, S_000001b796f5d360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796eaf730 .functor XOR 1, L_000001b796f6b0b0, L_000001b796f6b290, C4<0>, C4<0>;
L_000001b796eafc70 .functor AND 1, L_000001b796f6b0b0, L_000001b796f6b290, C4<1>, C4<1>;
L_000001b796eaf030 .functor XOR 1, L_000001b796eaf730, L_000001b796eafb90, C4<0>, C4<0>;
L_000001b796eae540 .functor AND 1, L_000001b796eaf730, L_000001b796eafb90, C4<1>, C4<1>;
L_000001b796eaefc0 .functor XOR 1, L_000001b796eae540, L_000001b796eafc70, C4<0>, C4<0>;
v000001b796f5ffb0_0 .net "a", 0 0, L_000001b796f6b0b0;  1 drivers
v000001b796f5e610_0 .net "a1", 0 0, L_000001b796eaf730;  1 drivers
v000001b796f5f470_0 .net "a2", 0 0, L_000001b796eae540;  1 drivers
v000001b796f5e430_0 .net "b", 0 0, L_000001b796f6b290;  1 drivers
v000001b796f5f970_0 .net "c1", 0 0, L_000001b796eafc70;  1 drivers
v000001b796f5e7f0_0 .net "carryin", 0 0, L_000001b796eafb90;  alias, 1 drivers
v000001b796f5f510_0 .net "cout", 0 0, L_000001b796eaefc0;  alias, 1 drivers
v000001b796f5f150_0 .net "sum", 0 0, L_000001b796eaf030;  1 drivers
S_000001b796f5d4f0 .scope module, "fa2" "fulladder" 5 33, 5 38 0, S_000001b796f5d360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796eafce0 .functor XOR 1, L_000001b796f6b3d0, L_000001b796f6a570, C4<0>, C4<0>;
L_000001b796eae690 .functor AND 1, L_000001b796f6b3d0, L_000001b796f6a570, C4<1>, C4<1>;
L_000001b796eaeb60 .functor XOR 1, L_000001b796eafce0, L_000001b796eaefc0, C4<0>, C4<0>;
L_000001b796eaf110 .functor AND 1, L_000001b796eafce0, L_000001b796eaefc0, C4<1>, C4<1>;
L_000001b796eaeaf0 .functor XOR 1, L_000001b796eaf110, L_000001b796eae690, C4<0>, C4<0>;
v000001b796f5fc90_0 .net "a", 0 0, L_000001b796f6b3d0;  1 drivers
v000001b796f5ec50_0 .net "a1", 0 0, L_000001b796eafce0;  1 drivers
v000001b796f5fdd0_0 .net "a2", 0 0, L_000001b796eaf110;  1 drivers
v000001b796f5ed90_0 .net "b", 0 0, L_000001b796f6a570;  1 drivers
v000001b796f5fb50_0 .net "c1", 0 0, L_000001b796eae690;  1 drivers
v000001b796f5df30_0 .net "carryin", 0 0, L_000001b796eaefc0;  alias, 1 drivers
v000001b796f60190_0 .net "cout", 0 0, L_000001b796eaeaf0;  alias, 1 drivers
v000001b796f5ee30_0 .net "sum", 0 0, L_000001b796eaeb60;  1 drivers
S_000001b796f5ceb0 .scope module, "fa3" "fulladder" 5 34, 5 38 0, S_000001b796f5d360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796eaed20 .functor XOR 1, L_000001b796f6b970, L_000001b796f6b470, C4<0>, C4<0>;
L_000001b796eaf810 .functor AND 1, L_000001b796f6b970, L_000001b796f6b470, C4<1>, C4<1>;
L_000001b796eaf880 .functor XOR 1, L_000001b796eaed20, L_000001b796eaeaf0, C4<0>, C4<0>;
L_000001b796eaebd0 .functor AND 1, L_000001b796eaed20, L_000001b796eaeaf0, C4<1>, C4<1>;
L_000001b796eae4d0 .functor XOR 1, L_000001b796eaebd0, L_000001b796eaf810, C4<0>, C4<0>;
v000001b796f5e6b0_0 .net "a", 0 0, L_000001b796f6b970;  1 drivers
v000001b796f5dcb0_0 .net "a1", 0 0, L_000001b796eaed20;  1 drivers
v000001b796f5f5b0_0 .net "a2", 0 0, L_000001b796eaebd0;  1 drivers
v000001b796f5f650_0 .net "b", 0 0, L_000001b796f6b470;  1 drivers
v000001b796f5fa10_0 .net "c1", 0 0, L_000001b796eaf810;  1 drivers
v000001b796f5ebb0_0 .net "carryin", 0 0, L_000001b796eaeaf0;  alias, 1 drivers
v000001b796f5e110_0 .net "cout", 0 0, L_000001b796eae4d0;  alias, 1 drivers
v000001b796f5f830_0 .net "sum", 0 0, L_000001b796eaf880;  1 drivers
S_000001b796f5d810 .scope module, "fa5" "fulladder4" 5 16, 5 21 0, S_000001b796f4b640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "carryin";
v000001b796f611d0_0 .net "a", 3 0, L_000001b796f6c230;  1 drivers
v000001b796f61db0_0 .net "b", 3 0, L_000001b796f6c4b0;  1 drivers
v000001b796f618b0_0 .net "c1", 0 0, L_000001b796eae380;  1 drivers
v000001b796f622b0_0 .net "c2", 0 0, L_000001b796eafc00;  1 drivers
v000001b796f61d10_0 .net "c3", 0 0, L_000001b796eaeee0;  1 drivers
v000001b796f60af0_0 .net "carryin", 0 0, L_000001b796eae4d0;  alias, 1 drivers
v000001b796f60cd0_0 .net "cout", 0 0, L_000001b796eae7e0;  alias, 1 drivers
v000001b796f623f0_0 .net "sum", 3 0, L_000001b796f6a9d0;  1 drivers
L_000001b796f6a890 .part L_000001b796f6c230, 0, 1;
L_000001b796f6ba10 .part L_000001b796f6c4b0, 0, 1;
L_000001b796f6a930 .part L_000001b796f6c230, 1, 1;
L_000001b796f6c5f0 .part L_000001b796f6c4b0, 1, 1;
L_000001b796f6bbf0 .part L_000001b796f6c230, 2, 1;
L_000001b796f6caf0 .part L_000001b796f6c4b0, 2, 1;
L_000001b796f6a9d0 .concat8 [ 1 1 1 1], L_000001b796eaee70, L_000001b796eaf570, L_000001b796eaecb0, L_000001b796eafd50;
L_000001b796f6abb0 .part L_000001b796f6c230, 3, 1;
L_000001b796f6bab0 .part L_000001b796f6c4b0, 3, 1;
S_000001b796f5d1d0 .scope module, "fa0" "fulladder" 5 31, 5 38 0, S_000001b796f5d810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796eae770 .functor XOR 1, L_000001b796f6a890, L_000001b796f6ba10, C4<0>, C4<0>;
L_000001b796eae3f0 .functor AND 1, L_000001b796f6a890, L_000001b796f6ba10, C4<1>, C4<1>;
L_000001b796eaee70 .functor XOR 1, L_000001b796eae770, L_000001b796eae4d0, C4<0>, C4<0>;
L_000001b796eae700 .functor AND 1, L_000001b796eae770, L_000001b796eae4d0, C4<1>, C4<1>;
L_000001b796eae380 .functor XOR 1, L_000001b796eae700, L_000001b796eae3f0, C4<0>, C4<0>;
v000001b796f5de90_0 .net "a", 0 0, L_000001b796f6a890;  1 drivers
v000001b796f5ddf0_0 .net "a1", 0 0, L_000001b796eae770;  1 drivers
v000001b796f5ef70_0 .net "a2", 0 0, L_000001b796eae700;  1 drivers
v000001b796f5f6f0_0 .net "b", 0 0, L_000001b796f6ba10;  1 drivers
v000001b796f5e070_0 .net "c1", 0 0, L_000001b796eae3f0;  1 drivers
v000001b796f5e570_0 .net "carryin", 0 0, L_000001b796eae4d0;  alias, 1 drivers
v000001b796f5e930_0 .net "cout", 0 0, L_000001b796eae380;  alias, 1 drivers
v000001b796f5f1f0_0 .net "sum", 0 0, L_000001b796eaee70;  1 drivers
S_000001b796f5c230 .scope module, "fa1" "fulladder" 5 32, 5 38 0, S_000001b796f5d810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796eae460 .functor XOR 1, L_000001b796f6a930, L_000001b796f6c5f0, C4<0>, C4<0>;
L_000001b796eaf8f0 .functor AND 1, L_000001b796f6a930, L_000001b796f6c5f0, C4<1>, C4<1>;
L_000001b796eaf570 .functor XOR 1, L_000001b796eae460, L_000001b796eae380, C4<0>, C4<0>;
L_000001b796eaec40 .functor AND 1, L_000001b796eae460, L_000001b796eae380, C4<1>, C4<1>;
L_000001b796eafc00 .functor XOR 1, L_000001b796eaec40, L_000001b796eaf8f0, C4<0>, C4<0>;
v000001b796f5f790_0 .net "a", 0 0, L_000001b796f6a930;  1 drivers
v000001b796f5f010_0 .net "a1", 0 0, L_000001b796eae460;  1 drivers
v000001b796f5dfd0_0 .net "a2", 0 0, L_000001b796eaec40;  1 drivers
v000001b796f5f290_0 .net "b", 0 0, L_000001b796f6c5f0;  1 drivers
v000001b796f5e250_0 .net "c1", 0 0, L_000001b796eaf8f0;  1 drivers
v000001b796f5f0b0_0 .net "carryin", 0 0, L_000001b796eae380;  alias, 1 drivers
v000001b796f5f330_0 .net "cout", 0 0, L_000001b796eafc00;  alias, 1 drivers
v000001b796f5e9d0_0 .net "sum", 0 0, L_000001b796eaf570;  1 drivers
S_000001b796f5cd20 .scope module, "fa2" "fulladder" 5 33, 5 38 0, S_000001b796f5d810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796eae2a0 .functor XOR 1, L_000001b796f6bbf0, L_000001b796f6caf0, C4<0>, C4<0>;
L_000001b796eaf340 .functor AND 1, L_000001b796f6bbf0, L_000001b796f6caf0, C4<1>, C4<1>;
L_000001b796eaecb0 .functor XOR 1, L_000001b796eae2a0, L_000001b796eafc00, C4<0>, C4<0>;
L_000001b796eaf9d0 .functor AND 1, L_000001b796eae2a0, L_000001b796eafc00, C4<1>, C4<1>;
L_000001b796eaeee0 .functor XOR 1, L_000001b796eaf9d0, L_000001b796eaf340, C4<0>, C4<0>;
v000001b796f5fd30_0 .net "a", 0 0, L_000001b796f6bbf0;  1 drivers
v000001b796f5ea70_0 .net "a1", 0 0, L_000001b796eae2a0;  1 drivers
v000001b796f5ff10_0 .net "a2", 0 0, L_000001b796eaf9d0;  1 drivers
v000001b796f5eb10_0 .net "b", 0 0, L_000001b796f6caf0;  1 drivers
v000001b796f60050_0 .net "c1", 0 0, L_000001b796eaf340;  1 drivers
v000001b796f5f8d0_0 .net "carryin", 0 0, L_000001b796eafc00;  alias, 1 drivers
v000001b796f600f0_0 .net "cout", 0 0, L_000001b796eaeee0;  alias, 1 drivers
v000001b796f60230_0 .net "sum", 0 0, L_000001b796eaecb0;  1 drivers
S_000001b796f5c550 .scope module, "fa3" "fulladder" 5 34, 5 38 0, S_000001b796f5d810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796eae310 .functor XOR 1, L_000001b796f6abb0, L_000001b796f6bab0, C4<0>, C4<0>;
L_000001b796eaf0a0 .functor AND 1, L_000001b796f6abb0, L_000001b796f6bab0, C4<1>, C4<1>;
L_000001b796eafd50 .functor XOR 1, L_000001b796eae310, L_000001b796eaeee0, C4<0>, C4<0>;
L_000001b796eaf180 .functor AND 1, L_000001b796eae310, L_000001b796eaeee0, C4<1>, C4<1>;
L_000001b796eae7e0 .functor XOR 1, L_000001b796eaf180, L_000001b796eaf0a0, C4<0>, C4<0>;
v000001b796f602d0_0 .net "a", 0 0, L_000001b796f6abb0;  1 drivers
v000001b796f60370_0 .net "a1", 0 0, L_000001b796eae310;  1 drivers
v000001b796f5dc10_0 .net "a2", 0 0, L_000001b796eaf180;  1 drivers
v000001b796f5dd50_0 .net "b", 0 0, L_000001b796f6bab0;  1 drivers
v000001b796f61630_0 .net "c1", 0 0, L_000001b796eaf0a0;  1 drivers
v000001b796f60ff0_0 .net "carryin", 0 0, L_000001b796eaeee0;  alias, 1 drivers
v000001b796f61a90_0 .net "cout", 0 0, L_000001b796eae7e0;  alias, 1 drivers
v000001b796f62350_0 .net "sum", 0 0, L_000001b796eafd50;  1 drivers
S_000001b796f5cb90 .scope module, "fsub" "subtract8" 3 18, 7 1 0, S_000001b796a783b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "result";
v000001b796f69df0_0 .net "A", 7 0, v000001b796f6c550_0;  alias, 1 drivers
v000001b796f69f30_0 .net "B", 7 0, v000001b796f6ac50_0;  alias, 1 drivers
v000001b796f67e10_0 .net "comp", 7 0, L_000001b796f6d1d0;  1 drivers
v000001b796f68270_0 .net "cout", 0 0, L_000001b796fbbda0;  1 drivers
v000001b796f67f50_0 .net "result", 7 0, L_000001b796f6ead0;  alias, 1 drivers
S_000001b796f5d040 .scope module, "fa8" "fulladder8" 7 6, 5 1 0, S_000001b796f5cb90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /INPUT 1 "carryin";
v000001b796f63110_0 .net "a", 7 0, v000001b796f6c550_0;  alias, 1 drivers
v000001b796f64fb0_0 .net "b", 7 0, L_000001b796f6d1d0;  alias, 1 drivers
v000001b796f64970_0 .net "c1", 0 0, L_000001b796fbc3c0;  1 drivers
L_000001b796f73d18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b796f62c10_0 .net "carryin", 0 0, L_000001b796f73d18;  1 drivers
v000001b796f63570_0 .net "cout", 0 0, L_000001b796fbbda0;  alias, 1 drivers
v000001b796f63ed0_0 .net "sum", 7 0, L_000001b796f6ead0;  alias, 1 drivers
L_000001b796f6def0 .part v000001b796f6c550_0, 0, 4;
L_000001b796f6eb70 .part L_000001b796f6d1d0, 0, 4;
L_000001b796f6ead0 .concat8 [ 4 4 0 0], L_000001b796f6d3b0, L_000001b796f6f390;
L_000001b796f6db30 .part v000001b796f6c550_0, 4, 4;
L_000001b796f6dd10 .part L_000001b796f6d1d0, 4, 4;
S_000001b796f5c6e0 .scope module, "fa4" "fulladder4" 5 15, 5 21 0, S_000001b796f5d040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "carryin";
v000001b796f62710_0 .net "a", 3 0, L_000001b796f6def0;  1 drivers
v000001b796f619f0_0 .net "b", 3 0, L_000001b796f6eb70;  1 drivers
v000001b796f61bd0_0 .net "c1", 0 0, L_000001b796fbcb30;  1 drivers
v000001b796f627b0_0 .net "c2", 0 0, L_000001b796fbd000;  1 drivers
v000001b796f628f0_0 .net "c3", 0 0, L_000001b796fbd460;  1 drivers
v000001b796f604b0_0 .net "carryin", 0 0, L_000001b796f73d18;  alias, 1 drivers
v000001b796f60550_0 .net "cout", 0 0, L_000001b796fbc3c0;  alias, 1 drivers
v000001b796f605f0_0 .net "sum", 3 0, L_000001b796f6d3b0;  1 drivers
L_000001b796f6edf0 .part L_000001b796f6def0, 0, 1;
L_000001b796f6ddb0 .part L_000001b796f6eb70, 0, 1;
L_000001b796f6e850 .part L_000001b796f6def0, 1, 1;
L_000001b796f6cd70 .part L_000001b796f6eb70, 1, 1;
L_000001b796f6d770 .part L_000001b796f6def0, 2, 1;
L_000001b796f6d270 .part L_000001b796f6eb70, 2, 1;
L_000001b796f6d3b0 .concat8 [ 1 1 1 1], L_000001b796fbc970, L_000001b796fbc0b0, L_000001b796fbcc80, L_000001b796fbd0e0;
L_000001b796f6f2f0 .part L_000001b796f6def0, 3, 1;
L_000001b796f6d8b0 .part L_000001b796f6eb70, 3, 1;
S_000001b796f5ca00 .scope module, "fa0" "fulladder" 5 31, 5 38 0, S_000001b796f5c6e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fbd2a0 .functor XOR 1, L_000001b796f6edf0, L_000001b796f6ddb0, C4<0>, C4<0>;
L_000001b796fbcdd0 .functor AND 1, L_000001b796f6edf0, L_000001b796f6ddb0, C4<1>, C4<1>;
L_000001b796fbc970 .functor XOR 1, L_000001b796fbd2a0, L_000001b796f73d18, C4<0>, C4<0>;
L_000001b796fbd230 .functor AND 1, L_000001b796fbd2a0, L_000001b796f73d18, C4<1>, C4<1>;
L_000001b796fbcb30 .functor XOR 1, L_000001b796fbd230, L_000001b796fbcdd0, C4<0>, C4<0>;
v000001b796f61090_0 .net "a", 0 0, L_000001b796f6edf0;  1 drivers
v000001b796f61130_0 .net "a1", 0 0, L_000001b796fbd2a0;  1 drivers
v000001b796f62990_0 .net "a2", 0 0, L_000001b796fbd230;  1 drivers
v000001b796f62a30_0 .net "b", 0 0, L_000001b796f6ddb0;  1 drivers
v000001b796f616d0_0 .net "c1", 0 0, L_000001b796fbcdd0;  1 drivers
v000001b796f62530_0 .net "carryin", 0 0, L_000001b796f73d18;  alias, 1 drivers
v000001b796f62ad0_0 .net "cout", 0 0, L_000001b796fbcb30;  alias, 1 drivers
v000001b796f61270_0 .net "sum", 0 0, L_000001b796fbc970;  1 drivers
S_000001b796f5bbf0 .scope module, "fa1" "fulladder" 5 32, 5 38 0, S_000001b796f5c6e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fbd7e0 .functor XOR 1, L_000001b796f6e850, L_000001b796f6cd70, C4<0>, C4<0>;
L_000001b796fbc9e0 .functor AND 1, L_000001b796f6e850, L_000001b796f6cd70, C4<1>, C4<1>;
L_000001b796fbc0b0 .functor XOR 1, L_000001b796fbd7e0, L_000001b796fbcb30, C4<0>, C4<0>;
L_000001b796fbc350 .functor AND 1, L_000001b796fbd7e0, L_000001b796fbcb30, C4<1>, C4<1>;
L_000001b796fbd000 .functor XOR 1, L_000001b796fbc350, L_000001b796fbc9e0, C4<0>, C4<0>;
v000001b796f61b30_0 .net "a", 0 0, L_000001b796f6e850;  1 drivers
v000001b796f62170_0 .net "a1", 0 0, L_000001b796fbd7e0;  1 drivers
v000001b796f613b0_0 .net "a2", 0 0, L_000001b796fbc350;  1 drivers
v000001b796f61ef0_0 .net "b", 0 0, L_000001b796f6cd70;  1 drivers
v000001b796f61450_0 .net "c1", 0 0, L_000001b796fbc9e0;  1 drivers
v000001b796f614f0_0 .net "carryin", 0 0, L_000001b796fbcb30;  alias, 1 drivers
v000001b796f61590_0 .net "cout", 0 0, L_000001b796fbd000;  alias, 1 drivers
v000001b796f62210_0 .net "sum", 0 0, L_000001b796fbc0b0;  1 drivers
S_000001b796f5c3c0 .scope module, "fa2" "fulladder" 5 33, 5 38 0, S_000001b796f5c6e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fbc120 .functor XOR 1, L_000001b796f6d770, L_000001b796f6d270, C4<0>, C4<0>;
L_000001b796fbc2e0 .functor AND 1, L_000001b796f6d770, L_000001b796f6d270, C4<1>, C4<1>;
L_000001b796fbcc80 .functor XOR 1, L_000001b796fbc120, L_000001b796fbd000, C4<0>, C4<0>;
L_000001b796fbccf0 .functor AND 1, L_000001b796fbc120, L_000001b796fbd000, C4<1>, C4<1>;
L_000001b796fbd460 .functor XOR 1, L_000001b796fbccf0, L_000001b796fbc2e0, C4<0>, C4<0>;
v000001b796f60eb0_0 .net "a", 0 0, L_000001b796f6d770;  1 drivers
v000001b796f61770_0 .net "a1", 0 0, L_000001b796fbc120;  1 drivers
v000001b796f61810_0 .net "a2", 0 0, L_000001b796fbccf0;  1 drivers
v000001b796f61f90_0 .net "b", 0 0, L_000001b796f6d270;  1 drivers
v000001b796f62030_0 .net "c1", 0 0, L_000001b796fbc2e0;  1 drivers
v000001b796f60b90_0 .net "carryin", 0 0, L_000001b796fbd000;  alias, 1 drivers
v000001b796f62850_0 .net "cout", 0 0, L_000001b796fbd460;  alias, 1 drivers
v000001b796f62490_0 .net "sum", 0 0, L_000001b796fbcc80;  1 drivers
S_000001b796f5bf10 .scope module, "fa3" "fulladder" 5 34, 5 38 0, S_000001b796f5c6e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fbce40 .functor XOR 1, L_000001b796f6f2f0, L_000001b796f6d8b0, C4<0>, C4<0>;
L_000001b796fbc660 .functor AND 1, L_000001b796f6f2f0, L_000001b796f6d8b0, C4<1>, C4<1>;
L_000001b796fbd0e0 .functor XOR 1, L_000001b796fbce40, L_000001b796fbd460, C4<0>, C4<0>;
L_000001b796fbd310 .functor AND 1, L_000001b796fbce40, L_000001b796fbd460, C4<1>, C4<1>;
L_000001b796fbc3c0 .functor XOR 1, L_000001b796fbd310, L_000001b796fbc660, C4<0>, C4<0>;
v000001b796f61950_0 .net "a", 0 0, L_000001b796f6f2f0;  1 drivers
v000001b796f62b70_0 .net "a1", 0 0, L_000001b796fbce40;  1 drivers
v000001b796f60410_0 .net "a2", 0 0, L_000001b796fbd310;  1 drivers
v000001b796f60a50_0 .net "b", 0 0, L_000001b796f6d8b0;  1 drivers
v000001b796f625d0_0 .net "c1", 0 0, L_000001b796fbc660;  1 drivers
v000001b796f60690_0 .net "carryin", 0 0, L_000001b796fbd460;  alias, 1 drivers
v000001b796f62670_0 .net "cout", 0 0, L_000001b796fbc3c0;  alias, 1 drivers
v000001b796f607d0_0 .net "sum", 0 0, L_000001b796fbd0e0;  1 drivers
S_000001b796f5d680 .scope module, "fa5" "fulladder4" 5 16, 5 21 0, S_000001b796f5d040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "carryin";
v000001b796f65230_0 .net "a", 3 0, L_000001b796f6db30;  1 drivers
v000001b796f64290_0 .net "b", 3 0, L_000001b796f6dd10;  1 drivers
v000001b796f64ab0_0 .net "c1", 0 0, L_000001b796fbbcc0;  1 drivers
v000001b796f63390_0 .net "c2", 0 0, L_000001b796fbd540;  1 drivers
v000001b796f634d0_0 .net "c3", 0 0, L_000001b796fbc510;  1 drivers
v000001b796f64b50_0 .net "carryin", 0 0, L_000001b796fbc3c0;  alias, 1 drivers
v000001b796f63e30_0 .net "cout", 0 0, L_000001b796fbbda0;  alias, 1 drivers
v000001b796f64f10_0 .net "sum", 3 0, L_000001b796f6f390;  1 drivers
L_000001b796f6e8f0 .part L_000001b796f6db30, 0, 1;
L_000001b796f6d590 .part L_000001b796f6dd10, 0, 1;
L_000001b796f6d950 .part L_000001b796f6db30, 1, 1;
L_000001b796f6ce10 .part L_000001b796f6dd10, 1, 1;
L_000001b796f6da90 .part L_000001b796f6db30, 2, 1;
L_000001b796f6ef30 .part L_000001b796f6dd10, 2, 1;
L_000001b796f6f390 .concat8 [ 1 1 1 1], L_000001b796fbd150, L_000001b796fbc200, L_000001b796fbc4a0, L_000001b796fbbc50;
L_000001b796f6d090 .part L_000001b796f6db30, 3, 1;
L_000001b796f6cc30 .part L_000001b796f6dd10, 3, 1;
S_000001b796f5d9a0 .scope module, "fa0" "fulladder" 5 31, 5 38 0, S_000001b796f5d680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fbcac0 .functor XOR 1, L_000001b796f6e8f0, L_000001b796f6d590, C4<0>, C4<0>;
L_000001b796fbc190 .functor AND 1, L_000001b796f6e8f0, L_000001b796f6d590, C4<1>, C4<1>;
L_000001b796fbd150 .functor XOR 1, L_000001b796fbcac0, L_000001b796fbc3c0, C4<0>, C4<0>;
L_000001b796fbceb0 .functor AND 1, L_000001b796fbcac0, L_000001b796fbc3c0, C4<1>, C4<1>;
L_000001b796fbbcc0 .functor XOR 1, L_000001b796fbceb0, L_000001b796fbc190, C4<0>, C4<0>;
v000001b796f60870_0 .net "a", 0 0, L_000001b796f6e8f0;  1 drivers
v000001b796f60910_0 .net "a1", 0 0, L_000001b796fbcac0;  1 drivers
v000001b796f609b0_0 .net "a2", 0 0, L_000001b796fbceb0;  1 drivers
v000001b796f60d70_0 .net "b", 0 0, L_000001b796f6d590;  1 drivers
v000001b796f60e10_0 .net "c1", 0 0, L_000001b796fbc190;  1 drivers
v000001b796f60f50_0 .net "carryin", 0 0, L_000001b796fbc3c0;  alias, 1 drivers
v000001b796f640b0_0 .net "cout", 0 0, L_000001b796fbbcc0;  alias, 1 drivers
v000001b796f650f0_0 .net "sum", 0 0, L_000001b796fbd150;  1 drivers
S_000001b796f5bd80 .scope module, "fa1" "fulladder" 5 32, 5 38 0, S_000001b796f5d680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fbcc10 .functor XOR 1, L_000001b796f6d950, L_000001b796f6ce10, C4<0>, C4<0>;
L_000001b796fbd380 .functor AND 1, L_000001b796f6d950, L_000001b796f6ce10, C4<1>, C4<1>;
L_000001b796fbc200 .functor XOR 1, L_000001b796fbcc10, L_000001b796fbbcc0, C4<0>, C4<0>;
L_000001b796fbc430 .functor AND 1, L_000001b796fbcc10, L_000001b796fbbcc0, C4<1>, C4<1>;
L_000001b796fbd540 .functor XOR 1, L_000001b796fbc430, L_000001b796fbd380, C4<0>, C4<0>;
v000001b796f63070_0 .net "a", 0 0, L_000001b796f6d950;  1 drivers
v000001b796f63430_0 .net "a1", 0 0, L_000001b796fbcc10;  1 drivers
v000001b796f64c90_0 .net "a2", 0 0, L_000001b796fbc430;  1 drivers
v000001b796f62f30_0 .net "b", 0 0, L_000001b796f6ce10;  1 drivers
v000001b796f63f70_0 .net "c1", 0 0, L_000001b796fbd380;  1 drivers
v000001b796f63d90_0 .net "carryin", 0 0, L_000001b796fbbcc0;  alias, 1 drivers
v000001b796f636b0_0 .net "cout", 0 0, L_000001b796fbd540;  alias, 1 drivers
v000001b796f63750_0 .net "sum", 0 0, L_000001b796fbc200;  1 drivers
S_000001b796f67060 .scope module, "fa2" "fulladder" 5 33, 5 38 0, S_000001b796f5d680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fbd5b0 .functor XOR 1, L_000001b796f6da90, L_000001b796f6ef30, C4<0>, C4<0>;
L_000001b796fbd620 .functor AND 1, L_000001b796f6da90, L_000001b796f6ef30, C4<1>, C4<1>;
L_000001b796fbc4a0 .functor XOR 1, L_000001b796fbd5b0, L_000001b796fbd540, C4<0>, C4<0>;
L_000001b796fbd700 .functor AND 1, L_000001b796fbd5b0, L_000001b796fbd540, C4<1>, C4<1>;
L_000001b796fbc510 .functor XOR 1, L_000001b796fbd700, L_000001b796fbd620, C4<0>, C4<0>;
v000001b796f63930_0 .net "a", 0 0, L_000001b796f6da90;  1 drivers
v000001b796f64d30_0 .net "a1", 0 0, L_000001b796fbd5b0;  1 drivers
v000001b796f62df0_0 .net "a2", 0 0, L_000001b796fbd700;  1 drivers
v000001b796f632f0_0 .net "b", 0 0, L_000001b796f6ef30;  1 drivers
v000001b796f64830_0 .net "c1", 0 0, L_000001b796fbd620;  1 drivers
v000001b796f64150_0 .net "carryin", 0 0, L_000001b796fbd540;  alias, 1 drivers
v000001b796f62cb0_0 .net "cout", 0 0, L_000001b796fbc510;  alias, 1 drivers
v000001b796f64010_0 .net "sum", 0 0, L_000001b796fbc4a0;  1 drivers
S_000001b796f66570 .scope module, "fa3" "fulladder" 5 34, 5 38 0, S_000001b796f5d680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fbd690 .functor XOR 1, L_000001b796f6d090, L_000001b796f6cc30, C4<0>, C4<0>;
L_000001b796fbc6d0 .functor AND 1, L_000001b796f6d090, L_000001b796f6cc30, C4<1>, C4<1>;
L_000001b796fbbc50 .functor XOR 1, L_000001b796fbd690, L_000001b796fbc510, C4<0>, C4<0>;
L_000001b796fbbd30 .functor AND 1, L_000001b796fbd690, L_000001b796fbc510, C4<1>, C4<1>;
L_000001b796fbbda0 .functor XOR 1, L_000001b796fbbd30, L_000001b796fbc6d0, C4<0>, C4<0>;
v000001b796f65190_0 .net "a", 0 0, L_000001b796f6d090;  1 drivers
v000001b796f63c50_0 .net "a1", 0 0, L_000001b796fbd690;  1 drivers
v000001b796f648d0_0 .net "a2", 0 0, L_000001b796fbbd30;  1 drivers
v000001b796f63250_0 .net "b", 0 0, L_000001b796f6cc30;  1 drivers
v000001b796f637f0_0 .net "c1", 0 0, L_000001b796fbc6d0;  1 drivers
v000001b796f64330_0 .net "carryin", 0 0, L_000001b796fbc510;  alias, 1 drivers
v000001b796f646f0_0 .net "cout", 0 0, L_000001b796fbbda0;  alias, 1 drivers
v000001b796f641f0_0 .net "sum", 0 0, L_000001b796fbbc50;  1 drivers
S_000001b796f65c10 .scope module, "tc" "two_comple" 7 5, 7 9 0, S_000001b796f5cb90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /OUTPUT 8 "comp";
L_000001b796eaf420 .functor NOT 8, v000001b796f6ac50_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001b796f69c10_0 .net "A", 7 0, v000001b796f6ac50_0;  alias, 1 drivers
v000001b796f67eb0_0 .net "comp", 7 0, L_000001b796f6d1d0;  alias, 1 drivers
v000001b796f69cb0_0 .net "cout", 0 0, L_000001b796fbd1c0;  1 drivers
v000001b796f69d50_0 .net "q", 7 0, L_000001b796eaf420;  1 drivers
S_000001b796f67510 .scope module, "fa8" "fulladder8" 7 14, 5 1 0, S_000001b796f65c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /INPUT 1 "carryin";
v000001b796f69170_0 .net "a", 7 0, L_000001b796eaf420;  alias, 1 drivers
L_000001b796f73c88 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001b796f69ad0_0 .net "b", 7 0, L_000001b796f73c88;  1 drivers
v000001b796f69350_0 .net "c1", 0 0, L_000001b796fbbe80;  1 drivers
L_000001b796f73cd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b796f69a30_0 .net "carryin", 0 0, L_000001b796f73cd0;  1 drivers
v000001b796f69670_0 .net "cout", 0 0, L_000001b796fbd1c0;  alias, 1 drivers
v000001b796f69b70_0 .net "sum", 7 0, L_000001b796f6d1d0;  alias, 1 drivers
L_000001b796f6e710 .part L_000001b796eaf420, 0, 4;
L_000001b796f6d810 .part L_000001b796f73c88, 0, 4;
L_000001b796f6d1d0 .concat8 [ 4 4 0 0], L_000001b796f6ccd0, L_000001b796f6d4f0;
L_000001b796f6d6d0 .part L_000001b796eaf420, 4, 4;
L_000001b796f6e530 .part L_000001b796f73c88, 4, 4;
S_000001b796f676a0 .scope module, "fa4" "fulladder4" 5 15, 5 21 0, S_000001b796f67510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "carryin";
v000001b796f657d0_0 .net "a", 3 0, L_000001b796f6e710;  1 drivers
v000001b796f65a50_0 .net "b", 3 0, L_000001b796f6d810;  1 drivers
v000001b796f65af0_0 .net "c1", 0 0, L_000001b796eafab0;  1 drivers
v000001b796f65550_0 .net "c2", 0 0, L_000001b796eb00d0;  1 drivers
v000001b796f69e90_0 .net "c3", 0 0, L_000001b796eaff80;  1 drivers
v000001b796f69710_0 .net "carryin", 0 0, L_000001b796f73cd0;  alias, 1 drivers
v000001b796f68770_0 .net "cout", 0 0, L_000001b796fbbe80;  alias, 1 drivers
v000001b796f68130_0 .net "sum", 3 0, L_000001b796f6ccd0;  1 drivers
L_000001b796f6d9f0 .part L_000001b796f6e710, 0, 1;
L_000001b796f6f1b0 .part L_000001b796f6d810, 0, 1;
L_000001b796f6cf50 .part L_000001b796f6e710, 1, 1;
L_000001b796f6cff0 .part L_000001b796f6d810, 1, 1;
L_000001b796f6e170 .part L_000001b796f6e710, 2, 1;
L_000001b796f6dc70 .part L_000001b796f6d810, 2, 1;
L_000001b796f6ccd0 .concat8 [ 1 1 1 1], L_000001b796eaf490, L_000001b796eae9a0, L_000001b796eafea0, L_000001b796fbc900;
L_000001b796f6e990 .part L_000001b796f6e710, 3, 1;
L_000001b796f6dbd0 .part L_000001b796f6d810, 3, 1;
S_000001b796f671f0 .scope module, "fa0" "fulladder" 5 31, 5 38 0, S_000001b796f676a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796eaf2d0 .functor XOR 1, L_000001b796f6d9f0, L_000001b796f6f1b0, C4<0>, C4<0>;
L_000001b796eafdc0 .functor AND 1, L_000001b796f6d9f0, L_000001b796f6f1b0, C4<1>, C4<1>;
L_000001b796eaf490 .functor XOR 1, L_000001b796eaf2d0, L_000001b796f73cd0, C4<0>, C4<0>;
L_000001b796eaf5e0 .functor AND 1, L_000001b796eaf2d0, L_000001b796f73cd0, C4<1>, C4<1>;
L_000001b796eafab0 .functor XOR 1, L_000001b796eaf5e0, L_000001b796eafdc0, C4<0>, C4<0>;
v000001b796f639d0_0 .net "a", 0 0, L_000001b796f6d9f0;  1 drivers
v000001b796f652d0_0 .net "a1", 0 0, L_000001b796eaf2d0;  1 drivers
v000001b796f65050_0 .net "a2", 0 0, L_000001b796eaf5e0;  1 drivers
v000001b796f63610_0 .net "b", 0 0, L_000001b796f6f1b0;  1 drivers
v000001b796f64bf0_0 .net "c1", 0 0, L_000001b796eafdc0;  1 drivers
v000001b796f63890_0 .net "carryin", 0 0, L_000001b796f73cd0;  alias, 1 drivers
v000001b796f63a70_0 .net "cout", 0 0, L_000001b796eafab0;  alias, 1 drivers
v000001b796f64a10_0 .net "sum", 0 0, L_000001b796eaf490;  1 drivers
S_000001b796f66d40 .scope module, "fa1" "fulladder" 5 32, 5 38 0, S_000001b796f676a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796eae850 .functor XOR 1, L_000001b796f6cf50, L_000001b796f6cff0, C4<0>, C4<0>;
L_000001b796eae930 .functor AND 1, L_000001b796f6cf50, L_000001b796f6cff0, C4<1>, C4<1>;
L_000001b796eae9a0 .functor XOR 1, L_000001b796eae850, L_000001b796eafab0, C4<0>, C4<0>;
L_000001b796eb0060 .functor AND 1, L_000001b796eae850, L_000001b796eafab0, C4<1>, C4<1>;
L_000001b796eb00d0 .functor XOR 1, L_000001b796eb0060, L_000001b796eae930, C4<0>, C4<0>;
v000001b796f631b0_0 .net "a", 0 0, L_000001b796f6cf50;  1 drivers
v000001b796f65370_0 .net "a1", 0 0, L_000001b796eae850;  1 drivers
v000001b796f63b10_0 .net "a2", 0 0, L_000001b796eb0060;  1 drivers
v000001b796f64470_0 .net "b", 0 0, L_000001b796f6cff0;  1 drivers
v000001b796f64dd0_0 .net "c1", 0 0, L_000001b796eae930;  1 drivers
v000001b796f64e70_0 .net "carryin", 0 0, L_000001b796eafab0;  alias, 1 drivers
v000001b796f62d50_0 .net "cout", 0 0, L_000001b796eb00d0;  alias, 1 drivers
v000001b796f63bb0_0 .net "sum", 0 0, L_000001b796eae9a0;  1 drivers
S_000001b796f66ed0 .scope module, "fa2" "fulladder" 5 33, 5 38 0, S_000001b796f676a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796eb0140 .functor XOR 1, L_000001b796f6e170, L_000001b796f6dc70, C4<0>, C4<0>;
L_000001b796eafe30 .functor AND 1, L_000001b796f6e170, L_000001b796f6dc70, C4<1>, C4<1>;
L_000001b796eafea0 .functor XOR 1, L_000001b796eb0140, L_000001b796eb00d0, C4<0>, C4<0>;
L_000001b796eaff10 .functor AND 1, L_000001b796eb0140, L_000001b796eb00d0, C4<1>, C4<1>;
L_000001b796eaff80 .functor XOR 1, L_000001b796eaff10, L_000001b796eafe30, C4<0>, C4<0>;
v000001b796f63cf0_0 .net "a", 0 0, L_000001b796f6e170;  1 drivers
v000001b796f62e90_0 .net "a1", 0 0, L_000001b796eb0140;  1 drivers
v000001b796f643d0_0 .net "a2", 0 0, L_000001b796eaff10;  1 drivers
v000001b796f62fd0_0 .net "b", 0 0, L_000001b796f6dc70;  1 drivers
v000001b796f64510_0 .net "c1", 0 0, L_000001b796eafe30;  1 drivers
v000001b796f645b0_0 .net "carryin", 0 0, L_000001b796eb00d0;  alias, 1 drivers
v000001b796f64650_0 .net "cout", 0 0, L_000001b796eaff80;  alias, 1 drivers
v000001b796f64790_0 .net "sum", 0 0, L_000001b796eafea0;  1 drivers
S_000001b796f65da0 .scope module, "fa3" "fulladder" 5 34, 5 38 0, S_000001b796f676a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796eafff0 .functor XOR 1, L_000001b796f6e990, L_000001b796f6dbd0, C4<0>, C4<0>;
L_000001b796fbd770 .functor AND 1, L_000001b796f6e990, L_000001b796f6dbd0, C4<1>, C4<1>;
L_000001b796fbc900 .functor XOR 1, L_000001b796eafff0, L_000001b796eaff80, C4<0>, C4<0>;
L_000001b796fbbe10 .functor AND 1, L_000001b796eafff0, L_000001b796eaff80, C4<1>, C4<1>;
L_000001b796fbbe80 .functor XOR 1, L_000001b796fbbe10, L_000001b796fbd770, C4<0>, C4<0>;
v000001b796f655f0_0 .net "a", 0 0, L_000001b796f6e990;  1 drivers
v000001b796f65690_0 .net "a1", 0 0, L_000001b796eafff0;  1 drivers
v000001b796f65410_0 .net "a2", 0 0, L_000001b796fbbe10;  1 drivers
v000001b796f65910_0 .net "b", 0 0, L_000001b796f6dbd0;  1 drivers
v000001b796f65870_0 .net "c1", 0 0, L_000001b796fbd770;  1 drivers
v000001b796f659b0_0 .net "carryin", 0 0, L_000001b796eaff80;  alias, 1 drivers
v000001b796f654b0_0 .net "cout", 0 0, L_000001b796fbbe80;  alias, 1 drivers
v000001b796f65730_0 .net "sum", 0 0, L_000001b796fbc900;  1 drivers
S_000001b796f663e0 .scope module, "fa5" "fulladder4" 5 16, 5 21 0, S_000001b796f67510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "carryin";
v000001b796f69fd0_0 .net "a", 3 0, L_000001b796f6d6d0;  1 drivers
v000001b796f69990_0 .net "b", 3 0, L_000001b796f6e530;  1 drivers
v000001b796f6a390_0 .net "c1", 0 0, L_000001b796fbcf20;  1 drivers
v000001b796f693f0_0 .net "c2", 0 0, L_000001b796fbcd60;  1 drivers
v000001b796f67cd0_0 .net "c3", 0 0, L_000001b796fbc820;  1 drivers
v000001b796f692b0_0 .net "carryin", 0 0, L_000001b796fbbe80;  alias, 1 drivers
v000001b796f684f0_0 .net "cout", 0 0, L_000001b796fbd1c0;  alias, 1 drivers
v000001b796f67d70_0 .net "sum", 3 0, L_000001b796f6d4f0;  1 drivers
L_000001b796f6d450 .part L_000001b796f6d6d0, 0, 1;
L_000001b796f6ecb0 .part L_000001b796f6e530, 0, 1;
L_000001b796f6d310 .part L_000001b796f6d6d0, 1, 1;
L_000001b796f6e2b0 .part L_000001b796f6e530, 1, 1;
L_000001b796f6de50 .part L_000001b796f6d6d0, 2, 1;
L_000001b796f6f250 .part L_000001b796f6e530, 2, 1;
L_000001b796f6d4f0 .concat8 [ 1 1 1 1], L_000001b796fbbef0, L_000001b796fbd070, L_000001b796fbc580, L_000001b796fbc270;
L_000001b796f6d130 .part L_000001b796f6d6d0, 3, 1;
L_000001b796f6e7b0 .part L_000001b796f6e530, 3, 1;
S_000001b796f67380 .scope module, "fa0" "fulladder" 5 31, 5 38 0, S_000001b796f663e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fbc740 .functor XOR 1, L_000001b796f6d450, L_000001b796f6ecb0, C4<0>, C4<0>;
L_000001b796fbd3f0 .functor AND 1, L_000001b796f6d450, L_000001b796f6ecb0, C4<1>, C4<1>;
L_000001b796fbbef0 .functor XOR 1, L_000001b796fbc740, L_000001b796fbbe80, C4<0>, C4<0>;
L_000001b796fbc040 .functor AND 1, L_000001b796fbc740, L_000001b796fbbe80, C4<1>, C4<1>;
L_000001b796fbcf20 .functor XOR 1, L_000001b796fbc040, L_000001b796fbd3f0, C4<0>, C4<0>;
v000001b796f6a110_0 .net "a", 0 0, L_000001b796f6d450;  1 drivers
v000001b796f688b0_0 .net "a1", 0 0, L_000001b796fbc740;  1 drivers
v000001b796f68310_0 .net "a2", 0 0, L_000001b796fbc040;  1 drivers
v000001b796f69490_0 .net "b", 0 0, L_000001b796f6ecb0;  1 drivers
v000001b796f697b0_0 .net "c1", 0 0, L_000001b796fbd3f0;  1 drivers
v000001b796f68e50_0 .net "carryin", 0 0, L_000001b796fbbe80;  alias, 1 drivers
v000001b796f68450_0 .net "cout", 0 0, L_000001b796fbcf20;  alias, 1 drivers
v000001b796f686d0_0 .net "sum", 0 0, L_000001b796fbbef0;  1 drivers
S_000001b796f67830 .scope module, "fa1" "fulladder" 5 32, 5 38 0, S_000001b796f663e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fbbf60 .functor XOR 1, L_000001b796f6d310, L_000001b796f6e2b0, C4<0>, C4<0>;
L_000001b796fbbfd0 .functor AND 1, L_000001b796f6d310, L_000001b796f6e2b0, C4<1>, C4<1>;
L_000001b796fbd070 .functor XOR 1, L_000001b796fbbf60, L_000001b796fbcf20, C4<0>, C4<0>;
L_000001b796fbcf90 .functor AND 1, L_000001b796fbbf60, L_000001b796fbcf20, C4<1>, C4<1>;
L_000001b796fbcd60 .functor XOR 1, L_000001b796fbcf90, L_000001b796fbbfd0, C4<0>, C4<0>;
v000001b796f68810_0 .net "a", 0 0, L_000001b796f6d310;  1 drivers
v000001b796f698f0_0 .net "a1", 0 0, L_000001b796fbbf60;  1 drivers
v000001b796f68ef0_0 .net "a2", 0 0, L_000001b796fbcf90;  1 drivers
v000001b796f69850_0 .net "b", 0 0, L_000001b796f6e2b0;  1 drivers
v000001b796f6a070_0 .net "c1", 0 0, L_000001b796fbbfd0;  1 drivers
v000001b796f68950_0 .net "carryin", 0 0, L_000001b796fbcf20;  alias, 1 drivers
v000001b796f6a1b0_0 .net "cout", 0 0, L_000001b796fbcd60;  alias, 1 drivers
v000001b796f683b0_0 .net "sum", 0 0, L_000001b796fbd070;  1 drivers
S_000001b796f679c0 .scope module, "fa2" "fulladder" 5 33, 5 38 0, S_000001b796f663e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fbd4d0 .functor XOR 1, L_000001b796f6de50, L_000001b796f6f250, C4<0>, C4<0>;
L_000001b796fbc7b0 .functor AND 1, L_000001b796f6de50, L_000001b796f6f250, C4<1>, C4<1>;
L_000001b796fbc580 .functor XOR 1, L_000001b796fbd4d0, L_000001b796fbcd60, C4<0>, C4<0>;
L_000001b796fbc5f0 .functor AND 1, L_000001b796fbd4d0, L_000001b796fbcd60, C4<1>, C4<1>;
L_000001b796fbc820 .functor XOR 1, L_000001b796fbc5f0, L_000001b796fbc7b0, C4<0>, C4<0>;
v000001b796f68bd0_0 .net "a", 0 0, L_000001b796f6de50;  1 drivers
v000001b796f6a250_0 .net "a1", 0 0, L_000001b796fbd4d0;  1 drivers
v000001b796f689f0_0 .net "a2", 0 0, L_000001b796fbc5f0;  1 drivers
v000001b796f68a90_0 .net "b", 0 0, L_000001b796f6f250;  1 drivers
v000001b796f68b30_0 .net "c1", 0 0, L_000001b796fbc7b0;  1 drivers
v000001b796f68db0_0 .net "carryin", 0 0, L_000001b796fbcd60;  alias, 1 drivers
v000001b796f68c70_0 .net "cout", 0 0, L_000001b796fbc820;  alias, 1 drivers
v000001b796f69030_0 .net "sum", 0 0, L_000001b796fbc580;  1 drivers
S_000001b796f65f30 .scope module, "fa3" "fulladder" 5 34, 5 38 0, S_000001b796f663e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_000001b796fbc890 .functor XOR 1, L_000001b796f6d130, L_000001b796f6e7b0, C4<0>, C4<0>;
L_000001b796fbcba0 .functor AND 1, L_000001b796f6d130, L_000001b796f6e7b0, C4<1>, C4<1>;
L_000001b796fbc270 .functor XOR 1, L_000001b796fbc890, L_000001b796fbc820, C4<0>, C4<0>;
L_000001b796fbca50 .functor AND 1, L_000001b796fbc890, L_000001b796fbc820, C4<1>, C4<1>;
L_000001b796fbd1c0 .functor XOR 1, L_000001b796fbca50, L_000001b796fbcba0, C4<0>, C4<0>;
v000001b796f69210_0 .net "a", 0 0, L_000001b796f6d130;  1 drivers
v000001b796f67c30_0 .net "a1", 0 0, L_000001b796fbc890;  1 drivers
v000001b796f690d0_0 .net "a2", 0 0, L_000001b796fbca50;  1 drivers
v000001b796f69530_0 .net "b", 0 0, L_000001b796f6e7b0;  1 drivers
v000001b796f68d10_0 .net "c1", 0 0, L_000001b796fbcba0;  1 drivers
v000001b796f6a2f0_0 .net "carryin", 0 0, L_000001b796fbc820;  alias, 1 drivers
v000001b796f695d0_0 .net "cout", 0 0, L_000001b796fbd1c0;  alias, 1 drivers
v000001b796f68f90_0 .net "sum", 0 0, L_000001b796fbc270;  1 drivers
S_000001b796f660c0 .scope module, "lshift" "shift_left8" 3 17, 6 14 0, S_000001b796a783b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /OUTPUT 8 "q";
v000001b796f67ff0_0 .net "A", 7 0, v000001b796f6c550_0;  alias, 1 drivers
v000001b796f68090_0 .net *"_ivl_11", 0 0, L_000001b796f6e670;  1 drivers
v000001b796f681d0_0 .net *"_ivl_15", 0 0, L_000001b796f6ceb0;  1 drivers
v000001b796f68590_0 .net *"_ivl_19", 0 0, L_000001b796f6e490;  1 drivers
v000001b796f68630_0 .net *"_ivl_23", 0 0, L_000001b796f6f110;  1 drivers
v000001b796f6a6b0_0 .net *"_ivl_27", 0 0, L_000001b796f6efd0;  1 drivers
v000001b796f6b010_0 .net *"_ivl_3", 0 0, L_000001b796f6d630;  1 drivers
L_000001b796f73c40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b796f6ae30_0 .net/2u *"_ivl_31", 0 0, L_000001b796f73c40;  1 drivers
v000001b796f6a4d0_0 .net *"_ivl_7", 0 0, L_000001b796f6e5d0;  1 drivers
v000001b796f6b330_0 .net "q", 7 0, L_000001b796f6ea30;  alias, 1 drivers
L_000001b796f6d630 .part v000001b796f6c550_0, 6, 1;
L_000001b796f6e5d0 .part v000001b796f6c550_0, 5, 1;
L_000001b796f6e670 .part v000001b796f6c550_0, 4, 1;
L_000001b796f6ceb0 .part v000001b796f6c550_0, 3, 1;
L_000001b796f6e490 .part v000001b796f6c550_0, 2, 1;
L_000001b796f6f110 .part v000001b796f6c550_0, 1, 1;
L_000001b796f6efd0 .part v000001b796f6c550_0, 0, 1;
LS_000001b796f6ea30_0_0 .concat8 [ 1 1 1 1], L_000001b796f73c40, L_000001b796f6efd0, L_000001b796f6f110, L_000001b796f6e490;
LS_000001b796f6ea30_0_4 .concat8 [ 1 1 1 1], L_000001b796f6ceb0, L_000001b796f6e670, L_000001b796f6e5d0, L_000001b796f6d630;
L_000001b796f6ea30 .concat8 [ 4 4 0 0], LS_000001b796f6ea30_0_0, LS_000001b796f6ea30_0_4;
S_000001b796f66250 .scope module, "rshift" "shift_right8" 3 16, 6 1 0, S_000001b796a783b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /OUTPUT 8 "q";
v000001b796f6c050_0 .net "A", 7 0, v000001b796f6c550_0;  alias, 1 drivers
v000001b796f6acf0_0 .net *"_ivl_11", 0 0, L_000001b796f6ad90;  1 drivers
v000001b796f6c2d0_0 .net *"_ivl_15", 0 0, L_000001b796f6bb50;  1 drivers
v000001b796f6c730_0 .net *"_ivl_19", 0 0, L_000001b796f6be70;  1 drivers
L_000001b796f73bf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b796f6b150_0 .net/2u *"_ivl_2", 0 0, L_000001b796f73bf8;  1 drivers
v000001b796f6a7f0_0 .net *"_ivl_23", 0 0, L_000001b796f6c690;  1 drivers
v000001b796f6c870_0 .net *"_ivl_27", 0 0, L_000001b796f6c7d0;  1 drivers
v000001b796f6af70_0 .net *"_ivl_32", 0 0, L_000001b796f6a430;  1 drivers
v000001b796f6b5b0_0 .net *"_ivl_7", 0 0, L_000001b796f6b510;  1 drivers
v000001b796f6b790_0 .net "q", 7 0, L_000001b796f6cb90;  alias, 1 drivers
L_000001b796f6b510 .part v000001b796f6c550_0, 7, 1;
L_000001b796f6ad90 .part v000001b796f6c550_0, 6, 1;
L_000001b796f6bb50 .part v000001b796f6c550_0, 5, 1;
L_000001b796f6be70 .part v000001b796f6c550_0, 4, 1;
L_000001b796f6c690 .part v000001b796f6c550_0, 3, 1;
L_000001b796f6c7d0 .part v000001b796f6c550_0, 2, 1;
LS_000001b796f6cb90_0_0 .concat8 [ 1 1 1 1], L_000001b796f6a430, L_000001b796f6c7d0, L_000001b796f6c690, L_000001b796f6be70;
LS_000001b796f6cb90_0_4 .concat8 [ 1 1 1 1], L_000001b796f6bb50, L_000001b796f6ad90, L_000001b796f6b510, L_000001b796f73bf8;
L_000001b796f6cb90 .concat8 [ 4 4 0 0], LS_000001b796f6cb90_0_0, LS_000001b796f6cb90_0_4;
L_000001b796f6a430 .part v000001b796f6c550_0, 1, 1;
    .scope S_000001b796a78540;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %cassign/vec4 v000001b796f4e790_0;
    %load/vec4 v000001b796f4e3d0_0;
    %cassign/vec4 v000001b796f4ebf0_0;
    %cassign/link v000001b796f4ebf0_0, v000001b796f4e3d0_0;
    %load/vec4 v000001b796f4eab0_0;
    %cassign/vec4 v000001b796f4f190_0;
    %cassign/link v000001b796f4f190_0, v000001b796f4eab0_0;
    %pushi/vec4 0, 0, 8;
    %cassign/vec4 v000001b796f4f5f0_0;
    %end;
    .thread T_0;
    .scope S_000001b796a78540;
T_1 ;
    %wait E_000001b796edd5e0;
    %load/vec4 v000001b796f4ebf0_0;
    %load/vec4 v000001b796f4e790_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.0, 5;
    %load/vec4 v000001b796f4f730_0;
    %cassign/vec4 v000001b796f4e790_0;
    %cassign/link v000001b796f4e790_0, v000001b796f4f730_0;
    %load/vec4 v000001b796f4f690_0;
    %cassign/vec4 v000001b796f4f5f0_0;
    %cassign/link v000001b796f4f5f0_0, v000001b796f4f690_0;
T_1.0 ;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4f190_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4ec90_0;
    %cassign/vec4 v000001b796f4f190_0;
    %cassign/link v000001b796f4f190_0, v000001b796f4ec90_0;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %delay 1, 0;
    %load/vec4 v000001b796f4ebf0_0;
    %load/vec4 v000001b796f4e790_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v000001b796f4f730_0;
    %cassign/vec4 v000001b796f4e790_0;
    %cassign/link v000001b796f4e790_0, v000001b796f4f730_0;
    %load/vec4 v000001b796f4f690_0;
    %cassign/vec4 v000001b796f4f5f0_0;
    %cassign/link v000001b796f4f5f0_0, v000001b796f4f690_0;
T_1.2 ;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4f190_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4f910_0;
    %cassign/vec4 v000001b796f4f190_0;
    %cassign/link v000001b796f4f190_0, v000001b796f4f910_0;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %delay 1, 0;
    %load/vec4 v000001b796f4ebf0_0;
    %load/vec4 v000001b796f4e790_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v000001b796f4f730_0;
    %cassign/vec4 v000001b796f4e790_0;
    %cassign/link v000001b796f4e790_0, v000001b796f4f730_0;
    %load/vec4 v000001b796f4f690_0;
    %cassign/vec4 v000001b796f4f5f0_0;
    %cassign/link v000001b796f4f5f0_0, v000001b796f4f690_0;
T_1.4 ;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4f190_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4ef10_0;
    %cassign/vec4 v000001b796f4f190_0;
    %cassign/link v000001b796f4f190_0, v000001b796f4ef10_0;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %delay 1, 0;
    %load/vec4 v000001b796f4ebf0_0;
    %load/vec4 v000001b796f4e790_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.6, 5;
    %load/vec4 v000001b796f4f730_0;
    %cassign/vec4 v000001b796f4e790_0;
    %cassign/link v000001b796f4e790_0, v000001b796f4f730_0;
    %load/vec4 v000001b796f4f690_0;
    %cassign/vec4 v000001b796f4f5f0_0;
    %cassign/link v000001b796f4f5f0_0, v000001b796f4f690_0;
T_1.6 ;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4f190_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4efb0_0;
    %cassign/vec4 v000001b796f4f190_0;
    %cassign/link v000001b796f4f190_0, v000001b796f4efb0_0;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %delay 1, 0;
    %load/vec4 v000001b796f4ebf0_0;
    %load/vec4 v000001b796f4e790_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.8, 5;
    %load/vec4 v000001b796f4f730_0;
    %cassign/vec4 v000001b796f4e790_0;
    %cassign/link v000001b796f4e790_0, v000001b796f4f730_0;
    %load/vec4 v000001b796f4f690_0;
    %cassign/vec4 v000001b796f4f5f0_0;
    %cassign/link v000001b796f4f5f0_0, v000001b796f4f690_0;
T_1.8 ;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4f190_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4f410_0;
    %cassign/vec4 v000001b796f4f190_0;
    %cassign/link v000001b796f4f190_0, v000001b796f4f410_0;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %delay 1, 0;
    %load/vec4 v000001b796f4ebf0_0;
    %load/vec4 v000001b796f4e790_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.10, 5;
    %load/vec4 v000001b796f4f730_0;
    %cassign/vec4 v000001b796f4e790_0;
    %cassign/link v000001b796f4e790_0, v000001b796f4f730_0;
    %load/vec4 v000001b796f4f690_0;
    %cassign/vec4 v000001b796f4f5f0_0;
    %cassign/link v000001b796f4f5f0_0, v000001b796f4f690_0;
T_1.10 ;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4f190_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4f0f0_0;
    %cassign/vec4 v000001b796f4f190_0;
    %cassign/link v000001b796f4f190_0, v000001b796f4f0f0_0;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %delay 1, 0;
    %load/vec4 v000001b796f4ebf0_0;
    %load/vec4 v000001b796f4e790_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.12, 5;
    %load/vec4 v000001b796f4f730_0;
    %cassign/vec4 v000001b796f4e790_0;
    %cassign/link v000001b796f4e790_0, v000001b796f4f730_0;
    %load/vec4 v000001b796f4f690_0;
    %cassign/vec4 v000001b796f4f5f0_0;
    %cassign/link v000001b796f4f5f0_0, v000001b796f4f690_0;
T_1.12 ;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4f190_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e470_0;
    %cassign/vec4 v000001b796f4f190_0;
    %cassign/link v000001b796f4f190_0, v000001b796f4e470_0;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %delay 1, 0;
    %load/vec4 v000001b796f4ebf0_0;
    %load/vec4 v000001b796f4e790_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.14, 5;
    %load/vec4 v000001b796f4f730_0;
    %cassign/vec4 v000001b796f4e790_0;
    %cassign/link v000001b796f4e790_0, v000001b796f4f730_0;
    %load/vec4 v000001b796f4f690_0;
    %cassign/vec4 v000001b796f4f5f0_0;
    %cassign/link v000001b796f4f5f0_0, v000001b796f4f690_0;
T_1.14 ;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4f190_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4f4b0_0;
    %cassign/vec4 v000001b796f4f190_0;
    %cassign/link v000001b796f4f190_0, v000001b796f4f4b0_0;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %delay 1, 0;
    %load/vec4 v000001b796f4ebf0_0;
    %load/vec4 v000001b796f4e790_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.16, 5;
    %load/vec4 v000001b796f4f730_0;
    %cassign/vec4 v000001b796f4e790_0;
    %cassign/link v000001b796f4e790_0, v000001b796f4f730_0;
    %load/vec4 v000001b796f4f690_0;
    %cassign/vec4 v000001b796f4f5f0_0;
    %cassign/link v000001b796f4f5f0_0, v000001b796f4f690_0;
T_1.16 ;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4e790_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4e790_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %load/vec4 v000001b796f4f5f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v000001b796f4f5f0_0, 4;
    %delay 1, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001b796a783b0;
T_2 ;
    %wait E_000001b796edbb60;
    %load/vec4 v000001b796f6b8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v000001b796f6bfb0_0;
    %cassign/vec4 v000001b796f6a610_0;
    %cassign/link v000001b796f6a610_0, v000001b796f6bfb0_0;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v000001b796f6aa70_0;
    %cassign/vec4 v000001b796f6a610_0;
    %cassign/link v000001b796f6a610_0, v000001b796f6aa70_0;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v000001b796f6aed0_0;
    %cassign/vec4 v000001b796f6a610_0;
    %cassign/link v000001b796f6a610_0, v000001b796f6aed0_0;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v000001b796f6b650_0;
    %cassign/vec4 v000001b796f6a610_0;
    %cassign/link v000001b796f6a610_0, v000001b796f6b650_0;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v000001b796f6b830_0;
    %cassign/vec4 v000001b796f6a610_0;
    %cassign/link v000001b796f6a610_0, v000001b796f6b830_0;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v000001b796f6b6f0_0;
    %cassign/vec4 v000001b796f6a610_0;
    %cassign/link v000001b796f6a610_0, v000001b796f6b6f0_0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001b796a78220;
T_3 ;
    %vpi_call 2 21 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b796a78220 {0 0 0};
    %pushi/vec4 20, 0, 8;
    %store/vec4 v000001b796f6c550_0, 0, 8;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v000001b796f6ac50_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b796f6ab10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b796f6c9b0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b796f6ab10_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001b796f6c9b0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001b796f6c9b0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001b796f6c9b0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001b796f6c9b0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001b796f6c9b0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001b796f6c9b0_0, 0, 3;
    %delay 10, 0;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu.v";
    "./divider.v";
    "./fulladder8.v";
    "./shift.v";
    "./comple.v";
