Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Mar  5 16:33:58 2023
| Host         : hp-claudio running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file System_control_sets_placed.rpt
| Design       : System
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              91 |           36 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              29 |           11 |
| Yes          | No                    | No                     |             104 |           28 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              76 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------------------+-----------------------------------+------------------+----------------+
|   Clock Signal   |           Enable Signal           |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+------------------+-----------------------------------+-----------------------------------+------------------+----------------+
|  CLOCK_IBUF_BUFG |                                   | nodeB/cu/rd                       |                1 |              1 |
|  CLOCK_IBUF_BUFG | nodeB/uart/dataIncr               | nodeB/uart/dataRST                |                1 |              4 |
|  CLOCK_IBUF_BUFG | nodeB/uart/eqOp0_in               | nodeB/uart/ctRst                  |                1 |              4 |
|  CLOCK_IBUF_BUFG | nodeA/uart/tfIncr                 | nodeA/uart/tClkRST                |                1 |              4 |
|  CLOCK_IBUF_BUFG |                                   | RESET_IBUF                        |                4 |              6 |
|  CLOCK_IBUF_BUFG | nodeB/addr_counter/count_reg[2]_0 | nodeB/addr_counter/count_reg[2]_1 |                2 |              8 |
|  CLOCK_IBUF_BUFG | nodeB/addr_counter/en_wr_reg_5    | nodeB/addr_counter/en_wr_reg_12   |                2 |              8 |
|  CLOCK_IBUF_BUFG | nodeB/addr_counter/en_wr_reg_4    | nodeB/addr_counter/en_wr_reg_11   |                1 |              8 |
|  CLOCK_IBUF_BUFG | nodeB/addr_counter/en_wr_reg_3    | nodeB/addr_counter/en_wr_reg_10   |                2 |              8 |
|  CLOCK_IBUF_BUFG | nodeB/addr_counter/en_wr_reg_2    | nodeB/addr_counter/en_wr_reg_9    |                2 |              8 |
|  CLOCK_IBUF_BUFG | nodeB/addr_counter/en_wr_reg_0    | nodeB/addr_counter/en_wr_reg_7    |                4 |              8 |
|  CLOCK_IBUF_BUFG | nodeB/addr_counter/en_wr_reg_1    | nodeB/addr_counter/en_wr_reg_8    |                2 |              8 |
|  CLOCK_IBUF_BUFG | nodeB/addr_counter/en_wr_reg      | nodeB/addr_counter/en_wr_reg_6    |                2 |              8 |
|  CLOCK_IBUF_BUFG | nodeB/cu/E[0]                     |                                   |                4 |              8 |
|  CLOCK_IBUF_BUFG | nodeB/uart/p_2_out[7]             |                                   |                1 |              8 |
|  CLOCK_IBUF_BUFG | nodeA/cu_a/E[0]                   |                                   |                2 |              8 |
|  CLOCK_IBUF_BUFG | nodeA/uart/p_1_out[0]             |                                   |                2 |              8 |
|  CLOCK_IBUF_BUFG | nodeB/uart/dataIncr               |                                   |                3 |              9 |
|  CLOCK_IBUF_BUFG |                                   | nodeB/uart/clkDiv0                |                3 |             10 |
|  CLOCK_IBUF_BUFG |                                   | nodeA/uart/tDelayCtr0             |                4 |             13 |
|  CLOCK_IBUF_BUFG |                                   |                                   |                7 |             27 |
|  CLOCK_IBUF_BUFG | load_btn/count[31]_i_1__0_n_0     |                                   |                7 |             32 |
|  CLOCK_IBUF_BUFG | start_btn/count[31]_i_1_n_0       |                                   |                9 |             32 |
| ~CLOCK_IBUF_BUFG |                                   |                                   |               29 |             64 |
+------------------+-----------------------------------+-----------------------------------+------------------+----------------+


