module dff(
input clk,rst,d,
output reg q);
always@(negedge clk or negedge rst)
begin
if(!rst)
q<=1'b0;
else
q<=d;
end
endmodule

