
*** Running vivado
    with args -log main.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: link_design -top main -part xczu3eg-sbva484-1-e -mode out_of_context
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tmp/tmp.Hdj2ydCfkX/device.xdc]
Finished Parsing XDC File [/tmp/tmp.Hdj2ydCfkX/device.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2391.465 ; gain = 0.000 ; free physical = 4079 ; free virtual = 12947
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:59 . Memory (MB): peak = 2391.465 ; gain = 902.270 ; free physical = 4078 ; free virtual = 12946
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2455.496 ; gain = 64.031 ; free physical = 4059 ; free virtual = 12927

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: b7e7ab5b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 2671.684 ; gain = 216.188 ; free physical = 3791 ; free virtual = 12659

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b7e7ab5b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2797.527 ; gain = 0.004 ; free physical = 3671 ; free virtual = 12540
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b7e7ab5b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2797.527 ; gain = 0.004 ; free physical = 3671 ; free virtual = 12540
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b7e7ab5b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2797.527 ; gain = 0.004 ; free physical = 3671 ; free virtual = 12540
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b7e7ab5b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2797.527 ; gain = 0.004 ; free physical = 3671 ; free virtual = 12540
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: b7e7ab5b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2797.527 ; gain = 0.004 ; free physical = 3671 ; free virtual = 12540
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b7e7ab5b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2797.527 ; gain = 0.004 ; free physical = 3671 ; free virtual = 12540
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.527 ; gain = 0.000 ; free physical = 3671 ; free virtual = 12540
Ending Logic Optimization Task | Checksum: b7e7ab5b

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2797.527 ; gain = 0.004 ; free physical = 3671 ; free virtual = 12540

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b7e7ab5b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2797.527 ; gain = 0.000 ; free physical = 3670 ; free virtual = 12540

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b7e7ab5b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.527 ; gain = 0.000 ; free physical = 3670 ; free virtual = 12540

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.527 ; gain = 0.000 ; free physical = 3670 ; free virtual = 12540
Ending Netlist Obfuscation Task | Checksum: b7e7ab5b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.527 ; gain = 0.000 ; free physical = 3670 ; free virtual = 12540
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 2797.527 ; gain = 406.062 ; free physical = 3670 ; free virtual = 12540
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.527 ; gain = 0.000 ; free physical = 3670 ; free virtual = 12540
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.Hdj2ydCfkX/out/FutilBuild.runs/impl_1/main_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
Command: report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/tmp.Hdj2ydCfkX/out/FutilBuild.runs/impl_1/main_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2939.902 ; gain = 110.355 ; free physical = 3632 ; free virtual = 12508
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2942.871 ; gain = 0.000 ; free physical = 3615 ; free virtual = 12492
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 27126448

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2942.871 ; gain = 0.000 ; free physical = 3615 ; free virtual = 12492
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2942.871 ; gain = 0.000 ; free physical = 3615 ; free virtual = 12492

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b290729f

Time (s): cpu = 00:00:44 ; elapsed = 00:02:05 . Memory (MB): peak = 4050.082 ; gain = 1107.211 ; free physical = 2458 ; free virtual = 11466

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d39185c3

Time (s): cpu = 00:00:45 ; elapsed = 00:02:05 . Memory (MB): peak = 4082.094 ; gain = 1139.223 ; free physical = 2472 ; free virtual = 11480

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d39185c3

Time (s): cpu = 00:00:45 ; elapsed = 00:02:05 . Memory (MB): peak = 4082.094 ; gain = 1139.223 ; free physical = 2472 ; free virtual = 11480
Phase 1 Placer Initialization | Checksum: d39185c3

Time (s): cpu = 00:00:45 ; elapsed = 00:02:05 . Memory (MB): peak = 4082.094 ; gain = 1139.223 ; free physical = 2472 ; free virtual = 11480

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 114b47b4f

Time (s): cpu = 00:00:45 ; elapsed = 00:02:06 . Memory (MB): peak = 4085.105 ; gain = 1142.234 ; free physical = 2451 ; free virtual = 11461

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4095.117 ; gain = 0.000 ; free physical = 2440 ; free virtual = 11452

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1712b4620

Time (s): cpu = 00:00:48 ; elapsed = 00:02:07 . Memory (MB): peak = 4095.117 ; gain = 1152.246 ; free physical = 2440 ; free virtual = 11452
Phase 2.2 Global Placement Core | Checksum: 155bda728

Time (s): cpu = 00:00:48 ; elapsed = 00:02:07 . Memory (MB): peak = 4095.117 ; gain = 1152.246 ; free physical = 2439 ; free virtual = 11451
Phase 2 Global Placement | Checksum: 155bda728

Time (s): cpu = 00:00:48 ; elapsed = 00:02:07 . Memory (MB): peak = 4095.117 ; gain = 1152.246 ; free physical = 2439 ; free virtual = 11451

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a33b8a68

Time (s): cpu = 00:00:48 ; elapsed = 00:02:07 . Memory (MB): peak = 4095.117 ; gain = 1152.246 ; free physical = 2439 ; free virtual = 11451

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1948d2e07

Time (s): cpu = 00:00:48 ; elapsed = 00:02:07 . Memory (MB): peak = 4095.117 ; gain = 1152.246 ; free physical = 2439 ; free virtual = 11451

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1326102a2

Time (s): cpu = 00:00:48 ; elapsed = 00:02:07 . Memory (MB): peak = 4095.117 ; gain = 1152.246 ; free physical = 2439 ; free virtual = 11451

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 131122a1f

Time (s): cpu = 00:00:49 ; elapsed = 00:02:07 . Memory (MB): peak = 4095.117 ; gain = 1152.246 ; free physical = 2436 ; free virtual = 11448

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 19c33d3bf

Time (s): cpu = 00:00:49 ; elapsed = 00:02:07 . Memory (MB): peak = 4095.117 ; gain = 1152.246 ; free physical = 2436 ; free virtual = 11448

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 1483b2469

Time (s): cpu = 00:00:49 ; elapsed = 00:02:07 . Memory (MB): peak = 4095.117 ; gain = 1152.246 ; free physical = 2432 ; free virtual = 11445

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 14bcffc28

Time (s): cpu = 00:00:49 ; elapsed = 00:02:07 . Memory (MB): peak = 4095.117 ; gain = 1152.246 ; free physical = 2435 ; free virtual = 11447

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1c0c1d823

Time (s): cpu = 00:00:49 ; elapsed = 00:02:07 . Memory (MB): peak = 4095.117 ; gain = 1152.246 ; free physical = 2435 ; free virtual = 11447

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 17bf451a8

Time (s): cpu = 00:00:49 ; elapsed = 00:02:07 . Memory (MB): peak = 4095.117 ; gain = 1152.246 ; free physical = 2435 ; free virtual = 11447
Phase 3 Detail Placement | Checksum: 17bf451a8

Time (s): cpu = 00:00:49 ; elapsed = 00:02:07 . Memory (MB): peak = 4095.117 ; gain = 1152.246 ; free physical = 2435 ; free virtual = 11447

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15ec805bf

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 15ec805bf

Time (s): cpu = 00:00:49 ; elapsed = 00:02:07 . Memory (MB): peak = 4095.117 ; gain = 1152.246 ; free physical = 2435 ; free virtual = 11447
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.553. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b2ba967d

Time (s): cpu = 00:00:49 ; elapsed = 00:02:07 . Memory (MB): peak = 4095.117 ; gain = 1152.246 ; free physical = 2436 ; free virtual = 11448
Phase 4.1 Post Commit Optimization | Checksum: 1b2ba967d

Time (s): cpu = 00:00:49 ; elapsed = 00:02:07 . Memory (MB): peak = 4095.117 ; gain = 1152.246 ; free physical = 2436 ; free virtual = 11448

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b2ba967d

Time (s): cpu = 00:00:49 ; elapsed = 00:02:07 . Memory (MB): peak = 4095.117 ; gain = 1152.246 ; free physical = 2436 ; free virtual = 11448

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b2ba967d

Time (s): cpu = 00:00:52 ; elapsed = 00:02:10 . Memory (MB): peak = 4095.117 ; gain = 1152.246 ; free physical = 2436 ; free virtual = 11449

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4095.117 ; gain = 0.000 ; free physical = 2436 ; free virtual = 11449
Phase 4.4 Final Placement Cleanup | Checksum: 234ebb36a

Time (s): cpu = 00:00:52 ; elapsed = 00:02:10 . Memory (MB): peak = 4095.117 ; gain = 1152.246 ; free physical = 2436 ; free virtual = 11449
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 234ebb36a

Time (s): cpu = 00:00:52 ; elapsed = 00:02:10 . Memory (MB): peak = 4095.117 ; gain = 1152.246 ; free physical = 2436 ; free virtual = 11449
Ending Placer Task | Checksum: 1425d43f2

Time (s): cpu = 00:00:52 ; elapsed = 00:02:10 . Memory (MB): peak = 4095.117 ; gain = 1152.246 ; free physical = 2436 ; free virtual = 11449
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:57 ; elapsed = 00:02:21 . Memory (MB): peak = 4095.117 ; gain = 1155.215 ; free physical = 2457 ; free virtual = 11470
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4095.117 ; gain = 0.000 ; free physical = 2457 ; free virtual = 11470
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4095.117 ; gain = 0.000 ; free physical = 2453 ; free virtual = 11469
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.Hdj2ydCfkX/out/FutilBuild.runs/impl_1/main_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4095.117 ; gain = 0.000 ; free physical = 2443 ; free virtual = 11455
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_placed.rpt -pb main_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4095.117 ; gain = 0.000 ; free physical = 2457 ; free virtual = 11470
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a1a5f4f3 ConstDB: 0 ShapeSum: a0b74eff RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "go" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "go". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 2756c38b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 4095.117 ; gain = 0.000 ; free physical = 1268 ; free virtual = 10283
Post Restoration Checksum: NetGraph: 8f90200 NumContArr: 1e5dc18b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 2756c38b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 4095.117 ; gain = 0.000 ; free physical = 1236 ; free virtual = 10251

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 2756c38b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 4095.117 ; gain = 0.000 ; free physical = 1195 ; free virtual = 10210

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 2756c38b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 4095.117 ; gain = 0.000 ; free physical = 1195 ; free virtual = 10210

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 2756c38b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 4095.117 ; gain = 0.000 ; free physical = 1193 ; free virtual = 10208

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: f464a19f

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 4095.117 ; gain = 0.000 ; free physical = 1192 ; free virtual = 10208
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.680  | TNS=0.000  | WHS=0.037  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 35cf35cd

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 4095.117 ; gain = 0.000 ; free physical = 1192 ; free virtual = 10208

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 147
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 107
  Number of Partially Routed Nets     = 40
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1be15bcac

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 4095.117 ; gain = 0.000 ; free physical = 1189 ; free virtual = 10205

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.200  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 13809bea8

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 4095.117 ; gain = 0.000 ; free physical = 1189 ; free virtual = 10204

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1232d7eaf

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 4095.117 ; gain = 0.000 ; free physical = 1189 ; free virtual = 10204
Phase 4 Rip-up And Reroute | Checksum: 1232d7eaf

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 4095.117 ; gain = 0.000 ; free physical = 1189 ; free virtual = 10204

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1232d7eaf

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 4095.117 ; gain = 0.000 ; free physical = 1189 ; free virtual = 10204

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1232d7eaf

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 4095.117 ; gain = 0.000 ; free physical = 1189 ; free virtual = 10204
Phase 5 Delay and Skew Optimization | Checksum: 1232d7eaf

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 4095.117 ; gain = 0.000 ; free physical = 1189 ; free virtual = 10204

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f18b5df1

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 4095.117 ; gain = 0.000 ; free physical = 1189 ; free virtual = 10204
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.200  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f18b5df1

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 4095.117 ; gain = 0.000 ; free physical = 1189 ; free virtual = 10204
Phase 6 Post Hold Fix | Checksum: 1f18b5df1

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 4095.117 ; gain = 0.000 ; free physical = 1189 ; free virtual = 10204

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00484731 %
  Global Horizontal Routing Utilization  = 0.00730562 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2006479ef

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 4095.117 ; gain = 0.000 ; free physical = 1187 ; free virtual = 10203

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2006479ef

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 4095.117 ; gain = 0.000 ; free physical = 1186 ; free virtual = 10202

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2006479ef

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 4095.117 ; gain = 0.000 ; free physical = 1186 ; free virtual = 10202

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.200  | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2006479ef

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 4095.117 ; gain = 0.000 ; free physical = 1187 ; free virtual = 10203
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 4095.117 ; gain = 0.000 ; free physical = 1233 ; free virtual = 10249

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 4095.117 ; gain = 0.000 ; free physical = 1233 ; free virtual = 10249
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4095.117 ; gain = 0.000 ; free physical = 1233 ; free virtual = 10249
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4095.117 ; gain = 0.000 ; free physical = 1228 ; free virtual = 10248
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.Hdj2ydCfkX/out/FutilBuild.runs/impl_1/main_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
Command: report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/tmp.Hdj2ydCfkX/out/FutilBuild.runs/impl_1/main_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 4164.902 ; gain = 69.785 ; free physical = 1225 ; free virtual = 10242
INFO: [runtcl-4] Executing : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
Command: report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /tmp/tmp.Hdj2ydCfkX/out/FutilBuild.runs/impl_1/main_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 4164.902 ; gain = 0.000 ; free physical = 1223 ; free virtual = 10239
INFO: [runtcl-4] Executing : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
Command: report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
80 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file main_route_status.rpt -pb main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file main_bus_skew_routed.rpt -pb main_bus_skew_routed.pb -rpx main_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Aug 17 12:26:45 2020...
