// Seed: 3958602529
module module_0 ();
  wand  id_1 = 1;
  logic id_2;
  ;
  logic id_3 = id_3 != -1;
  assign module_1._id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd38,
    parameter id_5 = 32'd6
) (
    input tri1 id_0,
    input wire id_1,
    input wor _id_2,
    input tri0 id_3,
    output wire id_4,
    input wire _id_5,
    output tri0 id_6,
    input supply0 id_7,
    input wand id_8,
    output wand id_9
);
  assign id_9 = id_7;
  module_0 modCall_1 ();
  wire [id_5 : -1] id_11;
  wire [1 : id_2  ==  id_5] id_12;
endmodule
