domain_path: /home/user/FPGADesign/Simple_MemmapPeriph/platform/zynq_fsbl/zynq_fsbl_bsp
app_src_dir: /home/p7810456/Xilinx/Vitis/2024.1/data/embeddedsw/lib/sw_apps/zynq_fsbl
template: zynq_fsbl
