Flow report for max51
Sun Dec 13 00:35:02 2015
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Flow Summary                                                             ;
+-------------------------+------------------------------------------------+
; Flow Status             ; Successful - Sun Dec 13 00:35:02 2015          ;
; Quartus II Version      ; 10.0 Build 262 08/18/2010 SP 1 SJ Full Version ;
; Revision Name           ; max51                                          ;
; Top-level Entity Name   ; max51_top                                      ;
; Family                  ; MAX II                                         ;
; Device                  ; EPM1270T144C5                                  ;
; Timing Models           ; Final                                          ;
; Met timing requirements ; N/A                                            ;
; Total logic elements    ; 386 / 1,270 ( 30 % )                           ;
; Total pins              ; 89 / 116 ( 77 % )                              ;
; Total virtual pins      ; 0                                              ;
; UFM blocks              ; 0 / 1 ( 0 % )                                  ;
+-------------------------+------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 12/13/2015 00:34:50 ;
; Main task         ; Compilation         ;
; Revision Name     ; max51               ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                             ;
+---------------------------------------+---------------------------------+---------------+-------------+----------------------+
; Assignment Name                       ; Value                           ; Default Value ; Entity Name ; Section Id           ;
+---------------------------------------+---------------------------------+---------------+-------------+----------------------+
; COMPILER_SIGNATURE_ID                 ; 132235441955133.144993808902436 ; --            ; --          ; --                   ;
; EDA_DESIGN_ENTRY_SYNTHESIS_TOOL       ; Synplify                        ; <None>        ; --          ; --                   ;
; EDA_INPUT_DATA_FORMAT                 ; Vqm                             ; --            ; --          ; eda_design_synthesis ;
; EDA_LMF_FILE                          ; synplcty.lmf                    ; --            ; --          ; eda_design_synthesis ;
; EDA_NETLIST_WRITER_OUTPUT_DIR         ; timing/custom                   ; --            ; --          ; eda_timing_analysis  ;
; EDA_OUTPUT_DATA_FORMAT                ; Verilog                         ; --            ; --          ; eda_simulation       ;
; EDA_OUTPUT_DATA_FORMAT                ; Verilog                         ; --            ; --          ; eda_timing_analysis  ;
; EDA_SIMULATION_TOOL                   ; ModelSim (Verilog)              ; <None>        ; --          ; --                   ;
; EDA_TIME_SCALE                        ; 1 ps                            ; --            ; --          ; eda_simulation       ;
; EDA_TIMING_ANALYSIS_TOOL              ; Custom Verilog HDL              ; <None>        ; --          ; --                   ;
; ENABLE_DRC_SETTINGS                   ; On                              ; Off           ; --          ; --                   ;
; ENABLE_LOGIC_ANALYZER_INTERFACE       ; Off                             ; --            ; --          ; --                   ;
; FIT_ONLY_ONE_ATTEMPT                  ; On                              ; Off           ; --          ; --                   ;
; MAX_CORE_JUNCTION_TEMP                ; 85                              ; --            ; --          ; --                   ;
; MIN_CORE_JUNCTION_TEMP                ; 0                               ; --            ; --          ; --                   ;
; MISC_FILE                             ; D:/Git/max51v20/cpld/max51.dpf  ; --            ; --          ; --                   ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC        ; On                              ; Off           ; --          ; --                   ;
; POWER_EXT_SUPPLY_VOLTAGE_TO_REGULATOR ; 3.3V                            ; --            ; --          ; --                   ;
; POWER_PRESET_COOLING_SOLUTION         ; No Heat Sink With Still Air     ; --            ; --          ; --                   ;
; SEED                                  ; 2                               ; 1             ; --          ; --                   ;
; TOP_LEVEL_ENTITY                      ; max51_top                       ; max51         ; --          ; --                   ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS    ; Off                             ; --            ; --          ; eda_palace           ;
; USE_TIMEQUEST_TIMING_ANALYZER         ; On                              ; Off           ; --          ; --                   ;
+---------------------------------------+---------------------------------+---------------+-------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:03     ; 1.0                     ; 244 MB              ; 00:00:04                           ;
; Fitter                    ; 00:00:02     ; 1.0                     ; 292 MB              ; 00:00:04                           ;
; Assembler                 ; 00:00:00     ; 1.0                     ; 208 MB              ; 00:00:00                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 220 MB              ; 00:00:02                           ;
; Design Assistant          ; 00:00:00     ; 1.0                     ; 214 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 201 MB              ; 00:00:01                           ;
; Total                     ; 00:00:08     ; --                      ; --                  ; 00:00:12                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; PC201511102204   ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; PC201511102204   ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; PC201511102204   ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; PC201511102204   ; Windows 7 ; 6.1        ; x86_64         ;
; Design Assistant          ; PC201511102204   ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; PC201511102204   ; Windows 7 ; 6.1        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off max51 -c max51
quartus_fit --read_settings_files=off --write_settings_files=off max51 -c max51
quartus_asm --read_settings_files=off --write_settings_files=off max51 -c max51
quartus_sta max51 -c max51
quartus_drc --read_settings_files=off --write_settings_files=off max51 -c max51
quartus_eda --read_settings_files=off --write_settings_files=off max51 -c max51



