# clk0 to FPGA, clk2 to ADC, clk4 to MAX2112, clk5 to MAX2769, clk7 OUT
#  RST|    RESERVED| MUX| EN|     DIV| DLY| ADDR
CLK: 1 000000000000   00   0 00000001 0000  0000
#          RESERVED| MUX| EN|     DIV| DLY| ADDR
CLK:  0000000000000   01   1 00010100 0000  0000
CLK:  0000000000000   00   0 00000001 0000  0001
CLK:  0000000000000   01   1 00010100 0000  0010
CLK:  0000000000000   00   0 00000001 0000  0011
CLK:  0000000000000   01   1 00010100 0000  0100
CLK:  0000000000000   01   1 00010100 0000  0101
CLK:  0000000000000   01   0 00010100 0000  0110
CLK:  0000000000000   01   1 00010100 0000  0111
# R8, reserved
CLK:  0001 0000 0000 0000 0000 1001 0000    1000
# R9, reserved
CLK:  1010 0000 0000 0010 0010 1010 0000    1001
# R11,        RESERVED| DIV4|    RESERVED | ADDR
CLK:  0000000010000010     1 000 00000000   1011
# R13:  RESERVED| XOIN_FR| R4| R3| C3-C4|   ADDR
CLK:  0000001010 00011010 000 000   0000    1101
# R14: RES| FOUT| EN| PWDN| RES| MUX|       PLL_R| RES|   ADDR
CLK:   000     0   1     0|  00 0011 000000000001 0000    1110
# R15: CPGA| VCODV|             PLL_N| RES| ADDR
CLK:     11   0010 000000000000101000 0000  1111
