designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_machxo2
designverdefinemacro -clear
removefile -Y -D *
addfile {A:/Documentos/Aruitectura Pasti/paquete.vhd}
# Adding file A:\Documentos\Aruitectura Pasti\paquete.vhd ... Done
addfile {A:/Documentos/Aruitectura Pasti/OperacionesLogicas.vhd}
# Adding file A:\Documentos\Aruitectura Pasti\OperacionesLogicas.vhd ... Done
addfile {A:/Documentos/Aruitectura Pasti/Shifters.vhd}
# Adding file A:\Documentos\Aruitectura Pasti\Shifters.vhd ... Done
vlib {A:/Documentos/Aruitectura Pasti/shifterSim/work}
# Warning: Library work already exists
adel -all
# Library contents cleared.
vcom -dbg -work work {A:/Documentos/Aruitectura Pasti/paquete.vhd}
# File: A:\Documentos\Aruitectura Pasti\paquete.vhd
# Compile Package "paquete"
# Compile Package Body "paquete"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [ms]
vcom -dbg -work work {A:/Documentos/Aruitectura Pasti/OperacionesLogicas.vhd}
# File: A:\Documentos\Aruitectura Pasti\OperacionesLogicas.vhd
# Compile Entity "OperacionesLogicas"
# Compile Architecture "Behavioral" of Entity "OperacionesLogicas"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
vcom -dbg -work work {A:/Documentos/Aruitectura Pasti/Shifters.vhd}
# File: A:\Documentos\Aruitectura Pasti\Shifters.vhd
# Compile Entity "Shifters"
# Compile Architecture "Behavioral" of Entity "Shifters"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
entity Shifters
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r Shifters -PL pmi_work -L ovi_machxo2
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6186 kB (elbread=1280 elab2=4755 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location A:\Documentos\Aruitectura Pasti\shifterSim\src\wave.asdb
#  17:01, domingo, 14 de abril de 2019
#  Simulation has been initialized
add wave *
# 4 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'A:/Documentos/Aruitectura Pasti/shifterSim/src/wave.asdb'.
run 10 ns
# KERNEL: stopped at time: 10 ns
run 10 ns
# KERNEL: stopped at time: 20 ns
run 10 ns
# KERNEL: stopped at time: 30 ns
run 10 ns
# KERNEL: stopped at time: 40 ns
run 10 ns
# KERNEL: stopped at time: 50 ns
run 10 ns
# KERNEL: stopped at time: 60 ns
run 10 ns
# KERNEL: stopped at time: 70 ns
run 10 ns
# KERNEL: stopped at time: 80 ns
run 10 ns
# KERNEL: stopped at time: 90 ns
run 10 ns
# KERNEL: stopped at time: 100 ns
run 10 ns
# KERNEL: stopped at time: 110 ns
run 10 ns
# KERNEL: stopped at time: 120 ns
