Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Mon Sep 25 09:41:32 2023

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 17.17 sec.

Routing started.
Building routing graph takes 0.73 sec.
Processing design graph takes 0.58 sec.
Total nets for routing : 11099.
Global routing takes 1.03 sec.
Detailed routing takes 7.75 sec.
Hold Violation Fix in router takes 15.84 sec.
Finish routing takes 0.45 sec.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 26.78 sec.

IO Port Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT             | DIRECTION     | LOC     | BANK      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     | IO_REGISTER     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| eth_rst_n        | output        | B6      | BANK0     | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| eth_rx_ctl       | input         | D11     | BANK0     | 1.8       | LVCMOS18       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| eth_rxc          | input         | C11     | BANK0     | 1.8       | LVCMOS18       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| eth_rxd[0]       | input         | B16     | BANK0     | 1.8       | LVCMOS18       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| eth_rxd[1]       | input         | A16     | BANK0     | 1.8       | LVCMOS18       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| eth_rxd[2]       | input         | D14     | BANK0     | 1.8       | LVCMOS18       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| eth_rxd[3]       | input         | C14     | BANK0     | 1.8       | LVCMOS18       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| eth_tx_ctl       | output        | F9      | BANK0     | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| eth_txc          | output        | G9      | BANK0     | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| eth_txd[0]       | output        | F13     | BANK0     | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| eth_txd[1]       | output        | E13     | BANK0     | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| eth_txd[2]       | output        | B14     | BANK0     | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| eth_txd[3]       | output        | A14     | BANK0     | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_bl           | output        | J7      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_de           | output        | J6      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_hs           | output        | D1      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_pclk         | output        | L5      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[0]       | inout         | H3      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[10]      | inout         | L3      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[11]      | inout         | L4      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[12]      | inout         | K3      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[13]      | inout         | K4      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[14]      | inout         | K6      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[15]      | inout         | L7      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[16]      | inout         | H1      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[17]      | inout         | H2      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[18]      | inout         | D3      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[19]      | inout         | E4      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[1]       | inout         | H4      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[20]      | inout         | G6      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[21]      | inout         | H7      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[22]      | inout         | G1      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[23]      | inout         | G3      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[2]       | inout         | F1      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[3]       | inout         | F2      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[4]       | inout         | K1      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[5]       | inout         | K2      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[6]       | inout         | F5      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[7]       | inout         | K5      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[8]       | inout         | E1      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[9]       | inout         | E3      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rst          | output        | F4      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_vs           | output        | D2      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| mem_a[0]         | output        | H15     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[10]        | output        | E16     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[11]        | output        | G14     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[12]        | output        | D18     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[13]        | output        | C17     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[14]        | output        | C18     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[1]         | output        | H16     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[2]         | output        | F18     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[3]         | output        | J13     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[4]         | output        | E18     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[5]         | output        | L12     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[6]         | output        | L13     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[7]         | output        | F17     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[8]         | output        | H12     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[9]         | output        | G13     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_ba[0]        | output        | H13     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_ba[1]        | output        | H14     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_ba[2]        | output        | K13     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_cas_n        | output        | K16     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_ck           | output        | G16     | BANK1     | 1.5       | SSTL15D_I      | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_ck_n         | output        | G18     | BANK1     | 1.5       | SSTL15D_I      | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_cke          | output        | D17     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_cs_n         | output        | F15     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_dm[0]        | output        | L16     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_dm[1]        | output        | L15     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_dq[0]        | inout         | M16     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dq[10]       | inout         | P17     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dq[11]       | inout         | P18     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dq[12]       | inout         | T17     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dq[13]       | inout         | T18     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dq[14]       | inout         | U17     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dq[15]       | inout         | U18     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dq[1]        | inout         | M18     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dq[2]        | inout         | L17     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dq[3]        | inout         | L18     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dq[4]        | inout         | H17     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dq[5]        | inout         | H18     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dq[6]        | inout         | J16     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dq[7]        | inout         | J18     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dq[8]        | inout         | N17     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dq[9]        | inout         | N18     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dqs[0]       | inout         | K17     | BANK1     | 1.5       | SSTL15D_I      | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dqs[1]       | inout         | N15     | BANK1     | 1.5       | SSTL15D_I      | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dqs_n[0]     | inout         | K18     | BANK1     | 1.5       | SSTL15D_I      | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dqs_n[1]     | inout         | N16     | BANK1     | 1.5       | SSTL15D_I      | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_odt          | output        | K14     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_ras_n        | output        | K15     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_rst_n        | output        | F14     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_we_n         | output        | K12     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| rst_n            | input         | C4      | BANK0     | 1.8       | LVCMOS18       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| sys_clk          | input         | V9      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 40            | 0                  
| Use of BKCL              | 4        | 4             | 100                
| Use of CLMA              | 1431     | 3748          | 39                 
|   FF                     | 3559     | 22488         | 16                 
|   LUT                    | 4332     | 14992         | 29                 
|   LUT-FF pairs           | 1591     | 14992         | 11                 
| Use of CLMS              | 720      | 1892          | 39                 
|   FF                     | 1749     | 11352         | 16                 
|   LUT                    | 2200     | 7568          | 30                 
|   LUT-FF pairs           | 880      | 7568          | 12                 
|   Distributed RAM        | 72       | 7568          | 1                  
| Use of CRYSTAL           | 0        | 4             | 0                  
| Use of DLL               | 1        | 8             | 13                 
| Use of DQSL              | 5        | 12            | 42                 
| Use of DRM               | 17       | 60            | 29                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 455      | 3480          | 14                 
| Use of IO                | 94       | 226           | 42                 
|   IOBD                   | 7        | 57            | 13                 
|   IOBR                   | 3        | 12            | 25                 
|   IOBS                   | 84       | 157           | 54                 
| Use of IOCKDIV           | 1        | 16            | 7                  
| Use of IOCKDLY           | 0        | 32            | 0                  
| Use of IOCKGATE          | 3        | 16            | 19                 
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                  
| Use of IOL               | 94       | 308           | 31                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 3        | 4             | 75                 
| Use of PREGMUX_TEST      | 0        | 4             | 0                  
| Use of RCKB              | 0        | 16            | 0                  
|  RCKB dataused           | 0        | 16            | 0                  
| Use of RCKBMUX_TEST      | 0        | 8             | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 6        | 30            | 20                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 8             | 0                  
+---------------------------------------------------------------------------+

Global Clock Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                                               | Site Of GClk Inst     | GClk Fanout Net                              | Clock Loads     | Non_Clock Loads     | Driver Inst                                                                | Driver Pin     | Site Of Driver Inst     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg                                    | USCM_56_114           | ntclkbufg_0                                  | 3418            | 0                   | u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv                           | CLKDIV         | IOCKDIV_6_192           
| clkbufg_1/gopclkbufg                                    | USCM_56_115           | ntclkbufg_1                                  | 1570            | 0                   | u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | CLKOUT0        | PLL_122_179             
| clkbufg_2/gopclkbufg                                    | USCM_56_116           | ntclkbufg_2                                  | 1               | 0                   | u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | CLKOUT1        | PLL_122_179             
| u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg          | USCM_56_112           | u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin          | 65              | 0                   | u_clk_wiz_0/u_pll_e3/goppll                                                | CLKOUT0        | PLL_122_55              
| u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg     | USCM_56_113           | u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk     | 1               | 0                   | u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll               | CLKOUT1        | PLL_122_75              
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Pll Inst                                                                   | Site Of Pll Inst     | Pin            | Net Of Pin                                                                  | Clock Loads     | Non_Clock Loads     | Driver(Load) Inst                                                          | Driver(Load) Pin     | Site Of Driver(Load) Inst     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_clk_wiz_0/u_pll_e3/goppll                                                | PLL_122_55           | CLKFB          | u_clk_wiz_0/u_pll_e3/ntCLKFB                                                |  -              |  -                  | u_clk_wiz_0/u_pll_e3/goppll                                                | CLK_INT_FB           | PLL_122_55                    
| u_clk_wiz_0/u_pll_e3/goppll                                                | PLL_122_55           | CLKIN1         | _N22                                                                        |  -              |  -                  | sys_clk_ibuf/opit_1                                                        | INCK                 | IOL_131_5                     
| u_clk_wiz_0/u_pll_e3/goppll                                                | PLL_122_55           | CLKIN2         | ntR1139                                                                     |  -              |  -                  | GND_412                                                                    | Z                    | HARD0N1_120_57                
| u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll               | PLL_122_75           | CLKFB          | u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/ntCLKFB               |  -              |  -                  | u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll               | CLK_INT_FB           | PLL_122_75                    
| u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll               | PLL_122_75           | CLKIN1         | u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin                                         |  -              |  -                  | u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg                             | CLKOUT               | USCM_56_112                   
| u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll               | PLL_122_75           | CLKIN2         | ntR1419                                                                     |  -              |  -                  | GND_133                                                                    | Z                    | HARD0N1_120_73                
| u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | PLL_122_179          | CLKFB          | u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/ntCLKFB     |  -              |  -                  | u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | CLK_INT_FB           | PLL_122_179                   
| u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | PLL_122_179          | CLKIN1         | nt_eth_rxc                                                                  |  -              |  -                  | eth_rxc_ibuf/opit_1                                                        | OUT                  | IOL_127_249                   
| u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | PLL_122_179          | CLKIN2         | ntR1447                                                                     |  -              |  -                  | GND_411                                                                    | Z                    | HARD0N1_120_181               
| u_clk_wiz_0/u_pll_e3/goppll                                                | PLL_122_55           | CLKOUT0        | clk_50m                                                                     | 67              | 0                   |  ...                                                                       |  ...                 |  ...                          
| u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll               | PLL_122_75           | CLKOUT0_WL     | clkout0_wl_0                                                                | 3419            | 0                   |  ...                                                                       |  ...                 |  ...                          
| u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll               | PLL_122_75           | CLKOUT1        | u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll                                | 1               | 0                   | u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg                        | CLK                  | USCM_56_113                   
| u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | PLL_122_179          | CLKOUT0        | gmii_rx_clk                                                                 | 1570            | 0                   |  ...                                                                       |  ...                 |  ...                          
| u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | PLL_122_179          | CLKOUT1        | u_eth_top/u_gmii_to_rgmii/gmii_tx_clk_deg                                   | 1               | 0                   | clkbufg_2/gopclkbufg                                                       | CLK                  | USCM_56_116                   
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                   | LUT      | FF       | Distributed RAM     | APM     | DRM     | CRYSTAL     | DLL     | DQSL     | FUSECODE     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| eth_ddr3_lcd                                       | 6436     | 5308     | 72                  | 0       | 17      | 0           | 1       | 5        | 0            | 94     | 1           | 0           | 3            | 0        | 0       | 3       | 0        | 0          | 0             | 0         | 0        | 6        
| + u_clk_wiz_0                                      | 0        | 0        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ddr3_ctrl_top                                  | 4131     | 3633     | 72                  | 0       | 16      | 0           | 1       | 5        | 0            | 48     | 1           | 0           | 2            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 2        
|   + u_aq_axi_master                                | 120      | 94       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ctrl_fifo                                    | 224      | 223      | 0                   | 0       | 16      | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rd_fifo                                    | 108      | 102      | 0                   | 0       | 8       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_rd_fifo                        | 108      | 102      | 0                   | 0       | 8       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                         | 108      | 102      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                            | 0        | 0        | 0                   | 0       | 8       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_wr_fifo                                    | 113      | 104      | 0                   | 0       | 8       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_wr_fifo                        | 113      | 104      | 0                   | 0       | 8       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                         | 113      | 104      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                            | 0        | 0        | 0                   | 0       | 8       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddr3_ip                                      | 3667     | 3240     | 72                  | 0       | 0       | 0           | 1       | 5        | 0            | 48     | 1           | 0           | 2            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 2        
|     + u_ddrp_rstn_sync                             | 0        | 2        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_top                                 | 2238     | 1816     | 0                   | 0       | 0       | 0           | 1       | 5        | 0            | 48     | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_calib_top                           | 788      | 545      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + calib_mux                                | 30       | 23       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_init                              | 136      | 92       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_main_ctrl                         | 13       | 11       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_wrlvl                             | 44       | 38       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rdcal                                    | 210      | 74       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + upcal                                    | 355      | 307      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_dfi                                 | 352      | 385      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_dll_update_ctrl                     | 11       | 12       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_gate_update_ctrl                    | 41       | 50       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + drift_dqs_group[0].ddrphy_drift_ctrl     | 21       | 26       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + drift_dqs_group[1].ddrphy_drift_ctrl     | 19       | 24       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_info                                | 97       | 60       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_reset_ctrl                          | 76       | 58       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_pll_lock_debounce                 | 45       | 22       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ddrphy_rstn_sync                       | 0        | 2        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_dll_rst_sync                           | 0        | 2        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_slice_top                           | 867      | 698      | 0                   | 0       | 0       | 0           | 0       | 5        | 0            | 48     | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[0].u_ddrphy_data_slice       | 467      | 294      | 0                   | 0       | 0       | 0           | 0       | 1        | 0            | 11     | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                | 170      | 82       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                  | 72       | 34       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                              | 98       | 48       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                       | 58       | 43       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                       | 55       | 80       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                          | 175      | 84       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                         | 9        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[1].u_ddrphy_data_slice       | 393      | 271      | 0                   | 0       | 0       | 0           | 0       | 1        | 0            | 11     | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                | 125      | 67       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                  | 35       | 26       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                              | 90       | 41       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                       | 54       | 43       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                       | 55       | 80       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                          | 154      | 81       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                         | 5        | 0        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_control_path_adj                       | 0        | 3        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_slice_rddata_align                     | 3        | 130      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_training_ctrl                       | 6        | 8        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrc_top                             | 1428     | 1422     | 72                  | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_calib_delay                           | 0        | 43       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_cfg_apb                               | 12       | 9        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_top                               | 173      | 143      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_bm                              | 123      | 74       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mcdq_dcd_rowaddr                       | 17       | 8        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_sm                              | 50       | 69       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_top                               | 821      | 584      | 70                  | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_back_ctrl                       | 537      | 388      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[0].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[1].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[2].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[3].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[4].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[5].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[6].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[7].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[0].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[1].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[2].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[3].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[4].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[5].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[6].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[7].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[0].trda2act_timing       | 8        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[1].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[2].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[3].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[4].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[5].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[6].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[7].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[0].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[1].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[2].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[3].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[4].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[5].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[6].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[7].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mcdq_timing_rd_pass                    | 9        | 7        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + tfaw_timing                            | 26       | 18       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[0].mcdq_tfaw               | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[1].mcdq_tfaw               | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[2].mcdq_tfaw               | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_act_pass                        | 27       | 8        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_prea_pass                       | 16       | 12       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_ref_pass                        | 19       | 7        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_wr_pass                         | 10       | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_buf                             | 234      | 148      | 70                  | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + A_ipsxb_distributed_fifo               | 77       | 15       | 35                  | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0| 77       | 15       | 35                  | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0| 35       | 0        | 35                  | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr       | 41       | 15       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + B_ipsxb_distributed_fifo               | 77       | 15       | 35                  | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0| 77       | 15       | 35                  | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0| 35       | 0        | 35                  | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr       | 41       | 15       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_out                             | 50       | 48       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dfi                                   | 74       | 83       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_ui_axi                                | 188      | 306      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_reg_fifo2                           | 79       | 55       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_user_cmd_fifo                          | 41       | 96       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdatapath                             | 160      | 254      | 2                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ipsxb_distributed_fifo                   | 27       | 14       | 2                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0| 27       | 14       | 2                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0| 2        | 0        | 2                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr         | 24       | 14       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mc3q_wdp_dcp                             | 1        | 4        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_wdp_align                           | 132      | 232      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrphy_pll                           | 0        | 0        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddr3_rw_ctrl                                 | 118      | 73       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_eth_top                                        | 2134     | 1612     | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 6      | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + sync_fifo_2048x8b_inst                         | 61       | 48       | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_sync_fifo_2048x8b                | 61       | 48       | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                           | 61       | 48       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                              | 0        | 0        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_arp                                          | 432      | 424      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_arp_rx                                     | 223      | 278      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_arp_tx                                     | 155      | 114      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_crc32_d8                                   | 54       | 32       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_eth_ctrl                                     | 26       | 27       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_gmii_to_rgmii                                | 0        | 27       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 6      | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rgmii_rx                                   | 0        | 9        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_pll_phase_shift                          | 0        | 0        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rgmii_tx                                   | 0        | 18       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 6      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_icmp                                         | 946      | 628      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_crc32_d8                                   | 55       | 32       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_icmp_rx                                    | 291      | 284      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_icmp_tx                                    | 600      | 312      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_udp                                          | 669      | 458      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_crc32_d8                                   | 57       | 32       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_udp_rx                                     | 140      | 168      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_udp_tx                                     | 472      | 258      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_lcd_rgb_top                                    | 166      | 46       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_clk_div                                      | 2        | 1        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_lcd_display                                  | 35       | 1        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_lcd_driver                                   | 129      | 43       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rd_id                                        | 0        | 1        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_udp_data                                       | 3        | 17       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                             
+-----------------------------------------------------------------------------------------------------+
| Input      | C:/Users/Admin/Desktop/25G/5_eth_ddr_lcd/prj/device_map/eth_ddr3_lcd_map.adf          
|            | C:/Users/Admin/Desktop/25G/5_eth_ddr_lcd/prj/device_map/eth_ddr3_lcd.pcf              
| Output     | C:/Users/Admin/Desktop/25G/5_eth_ddr_lcd/prj/place_route/eth_ddr3_lcd_pnr.adf         
|            | C:/Users/Admin/Desktop/25G/5_eth_ddr_lcd/prj/place_route/clock_utilization.txt        
|            | C:/Users/Admin/Desktop/25G/5_eth_ddr_lcd/prj/place_route/eth_ddr3_lcd_plc.adf         
|            | C:/Users/Admin/Desktop/25G/5_eth_ddr_lcd/prj/place_route/eth_ddr3_lcd.prr             
|            | C:/Users/Admin/Desktop/25G/5_eth_ddr_lcd/prj/place_route/eth_ddr3_lcd_prr.prt         
|            | C:/Users/Admin/Desktop/25G/5_eth_ddr_lcd/prj/place_route/eth_ddr3_lcd_pnr.netlist     
|            | C:/Users/Admin/Desktop/25G/5_eth_ddr_lcd/prj/place_route/prr.db                       
+-----------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 1,125 MB
Total CPU time to pnr completion : 0h:1m:1s
Process Total CPU time to pnr completion : 0h:1m:18s
Total real time to pnr completion : 0h:1m:3s
