============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     24448
   Run Date =   Thu Apr 18 14:09:12 2024

   Run on =     CHOCODESKTOP
============================================================
RUN-1002 : start command "open_project SOC_2_times.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(57)
HDL-1007 : analyze verilog file ../../src/soc_top.v
HDL-1007 : analyze verilog file ../../src/soc_cm0.v
HDL-1007 : undeclared symbol 'SWCLKTCK', assumed default net type 'wire' in ../../src/soc_cm0.v(65)
HDL-1007 : undeclared symbol 'HMASTER', assumed default net type 'wire' in ../../src/soc_cm0.v(136)
HDL-1007 : undeclared symbol 'HMASTLOCK', assumed default net type 'wire' in ../../src/soc_cm0.v(137)
HDL-1007 : undeclared symbol 'RXEV', assumed default net type 'wire' in ../../src/soc_cm0.v(167)
HDL-1007 : undeclared symbol 'irq_gpio0', assumed default net type 'wire' in ../../src/soc_cm0.v(414)
HDL-5007 WARNING: block identifier is required on this block in ../../src/soc_cm0.v(438)
HDL-5007 WARNING: identifier 'btn_interrupt' is used before its declaration in ../../src/soc_cm0.v(81)
HDL-1007 : analyze verilog file ../../al_ip/dtcm.v
HDL-1007 : analyze verilog file ../../al_ip/itcm.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_arb.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_decS0.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_default_slave.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_i.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../src/bus/cm0_mtx_i.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../src/bus/cm0_mtx_i.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../src/bus/cm0_mtx_i.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../src/bus/cm0_mtx_i.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../src/bus/cm0_mtx_i.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../src/bus/cm0_mtx_i.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../src/bus/cm0_mtx_i.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../src/bus/cm0_mtx_i.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../src/bus/cm0_mtx_i.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../src/bus/cm0_mtx_i.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_lite.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_o.v
HDL-1007 : analyze verilog file ../../src/core/CORTEXM0INTEGRATION.v
HDL-1007 : analyze verilog file ../../src/core/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/tcm/cmsdk_ahb_to_sram.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_ahb_gpio.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_ahb_to_iop.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_iop_gpio.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_apb_subsystem.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/uart/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../src/btn_interupt_generator.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(102)
RUN-1001 : Project manager successfully analyzed 24 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SOC_2_times_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model soc_top
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net soc_cm0_u0/cm0_u0/u_logic/SCLK is clkc0 of pll pll_u0/pll_inst.
SYN-4019 : Net clk_dup_1 is refclk of pll pll_u0/pll_inst.
SYN-4024 : Net "swclk_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net soc_cm0_u0/cm0_u0/u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net swclk_dup_1 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net swclk_dup_1 to drive 107 clock pins.
PHY-1001 : Populate physical database on model soc_top.
RUN-1001 : There are total 8171 instances
RUN-0007 : 6021 luts, 1929 seqs, 59 mslices, 43 lslices, 63 pads, 48 brams, 3 dsps
RUN-1001 : There are total 8596 nets
RUN-1001 : 4690 nets have 2 pins
RUN-1001 : 2828 nets have [3 - 5] pins
RUN-1001 : 602 nets have [6 - 10] pins
RUN-1001 : 247 nets have [11 - 20] pins
RUN-1001 : 224 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     207     
RUN-1001 :   No   |  No   |  Yes  |     553     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     835     
RUN-1001 :   Yes  |  No   |  Yes  |     334     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |  57   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 62
PHY-3001 : Initial placement ...
PHY-3001 : design contains 8169 instances, 6021 luts, 1929 seqs, 102 slices, 13 macros(102 instances: 59 mslices 43 lslices)
PHY-0007 : Cell area utilization is 31%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.06794e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 8169.
PHY-3001 : Level 1 #clusters 1115.
PHY-3001 : End clustering;  0.083408s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (18.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 597330, overlap = 283.469
PHY-3002 : Step(2): len = 517126, overlap = 320.125
PHY-3002 : Step(3): len = 356296, overlap = 421.562
PHY-3002 : Step(4): len = 311265, overlap = 480.344
PHY-3002 : Step(5): len = 247970, overlap = 557.438
PHY-3002 : Step(6): len = 218971, overlap = 596.469
PHY-3002 : Step(7): len = 179614, overlap = 643.094
PHY-3002 : Step(8): len = 161313, overlap = 675.688
PHY-3002 : Step(9): len = 138117, overlap = 708.781
PHY-3002 : Step(10): len = 123692, overlap = 739.562
PHY-3002 : Step(11): len = 109877, overlap = 755.438
PHY-3002 : Step(12): len = 96319.8, overlap = 769.844
PHY-3002 : Step(13): len = 87925.8, overlap = 783.875
PHY-3002 : Step(14): len = 76129.3, overlap = 796.469
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.75333e-07
PHY-3002 : Step(15): len = 87884.7, overlap = 781.5
PHY-3002 : Step(16): len = 117663, overlap = 752.031
PHY-3002 : Step(17): len = 121373, overlap = 715.812
PHY-3002 : Step(18): len = 126456, overlap = 687.219
PHY-3002 : Step(19): len = 122904, overlap = 667.312
PHY-3002 : Step(20): len = 123351, overlap = 648
PHY-3002 : Step(21): len = 119115, overlap = 647.156
PHY-3002 : Step(22): len = 117789, overlap = 643.25
PHY-3002 : Step(23): len = 115450, overlap = 643.156
PHY-3002 : Step(24): len = 115781, overlap = 642.5
PHY-3002 : Step(25): len = 116325, overlap = 634.281
PHY-3002 : Step(26): len = 117433, overlap = 632.562
PHY-3002 : Step(27): len = 117633, overlap = 638.188
PHY-3002 : Step(28): len = 118468, overlap = 641.219
PHY-3002 : Step(29): len = 117842, overlap = 634.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.15067e-06
PHY-3002 : Step(30): len = 135122, overlap = 621.031
PHY-3002 : Step(31): len = 144245, overlap = 598.062
PHY-3002 : Step(32): len = 145795, overlap = 593.688
PHY-3002 : Step(33): len = 145325, overlap = 590.75
PHY-3002 : Step(34): len = 144195, overlap = 598.062
PHY-3002 : Step(35): len = 143892, overlap = 602.906
PHY-3002 : Step(36): len = 142819, overlap = 609.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.30133e-06
PHY-3002 : Step(37): len = 160818, overlap = 556
PHY-3002 : Step(38): len = 168363, overlap = 546.25
PHY-3002 : Step(39): len = 171295, overlap = 538.094
PHY-3002 : Step(40): len = 171610, overlap = 531.438
PHY-3002 : Step(41): len = 169787, overlap = 530.438
PHY-3002 : Step(42): len = 168890, overlap = 530.625
PHY-3002 : Step(43): len = 167290, overlap = 535.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.60266e-06
PHY-3002 : Step(44): len = 187044, overlap = 502.375
PHY-3002 : Step(45): len = 199079, overlap = 501.469
PHY-3002 : Step(46): len = 204024, overlap = 457.469
PHY-3002 : Step(47): len = 204295, overlap = 445.312
PHY-3002 : Step(48): len = 202147, overlap = 431.281
PHY-3002 : Step(49): len = 200880, overlap = 434.125
PHY-3002 : Step(50): len = 199114, overlap = 435.875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.1901e-06
PHY-3002 : Step(51): len = 222106, overlap = 354.5
PHY-3002 : Step(52): len = 244257, overlap = 291.969
PHY-3002 : Step(53): len = 252316, overlap = 283.312
PHY-3002 : Step(54): len = 253752, overlap = 270.031
PHY-3002 : Step(55): len = 251985, overlap = 277.844
PHY-3002 : Step(56): len = 249469, overlap = 289.688
PHY-3002 : Step(57): len = 247048, overlap = 288.219
PHY-3002 : Step(58): len = 246312, overlap = 284.031
PHY-3002 : Step(59): len = 246271, overlap = 279.781
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.83412e-05
PHY-3002 : Step(60): len = 269293, overlap = 261.438
PHY-3002 : Step(61): len = 286274, overlap = 215.094
PHY-3002 : Step(62): len = 292884, overlap = 179.375
PHY-3002 : Step(63): len = 295059, overlap = 186.75
PHY-3002 : Step(64): len = 294801, overlap = 188.031
PHY-3002 : Step(65): len = 293853, overlap = 185.469
PHY-3002 : Step(66): len = 291526, overlap = 199.25
PHY-3002 : Step(67): len = 290430, overlap = 204.906
PHY-3002 : Step(68): len = 290262, overlap = 210.562
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 3.55945e-05
PHY-3002 : Step(69): len = 307072, overlap = 200
PHY-3002 : Step(70): len = 325468, overlap = 167.688
PHY-3002 : Step(71): len = 334220, overlap = 143.125
PHY-3002 : Step(72): len = 335431, overlap = 139.812
PHY-3002 : Step(73): len = 334673, overlap = 142.656
PHY-3002 : Step(74): len = 333888, overlap = 146.031
PHY-3002 : Step(75): len = 332747, overlap = 142.906
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 6.68609e-05
PHY-3002 : Step(76): len = 343749, overlap = 132.875
PHY-3002 : Step(77): len = 362343, overlap = 117.125
PHY-3002 : Step(78): len = 369152, overlap = 112.75
PHY-3002 : Step(79): len = 368571, overlap = 114.625
PHY-3002 : Step(80): len = 368162, overlap = 116.25
PHY-3002 : Step(81): len = 368564, overlap = 119.312
PHY-3002 : Step(82): len = 368750, overlap = 114.812
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000126952
PHY-3002 : Step(83): len = 375623, overlap = 115.688
PHY-3002 : Step(84): len = 390607, overlap = 120.438
PHY-3002 : Step(85): len = 394334, overlap = 118.812
PHY-3002 : Step(86): len = 394267, overlap = 121
PHY-3002 : Step(87): len = 394923, overlap = 123.625
PHY-3002 : Step(88): len = 396738, overlap = 122.25
PHY-3002 : Step(89): len = 398650, overlap = 124.188
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000242701
PHY-3002 : Step(90): len = 403386, overlap = 124.25
PHY-3002 : Step(91): len = 415188, overlap = 121
PHY-3002 : Step(92): len = 418748, overlap = 120.188
PHY-3002 : Step(93): len = 417702, overlap = 119.312
PHY-3002 : Step(94): len = 417381, overlap = 119.312
PHY-3002 : Step(95): len = 418150, overlap = 118.938
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000399
PHY-3002 : Step(96): len = 421170, overlap = 118.75
PHY-3002 : Step(97): len = 428746, overlap = 112.938
PHY-3002 : Step(98): len = 431814, overlap = 112.812
PHY-3002 : Step(99): len = 431872, overlap = 108
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021051s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8596.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 581240, over cnt = 1072(3%), over = 6242, worst = 33
PHY-1001 : End global iterations;  0.373686s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (12.5%)

PHY-1001 : Congestion index: top1 = 83.36, top5 = 60.52, top10 = 50.38, top15 = 44.00.
PHY-3001 : End congestion estimation;  0.483903s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (12.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.94579e-05
PHY-3002 : Step(100): len = 491043, overlap = 0.21875
PHY-3002 : Step(101): len = 493425, overlap = 0.28125
PHY-3002 : Step(102): len = 469857, overlap = 0
PHY-3002 : Step(103): len = 458259, overlap = 0
PHY-3002 : Step(104): len = 452535, overlap = 0.125
PHY-3002 : Step(105): len = 446057, overlap = 0
PHY-3002 : Step(106): len = 440746, overlap = 1.03125
PHY-3002 : Step(107): len = 439380, overlap = 1
PHY-3002 : Step(108): len = 438615, overlap = 1
PHY-3002 : Step(109): len = 435642, overlap = 1.375
PHY-3002 : Step(110): len = 435655, overlap = 1.46875
PHY-3002 : Step(111): len = 434314, overlap = 2.34375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000178916
PHY-3002 : Step(112): len = 446615, overlap = 1.0625
PHY-3002 : Step(113): len = 452086, overlap = 0.8125
PHY-3002 : Step(114): len = 457812, overlap = 2.6875
PHY-3002 : Step(115): len = 458405, overlap = 2.875
PHY-3002 : Step(116): len = 457762, overlap = 3.125
PHY-3002 : Step(117): len = 455864, overlap = 3.3125
PHY-3002 : Step(118): len = 455638, overlap = 3.0625
PHY-3002 : Step(119): len = 455146, overlap = 3.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000357832
PHY-3002 : Step(120): len = 463011, overlap = 2.8125
PHY-3002 : Step(121): len = 466946, overlap = 2.5
PHY-3002 : Step(122): len = 470382, overlap = 2.25
PHY-3002 : Step(123): len = 472112, overlap = 2.1875
PHY-3002 : Step(124): len = 473615, overlap = 1.9375
PHY-3002 : Step(125): len = 474338, overlap = 2.3125
PHY-3002 : Step(126): len = 473739, overlap = 2.125
PHY-3002 : Step(127): len = 474292, overlap = 1.9375
PHY-3002 : Step(128): len = 474604, overlap = 1.6875
PHY-3002 : Step(129): len = 471376, overlap = 2.6875
PHY-3002 : Step(130): len = 470997, overlap = 2.6875
PHY-3002 : Step(131): len = 471636, overlap = 3.1875
PHY-3002 : Step(132): len = 473477, overlap = 2.875
PHY-3002 : Step(133): len = 473539, overlap = 2.6875
PHY-3002 : Step(134): len = 473772, overlap = 2.375
PHY-3002 : Step(135): len = 473922, overlap = 2.375
PHY-3002 : Step(136): len = 473330, overlap = 1.875
PHY-3002 : Step(137): len = 472431, overlap = 2.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5/8596.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 585944, over cnt = 1405(3%), over = 5208, worst = 68
PHY-1001 : End global iterations;  0.457808s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (23.9%)

PHY-1001 : Congestion index: top1 = 68.17, top5 = 51.05, top10 = 43.79, top15 = 39.77.
PHY-3001 : End congestion estimation;  0.573840s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (24.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000120079
PHY-3002 : Step(138): len = 472093, overlap = 14.4375
PHY-3002 : Step(139): len = 469561, overlap = 11.8125
PHY-3002 : Step(140): len = 457939, overlap = 11.0312
PHY-3002 : Step(141): len = 444436, overlap = 12.0938
PHY-3002 : Step(142): len = 438761, overlap = 14.125
PHY-3002 : Step(143): len = 430076, overlap = 10.1562
PHY-3002 : Step(144): len = 423431, overlap = 12.0938
PHY-3002 : Step(145): len = 417404, overlap = 12.3125
PHY-3002 : Step(146): len = 413544, overlap = 14.2188
PHY-3002 : Step(147): len = 408337, overlap = 17.1562
PHY-3002 : Step(148): len = 405982, overlap = 14.625
PHY-3002 : Step(149): len = 404083, overlap = 17.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000240157
PHY-3002 : Step(150): len = 411673, overlap = 13.125
PHY-3002 : Step(151): len = 416033, overlap = 13.375
PHY-3002 : Step(152): len = 419845, overlap = 12.0625
PHY-3002 : Step(153): len = 421332, overlap = 9.78125
PHY-3002 : Step(154): len = 422472, overlap = 7.09375
PHY-3002 : Step(155): len = 421753, overlap = 9.1875
PHY-3002 : Step(156): len = 421285, overlap = 8.84375
PHY-3002 : Step(157): len = 420370, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000480314
PHY-3002 : Step(158): len = 423972, overlap = 8.46875
PHY-3002 : Step(159): len = 426876, overlap = 8.5
PHY-3002 : Step(160): len = 433455, overlap = 6.59375
PHY-3002 : Step(161): len = 438288, overlap = 5.90625
PHY-3002 : Step(162): len = 441663, overlap = 5.40625
PHY-3002 : Step(163): len = 442522, overlap = 5.25
PHY-3002 : Step(164): len = 441548, overlap = 5.46875
PHY-3002 : Step(165): len = 440863, overlap = 4.53125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000948239
PHY-3002 : Step(166): len = 443165, overlap = 4.84375
PHY-3002 : Step(167): len = 445813, overlap = 4.5
PHY-3002 : Step(168): len = 448341, overlap = 3.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00159722
PHY-3002 : Step(169): len = 449465, overlap = 4.34375
PHY-3002 : Step(170): len = 452073, overlap = 2.96875
PHY-3002 : Step(171): len = 461076, overlap = 2.59375
PHY-3002 : Step(172): len = 466741, overlap = 2.3125
PHY-3002 : Step(173): len = 470363, overlap = 2.4375
PHY-3002 : Step(174): len = 472836, overlap = 2.65625
PHY-3002 : Step(175): len = 473909, overlap = 2.34375
PHY-3002 : Step(176): len = 473411, overlap = 2.21875
PHY-3002 : Step(177): len = 472237, overlap = 2.34375
PHY-3002 : Step(178): len = 471389, overlap = 2.1875
PHY-3002 : Step(179): len = 471194, overlap = 1.96875
PHY-3002 : Step(180): len = 470846, overlap = 1.625
PHY-3002 : Step(181): len = 470449, overlap = 1.6875
PHY-3002 : Step(182): len = 470049, overlap = 1.6875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 96.66 peak overflow 1.28
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 179/8596.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 604792, over cnt = 1436(4%), over = 4237, worst = 28
PHY-1001 : End global iterations;  0.520421s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (27.0%)

PHY-1001 : Congestion index: top1 = 49.98, top5 = 42.36, top10 = 38.47, top15 = 35.96.
PHY-1001 : End incremental global routing;  0.652656s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (23.9%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 38418, tnet num: 8594, tinst num: 8169, tnode num: 44781, tedge num: 61774.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.535530s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (26.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.353584s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (21.9%)

OPT-1001 : Current memory(MB): used = 378, reserve = 354, peak = 378.
OPT-1001 : End physical optimization;  1.414391s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (24.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6021 LUT to BLE ...
SYN-4008 : Packed 6021 LUT and 977 SEQ to BLE.
SYN-4003 : Packing 952 remaining SEQ's ...
SYN-4005 : Packed 921 SEQ with LUT/SLICE
SYN-4006 : 4127 single LUT's are left
SYN-4006 : 31 single SEQ's are left
SYN-4011 : Packing model "soc_top" (AL_USER_NORMAL) with 6052/6273 primitive instances ...
PHY-3001 : End packing;  0.415133s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (7.5%)

PHY-1001 : Populate physical database on model soc_top.
RUN-1001 : There are total 3581 instances
RUN-1001 : 1731 mslices, 1731 lslices, 63 pads, 48 brams, 3 dsps
RUN-1001 : There are total 7813 nets
RUN-1001 : 3657 nets have 2 pins
RUN-1001 : 2934 nets have [3 - 5] pins
RUN-1001 : 727 nets have [6 - 10] pins
RUN-1001 : 264 nets have [11 - 20] pins
RUN-1001 : 227 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : design contains 3579 instances, 3462 slices, 13 macros(102 instances: 59 mslices 43 lslices)
PHY-3001 : Cell area utilization is 42%
PHY-3001 : After packing: Len = 489114, Over = 18.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3985/7813.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 629256, over cnt = 1207(3%), over = 2565, worst = 23
PHY-1002 : len = 638408, over cnt = 673(1%), over = 1179, worst = 9
PHY-1002 : len = 646752, over cnt = 154(0%), over = 262, worst = 8
PHY-1002 : len = 647736, over cnt = 70(0%), over = 109, worst = 6
PHY-1002 : len = 648768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.790221s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (31.6%)

PHY-1001 : Congestion index: top1 = 47.59, top5 = 40.72, top10 = 37.47, top15 = 35.15.
PHY-3001 : End congestion estimation;  0.975845s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (27.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.43799e-05
PHY-3002 : Step(183): len = 470596, overlap = 24
PHY-3002 : Step(184): len = 454460, overlap = 44.25
PHY-3002 : Step(185): len = 443933, overlap = 42.25
PHY-3002 : Step(186): len = 440340, overlap = 45
PHY-3002 : Step(187): len = 435066, overlap = 44
PHY-3002 : Step(188): len = 432832, overlap = 49.5
PHY-3002 : Step(189): len = 427626, overlap = 45
PHY-3002 : Step(190): len = 424595, overlap = 47.5
PHY-3002 : Step(191): len = 422251, overlap = 55
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.87599e-05
PHY-3002 : Step(192): len = 432689, overlap = 40.25
PHY-3002 : Step(193): len = 442805, overlap = 33.25
PHY-3002 : Step(194): len = 444923, overlap = 27.5
PHY-3002 : Step(195): len = 444977, overlap = 28.25
PHY-3002 : Step(196): len = 445137, overlap = 29.5
PHY-3002 : Step(197): len = 445204, overlap = 29.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000176897
PHY-3002 : Step(198): len = 456481, overlap = 25
PHY-3002 : Step(199): len = 466475, overlap = 24.5
PHY-3002 : Step(200): len = 468227, overlap = 20.25
PHY-3002 : Step(201): len = 469162, overlap = 18.5
PHY-3002 : Step(202): len = 470769, overlap = 16.75
PHY-3002 : Step(203): len = 472555, overlap = 18.5
PHY-3002 : Step(204): len = 474157, overlap = 19
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000339916
PHY-3002 : Step(205): len = 479695, overlap = 16.25
PHY-3002 : Step(206): len = 485608, overlap = 14
PHY-3002 : Step(207): len = 486310, overlap = 14
PHY-3002 : Step(208): len = 487867, overlap = 12.5
PHY-3002 : Step(209): len = 490283, overlap = 12.75
PHY-3002 : Step(210): len = 491819, overlap = 11.75
PHY-3002 : Step(211): len = 492311, overlap = 10.5
PHY-3002 : Step(212): len = 492333, overlap = 11.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000663258
PHY-3002 : Step(213): len = 495978, overlap = 10.5
PHY-3002 : Step(214): len = 501539, overlap = 9.25
PHY-3002 : Step(215): len = 503329, overlap = 9.5
PHY-3002 : Step(216): len = 501931, overlap = 9.5
PHY-3002 : Step(217): len = 501282, overlap = 9
PHY-3002 : Step(218): len = 501770, overlap = 8.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0011143
PHY-3002 : Step(219): len = 504067, overlap = 8.75
PHY-3002 : Step(220): len = 506723, overlap = 8.25
PHY-3002 : Step(221): len = 507450, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.122161s wall, 0.109375s user + 0.515625s system = 0.625000s CPU (55.7%)

PHY-3001 : Trial Legalized: Len = 525941
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 293/7813.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 654768, over cnt = 1060(3%), over = 1762, worst = 8
PHY-1002 : len = 659800, over cnt = 562(1%), over = 854, worst = 7
PHY-1002 : len = 665064, over cnt = 244(0%), over = 347, worst = 4
PHY-1002 : len = 667280, over cnt = 85(0%), over = 126, worst = 4
PHY-1002 : len = 667560, over cnt = 68(0%), over = 102, worst = 4
PHY-1001 : End global iterations;  0.927740s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (30.3%)

PHY-1001 : Congestion index: top1 = 53.43, top5 = 44.73, top10 = 40.50, top15 = 37.72.
PHY-3001 : End congestion estimation;  1.140170s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (26.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000111122
PHY-3002 : Step(222): len = 496691, overlap = 4.75
PHY-3002 : Step(223): len = 485478, overlap = 12.5
PHY-3002 : Step(224): len = 479409, overlap = 17.75
PHY-3002 : Step(225): len = 475203, overlap = 20.25
PHY-3002 : Step(226): len = 472914, overlap = 19.5
PHY-3002 : Step(227): len = 470443, overlap = 19.75
PHY-3002 : Step(228): len = 469109, overlap = 17.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000222245
PHY-3002 : Step(229): len = 477218, overlap = 17
PHY-3002 : Step(230): len = 483499, overlap = 18.75
PHY-3002 : Step(231): len = 482095, overlap = 15.75
PHY-3002 : Step(232): len = 481496, overlap = 16.75
PHY-3002 : Step(233): len = 481955, overlap = 16
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000384342
PHY-3002 : Step(234): len = 487479, overlap = 14.5
PHY-3002 : Step(235): len = 492797, overlap = 12.75
PHY-3002 : Step(236): len = 496399, overlap = 9.75
PHY-3002 : Step(237): len = 494673, overlap = 9.25
PHY-3002 : Step(238): len = 493499, overlap = 10.25
PHY-3002 : Step(239): len = 493129, overlap = 10.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010742s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 502885, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.019262s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 10 instances has been re-located, deltaX = 0, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 502955, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1509/7813.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 638472, over cnt = 1002(2%), over = 1621, worst = 8
PHY-1002 : len = 642904, over cnt = 608(1%), over = 895, worst = 8
PHY-1002 : len = 649184, over cnt = 191(0%), over = 283, worst = 6
PHY-1002 : len = 651504, over cnt = 17(0%), over = 32, worst = 4
PHY-1002 : len = 651800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.936034s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (28.4%)

PHY-1001 : Congestion index: top1 = 51.96, top5 = 42.99, top10 = 38.44, top15 = 35.75.
PHY-1001 : End incremental global routing;  1.102595s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (28.3%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 37384, tnet num: 7811, tinst num: 3579, tnode num: 42777, tedge num: 62434.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.735217s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (23.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.024948s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (25.5%)

OPT-1001 : Current memory(MB): used = 410, reserve = 388, peak = 410.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.011677s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7301/7813.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 651800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.064417s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (24.3%)

PHY-1001 : Congestion index: top1 = 51.96, top5 = 42.99, top10 = 38.44, top15 = 35.75.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.012818s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 51.482759
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.332008s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (24.8%)

RUN-1003 : finish command "place" in  13.970683s wall, 3.265625s user + 1.468750s system = 4.734375s CPU (33.9%)

RUN-1004 : used memory is 371 MB, reserved memory is 348 MB, peak memory is 416 MB
RUN-1002 : start command "export_db SOC_2_times_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SOC_2_times_place.db" in  1.049860s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (34.2%)

RUN-1004 : used memory is 371 MB, reserved memory is 349 MB, peak memory is 423 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 3581 instances
RUN-1001 : 1731 mslices, 1731 lslices, 63 pads, 48 brams, 3 dsps
RUN-1001 : There are total 7813 nets
RUN-1001 : 3657 nets have 2 pins
RUN-1001 : 2934 nets have [3 - 5] pins
RUN-1001 : 727 nets have [6 - 10] pins
RUN-1001 : 264 nets have [11 - 20] pins
RUN-1001 : 227 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 37384, tnet num: 7811, tinst num: 3579, tnode num: 42777, tedge num: 62434.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1731 mslices, 1731 lslices, 63 pads, 48 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7811 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 3166 clock pins, and constraint 5359 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 630136, over cnt = 1009(2%), over = 1690, worst = 8
PHY-1002 : len = 635408, over cnt = 548(1%), over = 834, worst = 8
PHY-1002 : len = 639784, over cnt = 270(0%), over = 383, worst = 6
PHY-1002 : len = 643432, over cnt = 42(0%), over = 60, worst = 4
PHY-1002 : len = 643856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.821034s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (40.0%)

PHY-1001 : Congestion index: top1 = 51.25, top5 = 42.47, top10 = 38.11, top15 = 35.31.
PHY-1001 : End global routing;  0.988949s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (34.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 465, reserve = 444, peak = 465.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net swclk_syn_4 will be merged with clock swclk_dup_1
PHY-1001 : net soc_cm0_u0/cm0_u0/u_logic/SCLK will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 723, reserve = 706, peak = 723.
PHY-1001 : End build detailed router design. 3.148848s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (24.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 94696, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.603100s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (25.9%)

PHY-1001 : Current memory(MB): used = 758, reserve = 742, peak = 758.
PHY-1001 : End phase 1; 0.609687s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (25.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 98% nets.
PHY-1022 : len = 2.04623e+06, over cnt = 337(0%), over = 339, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 764, reserve = 748, peak = 764.
PHY-1001 : End initial routed; 29.803238s wall, 10.656250s user + 0.078125s system = 10.734375s CPU (36.0%)

PHY-1001 : Current memory(MB): used = 764, reserve = 748, peak = 764.
PHY-1001 : End phase 2; 29.803277s wall, 10.656250s user + 0.078125s system = 10.734375s CPU (36.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.03918e+06, over cnt = 49(0%), over = 49, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.395059s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (39.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.03824e+06, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.140680s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (33.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.03812e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.127856s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (12.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.03811e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.131106s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.03811e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.168462s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (9.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.03811e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.243204s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (6.4%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.03811e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.348481s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (17.9%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.03811e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.085268s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.03811e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.084248s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (37.1%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 2.03811e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 10; 0.094418s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (16.5%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for pll_u0/pll_inst.fbclk[0]
PHY-1001 : 62 feed throughs used by 43 nets
PHY-1001 : End commit to database; 1.293029s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (21.8%)

PHY-1001 : Current memory(MB): used = 829, reserve = 815, peak = 829.
PHY-1001 : End phase 3; 3.292273s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (20.4%)

PHY-1003 : Routed, final wirelength = 2.03811e+06
PHY-1001 : Current memory(MB): used = 831, reserve = 818, peak = 831.
PHY-1001 : End export database. 0.028562s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  37.104314s wall, 12.296875s user + 0.109375s system = 12.406250s CPU (33.4%)

RUN-1003 : finish command "route" in  39.177247s wall, 12.890625s user + 0.125000s system = 13.015625s CPU (33.2%)

RUN-1004 : used memory is 788 MB, reserved memory is 782 MB, peak memory is 831 MB
RUN-1002 : start command "report_area -io_info -file SOC_2_times_phy.area"
RUN-1001 : standard
***Report Model: soc_top Device: EG4S20BG256***

IO Statistics
#IO                        63
  #input                    8
  #output                  38
  #inout                   17

Utilization Statistics
#lut                     6649   out of  19600   33.92%
#reg                     1929   out of  19600    9.84%
#le                      6680
  #lut only              4751   out of   6680   71.12%
  #reg only                31   out of   6680    0.46%
  #lut&reg               1898   out of   6680   28.41%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                   16   out of     16  100.00%
#pad                       63   out of    188   33.51%
  #ireg                     6
  #oreg                    50
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                          Type               DriverType         Driver                   Fanout
#1        soc_cm0_u0/cm0_u0/u_logic/SCLK    GCLK               pll                pll_u0/pll_inst.clkc0    1500
#2        swclk_dup_1                       GCLK               io                 swclk_syn_2.di           83
#3        clk_dup_1                         GCLK               io                 clk_syn_2.di             1


Detailed IO Report

           Name             Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
          btn[3]              INPUT        J13        LVCMOS33          N/A          PULLUP      IREG    
          btn[2]              INPUT        G12        LVCMOS33          N/A          PULLUP      IREG    
          btn[1]              INPUT        H14        LVCMOS33          N/A          PULLUP      IREG    
          btn[0]              INPUT        L12        LVCMOS33          N/A          PULLUP      IREG    
           clk                INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
          rst_n               INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
          swclk               INPUT         A8        LVCMOS33          N/A          PULLUP      NONE    
        uart0_rxd             INPUT        F16        LVCMOS33          N/A          PULLUP      IREG    
      LED_DEBUG[31]          OUTPUT        H16        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[30]          OUTPUT         B8        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[29]          OUTPUT         H5        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[28]          OUTPUT        P10        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[27]          OUTPUT        T14        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[26]          OUTPUT        A14        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[25]          OUTPUT         H1        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[24]          OUTPUT         T9        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[23]          OUTPUT        G16        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[22]          OUTPUT         B6        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[21]          OUTPUT        P14        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[20]          OUTPUT         T5        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[19]          OUTPUT        B12        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[18]          OUTPUT         C1        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[17]          OUTPUT         J6        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[16]          OUTPUT         M9        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[15]          OUTPUT         E6        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[14]          OUTPUT        M12        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[13]          OUTPUT         E8        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[12]          OUTPUT        B14        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[11]          OUTPUT        J11        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[10]          OUTPUT         T4        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[9]          OUTPUT        N16        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[8]          OUTPUT        M14        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[7]          OUTPUT         T6        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[6]          OUTPUT        N14        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[5]          OUTPUT        M13        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[4]          OUTPUT         N4        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[3]          OUTPUT        B16        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[2]          OUTPUT        M11        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[1]          OUTPUT         P5        LVCMOS33           8           PULLUP      OREG    
       LED_DEBUG[0]          OUTPUT         N5        LVCMOS33           8           PULLUP      OREG    
  btn_interrupt_debug[3]     OUTPUT        K12        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[2]     OUTPUT         C4        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[1]     OUTPUT         K5        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[0]     OUTPUT        E10        LVCMOS33           8            N/A        NONE    
          led_1s             OUTPUT        T13        LVCMOS33           8            NONE       OREG    
        uart0_txd            OUTPUT        E16        LVCMOS33           8            NONE       OREG    
        gpio0[15]             INOUT        K15        LVCMOS33           8            N/A        OREG    
        gpio0[14]             INOUT        J12        LVCMOS33           8            N/A        OREG    
        gpio0[13]             INOUT         E4        LVCMOS33           8            N/A        OREG    
        gpio0[12]             INOUT         P1        LVCMOS33           8            N/A        OREG    
        gpio0[11]             INOUT        H13        LVCMOS33           8            N/A        OREG    
        gpio0[10]             INOUT         N3        LVCMOS33           8           PULLUP      OREG    
         gpio0[9]             INOUT         M4        LVCMOS33           8           PULLUP      OREG    
         gpio0[8]             INOUT         M3        LVCMOS33           8           PULLUP      OREG    
         gpio0[7]             INOUT        C13        LVCMOS33           8           PULLUP      OREG    
         gpio0[6]             INOUT         C8        LVCMOS33           8           PULLUP      OREG    
         gpio0[5]             INOUT         C5        LVCMOS33           8           PULLUP      OREG    
         gpio0[4]             INOUT         C7        LVCMOS33           8           PULLUP      OREG    
         gpio0[3]             INOUT         C9        LVCMOS33           8           PULLUP      OREG    
         gpio0[2]             INOUT        A11        LVCMOS33           8           PULLUP      OREG    
         gpio0[1]             INOUT        C11        LVCMOS33           8           PULLUP      OREG    
         gpio0[0]             INOUT        B15        LVCMOS33           8           PULLUP      OREG    
          swdio               INOUT         A7        LVCMOS33           8           PULLUP      IREG    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                  |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------+
|top                               |soc_top                 |6680   |6547    |102     |1985    |48      |3       |
|  pll_u0                          |pll                     |0      |0       |0       |0       |0       |0       |
|  soc_cm0_u0                      |soc_cm0                 |6631   |6511    |93      |1897    |48      |3       |
|    ISPcontroller_inst            |mysdk_ahb_ISPcontroller |47     |46      |0       |41      |0       |0       |
|    ahb_dtcm                      |cmsdk_ahb_to_sram       |61     |61      |0       |32      |0       |0       |
|    ahb_itcm                      |cmsdk_ahb_to_sram       |136    |135     |0       |45      |0       |0       |
|    btn_interupt_generator_inst   |btn_interupt_generator  |50     |28      |9       |34      |0       |0       |
|    cm0_u0                        |CORTEXM0INTEGRATION     |5567   |5492    |65      |1405    |0       |3       |
|      u_logic                     |cortexm0ds_logic        |5567   |5492    |65      |1405    |0       |3       |
|    cmsdk_ahb_gpio_u0             |cmsdk_ahb_gpio          |214    |214     |0       |135     |0       |0       |
|      u_ahb_to_gpio               |cmsdk_ahb_to_iop        |12     |12      |0       |12      |0       |0       |
|      u_iop_gpio                  |cmsdk_iop_gpio          |202    |202     |0       |123     |0       |0       |
|    cmsdk_apb_subsystem_u0        |cmsdk_apb_subsystem     |239    |225     |12      |142     |0       |0       |
|      gen_apb_uart_0$u_apb_uart_0 |cmsdk_apb_uart          |199    |185     |12      |106     |0       |0       |
|      u_ahb_to_apb                |cmsdk_ahb_to_apb        |38     |38      |0       |35      |0       |0       |
|      u_apb_slave_mux             |cmsdk_apb_slave_mux     |2      |2       |0       |1       |0       |0       |
|    dtcm_u0                       |dtcm                    |43     |43      |0       |9       |32      |0       |
|    itcm_u0                       |itcm                    |75     |75      |0       |9       |16      |0       |
|    mtx_lite_u0                   |cm0_mtx_lite            |190    |183     |7       |42      |0       |0       |
|      ucm0_mtx                    |cm0_mtx                 |190    |183     |7       |42      |0       |0       |
|        u_cm0_mtx_decs0           |cm0_mtx_decS0           |34     |27      |7       |5       |0       |0       |
|          u_cm0_mtx_default_slave |cm0_mtx_default_slave   |6      |6       |0       |3       |0       |0       |
|        u_cm0_mtx_i_0             |cm0_mtx_i               |150    |150     |0       |34      |0       |0       |
|        u_cm0_mtx_o_1             |cm0_mtx_o               |2      |2       |0       |1       |0       |0       |
|          u_output_arb            |cm0_mtx_arb             |2      |2       |0       |1       |0       |0       |
|        u_cm0_mtx_o_2             |cm0_mtx_o               |2      |2       |0       |1       |0       |0       |
|          u_output_arb            |cm0_mtx_arb             |2      |2       |0       |1       |0       |0       |
|        u_cm0_mtx_o_3             |cm0_mtx_o               |2      |2       |0       |1       |0       |0       |
|          u_output_arb            |cm0_mtx_arb             |2      |2       |0       |1       |0       |0       |
+----------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3593  
    #2         2       1846  
    #3         3       567   
    #4         4       521   
    #5        5-10     768   
    #6       11-50     422   
    #7       51-100     27   
    #8        >500      1    
  Average     3.61           

RUN-1002 : start command "export_db SOC_2_times_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SOC_2_times_pr.db" in  1.293514s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (30.2%)

RUN-1004 : used memory is 789 MB, reserved memory is 783 MB, peak memory is 841 MB
RUN-1002 : start command "export_bid SOC_2_times_inst.bid"
PRG-1000 : <!-- HMAC is: ea76553325dc059ef5462b3e373b83d4acf2b60063771cdb83e2bd6220d7b312 -->
RUN-1002 : start command "bitgen -bit SOC_2_times.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 3579
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 7813, pip num: 109749
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 62
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3178 valid insts, and 286511 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000000000000000000000
BIT-1004 : PLL setting string = 1000
BIT-1004 : Generate bits file SOC_2_times.bit.
RUN-1003 : finish command "bitgen -bit SOC_2_times.bit" in  9.159814s wall, 68.375000s user + 0.328125s system = 68.703125s CPU (750.0%)

RUN-1004 : used memory is 812 MB, reserved memory is 801 MB, peak memory is 952 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240418_140912.log"
