library ieee;
use ieee.std_logic_1164.all;

entity stacionarniRegistar_tb is
end entity stacionarniRegistar_tb;

architecture tb_arch of stacionarniRegistar_tb is
    -- Signali za testbench
    signal input : std_logic_vector(9 downto 0);
    signal enable : std_logic;
    signal reset : std_logic;
    signal clk : std_logic;
    signal output : std_logic_vector(9 downto 0);

    -- Komponenta koja se testira
    component stacionarniRegistar is
        port (
            input : in std_logic_vector(9 downto 0);
            enable : in std_logic;
            reset : in std_logic;
            clk : in std_logic;
            output : out std_logic_vector(9 downto 0)
        );
    end component stacionarniRegistar;

begin
    dut : stacionarniRegistar
    port map (
        input => input,
        enable => enable,
        reset => reset,
        clk => clk,
        output => output
    );

  
    process
    begin
        -- Postavljamo ulaze
        input <= "0101010101";
        enable <= '1';
        reset <= '0';

        -- Cekamo jedan ciklus clk signala
        wait for 10 ns;

        -- Mijenjamo vrijednost ulaza
        input <= "0111111110";

        wait for 20 ns;

        --Resetovanje
        reset <= '1';

       wait;
    end process;

    clk_process: process
    begin
      while now < 100 ns loop
        clk <= '0'; 
        wait for 5 ns; 
        clk <= '1'; 
        wait for 5 ns; 
        end loop;
        wait;
    end process clk_process;

end architecture tb_arch;
