// Mem file initialization records.
//
// SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
// Vivado v2018.1 (64-bit)
// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// Created on Wednesday March 27, 2019 - 11:02:59 pm, from:
//
//     Map file     - E:\ECE532\WorkSpace\IPU_proj\Verification\MB_Validation\MB_Validation.srcs\sources_1\bd\vi_sys\vi_sys.bmm
//     Data file(s) - e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'vi_sys_i_microblaze_0.vi_sys_i_blk_mem_gen_0_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.
