$date
	Sun Jul 28 05:18:38 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_d_latch $end
$var wire 1 ! out $end
$var reg 4 " t_in [3:0] $end
$scope module M1 $end
$var wire 1 # clear $end
$var wire 1 $ data $end
$var wire 1 % enable $end
$var wire 1 & preset $end
$var wire 1 ! out $end
$scope module sr_latch1 $end
$var wire 1 # clear $end
$var wire 1 % enable $end
$var wire 1 & preset $end
$var wire 1 ' reset $end
$var wire 1 $ set $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
0%
0$
0#
b0 "
x!
$end
#1
0!
1#
b1 "
#2
1!
1&
0#
b10 "
#3
0!
1#
b11 "
#4
1%
0&
0#
b100 "
#5
1#
b101 "
#6
1!
1&
0#
b110 "
#7
0!
1#
b111 "
#8
0'
1$
0%
0&
0#
b1000 "
#9
1#
b1001 "
#10
1!
1&
0#
b1010 "
#11
0!
1#
b1011 "
#12
1!
1%
0&
0#
b1100 "
#13
0!
1#
b1101 "
#14
1!
1&
0#
b1110 "
#15
0!
1#
b1111 "
#16
1'
0$
0%
0&
0#
b0 "
