<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › mach-au1x00 › au1000.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>au1000.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *</span>
<span class="cm"> * BRIEF MODULE DESCRIPTION</span>
<span class="cm"> *	Include file for Alchemy Semiconductor&#39;s Au1k CPU.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2000-2001, 2006-2008 MontaVista Software Inc.</span>
<span class="cm"> * Author: MontaVista Software, Inc. &lt;source@mvista.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> *  under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> *  Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> *  option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  THIS  SOFTWARE  IS PROVIDED   ``AS  IS&#39;&#39; AND   ANY  EXPRESS OR IMPLIED</span>
<span class="cm"> *  WARRANTIES,   INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF</span>
<span class="cm"> *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN</span>
<span class="cm"> *  NO  EVENT  SHALL   THE AUTHOR  BE    LIABLE FOR ANY   DIRECT, INDIRECT,</span>
<span class="cm"> *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</span>
<span class="cm"> *  NOT LIMITED   TO, PROCUREMENT OF  SUBSTITUTE GOODS  OR SERVICES; LOSS OF</span>
<span class="cm"> *  USE, DATA,  OR PROFITS; OR  BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span>
<span class="cm"> *  ANY THEORY OF LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT</span>
<span class="cm"> *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</span>
<span class="cm"> *  THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the  GNU General Public License along</span>
<span class="cm"> *  with this program; if not, write  to the Free Software Foundation, Inc.,</span>
<span class="cm"> *  675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>

 <span class="cm">/*</span>
<span class="cm">  * some definitions add by takuzo@sm.sony.co.jp and sato@sm.sony.co.jp</span>
<span class="cm">  */</span>

<span class="cp">#ifndef _AU1000_H_</span>
<span class="cp">#define _AU1000_H_</span>


<span class="cp">#ifndef _LANGUAGE_ASSEMBLY</span>

<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>

<span class="cm">/* cpu pipeline flush */</span>
<span class="kt">void</span> <span class="k">static</span> <span class="kr">inline</span> <span class="nf">au_sync</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="k">volatile</span> <span class="p">(</span><span class="s">&quot;sync&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="k">static</span> <span class="kr">inline</span> <span class="nf">au_sync_udelay</span><span class="p">(</span><span class="kt">int</span> <span class="n">us</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="k">volatile</span> <span class="p">(</span><span class="s">&quot;sync&quot;</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="n">us</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="k">static</span> <span class="kr">inline</span> <span class="nf">au_sync_delay</span><span class="p">(</span><span class="kt">int</span> <span class="n">ms</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="k">volatile</span> <span class="p">(</span><span class="s">&quot;sync&quot;</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="n">ms</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="k">static</span> <span class="kr">inline</span> <span class="nf">au_writeb</span><span class="p">(</span><span class="n">u8</span> <span class="n">val</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="o">*</span><span class="p">(</span><span class="k">volatile</span> <span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="n">reg</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="k">static</span> <span class="kr">inline</span> <span class="nf">au_writew</span><span class="p">(</span><span class="n">u16</span> <span class="n">val</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="o">*</span><span class="p">(</span><span class="k">volatile</span> <span class="n">u16</span> <span class="o">*</span><span class="p">)</span><span class="n">reg</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="k">static</span> <span class="kr">inline</span> <span class="nf">au_writel</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="o">*</span><span class="p">(</span><span class="k">volatile</span> <span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="n">reg</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u8</span> <span class="nf">au_readb</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">*</span><span class="p">(</span><span class="k">volatile</span> <span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="n">reg</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u16</span> <span class="nf">au_readw</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">*</span><span class="p">(</span><span class="k">volatile</span> <span class="n">u16</span> <span class="o">*</span><span class="p">)</span><span class="n">reg</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">au_readl</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">*</span><span class="p">(</span><span class="k">volatile</span> <span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="n">reg</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Early Au1000 have a write-only SYS_CPUPLL register. */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">au1xxx_cpu_has_pll_wo</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">read_c0_prid</span><span class="p">())</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x00030100</span>:	<span class="cm">/* Au1000 DA */</span>
	<span class="k">case</span> <span class="mh">0x00030201</span>:	<span class="cm">/* Au1000 HA */</span>
	<span class="k">case</span> <span class="mh">0x00030202</span>:	<span class="cm">/* Au1000 HB */</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* does CPU need CONFIG[OD] set to fix tons of errata? */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">au1xxx_cpu_needs_config_od</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * c0_config.od (bit 19) was write only (and read as 0) on the</span>
<span class="cm">	 * early revisions of Alchemy SOCs.  It disables the bus trans-</span>
<span class="cm">	 * action overlapping and needs to be set to fix various errata.</span>
<span class="cm">	 */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">read_c0_prid</span><span class="p">())</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x00030100</span>: <span class="cm">/* Au1000 DA */</span>
	<span class="k">case</span> <span class="mh">0x00030201</span>: <span class="cm">/* Au1000 HA */</span>
	<span class="k">case</span> <span class="mh">0x00030202</span>: <span class="cm">/* Au1000 HB */</span>
	<span class="k">case</span> <span class="mh">0x01030200</span>: <span class="cm">/* Au1500 AB */</span>
	<span class="cm">/*</span>
<span class="cm">	 * Au1100/Au1200 errata actually keep silence about this bit,</span>
<span class="cm">	 * so we set it just in case for those revisions that require</span>
<span class="cm">	 * it to be set according to the (now gone) cpu_table.</span>
<span class="cm">	 */</span>
	<span class="k">case</span> <span class="mh">0x02030200</span>: <span class="cm">/* Au1100 AB */</span>
	<span class="k">case</span> <span class="mh">0x02030201</span>: <span class="cm">/* Au1100 BA */</span>
	<span class="k">case</span> <span class="mh">0x02030202</span>: <span class="cm">/* Au1100 BC */</span>
	<span class="k">case</span> <span class="mh">0x04030201</span>: <span class="cm">/* Au1200 AC */</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#define ALCHEMY_CPU_UNKNOWN	-1</span>
<span class="cp">#define ALCHEMY_CPU_AU1000	0</span>
<span class="cp">#define ALCHEMY_CPU_AU1500	1</span>
<span class="cp">#define ALCHEMY_CPU_AU1100	2</span>
<span class="cp">#define ALCHEMY_CPU_AU1550	3</span>
<span class="cp">#define ALCHEMY_CPU_AU1200	4</span>
<span class="cp">#define ALCHEMY_CPU_AU1300	5</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">alchemy_get_cputype</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">read_c0_prid</span><span class="p">()</span> <span class="o">&amp;</span> <span class="mh">0xffff0000</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x00030000</span>:
		<span class="k">return</span> <span class="n">ALCHEMY_CPU_AU1000</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x01030000</span>:
		<span class="k">return</span> <span class="n">ALCHEMY_CPU_AU1500</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x02030000</span>:
		<span class="k">return</span> <span class="n">ALCHEMY_CPU_AU1100</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x03030000</span>:
		<span class="k">return</span> <span class="n">ALCHEMY_CPU_AU1550</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x04030000</span>:
	<span class="k">case</span> <span class="mh">0x05030000</span>:
		<span class="k">return</span> <span class="n">ALCHEMY_CPU_AU1200</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x800c0000</span>:
		<span class="k">return</span> <span class="n">ALCHEMY_CPU_AU1300</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ALCHEMY_CPU_UNKNOWN</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* return number of uarts on a given cputype */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">alchemy_get_uarts</span><span class="p">(</span><span class="kt">int</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1000</span>:
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1300</span>:
		<span class="k">return</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1500</span>:
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1200</span>:
		<span class="k">return</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1100</span>:
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1550</span>:
		<span class="k">return</span> <span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* enable an UART block if it isn&#39;t already */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">alchemy_uart_enable</span><span class="p">(</span><span class="n">u32</span> <span class="n">uart_phys</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">KSEG1ADDR</span><span class="p">(</span><span class="n">uart_phys</span><span class="p">);</span>

	<span class="cm">/* reset, enable clock, deassert reset */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">addr</span> <span class="o">+</span> <span class="mh">0x100</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="mh">0x100</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="mh">0x100</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>
	<span class="p">}</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="mh">0x100</span><span class="p">);</span>
	<span class="n">wmb</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">alchemy_uart_disable</span><span class="p">(</span><span class="n">u32</span> <span class="n">uart_phys</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">KSEG1ADDR</span><span class="p">(</span><span class="n">uart_phys</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="mh">0x100</span><span class="p">);</span>	<span class="cm">/* UART_MOD_CNTRL */</span>
	<span class="n">wmb</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">alchemy_uart_putchar</span><span class="p">(</span><span class="n">u32</span> <span class="n">uart_phys</span><span class="p">,</span> <span class="n">u8</span> <span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">KSEG1ADDR</span><span class="p">(</span><span class="n">uart_phys</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">timeout</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* check LSR TX_EMPTY bit */</span>
	<span class="n">timeout</span> <span class="o">=</span> <span class="mh">0xffffff</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="mh">0x1c</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x20</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="cm">/* slow down */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">10000</span><span class="p">;</span> <span class="n">i</span><span class="p">;</span> <span class="n">i</span><span class="o">--</span><span class="p">)</span>
			<span class="n">asm</span> <span class="k">volatile</span> <span class="p">(</span><span class="s">&quot;nop&quot;</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">--</span><span class="n">timeout</span><span class="p">);</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x04</span><span class="p">);</span>	<span class="cm">/* tx */</span>
	<span class="n">wmb</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/* return number of ethernet MACs on a given cputype */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">alchemy_get_macs</span><span class="p">(</span><span class="kt">int</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1000</span>:
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1500</span>:
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1550</span>:
		<span class="k">return</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1100</span>:
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* arch/mips/au1000/common/clocks.c */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">set_au1x00_speed</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">new_freq</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">get_au1x00_speed</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">set_au1x00_uart_baud_base</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">new_baud_base</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">get_au1x00_uart_baud_base</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">au1xxx_calc_clock</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cm">/* PM: arch/mips/alchemy/common/sleeper.S, power.c, irq.c */</span>
<span class="kt">void</span> <span class="n">alchemy_sleep_au1000</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">alchemy_sleep_au1550</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">alchemy_sleep_au1300</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">au_sleep</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cm">/* USB: drivers/usb/host/alchemy-common.c */</span>
<span class="k">enum</span> <span class="n">alchemy_usb_block</span> <span class="p">{</span>
	<span class="n">ALCHEMY_USB_OHCI0</span><span class="p">,</span>
	<span class="n">ALCHEMY_USB_UDC0</span><span class="p">,</span>
	<span class="n">ALCHEMY_USB_EHCI0</span><span class="p">,</span>
	<span class="n">ALCHEMY_USB_OTG0</span><span class="p">,</span>
	<span class="n">ALCHEMY_USB_OHCI1</span><span class="p">,</span>
<span class="p">};</span>
<span class="kt">int</span> <span class="n">alchemy_usb_control</span><span class="p">(</span><span class="kt">int</span> <span class="n">block</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">);</span>

<span class="cm">/* PCI controller platform data */</span>
<span class="k">struct</span> <span class="n">alchemy_pci_platdata</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">board_map_irq</span><span class="p">)(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="n">u8</span> <span class="n">slot</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pin</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">board_pci_idsel</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devsel</span><span class="p">,</span> <span class="kt">int</span> <span class="n">assert</span><span class="p">);</span>
	<span class="cm">/* bits to set/clear in PCI_CONFIG register */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pci_cfg_set</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pci_cfg_clr</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Multifunction pins: Each of these pins can either be assigned to the</span>
<span class="cm"> * GPIO controller or a on-chip peripheral.</span>
<span class="cm"> * Call &quot;au1300_pinfunc_to_dev()&quot; or &quot;au1300_pinfunc_to_gpio()&quot; to</span>
<span class="cm"> * assign one of these to either the GPIO controller or the device.</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="n">au1300_multifunc_pins</span> <span class="p">{</span>
	<span class="cm">/* wake-from-str pins 0-3 */</span>
	<span class="n">AU1300_PIN_WAKE0</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">AU1300_PIN_WAKE1</span><span class="p">,</span> <span class="n">AU1300_PIN_WAKE2</span><span class="p">,</span>
	<span class="n">AU1300_PIN_WAKE3</span><span class="p">,</span>
	<span class="cm">/* external clock sources for PSCs: 4-5 */</span>
	<span class="n">AU1300_PIN_EXTCLK0</span><span class="p">,</span> <span class="n">AU1300_PIN_EXTCLK1</span><span class="p">,</span>
	<span class="cm">/* 8bit MMC interface on SD0: 6-9 */</span>
	<span class="n">AU1300_PIN_SD0DAT4</span><span class="p">,</span> <span class="n">AU1300_PIN_SD0DAT5</span><span class="p">,</span> <span class="n">AU1300_PIN_SD0DAT6</span><span class="p">,</span>
	<span class="n">AU1300_PIN_SD0DAT7</span><span class="p">,</span>
	<span class="cm">/* aux clk input for freqgen 3: 10 */</span>
	<span class="n">AU1300_PIN_FG3AUX</span><span class="p">,</span>
	<span class="cm">/* UART1 pins: 11-18 */</span>
	<span class="n">AU1300_PIN_U1RI</span><span class="p">,</span> <span class="n">AU1300_PIN_U1DCD</span><span class="p">,</span> <span class="n">AU1300_PIN_U1DSR</span><span class="p">,</span>
	<span class="n">AU1300_PIN_U1CTS</span><span class="p">,</span> <span class="n">AU1300_PIN_U1RTS</span><span class="p">,</span> <span class="n">AU1300_PIN_U1DTR</span><span class="p">,</span>
	<span class="n">AU1300_PIN_U1RX</span><span class="p">,</span> <span class="n">AU1300_PIN_U1TX</span><span class="p">,</span>
	<span class="cm">/* UART0 pins: 19-24 */</span>
	<span class="n">AU1300_PIN_U0RI</span><span class="p">,</span> <span class="n">AU1300_PIN_U0DCD</span><span class="p">,</span> <span class="n">AU1300_PIN_U0DSR</span><span class="p">,</span>
	<span class="n">AU1300_PIN_U0CTS</span><span class="p">,</span> <span class="n">AU1300_PIN_U0RTS</span><span class="p">,</span> <span class="n">AU1300_PIN_U0DTR</span><span class="p">,</span>
	<span class="cm">/* UART2: 25-26 */</span>
	<span class="n">AU1300_PIN_U2RX</span><span class="p">,</span> <span class="n">AU1300_PIN_U2TX</span><span class="p">,</span>
	<span class="cm">/* UART3: 27-28 */</span>
	<span class="n">AU1300_PIN_U3RX</span><span class="p">,</span> <span class="n">AU1300_PIN_U3TX</span><span class="p">,</span>
	<span class="cm">/* LCD controller PWMs, ext pixclock: 29-31 */</span>
	<span class="n">AU1300_PIN_LCDPWM0</span><span class="p">,</span> <span class="n">AU1300_PIN_LCDPWM1</span><span class="p">,</span> <span class="n">AU1300_PIN_LCDCLKIN</span><span class="p">,</span>
	<span class="cm">/* SD1 interface: 32-37 */</span>
	<span class="n">AU1300_PIN_SD1DAT0</span><span class="p">,</span> <span class="n">AU1300_PIN_SD1DAT1</span><span class="p">,</span> <span class="n">AU1300_PIN_SD1DAT2</span><span class="p">,</span>
	<span class="n">AU1300_PIN_SD1DAT3</span><span class="p">,</span> <span class="n">AU1300_PIN_SD1CMD</span><span class="p">,</span> <span class="n">AU1300_PIN_SD1CLK</span><span class="p">,</span>
	<span class="cm">/* SD2 interface: 38-43 */</span>
	<span class="n">AU1300_PIN_SD2DAT0</span><span class="p">,</span> <span class="n">AU1300_PIN_SD2DAT1</span><span class="p">,</span> <span class="n">AU1300_PIN_SD2DAT2</span><span class="p">,</span>
	<span class="n">AU1300_PIN_SD2DAT3</span><span class="p">,</span> <span class="n">AU1300_PIN_SD2CMD</span><span class="p">,</span> <span class="n">AU1300_PIN_SD2CLK</span><span class="p">,</span>
	<span class="cm">/* PSC0/1 clocks: 44-45 */</span>
	<span class="n">AU1300_PIN_PSC0CLK</span><span class="p">,</span> <span class="n">AU1300_PIN_PSC1CLK</span><span class="p">,</span>
	<span class="cm">/* PSCs: 46-49/50-53/54-57/58-61 */</span>
	<span class="n">AU1300_PIN_PSC0SYNC0</span><span class="p">,</span> <span class="n">AU1300_PIN_PSC0SYNC1</span><span class="p">,</span> <span class="n">AU1300_PIN_PSC0D0</span><span class="p">,</span>
	<span class="n">AU1300_PIN_PSC0D1</span><span class="p">,</span>
	<span class="n">AU1300_PIN_PSC1SYNC0</span><span class="p">,</span> <span class="n">AU1300_PIN_PSC1SYNC1</span><span class="p">,</span> <span class="n">AU1300_PIN_PSC1D0</span><span class="p">,</span>
	<span class="n">AU1300_PIN_PSC1D1</span><span class="p">,</span>
	<span class="n">AU1300_PIN_PSC2SYNC0</span><span class="p">,</span> <span class="n">AU1300_PIN_PSC2SYNC1</span><span class="p">,</span> <span class="n">AU1300_PIN_PSC2D0</span><span class="p">,</span>
	<span class="n">AU1300_PIN_PSC2D1</span><span class="p">,</span>
	<span class="n">AU1300_PIN_PSC3SYNC0</span><span class="p">,</span> <span class="n">AU1300_PIN_PSC3SYNC1</span><span class="p">,</span> <span class="n">AU1300_PIN_PSC3D0</span><span class="p">,</span>
	<span class="n">AU1300_PIN_PSC3D1</span><span class="p">,</span>
	<span class="cm">/* PCMCIA interface: 62-70 */</span>
	<span class="n">AU1300_PIN_PCE2</span><span class="p">,</span> <span class="n">AU1300_PIN_PCE1</span><span class="p">,</span> <span class="n">AU1300_PIN_PIOS16</span><span class="p">,</span>
	<span class="n">AU1300_PIN_PIOR</span><span class="p">,</span> <span class="n">AU1300_PIN_PWE</span><span class="p">,</span> <span class="n">AU1300_PIN_PWAIT</span><span class="p">,</span>
	<span class="n">AU1300_PIN_PREG</span><span class="p">,</span> <span class="n">AU1300_PIN_POE</span><span class="p">,</span> <span class="n">AU1300_PIN_PIOW</span><span class="p">,</span>
	<span class="cm">/* camera interface H/V sync inputs: 71-72 */</span>
	<span class="n">AU1300_PIN_CIMLS</span><span class="p">,</span> <span class="n">AU1300_PIN_CIMFS</span><span class="p">,</span>
	<span class="cm">/* PSC2/3 clocks: 73-74 */</span>
	<span class="n">AU1300_PIN_PSC2CLK</span><span class="p">,</span> <span class="n">AU1300_PIN_PSC3CLK</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* GPIC (Au1300) pin management: arch/mips/alchemy/common/gpioint.c */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">au1300_pinfunc_to_gpio</span><span class="p">(</span><span class="k">enum</span> <span class="n">au1300_multifunc_pins</span> <span class="n">gpio</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">au1300_pinfunc_to_dev</span><span class="p">(</span><span class="k">enum</span> <span class="n">au1300_multifunc_pins</span> <span class="n">gpio</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">au1300_set_irq_priority</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">int</span> <span class="n">p</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">au1300_set_dbdma_gpio</span><span class="p">(</span><span class="kt">int</span> <span class="n">dchan</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span><span class="p">);</span>

<span class="cm">/* Au1300 allows to disconnect certain blocks from internal power supply */</span>
<span class="k">enum</span> <span class="n">au1300_vss_block</span> <span class="p">{</span>
	<span class="n">AU1300_VSS_MPE</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">AU1300_VSS_BSA</span><span class="p">,</span>
	<span class="n">AU1300_VSS_GPE</span><span class="p">,</span>
	<span class="n">AU1300_VSS_MGP</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">au1300_vss_block_control</span><span class="p">(</span><span class="kt">int</span> <span class="n">block</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">);</span>


<span class="cm">/* SOC Interrupt numbers */</span>
<span class="cm">/* Au1000-style (IC0/1): 2 controllers with 32 sources each */</span>
<span class="cp">#define AU1000_INTC0_INT_BASE	(MIPS_CPU_IRQ_BASE + 8)</span>
<span class="cp">#define AU1000_INTC0_INT_LAST	(AU1000_INTC0_INT_BASE + 31)</span>
<span class="cp">#define AU1000_INTC1_INT_BASE	(AU1000_INTC0_INT_LAST + 1)</span>
<span class="cp">#define AU1000_INTC1_INT_LAST	(AU1000_INTC1_INT_BASE + 31)</span>
<span class="cp">#define AU1000_MAX_INTR 	AU1000_INTC1_INT_LAST</span>

<span class="cm">/* Au1300-style (GPIC): 1 controller with up to 128 sources */</span>
<span class="cp">#define ALCHEMY_GPIC_INT_BASE	(MIPS_CPU_IRQ_BASE + 8)</span>
<span class="cp">#define ALCHEMY_GPIC_INT_NUM	128</span>
<span class="cp">#define ALCHEMY_GPIC_INT_LAST	(ALCHEMY_GPIC_INT_BASE + ALCHEMY_GPIC_INT_NUM - 1)</span>

<span class="k">enum</span> <span class="n">soc_au1000_ints</span> <span class="p">{</span>
	<span class="n">AU1000_FIRST_INT</span>	<span class="o">=</span> <span class="n">AU1000_INTC0_INT_BASE</span><span class="p">,</span>
	<span class="n">AU1000_UART0_INT</span>	<span class="o">=</span> <span class="n">AU1000_FIRST_INT</span><span class="p">,</span>
	<span class="n">AU1000_UART1_INT</span><span class="p">,</span>
	<span class="n">AU1000_UART2_INT</span><span class="p">,</span>
	<span class="n">AU1000_UART3_INT</span><span class="p">,</span>
	<span class="n">AU1000_SSI0_INT</span><span class="p">,</span>
	<span class="n">AU1000_SSI1_INT</span><span class="p">,</span>
	<span class="n">AU1000_DMA_INT_BASE</span><span class="p">,</span>

	<span class="n">AU1000_TOY_INT</span>		<span class="o">=</span> <span class="n">AU1000_FIRST_INT</span> <span class="o">+</span> <span class="mi">14</span><span class="p">,</span>
	<span class="n">AU1000_TOY_MATCH0_INT</span><span class="p">,</span>
	<span class="n">AU1000_TOY_MATCH1_INT</span><span class="p">,</span>
	<span class="n">AU1000_TOY_MATCH2_INT</span><span class="p">,</span>
	<span class="n">AU1000_RTC_INT</span><span class="p">,</span>
	<span class="n">AU1000_RTC_MATCH0_INT</span><span class="p">,</span>
	<span class="n">AU1000_RTC_MATCH1_INT</span><span class="p">,</span>
	<span class="n">AU1000_RTC_MATCH2_INT</span><span class="p">,</span>
	<span class="n">AU1000_IRDA_TX_INT</span><span class="p">,</span>
	<span class="n">AU1000_IRDA_RX_INT</span><span class="p">,</span>
	<span class="n">AU1000_USB_DEV_REQ_INT</span><span class="p">,</span>
	<span class="n">AU1000_USB_DEV_SUS_INT</span><span class="p">,</span>
	<span class="n">AU1000_USB_HOST_INT</span><span class="p">,</span>
	<span class="n">AU1000_ACSYNC_INT</span><span class="p">,</span>
	<span class="n">AU1000_MAC0_DMA_INT</span><span class="p">,</span>
	<span class="n">AU1000_MAC1_DMA_INT</span><span class="p">,</span>
	<span class="n">AU1000_I2S_UO_INT</span><span class="p">,</span>
	<span class="n">AU1000_AC97C_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO0_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO1_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO2_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO3_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO4_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO5_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO6_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO7_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO8_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO9_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO10_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO11_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO12_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO13_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO14_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO15_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO16_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO17_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO18_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO19_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO20_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO21_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO22_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO23_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO24_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO25_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO26_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO27_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO28_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO29_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO30_INT</span><span class="p">,</span>
	<span class="n">AU1000_GPIO31_INT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">soc_au1100_ints</span> <span class="p">{</span>
	<span class="n">AU1100_FIRST_INT</span>	<span class="o">=</span> <span class="n">AU1000_INTC0_INT_BASE</span><span class="p">,</span>
	<span class="n">AU1100_UART0_INT</span>	<span class="o">=</span> <span class="n">AU1100_FIRST_INT</span><span class="p">,</span>
	<span class="n">AU1100_UART1_INT</span><span class="p">,</span>
	<span class="n">AU1100_SD_INT</span><span class="p">,</span>
	<span class="n">AU1100_UART3_INT</span><span class="p">,</span>
	<span class="n">AU1100_SSI0_INT</span><span class="p">,</span>
	<span class="n">AU1100_SSI1_INT</span><span class="p">,</span>
	<span class="n">AU1100_DMA_INT_BASE</span><span class="p">,</span>

	<span class="n">AU1100_TOY_INT</span>		<span class="o">=</span> <span class="n">AU1100_FIRST_INT</span> <span class="o">+</span> <span class="mi">14</span><span class="p">,</span>
	<span class="n">AU1100_TOY_MATCH0_INT</span><span class="p">,</span>
	<span class="n">AU1100_TOY_MATCH1_INT</span><span class="p">,</span>
	<span class="n">AU1100_TOY_MATCH2_INT</span><span class="p">,</span>
	<span class="n">AU1100_RTC_INT</span><span class="p">,</span>
	<span class="n">AU1100_RTC_MATCH0_INT</span><span class="p">,</span>
	<span class="n">AU1100_RTC_MATCH1_INT</span><span class="p">,</span>
	<span class="n">AU1100_RTC_MATCH2_INT</span><span class="p">,</span>
	<span class="n">AU1100_IRDA_TX_INT</span><span class="p">,</span>
	<span class="n">AU1100_IRDA_RX_INT</span><span class="p">,</span>
	<span class="n">AU1100_USB_DEV_REQ_INT</span><span class="p">,</span>
	<span class="n">AU1100_USB_DEV_SUS_INT</span><span class="p">,</span>
	<span class="n">AU1100_USB_HOST_INT</span><span class="p">,</span>
	<span class="n">AU1100_ACSYNC_INT</span><span class="p">,</span>
	<span class="n">AU1100_MAC0_DMA_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO208_215_INT</span><span class="p">,</span>
	<span class="n">AU1100_LCD_INT</span><span class="p">,</span>
	<span class="n">AU1100_AC97C_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO0_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO1_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO2_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO3_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO4_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO5_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO6_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO7_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO8_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO9_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO10_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO11_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO12_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO13_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO14_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO15_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO16_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO17_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO18_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO19_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO20_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO21_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO22_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO23_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO24_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO25_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO26_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO27_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO28_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO29_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO30_INT</span><span class="p">,</span>
	<span class="n">AU1100_GPIO31_INT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">soc_au1500_ints</span> <span class="p">{</span>
	<span class="n">AU1500_FIRST_INT</span>	<span class="o">=</span> <span class="n">AU1000_INTC0_INT_BASE</span><span class="p">,</span>
	<span class="n">AU1500_UART0_INT</span>	<span class="o">=</span> <span class="n">AU1500_FIRST_INT</span><span class="p">,</span>
	<span class="n">AU1500_PCI_INTA</span><span class="p">,</span>
	<span class="n">AU1500_PCI_INTB</span><span class="p">,</span>
	<span class="n">AU1500_UART3_INT</span><span class="p">,</span>
	<span class="n">AU1500_PCI_INTC</span><span class="p">,</span>
	<span class="n">AU1500_PCI_INTD</span><span class="p">,</span>
	<span class="n">AU1500_DMA_INT_BASE</span><span class="p">,</span>

	<span class="n">AU1500_TOY_INT</span>		<span class="o">=</span> <span class="n">AU1500_FIRST_INT</span> <span class="o">+</span> <span class="mi">14</span><span class="p">,</span>
	<span class="n">AU1500_TOY_MATCH0_INT</span><span class="p">,</span>
	<span class="n">AU1500_TOY_MATCH1_INT</span><span class="p">,</span>
	<span class="n">AU1500_TOY_MATCH2_INT</span><span class="p">,</span>
	<span class="n">AU1500_RTC_INT</span><span class="p">,</span>
	<span class="n">AU1500_RTC_MATCH0_INT</span><span class="p">,</span>
	<span class="n">AU1500_RTC_MATCH1_INT</span><span class="p">,</span>
	<span class="n">AU1500_RTC_MATCH2_INT</span><span class="p">,</span>
	<span class="n">AU1500_PCI_ERR_INT</span><span class="p">,</span>
	<span class="n">AU1500_RESERVED_INT</span><span class="p">,</span>
	<span class="n">AU1500_USB_DEV_REQ_INT</span><span class="p">,</span>
	<span class="n">AU1500_USB_DEV_SUS_INT</span><span class="p">,</span>
	<span class="n">AU1500_USB_HOST_INT</span><span class="p">,</span>
	<span class="n">AU1500_ACSYNC_INT</span><span class="p">,</span>
	<span class="n">AU1500_MAC0_DMA_INT</span><span class="p">,</span>
	<span class="n">AU1500_MAC1_DMA_INT</span><span class="p">,</span>
	<span class="n">AU1500_AC97C_INT</span>	<span class="o">=</span> <span class="n">AU1500_FIRST_INT</span> <span class="o">+</span> <span class="mi">31</span><span class="p">,</span>
	<span class="n">AU1500_GPIO0_INT</span><span class="p">,</span>
	<span class="n">AU1500_GPIO1_INT</span><span class="p">,</span>
	<span class="n">AU1500_GPIO2_INT</span><span class="p">,</span>
	<span class="n">AU1500_GPIO3_INT</span><span class="p">,</span>
	<span class="n">AU1500_GPIO4_INT</span><span class="p">,</span>
	<span class="n">AU1500_GPIO5_INT</span><span class="p">,</span>
	<span class="n">AU1500_GPIO6_INT</span><span class="p">,</span>
	<span class="n">AU1500_GPIO7_INT</span><span class="p">,</span>
	<span class="n">AU1500_GPIO8_INT</span><span class="p">,</span>
	<span class="n">AU1500_GPIO9_INT</span><span class="p">,</span>
	<span class="n">AU1500_GPIO10_INT</span><span class="p">,</span>
	<span class="n">AU1500_GPIO11_INT</span><span class="p">,</span>
	<span class="n">AU1500_GPIO12_INT</span><span class="p">,</span>
	<span class="n">AU1500_GPIO13_INT</span><span class="p">,</span>
	<span class="n">AU1500_GPIO14_INT</span><span class="p">,</span>
	<span class="n">AU1500_GPIO15_INT</span><span class="p">,</span>
	<span class="n">AU1500_GPIO200_INT</span><span class="p">,</span>
	<span class="n">AU1500_GPIO201_INT</span><span class="p">,</span>
	<span class="n">AU1500_GPIO202_INT</span><span class="p">,</span>
	<span class="n">AU1500_GPIO203_INT</span><span class="p">,</span>
	<span class="n">AU1500_GPIO20_INT</span><span class="p">,</span>
	<span class="n">AU1500_GPIO204_INT</span><span class="p">,</span>
	<span class="n">AU1500_GPIO205_INT</span><span class="p">,</span>
	<span class="n">AU1500_GPIO23_INT</span><span class="p">,</span>
	<span class="n">AU1500_GPIO24_INT</span><span class="p">,</span>
	<span class="n">AU1500_GPIO25_INT</span><span class="p">,</span>
	<span class="n">AU1500_GPIO26_INT</span><span class="p">,</span>
	<span class="n">AU1500_GPIO27_INT</span><span class="p">,</span>
	<span class="n">AU1500_GPIO28_INT</span><span class="p">,</span>
	<span class="n">AU1500_GPIO206_INT</span><span class="p">,</span>
	<span class="n">AU1500_GPIO207_INT</span><span class="p">,</span>
	<span class="n">AU1500_GPIO208_215_INT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">soc_au1550_ints</span> <span class="p">{</span>
	<span class="n">AU1550_FIRST_INT</span>	<span class="o">=</span> <span class="n">AU1000_INTC0_INT_BASE</span><span class="p">,</span>
	<span class="n">AU1550_UART0_INT</span>	<span class="o">=</span> <span class="n">AU1550_FIRST_INT</span><span class="p">,</span>
	<span class="n">AU1550_PCI_INTA</span><span class="p">,</span>
	<span class="n">AU1550_PCI_INTB</span><span class="p">,</span>
	<span class="n">AU1550_DDMA_INT</span><span class="p">,</span>
	<span class="n">AU1550_CRYPTO_INT</span><span class="p">,</span>
	<span class="n">AU1550_PCI_INTC</span><span class="p">,</span>
	<span class="n">AU1550_PCI_INTD</span><span class="p">,</span>
	<span class="n">AU1550_PCI_RST_INT</span><span class="p">,</span>
	<span class="n">AU1550_UART1_INT</span><span class="p">,</span>
	<span class="n">AU1550_UART3_INT</span><span class="p">,</span>
	<span class="n">AU1550_PSC0_INT</span><span class="p">,</span>
	<span class="n">AU1550_PSC1_INT</span><span class="p">,</span>
	<span class="n">AU1550_PSC2_INT</span><span class="p">,</span>
	<span class="n">AU1550_PSC3_INT</span><span class="p">,</span>
	<span class="n">AU1550_TOY_INT</span><span class="p">,</span>
	<span class="n">AU1550_TOY_MATCH0_INT</span><span class="p">,</span>
	<span class="n">AU1550_TOY_MATCH1_INT</span><span class="p">,</span>
	<span class="n">AU1550_TOY_MATCH2_INT</span><span class="p">,</span>
	<span class="n">AU1550_RTC_INT</span><span class="p">,</span>
	<span class="n">AU1550_RTC_MATCH0_INT</span><span class="p">,</span>
	<span class="n">AU1550_RTC_MATCH1_INT</span><span class="p">,</span>
	<span class="n">AU1550_RTC_MATCH2_INT</span><span class="p">,</span>

	<span class="n">AU1550_NAND_INT</span>		<span class="o">=</span> <span class="n">AU1550_FIRST_INT</span> <span class="o">+</span> <span class="mi">23</span><span class="p">,</span>
	<span class="n">AU1550_USB_DEV_REQ_INT</span><span class="p">,</span>
	<span class="n">AU1550_USB_DEV_SUS_INT</span><span class="p">,</span>
	<span class="n">AU1550_USB_HOST_INT</span><span class="p">,</span>
	<span class="n">AU1550_MAC0_DMA_INT</span><span class="p">,</span>
	<span class="n">AU1550_MAC1_DMA_INT</span><span class="p">,</span>
	<span class="n">AU1550_GPIO0_INT</span>	<span class="o">=</span> <span class="n">AU1550_FIRST_INT</span> <span class="o">+</span> <span class="mi">32</span><span class="p">,</span>
	<span class="n">AU1550_GPIO1_INT</span><span class="p">,</span>
	<span class="n">AU1550_GPIO2_INT</span><span class="p">,</span>
	<span class="n">AU1550_GPIO3_INT</span><span class="p">,</span>
	<span class="n">AU1550_GPIO4_INT</span><span class="p">,</span>
	<span class="n">AU1550_GPIO5_INT</span><span class="p">,</span>
	<span class="n">AU1550_GPIO6_INT</span><span class="p">,</span>
	<span class="n">AU1550_GPIO7_INT</span><span class="p">,</span>
	<span class="n">AU1550_GPIO8_INT</span><span class="p">,</span>
	<span class="n">AU1550_GPIO9_INT</span><span class="p">,</span>
	<span class="n">AU1550_GPIO10_INT</span><span class="p">,</span>
	<span class="n">AU1550_GPIO11_INT</span><span class="p">,</span>
	<span class="n">AU1550_GPIO12_INT</span><span class="p">,</span>
	<span class="n">AU1550_GPIO13_INT</span><span class="p">,</span>
	<span class="n">AU1550_GPIO14_INT</span><span class="p">,</span>
	<span class="n">AU1550_GPIO15_INT</span><span class="p">,</span>
	<span class="n">AU1550_GPIO200_INT</span><span class="p">,</span>
	<span class="n">AU1550_GPIO201_205_INT</span><span class="p">,</span>	<span class="cm">/* Logical or of GPIO201:205 */</span>
	<span class="n">AU1550_GPIO16_INT</span><span class="p">,</span>
	<span class="n">AU1550_GPIO17_INT</span><span class="p">,</span>
	<span class="n">AU1550_GPIO20_INT</span><span class="p">,</span>
	<span class="n">AU1550_GPIO21_INT</span><span class="p">,</span>
	<span class="n">AU1550_GPIO22_INT</span><span class="p">,</span>
	<span class="n">AU1550_GPIO23_INT</span><span class="p">,</span>
	<span class="n">AU1550_GPIO24_INT</span><span class="p">,</span>
	<span class="n">AU1550_GPIO25_INT</span><span class="p">,</span>
	<span class="n">AU1550_GPIO26_INT</span><span class="p">,</span>
	<span class="n">AU1550_GPIO27_INT</span><span class="p">,</span>
	<span class="n">AU1550_GPIO28_INT</span><span class="p">,</span>
	<span class="n">AU1550_GPIO206_INT</span><span class="p">,</span>
	<span class="n">AU1550_GPIO207_INT</span><span class="p">,</span>
	<span class="n">AU1550_GPIO208_215_INT</span><span class="p">,</span>	<span class="cm">/* Logical or of GPIO208:215 */</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">soc_au1200_ints</span> <span class="p">{</span>
	<span class="n">AU1200_FIRST_INT</span>	<span class="o">=</span> <span class="n">AU1000_INTC0_INT_BASE</span><span class="p">,</span>
	<span class="n">AU1200_UART0_INT</span>	<span class="o">=</span> <span class="n">AU1200_FIRST_INT</span><span class="p">,</span>
	<span class="n">AU1200_SWT_INT</span><span class="p">,</span>
	<span class="n">AU1200_SD_INT</span><span class="p">,</span>
	<span class="n">AU1200_DDMA_INT</span><span class="p">,</span>
	<span class="n">AU1200_MAE_BE_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO200_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO201_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO202_INT</span><span class="p">,</span>
	<span class="n">AU1200_UART1_INT</span><span class="p">,</span>
	<span class="n">AU1200_MAE_FE_INT</span><span class="p">,</span>
	<span class="n">AU1200_PSC0_INT</span><span class="p">,</span>
	<span class="n">AU1200_PSC1_INT</span><span class="p">,</span>
	<span class="n">AU1200_AES_INT</span><span class="p">,</span>
	<span class="n">AU1200_CAMERA_INT</span><span class="p">,</span>
	<span class="n">AU1200_TOY_INT</span><span class="p">,</span>
	<span class="n">AU1200_TOY_MATCH0_INT</span><span class="p">,</span>
	<span class="n">AU1200_TOY_MATCH1_INT</span><span class="p">,</span>
	<span class="n">AU1200_TOY_MATCH2_INT</span><span class="p">,</span>
	<span class="n">AU1200_RTC_INT</span><span class="p">,</span>
	<span class="n">AU1200_RTC_MATCH0_INT</span><span class="p">,</span>
	<span class="n">AU1200_RTC_MATCH1_INT</span><span class="p">,</span>
	<span class="n">AU1200_RTC_MATCH2_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO203_INT</span><span class="p">,</span>
	<span class="n">AU1200_NAND_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO204_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO205_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO206_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO207_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO208_215_INT</span><span class="p">,</span>	<span class="cm">/* Logical OR of 208:215 */</span>
	<span class="n">AU1200_USB_INT</span><span class="p">,</span>
	<span class="n">AU1200_LCD_INT</span><span class="p">,</span>
	<span class="n">AU1200_MAE_BOTH_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO0_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO1_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO2_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO3_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO4_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO5_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO6_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO7_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO8_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO9_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO10_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO11_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO12_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO13_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO14_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO15_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO16_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO17_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO18_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO19_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO20_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO21_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO22_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO23_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO24_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO25_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO26_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO27_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO28_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO29_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO30_INT</span><span class="p">,</span>
	<span class="n">AU1200_GPIO31_INT</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#endif </span><span class="cm">/* !defined (_LANGUAGE_ASSEMBLY) */</span><span class="cp"></span>

<span class="cm">/* Au1300 peripheral interrupt numbers */</span>
<span class="cp">#define AU1300_FIRST_INT	(ALCHEMY_GPIC_INT_BASE)</span>
<span class="cp">#define AU1300_UART1_INT	(AU1300_FIRST_INT + 17)</span>
<span class="cp">#define AU1300_UART2_INT	(AU1300_FIRST_INT + 25)</span>
<span class="cp">#define AU1300_UART3_INT	(AU1300_FIRST_INT + 27)</span>
<span class="cp">#define AU1300_SD1_INT		(AU1300_FIRST_INT + 32)</span>
<span class="cp">#define AU1300_SD2_INT		(AU1300_FIRST_INT + 38)</span>
<span class="cp">#define AU1300_PSC0_INT		(AU1300_FIRST_INT + 48)</span>
<span class="cp">#define AU1300_PSC1_INT		(AU1300_FIRST_INT + 52)</span>
<span class="cp">#define AU1300_PSC2_INT		(AU1300_FIRST_INT + 56)</span>
<span class="cp">#define AU1300_PSC3_INT		(AU1300_FIRST_INT + 60)</span>
<span class="cp">#define AU1300_NAND_INT		(AU1300_FIRST_INT + 62)</span>
<span class="cp">#define AU1300_DDMA_INT		(AU1300_FIRST_INT + 75)</span>
<span class="cp">#define AU1300_MMU_INT		(AU1300_FIRST_INT + 76)</span>
<span class="cp">#define AU1300_MPU_INT		(AU1300_FIRST_INT + 77)</span>
<span class="cp">#define AU1300_GPU_INT		(AU1300_FIRST_INT + 78)</span>
<span class="cp">#define AU1300_UDMA_INT		(AU1300_FIRST_INT + 79)</span>
<span class="cp">#define AU1300_TOY_INT		(AU1300_FIRST_INT + 80)</span>
<span class="cp">#define AU1300_TOY_MATCH0_INT	(AU1300_FIRST_INT + 81)</span>
<span class="cp">#define AU1300_TOY_MATCH1_INT	(AU1300_FIRST_INT + 82)</span>
<span class="cp">#define AU1300_TOY_MATCH2_INT	(AU1300_FIRST_INT + 83)</span>
<span class="cp">#define AU1300_RTC_INT		(AU1300_FIRST_INT + 84)</span>
<span class="cp">#define AU1300_RTC_MATCH0_INT	(AU1300_FIRST_INT + 85)</span>
<span class="cp">#define AU1300_RTC_MATCH1_INT	(AU1300_FIRST_INT + 86)</span>
<span class="cp">#define AU1300_RTC_MATCH2_INT	(AU1300_FIRST_INT + 87)</span>
<span class="cp">#define AU1300_UART0_INT	(AU1300_FIRST_INT + 88)</span>
<span class="cp">#define AU1300_SD0_INT		(AU1300_FIRST_INT + 89)</span>
<span class="cp">#define AU1300_USB_INT		(AU1300_FIRST_INT + 90)</span>
<span class="cp">#define AU1300_LCD_INT		(AU1300_FIRST_INT + 91)</span>
<span class="cp">#define AU1300_BSA_INT		(AU1300_FIRST_INT + 92)</span>
<span class="cp">#define AU1300_MPE_INT		(AU1300_FIRST_INT + 93)</span>
<span class="cp">#define AU1300_ITE_INT		(AU1300_FIRST_INT + 94)</span>
<span class="cp">#define AU1300_AES_INT		(AU1300_FIRST_INT + 95)</span>
<span class="cp">#define AU1300_CIM_INT		(AU1300_FIRST_INT + 96)</span>

<span class="cm">/**********************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> * Physical base addresses for integrated peripherals</span>
<span class="cm"> * 0..au1000 1..au1500 2..au1100 3..au1550 4..au1200 5..au1300</span>
<span class="cm"> */</span>

<span class="cp">#define AU1000_AC97_PHYS_ADDR		0x10000000 </span><span class="cm">/* 012 */</span><span class="cp"></span>
<span class="cp">#define AU1300_ROM_PHYS_ADDR		0x10000000 </span><span class="cm">/* 5 */</span><span class="cp"></span>
<span class="cp">#define AU1300_OTP_PHYS_ADDR		0x10002000 </span><span class="cm">/* 5 */</span><span class="cp"></span>
<span class="cp">#define AU1300_VSS_PHYS_ADDR		0x10003000 </span><span class="cm">/* 5 */</span><span class="cp"></span>
<span class="cp">#define AU1300_UART0_PHYS_ADDR		0x10100000 </span><span class="cm">/* 5 */</span><span class="cp"></span>
<span class="cp">#define AU1300_UART1_PHYS_ADDR		0x10101000 </span><span class="cm">/* 5 */</span><span class="cp"></span>
<span class="cp">#define AU1300_UART2_PHYS_ADDR		0x10102000 </span><span class="cm">/* 5 */</span><span class="cp"></span>
<span class="cp">#define AU1300_UART3_PHYS_ADDR		0x10103000 </span><span class="cm">/* 5 */</span><span class="cp"></span>
<span class="cp">#define AU1000_USB_OHCI_PHYS_ADDR	0x10100000 </span><span class="cm">/* 012 */</span><span class="cp"></span>
<span class="cp">#define AU1000_USB_UDC_PHYS_ADDR	0x10200000 </span><span class="cm">/* 0123 */</span><span class="cp"></span>
<span class="cp">#define AU1300_GPIC_PHYS_ADDR		0x10200000 </span><span class="cm">/* 5 */</span><span class="cp"></span>
<span class="cp">#define AU1000_IRDA_PHYS_ADDR		0x10300000 </span><span class="cm">/* 02 */</span><span class="cp"></span>
<span class="cp">#define AU1200_AES_PHYS_ADDR		0x10300000 </span><span class="cm">/* 45 */</span><span class="cp"></span>
<span class="cp">#define AU1000_IC0_PHYS_ADDR		0x10400000 </span><span class="cm">/* 01234 */</span><span class="cp"></span>
<span class="cp">#define AU1300_GPU_PHYS_ADDR		0x10500000 </span><span class="cm">/* 5 */</span><span class="cp"></span>
<span class="cp">#define AU1000_MAC0_PHYS_ADDR		0x10500000 </span><span class="cm">/* 023 */</span><span class="cp"></span>
<span class="cp">#define AU1000_MAC1_PHYS_ADDR		0x10510000 </span><span class="cm">/* 023 */</span><span class="cp"></span>
<span class="cp">#define AU1000_MACEN_PHYS_ADDR		0x10520000 </span><span class="cm">/* 023 */</span><span class="cp"></span>
<span class="cp">#define AU1100_SD0_PHYS_ADDR		0x10600000 </span><span class="cm">/* 245 */</span><span class="cp"></span>
<span class="cp">#define AU1300_SD1_PHYS_ADDR		0x10601000 </span><span class="cm">/* 5 */</span><span class="cp"></span>
<span class="cp">#define AU1300_SD2_PHYS_ADDR		0x10602000 </span><span class="cm">/* 5 */</span><span class="cp"></span>
<span class="cp">#define AU1100_SD1_PHYS_ADDR		0x10680000 </span><span class="cm">/* 24 */</span><span class="cp"></span>
<span class="cp">#define AU1300_SYS_PHYS_ADDR		0x10900000 </span><span class="cm">/* 5 */</span><span class="cp"></span>
<span class="cp">#define AU1550_PSC2_PHYS_ADDR		0x10A00000 </span><span class="cm">/* 3 */</span><span class="cp"></span>
<span class="cp">#define AU1550_PSC3_PHYS_ADDR		0x10B00000 </span><span class="cm">/* 3 */</span><span class="cp"></span>
<span class="cp">#define AU1300_PSC0_PHYS_ADDR		0x10A00000 </span><span class="cm">/* 5 */</span><span class="cp"></span>
<span class="cp">#define AU1300_PSC1_PHYS_ADDR		0x10A01000 </span><span class="cm">/* 5 */</span><span class="cp"></span>
<span class="cp">#define AU1300_PSC2_PHYS_ADDR		0x10A02000 </span><span class="cm">/* 5 */</span><span class="cp"></span>
<span class="cp">#define AU1300_PSC3_PHYS_ADDR		0x10A03000 </span><span class="cm">/* 5 */</span><span class="cp"></span>
<span class="cp">#define AU1000_I2S_PHYS_ADDR		0x11000000 </span><span class="cm">/* 02 */</span><span class="cp"></span>
<span class="cp">#define AU1500_MAC0_PHYS_ADDR		0x11500000 </span><span class="cm">/* 1 */</span><span class="cp"></span>
<span class="cp">#define AU1500_MAC1_PHYS_ADDR		0x11510000 </span><span class="cm">/* 1 */</span><span class="cp"></span>
<span class="cp">#define AU1500_MACEN_PHYS_ADDR		0x11520000 </span><span class="cm">/* 1 */</span><span class="cp"></span>
<span class="cp">#define AU1000_UART0_PHYS_ADDR		0x11100000 </span><span class="cm">/* 01234 */</span><span class="cp"></span>
<span class="cp">#define AU1200_SWCNT_PHYS_ADDR		0x1110010C </span><span class="cm">/* 4 */</span><span class="cp"></span>
<span class="cp">#define AU1000_UART1_PHYS_ADDR		0x11200000 </span><span class="cm">/* 0234 */</span><span class="cp"></span>
<span class="cp">#define AU1000_UART2_PHYS_ADDR		0x11300000 </span><span class="cm">/* 0 */</span><span class="cp"></span>
<span class="cp">#define AU1000_UART3_PHYS_ADDR		0x11400000 </span><span class="cm">/* 0123 */</span><span class="cp"></span>
<span class="cp">#define AU1000_SSI0_PHYS_ADDR		0x11600000 </span><span class="cm">/* 02 */</span><span class="cp"></span>
<span class="cp">#define AU1000_SSI1_PHYS_ADDR		0x11680000 </span><span class="cm">/* 02 */</span><span class="cp"></span>
<span class="cp">#define AU1500_GPIO2_PHYS_ADDR		0x11700000 </span><span class="cm">/* 1234 */</span><span class="cp"></span>
<span class="cp">#define AU1000_IC1_PHYS_ADDR		0x11800000 </span><span class="cm">/* 01234 */</span><span class="cp"></span>
<span class="cp">#define AU1000_SYS_PHYS_ADDR		0x11900000 </span><span class="cm">/* 012345 */</span><span class="cp"></span>
<span class="cp">#define AU1550_PSC0_PHYS_ADDR		0x11A00000 </span><span class="cm">/* 34 */</span><span class="cp"></span>
<span class="cp">#define AU1550_PSC1_PHYS_ADDR		0x11B00000 </span><span class="cm">/* 34 */</span><span class="cp"></span>
<span class="cp">#define AU1000_MEM_PHYS_ADDR		0x14000000 </span><span class="cm">/* 01234 */</span><span class="cp"></span>
<span class="cp">#define AU1000_STATIC_MEM_PHYS_ADDR	0x14001000 </span><span class="cm">/* 01234 */</span><span class="cp"></span>
<span class="cp">#define AU1300_UDMA_PHYS_ADDR		0x14001800 </span><span class="cm">/* 5 */</span><span class="cp"></span>
<span class="cp">#define AU1000_DMA_PHYS_ADDR		0x14002000 </span><span class="cm">/* 012 */</span><span class="cp"></span>
<span class="cp">#define AU1550_DBDMA_PHYS_ADDR		0x14002000 </span><span class="cm">/* 345 */</span><span class="cp"></span>
<span class="cp">#define AU1550_DBDMA_CONF_PHYS_ADDR	0x14003000 </span><span class="cm">/* 345 */</span><span class="cp"></span>
<span class="cp">#define AU1000_MACDMA0_PHYS_ADDR	0x14004000 </span><span class="cm">/* 0123 */</span><span class="cp"></span>
<span class="cp">#define AU1000_MACDMA1_PHYS_ADDR	0x14004200 </span><span class="cm">/* 0123 */</span><span class="cp"></span>
<span class="cp">#define AU1200_CIM_PHYS_ADDR		0x14004000 </span><span class="cm">/* 45 */</span><span class="cp"></span>
<span class="cp">#define AU1500_PCI_PHYS_ADDR		0x14005000 </span><span class="cm">/* 13 */</span><span class="cp"></span>
<span class="cp">#define AU1550_PE_PHYS_ADDR		0x14008000 </span><span class="cm">/* 3 */</span><span class="cp"></span>
<span class="cp">#define AU1200_MAEBE_PHYS_ADDR		0x14010000 </span><span class="cm">/* 4 */</span><span class="cp"></span>
<span class="cp">#define AU1200_MAEFE_PHYS_ADDR		0x14012000 </span><span class="cm">/* 4 */</span><span class="cp"></span>
<span class="cp">#define AU1300_MAEITE_PHYS_ADDR		0x14010000 </span><span class="cm">/* 5 */</span><span class="cp"></span>
<span class="cp">#define AU1300_MAEMPE_PHYS_ADDR		0x14014000 </span><span class="cm">/* 5 */</span><span class="cp"></span>
<span class="cp">#define AU1550_USB_OHCI_PHYS_ADDR	0x14020000 </span><span class="cm">/* 3 */</span><span class="cp"></span>
<span class="cp">#define AU1200_USB_CTL_PHYS_ADDR	0x14020000 </span><span class="cm">/* 4 */</span><span class="cp"></span>
<span class="cp">#define AU1200_USB_OTG_PHYS_ADDR	0x14020020 </span><span class="cm">/* 4 */</span><span class="cp"></span>
<span class="cp">#define AU1200_USB_OHCI_PHYS_ADDR	0x14020100 </span><span class="cm">/* 4 */</span><span class="cp"></span>
<span class="cp">#define AU1200_USB_EHCI_PHYS_ADDR	0x14020200 </span><span class="cm">/* 4 */</span><span class="cp"></span>
<span class="cp">#define AU1200_USB_UDC_PHYS_ADDR	0x14022000 </span><span class="cm">/* 4 */</span><span class="cp"></span>
<span class="cp">#define AU1300_USB_EHCI_PHYS_ADDR	0x14020000 </span><span class="cm">/* 5 */</span><span class="cp"></span>
<span class="cp">#define AU1300_USB_OHCI0_PHYS_ADDR	0x14020400 </span><span class="cm">/* 5 */</span><span class="cp"></span>
<span class="cp">#define AU1300_USB_OHCI1_PHYS_ADDR	0x14020800 </span><span class="cm">/* 5 */</span><span class="cp"></span>
<span class="cp">#define AU1300_USB_CTL_PHYS_ADDR	0x14021000 </span><span class="cm">/* 5 */</span><span class="cp"></span>
<span class="cp">#define AU1300_USB_OTG_PHYS_ADDR	0x14022000 </span><span class="cm">/* 5 */</span><span class="cp"></span>
<span class="cp">#define AU1300_MAEBSA_PHYS_ADDR		0x14030000 </span><span class="cm">/* 5 */</span><span class="cp"></span>
<span class="cp">#define AU1100_LCD_PHYS_ADDR		0x15000000 </span><span class="cm">/* 2 */</span><span class="cp"></span>
<span class="cp">#define AU1200_LCD_PHYS_ADDR		0x15000000 </span><span class="cm">/* 45 */</span><span class="cp"></span>
<span class="cp">#define AU1500_PCI_MEM_PHYS_ADDR	0x400000000ULL </span><span class="cm">/* 13 */</span><span class="cp"></span>
<span class="cp">#define AU1500_PCI_IO_PHYS_ADDR		0x500000000ULL </span><span class="cm">/* 13 */</span><span class="cp"></span>
<span class="cp">#define AU1500_PCI_CONFIG0_PHYS_ADDR	0x600000000ULL </span><span class="cm">/* 13 */</span><span class="cp"></span>
<span class="cp">#define AU1500_PCI_CONFIG1_PHYS_ADDR	0x680000000ULL </span><span class="cm">/* 13 */</span><span class="cp"></span>
<span class="cp">#define AU1000_PCMCIA_IO_PHYS_ADDR	0xF00000000ULL </span><span class="cm">/* 012345 */</span><span class="cp"></span>
<span class="cp">#define AU1000_PCMCIA_ATTR_PHYS_ADDR	0xF40000000ULL </span><span class="cm">/* 012345 */</span><span class="cp"></span>
<span class="cp">#define AU1000_PCMCIA_MEM_PHYS_ADDR	0xF80000000ULL </span><span class="cm">/* 012345 */</span><span class="cp"></span>

<span class="cm">/**********************************************************************/</span>


<span class="cm">/*</span>
<span class="cm"> * Au1300 GPIO+INT controller (GPIC) register offsets and bits</span>
<span class="cm"> * Registers are 128bits (0x10 bytes), divided into 4 &quot;banks&quot;.</span>
<span class="cm"> */</span>
<span class="cp">#define AU1300_GPIC_PINVAL	0x0000</span>
<span class="cp">#define AU1300_GPIC_PINVALCLR	0x0010</span>
<span class="cp">#define AU1300_GPIC_IPEND	0x0020</span>
<span class="cp">#define AU1300_GPIC_PRIENC	0x0030</span>
<span class="cp">#define AU1300_GPIC_IEN		0x0040	</span><span class="cm">/* int_mask in manual */</span><span class="cp"></span>
<span class="cp">#define AU1300_GPIC_IDIS	0x0050	</span><span class="cm">/* int_maskclr in manual */</span><span class="cp"></span>
<span class="cp">#define AU1300_GPIC_DMASEL	0x0060</span>
<span class="cp">#define AU1300_GPIC_DEVSEL	0x0080</span>
<span class="cp">#define AU1300_GPIC_DEVCLR	0x0090</span>
<span class="cp">#define AU1300_GPIC_RSTVAL	0x00a0</span>
<span class="cm">/* pin configuration space. one 32bit register for up to 128 IRQs */</span>
<span class="cp">#define AU1300_GPIC_PINCFG	0x1000</span>

<span class="cp">#define GPIC_GPIO_TO_BIT(gpio)	\</span>
<span class="cp">	(1 &lt;&lt; ((gpio) &amp; 0x1f))</span>

<span class="cp">#define GPIC_GPIO_BANKOFF(gpio)	\</span>
<span class="cp">	(((gpio) &gt;&gt; 5) * 4)</span>

<span class="cm">/* Pin Control bits: who owns the pin, what does it do */</span>
<span class="cp">#define GPIC_CFG_PC_GPIN		0</span>
<span class="cp">#define GPIC_CFG_PC_DEV			1</span>
<span class="cp">#define GPIC_CFG_PC_GPOLOW		2</span>
<span class="cp">#define GPIC_CFG_PC_GPOHIGH		3</span>
<span class="cp">#define GPIC_CFG_PC_MASK		3</span>

<span class="cm">/* assign pin to MIPS IRQ line */</span>
<span class="cp">#define GPIC_CFG_IL_SET(x)	(((x) &amp; 3) &lt;&lt; 2)</span>
<span class="cp">#define GPIC_CFG_IL_MASK	(3 &lt;&lt; 2)</span>

<span class="cm">/* pin interrupt type setup */</span>
<span class="cp">#define GPIC_CFG_IC_OFF		(0 &lt;&lt; 4)</span>
<span class="cp">#define GPIC_CFG_IC_LEVEL_LOW	(1 &lt;&lt; 4)</span>
<span class="cp">#define GPIC_CFG_IC_LEVEL_HIGH	(2 &lt;&lt; 4)</span>
<span class="cp">#define GPIC_CFG_IC_EDGE_FALL	(5 &lt;&lt; 4)</span>
<span class="cp">#define GPIC_CFG_IC_EDGE_RISE	(6 &lt;&lt; 4)</span>
<span class="cp">#define GPIC_CFG_IC_EDGE_BOTH	(7 &lt;&lt; 4)</span>
<span class="cp">#define GPIC_CFG_IC_MASK	(7 &lt;&lt; 4)</span>

<span class="cm">/* allow interrupt to wake cpu from &#39;wait&#39; */</span>
<span class="cp">#define GPIC_CFG_IDLEWAKE	(1 &lt;&lt; 7)</span>

<span class="cm">/***********************************************************************/</span>

<span class="cm">/* Au1000 SDRAM memory controller register offsets */</span>
<span class="cp">#define AU1000_MEM_SDMODE0		0x0000</span>
<span class="cp">#define AU1000_MEM_SDMODE1		0x0004</span>
<span class="cp">#define AU1000_MEM_SDMODE2		0x0008</span>
<span class="cp">#define AU1000_MEM_SDADDR0		0x000C</span>
<span class="cp">#define AU1000_MEM_SDADDR1		0x0010</span>
<span class="cp">#define AU1000_MEM_SDADDR2		0x0014</span>
<span class="cp">#define AU1000_MEM_SDREFCFG		0x0018</span>
<span class="cp">#define AU1000_MEM_SDPRECMD		0x001C</span>
<span class="cp">#define AU1000_MEM_SDAUTOREF		0x0020</span>
<span class="cp">#define AU1000_MEM_SDWRMD0		0x0024</span>
<span class="cp">#define AU1000_MEM_SDWRMD1		0x0028</span>
<span class="cp">#define AU1000_MEM_SDWRMD2		0x002C</span>
<span class="cp">#define AU1000_MEM_SDSLEEP		0x0030</span>
<span class="cp">#define AU1000_MEM_SDSMCKE		0x0034</span>

<span class="cm">/* MEM_SDMODE register content definitions */</span>
<span class="cp">#define MEM_SDMODE_F		(1 &lt;&lt; 22)</span>
<span class="cp">#define MEM_SDMODE_SR		(1 &lt;&lt; 21)</span>
<span class="cp">#define MEM_SDMODE_BS		(1 &lt;&lt; 20)</span>
<span class="cp">#define MEM_SDMODE_RS		(3 &lt;&lt; 18)</span>
<span class="cp">#define MEM_SDMODE_CS		(7 &lt;&lt; 15)</span>
<span class="cp">#define MEM_SDMODE_TRAS		(15 &lt;&lt; 11)</span>
<span class="cp">#define MEM_SDMODE_TMRD		(3 &lt;&lt; 9)</span>
<span class="cp">#define MEM_SDMODE_TWR		(3 &lt;&lt; 7)</span>
<span class="cp">#define MEM_SDMODE_TRP		(3 &lt;&lt; 5)</span>
<span class="cp">#define MEM_SDMODE_TRCD		(3 &lt;&lt; 3)</span>
<span class="cp">#define MEM_SDMODE_TCL		(7 &lt;&lt; 0)</span>

<span class="cp">#define MEM_SDMODE_BS_2Bank	(0 &lt;&lt; 20)</span>
<span class="cp">#define MEM_SDMODE_BS_4Bank	(1 &lt;&lt; 20)</span>
<span class="cp">#define MEM_SDMODE_RS_11Row	(0 &lt;&lt; 18)</span>
<span class="cp">#define MEM_SDMODE_RS_12Row	(1 &lt;&lt; 18)</span>
<span class="cp">#define MEM_SDMODE_RS_13Row	(2 &lt;&lt; 18)</span>
<span class="cp">#define MEM_SDMODE_RS_N(N)	((N) &lt;&lt; 18)</span>
<span class="cp">#define MEM_SDMODE_CS_7Col	(0 &lt;&lt; 15)</span>
<span class="cp">#define MEM_SDMODE_CS_8Col	(1 &lt;&lt; 15)</span>
<span class="cp">#define MEM_SDMODE_CS_9Col	(2 &lt;&lt; 15)</span>
<span class="cp">#define MEM_SDMODE_CS_10Col	(3 &lt;&lt; 15)</span>
<span class="cp">#define MEM_SDMODE_CS_11Col	(4 &lt;&lt; 15)</span>
<span class="cp">#define MEM_SDMODE_CS_N(N)	((N) &lt;&lt; 15)</span>
<span class="cp">#define MEM_SDMODE_TRAS_N(N)	((N) &lt;&lt; 11)</span>
<span class="cp">#define MEM_SDMODE_TMRD_N(N)	((N) &lt;&lt; 9)</span>
<span class="cp">#define MEM_SDMODE_TWR_N(N)	((N) &lt;&lt; 7)</span>
<span class="cp">#define MEM_SDMODE_TRP_N(N)	((N) &lt;&lt; 5)</span>
<span class="cp">#define MEM_SDMODE_TRCD_N(N)	((N) &lt;&lt; 3)</span>
<span class="cp">#define MEM_SDMODE_TCL_N(N)	((N) &lt;&lt; 0)</span>

<span class="cm">/* MEM_SDADDR register contents definitions */</span>
<span class="cp">#define MEM_SDADDR_E		(1 &lt;&lt; 20)</span>
<span class="cp">#define MEM_SDADDR_CSBA		(0x03FF &lt;&lt; 10)</span>
<span class="cp">#define MEM_SDADDR_CSMASK	(0x03FF &lt;&lt; 0)</span>
<span class="cp">#define MEM_SDADDR_CSBA_N(N)	((N) &amp; (0x03FF &lt;&lt; 22) &gt;&gt; 12)</span>
<span class="cp">#define MEM_SDADDR_CSMASK_N(N)	((N)&amp;(0x03FF &lt;&lt; 22) &gt;&gt; 22)</span>

<span class="cm">/* MEM_SDREFCFG register content definitions */</span>
<span class="cp">#define MEM_SDREFCFG_TRC	(15 &lt;&lt; 28)</span>
<span class="cp">#define MEM_SDREFCFG_TRPM	(3 &lt;&lt; 26)</span>
<span class="cp">#define MEM_SDREFCFG_E		(1 &lt;&lt; 25)</span>
<span class="cp">#define MEM_SDREFCFG_RE		(0x1ffffff &lt;&lt; 0)</span>
<span class="cp">#define MEM_SDREFCFG_TRC_N(N)	((N) &lt;&lt; MEM_SDREFCFG_TRC)</span>
<span class="cp">#define MEM_SDREFCFG_TRPM_N(N)	((N) &lt;&lt; MEM_SDREFCFG_TRPM)</span>
<span class="cp">#define MEM_SDREFCFG_REF_N(N)	(N)</span>

<span class="cm">/* Au1550 SDRAM Register Offsets */</span>
<span class="cp">#define AU1550_MEM_SDMODE0		0x0800</span>
<span class="cp">#define AU1550_MEM_SDMODE1		0x0808</span>
<span class="cp">#define AU1550_MEM_SDMODE2		0x0810</span>
<span class="cp">#define AU1550_MEM_SDADDR0		0x0820</span>
<span class="cp">#define AU1550_MEM_SDADDR1		0x0828</span>
<span class="cp">#define AU1550_MEM_SDADDR2		0x0830</span>
<span class="cp">#define AU1550_MEM_SDCONFIGA		0x0840</span>
<span class="cp">#define AU1550_MEM_SDCONFIGB		0x0848</span>
<span class="cp">#define AU1550_MEM_SDSTAT		0x0850</span>
<span class="cp">#define AU1550_MEM_SDERRADDR		0x0858</span>
<span class="cp">#define AU1550_MEM_SDSTRIDE0		0x0860</span>
<span class="cp">#define AU1550_MEM_SDSTRIDE1		0x0868</span>
<span class="cp">#define AU1550_MEM_SDSTRIDE2		0x0870</span>
<span class="cp">#define AU1550_MEM_SDWRMD0		0x0880</span>
<span class="cp">#define AU1550_MEM_SDWRMD1		0x0888</span>
<span class="cp">#define AU1550_MEM_SDWRMD2		0x0890</span>
<span class="cp">#define AU1550_MEM_SDPRECMD		0x08C0</span>
<span class="cp">#define AU1550_MEM_SDAUTOREF		0x08C8</span>
<span class="cp">#define AU1550_MEM_SDSREF		0x08D0</span>
<span class="cp">#define AU1550_MEM_SDSLEEP		MEM_SDSREF</span>

<span class="cm">/* Static Bus Controller */</span>
<span class="cp">#define MEM_STCFG0		0xB4001000</span>
<span class="cp">#define MEM_STTIME0		0xB4001004</span>
<span class="cp">#define MEM_STADDR0		0xB4001008</span>

<span class="cp">#define MEM_STCFG1		0xB4001010</span>
<span class="cp">#define MEM_STTIME1		0xB4001014</span>
<span class="cp">#define MEM_STADDR1		0xB4001018</span>

<span class="cp">#define MEM_STCFG2		0xB4001020</span>
<span class="cp">#define MEM_STTIME2		0xB4001024</span>
<span class="cp">#define MEM_STADDR2		0xB4001028</span>

<span class="cp">#define MEM_STCFG3		0xB4001030</span>
<span class="cp">#define MEM_STTIME3		0xB4001034</span>
<span class="cp">#define MEM_STADDR3		0xB4001038</span>

<span class="cp">#define MEM_STNDCTL		0xB4001100</span>
<span class="cp">#define MEM_STSTAT		0xB4001104</span>

<span class="cp">#define MEM_STNAND_CMD		0x0</span>
<span class="cp">#define MEM_STNAND_ADDR 	0x4</span>
<span class="cp">#define MEM_STNAND_DATA 	0x20</span>


<span class="cm">/* Programmable Counters 0 and 1 */</span>
<span class="cp">#define SYS_BASE		0xB1900000</span>
<span class="cp">#define SYS_COUNTER_CNTRL	(SYS_BASE + 0x14)</span>
<span class="cp">#  define SYS_CNTRL_E1S 	(1 &lt;&lt; 23)</span>
<span class="cp">#  define SYS_CNTRL_T1S 	(1 &lt;&lt; 20)</span>
<span class="cp">#  define SYS_CNTRL_M21 	(1 &lt;&lt; 19)</span>
<span class="cp">#  define SYS_CNTRL_M11 	(1 &lt;&lt; 18)</span>
<span class="cp">#  define SYS_CNTRL_M01 	(1 &lt;&lt; 17)</span>
<span class="cp">#  define SYS_CNTRL_C1S 	(1 &lt;&lt; 16)</span>
<span class="cp">#  define SYS_CNTRL_BP		(1 &lt;&lt; 14)</span>
<span class="cp">#  define SYS_CNTRL_EN1 	(1 &lt;&lt; 13)</span>
<span class="cp">#  define SYS_CNTRL_BT1 	(1 &lt;&lt; 12)</span>
<span class="cp">#  define SYS_CNTRL_EN0 	(1 &lt;&lt; 11)</span>
<span class="cp">#  define SYS_CNTRL_BT0 	(1 &lt;&lt; 10)</span>
<span class="cp">#  define SYS_CNTRL_E0		(1 &lt;&lt; 8)</span>
<span class="cp">#  define SYS_CNTRL_E0S 	(1 &lt;&lt; 7)</span>
<span class="cp">#  define SYS_CNTRL_32S 	(1 &lt;&lt; 5)</span>
<span class="cp">#  define SYS_CNTRL_T0S 	(1 &lt;&lt; 4)</span>
<span class="cp">#  define SYS_CNTRL_M20 	(1 &lt;&lt; 3)</span>
<span class="cp">#  define SYS_CNTRL_M10 	(1 &lt;&lt; 2)</span>
<span class="cp">#  define SYS_CNTRL_M00 	(1 &lt;&lt; 1)</span>
<span class="cp">#  define SYS_CNTRL_C0S 	(1 &lt;&lt; 0)</span>

<span class="cm">/* Programmable Counter 0 Registers */</span>
<span class="cp">#define SYS_TOYTRIM		(SYS_BASE + 0)</span>
<span class="cp">#define SYS_TOYWRITE		(SYS_BASE + 4)</span>
<span class="cp">#define SYS_TOYMATCH0		(SYS_BASE + 8)</span>
<span class="cp">#define SYS_TOYMATCH1		(SYS_BASE + 0xC)</span>
<span class="cp">#define SYS_TOYMATCH2		(SYS_BASE + 0x10)</span>
<span class="cp">#define SYS_TOYREAD		(SYS_BASE + 0x40)</span>

<span class="cm">/* Programmable Counter 1 Registers */</span>
<span class="cp">#define SYS_RTCTRIM		(SYS_BASE + 0x44)</span>
<span class="cp">#define SYS_RTCWRITE		(SYS_BASE + 0x48)</span>
<span class="cp">#define SYS_RTCMATCH0		(SYS_BASE + 0x4C)</span>
<span class="cp">#define SYS_RTCMATCH1		(SYS_BASE + 0x50)</span>
<span class="cp">#define SYS_RTCMATCH2		(SYS_BASE + 0x54)</span>
<span class="cp">#define SYS_RTCREAD		(SYS_BASE + 0x58)</span>

<span class="cm">/* I2S Controller */</span>
<span class="cp">#define I2S_DATA		0xB1000000</span>
<span class="cp">#  define I2S_DATA_MASK 	0xffffff</span>
<span class="cp">#define I2S_CONFIG		0xB1000004</span>
<span class="cp">#  define I2S_CONFIG_XU 	(1 &lt;&lt; 25)</span>
<span class="cp">#  define I2S_CONFIG_XO 	(1 &lt;&lt; 24)</span>
<span class="cp">#  define I2S_CONFIG_RU 	(1 &lt;&lt; 23)</span>
<span class="cp">#  define I2S_CONFIG_RO 	(1 &lt;&lt; 22)</span>
<span class="cp">#  define I2S_CONFIG_TR 	(1 &lt;&lt; 21)</span>
<span class="cp">#  define I2S_CONFIG_TE 	(1 &lt;&lt; 20)</span>
<span class="cp">#  define I2S_CONFIG_TF 	(1 &lt;&lt; 19)</span>
<span class="cp">#  define I2S_CONFIG_RR 	(1 &lt;&lt; 18)</span>
<span class="cp">#  define I2S_CONFIG_RE 	(1 &lt;&lt; 17)</span>
<span class="cp">#  define I2S_CONFIG_RF 	(1 &lt;&lt; 16)</span>
<span class="cp">#  define I2S_CONFIG_PD 	(1 &lt;&lt; 11)</span>
<span class="cp">#  define I2S_CONFIG_LB 	(1 &lt;&lt; 10)</span>
<span class="cp">#  define I2S_CONFIG_IC 	(1 &lt;&lt; 9)</span>
<span class="cp">#  define I2S_CONFIG_FM_BIT	7</span>
<span class="cp">#  define I2S_CONFIG_FM_MASK	(0x3 &lt;&lt; I2S_CONFIG_FM_BIT)</span>
<span class="cp">#    define I2S_CONFIG_FM_I2S	(0x0 &lt;&lt; I2S_CONFIG_FM_BIT)</span>
<span class="cp">#    define I2S_CONFIG_FM_LJ	(0x1 &lt;&lt; I2S_CONFIG_FM_BIT)</span>
<span class="cp">#    define I2S_CONFIG_FM_RJ	(0x2 &lt;&lt; I2S_CONFIG_FM_BIT)</span>
<span class="cp">#  define I2S_CONFIG_TN 	(1 &lt;&lt; 6)</span>
<span class="cp">#  define I2S_CONFIG_RN 	(1 &lt;&lt; 5)</span>
<span class="cp">#  define I2S_CONFIG_SZ_BIT	0</span>
<span class="cp">#  define I2S_CONFIG_SZ_MASK	(0x1F &lt;&lt; I2S_CONFIG_SZ_BIT)</span>

<span class="cp">#define I2S_CONTROL		0xB1000008</span>
<span class="cp">#  define I2S_CONTROL_D 	(1 &lt;&lt; 1)</span>
<span class="cp">#  define I2S_CONTROL_CE	(1 &lt;&lt; 0)</span>


<span class="cm">/* Ethernet Controllers  */</span>

<span class="cm">/* 4 byte offsets from AU1000_ETH_BASE */</span>
<span class="cp">#define MAC_CONTROL		0x0</span>
<span class="cp">#  define MAC_RX_ENABLE 	(1 &lt;&lt; 2)</span>
<span class="cp">#  define MAC_TX_ENABLE 	(1 &lt;&lt; 3)</span>
<span class="cp">#  define MAC_DEF_CHECK 	(1 &lt;&lt; 5)</span>
<span class="cp">#  define MAC_SET_BL(X) 	(((X) &amp; 0x3) &lt;&lt; 6)</span>
<span class="cp">#  define MAC_AUTO_PAD		(1 &lt;&lt; 8)</span>
<span class="cp">#  define MAC_DISABLE_RETRY	(1 &lt;&lt; 10)</span>
<span class="cp">#  define MAC_DISABLE_BCAST	(1 &lt;&lt; 11)</span>
<span class="cp">#  define MAC_LATE_COL		(1 &lt;&lt; 12)</span>
<span class="cp">#  define MAC_HASH_MODE 	(1 &lt;&lt; 13)</span>
<span class="cp">#  define MAC_HASH_ONLY 	(1 &lt;&lt; 15)</span>
<span class="cp">#  define MAC_PASS_ALL		(1 &lt;&lt; 16)</span>
<span class="cp">#  define MAC_INVERSE_FILTER	(1 &lt;&lt; 17)</span>
<span class="cp">#  define MAC_PROMISCUOUS	(1 &lt;&lt; 18)</span>
<span class="cp">#  define MAC_PASS_ALL_MULTI	(1 &lt;&lt; 19)</span>
<span class="cp">#  define MAC_FULL_DUPLEX	(1 &lt;&lt; 20)</span>
<span class="cp">#  define MAC_NORMAL_MODE	0</span>
<span class="cp">#  define MAC_INT_LOOPBACK	(1 &lt;&lt; 21)</span>
<span class="cp">#  define MAC_EXT_LOOPBACK	(1 &lt;&lt; 22)</span>
<span class="cp">#  define MAC_DISABLE_RX_OWN	(1 &lt;&lt; 23)</span>
<span class="cp">#  define MAC_BIG_ENDIAN	(1 &lt;&lt; 30)</span>
<span class="cp">#  define MAC_RX_ALL		(1 &lt;&lt; 31)</span>
<span class="cp">#define MAC_ADDRESS_HIGH	0x4</span>
<span class="cp">#define MAC_ADDRESS_LOW		0x8</span>
<span class="cp">#define MAC_MCAST_HIGH		0xC</span>
<span class="cp">#define MAC_MCAST_LOW		0x10</span>
<span class="cp">#define MAC_MII_CNTRL		0x14</span>
<span class="cp">#  define MAC_MII_BUSY		(1 &lt;&lt; 0)</span>
<span class="cp">#  define MAC_MII_READ		0</span>
<span class="cp">#  define MAC_MII_WRITE		(1 &lt;&lt; 1)</span>
<span class="cp">#  define MAC_SET_MII_SELECT_REG(X) (((X) &amp; 0x1f) &lt;&lt; 6)</span>
<span class="cp">#  define MAC_SET_MII_SELECT_PHY(X) (((X) &amp; 0x1f) &lt;&lt; 11)</span>
<span class="cp">#define MAC_MII_DATA		0x18</span>
<span class="cp">#define MAC_FLOW_CNTRL		0x1C</span>
<span class="cp">#  define MAC_FLOW_CNTRL_BUSY	(1 &lt;&lt; 0)</span>
<span class="cp">#  define MAC_FLOW_CNTRL_ENABLE (1 &lt;&lt; 1)</span>
<span class="cp">#  define MAC_PASS_CONTROL	(1 &lt;&lt; 2)</span>
<span class="cp">#  define MAC_SET_PAUSE(X)	(((X) &amp; 0xffff) &lt;&lt; 16)</span>
<span class="cp">#define MAC_VLAN1_TAG		0x20</span>
<span class="cp">#define MAC_VLAN2_TAG		0x24</span>

<span class="cm">/* Ethernet Controller Enable */</span>

<span class="cp">#  define MAC_EN_CLOCK_ENABLE	(1 &lt;&lt; 0)</span>
<span class="cp">#  define MAC_EN_RESET0		(1 &lt;&lt; 1)</span>
<span class="cp">#  define MAC_EN_TOSS		(0 &lt;&lt; 2)</span>
<span class="cp">#  define MAC_EN_CACHEABLE	(1 &lt;&lt; 3)</span>
<span class="cp">#  define MAC_EN_RESET1 	(1 &lt;&lt; 4)</span>
<span class="cp">#  define MAC_EN_RESET2 	(1 &lt;&lt; 5)</span>
<span class="cp">#  define MAC_DMA_RESET 	(1 &lt;&lt; 6)</span>

<span class="cm">/* Ethernet Controller DMA Channels */</span>

<span class="cp">#define MAC0_TX_DMA_ADDR	0xB4004000</span>
<span class="cp">#define MAC1_TX_DMA_ADDR	0xB4004200</span>
<span class="cm">/* offsets from MAC_TX_RING_ADDR address */</span>
<span class="cp">#define MAC_TX_BUFF0_STATUS	0x0</span>
<span class="cp">#  define TX_FRAME_ABORTED	(1 &lt;&lt; 0)</span>
<span class="cp">#  define TX_JAB_TIMEOUT	(1 &lt;&lt; 1)</span>
<span class="cp">#  define TX_NO_CARRIER 	(1 &lt;&lt; 2)</span>
<span class="cp">#  define TX_LOSS_CARRIER	(1 &lt;&lt; 3)</span>
<span class="cp">#  define TX_EXC_DEF		(1 &lt;&lt; 4)</span>
<span class="cp">#  define TX_LATE_COLL_ABORT	(1 &lt;&lt; 5)</span>
<span class="cp">#  define TX_EXC_COLL		(1 &lt;&lt; 6)</span>
<span class="cp">#  define TX_UNDERRUN		(1 &lt;&lt; 7)</span>
<span class="cp">#  define TX_DEFERRED		(1 &lt;&lt; 8)</span>
<span class="cp">#  define TX_LATE_COLL		(1 &lt;&lt; 9)</span>
<span class="cp">#  define TX_COLL_CNT_MASK	(0xF &lt;&lt; 10)</span>
<span class="cp">#  define TX_PKT_RETRY		(1 &lt;&lt; 31)</span>
<span class="cp">#define MAC_TX_BUFF0_ADDR	0x4</span>
<span class="cp">#  define TX_DMA_ENABLE 	(1 &lt;&lt; 0)</span>
<span class="cp">#  define TX_T_DONE		(1 &lt;&lt; 1)</span>
<span class="cp">#  define TX_GET_DMA_BUFFER(X)	(((X) &gt;&gt; 2) &amp; 0x3)</span>
<span class="cp">#define MAC_TX_BUFF0_LEN	0x8</span>
<span class="cp">#define MAC_TX_BUFF1_STATUS	0x10</span>
<span class="cp">#define MAC_TX_BUFF1_ADDR	0x14</span>
<span class="cp">#define MAC_TX_BUFF1_LEN	0x18</span>
<span class="cp">#define MAC_TX_BUFF2_STATUS	0x20</span>
<span class="cp">#define MAC_TX_BUFF2_ADDR	0x24</span>
<span class="cp">#define MAC_TX_BUFF2_LEN	0x28</span>
<span class="cp">#define MAC_TX_BUFF3_STATUS	0x30</span>
<span class="cp">#define MAC_TX_BUFF3_ADDR	0x34</span>
<span class="cp">#define MAC_TX_BUFF3_LEN	0x38</span>

<span class="cp">#define MAC0_RX_DMA_ADDR	0xB4004100</span>
<span class="cp">#define MAC1_RX_DMA_ADDR	0xB4004300</span>
<span class="cm">/* offsets from MAC_RX_RING_ADDR */</span>
<span class="cp">#define MAC_RX_BUFF0_STATUS	0x0</span>
<span class="cp">#  define RX_FRAME_LEN_MASK	0x3fff</span>
<span class="cp">#  define RX_WDOG_TIMER 	(1 &lt;&lt; 14)</span>
<span class="cp">#  define RX_RUNT		(1 &lt;&lt; 15)</span>
<span class="cp">#  define RX_OVERLEN		(1 &lt;&lt; 16)</span>
<span class="cp">#  define RX_COLL		(1 &lt;&lt; 17)</span>
<span class="cp">#  define RX_ETHER		(1 &lt;&lt; 18)</span>
<span class="cp">#  define RX_MII_ERROR		(1 &lt;&lt; 19)</span>
<span class="cp">#  define RX_DRIBBLING		(1 &lt;&lt; 20)</span>
<span class="cp">#  define RX_CRC_ERROR		(1 &lt;&lt; 21)</span>
<span class="cp">#  define RX_VLAN1		(1 &lt;&lt; 22)</span>
<span class="cp">#  define RX_VLAN2		(1 &lt;&lt; 23)</span>
<span class="cp">#  define RX_LEN_ERROR		(1 &lt;&lt; 24)</span>
<span class="cp">#  define RX_CNTRL_FRAME	(1 &lt;&lt; 25)</span>
<span class="cp">#  define RX_U_CNTRL_FRAME	(1 &lt;&lt; 26)</span>
<span class="cp">#  define RX_MCAST_FRAME	(1 &lt;&lt; 27)</span>
<span class="cp">#  define RX_BCAST_FRAME	(1 &lt;&lt; 28)</span>
<span class="cp">#  define RX_FILTER_FAIL	(1 &lt;&lt; 29)</span>
<span class="cp">#  define RX_PACKET_FILTER	(1 &lt;&lt; 30)</span>
<span class="cp">#  define RX_MISSED_FRAME	(1 &lt;&lt; 31)</span>

<span class="cp">#  define RX_ERROR (RX_WDOG_TIMER | RX_RUNT | RX_OVERLEN |  \</span>
<span class="cp">		    RX_COLL | RX_MII_ERROR | RX_CRC_ERROR | \</span>
<span class="cp">		    RX_LEN_ERROR | RX_U_CNTRL_FRAME | RX_MISSED_FRAME)</span>
<span class="cp">#define MAC_RX_BUFF0_ADDR	0x4</span>
<span class="cp">#  define RX_DMA_ENABLE 	(1 &lt;&lt; 0)</span>
<span class="cp">#  define RX_T_DONE		(1 &lt;&lt; 1)</span>
<span class="cp">#  define RX_GET_DMA_BUFFER(X)	(((X) &gt;&gt; 2) &amp; 0x3)</span>
<span class="cp">#  define RX_SET_BUFF_ADDR(X)	((X) &amp; 0xffffffc0)</span>
<span class="cp">#define MAC_RX_BUFF1_STATUS	0x10</span>
<span class="cp">#define MAC_RX_BUFF1_ADDR	0x14</span>
<span class="cp">#define MAC_RX_BUFF2_STATUS	0x20</span>
<span class="cp">#define MAC_RX_BUFF2_ADDR	0x24</span>
<span class="cp">#define MAC_RX_BUFF3_STATUS	0x30</span>
<span class="cp">#define MAC_RX_BUFF3_ADDR	0x34</span>

<span class="cp">#define UART_RX		0	</span><span class="cm">/* Receive buffer */</span><span class="cp"></span>
<span class="cp">#define UART_TX		4	</span><span class="cm">/* Transmit buffer */</span><span class="cp"></span>
<span class="cp">#define UART_IER	8	</span><span class="cm">/* Interrupt Enable Register */</span><span class="cp"></span>
<span class="cp">#define UART_IIR	0xC	</span><span class="cm">/* Interrupt ID Register */</span><span class="cp"></span>
<span class="cp">#define UART_FCR	0x10	</span><span class="cm">/* FIFO Control Register */</span><span class="cp"></span>
<span class="cp">#define UART_LCR	0x14	</span><span class="cm">/* Line Control Register */</span><span class="cp"></span>
<span class="cp">#define UART_MCR	0x18	</span><span class="cm">/* Modem Control Register */</span><span class="cp"></span>
<span class="cp">#define UART_LSR	0x1C	</span><span class="cm">/* Line Status Register */</span><span class="cp"></span>
<span class="cp">#define UART_MSR	0x20	</span><span class="cm">/* Modem Status Register */</span><span class="cp"></span>
<span class="cp">#define UART_CLK	0x28	</span><span class="cm">/* Baud Rate Clock Divider */</span><span class="cp"></span>
<span class="cp">#define UART_MOD_CNTRL	0x100	</span><span class="cm">/* Module Control */</span><span class="cp"></span>

<span class="cm">/* SSIO */</span>
<span class="cp">#define SSI0_STATUS		0xB1600000</span>
<span class="cp">#  define SSI_STATUS_BF 	(1 &lt;&lt; 4)</span>
<span class="cp">#  define SSI_STATUS_OF 	(1 &lt;&lt; 3)</span>
<span class="cp">#  define SSI_STATUS_UF 	(1 &lt;&lt; 2)</span>
<span class="cp">#  define SSI_STATUS_D		(1 &lt;&lt; 1)</span>
<span class="cp">#  define SSI_STATUS_B		(1 &lt;&lt; 0)</span>
<span class="cp">#define SSI0_INT		0xB1600004</span>
<span class="cp">#  define SSI_INT_OI		(1 &lt;&lt; 3)</span>
<span class="cp">#  define SSI_INT_UI		(1 &lt;&lt; 2)</span>
<span class="cp">#  define SSI_INT_DI		(1 &lt;&lt; 1)</span>
<span class="cp">#define SSI0_INT_ENABLE 	0xB1600008</span>
<span class="cp">#  define SSI_INTE_OIE		(1 &lt;&lt; 3)</span>
<span class="cp">#  define SSI_INTE_UIE		(1 &lt;&lt; 2)</span>
<span class="cp">#  define SSI_INTE_DIE		(1 &lt;&lt; 1)</span>
<span class="cp">#define SSI0_CONFIG		0xB1600020</span>
<span class="cp">#  define SSI_CONFIG_AO 	(1 &lt;&lt; 24)</span>
<span class="cp">#  define SSI_CONFIG_DO 	(1 &lt;&lt; 23)</span>
<span class="cp">#  define SSI_CONFIG_ALEN_BIT	20</span>
<span class="cp">#  define SSI_CONFIG_ALEN_MASK	(0x7 &lt;&lt; 20)</span>
<span class="cp">#  define SSI_CONFIG_DLEN_BIT	16</span>
<span class="cp">#  define SSI_CONFIG_DLEN_MASK	(0x7 &lt;&lt; 16)</span>
<span class="cp">#  define SSI_CONFIG_DD 	(1 &lt;&lt; 11)</span>
<span class="cp">#  define SSI_CONFIG_AD 	(1 &lt;&lt; 10)</span>
<span class="cp">#  define SSI_CONFIG_BM_BIT	8</span>
<span class="cp">#  define SSI_CONFIG_BM_MASK	(0x3 &lt;&lt; 8)</span>
<span class="cp">#  define SSI_CONFIG_CE 	(1 &lt;&lt; 7)</span>
<span class="cp">#  define SSI_CONFIG_DP 	(1 &lt;&lt; 6)</span>
<span class="cp">#  define SSI_CONFIG_DL 	(1 &lt;&lt; 5)</span>
<span class="cp">#  define SSI_CONFIG_EP 	(1 &lt;&lt; 4)</span>
<span class="cp">#define SSI0_ADATA		0xB1600024</span>
<span class="cp">#  define SSI_AD_D		(1 &lt;&lt; 24)</span>
<span class="cp">#  define SSI_AD_ADDR_BIT	16</span>
<span class="cp">#  define SSI_AD_ADDR_MASK	(0xff &lt;&lt; 16)</span>
<span class="cp">#  define SSI_AD_DATA_BIT	0</span>
<span class="cp">#  define SSI_AD_DATA_MASK	(0xfff &lt;&lt; 0)</span>
<span class="cp">#define SSI0_CLKDIV		0xB1600028</span>
<span class="cp">#define SSI0_CONTROL		0xB1600100</span>
<span class="cp">#  define SSI_CONTROL_CD	(1 &lt;&lt; 1)</span>
<span class="cp">#  define SSI_CONTROL_E 	(1 &lt;&lt; 0)</span>

<span class="cm">/* SSI1 */</span>
<span class="cp">#define SSI1_STATUS		0xB1680000</span>
<span class="cp">#define SSI1_INT		0xB1680004</span>
<span class="cp">#define SSI1_INT_ENABLE 	0xB1680008</span>
<span class="cp">#define SSI1_CONFIG		0xB1680020</span>
<span class="cp">#define SSI1_ADATA		0xB1680024</span>
<span class="cp">#define SSI1_CLKDIV		0xB1680028</span>
<span class="cp">#define SSI1_ENABLE		0xB1680100</span>

<span class="cm">/*</span>
<span class="cm"> * Register content definitions</span>
<span class="cm"> */</span>
<span class="cp">#define SSI_STATUS_BF		(1 &lt;&lt; 4)</span>
<span class="cp">#define SSI_STATUS_OF		(1 &lt;&lt; 3)</span>
<span class="cp">#define SSI_STATUS_UF		(1 &lt;&lt; 2)</span>
<span class="cp">#define SSI_STATUS_D		(1 &lt;&lt; 1)</span>
<span class="cp">#define SSI_STATUS_B		(1 &lt;&lt; 0)</span>

<span class="cm">/* SSI_INT */</span>
<span class="cp">#define SSI_INT_OI		(1 &lt;&lt; 3)</span>
<span class="cp">#define SSI_INT_UI		(1 &lt;&lt; 2)</span>
<span class="cp">#define SSI_INT_DI		(1 &lt;&lt; 1)</span>

<span class="cm">/* SSI_INTEN */</span>
<span class="cp">#define SSI_INTEN_OIE		(1 &lt;&lt; 3)</span>
<span class="cp">#define SSI_INTEN_UIE		(1 &lt;&lt; 2)</span>
<span class="cp">#define SSI_INTEN_DIE		(1 &lt;&lt; 1)</span>

<span class="cp">#define SSI_CONFIG_AO		(1 &lt;&lt; 24)</span>
<span class="cp">#define SSI_CONFIG_DO		(1 &lt;&lt; 23)</span>
<span class="cp">#define SSI_CONFIG_ALEN 	(7 &lt;&lt; 20)</span>
<span class="cp">#define SSI_CONFIG_DLEN 	(15 &lt;&lt; 16)</span>
<span class="cp">#define SSI_CONFIG_DD		(1 &lt;&lt; 11)</span>
<span class="cp">#define SSI_CONFIG_AD		(1 &lt;&lt; 10)</span>
<span class="cp">#define SSI_CONFIG_BM		(3 &lt;&lt; 8)</span>
<span class="cp">#define SSI_CONFIG_CE		(1 &lt;&lt; 7)</span>
<span class="cp">#define SSI_CONFIG_DP		(1 &lt;&lt; 6)</span>
<span class="cp">#define SSI_CONFIG_DL		(1 &lt;&lt; 5)</span>
<span class="cp">#define SSI_CONFIG_EP		(1 &lt;&lt; 4)</span>
<span class="cp">#define SSI_CONFIG_ALEN_N(N)	((N-1) &lt;&lt; 20)</span>
<span class="cp">#define SSI_CONFIG_DLEN_N(N)	((N-1) &lt;&lt; 16)</span>
<span class="cp">#define SSI_CONFIG_BM_HI	(0 &lt;&lt; 8)</span>
<span class="cp">#define SSI_CONFIG_BM_LO	(1 &lt;&lt; 8)</span>
<span class="cp">#define SSI_CONFIG_BM_CY	(2 &lt;&lt; 8)</span>

<span class="cp">#define SSI_ADATA_D		(1 &lt;&lt; 24)</span>
<span class="cp">#define SSI_ADATA_ADDR		(0xFF &lt;&lt; 16)</span>
<span class="cp">#define SSI_ADATA_DATA		0x0FFF</span>
<span class="cp">#define SSI_ADATA_ADDR_N(N)	(N &lt;&lt; 16)</span>

<span class="cp">#define SSI_ENABLE_CD		(1 &lt;&lt; 1)</span>
<span class="cp">#define SSI_ENABLE_E		(1 &lt;&lt; 0)</span>


<span class="cm">/*</span>
<span class="cm"> * The IrDA peripheral has an IRFIRSEL pin, but on the DB/PB boards it&#39;s not</span>
<span class="cm"> * used to select FIR/SIR mode on the transceiver but as a GPIO.  Instead a</span>
<span class="cm"> * CPLD has to be told about the mode.</span>
<span class="cm"> */</span>
<span class="cp">#define AU1000_IRDA_PHY_MODE_OFF	0</span>
<span class="cp">#define AU1000_IRDA_PHY_MODE_SIR	1</span>
<span class="cp">#define AU1000_IRDA_PHY_MODE_FIR	2</span>

<span class="k">struct</span> <span class="n">au1k_irda_platform_data</span> <span class="p">{</span>
	<span class="kt">void</span><span class="p">(</span><span class="o">*</span><span class="n">set_phy_mode</span><span class="p">)(</span><span class="kt">int</span> <span class="n">mode</span><span class="p">);</span>
<span class="p">};</span>


<span class="cm">/* GPIO */</span>
<span class="cp">#define SYS_PINFUNC		0xB190002C</span>
<span class="cp">#  define SYS_PF_USB		(1 &lt;&lt; 15)	</span><span class="cm">/* 2nd USB device/host */</span><span class="cp"></span>
<span class="cp">#  define SYS_PF_U3		(1 &lt;&lt; 14)	</span><span class="cm">/* GPIO23/U3TXD */</span><span class="cp"></span>
<span class="cp">#  define SYS_PF_U2		(1 &lt;&lt; 13)	</span><span class="cm">/* GPIO22/U2TXD */</span><span class="cp"></span>
<span class="cp">#  define SYS_PF_U1		(1 &lt;&lt; 12)	</span><span class="cm">/* GPIO21/U1TXD */</span><span class="cp"></span>
<span class="cp">#  define SYS_PF_SRC		(1 &lt;&lt; 11)	</span><span class="cm">/* GPIO6/SROMCKE */</span><span class="cp"></span>
<span class="cp">#  define SYS_PF_CK5		(1 &lt;&lt; 10)	</span><span class="cm">/* GPIO3/CLK5 */</span><span class="cp"></span>
<span class="cp">#  define SYS_PF_CK4		(1 &lt;&lt; 9)	</span><span class="cm">/* GPIO2/CLK4 */</span><span class="cp"></span>
<span class="cp">#  define SYS_PF_IRF		(1 &lt;&lt; 8)	</span><span class="cm">/* GPIO15/IRFIRSEL */</span><span class="cp"></span>
<span class="cp">#  define SYS_PF_UR3		(1 &lt;&lt; 7)	</span><span class="cm">/* GPIO[14:9]/UART3 */</span><span class="cp"></span>
<span class="cp">#  define SYS_PF_I2D		(1 &lt;&lt; 6)	</span><span class="cm">/* GPIO8/I2SDI */</span><span class="cp"></span>
<span class="cp">#  define SYS_PF_I2S		(1 &lt;&lt; 5)	</span><span class="cm">/* I2S/GPIO[29:31] */</span><span class="cp"></span>
<span class="cp">#  define SYS_PF_NI2		(1 &lt;&lt; 4)	</span><span class="cm">/* NI2/GPIO[24:28] */</span><span class="cp"></span>
<span class="cp">#  define SYS_PF_U0		(1 &lt;&lt; 3)	</span><span class="cm">/* U0TXD/GPIO20 */</span><span class="cp"></span>
<span class="cp">#  define SYS_PF_RD		(1 &lt;&lt; 2)	</span><span class="cm">/* IRTXD/GPIO19 */</span><span class="cp"></span>
<span class="cp">#  define SYS_PF_A97		(1 &lt;&lt; 1)	</span><span class="cm">/* AC97/SSL1 */</span><span class="cp"></span>
<span class="cp">#  define SYS_PF_S0		(1 &lt;&lt; 0)	</span><span class="cm">/* SSI_0/GPIO[16:18] */</span><span class="cp"></span>

<span class="cm">/* Au1100 only */</span>
<span class="cp">#  define SYS_PF_PC		(1 &lt;&lt; 18)	</span><span class="cm">/* PCMCIA/GPIO[207:204] */</span><span class="cp"></span>
<span class="cp">#  define SYS_PF_LCD		(1 &lt;&lt; 17)	</span><span class="cm">/* extern lcd/GPIO[203:200] */</span><span class="cp"></span>
<span class="cp">#  define SYS_PF_CS		(1 &lt;&lt; 16)	</span><span class="cm">/* EXTCLK0/32KHz to gpio2 */</span><span class="cp"></span>
<span class="cp">#  define SYS_PF_EX0		(1 &lt;&lt; 9)	</span><span class="cm">/* GPIO2/clock */</span><span class="cp"></span>

<span class="cm">/* Au1550 only.  Redefines lots of pins */</span>
<span class="cp">#  define SYS_PF_PSC2_MASK	(7 &lt;&lt; 17)</span>
<span class="cp">#  define SYS_PF_PSC2_AC97	0</span>
<span class="cp">#  define SYS_PF_PSC2_SPI	0</span>
<span class="cp">#  define SYS_PF_PSC2_I2S	(1 &lt;&lt; 17)</span>
<span class="cp">#  define SYS_PF_PSC2_SMBUS	(3 &lt;&lt; 17)</span>
<span class="cp">#  define SYS_PF_PSC2_GPIO	(7 &lt;&lt; 17)</span>
<span class="cp">#  define SYS_PF_PSC3_MASK	(7 &lt;&lt; 20)</span>
<span class="cp">#  define SYS_PF_PSC3_AC97	0</span>
<span class="cp">#  define SYS_PF_PSC3_SPI	0</span>
<span class="cp">#  define SYS_PF_PSC3_I2S	(1 &lt;&lt; 20)</span>
<span class="cp">#  define SYS_PF_PSC3_SMBUS	(3 &lt;&lt; 20)</span>
<span class="cp">#  define SYS_PF_PSC3_GPIO	(7 &lt;&lt; 20)</span>
<span class="cp">#  define SYS_PF_PSC1_S1	(1 &lt;&lt; 1)</span>
<span class="cp">#  define SYS_PF_MUST_BE_SET	((1 &lt;&lt; 5) | (1 &lt;&lt; 2))</span>

<span class="cm">/* Au1200 only */</span>
<span class="cp">#define SYS_PINFUNC_DMA 	(1 &lt;&lt; 31)</span>
<span class="cp">#define SYS_PINFUNC_S0A 	(1 &lt;&lt; 30)</span>
<span class="cp">#define SYS_PINFUNC_S1A 	(1 &lt;&lt; 29)</span>
<span class="cp">#define SYS_PINFUNC_LP0 	(1 &lt;&lt; 28)</span>
<span class="cp">#define SYS_PINFUNC_LP1 	(1 &lt;&lt; 27)</span>
<span class="cp">#define SYS_PINFUNC_LD16 	(1 &lt;&lt; 26)</span>
<span class="cp">#define SYS_PINFUNC_LD8 	(1 &lt;&lt; 25)</span>
<span class="cp">#define SYS_PINFUNC_LD1 	(1 &lt;&lt; 24)</span>
<span class="cp">#define SYS_PINFUNC_LD0 	(1 &lt;&lt; 23)</span>
<span class="cp">#define SYS_PINFUNC_P1A 	(3 &lt;&lt; 21)</span>
<span class="cp">#define SYS_PINFUNC_P1B 	(1 &lt;&lt; 20)</span>
<span class="cp">#define SYS_PINFUNC_FS3 	(1 &lt;&lt; 19)</span>
<span class="cp">#define SYS_PINFUNC_P0A 	(3 &lt;&lt; 17)</span>
<span class="cp">#define SYS_PINFUNC_CS		(1 &lt;&lt; 16)</span>
<span class="cp">#define SYS_PINFUNC_CIM 	(1 &lt;&lt; 15)</span>
<span class="cp">#define SYS_PINFUNC_P1C 	(1 &lt;&lt; 14)</span>
<span class="cp">#define SYS_PINFUNC_U1T 	(1 &lt;&lt; 12)</span>
<span class="cp">#define SYS_PINFUNC_U1R 	(1 &lt;&lt; 11)</span>
<span class="cp">#define SYS_PINFUNC_EX1 	(1 &lt;&lt; 10)</span>
<span class="cp">#define SYS_PINFUNC_EX0 	(1 &lt;&lt; 9)</span>
<span class="cp">#define SYS_PINFUNC_U0R 	(1 &lt;&lt; 8)</span>
<span class="cp">#define SYS_PINFUNC_MC		(1 &lt;&lt; 7)</span>
<span class="cp">#define SYS_PINFUNC_S0B 	(1 &lt;&lt; 6)</span>
<span class="cp">#define SYS_PINFUNC_S0C 	(1 &lt;&lt; 5)</span>
<span class="cp">#define SYS_PINFUNC_P0B 	(1 &lt;&lt; 4)</span>
<span class="cp">#define SYS_PINFUNC_U0T 	(1 &lt;&lt; 3)</span>
<span class="cp">#define SYS_PINFUNC_S1B 	(1 &lt;&lt; 2)</span>

<span class="cm">/* Power Management */</span>
<span class="cp">#define SYS_SCRATCH0		0xB1900018</span>
<span class="cp">#define SYS_SCRATCH1		0xB190001C</span>
<span class="cp">#define SYS_WAKEMSK		0xB1900034</span>
<span class="cp">#define SYS_ENDIAN		0xB1900038</span>
<span class="cp">#define SYS_POWERCTRL		0xB190003C</span>
<span class="cp">#define SYS_WAKESRC		0xB190005C</span>
<span class="cp">#define SYS_SLPPWR		0xB1900078</span>
<span class="cp">#define SYS_SLEEP		0xB190007C</span>

<span class="cp">#define SYS_WAKEMSK_D2		(1 &lt;&lt; 9)</span>
<span class="cp">#define SYS_WAKEMSK_M2		(1 &lt;&lt; 8)</span>
<span class="cp">#define SYS_WAKEMSK_GPIO(x)	(1 &lt;&lt; (x))</span>

<span class="cm">/* Clock Controller */</span>
<span class="cp">#define SYS_FREQCTRL0		0xB1900020</span>
<span class="cp">#  define SYS_FC_FRDIV2_BIT	22</span>
<span class="cp">#  define SYS_FC_FRDIV2_MASK	(0xff &lt;&lt; SYS_FC_FRDIV2_BIT)</span>
<span class="cp">#  define SYS_FC_FE2		(1 &lt;&lt; 21)</span>
<span class="cp">#  define SYS_FC_FS2		(1 &lt;&lt; 20)</span>
<span class="cp">#  define SYS_FC_FRDIV1_BIT	12</span>
<span class="cp">#  define SYS_FC_FRDIV1_MASK	(0xff &lt;&lt; SYS_FC_FRDIV1_BIT)</span>
<span class="cp">#  define SYS_FC_FE1		(1 &lt;&lt; 11)</span>
<span class="cp">#  define SYS_FC_FS1		(1 &lt;&lt; 10)</span>
<span class="cp">#  define SYS_FC_FRDIV0_BIT	2</span>
<span class="cp">#  define SYS_FC_FRDIV0_MASK	(0xff &lt;&lt; SYS_FC_FRDIV0_BIT)</span>
<span class="cp">#  define SYS_FC_FE0		(1 &lt;&lt; 1)</span>
<span class="cp">#  define SYS_FC_FS0		(1 &lt;&lt; 0)</span>
<span class="cp">#define SYS_FREQCTRL1		0xB1900024</span>
<span class="cp">#  define SYS_FC_FRDIV5_BIT	22</span>
<span class="cp">#  define SYS_FC_FRDIV5_MASK	(0xff &lt;&lt; SYS_FC_FRDIV5_BIT)</span>
<span class="cp">#  define SYS_FC_FE5		(1 &lt;&lt; 21)</span>
<span class="cp">#  define SYS_FC_FS5		(1 &lt;&lt; 20)</span>
<span class="cp">#  define SYS_FC_FRDIV4_BIT	12</span>
<span class="cp">#  define SYS_FC_FRDIV4_MASK	(0xff &lt;&lt; SYS_FC_FRDIV4_BIT)</span>
<span class="cp">#  define SYS_FC_FE4		(1 &lt;&lt; 11)</span>
<span class="cp">#  define SYS_FC_FS4		(1 &lt;&lt; 10)</span>
<span class="cp">#  define SYS_FC_FRDIV3_BIT	2</span>
<span class="cp">#  define SYS_FC_FRDIV3_MASK	(0xff &lt;&lt; SYS_FC_FRDIV3_BIT)</span>
<span class="cp">#  define SYS_FC_FE3		(1 &lt;&lt; 1)</span>
<span class="cp">#  define SYS_FC_FS3		(1 &lt;&lt; 0)</span>
<span class="cp">#define SYS_CLKSRC		0xB1900028</span>
<span class="cp">#  define SYS_CS_ME1_BIT	27</span>
<span class="cp">#  define SYS_CS_ME1_MASK	(0x7 &lt;&lt; SYS_CS_ME1_BIT)</span>
<span class="cp">#  define SYS_CS_DE1		(1 &lt;&lt; 26)</span>
<span class="cp">#  define SYS_CS_CE1		(1 &lt;&lt; 25)</span>
<span class="cp">#  define SYS_CS_ME0_BIT	22</span>
<span class="cp">#  define SYS_CS_ME0_MASK	(0x7 &lt;&lt; SYS_CS_ME0_BIT)</span>
<span class="cp">#  define SYS_CS_DE0		(1 &lt;&lt; 21)</span>
<span class="cp">#  define SYS_CS_CE0		(1 &lt;&lt; 20)</span>
<span class="cp">#  define SYS_CS_MI2_BIT	17</span>
<span class="cp">#  define SYS_CS_MI2_MASK	(0x7 &lt;&lt; SYS_CS_MI2_BIT)</span>
<span class="cp">#  define SYS_CS_DI2		(1 &lt;&lt; 16)</span>
<span class="cp">#  define SYS_CS_CI2		(1 &lt;&lt; 15)</span>

<span class="cp">#  define SYS_CS_ML_BIT 	7</span>
<span class="cp">#  define SYS_CS_ML_MASK	(0x7 &lt;&lt; SYS_CS_ML_BIT)</span>
<span class="cp">#  define SYS_CS_DL		(1 &lt;&lt; 6)</span>
<span class="cp">#  define SYS_CS_CL		(1 &lt;&lt; 5)</span>

<span class="cp">#  define SYS_CS_MUH_BIT	12</span>
<span class="cp">#  define SYS_CS_MUH_MASK	(0x7 &lt;&lt; SYS_CS_MUH_BIT)</span>
<span class="cp">#  define SYS_CS_DUH		(1 &lt;&lt; 11)</span>
<span class="cp">#  define SYS_CS_CUH		(1 &lt;&lt; 10)</span>
<span class="cp">#  define SYS_CS_MUD_BIT	7</span>
<span class="cp">#  define SYS_CS_MUD_MASK	(0x7 &lt;&lt; SYS_CS_MUD_BIT)</span>
<span class="cp">#  define SYS_CS_DUD		(1 &lt;&lt; 6)</span>
<span class="cp">#  define SYS_CS_CUD		(1 &lt;&lt; 5)</span>

<span class="cp">#  define SYS_CS_MIR_BIT	2</span>
<span class="cp">#  define SYS_CS_MIR_MASK	(0x7 &lt;&lt; SYS_CS_MIR_BIT)</span>
<span class="cp">#  define SYS_CS_DIR		(1 &lt;&lt; 1)</span>
<span class="cp">#  define SYS_CS_CIR		(1 &lt;&lt; 0)</span>

<span class="cp">#  define SYS_CS_MUX_AUX	0x1</span>
<span class="cp">#  define SYS_CS_MUX_FQ0	0x2</span>
<span class="cp">#  define SYS_CS_MUX_FQ1	0x3</span>
<span class="cp">#  define SYS_CS_MUX_FQ2	0x4</span>
<span class="cp">#  define SYS_CS_MUX_FQ3	0x5</span>
<span class="cp">#  define SYS_CS_MUX_FQ4	0x6</span>
<span class="cp">#  define SYS_CS_MUX_FQ5	0x7</span>
<span class="cp">#define SYS_CPUPLL		0xB1900060</span>
<span class="cp">#define SYS_AUXPLL		0xB1900064</span>

<span class="cm">/* AC97 Controller */</span>
<span class="cp">#define AC97C_CONFIG		0xB0000000</span>
<span class="cp">#  define AC97C_RECV_SLOTS_BIT	13</span>
<span class="cp">#  define AC97C_RECV_SLOTS_MASK (0x3ff &lt;&lt; AC97C_RECV_SLOTS_BIT)</span>
<span class="cp">#  define AC97C_XMIT_SLOTS_BIT	3</span>
<span class="cp">#  define AC97C_XMIT_SLOTS_MASK (0x3ff &lt;&lt; AC97C_XMIT_SLOTS_BIT)</span>
<span class="cp">#  define AC97C_SG		(1 &lt;&lt; 2)</span>
<span class="cp">#  define AC97C_SYNC		(1 &lt;&lt; 1)</span>
<span class="cp">#  define AC97C_RESET		(1 &lt;&lt; 0)</span>
<span class="cp">#define AC97C_STATUS		0xB0000004</span>
<span class="cp">#  define AC97C_XU		(1 &lt;&lt; 11)</span>
<span class="cp">#  define AC97C_XO		(1 &lt;&lt; 10)</span>
<span class="cp">#  define AC97C_RU		(1 &lt;&lt; 9)</span>
<span class="cp">#  define AC97C_RO		(1 &lt;&lt; 8)</span>
<span class="cp">#  define AC97C_READY		(1 &lt;&lt; 7)</span>
<span class="cp">#  define AC97C_CP		(1 &lt;&lt; 6)</span>
<span class="cp">#  define AC97C_TR		(1 &lt;&lt; 5)</span>
<span class="cp">#  define AC97C_TE		(1 &lt;&lt; 4)</span>
<span class="cp">#  define AC97C_TF		(1 &lt;&lt; 3)</span>
<span class="cp">#  define AC97C_RR		(1 &lt;&lt; 2)</span>
<span class="cp">#  define AC97C_RE		(1 &lt;&lt; 1)</span>
<span class="cp">#  define AC97C_RF		(1 &lt;&lt; 0)</span>
<span class="cp">#define AC97C_DATA		0xB0000008</span>
<span class="cp">#define AC97C_CMD		0xB000000C</span>
<span class="cp">#  define AC97C_WD_BIT		16</span>
<span class="cp">#  define AC97C_READ		(1 &lt;&lt; 7)</span>
<span class="cp">#  define AC97C_INDEX_MASK	0x7f</span>
<span class="cp">#define AC97C_CNTRL		0xB0000010</span>
<span class="cp">#  define AC97C_RS		(1 &lt;&lt; 1)</span>
<span class="cp">#  define AC97C_CE		(1 &lt;&lt; 0)</span>


<span class="cm">/* The PCI chip selects are outside the 32bit space, and since we can&#39;t</span>
<span class="cm"> * just program the 36bit addresses into BARs, we have to take a chunk</span>
<span class="cm"> * out of the 32bit space and reserve it for PCI.  When these addresses</span>
<span class="cm"> * are ioremap()ed, they&#39;ll be fixed up to the real 36bit address before</span>
<span class="cm"> * being passed to the real ioremap function.</span>
<span class="cm"> */</span>
<span class="cp">#define ALCHEMY_PCI_MEMWIN_START	(AU1500_PCI_MEM_PHYS_ADDR &gt;&gt; 4)</span>
<span class="cp">#define ALCHEMY_PCI_MEMWIN_END		(ALCHEMY_PCI_MEMWIN_START + 0x0FFFFFFF)</span>

<span class="cm">/* for PCI IO it&#39;s simpler because we get to do the ioremap ourselves and then</span>
<span class="cm"> * adjust the device&#39;s resources.</span>
<span class="cm"> */</span>
<span class="cp">#define ALCHEMY_PCI_IOWIN_START		0x00001000</span>
<span class="cp">#define ALCHEMY_PCI_IOWIN_END		0x0000FFFF</span>

<span class="cp">#ifdef CONFIG_PCI</span>

<span class="cp">#define IOPORT_RESOURCE_START	0x00001000	</span><span class="cm">/* skip legacy probing */</span><span class="cp"></span>
<span class="cp">#define IOPORT_RESOURCE_END	0xffffffff</span>
<span class="cp">#define IOMEM_RESOURCE_START	0x10000000</span>
<span class="cp">#define IOMEM_RESOURCE_END	0xfffffffffULL</span>

<span class="cp">#else</span>

<span class="cm">/* Don&#39;t allow any legacy ports probing */</span>
<span class="cp">#define IOPORT_RESOURCE_START	0x10000000</span>
<span class="cp">#define IOPORT_RESOURCE_END	0xffffffff</span>
<span class="cp">#define IOMEM_RESOURCE_START	0x10000000</span>
<span class="cp">#define IOMEM_RESOURCE_END	0xfffffffffULL</span>

<span class="cp">#endif</span>

<span class="cm">/* PCI controller block register offsets */</span>
<span class="cp">#define PCI_REG_CMEM		0x0000</span>
<span class="cp">#define PCI_REG_CONFIG		0x0004</span>
<span class="cp">#define PCI_REG_B2BMASK_CCH	0x0008</span>
<span class="cp">#define PCI_REG_B2BBASE0_VID	0x000C</span>
<span class="cp">#define PCI_REG_B2BBASE1_SID	0x0010</span>
<span class="cp">#define PCI_REG_MWMASK_DEV	0x0014</span>
<span class="cp">#define PCI_REG_MWBASE_REV_CCL	0x0018</span>
<span class="cp">#define PCI_REG_ERR_ADDR	0x001C</span>
<span class="cp">#define PCI_REG_SPEC_INTACK	0x0020</span>
<span class="cp">#define PCI_REG_ID		0x0100</span>
<span class="cp">#define PCI_REG_STATCMD		0x0104</span>
<span class="cp">#define PCI_REG_CLASSREV	0x0108</span>
<span class="cp">#define PCI_REG_PARAM		0x010C</span>
<span class="cp">#define PCI_REG_MBAR		0x0110</span>
<span class="cp">#define PCI_REG_TIMEOUT		0x0140</span>

<span class="cm">/* PCI controller block register bits */</span>
<span class="cp">#define PCI_CMEM_E		(1 &lt;&lt; 28)	</span><span class="cm">/* enable cacheable memory */</span><span class="cp"></span>
<span class="cp">#define PCI_CMEM_CMBASE(x)	(((x) &amp; 0x3fff) &lt;&lt; 14)</span>
<span class="cp">#define PCI_CMEM_CMMASK(x)	((x) &amp; 0x3fff)</span>
<span class="cp">#define PCI_CONFIG_ERD		(1 &lt;&lt; 27) </span><span class="cm">/* pci error during R/W */</span><span class="cp"></span>
<span class="cp">#define PCI_CONFIG_ET		(1 &lt;&lt; 26) </span><span class="cm">/* error in target mode */</span><span class="cp"></span>
<span class="cp">#define PCI_CONFIG_EF		(1 &lt;&lt; 25) </span><span class="cm">/* fatal error */</span><span class="cp"></span>
<span class="cp">#define PCI_CONFIG_EP		(1 &lt;&lt; 24) </span><span class="cm">/* parity error */</span><span class="cp"></span>
<span class="cp">#define PCI_CONFIG_EM		(1 &lt;&lt; 23) </span><span class="cm">/* multiple errors */</span><span class="cp"></span>
<span class="cp">#define PCI_CONFIG_BM		(1 &lt;&lt; 22) </span><span class="cm">/* bad master error */</span><span class="cp"></span>
<span class="cp">#define PCI_CONFIG_PD		(1 &lt;&lt; 20) </span><span class="cm">/* PCI Disable */</span><span class="cp"></span>
<span class="cp">#define PCI_CONFIG_BME		(1 &lt;&lt; 19) </span><span class="cm">/* Byte Mask Enable for reads */</span><span class="cp"></span>
<span class="cp">#define PCI_CONFIG_NC		(1 &lt;&lt; 16) </span><span class="cm">/* mark mem access non-coherent */</span><span class="cp"></span>
<span class="cp">#define PCI_CONFIG_IA		(1 &lt;&lt; 15) </span><span class="cm">/* INTA# enabled (target mode) */</span><span class="cp"></span>
<span class="cp">#define PCI_CONFIG_IP		(1 &lt;&lt; 13) </span><span class="cm">/* int on PCI_PERR# */</span><span class="cp"></span>
<span class="cp">#define PCI_CONFIG_IS		(1 &lt;&lt; 12) </span><span class="cm">/* int on PCI_SERR# */</span><span class="cp"></span>
<span class="cp">#define PCI_CONFIG_IMM		(1 &lt;&lt; 11) </span><span class="cm">/* int on master abort */</span><span class="cp"></span>
<span class="cp">#define PCI_CONFIG_ITM		(1 &lt;&lt; 10) </span><span class="cm">/* int on target abort (as master) */</span><span class="cp"></span>
<span class="cp">#define PCI_CONFIG_ITT		(1 &lt;&lt; 9)  </span><span class="cm">/* int on target abort (as target) */</span><span class="cp"></span>
<span class="cp">#define PCI_CONFIG_IPB		(1 &lt;&lt; 8)  </span><span class="cm">/* int on PERR# in bus master acc */</span><span class="cp"></span>
<span class="cp">#define PCI_CONFIG_SIC_NO	(0 &lt;&lt; 6)  </span><span class="cm">/* no byte mask changes */</span><span class="cp"></span>
<span class="cp">#define PCI_CONFIG_SIC_BA_ADR	(1 &lt;&lt; 6)  </span><span class="cm">/* on byte/hw acc, invert adr bits */</span><span class="cp"></span>
<span class="cp">#define PCI_CONFIG_SIC_HWA_DAT	(2 &lt;&lt; 6)  </span><span class="cm">/* on halfword acc, swap data */</span><span class="cp"></span>
<span class="cp">#define PCI_CONFIG_SIC_ALL	(3 &lt;&lt; 6)  </span><span class="cm">/* swap data bytes on all accesses */</span><span class="cp"></span>
<span class="cp">#define PCI_CONFIG_ST		(1 &lt;&lt; 5)  </span><span class="cm">/* swap data by target transactions */</span><span class="cp"></span>
<span class="cp">#define PCI_CONFIG_SM		(1 &lt;&lt; 4)  </span><span class="cm">/* swap data from PCI ctl */</span><span class="cp"></span>
<span class="cp">#define PCI_CONFIG_AEN		(1 &lt;&lt; 3)  </span><span class="cm">/* enable internal arbiter */</span><span class="cp"></span>
<span class="cp">#define PCI_CONFIG_R2H		(1 &lt;&lt; 2)  </span><span class="cm">/* REQ2# to hi-prio arbiter */</span><span class="cp"></span>
<span class="cp">#define PCI_CONFIG_R1H		(1 &lt;&lt; 1)  </span><span class="cm">/* REQ1# to hi-prio arbiter */</span><span class="cp"></span>
<span class="cp">#define PCI_CONFIG_CH		(1 &lt;&lt; 0)  </span><span class="cm">/* PCI ctl to hi-prio arbiter */</span><span class="cp"></span>
<span class="cp">#define PCI_B2BMASK_B2BMASK(x)	(((x) &amp; 0xffff) &lt;&lt; 16)</span>
<span class="cp">#define PCI_B2BMASK_CCH(x)	((x) &amp; 0xffff) </span><span class="cm">/* 16 upper bits of class code */</span><span class="cp"></span>
<span class="cp">#define PCI_B2BBASE0_VID_B0(x)	(((x) &amp; 0xffff) &lt;&lt; 16)</span>
<span class="cp">#define PCI_B2BBASE0_VID_SV(x)	((x) &amp; 0xffff)</span>
<span class="cp">#define PCI_B2BBASE1_SID_B1(x)	(((x) &amp; 0xffff) &lt;&lt; 16)</span>
<span class="cp">#define PCI_B2BBASE1_SID_SI(x)	((x) &amp; 0xffff)</span>
<span class="cp">#define PCI_MWMASKDEV_MWMASK(x) (((x) &amp; 0xffff) &lt;&lt; 16)</span>
<span class="cp">#define PCI_MWMASKDEV_DEVID(x)	((x) &amp; 0xffff)</span>
<span class="cp">#define PCI_MWBASEREVCCL_BASE(x) (((x) &amp; 0xffff) &lt;&lt; 16)</span>
<span class="cp">#define PCI_MWBASEREVCCL_REV(x)  (((x) &amp; 0xff) &lt;&lt; 8)</span>
<span class="cp">#define PCI_MWBASEREVCCL_CCL(x)  ((x) &amp; 0xff)</span>
<span class="cp">#define PCI_ID_DID(x)		(((x) &amp; 0xffff) &lt;&lt; 16)</span>
<span class="cp">#define PCI_ID_VID(x)		((x) &amp; 0xffff)</span>
<span class="cp">#define PCI_STATCMD_STATUS(x)	(((x) &amp; 0xffff) &lt;&lt; 16)</span>
<span class="cp">#define PCI_STATCMD_CMD(x)	((x) &amp; 0xffff)</span>
<span class="cp">#define PCI_CLASSREV_CLASS(x)	(((x) &amp; 0x00ffffff) &lt;&lt; 8)</span>
<span class="cp">#define PCI_CLASSREV_REV(x)	((x) &amp; 0xff)</span>
<span class="cp">#define PCI_PARAM_BIST(x)	(((x) &amp; 0xff) &lt;&lt; 24)</span>
<span class="cp">#define PCI_PARAM_HT(x)		(((x) &amp; 0xff) &lt;&lt; 16)</span>
<span class="cp">#define PCI_PARAM_LT(x)		(((x) &amp; 0xff) &lt;&lt; 8)</span>
<span class="cp">#define PCI_PARAM_CLS(x)	((x) &amp; 0xff)</span>
<span class="cp">#define PCI_TIMEOUT_RETRIES(x)	(((x) &amp; 0xff) &lt;&lt; 8)	</span><span class="cm">/* max retries */</span><span class="cp"></span>
<span class="cp">#define PCI_TIMEOUT_TO(x)	((x) &amp; 0xff)	</span><span class="cm">/* target ready timeout */</span><span class="cp"></span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
