{
  "module_name": "wmi.h",
  "hash_id": "4fef98cad1bed832f7ab4f2b21db402211e277716bf63f4b53bdd9ca1ee5bc76",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ath/ath12k/wmi.h",
  "human_readable_source": " \n \n\n#ifndef ATH12K_WMI_H\n#define ATH12K_WMI_H\n\n#include <net/mac80211.h>\n#include \"htc.h\"\n\n \n\nstruct ath12k_base;\nstruct ath12k;\n\n \ntypedef __s32 __bitwise a_sle32;\n\nstatic inline a_sle32 a_cpu_to_sle32(s32 val)\n{\n\treturn (__force a_sle32)cpu_to_le32(val);\n}\n\nstatic inline s32 a_sle32_to_cpu(a_sle32 val)\n{\n\treturn le32_to_cpu((__force __le32)val);\n}\n\n \n#define MAX_HE_NSS               8\n#define MAX_HE_MODULATION        8\n#define MAX_HE_RU                4\n#define HE_MODULATION_NONE       7\n#define HE_PET_0_USEC            0\n#define HE_PET_8_USEC            1\n#define HE_PET_16_USEC           2\n\n#define WMI_MAX_CHAINS\t\t 8\n\n#define WMI_MAX_NUM_SS                    MAX_HE_NSS\n#define WMI_MAX_NUM_RU                    MAX_HE_RU\n\n#define WMI_TLV_CMD(grp_id) (((grp_id) << 12) | 0x1)\n#define WMI_TLV_EV(grp_id) (((grp_id) << 12) | 0x1)\n#define WMI_TLV_CMD_UNSUPPORTED 0\n#define WMI_TLV_PDEV_PARAM_UNSUPPORTED 0\n#define WMI_TLV_VDEV_PARAM_UNSUPPORTED 0\n\nstruct wmi_cmd_hdr {\n\t__le32 cmd_id;\n} __packed;\n\nstruct wmi_tlv {\n\t__le32 header;\n\tu8 value[];\n} __packed;\n\n#define WMI_TLV_LEN\tGENMASK(15, 0)\n#define WMI_TLV_TAG\tGENMASK(31, 16)\n#define TLV_HDR_SIZE\tsizeof_field(struct wmi_tlv, header)\n\n#define WMI_CMD_HDR_CMD_ID      GENMASK(23, 0)\n#define WMI_MAX_MEM_REQS        32\n#define ATH12K_MAX_HW_LISTEN_INTERVAL 5\n\n#define WMI_HOST_RC_DS_FLAG\t\t\t0x01\n#define WMI_HOST_RC_CW40_FLAG\t\t\t0x02\n#define WMI_HOST_RC_SGI_FLAG\t\t\t0x04\n#define WMI_HOST_RC_HT_FLAG\t\t\t0x08\n#define WMI_HOST_RC_RTSCTS_FLAG\t\t\t0x10\n#define WMI_HOST_RC_TX_STBC_FLAG\t\t0x20\n#define WMI_HOST_RC_RX_STBC_FLAG\t\t0xC0\n#define WMI_HOST_RC_RX_STBC_FLAG_S\t\t6\n#define WMI_HOST_RC_WEP_TKIP_FLAG\t\t0x100\n#define WMI_HOST_RC_TS_FLAG\t\t\t0x200\n#define WMI_HOST_RC_UAPSD_FLAG\t\t\t0x400\n\n#define WMI_HT_CAP_ENABLED\t\t\t0x0001\n#define WMI_HT_CAP_HT20_SGI\t\t\t0x0002\n#define WMI_HT_CAP_DYNAMIC_SMPS\t\t\t0x0004\n#define WMI_HT_CAP_TX_STBC\t\t\t0x0008\n#define WMI_HT_CAP_TX_STBC_MASK_SHIFT\t\t3\n#define WMI_HT_CAP_RX_STBC\t\t\t0x0030\n#define WMI_HT_CAP_RX_STBC_MASK_SHIFT\t\t4\n#define WMI_HT_CAP_LDPC\t\t\t\t0x0040\n#define WMI_HT_CAP_L_SIG_TXOP_PROT\t\t0x0080\n#define WMI_HT_CAP_MPDU_DENSITY\t\t\t0x0700\n#define WMI_HT_CAP_MPDU_DENSITY_MASK_SHIFT\t8\n#define WMI_HT_CAP_HT40_SGI\t\t\t0x0800\n#define WMI_HT_CAP_RX_LDPC\t\t\t0x1000\n#define WMI_HT_CAP_TX_LDPC\t\t\t0x2000\n#define WMI_HT_CAP_IBF_BFER\t\t\t0x4000\n\n \n#define WMI_HT_CAP_RX_STBC_1SS\t\t\t0x0010\n#define WMI_HT_CAP_RX_STBC_2SS\t\t\t0x0020\n#define WMI_HT_CAP_RX_STBC_3SS\t\t\t0x0030\n\n#define WMI_HT_CAP_DEFAULT_ALL (WMI_HT_CAP_ENABLED    | \\\n\t\t\t\tWMI_HT_CAP_HT20_SGI   | \\\n\t\t\t\tWMI_HT_CAP_HT40_SGI   | \\\n\t\t\t\tWMI_HT_CAP_TX_STBC    | \\\n\t\t\t\tWMI_HT_CAP_RX_STBC    | \\\n\t\t\t\tWMI_HT_CAP_LDPC)\n\n#define WMI_VHT_CAP_MAX_MPDU_LEN_MASK\t\t0x00000003\n#define WMI_VHT_CAP_RX_LDPC\t\t\t0x00000010\n#define WMI_VHT_CAP_SGI_80MHZ\t\t\t0x00000020\n#define WMI_VHT_CAP_SGI_160MHZ\t\t\t0x00000040\n#define WMI_VHT_CAP_TX_STBC\t\t\t0x00000080\n#define WMI_VHT_CAP_RX_STBC_MASK\t\t0x00000300\n#define WMI_VHT_CAP_RX_STBC_MASK_SHIFT\t\t8\n#define WMI_VHT_CAP_SU_BFER\t\t\t0x00000800\n#define WMI_VHT_CAP_SU_BFEE\t\t\t0x00001000\n#define WMI_VHT_CAP_MAX_CS_ANT_MASK\t\t0x0000E000\n#define WMI_VHT_CAP_MAX_CS_ANT_MASK_SHIFT\t13\n#define WMI_VHT_CAP_MAX_SND_DIM_MASK\t\t0x00070000\n#define WMI_VHT_CAP_MAX_SND_DIM_MASK_SHIFT\t16\n#define WMI_VHT_CAP_MU_BFER\t\t\t0x00080000\n#define WMI_VHT_CAP_MU_BFEE\t\t\t0x00100000\n#define WMI_VHT_CAP_MAX_AMPDU_LEN_EXP\t\t0x03800000\n#define WMI_VHT_CAP_MAX_AMPDU_LEN_EXP_SHIT\t23\n#define WMI_VHT_CAP_RX_FIXED_ANT\t\t0x10000000\n#define WMI_VHT_CAP_TX_FIXED_ANT\t\t0x20000000\n\n#define WMI_VHT_CAP_MAX_MPDU_LEN_11454\t\t0x00000002\n\n \n#define WMI_VHT_CAP_RX_STBC_1SS\t\t\t0x00000100\n#define WMI_VHT_CAP_RX_STBC_2SS\t\t\t0x00000200\n#define WMI_VHT_CAP_RX_STBC_3SS\t\t\t0x00000300\n\n#define WMI_VHT_CAP_DEFAULT_ALL (WMI_VHT_CAP_MAX_MPDU_LEN_11454  | \\\n\t\t\t\t WMI_VHT_CAP_SGI_80MHZ      |       \\\n\t\t\t\t WMI_VHT_CAP_TX_STBC        |       \\\n\t\t\t\t WMI_VHT_CAP_RX_STBC_MASK   |       \\\n\t\t\t\t WMI_VHT_CAP_RX_LDPC        |       \\\n\t\t\t\t WMI_VHT_CAP_MAX_AMPDU_LEN_EXP   |  \\\n\t\t\t\t WMI_VHT_CAP_RX_FIXED_ANT   |       \\\n\t\t\t\t WMI_VHT_CAP_TX_FIXED_ANT)\n\n#define WLAN_SCAN_MAX_HINT_S_SSID        10\n#define WLAN_SCAN_MAX_HINT_BSSID         10\n#define MAX_RNR_BSS                    5\n\n#define WLAN_SCAN_MAX_HINT_S_SSID        10\n#define WLAN_SCAN_MAX_HINT_BSSID         10\n#define MAX_RNR_BSS                    5\n\n#define WLAN_SCAN_PARAMS_MAX_SSID    16\n#define WLAN_SCAN_PARAMS_MAX_BSSID   4\n#define WLAN_SCAN_PARAMS_MAX_IE_LEN  256\n\n#define WMI_APPEND_TO_EXISTING_CHAN_LIST_FLAG 1\n\n#define WMI_BA_MODE_BUFFER_SIZE_256  3\n\n \nenum wmi_host_hw_mode_config_type {\n\tWMI_HOST_HW_MODE_SINGLE       = 0,\n\tWMI_HOST_HW_MODE_DBS          = 1,\n\tWMI_HOST_HW_MODE_SBS_PASSIVE  = 2,\n\tWMI_HOST_HW_MODE_SBS          = 3,\n\tWMI_HOST_HW_MODE_DBS_SBS      = 4,\n\tWMI_HOST_HW_MODE_DBS_OR_SBS   = 5,\n\n\t \n\tWMI_HOST_HW_MODE_MAX\n};\n\n \nenum wmi_host_hw_mode_priority {\n\tWMI_HOST_HW_MODE_DBS_SBS_PRI,\n\tWMI_HOST_HW_MODE_DBS_PRI,\n\tWMI_HOST_HW_MODE_DBS_OR_SBS_PRI,\n\tWMI_HOST_HW_MODE_SBS_PRI,\n\tWMI_HOST_HW_MODE_SBS_PASSIVE_PRI,\n\tWMI_HOST_HW_MODE_SINGLE_PRI,\n\n\t \n\tWMI_HOST_HW_MODE_MAX_PRI\n};\n\nenum WMI_HOST_WLAN_BAND {\n\tWMI_HOST_WLAN_2G_CAP\t= 1,\n\tWMI_HOST_WLAN_5G_CAP\t= 2,\n\tWMI_HOST_WLAN_2G_5G_CAP\t= 3,\n};\n\nenum wmi_cmd_group {\n\t \n\tWMI_GRP_START = 0x3,\n\tWMI_GRP_SCAN = WMI_GRP_START,\n\tWMI_GRP_PDEV\t\t= 0x4,\n\tWMI_GRP_VDEV           = 0x5,\n\tWMI_GRP_PEER           = 0x6,\n\tWMI_GRP_MGMT           = 0x7,\n\tWMI_GRP_BA_NEG         = 0x8,\n\tWMI_GRP_STA_PS         = 0x9,\n\tWMI_GRP_DFS            = 0xa,\n\tWMI_GRP_ROAM           = 0xb,\n\tWMI_GRP_OFL_SCAN       = 0xc,\n\tWMI_GRP_P2P            = 0xd,\n\tWMI_GRP_AP_PS          = 0xe,\n\tWMI_GRP_RATE_CTRL      = 0xf,\n\tWMI_GRP_PROFILE        = 0x10,\n\tWMI_GRP_SUSPEND        = 0x11,\n\tWMI_GRP_BCN_FILTER     = 0x12,\n\tWMI_GRP_WOW            = 0x13,\n\tWMI_GRP_RTT            = 0x14,\n\tWMI_GRP_SPECTRAL       = 0x15,\n\tWMI_GRP_STATS          = 0x16,\n\tWMI_GRP_ARP_NS_OFL     = 0x17,\n\tWMI_GRP_NLO_OFL        = 0x18,\n\tWMI_GRP_GTK_OFL        = 0x19,\n\tWMI_GRP_CSA_OFL        = 0x1a,\n\tWMI_GRP_CHATTER        = 0x1b,\n\tWMI_GRP_TID_ADDBA      = 0x1c,\n\tWMI_GRP_MISC           = 0x1d,\n\tWMI_GRP_GPIO           = 0x1e,\n\tWMI_GRP_FWTEST         = 0x1f,\n\tWMI_GRP_TDLS           = 0x20,\n\tWMI_GRP_RESMGR         = 0x21,\n\tWMI_GRP_STA_SMPS       = 0x22,\n\tWMI_GRP_WLAN_HB        = 0x23,\n\tWMI_GRP_RMC            = 0x24,\n\tWMI_GRP_MHF_OFL        = 0x25,\n\tWMI_GRP_LOCATION_SCAN  = 0x26,\n\tWMI_GRP_OEM            = 0x27,\n\tWMI_GRP_NAN            = 0x28,\n\tWMI_GRP_COEX           = 0x29,\n\tWMI_GRP_OBSS_OFL       = 0x2a,\n\tWMI_GRP_LPI            = 0x2b,\n\tWMI_GRP_EXTSCAN        = 0x2c,\n\tWMI_GRP_DHCP_OFL       = 0x2d,\n\tWMI_GRP_IPA            = 0x2e,\n\tWMI_GRP_MDNS_OFL       = 0x2f,\n\tWMI_GRP_SAP_OFL        = 0x30,\n\tWMI_GRP_OCB            = 0x31,\n\tWMI_GRP_SOC            = 0x32,\n\tWMI_GRP_PKT_FILTER     = 0x33,\n\tWMI_GRP_MAWC           = 0x34,\n\tWMI_GRP_PMF_OFFLOAD    = 0x35,\n\tWMI_GRP_BPF_OFFLOAD    = 0x36,\n\tWMI_GRP_NAN_DATA       = 0x37,\n\tWMI_GRP_PROTOTYPE      = 0x38,\n\tWMI_GRP_MONITOR        = 0x39,\n\tWMI_GRP_REGULATORY     = 0x3a,\n\tWMI_GRP_HW_DATA_FILTER = 0x3b,\n\tWMI_GRP_WLM            = 0x3c,\n\tWMI_GRP_11K_OFFLOAD    = 0x3d,\n\tWMI_GRP_TWT            = 0x3e,\n\tWMI_GRP_MOTION_DET     = 0x3f,\n\tWMI_GRP_SPATIAL_REUSE  = 0x40,\n};\n\n#define WMI_CMD_GRP(grp_id) (((grp_id) << 12) | 0x1)\n#define WMI_EVT_GRP_START_ID(grp_id) (((grp_id) << 12) | 0x1)\n\nenum wmi_tlv_cmd_id {\n\tWMI_CMD_UNSUPPORTED = 0,\n\tWMI_INIT_CMDID = 0x1,\n\tWMI_START_SCAN_CMDID = WMI_TLV_CMD(WMI_GRP_SCAN),\n\tWMI_STOP_SCAN_CMDID,\n\tWMI_SCAN_CHAN_LIST_CMDID,\n\tWMI_SCAN_SCH_PRIO_TBL_CMDID,\n\tWMI_SCAN_UPDATE_REQUEST_CMDID,\n\tWMI_SCAN_PROB_REQ_OUI_CMDID,\n\tWMI_SCAN_ADAPTIVE_DWELL_CONFIG_CMDID,\n\tWMI_PDEV_SET_REGDOMAIN_CMDID = WMI_TLV_CMD(WMI_GRP_PDEV),\n\tWMI_PDEV_SET_CHANNEL_CMDID,\n\tWMI_PDEV_SET_PARAM_CMDID,\n\tWMI_PDEV_PKTLOG_ENABLE_CMDID,\n\tWMI_PDEV_PKTLOG_DISABLE_CMDID,\n\tWMI_PDEV_SET_WMM_PARAMS_CMDID,\n\tWMI_PDEV_SET_HT_CAP_IE_CMDID,\n\tWMI_PDEV_SET_VHT_CAP_IE_CMDID,\n\tWMI_PDEV_SET_DSCP_TID_MAP_CMDID,\n\tWMI_PDEV_SET_QUIET_MODE_CMDID,\n\tWMI_PDEV_GREEN_AP_PS_ENABLE_CMDID,\n\tWMI_PDEV_GET_TPC_CONFIG_CMDID,\n\tWMI_PDEV_SET_BASE_MACADDR_CMDID,\n\tWMI_PDEV_DUMP_CMDID,\n\tWMI_PDEV_SET_LED_CONFIG_CMDID,\n\tWMI_PDEV_GET_TEMPERATURE_CMDID,\n\tWMI_PDEV_SET_LED_FLASHING_CMDID,\n\tWMI_PDEV_SMART_ANT_ENABLE_CMDID,\n\tWMI_PDEV_SMART_ANT_SET_RX_ANTENNA_CMDID,\n\tWMI_PDEV_SET_ANTENNA_SWITCH_TABLE_CMDID,\n\tWMI_PDEV_SET_CTL_TABLE_CMDID,\n\tWMI_PDEV_SET_MIMOGAIN_TABLE_CMDID,\n\tWMI_PDEV_FIPS_CMDID,\n\tWMI_PDEV_GET_ANI_CCK_CONFIG_CMDID,\n\tWMI_PDEV_GET_ANI_OFDM_CONFIG_CMDID,\n\tWMI_PDEV_GET_NFCAL_POWER_CMDID,\n\tWMI_PDEV_GET_TPC_CMDID,\n\tWMI_MIB_STATS_ENABLE_CMDID,\n\tWMI_PDEV_SET_PCL_CMDID,\n\tWMI_PDEV_SET_HW_MODE_CMDID,\n\tWMI_PDEV_SET_MAC_CONFIG_CMDID,\n\tWMI_PDEV_SET_ANTENNA_MODE_CMDID,\n\tWMI_SET_PERIODIC_CHANNEL_STATS_CONFIG_CMDID,\n\tWMI_PDEV_WAL_POWER_DEBUG_CMDID,\n\tWMI_PDEV_SET_REORDER_TIMEOUT_VAL_CMDID,\n\tWMI_PDEV_SET_WAKEUP_CONFIG_CMDID,\n\tWMI_PDEV_GET_ANTDIV_STATUS_CMDID,\n\tWMI_PDEV_GET_CHIP_POWER_STATS_CMDID,\n\tWMI_PDEV_SET_STATS_THRESHOLD_CMDID,\n\tWMI_PDEV_MULTIPLE_VDEV_RESTART_REQUEST_CMDID,\n\tWMI_PDEV_UPDATE_PKT_ROUTING_CMDID,\n\tWMI_PDEV_CHECK_CAL_VERSION_CMDID,\n\tWMI_PDEV_SET_DIVERSITY_GAIN_CMDID,\n\tWMI_PDEV_DIV_GET_RSSI_ANTID_CMDID,\n\tWMI_PDEV_BSS_CHAN_INFO_REQUEST_CMDID,\n\tWMI_PDEV_UPDATE_PMK_CACHE_CMDID,\n\tWMI_PDEV_UPDATE_FILS_HLP_PKT_CMDID,\n\tWMI_PDEV_UPDATE_CTLTABLE_REQUEST_CMDID,\n\tWMI_PDEV_CONFIG_VENDOR_OUI_ACTION_CMDID,\n\tWMI_PDEV_SET_AC_TX_QUEUE_OPTIMIZED_CMDID,\n\tWMI_PDEV_SET_RX_FILTER_PROMISCUOUS_CMDID,\n\tWMI_PDEV_DMA_RING_CFG_REQ_CMDID,\n\tWMI_PDEV_HE_TB_ACTION_FRM_CMDID,\n\tWMI_PDEV_PKTLOG_FILTER_CMDID,\n\tWMI_VDEV_CREATE_CMDID = WMI_TLV_CMD(WMI_GRP_VDEV),\n\tWMI_VDEV_DELETE_CMDID,\n\tWMI_VDEV_START_REQUEST_CMDID,\n\tWMI_VDEV_RESTART_REQUEST_CMDID,\n\tWMI_VDEV_UP_CMDID,\n\tWMI_VDEV_STOP_CMDID,\n\tWMI_VDEV_DOWN_CMDID,\n\tWMI_VDEV_SET_PARAM_CMDID,\n\tWMI_VDEV_INSTALL_KEY_CMDID,\n\tWMI_VDEV_WNM_SLEEPMODE_CMDID,\n\tWMI_VDEV_WMM_ADDTS_CMDID,\n\tWMI_VDEV_WMM_DELTS_CMDID,\n\tWMI_VDEV_SET_WMM_PARAMS_CMDID,\n\tWMI_VDEV_SET_GTX_PARAMS_CMDID,\n\tWMI_VDEV_IPSEC_NATKEEPALIVE_FILTER_CMDID,\n\tWMI_VDEV_PLMREQ_START_CMDID,\n\tWMI_VDEV_PLMREQ_STOP_CMDID,\n\tWMI_VDEV_TSF_TSTAMP_ACTION_CMDID,\n\tWMI_VDEV_SET_IE_CMDID,\n\tWMI_VDEV_RATEMASK_CMDID,\n\tWMI_VDEV_ATF_REQUEST_CMDID,\n\tWMI_VDEV_SET_DSCP_TID_MAP_CMDID,\n\tWMI_VDEV_FILTER_NEIGHBOR_RX_PACKETS_CMDID,\n\tWMI_VDEV_SET_QUIET_MODE_CMDID,\n\tWMI_VDEV_SET_CUSTOM_AGGR_SIZE_CMDID,\n\tWMI_VDEV_ENCRYPT_DECRYPT_DATA_REQ_CMDID,\n\tWMI_VDEV_ADD_MAC_ADDR_TO_RX_FILTER_CMDID,\n\tWMI_PEER_CREATE_CMDID = WMI_TLV_CMD(WMI_GRP_PEER),\n\tWMI_PEER_DELETE_CMDID,\n\tWMI_PEER_FLUSH_TIDS_CMDID,\n\tWMI_PEER_SET_PARAM_CMDID,\n\tWMI_PEER_ASSOC_CMDID,\n\tWMI_PEER_ADD_WDS_ENTRY_CMDID,\n\tWMI_PEER_REMOVE_WDS_ENTRY_CMDID,\n\tWMI_PEER_MCAST_GROUP_CMDID,\n\tWMI_PEER_INFO_REQ_CMDID,\n\tWMI_PEER_GET_ESTIMATED_LINKSPEED_CMDID,\n\tWMI_PEER_SET_RATE_REPORT_CONDITION_CMDID,\n\tWMI_PEER_UPDATE_WDS_ENTRY_CMDID,\n\tWMI_PEER_ADD_PROXY_STA_ENTRY_CMDID,\n\tWMI_PEER_SMART_ANT_SET_TX_ANTENNA_CMDID,\n\tWMI_PEER_SMART_ANT_SET_TRAIN_INFO_CMDID,\n\tWMI_PEER_SMART_ANT_SET_NODE_CONFIG_OPS_CMDID,\n\tWMI_PEER_ATF_REQUEST_CMDID,\n\tWMI_PEER_BWF_REQUEST_CMDID,\n\tWMI_PEER_REORDER_QUEUE_SETUP_CMDID,\n\tWMI_PEER_REORDER_QUEUE_REMOVE_CMDID,\n\tWMI_PEER_SET_RX_BLOCKSIZE_CMDID,\n\tWMI_PEER_ANTDIV_INFO_REQ_CMDID,\n\tWMI_BCN_TX_CMDID = WMI_TLV_CMD(WMI_GRP_MGMT),\n\tWMI_PDEV_SEND_BCN_CMDID,\n\tWMI_BCN_TMPL_CMDID,\n\tWMI_BCN_FILTER_RX_CMDID,\n\tWMI_PRB_REQ_FILTER_RX_CMDID,\n\tWMI_MGMT_TX_CMDID,\n\tWMI_PRB_TMPL_CMDID,\n\tWMI_MGMT_TX_SEND_CMDID,\n\tWMI_OFFCHAN_DATA_TX_SEND_CMDID,\n\tWMI_PDEV_SEND_FD_CMDID,\n\tWMI_BCN_OFFLOAD_CTRL_CMDID,\n\tWMI_BSS_COLOR_CHANGE_ENABLE_CMDID,\n\tWMI_VDEV_BCN_OFFLOAD_QUIET_CONFIG_CMDID,\n\tWMI_FILS_DISCOVERY_TMPL_CMDID,\n\tWMI_ADDBA_CLEAR_RESP_CMDID = WMI_TLV_CMD(WMI_GRP_BA_NEG),\n\tWMI_ADDBA_SEND_CMDID,\n\tWMI_ADDBA_STATUS_CMDID,\n\tWMI_DELBA_SEND_CMDID,\n\tWMI_ADDBA_SET_RESP_CMDID,\n\tWMI_SEND_SINGLEAMSDU_CMDID,\n\tWMI_STA_POWERSAVE_MODE_CMDID = WMI_TLV_CMD(WMI_GRP_STA_PS),\n\tWMI_STA_POWERSAVE_PARAM_CMDID,\n\tWMI_STA_MIMO_PS_MODE_CMDID,\n\tWMI_PDEV_DFS_ENABLE_CMDID = WMI_TLV_CMD(WMI_GRP_DFS),\n\tWMI_PDEV_DFS_DISABLE_CMDID,\n\tWMI_DFS_PHYERR_FILTER_ENA_CMDID,\n\tWMI_DFS_PHYERR_FILTER_DIS_CMDID,\n\tWMI_PDEV_DFS_PHYERR_OFFLOAD_ENABLE_CMDID,\n\tWMI_PDEV_DFS_PHYERR_OFFLOAD_DISABLE_CMDID,\n\tWMI_VDEV_ADFS_CH_CFG_CMDID,\n\tWMI_VDEV_ADFS_OCAC_ABORT_CMDID,\n\tWMI_ROAM_SCAN_MODE = WMI_TLV_CMD(WMI_GRP_ROAM),\n\tWMI_ROAM_SCAN_RSSI_THRESHOLD,\n\tWMI_ROAM_SCAN_PERIOD,\n\tWMI_ROAM_SCAN_RSSI_CHANGE_THRESHOLD,\n\tWMI_ROAM_AP_PROFILE,\n\tWMI_ROAM_CHAN_LIST,\n\tWMI_ROAM_SCAN_CMD,\n\tWMI_ROAM_SYNCH_COMPLETE,\n\tWMI_ROAM_SET_RIC_REQUEST_CMDID,\n\tWMI_ROAM_INVOKE_CMDID,\n\tWMI_ROAM_FILTER_CMDID,\n\tWMI_ROAM_SUBNET_CHANGE_CONFIG_CMDID,\n\tWMI_ROAM_CONFIGURE_MAWC_CMDID,\n\tWMI_ROAM_SET_MBO_PARAM_CMDID,\n\tWMI_ROAM_PER_CONFIG_CMDID,\n\tWMI_ROAM_BTM_CONFIG_CMDID,\n\tWMI_ENABLE_FILS_CMDID,\n\tWMI_OFL_SCAN_ADD_AP_PROFILE = WMI_TLV_CMD(WMI_GRP_OFL_SCAN),\n\tWMI_OFL_SCAN_REMOVE_AP_PROFILE,\n\tWMI_OFL_SCAN_PERIOD,\n\tWMI_P2P_DEV_SET_DEVICE_INFO = WMI_TLV_CMD(WMI_GRP_P2P),\n\tWMI_P2P_DEV_SET_DISCOVERABILITY,\n\tWMI_P2P_GO_SET_BEACON_IE,\n\tWMI_P2P_GO_SET_PROBE_RESP_IE,\n\tWMI_P2P_SET_VENDOR_IE_DATA_CMDID,\n\tWMI_P2P_DISC_OFFLOAD_CONFIG_CMDID,\n\tWMI_P2P_DISC_OFFLOAD_APPIE_CMDID,\n\tWMI_P2P_DISC_OFFLOAD_PATTERN_CMDID,\n\tWMI_P2P_SET_OPPPS_PARAM_CMDID,\n\tWMI_P2P_LISTEN_OFFLOAD_START_CMDID,\n\tWMI_P2P_LISTEN_OFFLOAD_STOP_CMDID,\n\tWMI_AP_PS_PEER_PARAM_CMDID = WMI_TLV_CMD(WMI_GRP_AP_PS),\n\tWMI_AP_PS_PEER_UAPSD_COEX_CMDID,\n\tWMI_AP_PS_EGAP_PARAM_CMDID,\n\tWMI_PEER_RATE_RETRY_SCHED_CMDID = WMI_TLV_CMD(WMI_GRP_RATE_CTRL),\n\tWMI_WLAN_PROFILE_TRIGGER_CMDID = WMI_TLV_CMD(WMI_GRP_PROFILE),\n\tWMI_WLAN_PROFILE_SET_HIST_INTVL_CMDID,\n\tWMI_WLAN_PROFILE_GET_PROFILE_DATA_CMDID,\n\tWMI_WLAN_PROFILE_ENABLE_PROFILE_ID_CMDID,\n\tWMI_WLAN_PROFILE_LIST_PROFILE_ID_CMDID,\n\tWMI_PDEV_SUSPEND_CMDID = WMI_TLV_CMD(WMI_GRP_SUSPEND),\n\tWMI_PDEV_RESUME_CMDID,\n\tWMI_ADD_BCN_FILTER_CMDID = WMI_TLV_CMD(WMI_GRP_BCN_FILTER),\n\tWMI_RMV_BCN_FILTER_CMDID,\n\tWMI_WOW_ADD_WAKE_PATTERN_CMDID = WMI_TLV_CMD(WMI_GRP_WOW),\n\tWMI_WOW_DEL_WAKE_PATTERN_CMDID,\n\tWMI_WOW_ENABLE_DISABLE_WAKE_EVENT_CMDID,\n\tWMI_WOW_ENABLE_CMDID,\n\tWMI_WOW_HOSTWAKEUP_FROM_SLEEP_CMDID,\n\tWMI_WOW_IOAC_ADD_KEEPALIVE_CMDID,\n\tWMI_WOW_IOAC_DEL_KEEPALIVE_CMDID,\n\tWMI_WOW_IOAC_ADD_WAKE_PATTERN_CMDID,\n\tWMI_WOW_IOAC_DEL_WAKE_PATTERN_CMDID,\n\tWMI_D0_WOW_ENABLE_DISABLE_CMDID,\n\tWMI_EXTWOW_ENABLE_CMDID,\n\tWMI_EXTWOW_SET_APP_TYPE1_PARAMS_CMDID,\n\tWMI_EXTWOW_SET_APP_TYPE2_PARAMS_CMDID,\n\tWMI_WOW_ENABLE_ICMPV6_NA_FLT_CMDID,\n\tWMI_WOW_UDP_SVC_OFLD_CMDID,\n\tWMI_WOW_HOSTWAKEUP_GPIO_PIN_PATTERN_CONFIG_CMDID,\n\tWMI_WOW_SET_ACTION_WAKE_UP_CMDID,\n\tWMI_RTT_MEASREQ_CMDID = WMI_TLV_CMD(WMI_GRP_RTT),\n\tWMI_RTT_TSF_CMDID,\n\tWMI_VDEV_SPECTRAL_SCAN_CONFIGURE_CMDID = WMI_TLV_CMD(WMI_GRP_SPECTRAL),\n\tWMI_VDEV_SPECTRAL_SCAN_ENABLE_CMDID,\n\tWMI_REQUEST_STATS_CMDID = WMI_TLV_CMD(WMI_GRP_STATS),\n\tWMI_MCC_SCHED_TRAFFIC_STATS_CMDID,\n\tWMI_REQUEST_STATS_EXT_CMDID,\n\tWMI_REQUEST_LINK_STATS_CMDID,\n\tWMI_START_LINK_STATS_CMDID,\n\tWMI_CLEAR_LINK_STATS_CMDID,\n\tWMI_GET_FW_MEM_DUMP_CMDID,\n\tWMI_DEBUG_MESG_FLUSH_CMDID,\n\tWMI_DIAG_EVENT_LOG_CONFIG_CMDID,\n\tWMI_REQUEST_WLAN_STATS_CMDID,\n\tWMI_REQUEST_RCPI_CMDID,\n\tWMI_REQUEST_PEER_STATS_INFO_CMDID,\n\tWMI_REQUEST_RADIO_CHAN_STATS_CMDID,\n\tWMI_SET_ARP_NS_OFFLOAD_CMDID = WMI_TLV_CMD(WMI_GRP_ARP_NS_OFL),\n\tWMI_ADD_PROACTIVE_ARP_RSP_PATTERN_CMDID,\n\tWMI_DEL_PROACTIVE_ARP_RSP_PATTERN_CMDID,\n\tWMI_NETWORK_LIST_OFFLOAD_CONFIG_CMDID = WMI_TLV_CMD(WMI_GRP_NLO_OFL),\n\tWMI_APFIND_CMDID,\n\tWMI_PASSPOINT_LIST_CONFIG_CMDID,\n\tWMI_NLO_CONFIGURE_MAWC_CMDID,\n\tWMI_GTK_OFFLOAD_CMDID = WMI_TLV_CMD(WMI_GRP_GTK_OFL),\n\tWMI_CSA_OFFLOAD_ENABLE_CMDID = WMI_TLV_CMD(WMI_GRP_CSA_OFL),\n\tWMI_CSA_OFFLOAD_CHANSWITCH_CMDID,\n\tWMI_CHATTER_SET_MODE_CMDID = WMI_TLV_CMD(WMI_GRP_CHATTER),\n\tWMI_CHATTER_ADD_COALESCING_FILTER_CMDID,\n\tWMI_CHATTER_DELETE_COALESCING_FILTER_CMDID,\n\tWMI_CHATTER_COALESCING_QUERY_CMDID,\n\tWMI_PEER_TID_ADDBA_CMDID = WMI_TLV_CMD(WMI_GRP_TID_ADDBA),\n\tWMI_PEER_TID_DELBA_CMDID,\n\tWMI_STA_DTIM_PS_METHOD_CMDID,\n\tWMI_STA_UAPSD_AUTO_TRIG_CMDID,\n\tWMI_STA_KEEPALIVE_CMDID,\n\tWMI_BA_REQ_SSN_CMDID,\n\tWMI_ECHO_CMDID = WMI_TLV_CMD(WMI_GRP_MISC),\n\tWMI_PDEV_UTF_CMDID,\n\tWMI_DBGLOG_CFG_CMDID,\n\tWMI_PDEV_QVIT_CMDID,\n\tWMI_PDEV_FTM_INTG_CMDID,\n\tWMI_VDEV_SET_KEEPALIVE_CMDID,\n\tWMI_VDEV_GET_KEEPALIVE_CMDID,\n\tWMI_FORCE_FW_HANG_CMDID,\n\tWMI_SET_MCASTBCAST_FILTER_CMDID,\n\tWMI_THERMAL_MGMT_CMDID,\n\tWMI_HOST_AUTO_SHUTDOWN_CFG_CMDID,\n\tWMI_TPC_CHAINMASK_CONFIG_CMDID,\n\tWMI_SET_ANTENNA_DIVERSITY_CMDID,\n\tWMI_OCB_SET_SCHED_CMDID,\n\tWMI_RSSI_BREACH_MONITOR_CONFIG_CMDID,\n\tWMI_LRO_CONFIG_CMDID,\n\tWMI_TRANSFER_DATA_TO_FLASH_CMDID,\n\tWMI_CONFIG_ENHANCED_MCAST_FILTER_CMDID,\n\tWMI_VDEV_WISA_CMDID,\n\tWMI_DBGLOG_TIME_STAMP_SYNC_CMDID,\n\tWMI_SET_MULTIPLE_MCAST_FILTER_CMDID,\n\tWMI_READ_DATA_FROM_FLASH_CMDID,\n\tWMI_THERM_THROT_SET_CONF_CMDID,\n\tWMI_RUNTIME_DPD_RECAL_CMDID,\n\tWMI_GET_TPC_POWER_CMDID,\n\tWMI_IDLE_TRIGGER_MONITOR_CMDID,\n\tWMI_GPIO_CONFIG_CMDID = WMI_TLV_CMD(WMI_GRP_GPIO),\n\tWMI_GPIO_OUTPUT_CMDID,\n\tWMI_TXBF_CMDID,\n\tWMI_FWTEST_VDEV_MCC_SET_TBTT_MODE_CMDID = WMI_TLV_CMD(WMI_GRP_FWTEST),\n\tWMI_FWTEST_P2P_SET_NOA_PARAM_CMDID,\n\tWMI_UNIT_TEST_CMDID,\n\tWMI_FWTEST_CMDID,\n\tWMI_QBOOST_CFG_CMDID,\n\tWMI_TDLS_SET_STATE_CMDID = WMI_TLV_CMD(WMI_GRP_TDLS),\n\tWMI_TDLS_PEER_UPDATE_CMDID,\n\tWMI_TDLS_SET_OFFCHAN_MODE_CMDID,\n\tWMI_RESMGR_ADAPTIVE_OCS_EN_DIS_CMDID = WMI_TLV_CMD(WMI_GRP_RESMGR),\n\tWMI_RESMGR_SET_CHAN_TIME_QUOTA_CMDID,\n\tWMI_RESMGR_SET_CHAN_LATENCY_CMDID,\n\tWMI_STA_SMPS_FORCE_MODE_CMDID = WMI_TLV_CMD(WMI_GRP_STA_SMPS),\n\tWMI_STA_SMPS_PARAM_CMDID,\n\tWMI_HB_SET_ENABLE_CMDID = WMI_TLV_CMD(WMI_GRP_WLAN_HB),\n\tWMI_HB_SET_TCP_PARAMS_CMDID,\n\tWMI_HB_SET_TCP_PKT_FILTER_CMDID,\n\tWMI_HB_SET_UDP_PARAMS_CMDID,\n\tWMI_HB_SET_UDP_PKT_FILTER_CMDID,\n\tWMI_RMC_SET_MODE_CMDID = WMI_TLV_CMD(WMI_GRP_RMC),\n\tWMI_RMC_SET_ACTION_PERIOD_CMDID,\n\tWMI_RMC_CONFIG_CMDID,\n\tWMI_RMC_SET_MANUAL_LEADER_CMDID,\n\tWMI_MHF_OFFLOAD_SET_MODE_CMDID = WMI_TLV_CMD(WMI_GRP_MHF_OFL),\n\tWMI_MHF_OFFLOAD_PLUMB_ROUTING_TBL_CMDID,\n\tWMI_BATCH_SCAN_ENABLE_CMDID = WMI_TLV_CMD(WMI_GRP_LOCATION_SCAN),\n\tWMI_BATCH_SCAN_DISABLE_CMDID,\n\tWMI_BATCH_SCAN_TRIGGER_RESULT_CMDID,\n\tWMI_OEM_REQ_CMDID = WMI_TLV_CMD(WMI_GRP_OEM),\n\tWMI_OEM_REQUEST_CMDID,\n\tWMI_LPI_OEM_REQ_CMDID,\n\tWMI_NAN_CMDID = WMI_TLV_CMD(WMI_GRP_NAN),\n\tWMI_MODEM_POWER_STATE_CMDID = WMI_TLV_CMD(WMI_GRP_COEX),\n\tWMI_CHAN_AVOID_UPDATE_CMDID,\n\tWMI_COEX_CONFIG_CMDID,\n\tWMI_CHAN_AVOID_RPT_ALLOW_CMDID,\n\tWMI_COEX_GET_ANTENNA_ISOLATION_CMDID,\n\tWMI_SAR_LIMITS_CMDID,\n\tWMI_OBSS_SCAN_ENABLE_CMDID = WMI_TLV_CMD(WMI_GRP_OBSS_OFL),\n\tWMI_OBSS_SCAN_DISABLE_CMDID,\n\tWMI_OBSS_COLOR_COLLISION_DET_CONFIG_CMDID,\n\tWMI_LPI_MGMT_SNOOPING_CONFIG_CMDID = WMI_TLV_CMD(WMI_GRP_LPI),\n\tWMI_LPI_START_SCAN_CMDID,\n\tWMI_LPI_STOP_SCAN_CMDID,\n\tWMI_EXTSCAN_START_CMDID = WMI_TLV_CMD(WMI_GRP_EXTSCAN),\n\tWMI_EXTSCAN_STOP_CMDID,\n\tWMI_EXTSCAN_CONFIGURE_WLAN_CHANGE_MONITOR_CMDID,\n\tWMI_EXTSCAN_CONFIGURE_HOTLIST_MONITOR_CMDID,\n\tWMI_EXTSCAN_GET_CACHED_RESULTS_CMDID,\n\tWMI_EXTSCAN_GET_WLAN_CHANGE_RESULTS_CMDID,\n\tWMI_EXTSCAN_SET_CAPABILITIES_CMDID,\n\tWMI_EXTSCAN_GET_CAPABILITIES_CMDID,\n\tWMI_EXTSCAN_CONFIGURE_HOTLIST_SSID_MONITOR_CMDID,\n\tWMI_EXTSCAN_CONFIGURE_MAWC_CMDID,\n\tWMI_SET_DHCP_SERVER_OFFLOAD_CMDID = WMI_TLV_CMD(WMI_GRP_DHCP_OFL),\n\tWMI_IPA_OFFLOAD_ENABLE_DISABLE_CMDID = WMI_TLV_CMD(WMI_GRP_IPA),\n\tWMI_MDNS_OFFLOAD_ENABLE_CMDID = WMI_TLV_CMD(WMI_GRP_MDNS_OFL),\n\tWMI_MDNS_SET_FQDN_CMDID,\n\tWMI_MDNS_SET_RESPONSE_CMDID,\n\tWMI_MDNS_GET_STATS_CMDID,\n\tWMI_SAP_OFL_ENABLE_CMDID = WMI_TLV_CMD(WMI_GRP_SAP_OFL),\n\tWMI_SAP_SET_BLACKLIST_PARAM_CMDID,\n\tWMI_OCB_SET_CONFIG_CMDID = WMI_TLV_CMD(WMI_GRP_OCB),\n\tWMI_OCB_SET_UTC_TIME_CMDID,\n\tWMI_OCB_START_TIMING_ADVERT_CMDID,\n\tWMI_OCB_STOP_TIMING_ADVERT_CMDID,\n\tWMI_OCB_GET_TSF_TIMER_CMDID,\n\tWMI_DCC_GET_STATS_CMDID,\n\tWMI_DCC_CLEAR_STATS_CMDID,\n\tWMI_DCC_UPDATE_NDL_CMDID,\n\tWMI_SOC_SET_PCL_CMDID = WMI_TLV_CMD(WMI_GRP_SOC),\n\tWMI_SOC_SET_HW_MODE_CMDID,\n\tWMI_SOC_SET_DUAL_MAC_CONFIG_CMDID,\n\tWMI_SOC_SET_ANTENNA_MODE_CMDID,\n\tWMI_PACKET_FILTER_CONFIG_CMDID = WMI_TLV_CMD(WMI_GRP_PKT_FILTER),\n\tWMI_PACKET_FILTER_ENABLE_CMDID,\n\tWMI_MAWC_SENSOR_REPORT_IND_CMDID = WMI_TLV_CMD(WMI_GRP_MAWC),\n\tWMI_PMF_OFFLOAD_SET_SA_QUERY_CMDID = WMI_TLV_CMD(WMI_GRP_PMF_OFFLOAD),\n\tWMI_BPF_GET_CAPABILITY_CMDID = WMI_TLV_CMD(WMI_GRP_BPF_OFFLOAD),\n\tWMI_BPF_GET_VDEV_STATS_CMDID,\n\tWMI_BPF_SET_VDEV_INSTRUCTIONS_CMDID,\n\tWMI_BPF_DEL_VDEV_INSTRUCTIONS_CMDID,\n\tWMI_BPF_SET_VDEV_ACTIVE_MODE_CMDID,\n\tWMI_MNT_FILTER_CMDID = WMI_TLV_CMD(WMI_GRP_MONITOR),\n\tWMI_SET_CURRENT_COUNTRY_CMDID = WMI_TLV_CMD(WMI_GRP_REGULATORY),\n\tWMI_11D_SCAN_START_CMDID,\n\tWMI_11D_SCAN_STOP_CMDID,\n\tWMI_SET_INIT_COUNTRY_CMDID,\n\tWMI_NDI_GET_CAP_REQ_CMDID = WMI_TLV_CMD(WMI_GRP_PROTOTYPE),\n\tWMI_NDP_INITIATOR_REQ_CMDID,\n\tWMI_NDP_RESPONDER_REQ_CMDID,\n\tWMI_NDP_END_REQ_CMDID,\n\tWMI_HW_DATA_FILTER_CMDID = WMI_TLV_CMD(WMI_GRP_HW_DATA_FILTER),\n\tWMI_TWT_ENABLE_CMDID = WMI_TLV_CMD(WMI_GRP_TWT),\n\tWMI_TWT_DISABLE_CMDID,\n\tWMI_TWT_ADD_DIALOG_CMDID,\n\tWMI_TWT_DEL_DIALOG_CMDID,\n\tWMI_TWT_PAUSE_DIALOG_CMDID,\n\tWMI_TWT_RESUME_DIALOG_CMDID,\n\tWMI_PDEV_OBSS_PD_SPATIAL_REUSE_CMDID =\n\t\t\t\tWMI_TLV_CMD(WMI_GRP_SPATIAL_REUSE),\n\tWMI_PDEV_OBSS_PD_SPATIAL_REUSE_SET_DEF_OBSS_THRESH_CMDID,\n};\n\nenum wmi_tlv_event_id {\n\tWMI_SERVICE_READY_EVENTID = 0x1,\n\tWMI_READY_EVENTID,\n\tWMI_SERVICE_AVAILABLE_EVENTID,\n\tWMI_SCAN_EVENTID = WMI_EVT_GRP_START_ID(WMI_GRP_SCAN),\n\tWMI_PDEV_TPC_CONFIG_EVENTID = WMI_TLV_CMD(WMI_GRP_PDEV),\n\tWMI_CHAN_INFO_EVENTID,\n\tWMI_PHYERR_EVENTID,\n\tWMI_PDEV_DUMP_EVENTID,\n\tWMI_TX_PAUSE_EVENTID,\n\tWMI_DFS_RADAR_EVENTID,\n\tWMI_PDEV_L1SS_TRACK_EVENTID,\n\tWMI_PDEV_TEMPERATURE_EVENTID,\n\tWMI_SERVICE_READY_EXT_EVENTID,\n\tWMI_PDEV_FIPS_EVENTID,\n\tWMI_PDEV_CHANNEL_HOPPING_EVENTID,\n\tWMI_PDEV_ANI_CCK_LEVEL_EVENTID,\n\tWMI_PDEV_ANI_OFDM_LEVEL_EVENTID,\n\tWMI_PDEV_TPC_EVENTID,\n\tWMI_PDEV_NFCAL_POWER_ALL_CHANNELS_EVENTID,\n\tWMI_PDEV_SET_HW_MODE_RESP_EVENTID,\n\tWMI_PDEV_HW_MODE_TRANSITION_EVENTID,\n\tWMI_PDEV_SET_MAC_CONFIG_RESP_EVENTID,\n\tWMI_PDEV_ANTDIV_STATUS_EVENTID,\n\tWMI_PDEV_CHIP_POWER_STATS_EVENTID,\n\tWMI_PDEV_CHIP_POWER_SAVE_FAILURE_DETECTED_EVENTID,\n\tWMI_PDEV_CSA_SWITCH_COUNT_STATUS_EVENTID,\n\tWMI_PDEV_CHECK_CAL_VERSION_EVENTID,\n\tWMI_PDEV_DIV_RSSI_ANTID_EVENTID,\n\tWMI_PDEV_BSS_CHAN_INFO_EVENTID,\n\tWMI_PDEV_UPDATE_CTLTABLE_EVENTID,\n\tWMI_PDEV_DMA_RING_CFG_RSP_EVENTID,\n\tWMI_PDEV_DMA_RING_BUF_RELEASE_EVENTID,\n\tWMI_PDEV_CTL_FAILSAFE_CHECK_EVENTID,\n\tWMI_PDEV_CSC_SWITCH_COUNT_STATUS_EVENTID,\n\tWMI_PDEV_COLD_BOOT_CAL_DATA_EVENTID,\n\tWMI_PDEV_RAP_INFO_EVENTID,\n\tWMI_CHAN_RF_CHARACTERIZATION_INFO_EVENTID,\n\tWMI_SERVICE_READY_EXT2_EVENTID,\n\tWMI_VDEV_START_RESP_EVENTID = WMI_TLV_CMD(WMI_GRP_VDEV),\n\tWMI_VDEV_STOPPED_EVENTID,\n\tWMI_VDEV_INSTALL_KEY_COMPLETE_EVENTID,\n\tWMI_VDEV_MCC_BCN_INTERVAL_CHANGE_REQ_EVENTID,\n\tWMI_VDEV_TSF_REPORT_EVENTID,\n\tWMI_VDEV_DELETE_RESP_EVENTID,\n\tWMI_VDEV_ENCRYPT_DECRYPT_DATA_RESP_EVENTID,\n\tWMI_VDEV_ADD_MAC_ADDR_TO_RX_FILTER_STATUS_EVENTID,\n\tWMI_PEER_STA_KICKOUT_EVENTID = WMI_TLV_CMD(WMI_GRP_PEER),\n\tWMI_PEER_INFO_EVENTID,\n\tWMI_PEER_TX_FAIL_CNT_THR_EVENTID,\n\tWMI_PEER_ESTIMATED_LINKSPEED_EVENTID,\n\tWMI_PEER_STATE_EVENTID,\n\tWMI_PEER_ASSOC_CONF_EVENTID,\n\tWMI_PEER_DELETE_RESP_EVENTID,\n\tWMI_PEER_RATECODE_LIST_EVENTID,\n\tWMI_WDS_PEER_EVENTID,\n\tWMI_PEER_STA_PS_STATECHG_EVENTID,\n\tWMI_PEER_ANTDIV_INFO_EVENTID,\n\tWMI_PEER_RESERVED0_EVENTID,\n\tWMI_PEER_RESERVED1_EVENTID,\n\tWMI_PEER_RESERVED2_EVENTID,\n\tWMI_PEER_RESERVED3_EVENTID,\n\tWMI_PEER_RESERVED4_EVENTID,\n\tWMI_PEER_RESERVED5_EVENTID,\n\tWMI_PEER_RESERVED6_EVENTID,\n\tWMI_PEER_RESERVED7_EVENTID,\n\tWMI_PEER_RESERVED8_EVENTID,\n\tWMI_PEER_RESERVED9_EVENTID,\n\tWMI_PEER_RESERVED10_EVENTID,\n\tWMI_PEER_OPER_MODE_CHANGE_EVENTID,\n\tWMI_MGMT_RX_EVENTID = WMI_TLV_CMD(WMI_GRP_MGMT),\n\tWMI_HOST_SWBA_EVENTID,\n\tWMI_TBTTOFFSET_UPDATE_EVENTID,\n\tWMI_OFFLOAD_BCN_TX_STATUS_EVENTID,\n\tWMI_OFFLOAD_PROB_RESP_TX_STATUS_EVENTID,\n\tWMI_MGMT_TX_COMPLETION_EVENTID,\n\tWMI_MGMT_TX_BUNDLE_COMPLETION_EVENTID,\n\tWMI_TBTTOFFSET_EXT_UPDATE_EVENTID,\n\tWMI_OFFCHAN_DATA_TX_COMPLETION_EVENTID,\n\tWMI_HOST_FILS_DISCOVERY_EVENTID,\n\tWMI_TX_DELBA_COMPLETE_EVENTID = WMI_TLV_CMD(WMI_GRP_BA_NEG),\n\tWMI_TX_ADDBA_COMPLETE_EVENTID,\n\tWMI_BA_RSP_SSN_EVENTID,\n\tWMI_AGGR_STATE_TRIG_EVENTID,\n\tWMI_ROAM_EVENTID = WMI_TLV_CMD(WMI_GRP_ROAM),\n\tWMI_PROFILE_MATCH,\n\tWMI_ROAM_SYNCH_EVENTID,\n\tWMI_P2P_DISC_EVENTID = WMI_TLV_CMD(WMI_GRP_P2P),\n\tWMI_P2P_NOA_EVENTID,\n\tWMI_P2P_LISTEN_OFFLOAD_STOPPED_EVENTID,\n\tWMI_AP_PS_EGAP_INFO_EVENTID = WMI_TLV_CMD(WMI_GRP_AP_PS),\n\tWMI_PDEV_RESUME_EVENTID = WMI_TLV_CMD(WMI_GRP_SUSPEND),\n\tWMI_WOW_WAKEUP_HOST_EVENTID = WMI_TLV_CMD(WMI_GRP_WOW),\n\tWMI_D0_WOW_DISABLE_ACK_EVENTID,\n\tWMI_WOW_INITIAL_WAKEUP_EVENTID,\n\tWMI_RTT_MEASUREMENT_REPORT_EVENTID = WMI_TLV_CMD(WMI_GRP_RTT),\n\tWMI_TSF_MEASUREMENT_REPORT_EVENTID,\n\tWMI_RTT_ERROR_REPORT_EVENTID,\n\tWMI_STATS_EXT_EVENTID = WMI_TLV_CMD(WMI_GRP_STATS),\n\tWMI_IFACE_LINK_STATS_EVENTID,\n\tWMI_PEER_LINK_STATS_EVENTID,\n\tWMI_RADIO_LINK_STATS_EVENTID,\n\tWMI_UPDATE_FW_MEM_DUMP_EVENTID,\n\tWMI_DIAG_EVENT_LOG_SUPPORTED_EVENTID,\n\tWMI_INST_RSSI_STATS_EVENTID,\n\tWMI_RADIO_TX_POWER_LEVEL_STATS_EVENTID,\n\tWMI_REPORT_STATS_EVENTID,\n\tWMI_UPDATE_RCPI_EVENTID,\n\tWMI_PEER_STATS_INFO_EVENTID,\n\tWMI_RADIO_CHAN_STATS_EVENTID,\n\tWMI_NLO_MATCH_EVENTID = WMI_TLV_CMD(WMI_GRP_NLO_OFL),\n\tWMI_NLO_SCAN_COMPLETE_EVENTID,\n\tWMI_APFIND_EVENTID,\n\tWMI_PASSPOINT_MATCH_EVENTID,\n\tWMI_GTK_OFFLOAD_STATUS_EVENTID = WMI_TLV_CMD(WMI_GRP_GTK_OFL),\n\tWMI_GTK_REKEY_FAIL_EVENTID,\n\tWMI_CSA_HANDLING_EVENTID = WMI_TLV_CMD(WMI_GRP_CSA_OFL),\n\tWMI_CHATTER_PC_QUERY_EVENTID = WMI_TLV_CMD(WMI_GRP_CHATTER),\n\tWMI_PDEV_DFS_RADAR_DETECTION_EVENTID = WMI_TLV_CMD(WMI_GRP_DFS),\n\tWMI_VDEV_DFS_CAC_COMPLETE_EVENTID,\n\tWMI_VDEV_ADFS_OCAC_COMPLETE_EVENTID,\n\tWMI_ECHO_EVENTID = WMI_TLV_CMD(WMI_GRP_MISC),\n\tWMI_PDEV_UTF_EVENTID,\n\tWMI_DEBUG_MESG_EVENTID,\n\tWMI_UPDATE_STATS_EVENTID,\n\tWMI_DEBUG_PRINT_EVENTID,\n\tWMI_DCS_INTERFERENCE_EVENTID,\n\tWMI_PDEV_QVIT_EVENTID,\n\tWMI_WLAN_PROFILE_DATA_EVENTID,\n\tWMI_PDEV_FTM_INTG_EVENTID,\n\tWMI_WLAN_FREQ_AVOID_EVENTID,\n\tWMI_VDEV_GET_KEEPALIVE_EVENTID,\n\tWMI_THERMAL_MGMT_EVENTID,\n\tWMI_DIAG_DATA_CONTAINER_EVENTID,\n\tWMI_HOST_AUTO_SHUTDOWN_EVENTID,\n\tWMI_UPDATE_WHAL_MIB_STATS_EVENTID,\n\tWMI_UPDATE_VDEV_RATE_STATS_EVENTID,\n\tWMI_DIAG_EVENTID,\n\tWMI_OCB_SET_SCHED_EVENTID,\n\tWMI_DEBUG_MESG_FLUSH_COMPLETE_EVENTID,\n\tWMI_RSSI_BREACH_EVENTID,\n\tWMI_TRANSFER_DATA_TO_FLASH_COMPLETE_EVENTID,\n\tWMI_PDEV_UTF_SCPC_EVENTID,\n\tWMI_READ_DATA_FROM_FLASH_EVENTID,\n\tWMI_REPORT_RX_AGGR_FAILURE_EVENTID,\n\tWMI_PKGID_EVENTID,\n\tWMI_GPIO_INPUT_EVENTID = WMI_TLV_CMD(WMI_GRP_GPIO),\n\tWMI_UPLOADH_EVENTID,\n\tWMI_CAPTUREH_EVENTID,\n\tWMI_RFKILL_STATE_CHANGE_EVENTID,\n\tWMI_TDLS_PEER_EVENTID = WMI_TLV_CMD(WMI_GRP_TDLS),\n\tWMI_STA_SMPS_FORCE_MODE_COMPL_EVENTID = WMI_TLV_CMD(WMI_GRP_STA_SMPS),\n\tWMI_BATCH_SCAN_ENABLED_EVENTID = WMI_TLV_CMD(WMI_GRP_LOCATION_SCAN),\n\tWMI_BATCH_SCAN_RESULT_EVENTID,\n\tWMI_OEM_CAPABILITY_EVENTID = WMI_TLV_CMD(WMI_GRP_OEM),\n\tWMI_OEM_MEASUREMENT_REPORT_EVENTID,\n\tWMI_OEM_ERROR_REPORT_EVENTID,\n\tWMI_OEM_RESPONSE_EVENTID,\n\tWMI_NAN_EVENTID = WMI_TLV_CMD(WMI_GRP_NAN),\n\tWMI_NAN_DISC_IFACE_CREATED_EVENTID,\n\tWMI_NAN_DISC_IFACE_DELETED_EVENTID,\n\tWMI_NAN_STARTED_CLUSTER_EVENTID,\n\tWMI_NAN_JOINED_CLUSTER_EVENTID,\n\tWMI_COEX_REPORT_ANTENNA_ISOLATION_EVENTID = WMI_TLV_CMD(WMI_GRP_COEX),\n\tWMI_LPI_RESULT_EVENTID = WMI_TLV_CMD(WMI_GRP_LPI),\n\tWMI_LPI_STATUS_EVENTID,\n\tWMI_LPI_HANDOFF_EVENTID,\n\tWMI_EXTSCAN_START_STOP_EVENTID = WMI_TLV_CMD(WMI_GRP_EXTSCAN),\n\tWMI_EXTSCAN_OPERATION_EVENTID,\n\tWMI_EXTSCAN_TABLE_USAGE_EVENTID,\n\tWMI_EXTSCAN_CACHED_RESULTS_EVENTID,\n\tWMI_EXTSCAN_WLAN_CHANGE_RESULTS_EVENTID,\n\tWMI_EXTSCAN_HOTLIST_MATCH_EVENTID,\n\tWMI_EXTSCAN_CAPABILITIES_EVENTID,\n\tWMI_EXTSCAN_HOTLIST_SSID_MATCH_EVENTID,\n\tWMI_MDNS_STATS_EVENTID = WMI_TLV_CMD(WMI_GRP_MDNS_OFL),\n\tWMI_SAP_OFL_ADD_STA_EVENTID = WMI_TLV_CMD(WMI_GRP_SAP_OFL),\n\tWMI_SAP_OFL_DEL_STA_EVENTID,\n\tWMI_OCB_SET_CONFIG_RESP_EVENTID = WMI_TLV_CMD(WMI_GRP_OCB),\n\tWMI_OCB_GET_TSF_TIMER_RESP_EVENTID,\n\tWMI_DCC_GET_STATS_RESP_EVENTID,\n\tWMI_DCC_UPDATE_NDL_RESP_EVENTID,\n\tWMI_DCC_STATS_EVENTID,\n\tWMI_SOC_SET_HW_MODE_RESP_EVENTID = WMI_TLV_CMD(WMI_GRP_SOC),\n\tWMI_SOC_HW_MODE_TRANSITION_EVENTID,\n\tWMI_SOC_SET_DUAL_MAC_CONFIG_RESP_EVENTID,\n\tWMI_MAWC_ENABLE_SENSOR_EVENTID = WMI_TLV_CMD(WMI_GRP_MAWC),\n\tWMI_BPF_CAPABILIY_INFO_EVENTID = WMI_TLV_CMD(WMI_GRP_BPF_OFFLOAD),\n\tWMI_BPF_VDEV_STATS_INFO_EVENTID,\n\tWMI_RMC_NEW_LEADER_EVENTID = WMI_TLV_CMD(WMI_GRP_RMC),\n\tWMI_REG_CHAN_LIST_CC_EVENTID = WMI_TLV_CMD(WMI_GRP_REGULATORY),\n\tWMI_11D_NEW_COUNTRY_EVENTID,\n\tWMI_REG_CHAN_LIST_CC_EXT_EVENTID,\n\tWMI_NDI_CAP_RSP_EVENTID = WMI_TLV_CMD(WMI_GRP_PROTOTYPE),\n\tWMI_NDP_INITIATOR_RSP_EVENTID,\n\tWMI_NDP_RESPONDER_RSP_EVENTID,\n\tWMI_NDP_END_RSP_EVENTID,\n\tWMI_NDP_INDICATION_EVENTID,\n\tWMI_NDP_CONFIRM_EVENTID,\n\tWMI_NDP_END_INDICATION_EVENTID,\n\n\tWMI_TWT_ENABLE_EVENTID = WMI_TLV_CMD(WMI_GRP_TWT),\n\tWMI_TWT_DISABLE_EVENTID,\n\tWMI_TWT_ADD_DIALOG_EVENTID,\n\tWMI_TWT_DEL_DIALOG_EVENTID,\n\tWMI_TWT_PAUSE_DIALOG_EVENTID,\n\tWMI_TWT_RESUME_DIALOG_EVENTID,\n};\n\nenum wmi_tlv_pdev_param {\n\tWMI_PDEV_PARAM_TX_CHAIN_MASK = 0x1,\n\tWMI_PDEV_PARAM_RX_CHAIN_MASK,\n\tWMI_PDEV_PARAM_TXPOWER_LIMIT2G,\n\tWMI_PDEV_PARAM_TXPOWER_LIMIT5G,\n\tWMI_PDEV_PARAM_TXPOWER_SCALE,\n\tWMI_PDEV_PARAM_BEACON_GEN_MODE,\n\tWMI_PDEV_PARAM_BEACON_TX_MODE,\n\tWMI_PDEV_PARAM_RESMGR_OFFCHAN_MODE,\n\tWMI_PDEV_PARAM_PROTECTION_MODE,\n\tWMI_PDEV_PARAM_DYNAMIC_BW,\n\tWMI_PDEV_PARAM_NON_AGG_SW_RETRY_TH,\n\tWMI_PDEV_PARAM_AGG_SW_RETRY_TH,\n\tWMI_PDEV_PARAM_STA_KICKOUT_TH,\n\tWMI_PDEV_PARAM_AC_AGGRSIZE_SCALING,\n\tWMI_PDEV_PARAM_LTR_ENABLE,\n\tWMI_PDEV_PARAM_LTR_AC_LATENCY_BE,\n\tWMI_PDEV_PARAM_LTR_AC_LATENCY_BK,\n\tWMI_PDEV_PARAM_LTR_AC_LATENCY_VI,\n\tWMI_PDEV_PARAM_LTR_AC_LATENCY_VO,\n\tWMI_PDEV_PARAM_LTR_AC_LATENCY_TIMEOUT,\n\tWMI_PDEV_PARAM_LTR_SLEEP_OVERRIDE,\n\tWMI_PDEV_PARAM_LTR_RX_OVERRIDE,\n\tWMI_PDEV_PARAM_LTR_TX_ACTIVITY_TIMEOUT,\n\tWMI_PDEV_PARAM_L1SS_ENABLE,\n\tWMI_PDEV_PARAM_DSLEEP_ENABLE,\n\tWMI_PDEV_PARAM_PCIELP_TXBUF_FLUSH,\n\tWMI_PDEV_PARAM_PCIELP_TXBUF_WATERMARK,\n\tWMI_PDEV_PARAM_PCIELP_TXBUF_TMO_EN,\n\tWMI_PDEV_PARAM_PCIELP_TXBUF_TMO_VALUE,\n\tWMI_PDEV_PARAM_PDEV_STATS_UPDATE_PERIOD,\n\tWMI_PDEV_PARAM_VDEV_STATS_UPDATE_PERIOD,\n\tWMI_PDEV_PARAM_PEER_STATS_UPDATE_PERIOD,\n\tWMI_PDEV_PARAM_BCNFLT_STATS_UPDATE_PERIOD,\n\tWMI_PDEV_PARAM_PMF_QOS,\n\tWMI_PDEV_PARAM_ARP_AC_OVERRIDE,\n\tWMI_PDEV_PARAM_DCS,\n\tWMI_PDEV_PARAM_ANI_ENABLE,\n\tWMI_PDEV_PARAM_ANI_POLL_PERIOD,\n\tWMI_PDEV_PARAM_ANI_LISTEN_PERIOD,\n\tWMI_PDEV_PARAM_ANI_OFDM_LEVEL,\n\tWMI_PDEV_PARAM_ANI_CCK_LEVEL,\n\tWMI_PDEV_PARAM_DYNTXCHAIN,\n\tWMI_PDEV_PARAM_PROXY_STA,\n\tWMI_PDEV_PARAM_IDLE_PS_CONFIG,\n\tWMI_PDEV_PARAM_POWER_GATING_SLEEP,\n\tWMI_PDEV_PARAM_RFKILL_ENABLE,\n\tWMI_PDEV_PARAM_BURST_DUR,\n\tWMI_PDEV_PARAM_BURST_ENABLE,\n\tWMI_PDEV_PARAM_HW_RFKILL_CONFIG,\n\tWMI_PDEV_PARAM_LOW_POWER_RF_ENABLE,\n\tWMI_PDEV_PARAM_L1SS_TRACK,\n\tWMI_PDEV_PARAM_HYST_EN,\n\tWMI_PDEV_PARAM_POWER_COLLAPSE_ENABLE,\n\tWMI_PDEV_PARAM_LED_SYS_STATE,\n\tWMI_PDEV_PARAM_LED_ENABLE,\n\tWMI_PDEV_PARAM_AUDIO_OVER_WLAN_LATENCY,\n\tWMI_PDEV_PARAM_AUDIO_OVER_WLAN_ENABLE,\n\tWMI_PDEV_PARAM_WHAL_MIB_STATS_UPDATE_ENABLE,\n\tWMI_PDEV_PARAM_VDEV_RATE_STATS_UPDATE_PERIOD,\n\tWMI_PDEV_PARAM_CTS_CBW,\n\tWMI_PDEV_PARAM_WNTS_CONFIG,\n\tWMI_PDEV_PARAM_ADAPTIVE_EARLY_RX_ENABLE,\n\tWMI_PDEV_PARAM_ADAPTIVE_EARLY_RX_MIN_SLEEP_SLOP,\n\tWMI_PDEV_PARAM_ADAPTIVE_EARLY_RX_INC_DEC_STEP,\n\tWMI_PDEV_PARAM_EARLY_RX_FIX_SLEEP_SLOP,\n\tWMI_PDEV_PARAM_BMISS_BASED_ADAPTIVE_BTO_ENABLE,\n\tWMI_PDEV_PARAM_BMISS_BTO_MIN_BCN_TIMEOUT,\n\tWMI_PDEV_PARAM_BMISS_BTO_INC_DEC_STEP,\n\tWMI_PDEV_PARAM_BTO_FIX_BCN_TIMEOUT,\n\tWMI_PDEV_PARAM_CE_BASED_ADAPTIVE_BTO_ENABLE,\n\tWMI_PDEV_PARAM_CE_BTO_COMBO_CE_VALUE,\n\tWMI_PDEV_PARAM_TX_CHAIN_MASK_2G,\n\tWMI_PDEV_PARAM_RX_CHAIN_MASK_2G,\n\tWMI_PDEV_PARAM_TX_CHAIN_MASK_5G,\n\tWMI_PDEV_PARAM_RX_CHAIN_MASK_5G,\n\tWMI_PDEV_PARAM_TX_CHAIN_MASK_CCK,\n\tWMI_PDEV_PARAM_TX_CHAIN_MASK_1SS,\n\tWMI_PDEV_PARAM_CTS2SELF_FOR_P2P_GO_CONFIG,\n\tWMI_PDEV_PARAM_TXPOWER_DECR_DB,\n\tWMI_PDEV_PARAM_AGGR_BURST,\n\tWMI_PDEV_PARAM_RX_DECAP_MODE,\n\tWMI_PDEV_PARAM_FAST_CHANNEL_RESET,\n\tWMI_PDEV_PARAM_SMART_ANTENNA_DEFAULT_ANTENNA,\n\tWMI_PDEV_PARAM_ANTENNA_GAIN,\n\tWMI_PDEV_PARAM_RX_FILTER,\n\tWMI_PDEV_SET_MCAST_TO_UCAST_TID,\n\tWMI_PDEV_PARAM_PROXY_STA_MODE,\n\tWMI_PDEV_PARAM_SET_MCAST2UCAST_MODE,\n\tWMI_PDEV_PARAM_SET_MCAST2UCAST_BUFFER,\n\tWMI_PDEV_PARAM_REMOVE_MCAST2UCAST_BUFFER,\n\tWMI_PDEV_PEER_STA_PS_STATECHG_ENABLE,\n\tWMI_PDEV_PARAM_IGMPMLD_AC_OVERRIDE,\n\tWMI_PDEV_PARAM_BLOCK_INTERBSS,\n\tWMI_PDEV_PARAM_SET_DISABLE_RESET_CMDID,\n\tWMI_PDEV_PARAM_SET_MSDU_TTL_CMDID,\n\tWMI_PDEV_PARAM_SET_PPDU_DURATION_CMDID,\n\tWMI_PDEV_PARAM_TXBF_SOUND_PERIOD_CMDID,\n\tWMI_PDEV_PARAM_SET_PROMISC_MODE_CMDID,\n\tWMI_PDEV_PARAM_SET_BURST_MODE_CMDID,\n\tWMI_PDEV_PARAM_EN_STATS,\n\tWMI_PDEV_PARAM_MU_GROUP_POLICY,\n\tWMI_PDEV_PARAM_NOISE_DETECTION,\n\tWMI_PDEV_PARAM_NOISE_THRESHOLD,\n\tWMI_PDEV_PARAM_DPD_ENABLE,\n\tWMI_PDEV_PARAM_SET_MCAST_BCAST_ECHO,\n\tWMI_PDEV_PARAM_ATF_STRICT_SCH,\n\tWMI_PDEV_PARAM_ATF_SCHED_DURATION,\n\tWMI_PDEV_PARAM_ANT_PLZN,\n\tWMI_PDEV_PARAM_MGMT_RETRY_LIMIT,\n\tWMI_PDEV_PARAM_SENSITIVITY_LEVEL,\n\tWMI_PDEV_PARAM_SIGNED_TXPOWER_2G,\n\tWMI_PDEV_PARAM_SIGNED_TXPOWER_5G,\n\tWMI_PDEV_PARAM_ENABLE_PER_TID_AMSDU,\n\tWMI_PDEV_PARAM_ENABLE_PER_TID_AMPDU,\n\tWMI_PDEV_PARAM_CCA_THRESHOLD,\n\tWMI_PDEV_PARAM_RTS_FIXED_RATE,\n\tWMI_PDEV_PARAM_PDEV_RESET,\n\tWMI_PDEV_PARAM_WAPI_MBSSID_OFFSET,\n\tWMI_PDEV_PARAM_ARP_DBG_SRCADDR,\n\tWMI_PDEV_PARAM_ARP_DBG_DSTADDR,\n\tWMI_PDEV_PARAM_ATF_OBSS_NOISE_SCH,\n\tWMI_PDEV_PARAM_ATF_OBSS_NOISE_SCALING_FACTOR,\n\tWMI_PDEV_PARAM_CUST_TXPOWER_SCALE,\n\tWMI_PDEV_PARAM_ATF_DYNAMIC_ENABLE,\n\tWMI_PDEV_PARAM_CTRL_RETRY_LIMIT,\n\tWMI_PDEV_PARAM_PROPAGATION_DELAY,\n\tWMI_PDEV_PARAM_ENA_ANT_DIV,\n\tWMI_PDEV_PARAM_FORCE_CHAIN_ANT,\n\tWMI_PDEV_PARAM_ANT_DIV_SELFTEST,\n\tWMI_PDEV_PARAM_ANT_DIV_SELFTEST_INTVL,\n\tWMI_PDEV_PARAM_STATS_OBSERVATION_PERIOD,\n\tWMI_PDEV_PARAM_TX_PPDU_DELAY_BIN_SIZE_MS,\n\tWMI_PDEV_PARAM_TX_PPDU_DELAY_ARRAY_LEN,\n\tWMI_PDEV_PARAM_TX_MPDU_AGGR_ARRAY_LEN,\n\tWMI_PDEV_PARAM_RX_MPDU_AGGR_ARRAY_LEN,\n\tWMI_PDEV_PARAM_TX_SCH_DELAY,\n\tWMI_PDEV_PARAM_ENABLE_RTS_SIFS_BURSTING,\n\tWMI_PDEV_PARAM_MAX_MPDUS_IN_AMPDU,\n\tWMI_PDEV_PARAM_PEER_STATS_INFO_ENABLE,\n\tWMI_PDEV_PARAM_FAST_PWR_TRANSITION,\n\tWMI_PDEV_PARAM_RADIO_CHAN_STATS_ENABLE,\n\tWMI_PDEV_PARAM_RADIO_DIAGNOSIS_ENABLE,\n\tWMI_PDEV_PARAM_MESH_MCAST_ENABLE,\n};\n\nenum wmi_tlv_vdev_param {\n\tWMI_VDEV_PARAM_RTS_THRESHOLD = 0x1,\n\tWMI_VDEV_PARAM_FRAGMENTATION_THRESHOLD,\n\tWMI_VDEV_PARAM_BEACON_INTERVAL,\n\tWMI_VDEV_PARAM_LISTEN_INTERVAL,\n\tWMI_VDEV_PARAM_MULTICAST_RATE,\n\tWMI_VDEV_PARAM_MGMT_TX_RATE,\n\tWMI_VDEV_PARAM_SLOT_TIME,\n\tWMI_VDEV_PARAM_PREAMBLE,\n\tWMI_VDEV_PARAM_SWBA_TIME,\n\tWMI_VDEV_STATS_UPDATE_PERIOD,\n\tWMI_VDEV_PWRSAVE_AGEOUT_TIME,\n\tWMI_VDEV_HOST_SWBA_INTERVAL,\n\tWMI_VDEV_PARAM_DTIM_PERIOD,\n\tWMI_VDEV_OC_SCHEDULER_AIR_TIME_LIMIT,\n\tWMI_VDEV_PARAM_WDS,\n\tWMI_VDEV_PARAM_ATIM_WINDOW,\n\tWMI_VDEV_PARAM_BMISS_COUNT_MAX,\n\tWMI_VDEV_PARAM_BMISS_FIRST_BCNT,\n\tWMI_VDEV_PARAM_BMISS_FINAL_BCNT,\n\tWMI_VDEV_PARAM_FEATURE_WMM,\n\tWMI_VDEV_PARAM_CHWIDTH,\n\tWMI_VDEV_PARAM_CHEXTOFFSET,\n\tWMI_VDEV_PARAM_DISABLE_HTPROTECTION,\n\tWMI_VDEV_PARAM_STA_QUICKKICKOUT,\n\tWMI_VDEV_PARAM_MGMT_RATE,\n\tWMI_VDEV_PARAM_PROTECTION_MODE,\n\tWMI_VDEV_PARAM_FIXED_RATE,\n\tWMI_VDEV_PARAM_SGI,\n\tWMI_VDEV_PARAM_LDPC,\n\tWMI_VDEV_PARAM_TX_STBC,\n\tWMI_VDEV_PARAM_RX_STBC,\n\tWMI_VDEV_PARAM_INTRA_BSS_FWD,\n\tWMI_VDEV_PARAM_DEF_KEYID,\n\tWMI_VDEV_PARAM_NSS,\n\tWMI_VDEV_PARAM_BCAST_DATA_RATE,\n\tWMI_VDEV_PARAM_MCAST_DATA_RATE,\n\tWMI_VDEV_PARAM_MCAST_INDICATE,\n\tWMI_VDEV_PARAM_DHCP_INDICATE,\n\tWMI_VDEV_PARAM_UNKNOWN_DEST_INDICATE,\n\tWMI_VDEV_PARAM_AP_KEEPALIVE_MIN_IDLE_INACTIVE_TIME_SECS,\n\tWMI_VDEV_PARAM_AP_KEEPALIVE_MAX_IDLE_INACTIVE_TIME_SECS,\n\tWMI_VDEV_PARAM_AP_KEEPALIVE_MAX_UNRESPONSIVE_TIME_SECS,\n\tWMI_VDEV_PARAM_AP_ENABLE_NAWDS,\n\tWMI_VDEV_PARAM_ENABLE_RTSCTS,\n\tWMI_VDEV_PARAM_TXBF,\n\tWMI_VDEV_PARAM_PACKET_POWERSAVE,\n\tWMI_VDEV_PARAM_DROP_UNENCRY,\n\tWMI_VDEV_PARAM_TX_ENCAP_TYPE,\n\tWMI_VDEV_PARAM_AP_DETECT_OUT_OF_SYNC_SLEEPING_STA_TIME_SECS,\n\tWMI_VDEV_PARAM_EARLY_RX_ADJUST_ENABLE,\n\tWMI_VDEV_PARAM_EARLY_RX_TGT_BMISS_NUM,\n\tWMI_VDEV_PARAM_EARLY_RX_BMISS_SAMPLE_CYCLE,\n\tWMI_VDEV_PARAM_EARLY_RX_SLOP_STEP,\n\tWMI_VDEV_PARAM_EARLY_RX_INIT_SLOP,\n\tWMI_VDEV_PARAM_EARLY_RX_ADJUST_PAUSE,\n\tWMI_VDEV_PARAM_TX_PWRLIMIT,\n\tWMI_VDEV_PARAM_SNR_NUM_FOR_CAL,\n\tWMI_VDEV_PARAM_ROAM_FW_OFFLOAD,\n\tWMI_VDEV_PARAM_ENABLE_RMC,\n\tWMI_VDEV_PARAM_IBSS_MAX_BCN_LOST_MS,\n\tWMI_VDEV_PARAM_MAX_RATE,\n\tWMI_VDEV_PARAM_EARLY_RX_DRIFT_SAMPLE,\n\tWMI_VDEV_PARAM_SET_IBSS_TX_FAIL_CNT_THR,\n\tWMI_VDEV_PARAM_EBT_RESYNC_TIMEOUT,\n\tWMI_VDEV_PARAM_AGGR_TRIG_EVENT_ENABLE,\n\tWMI_VDEV_PARAM_IS_IBSS_POWER_SAVE_ALLOWED,\n\tWMI_VDEV_PARAM_IS_POWER_COLLAPSE_ALLOWED,\n\tWMI_VDEV_PARAM_IS_AWAKE_ON_TXRX_ENABLED,\n\tWMI_VDEV_PARAM_INACTIVITY_CNT,\n\tWMI_VDEV_PARAM_TXSP_END_INACTIVITY_TIME_MS,\n\tWMI_VDEV_PARAM_DTIM_POLICY,\n\tWMI_VDEV_PARAM_IBSS_PS_WARMUP_TIME_SECS,\n\tWMI_VDEV_PARAM_IBSS_PS_1RX_CHAIN_IN_ATIM_WINDOW_ENABLE,\n\tWMI_VDEV_PARAM_RX_LEAK_WINDOW,\n\tWMI_VDEV_PARAM_STATS_AVG_FACTOR,\n\tWMI_VDEV_PARAM_DISCONNECT_TH,\n\tWMI_VDEV_PARAM_RTSCTS_RATE,\n\tWMI_VDEV_PARAM_MCC_RTSCTS_PROTECTION_ENABLE,\n\tWMI_VDEV_PARAM_MCC_BROADCAST_PROBE_ENABLE,\n\tWMI_VDEV_PARAM_TXPOWER_SCALE,\n\tWMI_VDEV_PARAM_TXPOWER_SCALE_DECR_DB,\n\tWMI_VDEV_PARAM_MCAST2UCAST_SET,\n\tWMI_VDEV_PARAM_RC_NUM_RETRIES,\n\tWMI_VDEV_PARAM_CABQ_MAXDUR,\n\tWMI_VDEV_PARAM_MFPTEST_SET,\n\tWMI_VDEV_PARAM_RTS_FIXED_RATE,\n\tWMI_VDEV_PARAM_VHT_SGIMASK,\n\tWMI_VDEV_PARAM_VHT80_RATEMASK,\n\tWMI_VDEV_PARAM_PROXY_STA,\n\tWMI_VDEV_PARAM_VIRTUAL_CELL_MODE,\n\tWMI_VDEV_PARAM_RX_DECAP_TYPE,\n\tWMI_VDEV_PARAM_BW_NSS_RATEMASK,\n\tWMI_VDEV_PARAM_SENSOR_AP,\n\tWMI_VDEV_PARAM_BEACON_RATE,\n\tWMI_VDEV_PARAM_DTIM_ENABLE_CTS,\n\tWMI_VDEV_PARAM_STA_KICKOUT,\n\tWMI_VDEV_PARAM_CAPABILITIES,\n\tWMI_VDEV_PARAM_TSF_INCREMENT,\n\tWMI_VDEV_PARAM_AMPDU_PER_AC,\n\tWMI_VDEV_PARAM_RX_FILTER,\n\tWMI_VDEV_PARAM_MGMT_TX_POWER,\n\tWMI_VDEV_PARAM_NON_AGG_SW_RETRY_TH,\n\tWMI_VDEV_PARAM_AGG_SW_RETRY_TH,\n\tWMI_VDEV_PARAM_DISABLE_DYN_BW_RTS,\n\tWMI_VDEV_PARAM_ATF_SSID_SCHED_POLICY,\n\tWMI_VDEV_PARAM_HE_DCM,\n\tWMI_VDEV_PARAM_HE_RANGE_EXT,\n\tWMI_VDEV_PARAM_ENABLE_BCAST_PROBE_RESPONSE,\n\tWMI_VDEV_PARAM_FILS_MAX_CHANNEL_GUARD_TIME,\n\tWMI_VDEV_PARAM_BA_MODE = 0x7e,\n\tWMI_VDEV_PARAM_SET_HE_SOUNDING_MODE = 0x87,\n\tWMI_VDEV_PARAM_6GHZ_PARAMS = 0x99,\n\tWMI_VDEV_PARAM_PROTOTYPE = 0x8000,\n\tWMI_VDEV_PARAM_BSS_COLOR,\n\tWMI_VDEV_PARAM_SET_HEMU_MODE,\n\tWMI_VDEV_PARAM_HEOPS_0_31 = 0x8003,\n};\n\nenum wmi_tlv_peer_flags {\n\tWMI_TLV_PEER_AUTH = 0x00000001,\n\tWMI_TLV_PEER_QOS = 0x00000002,\n\tWMI_TLV_PEER_NEED_PTK_4_WAY = 0x00000004,\n\tWMI_TLV_PEER_NEED_GTK_2_WAY = 0x00000010,\n\tWMI_TLV_PEER_APSD = 0x00000800,\n\tWMI_TLV_PEER_HT = 0x00001000,\n\tWMI_TLV_PEER_40MHZ = 0x00002000,\n\tWMI_TLV_PEER_STBC = 0x00008000,\n\tWMI_TLV_PEER_LDPC = 0x00010000,\n\tWMI_TLV_PEER_DYN_MIMOPS = 0x00020000,\n\tWMI_TLV_PEER_STATIC_MIMOPS = 0x00040000,\n\tWMI_TLV_PEER_SPATIAL_MUX = 0x00200000,\n\tWMI_TLV_PEER_VHT = 0x02000000,\n\tWMI_TLV_PEER_80MHZ = 0x04000000,\n\tWMI_TLV_PEER_PMF = 0x08000000,\n\tWMI_PEER_IS_P2P_CAPABLE = 0x20000000,\n\tWMI_PEER_160MHZ         = 0x40000000,\n\tWMI_PEER_SAFEMODE_EN    = 0x80000000,\n\n};\n\nenum wmi_tlv_peer_flags_ext {\n\tWMI_PEER_EXT_EHT = BIT(0),\n\tWMI_PEER_EXT_320MHZ = BIT(1),\n};\n\n \nenum wmi_tlv_tag {\n\tWMI_TAG_LAST_RESERVED = 15,\n\tWMI_TAG_FIRST_ARRAY_ENUM,\n\tWMI_TAG_ARRAY_UINT32 = WMI_TAG_FIRST_ARRAY_ENUM,\n\tWMI_TAG_ARRAY_BYTE,\n\tWMI_TAG_ARRAY_STRUCT,\n\tWMI_TAG_ARRAY_FIXED_STRUCT,\n\tWMI_TAG_LAST_ARRAY_ENUM = 31,\n\tWMI_TAG_SERVICE_READY_EVENT,\n\tWMI_TAG_HAL_REG_CAPABILITIES,\n\tWMI_TAG_WLAN_HOST_MEM_REQ,\n\tWMI_TAG_READY_EVENT,\n\tWMI_TAG_SCAN_EVENT,\n\tWMI_TAG_PDEV_TPC_CONFIG_EVENT,\n\tWMI_TAG_CHAN_INFO_EVENT,\n\tWMI_TAG_COMB_PHYERR_RX_HDR,\n\tWMI_TAG_VDEV_START_RESPONSE_EVENT,\n\tWMI_TAG_VDEV_STOPPED_EVENT,\n\tWMI_TAG_VDEV_INSTALL_KEY_COMPLETE_EVENT,\n\tWMI_TAG_PEER_STA_KICKOUT_EVENT,\n\tWMI_TAG_MGMT_RX_HDR,\n\tWMI_TAG_TBTT_OFFSET_EVENT,\n\tWMI_TAG_TX_DELBA_COMPLETE_EVENT,\n\tWMI_TAG_TX_ADDBA_COMPLETE_EVENT,\n\tWMI_TAG_ROAM_EVENT,\n\tWMI_TAG_WOW_EVENT_INFO,\n\tWMI_TAG_WOW_EVENT_INFO_SECTION_BITMAP,\n\tWMI_TAG_RTT_EVENT_HEADER,\n\tWMI_TAG_RTT_ERROR_REPORT_EVENT,\n\tWMI_TAG_RTT_MEAS_EVENT,\n\tWMI_TAG_ECHO_EVENT,\n\tWMI_TAG_FTM_INTG_EVENT,\n\tWMI_TAG_VDEV_GET_KEEPALIVE_EVENT,\n\tWMI_TAG_GPIO_INPUT_EVENT,\n\tWMI_TAG_CSA_EVENT,\n\tWMI_TAG_GTK_OFFLOAD_STATUS_EVENT,\n\tWMI_TAG_IGTK_INFO,\n\tWMI_TAG_DCS_INTERFERENCE_EVENT,\n\tWMI_TAG_ATH_DCS_CW_INT,\n\tWMI_TAG_WLAN_DCS_CW_INT =  \n\t\tWMI_TAG_ATH_DCS_CW_INT,\n\tWMI_TAG_ATH_DCS_WLAN_INT_STAT,\n\tWMI_TAG_WLAN_DCS_IM_TGT_STATS_T =  \n\t\tWMI_TAG_ATH_DCS_WLAN_INT_STAT,\n\tWMI_TAG_WLAN_PROFILE_CTX_T,\n\tWMI_TAG_WLAN_PROFILE_T,\n\tWMI_TAG_PDEV_QVIT_EVENT,\n\tWMI_TAG_HOST_SWBA_EVENT,\n\tWMI_TAG_TIM_INFO,\n\tWMI_TAG_P2P_NOA_INFO,\n\tWMI_TAG_STATS_EVENT,\n\tWMI_TAG_AVOID_FREQ_RANGES_EVENT,\n\tWMI_TAG_AVOID_FREQ_RANGE_DESC,\n\tWMI_TAG_GTK_REKEY_FAIL_EVENT,\n\tWMI_TAG_INIT_CMD,\n\tWMI_TAG_RESOURCE_CONFIG,\n\tWMI_TAG_WLAN_HOST_MEMORY_CHUNK,\n\tWMI_TAG_START_SCAN_CMD,\n\tWMI_TAG_STOP_SCAN_CMD,\n\tWMI_TAG_SCAN_CHAN_LIST_CMD,\n\tWMI_TAG_CHANNEL,\n\tWMI_TAG_PDEV_SET_REGDOMAIN_CMD,\n\tWMI_TAG_PDEV_SET_PARAM_CMD,\n\tWMI_TAG_PDEV_SET_WMM_PARAMS_CMD,\n\tWMI_TAG_WMM_PARAMS,\n\tWMI_TAG_PDEV_SET_QUIET_CMD,\n\tWMI_TAG_VDEV_CREATE_CMD,\n\tWMI_TAG_VDEV_DELETE_CMD,\n\tWMI_TAG_VDEV_START_REQUEST_CMD,\n\tWMI_TAG_P2P_NOA_DESCRIPTOR,\n\tWMI_TAG_P2P_GO_SET_BEACON_IE,\n\tWMI_TAG_GTK_OFFLOAD_CMD,\n\tWMI_TAG_VDEV_UP_CMD,\n\tWMI_TAG_VDEV_STOP_CMD,\n\tWMI_TAG_VDEV_DOWN_CMD,\n\tWMI_TAG_VDEV_SET_PARAM_CMD,\n\tWMI_TAG_VDEV_INSTALL_KEY_CMD,\n\tWMI_TAG_PEER_CREATE_CMD,\n\tWMI_TAG_PEER_DELETE_CMD,\n\tWMI_TAG_PEER_FLUSH_TIDS_CMD,\n\tWMI_TAG_PEER_SET_PARAM_CMD,\n\tWMI_TAG_PEER_ASSOC_COMPLETE_CMD,\n\tWMI_TAG_VHT_RATE_SET,\n\tWMI_TAG_BCN_TMPL_CMD,\n\tWMI_TAG_PRB_TMPL_CMD,\n\tWMI_TAG_BCN_PRB_INFO,\n\tWMI_TAG_PEER_TID_ADDBA_CMD,\n\tWMI_TAG_PEER_TID_DELBA_CMD,\n\tWMI_TAG_STA_POWERSAVE_MODE_CMD,\n\tWMI_TAG_STA_POWERSAVE_PARAM_CMD,\n\tWMI_TAG_STA_DTIM_PS_METHOD_CMD,\n\tWMI_TAG_ROAM_SCAN_MODE,\n\tWMI_TAG_ROAM_SCAN_RSSI_THRESHOLD,\n\tWMI_TAG_ROAM_SCAN_PERIOD,\n\tWMI_TAG_ROAM_SCAN_RSSI_CHANGE_THRESHOLD,\n\tWMI_TAG_PDEV_SUSPEND_CMD,\n\tWMI_TAG_PDEV_RESUME_CMD,\n\tWMI_TAG_ADD_BCN_FILTER_CMD,\n\tWMI_TAG_RMV_BCN_FILTER_CMD,\n\tWMI_TAG_WOW_ENABLE_CMD,\n\tWMI_TAG_WOW_HOSTWAKEUP_FROM_SLEEP_CMD,\n\tWMI_TAG_STA_UAPSD_AUTO_TRIG_CMD,\n\tWMI_TAG_STA_UAPSD_AUTO_TRIG_PARAM,\n\tWMI_TAG_SET_ARP_NS_OFFLOAD_CMD,\n\tWMI_TAG_ARP_OFFLOAD_TUPLE,\n\tWMI_TAG_NS_OFFLOAD_TUPLE,\n\tWMI_TAG_FTM_INTG_CMD,\n\tWMI_TAG_STA_KEEPALIVE_CMD,\n\tWMI_TAG_STA_KEEPALVE_ARP_RESPONSE,\n\tWMI_TAG_P2P_SET_VENDOR_IE_DATA_CMD,\n\tWMI_TAG_AP_PS_PEER_CMD,\n\tWMI_TAG_PEER_RATE_RETRY_SCHED_CMD,\n\tWMI_TAG_WLAN_PROFILE_TRIGGER_CMD,\n\tWMI_TAG_WLAN_PROFILE_SET_HIST_INTVL_CMD,\n\tWMI_TAG_WLAN_PROFILE_GET_PROF_DATA_CMD,\n\tWMI_TAG_WLAN_PROFILE_ENABLE_PROFILE_ID_CMD,\n\tWMI_TAG_WOW_DEL_PATTERN_CMD,\n\tWMI_TAG_WOW_ADD_DEL_EVT_CMD,\n\tWMI_TAG_RTT_MEASREQ_HEAD,\n\tWMI_TAG_RTT_MEASREQ_BODY,\n\tWMI_TAG_RTT_TSF_CMD,\n\tWMI_TAG_VDEV_SPECTRAL_CONFIGURE_CMD,\n\tWMI_TAG_VDEV_SPECTRAL_ENABLE_CMD,\n\tWMI_TAG_REQUEST_STATS_CMD,\n\tWMI_TAG_NLO_CONFIG_CMD,\n\tWMI_TAG_NLO_CONFIGURED_PARAMETERS,\n\tWMI_TAG_CSA_OFFLOAD_ENABLE_CMD,\n\tWMI_TAG_CSA_OFFLOAD_CHANSWITCH_CMD,\n\tWMI_TAG_CHATTER_SET_MODE_CMD,\n\tWMI_TAG_ECHO_CMD,\n\tWMI_TAG_VDEV_SET_KEEPALIVE_CMD,\n\tWMI_TAG_VDEV_GET_KEEPALIVE_CMD,\n\tWMI_TAG_FORCE_FW_HANG_CMD,\n\tWMI_TAG_GPIO_CONFIG_CMD,\n\tWMI_TAG_GPIO_OUTPUT_CMD,\n\tWMI_TAG_PEER_ADD_WDS_ENTRY_CMD,\n\tWMI_TAG_PEER_REMOVE_WDS_ENTRY_CMD,\n\tWMI_TAG_BCN_TX_HDR,\n\tWMI_TAG_BCN_SEND_FROM_HOST_CMD,\n\tWMI_TAG_MGMT_TX_HDR,\n\tWMI_TAG_ADDBA_CLEAR_RESP_CMD,\n\tWMI_TAG_ADDBA_SEND_CMD,\n\tWMI_TAG_DELBA_SEND_CMD,\n\tWMI_TAG_ADDBA_SETRESPONSE_CMD,\n\tWMI_TAG_SEND_SINGLEAMSDU_CMD,\n\tWMI_TAG_PDEV_PKTLOG_ENABLE_CMD,\n\tWMI_TAG_PDEV_PKTLOG_DISABLE_CMD,\n\tWMI_TAG_PDEV_SET_HT_IE_CMD,\n\tWMI_TAG_PDEV_SET_VHT_IE_CMD,\n\tWMI_TAG_PDEV_SET_DSCP_TID_MAP_CMD,\n\tWMI_TAG_PDEV_GREEN_AP_PS_ENABLE_CMD,\n\tWMI_TAG_PDEV_GET_TPC_CONFIG_CMD,\n\tWMI_TAG_PDEV_SET_BASE_MACADDR_CMD,\n\tWMI_TAG_PEER_MCAST_GROUP_CMD,\n\tWMI_TAG_ROAM_AP_PROFILE,\n\tWMI_TAG_AP_PROFILE,\n\tWMI_TAG_SCAN_SCH_PRIORITY_TABLE_CMD,\n\tWMI_TAG_PDEV_DFS_ENABLE_CMD,\n\tWMI_TAG_PDEV_DFS_DISABLE_CMD,\n\tWMI_TAG_WOW_ADD_PATTERN_CMD,\n\tWMI_TAG_WOW_BITMAP_PATTERN_T,\n\tWMI_TAG_WOW_IPV4_SYNC_PATTERN_T,\n\tWMI_TAG_WOW_IPV6_SYNC_PATTERN_T,\n\tWMI_TAG_WOW_MAGIC_PATTERN_CMD,\n\tWMI_TAG_SCAN_UPDATE_REQUEST_CMD,\n\tWMI_TAG_CHATTER_PKT_COALESCING_FILTER,\n\tWMI_TAG_CHATTER_COALESCING_ADD_FILTER_CMD,\n\tWMI_TAG_CHATTER_COALESCING_DELETE_FILTER_CMD,\n\tWMI_TAG_CHATTER_COALESCING_QUERY_CMD,\n\tWMI_TAG_TXBF_CMD,\n\tWMI_TAG_DEBUG_LOG_CONFIG_CMD,\n\tWMI_TAG_NLO_EVENT,\n\tWMI_TAG_CHATTER_QUERY_REPLY_EVENT,\n\tWMI_TAG_UPLOAD_H_HDR,\n\tWMI_TAG_CAPTURE_H_EVENT_HDR,\n\tWMI_TAG_VDEV_WNM_SLEEPMODE_CMD,\n\tWMI_TAG_VDEV_IPSEC_NATKEEPALIVE_FILTER_CMD,\n\tWMI_TAG_VDEV_WMM_ADDTS_CMD,\n\tWMI_TAG_VDEV_WMM_DELTS_CMD,\n\tWMI_TAG_VDEV_SET_WMM_PARAMS_CMD,\n\tWMI_TAG_TDLS_SET_STATE_CMD,\n\tWMI_TAG_TDLS_PEER_UPDATE_CMD,\n\tWMI_TAG_TDLS_PEER_EVENT,\n\tWMI_TAG_TDLS_PEER_CAPABILITIES,\n\tWMI_TAG_VDEV_MCC_SET_TBTT_MODE_CMD,\n\tWMI_TAG_ROAM_CHAN_LIST,\n\tWMI_TAG_VDEV_MCC_BCN_INTVL_CHANGE_EVENT,\n\tWMI_TAG_RESMGR_ADAPTIVE_OCS_ENABLE_DISABLE_CMD,\n\tWMI_TAG_RESMGR_SET_CHAN_TIME_QUOTA_CMD,\n\tWMI_TAG_RESMGR_SET_CHAN_LATENCY_CMD,\n\tWMI_TAG_BA_REQ_SSN_CMD,\n\tWMI_TAG_BA_RSP_SSN_EVENT,\n\tWMI_TAG_STA_SMPS_FORCE_MODE_CMD,\n\tWMI_TAG_SET_MCASTBCAST_FILTER_CMD,\n\tWMI_TAG_P2P_SET_OPPPS_CMD,\n\tWMI_TAG_P2P_SET_NOA_CMD,\n\tWMI_TAG_BA_REQ_SSN_CMD_SUB_STRUCT_PARAM,\n\tWMI_TAG_BA_REQ_SSN_EVENT_SUB_STRUCT_PARAM,\n\tWMI_TAG_STA_SMPS_PARAM_CMD,\n\tWMI_TAG_VDEV_SET_GTX_PARAMS_CMD,\n\tWMI_TAG_MCC_SCHED_TRAFFIC_STATS_CMD,\n\tWMI_TAG_MCC_SCHED_STA_TRAFFIC_STATS,\n\tWMI_TAG_OFFLOAD_BCN_TX_STATUS_EVENT,\n\tWMI_TAG_P2P_NOA_EVENT,\n\tWMI_TAG_HB_SET_ENABLE_CMD,\n\tWMI_TAG_HB_SET_TCP_PARAMS_CMD,\n\tWMI_TAG_HB_SET_TCP_PKT_FILTER_CMD,\n\tWMI_TAG_HB_SET_UDP_PARAMS_CMD,\n\tWMI_TAG_HB_SET_UDP_PKT_FILTER_CMD,\n\tWMI_TAG_HB_IND_EVENT,\n\tWMI_TAG_TX_PAUSE_EVENT,\n\tWMI_TAG_RFKILL_EVENT,\n\tWMI_TAG_DFS_RADAR_EVENT,\n\tWMI_TAG_DFS_PHYERR_FILTER_ENA_CMD,\n\tWMI_TAG_DFS_PHYERR_FILTER_DIS_CMD,\n\tWMI_TAG_BATCH_SCAN_RESULT_SCAN_LIST,\n\tWMI_TAG_BATCH_SCAN_RESULT_NETWORK_INFO,\n\tWMI_TAG_BATCH_SCAN_ENABLE_CMD,\n\tWMI_TAG_BATCH_SCAN_DISABLE_CMD,\n\tWMI_TAG_BATCH_SCAN_TRIGGER_RESULT_CMD,\n\tWMI_TAG_BATCH_SCAN_ENABLED_EVENT,\n\tWMI_TAG_BATCH_SCAN_RESULT_EVENT,\n\tWMI_TAG_VDEV_PLMREQ_START_CMD,\n\tWMI_TAG_VDEV_PLMREQ_STOP_CMD,\n\tWMI_TAG_THERMAL_MGMT_CMD,\n\tWMI_TAG_THERMAL_MGMT_EVENT,\n\tWMI_TAG_PEER_INFO_REQ_CMD,\n\tWMI_TAG_PEER_INFO_EVENT,\n\tWMI_TAG_PEER_INFO,\n\tWMI_TAG_PEER_TX_FAIL_CNT_THR_EVENT,\n\tWMI_TAG_RMC_SET_MODE_CMD,\n\tWMI_TAG_RMC_SET_ACTION_PERIOD_CMD,\n\tWMI_TAG_RMC_CONFIG_CMD,\n\tWMI_TAG_MHF_OFFLOAD_SET_MODE_CMD,\n\tWMI_TAG_MHF_OFFLOAD_PLUMB_ROUTING_TABLE_CMD,\n\tWMI_TAG_ADD_PROACTIVE_ARP_RSP_PATTERN_CMD,\n\tWMI_TAG_DEL_PROACTIVE_ARP_RSP_PATTERN_CMD,\n\tWMI_TAG_NAN_CMD_PARAM,\n\tWMI_TAG_NAN_EVENT_HDR,\n\tWMI_TAG_PDEV_L1SS_TRACK_EVENT,\n\tWMI_TAG_DIAG_DATA_CONTAINER_EVENT,\n\tWMI_TAG_MODEM_POWER_STATE_CMD_PARAM,\n\tWMI_TAG_PEER_GET_ESTIMATED_LINKSPEED_CMD,\n\tWMI_TAG_PEER_ESTIMATED_LINKSPEED_EVENT,\n\tWMI_TAG_AGGR_STATE_TRIG_EVENT,\n\tWMI_TAG_MHF_OFFLOAD_ROUTING_TABLE_ENTRY,\n\tWMI_TAG_ROAM_SCAN_CMD,\n\tWMI_TAG_REQ_STATS_EXT_CMD,\n\tWMI_TAG_STATS_EXT_EVENT,\n\tWMI_TAG_OBSS_SCAN_ENABLE_CMD,\n\tWMI_TAG_OBSS_SCAN_DISABLE_CMD,\n\tWMI_TAG_OFFLOAD_PRB_RSP_TX_STATUS_EVENT,\n\tWMI_TAG_PDEV_SET_LED_CONFIG_CMD,\n\tWMI_TAG_HOST_AUTO_SHUTDOWN_CFG_CMD,\n\tWMI_TAG_HOST_AUTO_SHUTDOWN_EVENT,\n\tWMI_TAG_UPDATE_WHAL_MIB_STATS_EVENT,\n\tWMI_TAG_CHAN_AVOID_UPDATE_CMD_PARAM,\n\tWMI_TAG_WOW_IOAC_PKT_PATTERN_T,\n\tWMI_TAG_WOW_IOAC_TMR_PATTERN_T,\n\tWMI_TAG_WOW_IOAC_ADD_KEEPALIVE_CMD,\n\tWMI_TAG_WOW_IOAC_DEL_KEEPALIVE_CMD,\n\tWMI_TAG_WOW_IOAC_KEEPALIVE_T,\n\tWMI_TAG_WOW_IOAC_ADD_PATTERN_CMD,\n\tWMI_TAG_WOW_IOAC_DEL_PATTERN_CMD,\n\tWMI_TAG_START_LINK_STATS_CMD,\n\tWMI_TAG_CLEAR_LINK_STATS_CMD,\n\tWMI_TAG_REQUEST_LINK_STATS_CMD,\n\tWMI_TAG_IFACE_LINK_STATS_EVENT,\n\tWMI_TAG_RADIO_LINK_STATS_EVENT,\n\tWMI_TAG_PEER_STATS_EVENT,\n\tWMI_TAG_CHANNEL_STATS,\n\tWMI_TAG_RADIO_LINK_STATS,\n\tWMI_TAG_RATE_STATS,\n\tWMI_TAG_PEER_LINK_STATS,\n\tWMI_TAG_WMM_AC_STATS,\n\tWMI_TAG_IFACE_LINK_STATS,\n\tWMI_TAG_LPI_MGMT_SNOOPING_CONFIG_CMD,\n\tWMI_TAG_LPI_START_SCAN_CMD,\n\tWMI_TAG_LPI_STOP_SCAN_CMD,\n\tWMI_TAG_LPI_RESULT_EVENT,\n\tWMI_TAG_PEER_STATE_EVENT,\n\tWMI_TAG_EXTSCAN_BUCKET_CMD,\n\tWMI_TAG_EXTSCAN_BUCKET_CHANNEL_EVENT,\n\tWMI_TAG_EXTSCAN_START_CMD,\n\tWMI_TAG_EXTSCAN_STOP_CMD,\n\tWMI_TAG_EXTSCAN_CONFIGURE_WLAN_CHANGE_MONITOR_CMD,\n\tWMI_TAG_EXTSCAN_WLAN_CHANGE_BSSID_PARAM_CMD,\n\tWMI_TAG_EXTSCAN_CONFIGURE_HOTLIST_MONITOR_CMD,\n\tWMI_TAG_EXTSCAN_GET_CACHED_RESULTS_CMD,\n\tWMI_TAG_EXTSCAN_GET_WLAN_CHANGE_RESULTS_CMD,\n\tWMI_TAG_EXTSCAN_SET_CAPABILITIES_CMD,\n\tWMI_TAG_EXTSCAN_GET_CAPABILITIES_CMD,\n\tWMI_TAG_EXTSCAN_OPERATION_EVENT,\n\tWMI_TAG_EXTSCAN_START_STOP_EVENT,\n\tWMI_TAG_EXTSCAN_TABLE_USAGE_EVENT,\n\tWMI_TAG_EXTSCAN_WLAN_DESCRIPTOR_EVENT,\n\tWMI_TAG_EXTSCAN_RSSI_INFO_EVENT,\n\tWMI_TAG_EXTSCAN_CACHED_RESULTS_EVENT,\n\tWMI_TAG_EXTSCAN_WLAN_CHANGE_RESULTS_EVENT,\n\tWMI_TAG_EXTSCAN_WLAN_CHANGE_RESULT_BSSID_EVENT,\n\tWMI_TAG_EXTSCAN_HOTLIST_MATCH_EVENT,\n\tWMI_TAG_EXTSCAN_CAPABILITIES_EVENT,\n\tWMI_TAG_EXTSCAN_CACHE_CAPABILITIES_EVENT,\n\tWMI_TAG_EXTSCAN_WLAN_CHANGE_MONITOR_CAPABILITIES_EVENT,\n\tWMI_TAG_EXTSCAN_HOTLIST_MONITOR_CAPABILITIES_EVENT,\n\tWMI_TAG_D0_WOW_ENABLE_DISABLE_CMD,\n\tWMI_TAG_D0_WOW_DISABLE_ACK_EVENT,\n\tWMI_TAG_UNIT_TEST_CMD,\n\tWMI_TAG_ROAM_OFFLOAD_TLV_PARAM,\n\tWMI_TAG_ROAM_11I_OFFLOAD_TLV_PARAM,\n\tWMI_TAG_ROAM_11R_OFFLOAD_TLV_PARAM,\n\tWMI_TAG_ROAM_ESE_OFFLOAD_TLV_PARAM,\n\tWMI_TAG_ROAM_SYNCH_EVENT,\n\tWMI_TAG_ROAM_SYNCH_COMPLETE,\n\tWMI_TAG_EXTWOW_ENABLE_CMD,\n\tWMI_TAG_EXTWOW_SET_APP_TYPE1_PARAMS_CMD,\n\tWMI_TAG_EXTWOW_SET_APP_TYPE2_PARAMS_CMD,\n\tWMI_TAG_LPI_STATUS_EVENT,\n\tWMI_TAG_LPI_HANDOFF_EVENT,\n\tWMI_TAG_VDEV_RATE_STATS_EVENT,\n\tWMI_TAG_VDEV_RATE_HT_INFO,\n\tWMI_TAG_RIC_REQUEST,\n\tWMI_TAG_PDEV_GET_TEMPERATURE_CMD,\n\tWMI_TAG_PDEV_TEMPERATURE_EVENT,\n\tWMI_TAG_SET_DHCP_SERVER_OFFLOAD_CMD,\n\tWMI_TAG_TPC_CHAINMASK_CONFIG_CMD,\n\tWMI_TAG_RIC_TSPEC,\n\tWMI_TAG_TPC_CHAINMASK_CONFIG,\n\tWMI_TAG_IPA_OFFLOAD_ENABLE_DISABLE_CMD,\n\tWMI_TAG_SCAN_PROB_REQ_OUI_CMD,\n\tWMI_TAG_KEY_MATERIAL,\n\tWMI_TAG_TDLS_SET_OFFCHAN_MODE_CMD,\n\tWMI_TAG_SET_LED_FLASHING_CMD,\n\tWMI_TAG_MDNS_OFFLOAD_CMD,\n\tWMI_TAG_MDNS_SET_FQDN_CMD,\n\tWMI_TAG_MDNS_SET_RESP_CMD,\n\tWMI_TAG_MDNS_GET_STATS_CMD,\n\tWMI_TAG_MDNS_STATS_EVENT,\n\tWMI_TAG_ROAM_INVOKE_CMD,\n\tWMI_TAG_PDEV_RESUME_EVENT,\n\tWMI_TAG_PDEV_SET_ANTENNA_DIVERSITY_CMD,\n\tWMI_TAG_SAP_OFL_ENABLE_CMD,\n\tWMI_TAG_SAP_OFL_ADD_STA_EVENT,\n\tWMI_TAG_SAP_OFL_DEL_STA_EVENT,\n\tWMI_TAG_APFIND_CMD_PARAM,\n\tWMI_TAG_APFIND_EVENT_HDR,\n\tWMI_TAG_OCB_SET_SCHED_CMD,\n\tWMI_TAG_OCB_SET_SCHED_EVENT,\n\tWMI_TAG_OCB_SET_CONFIG_CMD,\n\tWMI_TAG_OCB_SET_CONFIG_RESP_EVENT,\n\tWMI_TAG_OCB_SET_UTC_TIME_CMD,\n\tWMI_TAG_OCB_START_TIMING_ADVERT_CMD,\n\tWMI_TAG_OCB_STOP_TIMING_ADVERT_CMD,\n\tWMI_TAG_OCB_GET_TSF_TIMER_CMD,\n\tWMI_TAG_OCB_GET_TSF_TIMER_RESP_EVENT,\n\tWMI_TAG_DCC_GET_STATS_CMD,\n\tWMI_TAG_DCC_CHANNEL_STATS_REQUEST,\n\tWMI_TAG_DCC_GET_STATS_RESP_EVENT,\n\tWMI_TAG_DCC_CLEAR_STATS_CMD,\n\tWMI_TAG_DCC_UPDATE_NDL_CMD,\n\tWMI_TAG_DCC_UPDATE_NDL_RESP_EVENT,\n\tWMI_TAG_DCC_STATS_EVENT,\n\tWMI_TAG_OCB_CHANNEL,\n\tWMI_TAG_OCB_SCHEDULE_ELEMENT,\n\tWMI_TAG_DCC_NDL_STATS_PER_CHANNEL,\n\tWMI_TAG_DCC_NDL_CHAN,\n\tWMI_TAG_QOS_PARAMETER,\n\tWMI_TAG_DCC_NDL_ACTIVE_STATE_CONFIG,\n\tWMI_TAG_ROAM_SCAN_EXTENDED_THRESHOLD_PARAM,\n\tWMI_TAG_ROAM_FILTER,\n\tWMI_TAG_PASSPOINT_CONFIG_CMD,\n\tWMI_TAG_PASSPOINT_EVENT_HDR,\n\tWMI_TAG_EXTSCAN_CONFIGURE_HOTLIST_SSID_MONITOR_CMD,\n\tWMI_TAG_EXTSCAN_HOTLIST_SSID_MATCH_EVENT,\n\tWMI_TAG_VDEV_TSF_TSTAMP_ACTION_CMD,\n\tWMI_TAG_VDEV_TSF_REPORT_EVENT,\n\tWMI_TAG_GET_FW_MEM_DUMP,\n\tWMI_TAG_UPDATE_FW_MEM_DUMP,\n\tWMI_TAG_FW_MEM_DUMP_PARAMS,\n\tWMI_TAG_DEBUG_MESG_FLUSH,\n\tWMI_TAG_DEBUG_MESG_FLUSH_COMPLETE,\n\tWMI_TAG_PEER_SET_RATE_REPORT_CONDITION,\n\tWMI_TAG_ROAM_SUBNET_CHANGE_CONFIG,\n\tWMI_TAG_VDEV_SET_IE_CMD,\n\tWMI_TAG_RSSI_BREACH_MONITOR_CONFIG,\n\tWMI_TAG_RSSI_BREACH_EVENT,\n\tWMI_TAG_WOW_EVENT_INITIAL_WAKEUP,\n\tWMI_TAG_SOC_SET_PCL_CMD,\n\tWMI_TAG_SOC_SET_HW_MODE_CMD,\n\tWMI_TAG_SOC_SET_HW_MODE_RESPONSE_EVENT,\n\tWMI_TAG_SOC_HW_MODE_TRANSITION_EVENT,\n\tWMI_TAG_VDEV_TXRX_STREAMS,\n\tWMI_TAG_SOC_SET_HW_MODE_RESPONSE_VDEV_MAC_ENTRY,\n\tWMI_TAG_SOC_SET_DUAL_MAC_CONFIG_CMD,\n\tWMI_TAG_SOC_SET_DUAL_MAC_CONFIG_RESPONSE_EVENT,\n\tWMI_TAG_WOW_IOAC_SOCK_PATTERN_T,\n\tWMI_TAG_WOW_ENABLE_ICMPV6_NA_FLT_CMD,\n\tWMI_TAG_DIAG_EVENT_LOG_CONFIG,\n\tWMI_TAG_DIAG_EVENT_LOG_SUPPORTED_EVENT_FIXED_PARAMS,\n\tWMI_TAG_PACKET_FILTER_CONFIG,\n\tWMI_TAG_PACKET_FILTER_ENABLE,\n\tWMI_TAG_SAP_SET_BLACKLIST_PARAM_CMD,\n\tWMI_TAG_MGMT_TX_SEND_CMD,\n\tWMI_TAG_MGMT_TX_COMPL_EVENT,\n\tWMI_TAG_SOC_SET_ANTENNA_MODE_CMD,\n\tWMI_TAG_WOW_UDP_SVC_OFLD_CMD,\n\tWMI_TAG_LRO_INFO_CMD,\n\tWMI_TAG_ROAM_EARLYSTOP_RSSI_THRES_PARAM,\n\tWMI_TAG_SERVICE_READY_EXT_EVENT,\n\tWMI_TAG_MAWC_SENSOR_REPORT_IND_CMD,\n\tWMI_TAG_MAWC_ENABLE_SENSOR_EVENT,\n\tWMI_TAG_ROAM_CONFIGURE_MAWC_CMD,\n\tWMI_TAG_NLO_CONFIGURE_MAWC_CMD,\n\tWMI_TAG_EXTSCAN_CONFIGURE_MAWC_CMD,\n\tWMI_TAG_PEER_ASSOC_CONF_EVENT,\n\tWMI_TAG_WOW_HOSTWAKEUP_GPIO_PIN_PATTERN_CONFIG_CMD,\n\tWMI_TAG_AP_PS_EGAP_PARAM_CMD,\n\tWMI_TAG_AP_PS_EGAP_INFO_EVENT,\n\tWMI_TAG_PMF_OFFLOAD_SET_SA_QUERY_CMD,\n\tWMI_TAG_TRANSFER_DATA_TO_FLASH_CMD,\n\tWMI_TAG_TRANSFER_DATA_TO_FLASH_COMPLETE_EVENT,\n\tWMI_TAG_SCPC_EVENT,\n\tWMI_TAG_AP_PS_EGAP_INFO_CHAINMASK_LIST,\n\tWMI_TAG_STA_SMPS_FORCE_MODE_COMPLETE_EVENT,\n\tWMI_TAG_BPF_GET_CAPABILITY_CMD,\n\tWMI_TAG_BPF_CAPABILITY_INFO_EVT,\n\tWMI_TAG_BPF_GET_VDEV_STATS_CMD,\n\tWMI_TAG_BPF_VDEV_STATS_INFO_EVT,\n\tWMI_TAG_BPF_SET_VDEV_INSTRUCTIONS_CMD,\n\tWMI_TAG_BPF_DEL_VDEV_INSTRUCTIONS_CMD,\n\tWMI_TAG_VDEV_DELETE_RESP_EVENT,\n\tWMI_TAG_PEER_DELETE_RESP_EVENT,\n\tWMI_TAG_ROAM_DENSE_THRES_PARAM,\n\tWMI_TAG_ENLO_CANDIDATE_SCORE_PARAM,\n\tWMI_TAG_PEER_UPDATE_WDS_ENTRY_CMD,\n\tWMI_TAG_VDEV_CONFIG_RATEMASK,\n\tWMI_TAG_PDEV_FIPS_CMD,\n\tWMI_TAG_PDEV_SMART_ANT_ENABLE_CMD,\n\tWMI_TAG_PDEV_SMART_ANT_SET_RX_ANTENNA_CMD,\n\tWMI_TAG_PEER_SMART_ANT_SET_TX_ANTENNA_CMD,\n\tWMI_TAG_PEER_SMART_ANT_SET_TRAIN_ANTENNA_CMD,\n\tWMI_TAG_PEER_SMART_ANT_SET_NODE_CONFIG_OPS_CMD,\n\tWMI_TAG_PDEV_SET_ANT_SWITCH_TBL_CMD,\n\tWMI_TAG_PDEV_SET_CTL_TABLE_CMD,\n\tWMI_TAG_PDEV_SET_MIMOGAIN_TABLE_CMD,\n\tWMI_TAG_FWTEST_SET_PARAM_CMD,\n\tWMI_TAG_PEER_ATF_REQUEST,\n\tWMI_TAG_VDEV_ATF_REQUEST,\n\tWMI_TAG_PDEV_GET_ANI_CCK_CONFIG_CMD,\n\tWMI_TAG_PDEV_GET_ANI_OFDM_CONFIG_CMD,\n\tWMI_TAG_INST_RSSI_STATS_RESP,\n\tWMI_TAG_MED_UTIL_REPORT_EVENT,\n\tWMI_TAG_PEER_STA_PS_STATECHANGE_EVENT,\n\tWMI_TAG_WDS_ADDR_EVENT,\n\tWMI_TAG_PEER_RATECODE_LIST_EVENT,\n\tWMI_TAG_PDEV_NFCAL_POWER_ALL_CHANNELS_EVENT,\n\tWMI_TAG_PDEV_TPC_EVENT,\n\tWMI_TAG_ANI_OFDM_EVENT,\n\tWMI_TAG_ANI_CCK_EVENT,\n\tWMI_TAG_PDEV_CHANNEL_HOPPING_EVENT,\n\tWMI_TAG_PDEV_FIPS_EVENT,\n\tWMI_TAG_ATF_PEER_INFO,\n\tWMI_TAG_PDEV_GET_TPC_CMD,\n\tWMI_TAG_VDEV_FILTER_NRP_CONFIG_CMD,\n\tWMI_TAG_QBOOST_CFG_CMD,\n\tWMI_TAG_PDEV_SMART_ANT_GPIO_HANDLE,\n\tWMI_TAG_PEER_SMART_ANT_SET_TX_ANTENNA_SERIES,\n\tWMI_TAG_PEER_SMART_ANT_SET_TRAIN_ANTENNA_PARAM,\n\tWMI_TAG_PDEV_SET_ANT_CTRL_CHAIN,\n\tWMI_TAG_PEER_CCK_OFDM_RATE_INFO,\n\tWMI_TAG_PEER_MCS_RATE_INFO,\n\tWMI_TAG_PDEV_NFCAL_POWER_ALL_CHANNELS_NFDBR,\n\tWMI_TAG_PDEV_NFCAL_POWER_ALL_CHANNELS_NFDBM,\n\tWMI_TAG_PDEV_NFCAL_POWER_ALL_CHANNELS_FREQNUM,\n\tWMI_TAG_MU_REPORT_TOTAL_MU,\n\tWMI_TAG_VDEV_SET_DSCP_TID_MAP_CMD,\n\tWMI_TAG_ROAM_SET_MBO,\n\tWMI_TAG_MIB_STATS_ENABLE_CMD,\n\tWMI_TAG_NAN_DISC_IFACE_CREATED_EVENT,\n\tWMI_TAG_NAN_DISC_IFACE_DELETED_EVENT,\n\tWMI_TAG_NAN_STARTED_CLUSTER_EVENT,\n\tWMI_TAG_NAN_JOINED_CLUSTER_EVENT,\n\tWMI_TAG_NDI_GET_CAP_REQ,\n\tWMI_TAG_NDP_INITIATOR_REQ,\n\tWMI_TAG_NDP_RESPONDER_REQ,\n\tWMI_TAG_NDP_END_REQ,\n\tWMI_TAG_NDI_CAP_RSP_EVENT,\n\tWMI_TAG_NDP_INITIATOR_RSP_EVENT,\n\tWMI_TAG_NDP_RESPONDER_RSP_EVENT,\n\tWMI_TAG_NDP_END_RSP_EVENT,\n\tWMI_TAG_NDP_INDICATION_EVENT,\n\tWMI_TAG_NDP_CONFIRM_EVENT,\n\tWMI_TAG_NDP_END_INDICATION_EVENT,\n\tWMI_TAG_VDEV_SET_QUIET_CMD,\n\tWMI_TAG_PDEV_SET_PCL_CMD,\n\tWMI_TAG_PDEV_SET_HW_MODE_CMD,\n\tWMI_TAG_PDEV_SET_MAC_CONFIG_CMD,\n\tWMI_TAG_PDEV_SET_ANTENNA_MODE_CMD,\n\tWMI_TAG_PDEV_SET_HW_MODE_RESPONSE_EVENT,\n\tWMI_TAG_PDEV_HW_MODE_TRANSITION_EVENT,\n\tWMI_TAG_PDEV_SET_HW_MODE_RESPONSE_VDEV_MAC_ENTRY,\n\tWMI_TAG_PDEV_SET_MAC_CONFIG_RESPONSE_EVENT,\n\tWMI_TAG_COEX_CONFIG_CMD,\n\tWMI_TAG_CONFIG_ENHANCED_MCAST_FILTER,\n\tWMI_TAG_CHAN_AVOID_RPT_ALLOW_CMD,\n\tWMI_TAG_SET_PERIODIC_CHANNEL_STATS_CONFIG,\n\tWMI_TAG_VDEV_SET_CUSTOM_AGGR_SIZE_CMD,\n\tWMI_TAG_PDEV_WAL_POWER_DEBUG_CMD,\n\tWMI_TAG_MAC_PHY_CAPABILITIES,\n\tWMI_TAG_HW_MODE_CAPABILITIES,\n\tWMI_TAG_SOC_MAC_PHY_HW_MODE_CAPS,\n\tWMI_TAG_HAL_REG_CAPABILITIES_EXT,\n\tWMI_TAG_SOC_HAL_REG_CAPABILITIES,\n\tWMI_TAG_VDEV_WISA_CMD,\n\tWMI_TAG_TX_POWER_LEVEL_STATS_EVT,\n\tWMI_TAG_SCAN_ADAPTIVE_DWELL_PARAMETERS_TLV,\n\tWMI_TAG_SCAN_ADAPTIVE_DWELL_CONFIG,\n\tWMI_TAG_WOW_SET_ACTION_WAKE_UP_CMD,\n\tWMI_TAG_NDP_END_RSP_PER_NDI,\n\tWMI_TAG_PEER_BWF_REQUEST,\n\tWMI_TAG_BWF_PEER_INFO,\n\tWMI_TAG_DBGLOG_TIME_STAMP_SYNC_CMD,\n\tWMI_TAG_RMC_SET_LEADER_CMD,\n\tWMI_TAG_RMC_MANUAL_LEADER_EVENT,\n\tWMI_TAG_PER_CHAIN_RSSI_STATS,\n\tWMI_TAG_RSSI_STATS,\n\tWMI_TAG_P2P_LO_START_CMD,\n\tWMI_TAG_P2P_LO_STOP_CMD,\n\tWMI_TAG_P2P_LO_STOPPED_EVENT,\n\tWMI_TAG_REORDER_QUEUE_SETUP_CMD,\n\tWMI_TAG_REORDER_QUEUE_REMOVE_CMD,\n\tWMI_TAG_SET_MULTIPLE_MCAST_FILTER_CMD,\n\tWMI_TAG_MGMT_TX_COMPL_BUNDLE_EVENT,\n\tWMI_TAG_READ_DATA_FROM_FLASH_CMD,\n\tWMI_TAG_READ_DATA_FROM_FLASH_EVENT,\n\tWMI_TAG_PDEV_SET_REORDER_TIMEOUT_VAL_CMD,\n\tWMI_TAG_PEER_SET_RX_BLOCKSIZE_CMD,\n\tWMI_TAG_PDEV_SET_WAKEUP_CONFIG_CMDID,\n\tWMI_TAG_TLV_BUF_LEN_PARAM,\n\tWMI_TAG_SERVICE_AVAILABLE_EVENT,\n\tWMI_TAG_PEER_ANTDIV_INFO_REQ_CMD,\n\tWMI_TAG_PEER_ANTDIV_INFO_EVENT,\n\tWMI_TAG_PEER_ANTDIV_INFO,\n\tWMI_TAG_PDEV_GET_ANTDIV_STATUS_CMD,\n\tWMI_TAG_PDEV_ANTDIV_STATUS_EVENT,\n\tWMI_TAG_MNT_FILTER_CMD,\n\tWMI_TAG_GET_CHIP_POWER_STATS_CMD,\n\tWMI_TAG_PDEV_CHIP_POWER_STATS_EVENT,\n\tWMI_TAG_COEX_GET_ANTENNA_ISOLATION_CMD,\n\tWMI_TAG_COEX_REPORT_ISOLATION_EVENT,\n\tWMI_TAG_CHAN_CCA_STATS,\n\tWMI_TAG_PEER_SIGNAL_STATS,\n\tWMI_TAG_TX_STATS,\n\tWMI_TAG_PEER_AC_TX_STATS,\n\tWMI_TAG_RX_STATS,\n\tWMI_TAG_PEER_AC_RX_STATS,\n\tWMI_TAG_REPORT_STATS_EVENT,\n\tWMI_TAG_CHAN_CCA_STATS_THRESH,\n\tWMI_TAG_PEER_SIGNAL_STATS_THRESH,\n\tWMI_TAG_TX_STATS_THRESH,\n\tWMI_TAG_RX_STATS_THRESH,\n\tWMI_TAG_PDEV_SET_STATS_THRESHOLD_CMD,\n\tWMI_TAG_REQUEST_WLAN_STATS_CMD,\n\tWMI_TAG_RX_AGGR_FAILURE_EVENT,\n\tWMI_TAG_RX_AGGR_FAILURE_INFO,\n\tWMI_TAG_VDEV_ENCRYPT_DECRYPT_DATA_REQ_CMD,\n\tWMI_TAG_VDEV_ENCRYPT_DECRYPT_DATA_RESP_EVENT,\n\tWMI_TAG_PDEV_BAND_TO_MAC,\n\tWMI_TAG_TBTT_OFFSET_INFO,\n\tWMI_TAG_TBTT_OFFSET_EXT_EVENT,\n\tWMI_TAG_SAR_LIMITS_CMD,\n\tWMI_TAG_SAR_LIMIT_CMD_ROW,\n\tWMI_TAG_PDEV_DFS_PHYERR_OFFLOAD_ENABLE_CMD,\n\tWMI_TAG_PDEV_DFS_PHYERR_OFFLOAD_DISABLE_CMD,\n\tWMI_TAG_VDEV_ADFS_CH_CFG_CMD,\n\tWMI_TAG_VDEV_ADFS_OCAC_ABORT_CMD,\n\tWMI_TAG_PDEV_DFS_RADAR_DETECTION_EVENT,\n\tWMI_TAG_VDEV_ADFS_OCAC_COMPLETE_EVENT,\n\tWMI_TAG_VDEV_DFS_CAC_COMPLETE_EVENT,\n\tWMI_TAG_VENDOR_OUI,\n\tWMI_TAG_REQUEST_RCPI_CMD,\n\tWMI_TAG_UPDATE_RCPI_EVENT,\n\tWMI_TAG_REQUEST_PEER_STATS_INFO_CMD,\n\tWMI_TAG_PEER_STATS_INFO,\n\tWMI_TAG_PEER_STATS_INFO_EVENT,\n\tWMI_TAG_PKGID_EVENT,\n\tWMI_TAG_CONNECTED_NLO_RSSI_PARAMS,\n\tWMI_TAG_SET_CURRENT_COUNTRY_CMD,\n\tWMI_TAG_REGULATORY_RULE_STRUCT,\n\tWMI_TAG_REG_CHAN_LIST_CC_EVENT,\n\tWMI_TAG_11D_SCAN_START_CMD,\n\tWMI_TAG_11D_SCAN_STOP_CMD,\n\tWMI_TAG_11D_NEW_COUNTRY_EVENT,\n\tWMI_TAG_REQUEST_RADIO_CHAN_STATS_CMD,\n\tWMI_TAG_RADIO_CHAN_STATS,\n\tWMI_TAG_RADIO_CHAN_STATS_EVENT,\n\tWMI_TAG_ROAM_PER_CONFIG,\n\tWMI_TAG_VDEV_ADD_MAC_ADDR_TO_RX_FILTER_CMD,\n\tWMI_TAG_VDEV_ADD_MAC_ADDR_TO_RX_FILTER_STATUS_EVENT,\n\tWMI_TAG_BPF_SET_VDEV_ACTIVE_MODE_CMD,\n\tWMI_TAG_HW_DATA_FILTER_CMD,\n\tWMI_TAG_CONNECTED_NLO_BSS_BAND_RSSI_PREF,\n\tWMI_TAG_PEER_OPER_MODE_CHANGE_EVENT,\n\tWMI_TAG_CHIP_POWER_SAVE_FAILURE_DETECTED,\n\tWMI_TAG_PDEV_MULTIPLE_VDEV_RESTART_REQUEST_CMD,\n\tWMI_TAG_PDEV_CSA_SWITCH_COUNT_STATUS_EVENT,\n\tWMI_TAG_PDEV_UPDATE_PKT_ROUTING_CMD,\n\tWMI_TAG_PDEV_CHECK_CAL_VERSION_CMD,\n\tWMI_TAG_PDEV_CHECK_CAL_VERSION_EVENT,\n\tWMI_TAG_PDEV_SET_DIVERSITY_GAIN_CMD,\n\tWMI_TAG_MAC_PHY_CHAINMASK_COMBO,\n\tWMI_TAG_MAC_PHY_CHAINMASK_CAPABILITY,\n\tWMI_TAG_VDEV_SET_ARP_STATS_CMD,\n\tWMI_TAG_VDEV_GET_ARP_STATS_CMD,\n\tWMI_TAG_VDEV_GET_ARP_STATS_EVENT,\n\tWMI_TAG_IFACE_OFFLOAD_STATS,\n\tWMI_TAG_REQUEST_STATS_CMD_SUB_STRUCT_PARAM,\n\tWMI_TAG_RSSI_CTL_EXT,\n\tWMI_TAG_SINGLE_PHYERR_EXT_RX_HDR,\n\tWMI_TAG_COEX_BT_ACTIVITY_EVENT,\n\tWMI_TAG_VDEV_GET_TX_POWER_CMD,\n\tWMI_TAG_VDEV_TX_POWER_EVENT,\n\tWMI_TAG_OFFCHAN_DATA_TX_COMPL_EVENT,\n\tWMI_TAG_OFFCHAN_DATA_TX_SEND_CMD,\n\tWMI_TAG_TX_SEND_PARAMS,\n\tWMI_TAG_HE_RATE_SET,\n\tWMI_TAG_CONGESTION_STATS,\n\tWMI_TAG_SET_INIT_COUNTRY_CMD,\n\tWMI_TAG_SCAN_DBS_DUTY_CYCLE,\n\tWMI_TAG_SCAN_DBS_DUTY_CYCLE_PARAM_TLV,\n\tWMI_TAG_PDEV_DIV_GET_RSSI_ANTID,\n\tWMI_TAG_THERM_THROT_CONFIG_REQUEST,\n\tWMI_TAG_THERM_THROT_LEVEL_CONFIG_INFO,\n\tWMI_TAG_THERM_THROT_STATS_EVENT,\n\tWMI_TAG_THERM_THROT_LEVEL_STATS_INFO,\n\tWMI_TAG_PDEV_DIV_RSSI_ANTID_EVENT,\n\tWMI_TAG_OEM_DMA_RING_CAPABILITIES,\n\tWMI_TAG_OEM_DMA_RING_CFG_REQ,\n\tWMI_TAG_OEM_DMA_RING_CFG_RSP,\n\tWMI_TAG_OEM_INDIRECT_DATA,\n\tWMI_TAG_OEM_DMA_BUF_RELEASE,\n\tWMI_TAG_OEM_DMA_BUF_RELEASE_ENTRY,\n\tWMI_TAG_PDEV_BSS_CHAN_INFO_REQUEST,\n\tWMI_TAG_PDEV_BSS_CHAN_INFO_EVENT,\n\tWMI_TAG_ROAM_LCA_DISALLOW_CONFIG,\n\tWMI_TAG_VDEV_LIMIT_OFFCHAN_CMD,\n\tWMI_TAG_ROAM_RSSI_REJECTION_OCE_CONFIG,\n\tWMI_TAG_UNIT_TEST_EVENT,\n\tWMI_TAG_ROAM_FILS_OFFLOAD,\n\tWMI_TAG_PDEV_UPDATE_PMK_CACHE_CMD,\n\tWMI_TAG_PMK_CACHE,\n\tWMI_TAG_PDEV_UPDATE_FILS_HLP_PKT_CMD,\n\tWMI_TAG_ROAM_FILS_SYNCH,\n\tWMI_TAG_GTK_OFFLOAD_EXTENDED,\n\tWMI_TAG_ROAM_BG_SCAN_ROAMING,\n\tWMI_TAG_OIC_PING_OFFLOAD_PARAMS_CMD,\n\tWMI_TAG_OIC_PING_OFFLOAD_SET_ENABLE_CMD,\n\tWMI_TAG_OIC_PING_HANDOFF_EVENT,\n\tWMI_TAG_DHCP_LEASE_RENEW_OFFLOAD_CMD,\n\tWMI_TAG_DHCP_LEASE_RENEW_EVENT,\n\tWMI_TAG_BTM_CONFIG,\n\tWMI_TAG_DEBUG_MESG_FW_DATA_STALL,\n\tWMI_TAG_WLM_CONFIG_CMD,\n\tWMI_TAG_PDEV_UPDATE_CTLTABLE_REQUEST,\n\tWMI_TAG_PDEV_UPDATE_CTLTABLE_EVENT,\n\tWMI_TAG_ROAM_CND_SCORING_PARAM,\n\tWMI_TAG_PDEV_CONFIG_VENDOR_OUI_ACTION,\n\tWMI_TAG_VENDOR_OUI_EXT,\n\tWMI_TAG_ROAM_SYNCH_FRAME_EVENT,\n\tWMI_TAG_FD_SEND_FROM_HOST_CMD,\n\tWMI_TAG_ENABLE_FILS_CMD,\n\tWMI_TAG_HOST_SWFDA_EVENT,\n\tWMI_TAG_BCN_OFFLOAD_CTRL_CMD,\n\tWMI_TAG_PDEV_SET_AC_TX_QUEUE_OPTIMIZED_CMD,\n\tWMI_TAG_STATS_PERIOD,\n\tWMI_TAG_NDL_SCHEDULE_UPDATE,\n\tWMI_TAG_PEER_TID_MSDUQ_QDEPTH_THRESH_UPDATE_CMD,\n\tWMI_TAG_MSDUQ_QDEPTH_THRESH_UPDATE,\n\tWMI_TAG_PDEV_SET_RX_FILTER_PROMISCUOUS_CMD,\n\tWMI_TAG_SAR2_RESULT_EVENT,\n\tWMI_TAG_SAR_CAPABILITIES,\n\tWMI_TAG_SAP_OBSS_DETECTION_CFG_CMD,\n\tWMI_TAG_SAP_OBSS_DETECTION_INFO_EVT,\n\tWMI_TAG_DMA_RING_CAPABILITIES,\n\tWMI_TAG_DMA_RING_CFG_REQ,\n\tWMI_TAG_DMA_RING_CFG_RSP,\n\tWMI_TAG_DMA_BUF_RELEASE,\n\tWMI_TAG_DMA_BUF_RELEASE_ENTRY,\n\tWMI_TAG_SAR_GET_LIMITS_CMD,\n\tWMI_TAG_SAR_GET_LIMITS_EVENT,\n\tWMI_TAG_SAR_GET_LIMITS_EVENT_ROW,\n\tWMI_TAG_OFFLOAD_11K_REPORT,\n\tWMI_TAG_INVOKE_NEIGHBOR_REPORT,\n\tWMI_TAG_NEIGHBOR_REPORT_OFFLOAD,\n\tWMI_TAG_VDEV_SET_CONNECTIVITY_CHECK_STATS,\n\tWMI_TAG_VDEV_GET_CONNECTIVITY_CHECK_STATS,\n\tWMI_TAG_BPF_SET_VDEV_ENABLE_CMD,\n\tWMI_TAG_BPF_SET_VDEV_WORK_MEMORY_CMD,\n\tWMI_TAG_BPF_GET_VDEV_WORK_MEMORY_CMD,\n\tWMI_TAG_BPF_GET_VDEV_WORK_MEMORY_RESP_EVT,\n\tWMI_TAG_PDEV_GET_NFCAL_POWER,\n\tWMI_TAG_BSS_COLOR_CHANGE_ENABLE,\n\tWMI_TAG_OBSS_COLOR_COLLISION_DET_CONFIG,\n\tWMI_TAG_OBSS_COLOR_COLLISION_EVT,\n\tWMI_TAG_RUNTIME_DPD_RECAL_CMD,\n\tWMI_TAG_TWT_ENABLE_CMD,\n\tWMI_TAG_TWT_DISABLE_CMD,\n\tWMI_TAG_TWT_ADD_DIALOG_CMD,\n\tWMI_TAG_TWT_DEL_DIALOG_CMD,\n\tWMI_TAG_TWT_PAUSE_DIALOG_CMD,\n\tWMI_TAG_TWT_RESUME_DIALOG_CMD,\n\tWMI_TAG_TWT_ENABLE_COMPLETE_EVENT,\n\tWMI_TAG_TWT_DISABLE_COMPLETE_EVENT,\n\tWMI_TAG_TWT_ADD_DIALOG_COMPLETE_EVENT,\n\tWMI_TAG_TWT_DEL_DIALOG_COMPLETE_EVENT,\n\tWMI_TAG_TWT_PAUSE_DIALOG_COMPLETE_EVENT,\n\tWMI_TAG_TWT_RESUME_DIALOG_COMPLETE_EVENT,\n\tWMI_TAG_REQUEST_ROAM_SCAN_STATS_CMD,\n\tWMI_TAG_ROAM_SCAN_STATS_EVENT,\n\tWMI_TAG_PEER_TID_CONFIGURATIONS_CMD,\n\tWMI_TAG_VDEV_SET_CUSTOM_SW_RETRY_TH_CMD,\n\tWMI_TAG_GET_TPC_POWER_CMD,\n\tWMI_TAG_GET_TPC_POWER_EVENT,\n\tWMI_TAG_DMA_BUF_RELEASE_SPECTRAL_META_DATA,\n\tWMI_TAG_MOTION_DET_CONFIG_PARAMS_CMD,\n\tWMI_TAG_MOTION_DET_BASE_LINE_CONFIG_PARAMS_CMD,\n\tWMI_TAG_MOTION_DET_START_STOP_CMD,\n\tWMI_TAG_MOTION_DET_BASE_LINE_START_STOP_CMD,\n\tWMI_TAG_MOTION_DET_EVENT,\n\tWMI_TAG_MOTION_DET_BASE_LINE_EVENT,\n\tWMI_TAG_NDP_TRANSPORT_IP,\n\tWMI_TAG_OBSS_SPATIAL_REUSE_SET_CMD,\n\tWMI_TAG_ESP_ESTIMATE_EVENT,\n\tWMI_TAG_NAN_HOST_CONFIG,\n\tWMI_TAG_SPECTRAL_BIN_SCALING_PARAMS,\n\tWMI_TAG_PEER_CFR_CAPTURE_CMD,\n\tWMI_TAG_PEER_CHAN_WIDTH_SWITCH_CMD,\n\tWMI_TAG_CHAN_WIDTH_PEER_LIST,\n\tWMI_TAG_OBSS_SPATIAL_REUSE_SET_DEF_OBSS_THRESH_CMD,\n\tWMI_TAG_PDEV_HE_TB_ACTION_FRM_CMD,\n\tWMI_TAG_PEER_EXTD2_STATS,\n\tWMI_TAG_HPCS_PULSE_START_CMD,\n\tWMI_TAG_PDEV_CTL_FAILSAFE_CHECK_EVENT,\n\tWMI_TAG_VDEV_CHAINMASK_CONFIG_CMD,\n\tWMI_TAG_VDEV_BCN_OFFLOAD_QUIET_CONFIG_CMD,\n\tWMI_TAG_NAN_EVENT_INFO,\n\tWMI_TAG_NDP_CHANNEL_INFO,\n\tWMI_TAG_NDP_CMD,\n\tWMI_TAG_NDP_EVENT,\n\t \n\tWMI_TAG_PDEV_PEER_PKTLOG_FILTER_CMD = 0x301,\n\tWMI_TAG_PDEV_PEER_PKTLOG_FILTER_INFO,\n\tWMI_TAG_SERVICE_READY_EXT2_EVENT = 0x334,\n\tWMI_TAG_FILS_DISCOVERY_TMPL_CMD = 0x344,\n\tWMI_TAG_MAC_PHY_CAPABILITIES_EXT = 0x36F,\n\tWMI_TAG_REGULATORY_RULE_EXT_STRUCT = 0x3A9,\n\tWMI_TAG_REG_CHAN_LIST_CC_EXT_EVENT,\n\tWMI_TAG_EHT_RATE_SET = 0x3C4,\n\tWMI_TAG_MAX\n};\n\nenum wmi_tlv_service {\n\tWMI_TLV_SERVICE_BEACON_OFFLOAD = 0,\n\tWMI_TLV_SERVICE_SCAN_OFFLOAD = 1,\n\tWMI_TLV_SERVICE_ROAM_SCAN_OFFLOAD = 2,\n\tWMI_TLV_SERVICE_BCN_MISS_OFFLOAD = 3,\n\tWMI_TLV_SERVICE_STA_PWRSAVE = 4,\n\tWMI_TLV_SERVICE_STA_ADVANCED_PWRSAVE = 5,\n\tWMI_TLV_SERVICE_AP_UAPSD = 6,\n\tWMI_TLV_SERVICE_AP_DFS = 7,\n\tWMI_TLV_SERVICE_11AC = 8,\n\tWMI_TLV_SERVICE_BLOCKACK = 9,\n\tWMI_TLV_SERVICE_PHYERR = 10,\n\tWMI_TLV_SERVICE_BCN_FILTER = 11,\n\tWMI_TLV_SERVICE_RTT = 12,\n\tWMI_TLV_SERVICE_WOW = 13,\n\tWMI_TLV_SERVICE_RATECTRL_CACHE = 14,\n\tWMI_TLV_SERVICE_IRAM_TIDS = 15,\n\tWMI_TLV_SERVICE_ARPNS_OFFLOAD = 16,\n\tWMI_TLV_SERVICE_NLO = 17,\n\tWMI_TLV_SERVICE_GTK_OFFLOAD = 18,\n\tWMI_TLV_SERVICE_SCAN_SCH = 19,\n\tWMI_TLV_SERVICE_CSA_OFFLOAD = 20,\n\tWMI_TLV_SERVICE_CHATTER = 21,\n\tWMI_TLV_SERVICE_COEX_FREQAVOID = 22,\n\tWMI_TLV_SERVICE_PACKET_POWER_SAVE = 23,\n\tWMI_TLV_SERVICE_FORCE_FW_HANG = 24,\n\tWMI_TLV_SERVICE_GPIO = 25,\n\tWMI_TLV_SERVICE_STA_DTIM_PS_MODULATED_DTIM = 26,\n\tWMI_STA_UAPSD_BASIC_AUTO_TRIG = 27,\n\tWMI_STA_UAPSD_VAR_AUTO_TRIG = 28,\n\tWMI_TLV_SERVICE_STA_KEEP_ALIVE = 29,\n\tWMI_TLV_SERVICE_TX_ENCAP = 30,\n\tWMI_TLV_SERVICE_AP_PS_DETECT_OUT_OF_SYNC = 31,\n\tWMI_TLV_SERVICE_EARLY_RX = 32,\n\tWMI_TLV_SERVICE_STA_SMPS = 33,\n\tWMI_TLV_SERVICE_FWTEST = 34,\n\tWMI_TLV_SERVICE_STA_WMMAC = 35,\n\tWMI_TLV_SERVICE_TDLS = 36,\n\tWMI_TLV_SERVICE_BURST = 37,\n\tWMI_TLV_SERVICE_MCC_BCN_INTERVAL_CHANGE = 38,\n\tWMI_TLV_SERVICE_ADAPTIVE_OCS = 39,\n\tWMI_TLV_SERVICE_BA_SSN_SUPPORT = 40,\n\tWMI_TLV_SERVICE_FILTER_IPSEC_NATKEEPALIVE = 41,\n\tWMI_TLV_SERVICE_WLAN_HB = 42,\n\tWMI_TLV_SERVICE_LTE_ANT_SHARE_SUPPORT = 43,\n\tWMI_TLV_SERVICE_BATCH_SCAN = 44,\n\tWMI_TLV_SERVICE_QPOWER = 45,\n\tWMI_TLV_SERVICE_PLMREQ = 46,\n\tWMI_TLV_SERVICE_THERMAL_MGMT = 47,\n\tWMI_TLV_SERVICE_RMC = 48,\n\tWMI_TLV_SERVICE_MHF_OFFLOAD = 49,\n\tWMI_TLV_SERVICE_COEX_SAR = 50,\n\tWMI_TLV_SERVICE_BCN_TXRATE_OVERRIDE = 51,\n\tWMI_TLV_SERVICE_NAN = 52,\n\tWMI_TLV_SERVICE_L1SS_STAT = 53,\n\tWMI_TLV_SERVICE_ESTIMATE_LINKSPEED = 54,\n\tWMI_TLV_SERVICE_OBSS_SCAN = 55,\n\tWMI_TLV_SERVICE_TDLS_OFFCHAN = 56,\n\tWMI_TLV_SERVICE_TDLS_UAPSD_BUFFER_STA = 57,\n\tWMI_TLV_SERVICE_TDLS_UAPSD_SLEEP_STA = 58,\n\tWMI_TLV_SERVICE_IBSS_PWRSAVE = 59,\n\tWMI_TLV_SERVICE_LPASS = 60,\n\tWMI_TLV_SERVICE_EXTSCAN = 61,\n\tWMI_TLV_SERVICE_D0WOW = 62,\n\tWMI_TLV_SERVICE_HSOFFLOAD = 63,\n\tWMI_TLV_SERVICE_ROAM_HO_OFFLOAD = 64,\n\tWMI_TLV_SERVICE_RX_FULL_REORDER = 65,\n\tWMI_TLV_SERVICE_DHCP_OFFLOAD = 66,\n\tWMI_TLV_SERVICE_STA_RX_IPA_OFFLOAD_SUPPORT = 67,\n\tWMI_TLV_SERVICE_MDNS_OFFLOAD = 68,\n\tWMI_TLV_SERVICE_SAP_AUTH_OFFLOAD = 69,\n\tWMI_TLV_SERVICE_DUAL_BAND_SIMULTANEOUS_SUPPORT = 70,\n\tWMI_TLV_SERVICE_OCB = 71,\n\tWMI_TLV_SERVICE_AP_ARPNS_OFFLOAD = 72,\n\tWMI_TLV_SERVICE_PER_BAND_CHAINMASK_SUPPORT = 73,\n\tWMI_TLV_SERVICE_PACKET_FILTER_OFFLOAD = 74,\n\tWMI_TLV_SERVICE_MGMT_TX_HTT = 75,\n\tWMI_TLV_SERVICE_MGMT_TX_WMI = 76,\n\tWMI_TLV_SERVICE_EXT_MSG = 77,\n\tWMI_TLV_SERVICE_MAWC = 78,\n\tWMI_TLV_SERVICE_PEER_ASSOC_CONF = 79,\n\tWMI_TLV_SERVICE_EGAP = 80,\n\tWMI_TLV_SERVICE_STA_PMF_OFFLOAD = 81,\n\tWMI_TLV_SERVICE_UNIFIED_WOW_CAPABILITY = 82,\n\tWMI_TLV_SERVICE_ENHANCED_PROXY_STA = 83,\n\tWMI_TLV_SERVICE_ATF = 84,\n\tWMI_TLV_SERVICE_COEX_GPIO = 85,\n\tWMI_TLV_SERVICE_AUX_SPECTRAL_INTF = 86,\n\tWMI_TLV_SERVICE_AUX_CHAN_LOAD_INTF = 87,\n\tWMI_TLV_SERVICE_BSS_CHANNEL_INFO_64 = 88,\n\tWMI_TLV_SERVICE_ENTERPRISE_MESH = 89,\n\tWMI_TLV_SERVICE_RESTRT_CHNL_SUPPORT = 90,\n\tWMI_TLV_SERVICE_BPF_OFFLOAD = 91,\n\tWMI_TLV_SERVICE_SYNC_DELETE_CMDS = 92,\n\tWMI_TLV_SERVICE_SMART_ANTENNA_SW_SUPPORT = 93,\n\tWMI_TLV_SERVICE_SMART_ANTENNA_HW_SUPPORT = 94,\n\tWMI_TLV_SERVICE_RATECTRL_LIMIT_MAX_MIN_RATES = 95,\n\tWMI_TLV_SERVICE_NAN_DATA = 96,\n\tWMI_TLV_SERVICE_NAN_RTT = 97,\n\tWMI_TLV_SERVICE_11AX = 98,\n\tWMI_TLV_SERVICE_DEPRECATED_REPLACE = 99,\n\tWMI_TLV_SERVICE_TDLS_CONN_TRACKER_IN_HOST_MODE = 100,\n\tWMI_TLV_SERVICE_ENHANCED_MCAST_FILTER = 101,\n\tWMI_TLV_SERVICE_PERIODIC_CHAN_STAT_SUPPORT = 102,\n\tWMI_TLV_SERVICE_MESH_11S = 103,\n\tWMI_TLV_SERVICE_HALF_RATE_QUARTER_RATE_SUPPORT = 104,\n\tWMI_TLV_SERVICE_VDEV_RX_FILTER = 105,\n\tWMI_TLV_SERVICE_P2P_LISTEN_OFFLOAD_SUPPORT = 106,\n\tWMI_TLV_SERVICE_MARK_FIRST_WAKEUP_PACKET = 107,\n\tWMI_TLV_SERVICE_MULTIPLE_MCAST_FILTER_SET = 108,\n\tWMI_TLV_SERVICE_HOST_MANAGED_RX_REORDER = 109,\n\tWMI_TLV_SERVICE_FLASH_RDWR_SUPPORT = 110,\n\tWMI_TLV_SERVICE_WLAN_STATS_REPORT = 111,\n\tWMI_TLV_SERVICE_TX_MSDU_ID_NEW_PARTITION_SUPPORT = 112,\n\tWMI_TLV_SERVICE_DFS_PHYERR_OFFLOAD = 113,\n\tWMI_TLV_SERVICE_RCPI_SUPPORT = 114,\n\tWMI_TLV_SERVICE_FW_MEM_DUMP_SUPPORT = 115,\n\tWMI_TLV_SERVICE_PEER_STATS_INFO = 116,\n\tWMI_TLV_SERVICE_REGULATORY_DB = 117,\n\tWMI_TLV_SERVICE_11D_OFFLOAD = 118,\n\tWMI_TLV_SERVICE_HW_DATA_FILTERING = 119,\n\tWMI_TLV_SERVICE_MULTIPLE_VDEV_RESTART = 120,\n\tWMI_TLV_SERVICE_PKT_ROUTING = 121,\n\tWMI_TLV_SERVICE_CHECK_CAL_VERSION = 122,\n\tWMI_TLV_SERVICE_OFFCHAN_TX_WMI = 123,\n\tWMI_TLV_SERVICE_8SS_TX_BFEE  = 124,\n\tWMI_TLV_SERVICE_EXTENDED_NSS_SUPPORT = 125,\n\tWMI_TLV_SERVICE_ACK_TIMEOUT = 126,\n\tWMI_TLV_SERVICE_PDEV_BSS_CHANNEL_INFO_64 = 127,\n\n\tWMI_MAX_SERVICE = 128,\n\n\tWMI_TLV_SERVICE_CHAN_LOAD_INFO = 128,\n\tWMI_TLV_SERVICE_TX_PPDU_INFO_STATS_SUPPORT = 129,\n\tWMI_TLV_SERVICE_VDEV_LIMIT_OFFCHAN_SUPPORT = 130,\n\tWMI_TLV_SERVICE_FILS_SUPPORT = 131,\n\tWMI_TLV_SERVICE_WLAN_OIC_PING_OFFLOAD = 132,\n\tWMI_TLV_SERVICE_WLAN_DHCP_RENEW = 133,\n\tWMI_TLV_SERVICE_MAWC_SUPPORT = 134,\n\tWMI_TLV_SERVICE_VDEV_LATENCY_CONFIG = 135,\n\tWMI_TLV_SERVICE_PDEV_UPDATE_CTLTABLE_SUPPORT = 136,\n\tWMI_TLV_SERVICE_PKTLOG_SUPPORT_OVER_HTT = 137,\n\tWMI_TLV_SERVICE_VDEV_MULTI_GROUP_KEY_SUPPORT = 138,\n\tWMI_TLV_SERVICE_SCAN_PHYMODE_SUPPORT = 139,\n\tWMI_TLV_SERVICE_THERM_THROT = 140,\n\tWMI_TLV_SERVICE_BCN_OFFLOAD_START_STOP_SUPPORT = 141,\n\tWMI_TLV_SERVICE_WOW_WAKEUP_BY_TIMER_PATTERN = 142,\n\tWMI_TLV_SERVICE_PEER_MAP_UNMAP_V2_SUPPORT = 143,\n\tWMI_TLV_SERVICE_OFFCHAN_DATA_TID_SUPPORT = 144,\n\tWMI_TLV_SERVICE_RX_PROMISC_ENABLE_SUPPORT = 145,\n\tWMI_TLV_SERVICE_SUPPORT_DIRECT_DMA = 146,\n\tWMI_TLV_SERVICE_AP_OBSS_DETECTION_OFFLOAD = 147,\n\tWMI_TLV_SERVICE_11K_NEIGHBOUR_REPORT_SUPPORT = 148,\n\tWMI_TLV_SERVICE_LISTEN_INTERVAL_OFFLOAD_SUPPORT = 149,\n\tWMI_TLV_SERVICE_BSS_COLOR_OFFLOAD = 150,\n\tWMI_TLV_SERVICE_RUNTIME_DPD_RECAL = 151,\n\tWMI_TLV_SERVICE_STA_TWT = 152,\n\tWMI_TLV_SERVICE_AP_TWT = 153,\n\tWMI_TLV_SERVICE_GMAC_OFFLOAD_SUPPORT = 154,\n\tWMI_TLV_SERVICE_SPOOF_MAC_SUPPORT = 155,\n\tWMI_TLV_SERVICE_PEER_TID_CONFIGS_SUPPORT = 156,\n\tWMI_TLV_SERVICE_VDEV_SWRETRY_PER_AC_CONFIG_SUPPORT = 157,\n\tWMI_TLV_SERVICE_DUAL_BEACON_ON_SINGLE_MAC_SCC_SUPPORT = 158,\n\tWMI_TLV_SERVICE_DUAL_BEACON_ON_SINGLE_MAC_MCC_SUPPORT = 159,\n\tWMI_TLV_SERVICE_MOTION_DET = 160,\n\tWMI_TLV_SERVICE_INFRA_MBSSID = 161,\n\tWMI_TLV_SERVICE_OBSS_SPATIAL_REUSE = 162,\n\tWMI_TLV_SERVICE_VDEV_DIFFERENT_BEACON_INTERVAL_SUPPORT = 163,\n\tWMI_TLV_SERVICE_NAN_DBS_SUPPORT = 164,\n\tWMI_TLV_SERVICE_NDI_DBS_SUPPORT = 165,\n\tWMI_TLV_SERVICE_NAN_SAP_SUPPORT = 166,\n\tWMI_TLV_SERVICE_NDI_SAP_SUPPORT = 167,\n\tWMI_TLV_SERVICE_CFR_CAPTURE_SUPPORT = 168,\n\tWMI_TLV_SERVICE_CFR_CAPTURE_IND_MSG_TYPE_1 = 169,\n\tWMI_TLV_SERVICE_ESP_SUPPORT = 170,\n\tWMI_TLV_SERVICE_PEER_CHWIDTH_CHANGE = 171,\n\tWMI_TLV_SERVICE_WLAN_HPCS_PULSE = 172,\n\tWMI_TLV_SERVICE_PER_VDEV_CHAINMASK_CONFIG_SUPPORT = 173,\n\tWMI_TLV_SERVICE_TX_DATA_MGMT_ACK_RSSI = 174,\n\tWMI_TLV_SERVICE_NAN_DISABLE_SUPPORT = 175,\n\tWMI_TLV_SERVICE_HTT_H2T_NO_HTC_HDR_LEN_IN_MSG_LEN = 176,\n\tWMI_TLV_SERVICE_COEX_SUPPORT_UNEQUAL_ISOLATION = 177,\n\tWMI_TLV_SERVICE_HW_DB2DBM_CONVERSION_SUPPORT = 178,\n\tWMI_TLV_SERVICE_SUPPORT_EXTEND_ADDRESS = 179,\n\tWMI_TLV_SERVICE_BEACON_RECEPTION_STATS = 180,\n\tWMI_TLV_SERVICE_FETCH_TX_PN = 181,\n\tWMI_TLV_SERVICE_PEER_UNMAP_RESPONSE_SUPPORT = 182,\n\tWMI_TLV_SERVICE_TX_PER_PEER_AMPDU_SIZE = 183,\n\tWMI_TLV_SERVICE_BSS_COLOR_SWITCH_COUNT = 184,\n\tWMI_TLV_SERVICE_HTT_PEER_STATS_SUPPORT = 185,\n\tWMI_TLV_SERVICE_UL_RU26_ALLOWED = 186,\n\tWMI_TLV_SERVICE_GET_MWS_COEX_STATE = 187,\n\tWMI_TLV_SERVICE_GET_MWS_DPWB_STATE = 188,\n\tWMI_TLV_SERVICE_GET_MWS_TDM_STATE = 189,\n\tWMI_TLV_SERVICE_GET_MWS_IDRX_STATE = 190,\n\tWMI_TLV_SERVICE_GET_MWS_ANTENNA_SHARING_STATE = 191,\n\tWMI_TLV_SERVICE_ENHANCED_TPC_CONFIG_EVENT = 192,\n\tWMI_TLV_SERVICE_WLM_STATS_REQUEST = 193,\n\tWMI_TLV_SERVICE_EXT_PEER_TID_CONFIGS_SUPPORT = 194,\n\tWMI_TLV_SERVICE_WPA3_FT_SAE_SUPPORT = 195,\n\tWMI_TLV_SERVICE_WPA3_FT_SUITE_B_SUPPORT = 196,\n\tWMI_TLV_SERVICE_VOW_ENABLE = 197,\n\tWMI_TLV_SERVICE_CFR_CAPTURE_IND_EVT_TYPE_1 = 198,\n\tWMI_TLV_SERVICE_BROADCAST_TWT = 199,\n\tWMI_TLV_SERVICE_RAP_DETECTION_SUPPORT = 200,\n\tWMI_TLV_SERVICE_PS_TDCC = 201,\n\tWMI_TLV_SERVICE_THREE_WAY_COEX_CONFIG_LEGACY   = 202,\n\tWMI_TLV_SERVICE_THREE_WAY_COEX_CONFIG_OVERRIDE = 203,\n\tWMI_TLV_SERVICE_TX_PWR_PER_PEER = 204,\n\tWMI_TLV_SERVICE_STA_PLUS_STA_SUPPORT = 205,\n\tWMI_TLV_SERVICE_WPA3_FT_FILS = 206,\n\tWMI_TLV_SERVICE_ADAPTIVE_11R_ROAM = 207,\n\tWMI_TLV_SERVICE_CHAN_RF_CHARACTERIZATION_INFO = 208,\n\tWMI_TLV_SERVICE_FW_IFACE_COMBINATION_SUPPORT = 209,\n\tWMI_TLV_SERVICE_TX_COMPL_TSF64 = 210,\n\tWMI_TLV_SERVICE_DSM_ROAM_FILTER = 211,\n\tWMI_TLV_SERVICE_PACKET_CAPTURE_SUPPORT = 212,\n\tWMI_TLV_SERVICE_PER_PEER_HTT_STATS_RESET = 213,\n\tWMI_TLV_SERVICE_FREQINFO_IN_METADATA = 219,\n\tWMI_TLV_SERVICE_EXT2_MSG = 220,\n\n\tWMI_MAX_EXT_SERVICE = 256,\n\n\tWMI_TLV_SERVICE_REG_CC_EXT_EVENT_SUPPORT = 281,\n\tWMI_MAX_EXT2_SERVICE,\n};\n\nenum {\n\tWMI_SMPS_FORCED_MODE_NONE = 0,\n\tWMI_SMPS_FORCED_MODE_DISABLED,\n\tWMI_SMPS_FORCED_MODE_STATIC,\n\tWMI_SMPS_FORCED_MODE_DYNAMIC\n};\n\nenum wmi_tpc_chainmask {\n\tWMI_TPC_CHAINMASK_CONFIG_BAND_2G = 0,\n\tWMI_TPC_CHAINMASK_CONFIG_BAND_5G = 1,\n\tWMI_NUM_SUPPORTED_BAND_MAX = 2,\n};\n\nenum wmi_peer_param {\n\tWMI_PEER_MIMO_PS_STATE = 1,\n\tWMI_PEER_AMPDU = 2,\n\tWMI_PEER_AUTHORIZE = 3,\n\tWMI_PEER_CHWIDTH = 4,\n\tWMI_PEER_NSS = 5,\n\tWMI_PEER_USE_4ADDR = 6,\n\tWMI_PEER_MEMBERSHIP = 7,\n\tWMI_PEER_USERPOS = 8,\n\tWMI_PEER_CRIT_PROTO_HINT_ENABLED = 9,\n\tWMI_PEER_TX_FAIL_CNT_THR = 10,\n\tWMI_PEER_SET_HW_RETRY_CTS2S = 11,\n\tWMI_PEER_IBSS_ATIM_WINDOW_LENGTH = 12,\n\tWMI_PEER_PHYMODE = 13,\n\tWMI_PEER_USE_FIXED_PWR = 14,\n\tWMI_PEER_PARAM_FIXED_RATE = 15,\n\tWMI_PEER_SET_MU_WHITELIST = 16,\n\tWMI_PEER_SET_MAX_TX_RATE = 17,\n\tWMI_PEER_SET_MIN_TX_RATE = 18,\n\tWMI_PEER_SET_DEFAULT_ROUTING = 19,\n};\n\nenum wmi_slot_time {\n\tWMI_VDEV_SLOT_TIME_LONG = 1,\n\tWMI_VDEV_SLOT_TIME_SHORT = 2,\n};\n\nenum wmi_preamble {\n\tWMI_VDEV_PREAMBLE_LONG = 1,\n\tWMI_VDEV_PREAMBLE_SHORT = 2,\n};\n\nenum wmi_peer_smps_state {\n\tWMI_PEER_SMPS_PS_NONE =\t0,\n\tWMI_PEER_SMPS_STATIC  = 1,\n\tWMI_PEER_SMPS_DYNAMIC = 2\n};\n\nenum wmi_peer_chwidth {\n\tWMI_PEER_CHWIDTH_20MHZ = 0,\n\tWMI_PEER_CHWIDTH_40MHZ = 1,\n\tWMI_PEER_CHWIDTH_80MHZ = 2,\n\tWMI_PEER_CHWIDTH_160MHZ = 3,\n};\n\nenum wmi_beacon_gen_mode {\n\tWMI_BEACON_STAGGERED_MODE = 0,\n\tWMI_BEACON_BURST_MODE = 1\n};\n\nenum wmi_direct_buffer_module {\n\tWMI_DIRECT_BUF_SPECTRAL = 0,\n\tWMI_DIRECT_BUF_CFR = 1,\n\n\t \n\tWMI_DIRECT_BUF_MAX\n};\n\nstruct ath12k_wmi_pdev_band_arg {\n\tu32 pdev_id;\n\tu32 start_freq;\n\tu32 end_freq;\n};\n\nstruct ath12k_wmi_ppe_threshold_arg {\n\tu32 numss_m1;\n\tu32 ru_bit_mask;\n\tu32 ppet16_ppet8_ru3_ru0[WMI_MAX_NUM_SS];\n};\n\n#define PSOC_HOST_MAX_PHY_SIZE (3)\n#define ATH12K_11B_SUPPORT                 BIT(0)\n#define ATH12K_11G_SUPPORT                 BIT(1)\n#define ATH12K_11A_SUPPORT                 BIT(2)\n#define ATH12K_11N_SUPPORT                 BIT(3)\n#define ATH12K_11AC_SUPPORT                BIT(4)\n#define ATH12K_11AX_SUPPORT                BIT(5)\n\nstruct ath12k_wmi_hal_reg_capabilities_ext_arg {\n\tu32 phy_id;\n\tu32 eeprom_reg_domain;\n\tu32 eeprom_reg_domain_ext;\n\tu32 regcap1;\n\tu32 regcap2;\n\tu32 wireless_modes;\n\tu32 low_2ghz_chan;\n\tu32 high_2ghz_chan;\n\tu32 low_5ghz_chan;\n\tu32 high_5ghz_chan;\n};\n\n#define WMI_HOST_MAX_PDEV 3\n\nstruct ath12k_wmi_host_mem_chunk_params {\n\t__le32 tlv_header;\n\t__le32 req_id;\n\t__le32 ptr;\n\t__le32 size;\n} __packed;\n\nstruct ath12k_wmi_host_mem_chunk_arg {\n\tvoid *vaddr;\n\tdma_addr_t paddr;\n\tu32 len;\n\tu32 req_id;\n};\n\nstruct ath12k_wmi_resource_config_arg {\n\tu32 num_vdevs;\n\tu32 num_peers;\n\tu32 num_active_peers;\n\tu32 num_offload_peers;\n\tu32 num_offload_reorder_buffs;\n\tu32 num_peer_keys;\n\tu32 num_tids;\n\tu32 ast_skid_limit;\n\tu32 tx_chain_mask;\n\tu32 rx_chain_mask;\n\tu32 rx_timeout_pri[4];\n\tu32 rx_decap_mode;\n\tu32 scan_max_pending_req;\n\tu32 bmiss_offload_max_vdev;\n\tu32 roam_offload_max_vdev;\n\tu32 roam_offload_max_ap_profiles;\n\tu32 num_mcast_groups;\n\tu32 num_mcast_table_elems;\n\tu32 mcast2ucast_mode;\n\tu32 tx_dbg_log_size;\n\tu32 num_wds_entries;\n\tu32 dma_burst_size;\n\tu32 mac_aggr_delim;\n\tu32 rx_skip_defrag_timeout_dup_detection_check;\n\tu32 vow_config;\n\tu32 gtk_offload_max_vdev;\n\tu32 num_msdu_desc;\n\tu32 max_frag_entries;\n\tu32 max_peer_ext_stats;\n\tu32 smart_ant_cap;\n\tu32 bk_minfree;\n\tu32 be_minfree;\n\tu32 vi_minfree;\n\tu32 vo_minfree;\n\tu32 rx_batchmode;\n\tu32 tt_support;\n\tu32 atf_config;\n\tu32 iphdr_pad_config;\n\tu32 qwrap_config:16,\n\t    alloc_frag_desc_for_data_pkt:16;\n\tu32 num_tdls_vdevs;\n\tu32 num_tdls_conn_table_entries;\n\tu32 beacon_tx_offload_max_vdev;\n\tu32 num_multicast_filter_entries;\n\tu32 num_wow_filters;\n\tu32 num_keep_alive_pattern;\n\tu32 keep_alive_pattern_size;\n\tu32 max_tdls_concurrent_sleep_sta;\n\tu32 max_tdls_concurrent_buffer_sta;\n\tu32 wmi_send_separate;\n\tu32 num_ocb_vdevs;\n\tu32 num_ocb_channels;\n\tu32 num_ocb_schedules;\n\tu32 num_ns_ext_tuples_cfg;\n\tu32 bpf_instruction_size;\n\tu32 max_bssid_rx_filters;\n\tu32 use_pdev_id;\n\tu32 peer_map_unmap_version;\n\tu32 sched_params;\n\tu32 twt_ap_pdev_count;\n\tu32 twt_ap_sta_count;\n\tbool is_reg_cc_ext_event_supported;\n};\n\nstruct ath12k_wmi_init_cmd_arg {\n\tstruct ath12k_wmi_resource_config_arg res_cfg;\n\tu8 num_mem_chunks;\n\tstruct ath12k_wmi_host_mem_chunk_arg *mem_chunks;\n\tu32 hw_mode_id;\n\tu32 num_band_to_mac;\n\tstruct ath12k_wmi_pdev_band_arg band_to_mac[WMI_HOST_MAX_PDEV];\n};\n\nstruct ath12k_wmi_pdev_band_to_mac_params {\n\t__le32 tlv_header;\n\t__le32 pdev_id;\n\t__le32 start_freq;\n\t__le32 end_freq;\n} __packed;\n\n \nstruct ath12k_wmi_pdev_set_hw_mode_cmd {\n\t__le32 tlv_header;\n\t__le32 pdev_id;\n\t__le32 hw_mode_index;\n\t__le32 num_band_to_mac;\n} __packed;\n\nstruct ath12k_wmi_ppe_threshold_params {\n\t__le32 numss_m1;  \n\t__le32 ru_info;\n\t__le32 ppet16_ppet8_ru3_ru0[WMI_MAX_NUM_SS];\n} __packed;\n\n#define HW_BD_INFO_SIZE       5\n\nstruct ath12k_wmi_abi_version_params {\n\t__le32 abi_version_0;\n\t__le32 abi_version_1;\n\t__le32 abi_version_ns_0;\n\t__le32 abi_version_ns_1;\n\t__le32 abi_version_ns_2;\n\t__le32 abi_version_ns_3;\n} __packed;\n\nstruct wmi_init_cmd {\n\t__le32 tlv_header;\n\tstruct ath12k_wmi_abi_version_params host_abi_vers;\n\t__le32 num_host_mem_chunks;\n} __packed;\n\n#define WMI_RSRC_CFG_HOST_SVC_FLAG_REG_CC_EXT_SUPPORT_BIT 4\n\nstruct ath12k_wmi_resource_config_params {\n\t__le32 tlv_header;\n\t__le32 num_vdevs;\n\t__le32 num_peers;\n\t__le32 num_offload_peers;\n\t__le32 num_offload_reorder_buffs;\n\t__le32 num_peer_keys;\n\t__le32 num_tids;\n\t__le32 ast_skid_limit;\n\t__le32 tx_chain_mask;\n\t__le32 rx_chain_mask;\n\t__le32 rx_timeout_pri[4];\n\t__le32 rx_decap_mode;\n\t__le32 scan_max_pending_req;\n\t__le32 bmiss_offload_max_vdev;\n\t__le32 roam_offload_max_vdev;\n\t__le32 roam_offload_max_ap_profiles;\n\t__le32 num_mcast_groups;\n\t__le32 num_mcast_table_elems;\n\t__le32 mcast2ucast_mode;\n\t__le32 tx_dbg_log_size;\n\t__le32 num_wds_entries;\n\t__le32 dma_burst_size;\n\t__le32 mac_aggr_delim;\n\t__le32 rx_skip_defrag_timeout_dup_detection_check;\n\t__le32 vow_config;\n\t__le32 gtk_offload_max_vdev;\n\t__le32 num_msdu_desc;\n\t__le32 max_frag_entries;\n\t__le32 num_tdls_vdevs;\n\t__le32 num_tdls_conn_table_entries;\n\t__le32 beacon_tx_offload_max_vdev;\n\t__le32 num_multicast_filter_entries;\n\t__le32 num_wow_filters;\n\t__le32 num_keep_alive_pattern;\n\t__le32 keep_alive_pattern_size;\n\t__le32 max_tdls_concurrent_sleep_sta;\n\t__le32 max_tdls_concurrent_buffer_sta;\n\t__le32 wmi_send_separate;\n\t__le32 num_ocb_vdevs;\n\t__le32 num_ocb_channels;\n\t__le32 num_ocb_schedules;\n\t__le32 flag1;\n\t__le32 smart_ant_cap;\n\t__le32 bk_minfree;\n\t__le32 be_minfree;\n\t__le32 vi_minfree;\n\t__le32 vo_minfree;\n\t__le32 alloc_frag_desc_for_data_pkt;\n\t__le32 num_ns_ext_tuples_cfg;\n\t__le32 bpf_instruction_size;\n\t__le32 max_bssid_rx_filters;\n\t__le32 use_pdev_id;\n\t__le32 max_num_dbs_scan_duty_cycle;\n\t__le32 max_num_group_keys;\n\t__le32 peer_map_unmap_version;\n\t__le32 sched_params;\n\t__le32 twt_ap_pdev_count;\n\t__le32 twt_ap_sta_count;\n\t__le32 max_nlo_ssids;\n\t__le32 num_pkt_filters;\n\t__le32 num_max_sta_vdevs;\n\t__le32 max_bssid_indicator;\n\t__le32 ul_resp_config;\n\t__le32 msdu_flow_override_config0;\n\t__le32 msdu_flow_override_config1;\n\t__le32 flags2;\n\t__le32 host_service_flags;\n\t__le32 max_rnr_neighbours;\n\t__le32 ema_max_vap_cnt;\n\t__le32 ema_max_profile_period;\n} __packed;\n\nstruct wmi_service_ready_event {\n\t__le32 fw_build_vers;\n\tstruct ath12k_wmi_abi_version_params fw_abi_vers;\n\t__le32 phy_capability;\n\t__le32 max_frag_entry;\n\t__le32 num_rf_chains;\n\t__le32 ht_cap_info;\n\t__le32 vht_cap_info;\n\t__le32 vht_supp_mcs;\n\t__le32 hw_min_tx_power;\n\t__le32 hw_max_tx_power;\n\t__le32 sys_cap_info;\n\t__le32 min_pkt_size_enable;\n\t__le32 max_bcn_ie_size;\n\t__le32 num_mem_reqs;\n\t__le32 max_num_scan_channels;\n\t__le32 hw_bd_id;\n\t__le32 hw_bd_info[HW_BD_INFO_SIZE];\n\t__le32 max_supported_macs;\n\t__le32 wmi_fw_sub_feat_caps;\n\t__le32 num_dbs_hw_modes;\n\t \n\t__le32 txrx_chainmask;\n\t__le32 default_dbs_hw_mode_index;\n\t__le32 num_msdu_desc;\n} __packed;\n\n#define WMI_SERVICE_BM_SIZE\t((WMI_MAX_SERVICE + sizeof(u32) - 1) / sizeof(u32))\n\n#define WMI_SERVICE_SEGMENT_BM_SIZE32 4  \n#define WMI_SERVICE_EXT_BM_SIZE (WMI_SERVICE_SEGMENT_BM_SIZE32 * sizeof(u32))\n#define WMI_AVAIL_SERVICE_BITS_IN_SIZE32 32\n#define WMI_SERVICE_BITS_IN_SIZE32 4\n\nstruct wmi_service_ready_ext_event {\n\t__le32 default_conc_scan_config_bits;\n\t__le32 default_fw_config_bits;\n\tstruct ath12k_wmi_ppe_threshold_params ppet;\n\t__le32 he_cap_info;\n\t__le32 mpdu_density;\n\t__le32 max_bssid_rx_filters;\n\t__le32 fw_build_vers_ext;\n\t__le32 max_nlo_ssids;\n\t__le32 max_bssid_indicator;\n\t__le32 he_cap_info_ext;\n} __packed;\n\nstruct ath12k_wmi_soc_mac_phy_hw_mode_caps_params {\n\t__le32 num_hw_modes;\n\t__le32 num_chainmask_tables;\n} __packed;\n\nstruct ath12k_wmi_hw_mode_cap_params {\n\t__le32 tlv_header;\n\t__le32 hw_mode_id;\n\t__le32 phy_id_map;\n\t__le32 hw_mode_config_type;\n} __packed;\n\n#define WMI_MAX_HECAP_PHY_SIZE                 (3)\n\nstruct ath12k_wmi_mac_phy_caps_params {\n\t__le32 hw_mode_id;\n\t__le32 pdev_id;\n\t__le32 phy_id;\n\t__le32 supported_flags;\n\t__le32 supported_bands;\n\t__le32 ampdu_density;\n\t__le32 max_bw_supported_2g;\n\t__le32 ht_cap_info_2g;\n\t__le32 vht_cap_info_2g;\n\t__le32 vht_supp_mcs_2g;\n\t__le32 he_cap_info_2g;\n\t__le32 he_supp_mcs_2g;\n\t__le32 tx_chain_mask_2g;\n\t__le32 rx_chain_mask_2g;\n\t__le32 max_bw_supported_5g;\n\t__le32 ht_cap_info_5g;\n\t__le32 vht_cap_info_5g;\n\t__le32 vht_supp_mcs_5g;\n\t__le32 he_cap_info_5g;\n\t__le32 he_supp_mcs_5g;\n\t__le32 tx_chain_mask_5g;\n\t__le32 rx_chain_mask_5g;\n\t__le32 he_cap_phy_info_2g[WMI_MAX_HECAP_PHY_SIZE];\n\t__le32 he_cap_phy_info_5g[WMI_MAX_HECAP_PHY_SIZE];\n\tstruct ath12k_wmi_ppe_threshold_params he_ppet2g;\n\tstruct ath12k_wmi_ppe_threshold_params he_ppet5g;\n\t__le32 chainmask_table_id;\n\t__le32 lmac_id;\n\t__le32 he_cap_info_2g_ext;\n\t__le32 he_cap_info_5g_ext;\n\t__le32 he_cap_info_internal;\n} __packed;\n\nstruct ath12k_wmi_hal_reg_caps_ext_params {\n\t__le32 tlv_header;\n\t__le32 phy_id;\n\t__le32 eeprom_reg_domain;\n\t__le32 eeprom_reg_domain_ext;\n\t__le32 regcap1;\n\t__le32 regcap2;\n\t__le32 wireless_modes;\n\t__le32 low_2ghz_chan;\n\t__le32 high_2ghz_chan;\n\t__le32 low_5ghz_chan;\n\t__le32 high_5ghz_chan;\n} __packed;\n\nstruct ath12k_wmi_soc_hal_reg_caps_params {\n\t__le32 num_phy;\n} __packed;\n\n#define WMI_MAX_EHTCAP_MAC_SIZE  2\n#define WMI_MAX_EHTCAP_PHY_SIZE  3\n#define WMI_MAX_EHTCAP_RATE_SET  3\n\n \n#define WMI_MAX_EHT_SUPP_MCS_2G_SIZE  2\n#define WMI_MAX_EHT_SUPP_MCS_5G_SIZE  4\n\n#define WMI_EHTCAP_TXRX_MCS_NSS_IDX_80    0\n#define WMI_EHTCAP_TXRX_MCS_NSS_IDX_160   1\n#define WMI_EHTCAP_TXRX_MCS_NSS_IDX_320   2\n\n#define WMI_EHT_MCS_NSS_0_7    GENMASK(3, 0)\n#define WMI_EHT_MCS_NSS_8_9    GENMASK(7, 4)\n#define WMI_EHT_MCS_NSS_10_11  GENMASK(11, 8)\n#define WMI_EHT_MCS_NSS_12_13  GENMASK(15, 12)\n\nstruct wmi_service_ready_ext2_event {\n\t__le32 reg_db_version;\n\t__le32 hw_min_max_tx_power_2ghz;\n\t__le32 hw_min_max_tx_power_5ghz;\n\t__le32 chwidth_num_peer_caps;\n\t__le32 preamble_puncture_bw;\n\t__le32 max_user_per_ppdu_ofdma;\n\t__le32 max_user_per_ppdu_mumimo;\n\t__le32 target_cap_flags;\n\t__le32 eht_cap_mac_info[WMI_MAX_EHTCAP_MAC_SIZE];\n\t__le32 max_num_linkview_peers;\n\t__le32 max_num_msduq_supported_per_tid;\n\t__le32 default_num_msduq_supported_per_tid;\n} __packed;\n\nstruct ath12k_wmi_caps_ext_params {\n\t__le32 hw_mode_id;\n\tunion {\n\t\tstruct {\n\t\t\t__le16 pdev_id;\n\t\t\t__le16 hw_link_id;\n\t\t} __packed ath12k_wmi_pdev_to_link_map;\n\t\t__le32 pdev_id;\n\t};\n\t__le32 phy_id;\n\t__le32 wireless_modes_ext;\n\t__le32 eht_cap_mac_info_2ghz[WMI_MAX_EHTCAP_MAC_SIZE];\n\t__le32 eht_cap_mac_info_5ghz[WMI_MAX_EHTCAP_MAC_SIZE];\n\t__le32 rsvd0[2];\n\t__le32 eht_cap_phy_info_2ghz[WMI_MAX_EHTCAP_PHY_SIZE];\n\t__le32 eht_cap_phy_info_5ghz[WMI_MAX_EHTCAP_PHY_SIZE];\n\tstruct ath12k_wmi_ppe_threshold_params eht_ppet_2ghz;\n\tstruct ath12k_wmi_ppe_threshold_params eht_ppet_5ghz;\n\t__le32 eht_cap_info_internal;\n\t__le32 eht_supp_mcs_ext_2ghz[WMI_MAX_EHT_SUPP_MCS_2G_SIZE];\n\t__le32 eht_supp_mcs_ext_5ghz[WMI_MAX_EHT_SUPP_MCS_5G_SIZE];\n} __packed;\n\n \nstruct ath12k_wmi_mac_addr_params {\n\tu8 addr[ETH_ALEN];\n\tu8 padding[2];\n} __packed;\n\nstruct ath12k_wmi_dma_ring_caps_params {\n\t__le32 tlv_header;\n\t__le32 pdev_id;\n\t__le32 module_id;\n\t__le32 min_elem;\n\t__le32 min_buf_sz;\n\t__le32 min_buf_align;\n} __packed;\n\nstruct ath12k_wmi_ready_event_min_params {\n\tstruct ath12k_wmi_abi_version_params fw_abi_vers;\n\tstruct ath12k_wmi_mac_addr_params mac_addr;\n\t__le32 status;\n\t__le32 num_dscp_table;\n\t__le32 num_extra_mac_addr;\n\t__le32 num_total_peers;\n\t__le32 num_extra_peers;\n} __packed;\n\nstruct wmi_ready_event {\n\tstruct ath12k_wmi_ready_event_min_params ready_event_min;\n\t__le32 max_ast_index;\n\t__le32 pktlog_defs_checksum;\n} __packed;\n\nstruct wmi_service_available_event {\n\t__le32 wmi_service_segment_offset;\n\t__le32 wmi_service_segment_bitmap[WMI_SERVICE_SEGMENT_BM_SIZE32];\n} __packed;\n\nstruct ath12k_wmi_vdev_create_arg {\n\tu8 if_id;\n\tu32 type;\n\tu32 subtype;\n\tstruct {\n\t\tu8 tx;\n\t\tu8 rx;\n\t} chains[NUM_NL80211_BANDS];\n\tu32 pdev_id;\n\tu8 if_stats_id;\n};\n\n#define ATH12K_MAX_VDEV_STATS_ID\t0x30\n#define ATH12K_INVAL_VDEV_STATS_ID\t0xFF\n\nstruct wmi_vdev_create_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\t__le32 vdev_type;\n\t__le32 vdev_subtype;\n\tstruct ath12k_wmi_mac_addr_params vdev_macaddr;\n\t__le32 num_cfg_txrx_streams;\n\t__le32 pdev_id;\n\t__le32 vdev_stats_id;\n} __packed;\n\nstruct ath12k_wmi_vdev_txrx_streams_params {\n\t__le32 tlv_header;\n\tu32 band;\n\tu32 supported_tx_streams;\n\tu32 supported_rx_streams;\n} __packed;\n\nstruct wmi_vdev_delete_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n} __packed;\n\nstruct wmi_vdev_up_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\t__le32 vdev_assoc_id;\n\tstruct ath12k_wmi_mac_addr_params vdev_bssid;\n\tstruct ath12k_wmi_mac_addr_params trans_bssid;\n\t__le32 profile_idx;\n\t__le32 profile_num;\n} __packed;\n\nstruct wmi_vdev_stop_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n} __packed;\n\nstruct wmi_vdev_down_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n} __packed;\n\n#define WMI_VDEV_START_HIDDEN_SSID  BIT(0)\n#define WMI_VDEV_START_PMF_ENABLED  BIT(1)\n#define WMI_VDEV_START_LDPC_RX_ENABLED BIT(3)\n\n#define ATH12K_WMI_SSID_LEN 32\n\nstruct ath12k_wmi_ssid_params {\n\t__le32 ssid_len;\n\tu8 ssid[ATH12K_WMI_SSID_LEN];\n} __packed;\n\n#define ATH12K_VDEV_SETUP_TIMEOUT_HZ (5 * HZ)\n\nstruct wmi_vdev_start_request_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\t__le32 requestor_id;\n\t__le32 beacon_interval;\n\t__le32 dtim_period;\n\t__le32 flags;\n\tstruct ath12k_wmi_ssid_params ssid;\n\t__le32 bcn_tx_rate;\n\t__le32 bcn_txpower;\n\t__le32 num_noa_descriptors;\n\t__le32 disable_hw_ack;\n\t__le32 preferred_tx_streams;\n\t__le32 preferred_rx_streams;\n\t__le32 he_ops;\n\t__le32 cac_duration_ms;\n\t__le32 regdomain;\n\t__le32 min_data_rate;\n\t__le32 mbssid_flags;\n\t__le32 mbssid_tx_vdev_id;\n\t__le32 eht_ops;\n\t__le32 punct_bitmap;\n} __packed;\n\n#define MGMT_TX_DL_FRM_LEN\t\t     64\n\nstruct ath12k_wmi_channel_arg {\n\tu8 chan_id;\n\tu8 pwr;\n\tu32 mhz;\n\tu32 half_rate:1,\n\t    quarter_rate:1,\n\t    dfs_set:1,\n\t    dfs_set_cfreq2:1,\n\t    is_chan_passive:1,\n\t    allow_ht:1,\n\t    allow_vht:1,\n\t    allow_he:1,\n\t    set_agile:1,\n\t    psc_channel:1;\n\tu32 phy_mode;\n\tu32 cfreq1;\n\tu32 cfreq2;\n\tchar   maxpower;\n\tchar   minpower;\n\tchar   maxregpower;\n\tu8  antennamax;\n\tu8  reg_class_id;\n};\n\nenum wmi_phy_mode {\n\tMODE_11A        = 0,\n\tMODE_11G        = 1,    \n\tMODE_11B        = 2,    \n\tMODE_11GONLY    = 3,    \n\tMODE_11NA_HT20   = 4,\n\tMODE_11NG_HT20   = 5,\n\tMODE_11NA_HT40   = 6,\n\tMODE_11NG_HT40   = 7,\n\tMODE_11AC_VHT20 = 8,\n\tMODE_11AC_VHT40 = 9,\n\tMODE_11AC_VHT80 = 10,\n\tMODE_11AC_VHT20_2G = 11,\n\tMODE_11AC_VHT40_2G = 12,\n\tMODE_11AC_VHT80_2G = 13,\n\tMODE_11AC_VHT80_80 = 14,\n\tMODE_11AC_VHT160 = 15,\n\tMODE_11AX_HE20 = 16,\n\tMODE_11AX_HE40 = 17,\n\tMODE_11AX_HE80 = 18,\n\tMODE_11AX_HE80_80 = 19,\n\tMODE_11AX_HE160 = 20,\n\tMODE_11AX_HE20_2G = 21,\n\tMODE_11AX_HE40_2G = 22,\n\tMODE_11AX_HE80_2G = 23,\n\tMODE_11BE_EHT20 = 24,\n\tMODE_11BE_EHT40 = 25,\n\tMODE_11BE_EHT80 = 26,\n\tMODE_11BE_EHT80_80 = 27,\n\tMODE_11BE_EHT160 = 28,\n\tMODE_11BE_EHT160_160 = 29,\n\tMODE_11BE_EHT320 = 30,\n\tMODE_11BE_EHT20_2G = 31,\n\tMODE_11BE_EHT40_2G = 32,\n\tMODE_UNKNOWN = 33,\n\tMODE_MAX = 33,\n};\n\nstruct wmi_vdev_start_req_arg {\n\tu32 vdev_id;\n\tu32 freq;\n\tu32 band_center_freq1;\n\tu32 band_center_freq2;\n\tbool passive;\n\tbool allow_ibss;\n\tbool allow_ht;\n\tbool allow_vht;\n\tbool ht40plus;\n\tbool chan_radar;\n\tbool freq2_radar;\n\tbool allow_he;\n\tu32 min_power;\n\tu32 max_power;\n\tu32 max_reg_power;\n\tu32 max_antenna_gain;\n\tenum wmi_phy_mode mode;\n\tu32 bcn_intval;\n\tu32 dtim_period;\n\tu8 *ssid;\n\tu32 ssid_len;\n\tu32 bcn_tx_rate;\n\tu32 bcn_tx_power;\n\tbool disable_hw_ack;\n\tbool hidden_ssid;\n\tbool pmf_enabled;\n\tu32 he_ops;\n\tu32 cac_duration_ms;\n\tu32 regdomain;\n\tu32 pref_rx_streams;\n\tu32 pref_tx_streams;\n\tu32 num_noa_descriptors;\n\tu32 min_data_rate;\n\tu32 mbssid_flags;\n\tu32 mbssid_tx_vdev_id;\n\tu32 punct_bitmap;\n};\n\nstruct ath12k_wmi_peer_create_arg {\n\tconst u8 *peer_addr;\n\tu32 peer_type;\n\tu32 vdev_id;\n};\n\nstruct ath12k_wmi_pdev_set_regdomain_arg {\n\tu16 current_rd_in_use;\n\tu16 current_rd_2g;\n\tu16 current_rd_5g;\n\tu32 ctl_2g;\n\tu32 ctl_5g;\n\tu8 dfs_domain;\n\tu32 pdev_id;\n};\n\nstruct ath12k_wmi_rx_reorder_queue_remove_arg {\n\tu8 *peer_macaddr;\n\tu16 vdev_id;\n\tu32 peer_tid_bitmap;\n};\n\n#define WMI_HOST_PDEV_ID_SOC 0xFF\n#define WMI_HOST_PDEV_ID_0   0\n#define WMI_HOST_PDEV_ID_1   1\n#define WMI_HOST_PDEV_ID_2   2\n\n#define WMI_PDEV_ID_SOC         0\n#define WMI_PDEV_ID_1ST         1\n#define WMI_PDEV_ID_2ND         2\n#define WMI_PDEV_ID_3RD         3\n\n \n#define REG_RULE_START_FREQ\t\t\t0x0000ffff\n#define REG_RULE_END_FREQ\t\t\t0xffff0000\n#define REG_RULE_FLAGS\t\t\t\t0x0000ffff\n#define REG_RULE_MAX_BW\t\t\t\t0x0000ffff\n#define REG_RULE_REG_PWR\t\t\t0x00ff0000\n#define REG_RULE_ANT_GAIN\t\t\t0xff000000\n#define REG_RULE_PSD_INFO\t\t\tBIT(2)\n#define REG_RULE_PSD_EIRP\t\t\t0xffff0000\n\n#define WMI_VDEV_PARAM_TXBF_SU_TX_BFEE BIT(0)\n#define WMI_VDEV_PARAM_TXBF_MU_TX_BFEE BIT(1)\n#define WMI_VDEV_PARAM_TXBF_SU_TX_BFER BIT(2)\n#define WMI_VDEV_PARAM_TXBF_MU_TX_BFER BIT(3)\n\n#define HECAP_PHYDWORD_0\t0\n#define HECAP_PHYDWORD_1\t1\n#define HECAP_PHYDWORD_2\t2\n\n#define HECAP_PHY_SU_BFER\t\tBIT(31)\n#define HECAP_PHY_SU_BFEE\t\tBIT(0)\n#define HECAP_PHY_MU_BFER\t\tBIT(1)\n#define HECAP_PHY_UL_MUMIMO\t\tBIT(22)\n#define HECAP_PHY_UL_MUOFDMA\t\tBIT(23)\n\n#define HECAP_PHY_SUBFMR_GET(hecap_phy) \\\n\tu32_get_bits(hecap_phy[HECAP_PHYDWORD_0], HECAP_PHY_SU_BFER)\n\n#define HECAP_PHY_SUBFME_GET(hecap_phy) \\\n\tu32_get_bits(hecap_phy[HECAP_PHYDWORD_1], HECAP_PHY_SU_BFEE)\n\n#define HECAP_PHY_MUBFMR_GET(hecap_phy) \\\n\tu32_get_bits(hecap_phy[HECAP_PHYDWORD_1], HECAP_PHY_MU_BFER)\n\n#define HECAP_PHY_ULMUMIMO_GET(hecap_phy) \\\n\tu32_get_bits(hecap_phy[HECAP_PHYDWORD_0], HECAP_PHY_UL_MUMIMO)\n\n#define HECAP_PHY_ULOFDMA_GET(hecap_phy) \\\n\tu32_get_bits(hecap_phy[HECAP_PHYDWORD_0], HECAP_PHY_UL_MUOFDMA)\n\n#define HE_MODE_SU_TX_BFEE\tBIT(0)\n#define HE_MODE_SU_TX_BFER\tBIT(1)\n#define HE_MODE_MU_TX_BFEE\tBIT(2)\n#define HE_MODE_MU_TX_BFER\tBIT(3)\n#define HE_MODE_DL_OFDMA\tBIT(4)\n#define HE_MODE_UL_OFDMA\tBIT(5)\n#define HE_MODE_UL_MUMIMO\tBIT(6)\n\n#define HE_DL_MUOFDMA_ENABLE\t1\n#define HE_UL_MUOFDMA_ENABLE\t1\n#define HE_DL_MUMIMO_ENABLE\t1\n#define HE_MU_BFEE_ENABLE\t1\n#define HE_SU_BFEE_ENABLE\t1\n\n#define HE_VHT_SOUNDING_MODE_ENABLE\t\t1\n#define HE_SU_MU_SOUNDING_MODE_ENABLE\t\t1\n#define HE_TRIG_NONTRIG_SOUNDING_MODE_ENABLE\t1\n\n \n#define HE_VHT_SOUNDING_MODE\t\tBIT(0)\n \n#define HE_SU_MU_SOUNDING_MODE\t\tBIT(2)\n \n#define HE_TRIG_NONTRIG_SOUNDING_MODE\tBIT(3)\n\n#define WMI_TXBF_STS_CAP_OFFSET_LSB\t4\n#define WMI_TXBF_STS_CAP_OFFSET_MASK\t0x70\n#define WMI_BF_SOUND_DIM_OFFSET_LSB\t8\n#define WMI_BF_SOUND_DIM_OFFSET_MASK\t0x700\n\nenum wmi_peer_type {\n\tWMI_PEER_TYPE_DEFAULT = 0,\n\tWMI_PEER_TYPE_BSS = 1,\n\tWMI_PEER_TYPE_TDLS = 2,\n};\n\nstruct wmi_peer_create_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\tstruct ath12k_wmi_mac_addr_params peer_macaddr;\n\t__le32 peer_type;\n} __packed;\n\nstruct wmi_peer_delete_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\tstruct ath12k_wmi_mac_addr_params peer_macaddr;\n} __packed;\n\nstruct wmi_peer_reorder_queue_setup_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\tstruct ath12k_wmi_mac_addr_params peer_macaddr;\n\t__le32 tid;\n\t__le32 queue_ptr_lo;\n\t__le32 queue_ptr_hi;\n\t__le32 queue_no;\n\t__le32 ba_window_size_valid;\n\t__le32 ba_window_size;\n} __packed;\n\nstruct wmi_peer_reorder_queue_remove_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\tstruct ath12k_wmi_mac_addr_params peer_macaddr;\n\t__le32 tid_mask;\n} __packed;\n\nenum wmi_bss_chan_info_req_type {\n\tWMI_BSS_SURVEY_REQ_TYPE_READ = 1,\n\tWMI_BSS_SURVEY_REQ_TYPE_READ_CLEAR,\n};\n\nstruct wmi_pdev_set_param_cmd {\n\t__le32 tlv_header;\n\t__le32 pdev_id;\n\t__le32 param_id;\n\t__le32 param_value;\n} __packed;\n\nstruct wmi_pdev_set_ps_mode_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\t__le32 sta_ps_mode;\n} __packed;\n\nstruct wmi_pdev_suspend_cmd {\n\t__le32 tlv_header;\n\t__le32 pdev_id;\n\t__le32 suspend_opt;\n} __packed;\n\nstruct wmi_pdev_resume_cmd {\n\t__le32 tlv_header;\n\t__le32 pdev_id;\n} __packed;\n\nstruct wmi_pdev_bss_chan_info_req_cmd {\n\t__le32 tlv_header;\n\t \n\t__le32 req_type;\n} __packed;\n\nstruct wmi_ap_ps_peer_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\tstruct ath12k_wmi_mac_addr_params peer_macaddr;\n\t__le32 param;\n\t__le32 value;\n} __packed;\n\nstruct wmi_sta_powersave_param_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\t__le32 param;\n\t__le32 value;\n} __packed;\n\nstruct wmi_pdev_set_regdomain_cmd {\n\t__le32 tlv_header;\n\t__le32 pdev_id;\n\t__le32 reg_domain;\n\t__le32 reg_domain_2g;\n\t__le32 reg_domain_5g;\n\t__le32 conformance_test_limit_2g;\n\t__le32 conformance_test_limit_5g;\n\t__le32 dfs_domain;\n} __packed;\n\nstruct wmi_peer_set_param_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\tstruct ath12k_wmi_mac_addr_params peer_macaddr;\n\t__le32 param_id;\n\t__le32 param_value;\n} __packed;\n\nstruct wmi_peer_flush_tids_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\tstruct ath12k_wmi_mac_addr_params peer_macaddr;\n\t__le32 peer_tid_bitmap;\n} __packed;\n\nstruct wmi_dfs_phyerr_offload_cmd {\n\t__le32 tlv_header;\n\t__le32 pdev_id;\n} __packed;\n\nstruct wmi_bcn_offload_ctrl_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\t__le32 bcn_ctrl_op;\n} __packed;\n\nenum scan_dwelltime_adaptive_mode {\n\tSCAN_DWELL_MODE_DEFAULT = 0,\n\tSCAN_DWELL_MODE_CONSERVATIVE = 1,\n\tSCAN_DWELL_MODE_MODERATE = 2,\n\tSCAN_DWELL_MODE_AGGRESSIVE = 3,\n\tSCAN_DWELL_MODE_STATIC = 4\n};\n\n#define WLAN_SCAN_MAX_NUM_SSID          10\n#define WLAN_SCAN_MAX_NUM_BSSID         10\n\nstruct ath12k_wmi_element_info_arg {\n\tu32 len;\n\tu8 *ptr;\n};\n\n#define WMI_IE_BITMAP_SIZE             8\n\n#define WMI_SCAN_MAX_NUM_SSID                0x0A\n \n#define WMI_HOST_SCAN_REQUESTOR_ID_PREFIX 0xA000\n\n \n \n#define WMI_HOST_SCAN_REQ_ID_PREFIX 0xA000\n\n#define WLAN_SCAN_PARAMS_MAX_SSID    16\n#define WLAN_SCAN_PARAMS_MAX_BSSID   4\n#define WLAN_SCAN_PARAMS_MAX_IE_LEN  256\n\n \n#define WMI_SCAN_CHAN_MIN_TIME_MSEC 40\n\n \nenum wmi_scan_priority {\n\tWMI_SCAN_PRIORITY_VERY_LOW = 0,\n\tWMI_SCAN_PRIORITY_LOW,\n\tWMI_SCAN_PRIORITY_MEDIUM,\n\tWMI_SCAN_PRIORITY_HIGH,\n\tWMI_SCAN_PRIORITY_VERY_HIGH,\n\tWMI_SCAN_PRIORITY_COUNT    \n};\n\nenum wmi_scan_event_type {\n\tWMI_SCAN_EVENT_STARTED              = BIT(0),\n\tWMI_SCAN_EVENT_COMPLETED            = BIT(1),\n\tWMI_SCAN_EVENT_BSS_CHANNEL          = BIT(2),\n\tWMI_SCAN_EVENT_FOREIGN_CHAN         = BIT(3),\n\tWMI_SCAN_EVENT_DEQUEUED             = BIT(4),\n\t \n\tWMI_SCAN_EVENT_PREEMPTED            = BIT(5),\n\tWMI_SCAN_EVENT_START_FAILED         = BIT(6),\n\tWMI_SCAN_EVENT_RESTARTED            = BIT(7),\n\tWMI_SCAN_EVENT_FOREIGN_CHAN_EXIT    = BIT(8),\n\tWMI_SCAN_EVENT_SUSPENDED            = BIT(9),\n\tWMI_SCAN_EVENT_RESUMED              = BIT(10),\n\tWMI_SCAN_EVENT_MAX                  = BIT(15),\n};\n\nenum wmi_scan_completion_reason {\n\tWMI_SCAN_REASON_COMPLETED,\n\tWMI_SCAN_REASON_CANCELLED,\n\tWMI_SCAN_REASON_PREEMPTED,\n\tWMI_SCAN_REASON_TIMEDOUT,\n\tWMI_SCAN_REASON_INTERNAL_FAILURE,\n\tWMI_SCAN_REASON_MAX,\n};\n\nstruct  wmi_start_scan_cmd {\n\t__le32 tlv_header;\n\t__le32 scan_id;\n\t__le32 scan_req_id;\n\t__le32 vdev_id;\n\t__le32 scan_priority;\n\t__le32 notify_scan_events;\n\t__le32 dwell_time_active;\n\t__le32 dwell_time_passive;\n\t__le32 min_rest_time;\n\t__le32 max_rest_time;\n\t__le32 repeat_probe_time;\n\t__le32 probe_spacing_time;\n\t__le32 idle_time;\n\t__le32 max_scan_time;\n\t__le32 probe_delay;\n\t__le32 scan_ctrl_flags;\n\t__le32 burst_duration;\n\t__le32 num_chan;\n\t__le32 num_bssid;\n\t__le32 num_ssids;\n\t__le32 ie_len;\n\t__le32 n_probes;\n\tstruct ath12k_wmi_mac_addr_params mac_addr;\n\tstruct ath12k_wmi_mac_addr_params mac_mask;\n\tu32 ie_bitmap[WMI_IE_BITMAP_SIZE];\n\t__le32 num_vendor_oui;\n\t__le32 scan_ctrl_flags_ext;\n\t__le32 dwell_time_active_2g;\n\t__le32 dwell_time_active_6g;\n\t__le32 dwell_time_passive_6g;\n\t__le32 scan_start_offset;\n} __packed;\n\n#define WMI_SCAN_FLAG_PASSIVE        0x1\n#define WMI_SCAN_ADD_BCAST_PROBE_REQ 0x2\n#define WMI_SCAN_ADD_CCK_RATES       0x4\n#define WMI_SCAN_ADD_OFDM_RATES      0x8\n#define WMI_SCAN_CHAN_STAT_EVENT     0x10\n#define WMI_SCAN_FILTER_PROBE_REQ    0x20\n#define WMI_SCAN_BYPASS_DFS_CHN      0x40\n#define WMI_SCAN_CONTINUE_ON_ERROR   0x80\n#define WMI_SCAN_FILTER_PROMISCUOS   0x100\n#define WMI_SCAN_FLAG_FORCE_ACTIVE_ON_DFS 0x200\n#define WMI_SCAN_ADD_TPC_IE_IN_PROBE_REQ  0x400\n#define WMI_SCAN_ADD_DS_IE_IN_PROBE_REQ   0x800\n#define WMI_SCAN_ADD_SPOOF_MAC_IN_PROBE_REQ   0x1000\n#define WMI_SCAN_OFFCHAN_MGMT_TX    0x2000\n#define WMI_SCAN_OFFCHAN_DATA_TX    0x4000\n#define WMI_SCAN_CAPTURE_PHY_ERROR  0x8000\n#define WMI_SCAN_FLAG_STRICT_PASSIVE_ON_PCHN 0x10000\n#define WMI_SCAN_FLAG_HALF_RATE_SUPPORT      0x20000\n#define WMI_SCAN_FLAG_QUARTER_RATE_SUPPORT   0x40000\n#define WMI_SCAN_RANDOM_SEQ_NO_IN_PROBE_REQ 0x80000\n#define WMI_SCAN_ENABLE_IE_WHTELIST_IN_PROBE_REQ 0x100000\n\n#define WMI_SCAN_DWELL_MODE_MASK GENMASK(23, 21)\n\nenum {\n\tWMI_SCAN_DWELL_MODE_DEFAULT      = 0,\n\tWMI_SCAN_DWELL_MODE_CONSERVATIVE = 1,\n\tWMI_SCAN_DWELL_MODE_MODERATE     = 2,\n\tWMI_SCAN_DWELL_MODE_AGGRESSIVE   = 3,\n\tWMI_SCAN_DWELL_MODE_STATIC       = 4,\n};\n\nstruct ath12k_wmi_hint_short_ssid_arg {\n\tu32 freq_flags;\n\tu32 short_ssid;\n};\n\nstruct ath12k_wmi_hint_bssid_arg {\n\tu32 freq_flags;\n\tstruct ath12k_wmi_mac_addr_params bssid;\n};\n\nstruct ath12k_wmi_scan_req_arg {\n\tu32 scan_id;\n\tu32 scan_req_id;\n\tu32 vdev_id;\n\tu32 pdev_id;\n\tenum wmi_scan_priority scan_priority;\n\tunion {\n\t\tstruct {\n\t\t\tu32 scan_ev_started:1,\n\t\t\t    scan_ev_completed:1,\n\t\t\t    scan_ev_bss_chan:1,\n\t\t\t    scan_ev_foreign_chan:1,\n\t\t\t    scan_ev_dequeued:1,\n\t\t\t    scan_ev_preempted:1,\n\t\t\t    scan_ev_start_failed:1,\n\t\t\t    scan_ev_restarted:1,\n\t\t\t    scan_ev_foreign_chn_exit:1,\n\t\t\t    scan_ev_invalid:1,\n\t\t\t    scan_ev_gpio_timeout:1,\n\t\t\t    scan_ev_suspended:1,\n\t\t\t    scan_ev_resumed:1;\n\t\t};\n\t\tu32 scan_events;\n\t};\n\tu32 dwell_time_active;\n\tu32 dwell_time_active_2g;\n\tu32 dwell_time_passive;\n\tu32 dwell_time_active_6g;\n\tu32 dwell_time_passive_6g;\n\tu32 min_rest_time;\n\tu32 max_rest_time;\n\tu32 repeat_probe_time;\n\tu32 probe_spacing_time;\n\tu32 idle_time;\n\tu32 max_scan_time;\n\tu32 probe_delay;\n\tunion {\n\t\tstruct {\n\t\t\tu32 scan_f_passive:1,\n\t\t\t    scan_f_bcast_probe:1,\n\t\t\t    scan_f_cck_rates:1,\n\t\t\t    scan_f_ofdm_rates:1,\n\t\t\t    scan_f_chan_stat_evnt:1,\n\t\t\t    scan_f_filter_prb_req:1,\n\t\t\t    scan_f_bypass_dfs_chn:1,\n\t\t\t    scan_f_continue_on_err:1,\n\t\t\t    scan_f_offchan_mgmt_tx:1,\n\t\t\t    scan_f_offchan_data_tx:1,\n\t\t\t    scan_f_promisc_mode:1,\n\t\t\t    scan_f_capture_phy_err:1,\n\t\t\t    scan_f_strict_passive_pch:1,\n\t\t\t    scan_f_half_rate:1,\n\t\t\t    scan_f_quarter_rate:1,\n\t\t\t    scan_f_force_active_dfs_chn:1,\n\t\t\t    scan_f_add_tpc_ie_in_probe:1,\n\t\t\t    scan_f_add_ds_ie_in_probe:1,\n\t\t\t    scan_f_add_spoofed_mac_in_probe:1,\n\t\t\t    scan_f_add_rand_seq_in_probe:1,\n\t\t\t    scan_f_en_ie_whitelist_in_probe:1,\n\t\t\t    scan_f_forced:1,\n\t\t\t    scan_f_2ghz:1,\n\t\t\t    scan_f_5ghz:1,\n\t\t\t    scan_f_80mhz:1;\n\t\t};\n\t\tu32 scan_flags;\n\t};\n\tenum scan_dwelltime_adaptive_mode adaptive_dwell_time_mode;\n\tu32 burst_duration;\n\tu32 num_chan;\n\tu32 num_bssid;\n\tu32 num_ssids;\n\tu32 n_probes;\n\tu32 *chan_list;\n\tu32 notify_scan_events;\n\tstruct cfg80211_ssid ssid[WLAN_SCAN_MAX_NUM_SSID];\n\tstruct ath12k_wmi_mac_addr_params bssid_list[WLAN_SCAN_MAX_NUM_BSSID];\n\tstruct ath12k_wmi_element_info_arg extraie;\n\tu32 num_hint_s_ssid;\n\tu32 num_hint_bssid;\n\tstruct ath12k_wmi_hint_short_ssid_arg hint_s_ssid[WLAN_SCAN_MAX_HINT_S_SSID];\n\tstruct ath12k_wmi_hint_bssid_arg hint_bssid[WLAN_SCAN_MAX_HINT_BSSID];\n};\n\nstruct wmi_ssid_arg {\n\tint len;\n\tconst u8 *ssid;\n};\n\nstruct wmi_bssid_arg {\n\tconst u8 *bssid;\n};\n\nstruct wmi_start_scan_arg {\n\tu32 scan_id;\n\tu32 scan_req_id;\n\tu32 vdev_id;\n\tu32 scan_priority;\n\tu32 notify_scan_events;\n\tu32 dwell_time_active;\n\tu32 dwell_time_passive;\n\tu32 min_rest_time;\n\tu32 max_rest_time;\n\tu32 repeat_probe_time;\n\tu32 probe_spacing_time;\n\tu32 idle_time;\n\tu32 max_scan_time;\n\tu32 probe_delay;\n\tu32 scan_ctrl_flags;\n\n\tu32 ie_len;\n\tu32 n_channels;\n\tu32 n_ssids;\n\tu32 n_bssids;\n\n\tu8 ie[WLAN_SCAN_PARAMS_MAX_IE_LEN];\n\tu32 channels[64];\n\tstruct wmi_ssid_arg ssids[WLAN_SCAN_PARAMS_MAX_SSID];\n\tstruct wmi_bssid_arg bssids[WLAN_SCAN_PARAMS_MAX_BSSID];\n};\n\n#define WMI_SCAN_STOP_ONE       0x00000000\n#define WMI_SCAN_STOP_VAP_ALL   0x01000000\n#define WMI_SCAN_STOP_ALL       0x04000000\n\n \n#define ATH12K_SCAN_ID          0xA000\n\nenum scan_cancel_req_type {\n\tWLAN_SCAN_CANCEL_SINGLE = 1,\n\tWLAN_SCAN_CANCEL_VDEV_ALL,\n\tWLAN_SCAN_CANCEL_PDEV_ALL,\n};\n\nstruct ath12k_wmi_scan_cancel_arg {\n\tu32 requester;\n\tu32 scan_id;\n\tenum scan_cancel_req_type req_type;\n\tu32 vdev_id;\n\tu32 pdev_id;\n};\n\nstruct wmi_bcn_send_from_host_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\t__le32 data_len;\n\tunion {\n\t\t__le32 frag_ptr;\n\t\t__le32 frag_ptr_lo;\n\t};\n\t__le32 frame_ctrl;\n\t__le32 dtim_flag;\n\t__le32 bcn_antenna;\n\t__le32 frag_ptr_hi;\n};\n\n#define WMI_CHAN_INFO_MODE\t\tGENMASK(5, 0)\n#define WMI_CHAN_INFO_HT40_PLUS\t\tBIT(6)\n#define WMI_CHAN_INFO_PASSIVE\t\tBIT(7)\n#define WMI_CHAN_INFO_ADHOC_ALLOWED\tBIT(8)\n#define WMI_CHAN_INFO_AP_DISABLED\tBIT(9)\n#define WMI_CHAN_INFO_DFS\t\tBIT(10)\n#define WMI_CHAN_INFO_ALLOW_HT\t\tBIT(11)\n#define WMI_CHAN_INFO_ALLOW_VHT\t\tBIT(12)\n#define WMI_CHAN_INFO_CHAN_CHANGE_CAUSE_CSA\tBIT(13)\n#define WMI_CHAN_INFO_HALF_RATE\t\tBIT(14)\n#define WMI_CHAN_INFO_QUARTER_RATE\tBIT(15)\n#define WMI_CHAN_INFO_DFS_FREQ2\t\tBIT(16)\n#define WMI_CHAN_INFO_ALLOW_HE\t\tBIT(17)\n#define WMI_CHAN_INFO_PSC\t\tBIT(18)\n\n#define WMI_CHAN_REG_INFO1_MIN_PWR\tGENMASK(7, 0)\n#define WMI_CHAN_REG_INFO1_MAX_PWR\tGENMASK(15, 8)\n#define WMI_CHAN_REG_INFO1_MAX_REG_PWR\tGENMASK(23, 16)\n#define WMI_CHAN_REG_INFO1_REG_CLS\tGENMASK(31, 24)\n\n#define WMI_CHAN_REG_INFO2_ANT_MAX\tGENMASK(7, 0)\n#define WMI_CHAN_REG_INFO2_MAX_TX_PWR\tGENMASK(15, 8)\n\nstruct ath12k_wmi_channel_params {\n\t__le32 tlv_header;\n\t__le32 mhz;\n\t__le32 band_center_freq1;\n\t__le32 band_center_freq2;\n\t__le32 info;\n\t__le32 reg_info_1;\n\t__le32 reg_info_2;\n} __packed;\n\nenum wmi_sta_ps_mode {\n\tWMI_STA_PS_MODE_DISABLED = 0,\n\tWMI_STA_PS_MODE_ENABLED = 1,\n};\n\n#define WMI_SMPS_MASK_LOWER_16BITS 0xFF\n#define WMI_SMPS_MASK_UPPER_3BITS 0x7\n#define WMI_SMPS_PARAM_VALUE_SHIFT 29\n\n#define ATH12K_WMI_FW_HANG_ASSERT_TYPE 1\n#define ATH12K_WMI_FW_HANG_DELAY 0\n\n \n\nstruct wmi_force_fw_hang_cmd {\n\t__le32 tlv_header;\n\t__le32 type;\n\t__le32 delay_time_ms;\n} __packed;\n\nstruct wmi_vdev_set_param_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\t__le32 param_id;\n\t__le32 param_value;\n} __packed;\n\nstruct wmi_get_pdev_temperature_cmd {\n\t__le32 tlv_header;\n\t__le32 param;\n\t__le32 pdev_id;\n} __packed;\n\n#define WMI_BEACON_TX_BUFFER_SIZE\t512\n\nstruct wmi_bcn_tmpl_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\t__le32 tim_ie_offset;\n\t__le32 buf_len;\n\t__le32 csa_switch_count_offset;\n\t__le32 ext_csa_switch_count_offset;\n\t__le32 csa_event_bitmap;\n\t__le32 mbssid_ie_offset;\n\t__le32 esp_ie_offset;\n} __packed;\n\nstruct wmi_vdev_install_key_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\tstruct ath12k_wmi_mac_addr_params peer_macaddr;\n\t__le32 key_idx;\n\t__le32 key_flags;\n\t__le32 key_cipher;\n\t__le64 key_rsc_counter;\n\t__le64 key_global_rsc_counter;\n\t__le64 key_tsc_counter;\n\tu8 wpi_key_rsc_counter[16];\n\tu8 wpi_key_tsc_counter[16];\n\t__le32 key_len;\n\t__le32 key_txmic_len;\n\t__le32 key_rxmic_len;\n\t__le32 is_group_key_id_valid;\n\t__le32 group_key_id;\n\n\t \n} __packed;\n\nstruct wmi_vdev_install_key_arg {\n\tu32 vdev_id;\n\tconst u8 *macaddr;\n\tu32 key_idx;\n\tu32 key_flags;\n\tu32 key_cipher;\n\tu32 key_len;\n\tu32 key_txmic_len;\n\tu32 key_rxmic_len;\n\tu64 key_rsc_counter;\n\tconst void *key_data;\n};\n\n#define WMI_MAX_SUPPORTED_RATES\t\t\t128\n#define WMI_HOST_MAX_HECAP_PHY_SIZE\t\t3\n#define WMI_HOST_MAX_HE_RATE_SET\t\t3\n#define WMI_HECAP_TXRX_MCS_NSS_IDX_80\t\t0\n#define WMI_HECAP_TXRX_MCS_NSS_IDX_160\t\t1\n#define WMI_HECAP_TXRX_MCS_NSS_IDX_80_80\t2\n\nstruct wmi_rate_set_arg {\n\tu32 num_rates;\n\tu8 rates[WMI_MAX_SUPPORTED_RATES];\n};\n\nstruct ath12k_wmi_peer_assoc_arg {\n\tu32 vdev_id;\n\tu32 peer_new_assoc;\n\tu32 peer_associd;\n\tu32 peer_flags;\n\tu32 peer_caps;\n\tu32 peer_listen_intval;\n\tu32 peer_ht_caps;\n\tu32 peer_max_mpdu;\n\tu32 peer_mpdu_density;\n\tu32 peer_rate_caps;\n\tu32 peer_nss;\n\tu32 peer_vht_caps;\n\tu32 peer_phymode;\n\tu32 peer_ht_info[2];\n\tstruct wmi_rate_set_arg peer_legacy_rates;\n\tstruct wmi_rate_set_arg peer_ht_rates;\n\tu32 rx_max_rate;\n\tu32 rx_mcs_set;\n\tu32 tx_max_rate;\n\tu32 tx_mcs_set;\n\tu8 vht_capable;\n\tu8 min_data_rate;\n\tu32 tx_max_mcs_nss;\n\tu32 peer_bw_rxnss_override;\n\tbool is_pmf_enabled;\n\tbool is_wme_set;\n\tbool qos_flag;\n\tbool apsd_flag;\n\tbool ht_flag;\n\tbool bw_40;\n\tbool bw_80;\n\tbool bw_160;\n\tbool bw_320;\n\tbool stbc_flag;\n\tbool ldpc_flag;\n\tbool static_mimops_flag;\n\tbool dynamic_mimops_flag;\n\tbool spatial_mux_flag;\n\tbool vht_flag;\n\tbool vht_ng_flag;\n\tbool need_ptk_4_way;\n\tbool need_gtk_2_way;\n\tbool auth_flag;\n\tbool safe_mode_enabled;\n\tbool amsdu_disable;\n\t \n\tu8 peer_mac[ETH_ALEN];\n\n\tbool he_flag;\n\tu32 peer_he_cap_macinfo[2];\n\tu32 peer_he_cap_macinfo_internal;\n\tu32 peer_he_caps_6ghz;\n\tu32 peer_he_ops;\n\tu32 peer_he_cap_phyinfo[WMI_HOST_MAX_HECAP_PHY_SIZE];\n\tu32 peer_he_mcs_count;\n\tu32 peer_he_rx_mcs_set[WMI_HOST_MAX_HE_RATE_SET];\n\tu32 peer_he_tx_mcs_set[WMI_HOST_MAX_HE_RATE_SET];\n\tbool twt_responder;\n\tbool twt_requester;\n\tstruct ath12k_wmi_ppe_threshold_arg peer_ppet;\n\tbool eht_flag;\n\tu32 peer_eht_cap_mac[WMI_MAX_EHTCAP_MAC_SIZE];\n\tu32 peer_eht_cap_phy[WMI_MAX_EHTCAP_PHY_SIZE];\n\tu32 peer_eht_mcs_count;\n\tu32 peer_eht_rx_mcs_set[WMI_MAX_EHTCAP_RATE_SET];\n\tu32 peer_eht_tx_mcs_set[WMI_MAX_EHTCAP_RATE_SET];\n\tstruct ath12k_wmi_ppe_threshold_arg peer_eht_ppet;\n\tu32 punct_bitmap;\n};\n\nstruct wmi_peer_assoc_complete_cmd {\n\t__le32 tlv_header;\n\tstruct ath12k_wmi_mac_addr_params peer_macaddr;\n\t__le32 vdev_id;\n\t__le32 peer_new_assoc;\n\t__le32 peer_associd;\n\t__le32 peer_flags;\n\t__le32 peer_caps;\n\t__le32 peer_listen_intval;\n\t__le32 peer_ht_caps;\n\t__le32 peer_max_mpdu;\n\t__le32 peer_mpdu_density;\n\t__le32 peer_rate_caps;\n\t__le32 peer_nss;\n\t__le32 peer_vht_caps;\n\t__le32 peer_phymode;\n\t__le32 peer_ht_info[2];\n\t__le32 num_peer_legacy_rates;\n\t__le32 num_peer_ht_rates;\n\t__le32 peer_bw_rxnss_override;\n\tstruct ath12k_wmi_ppe_threshold_params peer_ppet;\n\t__le32 peer_he_cap_info;\n\t__le32 peer_he_ops;\n\t__le32 peer_he_cap_phy[WMI_MAX_HECAP_PHY_SIZE];\n\t__le32 peer_he_mcs;\n\t__le32 peer_he_cap_info_ext;\n\t__le32 peer_he_cap_info_internal;\n\t__le32 min_data_rate;\n\t__le32 peer_he_caps_6ghz;\n\t__le32 sta_type;\n\t__le32 bss_max_idle_option;\n\t__le32 auth_mode;\n\t__le32 peer_flags_ext;\n\t__le32 punct_bitmap;\n\t__le32 peer_eht_cap_mac[WMI_MAX_EHTCAP_MAC_SIZE];\n\t__le32 peer_eht_cap_phy[WMI_MAX_EHTCAP_PHY_SIZE];\n\t__le32 peer_eht_ops;\n\tstruct ath12k_wmi_ppe_threshold_params peer_eht_ppet;\n} __packed;\n\nstruct wmi_stop_scan_cmd {\n\t__le32 tlv_header;\n\t__le32 requestor;\n\t__le32 scan_id;\n\t__le32 req_type;\n\t__le32 vdev_id;\n\t__le32 pdev_id;\n} __packed;\n\nstruct ath12k_wmi_scan_chan_list_arg {\n\tu32 pdev_id;\n\tu16 nallchans;\n\tstruct ath12k_wmi_channel_arg channel[];\n};\n\nstruct wmi_scan_chan_list_cmd {\n\t__le32 tlv_header;\n\t__le32 num_scan_chans;\n\t__le32 flags;\n\t__le32 pdev_id;\n} __packed;\n\n#define WMI_MGMT_SEND_DOWNLD_LEN\t64\n\n#define WMI_TX_PARAMS_DWORD0_POWER\t\tGENMASK(7, 0)\n#define WMI_TX_PARAMS_DWORD0_MCS_MASK\t\tGENMASK(19, 8)\n#define WMI_TX_PARAMS_DWORD0_NSS_MASK\t\tGENMASK(27, 20)\n#define WMI_TX_PARAMS_DWORD0_RETRY_LIMIT\tGENMASK(31, 28)\n\n#define WMI_TX_PARAMS_DWORD1_CHAIN_MASK\t\tGENMASK(7, 0)\n#define WMI_TX_PARAMS_DWORD1_BW_MASK\t\tGENMASK(14, 8)\n#define WMI_TX_PARAMS_DWORD1_PREAMBLE_TYPE\tGENMASK(19, 15)\n#define WMI_TX_PARAMS_DWORD1_FRAME_TYPE\t\tBIT(20)\n#define WMI_TX_PARAMS_DWORD1_RSVD\t\tGENMASK(31, 21)\n\nstruct wmi_mgmt_send_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\t__le32 desc_id;\n\t__le32 chanfreq;\n\t__le32 paddr_lo;\n\t__le32 paddr_hi;\n\t__le32 frame_len;\n\t__le32 buf_len;\n\t__le32 tx_params_valid;\n\n\t \n\n\t \n} __packed;\n\nstruct wmi_sta_powersave_mode_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\t__le32 sta_ps_mode;\n} __packed;\n\nstruct wmi_sta_smps_force_mode_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\t__le32 forced_mode;\n} __packed;\n\nstruct wmi_sta_smps_param_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\t__le32 param;\n\t__le32 value;\n} __packed;\n\nstruct ath12k_wmi_bcn_prb_info_params {\n\t__le32 tlv_header;\n\t__le32 caps;\n\t__le32 erp;\n} __packed;\n\nenum {\n\tWMI_PDEV_SUSPEND,\n\tWMI_PDEV_SUSPEND_AND_DISABLE_INTR,\n};\n\nstruct wmi_pdev_green_ap_ps_enable_cmd_param {\n\t__le32 tlv_header;\n\t__le32 pdev_id;\n\t__le32 enable;\n} __packed;\n\nstruct ath12k_wmi_ap_ps_arg {\n\tu32 vdev_id;\n\tu32 param;\n\tu32 value;\n};\n\nenum set_init_cc_type {\n\tWMI_COUNTRY_INFO_TYPE_ALPHA,\n\tWMI_COUNTRY_INFO_TYPE_COUNTRY_CODE,\n\tWMI_COUNTRY_INFO_TYPE_REGDOMAIN,\n};\n\nenum set_init_cc_flags {\n\tINVALID_CC,\n\tCC_IS_SET,\n\tREGDMN_IS_SET,\n\tALPHA_IS_SET,\n};\n\nstruct ath12k_wmi_init_country_arg {\n\tunion {\n\t\tu16 country_code;\n\t\tu16 regdom_id;\n\t\tu8 alpha2[3];\n\t} cc_info;\n\tenum set_init_cc_flags flags;\n};\n\nstruct wmi_init_country_cmd {\n\t__le32 tlv_header;\n\t__le32 pdev_id;\n\t__le32 init_cc_type;\n\tunion {\n\t\t__le32 country_code;\n\t\t__le32 regdom_id;\n\t\t__le32 alpha2;\n\t} cc_info;\n} __packed;\n\nstruct wmi_delba_send_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\tstruct ath12k_wmi_mac_addr_params peer_macaddr;\n\t__le32 tid;\n\t__le32 initiator;\n\t__le32 reasoncode;\n} __packed;\n\nstruct wmi_addba_setresponse_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\tstruct ath12k_wmi_mac_addr_params peer_macaddr;\n\t__le32 tid;\n\t__le32 statuscode;\n} __packed;\n\nstruct wmi_addba_send_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\tstruct ath12k_wmi_mac_addr_params peer_macaddr;\n\t__le32 tid;\n\t__le32 buffersize;\n} __packed;\n\nstruct wmi_addba_clear_resp_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\tstruct ath12k_wmi_mac_addr_params peer_macaddr;\n} __packed;\n\n#define DFS_PHYERR_UNIT_TEST_CMD 0\n#define DFS_UNIT_TEST_MODULE\t0x2b\n#define DFS_UNIT_TEST_TOKEN\t0xAA\n\nenum dfs_test_args_idx {\n\tDFS_TEST_CMDID = 0,\n\tDFS_TEST_PDEV_ID,\n\tDFS_TEST_RADAR_PARAM,\n\tDFS_MAX_TEST_ARGS,\n};\n\nstruct wmi_dfs_unit_test_arg {\n\tu32 cmd_id;\n\tu32 pdev_id;\n\tu32 radar_param;\n};\n\nstruct wmi_unit_test_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\t__le32 module_id;\n\t__le32 num_args;\n\t__le32 diag_token;\n\t \n} __packed;\n\n#define MAX_SUPPORTED_RATES 128\n\n#define WMI_PEER_AUTH\t\t0x00000001\n#define WMI_PEER_QOS\t\t0x00000002\n#define WMI_PEER_NEED_PTK_4_WAY\t0x00000004\n#define WMI_PEER_NEED_GTK_2_WAY\t0x00000010\n#define WMI_PEER_HE\t\t0x00000400\n#define WMI_PEER_APSD\t\t0x00000800\n#define WMI_PEER_HT\t\t0x00001000\n#define WMI_PEER_40MHZ\t\t0x00002000\n#define WMI_PEER_STBC\t\t0x00008000\n#define WMI_PEER_LDPC\t\t0x00010000\n#define WMI_PEER_DYN_MIMOPS\t0x00020000\n#define WMI_PEER_STATIC_MIMOPS\t0x00040000\n#define WMI_PEER_SPATIAL_MUX\t0x00200000\n#define WMI_PEER_TWT_REQ\t0x00400000\n#define WMI_PEER_TWT_RESP\t0x00800000\n#define WMI_PEER_VHT\t\t0x02000000\n#define WMI_PEER_80MHZ\t\t0x04000000\n#define WMI_PEER_PMF\t\t0x08000000\n \n#define WMI_PEER_IS_P2P_CAPABLE\t0x20000000\n#define WMI_PEER_160MHZ\t\t0x40000000\n#define WMI_PEER_SAFEMODE_EN\t0x80000000\n\nstruct ath12k_wmi_vht_rate_set_params {\n\t__le32 tlv_header;\n\t__le32 rx_max_rate;\n\t__le32 rx_mcs_set;\n\t__le32 tx_max_rate;\n\t__le32 tx_mcs_set;\n\t__le32 tx_max_mcs_nss;\n} __packed;\n\nstruct ath12k_wmi_he_rate_set_params {\n\t__le32 tlv_header;\n\t__le32 rx_mcs_set;\n\t__le32 tx_mcs_set;\n} __packed;\n\nstruct ath12k_wmi_eht_rate_set_params {\n\t__le32 tlv_header;\n\t__le32 rx_mcs_set;\n\t__le32 tx_mcs_set;\n} __packed;\n\n#define MAX_REG_RULES 10\n#define REG_ALPHA2_LEN 2\n#define MAX_6G_REG_RULES 5\n#define REG_US_5G_NUM_REG_RULES 4\n\nenum wmi_start_event_param {\n\tWMI_VDEV_START_RESP_EVENT = 0,\n\tWMI_VDEV_RESTART_RESP_EVENT,\n};\n\nstruct wmi_vdev_start_resp_event {\n\t__le32 vdev_id;\n\t__le32 requestor_id;\n\t \n\t__le32 resp_type;\n\t__le32 status;\n\t__le32 chain_mask;\n\t__le32 smps_mode;\n\tunion {\n\t\t__le32 mac_id;\n\t\t__le32 pdev_id;\n\t};\n\t__le32 cfgd_tx_streams;\n\t__le32 cfgd_rx_streams;\n} __packed;\n\n \nenum wmi_vdev_start_resp_status_code {\n\tWMI_VDEV_START_RESPONSE_STATUS_SUCCESS = 0,\n\tWMI_VDEV_START_RESPONSE_INVALID_VDEVID = 1,\n\tWMI_VDEV_START_RESPONSE_NOT_SUPPORTED = 2,\n\tWMI_VDEV_START_RESPONSE_DFS_VIOLATION = 3,\n\tWMI_VDEV_START_RESPONSE_INVALID_REGDOMAIN = 4,\n};\n\nenum wmi_reg_6g_ap_type {\n\tWMI_REG_INDOOR_AP = 0,\n\tWMI_REG_STD_POWER_AP = 1,\n\tWMI_REG_VLP_AP = 2,\n\tWMI_REG_CURRENT_MAX_AP_TYPE,\n\tWMI_REG_MAX_SUPP_AP_TYPE = WMI_REG_VLP_AP,\n\tWMI_REG_MAX_AP_TYPE = 7,\n};\n\nenum wmi_reg_6g_client_type {\n\tWMI_REG_DEFAULT_CLIENT = 0,\n\tWMI_REG_SUBORDINATE_CLIENT = 1,\n\tWMI_REG_MAX_CLIENT_TYPE = 2,\n};\n\n \n#define REGULATORY_CHAN_DISABLED     BIT(0)\n#define REGULATORY_CHAN_NO_IR        BIT(1)\n#define REGULATORY_CHAN_RADAR        BIT(3)\n#define REGULATORY_CHAN_NO_OFDM      BIT(6)\n#define REGULATORY_CHAN_INDOOR_ONLY  BIT(9)\n\n#define REGULATORY_CHAN_NO_HT40      BIT(4)\n#define REGULATORY_CHAN_NO_80MHZ     BIT(7)\n#define REGULATORY_CHAN_NO_160MHZ    BIT(8)\n#define REGULATORY_CHAN_NO_20MHZ     BIT(11)\n#define REGULATORY_CHAN_NO_10MHZ     BIT(12)\n\nenum {\n\tWMI_REG_SET_CC_STATUS_PASS = 0,\n\tWMI_REG_CURRENT_ALPHA2_NOT_FOUND = 1,\n\tWMI_REG_INIT_ALPHA2_NOT_FOUND = 2,\n\tWMI_REG_SET_CC_CHANGE_NOT_ALLOWED = 3,\n\tWMI_REG_SET_CC_STATUS_NO_MEMORY = 4,\n\tWMI_REG_SET_CC_STATUS_FAIL = 5,\n};\n\n#define WMI_REG_CLIENT_MAX 4\n\nstruct wmi_reg_chan_list_cc_ext_event {\n\t__le32 status_code;\n\t__le32 phy_id;\n\t__le32 alpha2;\n\t__le32 num_phy;\n\t__le32 country_id;\n\t__le32 domain_code;\n\t__le32 dfs_region;\n\t__le32 phybitmap;\n\t__le32 min_bw_2g;\n\t__le32 max_bw_2g;\n\t__le32 min_bw_5g;\n\t__le32 max_bw_5g;\n\t__le32 num_2g_reg_rules;\n\t__le32 num_5g_reg_rules;\n\t__le32 client_type;\n\t__le32 rnr_tpe_usable;\n\t__le32 unspecified_ap_usable;\n\t__le32 domain_code_6g_ap_lpi;\n\t__le32 domain_code_6g_ap_sp;\n\t__le32 domain_code_6g_ap_vlp;\n\t__le32 domain_code_6g_client_lpi[WMI_REG_CLIENT_MAX];\n\t__le32 domain_code_6g_client_sp[WMI_REG_CLIENT_MAX];\n\t__le32 domain_code_6g_client_vlp[WMI_REG_CLIENT_MAX];\n\t__le32 domain_code_6g_super_id;\n\t__le32 min_bw_6g_ap_sp;\n\t__le32 max_bw_6g_ap_sp;\n\t__le32 min_bw_6g_ap_lpi;\n\t__le32 max_bw_6g_ap_lpi;\n\t__le32 min_bw_6g_ap_vlp;\n\t__le32 max_bw_6g_ap_vlp;\n\t__le32 min_bw_6g_client_sp[WMI_REG_CLIENT_MAX];\n\t__le32 max_bw_6g_client_sp[WMI_REG_CLIENT_MAX];\n\t__le32 min_bw_6g_client_lpi[WMI_REG_CLIENT_MAX];\n\t__le32 max_bw_6g_client_lpi[WMI_REG_CLIENT_MAX];\n\t__le32 min_bw_6g_client_vlp[WMI_REG_CLIENT_MAX];\n\t__le32 max_bw_6g_client_vlp[WMI_REG_CLIENT_MAX];\n\t__le32 num_6g_reg_rules_ap_sp;\n\t__le32 num_6g_reg_rules_ap_lpi;\n\t__le32 num_6g_reg_rules_ap_vlp;\n\t__le32 num_6g_reg_rules_cl_sp[WMI_REG_CLIENT_MAX];\n\t__le32 num_6g_reg_rules_cl_lpi[WMI_REG_CLIENT_MAX];\n\t__le32 num_6g_reg_rules_cl_vlp[WMI_REG_CLIENT_MAX];\n} __packed;\n\nstruct ath12k_wmi_reg_rule_ext_params {\n\t__le32 tlv_header;\n\t__le32 freq_info;\n\t__le32 bw_pwr_info;\n\t__le32 flag_info;\n\t__le32 psd_power_info;\n} __packed;\n\nstruct wmi_vdev_delete_resp_event {\n\t__le32 vdev_id;\n} __packed;\n\nstruct wmi_peer_delete_resp_event {\n\t__le32 vdev_id;\n\tstruct ath12k_wmi_mac_addr_params peer_macaddr;\n} __packed;\n\nstruct wmi_bcn_tx_status_event {\n\t__le32 vdev_id;\n\t__le32 tx_status;\n} __packed;\n\nstruct wmi_vdev_stopped_event {\n\t__le32 vdev_id;\n} __packed;\n\nstruct wmi_pdev_bss_chan_info_event {\n\t__le32 pdev_id;\n\t__le32 freq;\t \n\t__le32 noise_floor;\t \n\t \n\t__le32 rx_clear_count_low;\n\t__le32 rx_clear_count_high;\n\t \n\t__le32 cycle_count_low;\n\t__le32 cycle_count_high;\n\t \n\t__le32 tx_cycle_count_low;\n\t__le32 tx_cycle_count_high;\n\t \n\t__le32 rx_cycle_count_low;\n\t__le32 rx_cycle_count_high;\n\t \n\t__le32 rx_bss_cycle_count_low;\n\t__le32 rx_bss_cycle_count_high;\n} __packed;\n\n#define WMI_VDEV_INSTALL_KEY_COMPL_STATUS_SUCCESS 0\n\nstruct wmi_vdev_install_key_compl_event {\n\t__le32 vdev_id;\n\tstruct ath12k_wmi_mac_addr_params peer_macaddr;\n\t__le32 key_idx;\n\t__le32 key_flags;\n\t__le32 status;\n} __packed;\n\nstruct wmi_vdev_install_key_complete_arg {\n\tu32 vdev_id;\n\tconst u8 *macaddr;\n\tu32 key_idx;\n\tu32 key_flags;\n\tu32 status;\n};\n\nstruct wmi_peer_assoc_conf_event {\n\t__le32 vdev_id;\n\tstruct ath12k_wmi_mac_addr_params peer_macaddr;\n} __packed;\n\nstruct wmi_peer_assoc_conf_arg {\n\tu32 vdev_id;\n\tconst u8 *macaddr;\n};\n\nstruct wmi_fils_discovery_event {\n\t__le32 vdev_id;\n\t__le32 fils_tt;\n\t__le32 tbtt;\n} __packed;\n\nstruct wmi_probe_resp_tx_status_event {\n\t__le32 vdev_id;\n\t__le32 tx_status;\n} __packed;\n\nstruct wmi_pdev_ctl_failsafe_chk_event {\n\t__le32 pdev_id;\n\t__le32 ctl_failsafe_status;\n} __packed;\n\nstruct ath12k_wmi_pdev_csa_event {\n\t__le32 pdev_id;\n\t__le32 current_switch_count;\n\t__le32 num_vdevs;\n} __packed;\n\nstruct ath12k_wmi_pdev_radar_event {\n\t__le32 pdev_id;\n\t__le32 detection_mode;\n\t__le32 chan_freq;\n\t__le32 chan_width;\n\t__le32 detector_id;\n\t__le32 segment_id;\n\t__le32 timestamp;\n\t__le32 is_chirp;\n\ta_sle32 freq_offset;\n\ta_sle32 sidx;\n} __packed;\n\nstruct wmi_pdev_temperature_event {\n\t \n\ta_sle32 temp;\n\t__le32 pdev_id;\n} __packed;\n\n#define WMI_RX_STATUS_OK\t\t\t0x00\n#define WMI_RX_STATUS_ERR_CRC\t\t\t0x01\n#define WMI_RX_STATUS_ERR_DECRYPT\t\t0x08\n#define WMI_RX_STATUS_ERR_MIC\t\t\t0x10\n#define WMI_RX_STATUS_ERR_KEY_CACHE_MISS\t0x20\n\n#define WLAN_MGMT_TXRX_HOST_MAX_ANTENNA 4\n\nstruct ath12k_wmi_mgmt_rx_arg {\n\tu32 chan_freq;\n\tu32 channel;\n\tu32 snr;\n\tu8 rssi_ctl[WLAN_MGMT_TXRX_HOST_MAX_ANTENNA];\n\tu32 rate;\n\tenum wmi_phy_mode phy_mode;\n\tu32 buf_len;\n\tint status;\n\tu32 flags;\n\tint rssi;\n\tu32 tsf_delta;\n\tu8 pdev_id;\n};\n\n#define ATH_MAX_ANTENNA 4\n\nstruct ath12k_wmi_mgmt_rx_params {\n\t__le32 channel;\n\t__le32 snr;\n\t__le32 rate;\n\t__le32 phy_mode;\n\t__le32 buf_len;\n\t__le32 status;\n\t__le32 rssi_ctl[ATH_MAX_ANTENNA];\n\t__le32 flags;\n\ta_sle32 rssi;\n\t__le32 tsf_delta;\n\t__le32 rx_tsf_l32;\n\t__le32 rx_tsf_u32;\n\t__le32 pdev_id;\n\t__le32 chan_freq;\n} __packed;\n\n#define MAX_ANTENNA_EIGHT 8\n\nstruct wmi_mgmt_tx_compl_event {\n\t__le32 desc_id;\n\t__le32 status;\n\t__le32 pdev_id;\n} __packed;\n\nstruct wmi_scan_event {\n\t__le32 event_type;  \n\t__le32 reason;  \n\t__le32 channel_freq;  \n\t__le32 scan_req_id;\n\t__le32 scan_id;\n\t__le32 vdev_id;\n\t \n\t__le32 tsf_timestamp;\n} __packed;\n\nstruct wmi_peer_sta_kickout_arg {\n\tconst u8 *mac_addr;\n};\n\nstruct wmi_peer_sta_kickout_event {\n\tstruct ath12k_wmi_mac_addr_params peer_macaddr;\n} __packed;\n\nenum wmi_roam_reason {\n\tWMI_ROAM_REASON_BETTER_AP = 1,\n\tWMI_ROAM_REASON_BEACON_MISS = 2,\n\tWMI_ROAM_REASON_LOW_RSSI = 3,\n\tWMI_ROAM_REASON_SUITABLE_AP_FOUND = 4,\n\tWMI_ROAM_REASON_HO_FAILED = 5,\n\n\t \n\tWMI_ROAM_REASON_MAX,\n};\n\nstruct wmi_roam_event {\n\t__le32 vdev_id;\n\t__le32 reason;\n\t__le32 rssi;\n} __packed;\n\n#define WMI_CHAN_INFO_START_RESP 0\n#define WMI_CHAN_INFO_END_RESP 1\n\nstruct wmi_chan_info_event {\n\t__le32 err_code;\n\t__le32 freq;\n\t__le32 cmd_flags;\n\t__le32 noise_floor;\n\t__le32 rx_clear_count;\n\t__le32 cycle_count;\n\t__le32 chan_tx_pwr_range;\n\t__le32 chan_tx_pwr_tp;\n\t__le32 rx_frame_count;\n\t__le32 my_bss_rx_cycle_count;\n\t__le32 rx_11b_mode_data_duration;\n\t__le32 tx_frame_cnt;\n\t__le32 mac_clk_mhz;\n\t__le32 vdev_id;\n} __packed;\n\nstruct ath12k_wmi_target_cap_arg {\n\tu32 phy_capability;\n\tu32 max_frag_entry;\n\tu32 num_rf_chains;\n\tu32 ht_cap_info;\n\tu32 vht_cap_info;\n\tu32 vht_supp_mcs;\n\tu32 hw_min_tx_power;\n\tu32 hw_max_tx_power;\n\tu32 sys_cap_info;\n\tu32 min_pkt_size_enable;\n\tu32 max_bcn_ie_size;\n\tu32 max_num_scan_channels;\n\tu32 max_supported_macs;\n\tu32 wmi_fw_sub_feat_caps;\n\tu32 txrx_chainmask;\n\tu32 default_dbs_hw_mode_index;\n\tu32 num_msdu_desc;\n};\n\nenum wmi_vdev_type {\n\tWMI_VDEV_TYPE_AP      = 1,\n\tWMI_VDEV_TYPE_STA     = 2,\n\tWMI_VDEV_TYPE_IBSS    = 3,\n\tWMI_VDEV_TYPE_MONITOR = 4,\n};\n\nenum wmi_vdev_subtype {\n\tWMI_VDEV_SUBTYPE_NONE,\n\tWMI_VDEV_SUBTYPE_P2P_DEVICE,\n\tWMI_VDEV_SUBTYPE_P2P_CLIENT,\n\tWMI_VDEV_SUBTYPE_P2P_GO,\n\tWMI_VDEV_SUBTYPE_PROXY_STA,\n\tWMI_VDEV_SUBTYPE_MESH_NON_11S,\n\tWMI_VDEV_SUBTYPE_MESH_11S,\n};\n\nenum wmi_sta_powersave_param {\n\tWMI_STA_PS_PARAM_RX_WAKE_POLICY = 0,\n\tWMI_STA_PS_PARAM_TX_WAKE_THRESHOLD = 1,\n\tWMI_STA_PS_PARAM_PSPOLL_COUNT = 2,\n\tWMI_STA_PS_PARAM_INACTIVITY_TIME = 3,\n\tWMI_STA_PS_PARAM_UAPSD = 4,\n};\n\nenum wmi_sta_ps_param_uapsd {\n\tWMI_STA_PS_UAPSD_AC0_DELIVERY_EN = (1 << 0),\n\tWMI_STA_PS_UAPSD_AC0_TRIGGER_EN  = (1 << 1),\n\tWMI_STA_PS_UAPSD_AC1_DELIVERY_EN = (1 << 2),\n\tWMI_STA_PS_UAPSD_AC1_TRIGGER_EN  = (1 << 3),\n\tWMI_STA_PS_UAPSD_AC2_DELIVERY_EN = (1 << 4),\n\tWMI_STA_PS_UAPSD_AC2_TRIGGER_EN  = (1 << 5),\n\tWMI_STA_PS_UAPSD_AC3_DELIVERY_EN = (1 << 6),\n\tWMI_STA_PS_UAPSD_AC3_TRIGGER_EN  = (1 << 7),\n};\n\nenum wmi_sta_ps_param_tx_wake_threshold {\n\tWMI_STA_PS_TX_WAKE_THRESHOLD_NEVER = 0,\n\tWMI_STA_PS_TX_WAKE_THRESHOLD_ALWAYS = 1,\n\n\t \n};\n\n \nenum wmi_sta_ps_param_pspoll_count {\n\tWMI_STA_PS_PSPOLL_COUNT_NO_MAX = 0,\n\t \n};\n\n \nenum wmi_ap_ps_param_uapsd {\n\tWMI_AP_PS_UAPSD_AC0_DELIVERY_EN = (1 << 0),\n\tWMI_AP_PS_UAPSD_AC0_TRIGGER_EN  = (1 << 1),\n\tWMI_AP_PS_UAPSD_AC1_DELIVERY_EN = (1 << 2),\n\tWMI_AP_PS_UAPSD_AC1_TRIGGER_EN  = (1 << 3),\n\tWMI_AP_PS_UAPSD_AC2_DELIVERY_EN = (1 << 4),\n\tWMI_AP_PS_UAPSD_AC2_TRIGGER_EN  = (1 << 5),\n\tWMI_AP_PS_UAPSD_AC3_DELIVERY_EN = (1 << 6),\n\tWMI_AP_PS_UAPSD_AC3_TRIGGER_EN  = (1 << 7),\n};\n\n \nenum wmi_ap_ps_peer_param_max_sp {\n\tWMI_AP_PS_PEER_PARAM_MAX_SP_UNLIMITED = 0,\n\tWMI_AP_PS_PEER_PARAM_MAX_SP_2 = 1,\n\tWMI_AP_PS_PEER_PARAM_MAX_SP_4 = 2,\n\tWMI_AP_PS_PEER_PARAM_MAX_SP_6 = 3,\n\tMAX_WMI_AP_PS_PEER_PARAM_MAX_SP,\n};\n\nenum wmi_ap_ps_peer_param {\n\t \n\tWMI_AP_PS_PEER_PARAM_UAPSD = 0,\n\n\t \n\tWMI_AP_PS_PEER_PARAM_MAX_SP = 1,\n\n\t \n\tWMI_AP_PS_PEER_PARAM_AGEOUT_TIME = 2,\n\n\t \n\tWMI_AP_PS_PEER_PARAM_SIFS_RESP_FRMTYPE = 3,\n\n\t \n\tWMI_AP_PS_PEER_PARAM_SIFS_RESP_UAPSD = 4,\n\n\t \n\tWMI_AP_PS_PEER_PARAM_WNM_SLEEP = 5,\n};\n\n#define DISABLE_SIFS_RESPONSE_TRIGGER 0\n\n#define WMI_MAX_KEY_INDEX   3\n#define WMI_MAX_KEY_LEN     32\n\nenum wmi_key_type {\n\tWMI_KEY_PAIRWISE = 0,\n\tWMI_KEY_GROUP = 1,\n};\n\nenum wmi_cipher_type {\n\tWMI_CIPHER_NONE = 0,  \n\tWMI_CIPHER_WEP = 1,\n\tWMI_CIPHER_TKIP = 2,\n\tWMI_CIPHER_AES_OCB = 3,\n\tWMI_CIPHER_AES_CCM = 4,\n\tWMI_CIPHER_WAPI = 5,\n\tWMI_CIPHER_CKIP = 6,\n\tWMI_CIPHER_AES_CMAC = 7,\n\tWMI_CIPHER_ANY = 8,\n\tWMI_CIPHER_AES_GCM = 9,\n\tWMI_CIPHER_AES_GMAC = 10,\n};\n\n \n#define WMI_FIXED_RATE_NONE\t(0xffff)\n\n#define ATH12K_RC_VERSION_OFFSET\t28\n#define ATH12K_RC_PREAMBLE_OFFSET\t8\n#define ATH12K_RC_NSS_OFFSET\t\t5\n\n#define ATH12K_HW_RATE_CODE(rate, nss, preamble)\t\\\n\t((1 << ATH12K_RC_VERSION_OFFSET) |\t\t\\\n\t ((nss) << ATH12K_RC_NSS_OFFSET) |\t\t\\\n\t ((preamble) << ATH12K_RC_PREAMBLE_OFFSET) |\t\\\n\t (rate))\n\n \nenum wmi_rate_preamble {\n\tWMI_RATE_PREAMBLE_OFDM,\n\tWMI_RATE_PREAMBLE_CCK,\n\tWMI_RATE_PREAMBLE_HT,\n\tWMI_RATE_PREAMBLE_VHT,\n\tWMI_RATE_PREAMBLE_HE,\n};\n\n \nenum wmi_rtscts_prot_mode {\n\tWMI_RTS_CTS_DISABLED = 0,\n\tWMI_USE_RTS_CTS = 1,\n\tWMI_USE_CTS2SELF = 2,\n};\n\n \nenum wmi_rtscts_profile {\n\tWMI_RTSCTS_FOR_NO_RATESERIES = 0,\n\tWMI_RTSCTS_FOR_SECOND_RATESERIES = 1,\n\tWMI_RTSCTS_ACROSS_SW_RETRIES = 2,\n\tWMI_RTSCTS_ERP = 3,\n\tWMI_RTSCTS_FOR_ALL_RATESERIES = 4,\n};\n\n#define WMI_SKB_HEADROOM sizeof(struct wmi_cmd_hdr)\n\nenum wmi_sta_ps_param_rx_wake_policy {\n\tWMI_STA_PS_RX_WAKE_POLICY_WAKE = 0,\n\tWMI_STA_PS_RX_WAKE_POLICY_POLL_UAPSD = 1,\n};\n\n \nenum ath12k_hw_txrx_mode {\n\tATH12K_HW_TXRX_RAW = 0,\n\tATH12K_HW_TXRX_NATIVE_WIFI = 1,\n\tATH12K_HW_TXRX_ETHERNET = 2,\n};\n\nstruct wmi_wmm_params {\n\t__le32 tlv_header;\n\t__le32 cwmin;\n\t__le32 cwmax;\n\t__le32 aifs;\n\t__le32 txoplimit;\n\t__le32 acm;\n\t__le32 no_ack;\n} __packed;\n\nstruct wmi_wmm_params_arg {\n\tu8 acm;\n\tu8 aifs;\n\tu16 cwmin;\n\tu16 cwmax;\n\tu16 txop;\n\tu8 no_ack;\n};\n\nstruct wmi_vdev_set_wmm_params_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\tstruct wmi_wmm_params wmm_params[4];\n\t__le32 wmm_param_type;\n} __packed;\n\nstruct wmi_wmm_params_all_arg {\n\tstruct wmi_wmm_params_arg ac_be;\n\tstruct wmi_wmm_params_arg ac_bk;\n\tstruct wmi_wmm_params_arg ac_vi;\n\tstruct wmi_wmm_params_arg ac_vo;\n};\n\n#define ATH12K_TWT_DEF_STA_CONG_TIMER_MS\t\t5000\n#define ATH12K_TWT_DEF_DEFAULT_SLOT_SIZE\t\t10\n#define ATH12K_TWT_DEF_CONGESTION_THRESH_SETUP\t\t50\n#define ATH12K_TWT_DEF_CONGESTION_THRESH_TEARDOWN\t20\n#define ATH12K_TWT_DEF_CONGESTION_THRESH_CRITICAL\t100\n#define ATH12K_TWT_DEF_INTERFERENCE_THRESH_TEARDOWN\t80\n#define ATH12K_TWT_DEF_INTERFERENCE_THRESH_SETUP\t50\n#define ATH12K_TWT_DEF_MIN_NO_STA_SETUP\t\t\t10\n#define ATH12K_TWT_DEF_MIN_NO_STA_TEARDOWN\t\t2\n#define ATH12K_TWT_DEF_NO_OF_BCAST_MCAST_SLOTS\t\t2\n#define ATH12K_TWT_DEF_MIN_NO_TWT_SLOTS\t\t\t2\n#define ATH12K_TWT_DEF_MAX_NO_STA_TWT\t\t\t500\n#define ATH12K_TWT_DEF_MODE_CHECK_INTERVAL\t\t10000\n#define ATH12K_TWT_DEF_ADD_STA_SLOT_INTERVAL\t\t1000\n#define ATH12K_TWT_DEF_REMOVE_STA_SLOT_INTERVAL\t\t5000\n\nstruct wmi_twt_enable_params_cmd {\n\t__le32 tlv_header;\n\t__le32 pdev_id;\n\t__le32 sta_cong_timer_ms;\n\t__le32 mbss_support;\n\t__le32 default_slot_size;\n\t__le32 congestion_thresh_setup;\n\t__le32 congestion_thresh_teardown;\n\t__le32 congestion_thresh_critical;\n\t__le32 interference_thresh_teardown;\n\t__le32 interference_thresh_setup;\n\t__le32 min_no_sta_setup;\n\t__le32 min_no_sta_teardown;\n\t__le32 no_of_bcast_mcast_slots;\n\t__le32 min_no_twt_slots;\n\t__le32 max_no_sta_twt;\n\t__le32 mode_check_interval;\n\t__le32 add_sta_slot_interval;\n\t__le32 remove_sta_slot_interval;\n} __packed;\n\nstruct wmi_twt_disable_params_cmd {\n\t__le32 tlv_header;\n\t__le32 pdev_id;\n} __packed;\n\nstruct wmi_obss_spatial_reuse_params_cmd {\n\t__le32 tlv_header;\n\t__le32 pdev_id;\n\t__le32 enable;\n\ta_sle32 obss_min;\n\ta_sle32 obss_max;\n\t__le32 vdev_id;\n} __packed;\n\n#define ATH12K_BSS_COLOR_COLLISION_SCAN_PERIOD_MS\t\t200\n#define ATH12K_OBSS_COLOR_COLLISION_DETECTION_DISABLE\t\t0\n#define ATH12K_OBSS_COLOR_COLLISION_DETECTION\t\t\t1\n\n#define ATH12K_BSS_COLOR_STA_PERIODS\t\t\t\t10000\n#define ATH12K_BSS_COLOR_AP_PERIODS\t\t\t\t5000\n\nstruct wmi_obss_color_collision_cfg_params_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\t__le32 flags;\n\t__le32 evt_type;\n\t__le32 current_bss_color;\n\t__le32 detection_period_ms;\n\t__le32 scan_period_ms;\n\t__le32 free_slot_expiry_time_ms;\n} __packed;\n\nstruct wmi_bss_color_change_enable_params_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\t__le32 enable;\n} __packed;\n\n#define ATH12K_IPV4_TH_SEED_SIZE 5\n#define ATH12K_IPV6_TH_SEED_SIZE 11\n\nstruct ath12k_wmi_pdev_lro_config_cmd {\n\t__le32 tlv_header;\n\t__le32 lro_enable;\n\t__le32 res;\n\tu32 th_4[ATH12K_IPV4_TH_SEED_SIZE];\n\tu32 th_6[ATH12K_IPV6_TH_SEED_SIZE];\n\t__le32 pdev_id;\n} __packed;\n\n#define ATH12K_WMI_SPECTRAL_COUNT_DEFAULT                 0\n#define ATH12K_WMI_SPECTRAL_PERIOD_DEFAULT              224\n#define ATH12K_WMI_SPECTRAL_PRIORITY_DEFAULT              1\n#define ATH12K_WMI_SPECTRAL_FFT_SIZE_DEFAULT              7\n#define ATH12K_WMI_SPECTRAL_GC_ENA_DEFAULT                1\n#define ATH12K_WMI_SPECTRAL_RESTART_ENA_DEFAULT           0\n#define ATH12K_WMI_SPECTRAL_NOISE_FLOOR_REF_DEFAULT     -96\n#define ATH12K_WMI_SPECTRAL_INIT_DELAY_DEFAULT           80\n#define ATH12K_WMI_SPECTRAL_NB_TONE_THR_DEFAULT          12\n#define ATH12K_WMI_SPECTRAL_STR_BIN_THR_DEFAULT           8\n#define ATH12K_WMI_SPECTRAL_WB_RPT_MODE_DEFAULT           0\n#define ATH12K_WMI_SPECTRAL_RSSI_RPT_MODE_DEFAULT         0\n#define ATH12K_WMI_SPECTRAL_RSSI_THR_DEFAULT           0xf0\n#define ATH12K_WMI_SPECTRAL_PWR_FORMAT_DEFAULT            0\n#define ATH12K_WMI_SPECTRAL_RPT_MODE_DEFAULT              2\n#define ATH12K_WMI_SPECTRAL_BIN_SCALE_DEFAULT             1\n#define ATH12K_WMI_SPECTRAL_DBM_ADJ_DEFAULT               1\n#define ATH12K_WMI_SPECTRAL_CHN_MASK_DEFAULT              1\n\nstruct ath12k_wmi_vdev_spectral_conf_arg {\n\tu32 vdev_id;\n\tu32 scan_count;\n\tu32 scan_period;\n\tu32 scan_priority;\n\tu32 scan_fft_size;\n\tu32 scan_gc_ena;\n\tu32 scan_restart_ena;\n\tu32 scan_noise_floor_ref;\n\tu32 scan_init_delay;\n\tu32 scan_nb_tone_thr;\n\tu32 scan_str_bin_thr;\n\tu32 scan_wb_rpt_mode;\n\tu32 scan_rssi_rpt_mode;\n\tu32 scan_rssi_thr;\n\tu32 scan_pwr_format;\n\tu32 scan_rpt_mode;\n\tu32 scan_bin_scale;\n\tu32 scan_dbm_adj;\n\tu32 scan_chn_mask;\n};\n\nstruct ath12k_wmi_vdev_spectral_conf_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\t__le32 scan_count;\n\t__le32 scan_period;\n\t__le32 scan_priority;\n\t__le32 scan_fft_size;\n\t__le32 scan_gc_ena;\n\t__le32 scan_restart_ena;\n\t__le32 scan_noise_floor_ref;\n\t__le32 scan_init_delay;\n\t__le32 scan_nb_tone_thr;\n\t__le32 scan_str_bin_thr;\n\t__le32 scan_wb_rpt_mode;\n\t__le32 scan_rssi_rpt_mode;\n\t__le32 scan_rssi_thr;\n\t__le32 scan_pwr_format;\n\t__le32 scan_rpt_mode;\n\t__le32 scan_bin_scale;\n\t__le32 scan_dbm_adj;\n\t__le32 scan_chn_mask;\n} __packed;\n\n#define ATH12K_WMI_SPECTRAL_TRIGGER_CMD_TRIGGER  1\n#define ATH12K_WMI_SPECTRAL_TRIGGER_CMD_CLEAR    2\n#define ATH12K_WMI_SPECTRAL_ENABLE_CMD_ENABLE    1\n#define ATH12K_WMI_SPECTRAL_ENABLE_CMD_DISABLE   2\n\nstruct ath12k_wmi_vdev_spectral_enable_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\t__le32 trigger_cmd;\n\t__le32 enable_cmd;\n} __packed;\n\nstruct ath12k_wmi_pdev_dma_ring_cfg_arg {\n\tu32 tlv_header;\n\tu32 pdev_id;\n\tu32 module_id;\n\tu32 base_paddr_lo;\n\tu32 base_paddr_hi;\n\tu32 head_idx_paddr_lo;\n\tu32 head_idx_paddr_hi;\n\tu32 tail_idx_paddr_lo;\n\tu32 tail_idx_paddr_hi;\n\tu32 num_elems;\n\tu32 buf_size;\n\tu32 num_resp_per_event;\n\tu32 event_timeout_ms;\n};\n\nstruct ath12k_wmi_pdev_dma_ring_cfg_req_cmd {\n\t__le32 tlv_header;\n\t__le32 pdev_id;\n\t__le32 module_id;\t\t \n\t__le32 base_paddr_lo;\n\t__le32 base_paddr_hi;\n\t__le32 head_idx_paddr_lo;\n\t__le32 head_idx_paddr_hi;\n\t__le32 tail_idx_paddr_lo;\n\t__le32 tail_idx_paddr_hi;\n\t__le32 num_elems;\t\t \n\t__le32 buf_size;\t\t \n\n\t \n\t__le32 num_resp_per_event;\n\n\t \n\t__le32 event_timeout_ms;\n} __packed;\n\nstruct ath12k_wmi_dma_buf_release_fixed_params {\n\t__le32 pdev_id;\n\t__le32 module_id;\n\t__le32 num_buf_release_entry;\n\t__le32 num_meta_data_entry;\n} __packed;\n\nstruct ath12k_wmi_dma_buf_release_entry_params {\n\t__le32 tlv_header;\n\t__le32 paddr_lo;\n\n\t \n\t__le32 paddr_hi;\n} __packed;\n\n#define WMI_SPECTRAL_META_INFO1_FREQ1\t\tGENMASK(15, 0)\n#define WMI_SPECTRAL_META_INFO1_FREQ2\t\tGENMASK(31, 16)\n\n#define WMI_SPECTRAL_META_INFO2_CHN_WIDTH\tGENMASK(7, 0)\n\nstruct ath12k_wmi_dma_buf_release_meta_data_params {\n\t__le32 tlv_header;\n\ta_sle32 noise_floor[WMI_MAX_CHAINS];\n\t__le32 reset_delay;\n\t__le32 freq1;\n\t__le32 freq2;\n\t__le32 ch_width;\n} __packed;\n\nenum wmi_fils_discovery_cmd_type {\n\tWMI_FILS_DISCOVERY_CMD,\n\tWMI_UNSOL_BCAST_PROBE_RESP,\n};\n\nstruct wmi_fils_discovery_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\t__le32 interval;\n\t__le32 config;  \n} __packed;\n\nstruct wmi_fils_discovery_tmpl_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\t__le32 buf_len;\n} __packed;\n\nstruct wmi_probe_tmpl_cmd {\n\t__le32 tlv_header;\n\t__le32 vdev_id;\n\t__le32 buf_len;\n} __packed;\n\n#define WMI_MAX_MEM_REQS 32\n\n#define MAX_RADIOS 3\n\n#define WMI_SERVICE_READY_TIMEOUT_HZ (5 * HZ)\n#define WMI_SEND_TIMEOUT_HZ (3 * HZ)\n\nstruct ath12k_wmi_pdev {\n\tstruct ath12k_wmi_base *wmi_ab;\n\tenum ath12k_htc_ep_id eid;\n\tconst struct wmi_peer_flags_map *peer_flags;\n\tu32 rx_decap_mode;\n};\n\nstruct ath12k_wmi_base {\n\tstruct ath12k_base *ab;\n\tstruct ath12k_wmi_pdev wmi[MAX_RADIOS];\n\tenum ath12k_htc_ep_id wmi_endpoint_id[MAX_RADIOS];\n\tu32 max_msg_len[MAX_RADIOS];\n\n\tstruct completion service_ready;\n\tstruct completion unified_ready;\n\tDECLARE_BITMAP(svc_map, WMI_MAX_EXT2_SERVICE);\n\twait_queue_head_t tx_credits_wq;\n\tconst struct wmi_peer_flags_map *peer_flags;\n\tu32 num_mem_chunks;\n\tu32 rx_decap_mode;\n\tstruct ath12k_wmi_host_mem_chunk_arg mem_chunks[WMI_MAX_MEM_REQS];\n\n\tenum wmi_host_hw_mode_config_type preferred_hw_mode;\n\n\tstruct ath12k_wmi_target_cap_arg *targ_cap;\n};\n\n#define ATH12K_FW_STATS_BUF_SIZE (1024 * 1024)\n\nvoid ath12k_wmi_init_qcn9274(struct ath12k_base *ab,\n\t\t\t     struct ath12k_wmi_resource_config_arg *config);\nvoid ath12k_wmi_init_wcn7850(struct ath12k_base *ab,\n\t\t\t     struct ath12k_wmi_resource_config_arg *config);\nint ath12k_wmi_cmd_send(struct ath12k_wmi_pdev *wmi, struct sk_buff *skb,\n\t\t\tu32 cmd_id);\nstruct sk_buff *ath12k_wmi_alloc_skb(struct ath12k_wmi_base *wmi_sc, u32 len);\nint ath12k_wmi_mgmt_send(struct ath12k *ar, u32 vdev_id, u32 buf_id,\n\t\t\t struct sk_buff *frame);\nint ath12k_wmi_bcn_tmpl(struct ath12k *ar, u32 vdev_id,\n\t\t\tstruct ieee80211_mutable_offsets *offs,\n\t\t\tstruct sk_buff *bcn);\nint ath12k_wmi_vdev_down(struct ath12k *ar, u8 vdev_id);\nint ath12k_wmi_vdev_up(struct ath12k *ar, u32 vdev_id, u32 aid,\n\t\t       const u8 *bssid);\nint ath12k_wmi_vdev_stop(struct ath12k *ar, u8 vdev_id);\nint ath12k_wmi_vdev_start(struct ath12k *ar, struct wmi_vdev_start_req_arg *arg,\n\t\t\t  bool restart);\nint ath12k_wmi_set_peer_param(struct ath12k *ar, const u8 *peer_addr,\n\t\t\t      u32 vdev_id, u32 param_id, u32 param_val);\nint ath12k_wmi_pdev_set_param(struct ath12k *ar, u32 param_id,\n\t\t\t      u32 param_value, u8 pdev_id);\nint ath12k_wmi_pdev_set_ps_mode(struct ath12k *ar, int vdev_id, u32 enable);\nint ath12k_wmi_wait_for_unified_ready(struct ath12k_base *ab);\nint ath12k_wmi_cmd_init(struct ath12k_base *ab);\nint ath12k_wmi_wait_for_service_ready(struct ath12k_base *ab);\nint ath12k_wmi_connect(struct ath12k_base *ab);\nint ath12k_wmi_pdev_attach(struct ath12k_base *ab,\n\t\t\t   u8 pdev_id);\nint ath12k_wmi_attach(struct ath12k_base *ab);\nvoid ath12k_wmi_detach(struct ath12k_base *ab);\nint ath12k_wmi_vdev_create(struct ath12k *ar, u8 *macaddr,\n\t\t\t   struct ath12k_wmi_vdev_create_arg *arg);\nint ath12k_wmi_send_peer_create_cmd(struct ath12k *ar,\n\t\t\t\t    struct ath12k_wmi_peer_create_arg *arg);\nint ath12k_wmi_vdev_set_param_cmd(struct ath12k *ar, u32 vdev_id,\n\t\t\t\t  u32 param_id, u32 param_value);\n\nint ath12k_wmi_set_sta_ps_param(struct ath12k *ar, u32 vdev_id,\n\t\t\t\tu32 param, u32 param_value);\nint ath12k_wmi_force_fw_hang_cmd(struct ath12k *ar, u32 type, u32 delay_time_ms);\nint ath12k_wmi_send_peer_delete_cmd(struct ath12k *ar,\n\t\t\t\t    const u8 *peer_addr, u8 vdev_id);\nint ath12k_wmi_vdev_delete(struct ath12k *ar, u8 vdev_id);\nvoid ath12k_wmi_start_scan_init(struct ath12k *ar,\n\t\t\t\tstruct ath12k_wmi_scan_req_arg *arg);\nint ath12k_wmi_send_scan_start_cmd(struct ath12k *ar,\n\t\t\t\t   struct ath12k_wmi_scan_req_arg *arg);\nint ath12k_wmi_send_scan_stop_cmd(struct ath12k *ar,\n\t\t\t\t  struct ath12k_wmi_scan_cancel_arg *arg);\nint ath12k_wmi_send_wmm_update_cmd(struct ath12k *ar, u32 vdev_id,\n\t\t\t\t   struct wmi_wmm_params_all_arg *param);\nint ath12k_wmi_pdev_suspend(struct ath12k *ar, u32 suspend_opt,\n\t\t\t    u32 pdev_id);\nint ath12k_wmi_pdev_resume(struct ath12k *ar, u32 pdev_id);\n\nint ath12k_wmi_send_peer_assoc_cmd(struct ath12k *ar,\n\t\t\t\t   struct ath12k_wmi_peer_assoc_arg *arg);\nint ath12k_wmi_vdev_install_key(struct ath12k *ar,\n\t\t\t\tstruct wmi_vdev_install_key_arg *arg);\nint ath12k_wmi_pdev_bss_chan_info_request(struct ath12k *ar,\n\t\t\t\t\t  enum wmi_bss_chan_info_req_type type);\nint ath12k_wmi_send_pdev_temperature_cmd(struct ath12k *ar);\nint ath12k_wmi_send_peer_flush_tids_cmd(struct ath12k *ar,\n\t\t\t\t\tu8 peer_addr[ETH_ALEN],\n\t\t\t\t\tu32 peer_tid_bitmap,\n\t\t\t\t\tu8 vdev_id);\nint ath12k_wmi_send_set_ap_ps_param_cmd(struct ath12k *ar, u8 *peer_addr,\n\t\t\t\t\tstruct ath12k_wmi_ap_ps_arg *arg);\nint ath12k_wmi_send_scan_chan_list_cmd(struct ath12k *ar,\n\t\t\t\t       struct ath12k_wmi_scan_chan_list_arg *arg);\nint ath12k_wmi_send_dfs_phyerr_offload_enable_cmd(struct ath12k *ar,\n\t\t\t\t\t\t  u32 pdev_id);\nint ath12k_wmi_addba_clear_resp(struct ath12k *ar, u32 vdev_id, const u8 *mac);\nint ath12k_wmi_addba_send(struct ath12k *ar, u32 vdev_id, const u8 *mac,\n\t\t\t  u32 tid, u32 buf_size);\nint ath12k_wmi_addba_set_resp(struct ath12k *ar, u32 vdev_id, const u8 *mac,\n\t\t\t      u32 tid, u32 status);\nint ath12k_wmi_delba_send(struct ath12k *ar, u32 vdev_id, const u8 *mac,\n\t\t\t  u32 tid, u32 initiator, u32 reason);\nint ath12k_wmi_send_bcn_offload_control_cmd(struct ath12k *ar,\n\t\t\t\t\t    u32 vdev_id, u32 bcn_ctrl_op);\nint ath12k_wmi_send_init_country_cmd(struct ath12k *ar,\n\t\t\t\t     struct ath12k_wmi_init_country_arg *arg);\nint ath12k_wmi_peer_rx_reorder_queue_setup(struct ath12k *ar,\n\t\t\t\t\t   int vdev_id, const u8 *addr,\n\t\t\t\t\t   dma_addr_t paddr, u8 tid,\n\t\t\t\t\t   u8 ba_window_size_valid,\n\t\t\t\t\t   u32 ba_window_size);\nint\nath12k_wmi_rx_reord_queue_remove(struct ath12k *ar,\n\t\t\t\t struct ath12k_wmi_rx_reorder_queue_remove_arg *arg);\nint ath12k_wmi_send_pdev_set_regdomain(struct ath12k *ar,\n\t\t\t\t       struct ath12k_wmi_pdev_set_regdomain_arg *arg);\nint ath12k_wmi_simulate_radar(struct ath12k *ar);\nint ath12k_wmi_send_twt_enable_cmd(struct ath12k *ar, u32 pdev_id);\nint ath12k_wmi_send_twt_disable_cmd(struct ath12k *ar, u32 pdev_id);\nint ath12k_wmi_send_obss_spr_cmd(struct ath12k *ar, u32 vdev_id,\n\t\t\t\t struct ieee80211_he_obss_pd *he_obss_pd);\nint ath12k_wmi_obss_color_cfg_cmd(struct ath12k *ar, u32 vdev_id,\n\t\t\t\t  u8 bss_color, u32 period,\n\t\t\t\t  bool enable);\nint ath12k_wmi_send_bss_color_change_enable_cmd(struct ath12k *ar, u32 vdev_id,\n\t\t\t\t\t\tbool enable);\nint ath12k_wmi_pdev_lro_cfg(struct ath12k *ar, int pdev_id);\nint ath12k_wmi_pdev_dma_ring_cfg(struct ath12k *ar,\n\t\t\t\t struct ath12k_wmi_pdev_dma_ring_cfg_arg *arg);\nint ath12k_wmi_vdev_spectral_enable(struct ath12k *ar, u32 vdev_id,\n\t\t\t\t    u32 trigger, u32 enable);\nint ath12k_wmi_vdev_spectral_conf(struct ath12k *ar,\n\t\t\t\t  struct ath12k_wmi_vdev_spectral_conf_arg *arg);\nint ath12k_wmi_fils_discovery_tmpl(struct ath12k *ar, u32 vdev_id,\n\t\t\t\t   struct sk_buff *tmpl);\nint ath12k_wmi_fils_discovery(struct ath12k *ar, u32 vdev_id, u32 interval,\n\t\t\t      bool unsol_bcast_probe_resp_enabled);\nint ath12k_wmi_probe_resp_tmpl(struct ath12k *ar, u32 vdev_id,\n\t\t\t       struct sk_buff *tmpl);\nint ath12k_wmi_set_hw_mode(struct ath12k_base *ab,\n\t\t\t   enum wmi_host_hw_mode_config_type mode);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}