# Sync_fifo-Selfcheck_tb
Configurable synchronous FIFO in Verilog using a circular buffer design with both Verilog and Python self-checking testbenches.
