Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Wed May 11 15:11:47 2016
| Host         : Tambara-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_drc
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_sem_0_sem_vio
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2

2. REPORT DETAILS
-----------------
RTSTAT-10#1 Warning
No routable loads  
75 net(s) have no routable loads. The problem bus(es) and/or net(s) are inst/DECODER_INST/bus_drdy, inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/out[39:0], inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0], inst/sl_oport0[16:0], inst/DECODER_INST/sl_oport_o[16]_INST_0[15:0].
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


