

================================================================
== Vivado HLS Report for 'softmax_latency_array_array_softmax_config13_s'
================================================================
* Date:           Tue Jul 20 16:26:12 2021

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.740 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        5|        5| 25.000 ns | 25.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      2|       0|      44|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        2|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|      36|    -|
|Register         |        0|      -|     204|      64|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      2|     204|     144|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2940|   3600|  866400|  433200|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table11_U     |softmax_latency_array_array_softmax_config13_s_exp_table11    |        1|  0|   0|    0|  1024|   18|     1|        18432|
    |invert_table12_U  |softmax_latency_array_array_softmax_config13_s_invert_tabfYi  |        1|  0|   0|    0|  1024|   14|     1|        14336|
    +------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                                              |        2|  0|   0|    0|  2048|   32|     2|        32768|
    +------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_1_fu_153_p2            |     *    |      1|  0|   6|          18|          14|
    |mul_ln1118_fu_152_p2              |     *    |      1|  0|   6|          18|          14|
    |exp_sum_V_fu_215_p2               |     +    |      0|  0|  22|          18|          18|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op7           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      2|  0|  44|          59|          52|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |data_V_data_0_V_blk_n       |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n       |   9|          2|    1|          2|
    |res_V_data_0_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_V_data_1_V_TDATA_blk_n  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  36|          8|    4|          8|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |exp_res_0_V_reg_289      |  18|   0|   18|          0|
    |exp_res_1_V_reg_295      |  18|   0|   18|          0|
    |inv_exp_sum_V_reg_306    |  14|   0|   14|          0|
    |y_V_1_reg_274            |  10|   0|   10|          0|
    |y_V_reg_269              |  10|   0|   10|          0|
    |exp_res_0_V_reg_289      |  64|  32|   18|          0|
    |exp_res_1_V_reg_295      |  64|  32|   18|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 204|  64|  112|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config13> | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config13> | return value |
|ap_start                    |  in |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config13> | return value |
|ap_done                     | out |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config13> | return value |
|ap_idle                     | out |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config13> | return value |
|ap_ready                    | out |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config13> | return value |
|data_V_data_0_V_blk_n       | out |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config13> | return value |
|data_V_data_1_V_blk_n       | out |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config13> | return value |
|res_V_data_0_V_TDATA_blk_n  | out |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config13> | return value |
|res_V_data_1_V_TDATA_blk_n  | out |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config13> | return value |
|data_V_data_0_V_dout        |  in |   16|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_0_V_empty_n     |  in |    1|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_0_V_read        | out |    1|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_1_V_dout        |  in |   16|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_1_V_empty_n     |  in |    1|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_1_V_read        | out |    1|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|res_V_data_0_V_TREADY       |  in |    1|    axis    |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_TDATA        | out |   16|    axis    |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_TVALID       | out |    1|    axis    |                 res_V_data_0_V                |    pointer   |
|res_V_data_1_V_TDATA        | out |   16|    axis    |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_TVALID       | out |    1|    axis    |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_TREADY       |  in |    1|    axis    |                 res_V_data_1_V                |    pointer   |
+----------------------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 7 [1/1] (2.18ns)   --->   "%empty = call { i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P(i16* %data_V_data_0_V, i16* %data_V_data_1_V)" [firmware/nnet_utils/nnet_activation_stream.h:153]   --->   Operation 7 'read' 'empty' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 12> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_data_0_V_1 = extractvalue { i16, i16 } %empty, 0" [firmware/nnet_utils/nnet_activation_stream.h:153]   --->   Operation 8 'extractvalue' 'tmp_data_0_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_data_1_V_1 = extractvalue { i16, i16 } %empty, 1" [firmware/nnet_utils/nnet_activation_stream.h:153]   --->   Operation 9 'extractvalue' 'tmp_data_1_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%y_V = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %tmp_data_0_V_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation_stream.h:156]   --->   Operation 10 'partselect' 'y_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%y_V_1 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %tmp_data_1_V_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation_stream.h:156]   --->   Operation 11 'partselect' 'y_V_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i10 %y_V to i64" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 12 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%exp_table11_addr = getelementptr [1024 x i18]* @exp_table11, i64 0, i64 %zext_ln157" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 13 'getelementptr' 'exp_table11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (2.26ns)   --->   "%exp_res_0_V = load i18* %exp_table11_addr, align 4" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 14 'load' 'exp_res_0_V' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln157_1 = zext i10 %y_V_1 to i64" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 15 'zext' 'zext_ln157_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%exp_table11_addr_1 = getelementptr [1024 x i18]* @exp_table11, i64 0, i64 %zext_ln157_1" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 16 'getelementptr' 'exp_table11_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.26ns)   --->   "%exp_res_1_V = load i18* %exp_table11_addr_1, align 4" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 17 'load' 'exp_res_1_V' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 18 [1/2] (2.26ns)   --->   "%exp_res_0_V = load i18* %exp_table11_addr, align 4" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 18 'load' 'exp_res_0_V' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>
ST_3 : Operation 19 [1/2] (2.26ns)   --->   "%exp_res_1_V = load i18* %exp_table11_addr_1, align 4" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 19 'load' 'exp_res_1_V' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>

State 4 <SV = 3> <Delay = 3.19>
ST_4 : Operation 20 [1/1] (0.93ns)   --->   "%exp_sum_V = add i18 %exp_res_0_V, %exp_res_1_V" [firmware/nnet_utils/nnet_common.h:70->firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_activation_stream.h:164]   --->   Operation 20 'add' 'exp_sum_V' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%y_V_2 = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %exp_sum_V, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation_stream.h:166]   --->   Operation 21 'partselect' 'y_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i10 %y_V_2 to i64" [firmware/nnet_utils/nnet_activation_stream.h:166]   --->   Operation 22 'zext' 'zext_ln166' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%invert_table12_addr = getelementptr [1024 x i14]* @invert_table12, i64 0, i64 %zext_ln166" [firmware/nnet_utils/nnet_activation_stream.h:166]   --->   Operation 23 'getelementptr' 'invert_table12_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [2/2] (2.26ns)   --->   "%inv_exp_sum_V = load i14* %invert_table12_addr, align 2" [firmware/nnet_utils/nnet_activation_stream.h:166]   --->   Operation 24 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 2.26>
ST_5 : Operation 25 [1/2] (2.26ns)   --->   "%inv_exp_sum_V = load i14* %invert_table12_addr, align 2" [firmware/nnet_utils/nnet_activation_stream.h:166]   --->   Operation 25 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 3.74>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2191, i32 0, i32 0, [1 x i8]* @p_str2192, [1 x i8]* @p_str2193, [1 x i8]* @p_str2194, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2195, [1 x i8]* @p_str2196)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2198, i32 0, i32 0, [1 x i8]* @p_str2199, [1 x i8]* @p_str2200, [1 x i8]* @p_str2201, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2202, [1 x i8]* @p_str2203)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str28) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:149]   --->   Operation 30 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln167 = sext i14 %inv_exp_sum_V to i26" [firmware/nnet_utils/nnet_activation_stream.h:167]   --->   Operation 31 'sext' 'sext_ln167' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str30) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:167]   --->   Operation 32 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str30)" [firmware/nnet_utils/nnet_activation_stream.h:167]   --->   Operation 33 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:168]   --->   Operation 34 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str31)" [firmware/nnet_utils/nnet_activation_stream.h:172]   --->   Operation 35 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 2, [4 x i8]* @p_str32, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:174]   --->   Operation 36 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i18 %exp_res_0_V to i26" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 37 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (3.74ns)   --->   "%mul_ln1118 = mul i26 %sext_ln1118, %sext_ln167" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 38 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_data_0_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 39 'partselect' 'tmp_data_0_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str31, i32 %tmp_2)" [firmware/nnet_utils/nnet_activation_stream.h:176]   --->   Operation 40 'specregionend' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str31)" [firmware/nnet_utils/nnet_activation_stream.h:172]   --->   Operation 41 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 2, [4 x i8]* @p_str32, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:174]   --->   Operation 42 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i18 %exp_res_1_V to i26" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 43 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (3.74ns)   --->   "%mul_ln1118_1 = mul i26 %sext_ln1118_1, %sext_ln167" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 44 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_data_1_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_1, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 45 'partselect' 'tmp_data_1_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str31, i32 %tmp_3)" [firmware/nnet_utils/nnet_activation_stream.h:176]   --->   Operation 46 'specregionend' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V)" [firmware/nnet_utils/nnet_activation_stream.h:177]   --->   Operation 47 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str30, i32 %tmp)" [firmware/nnet_utils/nnet_activation_stream.h:178]   --->   Operation 48 'specregionend' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:179]   --->   Operation 49 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ exp_table11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ invert_table12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                   (read             ) [ 0000000]
tmp_data_0_V_1          (extractvalue     ) [ 0000000]
tmp_data_1_V_1          (extractvalue     ) [ 0000000]
y_V                     (partselect       ) [ 0110000]
y_V_1                   (partselect       ) [ 0110000]
zext_ln157              (zext             ) [ 0000000]
exp_table11_addr        (getelementptr    ) [ 0101000]
zext_ln157_1            (zext             ) [ 0000000]
exp_table11_addr_1      (getelementptr    ) [ 0101000]
exp_res_0_V             (load             ) [ 0100111]
exp_res_1_V             (load             ) [ 0100111]
exp_sum_V               (add              ) [ 0000000]
y_V_2                   (partselect       ) [ 0000000]
zext_ln166              (zext             ) [ 0000000]
invert_table12_addr     (getelementptr    ) [ 0100010]
inv_exp_sum_V           (load             ) [ 0100001]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specloopname_ln149      (specloopname     ) [ 0000000]
sext_ln167              (sext             ) [ 0000000]
specloopname_ln167      (specloopname     ) [ 0000000]
tmp                     (specregionbegin  ) [ 0000000]
specpipeline_ln168      (specpipeline     ) [ 0000000]
tmp_2                   (specregionbegin  ) [ 0000000]
specresourcelimit_ln174 (specresourcelimit) [ 0000000]
sext_ln1118             (sext             ) [ 0000000]
mul_ln1118              (mul              ) [ 0000000]
tmp_data_0_V            (partselect       ) [ 0000000]
empty_30                (specregionend    ) [ 0000000]
tmp_3                   (specregionbegin  ) [ 0000000]
specresourcelimit_ln174 (specresourcelimit) [ 0000000]
sext_ln1118_1           (sext             ) [ 0000000]
mul_ln1118_1            (mul              ) [ 0000000]
tmp_data_1_V            (partselect       ) [ 0000000]
empty_31                (specregionend    ) [ 0000000]
write_ln177             (write            ) [ 0000000]
empty_32                (specregionend    ) [ 0000000]
ret_ln179               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="exp_table11">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table11"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="invert_table12">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2191"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2192"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2193"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2194"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2195"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2196"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2198"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2199"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2200"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2201"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2202"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2203"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="empty_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="0" index="2" bw="16" slack="0"/>
<pin id="100" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln177_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="0" index="2" bw="16" slack="0"/>
<pin id="108" dir="0" index="3" bw="16" slack="0"/>
<pin id="109" dir="0" index="4" bw="16" slack="0"/>
<pin id="110" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln177/6 "/>
</bind>
</comp>

<comp id="114" class="1004" name="exp_table11_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="18" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="10" slack="0"/>
<pin id="118" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table11_addr/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="10" slack="0"/>
<pin id="123" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="0"/>
<pin id="134" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="135" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="136" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="18" slack="1"/>
<pin id="137" dir="1" index="7" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_res_0_V/2 exp_res_1_V/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="exp_table11_addr_1_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="18" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="10" slack="0"/>
<pin id="131" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table11_addr_1/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="invert_table12_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="14" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="10" slack="0"/>
<pin id="143" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_table12_addr/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="10" slack="0"/>
<pin id="148" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inv_exp_sum_V/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="mul_ln1118_fu_152">
<pin_list>
<pin id="166" dir="0" index="0" bw="18" slack="0"/>
<pin id="167" dir="0" index="1" bw="14" slack="0"/>
<pin id="168" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/6 "/>
</bind>
</comp>

<comp id="153" class="1004" name="mul_ln1118_1_fu_153">
<pin_list>
<pin id="169" dir="0" index="0" bw="18" slack="0"/>
<pin id="170" dir="0" index="1" bw="14" slack="0"/>
<pin id="171" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_1/6 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_data_0_V_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V_1/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_data_1_V_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V_1/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="y_V_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="0"/>
<pin id="190" dir="0" index="2" bw="4" slack="0"/>
<pin id="191" dir="0" index="3" bw="5" slack="0"/>
<pin id="192" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="y_V_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="10" slack="0"/>
<pin id="199" dir="0" index="1" bw="16" slack="0"/>
<pin id="200" dir="0" index="2" bw="4" slack="0"/>
<pin id="201" dir="0" index="3" bw="5" slack="0"/>
<pin id="202" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V_1/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln157_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="10" slack="1"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln157_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="1"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157_1/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="exp_sum_V_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="18" slack="1"/>
<pin id="217" dir="0" index="1" bw="18" slack="1"/>
<pin id="218" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_sum_V/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="y_V_2_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="10" slack="0"/>
<pin id="221" dir="0" index="1" bw="18" slack="0"/>
<pin id="222" dir="0" index="2" bw="5" slack="0"/>
<pin id="223" dir="0" index="3" bw="6" slack="0"/>
<pin id="224" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V_2/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln166_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="10" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln166/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="sext_ln167_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="14" slack="1"/>
<pin id="236" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln167/6 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sext_ln1118_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="18" slack="3"/>
<pin id="241" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/6 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_data_0_V_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="0" index="1" bw="26" slack="0"/>
<pin id="246" dir="0" index="2" bw="5" slack="0"/>
<pin id="247" dir="0" index="3" bw="6" slack="0"/>
<pin id="248" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_0_V/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sext_ln1118_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="18" slack="3"/>
<pin id="256" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_data_1_V_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="26" slack="0"/>
<pin id="261" dir="0" index="2" bw="5" slack="0"/>
<pin id="262" dir="0" index="3" bw="6" slack="0"/>
<pin id="263" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_1_V/6 "/>
</bind>
</comp>

<comp id="269" class="1005" name="y_V_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="1"/>
<pin id="271" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V "/>
</bind>
</comp>

<comp id="274" class="1005" name="y_V_1_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="10" slack="1"/>
<pin id="276" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_1 "/>
</bind>
</comp>

<comp id="279" class="1005" name="exp_table11_addr_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="10" slack="1"/>
<pin id="281" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table11_addr "/>
</bind>
</comp>

<comp id="284" class="1005" name="exp_table11_addr_1_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="1"/>
<pin id="286" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table11_addr_1 "/>
</bind>
</comp>

<comp id="289" class="1005" name="exp_res_0_V_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="18" slack="1"/>
<pin id="291" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_0_V "/>
</bind>
</comp>

<comp id="295" class="1005" name="exp_res_1_V_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="18" slack="1"/>
<pin id="297" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_1_V "/>
</bind>
</comp>

<comp id="301" class="1005" name="invert_table12_addr_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="1"/>
<pin id="303" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="invert_table12_addr "/>
</bind>
</comp>

<comp id="306" class="1005" name="inv_exp_sum_V_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="14" slack="1"/>
<pin id="308" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="inv_exp_sum_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="111"><net_src comp="94" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="127" pin="3"/><net_sink comp="121" pin=2"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="182"><net_src comp="96" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="96" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="14" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="179" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="196"><net_src comp="18" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="203"><net_src comp="14" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="183" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="16" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="210"><net_src comp="207" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="214"><net_src comp="211" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="225"><net_src comp="22" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="215" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="24" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="228"><net_src comp="26" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="232"><net_src comp="219" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="237"><net_src comp="234" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="242"><net_src comp="239" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="249"><net_src comp="86" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="152" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="88" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="252"><net_src comp="90" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="253"><net_src comp="243" pin="4"/><net_sink comp="104" pin=3"/></net>

<net id="257"><net_src comp="254" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="264"><net_src comp="86" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="153" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="88" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="90" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="268"><net_src comp="258" pin="4"/><net_sink comp="104" pin=4"/></net>

<net id="272"><net_src comp="187" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="277"><net_src comp="197" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="282"><net_src comp="114" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="287"><net_src comp="127" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="292"><net_src comp="121" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="298"><net_src comp="121" pin="7"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="304"><net_src comp="139" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="309"><net_src comp="146" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="234" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_V_data_0_V | {}
	Port: data_V_data_1_V | {}
	Port: res_V_data_0_V | {6 }
	Port: res_V_data_1_V | {6 }
	Port: exp_table11 | {}
	Port: invert_table12 | {}
 - Input state : 
	Port: softmax_latency<array,array,softmax_config13> : data_V_data_0_V | {1 }
	Port: softmax_latency<array,array,softmax_config13> : data_V_data_1_V | {1 }
	Port: softmax_latency<array,array,softmax_config13> : res_V_data_0_V | {}
	Port: softmax_latency<array,array,softmax_config13> : res_V_data_1_V | {}
	Port: softmax_latency<array,array,softmax_config13> : exp_table11 | {2 3 }
	Port: softmax_latency<array,array,softmax_config13> : invert_table12 | {4 5 }
  - Chain level:
	State 1
		y_V : 1
		y_V_1 : 1
	State 2
		exp_table11_addr : 1
		exp_res_0_V : 2
		exp_table11_addr_1 : 1
		exp_res_1_V : 2
	State 3
	State 4
		y_V_2 : 1
		zext_ln166 : 2
		invert_table12_addr : 3
		inv_exp_sum_V : 4
	State 5
	State 6
		mul_ln1118 : 1
		tmp_data_0_V : 2
		empty_30 : 1
		mul_ln1118_1 : 1
		tmp_data_1_V : 2
		empty_31 : 1
		write_ln177 : 3
		empty_32 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|    add   |     exp_sum_V_fu_215     |    0    |    0    |    22   |
|----------|--------------------------|---------|---------|---------|
|    mul   |     mul_ln1118_fu_152    |    1    |    0    |    6    |
|          |    mul_ln1118_1_fu_153   |    1    |    0    |    6    |
|----------|--------------------------|---------|---------|---------|
|   read   |     empty_read_fu_96     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  | write_ln177_write_fu_104 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|extractvalue|   tmp_data_0_V_1_fu_179  |    0    |    0    |    0    |
|          |   tmp_data_1_V_1_fu_183  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        y_V_fu_187        |    0    |    0    |    0    |
|          |       y_V_1_fu_197       |    0    |    0    |    0    |
|partselect|       y_V_2_fu_219       |    0    |    0    |    0    |
|          |    tmp_data_0_V_fu_243   |    0    |    0    |    0    |
|          |    tmp_data_1_V_fu_258   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln157_fu_207    |    0    |    0    |    0    |
|   zext   |    zext_ln157_1_fu_211   |    0    |    0    |    0    |
|          |     zext_ln166_fu_229    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     sext_ln167_fu_234    |    0    |    0    |    0    |
|   sext   |    sext_ln1118_fu_239    |    0    |    0    |    0    |
|          |   sext_ln1118_1_fu_254   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    2    |    0    |    34   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    exp_res_0_V_reg_289    |   18   |
|    exp_res_1_V_reg_295    |   18   |
| exp_table11_addr_1_reg_284|   10   |
|  exp_table11_addr_reg_279 |   10   |
|   inv_exp_sum_V_reg_306   |   14   |
|invert_table12_addr_reg_301|   10   |
|       y_V_1_reg_274       |   10   |
|        y_V_reg_269        |   10   |
+---------------------------+--------+
|           Total           |   100  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_121 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_121 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_146 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   40   ||   2.55  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   34   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   27   |
|  Register |    -   |    -   |   100  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    2   |   100  |   61   |
+-----------+--------+--------+--------+--------+
