Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat May 24 17:48:48 2025
| Host         : korchamHoyoun24 running 64-bit major release  (build 9200)
| Command      : report_drc -file top_I2C_Slave_drc_routed.rpt -pb top_I2C_Slave_drc_routed.pb -rpx top_I2C_Slave_drc_routed.rpx
| Design       : top_I2C_Slave
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 1          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net u_btn_debounce/q_reg_reg[1]_0 is a gated clock net sourced by a combinational pin u_btn_debounce/sel[1]_i_2/O, cell u_btn_debounce/sel[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_btn_debounce/sel[1]_i_2 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
sel_reg[0], sel_reg[1]
Related violations: <none>


