-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity spiking_binam is
generic (
    C_S_AXI_CTRL_ADDR_WIDTH : INTEGER := 5;
    C_S_AXI_CTRL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    in_spikes_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    in_spikes_TVALID : IN STD_LOGIC;
    in_spikes_TREADY : OUT STD_LOGIC;
    out_spikes_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_spikes_TVALID : OUT STD_LOGIC;
    out_spikes_TREADY : IN STD_LOGIC;
    s_axi_CTRL_AWVALID : IN STD_LOGIC;
    s_axi_CTRL_AWREADY : OUT STD_LOGIC;
    s_axi_CTRL_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_WVALID : IN STD_LOGIC;
    s_axi_CTRL_WREADY : OUT STD_LOGIC;
    s_axi_CTRL_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH/8-1 downto 0);
    s_axi_CTRL_ARVALID : IN STD_LOGIC;
    s_axi_CTRL_ARREADY : OUT STD_LOGIC;
    s_axi_CTRL_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_RVALID : OUT STD_LOGIC;
    s_axi_CTRL_RREADY : IN STD_LOGIC;
    s_axi_CTRL_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CTRL_BVALID : OUT STD_LOGIC;
    s_axi_CTRL_BREADY : IN STD_LOGIC;
    s_axi_CTRL_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of spiking_binam is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "spiking_binam_spiking_binam,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.892000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=584,HLS_SYN_LUT=2651,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv12_5 : STD_LOGIC_VECTOR (11 downto 0) := "000000000101";
    constant ap_const_lv12_F : STD_LOGIC_VECTOR (11 downto 0) := "000000001111";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv7_D : STD_LOGIC_VECTOR (6 downto 0) := "0001101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal in_spike_count : STD_LOGIC_VECTOR (31 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_we0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce1 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_q1 : STD_LOGIC_VECTOR (6 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_we0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce1 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_q1 : STD_LOGIC_VECTOR (2 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_we0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce1 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_q1 : STD_LOGIC_VECTOR (6 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_we0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce1 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_q1 : STD_LOGIC_VECTOR (2 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_we0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce1 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_q1 : STD_LOGIC_VECTOR (6 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_we0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce1 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_q1 : STD_LOGIC_VECTOR (2 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_we0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce1 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_q1 : STD_LOGIC_VECTOR (6 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_we0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce1 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_q1 : STD_LOGIC_VECTOR (2 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_we0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce1 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_q1 : STD_LOGIC_VECTOR (6 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_we0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce1 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_q1 : STD_LOGIC_VECTOR (2 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_we0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce1 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_q1 : STD_LOGIC_VECTOR (6 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_we0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce1 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_q1 : STD_LOGIC_VECTOR (2 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_we0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce1 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_q1 : STD_LOGIC_VECTOR (6 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_we0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce1 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_q1 : STD_LOGIC_VECTOR (2 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_we0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce1 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_q1 : STD_LOGIC_VECTOR (6 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_we0 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce1 : STD_LOGIC;
    signal spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_q1 : STD_LOGIC_VECTOR (2 downto 0);
    signal s_2_fu_364_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal s_2_reg_531 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal bin_start_V_fu_400_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal bin_start_V_reg_536 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal zext_ln186_1_fu_406_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln186_1_reg_541 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln44_fu_416_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln44_reg_546 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1031_fu_437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_reg_557 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal and_ln44_fu_431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cur_id_V_load_reg_561 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold_V_1_fu_446_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal threshW_fu_490_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal threshW_reg_571 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_ap_start : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_ap_done : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_ap_idle : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_ap_ready : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_ap_start : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_ap_done : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_ap_idle : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_ap_ready : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce1 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce1 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce1 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce1 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce1 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce1 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce1 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce1 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_ap_start : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_ap_done : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_ap_idle : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_ap_ready : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce1 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce1 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce1 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce1 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce1 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce1 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce1 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce1 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_ap_start : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_ap_done : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_ap_idle : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_ap_ready : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_out_spikes_TREADY : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_out_spikes_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_out_spikes_TVALID : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce1 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce1 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce1 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce1 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce1 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce1 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce1 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce1 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_we0 : STD_LOGIC;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal threshold_V_reg_144 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal threshold_V_2_reg_156 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_state5_on_subcall_done : BOOLEAN;
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln29_fu_358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_ap_start_reg : STD_LOGIC := '0';
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal s_fu_122 : STD_LOGIC_VECTOR (8 downto 0);
    signal cur_id_V_fu_126 : STD_LOGIC_VECTOR (7 downto 0);
    signal cur_id_V_3_fu_456_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal cur_id_V_1_fu_331_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal cur_time_V_1_fu_130 : STD_LOGIC_VECTOR (15 downto 0);
    signal cur_time_V_4_fu_464_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_317_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal has_spike_1_fu_134 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_nbread_fu_138_p2_0 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln30_fu_370_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln_fu_373_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln30_fu_385_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln30_fu_381_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln30_1_fu_390_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln30_fu_394_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal bin_end_fu_410_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1027_fu_426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cur_id_V_2_fu_452_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshW_fu_490_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal threshW_fu_490_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal regslice_both_out_spikes_U_apdone_blk : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal regslice_both_in_spikes_U_apdone_blk : STD_LOGIC;
    signal in_spikes_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal in_spikes_TVALID_int_regslice : STD_LOGIC;
    signal in_spikes_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_in_spikes_U_ack_in : STD_LOGIC;
    signal out_spikes_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_out_spikes_U_vld_out : STD_LOGIC;
    signal threshW_fu_490_p00 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_34_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_d0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_52_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        cur_id_V_5 : IN STD_LOGIC_VECTOR (7 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce1 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_q1 : IN STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce1 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_q1 : IN STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce1 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_q1 : IN STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce1 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_q1 : IN STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce1 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_q1 : IN STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce1 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_q1 : IN STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce1 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_q1 : IN STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce1 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_q1 : IN STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_67_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce1 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce1 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce1 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce1 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce1 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce1 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce1 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce1 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_q1 : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_76_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_spikes_TREADY : IN STD_LOGIC;
        threshW : IN STD_LOGIC_VECTOR (6 downto 0);
        bin_start_V : IN STD_LOGIC_VECTOR (11 downto 0);
        out_spikes_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_spikes_TVALID : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce1 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_q1 : IN STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce1 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_q1 : IN STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce1 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_q1 : IN STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce1 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_q1 : IN STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce1 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_q1 : IN STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce1 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_q1 : IN STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce1 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_q1 : IN STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce1 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_q1 : IN STD_LOGIC_VECTOR (6 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_we0 : OUT STD_LOGIC;
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_d0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component spiking_binam_mul_6ns_5ns_7_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (6 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (2 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component spiking_binam_CTRL_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        in_spike_count : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component spiking_binam_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_U : component spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W
    generic map (
        DataWidth => 7,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address0,
        ce0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce0,
        we0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_we0,
        d0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_d0,
        address1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address1,
        ce1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce1,
        q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_q1);

    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_U : component spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 3,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0,
        ce0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0,
        we0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_we0,
        d0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_d0,
        q0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_q0,
        address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address1,
        ce1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce1,
        q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_q1);

    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_U : component spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W
    generic map (
        DataWidth => 7,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address0,
        ce0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce0,
        we0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_we0,
        d0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_d0,
        address1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address1,
        ce1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce1,
        q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_q1);

    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_U : component spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 3,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0,
        ce0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0,
        we0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_we0,
        d0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_d0,
        q0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_q0,
        address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address1,
        ce1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce1,
        q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_q1);

    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_U : component spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W
    generic map (
        DataWidth => 7,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address0,
        ce0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce0,
        we0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_we0,
        d0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_d0,
        address1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address1,
        ce1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce1,
        q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_q1);

    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_U : component spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 3,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0,
        ce0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0,
        we0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_we0,
        d0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_d0,
        q0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_q0,
        address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address1,
        ce1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce1,
        q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_q1);

    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_U : component spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W
    generic map (
        DataWidth => 7,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address0,
        ce0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce0,
        we0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_we0,
        d0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_d0,
        address1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address1,
        ce1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce1,
        q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_q1);

    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_U : component spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 3,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0,
        ce0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0,
        we0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_we0,
        d0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_d0,
        q0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_q0,
        address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address1,
        ce1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce1,
        q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_q1);

    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_U : component spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W
    generic map (
        DataWidth => 7,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address0,
        ce0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce0,
        we0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_we0,
        d0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_d0,
        address1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address1,
        ce1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce1,
        q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_q1);

    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_U : component spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 3,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0,
        ce0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0,
        we0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_we0,
        d0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_d0,
        q0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_q0,
        address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address1,
        ce1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce1,
        q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_q1);

    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_U : component spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W
    generic map (
        DataWidth => 7,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address0,
        ce0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce0,
        we0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_we0,
        d0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_d0,
        address1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address1,
        ce1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce1,
        q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_q1);

    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_U : component spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 3,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0,
        ce0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0,
        we0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_we0,
        d0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_d0,
        q0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_q0,
        address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address1,
        ce1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce1,
        q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_q1);

    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_U : component spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W
    generic map (
        DataWidth => 7,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address0,
        ce0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce0,
        we0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_we0,
        d0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_d0,
        address1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address1,
        ce1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce1,
        q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_q1);

    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_U : component spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 3,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0,
        ce0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0,
        we0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_we0,
        d0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_d0,
        q0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_q0,
        address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address1,
        ce1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce1,
        q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_q1);

    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_U : component spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W
    generic map (
        DataWidth => 7,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address0,
        ce0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce0,
        we0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_we0,
        d0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_d0,
        address1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address1,
        ce1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce1,
        q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_q1);

    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_U : component spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 3,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0,
        ce0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0,
        we0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_we0,
        d0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_d0,
        q0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_q0,
        address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address1,
        ce1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce1,
        q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_q1);

    grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168 : component spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_34_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_ap_start,
        ap_done => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_ap_done,
        ap_idle => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_ap_idle,
        ap_ready => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_ap_ready,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_d0);

    grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204 : component spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_52_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_ap_start,
        ap_done => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_ap_done,
        ap_idle => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_ap_idle,
        ap_ready => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_ap_ready,
        cur_id_V_5 => cur_id_V_load_reg_561,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_q0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_q0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce1 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_q1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_q0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_q0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce1 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_q1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_q0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_q0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce1 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_q1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_q0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_q0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce1 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_q1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_q0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_q0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce1 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_q1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_q0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_q0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce1 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_q1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_q0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_q0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce1 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_q1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_q0 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_q0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce1 => grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_q1);

    grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249 : component spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_67_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_ap_start,
        ap_done => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_ap_done,
        ap_idle => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_ap_idle,
        ap_ready => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_ap_ready,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce1 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_q1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce1 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_q1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce1 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_q1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce1 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_q1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce1 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_q1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce1 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_q1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce1 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_q1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce1 => grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_q1);

    grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269 : component spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_76_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_ap_start,
        ap_done => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_ap_done,
        ap_idle => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_ap_idle,
        ap_ready => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_ap_ready,
        out_spikes_TREADY => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_out_spikes_TREADY,
        threshW => threshW_reg_571,
        bin_start_V => bin_start_V_reg_536,
        out_spikes_TDATA => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_out_spikes_TDATA,
        out_spikes_TVALID => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_out_spikes_TVALID,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce1 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_q1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce1 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_q1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce1 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_q1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce1 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_q1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce1 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_q1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce1 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_q1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce1 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_q1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address1 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce1 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_q1 => spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_q1,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_d0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_we0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_we0,
        spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_d0 => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_d0);

    CTRL_s_axi_U : component spiking_binam_CTRL_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CTRL_AWVALID,
        AWREADY => s_axi_CTRL_AWREADY,
        AWADDR => s_axi_CTRL_AWADDR,
        WVALID => s_axi_CTRL_WVALID,
        WREADY => s_axi_CTRL_WREADY,
        WDATA => s_axi_CTRL_WDATA,
        WSTRB => s_axi_CTRL_WSTRB,
        ARVALID => s_axi_CTRL_ARVALID,
        ARREADY => s_axi_CTRL_ARREADY,
        ARADDR => s_axi_CTRL_ARADDR,
        RVALID => s_axi_CTRL_RVALID,
        RREADY => s_axi_CTRL_RREADY,
        RDATA => s_axi_CTRL_RDATA,
        RRESP => s_axi_CTRL_RRESP,
        BVALID => s_axi_CTRL_BVALID,
        BREADY => s_axi_CTRL_BREADY,
        BRESP => s_axi_CTRL_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        in_spike_count => in_spike_count,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    mul_6ns_5ns_7_1_1_U69 : component spiking_binam_mul_6ns_5ns_7_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 5,
        dout_WIDTH => 7)
    port map (
        din0 => threshW_fu_490_p0,
        din1 => threshW_fu_490_p1,
        dout => threshW_fu_490_p2);

    regslice_both_in_spikes_U : component spiking_binam_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_spikes_TDATA,
        vld_in => in_spikes_TVALID,
        ack_in => regslice_both_in_spikes_U_ack_in,
        data_out => in_spikes_TDATA_int_regslice,
        vld_out => in_spikes_TVALID_int_regslice,
        ack_out => in_spikes_TREADY_int_regslice,
        apdone_blk => regslice_both_in_spikes_U_apdone_blk);

    regslice_both_out_spikes_U : component spiking_binam_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_out_spikes_TDATA,
        vld_in => grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_out_spikes_TVALID,
        ack_in => out_spikes_TREADY_int_regslice,
        data_out => out_spikes_TDATA,
        vld_out => regslice_both_out_spikes_U_vld_out,
        ack_out => out_spikes_TREADY,
        apdone_blk => regslice_both_out_spikes_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln29_fu_358_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_ap_ready = ap_const_logic_1)) then 
                    grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = and_ln44_fu_431_p2) and (icmp_ln1031_fu_437_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_ap_ready = ap_const_logic_1)) then 
                    grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv1_0 = and_ln44_fu_431_p2) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_ap_ready = ap_const_logic_1)) then 
                    grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_ap_ready = ap_const_logic_1)) then 
                    grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    cur_id_V_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                cur_id_V_fu_126 <= cur_id_V_1_fu_331_p1;
            elsif (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                cur_id_V_fu_126 <= cur_id_V_3_fu_456_p3;
            end if; 
        end if;
    end process;

    cur_time_V_1_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                cur_time_V_1_fu_130 <= in_spikes_TDATA_int_regslice(31 downto 16);
            elsif (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                cur_time_V_1_fu_130 <= cur_time_V_4_fu_464_p3;
            end if; 
        end if;
    end process;

    s_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                s_fu_122 <= ap_const_lv9_0;
            elsif (((ap_const_lv1_0 = and_ln44_fu_431_p2) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                s_fu_122 <= s_2_reg_531;
            end if; 
        end if;
    end process;

    threshold_V_2_reg_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln44_fu_431_p2) and (icmp_ln1031_fu_437_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                threshold_V_2_reg_156 <= threshold_V_reg_144;
            elsif (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                threshold_V_2_reg_156 <= threshold_V_1_fu_446_p2;
            end if; 
        end if;
    end process;

    threshold_V_reg_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                threshold_V_reg_144 <= threshold_V_2_reg_156;
            elsif (((grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                threshold_V_reg_144 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                    bin_start_V_reg_536(11 downto 1) <= bin_start_V_fu_400_p2(11 downto 1);
                    zext_ln186_1_reg_541(11 downto 1) <= zext_ln186_1_fu_406_p1(11 downto 1);
                    zext_ln44_reg_546(11 downto 1) <= zext_ln44_fu_416_p1(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln44_fu_431_p2) and (icmp_ln1031_fu_437_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                cur_id_V_load_reg_561 <= cur_id_V_fu_126;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then
                has_spike_1_fu_134 <= grp_nbread_fu_138_p2_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln44_fu_431_p2) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                icmp_ln1031_reg_557 <= icmp_ln1031_fu_437_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                s_2_reg_531 <= s_2_fu_364_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                threshW_reg_571 <= threshW_fu_490_p2;
            end if;
        end if;
    end process;
    bin_start_V_reg_536(0) <= '1';
    zext_ln186_1_reg_541(0) <= '1';
    zext_ln186_1_reg_541(15 downto 12) <= "0000";
    zext_ln44_reg_546(0) <= '1';
    zext_ln44_reg_546(15 downto 12) <= "0000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, and_ln44_fu_431_p2, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_ap_done, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_ap_done, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_ap_done, ap_block_state5_on_subcall_done, icmp_ln29_fu_358_p2, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state10, regslice_both_out_spikes_U_apdone_blk)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln29_fu_358_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_lv1_1 = and_ln44_fu_431_p2) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state7 => 
                if (((grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((regslice_both_out_spikes_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    add_ln30_fu_394_p2 <= std_logic_vector(unsigned(zext_ln30_fu_381_p1) + unsigned(zext_ln30_1_fu_390_p1));
    and_ln44_fu_431_p2 <= (icmp_ln1027_fu_426_p2 and has_spike_1_fu_134);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(regslice_both_out_spikes_U_apdone_blk)
    begin
        if ((regslice_both_out_spikes_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_ap_done)
    begin
        if ((grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(ap_block_state5_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state5_on_subcall_done)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_ap_done)
    begin
        if ((grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_ap_done)
    begin
        if ((grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state5_on_subcall_done_assign_proc : process(icmp_ln1031_reg_557, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_ap_done)
    begin
                ap_block_state5_on_subcall_done <= ((grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_ap_done = ap_const_logic_0) and (icmp_ln1031_reg_557 = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state10, regslice_both_out_spikes_U_apdone_blk)
    begin
        if (((regslice_both_out_spikes_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state10, regslice_both_out_spikes_U_apdone_blk)
    begin
        if (((regslice_both_out_spikes_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    bin_end_fu_410_p2 <= std_logic_vector(unsigned(add_ln30_fu_394_p2) + unsigned(ap_const_lv12_F));
    bin_start_V_fu_400_p2 <= std_logic_vector(unsigned(add_ln30_fu_394_p2) + unsigned(ap_const_lv12_5));
    cur_id_V_1_fu_331_p1 <= in_spikes_TDATA_int_regslice(8 - 1 downto 0);
    cur_id_V_2_fu_452_p1 <= in_spikes_TDATA_int_regslice(8 - 1 downto 0);
    cur_id_V_3_fu_456_p3 <= 
        cur_id_V_2_fu_452_p1 when (grp_nbread_fu_138_p2_0(0) = '1') else 
        cur_id_V_fu_126;
    cur_time_V_4_fu_464_p3 <= 
        grp_fu_317_p4 when (grp_nbread_fu_138_p2_0(0) = '1') else 
        cur_time_V_1_fu_130;
    grp_fu_317_p4 <= in_spikes_TDATA_int_regslice(31 downto 16);
    grp_nbread_fu_138_p2_0 <= (0=>(in_spikes_TVALID_int_regslice), others=>'-');
    grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_ap_start <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_ap_start_reg;
    grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_ap_start <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_ap_start_reg;
    grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_ap_start <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_ap_start_reg;
    grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_ap_start <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_ap_start_reg;
    grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_out_spikes_TREADY <= (out_spikes_TREADY_int_regslice and ap_CS_fsm_state9);
    icmp_ln1027_fu_426_p2 <= "1" when (unsigned(cur_time_V_1_fu_130) < unsigned(zext_ln44_reg_546)) else "0";
    icmp_ln1031_fu_437_p2 <= "1" when (unsigned(cur_time_V_1_fu_130) < unsigned(zext_ln186_1_reg_541)) else "0";
    icmp_ln29_fu_358_p2 <= "1" when (s_fu_122 = ap_const_lv9_100) else "0";
    in_spikes_TREADY <= regslice_both_in_spikes_U_ack_in;

    in_spikes_TREADY_int_regslice_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state5, ap_block_state5_on_subcall_done, in_spikes_TVALID_int_regslice)
    begin
        if (((in_spikes_TVALID_int_regslice = ap_const_logic_1) and (((in_spikes_TVALID_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))))) then 
            in_spikes_TREADY_int_regslice <= ap_const_logic_1;
        else 
            in_spikes_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    out_spikes_TVALID <= regslice_both_out_spikes_U_vld_out;
    s_2_fu_364_p2 <= std_logic_vector(unsigned(s_fu_122) + unsigned(ap_const_lv9_1));
    shl_ln30_fu_385_p2 <= std_logic_vector(shift_left(unsigned(s_fu_122),to_integer(unsigned('0' & ap_const_lv9_1(9-1 downto 0)))));
    shl_ln_fu_373_p3 <= (trunc_ln30_fu_370_p1 & ap_const_lv3_0);

    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0 <= "XXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce1_assign_proc : process(grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce1;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_d0_assign_proc : process(ap_CS_fsm_state3, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_d0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_d0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_d0 <= "XXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_we0_assign_proc : process(ap_CS_fsm_state3, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_we0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_we0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0 <= "XXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce1_assign_proc : process(grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce1;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_d0_assign_proc : process(ap_CS_fsm_state3, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_d0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_d0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_d0 <= "XXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_we0_assign_proc : process(ap_CS_fsm_state3, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_we0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_we0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0 <= "XXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce1_assign_proc : process(grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce1;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_d0_assign_proc : process(ap_CS_fsm_state3, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_d0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_d0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_d0 <= "XXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_we0_assign_proc : process(ap_CS_fsm_state3, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_we0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_we0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0 <= "XXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce1_assign_proc : process(grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce1;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_d0_assign_proc : process(ap_CS_fsm_state3, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_d0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_d0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_d0 <= "XXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_we0_assign_proc : process(ap_CS_fsm_state3, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_we0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_we0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0 <= "XXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce1_assign_proc : process(grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce1;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_d0_assign_proc : process(ap_CS_fsm_state3, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_d0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_d0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_d0 <= "XXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_we0_assign_proc : process(ap_CS_fsm_state3, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_we0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_we0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0 <= "XXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce1_assign_proc : process(grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce1;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_d0_assign_proc : process(ap_CS_fsm_state3, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_d0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_d0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_d0 <= "XXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_we0_assign_proc : process(ap_CS_fsm_state3, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_we0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_we0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0 <= "XXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce1_assign_proc : process(grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce1;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_d0_assign_proc : process(ap_CS_fsm_state3, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_d0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_d0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_d0 <= "XXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_we0_assign_proc : process(ap_CS_fsm_state3, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_we0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_we0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0 <= "XXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce1_assign_proc : process(grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce1;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_d0_assign_proc : process(ap_CS_fsm_state3, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_d0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_d0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_d0 <= "XXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_we0_assign_proc : process(ap_CS_fsm_state3, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_we0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_we0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_we0 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address0 <= "XXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address1_assign_proc : process(icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address1, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address1;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address1;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address1 <= "XXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce1_assign_proc : process(icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce1, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce1;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce1;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_d0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_d0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_d0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_d0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_d0 <= "XXXXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_we0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_we0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_we0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address0 <= "XXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address1_assign_proc : process(icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address1, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address1;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address1;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address1 <= "XXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce1_assign_proc : process(icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce1, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce1;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce1;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_d0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_d0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_d0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_d0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_d0 <= "XXXXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_we0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_we0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_we0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address0 <= "XXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address1_assign_proc : process(icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address1, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address1;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address1;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address1 <= "XXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce1_assign_proc : process(icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce1, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce1;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce1;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_d0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_d0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_d0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_d0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_d0 <= "XXXXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_we0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_we0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_we0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address0 <= "XXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address1_assign_proc : process(icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address1, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address1;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address1;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address1 <= "XXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce1_assign_proc : process(icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce1, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce1;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce1;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_d0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_d0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_d0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_d0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_d0 <= "XXXXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_we0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_we0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_we0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address0 <= "XXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address1_assign_proc : process(icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address1, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address1;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address1;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address1 <= "XXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce1_assign_proc : process(icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce1, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce1;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce1;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_d0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_d0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_d0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_d0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_d0 <= "XXXXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_we0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_we0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_we0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address0 <= "XXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address1_assign_proc : process(icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address1, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address1;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address1;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address1 <= "XXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce1_assign_proc : process(icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce1, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce1;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce1;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_d0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_d0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_d0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_d0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_d0 <= "XXXXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_we0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_we0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_we0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address0 <= "XXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address1_assign_proc : process(icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address1, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address1;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address1;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address1 <= "XXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce1_assign_proc : process(icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce1, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce1;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce1;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_d0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_d0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_d0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_d0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_d0 <= "XXXXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_we0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_we0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_we0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address0 <= "XXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address1_assign_proc : process(icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address1, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address1;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address1;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address1 <= "XXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce1_assign_proc : process(icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce1, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce1;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce1 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce1;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_d0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_d0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_d0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_d0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_d0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_d0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_d0 <= "XXXXXXX";
        end if; 
    end process;


    spiking_binam_stream_Spike_0_int_stream_Spike_0_v_we0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1031_reg_557, ap_CS_fsm_state5, grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_we0, grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_we0;
        elsif (((icmp_ln1031_reg_557 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_we0 <= grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_we0;
        else 
            spiking_binam_stream_Spike_0_int_stream_Spike_0_v_we0 <= ap_const_logic_0;
        end if; 
    end process;

    threshW_fu_490_p0 <= threshW_fu_490_p00(6 - 1 downto 0);
    threshW_fu_490_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(threshold_V_reg_144),7));
    threshW_fu_490_p1 <= ap_const_lv7_D(5 - 1 downto 0);
    threshold_V_1_fu_446_p2 <= std_logic_vector(unsigned(threshold_V_reg_144) + unsigned(ap_const_lv6_1));
    trunc_ln30_fu_370_p1 <= s_fu_122(8 - 1 downto 0);
    zext_ln186_1_fu_406_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bin_start_V_fu_400_p2),16));
    zext_ln30_1_fu_390_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln30_fu_385_p2),12));
    zext_ln30_fu_381_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_373_p3),12));
    zext_ln44_fu_416_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bin_end_fu_410_p2),16));
end behav;
