initing gpgpu sim in accel-sim.cc
Accel-Sim [build accelsim-commit-_modified_0.0_25-11-25-18-50-33]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-HBM_gpgpu_n_mem                        0 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         190 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-HBM_gpgpu_n_mem                        0 # number of memory modules (e.g. memory controllers) in gpu
-HBM_dram_latency                     190 # DRAM latency (default 30)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-HBM_gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-HBM_gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-HBM_gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-HBM_dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-HBM_gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5:1512 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
setting max warps per shader = 48 
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     7 # minimal delay between activation of rows in different banks
RCD                                    22 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     22 # time needed to precharge (deactivate) row
RC                                     72 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     19 # last data-in to row precharge
CL                                     22 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    7 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 0
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000:1512000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522:0.00000000066137566138
gpgpu_sim end of init max shader per core: 48 
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f5e5ee00000,3600
launching memcpy command : MemcpyHtoD,0x00007f5e5ee01000,3600
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-1-ctx_0x55b7e4c20df0.traceg.xz
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 1
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 36
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5e7d000000
-local mem base_addr = 0x00007f5e7b000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-1-ctx_0x55b7e4c20df0.traceg.xz
launching kernel name: _Z14calculate_tempiPfS_iiiiffffff uid: 1 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 16448
gpu_sim_insn = 4443674
gpu_ipc =     270.1650
gpu_tot_sim_cycle = 16448
gpu_tot_sim_insn = 4443674
gpu_tot_ipc =     270.1650
gpu_tot_issued_cta = 64
gpu_occupancy = 23.6200% 
gpu_tot_occupancy = 23.6200% 
max_total_param_size = 0
gpu_stall_dramfull = 11814
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2739
partiton_level_parallism_total  =       0.2739
partiton_level_parallism_util =       3.4129
partiton_level_parallism_util_total  =       3.4129
L2_BW  =       9.9215 GB/Sec
L2_BW_total  =       9.9215 GB/Sec
gpu_total_sim_rate=1110918

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 122, Miss = 112, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 91
	L1D_cache_core[1]: Access = 115, Miss = 106, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 70
	L1D_cache_core[2]: Access = 112, Miss = 102, Miss_rate = 0.911, Pending_hits = 0, Reservation_fails = 64
	L1D_cache_core[3]: Access = 126, Miss = 116, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 111
	L1D_cache_core[4]: Access = 130, Miss = 120, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 132
	L1D_cache_core[5]: Access = 132, Miss = 122, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[6]: Access = 120, Miss = 110, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 136
	L1D_cache_core[7]: Access = 111, Miss = 102, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 115
	L1D_cache_core[8]: Access = 120, Miss = 110, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 128
	L1D_cache_core[9]: Access = 121, Miss = 112, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 131
	L1D_cache_core[10]: Access = 116, Miss = 108, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 88
	L1D_cache_core[11]: Access = 125, Miss = 118, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 104
	L1D_cache_core[12]: Access = 128, Miss = 120, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 116
	L1D_cache_core[13]: Access = 129, Miss = 122, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 119
	L1D_cache_core[14]: Access = 114, Miss = 106, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 66
	L1D_cache_core[15]: Access = 100, Miss = 94, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 40
	L1D_cache_core[16]: Access = 108, Miss = 100, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 62
	L1D_cache_core[17]: Access = 115, Miss = 108, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 107
	L1D_cache_core[18]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 104
	L1D_cache_core[19]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 99
	L1D_cache_core[20]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 93
	L1D_cache_core[21]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 89
	L1D_cache_core[22]: Access = 77, Miss = 72, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[23]: Access = 60, Miss = 56, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[24]: Access = 69, Miss = 64, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[25]: Access = 85, Miss = 80, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 83
	L1D_cache_core[26]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 102
	L1D_cache_core[27]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 104
	L1D_cache_core[28]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 104
	L1D_cache_core[29]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 99
	L1D_cache_core[30]: Access = 77, Miss = 72, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 61
	L1D_cache_core[31]: Access = 60, Miss = 56, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[32]: Access = 69, Miss = 64, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 32
	L1D_cache_core[33]: Access = 85, Miss = 80, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 71
	L1D_cache_core[34]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 91
	L1D_cache_core[35]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 95
	L1D_cache_core[36]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 102
	L1D_cache_core[37]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 104
	L1D_cache_core[38]: Access = 77, Miss = 72, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 80
	L1D_cache_core[39]: Access = 60, Miss = 56, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[40]: Access = 69, Miss = 64, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 58
	L1D_cache_core[41]: Access = 85, Miss = 80, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 80
	L1D_cache_core[42]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 93
	L1D_cache_core[43]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 89
	L1D_cache_core[44]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 91
	L1D_cache_core[45]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 95
	L1D_total_cache_accesses = 4505
	L1D_total_cache_misses = 4212
	L1D_total_cache_miss_rate = 0.9350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4001
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4001
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2540
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 293

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4001
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
245, 245, 245, 404, 404, 375, 323, 271, 271, 323, 375, 404, 404, 375, 323, 271, 
gpgpu_n_tot_thrd_icount = 5430016
gpgpu_n_tot_w_icount = 169688
gpgpu_n_stall_shd_mem = 977
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4212
gpgpu_n_mem_write_global = 293
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 23328
gpgpu_n_store_insn = 900
gpgpu_n_shmem_insn = 270045
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 977
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 977
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:77612	W0_Idle:246361	W0_Scoreboard:1058771	W1:0	W2:0	W3:392	W4:771	W5:756	W6:2856	W7:700	W8:4277	W9:700	W10:3136	W11:336	W12:4882	W13:336	W14:3474	W15:0	W16:6750	W17:0	W18:2226	W19:24	W20:5828	W21:24	W22:1394	W23:50	W24:6523	W25:50	W26:1374	W27:54	W28:5019	W29:28	W30:0	W31:0	W32:112272
single_issue_nums: WS0:41512	WS1:43008	WS2:42384	WS3:42784	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33696 {8:4212,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11720 {40:293,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 168480 {40:4212,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2344 {8:293,}
maxmflatency = 1909 
max_icnt2mem_latency = 1485 
maxmrqlatency = 5 
max_icnt2sh_latency = 23 
averagemflatency = 933 
avg_icnt2mem_latency = 389 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 5 
mrq_lat_table:193 	8 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	293 	193 	2140 	1879 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	571 	849 	1023 	1011 	464 	587 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2155 	1275 	1021 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	0 	1 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5591      5593         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5601      5626         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5598      5564         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5828      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5571      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5599      5601         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5588      5602         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5561      5836         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5555      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0      5558         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5555      5832         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5601      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5853      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 226/27 = 8.370370
number of bytes read:
dram[0]:       288       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       288       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       128       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 7232
Bmin_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes accessed:
dram[0]:       288       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       288       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       128       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 7232
min_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        649       464    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        542       566    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        550       534    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        907      1030    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        596       724    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        209       490    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        536       648    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        515    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        486       731    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        460       602    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none         503    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        474       543    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        481       481    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        614       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        623    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1398      1399         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1533      1536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1364      1358         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1870      1909         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:       1641      1676         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        796       875         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:       1135      1126         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        811         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:       1195      1207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        806      1410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0       935         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:       1216      1224         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:       1052      1046         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:       1108      1105         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:       1508         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72829 n_nop=72810 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009337
n_activity=280 dram_eff=0.2429
bk0: 9a 72800i bk1: 8a 72787i bk2: 0a 72829i bk3: 0a 72829i bk4: 0a 72829i bk5: 0a 72829i bk6: 0a 72829i bk7: 0a 72829i bk8: 0a 72829i bk9: 0a 72829i bk10: 0a 72829i bk11: 0a 72829i bk12: 0a 72829i bk13: 0a 72829i bk14: 0a 72829i bk15: 0a 72829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.276923
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.276923 

BW Util details:
bwutil = 0.000934 
total_CMD = 72829 
util_bw = 68 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 72727 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72829 
n_nop = 72810 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000233 
Either_Row_CoL_Bus_Util = 0.000261 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00052177
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72829 n_nop=72810 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009337
n_activity=396 dram_eff=0.1717
bk0: 9a 72804i bk1: 8a 72795i bk2: 0a 72828i bk3: 0a 72829i bk4: 0a 72829i bk5: 0a 72829i bk6: 0a 72829i bk7: 0a 72829i bk8: 0a 72829i bk9: 0a 72829i bk10: 0a 72829i bk11: 0a 72829i bk12: 0a 72829i bk13: 0a 72829i bk14: 0a 72829i bk15: 0a 72829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000934 
total_CMD = 72829 
util_bw = 68 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 72708 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72829 
n_nop = 72810 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000233 
Either_Row_CoL_Bus_Util = 0.000261 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000604155
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72829 n_nop=72803 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001318
n_activity=457 dram_eff=0.2101
bk0: 12a 72797i bk1: 12a 72796i bk2: 0a 72827i bk3: 0a 72828i bk4: 0a 72828i bk5: 0a 72828i bk6: 0a 72828i bk7: 0a 72829i bk8: 0a 72829i bk9: 0a 72829i bk10: 0a 72829i bk11: 0a 72830i bk12: 0a 72830i bk13: 0a 72830i bk14: 0a 72830i bk15: 0a 72830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011494
Bank_Level_Parallism_Col = 1.011765
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011765 

BW Util details:
bwutil = 0.001318 
total_CMD = 72829 
util_bw = 96 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 72678 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72829 
n_nop = 72803 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000330 
Either_Row_CoL_Bus_Util = 0.000357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000260885
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72829 n_nop=72815 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006591
n_activity=340 dram_eff=0.1412
bk0: 4a 72800i bk1: 8a 72804i bk2: 0a 72827i bk3: 0a 72828i bk4: 0a 72829i bk5: 0a 72829i bk6: 0a 72829i bk7: 0a 72829i bk8: 0a 72829i bk9: 0a 72829i bk10: 0a 72829i bk11: 0a 72829i bk12: 0a 72829i bk13: 0a 72829i bk14: 0a 72830i bk15: 0a 72830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000659 
total_CMD = 72829 
util_bw = 48 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 72731 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72829 
n_nop = 72815 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000274616
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72829 n_nop=72799 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001538
n_activity=431 dram_eff=0.2599
bk0: 12a 72805i bk1: 16a 72771i bk2: 0a 72827i bk3: 0a 72828i bk4: 0a 72828i bk5: 0a 72828i bk6: 0a 72828i bk7: 0a 72828i bk8: 0a 72828i bk9: 0a 72830i bk10: 0a 72830i bk11: 0a 72830i bk12: 0a 72830i bk13: 0a 72830i bk14: 0a 72830i bk15: 0a 72830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009259
Bank_Level_Parallism_Col = 1.009434
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009434 

BW Util details:
bwutil = 0.001538 
total_CMD = 72829 
util_bw = 112 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 72657 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72829 
n_nop = 72799 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000384 
Either_Row_CoL_Bus_Util = 0.000412 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000823848
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72829 n_nop=72829 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 72829i bk1: 0a 72829i bk2: 0a 72829i bk3: 0a 72829i bk4: 0a 72829i bk5: 0a 72829i bk6: 0a 72829i bk7: 0a 72829i bk8: 0a 72829i bk9: 0a 72829i bk10: 0a 72829i bk11: 0a 72829i bk12: 0a 72829i bk13: 0a 72829i bk14: 0a 72829i bk15: 0a 72829i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 72829 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 72829 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72829 
n_nop = 72829 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72829 n_nop=72819 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004394
n_activity=128 dram_eff=0.25
bk0: 4a 72795i bk1: 4a 72792i bk2: 0a 72829i bk3: 0a 72829i bk4: 0a 72829i bk5: 0a 72829i bk6: 0a 72829i bk7: 0a 72829i bk8: 0a 72829i bk9: 0a 72829i bk10: 0a 72829i bk11: 0a 72829i bk12: 0a 72829i bk13: 0a 72829i bk14: 0a 72829i bk15: 0a 72829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580000
Bank_Level_Parallism_Col = 1.489796
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.489796 

BW Util details:
bwutil = 0.000439 
total_CMD = 72829 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 72767 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72829 
n_nop = 72819 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000837578
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72829 n_nop=72811 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008788
n_activity=337 dram_eff=0.1899
bk0: 12a 72803i bk1: 4a 72800i bk2: 0a 72828i bk3: 0a 72829i bk4: 0a 72829i bk5: 0a 72829i bk6: 0a 72829i bk7: 0a 72829i bk8: 0a 72829i bk9: 0a 72829i bk10: 0a 72829i bk11: 0a 72829i bk12: 0a 72829i bk13: 0a 72829i bk14: 0a 72829i bk15: 0a 72829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000879 
total_CMD = 72829 
util_bw = 64 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 72713 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72829 
n_nop = 72811 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000247 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.49232e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72829 n_nop=72824 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002197
n_activity=122 dram_eff=0.1311
bk0: 4a 72805i bk1: 0a 72829i bk2: 0a 72829i bk3: 0a 72829i bk4: 0a 72829i bk5: 0a 72829i bk6: 0a 72829i bk7: 0a 72829i bk8: 0a 72829i bk9: 0a 72829i bk10: 0a 72829i bk11: 0a 72829i bk12: 0a 72829i bk13: 0a 72829i bk14: 0a 72829i bk15: 0a 72829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000220 
total_CMD = 72829 
util_bw = 16 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 72789 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72829 
n_nop = 72824 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000055 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72829 n_nop=72815 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006591
n_activity=219 dram_eff=0.2192
bk0: 8a 72776i bk1: 4a 72800i bk2: 0a 72828i bk3: 0a 72828i bk4: 0a 72828i bk5: 0a 72828i bk6: 0a 72828i bk7: 0a 72828i bk8: 0a 72828i bk9: 0a 72829i bk10: 0a 72829i bk11: 0a 72830i bk12: 0a 72830i bk13: 0a 72830i bk14: 0a 72830i bk15: 0a 72830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000659 
total_CMD = 72829 
util_bw = 48 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 72719 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72829 
n_nop = 72815 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00159277
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72829 n_nop=72807 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001098
n_activity=382 dram_eff=0.2094
bk0: 4a 72795i bk1: 16a 72795i bk2: 0a 72828i bk3: 0a 72829i bk4: 0a 72829i bk5: 0a 72829i bk6: 0a 72829i bk7: 0a 72829i bk8: 0a 72829i bk9: 0a 72829i bk10: 0a 72829i bk11: 0a 72829i bk12: 0a 72829i bk13: 0a 72829i bk14: 0a 72829i bk15: 0a 72829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.128205
Bank_Level_Parallism_Col = 1.116883
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116883 

BW Util details:
bwutil = 0.001098 
total_CMD = 72829 
util_bw = 80 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 72706 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72829 
n_nop = 72807 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000275 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00105727
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72829 n_nop=72820 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004394
n_activity=140 dram_eff=0.2286
bk0: 0a 72829i bk1: 8a 72785i bk2: 0a 72828i bk3: 0a 72829i bk4: 0a 72829i bk5: 0a 72829i bk6: 0a 72829i bk7: 0a 72829i bk8: 0a 72829i bk9: 0a 72829i bk10: 0a 72829i bk11: 0a 72829i bk12: 0a 72829i bk13: 0a 72829i bk14: 0a 72829i bk15: 0a 72829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000439 
total_CMD = 72829 
util_bw = 32 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 72765 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72829 
n_nop = 72820 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000124 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000508039
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72829 n_nop=72811 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008788
n_activity=329 dram_eff=0.1945
bk0: 8a 72791i bk1: 8a 72801i bk2: 0a 72828i bk3: 0a 72828i bk4: 0a 72828i bk5: 0a 72828i bk6: 0a 72828i bk7: 0a 72829i bk8: 0a 72829i bk9: 0a 72829i bk10: 0a 72829i bk11: 0a 72829i bk12: 0a 72829i bk13: 0a 72830i bk14: 0a 72830i bk15: 0a 72830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000879 
total_CMD = 72829 
util_bw = 64 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 72709 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72829 
n_nop = 72811 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000247 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000672809
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72829 n_nop=72811 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008788
n_activity=401 dram_eff=0.1596
bk0: 8a 72805i bk1: 8a 72802i bk2: 0a 72827i bk3: 0a 72829i bk4: 0a 72829i bk5: 0a 72829i bk6: 0a 72829i bk7: 0a 72829i bk8: 0a 72829i bk9: 0a 72829i bk10: 0a 72829i bk11: 0a 72829i bk12: 0a 72829i bk13: 0a 72829i bk14: 0a 72829i bk15: 0a 72830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000879 
total_CMD = 72829 
util_bw = 64 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 72715 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72829 
n_nop = 72811 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000247 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72829 n_nop=72815 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006591
n_activity=274 dram_eff=0.1752
bk0: 4a 72805i bk1: 8a 72793i bk2: 0a 72827i bk3: 0a 72828i bk4: 0a 72828i bk5: 0a 72828i bk6: 0a 72828i bk7: 0a 72828i bk8: 0a 72829i bk9: 0a 72829i bk10: 0a 72830i bk11: 0a 72830i bk12: 0a 72830i bk13: 0a 72830i bk14: 0a 72830i bk15: 0a 72830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000659 
total_CMD = 72829 
util_bw = 48 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 72728 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72829 
n_nop = 72815 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000576693
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72829 n_nop=72812 n_act=1 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008788
n_activity=242 dram_eff=0.2645
bk0: 16a 72776i bk1: 0a 72829i bk2: 0a 72829i bk3: 0a 72829i bk4: 0a 72829i bk5: 0a 72829i bk6: 0a 72829i bk7: 0a 72829i bk8: 0a 72829i bk9: 0a 72829i bk10: 0a 72829i bk11: 0a 72829i bk12: 0a 72829i bk13: 0a 72829i bk14: 0a 72829i bk15: 0a 72829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000879 
total_CMD = 72829 
util_bw = 64 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 72727 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72829 
n_nop = 72812 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 16 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000220 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00118085

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 285, Miss = 17, Miss_rate = 0.060, Pending_hits = 30, Reservation_fails = 930
L2_cache_bank[2]: Access = 160, Miss = 9, Miss_rate = 0.056, Pending_hits = 21, Reservation_fails = 385
L2_cache_bank[3]: Access = 179, Miss = 8, Miss_rate = 0.045, Pending_hits = 16, Reservation_fails = 981
L2_cache_bank[4]: Access = 215, Miss = 12, Miss_rate = 0.056, Pending_hits = 23, Reservation_fails = 946
L2_cache_bank[5]: Access = 237, Miss = 12, Miss_rate = 0.051, Pending_hits = 27, Reservation_fails = 467
L2_cache_bank[6]: Access = 277, Miss = 12, Miss_rate = 0.043, Pending_hits = 31, Reservation_fails = 1490
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 522, Miss = 28, Miss_rate = 0.054, Pending_hits = 49, Reservation_fails = 910
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 133, Miss = 8, Miss_rate = 0.060, Pending_hits = 14, Reservation_fails = 491
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 18, Reservation_fails = 724
L2_cache_bank[15]: Access = 164, Miss = 8, Miss_rate = 0.049, Pending_hits = 17, Reservation_fails = 684
L2_cache_bank[16]: Access = 95, Miss = 4, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 518
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 76, Miss = 4, Miss_rate = 0.053, Pending_hits = 10, Reservation_fails = 243
L2_cache_bank[19]: Access = 186, Miss = 8, Miss_rate = 0.043, Pending_hits = 17, Reservation_fails = 735
L2_cache_bank[20]: Access = 92, Miss = 4, Miss_rate = 0.043, Pending_hits = 6, Reservation_fails = 510
L2_cache_bank[21]: Access = 291, Miss = 16, Miss_rate = 0.055, Pending_hits = 33, Reservation_fails = 940
L2_cache_bank[22]: Access = 183, Miss = 8, Miss_rate = 0.044, Pending_hits = 16, Reservation_fails = 492
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 146, Miss = 8, Miss_rate = 0.055, Pending_hits = 14, Reservation_fails = 732
L2_cache_bank[25]: Access = 190, Miss = 8, Miss_rate = 0.042, Pending_hits = 19, Reservation_fails = 497
L2_cache_bank[26]: Access = 156, Miss = 8, Miss_rate = 0.051, Pending_hits = 17, Reservation_fails = 473
L2_cache_bank[27]: Access = 163, Miss = 8, Miss_rate = 0.049, Pending_hits = 19, Reservation_fails = 698
L2_cache_bank[28]: Access = 88, Miss = 4, Miss_rate = 0.045, Pending_hits = 7, Reservation_fails = 486
L2_cache_bank[29]: Access = 173, Miss = 8, Miss_rate = 0.046, Pending_hits = 21, Reservation_fails = 751
L2_cache_bank[30]: Access = 231, Miss = 12, Miss_rate = 0.052, Pending_hits = 26, Reservation_fails = 978
L2_cache_bank[31]: Access = 95, Miss = 4, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 253
L2_total_cache_accesses = 4505
L2_total_cache_misses = 226
L2_total_cache_miss_rate = 0.0502
L2_total_cache_pending_hits = 473
L2_total_cache_reservation_fails = 16314
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3513
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 473
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16314
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 473
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 293
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 16314
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4505
icnt_total_pkts_simt_to_mem=4505
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4505
Req_Network_cycles = 16448
Req_Network_injected_packets_per_cycle =       0.2739 
Req_Network_conflicts_per_cycle =       0.7215
Req_Network_conflicts_per_cycle_util =      15.0025
Req_Bank_Level_Parallism =       5.6953
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.0137
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       1.3474

Reply_Network_injected_packets_num = 4505
Reply_Network_cycles = 16448
Reply_Network_injected_packets_per_cycle =        0.2739
Reply_Network_conflicts_per_cycle =        0.0239
Reply_Network_conflicts_per_cycle_util =       0.2775
Reply_Bank_Level_Parallism =       3.1815
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0273
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0060
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 1110918 (inst/sec)
gpgpu_simulation_rate = 4112 (cycle/sec)
gpgpu_silicon_slowdown = 275291x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-2-ctx_0x55b7e4c20df0.traceg.xz
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 2
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 36
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5e7d000000
-local mem base_addr = 0x00007f5e7b000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-2-ctx_0x55b7e4c20df0.traceg.xz
launching kernel name: _Z14calculate_tempiPfS_iiiiffffff uid: 2 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 2: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 2 
kernel_stream_id = 0
gpu_sim_cycle = 14638
gpu_sim_insn = 4443674
gpu_ipc =     303.5711
gpu_tot_sim_cycle = 31086
gpu_tot_sim_insn = 8887348
gpu_tot_ipc =     285.8955
gpu_tot_issued_cta = 128
gpu_occupancy = 23.7158% 
gpu_tot_occupancy = 23.6641% 
max_total_param_size = 0
gpu_stall_dramfull = 11814
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3078
partiton_level_parallism_total  =       0.2898
partiton_level_parallism_util =       5.9669
partiton_level_parallism_util_total  =       4.3422
L2_BW  =      11.1483 GB/Sec
L2_BW_total  =      10.4992 GB/Sec
gpu_total_sim_rate=1110918

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 215, Miss = 200, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 190
	L1D_cache_core[1]: Access = 208, Miss = 194, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 161
	L1D_cache_core[2]: Access = 189, Miss = 174, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 122
	L1D_cache_core[3]: Access = 186, Miss = 172, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 137
	L1D_cache_core[4]: Access = 199, Miss = 184, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 165
	L1D_cache_core[5]: Access = 217, Miss = 202, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 223
	L1D_cache_core[6]: Access = 213, Miss = 198, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 233
	L1D_cache_core[7]: Access = 204, Miss = 190, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 217
	L1D_cache_core[8]: Access = 213, Miss = 198, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 221
	L1D_cache_core[9]: Access = 214, Miss = 200, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 235
	L1D_cache_core[10]: Access = 193, Miss = 180, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 149
	L1D_cache_core[11]: Access = 185, Miss = 174, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 141
	L1D_cache_core[12]: Access = 197, Miss = 184, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 154
	L1D_cache_core[13]: Access = 214, Miss = 202, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 211
	L1D_cache_core[14]: Access = 207, Miss = 194, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 170
	L1D_cache_core[15]: Access = 193, Miss = 182, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 143
	L1D_cache_core[16]: Access = 201, Miss = 188, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 165
	L1D_cache_core[17]: Access = 208, Miss = 196, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 200
	L1D_cache_core[18]: Access = 215, Miss = 200, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 214
	L1D_cache_core[19]: Access = 208, Miss = 194, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 209
	L1D_cache_core[20]: Access = 205, Miss = 190, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 188
	L1D_cache_core[21]: Access = 219, Miss = 204, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 220
	L1D_cache_core[22]: Access = 207, Miss = 192, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 192
	L1D_cache_core[23]: Access = 192, Miss = 178, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 153
	L1D_cache_core[24]: Access = 189, Miss = 174, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 173
	L1D_cache_core[25]: Access = 196, Miss = 182, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 192
	L1D_cache_core[26]: Access = 213, Miss = 198, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 232
	L1D_cache_core[27]: Access = 214, Miss = 200, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 233
	L1D_cache_core[28]: Access = 209, Miss = 196, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 217
	L1D_cache_core[29]: Access = 218, Miss = 206, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 236
	L1D_cache_core[30]: Access = 205, Miss = 192, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 200
	L1D_cache_core[31]: Access = 189, Miss = 178, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 158
	L1D_cache_core[32]: Access = 183, Miss = 170, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 136
	L1D_cache_core[33]: Access = 185, Miss = 174, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 153
	L1D_cache_core[34]: Access = 201, Miss = 188, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 175
	L1D_cache_core[35]: Access = 208, Miss = 196, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 208
	L1D_cache_core[36]: Access = 186, Miss = 176, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 197
	L1D_cache_core[37]: Access = 186, Miss = 176, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 206
	L1D_cache_core[38]: Access = 170, Miss = 160, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 182
	L1D_cache_core[39]: Access = 153, Miss = 144, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 128
	L1D_cache_core[40]: Access = 146, Miss = 136, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 137
	L1D_cache_core[41]: Access = 145, Miss = 136, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 108
	L1D_cache_core[42]: Access = 162, Miss = 152, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 136
	L1D_cache_core[43]: Access = 178, Miss = 168, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 170
	L1D_cache_core[44]: Access = 186, Miss = 176, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 184
	L1D_cache_core[45]: Access = 186, Miss = 176, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 182
	L1D_total_cache_accesses = 9010
	L1D_total_cache_misses = 8424
	L1D_total_cache_miss_rate = 0.9350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 8356
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8356
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 586

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8356
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
516, 568, 620, 808, 808, 750, 646, 542, 271, 323, 375, 404, 404, 375, 323, 271, 
gpgpu_n_tot_thrd_icount = 10860032
gpgpu_n_tot_w_icount = 339376
gpgpu_n_stall_shd_mem = 1954
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8424
gpgpu_n_mem_write_global = 586
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 46656
gpgpu_n_store_insn = 1800
gpgpu_n_shmem_insn = 540090
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 1954
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1954
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:152699	W0_Idle:454844	W0_Scoreboard:1933361	W1:0	W2:0	W3:784	W4:1542	W5:1512	W6:5712	W7:1400	W8:8554	W9:1400	W10:6272	W11:672	W12:9764	W13:672	W14:6948	W15:0	W16:13500	W17:0	W18:4452	W19:48	W20:11656	W21:48	W22:2788	W23:100	W24:13046	W25:100	W26:2748	W27:108	W28:10038	W29:56	W30:0	W31:0	W32:224544
single_issue_nums: WS0:83024	WS1:86016	WS2:84768	WS3:85568	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 67392 {8:8424,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23440 {40:586,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 336960 {40:8424,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4688 {8:586,}
maxmflatency = 1909 
max_icnt2mem_latency = 1485 
maxmrqlatency = 5 
max_icnt2sh_latency = 23 
averagemflatency = 663 
avg_icnt2mem_latency = 296 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 3 
mrq_lat_table:193 	8 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	921 	3111 	3099 	1879 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1184 	1762 	2324 	2689 	464 	587 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6660 	1275 	1021 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	2 	1 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5591      5593         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5601      5626         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5598      5564         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5828      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5571      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5599      5601         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5588      5602         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5561      5836         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5555      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0      5558         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5555      5832         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5601      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5853      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 226/27 = 8.370370
number of bytes read:
dram[0]:       288       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       288       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       128       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 7232
Bmin_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes accessed:
dram[0]:       288       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       288       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       128       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 7232
min_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        897       684    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        785       828    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        795       779    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1137      1300    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        810       978    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        387       753    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        796       939    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        790    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        740      1017    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        700       829    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none         750    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        692       790    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        738       718    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        876       773    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        871    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1398      1399         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1533      1536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1364      1358         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1870      1909         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:       1641      1676         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        796       875         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:       1135      1126         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        811         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:       1195      1207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        806      1410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0       935         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:       1216      1224         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:       1052      1046         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:       1108      1105         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:       1508         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137645 n_nop=137626 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000494
n_activity=280 dram_eff=0.2429
bk0: 9a 137616i bk1: 8a 137603i bk2: 0a 137645i bk3: 0a 137645i bk4: 0a 137645i bk5: 0a 137645i bk6: 0a 137645i bk7: 0a 137645i bk8: 0a 137645i bk9: 0a 137645i bk10: 0a 137645i bk11: 0a 137645i bk12: 0a 137645i bk13: 0a 137645i bk14: 0a 137645i bk15: 0a 137645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.276923
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.276923 

BW Util details:
bwutil = 0.000494 
total_CMD = 137645 
util_bw = 68 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 137543 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137645 
n_nop = 137626 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000276073
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137645 n_nop=137626 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000494
n_activity=396 dram_eff=0.1717
bk0: 9a 137620i bk1: 8a 137611i bk2: 0a 137644i bk3: 0a 137645i bk4: 0a 137645i bk5: 0a 137645i bk6: 0a 137645i bk7: 0a 137645i bk8: 0a 137645i bk9: 0a 137645i bk10: 0a 137645i bk11: 0a 137645i bk12: 0a 137645i bk13: 0a 137645i bk14: 0a 137645i bk15: 0a 137645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000494 
total_CMD = 137645 
util_bw = 68 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 137524 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137645 
n_nop = 137626 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000319663
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137645 n_nop=137619 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006974
n_activity=457 dram_eff=0.2101
bk0: 12a 137613i bk1: 12a 137612i bk2: 0a 137643i bk3: 0a 137644i bk4: 0a 137644i bk5: 0a 137644i bk6: 0a 137644i bk7: 0a 137645i bk8: 0a 137645i bk9: 0a 137645i bk10: 0a 137645i bk11: 0a 137646i bk12: 0a 137646i bk13: 0a 137646i bk14: 0a 137646i bk15: 0a 137646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011494
Bank_Level_Parallism_Col = 1.011765
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011765 

BW Util details:
bwutil = 0.000697 
total_CMD = 137645 
util_bw = 96 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 137494 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137645 
n_nop = 137619 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000174 
Either_Row_CoL_Bus_Util = 0.000189 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000138036
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137645 n_nop=137631 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003487
n_activity=340 dram_eff=0.1412
bk0: 4a 137616i bk1: 8a 137620i bk2: 0a 137643i bk3: 0a 137644i bk4: 0a 137645i bk5: 0a 137645i bk6: 0a 137645i bk7: 0a 137645i bk8: 0a 137645i bk9: 0a 137645i bk10: 0a 137645i bk11: 0a 137645i bk12: 0a 137645i bk13: 0a 137645i bk14: 0a 137646i bk15: 0a 137646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000349 
total_CMD = 137645 
util_bw = 48 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 137547 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137645 
n_nop = 137631 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000087 
Either_Row_CoL_Bus_Util = 0.000102 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000145301
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137645 n_nop=137615 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008137
n_activity=431 dram_eff=0.2599
bk0: 12a 137621i bk1: 16a 137587i bk2: 0a 137643i bk3: 0a 137644i bk4: 0a 137644i bk5: 0a 137644i bk6: 0a 137644i bk7: 0a 137644i bk8: 0a 137644i bk9: 0a 137646i bk10: 0a 137646i bk11: 0a 137646i bk12: 0a 137646i bk13: 0a 137646i bk14: 0a 137646i bk15: 0a 137646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009259
Bank_Level_Parallism_Col = 1.009434
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009434 

BW Util details:
bwutil = 0.000814 
total_CMD = 137645 
util_bw = 112 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 137473 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137645 
n_nop = 137615 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000435904
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137645 n_nop=137645 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 137645i bk1: 0a 137645i bk2: 0a 137645i bk3: 0a 137645i bk4: 0a 137645i bk5: 0a 137645i bk6: 0a 137645i bk7: 0a 137645i bk8: 0a 137645i bk9: 0a 137645i bk10: 0a 137645i bk11: 0a 137645i bk12: 0a 137645i bk13: 0a 137645i bk14: 0a 137645i bk15: 0a 137645i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 137645 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 137645 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137645 
n_nop = 137645 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137645 n_nop=137635 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002325
n_activity=128 dram_eff=0.25
bk0: 4a 137611i bk1: 4a 137608i bk2: 0a 137645i bk3: 0a 137645i bk4: 0a 137645i bk5: 0a 137645i bk6: 0a 137645i bk7: 0a 137645i bk8: 0a 137645i bk9: 0a 137645i bk10: 0a 137645i bk11: 0a 137645i bk12: 0a 137645i bk13: 0a 137645i bk14: 0a 137645i bk15: 0a 137645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580000
Bank_Level_Parallism_Col = 1.489796
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.489796 

BW Util details:
bwutil = 0.000232 
total_CMD = 137645 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 137583 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137645 
n_nop = 137635 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000443169
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137645 n_nop=137627 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000465
n_activity=337 dram_eff=0.1899
bk0: 12a 137619i bk1: 4a 137616i bk2: 0a 137644i bk3: 0a 137645i bk4: 0a 137645i bk5: 0a 137645i bk6: 0a 137645i bk7: 0a 137645i bk8: 0a 137645i bk9: 0a 137645i bk10: 0a 137645i bk11: 0a 137645i bk12: 0a 137645i bk13: 0a 137645i bk14: 0a 137645i bk15: 0a 137645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000465 
total_CMD = 137645 
util_bw = 64 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 137529 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137645 
n_nop = 137627 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.90603e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137645 n_nop=137640 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001162
n_activity=122 dram_eff=0.1311
bk0: 4a 137621i bk1: 0a 137645i bk2: 0a 137645i bk3: 0a 137645i bk4: 0a 137645i bk5: 0a 137645i bk6: 0a 137645i bk7: 0a 137645i bk8: 0a 137645i bk9: 0a 137645i bk10: 0a 137645i bk11: 0a 137645i bk12: 0a 137645i bk13: 0a 137645i bk14: 0a 137645i bk15: 0a 137645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000116 
total_CMD = 137645 
util_bw = 16 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 137605 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137645 
n_nop = 137640 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000029 
Either_Row_CoL_Bus_Util = 0.000036 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137645 n_nop=137631 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003487
n_activity=219 dram_eff=0.2192
bk0: 8a 137592i bk1: 4a 137616i bk2: 0a 137644i bk3: 0a 137644i bk4: 0a 137644i bk5: 0a 137644i bk6: 0a 137644i bk7: 0a 137644i bk8: 0a 137644i bk9: 0a 137645i bk10: 0a 137645i bk11: 0a 137646i bk12: 0a 137646i bk13: 0a 137646i bk14: 0a 137646i bk15: 0a 137646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000349 
total_CMD = 137645 
util_bw = 48 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 137535 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137645 
n_nop = 137631 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000087 
Either_Row_CoL_Bus_Util = 0.000102 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000842748
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137645 n_nop=137623 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005812
n_activity=382 dram_eff=0.2094
bk0: 4a 137611i bk1: 16a 137611i bk2: 0a 137644i bk3: 0a 137645i bk4: 0a 137645i bk5: 0a 137645i bk6: 0a 137645i bk7: 0a 137645i bk8: 0a 137645i bk9: 0a 137645i bk10: 0a 137645i bk11: 0a 137645i bk12: 0a 137645i bk13: 0a 137645i bk14: 0a 137645i bk15: 0a 137645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.128205
Bank_Level_Parallism_Col = 1.116883
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116883 

BW Util details:
bwutil = 0.000581 
total_CMD = 137645 
util_bw = 80 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 137522 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137645 
n_nop = 137623 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000145 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00055941
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137645 n_nop=137636 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002325
n_activity=140 dram_eff=0.2286
bk0: 0a 137645i bk1: 8a 137601i bk2: 0a 137644i bk3: 0a 137645i bk4: 0a 137645i bk5: 0a 137645i bk6: 0a 137645i bk7: 0a 137645i bk8: 0a 137645i bk9: 0a 137645i bk10: 0a 137645i bk11: 0a 137645i bk12: 0a 137645i bk13: 0a 137645i bk14: 0a 137645i bk15: 0a 137645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000232 
total_CMD = 137645 
util_bw = 32 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 137581 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137645 
n_nop = 137636 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000268807
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137645 n_nop=137627 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000465
n_activity=329 dram_eff=0.1945
bk0: 8a 137607i bk1: 8a 137617i bk2: 0a 137644i bk3: 0a 137644i bk4: 0a 137644i bk5: 0a 137644i bk6: 0a 137644i bk7: 0a 137645i bk8: 0a 137645i bk9: 0a 137645i bk10: 0a 137645i bk11: 0a 137645i bk12: 0a 137645i bk13: 0a 137646i bk14: 0a 137646i bk15: 0a 137646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000465 
total_CMD = 137645 
util_bw = 64 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 137525 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137645 
n_nop = 137627 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000355988
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137645 n_nop=137627 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000465
n_activity=401 dram_eff=0.1596
bk0: 8a 137621i bk1: 8a 137618i bk2: 0a 137643i bk3: 0a 137645i bk4: 0a 137645i bk5: 0a 137645i bk6: 0a 137645i bk7: 0a 137645i bk8: 0a 137645i bk9: 0a 137645i bk10: 0a 137645i bk11: 0a 137645i bk12: 0a 137645i bk13: 0a 137645i bk14: 0a 137645i bk15: 0a 137646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000465 
total_CMD = 137645 
util_bw = 64 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 137531 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137645 
n_nop = 137627 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137645 n_nop=137631 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003487
n_activity=274 dram_eff=0.1752
bk0: 4a 137621i bk1: 8a 137609i bk2: 0a 137643i bk3: 0a 137644i bk4: 0a 137644i bk5: 0a 137644i bk6: 0a 137644i bk7: 0a 137644i bk8: 0a 137645i bk9: 0a 137645i bk10: 0a 137646i bk11: 0a 137646i bk12: 0a 137646i bk13: 0a 137646i bk14: 0a 137646i bk15: 0a 137646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000349 
total_CMD = 137645 
util_bw = 48 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 137544 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137645 
n_nop = 137631 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000087 
Either_Row_CoL_Bus_Util = 0.000102 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000305133
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=137645 n_nop=137628 n_act=1 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000465
n_activity=242 dram_eff=0.2645
bk0: 16a 137592i bk1: 0a 137645i bk2: 0a 137645i bk3: 0a 137645i bk4: 0a 137645i bk5: 0a 137645i bk6: 0a 137645i bk7: 0a 137645i bk8: 0a 137645i bk9: 0a 137645i bk10: 0a 137645i bk11: 0a 137645i bk12: 0a 137645i bk13: 0a 137645i bk14: 0a 137645i bk15: 0a 137645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000465 
total_CMD = 137645 
util_bw = 64 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 137543 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137645 
n_nop = 137628 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000124 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000624796

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 570, Miss = 17, Miss_rate = 0.030, Pending_hits = 30, Reservation_fails = 930
L2_cache_bank[2]: Access = 320, Miss = 9, Miss_rate = 0.028, Pending_hits = 21, Reservation_fails = 385
L2_cache_bank[3]: Access = 358, Miss = 8, Miss_rate = 0.022, Pending_hits = 16, Reservation_fails = 981
L2_cache_bank[4]: Access = 430, Miss = 12, Miss_rate = 0.028, Pending_hits = 23, Reservation_fails = 946
L2_cache_bank[5]: Access = 474, Miss = 12, Miss_rate = 0.025, Pending_hits = 27, Reservation_fails = 467
L2_cache_bank[6]: Access = 554, Miss = 12, Miss_rate = 0.022, Pending_hits = 31, Reservation_fails = 1490
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1044, Miss = 28, Miss_rate = 0.027, Pending_hits = 49, Reservation_fails = 910
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 266, Miss = 8, Miss_rate = 0.030, Pending_hits = 14, Reservation_fails = 491
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 336, Miss = 8, Miss_rate = 0.024, Pending_hits = 18, Reservation_fails = 724
L2_cache_bank[15]: Access = 328, Miss = 8, Miss_rate = 0.024, Pending_hits = 17, Reservation_fails = 684
L2_cache_bank[16]: Access = 190, Miss = 4, Miss_rate = 0.021, Pending_hits = 11, Reservation_fails = 518
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 152, Miss = 4, Miss_rate = 0.026, Pending_hits = 10, Reservation_fails = 243
L2_cache_bank[19]: Access = 372, Miss = 8, Miss_rate = 0.022, Pending_hits = 17, Reservation_fails = 735
L2_cache_bank[20]: Access = 184, Miss = 4, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 510
L2_cache_bank[21]: Access = 582, Miss = 16, Miss_rate = 0.027, Pending_hits = 33, Reservation_fails = 940
L2_cache_bank[22]: Access = 366, Miss = 8, Miss_rate = 0.022, Pending_hits = 16, Reservation_fails = 492
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 292, Miss = 8, Miss_rate = 0.027, Pending_hits = 14, Reservation_fails = 732
L2_cache_bank[25]: Access = 380, Miss = 8, Miss_rate = 0.021, Pending_hits = 19, Reservation_fails = 497
L2_cache_bank[26]: Access = 312, Miss = 8, Miss_rate = 0.026, Pending_hits = 17, Reservation_fails = 473
L2_cache_bank[27]: Access = 326, Miss = 8, Miss_rate = 0.025, Pending_hits = 19, Reservation_fails = 698
L2_cache_bank[28]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 7, Reservation_fails = 486
L2_cache_bank[29]: Access = 346, Miss = 8, Miss_rate = 0.023, Pending_hits = 21, Reservation_fails = 751
L2_cache_bank[30]: Access = 462, Miss = 12, Miss_rate = 0.026, Pending_hits = 26, Reservation_fails = 978
L2_cache_bank[31]: Access = 190, Miss = 4, Miss_rate = 0.021, Pending_hits = 11, Reservation_fails = 253
L2_total_cache_accesses = 9010
L2_total_cache_misses = 226
L2_total_cache_miss_rate = 0.0251
L2_total_cache_pending_hits = 473
L2_total_cache_reservation_fails = 16314
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7725
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 473
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16314
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 473
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 586
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8424
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 586
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 16314
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9010
icnt_total_pkts_simt_to_mem=9010
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9010
Req_Network_cycles = 31086
Req_Network_injected_packets_per_cycle =       0.2898 
Req_Network_conflicts_per_cycle =       0.7254
Req_Network_conflicts_per_cycle_util =      14.5854
Req_Bank_Level_Parallism =       5.8279
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.9701
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.7175

Reply_Network_injected_packets_num = 9010
Reply_Network_cycles = 31086
Reply_Network_injected_packets_per_cycle =        0.2898
Reply_Network_conflicts_per_cycle =        0.0126
Reply_Network_conflicts_per_cycle_util =       0.1810
Reply_Bank_Level_Parallism =       4.1502
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0144
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0063
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 1110918 (inst/sec)
gpgpu_simulation_rate = 3885 (cycle/sec)
gpgpu_silicon_slowdown = 291377x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-3-ctx_0x55b7e4c20df0.traceg.xz
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 3
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 36
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5e7d000000
-local mem base_addr = 0x00007f5e7b000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-3-ctx_0x55b7e4c20df0.traceg.xz
launching kernel name: _Z14calculate_tempiPfS_iiiiffffff uid: 3 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 3: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 3 
kernel_stream_id = 0
gpu_sim_cycle = 14957
gpu_sim_insn = 4443674
gpu_ipc =     297.0966
gpu_tot_sim_cycle = 46043
gpu_tot_sim_insn = 13331022
gpu_tot_ipc =     289.5342
gpu_tot_issued_cta = 192
gpu_occupancy = 23.7533% 
gpu_tot_occupancy = 23.6924% 
max_total_param_size = 0
gpu_stall_dramfull = 11814
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3012
partiton_level_parallism_total  =       0.2935
partiton_level_parallism_util =       6.1209
partiton_level_parallism_util_total  =       4.8079
L2_BW  =      10.9106 GB/Sec
L2_BW_total  =      10.6328 GB/Sec
gpu_total_sim_rate=1110918

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 331, Miss = 308, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 303
	L1D_cache_core[1]: Access = 333, Miss = 312, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 300
	L1D_cache_core[2]: Access = 317, Miss = 294, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 255
	L1D_cache_core[3]: Access = 315, Miss = 294, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 268
	L1D_cache_core[4]: Access = 313, Miss = 290, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 230
	L1D_cache_core[5]: Access = 317, Miss = 296, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 305
	L1D_cache_core[6]: Access = 321, Miss = 298, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 341
	L1D_cache_core[7]: Access = 319, Miss = 298, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 340
	L1D_cache_core[8]: Access = 306, Miss = 286, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 314
	L1D_cache_core[9]: Access = 307, Miss = 288, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 332
	L1D_cache_core[10]: Access = 286, Miss = 268, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 251
	L1D_cache_core[11]: Access = 278, Miss = 262, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 245
	L1D_cache_core[12]: Access = 274, Miss = 256, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 226
	L1D_cache_core[13]: Access = 274, Miss = 258, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 239
	L1D_cache_core[14]: Access = 276, Miss = 258, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 228
	L1D_cache_core[15]: Access = 278, Miss = 262, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 224
	L1D_cache_core[16]: Access = 294, Miss = 276, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 258
	L1D_cache_core[17]: Access = 301, Miss = 284, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 287
	L1D_cache_core[18]: Access = 308, Miss = 288, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 313
	L1D_cache_core[19]: Access = 301, Miss = 282, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 302
	L1D_cache_core[20]: Access = 282, Miss = 262, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 237
	L1D_cache_core[21]: Access = 279, Miss = 260, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 240
	L1D_cache_core[22]: Access = 276, Miss = 256, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 260
	L1D_cache_core[23]: Access = 277, Miss = 258, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 229
	L1D_cache_core[24]: Access = 282, Miss = 262, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 270
	L1D_cache_core[25]: Access = 289, Miss = 270, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 294
	L1D_cache_core[26]: Access = 306, Miss = 286, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 319
	L1D_cache_core[27]: Access = 307, Miss = 288, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 337
	L1D_cache_core[28]: Access = 286, Miss = 268, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 270
	L1D_cache_core[29]: Access = 278, Miss = 262, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 248
	L1D_cache_core[30]: Access = 274, Miss = 256, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 262
	L1D_cache_core[31]: Access = 274, Miss = 258, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 250
	L1D_cache_core[32]: Access = 276, Miss = 258, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 238
	L1D_cache_core[33]: Access = 278, Miss = 262, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 246
	L1D_cache_core[34]: Access = 294, Miss = 276, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 278
	L1D_cache_core[35]: Access = 301, Miss = 284, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 305
	L1D_cache_core[36]: Access = 308, Miss = 288, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 307
	L1D_cache_core[37]: Access = 301, Miss = 282, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 308
	L1D_cache_core[38]: Access = 282, Miss = 262, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 275
	L1D_cache_core[39]: Access = 279, Miss = 260, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 269
	L1D_cache_core[40]: Access = 276, Miss = 256, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 278
	L1D_cache_core[41]: Access = 277, Miss = 258, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 243
	L1D_cache_core[42]: Access = 282, Miss = 262, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 222
	L1D_cache_core[43]: Access = 289, Miss = 270, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 279
	L1D_cache_core[44]: Access = 306, Miss = 286, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 315
	L1D_cache_core[45]: Access = 307, Miss = 288, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 311
	L1D_total_cache_accesses = 13515
	L1D_total_cache_misses = 12636
	L1D_total_cache_miss_rate = 0.9350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 12651
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12651
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7620
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 879
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12636
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 879

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 12651
ctas_completed 192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
761, 891, 995, 1212, 1212, 1125, 969, 813, 542, 646, 750, 808, 649, 620, 568, 516, 
gpgpu_n_tot_thrd_icount = 16290048
gpgpu_n_tot_w_icount = 509064
gpgpu_n_stall_shd_mem = 2931
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12636
gpgpu_n_mem_write_global = 879
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 69984
gpgpu_n_store_insn = 2700
gpgpu_n_shmem_insn = 810135
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 2931
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2931
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:232796	W0_Idle:668891	W0_Scoreboard:2803905	W1:0	W2:0	W3:1176	W4:2313	W5:2268	W6:8568	W7:2100	W8:12831	W9:2100	W10:9408	W11:1008	W12:14646	W13:1008	W14:10422	W15:0	W16:20250	W17:0	W18:6678	W19:72	W20:17484	W21:72	W22:4182	W23:150	W24:19569	W25:150	W26:4122	W27:162	W28:15057	W29:84	W30:0	W31:0	W32:336816
single_issue_nums: WS0:124536	WS1:129024	WS2:127152	WS3:128352	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 101088 {8:12636,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35160 {40:879,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 505440 {40:12636,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7032 {8:879,}
maxmflatency = 1909 
max_icnt2mem_latency = 1485 
maxmrqlatency = 5 
max_icnt2sh_latency = 23 
averagemflatency = 575 
avg_icnt2mem_latency = 266 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 3 
mrq_lat_table:193 	8 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1527 	6071 	4038 	1879 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1781 	2669 	3578 	4436 	464 	587 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	11165 	1275 	1021 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	4 	1 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5591      5593         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5601      5626         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5598      5564         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5828      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5571      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5599      5601         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5588      5602         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5561      5836         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5555      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0      5558         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5555      5832         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5601      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5853      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 226/27 = 8.370370
number of bytes read:
dram[0]:       288       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       288       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       128       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 7232
Bmin_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes accessed:
dram[0]:       288       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       288       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       128       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 7232
min_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1146       903    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1034      1088    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1042      1024    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1373      1573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1024      1230    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        564      1015    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1060      1228    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1069    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        984      1310    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        942      1059    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none         999    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        916      1051    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        994       961    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1141      1042    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1121    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1398      1399         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1533      1536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1364      1358         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1870      1909         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:       1641      1676         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        796       875         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:       1135      1126         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        811         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:       1195      1207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        806      1410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0       935         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:       1216      1224         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:       1052      1046         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:       1108      1105         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:       1508         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=203875 n_nop=203856 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003335
n_activity=280 dram_eff=0.2429
bk0: 9a 203846i bk1: 8a 203833i bk2: 0a 203875i bk3: 0a 203875i bk4: 0a 203875i bk5: 0a 203875i bk6: 0a 203875i bk7: 0a 203875i bk8: 0a 203875i bk9: 0a 203875i bk10: 0a 203875i bk11: 0a 203875i bk12: 0a 203875i bk13: 0a 203875i bk14: 0a 203875i bk15: 0a 203875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.276923
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.276923 

BW Util details:
bwutil = 0.000334 
total_CMD = 203875 
util_bw = 68 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 203773 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 203875 
n_nop = 203856 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000083 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000186389
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=203875 n_nop=203856 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003335
n_activity=396 dram_eff=0.1717
bk0: 9a 203850i bk1: 8a 203841i bk2: 0a 203874i bk3: 0a 203875i bk4: 0a 203875i bk5: 0a 203875i bk6: 0a 203875i bk7: 0a 203875i bk8: 0a 203875i bk9: 0a 203875i bk10: 0a 203875i bk11: 0a 203875i bk12: 0a 203875i bk13: 0a 203875i bk14: 0a 203875i bk15: 0a 203875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000334 
total_CMD = 203875 
util_bw = 68 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 203754 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 203875 
n_nop = 203856 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000083 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000215819
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=203875 n_nop=203849 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004709
n_activity=457 dram_eff=0.2101
bk0: 12a 203843i bk1: 12a 203842i bk2: 0a 203873i bk3: 0a 203874i bk4: 0a 203874i bk5: 0a 203874i bk6: 0a 203874i bk7: 0a 203875i bk8: 0a 203875i bk9: 0a 203875i bk10: 0a 203875i bk11: 0a 203876i bk12: 0a 203876i bk13: 0a 203876i bk14: 0a 203876i bk15: 0a 203876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011494
Bank_Level_Parallism_Col = 1.011765
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011765 

BW Util details:
bwutil = 0.000471 
total_CMD = 203875 
util_bw = 96 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 203724 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 203875 
n_nop = 203849 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.31944e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=203875 n_nop=203861 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002354
n_activity=340 dram_eff=0.1412
bk0: 4a 203846i bk1: 8a 203850i bk2: 0a 203873i bk3: 0a 203874i bk4: 0a 203875i bk5: 0a 203875i bk6: 0a 203875i bk7: 0a 203875i bk8: 0a 203875i bk9: 0a 203875i bk10: 0a 203875i bk11: 0a 203875i bk12: 0a 203875i bk13: 0a 203875i bk14: 0a 203876i bk15: 0a 203876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000235 
total_CMD = 203875 
util_bw = 48 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 203777 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 203875 
n_nop = 203861 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.80993e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=203875 n_nop=203845 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005494
n_activity=431 dram_eff=0.2599
bk0: 12a 203851i bk1: 16a 203817i bk2: 0a 203873i bk3: 0a 203874i bk4: 0a 203874i bk5: 0a 203874i bk6: 0a 203874i bk7: 0a 203874i bk8: 0a 203874i bk9: 0a 203876i bk10: 0a 203876i bk11: 0a 203876i bk12: 0a 203876i bk13: 0a 203876i bk14: 0a 203876i bk15: 0a 203876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009259
Bank_Level_Parallism_Col = 1.009434
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009434 

BW Util details:
bwutil = 0.000549 
total_CMD = 203875 
util_bw = 112 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 203703 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 203875 
n_nop = 203845 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000294298
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=203875 n_nop=203875 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 203875i bk1: 0a 203875i bk2: 0a 203875i bk3: 0a 203875i bk4: 0a 203875i bk5: 0a 203875i bk6: 0a 203875i bk7: 0a 203875i bk8: 0a 203875i bk9: 0a 203875i bk10: 0a 203875i bk11: 0a 203875i bk12: 0a 203875i bk13: 0a 203875i bk14: 0a 203875i bk15: 0a 203875i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 203875 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 203875 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 203875 
n_nop = 203875 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=203875 n_nop=203865 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000157
n_activity=128 dram_eff=0.25
bk0: 4a 203841i bk1: 4a 203838i bk2: 0a 203875i bk3: 0a 203875i bk4: 0a 203875i bk5: 0a 203875i bk6: 0a 203875i bk7: 0a 203875i bk8: 0a 203875i bk9: 0a 203875i bk10: 0a 203875i bk11: 0a 203875i bk12: 0a 203875i bk13: 0a 203875i bk14: 0a 203875i bk15: 0a 203875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580000
Bank_Level_Parallism_Col = 1.489796
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.489796 

BW Util details:
bwutil = 0.000157 
total_CMD = 203875 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 203813 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 203875 
n_nop = 203865 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000039 
Either_Row_CoL_Bus_Util = 0.000049 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000299203
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=203875 n_nop=203857 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003139
n_activity=337 dram_eff=0.1899
bk0: 12a 203849i bk1: 4a 203846i bk2: 0a 203874i bk3: 0a 203875i bk4: 0a 203875i bk5: 0a 203875i bk6: 0a 203875i bk7: 0a 203875i bk8: 0a 203875i bk9: 0a 203875i bk10: 0a 203875i bk11: 0a 203875i bk12: 0a 203875i bk13: 0a 203875i bk14: 0a 203875i bk15: 0a 203875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000314 
total_CMD = 203875 
util_bw = 64 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 203759 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 203875 
n_nop = 203857 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000078 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.96199e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=203875 n_nop=203870 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.848e-05
n_activity=122 dram_eff=0.1311
bk0: 4a 203851i bk1: 0a 203875i bk2: 0a 203875i bk3: 0a 203875i bk4: 0a 203875i bk5: 0a 203875i bk6: 0a 203875i bk7: 0a 203875i bk8: 0a 203875i bk9: 0a 203875i bk10: 0a 203875i bk11: 0a 203875i bk12: 0a 203875i bk13: 0a 203875i bk14: 0a 203875i bk15: 0a 203875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000078 
total_CMD = 203875 
util_bw = 16 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 203835 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 203875 
n_nop = 203870 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=203875 n_nop=203861 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002354
n_activity=219 dram_eff=0.2192
bk0: 8a 203822i bk1: 4a 203846i bk2: 0a 203874i bk3: 0a 203874i bk4: 0a 203874i bk5: 0a 203874i bk6: 0a 203874i bk7: 0a 203874i bk8: 0a 203874i bk9: 0a 203875i bk10: 0a 203875i bk11: 0a 203876i bk12: 0a 203876i bk13: 0a 203876i bk14: 0a 203876i bk15: 0a 203876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000235 
total_CMD = 203875 
util_bw = 48 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 203765 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 203875 
n_nop = 203861 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000568976
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=203875 n_nop=203853 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003924
n_activity=382 dram_eff=0.2094
bk0: 4a 203841i bk1: 16a 203841i bk2: 0a 203874i bk3: 0a 203875i bk4: 0a 203875i bk5: 0a 203875i bk6: 0a 203875i bk7: 0a 203875i bk8: 0a 203875i bk9: 0a 203875i bk10: 0a 203875i bk11: 0a 203875i bk12: 0a 203875i bk13: 0a 203875i bk14: 0a 203875i bk15: 0a 203875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.128205
Bank_Level_Parallism_Col = 1.116883
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116883 

BW Util details:
bwutil = 0.000392 
total_CMD = 203875 
util_bw = 80 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 203752 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 203875 
n_nop = 203853 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000098 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000377682
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=203875 n_nop=203866 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000157
n_activity=140 dram_eff=0.2286
bk0: 0a 203875i bk1: 8a 203831i bk2: 0a 203874i bk3: 0a 203875i bk4: 0a 203875i bk5: 0a 203875i bk6: 0a 203875i bk7: 0a 203875i bk8: 0a 203875i bk9: 0a 203875i bk10: 0a 203875i bk11: 0a 203875i bk12: 0a 203875i bk13: 0a 203875i bk14: 0a 203875i bk15: 0a 203875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000157 
total_CMD = 203875 
util_bw = 32 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 203811 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 203875 
n_nop = 203866 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000039 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000181484
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=203875 n_nop=203857 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003139
n_activity=329 dram_eff=0.1945
bk0: 8a 203837i bk1: 8a 203847i bk2: 0a 203874i bk3: 0a 203874i bk4: 0a 203874i bk5: 0a 203874i bk6: 0a 203874i bk7: 0a 203875i bk8: 0a 203875i bk9: 0a 203875i bk10: 0a 203875i bk11: 0a 203875i bk12: 0a 203875i bk13: 0a 203876i bk14: 0a 203876i bk15: 0a 203876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000314 
total_CMD = 203875 
util_bw = 64 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 203755 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 203875 
n_nop = 203857 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000078 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000240343
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=203875 n_nop=203857 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003139
n_activity=401 dram_eff=0.1596
bk0: 8a 203851i bk1: 8a 203848i bk2: 0a 203873i bk3: 0a 203875i bk4: 0a 203875i bk5: 0a 203875i bk6: 0a 203875i bk7: 0a 203875i bk8: 0a 203875i bk9: 0a 203875i bk10: 0a 203875i bk11: 0a 203875i bk12: 0a 203875i bk13: 0a 203875i bk14: 0a 203875i bk15: 0a 203876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000314 
total_CMD = 203875 
util_bw = 64 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 203761 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 203875 
n_nop = 203857 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000078 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=203875 n_nop=203861 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002354
n_activity=274 dram_eff=0.1752
bk0: 4a 203851i bk1: 8a 203839i bk2: 0a 203873i bk3: 0a 203874i bk4: 0a 203874i bk5: 0a 203874i bk6: 0a 203874i bk7: 0a 203874i bk8: 0a 203875i bk9: 0a 203875i bk10: 0a 203876i bk11: 0a 203876i bk12: 0a 203876i bk13: 0a 203876i bk14: 0a 203876i bk15: 0a 203876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000235 
total_CMD = 203875 
util_bw = 48 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 203774 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 203875 
n_nop = 203861 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000206009
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=203875 n_nop=203858 n_act=1 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003139
n_activity=242 dram_eff=0.2645
bk0: 16a 203822i bk1: 0a 203875i bk2: 0a 203875i bk3: 0a 203875i bk4: 0a 203875i bk5: 0a 203875i bk6: 0a 203875i bk7: 0a 203875i bk8: 0a 203875i bk9: 0a 203875i bk10: 0a 203875i bk11: 0a 203875i bk12: 0a 203875i bk13: 0a 203875i bk14: 0a 203875i bk15: 0a 203875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000314 
total_CMD = 203875 
util_bw = 64 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 203773 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 203875 
n_nop = 203858 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 16 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000078 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000421827

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 855, Miss = 17, Miss_rate = 0.020, Pending_hits = 30, Reservation_fails = 930
L2_cache_bank[2]: Access = 480, Miss = 9, Miss_rate = 0.019, Pending_hits = 21, Reservation_fails = 385
L2_cache_bank[3]: Access = 537, Miss = 8, Miss_rate = 0.015, Pending_hits = 16, Reservation_fails = 981
L2_cache_bank[4]: Access = 645, Miss = 12, Miss_rate = 0.019, Pending_hits = 23, Reservation_fails = 946
L2_cache_bank[5]: Access = 711, Miss = 12, Miss_rate = 0.017, Pending_hits = 27, Reservation_fails = 467
L2_cache_bank[6]: Access = 831, Miss = 12, Miss_rate = 0.014, Pending_hits = 31, Reservation_fails = 1490
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1566, Miss = 28, Miss_rate = 0.018, Pending_hits = 49, Reservation_fails = 910
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 399, Miss = 8, Miss_rate = 0.020, Pending_hits = 14, Reservation_fails = 491
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 504, Miss = 8, Miss_rate = 0.016, Pending_hits = 18, Reservation_fails = 724
L2_cache_bank[15]: Access = 492, Miss = 8, Miss_rate = 0.016, Pending_hits = 17, Reservation_fails = 684
L2_cache_bank[16]: Access = 285, Miss = 4, Miss_rate = 0.014, Pending_hits = 11, Reservation_fails = 518
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 228, Miss = 4, Miss_rate = 0.018, Pending_hits = 10, Reservation_fails = 243
L2_cache_bank[19]: Access = 558, Miss = 8, Miss_rate = 0.014, Pending_hits = 17, Reservation_fails = 735
L2_cache_bank[20]: Access = 276, Miss = 4, Miss_rate = 0.014, Pending_hits = 6, Reservation_fails = 510
L2_cache_bank[21]: Access = 873, Miss = 16, Miss_rate = 0.018, Pending_hits = 33, Reservation_fails = 940
L2_cache_bank[22]: Access = 549, Miss = 8, Miss_rate = 0.015, Pending_hits = 16, Reservation_fails = 492
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 438, Miss = 8, Miss_rate = 0.018, Pending_hits = 14, Reservation_fails = 732
L2_cache_bank[25]: Access = 570, Miss = 8, Miss_rate = 0.014, Pending_hits = 19, Reservation_fails = 497
L2_cache_bank[26]: Access = 468, Miss = 8, Miss_rate = 0.017, Pending_hits = 17, Reservation_fails = 473
L2_cache_bank[27]: Access = 489, Miss = 8, Miss_rate = 0.016, Pending_hits = 19, Reservation_fails = 698
L2_cache_bank[28]: Access = 264, Miss = 4, Miss_rate = 0.015, Pending_hits = 7, Reservation_fails = 486
L2_cache_bank[29]: Access = 519, Miss = 8, Miss_rate = 0.015, Pending_hits = 21, Reservation_fails = 751
L2_cache_bank[30]: Access = 693, Miss = 12, Miss_rate = 0.017, Pending_hits = 26, Reservation_fails = 978
L2_cache_bank[31]: Access = 285, Miss = 4, Miss_rate = 0.014, Pending_hits = 11, Reservation_fails = 253
L2_total_cache_accesses = 13515
L2_total_cache_misses = 226
L2_total_cache_miss_rate = 0.0167
L2_total_cache_pending_hits = 473
L2_total_cache_reservation_fails = 16314
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11937
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 473
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16314
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 473
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 879
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12636
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 879
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 16314
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13515
icnt_total_pkts_simt_to_mem=13515
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 13515
Req_Network_cycles = 46043
Req_Network_injected_packets_per_cycle =       0.2935 
Req_Network_conflicts_per_cycle =       0.7236
Req_Network_conflicts_per_cycle_util =      14.5990
Req_Bank_Level_Parallism =       5.9224
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.9563
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4875

Reply_Network_injected_packets_num = 13515
Reply_Network_cycles = 46043
Reply_Network_injected_packets_per_cycle =        0.2935
Reply_Network_conflicts_per_cycle =        0.0085
Reply_Network_conflicts_per_cycle_util =       0.1352
Reply_Bank_Level_Parallism =       4.6491
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0097
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0064
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 1110918 (inst/sec)
gpgpu_simulation_rate = 3836 (cycle/sec)
gpgpu_silicon_slowdown = 295099x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-4-ctx_0x55b7e4c20df0.traceg.xz
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 4
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 36
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5e7d000000
-local mem base_addr = 0x00007f5e7b000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-4-ctx_0x55b7e4c20df0.traceg.xz
launching kernel name: _Z14calculate_tempiPfS_iiiiffffff uid: 4 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 4: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 4 
kernel_stream_id = 0
gpu_sim_cycle = 15115
gpu_sim_insn = 4443674
gpu_ipc =     293.9910
gpu_tot_sim_cycle = 61158
gpu_tot_sim_insn = 17774696
gpu_tot_ipc =     290.6357
gpu_tot_issued_cta = 256
gpu_occupancy = 23.7913% 
gpu_tot_occupancy = 23.7162% 
max_total_param_size = 0
gpu_stall_dramfull = 11814
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2980
partiton_level_parallism_total  =       0.2946
partiton_level_parallism_util =       5.9511
partiton_level_parallism_util_total  =       5.0504
L2_BW  =      10.7965 GB/Sec
L2_BW_total  =      10.6733 GB/Sec
gpu_total_sim_rate=1110918

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 408, Miss = 380, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 365
	L1D_cache_core[1]: Access = 393, Miss = 368, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 334
	L1D_cache_core[2]: Access = 386, Miss = 358, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 317
	L1D_cache_core[3]: Access = 400, Miss = 374, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 345
	L1D_cache_core[4]: Access = 406, Miss = 378, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 334
	L1D_cache_core[5]: Access = 410, Miss = 384, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 407
	L1D_cache_core[6]: Access = 414, Miss = 386, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 444
	L1D_cache_core[7]: Access = 412, Miss = 386, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 431
	L1D_cache_core[8]: Access = 428, Miss = 398, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 424
	L1D_cache_core[9]: Access = 422, Miss = 394, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 434
	L1D_cache_core[10]: Access = 398, Miss = 370, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 346
	L1D_cache_core[11]: Access = 404, Miss = 378, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 386
	L1D_cache_core[12]: Access = 404, Miss = 376, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 367
	L1D_cache_core[13]: Access = 406, Miss = 380, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 380
	L1D_cache_core[14]: Access = 396, Miss = 368, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 357
	L1D_cache_core[15]: Access = 389, Miss = 364, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 333
	L1D_cache_core[16]: Access = 414, Miss = 386, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 389
	L1D_cache_core[17]: Access = 422, Miss = 396, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 416
	L1D_cache_core[18]: Access = 424, Miss = 396, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 426
	L1D_cache_core[19]: Access = 426, Miss = 400, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 441
	L1D_cache_core[20]: Access = 410, Miss = 382, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 376
	L1D_cache_core[21]: Access = 408, Miss = 382, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 380
	L1D_cache_core[22]: Access = 390, Miss = 362, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 364
	L1D_cache_core[23]: Access = 377, Miss = 352, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 311
	L1D_cache_core[24]: Access = 390, Miss = 362, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 378
	L1D_cache_core[25]: Access = 404, Miss = 378, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 421
	L1D_cache_core[26]: Access = 399, Miss = 374, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 412
	L1D_cache_core[27]: Access = 400, Miss = 376, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 434
	L1D_cache_core[28]: Access = 379, Miss = 356, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 372
	L1D_cache_core[29]: Access = 371, Miss = 350, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 352
	L1D_cache_core[30]: Access = 351, Miss = 328, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 334
	L1D_cache_core[31]: Access = 334, Miss = 314, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 278
	L1D_cache_core[32]: Access = 345, Miss = 322, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 296
	L1D_cache_core[33]: Access = 363, Miss = 342, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 327
	L1D_cache_core[34]: Access = 387, Miss = 364, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 371
	L1D_cache_core[35]: Access = 394, Miss = 372, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 392
	L1D_cache_core[36]: Access = 401, Miss = 376, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 400
	L1D_cache_core[37]: Access = 394, Miss = 370, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 403
	L1D_cache_core[38]: Access = 359, Miss = 334, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 348
	L1D_cache_core[39]: Access = 339, Miss = 316, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 289
	L1D_cache_core[40]: Access = 345, Miss = 320, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 346
	L1D_cache_core[41]: Access = 362, Miss = 338, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 319
	L1D_cache_core[42]: Access = 375, Miss = 350, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 319
	L1D_cache_core[43]: Access = 382, Miss = 358, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 381
	L1D_cache_core[44]: Access = 399, Miss = 374, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 419
	L1D_cache_core[45]: Access = 400, Miss = 376, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 413
	L1D_total_cache_accesses = 18020
	L1D_total_cache_misses = 16848
	L1D_total_cache_miss_rate = 0.9350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 17111
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17111
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1172

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17111
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1032, 1214, 1370, 1616, 1616, 1500, 1292, 1084, 542, 646, 750, 808, 649, 620, 568, 516, 
gpgpu_n_tot_thrd_icount = 21720064
gpgpu_n_tot_w_icount = 678752
gpgpu_n_stall_shd_mem = 3908
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16848
gpgpu_n_mem_write_global = 1172
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 93312
gpgpu_n_store_insn = 3600
gpgpu_n_shmem_insn = 1080180
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 3908
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3908
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:312027	W0_Idle:884624	W0_Scoreboard:3676725	W1:0	W2:0	W3:1568	W4:3084	W5:3024	W6:11424	W7:2800	W8:17108	W9:2800	W10:12544	W11:1344	W12:19528	W13:1344	W14:13896	W15:0	W16:27000	W17:0	W18:8904	W19:96	W20:23312	W21:96	W22:5576	W23:200	W24:26092	W25:200	W26:5496	W27:216	W28:20076	W29:112	W30:0	W31:0	W32:449088
single_issue_nums: WS0:166048	WS1:172032	WS2:169536	WS3:171136	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 134784 {8:16848,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46880 {40:1172,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 673920 {40:16848,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9376 {8:1172,}
maxmflatency = 1909 
max_icnt2mem_latency = 1485 
maxmrqlatency = 5 
max_icnt2sh_latency = 23 
averagemflatency = 530 
avg_icnt2mem_latency = 251 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:193 	8 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2162 	8952 	5027 	1879 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2401 	3508 	4930 	6130 	464 	587 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	15670 	1275 	1021 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	6 	1 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5591      5593         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5601      5626         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5598      5564         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5828      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5571      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5599      5601         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5588      5602         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5561      5836         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5555      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0      5558         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5555      5832         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5601      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5853      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 226/27 = 8.370370
number of bytes read:
dram[0]:       288       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       288       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       128       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 7232
Bmin_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes accessed:
dram[0]:       288       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       288       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       128       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 7232
min_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1401      1120    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1281      1352    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1291      1272    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1612      1846    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1244      1481    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        740      1285    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1323      1524    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1340    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1237      1594    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1170      1290    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none        1246    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1133      1298    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1254      1204    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1407      1302    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1372    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1398      1399         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1533      1536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1364      1358         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1870      1909         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:       1641      1676         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        796       875         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:       1135      1126         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        811         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:       1195      1207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        806      1410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0       935         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:       1216      1224         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:       1052      1046         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:       1108      1105         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:       1508         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270804 n_nop=270785 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002511
n_activity=280 dram_eff=0.2429
bk0: 9a 270775i bk1: 8a 270762i bk2: 0a 270804i bk3: 0a 270804i bk4: 0a 270804i bk5: 0a 270804i bk6: 0a 270804i bk7: 0a 270804i bk8: 0a 270804i bk9: 0a 270804i bk10: 0a 270804i bk11: 0a 270804i bk12: 0a 270804i bk13: 0a 270804i bk14: 0a 270804i bk15: 0a 270804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.276923
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.276923 

BW Util details:
bwutil = 0.000251 
total_CMD = 270804 
util_bw = 68 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 270702 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270804 
n_nop = 270785 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000140323
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270804 n_nop=270785 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002511
n_activity=396 dram_eff=0.1717
bk0: 9a 270779i bk1: 8a 270770i bk2: 0a 270803i bk3: 0a 270804i bk4: 0a 270804i bk5: 0a 270804i bk6: 0a 270804i bk7: 0a 270804i bk8: 0a 270804i bk9: 0a 270804i bk10: 0a 270804i bk11: 0a 270804i bk12: 0a 270804i bk13: 0a 270804i bk14: 0a 270804i bk15: 0a 270804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000251 
total_CMD = 270804 
util_bw = 68 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 270683 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270804 
n_nop = 270785 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000162479
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270804 n_nop=270778 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003545
n_activity=457 dram_eff=0.2101
bk0: 12a 270772i bk1: 12a 270771i bk2: 0a 270802i bk3: 0a 270803i bk4: 0a 270803i bk5: 0a 270803i bk6: 0a 270803i bk7: 0a 270804i bk8: 0a 270804i bk9: 0a 270804i bk10: 0a 270804i bk11: 0a 270805i bk12: 0a 270805i bk13: 0a 270805i bk14: 0a 270805i bk15: 0a 270805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011494
Bank_Level_Parallism_Col = 1.011765
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011765 

BW Util details:
bwutil = 0.000354 
total_CMD = 270804 
util_bw = 96 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 270653 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270804 
n_nop = 270778 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.01614e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270804 n_nop=270790 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001772
n_activity=340 dram_eff=0.1412
bk0: 4a 270775i bk1: 8a 270779i bk2: 0a 270802i bk3: 0a 270803i bk4: 0a 270804i bk5: 0a 270804i bk6: 0a 270804i bk7: 0a 270804i bk8: 0a 270804i bk9: 0a 270804i bk10: 0a 270804i bk11: 0a 270804i bk12: 0a 270804i bk13: 0a 270804i bk14: 0a 270805i bk15: 0a 270805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000177 
total_CMD = 270804 
util_bw = 48 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 270706 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270804 
n_nop = 270790 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000044 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.38541e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270804 n_nop=270774 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004136
n_activity=431 dram_eff=0.2599
bk0: 12a 270780i bk1: 16a 270746i bk2: 0a 270802i bk3: 0a 270803i bk4: 0a 270803i bk5: 0a 270803i bk6: 0a 270803i bk7: 0a 270803i bk8: 0a 270803i bk9: 0a 270805i bk10: 0a 270805i bk11: 0a 270805i bk12: 0a 270805i bk13: 0a 270805i bk14: 0a 270805i bk15: 0a 270805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009259
Bank_Level_Parallism_Col = 1.009434
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009434 

BW Util details:
bwutil = 0.000414 
total_CMD = 270804 
util_bw = 112 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 270632 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270804 
n_nop = 270774 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000103 
Either_Row_CoL_Bus_Util = 0.000111 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000221562
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270804 n_nop=270804 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 270804i bk1: 0a 270804i bk2: 0a 270804i bk3: 0a 270804i bk4: 0a 270804i bk5: 0a 270804i bk6: 0a 270804i bk7: 0a 270804i bk8: 0a 270804i bk9: 0a 270804i bk10: 0a 270804i bk11: 0a 270804i bk12: 0a 270804i bk13: 0a 270804i bk14: 0a 270804i bk15: 0a 270804i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 270804 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 270804 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270804 
n_nop = 270804 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270804 n_nop=270794 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001182
n_activity=128 dram_eff=0.25
bk0: 4a 270770i bk1: 4a 270767i bk2: 0a 270804i bk3: 0a 270804i bk4: 0a 270804i bk5: 0a 270804i bk6: 0a 270804i bk7: 0a 270804i bk8: 0a 270804i bk9: 0a 270804i bk10: 0a 270804i bk11: 0a 270804i bk12: 0a 270804i bk13: 0a 270804i bk14: 0a 270804i bk15: 0a 270804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580000
Bank_Level_Parallism_Col = 1.489796
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.489796 

BW Util details:
bwutil = 0.000118 
total_CMD = 270804 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 270742 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270804 
n_nop = 270794 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000037 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000225255
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270804 n_nop=270786 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002363
n_activity=337 dram_eff=0.1899
bk0: 12a 270778i bk1: 4a 270775i bk2: 0a 270803i bk3: 0a 270804i bk4: 0a 270804i bk5: 0a 270804i bk6: 0a 270804i bk7: 0a 270804i bk8: 0a 270804i bk9: 0a 270804i bk10: 0a 270804i bk11: 0a 270804i bk12: 0a 270804i bk13: 0a 270804i bk14: 0a 270804i bk15: 0a 270804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000236 
total_CMD = 270804 
util_bw = 64 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 270688 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270804 
n_nop = 270786 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.47708e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270804 n_nop=270799 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.908e-05
n_activity=122 dram_eff=0.1311
bk0: 4a 270780i bk1: 0a 270804i bk2: 0a 270804i bk3: 0a 270804i bk4: 0a 270804i bk5: 0a 270804i bk6: 0a 270804i bk7: 0a 270804i bk8: 0a 270804i bk9: 0a 270804i bk10: 0a 270804i bk11: 0a 270804i bk12: 0a 270804i bk13: 0a 270804i bk14: 0a 270804i bk15: 0a 270804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000059 
total_CMD = 270804 
util_bw = 16 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 270764 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270804 
n_nop = 270799 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270804 n_nop=270790 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001772
n_activity=219 dram_eff=0.2192
bk0: 8a 270751i bk1: 4a 270775i bk2: 0a 270803i bk3: 0a 270803i bk4: 0a 270803i bk5: 0a 270803i bk6: 0a 270803i bk7: 0a 270803i bk8: 0a 270803i bk9: 0a 270804i bk10: 0a 270804i bk11: 0a 270805i bk12: 0a 270805i bk13: 0a 270805i bk14: 0a 270805i bk15: 0a 270805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000177 
total_CMD = 270804 
util_bw = 48 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 270694 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270804 
n_nop = 270790 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000044 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000428354
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270804 n_nop=270782 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002954
n_activity=382 dram_eff=0.2094
bk0: 4a 270770i bk1: 16a 270770i bk2: 0a 270803i bk3: 0a 270804i bk4: 0a 270804i bk5: 0a 270804i bk6: 0a 270804i bk7: 0a 270804i bk8: 0a 270804i bk9: 0a 270804i bk10: 0a 270804i bk11: 0a 270804i bk12: 0a 270804i bk13: 0a 270804i bk14: 0a 270804i bk15: 0a 270804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.128205
Bank_Level_Parallism_Col = 1.116883
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116883 

BW Util details:
bwutil = 0.000295 
total_CMD = 270804 
util_bw = 80 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 270681 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270804 
n_nop = 270782 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000081 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000284338
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270804 n_nop=270795 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001182
n_activity=140 dram_eff=0.2286
bk0: 0a 270804i bk1: 8a 270760i bk2: 0a 270803i bk3: 0a 270804i bk4: 0a 270804i bk5: 0a 270804i bk6: 0a 270804i bk7: 0a 270804i bk8: 0a 270804i bk9: 0a 270804i bk10: 0a 270804i bk11: 0a 270804i bk12: 0a 270804i bk13: 0a 270804i bk14: 0a 270804i bk15: 0a 270804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000118 
total_CMD = 270804 
util_bw = 32 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 270740 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270804 
n_nop = 270795 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000033 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00013663
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270804 n_nop=270786 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002363
n_activity=329 dram_eff=0.1945
bk0: 8a 270766i bk1: 8a 270776i bk2: 0a 270803i bk3: 0a 270803i bk4: 0a 270803i bk5: 0a 270803i bk6: 0a 270803i bk7: 0a 270804i bk8: 0a 270804i bk9: 0a 270804i bk10: 0a 270804i bk11: 0a 270804i bk12: 0a 270804i bk13: 0a 270805i bk14: 0a 270805i bk15: 0a 270805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000236 
total_CMD = 270804 
util_bw = 64 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 270684 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270804 
n_nop = 270786 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000180943
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270804 n_nop=270786 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002363
n_activity=401 dram_eff=0.1596
bk0: 8a 270780i bk1: 8a 270777i bk2: 0a 270802i bk3: 0a 270804i bk4: 0a 270804i bk5: 0a 270804i bk6: 0a 270804i bk7: 0a 270804i bk8: 0a 270804i bk9: 0a 270804i bk10: 0a 270804i bk11: 0a 270804i bk12: 0a 270804i bk13: 0a 270804i bk14: 0a 270804i bk15: 0a 270805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000236 
total_CMD = 270804 
util_bw = 64 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 270690 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270804 
n_nop = 270786 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270804 n_nop=270790 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001772
n_activity=274 dram_eff=0.1752
bk0: 4a 270780i bk1: 8a 270768i bk2: 0a 270802i bk3: 0a 270803i bk4: 0a 270803i bk5: 0a 270803i bk6: 0a 270803i bk7: 0a 270803i bk8: 0a 270804i bk9: 0a 270804i bk10: 0a 270805i bk11: 0a 270805i bk12: 0a 270805i bk13: 0a 270805i bk14: 0a 270805i bk15: 0a 270805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000177 
total_CMD = 270804 
util_bw = 48 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 270703 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270804 
n_nop = 270790 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000044 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000155094
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270804 n_nop=270787 n_act=1 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002363
n_activity=242 dram_eff=0.2645
bk0: 16a 270751i bk1: 0a 270804i bk2: 0a 270804i bk3: 0a 270804i bk4: 0a 270804i bk5: 0a 270804i bk6: 0a 270804i bk7: 0a 270804i bk8: 0a 270804i bk9: 0a 270804i bk10: 0a 270804i bk11: 0a 270804i bk12: 0a 270804i bk13: 0a 270804i bk14: 0a 270804i bk15: 0a 270804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000236 
total_CMD = 270804 
util_bw = 64 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 270702 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270804 
n_nop = 270787 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 16 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000317573

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1140, Miss = 17, Miss_rate = 0.015, Pending_hits = 30, Reservation_fails = 930
L2_cache_bank[2]: Access = 640, Miss = 9, Miss_rate = 0.014, Pending_hits = 21, Reservation_fails = 385
L2_cache_bank[3]: Access = 716, Miss = 8, Miss_rate = 0.011, Pending_hits = 16, Reservation_fails = 981
L2_cache_bank[4]: Access = 860, Miss = 12, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 946
L2_cache_bank[5]: Access = 948, Miss = 12, Miss_rate = 0.013, Pending_hits = 27, Reservation_fails = 467
L2_cache_bank[6]: Access = 1108, Miss = 12, Miss_rate = 0.011, Pending_hits = 31, Reservation_fails = 1490
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2088, Miss = 28, Miss_rate = 0.013, Pending_hits = 49, Reservation_fails = 910
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 532, Miss = 8, Miss_rate = 0.015, Pending_hits = 14, Reservation_fails = 491
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 18, Reservation_fails = 724
L2_cache_bank[15]: Access = 656, Miss = 8, Miss_rate = 0.012, Pending_hits = 17, Reservation_fails = 684
L2_cache_bank[16]: Access = 380, Miss = 4, Miss_rate = 0.011, Pending_hits = 11, Reservation_fails = 518
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 304, Miss = 4, Miss_rate = 0.013, Pending_hits = 10, Reservation_fails = 243
L2_cache_bank[19]: Access = 744, Miss = 8, Miss_rate = 0.011, Pending_hits = 17, Reservation_fails = 735
L2_cache_bank[20]: Access = 368, Miss = 4, Miss_rate = 0.011, Pending_hits = 6, Reservation_fails = 510
L2_cache_bank[21]: Access = 1164, Miss = 16, Miss_rate = 0.014, Pending_hits = 33, Reservation_fails = 940
L2_cache_bank[22]: Access = 732, Miss = 8, Miss_rate = 0.011, Pending_hits = 16, Reservation_fails = 492
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 584, Miss = 8, Miss_rate = 0.014, Pending_hits = 14, Reservation_fails = 732
L2_cache_bank[25]: Access = 760, Miss = 8, Miss_rate = 0.011, Pending_hits = 19, Reservation_fails = 497
L2_cache_bank[26]: Access = 624, Miss = 8, Miss_rate = 0.013, Pending_hits = 17, Reservation_fails = 473
L2_cache_bank[27]: Access = 652, Miss = 8, Miss_rate = 0.012, Pending_hits = 19, Reservation_fails = 698
L2_cache_bank[28]: Access = 352, Miss = 4, Miss_rate = 0.011, Pending_hits = 7, Reservation_fails = 486
L2_cache_bank[29]: Access = 692, Miss = 8, Miss_rate = 0.012, Pending_hits = 21, Reservation_fails = 751
L2_cache_bank[30]: Access = 924, Miss = 12, Miss_rate = 0.013, Pending_hits = 26, Reservation_fails = 978
L2_cache_bank[31]: Access = 380, Miss = 4, Miss_rate = 0.011, Pending_hits = 11, Reservation_fails = 253
L2_total_cache_accesses = 18020
L2_total_cache_misses = 226
L2_total_cache_miss_rate = 0.0125
L2_total_cache_pending_hits = 473
L2_total_cache_reservation_fails = 16314
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16149
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 473
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16314
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 473
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1172
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16848
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1172
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 16314
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=18020
icnt_total_pkts_simt_to_mem=18020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 18020
Req_Network_cycles = 61158
Req_Network_injected_packets_per_cycle =       0.2946 
Req_Network_conflicts_per_cycle =       0.7145
Req_Network_conflicts_per_cycle_util =      14.3781
Req_Bank_Level_Parallism =       5.9296
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.9441
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3693

Reply_Network_injected_packets_num = 18020
Reply_Network_cycles = 61158
Reply_Network_injected_packets_per_cycle =        0.2946
Reply_Network_conflicts_per_cycle =        0.0064
Reply_Network_conflicts_per_cycle_util =       0.1073
Reply_Bank_Level_Parallism =       4.9181
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0073
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0064
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 1110918 (inst/sec)
gpgpu_simulation_rate = 3822 (cycle/sec)
gpgpu_silicon_slowdown = 296180x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-5-ctx_0x55b7e4c20df0.traceg.xz
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 5
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 36
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5e7d000000
-local mem base_addr = 0x00007f5e7b000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-5-ctx_0x55b7e4c20df0.traceg.xz
launching kernel name: _Z14calculate_tempiPfS_iiiiffffff uid: 5 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 5: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 5 
kernel_stream_id = 0
gpu_sim_cycle = 14674
gpu_sim_insn = 4443674
gpu_ipc =     302.8264
gpu_tot_sim_cycle = 75832
gpu_tot_sim_insn = 22218370
gpu_tot_ipc =     292.9947
gpu_tot_issued_cta = 320
gpu_occupancy = 23.6675% 
gpu_tot_occupancy = 23.7068% 
max_total_param_size = 0
gpu_stall_dramfull = 11814
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3070
partiton_level_parallism_total  =       0.2970
partiton_level_parallism_util =       5.9043
partiton_level_parallism_util_total  =       5.2009
L2_BW  =      11.1210 GB/Sec
L2_BW_total  =      10.7599 GB/Sec
gpu_total_sim_rate=1110918

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 501, Miss = 468, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 467
	L1D_cache_core[1]: Access = 486, Miss = 456, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 438
	L1D_cache_core[2]: Access = 463, Miss = 430, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 389
	L1D_cache_core[3]: Access = 460, Miss = 430, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 373
	L1D_cache_core[4]: Access = 475, Miss = 442, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 392
	L1D_cache_core[5]: Access = 495, Miss = 464, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 488
	L1D_cache_core[6]: Access = 507, Miss = 474, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 537
	L1D_cache_core[7]: Access = 505, Miss = 474, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 518
	L1D_cache_core[8]: Access = 521, Miss = 486, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 521
	L1D_cache_core[9]: Access = 515, Miss = 482, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 527
	L1D_cache_core[10]: Access = 475, Miss = 442, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 395
	L1D_cache_core[11]: Access = 464, Miss = 434, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 407
	L1D_cache_core[12]: Access = 473, Miss = 440, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 400
	L1D_cache_core[13]: Access = 491, Miss = 460, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 455
	L1D_cache_core[14]: Access = 489, Miss = 456, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 454
	L1D_cache_core[15]: Access = 482, Miss = 452, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 426
	L1D_cache_core[16]: Access = 507, Miss = 474, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 493
	L1D_cache_core[17]: Access = 515, Miss = 484, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 518
	L1D_cache_core[18]: Access = 501, Miss = 468, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 488
	L1D_cache_core[19]: Access = 486, Miss = 456, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 475
	L1D_cache_core[20]: Access = 479, Miss = 446, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[21]: Access = 493, Miss = 462, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 452
	L1D_cache_core[22]: Access = 483, Miss = 450, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 466
	L1D_cache_core[23]: Access = 470, Miss = 440, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 404
	L1D_cache_core[24]: Access = 483, Miss = 450, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 477
	L1D_cache_core[25]: Access = 497, Miss = 466, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 514
	L1D_cache_core[26]: Access = 521, Miss = 486, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 522
	L1D_cache_core[27]: Access = 515, Miss = 482, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 536
	L1D_cache_core[28]: Access = 491, Miss = 458, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 467
	L1D_cache_core[29]: Access = 497, Miss = 466, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 493
	L1D_cache_core[30]: Access = 481, Miss = 448, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 475
	L1D_cache_core[31]: Access = 466, Miss = 436, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 413
	L1D_cache_core[32]: Access = 465, Miss = 432, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 382
	L1D_cache_core[33]: Access = 474, Miss = 444, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[34]: Access = 507, Miss = 474, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 502
	L1D_cache_core[35]: Access = 515, Miss = 484, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 521
	L1D_cache_core[36]: Access = 517, Miss = 484, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 513
	L1D_cache_core[37]: Access = 519, Miss = 488, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 542
	L1D_cache_core[38]: Access = 487, Miss = 454, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 481
	L1D_cache_core[39]: Access = 468, Miss = 438, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 420
	L1D_cache_core[40]: Access = 459, Miss = 426, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 411
	L1D_cache_core[41]: Access = 462, Miss = 432, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 401
	L1D_cache_core[42]: Access = 483, Miss = 450, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 427
	L1D_cache_core[43]: Access = 497, Miss = 466, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 494
	L1D_cache_core[44]: Access = 492, Miss = 462, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 514
	L1D_cache_core[45]: Access = 493, Miss = 464, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 510
	L1D_total_cache_accesses = 22525
	L1D_total_cache_misses = 21060
	L1D_total_cache_miss_rate = 0.9350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 21370
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 21370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1465

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 21370
ctas_completed 320, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1303, 1537, 1745, 2020, 2020, 1875, 1615, 1355, 542, 646, 750, 808, 649, 620, 568, 516, 
gpgpu_n_tot_thrd_icount = 27150080
gpgpu_n_tot_w_icount = 848440
gpgpu_n_stall_shd_mem = 4885
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 21060
gpgpu_n_mem_write_global = 1465
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 116640
gpgpu_n_store_insn = 4500
gpgpu_n_shmem_insn = 1350225
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 4885
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4885
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:385396	W0_Idle:1094935	W0_Scoreboard:4551853	W1:0	W2:0	W3:1960	W4:3855	W5:3780	W6:14280	W7:3500	W8:21385	W9:3500	W10:15680	W11:1680	W12:24410	W13:1680	W14:17370	W15:0	W16:33750	W17:0	W18:11130	W19:120	W20:29140	W21:120	W22:6970	W23:250	W24:32615	W25:250	W26:6870	W27:270	W28:25095	W29:140	W30:0	W31:0	W32:561360
single_issue_nums: WS0:207560	WS1:215040	WS2:211920	WS3:213920	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 168480 {8:21060,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 58600 {40:1465,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 842400 {40:21060,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11720 {8:1465,}
maxmflatency = 1909 
max_icnt2mem_latency = 1485 
maxmrqlatency = 5 
max_icnt2sh_latency = 23 
averagemflatency = 504 
avg_icnt2mem_latency = 242 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:193 	8 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2783 	11838 	6025 	1879 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3010 	4385 	6185 	7894 	464 	587 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20175 	1275 	1021 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	8 	1 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5591      5593         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5601      5626         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5598      5564         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5828      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5571      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5599      5601         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5588      5602         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5561      5836         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5555      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0      5558         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5555      5832         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5601      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5853      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 226/27 = 8.370370
number of bytes read:
dram[0]:       288       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       288       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       128       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 7232
Bmin_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes accessed:
dram[0]:       288       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       288       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       128       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 7232
min_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1647      1338    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1537      1622    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1541      1519    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1848      2123    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1458      1734    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        911      1549    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1589      1816    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1616    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1480      1893    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1403      1520    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none        1492    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1359      1557    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1512      1447    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1675      1564    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1620    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1398      1399         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1533      1536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1364      1358         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1870      1909         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:       1641      1676         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        796       875         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:       1135      1126         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        811         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:       1195      1207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        806      1410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0       935         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:       1216      1224         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:       1052      1046         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:       1108      1105         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:       1508         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=335781 n_nop=335762 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002025
n_activity=280 dram_eff=0.2429
bk0: 9a 335752i bk1: 8a 335739i bk2: 0a 335781i bk3: 0a 335781i bk4: 0a 335781i bk5: 0a 335781i bk6: 0a 335781i bk7: 0a 335781i bk8: 0a 335781i bk9: 0a 335781i bk10: 0a 335781i bk11: 0a 335781i bk12: 0a 335781i bk13: 0a 335781i bk14: 0a 335781i bk15: 0a 335781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.276923
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.276923 

BW Util details:
bwutil = 0.000203 
total_CMD = 335781 
util_bw = 68 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 335679 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335781 
n_nop = 335762 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000113169
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=335781 n_nop=335762 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002025
n_activity=396 dram_eff=0.1717
bk0: 9a 335756i bk1: 8a 335747i bk2: 0a 335780i bk3: 0a 335781i bk4: 0a 335781i bk5: 0a 335781i bk6: 0a 335781i bk7: 0a 335781i bk8: 0a 335781i bk9: 0a 335781i bk10: 0a 335781i bk11: 0a 335781i bk12: 0a 335781i bk13: 0a 335781i bk14: 0a 335781i bk15: 0a 335781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000203 
total_CMD = 335781 
util_bw = 68 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 335660 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335781 
n_nop = 335762 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000131038
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=335781 n_nop=335755 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002859
n_activity=457 dram_eff=0.2101
bk0: 12a 335749i bk1: 12a 335748i bk2: 0a 335779i bk3: 0a 335780i bk4: 0a 335780i bk5: 0a 335780i bk6: 0a 335780i bk7: 0a 335781i bk8: 0a 335781i bk9: 0a 335781i bk10: 0a 335781i bk11: 0a 335782i bk12: 0a 335782i bk13: 0a 335782i bk14: 0a 335782i bk15: 0a 335782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011494
Bank_Level_Parallism_Col = 1.011765
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011765 

BW Util details:
bwutil = 0.000286 
total_CMD = 335781 
util_bw = 96 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 335630 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335781 
n_nop = 335755 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000071 
Either_Row_CoL_Bus_Util = 0.000077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.65845e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=335781 n_nop=335767 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000143
n_activity=340 dram_eff=0.1412
bk0: 4a 335752i bk1: 8a 335756i bk2: 0a 335779i bk3: 0a 335780i bk4: 0a 335781i bk5: 0a 335781i bk6: 0a 335781i bk7: 0a 335781i bk8: 0a 335781i bk9: 0a 335781i bk10: 0a 335781i bk11: 0a 335781i bk12: 0a 335781i bk13: 0a 335781i bk14: 0a 335782i bk15: 0a 335782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000143 
total_CMD = 335781 
util_bw = 48 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 335683 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335781 
n_nop = 335767 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.95626e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=335781 n_nop=335751 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003336
n_activity=431 dram_eff=0.2599
bk0: 12a 335757i bk1: 16a 335723i bk2: 0a 335779i bk3: 0a 335780i bk4: 0a 335780i bk5: 0a 335780i bk6: 0a 335780i bk7: 0a 335780i bk8: 0a 335780i bk9: 0a 335782i bk10: 0a 335782i bk11: 0a 335782i bk12: 0a 335782i bk13: 0a 335782i bk14: 0a 335782i bk15: 0a 335782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009259
Bank_Level_Parallism_Col = 1.009434
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009434 

BW Util details:
bwutil = 0.000334 
total_CMD = 335781 
util_bw = 112 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 335609 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335781 
n_nop = 335751 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000083 
Either_Row_CoL_Bus_Util = 0.000089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000178688
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=335781 n_nop=335781 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 335781i bk1: 0a 335781i bk2: 0a 335781i bk3: 0a 335781i bk4: 0a 335781i bk5: 0a 335781i bk6: 0a 335781i bk7: 0a 335781i bk8: 0a 335781i bk9: 0a 335781i bk10: 0a 335781i bk11: 0a 335781i bk12: 0a 335781i bk13: 0a 335781i bk14: 0a 335781i bk15: 0a 335781i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 335781 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 335781 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335781 
n_nop = 335781 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=335781 n_nop=335771 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.53e-05
n_activity=128 dram_eff=0.25
bk0: 4a 335747i bk1: 4a 335744i bk2: 0a 335781i bk3: 0a 335781i bk4: 0a 335781i bk5: 0a 335781i bk6: 0a 335781i bk7: 0a 335781i bk8: 0a 335781i bk9: 0a 335781i bk10: 0a 335781i bk11: 0a 335781i bk12: 0a 335781i bk13: 0a 335781i bk14: 0a 335781i bk15: 0a 335781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580000
Bank_Level_Parallism_Col = 1.489796
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.489796 

BW Util details:
bwutil = 0.000095 
total_CMD = 335781 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 335719 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335781 
n_nop = 335771 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000181666
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=335781 n_nop=335763 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=337 dram_eff=0.1899
bk0: 12a 335755i bk1: 4a 335752i bk2: 0a 335780i bk3: 0a 335781i bk4: 0a 335781i bk5: 0a 335781i bk6: 0a 335781i bk7: 0a 335781i bk8: 0a 335781i bk9: 0a 335781i bk10: 0a 335781i bk11: 0a 335781i bk12: 0a 335781i bk13: 0a 335781i bk14: 0a 335781i bk15: 0a 335781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 335781 
util_bw = 64 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 335665 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335781 
n_nop = 335763 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.19125e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=335781 n_nop=335776 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.765e-05
n_activity=122 dram_eff=0.1311
bk0: 4a 335757i bk1: 0a 335781i bk2: 0a 335781i bk3: 0a 335781i bk4: 0a 335781i bk5: 0a 335781i bk6: 0a 335781i bk7: 0a 335781i bk8: 0a 335781i bk9: 0a 335781i bk10: 0a 335781i bk11: 0a 335781i bk12: 0a 335781i bk13: 0a 335781i bk14: 0a 335781i bk15: 0a 335781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000048 
total_CMD = 335781 
util_bw = 16 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 335741 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335781 
n_nop = 335776 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000012 
Either_Row_CoL_Bus_Util = 0.000015 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=335781 n_nop=335767 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000143
n_activity=219 dram_eff=0.2192
bk0: 8a 335728i bk1: 4a 335752i bk2: 0a 335780i bk3: 0a 335780i bk4: 0a 335780i bk5: 0a 335780i bk6: 0a 335780i bk7: 0a 335780i bk8: 0a 335780i bk9: 0a 335781i bk10: 0a 335781i bk11: 0a 335782i bk12: 0a 335782i bk13: 0a 335782i bk14: 0a 335782i bk15: 0a 335782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000143 
total_CMD = 335781 
util_bw = 48 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 335671 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335781 
n_nop = 335767 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000345463
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=335781 n_nop=335759 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002383
n_activity=382 dram_eff=0.2094
bk0: 4a 335747i bk1: 16a 335747i bk2: 0a 335780i bk3: 0a 335781i bk4: 0a 335781i bk5: 0a 335781i bk6: 0a 335781i bk7: 0a 335781i bk8: 0a 335781i bk9: 0a 335781i bk10: 0a 335781i bk11: 0a 335781i bk12: 0a 335781i bk13: 0a 335781i bk14: 0a 335781i bk15: 0a 335781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.128205
Bank_Level_Parallism_Col = 1.116883
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116883 

BW Util details:
bwutil = 0.000238 
total_CMD = 335781 
util_bw = 80 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 335658 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335781 
n_nop = 335759 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000229316
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=335781 n_nop=335772 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.53e-05
n_activity=140 dram_eff=0.2286
bk0: 0a 335781i bk1: 8a 335737i bk2: 0a 335780i bk3: 0a 335781i bk4: 0a 335781i bk5: 0a 335781i bk6: 0a 335781i bk7: 0a 335781i bk8: 0a 335781i bk9: 0a 335781i bk10: 0a 335781i bk11: 0a 335781i bk12: 0a 335781i bk13: 0a 335781i bk14: 0a 335781i bk15: 0a 335781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000095 
total_CMD = 335781 
util_bw = 32 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 335717 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335781 
n_nop = 335772 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000027 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000110191
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=335781 n_nop=335763 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=329 dram_eff=0.1945
bk0: 8a 335743i bk1: 8a 335753i bk2: 0a 335780i bk3: 0a 335780i bk4: 0a 335780i bk5: 0a 335780i bk6: 0a 335780i bk7: 0a 335781i bk8: 0a 335781i bk9: 0a 335781i bk10: 0a 335781i bk11: 0a 335781i bk12: 0a 335781i bk13: 0a 335782i bk14: 0a 335782i bk15: 0a 335782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 335781 
util_bw = 64 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 335661 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335781 
n_nop = 335763 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000145928
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=335781 n_nop=335763 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=401 dram_eff=0.1596
bk0: 8a 335757i bk1: 8a 335754i bk2: 0a 335779i bk3: 0a 335781i bk4: 0a 335781i bk5: 0a 335781i bk6: 0a 335781i bk7: 0a 335781i bk8: 0a 335781i bk9: 0a 335781i bk10: 0a 335781i bk11: 0a 335781i bk12: 0a 335781i bk13: 0a 335781i bk14: 0a 335781i bk15: 0a 335782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 335781 
util_bw = 64 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 335667 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335781 
n_nop = 335763 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=335781 n_nop=335767 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000143
n_activity=274 dram_eff=0.1752
bk0: 4a 335757i bk1: 8a 335745i bk2: 0a 335779i bk3: 0a 335780i bk4: 0a 335780i bk5: 0a 335780i bk6: 0a 335780i bk7: 0a 335780i bk8: 0a 335781i bk9: 0a 335781i bk10: 0a 335782i bk11: 0a 335782i bk12: 0a 335782i bk13: 0a 335782i bk14: 0a 335782i bk15: 0a 335782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000143 
total_CMD = 335781 
util_bw = 48 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 335680 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335781 
n_nop = 335767 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000125082
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=335781 n_nop=335764 n_act=1 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=242 dram_eff=0.2645
bk0: 16a 335728i bk1: 0a 335781i bk2: 0a 335781i bk3: 0a 335781i bk4: 0a 335781i bk5: 0a 335781i bk6: 0a 335781i bk7: 0a 335781i bk8: 0a 335781i bk9: 0a 335781i bk10: 0a 335781i bk11: 0a 335781i bk12: 0a 335781i bk13: 0a 335781i bk14: 0a 335781i bk15: 0a 335781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 335781 
util_bw = 64 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 335679 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335781 
n_nop = 335764 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 16 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000051 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000256119

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1425, Miss = 17, Miss_rate = 0.012, Pending_hits = 30, Reservation_fails = 930
L2_cache_bank[2]: Access = 800, Miss = 9, Miss_rate = 0.011, Pending_hits = 21, Reservation_fails = 385
L2_cache_bank[3]: Access = 895, Miss = 8, Miss_rate = 0.009, Pending_hits = 16, Reservation_fails = 981
L2_cache_bank[4]: Access = 1075, Miss = 12, Miss_rate = 0.011, Pending_hits = 23, Reservation_fails = 946
L2_cache_bank[5]: Access = 1185, Miss = 12, Miss_rate = 0.010, Pending_hits = 27, Reservation_fails = 467
L2_cache_bank[6]: Access = 1385, Miss = 12, Miss_rate = 0.009, Pending_hits = 31, Reservation_fails = 1490
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2610, Miss = 28, Miss_rate = 0.011, Pending_hits = 49, Reservation_fails = 910
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 665, Miss = 8, Miss_rate = 0.012, Pending_hits = 14, Reservation_fails = 491
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 840, Miss = 8, Miss_rate = 0.010, Pending_hits = 18, Reservation_fails = 724
L2_cache_bank[15]: Access = 820, Miss = 8, Miss_rate = 0.010, Pending_hits = 17, Reservation_fails = 684
L2_cache_bank[16]: Access = 475, Miss = 4, Miss_rate = 0.008, Pending_hits = 11, Reservation_fails = 518
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 380, Miss = 4, Miss_rate = 0.011, Pending_hits = 10, Reservation_fails = 243
L2_cache_bank[19]: Access = 930, Miss = 8, Miss_rate = 0.009, Pending_hits = 17, Reservation_fails = 735
L2_cache_bank[20]: Access = 460, Miss = 4, Miss_rate = 0.009, Pending_hits = 6, Reservation_fails = 510
L2_cache_bank[21]: Access = 1455, Miss = 16, Miss_rate = 0.011, Pending_hits = 33, Reservation_fails = 940
L2_cache_bank[22]: Access = 915, Miss = 8, Miss_rate = 0.009, Pending_hits = 16, Reservation_fails = 492
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 730, Miss = 8, Miss_rate = 0.011, Pending_hits = 14, Reservation_fails = 732
L2_cache_bank[25]: Access = 950, Miss = 8, Miss_rate = 0.008, Pending_hits = 19, Reservation_fails = 497
L2_cache_bank[26]: Access = 780, Miss = 8, Miss_rate = 0.010, Pending_hits = 17, Reservation_fails = 473
L2_cache_bank[27]: Access = 815, Miss = 8, Miss_rate = 0.010, Pending_hits = 19, Reservation_fails = 698
L2_cache_bank[28]: Access = 440, Miss = 4, Miss_rate = 0.009, Pending_hits = 7, Reservation_fails = 486
L2_cache_bank[29]: Access = 865, Miss = 8, Miss_rate = 0.009, Pending_hits = 21, Reservation_fails = 751
L2_cache_bank[30]: Access = 1155, Miss = 12, Miss_rate = 0.010, Pending_hits = 26, Reservation_fails = 978
L2_cache_bank[31]: Access = 475, Miss = 4, Miss_rate = 0.008, Pending_hits = 11, Reservation_fails = 253
L2_total_cache_accesses = 22525
L2_total_cache_misses = 226
L2_total_cache_miss_rate = 0.0100
L2_total_cache_pending_hits = 473
L2_total_cache_reservation_fails = 16314
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20361
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 473
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16314
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 473
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1465
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21060
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1465
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 16314
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=22525
icnt_total_pkts_simt_to_mem=22525
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22525
Req_Network_cycles = 75832
Req_Network_injected_packets_per_cycle =       0.2970 
Req_Network_conflicts_per_cycle =       0.7179
Req_Network_conflicts_per_cycle_util =      14.3188
Req_Bank_Level_Parallism =       5.9245
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.9453
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2997

Reply_Network_injected_packets_num = 22525
Reply_Network_cycles = 75832
Reply_Network_injected_packets_per_cycle =        0.2970
Reply_Network_conflicts_per_cycle =        0.0052
Reply_Network_conflicts_per_cycle_util =       0.0888
Reply_Bank_Level_Parallism =       5.0881
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0059
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0065
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 1110918 (inst/sec)
gpgpu_simulation_rate = 3791 (cycle/sec)
gpgpu_silicon_slowdown = 298601x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-6-ctx_0x55b7e4c20df0.traceg.xz
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 6
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 36
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5e7d000000
-local mem base_addr = 0x00007f5e7b000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-6-ctx_0x55b7e4c20df0.traceg.xz
launching kernel name: _Z14calculate_tempiPfS_iiiiffffff uid: 6 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 6: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 6 
kernel_stream_id = 0
gpu_sim_cycle = 14957
gpu_sim_insn = 4443674
gpu_ipc =     297.0966
gpu_tot_sim_cycle = 90789
gpu_tot_sim_insn = 26662044
gpu_tot_ipc =     293.6704
gpu_tot_issued_cta = 384
gpu_occupancy = 23.7795% 
gpu_tot_occupancy = 23.7186% 
max_total_param_size = 0
gpu_stall_dramfull = 11814
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3012
partiton_level_parallism_total  =       0.2977
partiton_level_parallism_util =       5.9121
partiton_level_parallism_util_total  =       5.3073
L2_BW  =      10.9106 GB/Sec
L2_BW_total  =      10.7847 GB/Sec
gpu_total_sim_rate=1159219

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 613, Miss = 570, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 562
	L1D_cache_core[1]: Access = 612, Miss = 572, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 579
	L1D_cache_core[2]: Access = 593, Miss = 550, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 530
	L1D_cache_core[3]: Access = 592, Miss = 552, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 508
	L1D_cache_core[4]: Access = 595, Miss = 552, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 521
	L1D_cache_core[5]: Access = 606, Miss = 566, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 597
	L1D_cache_core[6]: Access = 627, Miss = 584, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 668
	L1D_cache_core[7]: Access = 626, Miss = 586, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 647
	L1D_cache_core[8]: Access = 637, Miss = 594, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 634
	L1D_cache_core[9]: Access = 640, Miss = 600, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 666
	L1D_cache_core[10]: Access = 603, Miss = 562, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[11]: Access = 593, Miss = 556, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 538
	L1D_cache_core[12]: Access = 587, Miss = 546, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 504
	L1D_cache_core[13]: Access = 591, Miss = 554, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 533
	L1D_cache_core[14]: Access = 597, Miss = 556, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 562
	L1D_cache_core[15]: Access = 597, Miss = 560, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 539
	L1D_cache_core[16]: Access = 600, Miss = 562, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 586
	L1D_cache_core[17]: Access = 608, Miss = 572, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 615
	L1D_cache_core[18]: Access = 594, Miss = 556, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 590
	L1D_cache_core[19]: Access = 579, Miss = 544, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 579
	L1D_cache_core[20]: Access = 556, Miss = 518, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 515
	L1D_cache_core[21]: Access = 553, Miss = 518, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 489
	L1D_cache_core[22]: Access = 552, Miss = 514, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 524
	L1D_cache_core[23]: Access = 555, Miss = 520, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 485
	L1D_cache_core[24]: Access = 576, Miss = 538, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[25]: Access = 590, Miss = 554, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 601
	L1D_cache_core[26]: Access = 614, Miss = 574, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 621
	L1D_cache_core[27]: Access = 608, Miss = 570, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 629
	L1D_cache_core[28]: Access = 568, Miss = 530, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 540
	L1D_cache_core[29]: Access = 557, Miss = 522, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 531
	L1D_cache_core[30]: Access = 550, Miss = 512, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 508
	L1D_cache_core[31]: Access = 551, Miss = 516, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 504
	L1D_cache_core[32]: Access = 558, Miss = 520, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 479
	L1D_cache_core[33]: Access = 567, Miss = 532, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 538
	L1D_cache_core[34]: Access = 600, Miss = 562, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 606
	L1D_cache_core[35]: Access = 608, Miss = 572, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 624
	L1D_cache_core[36]: Access = 594, Miss = 556, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 574
	L1D_cache_core[37]: Access = 579, Miss = 544, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 554
	L1D_cache_core[38]: Access = 556, Miss = 518, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 519
	L1D_cache_core[39]: Access = 553, Miss = 518, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 512
	L1D_cache_core[40]: Access = 552, Miss = 514, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 513
	L1D_cache_core[41]: Access = 555, Miss = 520, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 503
	L1D_cache_core[42]: Access = 576, Miss = 538, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[43]: Access = 590, Miss = 554, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 596
	L1D_cache_core[44]: Access = 614, Miss = 574, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 624
	L1D_cache_core[45]: Access = 608, Miss = 570, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 612
	L1D_total_cache_accesses = 27030
	L1D_total_cache_misses = 25272
	L1D_total_cache_miss_rate = 0.9350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 25779
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1758
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25272
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1758

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25779
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1548, 1782, 1990, 2424, 2424, 2250, 1938, 1626, 813, 969, 1125, 1212, 1053, 995, 813, 761, 
gpgpu_n_tot_thrd_icount = 32580096
gpgpu_n_tot_w_icount = 1018128
gpgpu_n_stall_shd_mem = 5862
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25272
gpgpu_n_mem_write_global = 1758
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 139968
gpgpu_n_store_insn = 5400
gpgpu_n_shmem_insn = 1620270
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 5862
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5862
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:462143	W0_Idle:1309534	W0_Scoreboard:5424283	W1:0	W2:0	W3:2352	W4:4626	W5:4536	W6:17136	W7:4200	W8:25662	W9:4200	W10:18816	W11:2016	W12:29292	W13:2016	W14:20844	W15:0	W16:40500	W17:0	W18:13356	W19:144	W20:34968	W21:144	W22:8364	W23:300	W24:39138	W25:300	W26:8244	W27:324	W28:30114	W29:168	W30:0	W31:0	W32:673632
single_issue_nums: WS0:249072	WS1:258048	WS2:254304	WS3:256704	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 202176 {8:25272,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 70320 {40:1758,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1010880 {40:25272,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14064 {8:1758,}
maxmflatency = 1909 
max_icnt2mem_latency = 1485 
maxmrqlatency = 5 
max_icnt2sh_latency = 23 
averagemflatency = 486 
avg_icnt2mem_latency = 237 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:193 	8 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3412 	14667 	7072 	1879 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3627 	5324 	7428 	9600 	464 	587 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	24680 	1275 	1021 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	10 	1 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5591      5593         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5601      5626         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5598      5564         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5828      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5571      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5599      5601         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5588      5602         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5561      5836         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5555      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0      5558         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5555      5832         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5601      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5853      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 226/27 = 8.370370
number of bytes read:
dram[0]:       288       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       288       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       128       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 7232
Bmin_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes accessed:
dram[0]:       288       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       288       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       128       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 7232
min_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1900      1559    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1786      1881    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1792      1763    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2084      2395    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1674      1987    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1089      1818    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1855      2117    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1884    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1733      2184    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1644      1749    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none        1741    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1580      1809    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1773      1692    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1937      1834    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1870    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1398      1399         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1533      1536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1364      1358         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1870      1909         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:       1641      1676         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        796       875         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:       1135      1126         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        811         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:       1195      1207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        806      1410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0       935         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:       1216      1224         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:       1052      1046         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:       1108      1105         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:       1508         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=402011 n_nop=401992 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001691
n_activity=280 dram_eff=0.2429
bk0: 9a 401982i bk1: 8a 401969i bk2: 0a 402011i bk3: 0a 402011i bk4: 0a 402011i bk5: 0a 402011i bk6: 0a 402011i bk7: 0a 402011i bk8: 0a 402011i bk9: 0a 402011i bk10: 0a 402011i bk11: 0a 402011i bk12: 0a 402011i bk13: 0a 402011i bk14: 0a 402011i bk15: 0a 402011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.276923
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.276923 

BW Util details:
bwutil = 0.000169 
total_CMD = 402011 
util_bw = 68 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 401909 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 402011 
n_nop = 401992 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.45248e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=402011 n_nop=401992 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001691
n_activity=396 dram_eff=0.1717
bk0: 9a 401986i bk1: 8a 401977i bk2: 0a 402010i bk3: 0a 402011i bk4: 0a 402011i bk5: 0a 402011i bk6: 0a 402011i bk7: 0a 402011i bk8: 0a 402011i bk9: 0a 402011i bk10: 0a 402011i bk11: 0a 402011i bk12: 0a 402011i bk13: 0a 402011i bk14: 0a 402011i bk15: 0a 402011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000169 
total_CMD = 402011 
util_bw = 68 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 401890 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 402011 
n_nop = 401992 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00010945
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=402011 n_nop=401985 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002388
n_activity=457 dram_eff=0.2101
bk0: 12a 401979i bk1: 12a 401978i bk2: 0a 402009i bk3: 0a 402010i bk4: 0a 402010i bk5: 0a 402010i bk6: 0a 402010i bk7: 0a 402011i bk8: 0a 402011i bk9: 0a 402011i bk10: 0a 402011i bk11: 0a 402012i bk12: 0a 402012i bk13: 0a 402012i bk14: 0a 402012i bk15: 0a 402012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011494
Bank_Level_Parallism_Col = 1.011765
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011765 

BW Util details:
bwutil = 0.000239 
total_CMD = 402011 
util_bw = 96 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 401860 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 402011 
n_nop = 401985 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.72624e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=402011 n_nop=401997 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001194
n_activity=340 dram_eff=0.1412
bk0: 4a 401982i bk1: 8a 401986i bk2: 0a 402009i bk3: 0a 402010i bk4: 0a 402011i bk5: 0a 402011i bk6: 0a 402011i bk7: 0a 402011i bk8: 0a 402011i bk9: 0a 402011i bk10: 0a 402011i bk11: 0a 402011i bk12: 0a 402011i bk13: 0a 402011i bk14: 0a 402012i bk15: 0a 402012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000119 
total_CMD = 402011 
util_bw = 48 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 401913 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 402011 
n_nop = 401997 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000035 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.97499e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=402011 n_nop=401981 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002786
n_activity=431 dram_eff=0.2599
bk0: 12a 401987i bk1: 16a 401953i bk2: 0a 402009i bk3: 0a 402010i bk4: 0a 402010i bk5: 0a 402010i bk6: 0a 402010i bk7: 0a 402010i bk8: 0a 402010i bk9: 0a 402012i bk10: 0a 402012i bk11: 0a 402012i bk12: 0a 402012i bk13: 0a 402012i bk14: 0a 402012i bk15: 0a 402012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009259
Bank_Level_Parallism_Col = 1.009434
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009434 

BW Util details:
bwutil = 0.000279 
total_CMD = 402011 
util_bw = 112 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 401839 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 402011 
n_nop = 401981 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00014925
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=402011 n_nop=402011 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 402011i bk1: 0a 402011i bk2: 0a 402011i bk3: 0a 402011i bk4: 0a 402011i bk5: 0a 402011i bk6: 0a 402011i bk7: 0a 402011i bk8: 0a 402011i bk9: 0a 402011i bk10: 0a 402011i bk11: 0a 402011i bk12: 0a 402011i bk13: 0a 402011i bk14: 0a 402011i bk15: 0a 402011i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 402011 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 402011 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 402011 
n_nop = 402011 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=402011 n_nop=402001 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.96e-05
n_activity=128 dram_eff=0.25
bk0: 4a 401977i bk1: 4a 401974i bk2: 0a 402011i bk3: 0a 402011i bk4: 0a 402011i bk5: 0a 402011i bk6: 0a 402011i bk7: 0a 402011i bk8: 0a 402011i bk9: 0a 402011i bk10: 0a 402011i bk11: 0a 402011i bk12: 0a 402011i bk13: 0a 402011i bk14: 0a 402011i bk15: 0a 402011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580000
Bank_Level_Parallism_Col = 1.489796
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.489796 

BW Util details:
bwutil = 0.000080 
total_CMD = 402011 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 401949 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 402011 
n_nop = 402001 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000151737
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=402011 n_nop=401993 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001592
n_activity=337 dram_eff=0.1899
bk0: 12a 401985i bk1: 4a 401982i bk2: 0a 402010i bk3: 0a 402011i bk4: 0a 402011i bk5: 0a 402011i bk6: 0a 402011i bk7: 0a 402011i bk8: 0a 402011i bk9: 0a 402011i bk10: 0a 402011i bk11: 0a 402011i bk12: 0a 402011i bk13: 0a 402011i bk14: 0a 402011i bk15: 0a 402011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000159 
total_CMD = 402011 
util_bw = 64 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 401895 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 402011 
n_nop = 401993 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000045 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.94998e-06
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=402011 n_nop=402006 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.98e-05
n_activity=122 dram_eff=0.1311
bk0: 4a 401987i bk1: 0a 402011i bk2: 0a 402011i bk3: 0a 402011i bk4: 0a 402011i bk5: 0a 402011i bk6: 0a 402011i bk7: 0a 402011i bk8: 0a 402011i bk9: 0a 402011i bk10: 0a 402011i bk11: 0a 402011i bk12: 0a 402011i bk13: 0a 402011i bk14: 0a 402011i bk15: 0a 402011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000040 
total_CMD = 402011 
util_bw = 16 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 401971 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 402011 
n_nop = 402006 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000012 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=402011 n_nop=401997 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001194
n_activity=219 dram_eff=0.2192
bk0: 8a 401958i bk1: 4a 401982i bk2: 0a 402010i bk3: 0a 402010i bk4: 0a 402010i bk5: 0a 402010i bk6: 0a 402010i bk7: 0a 402010i bk8: 0a 402010i bk9: 0a 402011i bk10: 0a 402011i bk11: 0a 402012i bk12: 0a 402012i bk13: 0a 402012i bk14: 0a 402012i bk15: 0a 402012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000119 
total_CMD = 402011 
util_bw = 48 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 401901 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 402011 
n_nop = 401997 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000035 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000288549
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=402011 n_nop=401989 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000199
n_activity=382 dram_eff=0.2094
bk0: 4a 401977i bk1: 16a 401977i bk2: 0a 402010i bk3: 0a 402011i bk4: 0a 402011i bk5: 0a 402011i bk6: 0a 402011i bk7: 0a 402011i bk8: 0a 402011i bk9: 0a 402011i bk10: 0a 402011i bk11: 0a 402011i bk12: 0a 402011i bk13: 0a 402011i bk14: 0a 402011i bk15: 0a 402011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.128205
Bank_Level_Parallism_Col = 1.116883
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116883 

BW Util details:
bwutil = 0.000199 
total_CMD = 402011 
util_bw = 80 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 401888 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 402011 
n_nop = 401989 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000050 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000191537
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=402011 n_nop=402002 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.96e-05
n_activity=140 dram_eff=0.2286
bk0: 0a 402011i bk1: 8a 401967i bk2: 0a 402010i bk3: 0a 402011i bk4: 0a 402011i bk5: 0a 402011i bk6: 0a 402011i bk7: 0a 402011i bk8: 0a 402011i bk9: 0a 402011i bk10: 0a 402011i bk11: 0a 402011i bk12: 0a 402011i bk13: 0a 402011i bk14: 0a 402011i bk15: 0a 402011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000080 
total_CMD = 402011 
util_bw = 32 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 401947 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 402011 
n_nop = 402002 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.20373e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=402011 n_nop=401993 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001592
n_activity=329 dram_eff=0.1945
bk0: 8a 401973i bk1: 8a 401983i bk2: 0a 402010i bk3: 0a 402010i bk4: 0a 402010i bk5: 0a 402010i bk6: 0a 402010i bk7: 0a 402011i bk8: 0a 402011i bk9: 0a 402011i bk10: 0a 402011i bk11: 0a 402011i bk12: 0a 402011i bk13: 0a 402012i bk14: 0a 402012i bk15: 0a 402012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000159 
total_CMD = 402011 
util_bw = 64 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 401891 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 402011 
n_nop = 401993 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000045 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000121887
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=402011 n_nop=401993 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001592
n_activity=401 dram_eff=0.1596
bk0: 8a 401987i bk1: 8a 401984i bk2: 0a 402009i bk3: 0a 402011i bk4: 0a 402011i bk5: 0a 402011i bk6: 0a 402011i bk7: 0a 402011i bk8: 0a 402011i bk9: 0a 402011i bk10: 0a 402011i bk11: 0a 402011i bk12: 0a 402011i bk13: 0a 402011i bk14: 0a 402011i bk15: 0a 402012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000159 
total_CMD = 402011 
util_bw = 64 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 401897 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 402011 
n_nop = 401993 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000045 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=402011 n_nop=401997 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001194
n_activity=274 dram_eff=0.1752
bk0: 4a 401987i bk1: 8a 401975i bk2: 0a 402009i bk3: 0a 402010i bk4: 0a 402010i bk5: 0a 402010i bk6: 0a 402010i bk7: 0a 402010i bk8: 0a 402011i bk9: 0a 402011i bk10: 0a 402012i bk11: 0a 402012i bk12: 0a 402012i bk13: 0a 402012i bk14: 0a 402012i bk15: 0a 402012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000119 
total_CMD = 402011 
util_bw = 48 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 401910 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 402011 
n_nop = 401997 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000035 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000104475
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=402011 n_nop=401994 n_act=1 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001592
n_activity=242 dram_eff=0.2645
bk0: 16a 401958i bk1: 0a 402011i bk2: 0a 402011i bk3: 0a 402011i bk4: 0a 402011i bk5: 0a 402011i bk6: 0a 402011i bk7: 0a 402011i bk8: 0a 402011i bk9: 0a 402011i bk10: 0a 402011i bk11: 0a 402011i bk12: 0a 402011i bk13: 0a 402011i bk14: 0a 402011i bk15: 0a 402011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000159 
total_CMD = 402011 
util_bw = 64 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 401909 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 402011 
n_nop = 401994 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 16 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000213924

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1710, Miss = 17, Miss_rate = 0.010, Pending_hits = 30, Reservation_fails = 930
L2_cache_bank[2]: Access = 960, Miss = 9, Miss_rate = 0.009, Pending_hits = 21, Reservation_fails = 385
L2_cache_bank[3]: Access = 1074, Miss = 8, Miss_rate = 0.007, Pending_hits = 16, Reservation_fails = 981
L2_cache_bank[4]: Access = 1290, Miss = 12, Miss_rate = 0.009, Pending_hits = 23, Reservation_fails = 946
L2_cache_bank[5]: Access = 1422, Miss = 12, Miss_rate = 0.008, Pending_hits = 27, Reservation_fails = 467
L2_cache_bank[6]: Access = 1662, Miss = 12, Miss_rate = 0.007, Pending_hits = 31, Reservation_fails = 1490
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3132, Miss = 28, Miss_rate = 0.009, Pending_hits = 49, Reservation_fails = 910
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 798, Miss = 8, Miss_rate = 0.010, Pending_hits = 14, Reservation_fails = 491
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1008, Miss = 8, Miss_rate = 0.008, Pending_hits = 18, Reservation_fails = 724
L2_cache_bank[15]: Access = 984, Miss = 8, Miss_rate = 0.008, Pending_hits = 17, Reservation_fails = 684
L2_cache_bank[16]: Access = 570, Miss = 4, Miss_rate = 0.007, Pending_hits = 11, Reservation_fails = 518
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 456, Miss = 4, Miss_rate = 0.009, Pending_hits = 10, Reservation_fails = 243
L2_cache_bank[19]: Access = 1116, Miss = 8, Miss_rate = 0.007, Pending_hits = 17, Reservation_fails = 735
L2_cache_bank[20]: Access = 552, Miss = 4, Miss_rate = 0.007, Pending_hits = 6, Reservation_fails = 510
L2_cache_bank[21]: Access = 1746, Miss = 16, Miss_rate = 0.009, Pending_hits = 33, Reservation_fails = 940
L2_cache_bank[22]: Access = 1098, Miss = 8, Miss_rate = 0.007, Pending_hits = 16, Reservation_fails = 492
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 876, Miss = 8, Miss_rate = 0.009, Pending_hits = 14, Reservation_fails = 732
L2_cache_bank[25]: Access = 1140, Miss = 8, Miss_rate = 0.007, Pending_hits = 19, Reservation_fails = 497
L2_cache_bank[26]: Access = 936, Miss = 8, Miss_rate = 0.009, Pending_hits = 17, Reservation_fails = 473
L2_cache_bank[27]: Access = 978, Miss = 8, Miss_rate = 0.008, Pending_hits = 19, Reservation_fails = 698
L2_cache_bank[28]: Access = 528, Miss = 4, Miss_rate = 0.008, Pending_hits = 7, Reservation_fails = 486
L2_cache_bank[29]: Access = 1038, Miss = 8, Miss_rate = 0.008, Pending_hits = 21, Reservation_fails = 751
L2_cache_bank[30]: Access = 1386, Miss = 12, Miss_rate = 0.009, Pending_hits = 26, Reservation_fails = 978
L2_cache_bank[31]: Access = 570, Miss = 4, Miss_rate = 0.007, Pending_hits = 11, Reservation_fails = 253
L2_total_cache_accesses = 27030
L2_total_cache_misses = 226
L2_total_cache_miss_rate = 0.0084
L2_total_cache_pending_hits = 473
L2_total_cache_reservation_fails = 16314
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24573
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 473
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16314
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 473
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1758
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1758
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 16314
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=27030
icnt_total_pkts_simt_to_mem=27030
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27030
Req_Network_cycles = 90789
Req_Network_injected_packets_per_cycle =       0.2977 
Req_Network_conflicts_per_cycle =       0.7147
Req_Network_conflicts_per_cycle_util =      14.2167
Req_Bank_Level_Parallism =       5.9224
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.9425
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2519

Reply_Network_injected_packets_num = 27030
Reply_Network_cycles = 90789
Reply_Network_injected_packets_per_cycle =        0.2977
Reply_Network_conflicts_per_cycle =        0.0043
Reply_Network_conflicts_per_cycle_util =       0.0757
Reply_Bank_Level_Parallism =       5.2091
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0049
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0065
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 1159219 (inst/sec)
gpgpu_simulation_rate = 3947 (cycle/sec)
gpgpu_silicon_slowdown = 286800x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-7-ctx_0x55b7e4c20df0.traceg.xz
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 7
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 36
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5e7d000000
-local mem base_addr = 0x00007f5e7b000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-7-ctx_0x55b7e4c20df0.traceg.xz
launching kernel name: _Z14calculate_tempiPfS_iiiiffffff uid: 7 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 33 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 34 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 37 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 38 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 39 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 40 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 41 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 42 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 43 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 44 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 45 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 7: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 7 
kernel_stream_id = 0
gpu_sim_cycle = 10007
gpu_sim_insn = 3208432
gpu_ipc =     320.6188
gpu_tot_sim_cycle = 100796
gpu_tot_sim_insn = 29870476
gpu_tot_ipc =     296.3459
gpu_tot_issued_cta = 448
gpu_occupancy = 18.9603% 
gpu_tot_occupancy = 23.4524% 
max_total_param_size = 0
gpu_stall_dramfull = 11814
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1475
partiton_level_parallism_total  =       0.2828
partiton_level_parallism_util =       4.1000
partiton_level_parallism_util_total  =       5.2276
L2_BW  =       5.3429 GB/Sec
L2_BW_total  =      10.2445 GB/Sec
gpu_total_sim_rate=1194819

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 613, Miss = 570, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 562
	L1D_cache_core[1]: Access = 612, Miss = 572, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 579
	L1D_cache_core[2]: Access = 609, Miss = 566, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 530
	L1D_cache_core[3]: Access = 614, Miss = 574, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 508
	L1D_cache_core[4]: Access = 617, Miss = 574, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 521
	L1D_cache_core[5]: Access = 624, Miss = 584, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 597
	L1D_cache_core[6]: Access = 637, Miss = 594, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 668
	L1D_cache_core[7]: Access = 626, Miss = 586, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 647
	L1D_cache_core[8]: Access = 637, Miss = 594, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 634
	L1D_cache_core[9]: Access = 640, Miss = 600, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 666
	L1D_cache_core[10]: Access = 603, Miss = 562, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[11]: Access = 593, Miss = 556, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 538
	L1D_cache_core[12]: Access = 587, Miss = 546, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 504
	L1D_cache_core[13]: Access = 591, Miss = 554, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 533
	L1D_cache_core[14]: Access = 597, Miss = 556, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 562
	L1D_cache_core[15]: Access = 597, Miss = 560, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 539
	L1D_cache_core[16]: Access = 649, Miss = 602, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 586
	L1D_cache_core[17]: Access = 673, Miss = 626, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 621
	L1D_cache_core[18]: Access = 659, Miss = 610, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 596
	L1D_cache_core[19]: Access = 634, Miss = 588, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 592
	L1D_cache_core[20]: Access = 580, Miss = 542, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 515
	L1D_cache_core[21]: Access = 553, Miss = 518, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 489
	L1D_cache_core[22]: Access = 552, Miss = 514, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 524
	L1D_cache_core[23]: Access = 555, Miss = 520, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 485
	L1D_cache_core[24]: Access = 652, Miss = 602, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[25]: Access = 692, Miss = 642, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 666
	L1D_cache_core[26]: Access = 716, Miss = 662, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 685
	L1D_cache_core[27]: Access = 694, Miss = 642, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 682
	L1D_cache_core[28]: Access = 608, Miss = 570, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 540
	L1D_cache_core[29]: Access = 557, Miss = 522, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 531
	L1D_cache_core[30]: Access = 550, Miss = 512, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 508
	L1D_cache_core[31]: Access = 551, Miss = 516, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 504
	L1D_cache_core[32]: Access = 634, Miss = 584, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 479
	L1D_cache_core[33]: Access = 669, Miss = 620, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 611
	L1D_cache_core[34]: Access = 702, Miss = 650, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 695
	L1D_cache_core[35]: Access = 694, Miss = 644, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 675
	L1D_cache_core[36]: Access = 634, Miss = 596, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 574
	L1D_cache_core[37]: Access = 579, Miss = 544, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 554
	L1D_cache_core[38]: Access = 556, Miss = 518, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 519
	L1D_cache_core[39]: Access = 553, Miss = 518, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 512
	L1D_cache_core[40]: Access = 612, Miss = 562, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 525
	L1D_cache_core[41]: Access = 635, Miss = 586, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 544
	L1D_cache_core[42]: Access = 656, Miss = 604, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 596
	L1D_cache_core[43]: Access = 658, Miss = 608, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 622
	L1D_cache_core[44]: Access = 644, Miss = 604, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 624
	L1D_cache_core[45]: Access = 608, Miss = 570, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 612
	L1D_total_cache_accesses = 28506
	L1D_total_cache_misses = 26544
	L1D_total_cache_miss_rate = 0.9312
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 26348
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 26348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1962
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1962

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 26348
ctas_completed 448, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1747, 1981, 2189, 2623, 2623, 2449, 2137, 1825, 813, 969, 1125, 1212, 1053, 995, 813, 761, 
gpgpu_n_tot_thrd_icount = 36199872
gpgpu_n_tot_w_icount = 1131246
gpgpu_n_stall_shd_mem = 6212
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26544
gpgpu_n_mem_write_global = 1962
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 6212
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6212
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:490850	W0_Idle:1395956	W0_Scoreboard:5687185	W1:196	W2:420	W3:2548	W4:5330	W5:4536	W6:17752	W7:4396	W8:25895	W9:4592	W10:19252	W11:2212	W12:29831	W13:2016	W14:21730	W15:0	W16:42600	W17:0	W18:14450	W19:144	W20:36614	W21:158	W22:9008	W23:328	W24:40515	W25:314	W26:8288	W27:324	W28:31390	W29:182	W30:30	W31:14	W32:767220
single_issue_nums: WS0:277088	WS1:287104	WS2:282464	WS3:284590	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212352 {8:26544,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78480 {40:1962,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1061760 {40:26544,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15696 {8:1962,}
maxmflatency = 1909 
max_icnt2mem_latency = 1485 
maxmrqlatency = 5 
max_icnt2sh_latency = 23 
averagemflatency = 475 
avg_icnt2mem_latency = 229 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:193 	8 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4005 	15550 	7072 	1879 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4206 	6056 	7593 	9600 	464 	587 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	26156 	1275 	1021 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	39 	12 	1 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5591      5593         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5601      5626         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5598      5564         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5828      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5571      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5599      5601         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5588      5602         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5561      5836         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5555      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0      5558         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5555      5832         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5601      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5853      5556         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 226/27 = 8.370370
number of bytes read:
dram[0]:       288       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       288       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       128       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 7232
Bmin_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes accessed:
dram[0]:       288       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       288       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       128       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       128       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 7232
min_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1951      1605    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1844      1938    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1843      1815    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2150      2454    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1728      2040    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1129      1870    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1907      2171    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1944    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1800      2240    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1703      1801    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none        1805    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1633      1874    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1829      1755    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1987      1898    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1926    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1398      1399         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1533      1536         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1364      1358         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1870      1909         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:       1641      1676         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        796       875         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:       1135      1126         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        811         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:       1195      1207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        806      1410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0       935         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:       1216      1224         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:       1052      1046         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:       1108      1105         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:       1508         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=446321 n_nop=446302 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001524
n_activity=280 dram_eff=0.2429
bk0: 9a 446292i bk1: 8a 446279i bk2: 0a 446321i bk3: 0a 446321i bk4: 0a 446321i bk5: 0a 446321i bk6: 0a 446321i bk7: 0a 446321i bk8: 0a 446321i bk9: 0a 446321i bk10: 0a 446321i bk11: 0a 446321i bk12: 0a 446321i bk13: 0a 446321i bk14: 0a 446321i bk15: 0a 446321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.276923
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.276923 

BW Util details:
bwutil = 0.000152 
total_CMD = 446321 
util_bw = 68 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 446219 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 446321 
n_nop = 446302 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000038 
Either_Row_CoL_Bus_Util = 0.000043 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.51405e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=446321 n_nop=446302 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001524
n_activity=396 dram_eff=0.1717
bk0: 9a 446296i bk1: 8a 446287i bk2: 0a 446320i bk3: 0a 446321i bk4: 0a 446321i bk5: 0a 446321i bk6: 0a 446321i bk7: 0a 446321i bk8: 0a 446321i bk9: 0a 446321i bk10: 0a 446321i bk11: 0a 446321i bk12: 0a 446321i bk13: 0a 446321i bk14: 0a 446321i bk15: 0a 446321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000152 
total_CMD = 446321 
util_bw = 68 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 446200 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 446321 
n_nop = 446302 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000038 
Either_Row_CoL_Bus_Util = 0.000043 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.85838e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=446321 n_nop=446295 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002151
n_activity=457 dram_eff=0.2101
bk0: 12a 446289i bk1: 12a 446288i bk2: 0a 446319i bk3: 0a 446320i bk4: 0a 446320i bk5: 0a 446320i bk6: 0a 446320i bk7: 0a 446321i bk8: 0a 446321i bk9: 0a 446321i bk10: 0a 446321i bk11: 0a 446322i bk12: 0a 446322i bk13: 0a 446322i bk14: 0a 446322i bk15: 0a 446322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011494
Bank_Level_Parallism_Col = 1.011765
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011765 

BW Util details:
bwutil = 0.000215 
total_CMD = 446321 
util_bw = 96 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 446170 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 446321 
n_nop = 446295 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.25703e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=446321 n_nop=446307 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001075
n_activity=340 dram_eff=0.1412
bk0: 4a 446292i bk1: 8a 446296i bk2: 0a 446319i bk3: 0a 446320i bk4: 0a 446321i bk5: 0a 446321i bk6: 0a 446321i bk7: 0a 446321i bk8: 0a 446321i bk9: 0a 446321i bk10: 0a 446321i bk11: 0a 446321i bk12: 0a 446321i bk13: 0a 446321i bk14: 0a 446322i bk15: 0a 446322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000108 
total_CMD = 446321 
util_bw = 48 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 446223 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 446321 
n_nop = 446307 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000031 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.48108e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=446321 n_nop=446291 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002509
n_activity=431 dram_eff=0.2599
bk0: 12a 446297i bk1: 16a 446263i bk2: 0a 446319i bk3: 0a 446320i bk4: 0a 446320i bk5: 0a 446320i bk6: 0a 446320i bk7: 0a 446320i bk8: 0a 446320i bk9: 0a 446322i bk10: 0a 446322i bk11: 0a 446322i bk12: 0a 446322i bk13: 0a 446322i bk14: 0a 446322i bk15: 0a 446322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009259
Bank_Level_Parallism_Col = 1.009434
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009434 

BW Util details:
bwutil = 0.000251 
total_CMD = 446321 
util_bw = 112 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 446149 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 446321 
n_nop = 446291 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000067 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000134432
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=446321 n_nop=446321 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 446321i bk1: 0a 446321i bk2: 0a 446321i bk3: 0a 446321i bk4: 0a 446321i bk5: 0a 446321i bk6: 0a 446321i bk7: 0a 446321i bk8: 0a 446321i bk9: 0a 446321i bk10: 0a 446321i bk11: 0a 446321i bk12: 0a 446321i bk13: 0a 446321i bk14: 0a 446321i bk15: 0a 446321i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 446321 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 446321 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 446321 
n_nop = 446321 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=446321 n_nop=446311 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.17e-05
n_activity=128 dram_eff=0.25
bk0: 4a 446287i bk1: 4a 446284i bk2: 0a 446321i bk3: 0a 446321i bk4: 0a 446321i bk5: 0a 446321i bk6: 0a 446321i bk7: 0a 446321i bk8: 0a 446321i bk9: 0a 446321i bk10: 0a 446321i bk11: 0a 446321i bk12: 0a 446321i bk13: 0a 446321i bk14: 0a 446321i bk15: 0a 446321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580000
Bank_Level_Parallism_Col = 1.489796
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.489796 

BW Util details:
bwutil = 0.000072 
total_CMD = 446321 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 446259 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 446321 
n_nop = 446311 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000136673
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=446321 n_nop=446303 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001434
n_activity=337 dram_eff=0.1899
bk0: 12a 446295i bk1: 4a 446292i bk2: 0a 446320i bk3: 0a 446321i bk4: 0a 446321i bk5: 0a 446321i bk6: 0a 446321i bk7: 0a 446321i bk8: 0a 446321i bk9: 0a 446321i bk10: 0a 446321i bk11: 0a 446321i bk12: 0a 446321i bk13: 0a 446321i bk14: 0a 446321i bk15: 0a 446321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000143 
total_CMD = 446321 
util_bw = 64 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 446205 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 446321 
n_nop = 446303 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.96216e-06
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=446321 n_nop=446316 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.585e-05
n_activity=122 dram_eff=0.1311
bk0: 4a 446297i bk1: 0a 446321i bk2: 0a 446321i bk3: 0a 446321i bk4: 0a 446321i bk5: 0a 446321i bk6: 0a 446321i bk7: 0a 446321i bk8: 0a 446321i bk9: 0a 446321i bk10: 0a 446321i bk11: 0a 446321i bk12: 0a 446321i bk13: 0a 446321i bk14: 0a 446321i bk15: 0a 446321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000036 
total_CMD = 446321 
util_bw = 16 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 446281 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 446321 
n_nop = 446316 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=446321 n_nop=446307 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001075
n_activity=219 dram_eff=0.2192
bk0: 8a 446268i bk1: 4a 446292i bk2: 0a 446320i bk3: 0a 446320i bk4: 0a 446320i bk5: 0a 446320i bk6: 0a 446320i bk7: 0a 446320i bk8: 0a 446320i bk9: 0a 446321i bk10: 0a 446321i bk11: 0a 446322i bk12: 0a 446322i bk13: 0a 446322i bk14: 0a 446322i bk15: 0a 446322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000108 
total_CMD = 446321 
util_bw = 48 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 446211 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 446321 
n_nop = 446307 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000031 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000259903
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=446321 n_nop=446299 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001792
n_activity=382 dram_eff=0.2094
bk0: 4a 446287i bk1: 16a 446287i bk2: 0a 446320i bk3: 0a 446321i bk4: 0a 446321i bk5: 0a 446321i bk6: 0a 446321i bk7: 0a 446321i bk8: 0a 446321i bk9: 0a 446321i bk10: 0a 446321i bk11: 0a 446321i bk12: 0a 446321i bk13: 0a 446321i bk14: 0a 446321i bk15: 0a 446321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.128205
Bank_Level_Parallism_Col = 1.116883
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116883 

BW Util details:
bwutil = 0.000179 
total_CMD = 446321 
util_bw = 80 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 446198 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 446321 
n_nop = 446299 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000049 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000172522
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=446321 n_nop=446312 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.17e-05
n_activity=140 dram_eff=0.2286
bk0: 0a 446321i bk1: 8a 446277i bk2: 0a 446320i bk3: 0a 446321i bk4: 0a 446321i bk5: 0a 446321i bk6: 0a 446321i bk7: 0a 446321i bk8: 0a 446321i bk9: 0a 446321i bk10: 0a 446321i bk11: 0a 446321i bk12: 0a 446321i bk13: 0a 446321i bk14: 0a 446321i bk15: 0a 446321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000072 
total_CMD = 446321 
util_bw = 32 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 446257 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 446321 
n_nop = 446312 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.29e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=446321 n_nop=446303 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001434
n_activity=329 dram_eff=0.1945
bk0: 8a 446283i bk1: 8a 446293i bk2: 0a 446320i bk3: 0a 446320i bk4: 0a 446320i bk5: 0a 446320i bk6: 0a 446320i bk7: 0a 446321i bk8: 0a 446321i bk9: 0a 446321i bk10: 0a 446321i bk11: 0a 446321i bk12: 0a 446321i bk13: 0a 446322i bk14: 0a 446322i bk15: 0a 446322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000143 
total_CMD = 446321 
util_bw = 64 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 446201 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 446321 
n_nop = 446303 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000109786
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=446321 n_nop=446303 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001434
n_activity=401 dram_eff=0.1596
bk0: 8a 446297i bk1: 8a 446294i bk2: 0a 446319i bk3: 0a 446321i bk4: 0a 446321i bk5: 0a 446321i bk6: 0a 446321i bk7: 0a 446321i bk8: 0a 446321i bk9: 0a 446321i bk10: 0a 446321i bk11: 0a 446321i bk12: 0a 446321i bk13: 0a 446321i bk14: 0a 446321i bk15: 0a 446322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000143 
total_CMD = 446321 
util_bw = 64 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 446207 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 446321 
n_nop = 446303 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=446321 n_nop=446307 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001075
n_activity=274 dram_eff=0.1752
bk0: 4a 446297i bk1: 8a 446285i bk2: 0a 446319i bk3: 0a 446320i bk4: 0a 446320i bk5: 0a 446320i bk6: 0a 446320i bk7: 0a 446320i bk8: 0a 446321i bk9: 0a 446321i bk10: 0a 446322i bk11: 0a 446322i bk12: 0a 446322i bk13: 0a 446322i bk14: 0a 446322i bk15: 0a 446322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000108 
total_CMD = 446321 
util_bw = 48 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 446220 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 446321 
n_nop = 446307 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000031 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.41027e-05
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=446321 n_nop=446304 n_act=1 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001434
n_activity=242 dram_eff=0.2645
bk0: 16a 446268i bk1: 0a 446321i bk2: 0a 446321i bk3: 0a 446321i bk4: 0a 446321i bk5: 0a 446321i bk6: 0a 446321i bk7: 0a 446321i bk8: 0a 446321i bk9: 0a 446321i bk10: 0a 446321i bk11: 0a 446321i bk12: 0a 446321i bk13: 0a 446321i bk14: 0a 446321i bk15: 0a 446321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000143 
total_CMD = 446321 
util_bw = 64 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 446219 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 446321 
n_nop = 446304 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 16 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000192686

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1804, Miss = 17, Miss_rate = 0.009, Pending_hits = 30, Reservation_fails = 930
L2_cache_bank[2]: Access = 1019, Miss = 9, Miss_rate = 0.009, Pending_hits = 21, Reservation_fails = 385
L2_cache_bank[3]: Access = 1136, Miss = 8, Miss_rate = 0.007, Pending_hits = 16, Reservation_fails = 981
L2_cache_bank[4]: Access = 1363, Miss = 12, Miss_rate = 0.009, Pending_hits = 23, Reservation_fails = 946
L2_cache_bank[5]: Access = 1495, Miss = 12, Miss_rate = 0.008, Pending_hits = 27, Reservation_fails = 467
L2_cache_bank[6]: Access = 1748, Miss = 12, Miss_rate = 0.007, Pending_hits = 31, Reservation_fails = 1490
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3309, Miss = 28, Miss_rate = 0.008, Pending_hits = 49, Reservation_fails = 910
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 840, Miss = 8, Miss_rate = 0.010, Pending_hits = 14, Reservation_fails = 491
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1052, Miss = 8, Miss_rate = 0.008, Pending_hits = 18, Reservation_fails = 724
L2_cache_bank[15]: Access = 1032, Miss = 8, Miss_rate = 0.008, Pending_hits = 17, Reservation_fails = 684
L2_cache_bank[16]: Access = 600, Miss = 4, Miss_rate = 0.007, Pending_hits = 11, Reservation_fails = 518
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 488, Miss = 4, Miss_rate = 0.008, Pending_hits = 10, Reservation_fails = 243
L2_cache_bank[19]: Access = 1175, Miss = 8, Miss_rate = 0.007, Pending_hits = 17, Reservation_fails = 735
L2_cache_bank[20]: Access = 580, Miss = 4, Miss_rate = 0.007, Pending_hits = 6, Reservation_fails = 510
L2_cache_bank[21]: Access = 1841, Miss = 16, Miss_rate = 0.009, Pending_hits = 33, Reservation_fails = 940
L2_cache_bank[22]: Access = 1160, Miss = 8, Miss_rate = 0.007, Pending_hits = 16, Reservation_fails = 492
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 930, Miss = 8, Miss_rate = 0.009, Pending_hits = 14, Reservation_fails = 732
L2_cache_bank[25]: Access = 1201, Miss = 8, Miss_rate = 0.007, Pending_hits = 19, Reservation_fails = 497
L2_cache_bank[26]: Access = 990, Miss = 8, Miss_rate = 0.008, Pending_hits = 17, Reservation_fails = 473
L2_cache_bank[27]: Access = 1036, Miss = 8, Miss_rate = 0.008, Pending_hits = 19, Reservation_fails = 698
L2_cache_bank[28]: Access = 554, Miss = 4, Miss_rate = 0.007, Pending_hits = 7, Reservation_fails = 486
L2_cache_bank[29]: Access = 1092, Miss = 8, Miss_rate = 0.007, Pending_hits = 21, Reservation_fails = 751
L2_cache_bank[30]: Access = 1461, Miss = 12, Miss_rate = 0.008, Pending_hits = 26, Reservation_fails = 978
L2_cache_bank[31]: Access = 600, Miss = 4, Miss_rate = 0.007, Pending_hits = 11, Reservation_fails = 253
L2_total_cache_accesses = 28506
L2_total_cache_misses = 226
L2_total_cache_miss_rate = 0.0079
L2_total_cache_pending_hits = 473
L2_total_cache_reservation_fails = 16314
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25845
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 473
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16314
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 473
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1962
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26544
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1962
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 16314
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=28506
icnt_total_pkts_simt_to_mem=28506
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 28506
Req_Network_cycles = 100796
Req_Network_injected_packets_per_cycle =       0.2828 
Req_Network_conflicts_per_cycle =       0.6556
Req_Network_conflicts_per_cycle_util =      13.4198
Req_Bank_Level_Parallism =       5.7892
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.8581
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2273

Reply_Network_injected_packets_num = 28506
Reply_Network_cycles = 100796
Reply_Network_injected_packets_per_cycle =        0.2828
Reply_Network_conflicts_per_cycle =        0.0039
Reply_Network_conflicts_per_cycle_util =       0.0708
Reply_Bank_Level_Parallism =       5.1371
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0044
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0061
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 1194819 (inst/sec)
gpgpu_simulation_rate = 4031 (cycle/sec)
gpgpu_silicon_slowdown = 280823x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***

