#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Nov 15 07:22:44 2018
# Process ID: 10820
# Current directory: C:/Users/klosey/Desktop/ee4218_project/ee4218_project.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/klosey/Desktop/ee4218_project/ee4218_project.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/klosey/Desktop/ee4218_project/ee4218_project.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0.dcp' for cell 'design_1_i/myip_0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 299 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-43] Netlist 'design_1_wrapper' is not ideal for floorplanning, since the cellview 'design_1_myip_0_0myip_v1_0' defined in file 'design_1_myip_0_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp'
Parsing XDC File [c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/klosey/Desktop/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 553.066 ; gain = 342.570
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 564.762 ; gain = 11.695
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 2668dc232

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 229bbf22f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1083.641 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 227 cells.
Phase 2 Constant propagation | Checksum: f3fd0c29

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1083.641 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1973 unconnected nets.
INFO: [Opt 31-11] Eliminated 453 unconnected cells.
Phase 3 Sweep | Checksum: 1c5f93af4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1083.641 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 18e16109b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1083.641 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1083.641 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 18e16109b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1083.641 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 247711d08

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.245 . Memory (MB): peak = 1337.895 ; gain = 0.000
Ending Power Optimization Task | Checksum: 247711d08

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1337.895 ; gain = 254.254
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:44 . Memory (MB): peak = 1337.895 ; gain = 784.828
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1337.895 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/klosey/Desktop/ee4218_project/ee4218_project.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1337.895 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/klosey/Desktop/ee4218_project/ee4218_project.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1337.895 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1337.895 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1337.895 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6753721c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1337.895 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 8ea7f1eb

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1337.895 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 8ea7f1eb

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1337.895 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 8ea7f1eb

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1337.895 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 4572245f

Time (s): cpu = 00:02:31 ; elapsed = 00:01:48 . Memory (MB): peak = 1337.895 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 4572245f

Time (s): cpu = 00:02:32 ; elapsed = 00:01:49 . Memory (MB): peak = 1337.895 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1366ac6e8

Time (s): cpu = 00:02:53 ; elapsed = 00:02:04 . Memory (MB): peak = 1337.895 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 161e0011d

Time (s): cpu = 00:02:55 ; elapsed = 00:02:05 . Memory (MB): peak = 1337.895 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13b29a9d1

Time (s): cpu = 00:02:55 ; elapsed = 00:02:05 . Memory (MB): peak = 1337.895 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1ab16c40c

Time (s): cpu = 00:03:01 ; elapsed = 00:02:09 . Memory (MB): peak = 1337.895 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1a413a25e

Time (s): cpu = 00:03:02 ; elapsed = 00:02:10 . Memory (MB): peak = 1337.895 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 21cb2d0d8

Time (s): cpu = 00:03:36 ; elapsed = 00:02:45 . Memory (MB): peak = 1337.895 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1348cd848

Time (s): cpu = 00:03:38 ; elapsed = 00:02:47 . Memory (MB): peak = 1337.895 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1348cd848

Time (s): cpu = 00:03:39 ; elapsed = 00:02:48 . Memory (MB): peak = 1337.895 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1348cd848

Time (s): cpu = 00:03:40 ; elapsed = 00:02:49 . Memory (MB): peak = 1337.895 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.214. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 21fa26e01

Time (s): cpu = 00:04:32 ; elapsed = 00:03:33 . Memory (MB): peak = 1337.895 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 21fa26e01

Time (s): cpu = 00:04:33 ; elapsed = 00:03:34 . Memory (MB): peak = 1337.895 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21fa26e01

Time (s): cpu = 00:04:34 ; elapsed = 00:03:35 . Memory (MB): peak = 1337.895 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 21fa26e01

Time (s): cpu = 00:04:34 ; elapsed = 00:03:35 . Memory (MB): peak = 1337.895 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 18015fe35

Time (s): cpu = 00:04:34 ; elapsed = 00:03:35 . Memory (MB): peak = 1337.895 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18015fe35

Time (s): cpu = 00:04:35 ; elapsed = 00:03:36 . Memory (MB): peak = 1337.895 ; gain = 0.000
Ending Placer Task | Checksum: aaccfca2

Time (s): cpu = 00:04:37 ; elapsed = 00:03:37 . Memory (MB): peak = 1337.895 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:50 ; elapsed = 00:03:45 . Memory (MB): peak = 1337.895 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 1337.895 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/klosey/Desktop/ee4218_project/ee4218_project.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1337.895 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1337.895 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.501 . Memory (MB): peak = 1337.895 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 1337.895 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 73a0dd15 ConstDB: 0 ShapeSum: 372c1f8d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14d5b52ba

Time (s): cpu = 00:01:02 ; elapsed = 00:00:50 . Memory (MB): peak = 1337.895 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14d5b52ba

Time (s): cpu = 00:01:04 ; elapsed = 00:00:51 . Memory (MB): peak = 1337.895 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14d5b52ba

Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 1337.895 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14d5b52ba

Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 1337.895 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20065816e

Time (s): cpu = 00:01:35 ; elapsed = 00:01:10 . Memory (MB): peak = 1380.031 ; gain = 42.137
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.324  | TNS=0.000  | WHS=-0.216 | THS=-93.256|

Phase 2 Router Initialization | Checksum: 124c02ddc

Time (s): cpu = 00:01:47 ; elapsed = 00:01:18 . Memory (MB): peak = 1512.715 ; gain = 174.820

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e270d525

Time (s): cpu = 00:02:39 ; elapsed = 00:01:46 . Memory (MB): peak = 1533.195 ; gain = 195.301

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8483
 Number of Nodes with overlaps = 1075
 Number of Nodes with overlaps = 178
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1152f9ccd

Time (s): cpu = 00:04:49 ; elapsed = 00:03:10 . Memory (MB): peak = 1533.195 ; gain = 195.301
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.801 | TNS=-434.552| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: e70ac6d1

Time (s): cpu = 00:04:51 ; elapsed = 00:03:11 . Memory (MB): peak = 1533.195 ; gain = 195.301

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: f44be072

Time (s): cpu = 00:04:54 ; elapsed = 00:03:14 . Memory (MB): peak = 1533.195 ; gain = 195.301
Phase 4.1.2 GlobIterForTiming | Checksum: 118f94c2d

Time (s): cpu = 00:04:55 ; elapsed = 00:03:15 . Memory (MB): peak = 1533.195 ; gain = 195.301
Phase 4.1 Global Iteration 0 | Checksum: 118f94c2d

Time (s): cpu = 00:04:55 ; elapsed = 00:03:15 . Memory (MB): peak = 1533.195 ; gain = 195.301

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 808
 Number of Nodes with overlaps = 478
 Number of Nodes with overlaps = 261
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 21bd7df64

Time (s): cpu = 00:05:54 ; elapsed = 00:03:55 . Memory (MB): peak = 1533.195 ; gain = 195.301
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.296 | TNS=-6.165 | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 1a7ce883a

Time (s): cpu = 00:05:56 ; elapsed = 00:03:57 . Memory (MB): peak = 1533.195 ; gain = 195.301

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 15ca6f587

Time (s): cpu = 00:05:59 ; elapsed = 00:03:59 . Memory (MB): peak = 1533.195 ; gain = 195.301
Phase 4.2.2 GlobIterForTiming | Checksum: 17354bbf9

Time (s): cpu = 00:06:01 ; elapsed = 00:04:01 . Memory (MB): peak = 1533.195 ; gain = 195.301
Phase 4.2 Global Iteration 1 | Checksum: 17354bbf9

Time (s): cpu = 00:06:01 ; elapsed = 00:04:01 . Memory (MB): peak = 1533.195 ; gain = 195.301

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 394
 Number of Nodes with overlaps = 149
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 25340b3d3

Time (s): cpu = 00:06:26 ; elapsed = 00:04:18 . Memory (MB): peak = 1533.195 ; gain = 195.301
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.238 | TNS=-0.992 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 21ac9c041

Time (s): cpu = 00:06:27 ; elapsed = 00:04:19 . Memory (MB): peak = 1533.195 ; gain = 195.301
Phase 4 Rip-up And Reroute | Checksum: 21ac9c041

Time (s): cpu = 00:06:27 ; elapsed = 00:04:19 . Memory (MB): peak = 1533.195 ; gain = 195.301

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 245cd7800

Time (s): cpu = 00:06:37 ; elapsed = 00:04:25 . Memory (MB): peak = 1533.195 ; gain = 195.301
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.123 | TNS=-0.292 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 17bdadd0c

Time (s): cpu = 00:06:38 ; elapsed = 00:04:25 . Memory (MB): peak = 1533.195 ; gain = 195.301

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17bdadd0c

Time (s): cpu = 00:06:39 ; elapsed = 00:04:25 . Memory (MB): peak = 1533.195 ; gain = 195.301
Phase 5 Delay and Skew Optimization | Checksum: 17bdadd0c

Time (s): cpu = 00:06:39 ; elapsed = 00:04:25 . Memory (MB): peak = 1533.195 ; gain = 195.301

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c3d09795

Time (s): cpu = 00:06:43 ; elapsed = 00:04:28 . Memory (MB): peak = 1533.195 ; gain = 195.301
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.123 | TNS=-0.292 | WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1789f8c21

Time (s): cpu = 00:06:43 ; elapsed = 00:04:28 . Memory (MB): peak = 1533.195 ; gain = 195.301
Phase 6 Post Hold Fix | Checksum: 1789f8c21

Time (s): cpu = 00:06:43 ; elapsed = 00:04:28 . Memory (MB): peak = 1533.195 ; gain = 195.301

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 12.0528 %
  Global Horizontal Routing Utilization  = 15.615 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 92.7928%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X57Y34 -> INT_R_X57Y34
   INT_L_X62Y27 -> INT_L_X62Y27
South Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 94.1176%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X39Y49 -> INT_R_X39Y49
   INT_R_X39Y47 -> INT_R_X39Y47
   INT_R_X53Y37 -> INT_R_X53Y37
   INT_R_X57Y37 -> INT_R_X57Y37
   INT_R_X53Y36 -> INT_R_X53Y36
West Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y43 -> INT_L_X32Y43
   INT_R_X33Y43 -> INT_R_X33Y43
Phase 7 Route finalize | Checksum: 1c2b2d229

Time (s): cpu = 00:06:44 ; elapsed = 00:04:29 . Memory (MB): peak = 1533.195 ; gain = 195.301

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c2b2d229

Time (s): cpu = 00:06:44 ; elapsed = 00:04:29 . Memory (MB): peak = 1533.195 ; gain = 195.301

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a58d6875

Time (s): cpu = 00:06:48 ; elapsed = 00:04:33 . Memory (MB): peak = 1533.195 ; gain = 195.301

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.123 | TNS=-0.292 | WHS=0.022  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1a58d6875

Time (s): cpu = 00:06:48 ; elapsed = 00:04:33 . Memory (MB): peak = 1533.195 ; gain = 195.301
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:06:51 ; elapsed = 00:04:35 . Memory (MB): peak = 1533.195 ; gain = 195.301

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:04 ; elapsed = 00:04:43 . Memory (MB): peak = 1533.195 ; gain = 195.301
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 1533.195 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/klosey/Desktop/ee4218_project/ee4218_project.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1533.195 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/klosey/Desktop/ee4218_project/ee4218_project.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 1533.195 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/klosey/Desktop/ee4218_project/ee4218_project.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 1533.195 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1537.762 ; gain = 4.566
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
83 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1600.992 ; gain = 63.230
INFO: [Common 17-206] Exiting Vivado at Thu Nov 15 07:34:01 2018...
