git clone --depth 1 --no-tags https://github.com/JDuchniewicz/de0-nano-soc-starter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471667566
git clone --depth 1 --no-tags https://github.com/Hemant2001-hsy/JK_Flipflop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472041530
git clone --depth 1 --no-tags https://github.com/Sumith-Dandgall/SEQUENCE_DETECTOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472707811
git clone --depth 1 --no-tags https://github.com/Yichuan-Cheng/single_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474834749
git clone --depth 1 --no-tags https://github.com/kazkojima/db-workspace-for-kintex7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474905551
git clone --depth 1 --no-tags https://github.com/johnnyjwaity/FPGA_Gameboy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474940311
git clone --depth 1 --no-tags https://github.com/zbigos/wrapped-vgademo-on-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471738399
git clone --depth 1 --no-tags https://github.com/atcharpentie/AES_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471720325
git clone --depth 1 --no-tags https://github.com/21madanputlekar/RAM_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474555597
git clone --depth 1 --no-tags https://github.com/AbhishekSawkar1/GCDFsm-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474566204
git clone --depth 1 --no-tags https://github.com/songsm921/Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468790424
git clone --depth 1 --no-tags https://github.com/hitagi64/VerilogRiscVCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468941539
git clone --depth 1 --no-tags https://github.com/alvarogd16/maquina-rudimentaria.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469069892
git clone --depth 1 --no-tags https://github.com/DevPrakash2002/Win-Predictor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469036373
git clone --depth 1 --no-tags https://github.com/Ever-glow/Inflearn_VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470589238
git clone --depth 1 --no-tags https://github.com/gdpande97/ece260b_dummy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470527209
git clone --depth 1 --no-tags https://github.com/brandenap1/BitMap-Image-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470653291
git clone --depth 1 --no-tags https://github.com/AnuarZhanat/Lab3_CuteProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469270516
git clone --depth 1 --no-tags https://github.com/Mustafa-RS/Matrix-SDK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474609252
git clone --depth 1 --no-tags https://github.com/naiyu0609/32bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468748581
git clone --depth 1 --no-tags https://github.com/VigneshKPoojari/pipeline-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474049204
git clone --depth 1 --no-tags https://github.com/itzinstavenky/01fe19bec131_ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473980287
git clone --depth 1 --no-tags https://github.com/frank355325/s1410932026.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473987557
git clone --depth 1 --no-tags https://github.com/Prajwalsn17/Sequence_Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474026706
git clone --depth 1 --no-tags https://github.com/Felipefams/AC1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468922588
git clone --depth 1 --no-tags https://github.com/aanujdu/openlane_z2a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471424795
git clone --depth 1 --no-tags https://github.com/burhandarugar/ADLD_01FE19BEC232.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471738758
git clone --depth 1 --no-tags https://github.com/hank95179/verilog-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471625457
git clone --depth 1 --no-tags https://github.com/santoshmudenur/Ripple-carry-adder-verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472078109
git clone --depth 1 --no-tags https://github.com/nxquangce/make-fpga-easier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472063638
git clone --depth 1 --no-tags https://github.com/Sumith-Dandgall/GCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472704617
git clone --depth 1 --no-tags https://github.com/RajKumarSeth/Capstone-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472220266
git clone --depth 1 --no-tags https://github.com/ykhr7121rkhy/AVR_single_cycle_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472332841
git clone --depth 1 --no-tags https://github.com/sebasworld/Baggage-Drop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473705146
git clone --depth 1 --no-tags https://github.com/AlPrime2k1/Sequential-Logic-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473722449
git clone --depth 1 --no-tags https://github.com/ahmetyazicii/MiniMIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473734449
git clone --depth 1 --no-tags https://github.com/YsabellaRomero/PSDI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469504585
git clone --depth 1 --no-tags https://github.com/adi10197/ECE260FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469597828
git clone --depth 1 --no-tags https://github.com/javk-cpu/hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470345317
git clone --depth 1 --no-tags https://github.com/HoChuanYu/DLAB_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470599200
git clone --depth 1 --no-tags https://github.com/preston-1/Countdown-Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470555975
git clone --depth 1 --no-tags https://github.com/noahschmid/ddca_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473231490
git clone --depth 1 --no-tags https://github.com/Procenne-Digital-Design/pseudo-secure-memory-AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472671476
git clone --depth 1 --no-tags https://github.com/yongatek/caravel_yonga-ibex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472782496
git clone --depth 1 --no-tags https://github.com/hemakongi/ADLA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472450545
git clone --depth 1 --no-tags https://github.com/jquentino/micmic-trab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471866322
git clone --depth 1 --no-tags https://github.com/01fe19bec115/ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472031520
git clone --depth 1 --no-tags https://github.com/TheXGood/Rose-Simple-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472194716
git clone --depth 1 --no-tags https://github.com/vinayakkp2000/Sequence-Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474088048
git clone --depth 1 --no-tags https://github.com/DJ-dineshjoshi/async_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474711364
git clone --depth 1 --no-tags https://github.com/Boston-University-Projects/Computer-Engineering-Fundamentals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474680053
git clone --depth 1 --no-tags https://github.com/01FE20BEC420/ASSIGNMENT2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474404499
git clone --depth 1 --no-tags https://github.com/21madanputlekar/Sequence_Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474555959
git clone --depth 1 --no-tags https://github.com/hysun00/DSL4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469808721
git clone --depth 1 --no-tags https://github.com/crlarsen/cvtsw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469444609
git clone --depth 1 --no-tags https://github.com/V0XNIHILI/open-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471670504
git clone --depth 1 --no-tags https://github.com/LongStudy/EEE5015_eda.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471266011
git clone --depth 1 --no-tags https://github.com/Hemant2001-hsy/SR_Flipflop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472039469
git clone --depth 1 --no-tags https://github.com/mkelser/CS-552-Pipelined-Microprocessor-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470800135
git clone --depth 1 --no-tags https://github.com/squarecode/TangNano4k.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472240666
git clone --depth 1 --no-tags https://github.com/tejsudarshan/TicTacToe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472389493
git clone --depth 1 --no-tags https://github.com/santoshmudenur/And-gate-verilog-code-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472076561
git clone --depth 1 --no-tags https://github.com/Talha-Ahmed-1/SoC-Now-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472047895
git clone --depth 1 --no-tags https://github.com/insom/bx-vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471857669
git clone --depth 1 --no-tags https://github.com/adithi-su/OpenLane-EDA-16-Bit-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471607381
git clone --depth 1 --no-tags https://github.com/ouzhoucheng/FPGA-stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471725896
git clone --depth 1 --no-tags https://github.com/skxsvc/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472576773
git clone --depth 1 --no-tags https://github.com/AbhishekSawkar1/SequenceDetector-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474565636
git clone --depth 1 --no-tags https://github.com/khaledswilam/Single_Cycle_MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474966800
git clone --depth 1 --no-tags https://github.com/Linkegvh/FYP_Complete_Prototype_Code_Base.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474904609
git clone --depth 1 --no-tags https://github.com/01fe20bec426/car-parking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475011436
git clone --depth 1 --no-tags https://github.com/eaglestrike10/egg-timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469195529
git clone --depth 1 --no-tags https://github.com/AndyLi1998/Xilinx-Spartan-Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469194464
git clone --depth 1 --no-tags https://github.com/santoshmudenur/XOR-gate-verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474052154
git clone --depth 1 --no-tags https://github.com/Hemant2001-hsy/Half_Substractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474107381
git clone --depth 1 --no-tags https://github.com/ninadshenvi/GCD_FSM_using_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474100774
git clone --depth 1 --no-tags https://github.com/ninadshenvi/PIPELINE_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474109584
git clone --depth 1 --no-tags https://github.com/ANUPBENNI/memory_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474135635
git clone --depth 1 --no-tags https://github.com/JinFuuMugen/kuznetchik.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474192946
git clone --depth 1 --no-tags https://github.com/sicajc/2018_IMAGE_DISPLAY_CTR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473990985
git clone --depth 1 --no-tags https://github.com/ruisheng1/1410932021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474011666
git clone --depth 1 --no-tags https://github.com/Goshisanniichi/256x32_RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473786918
git clone --depth 1 --no-tags https://github.com/01fe20bec404/PIPELINE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473954184
git clone --depth 1 --no-tags https://github.com/Mahalasu/VLSI_Final_Proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470453452
git clone --depth 1 --no-tags https://github.com/Markay12/Lab3_SwordFSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470361182
git clone --depth 1 --no-tags https://github.com/1y1c0c8/IC_Contest2022_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470984489
git clone --depth 1 --no-tags https://github.com/Ayman-Helal/Singel_Cycled_MIPS_Processor_Harvard_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471157823
git clone --depth 1 --no-tags https://github.com/vedi97/Scalable-MUX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471124074
git clone --depth 1 --no-tags https://github.com/pipipipi2002/EE2026-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473421529
git clone --depth 1 --no-tags https://github.com/yizhiyuzishao/mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472594583
git clone --depth 1 --no-tags https://github.com/LIAOGUAN-WEI/3-8-decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473202847
git clone --depth 1 --no-tags https://github.com/yousefosama654/Verilog-PTS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473388911
git clone --depth 1 --no-tags https://github.com/Sumith-Dandgall/PARKING_SYSTEM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472706950
