// Seed: 3235859297
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wor id_12 = id_11;
  wire id_13;
  supply0 id_14;
  assign id_12 = 1;
  assign id_13 = id_13;
  supply0 id_15 = id_14 > id_15;
  wire id_16, id_17;
  assign id_13 = id_7;
  always #1 id_10 = id_15;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  assign id_4 = id_4;
  wire id_5 = id_4, id_6;
  module_0(
      id_4, id_1, id_3, id_2, id_1, id_4, id_5, id_5, id_4, id_6, id_6
  );
endmodule
