- Entry: 1
  Time: Wed May 22 08:41:08 2024
  Command: qrun -64 -gui -onfinish stop -classdebug -uvmcontrol=all -msgmode both +uvm_set_config_int=*,enable_transaction_viewing,1 -permit_unmatched_virtual_intf -l run.log -f D:\github\basic-verilog-component\Basic-Logic-Components\AND-Gate\tb\uvmf_template_output\project_benches\AND\sim\top.qf -sv_seed 0 -msglimit error -msglimitcount 20 -do "set IterationLimit 140000; set NoQuitOnFinish 1; coverage attribute -name TESTNAME -value test_top; coverage save -onexit test_top.ucdb;onbreak {resume}; set PrefSource (OpenOnBreak) 0; radix hex showbase;;run 0; do wave.do" -coverage +cover=sbfec+/hdl_top/DUT. +UVM_TESTNAME=test_top +acc +uvm_set_config_int=*,enable_transaction_viewing,1 -top hdl_top -top hvl_top -suppress 8887,2286 -covermultiuserenv 
- Entry: 2
  Time: Wed May 22 09:15:31 2024
  Command: qrun -64 -gui -onfinish stop -classdebug -uvmcontrol=all -msgmode both +uvm_set_config_int=*,enable_transaction_viewing,1 -permit_unmatched_virtual_intf -l run.log -f D:\github\basic-verilog-component\Basic-Logic-Components\AND-Gate\tb\uvmf_template_output\project_benches\AND\sim\top.qf -sv_seed 0 -msglimit error -msglimitcount 20 -do "set IterationLimit 140000; set NoQuitOnFinish 1; coverage attribute -name TESTNAME -value test_top; coverage save -onexit test_top.ucdb;onbreak {resume}; set PrefSource (OpenOnBreak) 0; radix hex showbase;;run 0; do wave.do" -coverage +cover=sbfec+/hdl_top/DUT. +UVM_TESTNAME=test_top +acc +uvm_set_config_int=*,enable_transaction_viewing,1 -top hdl_top -top hvl_top -suppress 8887,2286 -covermultiuserenv 
