TimeQuest Timing Analyzer report for video_display
Sun Jun  7 16:25:17 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'td_clk27'
 13. Slow 1200mV 85C Model Setup: 'vga:vga_output|pixel_clock'
 14. Slow 1200mV 85C Model Setup: 'clk50'
 15. Slow 1200mV 85C Model Hold: 'clk50'
 16. Slow 1200mV 85C Model Hold: 'td_clk27'
 17. Slow 1200mV 85C Model Hold: 'vga:vga_output|pixel_clock'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'td_clk27'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'clk50'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'vga:vga_output|pixel_clock'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Propagation Delay
 26. Minimum Propagation Delay
 27. Slow 1200mV 85C Model Metastability Summary
 28. Slow 1200mV 0C Model Fmax Summary
 29. Slow 1200mV 0C Model Setup Summary
 30. Slow 1200mV 0C Model Hold Summary
 31. Slow 1200mV 0C Model Recovery Summary
 32. Slow 1200mV 0C Model Removal Summary
 33. Slow 1200mV 0C Model Minimum Pulse Width Summary
 34. Slow 1200mV 0C Model Setup: 'td_clk27'
 35. Slow 1200mV 0C Model Setup: 'vga:vga_output|pixel_clock'
 36. Slow 1200mV 0C Model Setup: 'clk50'
 37. Slow 1200mV 0C Model Hold: 'clk50'
 38. Slow 1200mV 0C Model Hold: 'td_clk27'
 39. Slow 1200mV 0C Model Hold: 'vga:vga_output|pixel_clock'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'td_clk27'
 41. Slow 1200mV 0C Model Minimum Pulse Width: 'clk50'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'vga:vga_output|pixel_clock'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Propagation Delay
 48. Minimum Propagation Delay
 49. Slow 1200mV 0C Model Metastability Summary
 50. Fast 1200mV 0C Model Setup Summary
 51. Fast 1200mV 0C Model Hold Summary
 52. Fast 1200mV 0C Model Recovery Summary
 53. Fast 1200mV 0C Model Removal Summary
 54. Fast 1200mV 0C Model Minimum Pulse Width Summary
 55. Fast 1200mV 0C Model Setup: 'td_clk27'
 56. Fast 1200mV 0C Model Setup: 'vga:vga_output|pixel_clock'
 57. Fast 1200mV 0C Model Setup: 'clk50'
 58. Fast 1200mV 0C Model Hold: 'clk50'
 59. Fast 1200mV 0C Model Hold: 'td_clk27'
 60. Fast 1200mV 0C Model Hold: 'vga:vga_output|pixel_clock'
 61. Fast 1200mV 0C Model Minimum Pulse Width: 'td_clk27'
 62. Fast 1200mV 0C Model Minimum Pulse Width: 'clk50'
 63. Fast 1200mV 0C Model Minimum Pulse Width: 'vga:vga_output|pixel_clock'
 64. Setup Times
 65. Hold Times
 66. Clock to Output Times
 67. Minimum Clock to Output Times
 68. Propagation Delay
 69. Minimum Propagation Delay
 70. Fast 1200mV 0C Model Metastability Summary
 71. Multicorner Timing Analysis Summary
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Propagation Delay
 77. Minimum Propagation Delay
 78. Board Trace Model Assignments
 79. Input Transition Times
 80. Signal Integrity Metrics (Slow 1200mv 0c Model)
 81. Signal Integrity Metrics (Slow 1200mv 85c Model)
 82. Signal Integrity Metrics (Fast 1200mv 0c Model)
 83. Setup Transfers
 84. Hold Transfers
 85. Report TCCS
 86. Report RSKM
 87. Unconstrained Paths
 88. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; video_display                                      ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                 ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+
; Clock Name                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                        ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+
; clk50                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk50 }                      ;
; td_clk27                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { td_clk27 }                   ;
; vga:vga_output|pixel_clock ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vga:vga_output|pixel_clock } ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+


+------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                               ;
+------------+-----------------+----------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                 ; Note ;
+------------+-----------------+----------------------------+------+
; 33.68 MHz  ; 33.68 MHz       ; td_clk27                   ;      ;
; 129.37 MHz ; 129.37 MHz      ; vga:vga_output|pixel_clock ;      ;
+------------+-----------------+----------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                  ;
+----------------------------+---------+---------------+
; Clock                      ; Slack   ; End Point TNS ;
+----------------------------+---------+---------------+
; td_clk27                   ; -14.346 ; -3394.882     ;
; vga:vga_output|pixel_clock ; -3.492  ; -139.774      ;
; clk50                      ; -0.145  ; -0.145        ;
+----------------------------+---------+---------------+


+----------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                 ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; clk50                      ; 0.065 ; 0.000         ;
; td_clk27                   ; 0.388 ; 0.000         ;
; vga:vga_output|pixel_clock ; 0.403 ; 0.000         ;
+----------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary   ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; td_clk27                   ; -3.000 ; -2136.435     ;
; clk50                      ; -3.000 ; -4.285        ;
; vga:vga_output|pixel_clock ; -1.285 ; -109.225      ;
+----------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'td_clk27'                                                                                                                                                                                     ;
+---------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                  ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -14.346 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a82~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.354     ; 14.490     ;
; -14.346 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a82~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.354     ; 14.490     ;
; -14.345 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.358     ; 14.485     ;
; -14.345 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.358     ; 14.485     ;
; -14.344 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a82~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.354     ; 14.488     ;
; -14.344 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a82~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.354     ; 14.488     ;
; -14.343 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.358     ; 14.483     ;
; -14.343 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.358     ; 14.483     ;
; -14.342 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a82~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.354     ; 14.486     ;
; -14.341 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.358     ; 14.481     ;
; -14.341 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a82~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.354     ; 14.485     ;
; -14.340 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.358     ; 14.480     ;
; -14.338 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a82~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.354     ; 14.482     ;
; -14.337 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.358     ; 14.477     ;
; -14.306 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.357     ; 14.447     ;
; -14.306 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.357     ; 14.447     ;
; -14.304 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.357     ; 14.445     ;
; -14.304 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.357     ; 14.445     ;
; -14.302 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.357     ; 14.443     ;
; -14.301 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.357     ; 14.442     ;
; -14.298 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.357     ; 14.439     ;
; -14.288 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a82~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.353     ; 14.433     ;
; -14.287 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.357     ; 14.428     ;
; -14.253 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a33~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.329     ; 14.422     ;
; -14.253 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a33~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.329     ; 14.422     ;
; -14.251 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a33~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.329     ; 14.420     ;
; -14.251 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a33~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.329     ; 14.420     ;
; -14.249 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a33~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.329     ; 14.418     ;
; -14.248 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.356     ; 14.390     ;
; -14.248 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a33~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.329     ; 14.417     ;
; -14.245 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a33~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.329     ; 14.414     ;
; -14.244 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a1~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.352     ; 14.390     ;
; -14.244 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a1~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.352     ; 14.390     ;
; -14.242 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a1~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.352     ; 14.388     ;
; -14.242 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a1~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.352     ; 14.388     ;
; -14.240 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a1~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.352     ; 14.386     ;
; -14.239 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a1~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.352     ; 14.385     ;
; -14.238 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a66~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.329     ; 14.407     ;
; -14.238 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a66~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.329     ; 14.407     ;
; -14.236 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a66~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.329     ; 14.405     ;
; -14.236 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a66~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.329     ; 14.405     ;
; -14.236 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a1~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.352     ; 14.382     ;
; -14.234 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.340     ; 14.392     ;
; -14.234 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.340     ; 14.392     ;
; -14.234 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a66~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.329     ; 14.403     ;
; -14.233 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a66~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.329     ; 14.402     ;
; -14.232 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.340     ; 14.390     ;
; -14.232 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.340     ; 14.390     ;
; -14.230 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.340     ; 14.388     ;
; -14.230 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a66~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.329     ; 14.399     ;
; -14.229 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.340     ; 14.387     ;
; -14.226 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.340     ; 14.384     ;
; -14.196 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a36~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.338     ; 14.356     ;
; -14.196 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a36~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.338     ; 14.356     ;
; -14.195 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a33~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.328     ; 14.365     ;
; -14.194 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a36~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.338     ; 14.354     ;
; -14.194 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a36~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.338     ; 14.354     ;
; -14.192 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a36~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.338     ; 14.352     ;
; -14.191 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a36~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.338     ; 14.351     ;
; -14.188 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a36~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.338     ; 14.348     ;
; -14.186 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a1~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.351     ; 14.333     ;
; -14.184 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a84~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.344     ; 14.338     ;
; -14.184 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a84~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.344     ; 14.338     ;
; -14.182 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a84~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.344     ; 14.336     ;
; -14.182 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a84~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.344     ; 14.336     ;
; -14.180 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a84~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.344     ; 14.334     ;
; -14.180 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a66~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.328     ; 14.350     ;
; -14.179 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a84~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.344     ; 14.333     ;
; -14.176 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a84~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.344     ; 14.330     ;
; -14.176 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.339     ; 14.335     ;
; -14.148 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a113~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.356     ; 14.290     ;
; -14.148 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a113~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.356     ; 14.290     ;
; -14.146 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a113~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.356     ; 14.288     ;
; -14.146 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a113~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.356     ; 14.288     ;
; -14.145 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.334     ; 14.309     ;
; -14.145 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.334     ; 14.309     ;
; -14.144 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a113~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.356     ; 14.286     ;
; -14.143 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.334     ; 14.307     ;
; -14.143 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.334     ; 14.307     ;
; -14.143 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a113~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.356     ; 14.285     ;
; -14.141 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.334     ; 14.305     ;
; -14.140 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.334     ; 14.304     ;
; -14.140 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a113~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.356     ; 14.282     ;
; -14.138 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a36~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.337     ; 14.299     ;
; -14.137 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.334     ; 14.301     ;
; -14.126 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a84~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.343     ; 14.281     ;
; -14.120 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.350     ; 14.268     ;
; -14.120 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.350     ; 14.268     ;
; -14.118 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.350     ; 14.266     ;
; -14.118 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.350     ; 14.266     ;
; -14.118 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a65~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.330     ; 14.286     ;
; -14.118 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a65~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.330     ; 14.286     ;
; -14.116 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.350     ; 14.264     ;
; -14.116 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a65~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.330     ; 14.284     ;
; -14.116 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a65~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.330     ; 14.284     ;
; -14.115 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.350     ; 14.263     ;
; -14.114 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a65~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.330     ; 14.282     ;
; -14.113 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a65~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.330     ; 14.281     ;
; -14.112 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.350     ; 14.260     ;
; -14.110 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a65~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.330     ; 14.278     ;
+---------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'vga:vga_output|pixel_clock'                                                                                                           ;
+--------+-----------------------------+---------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                   ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+---------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -3.492 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.409      ;
; -3.492 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.409      ;
; -3.490 ; vga:vga_output|h_count[3]   ; vga:vga_output|v_count[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.407      ;
; -3.490 ; vga:vga_output|h_count[3]   ; vga:vga_output|v_count[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.407      ;
; -3.365 ; vga:vga_output|pixel_row[3] ; ram_read_addr[14]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; -0.032     ; 3.831      ;
; -3.355 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.272      ;
; -3.355 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.272      ;
; -3.346 ; vga:vga_output|pixel_row[3] ; ram_read_addr[15]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; -0.032     ; 3.812      ;
; -3.344 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.261      ;
; -3.344 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.261      ;
; -3.337 ; vga:vga_output|h_count[4]   ; vga:vga_output|v_count[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.254      ;
; -3.337 ; vga:vga_output|h_count[4]   ; vga:vga_output|v_count[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.254      ;
; -3.335 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.252      ;
; -3.334 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.251      ;
; -3.333 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[9] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.250      ;
; -3.333 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.250      ;
; -3.333 ; vga:vga_output|h_count[3]   ; vga:vga_output|v_count[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.250      ;
; -3.332 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.249      ;
; -3.332 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.249      ;
; -3.332 ; vga:vga_output|h_count[3]   ; vga:vga_output|v_count[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.249      ;
; -3.331 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.248      ;
; -3.331 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.248      ;
; -3.331 ; vga:vga_output|h_count[3]   ; vga:vga_output|v_count[9] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.248      ;
; -3.331 ; vga:vga_output|h_count[3]   ; vga:vga_output|v_count[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.248      ;
; -3.330 ; vga:vga_output|h_count[3]   ; vga:vga_output|v_count[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.247      ;
; -3.330 ; vga:vga_output|h_count[3]   ; vga:vga_output|v_count[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.247      ;
; -3.329 ; vga:vga_output|h_count[3]   ; vga:vga_output|v_count[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.246      ;
; -3.329 ; vga:vga_output|h_count[3]   ; vga:vga_output|v_count[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.246      ;
; -3.214 ; vga:vga_output|pixel_row[1] ; ram_read_addr[14]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; -0.032     ; 3.680      ;
; -3.199 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.116      ;
; -3.199 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.116      ;
; -3.195 ; vga:vga_output|pixel_row[1] ; ram_read_addr[15]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; -0.032     ; 3.661      ;
; -3.193 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.110      ;
; -3.192 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.109      ;
; -3.191 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.108      ;
; -3.189 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.106      ;
; -3.187 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.104      ;
; -3.186 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[9] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.103      ;
; -3.186 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.103      ;
; -3.185 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.102      ;
; -3.183 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.100      ;
; -3.183 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.100      ;
; -3.180 ; vga:vga_output|h_count[4]   ; vga:vga_output|v_count[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.097      ;
; -3.180 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.097      ;
; -3.180 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[9] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.097      ;
; -3.179 ; vga:vga_output|h_count[4]   ; vga:vga_output|v_count[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.096      ;
; -3.178 ; vga:vga_output|h_count[4]   ; vga:vga_output|v_count[9] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.095      ;
; -3.178 ; vga:vga_output|h_count[4]   ; vga:vga_output|v_count[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.095      ;
; -3.178 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.095      ;
; -3.177 ; vga:vga_output|h_count[4]   ; vga:vga_output|v_count[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.094      ;
; -3.177 ; vga:vga_output|h_count[4]   ; vga:vga_output|v_count[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.094      ;
; -3.177 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.094      ;
; -3.176 ; vga:vga_output|h_count[4]   ; vga:vga_output|v_count[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.093      ;
; -3.176 ; vga:vga_output|h_count[4]   ; vga:vga_output|v_count[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.093      ;
; -3.174 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.091      ;
; -3.172 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.089      ;
; -3.149 ; vga:vga_output|h_count[9]   ; vga:vga_output|v_count[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.082     ; 4.065      ;
; -3.149 ; vga:vga_output|h_count[9]   ; vga:vga_output|v_count[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.082     ; 4.065      ;
; -3.134 ; vga:vga_output|pixel_row[4] ; ram_read_addr[14]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; -0.032     ; 3.600      ;
; -3.124 ; vga:vga_output|pixel_row[0] ; ram_read_addr[14]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; -0.032     ; 3.590      ;
; -3.119 ; vga:vga_output|pixel_row[2] ; ram_read_addr[14]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; -0.032     ; 3.585      ;
; -3.115 ; vga:vga_output|pixel_row[4] ; ram_read_addr[15]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; -0.032     ; 3.581      ;
; -3.110 ; vga:vga_output|h_count[7]   ; vga:vga_output|v_count[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.027      ;
; -3.110 ; vga:vga_output|h_count[7]   ; vga:vga_output|v_count[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 4.027      ;
; -3.105 ; vga:vga_output|pixel_row[0] ; ram_read_addr[15]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; -0.032     ; 3.571      ;
; -3.100 ; vga:vga_output|pixel_row[2] ; ram_read_addr[15]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; -0.032     ; 3.566      ;
; -3.095 ; vga:vga_output|pixel_row[5] ; ram_read_addr[14]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; -0.032     ; 3.561      ;
; -3.076 ; vga:vga_output|pixel_row[5] ; ram_read_addr[15]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; -0.032     ; 3.542      ;
; -3.074 ; vga:vga_output|h_count[1]   ; vga:vga_output|v_count[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.991      ;
; -3.074 ; vga:vga_output|h_count[1]   ; vga:vga_output|v_count[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.991      ;
; -3.070 ; vga:vga_output|v_count[9]   ; vga:vga_output|v_count[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.080     ; 3.988      ;
; -3.070 ; vga:vga_output|v_count[9]   ; vga:vga_output|v_count[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.080     ; 3.988      ;
; -3.042 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.959      ;
; -3.041 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.958      ;
; -3.040 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[9] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.957      ;
; -3.040 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.957      ;
; -3.039 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.956      ;
; -3.039 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.956      ;
; -3.038 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.955      ;
; -3.038 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.955      ;
; -3.030 ; vga:vga_output|pixel_row[3] ; ram_read_addr[13]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; -0.032     ; 3.496      ;
; -2.992 ; vga:vga_output|h_count[9]   ; vga:vga_output|v_count[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.082     ; 3.908      ;
; -2.991 ; vga:vga_output|h_count[9]   ; vga:vga_output|v_count[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.082     ; 3.907      ;
; -2.990 ; vga:vga_output|h_count[9]   ; vga:vga_output|v_count[9] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.082     ; 3.906      ;
; -2.990 ; vga:vga_output|h_count[9]   ; vga:vga_output|v_count[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.082     ; 3.906      ;
; -2.989 ; vga:vga_output|h_count[9]   ; vga:vga_output|v_count[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.082     ; 3.905      ;
; -2.989 ; vga:vga_output|h_count[9]   ; vga:vga_output|v_count[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.082     ; 3.905      ;
; -2.988 ; vga:vga_output|h_count[9]   ; vga:vga_output|v_count[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.082     ; 3.904      ;
; -2.988 ; vga:vga_output|h_count[9]   ; vga:vga_output|v_count[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.082     ; 3.904      ;
; -2.982 ; vga:vga_output|pixel_row[3] ; ram_read_addr[12]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; -0.032     ; 3.448      ;
; -2.953 ; vga:vga_output|h_count[7]   ; vga:vga_output|v_count[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.870      ;
; -2.952 ; vga:vga_output|h_count[7]   ; vga:vga_output|v_count[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.869      ;
; -2.951 ; vga:vga_output|h_count[7]   ; vga:vga_output|v_count[9] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.868      ;
; -2.951 ; vga:vga_output|h_count[7]   ; vga:vga_output|v_count[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.868      ;
; -2.950 ; vga:vga_output|h_count[7]   ; vga:vga_output|v_count[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.867      ;
; -2.950 ; vga:vga_output|h_count[7]   ; vga:vga_output|v_count[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.867      ;
; -2.949 ; vga:vga_output|h_count[7]   ; vga:vga_output|v_count[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.866      ;
; -2.949 ; vga:vga_output|h_count[7]   ; vga:vga_output|v_count[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.081     ; 3.866      ;
; -2.946 ; vga:vga_output|pixel_row[4] ; ram_read_addr[13]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; -0.032     ; 3.412      ;
; -2.937 ; vga:vga_output|pixel_row[7] ; ram_read_addr[14]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; -0.032     ; 3.403      ;
+--------+-----------------------------+---------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk50'                                                                                                                 ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; -0.145 ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; clk50       ; 0.500        ; 1.677      ; 2.542      ;
; 0.353  ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; clk50       ; 1.000        ; 1.677      ; 2.544      ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk50'                                                                                                                 ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; 0.065 ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; clk50       ; 0.000        ; 1.737      ; 2.250      ;
; 0.597 ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; clk50       ; -0.500       ; 1.737      ; 2.282      ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'td_clk27'                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                   ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; 0.388 ; led_count[1]                                               ; led_count[1]                                                                                              ; td_clk27                   ; td_clk27    ; 0.000        ; 0.095      ; 0.669      ;
; 0.393 ; led_count[0]                                               ; led_count[0]                                                                                              ; td_clk27                   ; td_clk27    ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; adv7180:decoder|state.READ                                 ; adv7180:decoder|state.READ                                                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.095      ; 0.674      ;
; 0.403 ; adv7180:decoder|\hs_manager:hs_idle                        ; adv7180:decoder|hs_flag                                                                                   ; td_clk27                   ; td_clk27    ; 0.000        ; 0.098      ; 0.687      ;
; 0.404 ; led_count[3]                                               ; led_count[3]                                                                                              ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; led_count[2]                                               ; led_count[2]                                                                                              ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; adv7180:decoder|\vs_manager:vs_idle                        ; adv7180:decoder|vs_flag                                                                                   ; td_clk27                   ; td_clk27    ; 0.000        ; 0.097      ; 0.687      ;
; 0.404 ; adv7180:decoder|ram_we                                     ; adv7180:decoder|ram_we                                                                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.669      ;
; 0.493 ; adv7180:decoder|\adv7180_decoder:data_buffer[14]           ; adv7180:decoder|ram_din[14]                                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.140      ; 0.819      ;
; 0.493 ; adv7180:decoder|\adv7180_decoder:data_buffer[11]           ; adv7180:decoder|ram_din[11]                                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.140      ; 0.819      ;
; 0.493 ; adv7180:decoder|\adv7180_decoder:data_buffer[12]           ; adv7180:decoder|ram_din[12]                                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.140      ; 0.819      ;
; 0.494 ; adv7180:decoder|\adv7180_decoder:data_buffer[3]            ; adv7180:decoder|ram_din[3]                                                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.140      ; 0.820      ;
; 0.494 ; adv7180:decoder|\adv7180_decoder:data_buffer[19]           ; adv7180:decoder|ram_din[19]                                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.140      ; 0.820      ;
; 0.494 ; adv7180:decoder|\adv7180_decoder:data_buffer[4]            ; adv7180:decoder|ram_din[4]                                                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.140      ; 0.820      ;
; 0.494 ; adv7180:decoder|\adv7180_decoder:data_buffer[20]           ; adv7180:decoder|ram_din[20]                                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.140      ; 0.820      ;
; 0.495 ; adv7180:decoder|\adv7180_decoder:data_buffer[28]           ; adv7180:decoder|ram_din[28]                                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.140      ; 0.821      ;
; 0.495 ; adv7180:decoder|\adv7180_decoder:data_buffer[24]           ; adv7180:decoder|ram_din[24]                                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.140      ; 0.821      ;
; 0.495 ; adv7180:decoder|\adv7180_decoder:data_buffer[0]            ; adv7180:decoder|ram_din[0]                                                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.140      ; 0.821      ;
; 0.495 ; adv7180:decoder|\adv7180_decoder:data_buffer[16]           ; adv7180:decoder|ram_din[16]                                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.140      ; 0.821      ;
; 0.495 ; adv7180:decoder|\adv7180_decoder:data_buffer[6]            ; adv7180:decoder|ram_din[6]                                                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.140      ; 0.821      ;
; 0.528 ; adv7180:decoder|\adv7180_decoder:data_buffer[30]           ; adv7180:decoder|ram_din[30]                                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.140      ; 0.854      ;
; 0.579 ; adv7180:decoder|\adv7180_decoder:data_buffer[22]           ; adv7180:decoder|ram_din[22]                                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.140      ; 0.905      ;
; 0.581 ; led_count[0]                                               ; led_count[1]                                                                                              ; td_clk27                   ; td_clk27    ; 0.000        ; 0.095      ; 0.862      ;
; 0.595 ; adv7180:decoder|\adv7180_decoder:data_buffer[27]           ; adv7180:decoder|ram_din[27]                                                                               ; td_clk27                   ; td_clk27    ; 0.000        ; 0.140      ; 0.921      ;
; 0.608 ; adv7180:decoder|\adv7180_decoder:next_data_address[26]     ; adv7180:decoder|data_address[26]                                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.080      ; 0.874      ;
; 0.609 ; adv7180:decoder|\adv7180_decoder:next_data_address[24]     ; adv7180:decoder|data_address[24]                                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.080      ; 0.875      ;
; 0.620 ; adv7180:decoder|\adv7180_decoder:next_data_address[18]     ; adv7180:decoder|data_address[18]                                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.885      ;
; 0.625 ; adv7180:decoder|\adv7180_decoder:next_data_address[16]     ; adv7180:decoder|data_address[16]                                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.890      ;
; 0.626 ; adv7180:decoder|\adv7180_decoder:next_data_address[11]     ; adv7180:decoder|\adv7180_decoder:next_data_address[11]                                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.097      ; 0.909      ;
; 0.634 ; \decoder_clock:clock_count[21]                             ; \decoder_clock:clock_count[21]                                                                            ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.899      ;
; 0.634 ; \decoder_clock:clock_count[5]                              ; \decoder_clock:clock_count[5]                                                                             ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.899      ;
; 0.634 ; adv7180:decoder|\adv7180_decoder:next_data_address[25]     ; adv7180:decoder|data_address[25]                                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.080      ; 0.900      ;
; 0.634 ; adv7180:decoder|\adv7180_decoder:next_data_address[29]     ; adv7180:decoder|data_address[29]                                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.080      ; 0.900      ;
; 0.635 ; \decoder_clock:clock_count[30]                             ; \decoder_clock:clock_count[30]                                                                            ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.900      ;
; 0.635 ; \decoder_clock:clock_count[2]                              ; \decoder_clock:clock_count[2]                                                                             ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.900      ;
; 0.635 ; \decoder_clock:clock_count[1]                              ; \decoder_clock:clock_count[1]                                                                             ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.900      ;
; 0.636 ; \decoder_clock:clock_count[27]                             ; \decoder_clock:clock_count[27]                                                                            ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.901      ;
; 0.636 ; \decoder_clock:clock_count[29]                             ; \decoder_clock:clock_count[29]                                                                            ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.901      ;
; 0.636 ; \decoder_clock:clock_count[28]                             ; \decoder_clock:clock_count[28]                                                                            ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.901      ;
; 0.636 ; \decoder_clock:clock_count[26]                             ; \decoder_clock:clock_count[26]                                                                            ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.901      ;
; 0.636 ; \decoder_clock:clock_count[18]                             ; \decoder_clock:clock_count[18]                                                                            ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.901      ;
; 0.636 ; \decoder_clock:clock_count[9]                              ; \decoder_clock:clock_count[9]                                                                             ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.901      ;
; 0.636 ; \decoder_clock:clock_count[4]                              ; \decoder_clock:clock_count[4]                                                                             ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.901      ;
; 0.636 ; \decoder_clock:clock_count[3]                              ; \decoder_clock:clock_count[3]                                                                             ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.901      ;
; 0.637 ; \decoder_clock:clock_count[25]                             ; \decoder_clock:clock_count[25]                                                                            ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.902      ;
; 0.637 ; adv7180:decoder|\adv7180_decoder:next_data_address[27]     ; adv7180:decoder|data_address[27]                                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.080      ; 0.903      ;
; 0.637 ; adv7180:decoder|\adv7180_decoder:clock_count[2]            ; adv7180:decoder|\adv7180_decoder:clock_count[2]                                                           ; td_clk27                   ; td_clk27    ; 0.000        ; 0.078      ; 0.901      ;
; 0.637 ; adv7180:decoder|\adv7180_decoder:clock_count[1]            ; adv7180:decoder|\adv7180_decoder:clock_count[1]                                                           ; td_clk27                   ; td_clk27    ; 0.000        ; 0.078      ; 0.901      ;
; 0.638 ; adv7180:decoder|\adv7180_decoder:clock_count[3]            ; adv7180:decoder|\adv7180_decoder:clock_count[3]                                                           ; td_clk27                   ; td_clk27    ; 0.000        ; 0.078      ; 0.902      ;
; 0.639 ; \decoder_clock:clock_count[8]                              ; \decoder_clock:clock_count[8]                                                                             ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.904      ;
; 0.639 ; adv7180:decoder|\adv7180_decoder:next_data_address[5]      ; adv7180:decoder|\adv7180_decoder:next_data_address[5]                                                     ; td_clk27                   ; td_clk27    ; 0.000        ; 0.097      ; 0.922      ;
; 0.640 ; \decoder_clock:clock_count[22]                             ; \decoder_clock:clock_count[22]                                                                            ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.905      ;
; 0.640 ; adv7180:decoder|\adv7180_decoder:next_data_address[1]      ; adv7180:decoder|\adv7180_decoder:next_data_address[1]                                                     ; td_clk27                   ; td_clk27    ; 0.000        ; 0.097      ; 0.923      ;
; 0.640 ; adv7180:decoder|\adv7180_decoder:next_data_address[2]      ; adv7180:decoder|\adv7180_decoder:next_data_address[2]                                                     ; td_clk27                   ; td_clk27    ; 0.000        ; 0.097      ; 0.923      ;
; 0.640 ; adv7180:decoder|\adv7180_decoder:next_data_address[4]      ; adv7180:decoder|\adv7180_decoder:next_data_address[4]                                                     ; td_clk27                   ; td_clk27    ; 0.000        ; 0.097      ; 0.923      ;
; 0.640 ; adv7180:decoder|\adv7180_decoder:next_data_address[12]     ; adv7180:decoder|\adv7180_decoder:next_data_address[12]                                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.097      ; 0.923      ;
; 0.640 ; adv7180:decoder|\adv7180_decoder:next_data_address[13]     ; adv7180:decoder|\adv7180_decoder:next_data_address[13]                                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.097      ; 0.923      ;
; 0.640 ; adv7180:decoder|\adv7180_decoder:next_data_address[14]     ; adv7180:decoder|\adv7180_decoder:next_data_address[14]                                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.097      ; 0.923      ;
; 0.641 ; adv7180:decoder|\adv7180_decoder:next_data_address[3]      ; adv7180:decoder|\adv7180_decoder:next_data_address[3]                                                     ; td_clk27                   ; td_clk27    ; 0.000        ; 0.097      ; 0.924      ;
; 0.641 ; adv7180:decoder|\adv7180_decoder:next_data_address[7]      ; adv7180:decoder|\adv7180_decoder:next_data_address[7]                                                     ; td_clk27                   ; td_clk27    ; 0.000        ; 0.097      ; 0.924      ;
; 0.641 ; adv7180:decoder|\adv7180_decoder:next_data_address[9]      ; adv7180:decoder|\adv7180_decoder:next_data_address[9]                                                     ; td_clk27                   ; td_clk27    ; 0.000        ; 0.097      ; 0.924      ;
; 0.641 ; adv7180:decoder|\adv7180_decoder:next_data_address[10]     ; adv7180:decoder|\adv7180_decoder:next_data_address[10]                                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.097      ; 0.924      ;
; 0.643 ; adv7180:decoder|\adv7180_decoder:clock_count[14]           ; adv7180:decoder|\adv7180_decoder:clock_count[14]                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.078      ; 0.907      ;
; 0.643 ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[14] ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[14]                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.078      ; 0.907      ;
; 0.644 ; adv7180:decoder|\adv7180_decoder:next_data_address[6]      ; adv7180:decoder|\adv7180_decoder:next_data_address[6]                                                     ; td_clk27                   ; td_clk27    ; 0.000        ; 0.097      ; 0.927      ;
; 0.644 ; adv7180:decoder|\adv7180_decoder:next_data_address[8]      ; adv7180:decoder|\adv7180_decoder:next_data_address[8]                                                     ; td_clk27                   ; td_clk27    ; 0.000        ; 0.097      ; 0.927      ;
; 0.644 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[12] ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[12]                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.078      ; 0.908      ;
; 0.644 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[13] ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[13]                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.078      ; 0.908      ;
; 0.644 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[14] ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[14]                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.078      ; 0.908      ;
; 0.644 ; adv7180:decoder|\adv7180_decoder:buffer_index[10]          ; adv7180:decoder|\adv7180_decoder:buffer_index[10]                                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; adv7180:decoder|\adv7180_decoder:clock_count[13]           ; adv7180:decoder|\adv7180_decoder:clock_count[13]                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.078      ; 0.908      ;
; 0.644 ; adv7180:decoder|\adv7180_decoder:clock_count[12]           ; adv7180:decoder|\adv7180_decoder:clock_count[12]                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.078      ; 0.908      ;
; 0.644 ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[12] ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[12]                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.078      ; 0.908      ;
; 0.644 ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[13] ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[13]                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.078      ; 0.908      ;
; 0.645 ; adv7180:decoder|\adv7180_decoder:buffer_index[9]           ; adv7180:decoder|\adv7180_decoder:buffer_index[9]                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; adv7180:decoder|\adv7180_decoder:clock_count[11]           ; adv7180:decoder|\adv7180_decoder:clock_count[11]                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.078      ; 0.909      ;
; 0.648 ; adv7180:decoder|\adv7180_decoder:next_data_address[17]     ; adv7180:decoder|data_address[17]                                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.913      ;
; 0.648 ; adv7180:decoder|\adv7180_decoder:buffer_index[8]           ; adv7180:decoder|\adv7180_decoder:buffer_index[8]                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.913      ;
; 0.649 ; ram_read_addr[0]                                           ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a94~portb_address_reg0 ; vga:vga_output|pixel_clock ; td_clk27    ; -0.500       ; 0.582      ; 0.983      ;
; 0.656 ; adv7180:decoder|\adv7180_decoder:next_data_address[21]     ; adv7180:decoder|\adv7180_decoder:next_data_address[21]                                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; adv7180:decoder|\adv7180_decoder:next_data_address[15]     ; adv7180:decoder|\adv7180_decoder:next_data_address[15]                                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; adv7180:decoder|\adv7180_decoder:buffer_index[5]           ; adv7180:decoder|\adv7180_decoder:buffer_index[5]                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; adv7180:decoder|\adv7180_decoder:buffer_index[21]          ; adv7180:decoder|\adv7180_decoder:buffer_index[21]                                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; adv7180:decoder|\adv7180_decoder:clock_count[21]           ; adv7180:decoder|\adv7180_decoder:clock_count[21]                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.922      ;
; 0.658 ; adv7180:decoder|\adv7180_decoder:next_data_address[17]     ; adv7180:decoder|\adv7180_decoder:next_data_address[17]                                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; adv7180:decoder|\adv7180_decoder:next_data_address[18]     ; adv7180:decoder|\adv7180_decoder:next_data_address[18]                                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; adv7180:decoder|\adv7180_decoder:next_data_address[19]     ; adv7180:decoder|\adv7180_decoder:next_data_address[19]                                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; adv7180:decoder|\adv7180_decoder:next_data_address[20]     ; adv7180:decoder|\adv7180_decoder:next_data_address[20]                                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; adv7180:decoder|\adv7180_decoder:next_data_address[28]     ; adv7180:decoder|\adv7180_decoder:next_data_address[28]                                                    ; td_clk27                   ; td_clk27    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[5]  ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[5]                                                 ; td_clk27                   ; td_clk27    ; 0.000        ; 0.078      ; 0.922      ;
; 0.658 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[21] ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[21]                                                ; td_clk27                   ; td_clk27    ; 0.000        ; 0.078      ; 0.922      ;
; 0.658 ; adv7180:decoder|\adv7180_decoder:buffer_index[15]          ; adv7180:decoder|\adv7180_decoder:buffer_index[15]                                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; adv7180:decoder|\adv7180_decoder:buffer_index[1]           ; adv7180:decoder|\adv7180_decoder:buffer_index[1]                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; adv7180:decoder|\adv7180_decoder:buffer_index[2]           ; adv7180:decoder|\adv7180_decoder:buffer_index[2]                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; adv7180:decoder|\adv7180_decoder:buffer_index[4]           ; adv7180:decoder|\adv7180_decoder:buffer_index[4]                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; adv7180:decoder|\adv7180_decoder:buffer_index[12]          ; adv7180:decoder|\adv7180_decoder:buffer_index[12]                                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; adv7180:decoder|\adv7180_decoder:buffer_index[13]          ; adv7180:decoder|\adv7180_decoder:buffer_index[13]                                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; adv7180:decoder|\adv7180_decoder:buffer_index[14]          ; adv7180:decoder|\adv7180_decoder:buffer_index[14]                                                         ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; adv7180:decoder|\adv7180_decoder:clock_count[15]           ; adv7180:decoder|\adv7180_decoder:clock_count[15]                                                          ; td_clk27                   ; td_clk27    ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; adv7180:decoder|\adv7180_decoder:clock_count[5]            ; adv7180:decoder|\adv7180_decoder:clock_count[5]                                                           ; td_clk27                   ; td_clk27    ; 0.000        ; 0.078      ; 0.922      ;
+-------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'vga:vga_output|pixel_clock'                                                                                                                  ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.403 ; vga:vga_output|v_count[6]      ; vga:vga_output|v_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga:vga_output|v_count[9]      ; vga:vga_output|v_count[9]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga:vga_output|v_count[2]      ; vga:vga_output|v_count[2]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga:vga_output|v_count[3]      ; vga:vga_output|v_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga:vga_output|v_count[4]      ; vga:vga_output|v_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga:vga_output|v_count[5]      ; vga:vga_output|v_count[5]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga:vga_output|v_count[7]      ; vga:vga_output|v_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga:vga_output|v_count[8]      ; vga:vga_output|v_count[8]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 0.669      ;
; 0.429 ; vga:vga_output|horiz_sync      ; vga:vga_output|horiz_sync_out ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.081      ; 0.696      ;
; 0.460 ; vga:vga_output|v_count[9]      ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 0.726      ;
; 0.460 ; vga:vga_output|h_count[2]      ; vga:vga_output|pixel_col[2]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 0.726      ;
; 0.560 ; ycc2rgb:ycc2rgb_converter|g[7] ; vga_pixel[15]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.081     ; 0.695      ;
; 0.560 ; ycc2rgb:ycc2rgb_converter|r[2] ; vga_pixel[18]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.082     ; 0.694      ;
; 0.561 ; ycc2rgb:ycc2rgb_converter|b[7] ; vga_pixel[7]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.081     ; 0.696      ;
; 0.561 ; ycc2rgb:ycc2rgb_converter|g[5] ; vga_pixel[13]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.081     ; 0.696      ;
; 0.561 ; ycc2rgb:ycc2rgb_converter|r[7] ; vga_pixel[23]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.081     ; 0.696      ;
; 0.561 ; ycc2rgb:ycc2rgb_converter|r[4] ; vga_pixel[20]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.082     ; 0.695      ;
; 0.561 ; ycc2rgb:ycc2rgb_converter|r[1] ; vga_pixel[17]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.081     ; 0.696      ;
; 0.562 ; ycc2rgb:ycc2rgb_converter|b[4] ; vga_pixel[4]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.084     ; 0.694      ;
; 0.562 ; ycc2rgb:ycc2rgb_converter|g[1] ; vga_pixel[9]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.081     ; 0.697      ;
; 0.562 ; ycc2rgb:ycc2rgb_converter|r[6] ; vga_pixel[22]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.081     ; 0.697      ;
; 0.563 ; ycc2rgb:ycc2rgb_converter|b[3] ; vga_pixel[3]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.084     ; 0.695      ;
; 0.563 ; ycc2rgb:ycc2rgb_converter|r[0] ; vga_pixel[16]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.081     ; 0.698      ;
; 0.564 ; ycc2rgb:ycc2rgb_converter|b[5] ; vga_pixel[5]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.084     ; 0.696      ;
; 0.564 ; ycc2rgb:ycc2rgb_converter|r[5] ; vga_pixel[21]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.082     ; 0.698      ;
; 0.601 ; vga:vga_output|vert_sync       ; vga:vga_output|vert_sync_out  ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 0.867      ;
; 0.624 ; vga:vga_output|h_count[3]      ; vga:vga_output|pixel_col[3]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.081      ; 0.891      ;
; 0.630 ; vga:vga_output|h_count[4]      ; vga:vga_output|pixel_col[4]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 0.896      ;
; 0.632 ; vga:vga_output|h_count[1]      ; vga:vga_output|pixel_col[1]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 0.898      ;
; 0.640 ; vga:vga_output|h_count[8]      ; vga:vga_output|pixel_col[8]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.507      ; 1.333      ;
; 0.659 ; vga:vga_output|h_count[7]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 0.925      ;
; 0.665 ; vga:vga_output|h_count[2]      ; vga:vga_output|h_count[2]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 0.931      ;
; 0.666 ; vga:vga_output|v_count[5]      ; vga:vga_output|pixel_row[5]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.079      ; 0.931      ;
; 0.666 ; vga:vga_output|h_count[1]      ; vga:vga_output|h_count[1]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 0.932      ;
; 0.668 ; vga:vga_output|v_count[3]      ; vga:vga_output|pixel_row[3]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.079      ; 0.933      ;
; 0.670 ; vga:vga_output|h_count[4]      ; vga:vga_output|h_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 0.936      ;
; 0.684 ; vga:vga_output|h_count[6]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 0.950      ;
; 0.692 ; vga:vga_output|h_count[5]      ; vga:vga_output|pixel_col[5]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.507      ; 1.385      ;
; 0.697 ; vga:vga_output|v_count[9]      ; vga:vga_output|video_on_v     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 0.963      ;
; 0.717 ; vga:vga_output|v_count[4]      ; vga:vga_output|video_on_v     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 0.983      ;
; 0.732 ; ycc2rgb:ycc2rgb_converter|g[6] ; vga_pixel[14]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.081     ; 0.867      ;
; 0.732 ; ycc2rgb:ycc2rgb_converter|g[2] ; vga_pixel[10]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.082     ; 0.866      ;
; 0.733 ; ycc2rgb:ycc2rgb_converter|g[0] ; vga_pixel[8]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.081     ; 0.868      ;
; 0.733 ; ycc2rgb:ycc2rgb_converter|r[3] ; vga_pixel[19]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.082     ; 0.867      ;
; 0.734 ; ycc2rgb:ycc2rgb_converter|b[2] ; vga_pixel[2]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.084     ; 0.866      ;
; 0.734 ; ycc2rgb:ycc2rgb_converter|g[3] ; vga_pixel[11]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.081     ; 0.869      ;
; 0.735 ; ycc2rgb:ycc2rgb_converter|b[0] ; vga_pixel[0]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.084     ; 0.867      ;
; 0.736 ; ycc2rgb:ycc2rgb_converter|b[6] ; vga_pixel[6]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.084     ; 0.868      ;
; 0.746 ; vga:vga_output|v_count[4]      ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.012      ;
; 0.811 ; vga:vga_output|h_count[3]      ; vga:vga_output|h_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.077      ;
; 0.820 ; vga:vga_output|v_count[6]      ; vga:vga_output|video_on_v     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.086      ;
; 0.846 ; vga:vga_output|v_count[7]      ; vga:vga_output|pixel_row[7]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.079      ; 1.111      ;
; 0.847 ; vga:vga_output|v_count[4]      ; vga:vga_output|pixel_row[4]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.079      ; 1.112      ;
; 0.848 ; vga:vga_output|v_count[6]      ; vga:vga_output|pixel_row[6]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.079      ; 1.113      ;
; 0.875 ; vga:vga_output|h_count[9]      ; vga:vga_output|pixel_col[9]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.507      ; 1.568      ;
; 0.880 ; vga:vga_output|v_count[1]      ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.146      ;
; 0.903 ; ycc2rgb:ycc2rgb_converter|b[1] ; vga_pixel[1]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.084     ; 1.035      ;
; 0.903 ; ycc2rgb:ycc2rgb_converter|g[4] ; vga_pixel[12]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.081     ; 1.038      ;
; 0.904 ; vga:vga_output|h_count[7]      ; vga:vga_output|pixel_col[7]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.507      ; 1.597      ;
; 0.908 ; vga:vga_output|v_count[0]      ; vga:vga_output|pixel_row[0]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.079      ; 1.173      ;
; 0.910 ; vga:vga_output|v_count[1]      ; vga:vga_output|pixel_row[1]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.079      ; 1.175      ;
; 0.925 ; vga:vga_output|v_count[2]      ; vga:vga_output|pixel_row[2]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.079      ; 1.190      ;
; 0.942 ; vga:vga_output|v_count[7]      ; vga:vga_output|video_on_v     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.208      ;
; 0.944 ; vga:vga_output|v_count[0]      ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.210      ;
; 0.976 ; vga:vga_output|h_count[5]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.242      ;
; 0.983 ; vga:vga_output|h_count[1]      ; vga:vga_output|h_count[2]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.249      ;
; 0.988 ; vga:vga_output|h_count[0]      ; vga:vga_output|h_count[1]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.254      ;
; 0.992 ; vga:vga_output|h_count[2]      ; vga:vga_output|h_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.258      ;
; 0.993 ; vga:vga_output|h_count[0]      ; vga:vga_output|h_count[2]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.259      ;
; 0.997 ; vga:vga_output|h_count[2]      ; vga:vga_output|h_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.263      ;
; 1.002 ; vga:vga_output|h_count[4]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.268      ;
; 1.008 ; vga:vga_output|v_count[8]      ; vga:vga_output|video_on_v     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.274      ;
; 1.011 ; vga:vga_output|h_count[6]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.277      ;
; 1.027 ; vga:vga_output|v_count[5]      ; vga:vga_output|video_on_v     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.293      ;
; 1.084 ; vga:vga_output|v_count[0]      ; vga:vga_output|video_on_v     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.350      ;
; 1.097 ; vga:vga_output|h_count[5]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.363      ;
; 1.104 ; vga:vga_output|h_count[1]      ; vga:vga_output|h_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.370      ;
; 1.109 ; vga:vga_output|h_count[1]      ; vga:vga_output|h_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.375      ;
; 1.114 ; vga:vga_output|h_count[0]      ; vga:vga_output|h_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.380      ;
; 1.119 ; vga:vga_output|h_count[0]      ; vga:vga_output|h_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.385      ;
; 1.123 ; vga:vga_output|h_count[2]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.389      ;
; 1.123 ; vga:vga_output|h_count[4]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.389      ;
; 1.128 ; vga:vga_output|h_count[3]      ; vga:vga_output|h_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.394      ;
; 1.132 ; vga:vga_output|v_count[6]      ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.398      ;
; 1.137 ; vga:vga_output|h_count[8]      ; vga:vga_output|h_count[8]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.403      ;
; 1.141 ; vga:vga_output|v_count[2]      ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.407      ;
; 1.210 ; vga:vga_output|h_count[6]      ; vga:vga_output|pixel_col[6]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.078      ; 1.474      ;
; 1.211 ; vga:vga_output|v_count[3]      ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.477      ;
; 1.231 ; vga:vga_output|pixel_col[2]    ; ram_read_addr[1]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; -0.500       ; 0.166      ; 1.103      ;
; 1.232 ; vga:vga_output|v_count[3]      ; vga:vga_output|video_on_v     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.498      ;
; 1.235 ; vga:vga_output|h_count[1]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.501      ;
; 1.244 ; vga:vga_output|h_count[2]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.510      ;
; 1.245 ; vga:vga_output|h_count[0]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.511      ;
; 1.254 ; vga:vga_output|h_count[3]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.520      ;
; 1.254 ; vga:vga_output|v_count[7]      ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.520      ;
; 1.260 ; vga:vga_output|h_count[5]      ; vga:vga_output|h_count[5]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.526      ;
; 1.260 ; vga:vga_output|pixel_col[1]    ; ram_read_addr[0]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; -0.500       ; 0.166      ; 1.132      ;
; 1.298 ; vga:vga_output|pixel_row[1]    ; ram_read_addr[6]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; -0.500       ; 0.132      ; 1.136      ;
; 1.299 ; vga:vga_output|h_count[0]      ; vga:vga_output|h_count[0]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.565      ;
; 1.320 ; vga:vga_output|v_count[8]      ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.080      ; 1.586      ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'td_clk27'                                                                                                                                    ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; td_clk27 ; Rise       ; td_clk27                                                                                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a101~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a101~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a101~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a101~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a102~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a102~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a102~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a102~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a104~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a104~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a104~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a104~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a105~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a105~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a105~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a105~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a106~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a106~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a106~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a106~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a107~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a107~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a107~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a107~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a108~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a108~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a108~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a109~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a109~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a109~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a109~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a110~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a110~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a110~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a110~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a111~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a111~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a111~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a111~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a113~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a113~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a113~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a113~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a114~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a114~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a114~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a114~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a115~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a115~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a115~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a115~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a116~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a116~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a116~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a116~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a117~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a117~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a117~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a117~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a118~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a118~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a118~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a118~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a119~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a119~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a119~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a119~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a11~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a120~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a120~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a120~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a120~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a121~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a121~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a121~porta_we_reg       ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk50'                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk50 ; Rise       ; clk50                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk50 ; Rise       ; vga:vga_output|pixel_clock ;
; 0.220  ; 0.408        ; 0.188          ; Low Pulse Width  ; clk50 ; Rise       ; vga:vga_output|pixel_clock ;
; 0.370  ; 0.590        ; 0.220          ; High Pulse Width ; clk50 ; Rise       ; vga:vga_output|pixel_clock ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; vga_output|pixel_clock|clk ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clk50~input|o              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clk50~input|i              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clk50~input|i              ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clk50~input|o              ;
; 0.626  ; 0.626        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; vga_output|pixel_clock|clk ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'vga:vga_output|pixel_clock'                                                             ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[10]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[11]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[12]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[13]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[14]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[15]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[5]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[6]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[7]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[8]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[9]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[6]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[7]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[8]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[9]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|horiz_sync     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|horiz_sync_out ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[9]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[6]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[7]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[8]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[9]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|vert_sync      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|vert_sync_out  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|video_on_h     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|video_on_v     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[0]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[10]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[11]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[12]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[13]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[14]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[15]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[16]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[17]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[18]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[19]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[1]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[20]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[21]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[22]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[23]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[2]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[3]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[4]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[5]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[6]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[7]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[8]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[9]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ycc_even                      ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[10]                 ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[11]                 ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[12]                 ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[13]                 ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[14]                 ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[15]                 ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[18]                 ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[19]                 ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[20]                 ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[21]                 ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[8]                  ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[9]                  ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[0]                  ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[16]                 ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[17]                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port   ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-------------+----------------------------+-------+-------+------------+----------------------------+
; reset       ; td_clk27                   ; 7.279 ; 7.928 ; Rise       ; td_clk27                   ;
; td_hs       ; td_clk27                   ; 2.353 ; 2.870 ; Rise       ; td_clk27                   ;
; td_vs       ; td_clk27                   ; 2.437 ; 2.991 ; Rise       ; td_clk27                   ;
; reset       ; td_clk27                   ; 6.449 ; 7.047 ; Fall       ; td_clk27                   ;
; td_data[*]  ; td_clk27                   ; 2.964 ; 3.468 ; Fall       ; td_clk27                   ;
;  td_data[0] ; td_clk27                   ; 2.804 ; 3.341 ; Fall       ; td_clk27                   ;
;  td_data[1] ; td_clk27                   ; 2.604 ; 3.152 ; Fall       ; td_clk27                   ;
;  td_data[2] ; td_clk27                   ; 2.479 ; 2.992 ; Fall       ; td_clk27                   ;
;  td_data[3] ; td_clk27                   ; 2.747 ; 3.296 ; Fall       ; td_clk27                   ;
;  td_data[4] ; td_clk27                   ; 2.454 ; 2.959 ; Fall       ; td_clk27                   ;
;  td_data[5] ; td_clk27                   ; 2.964 ; 3.468 ; Fall       ; td_clk27                   ;
;  td_data[6] ; td_clk27                   ; 2.773 ; 3.304 ; Fall       ; td_clk27                   ;
;  td_data[7] ; td_clk27                   ; 2.536 ; 3.044 ; Fall       ; td_clk27                   ;
; reset       ; vga:vga_output|pixel_clock ; 6.062 ; 6.611 ; Fall       ; vga:vga_output|pixel_clock ;
+-------------+----------------------------+-------+-------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port   ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+-------------+----------------------------+--------+--------+------------+----------------------------+
; reset       ; td_clk27                   ; -4.590 ; -5.120 ; Rise       ; td_clk27                   ;
; td_hs       ; td_clk27                   ; -1.800 ; -2.306 ; Rise       ; td_clk27                   ;
; td_vs       ; td_clk27                   ; -1.629 ; -2.107 ; Rise       ; td_clk27                   ;
; reset       ; td_clk27                   ; -4.128 ; -4.687 ; Fall       ; td_clk27                   ;
; td_data[*]  ; td_clk27                   ; -1.533 ; -2.020 ; Fall       ; td_clk27                   ;
;  td_data[0] ; td_clk27                   ; -1.794 ; -2.306 ; Fall       ; td_clk27                   ;
;  td_data[1] ; td_clk27                   ; -1.905 ; -2.422 ; Fall       ; td_clk27                   ;
;  td_data[2] ; td_clk27                   ; -1.948 ; -2.431 ; Fall       ; td_clk27                   ;
;  td_data[3] ; td_clk27                   ; -1.656 ; -2.171 ; Fall       ; td_clk27                   ;
;  td_data[4] ; td_clk27                   ; -1.533 ; -2.020 ; Fall       ; td_clk27                   ;
;  td_data[5] ; td_clk27                   ; -2.135 ; -2.634 ; Fall       ; td_clk27                   ;
;  td_data[6] ; td_clk27                   ; -1.575 ; -2.057 ; Fall       ; td_clk27                   ;
;  td_data[7] ; td_clk27                   ; -2.002 ; -2.480 ; Fall       ; td_clk27                   ;
; reset       ; vga:vga_output|pixel_clock ; -4.647 ; -5.195 ; Fall       ; vga:vga_output|pixel_clock ;
+-------------+----------------------------+--------+--------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+------------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port        ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+------------------+----------------------------+--------+--------+------------+----------------------------+
; segments_out[*]  ; td_clk27                   ; 12.669 ; 12.769 ; Rise       ; td_clk27                   ;
;  segments_out[0] ; td_clk27                   ; 9.858  ; 9.770  ; Rise       ; td_clk27                   ;
;  segments_out[1] ; td_clk27                   ; 12.669 ; 12.769 ; Rise       ; td_clk27                   ;
;  segments_out[2] ; td_clk27                   ; 8.972  ; 9.074  ; Rise       ; td_clk27                   ;
;  segments_out[3] ; td_clk27                   ; 10.019 ; 9.943  ; Rise       ; td_clk27                   ;
;  segments_out[4] ; td_clk27                   ; 10.857 ; 10.644 ; Rise       ; td_clk27                   ;
;  segments_out[5] ; td_clk27                   ; 11.675 ; 11.753 ; Rise       ; td_clk27                   ;
;  segments_out[6] ; td_clk27                   ; 10.301 ; 10.294 ; Rise       ; td_clk27                   ;
; vga_blank        ; vga:vga_output|pixel_clock ; 9.648  ; 9.800  ; Rise       ; vga:vga_output|pixel_clock ;
; vga_clk          ; vga:vga_output|pixel_clock ; 6.309  ;        ; Rise       ; vga:vga_output|pixel_clock ;
; vga_hs           ; vga:vga_output|pixel_clock ; 9.363  ; 9.418  ; Rise       ; vga:vga_output|pixel_clock ;
; vga_vs           ; vga:vga_output|pixel_clock ; 8.987  ; 9.027  ; Rise       ; vga:vga_output|pixel_clock ;
; vga_blue[*]      ; vga:vga_output|pixel_clock ; 10.165 ; 10.288 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[0]     ; vga:vga_output|pixel_clock ; 10.165 ; 10.288 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[1]     ; vga:vga_output|pixel_clock ; 9.898  ; 9.882  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[2]     ; vga:vga_output|pixel_clock ; 8.743  ; 8.796  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[3]     ; vga:vga_output|pixel_clock ; 9.436  ; 9.360  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[4]     ; vga:vga_output|pixel_clock ; 9.369  ; 9.297  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[5]     ; vga:vga_output|pixel_clock ; 8.962  ; 8.911  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[6]     ; vga:vga_output|pixel_clock ; 9.193  ; 9.263  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[7]     ; vga:vga_output|pixel_clock ; 8.174  ; 8.188  ; Fall       ; vga:vga_output|pixel_clock ;
; vga_clk          ; vga:vga_output|pixel_clock ;        ; 6.397  ; Fall       ; vga:vga_output|pixel_clock ;
; vga_green[*]     ; vga:vga_output|pixel_clock ; 11.429 ; 11.316 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[0]    ; vga:vga_output|pixel_clock ; 9.964  ; 10.102 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[1]    ; vga:vga_output|pixel_clock ; 10.628 ; 10.556 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[2]    ; vga:vga_output|pixel_clock ; 11.429 ; 11.316 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[3]    ; vga:vga_output|pixel_clock ; 9.694  ; 9.766  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[4]    ; vga:vga_output|pixel_clock ; 8.838  ; 8.931  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[5]    ; vga:vga_output|pixel_clock ; 11.135 ; 11.128 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[6]    ; vga:vga_output|pixel_clock ; 10.071 ; 10.309 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[7]    ; vga:vga_output|pixel_clock ; 8.529  ; 8.599  ; Fall       ; vga:vga_output|pixel_clock ;
; vga_red[*]       ; vga:vga_output|pixel_clock ; 12.353 ; 12.363 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[0]      ; vga:vga_output|pixel_clock ; 10.375 ; 10.301 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[1]      ; vga:vga_output|pixel_clock ; 9.999  ; 9.979  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[2]      ; vga:vga_output|pixel_clock ; 10.543 ; 10.487 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[3]      ; vga:vga_output|pixel_clock ; 10.207 ; 10.187 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[4]      ; vga:vga_output|pixel_clock ; 10.411 ; 10.418 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[5]      ; vga:vga_output|pixel_clock ; 9.453  ; 9.397  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[6]      ; vga:vga_output|pixel_clock ; 12.353 ; 12.363 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[7]      ; vga:vga_output|pixel_clock ; 10.170 ; 10.142 ; Fall       ; vga:vga_output|pixel_clock ;
+------------------+----------------------------+--------+--------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+------------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port        ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+------------------+----------------------------+--------+--------+------------+----------------------------+
; segments_out[*]  ; td_clk27                   ; 7.831  ; 7.918  ; Rise       ; td_clk27                   ;
;  segments_out[0] ; td_clk27                   ; 8.648  ; 8.572  ; Rise       ; td_clk27                   ;
;  segments_out[1] ; td_clk27                   ; 11.450 ; 11.513 ; Rise       ; td_clk27                   ;
;  segments_out[2] ; td_clk27                   ; 7.831  ; 7.918  ; Rise       ; td_clk27                   ;
;  segments_out[3] ; td_clk27                   ; 8.797  ; 8.766  ; Rise       ; td_clk27                   ;
;  segments_out[4] ; td_clk27                   ; 9.694  ; 9.431  ; Rise       ; td_clk27                   ;
;  segments_out[5] ; td_clk27                   ; 10.491 ; 10.524 ; Rise       ; td_clk27                   ;
;  segments_out[6] ; td_clk27                   ; 9.165  ; 9.108  ; Rise       ; td_clk27                   ;
; vga_blank        ; vga:vga_output|pixel_clock ; 9.260  ; 9.351  ; Rise       ; vga:vga_output|pixel_clock ;
; vga_clk          ; vga:vga_output|pixel_clock ; 6.084  ;        ; Rise       ; vga:vga_output|pixel_clock ;
; vga_hs           ; vga:vga_output|pixel_clock ; 9.005  ; 9.056  ; Rise       ; vga:vga_output|pixel_clock ;
; vga_vs           ; vga:vga_output|pixel_clock ; 8.647  ; 8.684  ; Rise       ; vga:vga_output|pixel_clock ;
; vga_blue[*]      ; vga:vga_output|pixel_clock ; 7.864  ; 7.875  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[0]     ; vga:vga_output|pixel_clock ; 9.777  ; 9.893  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[1]     ; vga:vga_output|pixel_clock ; 9.521  ; 9.504  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[2]     ; vga:vga_output|pixel_clock ; 8.411  ; 8.461  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[3]     ; vga:vga_output|pixel_clock ; 9.077  ; 9.002  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[4]     ; vga:vga_output|pixel_clock ; 9.012  ; 8.942  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[5]     ; vga:vga_output|pixel_clock ; 8.622  ; 8.571  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[6]     ; vga:vga_output|pixel_clock ; 8.842  ; 8.907  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[7]     ; vga:vga_output|pixel_clock ; 7.864  ; 7.875  ; Fall       ; vga:vga_output|pixel_clock ;
; vga_clk          ; vga:vga_output|pixel_clock ;        ; 6.167  ; Fall       ; vga:vga_output|pixel_clock ;
; vga_green[*]     ; vga:vga_output|pixel_clock ; 8.205  ; 8.271  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[0]    ; vga:vga_output|pixel_clock ; 9.581  ; 9.713  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[1]    ; vga:vga_output|pixel_clock ; 10.219 ; 10.148 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[2]    ; vga:vga_output|pixel_clock ; 10.990 ; 10.880 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[3]    ; vga:vga_output|pixel_clock ; 9.321  ; 9.389  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[4]    ; vga:vga_output|pixel_clock ; 8.502  ; 8.589  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[5]    ; vga:vga_output|pixel_clock ; 10.707 ; 10.698 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[6]    ; vga:vga_output|pixel_clock ; 9.683  ; 9.911  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[7]    ; vga:vga_output|pixel_clock ; 8.205  ; 8.271  ; Fall       ; vga:vga_output|pixel_clock ;
; vga_red[*]       ; vga:vga_output|pixel_clock ; 9.091  ; 9.037  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[0]      ; vga:vga_output|pixel_clock ; 9.976  ; 9.903  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[1]      ; vga:vga_output|pixel_clock ; 9.615  ; 9.594  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[2]      ; vga:vga_output|pixel_clock ; 10.139 ; 10.084 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[3]      ; vga:vga_output|pixel_clock ; 9.815  ; 9.795  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[4]      ; vga:vga_output|pixel_clock ; 10.011 ; 10.017 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[5]      ; vga:vga_output|pixel_clock ; 9.091  ; 9.037  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[6]      ; vga:vga_output|pixel_clock ; 11.875 ; 11.883 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[7]      ; vga:vga_output|pixel_clock ; 9.779  ; 9.750  ; Fall       ; vga:vga_output|pixel_clock ;
+------------------+----------------------------+--------+--------+------------+----------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; reset      ; reset_led   ; 8.332 ;    ;    ; 8.736 ;
; reset      ; td_reset    ; 9.196 ;    ;    ; 9.687 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; reset      ; reset_led   ; 8.048 ;    ;    ; 8.435 ;
; reset      ; td_reset    ; 8.877 ;    ;    ; 9.347 ;
+------------+-------------+-------+----+----+-------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                ;
+------------+-----------------+----------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                 ; Note ;
+------------+-----------------+----------------------------+------+
; 37.07 MHz  ; 37.07 MHz       ; td_clk27                   ;      ;
; 142.33 MHz ; 142.33 MHz      ; vga:vga_output|pixel_clock ;      ;
+------------+-----------------+----------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                   ;
+----------------------------+---------+---------------+
; Clock                      ; Slack   ; End Point TNS ;
+----------------------------+---------+---------------+
; td_clk27                   ; -12.987 ; -3038.637     ;
; vga:vga_output|pixel_clock ; -3.088  ; -121.738      ;
; clk50                      ; -0.048  ; -0.048        ;
+----------------------------+---------+---------------+


+----------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                  ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; clk50                      ; 0.012 ; 0.000         ;
; td_clk27                   ; 0.341 ; 0.000         ;
; vga:vga_output|pixel_clock ; 0.354 ; 0.000         ;
+----------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary    ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; td_clk27                   ; -3.000 ; -2108.275     ;
; clk50                      ; -3.000 ; -4.285        ;
; vga:vga_output|pixel_clock ; -1.285 ; -109.225      ;
+----------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'td_clk27'                                                                                                                                                                                      ;
+---------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                  ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -12.987 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.336     ; 13.150     ;
; -12.987 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.336     ; 13.150     ;
; -12.985 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.336     ; 13.148     ;
; -12.985 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.336     ; 13.148     ;
; -12.983 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.336     ; 13.146     ;
; -12.982 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.336     ; 13.145     ;
; -12.978 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.336     ; 13.141     ;
; -12.977 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a82~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.329     ; 13.147     ;
; -12.977 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a82~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.329     ; 13.147     ;
; -12.975 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a82~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.329     ; 13.145     ;
; -12.975 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a82~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.329     ; 13.145     ;
; -12.974 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.335     ; 13.138     ;
; -12.973 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a82~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.329     ; 13.143     ;
; -12.972 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a82~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.329     ; 13.142     ;
; -12.968 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a82~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.329     ; 13.138     ;
; -12.964 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a82~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.328     ; 13.135     ;
; -12.937 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.321     ; 13.115     ;
; -12.937 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.321     ; 13.115     ;
; -12.935 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.321     ; 13.113     ;
; -12.935 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.321     ; 13.113     ;
; -12.933 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.321     ; 13.111     ;
; -12.932 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.321     ; 13.110     ;
; -12.928 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.321     ; 13.106     ;
; -12.926 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a66~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.307     ; 13.118     ;
; -12.926 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a66~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.307     ; 13.118     ;
; -12.924 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.320     ; 13.103     ;
; -12.924 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a66~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.307     ; 13.116     ;
; -12.924 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a66~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.307     ; 13.116     ;
; -12.923 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.333     ; 13.089     ;
; -12.923 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.333     ; 13.089     ;
; -12.922 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a66~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.307     ; 13.114     ;
; -12.921 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.333     ; 13.087     ;
; -12.921 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.333     ; 13.087     ;
; -12.921 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a66~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.307     ; 13.113     ;
; -12.919 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.333     ; 13.085     ;
; -12.918 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.333     ; 13.084     ;
; -12.917 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a66~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.307     ; 13.109     ;
; -12.914 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.333     ; 13.080     ;
; -12.913 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a66~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.306     ; 13.106     ;
; -12.910 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.332     ; 13.077     ;
; -12.883 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a33~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.308     ; 13.074     ;
; -12.883 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a33~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.308     ; 13.074     ;
; -12.881 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a33~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.308     ; 13.072     ;
; -12.881 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a33~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.308     ; 13.072     ;
; -12.879 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a33~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.308     ; 13.070     ;
; -12.878 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a33~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.308     ; 13.069     ;
; -12.874 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a33~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.308     ; 13.065     ;
; -12.870 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a33~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.307     ; 13.062     ;
; -12.867 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a84~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.320     ; 13.046     ;
; -12.867 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a84~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.320     ; 13.046     ;
; -12.865 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a84~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.320     ; 13.044     ;
; -12.865 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a84~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.320     ; 13.044     ;
; -12.863 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a84~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.320     ; 13.042     ;
; -12.862 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a84~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.320     ; 13.041     ;
; -12.858 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a84~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.320     ; 13.037     ;
; -12.854 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a84~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.319     ; 13.034     ;
; -12.844 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a1~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.328     ; 13.015     ;
; -12.844 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a1~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.328     ; 13.015     ;
; -12.842 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a1~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.328     ; 13.013     ;
; -12.842 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a1~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.328     ; 13.013     ;
; -12.840 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a1~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.328     ; 13.011     ;
; -12.839 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a1~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.328     ; 13.010     ;
; -12.835 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a1~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.328     ; 13.006     ;
; -12.832 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a36~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.314     ; 13.017     ;
; -12.832 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a36~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.314     ; 13.017     ;
; -12.831 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a1~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.327     ; 13.003     ;
; -12.830 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a36~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.314     ; 13.015     ;
; -12.830 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a36~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.314     ; 13.015     ;
; -12.828 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a36~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.314     ; 13.013     ;
; -12.827 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a36~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.314     ; 13.012     ;
; -12.826 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.311     ; 13.014     ;
; -12.826 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.311     ; 13.014     ;
; -12.824 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.311     ; 13.012     ;
; -12.824 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.311     ; 13.012     ;
; -12.823 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a36~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.314     ; 13.008     ;
; -12.822 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.311     ; 13.010     ;
; -12.821 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.311     ; 13.009     ;
; -12.819 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a36~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.313     ; 13.005     ;
; -12.817 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.311     ; 13.005     ;
; -12.813 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a68~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.310     ; 13.002     ;
; -12.793 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a113~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.333     ; 12.959     ;
; -12.793 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a113~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.333     ; 12.959     ;
; -12.791 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a113~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.333     ; 12.957     ;
; -12.791 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a113~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.333     ; 12.957     ;
; -12.789 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a113~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.333     ; 12.955     ;
; -12.788 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a113~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.333     ; 12.954     ;
; -12.784 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a113~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.333     ; 12.950     ;
; -12.780 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a113~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.332     ; 12.947     ;
; -12.775 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.325     ; 12.949     ;
; -12.775 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.325     ; 12.949     ;
; -12.773 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.325     ; 12.947     ;
; -12.773 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.325     ; 12.947     ;
; -12.771 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; -0.325     ; 12.945     ;
; -12.770 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; -0.325     ; 12.944     ;
; -12.766 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; -0.325     ; 12.940     ;
; -12.762 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; -0.324     ; 12.937     ;
; -12.750 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a65~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; -0.309     ; 12.940     ;
; -12.750 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a65~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; -0.309     ; 12.940     ;
; -12.748 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a65~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; -0.309     ; 12.938     ;
; -12.748 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a65~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; -0.309     ; 12.938     ;
+---------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'vga:vga_output|pixel_clock'                                                                                                            ;
+--------+-----------------------------+---------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                   ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+---------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -3.088 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 4.014      ;
; -3.088 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 4.014      ;
; -3.082 ; vga:vga_output|h_count[3]   ; vga:vga_output|v_count[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 4.008      ;
; -3.082 ; vga:vga_output|h_count[3]   ; vga:vga_output|v_count[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 4.008      ;
; -3.013 ; vga:vga_output|pixel_row[3] ; ram_read_addr[14]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; -0.046     ; 3.466      ;
; -3.007 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.933      ;
; -3.007 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.933      ;
; -3.001 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.927      ;
; -3.001 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.927      ;
; -3.000 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.926      ;
; -3.000 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.926      ;
; -2.999 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.925      ;
; -2.998 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[9] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.924      ;
; -2.998 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.924      ;
; -2.997 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.923      ;
; -2.997 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.923      ;
; -2.997 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.923      ;
; -2.994 ; vga:vga_output|h_count[3]   ; vga:vga_output|v_count[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.920      ;
; -2.994 ; vga:vga_output|h_count[3]   ; vga:vga_output|v_count[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.920      ;
; -2.993 ; vga:vga_output|h_count[3]   ; vga:vga_output|v_count[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.919      ;
; -2.992 ; vga:vga_output|h_count[3]   ; vga:vga_output|v_count[9] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.918      ;
; -2.992 ; vga:vga_output|h_count[3]   ; vga:vga_output|v_count[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.918      ;
; -2.991 ; vga:vga_output|h_count[3]   ; vga:vga_output|v_count[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.917      ;
; -2.991 ; vga:vga_output|h_count[3]   ; vga:vga_output|v_count[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.917      ;
; -2.991 ; vga:vga_output|h_count[3]   ; vga:vga_output|v_count[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.917      ;
; -2.984 ; vga:vga_output|pixel_row[3] ; ram_read_addr[15]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; -0.046     ; 3.437      ;
; -2.949 ; vga:vga_output|h_count[4]   ; vga:vga_output|v_count[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.875      ;
; -2.949 ; vga:vga_output|h_count[4]   ; vga:vga_output|v_count[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.875      ;
; -2.883 ; vga:vga_output|pixel_row[1] ; ram_read_addr[14]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; -0.046     ; 3.336      ;
; -2.861 ; vga:vga_output|h_count[4]   ; vga:vga_output|v_count[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.787      ;
; -2.861 ; vga:vga_output|h_count[4]   ; vga:vga_output|v_count[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.787      ;
; -2.860 ; vga:vga_output|h_count[4]   ; vga:vga_output|v_count[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.786      ;
; -2.859 ; vga:vga_output|h_count[4]   ; vga:vga_output|v_count[9] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.785      ;
; -2.859 ; vga:vga_output|h_count[4]   ; vga:vga_output|v_count[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.785      ;
; -2.858 ; vga:vga_output|h_count[4]   ; vga:vga_output|v_count[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.784      ;
; -2.858 ; vga:vga_output|h_count[4]   ; vga:vga_output|v_count[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.784      ;
; -2.858 ; vga:vga_output|h_count[4]   ; vga:vga_output|v_count[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.784      ;
; -2.854 ; vga:vga_output|pixel_row[1] ; ram_read_addr[15]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; -0.046     ; 3.307      ;
; -2.853 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.779      ;
; -2.852 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.778      ;
; -2.851 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.777      ;
; -2.850 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.776      ;
; -2.847 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[9] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.773      ;
; -2.847 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.773      ;
; -2.846 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.772      ;
; -2.845 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.771      ;
; -2.844 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.770      ;
; -2.844 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.770      ;
; -2.841 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.767      ;
; -2.841 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[9] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.767      ;
; -2.839 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.765      ;
; -2.838 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.764      ;
; -2.835 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.761      ;
; -2.833 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.759      ;
; -2.823 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.749      ;
; -2.823 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.749      ;
; -2.809 ; vga:vga_output|pixel_row[4] ; ram_read_addr[14]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; -0.046     ; 3.262      ;
; -2.803 ; vga:vga_output|pixel_row[0] ; ram_read_addr[14]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; -0.046     ; 3.256      ;
; -2.800 ; vga:vga_output|pixel_row[2] ; ram_read_addr[14]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; -0.046     ; 3.253      ;
; -2.792 ; vga:vga_output|h_count[9]   ; vga:vga_output|v_count[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.074     ; 3.717      ;
; -2.792 ; vga:vga_output|h_count[9]   ; vga:vga_output|v_count[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.074     ; 3.717      ;
; -2.780 ; vga:vga_output|pixel_row[4] ; ram_read_addr[15]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; -0.046     ; 3.233      ;
; -2.775 ; vga:vga_output|pixel_row[5] ; ram_read_addr[14]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; -0.046     ; 3.228      ;
; -2.774 ; vga:vga_output|pixel_row[0] ; ram_read_addr[15]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; -0.046     ; 3.227      ;
; -2.771 ; vga:vga_output|pixel_row[2] ; ram_read_addr[15]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; -0.046     ; 3.224      ;
; -2.759 ; vga:vga_output|h_count[1]   ; vga:vga_output|v_count[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.685      ;
; -2.759 ; vga:vga_output|h_count[1]   ; vga:vga_output|v_count[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.685      ;
; -2.748 ; vga:vga_output|h_count[7]   ; vga:vga_output|v_count[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.674      ;
; -2.748 ; vga:vga_output|h_count[7]   ; vga:vga_output|v_count[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.674      ;
; -2.746 ; vga:vga_output|pixel_row[5] ; ram_read_addr[15]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; -0.046     ; 3.199      ;
; -2.735 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.661      ;
; -2.735 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.661      ;
; -2.734 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.660      ;
; -2.733 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[9] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.659      ;
; -2.733 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.659      ;
; -2.732 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.658      ;
; -2.732 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.658      ;
; -2.732 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.658      ;
; -2.723 ; vga:vga_output|v_count[9]   ; vga:vga_output|v_count[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.072     ; 3.650      ;
; -2.723 ; vga:vga_output|v_count[9]   ; vga:vga_output|v_count[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.072     ; 3.650      ;
; -2.704 ; vga:vga_output|h_count[9]   ; vga:vga_output|v_count[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.074     ; 3.629      ;
; -2.704 ; vga:vga_output|h_count[9]   ; vga:vga_output|v_count[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.074     ; 3.629      ;
; -2.703 ; vga:vga_output|h_count[9]   ; vga:vga_output|v_count[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.074     ; 3.628      ;
; -2.702 ; vga:vga_output|h_count[9]   ; vga:vga_output|v_count[9] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.074     ; 3.627      ;
; -2.702 ; vga:vga_output|h_count[9]   ; vga:vga_output|v_count[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.074     ; 3.627      ;
; -2.701 ; vga:vga_output|h_count[9]   ; vga:vga_output|v_count[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.074     ; 3.626      ;
; -2.701 ; vga:vga_output|h_count[9]   ; vga:vga_output|v_count[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.074     ; 3.626      ;
; -2.701 ; vga:vga_output|h_count[9]   ; vga:vga_output|v_count[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.074     ; 3.626      ;
; -2.654 ; vga:vga_output|pixel_row[3] ; ram_read_addr[13]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; -0.046     ; 3.107      ;
; -2.653 ; vga:vga_output|pixel_row[3] ; ram_read_addr[12]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; -0.046     ; 3.106      ;
; -2.643 ; vga:vga_output|h_count[7]   ; vga:vga_output|v_count[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.569      ;
; -2.643 ; vga:vga_output|h_count[7]   ; vga:vga_output|v_count[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.569      ;
; -2.642 ; vga:vga_output|h_count[7]   ; vga:vga_output|v_count[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.568      ;
; -2.641 ; vga:vga_output|h_count[7]   ; vga:vga_output|v_count[9] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.567      ;
; -2.641 ; vga:vga_output|h_count[7]   ; vga:vga_output|v_count[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.567      ;
; -2.640 ; vga:vga_output|h_count[7]   ; vga:vga_output|v_count[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.566      ;
; -2.640 ; vga:vga_output|h_count[7]   ; vga:vga_output|v_count[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.566      ;
; -2.640 ; vga:vga_output|h_count[7]   ; vga:vga_output|v_count[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.073     ; 3.566      ;
; -2.638 ; vga:vga_output|pixel_row[7] ; ram_read_addr[14]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; -0.046     ; 3.091      ;
; -2.635 ; vga:vga_output|v_count[9]   ; vga:vga_output|v_count[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.072     ; 3.562      ;
+--------+-----------------------------+---------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk50'                                                                                                                  ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; -0.048 ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; clk50       ; 0.500        ; 1.565      ; 2.315      ;
; 0.460  ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; clk50       ; 1.000        ; 1.565      ; 2.307      ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk50'                                                                                                                  ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; 0.012 ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; clk50       ; 0.000        ; 1.619      ; 2.045      ;
; 0.543 ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; clk50       ; -0.500       ; 1.619      ; 2.076      ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'td_clk27'                                                                                                                                                                 ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.341 ; led_count[1]                                               ; led_count[1]                                               ; td_clk27     ; td_clk27    ; 0.000        ; 0.085      ; 0.597      ;
; 0.352 ; led_count[0]                                               ; led_count[0]                                               ; td_clk27     ; td_clk27    ; 0.000        ; 0.085      ; 0.608      ;
; 0.352 ; adv7180:decoder|state.READ                                 ; adv7180:decoder|state.READ                                 ; td_clk27     ; td_clk27    ; 0.000        ; 0.085      ; 0.608      ;
; 0.355 ; led_count[3]                                               ; led_count[3]                                               ; td_clk27     ; td_clk27    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; adv7180:decoder|ram_we                                     ; adv7180:decoder|ram_we                                     ; td_clk27     ; td_clk27    ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; led_count[2]                                               ; led_count[2]                                               ; td_clk27     ; td_clk27    ; 0.000        ; 0.070      ; 0.597      ;
; 0.364 ; adv7180:decoder|\hs_manager:hs_idle                        ; adv7180:decoder|hs_flag                                    ; td_clk27     ; td_clk27    ; 0.000        ; 0.088      ; 0.623      ;
; 0.365 ; adv7180:decoder|\vs_manager:vs_idle                        ; adv7180:decoder|vs_flag                                    ; td_clk27     ; td_clk27    ; 0.000        ; 0.088      ; 0.624      ;
; 0.454 ; adv7180:decoder|\adv7180_decoder:data_buffer[14]           ; adv7180:decoder|ram_din[14]                                ; td_clk27     ; td_clk27    ; 0.000        ; 0.125      ; 0.750      ;
; 0.454 ; adv7180:decoder|\adv7180_decoder:data_buffer[11]           ; adv7180:decoder|ram_din[11]                                ; td_clk27     ; td_clk27    ; 0.000        ; 0.125      ; 0.750      ;
; 0.454 ; adv7180:decoder|\adv7180_decoder:data_buffer[12]           ; adv7180:decoder|ram_din[12]                                ; td_clk27     ; td_clk27    ; 0.000        ; 0.125      ; 0.750      ;
; 0.455 ; adv7180:decoder|\adv7180_decoder:data_buffer[3]            ; adv7180:decoder|ram_din[3]                                 ; td_clk27     ; td_clk27    ; 0.000        ; 0.125      ; 0.751      ;
; 0.455 ; adv7180:decoder|\adv7180_decoder:data_buffer[19]           ; adv7180:decoder|ram_din[19]                                ; td_clk27     ; td_clk27    ; 0.000        ; 0.125      ; 0.751      ;
; 0.455 ; adv7180:decoder|\adv7180_decoder:data_buffer[4]            ; adv7180:decoder|ram_din[4]                                 ; td_clk27     ; td_clk27    ; 0.000        ; 0.125      ; 0.751      ;
; 0.455 ; adv7180:decoder|\adv7180_decoder:data_buffer[20]           ; adv7180:decoder|ram_din[20]                                ; td_clk27     ; td_clk27    ; 0.000        ; 0.125      ; 0.751      ;
; 0.456 ; adv7180:decoder|\adv7180_decoder:data_buffer[28]           ; adv7180:decoder|ram_din[28]                                ; td_clk27     ; td_clk27    ; 0.000        ; 0.125      ; 0.752      ;
; 0.456 ; adv7180:decoder|\adv7180_decoder:data_buffer[24]           ; adv7180:decoder|ram_din[24]                                ; td_clk27     ; td_clk27    ; 0.000        ; 0.125      ; 0.752      ;
; 0.456 ; adv7180:decoder|\adv7180_decoder:data_buffer[0]            ; adv7180:decoder|ram_din[0]                                 ; td_clk27     ; td_clk27    ; 0.000        ; 0.125      ; 0.752      ;
; 0.456 ; adv7180:decoder|\adv7180_decoder:data_buffer[16]           ; adv7180:decoder|ram_din[16]                                ; td_clk27     ; td_clk27    ; 0.000        ; 0.125      ; 0.752      ;
; 0.456 ; adv7180:decoder|\adv7180_decoder:data_buffer[6]            ; adv7180:decoder|ram_din[6]                                 ; td_clk27     ; td_clk27    ; 0.000        ; 0.125      ; 0.752      ;
; 0.490 ; adv7180:decoder|\adv7180_decoder:data_buffer[30]           ; adv7180:decoder|ram_din[30]                                ; td_clk27     ; td_clk27    ; 0.000        ; 0.125      ; 0.786      ;
; 0.532 ; adv7180:decoder|\adv7180_decoder:data_buffer[22]           ; adv7180:decoder|ram_din[22]                                ; td_clk27     ; td_clk27    ; 0.000        ; 0.125      ; 0.828      ;
; 0.539 ; led_count[0]                                               ; led_count[1]                                               ; td_clk27     ; td_clk27    ; 0.000        ; 0.085      ; 0.795      ;
; 0.549 ; adv7180:decoder|\adv7180_decoder:data_buffer[27]           ; adv7180:decoder|ram_din[27]                                ; td_clk27     ; td_clk27    ; 0.000        ; 0.125      ; 0.845      ;
; 0.559 ; adv7180:decoder|\adv7180_decoder:next_data_address[26]     ; adv7180:decoder|data_address[26]                           ; td_clk27     ; td_clk27    ; 0.000        ; 0.072      ; 0.802      ;
; 0.560 ; adv7180:decoder|\adv7180_decoder:next_data_address[24]     ; adv7180:decoder|data_address[24]                           ; td_clk27     ; td_clk27    ; 0.000        ; 0.072      ; 0.803      ;
; 0.570 ; adv7180:decoder|\adv7180_decoder:next_data_address[18]     ; adv7180:decoder|data_address[18]                           ; td_clk27     ; td_clk27    ; 0.000        ; 0.071      ; 0.812      ;
; 0.574 ; adv7180:decoder|\adv7180_decoder:next_data_address[11]     ; adv7180:decoder|\adv7180_decoder:next_data_address[11]     ; td_clk27     ; td_clk27    ; 0.000        ; 0.086      ; 0.831      ;
; 0.576 ; adv7180:decoder|\adv7180_decoder:next_data_address[16]     ; adv7180:decoder|data_address[16]                           ; td_clk27     ; td_clk27    ; 0.000        ; 0.071      ; 0.818      ;
; 0.579 ; \decoder_clock:clock_count[21]                             ; \decoder_clock:clock_count[21]                             ; td_clk27     ; td_clk27    ; 0.000        ; 0.071      ; 0.821      ;
; 0.579 ; \decoder_clock:clock_count[30]                             ; \decoder_clock:clock_count[30]                             ; td_clk27     ; td_clk27    ; 0.000        ; 0.071      ; 0.821      ;
; 0.580 ; \decoder_clock:clock_count[28]                             ; \decoder_clock:clock_count[28]                             ; td_clk27     ; td_clk27    ; 0.000        ; 0.071      ; 0.822      ;
; 0.580 ; \decoder_clock:clock_count[26]                             ; \decoder_clock:clock_count[26]                             ; td_clk27     ; td_clk27    ; 0.000        ; 0.071      ; 0.822      ;
; 0.580 ; \decoder_clock:clock_count[18]                             ; \decoder_clock:clock_count[18]                             ; td_clk27     ; td_clk27    ; 0.000        ; 0.071      ; 0.822      ;
; 0.580 ; \decoder_clock:clock_count[5]                              ; \decoder_clock:clock_count[5]                              ; td_clk27     ; td_clk27    ; 0.000        ; 0.070      ; 0.821      ;
; 0.580 ; \decoder_clock:clock_count[2]                              ; \decoder_clock:clock_count[2]                              ; td_clk27     ; td_clk27    ; 0.000        ; 0.070      ; 0.821      ;
; 0.580 ; adv7180:decoder|\adv7180_decoder:next_data_address[25]     ; adv7180:decoder|data_address[25]                           ; td_clk27     ; td_clk27    ; 0.000        ; 0.072      ; 0.823      ;
; 0.580 ; adv7180:decoder|\adv7180_decoder:clock_count[2]            ; adv7180:decoder|\adv7180_decoder:clock_count[2]            ; td_clk27     ; td_clk27    ; 0.000        ; 0.071      ; 0.822      ;
; 0.581 ; \decoder_clock:clock_count[4]                              ; \decoder_clock:clock_count[4]                              ; td_clk27     ; td_clk27    ; 0.000        ; 0.070      ; 0.822      ;
; 0.581 ; adv7180:decoder|\adv7180_decoder:next_data_address[29]     ; adv7180:decoder|data_address[29]                           ; td_clk27     ; td_clk27    ; 0.000        ; 0.072      ; 0.824      ;
; 0.582 ; \decoder_clock:clock_count[27]                             ; \decoder_clock:clock_count[27]                             ; td_clk27     ; td_clk27    ; 0.000        ; 0.071      ; 0.824      ;
; 0.582 ; \decoder_clock:clock_count[29]                             ; \decoder_clock:clock_count[29]                             ; td_clk27     ; td_clk27    ; 0.000        ; 0.071      ; 0.824      ;
; 0.582 ; \decoder_clock:clock_count[1]                              ; \decoder_clock:clock_count[1]                              ; td_clk27     ; td_clk27    ; 0.000        ; 0.070      ; 0.823      ;
; 0.582 ; adv7180:decoder|\adv7180_decoder:clock_count[1]            ; adv7180:decoder|\adv7180_decoder:clock_count[1]            ; td_clk27     ; td_clk27    ; 0.000        ; 0.071      ; 0.824      ;
; 0.583 ; \decoder_clock:clock_count[25]                             ; \decoder_clock:clock_count[25]                             ; td_clk27     ; td_clk27    ; 0.000        ; 0.071      ; 0.825      ;
; 0.583 ; \decoder_clock:clock_count[9]                              ; \decoder_clock:clock_count[9]                              ; td_clk27     ; td_clk27    ; 0.000        ; 0.070      ; 0.824      ;
; 0.583 ; \decoder_clock:clock_count[3]                              ; \decoder_clock:clock_count[3]                              ; td_clk27     ; td_clk27    ; 0.000        ; 0.070      ; 0.824      ;
; 0.583 ; adv7180:decoder|\adv7180_decoder:clock_count[3]            ; adv7180:decoder|\adv7180_decoder:clock_count[3]            ; td_clk27     ; td_clk27    ; 0.000        ; 0.071      ; 0.825      ;
; 0.584 ; adv7180:decoder|\adv7180_decoder:next_data_address[27]     ; adv7180:decoder|data_address[27]                           ; td_clk27     ; td_clk27    ; 0.000        ; 0.072      ; 0.827      ;
; 0.585 ; \decoder_clock:clock_count[22]                             ; \decoder_clock:clock_count[22]                             ; td_clk27     ; td_clk27    ; 0.000        ; 0.071      ; 0.827      ;
; 0.585 ; \decoder_clock:clock_count[8]                              ; \decoder_clock:clock_count[8]                              ; td_clk27     ; td_clk27    ; 0.000        ; 0.070      ; 0.826      ;
; 0.585 ; adv7180:decoder|\adv7180_decoder:next_data_address[2]      ; adv7180:decoder|\adv7180_decoder:next_data_address[2]      ; td_clk27     ; td_clk27    ; 0.000        ; 0.086      ; 0.842      ;
; 0.585 ; adv7180:decoder|\adv7180_decoder:next_data_address[5]      ; adv7180:decoder|\adv7180_decoder:next_data_address[5]      ; td_clk27     ; td_clk27    ; 0.000        ; 0.086      ; 0.842      ;
; 0.585 ; adv7180:decoder|\adv7180_decoder:next_data_address[12]     ; adv7180:decoder|\adv7180_decoder:next_data_address[12]     ; td_clk27     ; td_clk27    ; 0.000        ; 0.086      ; 0.842      ;
; 0.585 ; adv7180:decoder|\adv7180_decoder:next_data_address[14]     ; adv7180:decoder|\adv7180_decoder:next_data_address[14]     ; td_clk27     ; td_clk27    ; 0.000        ; 0.086      ; 0.842      ;
; 0.586 ; adv7180:decoder|\adv7180_decoder:next_data_address[4]      ; adv7180:decoder|\adv7180_decoder:next_data_address[4]      ; td_clk27     ; td_clk27    ; 0.000        ; 0.086      ; 0.843      ;
; 0.586 ; adv7180:decoder|\adv7180_decoder:next_data_address[10]     ; adv7180:decoder|\adv7180_decoder:next_data_address[10]     ; td_clk27     ; td_clk27    ; 0.000        ; 0.086      ; 0.843      ;
; 0.586 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[14] ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[14] ; td_clk27     ; td_clk27    ; 0.000        ; 0.070      ; 0.827      ;
; 0.586 ; adv7180:decoder|\adv7180_decoder:clock_count[14]           ; adv7180:decoder|\adv7180_decoder:clock_count[14]           ; td_clk27     ; td_clk27    ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; adv7180:decoder|\adv7180_decoder:clock_count[12]           ; adv7180:decoder|\adv7180_decoder:clock_count[12]           ; td_clk27     ; td_clk27    ; 0.000        ; 0.071      ; 0.828      ;
; 0.587 ; adv7180:decoder|\adv7180_decoder:next_data_address[1]      ; adv7180:decoder|\adv7180_decoder:next_data_address[1]      ; td_clk27     ; td_clk27    ; 0.000        ; 0.086      ; 0.844      ;
; 0.587 ; adv7180:decoder|\adv7180_decoder:next_data_address[13]     ; adv7180:decoder|\adv7180_decoder:next_data_address[13]     ; td_clk27     ; td_clk27    ; 0.000        ; 0.086      ; 0.844      ;
; 0.588 ; adv7180:decoder|\adv7180_decoder:next_data_address[3]      ; adv7180:decoder|\adv7180_decoder:next_data_address[3]      ; td_clk27     ; td_clk27    ; 0.000        ; 0.086      ; 0.845      ;
; 0.588 ; adv7180:decoder|\adv7180_decoder:next_data_address[7]      ; adv7180:decoder|\adv7180_decoder:next_data_address[7]      ; td_clk27     ; td_clk27    ; 0.000        ; 0.086      ; 0.845      ;
; 0.588 ; adv7180:decoder|\adv7180_decoder:next_data_address[9]      ; adv7180:decoder|\adv7180_decoder:next_data_address[9]      ; td_clk27     ; td_clk27    ; 0.000        ; 0.086      ; 0.845      ;
; 0.588 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[12] ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[12] ; td_clk27     ; td_clk27    ; 0.000        ; 0.070      ; 0.829      ;
; 0.588 ; adv7180:decoder|\adv7180_decoder:buffer_index[10]          ; adv7180:decoder|\adv7180_decoder:buffer_index[10]          ; td_clk27     ; td_clk27    ; 0.000        ; 0.070      ; 0.829      ;
; 0.588 ; adv7180:decoder|\adv7180_decoder:clock_count[13]           ; adv7180:decoder|\adv7180_decoder:clock_count[13]           ; td_clk27     ; td_clk27    ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[12] ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[12] ; td_clk27     ; td_clk27    ; 0.000        ; 0.069      ; 0.828      ;
; 0.588 ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[14] ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[14] ; td_clk27     ; td_clk27    ; 0.000        ; 0.069      ; 0.828      ;
; 0.589 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[13] ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[13] ; td_clk27     ; td_clk27    ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; adv7180:decoder|\adv7180_decoder:clock_count[11]           ; adv7180:decoder|\adv7180_decoder:clock_count[11]           ; td_clk27     ; td_clk27    ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; adv7180:decoder|\adv7180_decoder:next_data_address[6]      ; adv7180:decoder|\adv7180_decoder:next_data_address[6]      ; td_clk27     ; td_clk27    ; 0.000        ; 0.086      ; 0.847      ;
; 0.590 ; adv7180:decoder|\adv7180_decoder:next_data_address[8]      ; adv7180:decoder|\adv7180_decoder:next_data_address[8]      ; td_clk27     ; td_clk27    ; 0.000        ; 0.086      ; 0.847      ;
; 0.590 ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[13] ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[13] ; td_clk27     ; td_clk27    ; 0.000        ; 0.069      ; 0.830      ;
; 0.591 ; adv7180:decoder|\adv7180_decoder:buffer_index[9]           ; adv7180:decoder|\adv7180_decoder:buffer_index[9]           ; td_clk27     ; td_clk27    ; 0.000        ; 0.070      ; 0.832      ;
; 0.593 ; adv7180:decoder|\adv7180_decoder:buffer_index[8]           ; adv7180:decoder|\adv7180_decoder:buffer_index[8]           ; td_clk27     ; td_clk27    ; 0.000        ; 0.070      ; 0.834      ;
; 0.594 ; adv7180:decoder|\adv7180_decoder:next_data_address[17]     ; adv7180:decoder|data_address[17]                           ; td_clk27     ; td_clk27    ; 0.000        ; 0.071      ; 0.836      ;
; 0.600 ; adv7180:decoder|\adv7180_decoder:next_data_address[18]     ; adv7180:decoder|\adv7180_decoder:next_data_address[18]     ; td_clk27     ; td_clk27    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; adv7180:decoder|\adv7180_decoder:next_data_address[20]     ; adv7180:decoder|\adv7180_decoder:next_data_address[20]     ; td_clk27     ; td_clk27    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; adv7180:decoder|\adv7180_decoder:next_data_address[21]     ; adv7180:decoder|\adv7180_decoder:next_data_address[21]     ; td_clk27     ; td_clk27    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; adv7180:decoder|\adv7180_decoder:next_data_address[28]     ; adv7180:decoder|\adv7180_decoder:next_data_address[28]     ; td_clk27     ; td_clk27    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; adv7180:decoder|\adv7180_decoder:clock_count[5]            ; adv7180:decoder|\adv7180_decoder:clock_count[5]            ; td_clk27     ; td_clk27    ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; adv7180:decoder|\adv7180_decoder:next_data_address[15]     ; adv7180:decoder|\adv7180_decoder:next_data_address[15]     ; td_clk27     ; td_clk27    ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; adv7180:decoder|\adv7180_decoder:next_data_address[26]     ; adv7180:decoder|\adv7180_decoder:next_data_address[26]     ; td_clk27     ; td_clk27    ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; adv7180:decoder|\adv7180_decoder:next_data_address[30]     ; adv7180:decoder|\adv7180_decoder:next_data_address[30]     ; td_clk27     ; td_clk27    ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[2]  ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[2]  ; td_clk27     ; td_clk27    ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[5]  ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[5]  ; td_clk27     ; td_clk27    ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; adv7180:decoder|\adv7180_decoder:buffer_index[2]           ; adv7180:decoder|\adv7180_decoder:buffer_index[2]           ; td_clk27     ; td_clk27    ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; adv7180:decoder|\adv7180_decoder:buffer_index[5]           ; adv7180:decoder|\adv7180_decoder:buffer_index[5]           ; td_clk27     ; td_clk27    ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; adv7180:decoder|\adv7180_decoder:buffer_index[12]          ; adv7180:decoder|\adv7180_decoder:buffer_index[12]          ; td_clk27     ; td_clk27    ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; adv7180:decoder|\adv7180_decoder:buffer_index[14]          ; adv7180:decoder|\adv7180_decoder:buffer_index[14]          ; td_clk27     ; td_clk27    ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; adv7180:decoder|\adv7180_decoder:clock_count[10]           ; adv7180:decoder|\adv7180_decoder:clock_count[10]           ; td_clk27     ; td_clk27    ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; adv7180:decoder|\adv7180_decoder:clock_count[4]            ; adv7180:decoder|\adv7180_decoder:clock_count[4]            ; td_clk27     ; td_clk27    ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; adv7180:decoder|\adv7180_decoder:next_data_address[17]     ; adv7180:decoder|\adv7180_decoder:next_data_address[17]     ; td_clk27     ; td_clk27    ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; adv7180:decoder|\adv7180_decoder:next_data_address[19]     ; adv7180:decoder|\adv7180_decoder:next_data_address[19]     ; td_clk27     ; td_clk27    ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; adv7180:decoder|\adv7180_decoder:next_data_address[29]     ; adv7180:decoder|\adv7180_decoder:next_data_address[29]     ; td_clk27     ; td_clk27    ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[4]  ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[4]  ; td_clk27     ; td_clk27    ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[10] ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[10] ; td_clk27     ; td_clk27    ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; adv7180:decoder|\adv7180_decoder:buffer_index[4]           ; adv7180:decoder|\adv7180_decoder:buffer_index[4]           ; td_clk27     ; td_clk27    ; 0.000        ; 0.070      ; 0.843      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'vga:vga_output|pixel_clock'                                                                                                                   ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.354 ; vga:vga_output|v_count[6]      ; vga:vga_output|v_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:vga_output|v_count[9]      ; vga:vga_output|v_count[9]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:vga_output|v_count[2]      ; vga:vga_output|v_count[2]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:vga_output|v_count[3]      ; vga:vga_output|v_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:vga_output|v_count[4]      ; vga:vga_output|v_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:vga_output|v_count[5]      ; vga:vga_output|v_count[5]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:vga_output|v_count[7]      ; vga:vga_output|v_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:vga_output|v_count[8]      ; vga:vga_output|v_count[8]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.597      ;
; 0.396 ; vga:vga_output|horiz_sync      ; vga:vga_output|horiz_sync_out ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.639      ;
; 0.423 ; vga:vga_output|v_count[9]      ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.666      ;
; 0.425 ; vga:vga_output|h_count[2]      ; vga:vga_output|pixel_col[2]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.668      ;
; 0.549 ; vga:vga_output|vert_sync       ; vga:vga_output|vert_sync_out  ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.792      ;
; 0.551 ; ycc2rgb:ycc2rgb_converter|b[4] ; vga_pixel[4]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.114     ; 0.638      ;
; 0.552 ; ycc2rgb:ycc2rgb_converter|b[3] ; vga_pixel[3]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.114     ; 0.639      ;
; 0.553 ; ycc2rgb:ycc2rgb_converter|b[5] ; vga_pixel[5]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.115     ; 0.639      ;
; 0.553 ; ycc2rgb:ycc2rgb_converter|r[2] ; vga_pixel[18]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.116     ; 0.638      ;
; 0.554 ; ycc2rgb:ycc2rgb_converter|g[7] ; vga_pixel[15]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.116     ; 0.639      ;
; 0.554 ; ycc2rgb:ycc2rgb_converter|r[4] ; vga_pixel[20]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.116     ; 0.639      ;
; 0.555 ; ycc2rgb:ycc2rgb_converter|b[7] ; vga_pixel[7]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.117     ; 0.639      ;
; 0.555 ; ycc2rgb:ycc2rgb_converter|g[5] ; vga_pixel[13]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.116     ; 0.640      ;
; 0.555 ; ycc2rgb:ycc2rgb_converter|r[7] ; vga_pixel[23]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.117     ; 0.639      ;
; 0.555 ; ycc2rgb:ycc2rgb_converter|r[1] ; vga_pixel[17]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.117     ; 0.639      ;
; 0.556 ; ycc2rgb:ycc2rgb_converter|g[1] ; vga_pixel[9]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.116     ; 0.641      ;
; 0.556 ; ycc2rgb:ycc2rgb_converter|r[6] ; vga_pixel[22]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.117     ; 0.640      ;
; 0.556 ; ycc2rgb:ycc2rgb_converter|r[5] ; vga_pixel[21]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.116     ; 0.641      ;
; 0.557 ; ycc2rgb:ycc2rgb_converter|r[0] ; vga_pixel[16]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.117     ; 0.641      ;
; 0.575 ; vga:vga_output|h_count[4]      ; vga:vga_output|pixel_col[4]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.818      ;
; 0.576 ; vga:vga_output|h_count[1]      ; vga:vga_output|pixel_col[1]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.819      ;
; 0.578 ; vga:vga_output|h_count[3]      ; vga:vga_output|pixel_col[3]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.073      ; 0.822      ;
; 0.581 ; vga:vga_output|h_count[8]      ; vga:vga_output|pixel_col[8]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.464      ; 1.216      ;
; 0.603 ; vga:vga_output|h_count[7]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.846      ;
; 0.606 ; vga:vga_output|h_count[2]      ; vga:vga_output|h_count[2]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.849      ;
; 0.609 ; vga:vga_output|v_count[3]      ; vga:vga_output|pixel_row[3]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.071      ; 0.851      ;
; 0.609 ; vga:vga_output|h_count[1]      ; vga:vga_output|h_count[1]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.852      ;
; 0.610 ; vga:vga_output|v_count[5]      ; vga:vga_output|pixel_row[5]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.071      ; 0.852      ;
; 0.612 ; vga:vga_output|h_count[4]      ; vga:vga_output|h_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.855      ;
; 0.624 ; vga:vga_output|h_count[6]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.867      ;
; 0.634 ; vga:vga_output|v_count[9]      ; vga:vga_output|video_on_v     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.877      ;
; 0.647 ; vga:vga_output|h_count[5]      ; vga:vga_output|pixel_col[5]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.464      ; 1.282      ;
; 0.653 ; vga:vga_output|v_count[4]      ; vga:vga_output|video_on_v     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.896      ;
; 0.679 ; vga:vga_output|v_count[4]      ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.922      ;
; 0.705 ; ycc2rgb:ycc2rgb_converter|b[2] ; vga_pixel[2]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.115     ; 0.791      ;
; 0.705 ; ycc2rgb:ycc2rgb_converter|b[0] ; vga_pixel[0]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.114     ; 0.792      ;
; 0.706 ; ycc2rgb:ycc2rgb_converter|b[6] ; vga_pixel[6]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.114     ; 0.793      ;
; 0.706 ; ycc2rgb:ycc2rgb_converter|g[2] ; vga_pixel[10]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.117     ; 0.790      ;
; 0.707 ; ycc2rgb:ycc2rgb_converter|g[6] ; vga_pixel[14]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.116     ; 0.792      ;
; 0.707 ; ycc2rgb:ycc2rgb_converter|r[3] ; vga_pixel[19]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.116     ; 0.792      ;
; 0.708 ; ycc2rgb:ycc2rgb_converter|g[0] ; vga_pixel[8]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.116     ; 0.793      ;
; 0.709 ; ycc2rgb:ycc2rgb_converter|g[3] ; vga_pixel[11]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.116     ; 0.794      ;
; 0.747 ; vga:vga_output|v_count[6]      ; vga:vga_output|video_on_v     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.990      ;
; 0.754 ; vga:vga_output|h_count[3]      ; vga:vga_output|h_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 0.997      ;
; 0.785 ; vga:vga_output|v_count[7]      ; vga:vga_output|pixel_row[7]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.071      ; 1.027      ;
; 0.786 ; vga:vga_output|v_count[6]      ; vga:vga_output|pixel_row[6]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.071      ; 1.028      ;
; 0.786 ; vga:vga_output|v_count[4]      ; vga:vga_output|pixel_row[4]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.071      ; 1.028      ;
; 0.793 ; vga:vga_output|h_count[9]      ; vga:vga_output|pixel_col[9]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.463      ; 1.427      ;
; 0.799 ; vga:vga_output|v_count[1]      ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.042      ;
; 0.829 ; vga:vga_output|h_count[7]      ; vga:vga_output|pixel_col[7]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.464      ; 1.464      ;
; 0.838 ; vga:vga_output|v_count[1]      ; vga:vga_output|pixel_row[1]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.071      ; 1.080      ;
; 0.839 ; vga:vga_output|v_count[0]      ; vga:vga_output|pixel_row[0]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.071      ; 1.081      ;
; 0.848 ; vga:vga_output|v_count[2]      ; vga:vga_output|pixel_row[2]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.071      ; 1.090      ;
; 0.854 ; vga:vga_output|v_count[0]      ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.097      ;
; 0.856 ; vga:vga_output|v_count[7]      ; vga:vga_output|video_on_v     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.099      ;
; 0.870 ; ycc2rgb:ycc2rgb_converter|b[1] ; vga_pixel[1]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.114     ; 0.957      ;
; 0.874 ; ycc2rgb:ycc2rgb_converter|g[4] ; vga_pixel[12]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.116     ; 0.959      ;
; 0.890 ; vga:vga_output|h_count[5]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.133      ;
; 0.892 ; vga:vga_output|h_count[0]      ; vga:vga_output|h_count[1]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.135      ;
; 0.894 ; vga:vga_output|h_count[2]      ; vga:vga_output|h_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.137      ;
; 0.896 ; vga:vga_output|h_count[1]      ; vga:vga_output|h_count[2]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.139      ;
; 0.903 ; vga:vga_output|h_count[0]      ; vga:vga_output|h_count[2]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.146      ;
; 0.905 ; vga:vga_output|h_count[2]      ; vga:vga_output|h_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.148      ;
; 0.911 ; vga:vga_output|h_count[4]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.154      ;
; 0.912 ; vga:vga_output|h_count[6]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.155      ;
; 0.917 ; vga:vga_output|v_count[8]      ; vga:vga_output|video_on_v     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.160      ;
; 0.932 ; vga:vga_output|v_count[5]      ; vga:vga_output|video_on_v     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.175      ;
; 0.989 ; vga:vga_output|h_count[5]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.232      ;
; 0.995 ; vga:vga_output|h_count[1]      ; vga:vga_output|h_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.238      ;
; 1.002 ; vga:vga_output|v_count[0]      ; vga:vga_output|video_on_v     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.245      ;
; 1.002 ; vga:vga_output|h_count[0]      ; vga:vga_output|h_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.245      ;
; 1.006 ; vga:vga_output|h_count[1]      ; vga:vga_output|h_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.249      ;
; 1.010 ; vga:vga_output|h_count[4]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.253      ;
; 1.013 ; vga:vga_output|h_count[0]      ; vga:vga_output|h_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.256      ;
; 1.015 ; vga:vga_output|h_count[2]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.258      ;
; 1.035 ; vga:vga_output|v_count[6]      ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.278      ;
; 1.041 ; vga:vga_output|h_count[3]      ; vga:vga_output|h_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.284      ;
; 1.042 ; vga:vga_output|h_count[8]      ; vga:vga_output|h_count[8]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.285      ;
; 1.045 ; vga:vga_output|v_count[2]      ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.288      ;
; 1.074 ; vga:vga_output|h_count[6]      ; vga:vga_output|pixel_col[6]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.070      ; 1.315      ;
; 1.100 ; vga:vga_output|v_count[3]      ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.343      ;
; 1.114 ; vga:vga_output|h_count[2]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.357      ;
; 1.116 ; vga:vga_output|h_count[1]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.359      ;
; 1.123 ; vga:vga_output|h_count[0]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.366      ;
; 1.133 ; vga:vga_output|v_count[3]      ; vga:vga_output|video_on_v     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.376      ;
; 1.144 ; vga:vga_output|v_count[7]      ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.387      ;
; 1.151 ; vga:vga_output|h_count[3]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.394      ;
; 1.152 ; vga:vga_output|h_count[5]      ; vga:vga_output|h_count[5]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.395      ;
; 1.176 ; vga:vga_output|pixel_col[2]    ; ram_read_addr[1]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; -0.500       ; 0.130      ; 0.997      ;
; 1.183 ; vga:vga_output|h_count[0]      ; vga:vga_output|h_count[0]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.426      ;
; 1.195 ; vga:vga_output|pixel_col[1]    ; ram_read_addr[0]              ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; -0.500       ; 0.130      ; 1.016      ;
; 1.205 ; vga:vga_output|v_count[8]      ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.448      ;
; 1.215 ; vga:vga_output|h_count[1]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.072      ; 1.458      ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'td_clk27'                                                                                                                                     ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; td_clk27 ; Rise       ; td_clk27                                                                                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a101~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a101~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a101~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a101~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a102~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a102~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a102~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a102~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a103~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a104~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a104~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a104~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a104~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a105~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a105~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a105~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a105~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a106~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a106~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a106~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a106~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a107~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a107~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a107~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a107~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a108~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a108~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a108~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a109~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a109~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a109~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a109~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a110~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a110~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a110~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a110~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a111~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a111~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a111~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a111~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a112~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a113~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a113~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a113~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a113~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a114~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a114~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a114~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a114~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a115~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a115~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a115~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a115~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a116~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a116~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a116~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a116~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a117~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a117~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a117~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a117~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a118~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a118~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a118~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a118~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a119~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a119~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a119~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a119~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a11~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a120~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a120~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a120~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a120~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a121~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a121~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; td_clk27 ; Rise       ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a121~porta_we_reg       ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk50'                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk50 ; Rise       ; clk50                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk50 ; Rise       ; vga:vga_output|pixel_clock ;
; 0.224  ; 0.410        ; 0.186          ; Low Pulse Width  ; clk50 ; Rise       ; vga:vga_output|pixel_clock ;
; 0.371  ; 0.589        ; 0.218          ; High Pulse Width ; clk50 ; Rise       ; vga:vga_output|pixel_clock ;
; 0.371  ; 0.371        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; vga_output|pixel_clock|clk ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clk50~input|o              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clk50~input|i              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clk50~input|i              ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clk50~input|o              ;
; 0.628  ; 0.628        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; vga_output|pixel_clock|clk ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'vga:vga_output|pixel_clock'                                                              ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[10]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[11]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[12]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[13]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[14]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[15]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[5]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[6]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[7]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[8]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[9]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[6]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[7]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[8]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[9]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|horiz_sync     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|horiz_sync_out ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[9]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[6]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[7]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[8]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[9]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|vert_sync      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|vert_sync_out  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|video_on_h     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|video_on_v     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[0]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[10]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[11]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[12]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[13]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[14]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[15]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[16]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[17]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[18]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[19]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[1]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[20]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[21]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[22]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[23]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[2]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[3]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[4]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[5]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[6]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[7]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[8]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[9]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ycc_even                      ;
; 0.264  ; 0.482        ; 0.218          ; High Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[5]   ;
; 0.264  ; 0.482        ; 0.218          ; High Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[7]   ;
; 0.264  ; 0.482        ; 0.218          ; High Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[8]   ;
; 0.264  ; 0.482        ; 0.218          ; High Pulse Width ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[9]   ;
; 0.269  ; 0.487        ; 0.218          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[18]                 ;
; 0.269  ; 0.487        ; 0.218          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[19]                 ;
; 0.269  ; 0.487        ; 0.218          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[20]                 ;
; 0.269  ; 0.487        ; 0.218          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[21]                 ;
; 0.270  ; 0.488        ; 0.218          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[0]                  ;
; 0.270  ; 0.488        ; 0.218          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[10]                 ;
; 0.270  ; 0.488        ; 0.218          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[11]                 ;
; 0.270  ; 0.488        ; 0.218          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[12]                 ;
; 0.270  ; 0.488        ; 0.218          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[13]                 ;
; 0.270  ; 0.488        ; 0.218          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[14]                 ;
; 0.270  ; 0.488        ; 0.218          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[15]                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port   ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-------------+----------------------------+-------+-------+------------+----------------------------+
; reset       ; td_clk27                   ; 6.713 ; 7.002 ; Rise       ; td_clk27                   ;
; td_hs       ; td_clk27                   ; 2.086 ; 2.448 ; Rise       ; td_clk27                   ;
; td_vs       ; td_clk27                   ; 2.169 ; 2.538 ; Rise       ; td_clk27                   ;
; reset       ; td_clk27                   ; 5.922 ; 6.218 ; Fall       ; td_clk27                   ;
; td_data[*]  ; td_clk27                   ; 2.690 ; 2.986 ; Fall       ; td_clk27                   ;
;  td_data[0] ; td_clk27                   ; 2.541 ; 2.887 ; Fall       ; td_clk27                   ;
;  td_data[1] ; td_clk27                   ; 2.351 ; 2.723 ; Fall       ; td_clk27                   ;
;  td_data[2] ; td_clk27                   ; 2.237 ; 2.561 ; Fall       ; td_clk27                   ;
;  td_data[3] ; td_clk27                   ; 2.490 ; 2.839 ; Fall       ; td_clk27                   ;
;  td_data[4] ; td_clk27                   ; 2.223 ; 2.536 ; Fall       ; td_clk27                   ;
;  td_data[5] ; td_clk27                   ; 2.690 ; 2.986 ; Fall       ; td_clk27                   ;
;  td_data[6] ; td_clk27                   ; 2.508 ; 2.844 ; Fall       ; td_clk27                   ;
;  td_data[7] ; td_clk27                   ; 2.289 ; 2.611 ; Fall       ; td_clk27                   ;
; reset       ; vga:vga_output|pixel_clock ; 5.597 ; 5.872 ; Fall       ; vga:vga_output|pixel_clock ;
+-------------+----------------------------+-------+-------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port   ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+-------------+----------------------------+--------+--------+------------+----------------------------+
; reset       ; td_clk27                   ; -4.213 ; -4.473 ; Rise       ; td_clk27                   ;
; td_hs       ; td_clk27                   ; -1.595 ; -1.937 ; Rise       ; td_clk27                   ;
; td_vs       ; td_clk27                   ; -1.443 ; -1.752 ; Rise       ; td_clk27                   ;
; reset       ; td_clk27                   ; -3.777 ; -4.105 ; Fall       ; td_clk27                   ;
; td_data[*]  ; td_clk27                   ; -1.389 ; -1.698 ; Fall       ; td_clk27                   ;
;  td_data[0] ; td_clk27                   ; -1.625 ; -1.958 ; Fall       ; td_clk27                   ;
;  td_data[1] ; td_clk27                   ; -1.729 ; -2.083 ; Fall       ; td_clk27                   ;
;  td_data[2] ; td_clk27                   ; -1.769 ; -2.068 ; Fall       ; td_clk27                   ;
;  td_data[3] ; td_clk27                   ; -1.502 ; -1.842 ; Fall       ; td_clk27                   ;
;  td_data[4] ; td_clk27                   ; -1.389 ; -1.698 ; Fall       ; td_clk27                   ;
;  td_data[5] ; td_clk27                   ; -1.933 ; -2.254 ; Fall       ; td_clk27                   ;
;  td_data[6] ; td_clk27                   ; -1.424 ; -1.731 ; Fall       ; td_clk27                   ;
;  td_data[7] ; td_clk27                   ; -1.817 ; -2.114 ; Fall       ; td_clk27                   ;
; reset       ; vga:vga_output|pixel_clock ; -4.286 ; -4.606 ; Fall       ; vga:vga_output|pixel_clock ;
+-------------+----------------------------+--------+--------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+------------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port        ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+------------------+----------------------------+--------+--------+------------+----------------------------+
; segments_out[*]  ; td_clk27                   ; 11.466 ; 11.393 ; Rise       ; td_clk27                   ;
;  segments_out[0] ; td_clk27                   ; 8.915  ; 8.785  ; Rise       ; td_clk27                   ;
;  segments_out[1] ; td_clk27                   ; 11.466 ; 11.393 ; Rise       ; td_clk27                   ;
;  segments_out[2] ; td_clk27                   ; 8.081  ; 8.188  ; Rise       ; td_clk27                   ;
;  segments_out[3] ; td_clk27                   ; 9.070  ; 8.950  ; Rise       ; td_clk27                   ;
;  segments_out[4] ; td_clk27                   ; 9.856  ; 9.568  ; Rise       ; td_clk27                   ;
;  segments_out[5] ; td_clk27                   ; 10.553 ; 10.487 ; Rise       ; td_clk27                   ;
;  segments_out[6] ; td_clk27                   ; 9.245  ; 9.348  ; Rise       ; td_clk27                   ;
; vga_blank        ; vga:vga_output|pixel_clock ; 8.749  ; 8.768  ; Rise       ; vga:vga_output|pixel_clock ;
; vga_clk          ; vga:vga_output|pixel_clock ; 5.754  ;        ; Rise       ; vga:vga_output|pixel_clock ;
; vga_hs           ; vga:vga_output|pixel_clock ; 8.492  ; 8.423  ; Rise       ; vga:vga_output|pixel_clock ;
; vga_vs           ; vga:vga_output|pixel_clock ; 8.135  ; 8.080  ; Rise       ; vga:vga_output|pixel_clock ;
; vga_blue[*]      ; vga:vga_output|pixel_clock ; 9.230  ; 9.179  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[0]     ; vga:vga_output|pixel_clock ; 9.230  ; 9.179  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[1]     ; vga:vga_output|pixel_clock ; 8.976  ; 8.826  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[2]     ; vga:vga_output|pixel_clock ; 7.896  ; 7.845  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[3]     ; vga:vga_output|pixel_clock ; 8.555  ; 8.351  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[4]     ; vga:vga_output|pixel_clock ; 8.493  ; 8.294  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[5]     ; vga:vga_output|pixel_clock ; 8.088  ; 7.966  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[6]     ; vga:vga_output|pixel_clock ; 8.300  ; 8.264  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[7]     ; vga:vga_output|pixel_clock ; 7.345  ; 7.299  ; Fall       ; vga:vga_output|pixel_clock ;
; vga_clk          ; vga:vga_output|pixel_clock ;        ; 5.714  ; Fall       ; vga:vga_output|pixel_clock ;
; vga_green[*]     ; vga:vga_output|pixel_clock ; 10.441 ; 10.097 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[0]    ; vga:vga_output|pixel_clock ; 9.021  ; 9.019  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[1]    ; vga:vga_output|pixel_clock ; 9.665  ; 9.428  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[2]    ; vga:vga_output|pixel_clock ; 10.441 ; 10.097 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[3]    ; vga:vga_output|pixel_clock ; 8.781  ; 8.704  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[4]    ; vga:vga_output|pixel_clock ; 7.979  ; 7.952  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[5]    ; vga:vga_output|pixel_clock ; 10.155 ; 9.944  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[6]    ; vga:vga_output|pixel_clock ; 9.121  ; 9.191  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[7]    ; vga:vga_output|pixel_clock ; 7.685  ; 7.666  ; Fall       ; vga:vga_output|pixel_clock ;
; vga_red[*]       ; vga:vga_output|pixel_clock ; 11.289 ; 11.040 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[0]      ; vga:vga_output|pixel_clock ; 9.414  ; 9.198  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[1]      ; vga:vga_output|pixel_clock ; 9.062  ; 8.918  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[2]      ; vga:vga_output|pixel_clock ; 9.572  ; 9.381  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[3]      ; vga:vga_output|pixel_clock ; 9.261  ; 9.093  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[4]      ; vga:vga_output|pixel_clock ; 9.435  ; 9.314  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[5]      ; vga:vga_output|pixel_clock ; 8.558  ; 8.381  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[6]      ; vga:vga_output|pixel_clock ; 11.289 ; 11.040 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[7]      ; vga:vga_output|pixel_clock ; 9.234  ; 9.060  ; Fall       ; vga:vga_output|pixel_clock ;
+------------------+----------------------------+--------+--------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+------------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port        ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+------------------+----------------------------+--------+--------+------------+----------------------------+
; segments_out[*]  ; td_clk27                   ; 7.026  ; 7.146  ; Rise       ; td_clk27                   ;
;  segments_out[0] ; td_clk27                   ; 7.822  ; 7.699  ; Rise       ; td_clk27                   ;
;  segments_out[1] ; td_clk27                   ; 10.364 ; 10.258 ; Rise       ; td_clk27                   ;
;  segments_out[2] ; td_clk27                   ; 7.026  ; 7.146  ; Rise       ; td_clk27                   ;
;  segments_out[3] ; td_clk27                   ; 7.970  ; 7.857  ; Rise       ; td_clk27                   ;
;  segments_out[4] ; td_clk27                   ; 8.797  ; 8.453  ; Rise       ; td_clk27                   ;
;  segments_out[5] ; td_clk27                   ; 9.472  ; 9.380  ; Rise       ; td_clk27                   ;
;  segments_out[6] ; td_clk27                   ; 8.214  ; 8.267  ; Rise       ; td_clk27                   ;
; vga_blank        ; vga:vga_output|pixel_clock ; 8.369  ; 8.342  ; Rise       ; vga:vga_output|pixel_clock ;
; vga_clk          ; vga:vga_output|pixel_clock ; 5.530  ;        ; Rise       ; vga:vga_output|pixel_clock ;
; vga_hs           ; vga:vga_output|pixel_clock ; 8.148  ; 8.081  ; Rise       ; vga:vga_output|pixel_clock ;
; vga_vs           ; vga:vga_output|pixel_clock ; 7.807  ; 7.753  ; Rise       ; vga:vga_output|pixel_clock ;
; vga_blue[*]      ; vga:vga_output|pixel_clock ; 7.048  ; 7.003  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[0]     ; vga:vga_output|pixel_clock ; 8.858  ; 8.808  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[1]     ; vga:vga_output|pixel_clock ; 8.614  ; 8.469  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[2]     ; vga:vga_output|pixel_clock ; 7.576  ; 7.527  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[3]     ; vga:vga_output|pixel_clock ; 8.210  ; 8.014  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[4]     ; vga:vga_output|pixel_clock ; 8.150  ; 7.958  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[5]     ; vga:vga_output|pixel_clock ; 7.761  ; 7.643  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[6]     ; vga:vga_output|pixel_clock ; 7.964  ; 7.928  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[7]     ; vga:vga_output|pixel_clock ; 7.048  ; 7.003  ; Fall       ; vga:vga_output|pixel_clock ;
; vga_clk          ; vga:vga_output|pixel_clock ;        ; 5.490  ; Fall       ; vga:vga_output|pixel_clock ;
; vga_green[*]     ; vga:vga_output|pixel_clock ; 7.374  ; 7.356  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[0]    ; vga:vga_output|pixel_clock ; 8.656  ; 8.653  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[1]    ; vga:vga_output|pixel_clock ; 9.274  ; 9.045  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[2]    ; vga:vga_output|pixel_clock ; 10.021 ; 9.689  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[3]    ; vga:vga_output|pixel_clock ; 8.425  ; 8.350  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[4]    ; vga:vga_output|pixel_clock ; 7.657  ; 7.630  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[5]    ; vga:vga_output|pixel_clock ; 9.746  ; 9.543  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[6]    ; vga:vga_output|pixel_clock ; 8.752  ; 8.818  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[7]    ; vga:vga_output|pixel_clock ; 7.374  ; 7.356  ; Fall       ; vga:vga_output|pixel_clock ;
; vga_red[*]       ; vga:vga_output|pixel_clock ; 8.211  ; 8.040  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[0]      ; vga:vga_output|pixel_clock ; 9.033  ; 8.825  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[1]      ; vga:vga_output|pixel_clock ; 8.696  ; 8.556  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[2]      ; vga:vga_output|pixel_clock ; 9.186  ; 9.001  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[3]      ; vga:vga_output|pixel_clock ; 8.886  ; 8.724  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[4]      ; vga:vga_output|pixel_clock ; 9.053  ; 8.936  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[5]      ; vga:vga_output|pixel_clock ; 8.211  ; 8.040  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[6]      ; vga:vga_output|pixel_clock ; 10.833 ; 10.594 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[7]      ; vga:vga_output|pixel_clock ; 8.860  ; 8.692  ; Fall       ; vga:vga_output|pixel_clock ;
+------------------+----------------------------+--------+--------+------------+----------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; reset      ; reset_led   ; 7.465 ;    ;    ; 7.713 ;
; reset      ; td_reset    ; 8.277 ;    ;    ; 8.565 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; reset      ; reset_led   ; 7.195 ;    ;    ; 7.432 ;
; reset      ; td_reset    ; 7.975 ;    ;    ; 8.248 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                  ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; td_clk27                   ; -6.282 ; -1616.311     ;
; vga:vga_output|pixel_clock ; -1.315 ; -40.102       ;
; clk50                      ; 0.214  ; 0.000         ;
+----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                   ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; clk50                      ; -0.029 ; -0.029        ;
; td_clk27                   ; 0.176  ; 0.000         ;
; vga:vga_output|pixel_clock ; 0.182  ; 0.000         ;
+----------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary    ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; td_clk27                   ; -3.000 ; -1069.787     ;
; clk50                      ; -3.000 ; -4.043        ;
; vga:vga_output|pixel_clock ; -1.000 ; -85.000       ;
+----------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'td_clk27'                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -6.282 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a82~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; 0.170      ; 6.939      ;
; -6.281 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a82~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; 0.170      ; 6.938      ;
; -6.281 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a82~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.170      ; 6.938      ;
; -6.280 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a82~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; 0.170      ; 6.937      ;
; -6.279 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a82~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; 0.170      ; 6.936      ;
; -6.279 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a82~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; 0.170      ; 6.936      ;
; -6.275 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a82~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; 0.170      ; 6.932      ;
; -6.257 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a82~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; 0.170      ; 6.914      ;
; -6.251 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; 0.168      ; 6.906      ;
; -6.250 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; 0.168      ; 6.905      ;
; -6.250 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.168      ; 6.905      ;
; -6.249 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; 0.168      ; 6.904      ;
; -6.248 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; 0.168      ; 6.903      ;
; -6.248 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; 0.168      ; 6.903      ;
; -6.244 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; 0.168      ; 6.899      ;
; -6.239 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a89~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; 0.169      ; 6.895      ;
; -6.238 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a89~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; 0.169      ; 6.894      ;
; -6.238 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a89~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.169      ; 6.894      ;
; -6.237 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a89~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; 0.169      ; 6.893      ;
; -6.236 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a89~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; 0.169      ; 6.892      ;
; -6.236 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a89~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; 0.169      ; 6.892      ;
; -6.232 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a89~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; 0.169      ; 6.888      ;
; -6.226 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a99~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; 0.168      ; 6.881      ;
; -6.216 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a125~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; 0.234      ; 6.937      ;
; -6.215 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a125~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; 0.234      ; 6.936      ;
; -6.215 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a125~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.234      ; 6.936      ;
; -6.214 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a89~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; 0.169      ; 6.870      ;
; -6.214 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a125~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; 0.234      ; 6.935      ;
; -6.213 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a125~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; 0.234      ; 6.934      ;
; -6.213 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a125~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; 0.234      ; 6.934      ;
; -6.209 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a125~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; 0.234      ; 6.930      ;
; -6.192 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; 0.163      ; 6.842      ;
; -6.191 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; 0.163      ; 6.841      ;
; -6.191 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.163      ; 6.841      ;
; -6.191 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a125~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; 0.234      ; 6.912      ;
; -6.190 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; 0.163      ; 6.840      ;
; -6.189 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; 0.163      ; 6.839      ;
; -6.189 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; 0.163      ; 6.839      ;
; -6.188 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a1~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; 0.169      ; 6.844      ;
; -6.187 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a1~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; 0.169      ; 6.843      ;
; -6.187 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a1~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.169      ; 6.843      ;
; -6.186 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a1~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; 0.169      ; 6.842      ;
; -6.185 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; 0.163      ; 6.835      ;
; -6.185 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a1~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; 0.169      ; 6.841      ;
; -6.185 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a1~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; 0.169      ; 6.841      ;
; -6.185 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a57~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; 0.228      ; 6.900      ;
; -6.184 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a57~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; 0.228      ; 6.899      ;
; -6.184 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a57~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.228      ; 6.899      ;
; -6.183 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a33~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; 0.183      ; 6.853      ;
; -6.183 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a57~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; 0.228      ; 6.898      ;
; -6.182 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a33~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; 0.183      ; 6.852      ;
; -6.182 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a33~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.183      ; 6.852      ;
; -6.182 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a57~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; 0.228      ; 6.897      ;
; -6.182 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a57~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; 0.228      ; 6.897      ;
; -6.181 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a33~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; 0.183      ; 6.851      ;
; -6.181 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a1~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; 0.169      ; 6.837      ;
; -6.180 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; 0.167      ; 6.834      ;
; -6.180 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a33~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; 0.183      ; 6.850      ;
; -6.180 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a33~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; 0.183      ; 6.850      ;
; -6.179 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; 0.167      ; 6.833      ;
; -6.179 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.167      ; 6.833      ;
; -6.178 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; 0.167      ; 6.832      ;
; -6.178 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a57~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; 0.228      ; 6.893      ;
; -6.177 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; 0.167      ; 6.831      ;
; -6.177 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; 0.167      ; 6.831      ;
; -6.176 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a33~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; 0.183      ; 6.846      ;
; -6.173 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; 0.167      ; 6.827      ;
; -6.167 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a100~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; 0.163      ; 6.817      ;
; -6.163 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a1~portb_address_reg0   ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; 0.169      ; 6.819      ;
; -6.160 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a57~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; 0.228      ; 6.875      ;
; -6.158 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a33~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; 0.183      ; 6.828      ;
; -6.155 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[2] ; td_clk27     ; td_clk27    ; 0.500        ; 0.167      ; 6.809      ;
; -6.155 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a66~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; 0.188      ; 6.830      ;
; -6.154 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a66~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; 0.188      ; 6.829      ;
; -6.154 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a66~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.188      ; 6.829      ;
; -6.153 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a84~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; 0.178      ; 6.818      ;
; -6.153 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a66~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; 0.188      ; 6.828      ;
; -6.152 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a84~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; 0.178      ; 6.817      ;
; -6.152 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a84~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.178      ; 6.817      ;
; -6.152 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a66~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; 0.188      ; 6.827      ;
; -6.152 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a66~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; 0.188      ; 6.827      ;
; -6.151 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a84~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; 0.178      ; 6.816      ;
; -6.150 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a84~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; 0.178      ; 6.815      ;
; -6.150 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a84~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; 0.178      ; 6.815      ;
; -6.148 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a66~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; 0.188      ; 6.823      ;
; -6.146 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a84~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; 0.178      ; 6.811      ;
; -6.143 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a36~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; 0.187      ; 6.817      ;
; -6.142 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a36~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; 0.187      ; 6.816      ;
; -6.142 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a36~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.187      ; 6.816      ;
; -6.141 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a36~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; 0.187      ; 6.815      ;
; -6.140 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a36~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; 0.187      ; 6.814      ;
; -6.140 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a36~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; 0.187      ; 6.814      ;
; -6.137 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; 0.171      ; 6.795      ;
; -6.136 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a36~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[1] ; td_clk27     ; td_clk27    ; 0.500        ; 0.187      ; 6.810      ;
; -6.136 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[0] ; td_clk27     ; td_clk27    ; 0.500        ; 0.171      ; 6.794      ;
; -6.136 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[7] ; td_clk27     ; td_clk27    ; 0.500        ; 0.171      ; 6.794      ;
; -6.135 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[4] ; td_clk27     ; td_clk27    ; 0.500        ; 0.171      ; 6.793      ;
; -6.134 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[5] ; td_clk27     ; td_clk27    ; 0.500        ; 0.171      ; 6.792      ;
; -6.134 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a81~portb_address_reg0  ; ycc2rgb:ycc2rgb_converter|g[6] ; td_clk27     ; td_clk27    ; 0.500        ; 0.171      ; 6.792      ;
; -6.133 ; sram:ram_block|altsyncram:ram_block_rtl_0|altsyncram_69h1:auto_generated|ram_block1a122~portb_address_reg0 ; ycc2rgb:ycc2rgb_converter|g[3] ; td_clk27     ; td_clk27    ; 0.500        ; 0.213      ; 6.833      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'vga:vga_output|pixel_clock'                                                                                                            ;
+--------+-----------------------------+---------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                   ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+---------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -1.315 ; vga:vga_output|pixel_row[3] ; ram_read_addr[15]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.822      ;
; -1.298 ; vga:vga_output|pixel_row[3] ; ram_read_addr[14]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.805      ;
; -1.238 ; vga:vga_output|pixel_row[1] ; ram_read_addr[15]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.745      ;
; -1.221 ; vga:vga_output|pixel_row[1] ; ram_read_addr[14]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.728      ;
; -1.217 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.161      ;
; -1.217 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.161      ;
; -1.217 ; vga:vga_output|h_count[3]   ; vga:vga_output|v_count[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.161      ;
; -1.217 ; vga:vga_output|h_count[3]   ; vga:vga_output|v_count[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.161      ;
; -1.198 ; vga:vga_output|pixel_row[3] ; ram_read_addr[13]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.705      ;
; -1.196 ; vga:vga_output|pixel_row[4] ; ram_read_addr[15]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.703      ;
; -1.189 ; vga:vga_output|pixel_row[0] ; ram_read_addr[15]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.696      ;
; -1.184 ; vga:vga_output|pixel_row[2] ; ram_read_addr[15]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.691      ;
; -1.179 ; vga:vga_output|pixel_row[4] ; ram_read_addr[14]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.686      ;
; -1.177 ; vga:vga_output|pixel_row[5] ; ram_read_addr[15]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.684      ;
; -1.172 ; vga:vga_output|pixel_row[0] ; ram_read_addr[14]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.679      ;
; -1.167 ; vga:vga_output|pixel_row[2] ; ram_read_addr[14]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.674      ;
; -1.160 ; vga:vga_output|pixel_row[5] ; ram_read_addr[14]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.667      ;
; -1.148 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.092      ;
; -1.148 ; vga:vga_output|h_count[3]   ; vga:vga_output|v_count[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.092      ;
; -1.147 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.091      ;
; -1.147 ; vga:vga_output|h_count[3]   ; vga:vga_output|v_count[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.091      ;
; -1.146 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.090      ;
; -1.146 ; vga:vga_output|h_count[3]   ; vga:vga_output|v_count[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.090      ;
; -1.145 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.089      ;
; -1.145 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.089      ;
; -1.144 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.088      ;
; -1.144 ; vga:vga_output|h_count[3]   ; vga:vga_output|v_count[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.088      ;
; -1.141 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[9] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.085      ;
; -1.141 ; vga:vga_output|h_count[3]   ; vga:vga_output|v_count[9] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.085      ;
; -1.140 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.084      ;
; -1.140 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.084      ;
; -1.137 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.081      ;
; -1.137 ; vga:vga_output|h_count[3]   ; vga:vga_output|v_count[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.081      ;
; -1.134 ; vga:vga_output|pixel_row[3] ; ram_read_addr[12]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.641      ;
; -1.133 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.077      ;
; -1.133 ; vga:vga_output|h_count[3]   ; vga:vga_output|v_count[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.077      ;
; -1.132 ; vga:vga_output|h_count[4]   ; vga:vga_output|v_count[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.076      ;
; -1.132 ; vga:vga_output|h_count[4]   ; vga:vga_output|v_count[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.076      ;
; -1.131 ; vga:vga_output|h_count[6]   ; vga:vga_output|v_count[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.075      ;
; -1.131 ; vga:vga_output|h_count[3]   ; vga:vga_output|v_count[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.075      ;
; -1.130 ; vga:vga_output|pixel_row[3] ; ram_read_addr[11]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.637      ;
; -1.121 ; vga:vga_output|pixel_row[1] ; ram_read_addr[13]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.628      ;
; -1.109 ; vga:vga_output|pixel_row[4] ; ram_read_addr[13]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.616      ;
; -1.107 ; vga:vga_output|pixel_row[0] ; ram_read_addr[13]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.614      ;
; -1.100 ; vga:vga_output|pixel_row[2] ; ram_read_addr[13]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.607      ;
; -1.092 ; vga:vga_output|pixel_row[7] ; ram_read_addr[15]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.599      ;
; -1.076 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.020      ;
; -1.075 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.019      ;
; -1.075 ; vga:vga_output|pixel_row[7] ; ram_read_addr[14]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.582      ;
; -1.074 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.018      ;
; -1.072 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.016      ;
; -1.071 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.015      ;
; -1.070 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.014      ;
; -1.069 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[9] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.013      ;
; -1.069 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.013      ;
; -1.067 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.011      ;
; -1.067 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.011      ;
; -1.067 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.011      ;
; -1.065 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.009      ;
; -1.064 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[9] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.008      ;
; -1.063 ; vga:vga_output|h_count[4]   ; vga:vga_output|v_count[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.007      ;
; -1.062 ; vga:vga_output|h_count[4]   ; vga:vga_output|v_count[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.006      ;
; -1.061 ; vga:vga_output|h_count[4]   ; vga:vga_output|v_count[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.005      ;
; -1.061 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.005      ;
; -1.060 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.004      ;
; -1.059 ; vga:vga_output|h_count[4]   ; vga:vga_output|v_count[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.003      ;
; -1.059 ; vga:vga_output|h_count[0]   ; vga:vga_output|v_count[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.003      ;
; -1.057 ; vga:vga_output|pixel_row[1] ; ram_read_addr[12]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.564      ;
; -1.056 ; vga:vga_output|h_count[4]   ; vga:vga_output|v_count[9] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.000      ;
; -1.056 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 2.000      ;
; -1.054 ; vga:vga_output|h_count[2]   ; vga:vga_output|v_count[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 1.998      ;
; -1.054 ; vga:vga_output|pixel_row[6] ; ram_read_addr[15]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.561      ;
; -1.053 ; vga:vga_output|pixel_row[1] ; ram_read_addr[11]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.560      ;
; -1.052 ; vga:vga_output|h_count[4]   ; vga:vga_output|v_count[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 1.996      ;
; -1.050 ; vga:vga_output|pixel_row[3] ; ram_read_addr[10]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.557      ;
; -1.049 ; vga:vga_output|pixel_row[5] ; ram_read_addr[13]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.556      ;
; -1.048 ; vga:vga_output|h_count[4]   ; vga:vga_output|v_count[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 1.992      ;
; -1.046 ; vga:vga_output|h_count[4]   ; vga:vga_output|v_count[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 1.990      ;
; -1.045 ; vga:vga_output|pixel_row[4] ; ram_read_addr[12]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.552      ;
; -1.043 ; vga:vga_output|h_count[7]   ; vga:vga_output|v_count[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 1.987      ;
; -1.043 ; vga:vga_output|h_count[7]   ; vga:vga_output|v_count[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 1.987      ;
; -1.043 ; vga:vga_output|pixel_row[0] ; ram_read_addr[12]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.550      ;
; -1.041 ; vga:vga_output|pixel_row[4] ; ram_read_addr[11]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.548      ;
; -1.039 ; vga:vga_output|pixel_row[0] ; ram_read_addr[11]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.546      ;
; -1.037 ; vga:vga_output|pixel_row[6] ; ram_read_addr[14]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.544      ;
; -1.036 ; vga:vga_output|pixel_row[2] ; ram_read_addr[12]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.543      ;
; -1.032 ; vga:vga_output|pixel_row[2] ; ram_read_addr[11]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.539      ;
; -1.007 ; vga:vga_output|h_count[9]   ; vga:vga_output|v_count[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 1.951      ;
; -1.007 ; vga:vga_output|h_count[9]   ; vga:vga_output|v_count[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 1.951      ;
; -1.005 ; vga:vga_output|h_count[1]   ; vga:vga_output|v_count[0] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 1.949      ;
; -1.005 ; vga:vga_output|h_count[1]   ; vga:vga_output|v_count[1] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 1.949      ;
; -0.998 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[7] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 1.942      ;
; -0.997 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[8] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 1.941      ;
; -0.996 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[2] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 1.940      ;
; -0.994 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[5] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 1.938      ;
; -0.991 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[9] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 1.935      ;
; -0.987 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[4] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 1.931      ;
; -0.983 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[3] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 1.927      ;
; -0.981 ; vga:vga_output|h_count[5]   ; vga:vga_output|v_count[6] ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 1.000        ; -0.043     ; 1.925      ;
; -0.975 ; vga:vga_output|pixel_row[0] ; ram_read_addr[10]         ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.500        ; 0.020      ; 1.482      ;
+--------+-----------------------------+---------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk50'                                                                                                                 ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; 0.214 ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; clk50       ; 0.500        ; 0.841      ; 1.209      ;
; 0.718 ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; clk50       ; 1.000        ; 0.841      ; 1.205      ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk50'                                                                                                                   ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; -0.029 ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; clk50       ; 0.000        ; 0.872      ; 1.062      ;
; 0.493  ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; clk50       ; -0.500       ; 0.872      ; 1.084      ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'td_clk27'                                                                                                                                                                 ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.176 ; led_count[1]                                               ; led_count[1]                                               ; td_clk27     ; td_clk27    ; 0.000        ; 0.047      ; 0.307      ;
; 0.178 ; adv7180:decoder|state.READ                                 ; adv7180:decoder|state.READ                                 ; td_clk27     ; td_clk27    ; 0.000        ; 0.052      ; 0.314      ;
; 0.179 ; adv7180:decoder|ram_we                                     ; adv7180:decoder|ram_we                                     ; td_clk27     ; td_clk27    ; 0.000        ; 0.044      ; 0.307      ;
; 0.182 ; led_count[3]                                               ; led_count[3]                                               ; td_clk27     ; td_clk27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; led_count[2]                                               ; led_count[2]                                               ; td_clk27     ; td_clk27    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; led_count[0]                                               ; led_count[0]                                               ; td_clk27     ; td_clk27    ; 0.000        ; 0.047      ; 0.314      ;
; 0.184 ; adv7180:decoder|\hs_manager:hs_idle                        ; adv7180:decoder|hs_flag                                    ; td_clk27     ; td_clk27    ; 0.000        ; 0.050      ; 0.318      ;
; 0.184 ; adv7180:decoder|\vs_manager:vs_idle                        ; adv7180:decoder|vs_flag                                    ; td_clk27     ; td_clk27    ; 0.000        ; 0.050      ; 0.318      ;
; 0.211 ; adv7180:decoder|\adv7180_decoder:data_buffer[14]           ; adv7180:decoder|ram_din[14]                                ; td_clk27     ; td_clk27    ; 0.000        ; 0.078      ; 0.373      ;
; 0.211 ; adv7180:decoder|\adv7180_decoder:data_buffer[11]           ; adv7180:decoder|ram_din[11]                                ; td_clk27     ; td_clk27    ; 0.000        ; 0.078      ; 0.373      ;
; 0.211 ; adv7180:decoder|\adv7180_decoder:data_buffer[12]           ; adv7180:decoder|ram_din[12]                                ; td_clk27     ; td_clk27    ; 0.000        ; 0.078      ; 0.373      ;
; 0.213 ; adv7180:decoder|\adv7180_decoder:data_buffer[0]            ; adv7180:decoder|ram_din[0]                                 ; td_clk27     ; td_clk27    ; 0.000        ; 0.078      ; 0.375      ;
; 0.213 ; adv7180:decoder|\adv7180_decoder:data_buffer[3]            ; adv7180:decoder|ram_din[3]                                 ; td_clk27     ; td_clk27    ; 0.000        ; 0.078      ; 0.375      ;
; 0.213 ; adv7180:decoder|\adv7180_decoder:data_buffer[19]           ; adv7180:decoder|ram_din[19]                                ; td_clk27     ; td_clk27    ; 0.000        ; 0.078      ; 0.375      ;
; 0.213 ; adv7180:decoder|\adv7180_decoder:data_buffer[6]            ; adv7180:decoder|ram_din[6]                                 ; td_clk27     ; td_clk27    ; 0.000        ; 0.078      ; 0.375      ;
; 0.213 ; adv7180:decoder|\adv7180_decoder:data_buffer[4]            ; adv7180:decoder|ram_din[4]                                 ; td_clk27     ; td_clk27    ; 0.000        ; 0.078      ; 0.375      ;
; 0.213 ; adv7180:decoder|\adv7180_decoder:data_buffer[20]           ; adv7180:decoder|ram_din[20]                                ; td_clk27     ; td_clk27    ; 0.000        ; 0.078      ; 0.375      ;
; 0.214 ; adv7180:decoder|\adv7180_decoder:data_buffer[28]           ; adv7180:decoder|ram_din[28]                                ; td_clk27     ; td_clk27    ; 0.000        ; 0.078      ; 0.376      ;
; 0.214 ; adv7180:decoder|\adv7180_decoder:data_buffer[24]           ; adv7180:decoder|ram_din[24]                                ; td_clk27     ; td_clk27    ; 0.000        ; 0.078      ; 0.376      ;
; 0.214 ; adv7180:decoder|\adv7180_decoder:data_buffer[16]           ; adv7180:decoder|ram_din[16]                                ; td_clk27     ; td_clk27    ; 0.000        ; 0.078      ; 0.376      ;
; 0.218 ; adv7180:decoder|\adv7180_decoder:data_buffer[30]           ; adv7180:decoder|ram_din[30]                                ; td_clk27     ; td_clk27    ; 0.000        ; 0.078      ; 0.380      ;
; 0.255 ; adv7180:decoder|\adv7180_decoder:data_buffer[22]           ; adv7180:decoder|ram_din[22]                                ; td_clk27     ; td_clk27    ; 0.000        ; 0.078      ; 0.417      ;
; 0.257 ; led_count[0]                                               ; led_count[1]                                               ; td_clk27     ; td_clk27    ; 0.000        ; 0.047      ; 0.388      ;
; 0.259 ; adv7180:decoder|\adv7180_decoder:data_buffer[27]           ; adv7180:decoder|ram_din[27]                                ; td_clk27     ; td_clk27    ; 0.000        ; 0.078      ; 0.421      ;
; 0.262 ; adv7180:decoder|\adv7180_decoder:next_data_address[26]     ; adv7180:decoder|data_address[26]                           ; td_clk27     ; td_clk27    ; 0.000        ; 0.044      ; 0.390      ;
; 0.263 ; adv7180:decoder|\adv7180_decoder:next_data_address[24]     ; adv7180:decoder|data_address[24]                           ; td_clk27     ; td_clk27    ; 0.000        ; 0.044      ; 0.391      ;
; 0.266 ; adv7180:decoder|\adv7180_decoder:next_data_address[18]     ; adv7180:decoder|data_address[18]                           ; td_clk27     ; td_clk27    ; 0.000        ; 0.044      ; 0.394      ;
; 0.270 ; adv7180:decoder|\adv7180_decoder:next_data_address[16]     ; adv7180:decoder|data_address[16]                           ; td_clk27     ; td_clk27    ; 0.000        ; 0.044      ; 0.398      ;
; 0.271 ; adv7180:decoder|\adv7180_decoder:next_data_address[25]     ; adv7180:decoder|data_address[25]                           ; td_clk27     ; td_clk27    ; 0.000        ; 0.044      ; 0.399      ;
; 0.272 ; adv7180:decoder|\adv7180_decoder:next_data_address[29]     ; adv7180:decoder|data_address[29]                           ; td_clk27     ; td_clk27    ; 0.000        ; 0.044      ; 0.400      ;
; 0.273 ; adv7180:decoder|\adv7180_decoder:next_data_address[27]     ; adv7180:decoder|data_address[27]                           ; td_clk27     ; td_clk27    ; 0.000        ; 0.044      ; 0.401      ;
; 0.277 ; adv7180:decoder|\adv7180_decoder:next_data_address[17]     ; adv7180:decoder|data_address[17]                           ; td_clk27     ; td_clk27    ; 0.000        ; 0.044      ; 0.405      ;
; 0.281 ; adv7180:decoder|\adv7180_decoder:next_data_address[11]     ; adv7180:decoder|\adv7180_decoder:next_data_address[11]     ; td_clk27     ; td_clk27    ; 0.000        ; 0.053      ; 0.418      ;
; 0.282 ; adv7180:decoder|\adv7180_decoder:data_buffer[8]            ; adv7180:decoder|ram_din[8]                                 ; td_clk27     ; td_clk27    ; 0.000        ; 0.078      ; 0.444      ;
; 0.287 ; adv7180:decoder|\adv7180_decoder:next_data_address[5]      ; adv7180:decoder|\adv7180_decoder:next_data_address[5]      ; td_clk27     ; td_clk27    ; 0.000        ; 0.053      ; 0.424      ;
; 0.287 ; adv7180:decoder|\adv7180_decoder:next_data_address[14]     ; adv7180:decoder|\adv7180_decoder:next_data_address[14]     ; td_clk27     ; td_clk27    ; 0.000        ; 0.053      ; 0.424      ;
; 0.287 ; adv7180:decoder|\adv7180_decoder:clock_count[3]            ; adv7180:decoder|\adv7180_decoder:clock_count[3]            ; td_clk27     ; td_clk27    ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; adv7180:decoder|\adv7180_decoder:clock_count[2]            ; adv7180:decoder|\adv7180_decoder:clock_count[2]            ; td_clk27     ; td_clk27    ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; adv7180:decoder|\adv7180_decoder:clock_count[1]            ; adv7180:decoder|\adv7180_decoder:clock_count[1]            ; td_clk27     ; td_clk27    ; 0.000        ; 0.043      ; 0.414      ;
; 0.288 ; \decoder_clock:clock_count[5]                              ; \decoder_clock:clock_count[5]                              ; td_clk27     ; td_clk27    ; 0.000        ; 0.040      ; 0.412      ;
; 0.288 ; adv7180:decoder|\adv7180_decoder:next_data_address[1]      ; adv7180:decoder|\adv7180_decoder:next_data_address[1]      ; td_clk27     ; td_clk27    ; 0.000        ; 0.053      ; 0.425      ;
; 0.288 ; adv7180:decoder|\adv7180_decoder:next_data_address[2]      ; adv7180:decoder|\adv7180_decoder:next_data_address[2]      ; td_clk27     ; td_clk27    ; 0.000        ; 0.053      ; 0.425      ;
; 0.288 ; adv7180:decoder|\adv7180_decoder:next_data_address[4]      ; adv7180:decoder|\adv7180_decoder:next_data_address[4]      ; td_clk27     ; td_clk27    ; 0.000        ; 0.053      ; 0.425      ;
; 0.288 ; adv7180:decoder|\adv7180_decoder:next_data_address[7]      ; adv7180:decoder|\adv7180_decoder:next_data_address[7]      ; td_clk27     ; td_clk27    ; 0.000        ; 0.053      ; 0.425      ;
; 0.288 ; adv7180:decoder|\adv7180_decoder:next_data_address[12]     ; adv7180:decoder|\adv7180_decoder:next_data_address[12]     ; td_clk27     ; td_clk27    ; 0.000        ; 0.053      ; 0.425      ;
; 0.288 ; adv7180:decoder|\adv7180_decoder:next_data_address[13]     ; adv7180:decoder|\adv7180_decoder:next_data_address[13]     ; td_clk27     ; td_clk27    ; 0.000        ; 0.053      ; 0.425      ;
; 0.289 ; \decoder_clock:clock_count[4]                              ; \decoder_clock:clock_count[4]                              ; td_clk27     ; td_clk27    ; 0.000        ; 0.040      ; 0.413      ;
; 0.289 ; \decoder_clock:clock_count[2]                              ; \decoder_clock:clock_count[2]                              ; td_clk27     ; td_clk27    ; 0.000        ; 0.040      ; 0.413      ;
; 0.289 ; \decoder_clock:clock_count[1]                              ; \decoder_clock:clock_count[1]                              ; td_clk27     ; td_clk27    ; 0.000        ; 0.040      ; 0.413      ;
; 0.289 ; adv7180:decoder|\adv7180_decoder:next_data_address[3]      ; adv7180:decoder|\adv7180_decoder:next_data_address[3]      ; td_clk27     ; td_clk27    ; 0.000        ; 0.053      ; 0.426      ;
; 0.289 ; adv7180:decoder|\adv7180_decoder:next_data_address[6]      ; adv7180:decoder|\adv7180_decoder:next_data_address[6]      ; td_clk27     ; td_clk27    ; 0.000        ; 0.053      ; 0.426      ;
; 0.289 ; adv7180:decoder|\adv7180_decoder:next_data_address[9]      ; adv7180:decoder|\adv7180_decoder:next_data_address[9]      ; td_clk27     ; td_clk27    ; 0.000        ; 0.053      ; 0.426      ;
; 0.289 ; adv7180:decoder|\adv7180_decoder:next_data_address[10]     ; adv7180:decoder|\adv7180_decoder:next_data_address[10]     ; td_clk27     ; td_clk27    ; 0.000        ; 0.053      ; 0.426      ;
; 0.290 ; \decoder_clock:clock_count[21]                             ; \decoder_clock:clock_count[21]                             ; td_clk27     ; td_clk27    ; 0.000        ; 0.039      ; 0.413      ;
; 0.290 ; \decoder_clock:clock_count[30]                             ; \decoder_clock:clock_count[30]                             ; td_clk27     ; td_clk27    ; 0.000        ; 0.039      ; 0.413      ;
; 0.290 ; \decoder_clock:clock_count[29]                             ; \decoder_clock:clock_count[29]                             ; td_clk27     ; td_clk27    ; 0.000        ; 0.039      ; 0.413      ;
; 0.290 ; \decoder_clock:clock_count[28]                             ; \decoder_clock:clock_count[28]                             ; td_clk27     ; td_clk27    ; 0.000        ; 0.039      ; 0.413      ;
; 0.290 ; \decoder_clock:clock_count[9]                              ; \decoder_clock:clock_count[9]                              ; td_clk27     ; td_clk27    ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; \decoder_clock:clock_count[3]                              ; \decoder_clock:clock_count[3]                              ; td_clk27     ; td_clk27    ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; adv7180:decoder|\adv7180_decoder:next_data_address[8]      ; adv7180:decoder|\adv7180_decoder:next_data_address[8]      ; td_clk27     ; td_clk27    ; 0.000        ; 0.053      ; 0.427      ;
; 0.290 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[14] ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[14] ; td_clk27     ; td_clk27    ; 0.000        ; 0.043      ; 0.417      ;
; 0.290 ; adv7180:decoder|\adv7180_decoder:clock_count[14]           ; adv7180:decoder|\adv7180_decoder:clock_count[14]           ; td_clk27     ; td_clk27    ; 0.000        ; 0.043      ; 0.417      ;
; 0.290 ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[14] ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[14] ; td_clk27     ; td_clk27    ; 0.000        ; 0.043      ; 0.417      ;
; 0.291 ; \decoder_clock:clock_count[27]                             ; \decoder_clock:clock_count[27]                             ; td_clk27     ; td_clk27    ; 0.000        ; 0.039      ; 0.414      ;
; 0.291 ; \decoder_clock:clock_count[26]                             ; \decoder_clock:clock_count[26]                             ; td_clk27     ; td_clk27    ; 0.000        ; 0.039      ; 0.414      ;
; 0.291 ; \decoder_clock:clock_count[25]                             ; \decoder_clock:clock_count[25]                             ; td_clk27     ; td_clk27    ; 0.000        ; 0.039      ; 0.414      ;
; 0.291 ; \decoder_clock:clock_count[18]                             ; \decoder_clock:clock_count[18]                             ; td_clk27     ; td_clk27    ; 0.000        ; 0.039      ; 0.414      ;
; 0.291 ; \decoder_clock:clock_count[8]                              ; \decoder_clock:clock_count[8]                              ; td_clk27     ; td_clk27    ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[12] ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[12] ; td_clk27     ; td_clk27    ; 0.000        ; 0.043      ; 0.418      ;
; 0.291 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[13] ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[13] ; td_clk27     ; td_clk27    ; 0.000        ; 0.043      ; 0.418      ;
; 0.291 ; adv7180:decoder|\adv7180_decoder:buffer_index[8]           ; adv7180:decoder|\adv7180_decoder:buffer_index[8]           ; td_clk27     ; td_clk27    ; 0.000        ; 0.044      ; 0.419      ;
; 0.291 ; adv7180:decoder|\adv7180_decoder:buffer_index[9]           ; adv7180:decoder|\adv7180_decoder:buffer_index[9]           ; td_clk27     ; td_clk27    ; 0.000        ; 0.044      ; 0.419      ;
; 0.291 ; adv7180:decoder|\adv7180_decoder:buffer_index[10]          ; adv7180:decoder|\adv7180_decoder:buffer_index[10]          ; td_clk27     ; td_clk27    ; 0.000        ; 0.044      ; 0.419      ;
; 0.291 ; adv7180:decoder|\adv7180_decoder:clock_count[13]           ; adv7180:decoder|\adv7180_decoder:clock_count[13]           ; td_clk27     ; td_clk27    ; 0.000        ; 0.043      ; 0.418      ;
; 0.291 ; adv7180:decoder|\adv7180_decoder:clock_count[12]           ; adv7180:decoder|\adv7180_decoder:clock_count[12]           ; td_clk27     ; td_clk27    ; 0.000        ; 0.043      ; 0.418      ;
; 0.291 ; adv7180:decoder|\adv7180_decoder:clock_count[11]           ; adv7180:decoder|\adv7180_decoder:clock_count[11]           ; td_clk27     ; td_clk27    ; 0.000        ; 0.043      ; 0.418      ;
; 0.291 ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[12] ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[12] ; td_clk27     ; td_clk27    ; 0.000        ; 0.043      ; 0.418      ;
; 0.291 ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[13] ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[13] ; td_clk27     ; td_clk27    ; 0.000        ; 0.043      ; 0.418      ;
; 0.292 ; \decoder_clock:clock_count[22]                             ; \decoder_clock:clock_count[22]                             ; td_clk27     ; td_clk27    ; 0.000        ; 0.039      ; 0.415      ;
; 0.296 ; adv7180:decoder|\adv7180_decoder:buffer_index[5]           ; adv7180:decoder|\adv7180_decoder:buffer_index[5]           ; td_clk27     ; td_clk27    ; 0.000        ; 0.044      ; 0.424      ;
; 0.296 ; adv7180:decoder|\adv7180_decoder:buffer_index[14]          ; adv7180:decoder|\adv7180_decoder:buffer_index[14]          ; td_clk27     ; td_clk27    ; 0.000        ; 0.044      ; 0.424      ;
; 0.297 ; adv7180:decoder|\adv7180_decoder:next_data_address[15]     ; adv7180:decoder|\adv7180_decoder:next_data_address[15]     ; td_clk27     ; td_clk27    ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; adv7180:decoder|\adv7180_decoder:next_data_address[21]     ; adv7180:decoder|\adv7180_decoder:next_data_address[21]     ; td_clk27     ; td_clk27    ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; adv7180:decoder|\adv7180_decoder:next_data_address[30]     ; adv7180:decoder|\adv7180_decoder:next_data_address[30]     ; td_clk27     ; td_clk27    ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[5]  ; adv7180:decoder|\adv7180_decoder:decimation_count_cols[5]  ; td_clk27     ; td_clk27    ; 0.000        ; 0.043      ; 0.424      ;
; 0.297 ; adv7180:decoder|\adv7180_decoder:buffer_index[30]          ; adv7180:decoder|\adv7180_decoder:buffer_index[30]          ; td_clk27     ; td_clk27    ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; adv7180:decoder|\adv7180_decoder:buffer_index[15]          ; adv7180:decoder|\adv7180_decoder:buffer_index[15]          ; td_clk27     ; td_clk27    ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; adv7180:decoder|\adv7180_decoder:buffer_index[1]           ; adv7180:decoder|\adv7180_decoder:buffer_index[1]           ; td_clk27     ; td_clk27    ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; adv7180:decoder|\adv7180_decoder:buffer_index[2]           ; adv7180:decoder|\adv7180_decoder:buffer_index[2]           ; td_clk27     ; td_clk27    ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; adv7180:decoder|\adv7180_decoder:buffer_index[4]           ; adv7180:decoder|\adv7180_decoder:buffer_index[4]           ; td_clk27     ; td_clk27    ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; adv7180:decoder|\adv7180_decoder:buffer_index[7]           ; adv7180:decoder|\adv7180_decoder:buffer_index[7]           ; td_clk27     ; td_clk27    ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; adv7180:decoder|\adv7180_decoder:buffer_index[12]          ; adv7180:decoder|\adv7180_decoder:buffer_index[12]          ; td_clk27     ; td_clk27    ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; adv7180:decoder|\adv7180_decoder:buffer_index[13]          ; adv7180:decoder|\adv7180_decoder:buffer_index[13]          ; td_clk27     ; td_clk27    ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; adv7180:decoder|\adv7180_decoder:buffer_index[21]          ; adv7180:decoder|\adv7180_decoder:buffer_index[21]          ; td_clk27     ; td_clk27    ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; adv7180:decoder|\adv7180_decoder:clock_count[30]           ; adv7180:decoder|\adv7180_decoder:clock_count[30]           ; td_clk27     ; td_clk27    ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; adv7180:decoder|\adv7180_decoder:clock_count[21]           ; adv7180:decoder|\adv7180_decoder:clock_count[21]           ; td_clk27     ; td_clk27    ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; adv7180:decoder|\adv7180_decoder:clock_count[15]           ; adv7180:decoder|\adv7180_decoder:clock_count[15]           ; td_clk27     ; td_clk27    ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; adv7180:decoder|\adv7180_decoder:clock_count[5]            ; adv7180:decoder|\adv7180_decoder:clock_count[5]            ; td_clk27     ; td_clk27    ; 0.000        ; 0.043      ; 0.424      ;
; 0.297 ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[5]  ; adv7180:decoder|\adv7180_decoder:decimation_count_rows[5]  ; td_clk27     ; td_clk27    ; 0.000        ; 0.043      ; 0.424      ;
; 0.298 ; adv7180:decoder|\adv7180_decoder:next_data_address[16]     ; adv7180:decoder|\adv7180_decoder:next_data_address[16]     ; td_clk27     ; td_clk27    ; 0.000        ; 0.044      ; 0.426      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'vga:vga_output|pixel_clock'                                                                                                                   ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.182 ; vga:vga_output|v_count[6]      ; vga:vga_output|v_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:vga_output|v_count[9]      ; vga:vga_output|v_count[9]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:vga_output|v_count[2]      ; vga:vga_output|v_count[2]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:vga_output|v_count[3]      ; vga:vga_output|v_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:vga_output|v_count[4]      ; vga:vga_output|v_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:vga_output|v_count[5]      ; vga:vga_output|v_count[5]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:vga_output|v_count[7]      ; vga:vga_output|v_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:vga_output|v_count[8]      ; vga:vga_output|v_count[8]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; vga:vga_output|horiz_sync      ; vga:vga_output|horiz_sync_out ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.314      ;
; 0.204 ; vga:vga_output|v_count[9]      ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.329      ;
; 0.206 ; vga:vga_output|h_count[2]      ; vga:vga_output|pixel_col[2]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.332      ;
; 0.262 ; vga:vga_output|vert_sync       ; vga:vga_output|vert_sync_out  ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; vga:vga_output|h_count[8]      ; vga:vga_output|pixel_col[8]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.242      ; 0.588      ;
; 0.270 ; vga:vga_output|h_count[3]      ; vga:vga_output|pixel_col[3]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.396      ;
; 0.278 ; vga:vga_output|h_count[4]      ; vga:vga_output|pixel_col[4]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.404      ;
; 0.279 ; vga:vga_output|h_count[1]      ; vga:vga_output|pixel_col[1]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.405      ;
; 0.289 ; vga:vga_output|v_count[3]      ; vga:vga_output|pixel_row[3]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; vga:vga_output|v_count[5]      ; vga:vga_output|pixel_row[5]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.414      ;
; 0.299 ; vga:vga_output|h_count[5]      ; vga:vga_output|pixel_col[5]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.242      ; 0.625      ;
; 0.300 ; vga:vga_output|h_count[7]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.426      ;
; 0.303 ; vga:vga_output|h_count[2]      ; vga:vga_output|h_count[2]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.429      ;
; 0.304 ; vga:vga_output|h_count[1]      ; vga:vga_output|h_count[1]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.430      ;
; 0.305 ; vga:vga_output|h_count[4]      ; vga:vga_output|h_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.431      ;
; 0.313 ; vga:vga_output|h_count[6]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.439      ;
; 0.319 ; vga:vga_output|v_count[9]      ; vga:vga_output|video_on_v     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.444      ;
; 0.329 ; vga:vga_output|v_count[4]      ; vga:vga_output|video_on_v     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.454      ;
; 0.346 ; vga:vga_output|v_count[4]      ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.471      ;
; 0.364 ; vga:vga_output|h_count[3]      ; vga:vga_output|h_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.490      ;
; 0.366 ; vga:vga_output|v_count[6]      ; vga:vga_output|pixel_row[6]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.491      ;
; 0.366 ; vga:vga_output|v_count[4]      ; vga:vga_output|pixel_row[4]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.491      ;
; 0.366 ; vga:vga_output|v_count[7]      ; vga:vga_output|pixel_row[7]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.491      ;
; 0.376 ; vga:vga_output|v_count[6]      ; vga:vga_output|video_on_v     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.501      ;
; 0.378 ; vga:vga_output|h_count[9]      ; vga:vga_output|pixel_col[9]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.242      ; 0.704      ;
; 0.392 ; vga:vga_output|h_count[7]      ; vga:vga_output|pixel_col[7]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.242      ; 0.718      ;
; 0.394 ; vga:vga_output|v_count[1]      ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.519      ;
; 0.419 ; vga:vga_output|v_count[1]      ; vga:vga_output|pixel_row[1]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.544      ;
; 0.421 ; vga:vga_output|v_count[0]      ; vga:vga_output|pixel_row[0]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.546      ;
; 0.425 ; vga:vga_output|v_count[2]      ; vga:vga_output|pixel_row[2]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.550      ;
; 0.433 ; vga:vga_output|v_count[7]      ; vga:vga_output|video_on_v     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.558      ;
; 0.444 ; vga:vga_output|v_count[0]      ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.569      ;
; 0.451 ; vga:vga_output|h_count[5]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.577      ;
; 0.453 ; vga:vga_output|h_count[1]      ; vga:vga_output|h_count[2]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.579      ;
; 0.459 ; vga:vga_output|h_count[0]      ; vga:vga_output|h_count[1]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.585      ;
; 0.461 ; vga:vga_output|h_count[2]      ; vga:vga_output|h_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; vga:vga_output|h_count[0]      ; vga:vga_output|h_count[2]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.588      ;
; 0.464 ; vga:vga_output|h_count[2]      ; vga:vga_output|h_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.590      ;
; 0.465 ; vga:vga_output|v_count[8]      ; vga:vga_output|video_on_v     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.590      ;
; 0.466 ; vga:vga_output|h_count[4]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.592      ;
; 0.471 ; vga:vga_output|h_count[6]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.597      ;
; 0.475 ; vga:vga_output|v_count[5]      ; vga:vga_output|video_on_v     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.600      ;
; 0.484 ; vga:vga_output|v_count[0]      ; vga:vga_output|video_on_v     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.609      ;
; 0.513 ; vga:vga_output|v_count[6]      ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.638      ;
; 0.513 ; vga:vga_output|h_count[3]      ; vga:vga_output|h_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.639      ;
; 0.514 ; vga:vga_output|h_count[5]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.640      ;
; 0.516 ; vga:vga_output|h_count[1]      ; vga:vga_output|h_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.642      ;
; 0.517 ; vga:vga_output|h_count[8]      ; vga:vga_output|h_count[8]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.643      ;
; 0.519 ; vga:vga_output|h_count[1]      ; vga:vga_output|h_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.645      ;
; 0.521 ; vga:vga_output|v_count[2]      ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.646      ;
; 0.525 ; vga:vga_output|h_count[0]      ; vga:vga_output|h_count[3]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.651      ;
; 0.528 ; vga:vga_output|h_count[0]      ; vga:vga_output|h_count[4]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.654      ;
; 0.529 ; vga:vga_output|h_count[4]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.655      ;
; 0.530 ; vga:vga_output|h_count[2]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.656      ;
; 0.536 ; ycc2rgb:ycc2rgb_converter|b[4] ; vga_pixel[4]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.337     ; 0.313      ;
; 0.537 ; ycc2rgb:ycc2rgb_converter|b[3] ; vga_pixel[3]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.337     ; 0.314      ;
; 0.538 ; ycc2rgb:ycc2rgb_converter|b[5] ; vga_pixel[5]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.338     ; 0.314      ;
; 0.538 ; ycc2rgb:ycc2rgb_converter|r[2] ; vga_pixel[18]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.339     ; 0.313      ;
; 0.539 ; ycc2rgb:ycc2rgb_converter|b[7] ; vga_pixel[7]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.339     ; 0.314      ;
; 0.539 ; ycc2rgb:ycc2rgb_converter|r[7] ; vga_pixel[23]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.339     ; 0.314      ;
; 0.539 ; ycc2rgb:ycc2rgb_converter|r[4] ; vga_pixel[20]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.339     ; 0.314      ;
; 0.539 ; ycc2rgb:ycc2rgb_converter|r[1] ; vga_pixel[17]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.339     ; 0.314      ;
; 0.540 ; ycc2rgb:ycc2rgb_converter|g[7] ; vga_pixel[15]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.340     ; 0.314      ;
; 0.540 ; ycc2rgb:ycc2rgb_converter|g[5] ; vga_pixel[13]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.340     ; 0.314      ;
; 0.540 ; ycc2rgb:ycc2rgb_converter|r[6] ; vga_pixel[22]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.339     ; 0.315      ;
; 0.541 ; ycc2rgb:ycc2rgb_converter|r[5] ; vga_pixel[21]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.339     ; 0.316      ;
; 0.541 ; ycc2rgb:ycc2rgb_converter|r[0] ; vga_pixel[16]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.339     ; 0.316      ;
; 0.542 ; ycc2rgb:ycc2rgb_converter|g[1] ; vga_pixel[9]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.340     ; 0.316      ;
; 0.544 ; vga:vga_output|h_count[6]      ; vga:vga_output|pixel_col[6]   ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.040      ; 0.668      ;
; 0.555 ; vga:vga_output|v_count[3]      ; vga:vga_output|video_on_v     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.680      ;
; 0.566 ; vga:vga_output|v_count[3]      ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.691      ;
; 0.570 ; vga:vga_output|v_count[7]      ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.695      ;
; 0.577 ; vga:vga_output|h_count[5]      ; vga:vga_output|h_count[5]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.703      ;
; 0.579 ; vga:vga_output|h_count[3]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.705      ;
; 0.585 ; vga:vga_output|h_count[1]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.711      ;
; 0.593 ; vga:vga_output|h_count[2]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.719      ;
; 0.594 ; vga:vga_output|h_count[0]      ; vga:vga_output|h_count[6]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.720      ;
; 0.595 ; vga:vga_output|h_count[0]      ; vga:vga_output|h_count[0]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.721      ;
; 0.602 ; vga:vga_output|v_count[8]      ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.727      ;
; 0.611 ; ycc2rgb:ycc2rgb_converter|b[2] ; vga_pixel[2]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.338     ; 0.387      ;
; 0.611 ; ycc2rgb:ycc2rgb_converter|b[0] ; vga_pixel[0]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.337     ; 0.388      ;
; 0.611 ; ycc2rgb:ycc2rgb_converter|g[2] ; vga_pixel[10]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.339     ; 0.386      ;
; 0.612 ; vga:vga_output|h_count[9]      ; vga:vga_output|h_count[9]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.738      ;
; 0.612 ; vga:vga_output|v_count[5]      ; vga:vga_output|vert_sync      ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.737      ;
; 0.612 ; ycc2rgb:ycc2rgb_converter|b[6] ; vga_pixel[6]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.337     ; 0.389      ;
; 0.613 ; ycc2rgb:ycc2rgb_converter|r[3] ; vga_pixel[19]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.339     ; 0.388      ;
; 0.614 ; ycc2rgb:ycc2rgb_converter|g[6] ; vga_pixel[14]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.340     ; 0.388      ;
; 0.615 ; ycc2rgb:ycc2rgb_converter|g[0] ; vga_pixel[8]                  ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.340     ; 0.389      ;
; 0.616 ; ycc2rgb:ycc2rgb_converter|g[3] ; vga_pixel[11]                 ; td_clk27                   ; vga:vga_output|pixel_clock ; 0.000        ; -0.340     ; 0.390      ;
; 0.623 ; vga:vga_output|v_count[2]      ; vga:vga_output|video_on_v     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.041      ; 0.748      ;
; 0.642 ; vga:vga_output|h_count[3]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.768      ;
; 0.648 ; vga:vga_output|h_count[1]      ; vga:vga_output|h_count[7]     ; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 0.000        ; 0.042      ; 0.774      ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'td_clk27'                                                                            ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; td_clk27 ; Rise       ; td_clk27                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Rise       ; \decoder_clock:clock_count[0]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Rise       ; \decoder_clock:clock_count[10]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Rise       ; \decoder_clock:clock_count[11]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Rise       ; \decoder_clock:clock_count[12]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Rise       ; \decoder_clock:clock_count[13]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Rise       ; \decoder_clock:clock_count[14]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Rise       ; \decoder_clock:clock_count[15]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Rise       ; \decoder_clock:clock_count[16]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Rise       ; \decoder_clock:clock_count[17]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Rise       ; \decoder_clock:clock_count[18]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Rise       ; \decoder_clock:clock_count[19]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Rise       ; \decoder_clock:clock_count[1]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Rise       ; \decoder_clock:clock_count[20]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Rise       ; \decoder_clock:clock_count[21]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Rise       ; \decoder_clock:clock_count[22]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Rise       ; \decoder_clock:clock_count[23]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Rise       ; \decoder_clock:clock_count[24]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Rise       ; \decoder_clock:clock_count[25]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Rise       ; \decoder_clock:clock_count[26]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Rise       ; \decoder_clock:clock_count[27]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Rise       ; \decoder_clock:clock_count[28]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Rise       ; \decoder_clock:clock_count[29]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Rise       ; \decoder_clock:clock_count[2]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Rise       ; \decoder_clock:clock_count[30]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Rise       ; \decoder_clock:clock_count[3]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Rise       ; \decoder_clock:clock_count[4]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Rise       ; \decoder_clock:clock_count[5]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Rise       ; \decoder_clock:clock_count[6]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Rise       ; \decoder_clock:clock_count[7]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Rise       ; \decoder_clock:clock_count[8]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Rise       ; \decoder_clock:clock_count[9]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:buffer_index[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[27]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[28]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[29]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[30]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:clock_count[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; td_clk27 ; Fall       ; adv7180:decoder|\adv7180_decoder:data_buffer[14]  ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk50'                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk50 ; Rise       ; clk50                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk50 ; Rise       ; vga:vga_output|pixel_clock ;
; -0.043 ; 0.141        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; vga:vga_output|pixel_clock ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clk50~input|o              ;
; 0.136  ; 0.136        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; vga_output|pixel_clock|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clk50~input|i              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clk50~input|i              ;
; 0.642  ; 0.858        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; vga:vga_output|pixel_clock ;
; 0.863  ; 0.863        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; vga_output|pixel_clock|clk ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clk50~input|o              ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'vga:vga_output|pixel_clock'                                                              ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[10]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[11]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[12]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[13]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[14]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[15]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[7]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[8]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[9]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|h_count[9]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|horiz_sync     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|horiz_sync_out ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_col[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|pixel_row[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|v_count[9]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|vert_sync      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|vert_sync_out  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|video_on_h     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Rise       ; vga:vga_output|video_on_v     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[10]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[11]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[12]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[13]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[14]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[15]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[16]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[17]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[18]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[19]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[20]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[21]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[22]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[23]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[4]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[5]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[6]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[7]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[8]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; vga_pixel[9]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:vga_output|pixel_clock ; Fall       ; ycc_even                      ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[0]              ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[10]             ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[11]             ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[12]             ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[13]             ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[14]             ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[15]             ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[1]              ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[2]              ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[3]              ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[4]              ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[5]              ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[6]              ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[7]              ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:vga_output|pixel_clock ; Fall       ; ram_read_addr[8]              ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port   ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-------------+----------------------------+-------+-------+------------+----------------------------+
; reset       ; td_clk27                   ; 3.676 ; 4.732 ; Rise       ; td_clk27                   ;
; td_hs       ; td_clk27                   ; 1.194 ; 1.930 ; Rise       ; td_clk27                   ;
; td_vs       ; td_clk27                   ; 1.240 ; 1.989 ; Rise       ; td_clk27                   ;
; reset       ; td_clk27                   ; 2.845 ; 3.813 ; Fall       ; td_clk27                   ;
; td_data[*]  ; td_clk27                   ; 1.096 ; 1.864 ; Fall       ; td_clk27                   ;
;  td_data[0] ; td_clk27                   ; 1.036 ; 1.800 ; Fall       ; td_clk27                   ;
;  td_data[1] ; td_clk27                   ; 0.999 ; 1.745 ; Fall       ; td_clk27                   ;
;  td_data[2] ; td_clk27                   ; 0.902 ; 1.635 ; Fall       ; td_clk27                   ;
;  td_data[3] ; td_clk27                   ; 1.001 ; 1.764 ; Fall       ; td_clk27                   ;
;  td_data[4] ; td_clk27                   ; 0.862 ; 1.603 ; Fall       ; td_clk27                   ;
;  td_data[5] ; td_clk27                   ; 1.096 ; 1.864 ; Fall       ; td_clk27                   ;
;  td_data[6] ; td_clk27                   ; 1.007 ; 1.772 ; Fall       ; td_clk27                   ;
;  td_data[7] ; td_clk27                   ; 0.935 ; 1.666 ; Fall       ; td_clk27                   ;
; reset       ; vga:vga_output|pixel_clock ; 2.963 ; 3.901 ; Fall       ; vga:vga_output|pixel_clock ;
+-------------+----------------------------+-------+-------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port   ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+-------------+----------------------------+--------+--------+------------+----------------------------+
; reset       ; td_clk27                   ; -2.292 ; -3.153 ; Rise       ; td_clk27                   ;
; td_hs       ; td_clk27                   ; -0.926 ; -1.650 ; Rise       ; td_clk27                   ;
; td_vs       ; td_clk27                   ; -0.845 ; -1.546 ; Rise       ; td_clk27                   ;
; reset       ; td_clk27                   ; -1.708 ; -2.533 ; Fall       ; td_clk27                   ;
; td_data[*]  ; td_clk27                   ; -0.418 ; -1.125 ; Fall       ; td_clk27                   ;
;  td_data[0] ; td_clk27                   ; -0.551 ; -1.272 ; Fall       ; td_clk27                   ;
;  td_data[1] ; td_clk27                   ; -0.623 ; -1.353 ; Fall       ; td_clk27                   ;
;  td_data[2] ; td_clk27                   ; -0.610 ; -1.335 ; Fall       ; td_clk27                   ;
;  td_data[3] ; td_clk27                   ; -0.477 ; -1.193 ; Fall       ; td_clk27                   ;
;  td_data[4] ; td_clk27                   ; -0.418 ; -1.125 ; Fall       ; td_clk27                   ;
;  td_data[5] ; td_clk27                   ; -0.687 ; -1.424 ; Fall       ; td_clk27                   ;
;  td_data[6] ; td_clk27                   ; -0.433 ; -1.144 ; Fall       ; td_clk27                   ;
;  td_data[7] ; td_clk27                   ; -0.638 ; -1.360 ; Fall       ; td_clk27                   ;
; reset       ; vga:vga_output|pixel_clock ; -2.257 ; -3.114 ; Fall       ; vga:vga_output|pixel_clock ;
+-------------+----------------------------+--------+--------+------------+----------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port        ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+------------------+----------------------------+-------+-------+------------+----------------------------+
; segments_out[*]  ; td_clk27                   ; 6.746 ; 7.077 ; Rise       ; td_clk27                   ;
;  segments_out[0] ; td_clk27                   ; 5.123 ; 5.261 ; Rise       ; td_clk27                   ;
;  segments_out[1] ; td_clk27                   ; 6.746 ; 7.077 ; Rise       ; td_clk27                   ;
;  segments_out[2] ; td_clk27                   ; 4.786 ; 4.709 ; Rise       ; td_clk27                   ;
;  segments_out[3] ; td_clk27                   ; 5.174 ; 5.316 ; Rise       ; td_clk27                   ;
;  segments_out[4] ; td_clk27                   ; 5.545 ; 5.718 ; Rise       ; td_clk27                   ;
;  segments_out[5] ; td_clk27                   ; 6.239 ; 6.498 ; Rise       ; td_clk27                   ;
;  segments_out[6] ; td_clk27                   ; 5.523 ; 5.312 ; Rise       ; td_clk27                   ;
; vga_blank        ; vga:vga_output|pixel_clock ; 5.041 ; 5.352 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_clk          ; vga:vga_output|pixel_clock ; 3.328 ;       ; Rise       ; vga:vga_output|pixel_clock ;
; vga_hs           ; vga:vga_output|pixel_clock ; 4.891 ; 5.158 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_vs           ; vga:vga_output|pixel_clock ; 4.740 ; 4.993 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_blue[*]      ; vga:vga_output|pixel_clock ; 5.357 ; 5.700 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[0]     ; vga:vga_output|pixel_clock ; 5.357 ; 5.700 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[1]     ; vga:vga_output|pixel_clock ; 5.215 ; 5.491 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[2]     ; vga:vga_output|pixel_clock ; 4.629 ; 4.848 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[3]     ; vga:vga_output|pixel_clock ; 4.948 ; 5.183 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[4]     ; vga:vga_output|pixel_clock ; 4.915 ; 5.143 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[5]     ; vga:vga_output|pixel_clock ; 4.750 ; 4.943 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[6]     ; vga:vga_output|pixel_clock ; 4.847 ; 5.108 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[7]     ; vga:vga_output|pixel_clock ; 4.344 ; 4.514 ; Fall       ; vga:vga_output|pixel_clock ;
; vga_clk          ; vga:vga_output|pixel_clock ;       ; 3.593 ; Fall       ; vga:vga_output|pixel_clock ;
; vga_green[*]     ; vga:vga_output|pixel_clock ; 5.920 ; 6.264 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[0]    ; vga:vga_output|pixel_clock ; 5.271 ; 5.597 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[1]    ; vga:vga_output|pixel_clock ; 5.537 ; 5.851 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[2]    ; vga:vga_output|pixel_clock ; 5.920 ; 6.264 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[3]    ; vga:vga_output|pixel_clock ; 5.088 ; 5.376 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[4]    ; vga:vga_output|pixel_clock ; 4.688 ; 4.915 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[5]    ; vga:vga_output|pixel_clock ; 5.833 ; 6.188 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[6]    ; vga:vga_output|pixel_clock ; 5.329 ; 5.690 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[7]    ; vga:vga_output|pixel_clock ; 4.533 ; 4.746 ; Fall       ; vga:vga_output|pixel_clock ;
; vga_red[*]       ; vga:vga_output|pixel_clock ; 6.396 ; 6.849 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[0]      ; vga:vga_output|pixel_clock ; 5.375 ; 5.692 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[1]      ; vga:vga_output|pixel_clock ; 5.263 ; 5.551 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[2]      ; vga:vga_output|pixel_clock ; 5.524 ; 5.842 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[3]      ; vga:vga_output|pixel_clock ; 5.334 ; 5.638 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[4]      ; vga:vga_output|pixel_clock ; 5.453 ; 5.778 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[5]      ; vga:vga_output|pixel_clock ; 4.942 ; 5.185 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[6]      ; vga:vga_output|pixel_clock ; 6.396 ; 6.849 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[7]      ; vga:vga_output|pixel_clock ; 5.338 ; 5.619 ; Fall       ; vga:vga_output|pixel_clock ;
+------------------+----------------------------+-------+-------+------------+----------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port        ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+------------------+----------------------------+-------+-------+------------+----------------------------+
; segments_out[*]  ; td_clk27                   ; 4.202 ; 4.117 ; Rise       ; td_clk27                   ;
;  segments_out[0] ; td_clk27                   ; 4.502 ; 4.647 ; Rise       ; td_clk27                   ;
;  segments_out[1] ; td_clk27                   ; 6.122 ; 6.430 ; Rise       ; td_clk27                   ;
;  segments_out[2] ; td_clk27                   ; 4.202 ; 4.117 ; Rise       ; td_clk27                   ;
;  segments_out[3] ; td_clk27                   ; 4.551 ; 4.716 ; Rise       ; td_clk27                   ;
;  segments_out[4] ; td_clk27                   ; 4.956 ; 5.101 ; Rise       ; td_clk27                   ;
;  segments_out[5] ; td_clk27                   ; 5.636 ; 5.874 ; Rise       ; td_clk27                   ;
;  segments_out[6] ; td_clk27                   ; 4.950 ; 4.709 ; Rise       ; td_clk27                   ;
; vga_blank        ; vga:vga_output|pixel_clock ; 4.839 ; 5.113 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_clk          ; vga:vga_output|pixel_clock ; 3.214 ;       ; Rise       ; vga:vga_output|pixel_clock ;
; vga_hs           ; vga:vga_output|pixel_clock ; 4.706 ; 4.963 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_vs           ; vga:vga_output|pixel_clock ; 4.564 ; 4.806 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_blue[*]      ; vga:vga_output|pixel_clock ; 4.182 ; 4.346 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[0]     ; vga:vga_output|pixel_clock ; 5.154 ; 5.483 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[1]     ; vga:vga_output|pixel_clock ; 5.018 ; 5.283 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[2]     ; vga:vga_output|pixel_clock ; 4.455 ; 4.666 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[3]     ; vga:vga_output|pixel_clock ; 4.761 ; 4.987 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[4]     ; vga:vga_output|pixel_clock ; 4.730 ; 4.949 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[5]     ; vga:vga_output|pixel_clock ; 4.572 ; 4.757 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[6]     ; vga:vga_output|pixel_clock ; 4.663 ; 4.913 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[7]     ; vga:vga_output|pixel_clock ; 4.182 ; 4.346 ; Fall       ; vga:vga_output|pixel_clock ;
; vga_clk          ; vga:vga_output|pixel_clock ;       ; 3.469 ; Fall       ; vga:vga_output|pixel_clock ;
; vga_green[*]     ; vga:vga_output|pixel_clock ; 4.364 ; 4.568 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[0]    ; vga:vga_output|pixel_clock ; 5.071 ; 5.384 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[1]    ; vga:vga_output|pixel_clock ; 5.326 ; 5.628 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[2]    ; vga:vga_output|pixel_clock ; 5.693 ; 6.024 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[3]    ; vga:vga_output|pixel_clock ; 4.895 ; 5.171 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[4]    ; vga:vga_output|pixel_clock ; 4.512 ; 4.730 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[5]    ; vga:vga_output|pixel_clock ; 5.612 ; 5.953 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[6]    ; vga:vga_output|pixel_clock ; 5.127 ; 5.473 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[7]    ; vga:vga_output|pixel_clock ; 4.364 ; 4.568 ; Fall       ; vga:vga_output|pixel_clock ;
; vga_red[*]       ; vga:vga_output|pixel_clock ; 4.754 ; 4.987 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[0]      ; vga:vga_output|pixel_clock ; 5.170 ; 5.475 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[1]      ; vga:vga_output|pixel_clock ; 5.063 ; 5.340 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[2]      ; vga:vga_output|pixel_clock ; 5.314 ; 5.619 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[3]      ; vga:vga_output|pixel_clock ; 5.130 ; 5.422 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[4]      ; vga:vga_output|pixel_clock ; 5.244 ; 5.556 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[5]      ; vga:vga_output|pixel_clock ; 4.754 ; 4.987 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[6]      ; vga:vga_output|pixel_clock ; 6.151 ; 6.586 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[7]      ; vga:vga_output|pixel_clock ; 5.135 ; 5.405 ; Fall       ; vga:vga_output|pixel_clock ;
+------------------+----------------------------+-------+-------+------------+----------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; reset      ; reset_led   ; 4.398 ;    ;    ; 5.101 ;
; reset      ; td_reset    ; 4.854 ;    ;    ; 5.641 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; reset      ; reset_led   ; 4.249 ;    ;    ; 4.941 ;
; reset      ; td_reset    ; 4.686 ;    ;    ; 5.458 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                         ;
+-----------------------------+-----------+--------+----------+---------+---------------------+
; Clock                       ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack            ; -14.346   ; -0.029 ; N/A      ; N/A     ; -3.000              ;
;  clk50                      ; -0.145    ; -0.029 ; N/A      ; N/A     ; -3.000              ;
;  td_clk27                   ; -14.346   ; 0.176  ; N/A      ; N/A     ; -3.000              ;
;  vga:vga_output|pixel_clock ; -3.492    ; 0.182  ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS             ; -3534.801 ; -0.029 ; 0.0      ; 0.0     ; -2249.945           ;
;  clk50                      ; -0.145    ; -0.029 ; N/A      ; N/A     ; -4.285              ;
;  td_clk27                   ; -3394.882 ; 0.000  ; N/A      ; N/A     ; -2136.435           ;
;  vga:vga_output|pixel_clock ; -139.774  ; 0.000  ; N/A      ; N/A     ; -109.225            ;
+-----------------------------+-----------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port   ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-------------+----------------------------+-------+-------+------------+----------------------------+
; reset       ; td_clk27                   ; 7.279 ; 7.928 ; Rise       ; td_clk27                   ;
; td_hs       ; td_clk27                   ; 2.353 ; 2.870 ; Rise       ; td_clk27                   ;
; td_vs       ; td_clk27                   ; 2.437 ; 2.991 ; Rise       ; td_clk27                   ;
; reset       ; td_clk27                   ; 6.449 ; 7.047 ; Fall       ; td_clk27                   ;
; td_data[*]  ; td_clk27                   ; 2.964 ; 3.468 ; Fall       ; td_clk27                   ;
;  td_data[0] ; td_clk27                   ; 2.804 ; 3.341 ; Fall       ; td_clk27                   ;
;  td_data[1] ; td_clk27                   ; 2.604 ; 3.152 ; Fall       ; td_clk27                   ;
;  td_data[2] ; td_clk27                   ; 2.479 ; 2.992 ; Fall       ; td_clk27                   ;
;  td_data[3] ; td_clk27                   ; 2.747 ; 3.296 ; Fall       ; td_clk27                   ;
;  td_data[4] ; td_clk27                   ; 2.454 ; 2.959 ; Fall       ; td_clk27                   ;
;  td_data[5] ; td_clk27                   ; 2.964 ; 3.468 ; Fall       ; td_clk27                   ;
;  td_data[6] ; td_clk27                   ; 2.773 ; 3.304 ; Fall       ; td_clk27                   ;
;  td_data[7] ; td_clk27                   ; 2.536 ; 3.044 ; Fall       ; td_clk27                   ;
; reset       ; vga:vga_output|pixel_clock ; 6.062 ; 6.611 ; Fall       ; vga:vga_output|pixel_clock ;
+-------------+----------------------------+-------+-------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port   ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+-------------+----------------------------+--------+--------+------------+----------------------------+
; reset       ; td_clk27                   ; -2.292 ; -3.153 ; Rise       ; td_clk27                   ;
; td_hs       ; td_clk27                   ; -0.926 ; -1.650 ; Rise       ; td_clk27                   ;
; td_vs       ; td_clk27                   ; -0.845 ; -1.546 ; Rise       ; td_clk27                   ;
; reset       ; td_clk27                   ; -1.708 ; -2.533 ; Fall       ; td_clk27                   ;
; td_data[*]  ; td_clk27                   ; -0.418 ; -1.125 ; Fall       ; td_clk27                   ;
;  td_data[0] ; td_clk27                   ; -0.551 ; -1.272 ; Fall       ; td_clk27                   ;
;  td_data[1] ; td_clk27                   ; -0.623 ; -1.353 ; Fall       ; td_clk27                   ;
;  td_data[2] ; td_clk27                   ; -0.610 ; -1.335 ; Fall       ; td_clk27                   ;
;  td_data[3] ; td_clk27                   ; -0.477 ; -1.193 ; Fall       ; td_clk27                   ;
;  td_data[4] ; td_clk27                   ; -0.418 ; -1.125 ; Fall       ; td_clk27                   ;
;  td_data[5] ; td_clk27                   ; -0.687 ; -1.424 ; Fall       ; td_clk27                   ;
;  td_data[6] ; td_clk27                   ; -0.433 ; -1.144 ; Fall       ; td_clk27                   ;
;  td_data[7] ; td_clk27                   ; -0.638 ; -1.360 ; Fall       ; td_clk27                   ;
; reset       ; vga:vga_output|pixel_clock ; -2.257 ; -3.114 ; Fall       ; vga:vga_output|pixel_clock ;
+-------------+----------------------------+--------+--------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+------------------+----------------------------+--------+--------+------------+----------------------------+
; Data Port        ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+------------------+----------------------------+--------+--------+------------+----------------------------+
; segments_out[*]  ; td_clk27                   ; 12.669 ; 12.769 ; Rise       ; td_clk27                   ;
;  segments_out[0] ; td_clk27                   ; 9.858  ; 9.770  ; Rise       ; td_clk27                   ;
;  segments_out[1] ; td_clk27                   ; 12.669 ; 12.769 ; Rise       ; td_clk27                   ;
;  segments_out[2] ; td_clk27                   ; 8.972  ; 9.074  ; Rise       ; td_clk27                   ;
;  segments_out[3] ; td_clk27                   ; 10.019 ; 9.943  ; Rise       ; td_clk27                   ;
;  segments_out[4] ; td_clk27                   ; 10.857 ; 10.644 ; Rise       ; td_clk27                   ;
;  segments_out[5] ; td_clk27                   ; 11.675 ; 11.753 ; Rise       ; td_clk27                   ;
;  segments_out[6] ; td_clk27                   ; 10.301 ; 10.294 ; Rise       ; td_clk27                   ;
; vga_blank        ; vga:vga_output|pixel_clock ; 9.648  ; 9.800  ; Rise       ; vga:vga_output|pixel_clock ;
; vga_clk          ; vga:vga_output|pixel_clock ; 6.309  ;        ; Rise       ; vga:vga_output|pixel_clock ;
; vga_hs           ; vga:vga_output|pixel_clock ; 9.363  ; 9.418  ; Rise       ; vga:vga_output|pixel_clock ;
; vga_vs           ; vga:vga_output|pixel_clock ; 8.987  ; 9.027  ; Rise       ; vga:vga_output|pixel_clock ;
; vga_blue[*]      ; vga:vga_output|pixel_clock ; 10.165 ; 10.288 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[0]     ; vga:vga_output|pixel_clock ; 10.165 ; 10.288 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[1]     ; vga:vga_output|pixel_clock ; 9.898  ; 9.882  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[2]     ; vga:vga_output|pixel_clock ; 8.743  ; 8.796  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[3]     ; vga:vga_output|pixel_clock ; 9.436  ; 9.360  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[4]     ; vga:vga_output|pixel_clock ; 9.369  ; 9.297  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[5]     ; vga:vga_output|pixel_clock ; 8.962  ; 8.911  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[6]     ; vga:vga_output|pixel_clock ; 9.193  ; 9.263  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[7]     ; vga:vga_output|pixel_clock ; 8.174  ; 8.188  ; Fall       ; vga:vga_output|pixel_clock ;
; vga_clk          ; vga:vga_output|pixel_clock ;        ; 6.397  ; Fall       ; vga:vga_output|pixel_clock ;
; vga_green[*]     ; vga:vga_output|pixel_clock ; 11.429 ; 11.316 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[0]    ; vga:vga_output|pixel_clock ; 9.964  ; 10.102 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[1]    ; vga:vga_output|pixel_clock ; 10.628 ; 10.556 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[2]    ; vga:vga_output|pixel_clock ; 11.429 ; 11.316 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[3]    ; vga:vga_output|pixel_clock ; 9.694  ; 9.766  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[4]    ; vga:vga_output|pixel_clock ; 8.838  ; 8.931  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[5]    ; vga:vga_output|pixel_clock ; 11.135 ; 11.128 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[6]    ; vga:vga_output|pixel_clock ; 10.071 ; 10.309 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[7]    ; vga:vga_output|pixel_clock ; 8.529  ; 8.599  ; Fall       ; vga:vga_output|pixel_clock ;
; vga_red[*]       ; vga:vga_output|pixel_clock ; 12.353 ; 12.363 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[0]      ; vga:vga_output|pixel_clock ; 10.375 ; 10.301 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[1]      ; vga:vga_output|pixel_clock ; 9.999  ; 9.979  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[2]      ; vga:vga_output|pixel_clock ; 10.543 ; 10.487 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[3]      ; vga:vga_output|pixel_clock ; 10.207 ; 10.187 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[4]      ; vga:vga_output|pixel_clock ; 10.411 ; 10.418 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[5]      ; vga:vga_output|pixel_clock ; 9.453  ; 9.397  ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[6]      ; vga:vga_output|pixel_clock ; 12.353 ; 12.363 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[7]      ; vga:vga_output|pixel_clock ; 10.170 ; 10.142 ; Fall       ; vga:vga_output|pixel_clock ;
+------------------+----------------------------+--------+--------+------------+----------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------------+----------------------------+-------+-------+------------+----------------------------+
; Data Port        ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+------------------+----------------------------+-------+-------+------------+----------------------------+
; segments_out[*]  ; td_clk27                   ; 4.202 ; 4.117 ; Rise       ; td_clk27                   ;
;  segments_out[0] ; td_clk27                   ; 4.502 ; 4.647 ; Rise       ; td_clk27                   ;
;  segments_out[1] ; td_clk27                   ; 6.122 ; 6.430 ; Rise       ; td_clk27                   ;
;  segments_out[2] ; td_clk27                   ; 4.202 ; 4.117 ; Rise       ; td_clk27                   ;
;  segments_out[3] ; td_clk27                   ; 4.551 ; 4.716 ; Rise       ; td_clk27                   ;
;  segments_out[4] ; td_clk27                   ; 4.956 ; 5.101 ; Rise       ; td_clk27                   ;
;  segments_out[5] ; td_clk27                   ; 5.636 ; 5.874 ; Rise       ; td_clk27                   ;
;  segments_out[6] ; td_clk27                   ; 4.950 ; 4.709 ; Rise       ; td_clk27                   ;
; vga_blank        ; vga:vga_output|pixel_clock ; 4.839 ; 5.113 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_clk          ; vga:vga_output|pixel_clock ; 3.214 ;       ; Rise       ; vga:vga_output|pixel_clock ;
; vga_hs           ; vga:vga_output|pixel_clock ; 4.706 ; 4.963 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_vs           ; vga:vga_output|pixel_clock ; 4.564 ; 4.806 ; Rise       ; vga:vga_output|pixel_clock ;
; vga_blue[*]      ; vga:vga_output|pixel_clock ; 4.182 ; 4.346 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[0]     ; vga:vga_output|pixel_clock ; 5.154 ; 5.483 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[1]     ; vga:vga_output|pixel_clock ; 5.018 ; 5.283 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[2]     ; vga:vga_output|pixel_clock ; 4.455 ; 4.666 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[3]     ; vga:vga_output|pixel_clock ; 4.761 ; 4.987 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[4]     ; vga:vga_output|pixel_clock ; 4.730 ; 4.949 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[5]     ; vga:vga_output|pixel_clock ; 4.572 ; 4.757 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[6]     ; vga:vga_output|pixel_clock ; 4.663 ; 4.913 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_blue[7]     ; vga:vga_output|pixel_clock ; 4.182 ; 4.346 ; Fall       ; vga:vga_output|pixel_clock ;
; vga_clk          ; vga:vga_output|pixel_clock ;       ; 3.469 ; Fall       ; vga:vga_output|pixel_clock ;
; vga_green[*]     ; vga:vga_output|pixel_clock ; 4.364 ; 4.568 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[0]    ; vga:vga_output|pixel_clock ; 5.071 ; 5.384 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[1]    ; vga:vga_output|pixel_clock ; 5.326 ; 5.628 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[2]    ; vga:vga_output|pixel_clock ; 5.693 ; 6.024 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[3]    ; vga:vga_output|pixel_clock ; 4.895 ; 5.171 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[4]    ; vga:vga_output|pixel_clock ; 4.512 ; 4.730 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[5]    ; vga:vga_output|pixel_clock ; 5.612 ; 5.953 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[6]    ; vga:vga_output|pixel_clock ; 5.127 ; 5.473 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_green[7]    ; vga:vga_output|pixel_clock ; 4.364 ; 4.568 ; Fall       ; vga:vga_output|pixel_clock ;
; vga_red[*]       ; vga:vga_output|pixel_clock ; 4.754 ; 4.987 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[0]      ; vga:vga_output|pixel_clock ; 5.170 ; 5.475 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[1]      ; vga:vga_output|pixel_clock ; 5.063 ; 5.340 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[2]      ; vga:vga_output|pixel_clock ; 5.314 ; 5.619 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[3]      ; vga:vga_output|pixel_clock ; 5.130 ; 5.422 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[4]      ; vga:vga_output|pixel_clock ; 5.244 ; 5.556 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[5]      ; vga:vga_output|pixel_clock ; 4.754 ; 4.987 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[6]      ; vga:vga_output|pixel_clock ; 6.151 ; 6.586 ; Fall       ; vga:vga_output|pixel_clock ;
;  vga_red[7]      ; vga:vga_output|pixel_clock ; 5.135 ; 5.405 ; Fall       ; vga:vga_output|pixel_clock ;
+------------------+----------------------------+-------+-------+------------+----------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; reset      ; reset_led   ; 8.332 ;    ;    ; 8.736 ;
; reset      ; td_reset    ; 9.196 ;    ;    ; 9.687 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; reset      ; reset_led   ; 4.249 ;    ;    ; 4.941 ;
; reset      ; td_reset    ; 4.686 ;    ;    ; 5.458 ;
+------------+-------------+-------+----+----+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; vga_red[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_red[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_red[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_red[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_red[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_red[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_red[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_red[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blue[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blue[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blue[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blue[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blue[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blue[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blue[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blue[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_hs          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vs          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blank       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_clk         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; td_reset        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments_out[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments_out[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments_out[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments_out[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments_out[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments_out[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments_out[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; reset_led       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i2c_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i2c_data                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk50                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; td_clk27                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; td_data[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; td_data[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; td_data[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; td_data[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; td_data[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; td_data[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; td_data[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; td_data[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; td_vs                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; td_hs                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_red[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_red[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_red[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_red[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_red[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_red[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_red[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_red[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_green[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_green[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_green[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_green[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_green[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_green[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_green[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_green[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_blue[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_blue[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_blue[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_blue[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_blue[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_blue[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_blue[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_blue[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_hs          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_vs          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_blank       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_clk         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; td_reset        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; segments_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; segments_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; segments_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; segments_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; segments_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; segments_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; segments_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; reset_led       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_red[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_hs          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_vs          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_blank       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_clk         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; td_reset        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; segments_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; segments_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; segments_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; segments_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; segments_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; segments_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; segments_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; reset_led       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_red[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_hs          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_vs          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_blank       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_clk         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; td_reset        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segments_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segments_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; segments_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segments_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; segments_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; segments_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; segments_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; reset_led       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                     ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; vga:vga_output|pixel_clock ; clk50                      ; 1        ; 1        ; 0        ; 0        ;
; td_clk27                   ; td_clk27                   ; 9436     ; 2880     ; 3026578  ; 29162    ;
; vga:vga_output|pixel_clock ; td_clk27                   ; 0        ; 2083     ; 0        ; 255918   ;
; td_clk27                   ; vga:vga_output|pixel_clock ; 0        ; 0        ; 0        ; 24       ;
; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 852      ; 0        ; 390      ; 1        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                      ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; vga:vga_output|pixel_clock ; clk50                      ; 1        ; 1        ; 0        ; 0        ;
; td_clk27                   ; td_clk27                   ; 9436     ; 2880     ; 3026578  ; 29162    ;
; vga:vga_output|pixel_clock ; td_clk27                   ; 0        ; 2083     ; 0        ; 255918   ;
; td_clk27                   ; vga:vga_output|pixel_clock ; 0        ; 0        ; 0        ; 24       ;
; vga:vga_output|pixel_clock ; vga:vga_output|pixel_clock ; 852      ; 0        ; 390      ; 1        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 587   ; 587  ;
; Unconstrained Output Ports      ; 37    ; 37   ;
; Unconstrained Output Port Paths ; 59    ; 59   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Sun Jun  7 16:25:12 2015
Info: Command: quartus_sta video_display -c video_display
Info: qsta_default_script.tcl version: #11
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'video_display.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name td_clk27 td_clk27
    Info (332105): create_clock -period 1.000 -name vga:vga_output|pixel_clock vga:vga_output|pixel_clock
    Info (332105): create_clock -period 1.000 -name clk50 clk50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -14.346
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.346           -3394.882 td_clk27 
    Info (332119):    -3.492            -139.774 vga:vga_output|pixel_clock 
    Info (332119):    -0.145              -0.145 clk50 
Info (332146): Worst-case hold slack is 0.065
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.065               0.000 clk50 
    Info (332119):     0.388               0.000 td_clk27 
    Info (332119):     0.403               0.000 vga:vga_output|pixel_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -2136.435 td_clk27 
    Info (332119):    -3.000              -4.285 clk50 
    Info (332119):    -1.285            -109.225 vga:vga_output|pixel_clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -12.987
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.987           -3038.637 td_clk27 
    Info (332119):    -3.088            -121.738 vga:vga_output|pixel_clock 
    Info (332119):    -0.048              -0.048 clk50 
Info (332146): Worst-case hold slack is 0.012
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.012               0.000 clk50 
    Info (332119):     0.341               0.000 td_clk27 
    Info (332119):     0.354               0.000 vga:vga_output|pixel_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -2108.275 td_clk27 
    Info (332119):    -3.000              -4.285 clk50 
    Info (332119):    -1.285            -109.225 vga:vga_output|pixel_clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.282
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.282           -1616.311 td_clk27 
    Info (332119):    -1.315             -40.102 vga:vga_output|pixel_clock 
    Info (332119):     0.214               0.000 clk50 
Info (332146): Worst-case hold slack is -0.029
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.029              -0.029 clk50 
    Info (332119):     0.176               0.000 td_clk27 
    Info (332119):     0.182               0.000 vga:vga_output|pixel_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1069.787 td_clk27 
    Info (332119):    -3.000              -4.043 clk50 
    Info (332119):    -1.000             -85.000 vga:vga_output|pixel_clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 973 megabytes
    Info: Processing ended: Sun Jun  7 16:25:17 2015
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


