INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Desktop/Vivado/Combinational circuits/Ripple_Carry_adder/Ripple_Carry_adder.srcs/sources_1/new/ripple_carry_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Desktop/Vivado/Combinational circuits/Ripple_Carry_adder/Ripple_Carry_adder.srcs/sim_1/new/rca_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Desktop/Vivado/Combinational circuits/Ripple_Carry_adder/Ripple_Carry_adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
