Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Jun 23 20:43:58 2018
| Host         : DESKTOP-II8OTGJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Testing_IP_timing_summary_routed.rpt -pb Testing_IP_timing_summary_routed.pb -rpx Testing_IP_timing_summary_routed.rpx -warn_on_violation
| Design       : Testing_IP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.190        0.000                      0                  468        0.121        0.000                      0                  468        3.500        0.000                       0                   210  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.190        0.000                      0                  456        0.121        0.000                      0                  456        3.500        0.000                       0                   210  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.210        0.000                      0                   12        0.615        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki0/Q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.828ns (18.242%)  route 3.711ns (81.758%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.739     5.407    clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  current_state_reg[0]/Q
                         net (fo=35, routed)          1.746     7.609    Simon_DUT/current_state[0]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.124     7.733 f  Simon_DUT/FSM_sequential_current_state[0]_i_4/O
                         net (fo=1, routed)           0.635     8.368    Simon_DUT/INST_LFSR/current_state_reg[0]
    SLICE_X41Y63         LUT6 (Prop_lut6_I4_O)        0.124     8.492 r  Simon_DUT/INST_LFSR/FSM_sequential_current_state[0]_i_1/O
                         net (fo=4, routed)           0.623     9.115    Simon_DUT/INST_Ki0/pwropt
    SLICE_X42Y63         LUT5 (Prop_lut5_I3_O)        0.124     9.239 r  Simon_DUT/INST_Ki0/xlnx_opt_LUT_Q_reg[0]_CE_cooolgate_en_gate_67/O
                         net (fo=32, routed)          0.707     9.946    Simon_DUT/INST_Ki0/Q_reg[0]_CE_cooolgate_en_sig_4
    SLICE_X38Y62         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.558    12.949    Simon_DUT/INST_Ki0/clk_IBUF_BUFG
    SLICE_X38Y62         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[14]/C
                         clock pessimism              0.391    13.340    
                         clock uncertainty           -0.035    13.305    
    SLICE_X38Y62         FDRE (Setup_fdre_C_CE)      -0.169    13.136    Simon_DUT/INST_Ki0/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         13.136    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki0/Q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.828ns (18.242%)  route 3.711ns (81.758%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.739     5.407    clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  current_state_reg[0]/Q
                         net (fo=35, routed)          1.746     7.609    Simon_DUT/current_state[0]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.124     7.733 f  Simon_DUT/FSM_sequential_current_state[0]_i_4/O
                         net (fo=1, routed)           0.635     8.368    Simon_DUT/INST_LFSR/current_state_reg[0]
    SLICE_X41Y63         LUT6 (Prop_lut6_I4_O)        0.124     8.492 r  Simon_DUT/INST_LFSR/FSM_sequential_current_state[0]_i_1/O
                         net (fo=4, routed)           0.623     9.115    Simon_DUT/INST_Ki0/pwropt
    SLICE_X42Y63         LUT5 (Prop_lut5_I3_O)        0.124     9.239 r  Simon_DUT/INST_Ki0/xlnx_opt_LUT_Q_reg[0]_CE_cooolgate_en_gate_67/O
                         net (fo=32, routed)          0.707     9.946    Simon_DUT/INST_Ki0/Q_reg[0]_CE_cooolgate_en_sig_4
    SLICE_X38Y62         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.558    12.949    Simon_DUT/INST_Ki0/clk_IBUF_BUFG
    SLICE_X38Y62         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[16]/C
                         clock pessimism              0.391    13.340    
                         clock uncertainty           -0.035    13.305    
    SLICE_X38Y62         FDRE (Setup_fdre_C_CE)      -0.169    13.136    Simon_DUT/INST_Ki0/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         13.136    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki0/Q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.828ns (18.242%)  route 3.711ns (81.758%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.739     5.407    clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  current_state_reg[0]/Q
                         net (fo=35, routed)          1.746     7.609    Simon_DUT/current_state[0]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.124     7.733 f  Simon_DUT/FSM_sequential_current_state[0]_i_4/O
                         net (fo=1, routed)           0.635     8.368    Simon_DUT/INST_LFSR/current_state_reg[0]
    SLICE_X41Y63         LUT6 (Prop_lut6_I4_O)        0.124     8.492 r  Simon_DUT/INST_LFSR/FSM_sequential_current_state[0]_i_1/O
                         net (fo=4, routed)           0.623     9.115    Simon_DUT/INST_Ki0/pwropt
    SLICE_X42Y63         LUT5 (Prop_lut5_I3_O)        0.124     9.239 r  Simon_DUT/INST_Ki0/xlnx_opt_LUT_Q_reg[0]_CE_cooolgate_en_gate_67/O
                         net (fo=32, routed)          0.707     9.946    Simon_DUT/INST_Ki0/Q_reg[0]_CE_cooolgate_en_sig_4
    SLICE_X38Y62         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.558    12.949    Simon_DUT/INST_Ki0/clk_IBUF_BUFG
    SLICE_X38Y62         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[17]/C
                         clock pessimism              0.391    13.340    
                         clock uncertainty           -0.035    13.305    
    SLICE_X38Y62         FDRE (Setup_fdre_C_CE)      -0.169    13.136    Simon_DUT/INST_Ki0/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         13.136    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki0/Q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.828ns (18.242%)  route 3.711ns (81.758%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.739     5.407    clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  current_state_reg[0]/Q
                         net (fo=35, routed)          1.746     7.609    Simon_DUT/current_state[0]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.124     7.733 f  Simon_DUT/FSM_sequential_current_state[0]_i_4/O
                         net (fo=1, routed)           0.635     8.368    Simon_DUT/INST_LFSR/current_state_reg[0]
    SLICE_X41Y63         LUT6 (Prop_lut6_I4_O)        0.124     8.492 r  Simon_DUT/INST_LFSR/FSM_sequential_current_state[0]_i_1/O
                         net (fo=4, routed)           0.623     9.115    Simon_DUT/INST_Ki0/pwropt
    SLICE_X42Y63         LUT5 (Prop_lut5_I3_O)        0.124     9.239 r  Simon_DUT/INST_Ki0/xlnx_opt_LUT_Q_reg[0]_CE_cooolgate_en_gate_67/O
                         net (fo=32, routed)          0.707     9.946    Simon_DUT/INST_Ki0/Q_reg[0]_CE_cooolgate_en_sig_4
    SLICE_X38Y62         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.558    12.949    Simon_DUT/INST_Ki0/clk_IBUF_BUFG
    SLICE_X38Y62         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[18]/C
                         clock pessimism              0.391    13.340    
                         clock uncertainty           -0.035    13.305    
    SLICE_X38Y62         FDRE (Setup_fdre_C_CE)      -0.169    13.136    Simon_DUT/INST_Ki0/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         13.136    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki0/Q_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.828ns (18.242%)  route 3.711ns (81.758%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.739     5.407    clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  current_state_reg[0]/Q
                         net (fo=35, routed)          1.746     7.609    Simon_DUT/current_state[0]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.124     7.733 f  Simon_DUT/FSM_sequential_current_state[0]_i_4/O
                         net (fo=1, routed)           0.635     8.368    Simon_DUT/INST_LFSR/current_state_reg[0]
    SLICE_X41Y63         LUT6 (Prop_lut6_I4_O)        0.124     8.492 r  Simon_DUT/INST_LFSR/FSM_sequential_current_state[0]_i_1/O
                         net (fo=4, routed)           0.623     9.115    Simon_DUT/INST_Ki0/pwropt
    SLICE_X42Y63         LUT5 (Prop_lut5_I3_O)        0.124     9.239 r  Simon_DUT/INST_Ki0/xlnx_opt_LUT_Q_reg[0]_CE_cooolgate_en_gate_67/O
                         net (fo=32, routed)          0.707     9.946    Simon_DUT/INST_Ki0/Q_reg[0]_CE_cooolgate_en_sig_4
    SLICE_X38Y62         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.558    12.949    Simon_DUT/INST_Ki0/clk_IBUF_BUFG
    SLICE_X38Y62         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[24]/C
                         clock pessimism              0.391    13.340    
                         clock uncertainty           -0.035    13.305    
    SLICE_X38Y62         FDRE (Setup_fdre_C_CE)      -0.169    13.136    Simon_DUT/INST_Ki0/Q_reg[24]
  -------------------------------------------------------------------
                         required time                         13.136    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki0/Q_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.828ns (18.242%)  route 3.711ns (81.758%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.739     5.407    clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  current_state_reg[0]/Q
                         net (fo=35, routed)          1.746     7.609    Simon_DUT/current_state[0]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.124     7.733 f  Simon_DUT/FSM_sequential_current_state[0]_i_4/O
                         net (fo=1, routed)           0.635     8.368    Simon_DUT/INST_LFSR/current_state_reg[0]
    SLICE_X41Y63         LUT6 (Prop_lut6_I4_O)        0.124     8.492 r  Simon_DUT/INST_LFSR/FSM_sequential_current_state[0]_i_1/O
                         net (fo=4, routed)           0.623     9.115    Simon_DUT/INST_Ki0/pwropt
    SLICE_X42Y63         LUT5 (Prop_lut5_I3_O)        0.124     9.239 r  Simon_DUT/INST_Ki0/xlnx_opt_LUT_Q_reg[0]_CE_cooolgate_en_gate_67/O
                         net (fo=32, routed)          0.707     9.946    Simon_DUT/INST_Ki0/Q_reg[0]_CE_cooolgate_en_sig_4
    SLICE_X38Y62         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.558    12.949    Simon_DUT/INST_Ki0/clk_IBUF_BUFG
    SLICE_X38Y62         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[25]/C
                         clock pessimism              0.391    13.340    
                         clock uncertainty           -0.035    13.305    
    SLICE_X38Y62         FDRE (Setup_fdre_C_CE)      -0.169    13.136    Simon_DUT/INST_Ki0/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         13.136    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki0/Q_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.828ns (18.242%)  route 3.711ns (81.758%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.739     5.407    clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  current_state_reg[0]/Q
                         net (fo=35, routed)          1.746     7.609    Simon_DUT/current_state[0]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.124     7.733 f  Simon_DUT/FSM_sequential_current_state[0]_i_4/O
                         net (fo=1, routed)           0.635     8.368    Simon_DUT/INST_LFSR/current_state_reg[0]
    SLICE_X41Y63         LUT6 (Prop_lut6_I4_O)        0.124     8.492 r  Simon_DUT/INST_LFSR/FSM_sequential_current_state[0]_i_1/O
                         net (fo=4, routed)           0.623     9.115    Simon_DUT/INST_Ki0/pwropt
    SLICE_X42Y63         LUT5 (Prop_lut5_I3_O)        0.124     9.239 r  Simon_DUT/INST_Ki0/xlnx_opt_LUT_Q_reg[0]_CE_cooolgate_en_gate_67/O
                         net (fo=32, routed)          0.707     9.946    Simon_DUT/INST_Ki0/Q_reg[0]_CE_cooolgate_en_sig_4
    SLICE_X38Y62         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.558    12.949    Simon_DUT/INST_Ki0/clk_IBUF_BUFG
    SLICE_X38Y62         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[28]/C
                         clock pessimism              0.391    13.340    
                         clock uncertainty           -0.035    13.305    
    SLICE_X38Y62         FDRE (Setup_fdre_C_CE)      -0.169    13.136    Simon_DUT/INST_Ki0/Q_reg[28]
  -------------------------------------------------------------------
                         required time                         13.136    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki0/Q_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.828ns (18.242%)  route 3.711ns (81.758%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.739     5.407    clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  current_state_reg[0]/Q
                         net (fo=35, routed)          1.746     7.609    Simon_DUT/current_state[0]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.124     7.733 f  Simon_DUT/FSM_sequential_current_state[0]_i_4/O
                         net (fo=1, routed)           0.635     8.368    Simon_DUT/INST_LFSR/current_state_reg[0]
    SLICE_X41Y63         LUT6 (Prop_lut6_I4_O)        0.124     8.492 r  Simon_DUT/INST_LFSR/FSM_sequential_current_state[0]_i_1/O
                         net (fo=4, routed)           0.623     9.115    Simon_DUT/INST_Ki0/pwropt
    SLICE_X42Y63         LUT5 (Prop_lut5_I3_O)        0.124     9.239 r  Simon_DUT/INST_Ki0/xlnx_opt_LUT_Q_reg[0]_CE_cooolgate_en_gate_67/O
                         net (fo=32, routed)          0.707     9.946    Simon_DUT/INST_Ki0/Q_reg[0]_CE_cooolgate_en_sig_4
    SLICE_X38Y62         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.558    12.949    Simon_DUT/INST_Ki0/clk_IBUF_BUFG
    SLICE_X38Y62         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[29]/C
                         clock pessimism              0.391    13.340    
                         clock uncertainty           -0.035    13.305    
    SLICE_X38Y62         FDRE (Setup_fdre_C_CE)      -0.169    13.136    Simon_DUT/INST_Ki0/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         13.136    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.144ns (28.022%)  route 2.938ns (71.978%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 12.951 - 8.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.735     5.403    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X42Y64         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDCE (Prop_fdce_C_Q)         0.518     5.921 f  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/Q
                         net (fo=9, routed)           0.892     6.813    Simon_DUT/INST_LFSR/lfsr_parallel_out[2]
    SLICE_X43Y63         LUT6 (Prop_lut6_I2_O)        0.124     6.937 r  Simon_DUT/INST_LFSR/temp_reg[63]_i_2/O
                         net (fo=1, routed)           0.723     7.660    Simon_DUT/INST_LFSR/temp_reg[63]_i_2_n_0
    SLICE_X43Y61         LUT2 (Prop_lut2_I1_O)        0.150     7.810 r  Simon_DUT/INST_LFSR/temp_reg[63]_i_1/O
                         net (fo=66, routed)          0.642     8.452    Simon_DUT/INST_LFSR/IS_CE
    SLICE_X40Y61         LUT3 (Prop_lut3_I0_O)        0.352     8.804 r  Simon_DUT/INST_LFSR/temp_reg[31]_i_1/O
                         net (fo=10, routed)          0.681     9.486    Simon_DUT/INST_IS_REG/FSM_sequential_current_state_reg[0]
    SLICE_X36Y60         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.560    12.951    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X36Y60         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[20]/C
                         clock pessimism              0.391    13.342    
                         clock uncertainty           -0.035    13.307    
    SLICE_X36Y60         FDRE (Setup_fdre_C_R)       -0.631    12.676    Simon_DUT/INST_IS_REG/temp_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         12.676    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.144ns (28.022%)  route 2.938ns (71.978%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 12.951 - 8.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.735     5.403    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X42Y64         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDCE (Prop_fdce_C_Q)         0.518     5.921 f  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/Q
                         net (fo=9, routed)           0.892     6.813    Simon_DUT/INST_LFSR/lfsr_parallel_out[2]
    SLICE_X43Y63         LUT6 (Prop_lut6_I2_O)        0.124     6.937 r  Simon_DUT/INST_LFSR/temp_reg[63]_i_2/O
                         net (fo=1, routed)           0.723     7.660    Simon_DUT/INST_LFSR/temp_reg[63]_i_2_n_0
    SLICE_X43Y61         LUT2 (Prop_lut2_I1_O)        0.150     7.810 r  Simon_DUT/INST_LFSR/temp_reg[63]_i_1/O
                         net (fo=66, routed)          0.642     8.452    Simon_DUT/INST_LFSR/IS_CE
    SLICE_X40Y61         LUT3 (Prop_lut3_I0_O)        0.352     8.804 r  Simon_DUT/INST_LFSR/temp_reg[31]_i_1/O
                         net (fo=10, routed)          0.681     9.486    Simon_DUT/INST_IS_REG/FSM_sequential_current_state_reg[0]
    SLICE_X36Y60         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.560    12.951    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X36Y60         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[25]/C
                         clock pessimism              0.391    13.342    
                         clock uncertainty           -0.035    13.307    
    SLICE_X36Y60         FDRE (Setup_fdre_C_R)       -0.631    12.676    Simon_DUT/INST_IS_REG/temp_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         12.676    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  3.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.584     1.496    Simon_DUT/INST_Ki2_Ki1/clk_IBUF_BUFG
    SLICE_X41Y63         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[18]/Q
                         net (fo=1, routed)           0.056     1.693    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg_n_0_[18]
    SLICE_X41Y63         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.853     2.012    Simon_DUT/INST_Ki2_Ki1/clk_IBUF_BUFG
    SLICE_X41Y63         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[50]/C
                         clock pessimism             -0.516     1.496    
    SLICE_X41Y63         FDRE (Hold_fdre_C_D)         0.076     1.572    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.583     1.495    Simon_DUT/INST_Ki2_Ki1/clk_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[25]/Q
                         net (fo=1, routed)           0.059     1.695    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg_n_0_[25]
    SLICE_X36Y62         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.852     2.011    Simon_DUT/INST_Ki2_Ki1/clk_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[57]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X36Y62         FDRE (Hold_fdre_C_D)         0.076     1.571    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.583     1.495    Simon_DUT/INST_Ki2_Ki1/clk_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[26]/Q
                         net (fo=1, routed)           0.062     1.698    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg_n_0_[26]
    SLICE_X36Y62         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.852     2.011    Simon_DUT/INST_Ki2_Ki1/clk_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[58]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X36Y62         FDRE (Hold_fdre_C_D)         0.078     1.573    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.583     1.495    Simon_DUT/INST_Ki2_Ki1/clk_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[24]/Q
                         net (fo=1, routed)           0.058     1.694    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg_n_0_[24]
    SLICE_X36Y62         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.852     2.011    Simon_DUT/INST_Ki2_Ki1/clk_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[56]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X36Y62         FDRE (Hold_fdre_C_D)         0.071     1.566    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.338%)  route 0.078ns (29.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.586     1.498    Simon_DUT/INST_Ki2_Ki1/clk_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[38]/Q
                         net (fo=3, routed)           0.078     1.717    Simon_DUT/INST_Ki2_Ki1/Q[6]
    SLICE_X42Y61         LUT5 (Prop_lut5_I3_O)        0.045     1.762 r  Simon_DUT/INST_Ki2_Ki1/Q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.762    Simon_DUT/INST_Ki3/Q_reg[31]_0[4]
    SLICE_X42Y61         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.856     2.015    Simon_DUT/INST_Ki3/clk_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[6]/C
                         clock pessimism             -0.504     1.511    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.121     1.632    Simon_DUT/INST_Ki3/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.583     1.495    Simon_DUT/INST_Ki2_Ki1/clk_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[23]/Q
                         net (fo=1, routed)           0.065     1.701    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg_n_0_[23]
    SLICE_X36Y62         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.852     2.011    Simon_DUT/INST_Ki2_Ki1/clk_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[55]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X36Y62         FDRE (Hold_fdre_C_D)         0.075     1.570    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki0/Q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.136%)  route 0.068ns (26.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.582     1.494    Simon_DUT/INST_Ki0/clk_IBUF_BUFG
    SLICE_X36Y63         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  Simon_DUT/INST_Ki0/Q_reg[21]/Q
                         net (fo=2, routed)           0.068     1.703    Simon_DUT/INST_Ki2_Ki1/Q_reg[31]_1[21]
    SLICE_X37Y63         LUT5 (Prop_lut5_I0_O)        0.045     1.748 r  Simon_DUT/INST_Ki2_Ki1/Q[21]_i_1/O
                         net (fo=1, routed)           0.000     1.748    Simon_DUT/INST_Ki3/Q_reg[31]_0[13]
    SLICE_X37Y63         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.851     2.010    Simon_DUT/INST_Ki3/clk_IBUF_BUFG
    SLICE_X37Y63         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[21]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X37Y63         FDRE (Hold_fdre_C_D)         0.091     1.598    Simon_DUT/INST_Ki3/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki3/Q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.677%)  route 0.070ns (33.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.583     1.495    Simon_DUT/INST_Ki3/clk_IBUF_BUFG
    SLICE_X37Y62         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  Simon_DUT/INST_Ki3/Q_reg[25]/Q
                         net (fo=3, routed)           0.070     1.706    Simon_DUT/INST_Ki2_Ki1/Q_reg[31]_0[25]
    SLICE_X36Y62         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.852     2.011    Simon_DUT/INST_Ki2_Ki1/clk_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[25]/C
                         clock pessimism             -0.503     1.508    
    SLICE_X36Y62         FDRE (Hold_fdre_C_D)         0.047     1.555    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 INST_CNT/cnt_internal_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.955%)  route 0.076ns (29.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.587     1.499    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y58         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  INST_CNT/cnt_internal_value_reg[2]/Q
                         net (fo=4, routed)           0.076     1.716    INST_CNT/cnt_internal_value[2]
    SLICE_X41Y58         LUT6 (Prop_lut6_I3_O)        0.045     1.761 r  INST_CNT/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.761    INST_CNT_n_0
    SLICE_X41Y58         FDRE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.857     2.016    clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  current_state_reg[0]/C
                         clock pessimism             -0.504     1.512    
    SLICE_X41Y58         FDRE (Hold_fdre_C_D)         0.092     1.604    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.585     1.497    Simon_DUT/INST_Ki2_Ki1/clk_IBUF_BUFG
    SLICE_X42Y62         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[11]/Q
                         net (fo=1, routed)           0.056     1.717    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg_n_0_[11]
    SLICE_X42Y62         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.854     2.013    Simon_DUT/INST_Ki2_Ki1/clk_IBUF_BUFG
    SLICE_X42Y62         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[43]/C
                         clock pessimism             -0.516     1.497    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.060     1.557    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y57    INST_CNT/cnt_internal_value_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y58    INST_CNT/cnt_internal_value_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y58    INST_CNT/cnt_internal_value_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y65    Simon_DUT/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y65    Simon_DUT/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X42Y65    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y65    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X41Y60    Simon_DUT/INST_IS_REG/temp_reg_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X41Y60    Simon_DUT/INST_IS_REG/temp_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y57    INST_CNT/cnt_internal_value_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y58    INST_CNT/cnt_internal_value_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y58    INST_CNT/cnt_internal_value_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X41Y60    Simon_DUT/INST_IS_REG/temp_reg_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X41Y60    Simon_DUT/INST_IS_REG/temp_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y60    Simon_DUT/INST_IS_REG/temp_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y60    Simon_DUT/INST_IS_REG/temp_reg_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y60    Simon_DUT/INST_IS_REG/temp_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y60    Simon_DUT/INST_IS_REG/temp_reg_reg[32]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y60    Simon_DUT/INST_IS_REG/temp_reg_reg[33]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y57    INST_CNT/cnt_internal_value_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y58    INST_CNT/cnt_internal_value_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y58    INST_CNT/cnt_internal_value_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y65    Simon_DUT/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y65    Simon_DUT/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X42Y65    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y65    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y59    Simon_DUT/INST_IS_REG/temp_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y61    Simon_DUT/INST_IS_REG/temp_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y61    Simon_DUT/INST_IS_REG/temp_reg_reg[15]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.615ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/t_sequence_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.580ns (24.925%)  route 1.747ns (75.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.733     5.401    Simon_DUT/clk_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456     5.857 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=35, routed)          0.698     6.555    Simon_DUT/INST_LFSR/out[1]
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124     6.679 f  Simon_DUT/INST_LFSR/reg_internal[1]_i_2/O
                         net (fo=9, routed)           1.049     7.728    Simon_DUT/INST_LFSR/AR[0]
    SLICE_X43Y63         FDCE                                         f  Simon_DUT/INST_LFSR/t_sequence_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.558    12.949    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X43Y63         FDCE                                         r  Simon_DUT/INST_LFSR/t_sequence_reg[1]/C
                         clock pessimism              0.429    13.378    
                         clock uncertainty           -0.035    13.343    
    SLICE_X43Y63         FDCE (Recov_fdce_C_CLR)     -0.405    12.938    Simon_DUT/INST_LFSR/t_sequence_reg[1]
  -------------------------------------------------------------------
                         required time                         12.938    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.642ns (28.079%)  route 1.644ns (71.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.739     5.407    clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.925 r  current_state_reg[1]/Q
                         net (fo=12, routed)          1.064     6.989    INST_CNT/current_state[1]
    SLICE_X40Y58         LUT3 (Prop_lut3_I0_O)        0.124     7.113 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.581     7.694    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X40Y58         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.562    12.953    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y58         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.429    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X40Y58         FDCE (Recov_fdce_C_CLR)     -0.405    12.942    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         12.942    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.642ns (28.079%)  route 1.644ns (71.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.739     5.407    clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.925 r  current_state_reg[1]/Q
                         net (fo=12, routed)          1.064     6.989    INST_CNT/current_state[1]
    SLICE_X40Y58         LUT3 (Prop_lut3_I0_O)        0.124     7.113 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.581     7.694    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X40Y58         FDCE                                         f  INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.562    12.953    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y58         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism              0.429    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X40Y58         FDCE (Recov_fdce_C_CLR)     -0.405    12.942    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         12.942    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.642ns (28.081%)  route 1.644ns (71.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.739     5.407    clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.925 r  current_state_reg[1]/Q
                         net (fo=12, routed)          1.064     6.989    INST_CNT/current_state[1]
    SLICE_X40Y58         LUT3 (Prop_lut3_I0_O)        0.124     7.113 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.581     7.694    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X40Y57         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.562    12.953    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y57         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.429    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X40Y57         FDCE (Recov_fdce_C_CLR)     -0.405    12.942    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.942    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.256ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/t_sequence_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.580ns (24.925%)  route 1.747ns (75.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.733     5.401    Simon_DUT/clk_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456     5.857 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=35, routed)          0.698     6.555    Simon_DUT/INST_LFSR/out[1]
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124     6.679 f  Simon_DUT/INST_LFSR/reg_internal[1]_i_2/O
                         net (fo=9, routed)           1.049     7.728    Simon_DUT/INST_LFSR/AR[0]
    SLICE_X43Y63         FDPE                                         f  Simon_DUT/INST_LFSR/t_sequence_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.558    12.949    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X43Y63         FDPE                                         r  Simon_DUT/INST_LFSR/t_sequence_reg[0]/C
                         clock pessimism              0.429    13.378    
                         clock uncertainty           -0.035    13.343    
    SLICE_X43Y63         FDPE (Recov_fdpe_C_PRE)     -0.359    12.984    Simon_DUT/INST_LFSR/t_sequence_reg[0]
  -------------------------------------------------------------------
                         required time                         12.984    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  5.256    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.580ns (26.441%)  route 1.614ns (73.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.733     5.401    Simon_DUT/clk_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456     5.857 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=35, routed)          0.698     6.555    Simon_DUT/INST_LFSR/out[1]
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124     6.679 f  Simon_DUT/INST_LFSR/reg_internal[1]_i_2/O
                         net (fo=9, routed)           0.916     7.595    Simon_DUT/INST_LFSR/AR[0]
    SLICE_X43Y64         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.558    12.949    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X43Y64         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/C
                         clock pessimism              0.429    13.378    
                         clock uncertainty           -0.035    13.343    
    SLICE_X43Y64         FDCE (Recov_fdce_C_CLR)     -0.405    12.938    Simon_DUT/INST_LFSR/lfsr_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         12.938    
                         arrival time                          -7.595    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.580ns (26.441%)  route 1.614ns (73.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.733     5.401    Simon_DUT/clk_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456     5.857 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=35, routed)          0.698     6.555    Simon_DUT/INST_LFSR/out[1]
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124     6.679 f  Simon_DUT/INST_LFSR/reg_internal[1]_i_2/O
                         net (fo=9, routed)           0.916     7.595    Simon_DUT/INST_LFSR/AR[0]
    SLICE_X42Y64         FDPE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.558    12.949    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X42Y64         FDPE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/C
                         clock pessimism              0.429    13.378    
                         clock uncertainty           -0.035    13.343    
    SLICE_X42Y64         FDPE (Recov_fdpe_C_PRE)     -0.361    12.982    Simon_DUT/INST_LFSR/lfsr_internal_reg[4]
  -------------------------------------------------------------------
                         required time                         12.982    
                         arrival time                          -7.595    
  -------------------------------------------------------------------
                         slack                                  5.387    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.580ns (26.441%)  route 1.614ns (73.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.733     5.401    Simon_DUT/clk_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456     5.857 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=35, routed)          0.698     6.555    Simon_DUT/INST_LFSR/out[1]
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124     6.679 f  Simon_DUT/INST_LFSR/reg_internal[1]_i_2/O
                         net (fo=9, routed)           0.916     7.595    Simon_DUT/INST_LFSR/AR[0]
    SLICE_X42Y64         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.558    12.949    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X42Y64         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                         clock pessimism              0.429    13.378    
                         clock uncertainty           -0.035    13.343    
    SLICE_X42Y64         FDCE (Recov_fdce_C_CLR)     -0.319    13.024    Simon_DUT/INST_LFSR/lfsr_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         13.024    
                         arrival time                          -7.595    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.580ns (26.441%)  route 1.614ns (73.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.733     5.401    Simon_DUT/clk_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456     5.857 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=35, routed)          0.698     6.555    Simon_DUT/INST_LFSR/out[1]
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124     6.679 f  Simon_DUT/INST_LFSR/reg_internal[1]_i_2/O
                         net (fo=9, routed)           0.916     7.595    Simon_DUT/INST_LFSR/AR[0]
    SLICE_X42Y64         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.558    12.949    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X42Y64         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
                         clock pessimism              0.429    13.378    
                         clock uncertainty           -0.035    13.343    
    SLICE_X42Y64         FDCE (Recov_fdce_C_CLR)     -0.319    13.024    Simon_DUT/INST_LFSR/lfsr_internal_reg[2]
  -------------------------------------------------------------------
                         required time                         13.024    
                         arrival time                          -7.595    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.580ns (26.441%)  route 1.614ns (73.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.733     5.401    Simon_DUT/clk_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456     5.857 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=35, routed)          0.698     6.555    Simon_DUT/INST_LFSR/out[1]
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124     6.679 f  Simon_DUT/INST_LFSR/reg_internal[1]_i_2/O
                         net (fo=9, routed)           0.916     7.595    Simon_DUT/INST_LFSR/AR[0]
    SLICE_X42Y64         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.558    12.949    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X42Y64         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/C
                         clock pessimism              0.429    13.378    
                         clock uncertainty           -0.035    13.343    
    SLICE_X42Y64         FDCE (Recov_fdce_C_CLR)     -0.319    13.024    Simon_DUT/INST_LFSR/lfsr_internal_reg[3]
  -------------------------------------------------------------------
                         required time                         13.024    
                         arrival time                          -7.595    
  -------------------------------------------------------------------
                         slack                                  5.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.720%)  route 0.350ns (65.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.587     1.499    clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     1.640 f  current_state_reg[0]/Q
                         net (fo=35, routed)          0.166     1.806    INST_CNT/current_state[0]
    SLICE_X40Y58         LUT3 (Prop_lut3_I1_O)        0.045     1.851 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.184     2.035    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X40Y58         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.857     2.016    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y58         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism             -0.504     1.512    
    SLICE_X40Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.420    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.720%)  route 0.350ns (65.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.587     1.499    clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     1.640 f  current_state_reg[0]/Q
                         net (fo=35, routed)          0.166     1.806    INST_CNT/current_state[0]
    SLICE_X40Y58         LUT3 (Prop_lut3_I1_O)        0.045     1.851 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.184     2.035    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X40Y58         FDCE                                         f  INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.857     2.016    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y58         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism             -0.504     1.512    
    SLICE_X40Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.420    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.947%)  route 0.379ns (67.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.587     1.499    clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     1.640 f  current_state_reg[0]/Q
                         net (fo=35, routed)          0.166     1.806    INST_CNT/current_state[0]
    SLICE_X40Y58         LUT3 (Prop_lut3_I1_O)        0.045     1.851 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.213     2.063    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X40Y57         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.857     2.016    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y57         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X40Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.423    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.453%)  route 0.405ns (68.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.584     1.496    Simon_DUT/clk_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.141     1.637 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=35, routed)          0.222     1.859    Simon_DUT/INST_LFSR/out[0]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.904 f  Simon_DUT/INST_LFSR/reg_internal[1]_i_2/O
                         net (fo=9, routed)           0.184     2.087    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/AR[0]
    SLICE_X42Y65         FDCE                                         f  Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.852     2.011    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X42Y65         FDCE                                         r  Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[1]/C
                         clock pessimism             -0.501     1.510    
    SLICE_X42Y65         FDCE (Remov_fdce_C_CLR)     -0.067     1.443    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.453%)  route 0.405ns (68.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.584     1.496    Simon_DUT/clk_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.141     1.637 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=35, routed)          0.222     1.859    Simon_DUT/INST_LFSR/out[0]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.904 f  Simon_DUT/INST_LFSR/reg_internal[1]_i_2/O
                         net (fo=9, routed)           0.184     2.087    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/AR[0]
    SLICE_X42Y65         FDPE                                         f  Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.852     2.011    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X42Y65         FDPE                                         r  Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[0]/C
                         clock pessimism             -0.501     1.510    
    SLICE_X42Y65         FDPE (Remov_fdpe_C_PRE)     -0.071     1.439    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.791%)  route 0.564ns (75.209%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.584     1.496    Simon_DUT/clk_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.141     1.637 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=35, routed)          0.222     1.859    Simon_DUT/INST_LFSR/out[0]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.904 f  Simon_DUT/INST_LFSR/reg_internal[1]_i_2/O
                         net (fo=9, routed)           0.343     2.246    Simon_DUT/INST_LFSR/AR[0]
    SLICE_X42Y64         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.853     2.012    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X42Y64         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X42Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.444    Simon_DUT/INST_LFSR/lfsr_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.791%)  route 0.564ns (75.209%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.584     1.496    Simon_DUT/clk_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.141     1.637 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=35, routed)          0.222     1.859    Simon_DUT/INST_LFSR/out[0]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.904 f  Simon_DUT/INST_LFSR/reg_internal[1]_i_2/O
                         net (fo=9, routed)           0.343     2.246    Simon_DUT/INST_LFSR/AR[0]
    SLICE_X42Y64         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.853     2.012    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X42Y64         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X42Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.444    Simon_DUT/INST_LFSR/lfsr_internal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.791%)  route 0.564ns (75.209%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.584     1.496    Simon_DUT/clk_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.141     1.637 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=35, routed)          0.222     1.859    Simon_DUT/INST_LFSR/out[0]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.904 f  Simon_DUT/INST_LFSR/reg_internal[1]_i_2/O
                         net (fo=9, routed)           0.343     2.246    Simon_DUT/INST_LFSR/AR[0]
    SLICE_X42Y64         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.853     2.012    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X42Y64         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X42Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.444    Simon_DUT/INST_LFSR/lfsr_internal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.791%)  route 0.564ns (75.209%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.584     1.496    Simon_DUT/clk_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.141     1.637 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=35, routed)          0.222     1.859    Simon_DUT/INST_LFSR/out[0]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.904 f  Simon_DUT/INST_LFSR/reg_internal[1]_i_2/O
                         net (fo=9, routed)           0.343     2.246    Simon_DUT/INST_LFSR/AR[0]
    SLICE_X42Y64         FDPE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.853     2.012    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X42Y64         FDPE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X42Y64         FDPE (Remov_fdpe_C_PRE)     -0.071     1.440    Simon_DUT/INST_LFSR/lfsr_internal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.791%)  route 0.564ns (75.209%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.584     1.496    Simon_DUT/clk_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.141     1.637 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=35, routed)          0.222     1.859    Simon_DUT/INST_LFSR/out[0]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.904 f  Simon_DUT/INST_LFSR/reg_internal[1]_i_2/O
                         net (fo=9, routed)           0.343     2.246    Simon_DUT/INST_LFSR/AR[0]
    SLICE_X43Y64         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.853     2.012    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X43Y64         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X43Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.419    Simon_DUT/INST_LFSR/lfsr_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.827    





