ine DPM_TABLE_456__Smio_13__SHIFT 0x0
#define DPM_TABLE_457__Smio_14_MASK 0xffffffff
#define DPM_TABLE_457__Smio_14__SHIFT 0x0
#define DPM_TABLE_458__Smio_15_MASK 0xffffffff
#define DPM_TABLE_458__Smio_15__SHIFT 0x0
#define DPM_TABLE_459__Smio_16_MASK 0xffffffff
#define DPM_TABLE_459__Smio_16__SHIFT 0x0
#define DPM_TABLE_460__Smio_17_MASK 0xffffffff
#define DPM_TABLE_460__Smio_17__SHIFT 0x0
#define DPM_TABLE_461__Smio_18_MASK 0xffffffff
#define DPM_TABLE_461__Smio_18__SHIFT 0x0
#define DPM_TABLE_462__Smio_19_MASK 0xffffffff
#define DPM_TABLE_462__Smio_19__SHIFT 0x0
#define DPM_TABLE_463__Smio_20_MASK 0xffffffff
#define DPM_TABLE_463__Smio_20__SHIFT 0x0
#define DPM_TABLE_464__Smio_21_MASK 0xffffffff
#define DPM_TABLE_464__Smio_21__SHIFT 0x0
#define DPM_TABLE_465__Smio_22_MASK 0xffffffff
#define DPM_TABLE_465__Smio_22__SHIFT 0x0
#define DPM_TABLE_466__Smio_23_MASK 0xffffffff
#define DPM_TABLE_466__Smio_23__SHIFT 0x0
#define DPM_TABLE_467__Smio_24_MASK 0xffffffff
#define DPM_TABLE_467__Smio_24__SHIFT 0x0
#define DPM_TABLE_468__Smio_25_MASK 0xffffffff
#define DPM_TABLE_468__Smio_25__SHIFT 0x0
#define DPM_TABLE_469__Smio_26_MASK 0xffffffff
#define DPM_TABLE_469__Smio_26__SHIFT 0x0
#define DPM_TABLE_470__Smio_27_MASK 0xffffffff
#define DPM_TABLE_470__Smio_27__SHIFT 0x0
#define DPM_TABLE_471__Smio_28_MASK 0xffffffff
#define DPM_TABLE_471__Smio_28__SHIFT 0x0
#define DPM_TABLE_472__Smio_29_MASK 0xffffffff
#define DPM_TABLE_472__Smio_29__SHIFT 0x0
#define DPM_TABLE_473__Smio_30_MASK 0xffffffff
#define DPM_TABLE_473__Smio_30__SHIFT 0x0
#define DPM_TABLE_474__Smio_31_MASK 0xffffffff
#define DPM_TABLE_474__Smio_31__SHIFT 0x0
#define DPM_TABLE_475__SamuBootLevel_MASK 0xff
#define DPM_TABLE_475__SamuBootLevel__SHIFT 0x0
#define DPM_TABLE_475__AcpBootLevel_MASK 0xff00
#define DPM_TABLE_475__AcpBootLevel__SHIFT 0x8
#define DPM_TABLE_475__VceBootLevel_MASK 0xff0000
#define DPM_TABLE_475__VceBootLevel__SHIFT 0x10
#define DPM_TABLE_475__UvdBootLevel_MASK 0xff000000
#define DPM_TABLE_475__UvdBootLevel__SHIFT 0x18
#define DPM_TABLE_476__SAMUInterval_MASK 0xff
#define DPM_TABLE_476__SAMUInterval__SHIFT 0x0
#define DPM_TABLE_476__ACPInterval_MASK 0xff00
#define DPM_TABLE_476__ACPInterval__SHIFT 0x8
#define DPM_TABLE_476__VCEInterval_MASK 0xff0000
#define DPM_TABLE_476__VCEInterval__SHIFT 0x10
#define DPM_TABLE_476__UVDInterval_MASK 0xff000000
#define DPM_TABLE_476__UVDInterval__SHIFT 0x18
#define DPM_TABLE_477__GraphicsInterval_MASK 0xff
#define DPM_TABLE_477__GraphicsInterval__SHIFT 0x0
#define DPM_TABLE_477__GraphicsThermThrottleEnable_MASK 0xff00
#define DPM_TABLE_477__GraphicsThermThrottleEnable__SHIFT 0x8
#define DPM_TABLE_477__GraphicsVoltageChangeEnable_MASK 0xff0000
#define DPM_TABLE_477__GraphicsVoltageChangeEnable__SHIFT 0x10
#define DPM_TABLE_477__GraphicsBootLevel_MASK 0xff000000
#define DPM_TABLE_477__GraphicsBootLevel__SHIFT 0x18
#define DPM_TABLE_478__TemperatureLimitHigh_MASK 0xffff
#define DPM_TABLE_478__TemperatureLimitHigh__SHIFT 0x0
#define DPM_TABLE_478__ThermalInterval_MASK 0xff0000
#define DPM_TABLE_478__ThermalInterval__SHIFT 0x10
#define DPM_TABLE_478__VoltageInterval_MASK 0xff000000
#define DPM_TABLE_478__VoltageInterval__SHIFT 0x18
#define DPM_TABLE_479__MemoryVoltageChangeEnable_MASK 0xff
#define DPM_TABLE_479__MemoryVoltageChangeEnable__SHIFT 0x0
#define DPM_TABLE_479__MemoryBootLevel_MASK 0xff00
#define DPM_TABLE_479__MemoryBootLevel__SHIFT 0x8
#define DPM_TABLE_479__TemperatureLimitLow_MASK 0xffff0000
#define DPM_TABLE_479__TemperatureLimitLow__SHIFT 0x10
#define DPM_TABLE_480__VddcVddciDelta_MASK 0xffff
#define DPM_TABLE_480__VddcVddciDelta__SHIFT 0x0
#define DPM_TABLE_480__MemoryThermThrottleEnable_MASK 0xff0000
#define DPM_TABLE_480__MemoryThermThrottleEnable__SHIFT 0x10
#define DPM_TABLE_480__MemoryInterval_MASK 0xff000000
#define DPM_TABLE_480__MemoryInterval__SHIFT 0x18
#define DPM_TABLE_481__PhaseResponseTime_MASK 0xffff
#define DPM_TABLE_481__PhaseResponseTime__SHIFT 0x0
#define DPM_TABLE_481__VoltageResponseTime_MASK 0xffff0000
#define DPM_TABLE_481__VoltageResponseTime__SHIFT 0x10
#define DPM_TABLE_482__DTEMode_MASK 0xff
#define DPM_TABLE_482__DTEMode__SHIFT 0x0
#define DPM_TABLE_482__DTEInterval_MASK 0xff00
#define DPM_TABLE_482__DTEInterval__SHIFT 0x8
#define DPM_TABLE_482__PCIeGenInterval_MASK 0xff0000
#define DPM_TABLE_482__PCIeGenInterval__SHIFT 0x10
#define DPM_TABLE_482__PCIeBootLinkLevel_MASK 0xff000000
#define DPM_TABLE_482__PCIeBootLinkLevel__SHIFT 0x18
#define DPM_TABLE_483__ThermGpio_MASK 0xff
#define DPM_TABLE_483__ThermGpio__SHIFT 0x0
#define DPM_TABLE_483__AcDcGpio_MASK 0xff00
#define DPM_TABLE_483__AcDcGpio__SHIFT 0x8
#define DPM_TABLE_483__VRHotGpio_MASK 0xff0000
#define DPM_TABLE_483__VRHotGpio__SHIFT 0x10
#define DPM_TABLE_483__SVI2Enable_MASK 0xff000000
#define DPM_TABLE_483__SVI2Enable__SHIFT 0x18
#define DPM_TABLE_484__PPM_TemperatureLimit_MASK 0xffff
#define DPM_TABLE_484__PPM_TemperatureLimit__SHIFT 0x0
#define DPM_TABLE_484__PPM_PkgPwrLimit_MASK 0xffff0000
#define DPM_TABLE_484__PPM_PkgPwrLimit__SHIFT 0x10
#define DPM_TABLE_485__TargetTdp_MASK 0xffff
#define DPM_TABLE_485__TargetTdp__SHIFT 0x0
#define DPM_TABLE_485__DefaultTdp_MASK 0xffff0000
#define DPM_TABLE_485__DefaultTdp__SHIFT 0x10
#define DPM_TABLE_486__FpsLowThreshold_MASK 0xffff
#define DPM_TABLE_486__FpsLowThreshold__SHIFT 0x0
#define DPM_TABLE_486__FpsHighThreshold_MASK 0xffff0000
#define DPM_TABLE_486__FpsHighThreshold__SHIFT 0x10
#define DPM_TABLE_487__BAPMTI_R_0_1_0_MASK 0xffff
#define DPM_TABLE_487__BAPMTI_R_0_1_0__SHIFT 0x0
#define DPM_TABLE_487__BAPMTI_R_0_0_0_MASK 0xffff0000
#define DPM_TABLE_487__BAPMTI_R_0_0_0__SHIFT 0x10
#define DPM_TABLE_488__BAPMTI_R_1_0_0_MASK 0xffff
#define DPM_TABLE_488__BAPMTI_R_1_0_0__SHIFT 0x0
#define DPM_TABLE_488__BAPMTI_R_0_2_0_MASK 0xffff0000
#define DPM_TABLE_488__BAPMTI_R_0_2_0__SHIFT 0x10
#define DPM_TABLE_489__BAPMTI_R_1_2_0_MASK 0xffff
#define DPM_TABLE_489__BAPMTI_R_1_2_0__SHIFT 0x0
#define DPM_TABLE_489__BAPMTI_R_1_1_0_MASK 0xffff0000
#define DPM_TABLE_489__BAPMTI_R_1_1_0__SHIFT 0x10
#define DPM_TABLE_490__BAPMTI_R_2_1_0_MASK 0xffff
#define DPM_TABLE_490__BAPMTI_R_2_1_0__SHIFT 0x0
#define DPM_TABLE_490__BAPMTI_R_2_0_0_MASK 0xffff0000
#define DPM_TABLE_490__BAPMTI_R_2_0_0__SHIFT 0x10
#define DPM_TABLE_491__BAPMTI_R_3_0_0_MASK 0xffff
#define DPM_TABLE_491__BAPMTI_R_3_0_0__SHIFT 0x0
#define DPM_TABLE_491__BAPMTI_R_2_2_0_MASK 0xffff0000
#define DPM_TABLE_491__BAPMTI_R_2_2_0__SHIFT 0x10
#define DPM_TABLE_492__BAPMTI_R_3_2_0_MASK 0xffff
#define DPM_TABLE_492__BAPMTI_R_3_2_0__SHIFT 0x0
#define DPM_TABLE_492__BAPMTI_R_3_1_0_MASK 0xffff0000
#define DPM_TABLE_492__BAPMTI_R_3_1_0__SHIFT 0x10
#define DPM_TABLE_493__BAPMTI_R_4_1_0_MASK 0xffff
#define DPM_TABLE_493__BAPMTI_R_4_1_0__SHIFT 0x0
#define DPM_TABLE_493__BAPMTI_R_4_0_0_MASK 0xffff0000
#define DPM_TABLE_493__BAPMTI_R_4_0_0__SHIFT 0x10
#define DPM_TABLE_494__BAPMTI_RC_0_0_0_MASK 0xffff
#define DPM_TABLE_494__BAPMTI_RC_0_0_0__SHIFT 0x0
#define DPM_TABLE_494__BAPMTI_R_4_2_0_MASK 0xffff0000
#define DPM_TABLE_494__BAPMTI_R_4_2_0__SHIFT 0x10
#define DPM_TABLE_495__BAPMTI_RC_0_2_0_MASK 0xffff
#define DPM_TABLE_495__BAPMTI_RC_0_2_0__SHIFT 0x0
#define DPM_TABLE_495__BAPMTI_RC_0_1_0_MASK 0xffff0000
#define DPM_TABLE_495__BAPMTI_RC_0_1_0__SHIFT 0x10
#define DPM_TABLE_496__BAPMTI_RC_1_1_0_MASK 0xffff
#define DPM_TABLE_496__BAPMTI_RC_1_1_0__SHIFT 0x0
#define DPM_TABLE_496__BAPMTI_RC_1_0_0_MASK 0xffff0000
#define DPM_TABLE_496__BAPMTI_RC_1_0_0__SHIFT 0x10
#define DPM_TABLE_497__BAPMTI_RC_2_0_0_MASK 0xffff
#define DPM_TABLE_497__BAPMTI_RC_2_0_0__SHIFT 0x0
#define DPM_TABLE_497__BAPMTI_RC_1_2_0_MASK 0xffff0000
#define DPM_TABLE_497__BAPMTI_RC_1_2_0__SHIFT 0x10
#define DPM_TABLE_498__BAPMTI_RC_2_2_0_MASK 0xffff
#define DPM_TABLE_498__BAPMTI_RC_2_2_0__SHIFT 0x0
#define DPM_TABLE_498__BAPMTI_RC_2_1_0_MASK 0xffff0000
#define DPM_TABLE_498__BAPMTI_RC_2_1_0__SHIFT 0x10
#define DPM_TABLE_499__BAPMTI_RC_3_1_0_MASK 0xffff
#define DPM_TABLE_499__BAPMTI_RC_3_1_0__SHIFT 0x0
#define DPM_TABLE_499__BAPMTI_RC_3_0_0_MASK 0xffff0000
#define DPM_TABLE_499__BAPMTI_RC_3_0_0__SHIFT 0x10
#define DPM_TABLE_500__BAPMTI_RC_4_0_0_MASK 0xffff
#define DPM_TABLE_500__BAPMTI_RC_4_0_0__SHIFT 0x0
#define DPM_TABLE_500__BAPMTI_RC_3_2_0_MASK 0xffff0000
#define DPM_TABLE_500__BAPMTI_RC_3_2_0__SHIFT 0x10
#define DPM_TABLE_501__BAPMTI_RC_4_2_0_MASK 0xffff
#define DPM_TABLE_501__BAPMTI_RC_4_2_0__SHIFT 0x0
#define DPM_TABLE_501__BAPMTI_RC_4_1_0_MASK 0xffff0000
#define DPM_TABLE_501__BAPMTI_RC_4_1_0__SHIFT 0x10
#define DPM_TABLE_502__GpuTjHyst_MASK 0xff
#define DPM_TABLE_502__GpuTjHyst__SHIFT 0x0
#define DPM_TABLE_502__GpuTjMax_MASK 0xff00
#define DPM_TABLE_502__GpuTjMax__SHIFT 0x8
#define DPM_TABLE_502__DTETjOffset_MASK 0xff0000
#define DPM_TABLE_502__DTETjOffset__SHIFT 0x10
#define DPM_TABLE_502__DTEAmbientTempBase_MASK 0xff000000
#define DPM_TABLE_502__DTEAmbientTempBase__SHIFT 0x18
#define DPM_TABLE_503__BootVddci_MASK 0xffff
#define DPM_TABLE_503__BootVddci__SHIFT 0x0
#define DPM_TABLE_503__BootVddc_MASK 0xffff0000
#define DPM_TABLE_503__BootVddc__SHIFT 0x10
#define DPM_TABLE_504__padding_MASK 0xff
#define DPM_TABLE_504__padding__SHIFT 0x0
#define DPM_TABLE_504__PccGpio_MASK 0xff00
#define DPM_TABLE_504__PccGpio__SHIFT 0x8
#define DPM_TABLE_504__BootMVdd_MASK 0xffff0000
#define DPM_TABLE_504__BootMVdd__SHIFT 0x10
#define DPM_TABLE_505__BAPM_TEMP_GRADIENT_MASK 0xffffffff
#define DPM_TABLE_505__BAPM_TEMP_GRADIENT__SHIFT 0x0
#define DPM_TABLE_506__LowSclkInterruptThreshold_MASK 0xffffffff
#define DPM_TABLE_506__LowSclkInterruptThreshold__SHIFT 0x0
#define FIRMWARE_FLAGS__INTERRUPTS_ENABLED_MASK 0x1
#define FIRMWARE_FLAGS__INTERRUPTS_ENABLED__SHIFT 0x0
#define FIRMWARE_FLAGS__RESERVED_MASK 0xfffffe
#define FIRMWARE_FLAGS__RESERVED__SHIFT 0x1
#define FIRMWARE_FLAGS__TEST_COUNT_MASK 0xff000000
#define FIRMWARE_FLAGS__TEST_COUNT__SHIFT 0x18
#define TDC_STATUS__VDD_Boost_MASK 0xff
#define TDC_STATUS__VDD_Boost__SHIFT 0x0
#define TDC_STATUS__VDD_Throttle_MASK 0xff00
#define TDC_STATUS__VDD_Throttle__SHIFT 0x8
#define TDC_STATUS__VDDC_Boost_MASK 0xff0000
#define TDC_STATUS__VDDC_Boost__SHIFT 0x10
#define TDC_STATUS__VDDC_Throttle_MASK 0xff000000
#define TDC_STATUS__VDDC_Throttle__SHIFT 0x18
#define TDC_MV_AVERAGE__IDD_MASK 0xffff
#define TDC_MV_AVERAGE__IDD__SHIFT 0x0
#define TDC_MV_AVERAGE__IDDC_MASK 0xffff0000
#define TDC_MV_AVERAGE__IDDC__SHIFT 0x10
#define TDC_VRM_LIMIT__IDD_MASK 0xffff
#define TDC_VRM_LIMIT__IDD__SHIFT 0x0
#define TDC_VRM_LIMIT__IDDC_MASK 0xffff0000
#define TDC_VRM_LIMIT__IDDC__SHIFT 0x10
#define FEATURE_STATUS__SCLK_DPM_ON_MASK 0x1
#define FEATURE_STATUS__SCLK_DPM_ON__SHIFT 0x0
#define FEATURE_STATUS__MCLK_DPM_ON_MASK 0x2
#define FEATURE_STATUS__MCLK_DPM_ON__SHIFT 0x1
#define FEATURE_STATUS__LCLK_DPM_ON_MASK 0x4
#define FEATURE_STATUS__LCLK_DPM_ON__SHIFT 0x2
#define FEATURE_STATUS__UVD_DPM_ON_MASK 0x8
#define FEATURE_STATUS__UVD_DPM_ON__SHIFT 0x3
#define FEATURE_STATUS__VCE_DPM_ON_MASK 0x10
#define FEATURE_STATUS__VCE_DPM_ON__SHIFT 0x4
#define FEATURE_STATUS__ACP_DPM_ON_MASK 0x20
#define FEATURE_STATUS__ACP_DPM_ON__SHIFT 0x5
#define FEATURE_STATUS__SAMU_DPM_ON_MASK 0x40
#define FEATURE_STATUS__SAMU_DPM_ON__SHIFT 0x6
#define FEATURE_STATUS__PCIE_DPM_ON_MASK 0x80
#define FEATURE_STATUS__PCIE_DPM_ON__SHIFT 0x7
#define FEATURE_STATUS__BAPM_ON_MASK 0x100
#define FEATURE_STATUS__BAPM_ON__SHIFT 0x8
#define FEATURE_