{
"result":{
"query":":facetid:toc:\"db/conf/isca/isca2006.bht\"",
"status":{
"@code":"200",
"text":"OK"
},
"time":{
"@unit":"msecs",
"text":"339.53"
},
"completions":{
"@total":"1",
"@computed":"1",
"@sent":"1",
"c":{
"@sc":"39",
"@dc":"39",
"@oc":"39",
"@id":"39097701",
"text":":facetid:toc:db/conf/isca/isca2006.bht"
}
},
"hits":{
"@total":"39",
"@computed":"39",
"@sent":"39",
"@first":"0",
"hit":[{
"@score":"1",
"@id":"5130548",
"info":{"authors":{"author":[{"@pid":"a/Arvind","text":"Arvind"},{"@pid":"80/2537","text":"Jan-Willem Maessen"}]},"title":"Memory Model = Instruction Reordering + Store Atomicity.","venue":"ISCA","pages":"29-40","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ArvindM06","doi":"10.1109/ISCA.2006.26","ee":"https://doi.org/10.1109/ISCA.2006.26","url":"https://dblp.org/rec/conf/isca/ArvindM06"},
"url":"URL#5130548"
},
{
"@score":"1",
"@id":"5130549",
"info":{"authors":{"author":[{"@pid":"15/5920","text":"Saisanthosh Balakrishnan"},{"@pid":"s/GurindarSSohi","text":"Gurindar S. Sohi"}]},"title":"Program Demultiplexing: Data-flow based Speculative Parallelization of Methods in Sequential Programs.","venue":"ISCA","pages":"302-313","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/BalakrishnanS06","doi":"10.1109/ISCA.2006.31","ee":"https://doi.org/10.1109/ISCA.2006.31","url":"https://dblp.org/rec/conf/isca/BalakrishnanS06"},
"url":"URL#5130549"
},
{
"@score":"1",
"@id":"5130550",
"info":{"authors":{"author":[{"@pid":"07/2885","text":"Benjamin C. Brodie"},{"@pid":"59/6398","text":"David E. Taylor"},{"@pid":"c/RCytron","text":"Ron K. Cytron"}]},"title":"A Scalable Architecture For High-Throughput Regular-Expression Pattern Matching.","venue":"ISCA","pages":"191-202","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/BrodieTC06","doi":"10.1109/ISCA.2006.7","ee":"https://doi.org/10.1109/ISCA.2006.7","url":"https://dblp.org/rec/conf/isca/BrodieTC06"},
"url":"URL#5130550"
},
{
"@score":"1",
"@id":"5130551",
"info":{"authors":{"author":[{"@pid":"95/5263","text":"Luis Ceze"},{"@pid":"85/6323","text":"James Tuck"},{"@pid":"t/JosepTorrellas","text":"Josep Torrellas"},{"@pid":"c/CalinCascaval","text":"Calin Cascaval"}]},"title":"Bulk Disambiguation of Speculative Threads in Multiprocessors.","venue":"ISCA","pages":"227-238","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/CezeTTC06","doi":"10.1109/ISCA.2006.13","ee":"https://doi.org/10.1109/ISCA.2006.13","url":"https://dblp.org/rec/conf/isca/CezeTTC06"},
"url":"URL#5130551"
},
{
"@score":"1",
"@id":"5130552",
"info":{"authors":{"author":[{"@pid":"82/6825","text":"Jichuan Chang"},{"@pid":"s/GurindarSSohi","text":"Gurindar S. Sohi"}]},"title":"Cooperative Caching for Chip Multiprocessors.","venue":"ISCA","pages":"264-276","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ChangS06","doi":"10.1109/ISCA.2006.17","ee":"https://doi.org/10.1109/ISCA.2006.17","url":"https://dblp.org/rec/conf/isca/ChangS06"},
"url":"URL#5130552"
},
{
"@score":"1",
"@id":"5130553",
"info":{"authors":{"author":[{"@pid":"52/2470","text":"Liqun Cheng"},{"@pid":"74/2786","text":"Naveen Muralimanohar"},{"@pid":"01/6965","text":"Karthik Ramani"},{"@pid":"20/6518","text":"Rajeev Balasubramonian"},{"@pid":"c/JohnBCarter","text":"John B. Carter"}]},"title":"Interconnect-Aware Coherence Protocols for Chip Multiprocessors.","venue":"ISCA","pages":"339-351","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ChengMRBC06","doi":"10.1109/ISCA.2006.23","ee":"https://doi.org/10.1109/ISCA.2006.23","url":"https://dblp.org/rec/conf/isca/ChengMRBC06"},
"url":"URL#5130553"
},
{
"@score":"1",
"@id":"5130554",
"info":{"authors":{"author":[{"@pid":"58/4880","text":"Seungryul Choi"},{"@pid":"y/DonaldYeung","text":"Donald Yeung"}]},"title":"Learning-Based SMT Processor Resource Distribution via Hill-Climbing.","venue":"ISCA","pages":"239-251","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ChoiY06","doi":"10.1109/ISCA.2006.25","ee":"https://doi.org/10.1109/ISCA.2006.25","url":"https://dblp.org/rec/conf/isca/ChoiY06"},
"url":"URL#5130554"
},
{
"@score":"1",
"@id":"5130555",
"info":{"authors":{"author":[{"@pid":"56/1100","text":"Christopher B. Colohan"},{"@pid":"a/AnastassiaAilamaki","text":"Anastassia Ailamaki"},{"@pid":"s/JGregorySteffan","text":"J. Gregory Steffan"},{"@pid":"65/4120","text":"Todd C. Mowry"}]},"title":"Tolerating Dependences Between Large Speculative Threads Via Sub-Threads.","venue":"ISCA","pages":"216-226","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ColohanASM06","doi":"10.1109/ISCA.2006.43","ee":"https://doi.org/10.1109/ISCA.2006.43","url":"https://dblp.org/rec/conf/isca/ColohanASM06"},
"url":"URL#5130555"
},
{
"@score":"1",
"@id":"5130556",
"info":{"authors":{"author":[{"@pid":"56/2159","text":"James Donald"},{"@pid":"m/MargaretMartonosi","text":"Margaret Martonosi"}]},"title":"Techniques for Multicore Thermal Management: Classification and New Exploration.","venue":"ISCA","pages":"78-88","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/DonaldM06","doi":"10.1109/ISCA.2006.39","ee":"https://doi.org/10.1109/ISCA.2006.39","url":"https://dblp.org/rec/conf/isca/DonaldM06"},
"url":"URL#5130556"
},
{
"@score":"1",
"@id":"5130557",
"info":{"authors":{"author":{"@pid":"39/1637","text":"Philip G. Emma"}},"title":"The End of Scaling? Revolutions in Technology and Microarchitecture as We Pass the 90 Nanometer Node.","venue":"ISCA","pages":"128","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/Emma06","doi":"10.1109/ISCA.2006.41","ee":"https://doi.org/10.1109/ISCA.2006.41","url":"https://dblp.org/rec/conf/isca/Emma06"},
"url":"URL#5130557"
},
{
"@score":"1",
"@id":"5130558",
"info":{"authors":{"author":[{"@pid":"86/5432","text":"Alok Garg"},{"@pid":"80/2796","text":"M. Wasiur Rashid"},{"@pid":"40/1854","text":"Michael C. Huang 0001"}]},"title":"Slackened Memory Dependence Enforcement: Combining Opportunistic Forwarding with Decoupled Verification.","venue":"ISCA","pages":"142-154","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/GargRH06","doi":"10.1109/ISCA.2006.36","ee":"https://doi.org/10.1109/ISCA.2006.36","url":"https://dblp.org/rec/conf/isca/GargRH06"},
"url":"URL#5130558"
},
{
"@score":"1",
"@id":"5130559",
"info":{"authors":{"author":[{"@pid":"22/5951","text":"Richard A. Hankins"},{"@pid":"94/3939","text":"Gautham N. Chinya"},{"@pid":"82/4748","text":"Jamison D. Collins"},{"@pid":"49/4683","text":"Perry H. Wang"},{"@pid":"98/6248","text":"Ryan N. Rakvic"},{"@pid":"w/HongWang3","text":"Hong Wang 0003"},{"@pid":"99/1477","text":"John Paul Shen"}]},"title":"Multiple Instruction Stream Processor.","venue":"ISCA","pages":"114-127","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/HankinsCCWRWS06","doi":"10.1109/ISCA.2006.29","ee":"https://doi.org/10.1109/ISCA.2006.29","url":"https://dblp.org/rec/conf/isca/HankinsCCWRWS06"},
"url":"URL#5130559"
},
{
"@score":"1",
"@id":"5130560",
"info":{"authors":{"author":[{"@pid":"28/1110","text":"Jahangir Hasan"},{"@pid":"99/6719","text":"Srihari Cadambi"},{"@pid":"61/1550","text":"Venkata Jakkula"},{"@pid":"28/3799","text":"Srimat T. Chakradhar"}]},"title":"Chisel: A Storage-efficient, Collision-free Hash-based Network Processing Architecture.","venue":"ISCA","pages":"203-215","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/HasanCJC06","doi":"10.1109/ISCA.2006.14","ee":"https://doi.org/10.1109/ISCA.2006.14","url":"https://dblp.org/rec/conf/isca/HasanCJC06"},
"url":"URL#5130560"
},
{
"@score":"1",
"@id":"5130561",
"info":{"authors":{"author":{"@pid":"37/4907","text":"Steve Herrod"}},"title":"The Future of Virtualization Technology.","venue":"ISCA","pages":"352","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/Herrod06","doi":"10.1109/ISCA.2006.42","ee":"https://doi.org/10.1109/ISCA.2006.42","url":"https://dblp.org/rec/conf/isca/Herrod06"},
"url":"URL#5130561"
},
{
"@score":"1",
"@id":"5130562",
"info":{"authors":{"author":[{"@pid":"62/4126","text":"Shiliang Hu"},{"@pid":"17/1987-1","text":"James E. Smith 0001"}]},"title":"Reducing Startup Time in Co-Designed Virtual Machines.","venue":"ISCA","pages":"277-288","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/HuS06","doi":"10.1109/ISCA.2006.33","ee":"https://doi.org/10.1109/ISCA.2006.33","url":"https://dblp.org/rec/conf/isca/HuS06"},
"url":"URL#5130562"
},
{
"@score":"1",
"@id":"5130563",
"info":{"authors":{"author":[{"@pid":"97/4370","text":"Nemanja Isailovic"},{"@pid":"43/2369","text":"Yatish Patel"},{"@pid":"65/623","text":"Mark Whitney"},{"@pid":"k/JohnKubiatowicz","text":"John Kubiatowicz"}]},"title":"Interconnection Networks for Scalable Quantum Computers.","venue":"ISCA","pages":"366-377","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/IsailovicPWK06","doi":"10.1109/ISCA.2006.24","ee":"https://doi.org/10.1109/ISCA.2006.24","url":"https://dblp.org/rec/conf/isca/IsailovicPWK06"},
"url":"URL#5130563"
},
{
"@score":"1",
"@id":"5130564",
"info":{"authors":{"author":[{"@pid":"11/601","text":"Jongman Kim"},{"@pid":"39/4722","text":"Chrysostomos Nicopoulos"},{"@pid":"20/4428","text":"Dongkook Park"},{"@pid":"v/NarayananVijaykrishnan","text":"Vijaykrishnan Narayanan"},{"@pid":"70/6475","text":"Mazin S. Yousif"},{"@pid":"d/ChitaRDas","text":"Chita R. Das"}]},"title":"A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks.","venue":"ISCA","pages":"4-15","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KimNP06","doi":"10.1109/ISCA.2006.6","ee":"https://doi.org/10.1109/ISCA.2006.6","url":"https://dblp.org/rec/conf/isca/KimNP06"},
"url":"URL#5130564"
},
{
"@score":"1",
"@id":"5130565",
"info":{"authors":{"author":[{"@pid":"l/FeihuiLi","text":"Feihui Li"},{"@pid":"39/4722","text":"Chrysostomos Nicopoulos"},{"@pid":"46/730","text":"Thomas D. Richardson"},{"@pid":"x/YuanXie","text":"Yuan Xie 0001"},{"@pid":"v/NarayananVijaykrishnan","text":"Narayanan Vijaykrishnan"},{"@pid":"k/MahmutTKandemir","text":"Mahmut T. Kandemir"}]},"title":"Design and Management of 3D Chip Multiprocessors Using Network-in-Memory.","venue":"ISCA","pages":"130-141","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/LiNRXVK06","doi":"10.1109/ISCA.2006.18","ee":"https://doi.org/10.1109/ISCA.2006.18","url":"https://dblp.org/rec/conf/isca/LiNRXVK06"},
"url":"URL#5130565"
},
{
"@score":"1",
"@id":"5130566",
"info":{"authors":{"author":[{"@pid":"07/3483-2","text":"Yuan Lin 0002"},{"@pid":"51/6486","text":"Hyunseok Lee"},{"@pid":"13/6266","text":"Mark Woh"},{"@pid":"93/3290","text":"Yoav Harel"},{"@pid":"m/SAMahlke","text":"Scott A. Mahlke"},{"@pid":"m/TrevorNMudge","text":"Trevor N. Mudge"},{"@pid":"45/2824","text":"Chaitali Chakrabarti"},{"@pid":"16/1848","text":"Krisztián Flautner"}]},"title":"SODA: A Low-power Architecture For Software Radio.","venue":"ISCA","pages":"89-101","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/LinLWHMMCF06","doi":"10.1109/ISCA.2006.37","ee":"https://doi.org/10.1109/ISCA.2006.37","url":"https://dblp.org/rec/conf/isca/LinLWHMMCF06"},
"url":"URL#5130566"
},
{
"@score":"1",
"@id":"5130567",
"info":{"authors":{"author":[{"@pid":"90/6309","text":"Austen McDonald"},{"@pid":"84/5285","text":"JaeWoong Chung"},{"@pid":"00/1898","text":"Brian D. Carlstrom"},{"@pid":"21/5670","text":"Chi Cao Minh"},{"@pid":"94/3582","text":"Hassan Chafi"},{"@pid":"k/ChristoforosEKozyrakis","text":"Christos Kozyrakis"},{"@pid":"o/KunleOlukotun","text":"Kunle Olukotun"}]},"title":"Architectural Semantics for Practical Transactional Memory.","venue":"ISCA","pages":"53-65","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/McDonaldCCMCKO06","doi":"10.1109/ISCA.2006.9","ee":"https://doi.org/10.1109/ISCA.2006.9","url":"https://dblp.org/rec/conf/isca/McDonaldCCMCKO06"},
"url":"URL#5130567"
},
{
"@score":"1",
"@id":"5130568",
"info":{"authors":{"author":[{"@pid":"42/1094","text":"Rodney Van Meter"},{"@pid":"69/215","text":"Kae Nemoto"},{"@pid":"66/9717","text":"W. J. Munro"},{"@pid":"41/1006","text":"Kohei M. Itoh"}]},"title":"Distributed Arithmetic on a Quantum Multicomputer.","venue":"ISCA","pages":"354-365","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/MeterNMI06","doi":"10.1109/ISCA.2006.19","ee":"https://doi.org/10.1109/ISCA.2006.19","url":"https://dblp.org/rec/conf/isca/MeterNMI06"},
"url":"URL#5130568"
},
{
"@score":"1",
"@id":"5130569",
"info":{"authors":{"author":{"@pid":"p/YaleNPatt","text":"Yale N. Patt"}},"title":"Computer Architecture Research and Future Microprocessors: Where Do We Go from Here?","venue":"ISCA","pages":"2","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/Patt06","doi":"10.1109/ISCA.2006.15","ee":"https://doi.org/10.1109/ISCA.2006.15","url":"https://dblp.org/rec/conf/isca/Patt06"},
"url":"URL#5130569"
},
{
"@score":"1",
"@id":"5130570",
"info":{"authors":{"author":[{"@pid":"27/3880","text":"Christoph von Praun"},{"@pid":"04/1921","text":"Harold W. Cain"},{"@pid":"87/1459","text":"Jong-Deok Choi"},{"@pid":"r/KyungDongRyu","text":"Kyung Dong Ryu"}]},"title":"Conditional Memory Ordering.","venue":"ISCA","pages":"41-52","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/PraunCCR06","doi":"10.1109/ISCA.2006.16","ee":"https://doi.org/10.1109/ISCA.2006.16","url":"https://dblp.org/rec/conf/isca/PraunCCR06"},
"url":"URL#5130570"
},
{
"@score":"1",
"@id":"5130571",
"info":{"authors":{"author":[{"@pid":"60/6934","text":"Moinuddin K. Qureshi"},{"@pid":"39/3812","text":"Daniel N. Lynch"},{"@pid":"m/OnurMutlu","text":"Onur Mutlu"},{"@pid":"p/YaleNPatt","text":"Yale N. Patt"}]},"title":"A Case for MLP-Aware Cache Replacement.","venue":"ISCA","pages":"167-178","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/QureshiLMP06","doi":"10.1109/ISCA.2006.5","ee":"https://doi.org/10.1109/ISCA.2006.5","url":"https://dblp.org/rec/conf/isca/QureshiLMP06"},
"url":"URL#5130571"
},
{
"@score":"1",
"@id":"5130572",
"info":{"authors":{"author":[{"@pid":"12/6848","text":"Parthasarathy Ranganathan"},{"@pid":"09/5327","text":"Phil Leech"},{"@pid":"28/760-1","text":"David E. Irwin 0001"},{"@pid":"c/JSChase","text":"Jeffrey S. Chase"}]},"title":"Ensemble-level Power Management for Dense Blade Servers.","venue":"ISCA","pages":"66-77","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/RanganathanLIC06","doi":"10.1109/ISCA.2006.20","ee":"https://doi.org/10.1109/ISCA.2006.20","url":"https://dblp.org/rec/conf/isca/RanganathanLIC06"},
"url":"URL#5130572"
},
{
"@score":"1",
"@id":"5130573",
"info":{"authors":{"author":[{"@pid":"92/719","text":"Steve Scott"},{"@pid":"58/2989","text":"Dennis Abts"},{"@pid":"39/6945","text":"John Kim"},{"@pid":"d/WJDally","text":"William J. Dally"}]},"title":"The BlackWidow High-Radix Clos Network.","venue":"ISCA","pages":"16-28","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ScottAKD06","doi":"10.1109/ISCA.2006.40","ee":"https://doi.org/10.1109/ISCA.2006.40","url":"https://dblp.org/rec/conf/isca/ScottAKD06"},
"url":"URL#5130573"
},
{
"@score":"1",
"@id":"5130574",
"info":{"authors":{"author":[{"@pid":"73/5220","text":"Weidong Shi"},{"@pid":"168/5992","text":"Hsien-Hsin S. Lee"},{"@pid":"23/1697","text":"Laura Falk"},{"@pid":"23/6360","text":"Mrinmoy Ghosh"}]},"title":"An Integrated Framework for Dependable and Revivable Architectures Using Multicore Processors.","venue":"ISCA","pages":"102-113","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ShiLFG06","doi":"10.1109/ISCA.2006.8","ee":"https://doi.org/10.1109/ISCA.2006.8","url":"https://dblp.org/rec/conf/isca/ShiLFG06"},
"url":"URL#5130574"
},
{
"@score":"1",
"@id":"5130575",
"info":{"authors":{"author":[{"@pid":"86/4440","text":"Stephen Somogyi"},{"@pid":"01/1282","text":"Thomas F. Wenisch"},{"@pid":"a/AnastassiaAilamaki","text":"Anastassia Ailamaki"},{"@pid":"f/BabakFalsafi","text":"Babak Falsafi"},{"@pid":"m/AndreasMoshovos","text":"Andreas Moshovos"}]},"title":"Spatial Memory Streaming.","venue":"ISCA","pages":"252-263","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/SomogyiWAFM06","doi":"10.1109/ISCA.2006.38","ee":"https://doi.org/10.1109/ISCA.2006.38","url":"https://dblp.org/rec/conf/isca/SomogyiWAFM06"},
"url":"URL#5130575"
},
{
"@score":"1",
"@id":"5130576",
"info":{"authors":{"author":[{"@pid":"60/4729","text":"Karin Strauss"},{"@pid":"14/6811","text":"Xiaowei Shen"},{"@pid":"t/JosepTorrellas","text":"Josep Torrellas"}]},"title":"Flexible Snooping: Adaptive Forwarding and Filtering of Snoops in Embedded-Ring Multiprocessors.","venue":"ISCA","pages":"327-338","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/StraussST06","doi":"10.1109/ISCA.2006.21","ee":"https://doi.org/10.1109/ISCA.2006.21","url":"https://dblp.org/rec/conf/isca/StraussST06"},
"url":"URL#5130576"
},
{
"@score":"1",
"@id":"5130577",
"info":{"authors":{"author":[{"@pid":"97/3886","text":"Steven Swanson"},{"@pid":"85/5822","text":"Andrew Putnam"},{"@pid":"m/MarthaMercaldi","text":"Martha Mercaldi"},{"@pid":"47/2108","text":"Ken Michelson"},{"@pid":"27/4828-1","text":"Andrew Petersen 0001"},{"@pid":"52/144","text":"Andrew Schwerin"},{"@pid":"o/MarkOskin","text":"Mark Oskin"},{"@pid":"e/SJEggers","text":"Susan J. Eggers"}]},"title":"Area-Performance Trade-offs in Tiled Dataflow Architectures.","venue":"ISCA","pages":"314-326","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/SwansonPMMMPSOE06","doi":"10.1109/ISCA.2006.10","ee":"https://doi.org/10.1109/ISCA.2006.10","url":"https://dblp.org/rec/conf/isca/SwansonPMMMPSOE06"},
"url":"URL#5130577"
},
{
"@score":"1",
"@id":"5130578",
"info":{"authors":{"author":[{"@pid":"84/618","text":"Darshan D. Thaker"},{"@pid":"14/1958","text":"Tzvetan S. Metodi"},{"@pid":"62/3886","text":"Andrew W. Cross"},{"@pid":"54/4237","text":"Isaac L. Chuang"},{"@pid":"c/FTChong","text":"Frederic T. Chong"}]},"title":"Quantum Memory Hierarchies: Efficient Designs to Match Available Parallelism in Quantum Computing.","venue":"ISCA","pages":"378-390","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ThakerMCCC06","doi":"10.1109/ISCA.2006.32","ee":"https://doi.org/10.1109/ISCA.2006.32","url":"https://dblp.org/rec/conf/isca/ThakerMCCC06"},
"url":"URL#5130578"
},
{
"@score":"1",
"@id":"5130579",
"info":{"title":"Message from the General Chair.","venue":"ISCA","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/X06","doi":"10.1109/ISCA.2006.27","ee":"https://doi.org/10.1109/ISCA.2006.27","url":"https://dblp.org/rec/conf/isca/X06"},
"url":"URL#5130579"
},
{
"@score":"1",
"@id":"5130580",
"info":{"title":"Message from the Program Chair.","venue":"ISCA","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/X06a","doi":"10.1109/ISCA.2006.28","ee":"https://doi.org/10.1109/ISCA.2006.28","url":"https://dblp.org/rec/conf/isca/X06a"},
"url":"URL#5130580"
},
{
"@score":"1",
"@id":"5130581",
"info":{"title":"Reviewers.","venue":"ISCA","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/X06b","doi":"10.1109/ISCA.2006.34","ee":"https://doi.org/10.1109/ISCA.2006.34","url":"https://dblp.org/rec/conf/isca/X06b"},
"url":"URL#5130581"
},
{
"@score":"1",
"@id":"5130582",
"info":{"title":"SIGARCH Guidelines.","venue":"ISCA","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/X06c","doi":"10.1109/ISCA.2006.35","ee":"https://doi.org/10.1109/ISCA.2006.35","url":"https://dblp.org/rec/conf/isca/X06c"},
"url":"URL#5130582"
},
{
"@score":"1",
"@id":"5130583",
"info":{"authors":{"author":[{"@pid":"y/ChenyuYan","text":"Chenyu Yan"},{"@pid":"22/663","text":"Daniel Englender"},{"@pid":"77/4185","text":"Milos Prvulovic"},{"@pid":"05/1374","text":"Brian Rogers"},{"@pid":"11/2624","text":"Yan Solihin"}]},"title":"Improving Cost, Performance, and Security of Memory Encryption and Authentication.","venue":"ISCA","pages":"179-190","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/YanEPRS06","doi":"10.1109/ISCA.2006.22","ee":"https://doi.org/10.1109/ISCA.2006.22","url":"https://dblp.org/rec/conf/isca/YanEPRS06"},
"url":"URL#5130583"
},
{
"@score":"1",
"@id":"5130584",
"info":{"authors":{"author":[{"@pid":"47/3749-1","text":"Qing Yang 0001"},{"@pid":"30/4252","text":"Weijun Xiao"},{"@pid":"18/96","text":"Jin Ren"}]},"title":"TRAP-Array: A Disk Array Architecture Providing Timely Recovery to Any Point-in-time.","venue":"ISCA","pages":"289-301","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/YangXR06","doi":"10.1109/ISCA.2006.44","ee":"https://doi.org/10.1109/ISCA.2006.44","url":"https://dblp.org/rec/conf/isca/YangXR06"},
"url":"URL#5130584"
},
{
"@score":"1",
"@id":"5130585",
"info":{"authors":{"author":{"@pid":"52/3441","text":"Chuanjun Zhang"}},"title":"Balanced Cache: Reducing Conflict Misses of Direct-Mapped Caches.","venue":"ISCA","pages":"155-166","year":"2006","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/Zhang06","doi":"10.1109/ISCA.2006.12","ee":"https://doi.org/10.1109/ISCA.2006.12","url":"https://dblp.org/rec/conf/isca/Zhang06"},
"url":"URL#5130585"
},
{
"@score":"1",
"@id":"5171413",
"info":{"title":"33rd International Symposium on Computer Architecture (ISCA 2006), June 17-21, 2006, Boston, MA, USA","venue":"ISCA","publisher":"IEEE Computer Society","year":"2006","type":"Editorship","key":"conf/isca/2006","ee":"https://ieeexplore.ieee.org/xpl/conhome/10899/proceeding","url":"https://dblp.org/rec/conf/isca/2006"},
"url":"URL#5171413"
}
]
}
}
}