/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az105-173
+ date
Thu May 27 18:53:46 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1622141626
+ [ 2 = 1 ]
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      May 27 2021 (18:24:42)
Run date:          May 27 2021 (18:53:47+0000)
Run host:          fv-az105-173.wy5h1aom0jgehahef1oyr10hrc.bx.internal.cloudapp.net (pid=107358)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az105-173
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7121236KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=683a5298-0302-b544-8cd8-ce570143bfcb, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.4.0-1047-azure, OSVersion="#49-Ubuntu SMP Thu Apr 22 14:30:37 UTC 2021", HostName=fv-az105-173, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7121236KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#-1, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00333703 sec
      iterations=10000000... time=0.0317279 sec
      iterations=100000000... time=0.332451 sec
      iterations=300000000... time=0.982751 sec
      iterations=600000000... time=1.94681 sec
      iterations=600000000... time=1.45455 sec
      result: 2.43776 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00349693 sec
      iterations=10000000... time=0.0348808 sec
      iterations=100000000... time=0.333775 sec
      iterations=300000000... time=1.01447 sec
      result: 9.46308 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00204552 sec
      iterations=10000000... time=0.0206604 sec
      iterations=100000000... time=0.216206 sec
      iterations=500000000... time=1.08942 sec
      result: 7.34337 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000144701 sec
      iterations=10000... time=0.00157471 sec
      iterations=100000... time=0.016091 sec
      iterations=1000000... time=0.1658 sec
      iterations=7000000... time=1.12776 sec
      result: 1.61108 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000536648 sec
      iterations=10000... time=0.00513036 sec
      iterations=100000... time=0.0492185 sec
      iterations=1000000... time=0.485526 sec
      iterations=2000000... time=0.959122 sec
      iterations=4000000... time=1.93429 sec
      result: 4.83572 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=3.401e-06 sec
      iterations=100... time=2.8203e-05 sec
      iterations=1000... time=0.000276825 sec
      iterations=10000... time=0.00325129 sec
      iterations=100000... time=0.0312602 sec
      iterations=1000000... time=0.306447 sec
      iterations=4000000... time=1.25897 sec
      result: 78.0827 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=7.8e-06 sec
      iterations=10... time=4.35e-05 sec
      iterations=100... time=0.000570204 sec
      iterations=1000... time=0.00933608 sec
      iterations=10000... time=0.0474092 sec
      iterations=100000... time=0.491382 sec
      iterations=200000... time=0.925616 sec
      iterations=400000... time=1.82797 sec
      result: 43.0221 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.6e-06 sec
      iterations=10000... time=2.8301e-05 sec
      iterations=100000... time=0.000296108 sec
      iterations=1000000... time=0.00302829 sec
      iterations=10000000... time=0.0306164 sec
      iterations=100000000... time=0.311702 sec
      iterations=400000000... time=1.25412 sec
      result: 0.391911 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.06e-05 sec
      iterations=10000... time=0.000177305 sec
      iterations=100000... time=0.00200306 sec
      iterations=1000000... time=0.0201097 sec
      iterations=10000000... time=0.194162 sec
      iterations=60000000... time=1.21388 sec
      result: 2.52892 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.3e-06 sec
      iterations=10... time=4.2e-06 sec
      iterations=100... time=3.2401e-05 sec
      iterations=1000... time=0.000361311 sec
      iterations=10000... time=0.0032827 sec
      iterations=100000... time=0.0336587 sec
      iterations=1000000... time=0.333877 sec
      iterations=3000000... time=0.977508 sec
      iterations=6000000... time=1.96678 sec
      result: 74.9734 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=1.02e-05 sec
      iterations=10... time=9.2803e-05 sec
      iterations=100... time=0.00102403 sec
      iterations=1000... time=0.0100686 sec
      iterations=10000... time=0.0969778 sec
      iterations=100000... time=0.957184 sec
      iterations=200000... time=1.96529 sec
      result: 20.0081 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.53e-05 sec
      iterations=10... time=0.000307207 sec
      iterations=100... time=0.00211645 sec
      iterations=1000... time=0.0235587 sec
      iterations=10000... time=0.239061 sec
      iterations=50000... time=1.23135 sec
      result: 0.0701671 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=2.7301e-05 sec
      iterations=10... time=0.00079712 sec
      iterations=100... time=0.00912033 sec
      iterations=1000... time=0.0863723 sec
      iterations=10000... time=0.892326 sec
      iterations=20000... time=1.75343 sec
      result: 0.13878 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00661077 sec
      iterations=10... time=0.0645621 sec
      iterations=100... time=0.640887 sec
      iterations=200... time=1.28747 sec
      result: 0.382202 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00323586 sec
      iterations=10000000... time=0.0324101 sec
      iterations=100000000... time=0.328337 sec
      iterations=300000000... time=0.911935 sec
      iterations=600000000... time=1.90924 sec
      iterations=600000000... time=1.4004 sec
      result: 2.35828 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00426724 sec
      iterations=10000000... time=0.032799 sec
      iterations=100000000... time=0.325076 sec
      iterations=300000000... time=0.995534 sec
      iterations=600000000... time=2.01182 sec
      result: 9.5436 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00215885 sec
      iterations=10000000... time=0.0211205 sec
      iterations=100000000... time=0.224285 sec
      iterations=500000000... time=1.08693 sec
      result: 7.36019 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000139451 sec
      iterations=10000... time=0.00165092 sec
      iterations=100000... time=0.0155711 sec
      iterations=1000000... time=0.158196 sec
      iterations=7000000... time=1.10745 sec
      result: 1.58207 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000397804 sec
      iterations=10000... time=0.0047227 sec
      iterations=100000... time=0.0484956 sec
      iterations=1000000... time=0.516745 sec
      iterations=2000000... time=1.01441 sec
      result: 5.07206 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8.5e-07 sec
      iterations=10... time=3.65e-06 sec
      iterations=100... time=3.14e-05 sec
      iterations=1000... time=0.000417154 sec
      iterations=10000... time=0.00336148 sec
      iterations=100000... time=0.0294521 sec
      iterations=1000000... time=0.310272 sec
      iterations=4000000... time=1.2529 sec
      result: 78.461 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=7.7005e-06 sec
      iterations=10... time=5.0701e-05 sec
      iterations=100... time=0.000518704 sec
      iterations=1000... time=0.00517925 sec
      iterations=10000... time=0.0519484 sec
      iterations=100000... time=0.536423 sec
      iterations=200000... time=1.07804 sec
      result: 36.475 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.1e-06 sec
      iterations=10000... time=5.3399e-05 sec
      iterations=100000... time=0.000344842 sec
      iterations=1000000... time=0.00315728 sec
      iterations=10000000... time=0.0354773 sec
      iterations=100000000... time=0.320357 sec
      iterations=300000000... time=0.968476 sec
      iterations=600000000... time=1.93126 sec
      result: 0.402347 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=1.885e-05 sec
      iterations=10000... time=0.000171502 sec
      iterations=100000... time=0.00174931 sec
      iterations=1000000... time=0.020623 sec
      iterations=10000000... time=0.196595 sec
      iterations=60000000... time=1.25465 sec
      result: 2.61385 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=9.5e-07 sec
      iterations=10... time=3.4e-06 sec
      iterations=100... time=2.715e-05 sec
      iterations=1000... time=0.000265352 sec
      iterations=10000... time=0.00351548 sec
      iterations=100000... time=0.0338761 sec
      iterations=1000000... time=0.333485 sec
      iterations=3000000... time=1.0239 sec
      result: 72.007 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=2.565e-05 sec
      iterations=10... time=0.000139951 sec
      iterations=100... time=0.000949957 sec
      iterations=1000... time=0.00974227 sec
      iterations=10000... time=0.0972461 sec
      iterations=100000... time=0.996218 sec
      iterations=200000... time=2.03244 sec
      result: 19.347 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=8.9e-06 sec
      iterations=10... time=9.5601e-05 sec
      iterations=100... time=0.000981059 sec
      iterations=1000... time=0.00895428 sec
      iterations=10000... time=0.0886892 sec
      iterations=100000... time=0.886371 sec
      iterations=200000... time=1.77872 sec
      result: 0.0819691 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=4.55e-05 sec
      iterations=10... time=0.000469654 sec
      iterations=100... time=0.00525079 sec
      iterations=1000... time=0.0505669 sec
      iterations=10000... time=0.510497 sec
      iterations=20000... time=1.01422 sec
      result: 0.115005 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 1100 nsec
    MPI bandwidth: 3.80102 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu May 27 18:54:49 UTC 2021
+ echo Done.
Done.
  Elapsed time: 63.3 s
