INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:49:31 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 buffer20/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.100ns period=14.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.100ns period=14.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.200ns  (clk rise@14.200ns - clk rise@0.000ns)
  Data Path Delay:        10.467ns  (logic 2.282ns (21.802%)  route 8.185ns (78.198%))
  Logic Levels:           25  (CARRY4=6 LUT2=5 LUT3=4 LUT4=3 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 14.683 - 14.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2872, unset)         0.508     0.508    buffer20/control/clk
    SLICE_X16Y66         FDRE                                         r  buffer20/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y66         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer20/control/fullReg_reg/Q
                         net (fo=73, routed)          0.543     1.305    buffer20/control/fullReg_reg_0
    SLICE_X14Y66         LUT3 (Prop_lut3_I1_O)        0.043     1.348 r  buffer20/control/Memory[0][2]_i_1__4/O
                         net (fo=57, routed)          0.597     1.945    buffer20/control/dataReg_reg[2]
    SLICE_X16Y68         LUT6 (Prop_lut6_I1_O)        0.043     1.988 f  buffer20/control/Memory[0][0]_i_2__22/O
                         net (fo=161, routed)         0.584     2.572    fork44/control/generateBlocks[1].regblock/transmitValue_reg_11
    SLICE_X28Y70         LUT4 (Prop_lut4_I2_O)        0.043     2.615 r  fork44/control/generateBlocks[1].regblock/transmitValue_i_3__28/O
                         net (fo=62, routed)          0.390     3.005    buffer88/fifo/fork44_outs_1_valid
    SLICE_X26Y67         LUT6 (Prop_lut6_I2_O)        0.043     3.048 r  buffer88/fifo/fullReg_i_2__20/O
                         net (fo=5, routed)           0.267     3.315    control_merge0/tehb/control/fullReg_reg_4
    SLICE_X30Y68         LUT6 (Prop_lut6_I0_O)        0.043     3.358 f  control_merge0/tehb/control/transmitValue_i_3__20/O
                         net (fo=7, routed)           0.388     3.745    control_merge0/tehb/control/fullReg_reg_2
    SLICE_X31Y63         LUT2 (Prop_lut2_I0_O)        0.043     3.788 f  control_merge0/tehb/control/transmitValue_i_3__19/O
                         net (fo=6, routed)           0.232     4.020    control_merge1/tehb/control/dataReg_reg[0]_0
    SLICE_X30Y62         LUT3 (Prop_lut3_I2_O)        0.043     4.063 f  control_merge1/tehb/control/fullReg_i_2__24/O
                         net (fo=4, routed)           0.222     4.285    control_merge1/tehb/control/fullReg_reg_1
    SLICE_X30Y61         LUT2 (Prop_lut2_I0_O)        0.054     4.339 f  control_merge1/tehb/control/transmitValue_i_2__50/O
                         net (fo=15, routed)          0.404     4.743    fork14/control/generateBlocks[2].regblock/dataReg_reg[28]
    SLICE_X32Y59         LUT2 (Prop_lut2_I1_O)        0.131     4.874 r  fork14/control/generateBlocks[2].regblock/dataReg[28]_i_3/O
                         net (fo=7, routed)           0.247     5.122    buffer10/control/fork14_outs_2_valid
    SLICE_X29Y59         LUT6 (Prop_lut6_I0_O)        0.043     5.165 r  buffer10/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_2/O
                         net (fo=65, routed)          0.320     5.485    buffer11/control/gen_assignements[0].first_assignment.regs_reg[0]
    SLICE_X29Y57         LUT6 (Prop_lut6_I2_O)        0.043     5.528 f  buffer11/control/ltOp_carry__2_i_21/O
                         net (fo=8, routed)           0.522     6.050    buffer11/control/dataReg_reg[31][3]
    SLICE_X32Y55         LUT4 (Prop_lut4_I0_O)        0.043     6.093 f  buffer11/control/level4_c1[24]_i_7/O
                         net (fo=1, routed)           0.170     6.263    buffer11/control/level4_c1[24]_i_7_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I0_O)        0.043     6.306 r  buffer11/control/level4_c1[24]_i_4/O
                         net (fo=57, routed)          0.626     6.932    buffer11/control/dataReg_reg[29]_0
    SLICE_X34Y49         LUT3 (Prop_lut3_I1_O)        0.049     6.981 r  buffer11/control/level4_c1[9]_i_3/O
                         net (fo=5, routed)           0.339     7.321    mulf0/operator/RoundingAdder/X[1]
    SLICE_X35Y49         LUT4 (Prop_lut4_I3_O)        0.129     7.450 r  mulf0/operator/RoundingAdder/ltOp_carry_i_5/O
                         net (fo=1, routed)           0.000     7.450    addf0/operator/S[3]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     7.637 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.001     7.637    addf0/operator/ltOp_carry_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.686 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.686    addf0/operator/ltOp_carry__0_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.735 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.735    addf0/operator/ltOp_carry__1_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.784 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.784    addf0/operator/ltOp_carry__2_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     7.911 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=96, routed)          0.520     8.431    addf0/operator/CO[0]
    SLICE_X32Y55         LUT2 (Prop_lut2_I0_O)        0.138     8.569 r  addf0/operator/i__carry_i_2/O
                         net (fo=1, routed)           0.288     8.857    addf0/operator/p_1_in_0[2]
    SLICE_X36Y55         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.295     9.152 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.525     9.677    addf0/operator/RightShifterComponent/O[3]
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.120     9.797 r  addf0/operator/RightShifterComponent/ps_c1[4]_i_2/O
                         net (fo=5, routed)           0.229    10.026    addf0/operator/RightShifterComponent/ps_c1[4]_i_2_n_0
    SLICE_X37Y56         LUT3 (Prop_lut3_I0_O)        0.049    10.075 r  addf0/operator/RightShifterComponent/ps_c1[4]_i_1/O
                         net (fo=21, routed)          0.377    10.452    addf0/operator/RightShifterComponent/_inferred__1/i__carry__0
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.129    10.581 r  addf0/operator/RightShifterComponent/level4_c1[24]_i_1/O
                         net (fo=7, routed)           0.394    10.975    addf0/operator/RightShifterComponent/level4_c1[24]_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.200    14.200 r  
                                                      0.000    14.200 r  clk (IN)
                         net (fo=2872, unset)         0.483    14.683    addf0/operator/RightShifterComponent/clk
    SLICE_X36Y50         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000    14.683    
                         clock uncertainty           -0.035    14.647    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.295    14.352    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                  3.377    




