# This script segment is generated automatically by AutoPilot

set id 45
set name a0_SgdLR_mul_mul_28sHfu
set corename simcore_mul
set op mul
set stage_num 1
set max_latency -1
set registered_input 1
set in0_width 28
set in0_signed 1
set in1_width 16
set in1_signed 1
set out_width 44
set exp i0*i1
set arg_lists {i0 {28 1 +} i1 {16 1 +} p {44 1 +} acc {0} }
set TrueReset 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mul] == "ap_gen_simcore_mul"} {
eval "ap_gen_simcore_mul { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    true_reset ${TrueReset} \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    out_width ${out_width} \
    exp ${exp} \
    arg_lists {${arg_lists}} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_mul, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op mul
set corename DSP48
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_dsp48] == "::AESL_LIB_VIRTEX::xil_gen_dsp48"} {
eval "::AESL_LIB_VIRTEX::xil_gen_dsp48 { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    true_reset ${TrueReset} \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    out_width ${out_width} \
    exp ${exp} \
    arg_lists {${arg_lists}} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_dsp48, check your platform lib"
}
}


# Memory (RAM/ROM)  definition:
set ID 78
set hasByteEnable 0
set MemName a0_compute_lut_V
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 10
set AddrRange 2048
set AddrWd 11
set TrueReset 0
set IsROM 1
set ROMData { "1000000000" "1000000001" "1000000001" "1000000011" "1000000011" "1000000101" "1000000101" "1000000111" "1000000111" "1000001000" "1000001010" "1000001010" "1000001100" "1000001100" "1000001110" "1000001110" "1000010000" "1000010001" "1000010001" "1000010011" "1000010011" "1000010101" "1000010101" "1000010111" "1000011000" "1000011000" "1000011010" "1000011010" "1000011100" "1000011100" "1000011110" "1000011110" "1000100000" "1000100001" "1000100001" "1000100011" "1000100011" "1000100101" "1000100101" "1000100111" "1000100111" "1000101000" "1000101010" "1000101010" "1000101100" "1000101100" "1000101110" "1000101110" "1000110000" "1000110001" "1000110001" "1000110011" "1000110011" "1000110101" "1000110101" "1000110111" "1000111000" "1000111000" "1000111010" "1000111010" "1000111100" "1000111100" "1000111110" "1000111110" "1001000000" "1001000001" "1001000001" "1001000011" "1001000011" "1001000101" "1001000101" "1001000111" "1001000111" "1001001000" "1001001010" "1001001010" "1001001100" "1001001100" "1001001110" "1001001110" "1001010000" "1001010001" "1001010001" "1001010011" "1001010011" "1001010101" "1001010101" "1001010111" "1001011000" "1001011000" "1001011010" "1001011010" "1001011010" "1001011100" "1001011100" "1001011110" "1001011110" "1001100000" "1001100001" "1001100001" "1001100011" "1001100011" "1001100101" "1001100101" "1001100111" "1001100111" "1001101000" "1001101010" "1001101010" "1001101100" "1001101100" "1001101110" "1001101110" "1001110000" "1001110001" "1001110001" "1001110011" "1001110011" "1001110011" "1001110101" "1001110101" "1001110111" "1001111000" "1001111000" "1001111010" "1001111010" "1001111100" "1001111100" "1001111110" "1001111110" "1010000000" "1010000001" "1010000001" "1010000011" "1010000011" "1010000011" "1010000101" "1010000101" "1010000111" "1010000111" "1010001000" "1010001010" "1010001010" "1010001100" "1010001100" "1010001110" "1010001110" "1010010000" "1010010000" "1010010001" "1010010001" "1010010011" "1010010011" "1010010101" "1010010101" "1010010111" "1010011000" "1010011000" "1010011010" "1010011010" "1010011010" "1010011100" "1010011100" "1010011110" "1010011110" "1010100000" "1010100001" "1010100001" "1010100011" "1010100011" "1010100011" "1010100101" "1010100101" "1010100111" "1010100111" "1010101000" "1010101010" "1010101010" "1010101100" "1010101100" "1010101100" "1010101110" "1010101110" "1010110000" "1010110001" "1010110001" "1010110011" "1010110011" "1010110011" "1010110101" "1010110101" "1010110111" "1010111000" "1010111000" "1010111010" "1010111010" "1010111010" "1010111100" "1010111100" "1010111110" "1010111110" "1011000000" "1011000000" "1011000001" "1011000001" "1011000011" "1011000011" "1011000101" "1011000101" "1011000101" "1011000111" "1011000111" "1011001000" "1011001010" "1011001010" "1011001100" "1011001100" "1011001100" "1011001110" "1011001110" "1011010000" "1011010001" "1011010001" "1011010001" "1011010011" "1011010011" "1011010101" "1011010101" "1011010101" "1011010111" "1011011000" "1011011000" "1011011010" "1011011010" "1011011010" "1011011100" "1011011100" "1011011110" "1011011110" "1011011110" "1011100000" "1011100001" "1011100001" "1011100011" "1011100011" "1011100011" "1011100101" "1011100101" "1011100111" "1011100111" "1011100111" "1011101000" "1011101010" "1011101010" "1011101010" "1011101100" "1011101100" "1011101110" "1011101110" "1011101110" "1011110000" "1011110001" "1011110001" "1011110001" "1011110011" "1011110011" "1011110101" "1011110101" "1011110101" "1011110111" "1011111000" "1011111000" "1011111000" "1011111010" "1011111010" "1011111100" "1011111100" "1011111100" "1011111110" "1011111110" "1011111110" "1100000000" "1100000001" "1100000001" "1100000001" "1100000011" "1100000011" "1100000101" "1100000101" "1100000101" "1100000111" "1100000111" "1100000111" "1100001000" "1100001010" "1100001010" "1100001010" "1100001100" "1100001100" "1100001100" "1100001110" "1100001110" "1100001110" "1100010000" "1100010001" "1100010001" "1100010001" "1100010011" "1100010011" "1100010011" "1100010101" "1100010101" "1100010111" "1100010111" "1100011000" "1100011000" "1100011000" "1100011010" "1100011010" "1100011010" "1100011100" "1100011100" "1100011110" "1100011110" "1100011110" "1100100000" "1100100000" "1100100001" "1100100001" "1100100001" "1100100011" "1100100011" "1100100011" "1100100101" "1100100101" "1100100101" "1100100111" "1100100111" "1100100111" "1100101000" "1100101010" "1100101010" "1100101010" "1100101100" "1100101100" "1100101100" "1100101110" "1100101110" "1100101110" "1100110000" "1100110000" "1100110001" "1100110001" "1100110001" "1100110011" "1100110011" "1100110011" "1100110101" "1100110101" "1100110101" "1100110111" "1100110111" "1100111000" "1100111000" "1100111000" "1100111010" "1100111010" "1100111010" "1100111100" "1100111100" "1100111100" "1100111100" "1100111110" "1100111110" "1100111110" "1101000000" "1101000000" "1101000001" "1101000001" "1101000001" "1101000011" "1101000011" "1101000011" "1101000101" "1101000101" "1101000101" "1101000101" "1101000111" "1101000111" "1101000111" "1101001000" "1101001000" "1101001010" "1101001010" "1101001010" "1101001100" "1101001100" "1101001100" "1101001100" "1101001110" "1101001110" "1101001110" "1101010000" "1101010000" "1101010001" "1101010001" "1101010001" "1101010011" "1101010011" "1101010011" "1101010011" "1101010101" "1101010101" "1101010101" "1101010101" "1101010111" "1101011000" "1101011000" "1101011000" "1101011000" "1101011010" "1101011010" "1101011010" "1101011010" "1101011100" "1101011100" "1101011100" "1101011110" "1101011110" "1101011110" "1101011110" "1101100000" "1101100000" "1101100001" "1101100001" "1101100001" "1101100001" "1101100011" "1101100011" "1101100011" "1101100011" "1101100101" "1101100101" "1101100101" "1101100101" "1101100111" "1101100111" "1101100111" "1101100111" "1101101000" "1101101000" "1101101010" "1101101010" "1101101010" "1101101010" "1101101100" "1101101100" "1101101100" "1101101100" "1101101110" "1101101110" "1101101110" "1101101110" "1101110000" "1101110000" "1101110001" "1101110001" "1101110001" "1101110001" "1101110011" "1101110011" "1101110011" "1101110011" "1101110101" "1101110101" "1101110101" "1101110101" "1101110101" "1101110111" "1101110111" "1101111000" "1101111000" "1101111000" "1101111000" "1101111010" "1101111010" "1101111010" "1101111010" "1101111010" "1101111100" "1101111100" "1101111100" "1101111100" "1101111110" "1101111110" "1101111110" "1101111110" "1101111110" "1110000000" "1110000000" "1110000001" "1110000001" "1110000001" "1110000001" "1110000001" "1110000011" "1110000011" "1110000011" "1110000011" "1110000101" "1110000101" "1110000101" "1110000101" "1110000101" "1110000111" "1110000111" "1110000111" "1110000111" "1110000111" "1110001000" "1110001000" "1110001010" "1110001010" "1110001010" "1110001010" "1110001010" "1110001100" "1110001100" "1110001100" "1110001100" "1110001100" "1110001110" "1110001110" "1110001110" "1110001110" "1110001110" "1110010000" "1110010000" "1110010000" "1110010001" "1110010001" "1110010001" "1110010001" "1110010001" "1110010011" "1110010011" "1110010011" "1110010011" "1110010011" "1110010101" "1110010101" "1110010101" "1110010101" "1110010101" "1110010101" "1110010111" "1110010111" "1110010111" "1110011000" "1110011000" "1110011000" "1110011000" "1110011000" "1110011010" "1110011010" "1110011010" "1110011010" "1110011010" "1110011010" "1110011100" "1110011100" "1110011100" "1110011100" "1110011100" "1110011110" "1110011110" "1110011110" "1110011110" "1110011110" "1110011110" "1110100000" "1110100000" "1110100000" "1110100001" "1110100001" "1110100001" "1110100001" "1110100001" "1110100001" "1110100011" "1110100011" "1110100011" "1110100011" "1110100011" "1110100011" "1110100101" "1110100101" "1110100101" "1110100101" "1110100101" "1110100101" "1110100101" "1110100111" "1110100111" "1110100111" "1110100111" "1110100111" "1110100111" "1110101000" "1110101000" "1110101000" "1110101010" "1110101010" "1110101010" "1110101010" "1110101010" "1110101010" "1110101010" "1110101100" "1110101100" "1110101100" "1110101100" "1110101100" "1110101100" "1110101110" "1110101110" "1110101110" "1110101110" "1110101110" "1110101110" "1110101110" "1110110000" "1110110000" "1110110000" "1110110000" "1110110001" "1110110001" "1110110001" "1110110001" "1110110001" "1110110001" "1110110001" "1110110011" "1110110011" "1110110011" "1110110011" "1110110011" "1110110011" "1110110011" "1110110101" "1110110101" "1110110101" "1110110101" "1110110101" "1110110101" "1110110101" "1110110101" "1110110111" "1110110111" "1110110111" "1110111000" "1110111000" "1110111000" "1110111000" "1110111000" "1110111000" "1110111000" "1110111000" "1110111010" "1110111010" "1110111010" "1110111010" "1110111010" "1110111010" "1110111010" "1110111010" "1110111100" "1110111100" "1110111100" "1110111100" "1110111100" "1110111100" "1110111100" "1110111100" "1110111110" "1110111110" "1110111110" "1110111110" "1110111110" "1110111110" "1110111110" "1110111110" "1110111110" "1111000000" "1111000000" "1111000000" "1111000000" "1111000001" "1111000001" "1111000001" "1111000001" "1111000001" "1111000001" "1111000001" "1111000001" "1111000001" "1111000011" "1111000011" "1111000011" "1111000011" "1111000011" "1111000011" "1111000011" "1111000011" "1111000011" "1111000101" "1111000101" "1111000101" "1111000101" "1111000101" "1111000101" "1111000101" "1111000101" "1111000101" "1111000111" "1111000111" "1111000111" "1111000111" "1111000111" "1111000111" "1111000111" "1111000111" "1111000111" "1111000111" "1111001000" "1111001000" "1111001000" "1111001000" "1111001000" "1111001010" "1111001010" "1111001010" "1111001010" "1111001010" "1111001010" "1111001010" "1111001010" "1111001010" "1111001010" "1111001100" "1111001100" "1111001100" "1111001100" "1111001100" "1111001100" "1111001100" "1111001100" "1111001100" "1111001100" "1111001100" "1111001110" "1111001110" "1111001110" "1111001110" "1111001110" "1111001110" "1111001110" "1111001110" "1111001110" "1111001110" "1111001110" "1111010000" "1111010000" "1111010000" "1111010000" "1111010000" "1111010001" "1111010001" "1111010001" "1111010001" "1111010001" "1111010001" "1111010001" "1111010001" "1111010001" "1111010001" "1111010001" "1111010001" "1111010011" "1111010011" "1111010011" "1111010011" "1111010011" "1111010011" "1111010011" "1111010011" "1111010011" "1111010011" "1111010011" "1111010011" "1111010101" "1111010101" "1111010101" "1111010101" "1111010101" "1111010101" "1111010101" "1111010101" "1111010101" "1111010101" "1111010101" "1111010101" "1111010101" "1111010111" "1111010111" "1111010111" "1111010111" "1111010111" "1111010111" "1111011000" "1111011000" "1111011000" "1111011000" "1111011000" "1111011000" "1111011000" "1111011000" "1111011000" "1111011000" "1111011000" "1111011000" "1111011000" "1111011000" "1111011010" "1111011010" "1111011010" "1111011010" "1111011010" "1111011010" "1111011010" "1111011010" "1111011010" "1111011010" "1111011010" "1111011010" "1111011010" "1111011010" "1111011100" "1111011100" "1111011100" "1111011100" "1111011100" "1111011100" "1111011100" "1111011100" "1111011100" "1111011100" "1111011100" "1111011100" "1111011100" "1111011100" "1111011100" "1111011100" "1111011110" "1111011110" "1111011110" "1111011110" "1111011110" "1111011110" "1111011110" "1111011110" "1111011110" "1111011110" "1111011110" "1111011110" "1111011110" "1111011110" "1111011110" "1111011110" "1111100000" "1111100000" "1111100000" "1111100000" "1111100000" "1111100000" "1111100000" "1111100000" "1111100001" "1111100001" "1111100001" "1111100001" "1111100001" "1111100001" "1111100001" "1111100001" "1111100001" "1111100001" "1111100001" "1111100001" "1111100001" "1111100001" "1111100001" "1111100001" "1111100001" "1111100001" "1111100011" "1111100011" "1111100011" "1111100011" "1111100011" "1111100011" "1111100011" "1111100011" "1111100011" "1111100011" "1111100011" "1111100011" "1111100011" "1111100011" "1111100011" "1111100011" "1111100011" "1111100011" "1111100101" "1111100101" "1111100101" "1111100101" "1111100101" "1111100101" "1111100101" "1111100101" "1111100101" "1111100101" "1111100101" "1111100101" "1111100101" "1111100101" "1111100101" "1111100101" "1111100101" "1111100101" "1111100101" "1111100101" "1111100101" "1111100111" "1111100111" "1111100111" "1111100111" "1111100111" "1111100111" "1111100111" "1111100111" "1111100111" "1111100111" "1111100111" "1111100111" "1111100111" "1111100111" "1111100111" "1111100111" "1111100111" "1111100111" "1111100111" "1111100111" "1111100111" "1111101000" "1111101000" "1111101000" "1111101000" "1111101000" "1111101000" "1111101000" "1111101000" "1111101000" "1111101000" "1111101000" "1111101000" "1111101010" "1111101010" "1111101010" "1111101010" "1111101010" "1111101010" "1111101010" "1111101010" "1111101010" "1111101010" "1111101010" "1111101010" "1111101010" "1111101010" "1111101010" "1111101010" "1111101010" "1111101010" "1111101010" "1111101010" "1111101010" "1111101010" "1111101010" "1111101010" "1111101010" "1111101100" "1111101100" "1111101100" "1111101100" "1111101100" "1111101100" "1111101100" "1111101100" "1111101100" "1111101100" "1111101100" "1111101100" "1111101100" "1111101100" "1111101100" "1111101100" "1111101100" "1111101100" "1111101100" "1111101100" "1111101100" "1111101100" "0000010001" "0000010001" "0000010001" "0000010001" "0000010001" "0000010001" "0000010001" "0000010001" "0000010001" "0000010011" "0000010011" "0000010011" "0000010011" "0000010011" "0000010011" "0000010011" "0000010011" "0000010011" "0000010011" "0000010011" "0000010011" "0000010011" "0000010011" "0000010011" "0000010011" "0000010011" "0000010011" "0000010011" "0000010011" "0000010011" "0000010011" "0000010011" "0000010011" "0000010011" "0000010011" "0000010101" "0000010101" "0000010101" "0000010101" "0000010101" "0000010101" "0000010101" "0000010101" "0000010101" "0000010101" "0000010101" "0000010101" "0000010101" "0000010101" "0000010101" "0000010101" "0000010101" "0000010101" "0000010101" "0000010101" "0000010101" "0000010101" "0000010101" "0000010101" "0000010111" "0000010111" "0000010111" "0000010111" "0000010111" "0000010111" "0000010111" "0000010111" "0000010111" "0000010111" "0000010111" "0000011000" "0000011000" "0000011000" "0000011000" "0000011000" "0000011000" "0000011000" "0000011000" "0000011000" "0000011000" "0000011000" "0000011000" "0000011000" "0000011000" "0000011000" "0000011000" "0000011000" "0000011000" "0000011000" "0000011000" "0000011000" "0000011010" "0000011010" "0000011010" "0000011010" "0000011010" "0000011010" "0000011010" "0000011010" "0000011010" "0000011010" "0000011010" "0000011010" "0000011010" "0000011010" "0000011010" "0000011010" "0000011010" "0000011010" "0000011010" "0000011100" "0000011100" "0000011100" "0000011100" "0000011100" "0000011100" "0000011100" "0000011100" "0000011100" "0000011100" "0000011100" "0000011100" "0000011100" "0000011100" "0000011100" "0000011100" "0000011100" "0000011100" "0000011110" "0000011110" "0000011110" "0000011110" "0000011110" "0000011110" "0000011110" "0000011110" "0000011110" "0000011110" "0000011110" "0000011110" "0000011110" "0000011110" "0000011110" "0000011110" "0000011110" "0000100000" "0000100000" "0000100000" "0000100000" "0000100000" "0000100000" "0000100000" "0000100000" "0000100000" "0000100001" "0000100001" "0000100001" "0000100001" "0000100001" "0000100001" "0000100001" "0000100001" "0000100001" "0000100001" "0000100001" "0000100001" "0000100001" "0000100001" "0000100001" "0000100011" "0000100011" "0000100011" "0000100011" "0000100011" "0000100011" "0000100011" "0000100011" "0000100011" "0000100011" "0000100011" "0000100011" "0000100011" "0000100011" "0000100011" "0000100101" "0000100101" "0000100101" "0000100101" "0000100101" "0000100101" "0000100101" "0000100101" "0000100101" "0000100101" "0000100101" "0000100101" "0000100101" "0000100101" "0000100111" "0000100111" "0000100111" "0000100111" "0000100111" "0000100111" "0000100111" "0000100111" "0000100111" "0000100111" "0000100111" "0000100111" "0000100111" "0000101000" "0000101000" "0000101000" "0000101000" "0000101000" "0000101000" "0000101000" "0000101010" "0000101010" "0000101010" "0000101010" "0000101010" "0000101010" "0000101010" "0000101010" "0000101010" "0000101010" "0000101010" "0000101010" "0000101100" "0000101100" "0000101100" "0000101100" "0000101100" "0000101100" "0000101100" "0000101100" "0000101100" "0000101100" "0000101100" "0000101100" "0000101110" "0000101110" "0000101110" "0000101110" "0000101110" "0000101110" "0000101110" "0000101110" "0000101110" "0000101110" "0000101110" "0000110000" "0000110000" "0000110000" "0000110000" "0000110000" "0000110000" "0000110001" "0000110001" "0000110001" "0000110001" "0000110001" "0000110001" "0000110001" "0000110001" "0000110001" "0000110001" "0000110001" "0000110011" "0000110011" "0000110011" "0000110011" "0000110011" "0000110011" "0000110011" "0000110011" "0000110011" "0000110011" "0000110101" "0000110101" "0000110101" "0000110101" "0000110101" "0000110101" "0000110101" "0000110101" "0000110101" "0000110101" "0000110111" "0000110111" "0000110111" "0000110111" "0000110111" "0000111000" "0000111000" "0000111000" "0000111000" "0000111000" "0000111000" "0000111000" "0000111000" "0000111000" "0000111010" "0000111010" "0000111010" "0000111010" "0000111010" "0000111010" "0000111010" "0000111010" "0000111010" "0000111010" "0000111100" "0000111100" "0000111100" "0000111100" "0000111100" "0000111100" "0000111100" "0000111100" "0000111100" "0000111110" "0000111110" "0000111110" "0000111110" "0000111110" "0000111110" "0000111110" "0000111110" "0001000000" "0001000000" "0001000000" "0001000000" "0001000001" "0001000001" "0001000001" "0001000001" "0001000001" "0001000001" "0001000001" "0001000001" "0001000001" "0001000011" "0001000011" "0001000011" "0001000011" "0001000011" "0001000011" "0001000011" "0001000011" "0001000101" "0001000101" "0001000101" "0001000101" "0001000101" "0001000101" "0001000101" "0001000101" "0001000111" "0001000111" "0001000111" "0001000111" "0001000111" "0001000111" "0001000111" "0001001000" "0001001000" "0001001000" "0001001000" "0001001010" "0001001010" "0001001010" "0001001010" "0001001010" "0001001010" "0001001010" "0001001100" "0001001100" "0001001100" "0001001100" "0001001100" "0001001100" "0001001100" "0001001100" "0001001110" "0001001110" "0001001110" "0001001110" "0001001110" "0001001110" "0001001110" "0001010000" "0001010000" "0001010000" "0001010001" "0001010001" "0001010001" "0001010001" "0001010001" "0001010001" "0001010001" "0001010011" "0001010011" "0001010011" "0001010011" "0001010011" "0001010011" "0001010011" "0001010101" "0001010101" "0001010101" "0001010101" "0001010101" "0001010101" "0001010111" "0001010111" "0001010111" "0001011000" "0001011000" "0001011000" "0001011000" "0001011000" "0001011000" "0001011000" "0001011010" "0001011010" "0001011010" "0001011010" "0001011010" "0001011010" "0001011100" "0001011100" "0001011100" "0001011100" "0001011100" "0001011100" "0001011110" "0001011110" "0001011110" "0001011110" "0001011110" "0001011110" "0001100000" "0001100000" "0001100000" "0001100001" "0001100001" "0001100001" "0001100001" "0001100001" "0001100011" "0001100011" "0001100011" "0001100011" "0001100011" "0001100011" "0001100101" "0001100101" "0001100101" "0001100101" "0001100101" "0001100101" "0001100111" "0001100111" "0001100111" "0001100111" "0001100111" "0001101000" "0001101000" "0001101000" "0001101010" "0001101010" "0001101010" "0001101010" "0001101010" "0001101100" "0001101100" "0001101100" "0001101100" "0001101100" "0001101110" "0001101110" "0001101110" "0001101110" "0001101110" "0001101110" "0001110000" "0001110000" "0001110001" "0001110001" "0001110001" "0001110001" "0001110001" "0001110011" "0001110011" "0001110011" "0001110011" "0001110011" "0001110101" "0001110101" "0001110101" "0001110101" "0001110101" "0001110111" "0001110111" "0001110111" "0001111000" "0001111000" "0001111000" "0001111000" "0001111010" "0001111010" "0001111010" "0001111010" "0001111010" "0001111100" "0001111100" "0001111100" "0001111100" "0001111100" "0001111110" "0001111110" "0001111110" "0001111110" "0010000000" "0010000000" "0010000000" "0010000001" "0010000001" "0010000001" "0010000001" "0010000011" "0010000011" "0010000011" "0010000011" "0010000011" "0010000101" "0010000101" "0010000101" "0010000101" "0010000111" "0010000111" "0010000111" "0010000111" "0010001000" "0010001000" "0010001010" "0010001010" "0010001010" "0010001010" "0010001010" "0010001100" "0010001100" "0010001100" "0010001100" "0010001110" "0010001110" "0010001110" "0010001110" "0010010000" "0010010000" "0010010001" "0010010001" "0010010001" "0010010001" "0010010011" "0010010011" "0010010011" "0010010011" "0010010101" "0010010101" "0010010101" "0010010101" "0010010111" "0010010111" "0010011000" "0010011000" "0010011000" "0010011000" "0010011010" "0010011010" "0010011010" "0010011010" "0010011100" "0010011100" "0010011100" "0010011100" "0010011110" "0010011110" "0010011110" "0010011110" "0010100000" "0010100000" "0010100001" "0010100001" "0010100001" "0010100011" "0010100011" "0010100011" "0010100011" "0010100101" "0010100101" "0010100101" "0010100101" "0010100111" "0010100111" "0010100111" "0010101000" "0010101000" "0010101010" "0010101010" "0010101010" "0010101010" "0010101100" "0010101100" "0010101100" "0010101110" "0010101110" "0010101110" "0010101110" "0010110000" "0010110000" "0010110001" "0010110001" "0010110001" "0010110011" "0010110011" "0010110011" "0010110011" "0010110101" "0010110101" "0010110101" "0010110111" "0010110111" "0010111000" "0010111000" "0010111000" "0010111010" "0010111010" "0010111010" "0010111010" "0010111100" "0010111100" "0010111100" "0010111110" "0010111110" "0010111110" "0011000000" "0011000000" "0011000001" "0011000001" "0011000001" "0011000011" "0011000011" "0011000011" "0011000101" "0011000101" "0011000101" "0011000111" "0011000111" "0011000111" "0011000111" "0011001000" "0011001010" "0011001010" "0011001010" "0011001100" "0011001100" "0011001100" "0011001110" "0011001110" "0011001110" "0011001110" "0011010000" "0011010001" "0011010001" "0011010001" "0011010011" "0011010011" "0011010011" "0011010101" "0011010101" "0011010101" "0011010111" "0011010111" "0011011000" "0011011000" "0011011000" "0011011010" "0011011010" "0011011010" "0011011100" "0011011100" "0011011100" "0011011110" "0011011110" "0011011110" "0011100000" "0011100001" "0011100001" "0011100001" "0011100011" "0011100011" "0011100011" "0011100101" "0011100101" "0011100101" "0011100111" "0011100111" "0011100111" "0011101000" "0011101010" "0011101010" "0011101010" "0011101100" "0011101100" "0011101100" "0011101110" "0011101110" "0011110000" "0011110000" "0011110001" "0011110001" "0011110001" "0011110011" "0011110011" "0011110101" "0011110101" "0011110101" "0011110111" "0011111000" "0011111000" "0011111000" "0011111010" "0011111010" "0011111010" "0011111100" "0011111100" "0011111100" "0011111110" "0011111110" "0100000000" "0100000000" "0100000001" "0100000001" "0100000011" "0100000011" "0100000011" "0100000101" "0100000101" "0100000101" "0100000111" "0100000111" "0100001000" "0100001010" "0100001010" "0100001010" "0100001100" "0100001100" "0100001100" "0100001110" "0100001110" "0100010000" "0100010001" "0100010001" "0100010001" "0100010011" "0100010011" "0100010011" "0100010101" "0100010101" "0100010111" "0100011000" "0100011000" "0100011000" "0100011010" "0100011010" "0100011100" "0100011100" "0100011100" "0100011110" "0100011110" "0100100000" "0100100000" "0100100001" "0100100001" "0100100011" "0100100011" "0100100101" "0100100101" "0100100101" "0100100111" "0100100111" "0100101000" "0100101000" "0100101010" "0100101010" "0100101100" "0100101100" "0100101110" "0100101110" "0100101110" "0100110000" "0100110001" "0100110001" "0100110011" "0100110011" "0100110011" "0100110101" "0100110101" "0100110111" "0100111000" "0100111000" "0100111000" "0100111010" "0100111010" "0100111100" "0100111100" "0100111110" "0100111110" "0100111110" "0101000000" "0101000001" "0101000001" "0101000011" "0101000011" "0101000101" "0101000101" "0101000101" "0101000111" "0101000111" "0101001000" "0101001010" "0101001010" "0101001100" "0101001100" "0101001100" "0101001110" "0101001110" "0101010000" "0101010001" "0101010001" "0101010011" "0101010011" "0101010011" "0101010101" "0101010101" "0101010111" "0101011000" "0101011000" "0101011010" "0101011010" "0101011010" "0101011100" "0101011100" "0101011110" "0101011110" "0101100000" "0101100001" "0101100001" "0101100011" "0101100011" "0101100101" "0101100101" "0101100101" "0101100111" "0101100111" "0101101000" "0101101010" "0101101010" "0101101100" "0101101100" "0101101110" "0101101110" "0101101110" "0101110000" "0101110001" "0101110001" "0101110011" "0101110011" "0101110101" "0101110101" "0101110111" "0101111000" "0101111000" "0101111010" "0101111010" "0101111100" "0101111100" "0101111100" "0101111110" "0101111110" "0110000000" "0110000001" "0110000001" "0110000011" "0110000011" "0110000101" "0110000101" "0110000111" "0110000111" "0110001000" "0110001010" "0110001010" "0110001100" "0110001100" "0110001100" "0110001110" "0110001110" "0110010000" "0110010001" "0110010001" "0110010011" "0110010011" "0110010101" "0110010101" "0110010111" "0110011000" "0110011000" "0110011010" "0110011010" "0110011100" "0110011100" "0110011110" "0110011110" "0110100000" "0110100001" "0110100001" "0110100011" "0110100011" "0110100011" "0110100101" "0110100101" "0110100111" "0110100111" "0110101000" "0110101010" "0110101010" "0110101100" "0110101100" "0110101110" "0110101110" "0110110000" "0110110001" "0110110001" "0110110011" "0110110011" "0110110101" "0110110101" "0110110111" "0110111000" "0110111000" "0110111010" "0110111010" "0110111100" "0110111100" "0110111110" "0110111110" "0111000000" "0111000001" "0111000001" "0111000011" "0111000011" "0111000101" "0111000101" "0111000111" "0111000111" "0111001000" "0111001010" "0111001010" "0111001100" "0111001100" "0111001110" "0111001110" "0111010000" "0111010001" "0111010001" "0111010011" "0111010011" "0111010101" "0111010101" "0111010111" "0111011000" "0111011000" "0111011010" "0111011010" "0111011100" "0111011100" "0111011110" "0111011110" "0111100000" "0111100001" "0111100001" "0111100011" "0111100011" "0111100101" "0111100101" "0111100111" "0111100111" "0111101000" "0111101010" "0111101010" "0111101100" "0111101100" "0111101110" "0111101110" "0111110000" "0111110001" "0111110001" "0111110011" "0111110011" "0111110101" "0111110101" "0111110111" "0111111000" "0111111000" "0111111010" "0111111010" "0111111100" "0111111100" "0111111110" "0111111110" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 1.237
set ClkPeriod 10.001
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM_nP
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 79
set hasByteEnable 0
set MemName a0_compute_gradient_bkb
set CoreName ap_simcore_mem
set PortList { 2 3 }
set DataWd 32
set AddrRange 32
set AddrWd 5
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 1.237
set ClkPeriod 10.001
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 80 \
    name theta_local_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_0_V \
    op interface \
    ports { theta_local_0_V_address0 { O 5 vector } theta_local_0_V_ce0 { O 1 bit } theta_local_0_V_q0 { I 32 vector } theta_local_0_V_address1 { O 5 vector } theta_local_0_V_ce1 { O 1 bit } theta_local_0_V_we1 { O 1 bit } theta_local_0_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 81 \
    name theta_local_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_1_V \
    op interface \
    ports { theta_local_1_V_address0 { O 5 vector } theta_local_1_V_ce0 { O 1 bit } theta_local_1_V_q0 { I 32 vector } theta_local_1_V_address1 { O 5 vector } theta_local_1_V_ce1 { O 1 bit } theta_local_1_V_we1 { O 1 bit } theta_local_1_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 82 \
    name theta_local_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_2_V \
    op interface \
    ports { theta_local_2_V_address0 { O 5 vector } theta_local_2_V_ce0 { O 1 bit } theta_local_2_V_q0 { I 32 vector } theta_local_2_V_address1 { O 5 vector } theta_local_2_V_ce1 { O 1 bit } theta_local_2_V_we1 { O 1 bit } theta_local_2_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 83 \
    name theta_local_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_3_V \
    op interface \
    ports { theta_local_3_V_address0 { O 5 vector } theta_local_3_V_ce0 { O 1 bit } theta_local_3_V_q0 { I 32 vector } theta_local_3_V_address1 { O 5 vector } theta_local_3_V_ce1 { O 1 bit } theta_local_3_V_we1 { O 1 bit } theta_local_3_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 84 \
    name theta_local_4_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_4_V \
    op interface \
    ports { theta_local_4_V_address0 { O 5 vector } theta_local_4_V_ce0 { O 1 bit } theta_local_4_V_q0 { I 32 vector } theta_local_4_V_address1 { O 5 vector } theta_local_4_V_ce1 { O 1 bit } theta_local_4_V_we1 { O 1 bit } theta_local_4_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_4_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 85 \
    name theta_local_5_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_5_V \
    op interface \
    ports { theta_local_5_V_address0 { O 5 vector } theta_local_5_V_ce0 { O 1 bit } theta_local_5_V_q0 { I 32 vector } theta_local_5_V_address1 { O 5 vector } theta_local_5_V_ce1 { O 1 bit } theta_local_5_V_we1 { O 1 bit } theta_local_5_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_5_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 86 \
    name theta_local_6_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_6_V \
    op interface \
    ports { theta_local_6_V_address0 { O 5 vector } theta_local_6_V_ce0 { O 1 bit } theta_local_6_V_q0 { I 32 vector } theta_local_6_V_address1 { O 5 vector } theta_local_6_V_ce1 { O 1 bit } theta_local_6_V_we1 { O 1 bit } theta_local_6_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_6_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 87 \
    name theta_local_7_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_7_V \
    op interface \
    ports { theta_local_7_V_address0 { O 5 vector } theta_local_7_V_ce0 { O 1 bit } theta_local_7_V_q0 { I 32 vector } theta_local_7_V_address1 { O 5 vector } theta_local_7_V_ce1 { O 1 bit } theta_local_7_V_we1 { O 1 bit } theta_local_7_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_7_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 88 \
    name theta_local_8_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_8_V \
    op interface \
    ports { theta_local_8_V_address0 { O 5 vector } theta_local_8_V_ce0 { O 1 bit } theta_local_8_V_q0 { I 32 vector } theta_local_8_V_address1 { O 5 vector } theta_local_8_V_ce1 { O 1 bit } theta_local_8_V_we1 { O 1 bit } theta_local_8_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_8_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 89 \
    name theta_local_9_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_9_V \
    op interface \
    ports { theta_local_9_V_address0 { O 5 vector } theta_local_9_V_ce0 { O 1 bit } theta_local_9_V_q0 { I 32 vector } theta_local_9_V_address1 { O 5 vector } theta_local_9_V_ce1 { O 1 bit } theta_local_9_V_we1 { O 1 bit } theta_local_9_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_9_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 90 \
    name theta_local_10_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_10_V \
    op interface \
    ports { theta_local_10_V_address0 { O 5 vector } theta_local_10_V_ce0 { O 1 bit } theta_local_10_V_q0 { I 32 vector } theta_local_10_V_address1 { O 5 vector } theta_local_10_V_ce1 { O 1 bit } theta_local_10_V_we1 { O 1 bit } theta_local_10_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_10_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 91 \
    name theta_local_11_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_11_V \
    op interface \
    ports { theta_local_11_V_address0 { O 5 vector } theta_local_11_V_ce0 { O 1 bit } theta_local_11_V_q0 { I 32 vector } theta_local_11_V_address1 { O 5 vector } theta_local_11_V_ce1 { O 1 bit } theta_local_11_V_we1 { O 1 bit } theta_local_11_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_11_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 92 \
    name theta_local_12_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_12_V \
    op interface \
    ports { theta_local_12_V_address0 { O 5 vector } theta_local_12_V_ce0 { O 1 bit } theta_local_12_V_q0 { I 32 vector } theta_local_12_V_address1 { O 5 vector } theta_local_12_V_ce1 { O 1 bit } theta_local_12_V_we1 { O 1 bit } theta_local_12_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_12_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 93 \
    name theta_local_13_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_13_V \
    op interface \
    ports { theta_local_13_V_address0 { O 5 vector } theta_local_13_V_ce0 { O 1 bit } theta_local_13_V_q0 { I 32 vector } theta_local_13_V_address1 { O 5 vector } theta_local_13_V_ce1 { O 1 bit } theta_local_13_V_we1 { O 1 bit } theta_local_13_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_13_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 94 \
    name theta_local_14_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_14_V \
    op interface \
    ports { theta_local_14_V_address0 { O 5 vector } theta_local_14_V_ce0 { O 1 bit } theta_local_14_V_q0 { I 32 vector } theta_local_14_V_address1 { O 5 vector } theta_local_14_V_ce1 { O 1 bit } theta_local_14_V_we1 { O 1 bit } theta_local_14_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_14_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 95 \
    name theta_local_15_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_15_V \
    op interface \
    ports { theta_local_15_V_address0 { O 5 vector } theta_local_15_V_ce0 { O 1 bit } theta_local_15_V_q0 { I 32 vector } theta_local_15_V_address1 { O 5 vector } theta_local_15_V_ce1 { O 1 bit } theta_local_15_V_we1 { O 1 bit } theta_local_15_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_15_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 96 \
    name theta_local_16_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_16_V \
    op interface \
    ports { theta_local_16_V_address0 { O 5 vector } theta_local_16_V_ce0 { O 1 bit } theta_local_16_V_q0 { I 32 vector } theta_local_16_V_address1 { O 5 vector } theta_local_16_V_ce1 { O 1 bit } theta_local_16_V_we1 { O 1 bit } theta_local_16_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_16_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 97 \
    name theta_local_17_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_17_V \
    op interface \
    ports { theta_local_17_V_address0 { O 5 vector } theta_local_17_V_ce0 { O 1 bit } theta_local_17_V_q0 { I 32 vector } theta_local_17_V_address1 { O 5 vector } theta_local_17_V_ce1 { O 1 bit } theta_local_17_V_we1 { O 1 bit } theta_local_17_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_17_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 98 \
    name theta_local_18_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_18_V \
    op interface \
    ports { theta_local_18_V_address0 { O 5 vector } theta_local_18_V_ce0 { O 1 bit } theta_local_18_V_q0 { I 32 vector } theta_local_18_V_address1 { O 5 vector } theta_local_18_V_ce1 { O 1 bit } theta_local_18_V_we1 { O 1 bit } theta_local_18_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_18_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 99 \
    name theta_local_19_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_19_V \
    op interface \
    ports { theta_local_19_V_address0 { O 5 vector } theta_local_19_V_ce0 { O 1 bit } theta_local_19_V_q0 { I 32 vector } theta_local_19_V_address1 { O 5 vector } theta_local_19_V_ce1 { O 1 bit } theta_local_19_V_we1 { O 1 bit } theta_local_19_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_19_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 100 \
    name theta_local_20_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_20_V \
    op interface \
    ports { theta_local_20_V_address0 { O 5 vector } theta_local_20_V_ce0 { O 1 bit } theta_local_20_V_q0 { I 32 vector } theta_local_20_V_address1 { O 5 vector } theta_local_20_V_ce1 { O 1 bit } theta_local_20_V_we1 { O 1 bit } theta_local_20_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_20_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 101 \
    name theta_local_21_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_21_V \
    op interface \
    ports { theta_local_21_V_address0 { O 5 vector } theta_local_21_V_ce0 { O 1 bit } theta_local_21_V_q0 { I 32 vector } theta_local_21_V_address1 { O 5 vector } theta_local_21_V_ce1 { O 1 bit } theta_local_21_V_we1 { O 1 bit } theta_local_21_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_21_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 102 \
    name theta_local_22_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_22_V \
    op interface \
    ports { theta_local_22_V_address0 { O 5 vector } theta_local_22_V_ce0 { O 1 bit } theta_local_22_V_q0 { I 32 vector } theta_local_22_V_address1 { O 5 vector } theta_local_22_V_ce1 { O 1 bit } theta_local_22_V_we1 { O 1 bit } theta_local_22_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_22_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 103 \
    name theta_local_23_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_23_V \
    op interface \
    ports { theta_local_23_V_address0 { O 5 vector } theta_local_23_V_ce0 { O 1 bit } theta_local_23_V_q0 { I 32 vector } theta_local_23_V_address1 { O 5 vector } theta_local_23_V_ce1 { O 1 bit } theta_local_23_V_we1 { O 1 bit } theta_local_23_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_23_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 104 \
    name theta_local_24_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_24_V \
    op interface \
    ports { theta_local_24_V_address0 { O 5 vector } theta_local_24_V_ce0 { O 1 bit } theta_local_24_V_q0 { I 32 vector } theta_local_24_V_address1 { O 5 vector } theta_local_24_V_ce1 { O 1 bit } theta_local_24_V_we1 { O 1 bit } theta_local_24_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_24_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 105 \
    name theta_local_25_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_25_V \
    op interface \
    ports { theta_local_25_V_address0 { O 5 vector } theta_local_25_V_ce0 { O 1 bit } theta_local_25_V_q0 { I 32 vector } theta_local_25_V_address1 { O 5 vector } theta_local_25_V_ce1 { O 1 bit } theta_local_25_V_we1 { O 1 bit } theta_local_25_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_25_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 106 \
    name theta_local_26_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_26_V \
    op interface \
    ports { theta_local_26_V_address0 { O 5 vector } theta_local_26_V_ce0 { O 1 bit } theta_local_26_V_q0 { I 32 vector } theta_local_26_V_address1 { O 5 vector } theta_local_26_V_ce1 { O 1 bit } theta_local_26_V_we1 { O 1 bit } theta_local_26_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_26_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 107 \
    name theta_local_27_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_27_V \
    op interface \
    ports { theta_local_27_V_address0 { O 5 vector } theta_local_27_V_ce0 { O 1 bit } theta_local_27_V_q0 { I 32 vector } theta_local_27_V_address1 { O 5 vector } theta_local_27_V_ce1 { O 1 bit } theta_local_27_V_we1 { O 1 bit } theta_local_27_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_27_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 108 \
    name theta_local_28_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_28_V \
    op interface \
    ports { theta_local_28_V_address0 { O 5 vector } theta_local_28_V_ce0 { O 1 bit } theta_local_28_V_q0 { I 32 vector } theta_local_28_V_address1 { O 5 vector } theta_local_28_V_ce1 { O 1 bit } theta_local_28_V_we1 { O 1 bit } theta_local_28_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_28_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 109 \
    name theta_local_29_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_29_V \
    op interface \
    ports { theta_local_29_V_address0 { O 5 vector } theta_local_29_V_ce0 { O 1 bit } theta_local_29_V_q0 { I 32 vector } theta_local_29_V_address1 { O 5 vector } theta_local_29_V_ce1 { O 1 bit } theta_local_29_V_we1 { O 1 bit } theta_local_29_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_29_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 110 \
    name theta_local_30_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_30_V \
    op interface \
    ports { theta_local_30_V_address0 { O 5 vector } theta_local_30_V_ce0 { O 1 bit } theta_local_30_V_q0 { I 32 vector } theta_local_30_V_address1 { O 5 vector } theta_local_30_V_ce1 { O 1 bit } theta_local_30_V_we1 { O 1 bit } theta_local_30_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_30_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 111 \
    name theta_local_31_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename theta_local_31_V \
    op interface \
    ports { theta_local_31_V_address0 { O 5 vector } theta_local_31_V_ce0 { O 1 bit } theta_local_31_V_q0 { I 32 vector } theta_local_31_V_address1 { O 5 vector } theta_local_31_V_ce1 { O 1 bit } theta_local_31_V_we1 { O 1 bit } theta_local_31_V_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'theta_local_31_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 113 \
    name training_instance_V_s \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_s \
    op interface \
    ports { training_instance_V_s_address0 { O 5 vector } training_instance_V_s_ce0 { O 1 bit } training_instance_V_s_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_s'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 114 \
    name training_instance_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_1 \
    op interface \
    ports { training_instance_V_1_address0 { O 5 vector } training_instance_V_1_ce0 { O 1 bit } training_instance_V_1_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 115 \
    name training_instance_V_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_2 \
    op interface \
    ports { training_instance_V_2_address0 { O 5 vector } training_instance_V_2_ce0 { O 1 bit } training_instance_V_2_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 116 \
    name training_instance_V_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_3 \
    op interface \
    ports { training_instance_V_3_address0 { O 5 vector } training_instance_V_3_ce0 { O 1 bit } training_instance_V_3_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 117 \
    name training_instance_V_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_4 \
    op interface \
    ports { training_instance_V_4_address0 { O 5 vector } training_instance_V_4_ce0 { O 1 bit } training_instance_V_4_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 118 \
    name training_instance_V_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_5 \
    op interface \
    ports { training_instance_V_5_address0 { O 5 vector } training_instance_V_5_ce0 { O 1 bit } training_instance_V_5_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 119 \
    name training_instance_V_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_6 \
    op interface \
    ports { training_instance_V_6_address0 { O 5 vector } training_instance_V_6_ce0 { O 1 bit } training_instance_V_6_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 120 \
    name training_instance_V_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_7 \
    op interface \
    ports { training_instance_V_7_address0 { O 5 vector } training_instance_V_7_ce0 { O 1 bit } training_instance_V_7_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 121 \
    name training_instance_V_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_8 \
    op interface \
    ports { training_instance_V_8_address0 { O 5 vector } training_instance_V_8_ce0 { O 1 bit } training_instance_V_8_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 122 \
    name training_instance_V_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_9 \
    op interface \
    ports { training_instance_V_9_address0 { O 5 vector } training_instance_V_9_ce0 { O 1 bit } training_instance_V_9_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 123 \
    name training_instance_V_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_10 \
    op interface \
    ports { training_instance_V_10_address0 { O 5 vector } training_instance_V_10_ce0 { O 1 bit } training_instance_V_10_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 124 \
    name training_instance_V_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_11 \
    op interface \
    ports { training_instance_V_11_address0 { O 5 vector } training_instance_V_11_ce0 { O 1 bit } training_instance_V_11_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 125 \
    name training_instance_V_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_12 \
    op interface \
    ports { training_instance_V_12_address0 { O 5 vector } training_instance_V_12_ce0 { O 1 bit } training_instance_V_12_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 126 \
    name training_instance_V_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_13 \
    op interface \
    ports { training_instance_V_13_address0 { O 5 vector } training_instance_V_13_ce0 { O 1 bit } training_instance_V_13_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 127 \
    name training_instance_V_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_14 \
    op interface \
    ports { training_instance_V_14_address0 { O 5 vector } training_instance_V_14_ce0 { O 1 bit } training_instance_V_14_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 128 \
    name training_instance_V_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_15 \
    op interface \
    ports { training_instance_V_15_address0 { O 5 vector } training_instance_V_15_ce0 { O 1 bit } training_instance_V_15_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 129 \
    name training_instance_V_16 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_16 \
    op interface \
    ports { training_instance_V_16_address0 { O 5 vector } training_instance_V_16_ce0 { O 1 bit } training_instance_V_16_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 130 \
    name training_instance_V_17 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_17 \
    op interface \
    ports { training_instance_V_17_address0 { O 5 vector } training_instance_V_17_ce0 { O 1 bit } training_instance_V_17_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 131 \
    name training_instance_V_18 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_18 \
    op interface \
    ports { training_instance_V_18_address0 { O 5 vector } training_instance_V_18_ce0 { O 1 bit } training_instance_V_18_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 132 \
    name training_instance_V_19 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_19 \
    op interface \
    ports { training_instance_V_19_address0 { O 5 vector } training_instance_V_19_ce0 { O 1 bit } training_instance_V_19_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 133 \
    name training_instance_V_20 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_20 \
    op interface \
    ports { training_instance_V_20_address0 { O 5 vector } training_instance_V_20_ce0 { O 1 bit } training_instance_V_20_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 134 \
    name training_instance_V_21 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_21 \
    op interface \
    ports { training_instance_V_21_address0 { O 5 vector } training_instance_V_21_ce0 { O 1 bit } training_instance_V_21_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 135 \
    name training_instance_V_22 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_22 \
    op interface \
    ports { training_instance_V_22_address0 { O 5 vector } training_instance_V_22_ce0 { O 1 bit } training_instance_V_22_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 136 \
    name training_instance_V_23 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_23 \
    op interface \
    ports { training_instance_V_23_address0 { O 5 vector } training_instance_V_23_ce0 { O 1 bit } training_instance_V_23_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 137 \
    name training_instance_V_24 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_24 \
    op interface \
    ports { training_instance_V_24_address0 { O 5 vector } training_instance_V_24_ce0 { O 1 bit } training_instance_V_24_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 138 \
    name training_instance_V_25 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_25 \
    op interface \
    ports { training_instance_V_25_address0 { O 5 vector } training_instance_V_25_ce0 { O 1 bit } training_instance_V_25_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 139 \
    name training_instance_V_26 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_26 \
    op interface \
    ports { training_instance_V_26_address0 { O 5 vector } training_instance_V_26_ce0 { O 1 bit } training_instance_V_26_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 140 \
    name training_instance_V_27 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_27 \
    op interface \
    ports { training_instance_V_27_address0 { O 5 vector } training_instance_V_27_ce0 { O 1 bit } training_instance_V_27_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 141 \
    name training_instance_V_28 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_28 \
    op interface \
    ports { training_instance_V_28_address0 { O 5 vector } training_instance_V_28_ce0 { O 1 bit } training_instance_V_28_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 142 \
    name training_instance_V_29 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_29 \
    op interface \
    ports { training_instance_V_29_address0 { O 5 vector } training_instance_V_29_ce0 { O 1 bit } training_instance_V_29_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 143 \
    name training_instance_V_30 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_30 \
    op interface \
    ports { training_instance_V_30_address0 { O 5 vector } training_instance_V_30_ce0 { O 1 bit } training_instance_V_30_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 144 \
    name training_instance_V_31 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename training_instance_V_31 \
    op interface \
    ports { training_instance_V_31_address0 { O 5 vector } training_instance_V_31_ce0 { O 1 bit } training_instance_V_31_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'training_instance_V_31'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 112 \
    name training_label_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_training_label_V \
    op interface \
    ports { training_label_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


