# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../10gbaser_trd.ip_user_files/ipstatic/hdl" -d "SIMULATION=1" -d "OOB_SIM=1" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_1b0_0/sim/mac_phy_xlconstant_1b0_0.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_1b1_0/sim/mac_phy_xlconstant_1b1_0.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_3b101_0/sim/mac_phy_xlconstant_3b101_0.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_8b0_0/sim/mac_phy_xlconstant_8b0_0.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/ten_gig_eth_mac_v15_1_1/hdl/mac_phy_ten_gig_eth_mac_ch1_0_core.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/synth/mac_phy_ten_gig_eth_mac_ch1_0_sync_resetn.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/synth/mac_phy_ten_gig_eth_mac_ch1_0_block.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/synth/mac_phy_ten_gig_eth_mac_ch1_0.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gthe3_channel_wrapper.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_top.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_ff_synchronizer_rst.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_ff_synchronizer.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_and_reset.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_sim_speedup_controller.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_cable_pull_logic.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_block.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/ten_gig_eth_mac_v15_1_1/hdl/mac_phy_ten_gig_eth_mac_ch0_0_core.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_block.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_block.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_support.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/gtwizard_ultrascale_v1_7_gthe3_common.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/sim/bd_0423.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_0/sim/bd_0423_ila_lib_0.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/bd_0423_g_inst_0_gigantic_mux.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/sim/mac_phy_system_ila_mac_phy1_0.v" \
"../../../../10gbaser_trd.ip_user_files/bd/mac_phy/sim/mac_phy.v" \
"../../../../10gbaser_trd.srcs/sim/axis_data_fifo_0.v" \
"../../../../10gbaser_trd.srcs/sources_1/ip/bb_interface_fifo/sim/bb_interface_fifo.v" \
"../../../../10gbaser_trd.srcs/sources_1/ip/ila_interface/sim/ila_interface.v" \
"../../../../10gbaser_trd.srcs/axi_stream_lb.v" \
"../../../../../../../sources/hdl/debouncer.v" \
"../../../../10gbaser_trd.srcs/eth_performance_monitor.v" \
"../../../../../../../sources/hdl/kcu105_10gbaser_top.v" \
"../../../../10gbaser_trd.srcs/sources_1/bd/mac_phy/hdl/mac_phy_wrapper.v" \
"../../../../10gbaser_trd.srcs/registers.v" \
"../../../../10gbaser_trd.srcs/sync_registers.v" \
"../../../../10gbaser_trd.srcs/synchronizer_simple.v" \
"../../../../10gbaser_trd.srcs/tgm_address_decoder.v" \
"../../../../10gbaser_trd.srcs/tgm_axi_lite_ipif.v" \
"../../../../10gbaser_trd.srcs/tgm_counter_f.v" \
"../../../../10gbaser_trd.srcs/tgm_pselect_f.v" \
"../../../../10gbaser_trd.srcs/tgm_slave_attachment.v" \
"../../../../10gbaser_trd.srcs/user_registers_slave.v" \

sv xil_defaultlib  --include "../../../../10gbaser_trd.ip_user_files/ipstatic/hdl" -d "SIMULATION=1" -d "OOB_SIM=1" \
"../../../../10gbaser_trd.srcs/sources_1/new/axi_stream_gen.sv" \
"../../../../10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv" \
"../../../../10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv" \
"../../../../10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv" \

verilog xil_defaultlib  --include "../../../../10gbaser_trd.ip_user_files/ipstatic/hdl" -d "SIMULATION=1" -d "OOB_SIM=1" \
"../../../../../../../sources/testbench/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
