# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--trace --cc --exe -O3 --threads-dpi all -I/home/jy/CECS-Lab/simulator/IP/mycpu -Mdir /home/jy/CECS-Lab/simulator/build -DDIFF /home/jy/CECS-Lab/simulator/sim/sim.cpp /home/jy/CECS-Lab/simulator/sim/utils/disasm.cpp /home/jy/CECS-Lab/simulator/sim/utils/get_time.c /home/jy/CECS-Lab/simulator/sim/difftest/difftest.cpp /home/jy/CECS-Lab/simulator/sim/sdb/expr.cpp /home/jy/CECS-Lab/simulator/sim/sdb/sdb.cpp /home/jy/CECS-Lab/simulator/sim/build.cpp /home/jy/CECS-Lab/simulator/sim/device/serial.c /home/jy/CECS-Lab/simulator/sim/device/disk.c /home/jy/CECS-Lab/simulator/sim/device/keyboard.c /home/jy/CECS-Lab/simulator/sim/device/timer.c /home/jy/CECS-Lab/simulator/sim/device/device.c /home/jy/CECS-Lab/simulator/sim/device/vga.c /home/jy/CECS-Lab/simulator/sim/device/io/mmio.c /home/jy/CECS-Lab/simulator/sim/device/io/map.c /home/jy/CECS-Lab/simulator/sim/main.cpp /home/jy/CECS-Lab/simulator/sim/memory/paddr.cpp -CFLAGS -I/home/jy/CECS-Lab/simulator/sim/include /home/jy/CECS-Lab/simulator/IP/mycpu/CPU.sv"
S      1693  3150131  1699943054   337382184  1699943054   337382184 "/home/jy/CECS-Lab/simulator/IP/mycpu/./include/config.sv"
S      2258  3150127  1699942750   195251545  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/ALU.sv"
S      1051  3148317  1699942750   195251545  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/BRAM_bytewrite.sv"
S       818  3150128  1699942750   195251545  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/BRAM_common.sv"
S      1174  3150129  1699942750   195251545  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/Branch.sv"
S     18552  3148318  1699942750   199222795  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/CPU.sv"
S      2354  3148319  1699942750   199222795  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/CSR.sv"
S     22766  3148320  1700203657   380517028  1700203657   380517028 "/home/jy/CECS-Lab/simulator/IP/mycpu/DCache.sv"
S       888  3148321  1699942750   203194047  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/DCache_Read_Ctrl.sv"
S      1087  3148322  1699942750   203194047  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/DCache_Write_Ctrl.sv"
S      5164  3150130  1699942750   203194047  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/Decode.sv"
S       278  3148323  1699942750   207165298  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/Exp_Commit.sv"
S      4513  3148324  1699942750   207165298  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/Hazard.sv"
S     10666  3148325  1699942750   207165298  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/ICache.sv"
S       341  3148326  1699942750   211136550  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/Mux2_1.sv"
S       477  3148327  1699942750   211136550  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/Mux4_1.sv"
S       225  3148328  1699942750   211136550  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/NPC_Mux.sv"
S       507  3148329  1699942750   211136550  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/PC.sv"
S       757  3148330  1699942750   215107801  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/Priv.sv"
S      1296  3148332  1699942750   215107801  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/Regfile.sv"
S      1731  3148333  1699942750   219079053  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/SegReg_EX_LS.sv"
S      2632  3148334  1699942750   219079053  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/SegReg_ID_EX.sv"
S       647  3148335  1699942750   219079053  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/SegReg_IF1_IF2.sv"
S       767  3148336  1699942750   223050303  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/SegReg_IF2_ID.sv"
S      2023  3148337  1699942750   223050303  1699865422   130982000 "/home/jy/CECS-Lab/simulator/IP/mycpu/SegReg_LS_WB.sv"
S      5673  3148338  1699954091   632919772  1699954091   632919772 "/home/jy/CECS-Lab/simulator/IP/mycpu/axi_arbiter.sv"
T      5849  3148662  1700208879   570443985  1700208879   570443985 "/home/jy/CECS-Lab/simulator/build/VCPU.cpp"
T      4019  3148661  1700208879   570443985  1700208879   570443985 "/home/jy/CECS-Lab/simulator/build/VCPU.h"
T      4302  3148672  1700208879   582443751  1700208879   582443751 "/home/jy/CECS-Lab/simulator/build/VCPU.mk"
T     18372  3148660  1700208879   570443985  1700208879   570443985 "/home/jy/CECS-Lab/simulator/build/VCPU__ConstPool_0.cpp"
T       669  3148659  1700208879   570443985  1700208879   570443985 "/home/jy/CECS-Lab/simulator/build/VCPU__Dpi.cpp"
T       883  3148658  1700208879   570443985  1700208879   570443985 "/home/jy/CECS-Lab/simulator/build/VCPU__Dpi.h"
T       828  3148656  1700208879   570443985  1700208879   570443985 "/home/jy/CECS-Lab/simulator/build/VCPU__Syms.cpp"
T      1146  3148657  1700208879   570443985  1700208879   570443985 "/home/jy/CECS-Lab/simulator/build/VCPU__Syms.h"
T     62277  3148670  1700208879   582443751  1700208879   582443751 "/home/jy/CECS-Lab/simulator/build/VCPU__Trace__0.cpp"
T    105313  3148669  1700208879   578443830  1700208879   578443830 "/home/jy/CECS-Lab/simulator/build/VCPU__Trace__0__Slow.cpp"
T     13263  3148663  1700208879   574443908  1700208879   574443908 "/home/jy/CECS-Lab/simulator/build/VCPU___024root.h"
T    210537  3148668  1700208879   578443830  1700208879   578443830 "/home/jy/CECS-Lab/simulator/build/VCPU___024root__DepSet_h295dba0a__0.cpp"
T    125534  3148666  1700208879   574443908  1700208879   574443908 "/home/jy/CECS-Lab/simulator/build/VCPU___024root__DepSet_h295dba0a__0__Slow.cpp"
T      3522  3148667  1700208879   574443908  1700208879   574443908 "/home/jy/CECS-Lab/simulator/build/VCPU___024root__DepSet_h6c062b6c__0.cpp"
T       884  3148665  1700208879   574443908  1700208879   574443908 "/home/jy/CECS-Lab/simulator/build/VCPU___024root__DepSet_h6c062b6c__0__Slow.cpp"
T       665  3148664  1700208879   574443908  1700208879   574443908 "/home/jy/CECS-Lab/simulator/build/VCPU___024root__Slow.cpp"
T      2407  3148673  1700208879   582443751  1700208879   582443751 "/home/jy/CECS-Lab/simulator/build/VCPU__ver.d"
T         0        0  1700208879   582443751  1700208879   582443751 "/home/jy/CECS-Lab/simulator/build/VCPU__verFiles.dat"
T      1733  3148671  1700208879   582443751  1700208879   582443751 "/home/jy/CECS-Lab/simulator/build/VCPU_classes.mk"
S  14000672  2401019  1698979413   149861765  1698979413   149861765 "/usr/local/bin/verilator_bin"
S      4926  2529992  1698979413   377859625  1698979413   377859625 "/usr/local/share/verilator/include/verilated_std.sv"
