#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat May 25 00:07:03 2019
# Process ID: 25028
# Current directory: C:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.runs/design_1_RC_RECEIVER_0_2_synth_1
# Command line: vivado.exe -log design_1_RC_RECEIVER_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_RC_RECEIVER_0_2.tcl
# Log file: C:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.runs/design_1_RC_RECEIVER_0_2_synth_1/design_1_RC_RECEIVER_0_2.vds
# Journal file: C:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.runs/design_1_RC_RECEIVER_0_2_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_RC_RECEIVER_0_2.tcl -notrace
Command: synth_design -top design_1_RC_RECEIVER_0_2 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23916 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 391.867 ; gain = 100.281
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_RC_RECEIVER_0_2' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ip/design_1_RC_RECEIVER_0_2/synth/design_1_RC_RECEIVER_0_2.vhd:132]
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_TEST_CHAN_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_TEST_CHAN_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_TEST_NORM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_TEST_NORM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_TEST_REV_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_TEST_REV_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RC_RECEIVER' declared at 'c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:12' bound to instance 'U0' of component 'RC_RECEIVER' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ip/design_1_RC_RECEIVER_0_2/synth/design_1_RC_RECEIVER_0_2.vhd:314]
INFO: [Synth 8-638] synthesizing module 'RC_RECEIVER' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:97]
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_TEST_CHAN_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_TEST_CHAN_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_TEST_NORM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_TEST_NORM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_TEST_REV_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_TEST_REV_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:274]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:277]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:329]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:331]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:334]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:336]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:339]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:342]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:344]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:346]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:348]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:350]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:352]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:354]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:356]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:358]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:360]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:362]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:365]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:367]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:369]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:371]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:373]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:375]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:377]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:379]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:381]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:383]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:385]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:404]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:407]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:410]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:413]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:416]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:419]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:422]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:425]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:428]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:431]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:434]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:437]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:440]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:443]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:446]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:449]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:452]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:455]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:458]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:461]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:464]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:497]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:499]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RC_RECEIVER_lookubkb' declared at 'c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_lookubkb.vhd:128' bound to instance 'lookuptable_U' of component 'RC_RECEIVER_lookubkb' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:791]
INFO: [Synth 8-638] synthesizing module 'RC_RECEIVER_lookubkb' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_lookubkb.vhd:141]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RC_RECEIVER_lookubkb_rom' declared at 'c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_lookubkb.vhd:12' bound to instance 'RC_RECEIVER_lookubkb_rom_U' of component 'RC_RECEIVER_lookubkb_rom' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_lookubkb.vhd:153]
INFO: [Synth 8-638] synthesizing module 'RC_RECEIVER_lookubkb_rom' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_lookubkb.vhd:27]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RC_RECEIVER_lookubkb_rom' (1#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_lookubkb.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'RC_RECEIVER_lookubkb' (2#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_lookubkb.vhd:141]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'RC_RECEIVER_buffecud' declared at 'c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_buffecud.vhd:106' bound to instance 'buffer_r_U' of component 'RC_RECEIVER_buffecud' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:803]
INFO: [Synth 8-638] synthesizing module 'RC_RECEIVER_buffecud' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_buffecud.vhd:126]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'RC_RECEIVER_buffecud_ram' declared at 'c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_buffecud.vhd:13' bound to instance 'RC_RECEIVER_buffecud_ram_U' of component 'RC_RECEIVER_buffecud_ram' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_buffecud.vhd:145]
INFO: [Synth 8-638] synthesizing module 'RC_RECEIVER_buffecud_ram' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_buffecud.vhd:36]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RC_RECEIVER_buffecud_ram' (3#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_buffecud.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'RC_RECEIVER_buffecud' (4#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_buffecud.vhd:126]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RC_RECEIVER_CTRL_s_axi' declared at 'c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_CTRL_s_axi.vhd:12' bound to instance 'RC_RECEIVER_CTRL_s_axi_U' of component 'RC_RECEIVER_CTRL_s_axi' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:822]
INFO: [Synth 8-638] synthesizing module 'RC_RECEIVER_CTRL_s_axi' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_CTRL_s_axi.vhd:77]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'RC_RECEIVER_CTRL_s_axi_ram' declared at 'c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_CTRL_s_axi.vhd:503' bound to instance 'int_SBUS_data' of component 'RC_RECEIVER_CTRL_s_axi_ram' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_CTRL_s_axi.vhd:164]
INFO: [Synth 8-638] synthesizing module 'RC_RECEIVER_CTRL_s_axi_ram' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_CTRL_s_axi.vhd:526]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RC_RECEIVER_CTRL_s_axi_ram' (5#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_CTRL_s_axi.vhd:526]
INFO: [Synth 8-256] done synthesizing module 'RC_RECEIVER_CTRL_s_axi' (6#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_CTRL_s_axi.vhd:77]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RC_RECEIVER_TEST_CHAN_s_axi' declared at 'c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_TEST_CHAN_s_axi.vhd:12' bound to instance 'RC_RECEIVER_TEST_CHAN_s_axi_U' of component 'RC_RECEIVER_TEST_CHAN_s_axi' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:856]
INFO: [Synth 8-638] synthesizing module 'RC_RECEIVER_TEST_CHAN_s_axi' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_TEST_CHAN_s_axi.vhd:52]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'RC_RECEIVER_TEST_CHAN_s_axi_ram' declared at 'c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_TEST_CHAN_s_axi.vhd:312' bound to instance 'int_channel_data' of component 'RC_RECEIVER_TEST_CHAN_s_axi_ram' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_TEST_CHAN_s_axi.vhd:125]
INFO: [Synth 8-638] synthesizing module 'RC_RECEIVER_TEST_CHAN_s_axi_ram' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_TEST_CHAN_s_axi.vhd:335]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RC_RECEIVER_TEST_CHAN_s_axi_ram' (7#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_TEST_CHAN_s_axi.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'RC_RECEIVER_TEST_CHAN_s_axi' (8#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_TEST_CHAN_s_axi.vhd:52]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RC_RECEIVER_TEST_NORM_s_axi' declared at 'c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_TEST_NORM_s_axi.vhd:12' bound to instance 'RC_RECEIVER_TEST_NORM_s_axi_U' of component 'RC_RECEIVER_TEST_NORM_s_axi' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:886]
INFO: [Synth 8-638] synthesizing module 'RC_RECEIVER_TEST_NORM_s_axi' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_TEST_NORM_s_axi.vhd:52]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'RC_RECEIVER_TEST_NORM_s_axi_ram' declared at 'c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_TEST_NORM_s_axi.vhd:312' bound to instance 'int_norm_out' of component 'RC_RECEIVER_TEST_NORM_s_axi_ram' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_TEST_NORM_s_axi.vhd:125]
INFO: [Synth 8-638] synthesizing module 'RC_RECEIVER_TEST_NORM_s_axi_ram' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_TEST_NORM_s_axi.vhd:335]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RC_RECEIVER_TEST_NORM_s_axi_ram' (9#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_TEST_NORM_s_axi.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'RC_RECEIVER_TEST_NORM_s_axi' (10#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_TEST_NORM_s_axi.vhd:52]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RC_RECEIVER_TEST_REV_s_axi' declared at 'c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_TEST_REV_s_axi.vhd:12' bound to instance 'RC_RECEIVER_TEST_REV_s_axi_U' of component 'RC_RECEIVER_TEST_REV_s_axi' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:916]
INFO: [Synth 8-638] synthesizing module 'RC_RECEIVER_TEST_REV_s_axi' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_TEST_REV_s_axi.vhd:52]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'RC_RECEIVER_TEST_REV_s_axi_ram' declared at 'c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_TEST_REV_s_axi.vhd:312' bound to instance 'int_reverse_out' of component 'RC_RECEIVER_TEST_REV_s_axi_ram' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_TEST_REV_s_axi.vhd:125]
INFO: [Synth 8-638] synthesizing module 'RC_RECEIVER_TEST_REV_s_axi_ram' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_TEST_REV_s_axi.vhd:335]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RC_RECEIVER_TEST_REV_s_axi_ram' (11#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_TEST_REV_s_axi.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'RC_RECEIVER_TEST_REV_s_axi' (12#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_TEST_REV_s_axi.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element tmp_67_reg_2902_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:1227]
WARNING: [Synth 8-6014] Unused sequential element lost_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:1316]
INFO: [Synth 8-256] done synthesizing module 'RC_RECEIVER' (13#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'design_1_RC_RECEIVER_0_2' (14#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ip/design_1_RC_RECEIVER_0_2/synth/design_1_RC_RECEIVER_0_2.vhd:132]
WARNING: [Synth 8-3331] design RC_RECEIVER_buffecud has unconnected port reset
WARNING: [Synth 8-3331] design RC_RECEIVER_lookubkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 476.605 ; gain = 185.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 476.605 ; gain = 185.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 476.605 ; gain = 185.020
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ip/design_1_RC_RECEIVER_0_2/constraints/RC_RECEIVER_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ip/design_1_RC_RECEIVER_0_2/constraints/RC_RECEIVER_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.runs/design_1_RC_RECEIVER_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.runs/design_1_RC_RECEIVER_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 841.723 ; gain = 1.395
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 841.723 ; gain = 550.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 841.723 ; gain = 550.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.runs/design_1_RC_RECEIVER_0_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 841.723 ; gain = 550.137
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_lookubkb.vhd:117]
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element int_SBUS_data_shift_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_CTRL_s_axi.vhd:448]
WARNING: [Synth 8-3936] Found unconnected internal register 'waddr_reg' and it is trimmed from '15' to '14' bits. [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_TEST_CHAN_s_axi.vhd:200]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'RC_RECEIVER_TEST_CHAN_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'RC_RECEIVER_TEST_CHAN_s_axi'
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'waddr_reg' and it is trimmed from '15' to '14' bits. [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_TEST_NORM_s_axi.vhd:200]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'RC_RECEIVER_TEST_NORM_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'RC_RECEIVER_TEST_NORM_s_axi'
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'waddr_reg' and it is trimmed from '15' to '14' bits. [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_TEST_REV_s_axi.vhd:200]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'RC_RECEIVER_TEST_REV_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'RC_RECEIVER_TEST_REV_s_axi'
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_6_fu_1619_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_fu_1523_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_fu_1619_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_fu_1523_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reverse_out_d0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'RC_RECEIVER_TEST_CHAN_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'RC_RECEIVER_TEST_CHAN_s_axi'
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'RC_RECEIVER_TEST_NORM_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'RC_RECEIVER_TEST_NORM_s_axi'
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'RC_RECEIVER_TEST_REV_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'RC_RECEIVER_TEST_REV_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 841.723 ; gain = 550.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               51 Bit    Registers := 1     
	               32 Bit    Registers := 14    
	               14 Bit    Registers := 3     
	               11 Bit    Registers := 16    
	                8 Bit    Registers := 32    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 22    
+---RAMs : 
	             128K Bit         RAMs := 3     
	              256 Bit         RAMs := 1     
	              200 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	  52 Input     51 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 50    
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 12    
	  25 Input      8 Bit        Muxes := 1     
	  25 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	  31 Input      5 Bit        Muxes := 1     
	  26 Input      5 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RC_RECEIVER_lookubkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module RC_RECEIVER_buffecud_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              200 Bit         RAMs := 1     
Module RC_RECEIVER_CTRL_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module RC_RECEIVER_CTRL_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module RC_RECEIVER_TEST_CHAN_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module RC_RECEIVER_TEST_CHAN_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module RC_RECEIVER_TEST_NORM_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module RC_RECEIVER_TEST_NORM_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module RC_RECEIVER_TEST_REV_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module RC_RECEIVER_TEST_REV_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module RC_RECEIVER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 16    
	                8 Bit    Registers := 29    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  52 Input     51 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	  25 Input      8 Bit        Muxes := 1     
	  25 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	  31 Input      5 Bit        Muxes := 1     
	  26 Input      5 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "tmp_2_fu_1523_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_fu_1619_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element lookuptable_U/RC_RECEIVER_lookubkb_rom_U/q0_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_lookubkb.vhd:117]
INFO: [Synth 8-3971] The signal buffer_r_U/RC_RECEIVER_buffecud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_SBUS_data/gen_write[1].mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element int_channel_data/q0_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_TEST_CHAN_s_axi.vhd:370]
INFO: [Synth 8-3971] The signal int_channel_data/gen_write[1].mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element int_norm_out/q0_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_TEST_NORM_s_axi.vhd:370]
INFO: [Synth 8-3971] The signal int_norm_out/gen_write[1].mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element int_reverse_out/q0_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/e742/hdl/vhdl/RC_RECEIVER_TEST_REV_s_axi.vhd:370]
INFO: [Synth 8-3971] The signal int_reverse_out/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/RC_RECEIVER_CTRL_s_axi_U/\rstate_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/RC_RECEIVER_CTRL_s_axi_U/\wstate_reg[2] )
WARNING: [Synth 8-3332] Sequential element (wstate_reg[2]) is unused and will be removed from module RC_RECEIVER_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (rstate_reg[2]) is unused and will be removed from module RC_RECEIVER_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (waddr_reg[1]) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (waddr_reg[0]) is unused and will be removed from module RC_RECEIVER_TEST_CHAN_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (waddr_reg[1]) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (waddr_reg[0]) is unused and will be removed from module RC_RECEIVER_TEST_NORM_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module RC_RECEIVER_TEST_REV_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module RC_RECEIVER_TEST_REV_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module RC_RECEIVER_TEST_REV_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module RC_RECEIVER_TEST_REV_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module RC_RECEIVER_TEST_REV_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module RC_RECEIVER_TEST_REV_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module RC_RECEIVER_TEST_REV_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module RC_RECEIVER_TEST_REV_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module RC_RECEIVER_TEST_REV_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module RC_RECEIVER_TEST_REV_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module RC_RECEIVER_TEST_REV_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module RC_RECEIVER_TEST_REV_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module RC_RECEIVER_TEST_REV_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module RC_RECEIVER_TEST_REV_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module RC_RECEIVER_TEST_REV_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module RC_RECEIVER_TEST_REV_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module RC_RECEIVER_TEST_REV_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module RC_RECEIVER_TEST_REV_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module RC_RECEIVER_TEST_REV_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module RC_RECEIVER_TEST_REV_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module RC_RECEIVER_TEST_REV_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module RC_RECEIVER_TEST_REV_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module RC_RECEIVER_TEST_REV_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module RC_RECEIVER_TEST_REV_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module RC_RECEIVER_TEST_REV_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module RC_RECEIVER_TEST_REV_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module RC_RECEIVER_TEST_REV_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module RC_RECEIVER_TEST_REV_s_axi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 841.723 ; gain = 550.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+-------------------------------------------------+---------------+----------------+
|Module Name              | RTL Object                                      | Depth x Width | Implemented As | 
+-------------------------+-------------------------------------------------+---------------+----------------+
|RC_RECEIVER_lookubkb_rom | q0_reg                                          | 256x8         | Block RAM      | 
|RC_RECEIVER              | lookuptable_U/RC_RECEIVER_lookubkb_rom_U/q0_reg | 256x8         | Block RAM      | 
+-------------------------+-------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|RC_RECEIVER_buffecud_ram:        | ram_reg              | 32 x 8(WRITE_FIRST)    | W | R | 32 x 8(WRITE_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|RC_RECEIVER_CTRL_s_axi_ram:      | gen_write[1].mem_reg | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|RC_RECEIVER_TEST_CHAN_s_axi_ram: | gen_write[1].mem_reg | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|RC_RECEIVER_TEST_NORM_s_axi_ram: | gen_write[1].mem_reg | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|RC_RECEIVER_TEST_REV_s_axi_ram:  | gen_write[1].mem_reg | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
+---------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/i_0/buffer_r_U/RC_RECEIVER_buffecud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/RC_RECEIVER_CTRL_s_axi_U/i_1/int_SBUS_data/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/RC_RECEIVER_CTRL_s_axi_U/i_1/int_SBUS_data/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM int_channel_data/gen_write[1].mem_reg to conserve power
INFO: [Synth 8-4480] The timing for the instance U0/RC_RECEIVER_TEST_CHAN_s_axi_U/i_1/int_channel_data/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/RC_RECEIVER_TEST_CHAN_s_axi_U/i_1/int_channel_data/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/RC_RECEIVER_TEST_CHAN_s_axi_U/i_1/int_channel_data/gen_write[1].mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/RC_RECEIVER_TEST_CHAN_s_axi_U/i_1/int_channel_data/gen_write[1].mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM int_norm_out/gen_write[1].mem_reg to conserve power
INFO: [Synth 8-4480] The timing for the instance U0/RC_RECEIVER_TEST_NORM_s_axi_U/i_1/int_norm_out/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/RC_RECEIVER_TEST_NORM_s_axi_U/i_1/int_norm_out/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/RC_RECEIVER_TEST_NORM_s_axi_U/i_1/int_norm_out/gen_write[1].mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/RC_RECEIVER_TEST_NORM_s_axi_U/i_1/int_norm_out/gen_write[1].mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM int_reverse_out/gen_write[1].mem_reg to conserve power
INFO: [Synth 8-4480] The timing for the instance U0/RC_RECEIVER_TEST_REV_s_axi_U/i_1/int_reverse_out/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/RC_RECEIVER_TEST_REV_s_axi_U/i_1/int_reverse_out/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/RC_RECEIVER_TEST_REV_s_axi_U/i_1/int_reverse_out/gen_write[1].mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/RC_RECEIVER_TEST_REV_s_axi_U/i_1/int_reverse_out/gen_write[1].mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_32/lookuptable_U/RC_RECEIVER_lookubkb_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 841.723 ; gain = 550.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 893.148 ; gain = 601.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|RC_RECEIVER_buffecud_ram:        | ram_reg              | 32 x 8(WRITE_FIRST)    | W | R | 32 x 8(WRITE_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|RC_RECEIVER_CTRL_s_axi_ram:      | gen_write[1].mem_reg | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|RC_RECEIVER_TEST_CHAN_s_axi_ram: | gen_write[1].mem_reg | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|RC_RECEIVER_TEST_NORM_s_axi_ram: | gen_write[1].mem_reg | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|RC_RECEIVER_TEST_REV_s_axi_ram:  | gen_write[1].mem_reg | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
+---------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/buffer_r_U/RC_RECEIVER_buffecud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/RC_RECEIVER_CTRL_s_axi_U/int_SBUS_data/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/RC_RECEIVER_CTRL_s_axi_U/int_SBUS_data/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/RC_RECEIVER_TEST_CHAN_s_axi_U/int_channel_data/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/RC_RECEIVER_TEST_CHAN_s_axi_U/int_channel_data/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/RC_RECEIVER_TEST_CHAN_s_axi_U/int_channel_data/gen_write[1].mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/RC_RECEIVER_TEST_CHAN_s_axi_U/int_channel_data/gen_write[1].mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/RC_RECEIVER_TEST_NORM_s_axi_U/int_norm_out/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/RC_RECEIVER_TEST_NORM_s_axi_U/int_norm_out/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/RC_RECEIVER_TEST_NORM_s_axi_U/int_norm_out/gen_write[1].mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/RC_RECEIVER_TEST_NORM_s_axi_U/int_norm_out/gen_write[1].mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/RC_RECEIVER_TEST_REV_s_axi_U/int_reverse_out/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/RC_RECEIVER_TEST_REV_s_axi_U/int_reverse_out/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/RC_RECEIVER_TEST_REV_s_axi_U/int_reverse_out/gen_write[1].mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/RC_RECEIVER_TEST_REV_s_axi_U/int_reverse_out/gen_write[1].mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/lookuptable_U/RC_RECEIVER_lookubkb_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 902.176 ; gain = 610.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 902.176 ; gain = 610.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 902.176 ; gain = 610.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 902.176 ; gain = 610.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 902.176 ; gain = 610.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 902.176 ; gain = 610.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 902.176 ; gain = 610.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT1       |     2|
|2     |LUT2       |    79|
|3     |LUT3       |   200|
|4     |LUT4       |   110|
|5     |LUT5       |   106|
|6     |LUT6       |   364|
|7     |MUXF7      |    15|
|8     |RAMB18E1_1 |     1|
|9     |RAMB18E1_2 |     1|
|10    |RAMB36E1   |     1|
|11    |RAMB36E1_1 |    12|
|12    |FDRE       |   870|
|13    |FDSE       |    10|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------+--------------------------------+------+
|      |Instance                          |Module                          |Cells |
+------+----------------------------------+--------------------------------+------+
|1     |top                               |                                |  1771|
|2     |  U0                              |RC_RECEIVER                     |  1771|
|3     |    RC_RECEIVER_CTRL_s_axi_U      |RC_RECEIVER_CTRL_s_axi          |   202|
|4     |      int_SBUS_data               |RC_RECEIVER_CTRL_s_axi_ram      |    74|
|5     |    RC_RECEIVER_TEST_CHAN_s_axi_U |RC_RECEIVER_TEST_CHAN_s_axi     |   228|
|6     |      int_channel_data            |RC_RECEIVER_TEST_CHAN_s_axi_ram |   164|
|7     |    RC_RECEIVER_TEST_NORM_s_axi_U |RC_RECEIVER_TEST_NORM_s_axi     |   267|
|8     |      int_norm_out                |RC_RECEIVER_TEST_NORM_s_axi_ram |   203|
|9     |    RC_RECEIVER_TEST_REV_s_axi_U  |RC_RECEIVER_TEST_REV_s_axi      |   182|
|10    |      int_reverse_out             |RC_RECEIVER_TEST_REV_s_axi_ram  |   118|
|11    |    buffer_r_U                    |RC_RECEIVER_buffecud            |    77|
|12    |      RC_RECEIVER_buffecud_ram_U  |RC_RECEIVER_buffecud_ram        |    77|
|13    |    lookuptable_U                 |RC_RECEIVER_lookubkb            |   107|
|14    |      RC_RECEIVER_lookubkb_rom_U  |RC_RECEIVER_lookubkb_rom        |   107|
+------+----------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 902.176 ; gain = 610.590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 116 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 902.176 ; gain = 245.473
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 902.176 ; gain = 610.590
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
201 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 902.176 ; gain = 619.691
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.runs/design_1_RC_RECEIVER_0_2_synth_1/design_1_RC_RECEIVER_0_2.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ip/design_1_RC_RECEIVER_0_2/design_1_RC_RECEIVER_0_2.xci
INFO: [Coretcl 2-1174] Renamed 13 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.runs/design_1_RC_RECEIVER_0_2_synth_1/design_1_RC_RECEIVER_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_RC_RECEIVER_0_2_utilization_synth.rpt -pb design_1_RC_RECEIVER_0_2_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 902.176 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 25 00:08:02 2019...
