# Reading F:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:11 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 11:56:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:11 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 11:56:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:11 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 11:56:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:11 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 11:56:11 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:11 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 11:56:12 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:12 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 11:56:12 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:12 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 11:56:12 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:12 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 11:56:12 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:12 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 11:56:12 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:12 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 11:56:12 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:12 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 11:56:12 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:12 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 11:56:12 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:12 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 11:56:12 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:12 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 11:56:12 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:12 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 11:56:12 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:12 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 11:56:13 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:13 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 11:56:13 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:13 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 11:56:13 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:13 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 11:56:13 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:13 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 11:56:13 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:13 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai2.sv 
# -- Compiling module ghosts_ai2
# -- Compiling module ghosts_ai2_testbench
# 
# Top level modules:
# 	ghosts_ai2_testbench
# End time: 11:56:13 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:13 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 11:56:13 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:13 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 11:56:13 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:13 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 11:56:13 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:13 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 11:56:13 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:13 on Jun 08,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 11:56:14 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:14 on Jun 08,2020
# vlog -reportprogress 300 ./playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 11:56:14 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:14 on Jun 08,2020
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 11:56:14 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:14 on Jun 08,2020
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 11:56:14 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:14 on Jun 08,2020
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 11:56:14 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:14 on Jun 08,2020
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# 	Altera_UP_Audio_Out_Serializer
# 	Altera_UP_Clock_Edge
# 	Altera_UP_I2C
# 	Altera_UP_I2C_AV_Auto_Initialize
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	Altera_UP_Slow_Clock_Generator
# 	altera_up_avalon_video_vga_timing
# End time: 11:56:14 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:14 on Jun 08,2020
# vlog -reportprogress 300 ./musicROM.v 
# -- Compiling module musicRom
# 
# Top level modules:
# 	musicRom
# End time: 11:56:14 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:14 on Jun 08,2020
# vlog -reportprogress 300 ./counter3.sv 
# -- Compiling module counter3
# -- Compiling module counter3_testbench
# 
# Top level modules:
# 	counter3_testbench
# End time: 11:56:14 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:14 on Jun 08,2020
# vlog -reportprogress 300 ./counter2.sv 
# -- Compiling module counter2
# -- Compiling module counter2_testbench
# 
# Top level modules:
# 	counter2_testbench
# End time: 11:56:14 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work ghosts_ai2_testbench -Lf altera_mf_ver 
# Start time: 11:56:14 on Jun 08,2020
# Loading sv_std.std
# Loading work.ghosts_ai2_testbench
# Loading work.ghosts_ai2
# Loading work.counter
# Loading work.counter2
# Loading work.collision_detect
# Loading work.map_simp_RAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./ghosts_ai2.sv(76): [PCDPC] - Port size (1) does not match connection size (32) for port 'colli_clr'. The port definition is at: ./collision_detect.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /ghosts_ai2_testbench/dut/coli_det File: ./collision_detect.sv
# ** Warning: (vsim-3015) ./collision_detect.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_a'. The port definition is at: ./map_simp_RAM.v(46).
#    Time: 0 ps  Iteration: 0  Instance: /ghosts_ai2_testbench/dut/coli_det/reset_ram File: ./map_simp_RAM.v
# ** Warning: (vsim-3015) ./collision_detect.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_b'. The port definition is at: ./map_simp_RAM.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /ghosts_ai2_testbench/dut/coli_det/reset_ram File: ./map_simp_RAM.v
# ** Error: (vish-4014) No objects found matching '/playAudio_testbench/CLOCK_50'.
# Executing ONERROR command at macro ./ghosts_ai2_wave.do line 3
# ** Error: (vish-4014) No objects found matching '/playAudio_testbench/CLOCK2_50'.
# Executing ONERROR command at macro ./ghosts_ai2_wave.do line 4
# ** Error: (vish-4014) No objects found matching '/playAudio_testbench/reset'.
# Executing ONERROR command at macro ./ghosts_ai2_wave.do line 5
# ** Error: (vish-4014) No objects found matching '/playAudio_testbench/start'.
# Executing ONERROR command at macro ./ghosts_ai2_wave.do line 6
# ** Error: (vish-4014) No objects found matching '/playAudio_testbench/dut/address'.
# Executing ONERROR command at macro ./ghosts_ai2_wave.do line 7
# ** Error: (vish-4014) No objects found matching '/playAudio_testbench/dut/data'.
# Executing ONERROR command at macro ./ghosts_ai2_wave.do line 8
# ** Error: (vish-4014) No objects found matching '/playAudio_testbench/FPGA_I2C_SDAT'.
# Executing ONERROR command at macro ./ghosts_ai2_wave.do line 9
# ** Error: (vish-4014) No objects found matching '/playAudio_testbench/FPGA_I2C_SCLK'.
# Executing ONERROR command at macro ./ghosts_ai2_wave.do line 10
# ** Error: (vish-4014) No objects found matching '/playAudio_testbench/AUD_XCK'.
# Executing ONERROR command at macro ./ghosts_ai2_wave.do line 11
# ** Error: (vish-4014) No objects found matching '/playAudio_testbench/AUD_DACLRCK'.
# Executing ONERROR command at macro ./ghosts_ai2_wave.do line 12
# ** Error: (vish-4014) No objects found matching '/playAudio_testbench/AUD_DACDAT'.
# Executing ONERROR command at macro ./ghosts_ai2_wave.do line 13
# ** Error: (vish-4014) No objects found matching '/playAudio_testbench/AUD_BCLK'.
# Executing ONERROR command at macro ./ghosts_ai2_wave.do line 14
# ** Error: (vish-4014) No objects found matching '/playAudio_testbench/AUD_ADCLRCK'.
# Executing ONERROR command at macro ./ghosts_ai2_wave.do line 15
# ** Error: (vish-4014) No objects found matching '/playAudio_testbench/AUD_ADCDAT'.
# Executing ONERROR command at macro ./ghosts_ai2_wave.do line 16
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./ghosts_ai2.sv(450)
#    Time: 105150 ps  Iteration: 1  Instance: /ghosts_ai2_testbench
# Break in Module ghosts_ai2_testbench at ./ghosts_ai2.sv line 450
add wave -position end  sim:/ghosts_ai2_testbench/next_ghost1_y
add wave -position end  sim:/ghosts_ai2_testbench/next_ghost1_x
add wave -position end  sim:/ghosts_ai2_testbench/next_ghost2_y
add wave -position end  sim:/ghosts_ai2_testbench/next_ghost2_x
add wave -position 0  sim:/ghosts_ai2_testbench/CLOCK_50
add wave -position 1  sim:/ghosts_ai2_testbench/reset
add wave -position 2  sim:/ghosts_ai2_testbench/wrdone
add wave -position end  sim:/ghosts_ai2_testbench/curr_ghost2_y
add wave -position end  sim:/ghosts_ai2_testbench/curr_ghost2_x
add wave -position 7  sim:/ghosts_ai2_testbench/curr_ghost1_y
add wave -position 8  sim:/ghosts_ai2_testbench/curr_ghost1_x
add wave -position end  sim:/ghosts_ai2_testbench/curr_pacman_y
add wave -position end  sim:/ghosts_ai2_testbench/curr_pacman_x
add wave -position 11  sim:/ghosts_ai2_testbench/dut/coli_det/collision_type
add wave -position 11  sim:/ghosts_ai2_testbench/dut/rdaddr_x
add wave -position 11  sim:/ghosts_ai2_testbench/dut/rdaddr_y
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/EE 371/pacman/ghosts_ai2_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:54 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 11:57:54 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:54 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 11:57:54 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:54 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 11:57:54 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:54 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 11:57:54 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:54 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 11:57:54 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:55 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 11:57:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:55 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 11:57:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:55 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 11:57:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:55 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 11:57:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:55 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 11:57:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:55 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 11:57:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:55 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 11:57:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:55 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 11:57:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:55 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 11:57:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:55 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 11:57:55 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:55 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 11:57:56 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:56 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 11:57:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:56 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 11:57:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:56 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 11:57:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:56 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 11:57:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:56 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai2.sv 
# -- Compiling module ghosts_ai2
# -- Compiling module ghosts_ai2_testbench
# 
# Top level modules:
# 	ghosts_ai2_testbench
# End time: 11:57:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:56 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 11:57:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:56 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 11:57:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:56 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 11:57:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:56 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 11:57:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:56 on Jun 08,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 11:57:56 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:56 on Jun 08,2020
# vlog -reportprogress 300 ./playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 11:57:57 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:57 on Jun 08,2020
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 11:57:57 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:57 on Jun 08,2020
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 11:57:57 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:57 on Jun 08,2020
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 11:57:57 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:57 on Jun 08,2020
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# 	Altera_UP_Audio_Out_Serializer
# 	Altera_UP_Clock_Edge
# 	Altera_UP_I2C
# 	Altera_UP_I2C_AV_Auto_Initialize
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	Altera_UP_Slow_Clock_Generator
# 	altera_up_avalon_video_vga_timing
# End time: 11:57:57 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:57 on Jun 08,2020
# vlog -reportprogress 300 ./musicROM.v 
# -- Compiling module musicRom
# 
# Top level modules:
# 	musicRom
# End time: 11:57:57 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:57 on Jun 08,2020
# vlog -reportprogress 300 ./counter3.sv 
# -- Compiling module counter3
# -- Compiling module counter3_testbench
# 
# Top level modules:
# 	counter3_testbench
# End time: 11:57:57 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:57 on Jun 08,2020
# vlog -reportprogress 300 ./counter2.sv 
# -- Compiling module counter2
# -- Compiling module counter2_testbench
# 
# Top level modules:
# 	counter2_testbench
# End time: 11:57:57 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:57:58 on Jun 08,2020, Elapsed time: 0:01:44
# Errors: 42, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ghosts_ai2_testbench -Lf altera_mf_ver 
# Start time: 11:57:58 on Jun 08,2020
# Loading sv_std.std
# Loading work.ghosts_ai2_testbench
# Loading work.ghosts_ai2
# Loading work.counter
# Loading work.counter2
# Loading work.collision_detect
# Loading work.map_simp_RAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./ghosts_ai2.sv(76): [PCDPC] - Port size (1) does not match connection size (32) for port 'colli_clr'. The port definition is at: ./collision_detect.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /ghosts_ai2_testbench/dut/coli_det File: ./collision_detect.sv
# ** Warning: (vsim-3015) ./collision_detect.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_a'. The port definition is at: ./map_simp_RAM.v(46).
#    Time: 0 ps  Iteration: 0  Instance: /ghosts_ai2_testbench/dut/coli_det/reset_ram File: ./map_simp_RAM.v
# ** Warning: (vsim-3015) ./collision_detect.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_b'. The port definition is at: ./map_simp_RAM.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /ghosts_ai2_testbench/dut/coli_det/reset_ram File: ./map_simp_RAM.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./ghosts_ai2.sv(450)
#    Time: 105150 ps  Iteration: 1  Instance: /ghosts_ai2_testbench
# Break in Module ghosts_ai2_testbench at ./ghosts_ai2.sv line 450
add wave -position end  sim:/ghosts_ai2_testbench/dut/coli_det/ps
add wave -position end  sim:/ghosts_ai2_testbench/dut/coli_det/ns
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/EE 371/pacman/ghosts_ai2_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:05 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 11:59:05 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:05 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 11:59:05 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:05 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 11:59:05 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:05 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 11:59:05 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:06 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 11:59:06 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:06 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 11:59:06 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:06 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 11:59:06 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:06 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 11:59:06 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:06 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 11:59:06 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:06 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 11:59:06 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:06 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 11:59:06 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:06 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 11:59:06 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:06 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 11:59:06 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:06 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 11:59:06 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:06 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 11:59:06 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:07 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 11:59:07 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:07 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 11:59:07 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:07 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 11:59:07 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:07 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 11:59:07 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:07 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 11:59:07 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:07 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai2.sv 
# -- Compiling module ghosts_ai2
# -- Compiling module ghosts_ai2_testbench
# 
# Top level modules:
# 	ghosts_ai2_testbench
# End time: 11:59:07 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:07 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 11:59:07 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:07 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 11:59:07 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:07 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 11:59:07 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:07 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 11:59:07 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:08 on Jun 08,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 11:59:08 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:08 on Jun 08,2020
# vlog -reportprogress 300 ./playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 11:59:08 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:08 on Jun 08,2020
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 11:59:08 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:08 on Jun 08,2020
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 11:59:08 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:08 on Jun 08,2020
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 11:59:08 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:08 on Jun 08,2020
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# 	Altera_UP_Audio_Out_Serializer
# 	Altera_UP_Clock_Edge
# 	Altera_UP_I2C
# 	Altera_UP_I2C_AV_Auto_Initialize
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	Altera_UP_Slow_Clock_Generator
# 	altera_up_avalon_video_vga_timing
# End time: 11:59:08 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:08 on Jun 08,2020
# vlog -reportprogress 300 ./musicROM.v 
# -- Compiling module musicRom
# 
# Top level modules:
# 	musicRom
# End time: 11:59:08 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:08 on Jun 08,2020
# vlog -reportprogress 300 ./counter3.sv 
# -- Compiling module counter3
# -- Compiling module counter3_testbench
# 
# Top level modules:
# 	counter3_testbench
# End time: 11:59:08 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:08 on Jun 08,2020
# vlog -reportprogress 300 ./counter2.sv 
# -- Compiling module counter2
# -- Compiling module counter2_testbench
# 
# Top level modules:
# 	counter2_testbench
# End time: 11:59:08 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:59:09 on Jun 08,2020, Elapsed time: 0:01:11
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ghosts_ai2_testbench -Lf altera_mf_ver 
# Start time: 11:59:09 on Jun 08,2020
# Loading sv_std.std
# Loading work.ghosts_ai2_testbench
# Loading work.ghosts_ai2
# Loading work.counter
# Loading work.counter2
# Loading work.collision_detect
# Loading work.map_simp_RAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./ghosts_ai2.sv(76): [PCDPC] - Port size (1) does not match connection size (32) for port 'colli_clr'. The port definition is at: ./collision_detect.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /ghosts_ai2_testbench/dut/coli_det File: ./collision_detect.sv
# ** Warning: (vsim-3015) ./collision_detect.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_a'. The port definition is at: ./map_simp_RAM.v(46).
#    Time: 0 ps  Iteration: 0  Instance: /ghosts_ai2_testbench/dut/coli_det/reset_ram File: ./map_simp_RAM.v
# ** Warning: (vsim-3015) ./collision_detect.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_b'. The port definition is at: ./map_simp_RAM.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /ghosts_ai2_testbench/dut/coli_det/reset_ram File: ./map_simp_RAM.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./ghosts_ai2.sv(450)
#    Time: 105150 ps  Iteration: 1  Instance: /ghosts_ai2_testbench
# Break in Module ghosts_ai2_testbench at ./ghosts_ai2.sv line 450
add wave -position 11  sim:/ghosts_ai2_testbench/dut/ps
add wave -position 12  sim:/ghosts_ai2_testbench/dut/ns
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/EE 371/pacman/ghosts_ai2_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:49 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 11:59:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:49 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 11:59:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:49 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 11:59:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:49 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 11:59:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:49 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 11:59:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:49 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 11:59:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:49 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 11:59:49 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:49 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 11:59:50 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:50 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 11:59:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:50 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 11:59:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:50 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 11:59:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:50 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 11:59:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:50 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 11:59:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:50 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 11:59:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:50 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 11:59:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:50 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 11:59:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:50 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 11:59:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:50 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 11:59:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:50 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 11:59:51 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:51 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 11:59:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:51 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai2.sv 
# -- Compiling module ghosts_ai2
# -- Compiling module ghosts_ai2_testbench
# 
# Top level modules:
# 	ghosts_ai2_testbench
# End time: 11:59:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:51 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 11:59:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:51 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 11:59:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:51 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 11:59:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:51 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 11:59:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:51 on Jun 08,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 11:59:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:51 on Jun 08,2020
# vlog -reportprogress 300 ./playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 11:59:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:51 on Jun 08,2020
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 11:59:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:51 on Jun 08,2020
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 11:59:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:51 on Jun 08,2020
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 11:59:52 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:52 on Jun 08,2020
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# 	Altera_UP_Audio_Out_Serializer
# 	Altera_UP_Clock_Edge
# 	Altera_UP_I2C
# 	Altera_UP_I2C_AV_Auto_Initialize
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	Altera_UP_Slow_Clock_Generator
# 	altera_up_avalon_video_vga_timing
# End time: 11:59:52 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:52 on Jun 08,2020
# vlog -reportprogress 300 ./musicROM.v 
# -- Compiling module musicRom
# 
# Top level modules:
# 	musicRom
# End time: 11:59:52 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:52 on Jun 08,2020
# vlog -reportprogress 300 ./counter3.sv 
# -- Compiling module counter3
# -- Compiling module counter3_testbench
# 
# Top level modules:
# 	counter3_testbench
# End time: 11:59:52 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:52 on Jun 08,2020
# vlog -reportprogress 300 ./counter2.sv 
# -- Compiling module counter2
# -- Compiling module counter2_testbench
# 
# Top level modules:
# 	counter2_testbench
# End time: 11:59:52 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:59:53 on Jun 08,2020, Elapsed time: 0:00:44
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ghosts_ai2_testbench -Lf altera_mf_ver 
# Start time: 11:59:53 on Jun 08,2020
# Loading sv_std.std
# Loading work.ghosts_ai2_testbench
# Loading work.ghosts_ai2
# Loading work.counter
# Loading work.counter2
# Loading work.collision_detect
# Loading work.map_simp_RAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./ghosts_ai2.sv(76): [PCDPC] - Port size (1) does not match connection size (32) for port 'colli_clr'. The port definition is at: ./collision_detect.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /ghosts_ai2_testbench/dut/coli_det File: ./collision_detect.sv
# ** Warning: (vsim-3015) ./collision_detect.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_a'. The port definition is at: ./map_simp_RAM.v(46).
#    Time: 0 ps  Iteration: 0  Instance: /ghosts_ai2_testbench/dut/coli_det/reset_ram File: ./map_simp_RAM.v
# ** Warning: (vsim-3015) ./collision_detect.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_b'. The port definition is at: ./map_simp_RAM.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /ghosts_ai2_testbench/dut/coli_det/reset_ram File: ./map_simp_RAM.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./ghosts_ai2.sv(450)
#    Time: 105150 ps  Iteration: 1  Instance: /ghosts_ai2_testbench
# Break in Module ghosts_ai2_testbench at ./ghosts_ai2.sv line 450
add wave -position end  sim:/ghosts_ai2_testbench/dut/coli_det/reset_addr
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/EE 371/pacman/ghosts_ai2_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:58 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 12:00:58 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:58 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 12:00:58 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:58 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 12:00:58 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:58 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 12:00:58 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:58 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 12:00:58 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:58 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 12:00:59 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:59 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 12:00:59 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:59 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 12:00:59 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:59 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 12:00:59 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:59 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 12:00:59 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:59 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 12:00:59 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:59 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 12:00:59 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:59 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 12:00:59 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:59 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 12:00:59 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:59 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 12:00:59 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:59 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 12:00:59 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:59 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 12:01:00 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:00 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 12:01:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:00 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 12:01:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:00 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 12:01:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:00 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai2.sv 
# -- Compiling module ghosts_ai2
# -- Compiling module ghosts_ai2_testbench
# 
# Top level modules:
# 	ghosts_ai2_testbench
# End time: 12:01:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:00 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 12:01:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:00 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 12:01:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:00 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 12:01:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:00 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 12:01:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:00 on Jun 08,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 12:01:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:00 on Jun 08,2020
# vlog -reportprogress 300 ./playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 12:01:01 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:01 on Jun 08,2020
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 12:01:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:01 on Jun 08,2020
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 12:01:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:01 on Jun 08,2020
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 12:01:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:01 on Jun 08,2020
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# 	Altera_UP_Audio_Out_Serializer
# 	Altera_UP_Clock_Edge
# 	Altera_UP_I2C
# 	Altera_UP_I2C_AV_Auto_Initialize
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	Altera_UP_Slow_Clock_Generator
# 	altera_up_avalon_video_vga_timing
# End time: 12:01:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:01 on Jun 08,2020
# vlog -reportprogress 300 ./musicROM.v 
# -- Compiling module musicRom
# 
# Top level modules:
# 	musicRom
# End time: 12:01:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:01 on Jun 08,2020
# vlog -reportprogress 300 ./counter3.sv 
# -- Compiling module counter3
# -- Compiling module counter3_testbench
# 
# Top level modules:
# 	counter3_testbench
# End time: 12:01:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:01 on Jun 08,2020
# vlog -reportprogress 300 ./counter2.sv 
# -- Compiling module counter2
# -- Compiling module counter2_testbench
# 
# Top level modules:
# 	counter2_testbench
# End time: 12:01:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:01:02 on Jun 08,2020, Elapsed time: 0:01:09
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ghosts_ai2_testbench -Lf altera_mf_ver 
# Start time: 12:01:02 on Jun 08,2020
# Loading sv_std.std
# Loading work.ghosts_ai2_testbench
# Loading work.ghosts_ai2
# Loading work.counter
# Loading work.counter2
# Loading work.collision_detect
# Loading work.map_simp_RAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./ghosts_ai2.sv(76): [PCDPC] - Port size (1) does not match connection size (32) for port 'colli_clr'. The port definition is at: ./collision_detect.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /ghosts_ai2_testbench/dut/coli_det File: ./collision_detect.sv
# ** Warning: (vsim-3015) ./collision_detect.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_a'. The port definition is at: ./map_simp_RAM.v(46).
#    Time: 0 ps  Iteration: 0  Instance: /ghosts_ai2_testbench/dut/coli_det/reset_ram File: ./map_simp_RAM.v
# ** Warning: (vsim-3015) ./collision_detect.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_b'. The port definition is at: ./map_simp_RAM.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /ghosts_ai2_testbench/dut/coli_det/reset_ram File: ./map_simp_RAM.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./ghosts_ai2.sv(450)
#    Time: 105150 ps  Iteration: 1  Instance: /ghosts_ai2_testbench
# Break in Module ghosts_ai2_testbench at ./ghosts_ai2.sv line 450
add wave -position end  sim:/ghosts_ai2_testbench/dut/coli_det/reset
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/EE 371/pacman/ghosts_ai2_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:40 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 12:02:40 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:40 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 12:02:40 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:40 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 12:02:40 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:40 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 12:02:40 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:40 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 12:02:40 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:40 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 12:02:40 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:40 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 12:02:40 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:40 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 12:02:40 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:40 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 12:02:40 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:40 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 12:02:40 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:40 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 12:02:41 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:41 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 12:02:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:41 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 12:02:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:41 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 12:02:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:41 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 12:02:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:41 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 12:02:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:41 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 12:02:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:41 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 12:02:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:41 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 12:02:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:41 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 12:02:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:41 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai2.sv 
# -- Compiling module ghosts_ai2
# -- Compiling module ghosts_ai2_testbench
# 
# Top level modules:
# 	ghosts_ai2_testbench
# End time: 12:02:41 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:41 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 12:02:42 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:42 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 12:02:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:42 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 12:02:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:42 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 12:02:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:42 on Jun 08,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 12:02:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:42 on Jun 08,2020
# vlog -reportprogress 300 ./playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 12:02:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:42 on Jun 08,2020
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 12:02:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:42 on Jun 08,2020
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 12:02:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:42 on Jun 08,2020
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 12:02:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:42 on Jun 08,2020
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# 	Altera_UP_Audio_Out_Serializer
# 	Altera_UP_Clock_Edge
# 	Altera_UP_I2C
# 	Altera_UP_I2C_AV_Auto_Initialize
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	Altera_UP_Slow_Clock_Generator
# 	altera_up_avalon_video_vga_timing
# End time: 12:02:42 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:42 on Jun 08,2020
# vlog -reportprogress 300 ./musicROM.v 
# -- Compiling module musicRom
# 
# Top level modules:
# 	musicRom
# End time: 12:02:43 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:43 on Jun 08,2020
# vlog -reportprogress 300 ./counter3.sv 
# -- Compiling module counter3
# -- Compiling module counter3_testbench
# 
# Top level modules:
# 	counter3_testbench
# End time: 12:02:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:43 on Jun 08,2020
# vlog -reportprogress 300 ./counter2.sv 
# -- Compiling module counter2
# -- Compiling module counter2_testbench
# 
# Top level modules:
# 	counter2_testbench
# End time: 12:02:43 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:02:44 on Jun 08,2020, Elapsed time: 0:01:42
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ghosts_ai2_testbench -Lf altera_mf_ver 
# Start time: 12:02:44 on Jun 08,2020
# Loading sv_std.std
# Loading work.ghosts_ai2_testbench
# Loading work.ghosts_ai2
# Loading work.counter
# Loading work.counter2
# Loading work.collision_detect
# Loading work.map_simp_RAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./ghosts_ai2.sv(76): [PCDPC] - Port size (1) does not match connection size (32) for port 'colli_clr'. The port definition is at: ./collision_detect.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /ghosts_ai2_testbench/dut/coli_det File: ./collision_detect.sv
# ** Warning: (vsim-3015) ./collision_detect.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_a'. The port definition is at: ./map_simp_RAM.v(46).
#    Time: 0 ps  Iteration: 0  Instance: /ghosts_ai2_testbench/dut/coli_det/reset_ram File: ./map_simp_RAM.v
# ** Warning: (vsim-3015) ./collision_detect.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_b'. The port definition is at: ./map_simp_RAM.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /ghosts_ai2_testbench/dut/coli_det/reset_ram File: ./map_simp_RAM.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./ghosts_ai2.sv(450)
#    Time: 105150 ps  Iteration: 1  Instance: /ghosts_ai2_testbench
# Break in Module ghosts_ai2_testbench at ./ghosts_ai2.sv line 450
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:00 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 12:04:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:00 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 12:04:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:00 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 12:04:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:00 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 12:04:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:00 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 12:04:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:00 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 12:04:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:00 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 12:04:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:00 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 12:04:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:00 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 12:04:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:00 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 12:04:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:00 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 12:04:01 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:01 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 12:04:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:01 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 12:04:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:01 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 12:04:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:01 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 12:04:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:01 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 12:04:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:01 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 12:04:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:01 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 12:04:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:01 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 12:04:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:01 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 12:04:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:01 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai2.sv 
# -- Compiling module ghosts_ai2
# -- Compiling module ghosts_ai2_testbench
# 
# Top level modules:
# 	ghosts_ai2_testbench
# End time: 12:04:02 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:02 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 12:04:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:02 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 12:04:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:02 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 12:04:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:02 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 12:04:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:02 on Jun 08,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 12:04:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:02 on Jun 08,2020
# vlog -reportprogress 300 ./playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 12:04:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:02 on Jun 08,2020
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 12:04:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:02 on Jun 08,2020
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 12:04:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:02 on Jun 08,2020
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 12:04:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:02 on Jun 08,2020
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# 	Altera_UP_Audio_Out_Serializer
# 	Altera_UP_Clock_Edge
# 	Altera_UP_I2C
# 	Altera_UP_I2C_AV_Auto_Initialize
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	Altera_UP_Slow_Clock_Generator
# 	altera_up_avalon_video_vga_timing
# End time: 12:04:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:02 on Jun 08,2020
# vlog -reportprogress 300 ./musicROM.v 
# -- Compiling module musicRom
# 
# Top level modules:
# 	musicRom
# End time: 12:04:03 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:03 on Jun 08,2020
# vlog -reportprogress 300 ./counter3.sv 
# -- Compiling module counter3
# -- Compiling module counter3_testbench
# 
# Top level modules:
# 	counter3_testbench
# End time: 12:04:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:03 on Jun 08,2020
# vlog -reportprogress 300 ./counter2.sv 
# -- Compiling module counter2
# -- Compiling module counter2_testbench
# 
# Top level modules:
# 	counter2_testbench
# End time: 12:04:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:04:04 on Jun 08,2020, Elapsed time: 0:01:20
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ghosts_ai2_testbench -Lf altera_mf_ver 
# Start time: 12:04:04 on Jun 08,2020
# Loading sv_std.std
# Loading work.ghosts_ai2_testbench
# Loading work.ghosts_ai2
# Loading work.counter
# Loading work.counter2
# Loading work.collision_detect
# Loading work.map_simp_RAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./ghosts_ai2.sv(76): [PCDPC] - Port size (1) does not match connection size (32) for port 'colli_clr'. The port definition is at: ./collision_detect.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /ghosts_ai2_testbench/dut/coli_det File: ./collision_detect.sv
# ** Warning: (vsim-3015) ./collision_detect.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_a'. The port definition is at: ./map_simp_RAM.v(46).
#    Time: 0 ps  Iteration: 0  Instance: /ghosts_ai2_testbench/dut/coli_det/reset_ram File: ./map_simp_RAM.v
# ** Warning: (vsim-3015) ./collision_detect.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_b'. The port definition is at: ./map_simp_RAM.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /ghosts_ai2_testbench/dut/coli_det/reset_ram File: ./map_simp_RAM.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Warning : Address pointed at port A is out of bound!
# Time: 6150  Instance: ghosts_ai2_testbench.dut.coli_det.reset_ram.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 6150  Instance: ghosts_ai2_testbench.dut.coli_det.temp.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 6150  Instance: ghosts_ai2_testbench.dut.coli_det.reset_ram.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 6250  Instance: ghosts_ai2_testbench.dut.coli_det.temp.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : ./ghosts_ai2.sv(450)
#    Time: 105150 ps  Iteration: 1  Instance: /ghosts_ai2_testbench
# Break in Module ghosts_ai2_testbench at ./ghosts_ai2.sv line 450
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:06 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 12:11:06 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:06 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 12:11:06 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:06 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 12:11:06 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:06 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 12:11:06 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:06 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 12:11:06 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:06 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 12:11:06 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:06 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 12:11:06 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:06 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 12:11:06 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:07 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 12:11:07 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:07 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 12:11:07 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:07 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 12:11:07 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:07 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 12:11:07 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:07 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 12:11:07 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:07 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 12:11:07 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:07 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 12:11:07 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:07 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 12:11:07 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:07 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 12:11:07 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:07 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 12:11:08 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:08 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 12:11:08 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:08 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 12:11:08 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:08 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai2.sv 
# -- Compiling module ghosts_ai2
# ** Error: ./ghosts_ai2.sv(327): (vlog-2730) Undefined variable: 'main_map_reg1'.
# ** Error: ./ghosts_ai2.sv(328): (vlog-2730) Undefined variable: 'main_map_reg2'.
# ** Error: ./ghosts_ai2.sv(332): (vlog-2730) Undefined variable: 'main_map_reg1'.
# ** Error: ./ghosts_ai2.sv(332): (vlog-2730) Undefined variable: 'main_map_out'.
# ** Error: ./ghosts_ai2.sv(333): (vlog-2730) Undefined variable: 'main_map_reg2'.
# -- Compiling module ghosts_ai2_testbench
# End time: 12:11:08 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 27
# F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./ghosts_ai2.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:50 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 12:11:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:50 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 12:11:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:50 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 12:11:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:50 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 12:11:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:50 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 12:11:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:50 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 12:11:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:50 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 12:11:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:50 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 12:11:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:50 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 12:11:50 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:50 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 12:11:51 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:51 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 12:11:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:51 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 12:11:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:51 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 12:11:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:51 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 12:11:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:51 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 12:11:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:51 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 12:11:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:51 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 12:11:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:51 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 12:11:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:51 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 12:11:51 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:52 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 12:11:52 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:52 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai2.sv 
# -- Compiling module ghosts_ai2
# ** Error: ./ghosts_ai2.sv(330): (vlog-2730) Undefined variable: 'main_map_reg1'.
# ** Error: ./ghosts_ai2.sv(330): (vlog-2730) Undefined variable: 'main_map_out'.
# ** Error: ./ghosts_ai2.sv(331): (vlog-2730) Undefined variable: 'main_map_reg2'.
# -- Compiling module ghosts_ai2_testbench
# End time: 12:11:52 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 27
# F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./ghosts_ai2.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:00 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 12:12:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:00 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 12:12:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:00 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 12:12:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:00 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 12:12:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:00 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 12:12:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:00 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 12:12:00 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:00 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 12:12:01 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:01 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 12:12:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:01 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 12:12:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:01 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 12:12:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:01 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 12:12:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:01 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 12:12:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:01 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 12:12:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:01 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 12:12:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:01 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 12:12:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:01 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 12:12:01 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:02 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 12:12:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:02 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 12:12:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:02 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 12:12:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:02 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 12:12:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:02 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai2.sv 
# -- Compiling module ghosts_ai2
# -- Compiling module ghosts_ai2_testbench
# 
# Top level modules:
# 	ghosts_ai2_testbench
# End time: 12:12:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:02 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 12:12:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:02 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 12:12:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:02 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 12:12:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:02 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 12:12:02 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:02 on Jun 08,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 12:12:03 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:03 on Jun 08,2020
# vlog -reportprogress 300 ./playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 12:12:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:03 on Jun 08,2020
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 12:12:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:03 on Jun 08,2020
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 12:12:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:03 on Jun 08,2020
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 12:12:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:03 on Jun 08,2020
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# 	Altera_UP_Audio_Out_Serializer
# 	Altera_UP_Clock_Edge
# 	Altera_UP_I2C
# 	Altera_UP_I2C_AV_Auto_Initialize
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	Altera_UP_Slow_Clock_Generator
# 	altera_up_avalon_video_vga_timing
# End time: 12:12:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:03 on Jun 08,2020
# vlog -reportprogress 300 ./musicROM.v 
# -- Compiling module musicRom
# 
# Top level modules:
# 	musicRom
# End time: 12:12:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:03 on Jun 08,2020
# vlog -reportprogress 300 ./counter3.sv 
# -- Compiling module counter3
# -- Compiling module counter3_testbench
# 
# Top level modules:
# 	counter3_testbench
# End time: 12:12:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:03 on Jun 08,2020
# vlog -reportprogress 300 ./counter2.sv 
# -- Compiling module counter2
# -- Compiling module counter2_testbench
# 
# Top level modules:
# 	counter2_testbench
# End time: 12:12:03 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:12:04 on Jun 08,2020, Elapsed time: 0:08:00
# Errors: 14, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ghosts_ai2_testbench -Lf altera_mf_ver 
# Start time: 12:12:04 on Jun 08,2020
# Loading sv_std.std
# Loading work.ghosts_ai2_testbench
# Loading work.ghosts_ai2
# Loading work.counter
# Loading work.counter2
# Loading work.collision_detect
# Loading work.map_simp_RAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./ghosts_ai2.sv(75): [PCDPC] - Port size (1) does not match connection size (32) for port 'colli_clr'. The port definition is at: ./collision_detect.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /ghosts_ai2_testbench/dut/coli_det File: ./collision_detect.sv
# ** Warning: (vsim-3015) ./collision_detect.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_a'. The port definition is at: ./map_simp_RAM.v(46).
#    Time: 0 ps  Iteration: 0  Instance: /ghosts_ai2_testbench/dut/coli_det/reset_ram File: ./map_simp_RAM.v
# ** Warning: (vsim-3015) ./collision_detect.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_b'. The port definition is at: ./map_simp_RAM.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /ghosts_ai2_testbench/dut/coli_det/reset_ram File: ./map_simp_RAM.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Warning : Address pointed at port A is out of bound!
# Time: 6150  Instance: ghosts_ai2_testbench.dut.coli_det.reset_ram.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 6150  Instance: ghosts_ai2_testbench.dut.coli_det.temp.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 6150  Instance: ghosts_ai2_testbench.dut.coli_det.reset_ram.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 6250  Instance: ghosts_ai2_testbench.dut.coli_det.temp.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : ./ghosts_ai2.sv(405)
#    Time: 105150 ps  Iteration: 1  Instance: /ghosts_ai2_testbench
# Break in Module ghosts_ai2_testbench at ./ghosts_ai2.sv line 405
add wave -position 16  sim:/ghosts_ai2_testbench/dut/next_ghost1_min_y
add wave -position 17  sim:/ghosts_ai2_testbench/dut/next_ghost1_min_x
add wave -position 18  sim:/ghosts_ai2_testbench/dut/next_ghost2_min_y
add wave -position 19  sim:/ghosts_ai2_testbench/dut/next_ghost2_min_x
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/EE 371/pacman/ghosts_ai2_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:29 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 12:15:29 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:29 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 12:15:29 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:29 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 12:15:29 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:29 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 12:15:29 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:29 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 12:15:29 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:29 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 12:15:29 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:29 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 12:15:29 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:29 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 12:15:29 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:29 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 12:15:29 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:29 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 12:15:30 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:30 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 12:15:30 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:30 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 12:15:30 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:30 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 12:15:30 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:30 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 12:15:30 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:30 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 12:15:30 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:30 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 12:15:30 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:30 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 12:15:30 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:30 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 12:15:30 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:30 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 12:15:30 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:30 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 12:15:31 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:31 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai2.sv 
# -- Compiling module ghosts_ai2
# -- Compiling module ghosts_ai2_testbench
# 
# Top level modules:
# 	ghosts_ai2_testbench
# End time: 12:15:31 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:31 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 12:15:31 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:31 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 12:15:31 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:31 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 12:15:31 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:31 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 12:15:31 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:31 on Jun 08,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 12:15:31 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:31 on Jun 08,2020
# vlog -reportprogress 300 ./playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 12:15:31 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:31 on Jun 08,2020
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 12:15:31 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:31 on Jun 08,2020
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 12:15:31 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:31 on Jun 08,2020
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 12:15:31 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:31 on Jun 08,2020
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# 	Altera_UP_Audio_Out_Serializer
# 	Altera_UP_Clock_Edge
# 	Altera_UP_I2C
# 	Altera_UP_I2C_AV_Auto_Initialize
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	Altera_UP_Slow_Clock_Generator
# 	altera_up_avalon_video_vga_timing
# End time: 12:15:32 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:32 on Jun 08,2020
# vlog -reportprogress 300 ./musicROM.v 
# -- Compiling module musicRom
# 
# Top level modules:
# 	musicRom
# End time: 12:15:32 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:32 on Jun 08,2020
# vlog -reportprogress 300 ./counter3.sv 
# -- Compiling module counter3
# -- Compiling module counter3_testbench
# 
# Top level modules:
# 	counter3_testbench
# End time: 12:15:32 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:32 on Jun 08,2020
# vlog -reportprogress 300 ./counter2.sv 
# -- Compiling module counter2
# -- Compiling module counter2_testbench
# 
# Top level modules:
# 	counter2_testbench
# End time: 12:15:32 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:15:33 on Jun 08,2020, Elapsed time: 0:03:29
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ghosts_ai2_testbench -Lf altera_mf_ver 
# Start time: 12:15:33 on Jun 08,2020
# Loading sv_std.std
# Loading work.ghosts_ai2_testbench
# Loading work.ghosts_ai2
# Loading work.counter
# Loading work.counter2
# Loading work.collision_detect
# Loading work.map_simp_RAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./ghosts_ai2.sv(75): [PCDPC] - Port size (1) does not match connection size (32) for port 'colli_clr'. The port definition is at: ./collision_detect.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /ghosts_ai2_testbench/dut/coli_det File: ./collision_detect.sv
# ** Warning: (vsim-3015) ./collision_detect.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_a'. The port definition is at: ./map_simp_RAM.v(46).
#    Time: 0 ps  Iteration: 0  Instance: /ghosts_ai2_testbench/dut/coli_det/reset_ram File: ./map_simp_RAM.v
# ** Warning: (vsim-3015) ./collision_detect.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_b'. The port definition is at: ./map_simp_RAM.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /ghosts_ai2_testbench/dut/coli_det/reset_ram File: ./map_simp_RAM.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Warning : Address pointed at port A is out of bound!
# Time: 6150  Instance: ghosts_ai2_testbench.dut.coli_det.reset_ram.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 6150  Instance: ghosts_ai2_testbench.dut.coli_det.temp.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 6150  Instance: ghosts_ai2_testbench.dut.coli_det.reset_ram.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 6250  Instance: ghosts_ai2_testbench.dut.coli_det.temp.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : ./ghosts_ai2.sv(405)
#    Time: 105150 ps  Iteration: 1  Instance: /ghosts_ai2_testbench
# Break in Module ghosts_ai2_testbench at ./ghosts_ai2.sv line 405
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:44 on Jun 08,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 12:22:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:44 on Jun 08,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 12:22:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:44 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 12:22:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:44 on Jun 08,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 12:22:44 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:44 on Jun 08,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 12:22:45 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:45 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 12:22:45 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:45 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 12:22:45 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:45 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 12:22:45 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:45 on Jun 08,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 12:22:45 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:45 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 12:22:45 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:45 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 12:22:45 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:45 on Jun 08,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 12:22:45 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:45 on Jun 08,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 12:22:45 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:45 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_map_RAM.v 
# -- Compiling module ghost_map_RAM
# 
# Top level modules:
# 	ghost_map_RAM
# End time: 12:22:45 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:45 on Jun 08,2020
# vlog -reportprogress 300 ./ghost_RAM_ctrl.sv 
# -- Compiling module ghost_RAM_ctrl
# -- Compiling module ghost_RAM_ctrl_testbench
# 
# Top level modules:
# 	ghost_RAM_ctrl_testbench
# End time: 12:22:46 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:46 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_loc_ctrl.sv 
# -- Compiling module ghosts_loc_ctrl
# -- Compiling module ghosts_loc_ctrl_testbench
# 
# Top level modules:
# 	ghosts_loc_ctrl_testbench
# End time: 12:22:46 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:46 on Jun 08,2020
# vlog -reportprogress 300 ./collision_detect.sv 
# -- Compiling module collision_detect
# 
# Top level modules:
# 	collision_detect
# End time: 12:22:46 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:46 on Jun 08,2020
# vlog -reportprogress 300 ./map_simp_RAM.v 
# -- Compiling module map_simp_RAM
# 
# Top level modules:
# 	map_simp_RAM
# End time: 12:22:46 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:46 on Jun 08,2020
# vlog -reportprogress 300 ./filter_input.sv 
# -- Compiling module filter_input
# -- Compiling module filter_input_testbench
# 
# Top level modules:
# 	filter_input_testbench
# End time: 12:22:46 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:46 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai.sv 
# -- Compiling module ghosts_ai
# -- Compiling module ghosts_ai_testbench
# 
# Top level modules:
# 	ghosts_ai_testbench
# End time: 12:22:46 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:46 on Jun 08,2020
# vlog -reportprogress 300 ./ghosts_ai2.sv 
# -- Compiling module ghosts_ai2
# -- Compiling module ghosts_ai2_testbench
# 
# Top level modules:
# 	ghosts_ai2_testbench
# End time: 12:22:46 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:46 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b.v 
# -- Compiling module bcd_3b
# 
# Top level modules:
# 	bcd_3b
# End time: 12:22:46 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:46 on Jun 08,2020
# vlog -reportprogress 300 ./bcd_3b_testbench.sv 
# -- Compiling module bcd_3b_testbench
# 
# Top level modules:
# 	bcd_3b_testbench
# End time: 12:22:46 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:46 on Jun 08,2020
# vlog -reportprogress 300 ./hexto7segment.sv 
# -- Compiling module hexto7segment
# -- Compiling module hexto7segment_testbench
# 
# Top level modules:
# 	hexto7segment_testbench
# End time: 12:22:46 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:46 on Jun 08,2020
# vlog -reportprogress 300 ./pill_counter.sv 
# -- Compiling module pill_counter
# -- Compiling module pill_counter_testbench
# 
# Top level modules:
# 	pill_counter_testbench
# End time: 12:22:47 on Jun 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:47 on Jun 08,2020
# vlog -reportprogress 300 ./testRomIns.sv 
# -- Compiling module testRomIns
# -- Compiling module testRomIns_testbench
# 
# Top level modules:
# 	testRomIns_testbench
# End time: 12:22:47 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:47 on Jun 08,2020
# vlog -reportprogress 300 ./playAudio.sv 
# -- Compiling module playAudio
# -- Compiling module playAudio_testbench
# 
# Top level modules:
# 	playAudio_testbench
# End time: 12:22:47 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:47 on Jun 08,2020
# vlog -reportprogress 300 ./clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 12:22:47 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:47 on Jun 08,2020
# vlog -reportprogress 300 ./audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 12:22:47 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:47 on Jun 08,2020
# vlog -reportprogress 300 ./audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 12:22:47 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:47 on Jun 08,2020
# vlog -reportprogress 300 ./Altera_UP_Audio_Bit_Counter.v ./Altera_UP_Audio_In_Deserializer.v ./Altera_UP_Audio_Out_Serializer.v ./Altera_UP_Clock_Edge.v ./Altera_UP_I2C.v ./Altera_UP_I2C_AV_Auto_Initialize.v ./Altera_UP_I2C_DC_Auto_Initialize.v ./Altera_UP_I2C_LCM_Auto_Initialize.v ./Altera_UP_SYNC_FIFO.v ./Altera_UP_Slow_Clock_Generator.v ./altera_up_avalon_video_vga_timing.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# -- Compiling module Altera_UP_Audio_In_Deserializer
# -- Compiling module Altera_UP_Audio_Out_Serializer
# -- Compiling module Altera_UP_Clock_Edge
# -- Compiling module Altera_UP_I2C
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# -- Compiling module Altera_UP_I2C_DC_Auto_Initialize
# -- Compiling module Altera_UP_I2C_LCM_Auto_Initialize
# -- Compiling module Altera_UP_SYNC_FIFO
# -- Compiling module Altera_UP_Slow_Clock_Generator
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# 	Altera_UP_Audio_Out_Serializer
# 	Altera_UP_Clock_Edge
# 	Altera_UP_I2C
# 	Altera_UP_I2C_AV_Auto_Initialize
# 	Altera_UP_I2C_DC_Auto_Initialize
# 	Altera_UP_I2C_LCM_Auto_Initialize
# 	Altera_UP_Slow_Clock_Generator
# 	altera_up_avalon_video_vga_timing
# End time: 12:22:47 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:47 on Jun 08,2020
# vlog -reportprogress 300 ./musicROM.v 
# -- Compiling module musicRom
# 
# Top level modules:
# 	musicRom
# End time: 12:22:47 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:47 on Jun 08,2020
# vlog -reportprogress 300 ./counter3.sv 
# -- Compiling module counter3
# -- Compiling module counter3_testbench
# 
# Top level modules:
# 	counter3_testbench
# End time: 12:22:47 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:47 on Jun 08,2020
# vlog -reportprogress 300 ./counter2.sv 
# -- Compiling module counter2
# -- Compiling module counter2_testbench
# 
# Top level modules:
# 	counter2_testbench
# End time: 12:22:47 on Jun 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:22:49 on Jun 08,2020, Elapsed time: 0:07:16
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work bcd_3b_testbench -Lf altera_mf_ver 
# Start time: 12:22:49 on Jun 08,2020
# Loading sv_std.std
# Loading work.bcd_3b_testbench
# Loading work.bcd_3b
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
