// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "03/27/2024 12:42:53"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Test_01_seven_seg (
	bitsbut,
	rstcountreg,
	counterbtn,
	sevenseg,
	sevenseg2);
input 	[3:0] bitsbut;
input 	rstcountreg;
input 	counterbtn;
output 	[6:0] sevenseg;
output 	[6:0] sevenseg2;

// Design Ports Information
// sevenseg[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sevenseg[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sevenseg[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sevenseg[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sevenseg[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sevenseg[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sevenseg[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sevenseg2[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sevenseg2[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sevenseg2[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sevenseg2[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sevenseg2[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sevenseg2[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sevenseg2[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bitsbut[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bitsbut[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bitsbut[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bitsbut[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// counterbtn	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rstcountreg	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Test_01_seven_seg_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \sevenseg[0]~output_o ;
wire \sevenseg[1]~output_o ;
wire \sevenseg[2]~output_o ;
wire \sevenseg[3]~output_o ;
wire \sevenseg[4]~output_o ;
wire \sevenseg[5]~output_o ;
wire \sevenseg[6]~output_o ;
wire \sevenseg2[0]~output_o ;
wire \sevenseg2[1]~output_o ;
wire \sevenseg2[2]~output_o ;
wire \sevenseg2[3]~output_o ;
wire \sevenseg2[4]~output_o ;
wire \sevenseg2[5]~output_o ;
wire \sevenseg2[6]~output_o ;
wire \bitsbut[2]~input_o ;
wire \bitsbut[1]~input_o ;
wire \bitsbut[3]~input_o ;
wire \bitsbut[0]~input_o ;
wire \WideOr6~0_combout ;
wire \WideOr5~0_combout ;
wire \WideOr4~0_combout ;
wire \WideOr3~0_combout ;
wire \WideOr2~0_combout ;
wire \WideOr1~0_combout ;
wire \WideOr0~0_combout ;
wire \rstcountreg~input_o ;
wire \counterbtn~input_o ;
wire \always0~1_combout ;
wire \stepup~combout ;
wire \always0~0_combout ;
wire \always0~0clkctrl_outclk ;
wire \always0~1clkctrl_outclk ;
wire \Add0~0_combout ;
wire \Add0~1_combout ;
wire \Add0~2_combout ;
wire \WideOr13~0_combout ;
wire \WideOr12~0_combout ;
wire \WideOr11~0_combout ;
wire \WideOr10~0_combout ;
wire \WideOr9~0_combout ;
wire \WideOr8~0_combout ;
wire \WideOr7~0_combout ;
wire [3:0] countreg1;
wire [3:0] countreg;


// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \sevenseg[0]~output (
	.i(\WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sevenseg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \sevenseg[0]~output .bus_hold = "false";
defparam \sevenseg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \sevenseg[1]~output (
	.i(\WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sevenseg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \sevenseg[1]~output .bus_hold = "false";
defparam \sevenseg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \sevenseg[2]~output (
	.i(\WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sevenseg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \sevenseg[2]~output .bus_hold = "false";
defparam \sevenseg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \sevenseg[3]~output (
	.i(\WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sevenseg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \sevenseg[3]~output .bus_hold = "false";
defparam \sevenseg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \sevenseg[4]~output (
	.i(\WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sevenseg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \sevenseg[4]~output .bus_hold = "false";
defparam \sevenseg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \sevenseg[5]~output (
	.i(\WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sevenseg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \sevenseg[5]~output .bus_hold = "false";
defparam \sevenseg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \sevenseg[6]~output (
	.i(!\WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sevenseg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \sevenseg[6]~output .bus_hold = "false";
defparam \sevenseg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \sevenseg2[0]~output (
	.i(\WideOr13~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sevenseg2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \sevenseg2[0]~output .bus_hold = "false";
defparam \sevenseg2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \sevenseg2[1]~output (
	.i(\WideOr12~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sevenseg2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \sevenseg2[1]~output .bus_hold = "false";
defparam \sevenseg2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \sevenseg2[2]~output (
	.i(\WideOr11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sevenseg2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \sevenseg2[2]~output .bus_hold = "false";
defparam \sevenseg2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \sevenseg2[3]~output (
	.i(\WideOr10~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sevenseg2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \sevenseg2[3]~output .bus_hold = "false";
defparam \sevenseg2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \sevenseg2[4]~output (
	.i(\WideOr9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sevenseg2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \sevenseg2[4]~output .bus_hold = "false";
defparam \sevenseg2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \sevenseg2[5]~output (
	.i(\WideOr8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sevenseg2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \sevenseg2[5]~output .bus_hold = "false";
defparam \sevenseg2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \sevenseg2[6]~output (
	.i(!\WideOr7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sevenseg2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \sevenseg2[6]~output .bus_hold = "false";
defparam \sevenseg2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \bitsbut[2]~input (
	.i(bitsbut[2]),
	.ibar(gnd),
	.o(\bitsbut[2]~input_o ));
// synopsys translate_off
defparam \bitsbut[2]~input .bus_hold = "false";
defparam \bitsbut[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \bitsbut[1]~input (
	.i(bitsbut[1]),
	.ibar(gnd),
	.o(\bitsbut[1]~input_o ));
// synopsys translate_off
defparam \bitsbut[1]~input .bus_hold = "false";
defparam \bitsbut[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \bitsbut[3]~input (
	.i(bitsbut[3]),
	.ibar(gnd),
	.o(\bitsbut[3]~input_o ));
// synopsys translate_off
defparam \bitsbut[3]~input .bus_hold = "false";
defparam \bitsbut[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \bitsbut[0]~input (
	.i(bitsbut[0]),
	.ibar(gnd),
	.o(\bitsbut[0]~input_o ));
// synopsys translate_off
defparam \bitsbut[0]~input .bus_hold = "false";
defparam \bitsbut[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N12
cycloneive_lcell_comb \WideOr6~0 (
// Equation(s):
// \WideOr6~0_combout  = (\bitsbut[2]~input_o  & (!\bitsbut[1]~input_o  & (\bitsbut[3]~input_o  $ (!\bitsbut[0]~input_o )))) # (!\bitsbut[2]~input_o  & (\bitsbut[0]~input_o  & (\bitsbut[1]~input_o  $ (!\bitsbut[3]~input_o ))))

	.dataa(\bitsbut[2]~input_o ),
	.datab(\bitsbut[1]~input_o ),
	.datac(\bitsbut[3]~input_o ),
	.datad(\bitsbut[0]~input_o ),
	.cin(gnd),
	.combout(\WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr6~0 .lut_mask = 16'h6102;
defparam \WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N2
cycloneive_lcell_comb \WideOr5~0 (
// Equation(s):
// \WideOr5~0_combout  = (\bitsbut[1]~input_o  & ((\bitsbut[0]~input_o  & ((\bitsbut[3]~input_o ))) # (!\bitsbut[0]~input_o  & (\bitsbut[2]~input_o )))) # (!\bitsbut[1]~input_o  & (\bitsbut[2]~input_o  & (\bitsbut[3]~input_o  $ (\bitsbut[0]~input_o ))))

	.dataa(\bitsbut[2]~input_o ),
	.datab(\bitsbut[1]~input_o ),
	.datac(\bitsbut[3]~input_o ),
	.datad(\bitsbut[0]~input_o ),
	.cin(gnd),
	.combout(\WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr5~0 .lut_mask = 16'hC2A8;
defparam \WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N16
cycloneive_lcell_comb \WideOr4~0 (
// Equation(s):
// \WideOr4~0_combout  = (\bitsbut[2]~input_o  & (\bitsbut[3]~input_o  & ((\bitsbut[1]~input_o ) # (!\bitsbut[0]~input_o )))) # (!\bitsbut[2]~input_o  & (\bitsbut[1]~input_o  & (!\bitsbut[3]~input_o  & !\bitsbut[0]~input_o )))

	.dataa(\bitsbut[2]~input_o ),
	.datab(\bitsbut[1]~input_o ),
	.datac(\bitsbut[3]~input_o ),
	.datad(\bitsbut[0]~input_o ),
	.cin(gnd),
	.combout(\WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr4~0 .lut_mask = 16'h80A4;
defparam \WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N22
cycloneive_lcell_comb \WideOr3~0 (
// Equation(s):
// \WideOr3~0_combout  = (\bitsbut[1]~input_o  & ((\bitsbut[2]~input_o  & ((\bitsbut[0]~input_o ))) # (!\bitsbut[2]~input_o  & (\bitsbut[3]~input_o  & !\bitsbut[0]~input_o )))) # (!\bitsbut[1]~input_o  & (!\bitsbut[3]~input_o  & (\bitsbut[2]~input_o  $ 
// (\bitsbut[0]~input_o ))))

	.dataa(\bitsbut[2]~input_o ),
	.datab(\bitsbut[1]~input_o ),
	.datac(\bitsbut[3]~input_o ),
	.datad(\bitsbut[0]~input_o ),
	.cin(gnd),
	.combout(\WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr3~0 .lut_mask = 16'h8942;
defparam \WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N28
cycloneive_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = (\bitsbut[1]~input_o  & (((!\bitsbut[3]~input_o  & \bitsbut[0]~input_o )))) # (!\bitsbut[1]~input_o  & ((\bitsbut[2]~input_o  & (!\bitsbut[3]~input_o )) # (!\bitsbut[2]~input_o  & ((\bitsbut[0]~input_o )))))

	.dataa(\bitsbut[2]~input_o ),
	.datab(\bitsbut[1]~input_o ),
	.datac(\bitsbut[3]~input_o ),
	.datad(\bitsbut[0]~input_o ),
	.cin(gnd),
	.combout(\WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr2~0 .lut_mask = 16'h1F02;
defparam \WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N26
cycloneive_lcell_comb \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = (\bitsbut[2]~input_o  & (\bitsbut[0]~input_o  & (\bitsbut[1]~input_o  $ (\bitsbut[3]~input_o )))) # (!\bitsbut[2]~input_o  & (!\bitsbut[3]~input_o  & ((\bitsbut[1]~input_o ) # (\bitsbut[0]~input_o ))))

	.dataa(\bitsbut[2]~input_o ),
	.datab(\bitsbut[1]~input_o ),
	.datac(\bitsbut[3]~input_o ),
	.datad(\bitsbut[0]~input_o ),
	.cin(gnd),
	.combout(\WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~0 .lut_mask = 16'h2D04;
defparam \WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N4
cycloneive_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (\bitsbut[0]~input_o  & ((\bitsbut[3]~input_o ) # (\bitsbut[2]~input_o  $ (\bitsbut[1]~input_o )))) # (!\bitsbut[0]~input_o  & ((\bitsbut[1]~input_o ) # (\bitsbut[2]~input_o  $ (\bitsbut[3]~input_o ))))

	.dataa(\bitsbut[2]~input_o ),
	.datab(\bitsbut[1]~input_o ),
	.datac(\bitsbut[3]~input_o ),
	.datad(\bitsbut[0]~input_o ),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = 16'hF6DE;
defparam \WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \rstcountreg~input (
	.i(rstcountreg),
	.ibar(gnd),
	.o(\rstcountreg~input_o ));
// synopsys translate_off
defparam \rstcountreg~input .bus_hold = "false";
defparam \rstcountreg~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \counterbtn~input (
	.i(counterbtn),
	.ibar(gnd),
	.o(\counterbtn~input_o ));
// synopsys translate_off
defparam \counterbtn~input .bus_hold = "false";
defparam \counterbtn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N16
cycloneive_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = (\stepup~combout  & !\counterbtn~input_o )

	.dataa(gnd),
	.datab(\stepup~combout ),
	.datac(gnd),
	.datad(\counterbtn~input_o ),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \always0~1 .lut_mask = 16'h00CC;
defparam \always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N0
cycloneive_lcell_comb stepup(
// Equation(s):
// \stepup~combout  = (!\always0~1_combout  & ((\stepup~combout ) # (!\always0~0_combout )))

	.dataa(gnd),
	.datab(\always0~1_combout ),
	.datac(\always0~0_combout ),
	.datad(\stepup~combout ),
	.cin(gnd),
	.combout(\stepup~combout ),
	.cout());
// synopsys translate_off
defparam stepup.lut_mask = 16'h3303;
defparam stepup.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N4
cycloneive_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (\stepup~combout ) # (\counterbtn~input_o )

	.dataa(gnd),
	.datab(\stepup~combout ),
	.datac(gnd),
	.datad(\counterbtn~input_o ),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'hFFCC;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \always0~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\always0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\always0~0clkctrl_outclk ));
// synopsys translate_off
defparam \always0~0clkctrl .clock_type = "global clock";
defparam \always0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X111_Y2_N12
cycloneive_lcell_comb \countreg[0] (
// Equation(s):
// countreg[0] = (\rstcountreg~input_o  & ((GLOBAL(\always0~0clkctrl_outclk ) & (countreg[0])) # (!GLOBAL(\always0~0clkctrl_outclk ) & ((!countreg1[0])))))

	.dataa(countreg[0]),
	.datab(\rstcountreg~input_o ),
	.datac(\always0~0clkctrl_outclk ),
	.datad(countreg1[0]),
	.cin(gnd),
	.combout(countreg[0]),
	.cout());
// synopsys translate_off
defparam \countreg[0] .lut_mask = 16'h808C;
defparam \countreg[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \always0~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\always0~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\always0~1clkctrl_outclk ));
// synopsys translate_off
defparam \always0~1clkctrl .clock_type = "global clock";
defparam \always0~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X111_Y2_N4
cycloneive_lcell_comb \countreg1[0] (
// Equation(s):
// countreg1[0] = (GLOBAL(\always0~1clkctrl_outclk ) & (countreg[0])) # (!GLOBAL(\always0~1clkctrl_outclk ) & ((countreg1[0])))

	.dataa(countreg[0]),
	.datab(countreg1[0]),
	.datac(gnd),
	.datad(\always0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(countreg1[0]),
	.cout());
// synopsys translate_off
defparam \countreg1[0] .lut_mask = 16'hAACC;
defparam \countreg1[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y2_N14
cycloneive_lcell_comb \countreg1[3] (
// Equation(s):
// countreg1[3] = (GLOBAL(\always0~1clkctrl_outclk ) & ((countreg[3]))) # (!GLOBAL(\always0~1clkctrl_outclk ) & (countreg1[3]))

	.dataa(gnd),
	.datab(countreg1[3]),
	.datac(countreg[3]),
	.datad(\always0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(countreg1[3]),
	.cout());
// synopsys translate_off
defparam \countreg1[3] .lut_mask = 16'hF0CC;
defparam \countreg1[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y2_N6
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = countreg1[0] $ (countreg1[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(countreg1[0]),
	.datad(countreg1[1]),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h0FF0;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y2_N30
cycloneive_lcell_comb \countreg[1] (
// Equation(s):
// countreg[1] = (\rstcountreg~input_o  & ((GLOBAL(\always0~0clkctrl_outclk ) & (countreg[1])) # (!GLOBAL(\always0~0clkctrl_outclk ) & ((\Add0~0_combout )))))

	.dataa(countreg[1]),
	.datab(\rstcountreg~input_o ),
	.datac(\always0~0clkctrl_outclk ),
	.datad(\Add0~0_combout ),
	.cin(gnd),
	.combout(countreg[1]),
	.cout());
// synopsys translate_off
defparam \countreg[1] .lut_mask = 16'h8C80;
defparam \countreg[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y2_N10
cycloneive_lcell_comb \countreg1[1] (
// Equation(s):
// countreg1[1] = (GLOBAL(\always0~1clkctrl_outclk ) & ((countreg[1]))) # (!GLOBAL(\always0~1clkctrl_outclk ) & (countreg1[1]))

	.dataa(countreg1[1]),
	.datab(gnd),
	.datac(countreg[1]),
	.datad(\always0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(countreg1[1]),
	.cout());
// synopsys translate_off
defparam \countreg1[1] .lut_mask = 16'hF0AA;
defparam \countreg1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y2_N16
cycloneive_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_combout  = countreg1[2] $ (((countreg1[0] & countreg1[1])))

	.dataa(gnd),
	.datab(countreg1[2]),
	.datac(countreg1[0]),
	.datad(countreg1[1]),
	.cin(gnd),
	.combout(\Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~1 .lut_mask = 16'h3CCC;
defparam \Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y2_N24
cycloneive_lcell_comb \countreg[2] (
// Equation(s):
// countreg[2] = (\rstcountreg~input_o  & ((GLOBAL(\always0~0clkctrl_outclk ) & (countreg[2])) # (!GLOBAL(\always0~0clkctrl_outclk ) & ((\Add0~1_combout )))))

	.dataa(\rstcountreg~input_o ),
	.datab(countreg[2]),
	.datac(\always0~0clkctrl_outclk ),
	.datad(\Add0~1_combout ),
	.cin(gnd),
	.combout(countreg[2]),
	.cout());
// synopsys translate_off
defparam \countreg[2] .lut_mask = 16'h8A80;
defparam \countreg[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y2_N8
cycloneive_lcell_comb \countreg1[2] (
// Equation(s):
// countreg1[2] = (GLOBAL(\always0~1clkctrl_outclk ) & (countreg[2])) # (!GLOBAL(\always0~1clkctrl_outclk ) & ((countreg1[2])))

	.dataa(gnd),
	.datab(countreg[2]),
	.datac(countreg1[2]),
	.datad(\always0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(countreg1[2]),
	.cout());
// synopsys translate_off
defparam \countreg1[2] .lut_mask = 16'hCCF0;
defparam \countreg1[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y2_N18
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = countreg1[3] $ (((countreg1[0] & (countreg1[2] & countreg1[1]))))

	.dataa(countreg1[0]),
	.datab(countreg1[3]),
	.datac(countreg1[2]),
	.datad(countreg1[1]),
	.cin(gnd),
	.combout(\Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h6CCC;
defparam \Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y2_N26
cycloneive_lcell_comb \countreg[3] (
// Equation(s):
// countreg[3] = (\rstcountreg~input_o  & ((GLOBAL(\always0~0clkctrl_outclk ) & (countreg[3])) # (!GLOBAL(\always0~0clkctrl_outclk ) & ((\Add0~2_combout )))))

	.dataa(countreg[3]),
	.datab(\rstcountreg~input_o ),
	.datac(\always0~0clkctrl_outclk ),
	.datad(\Add0~2_combout ),
	.cin(gnd),
	.combout(countreg[3]),
	.cout());
// synopsys translate_off
defparam \countreg[3] .lut_mask = 16'h8C80;
defparam \countreg[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y2_N20
cycloneive_lcell_comb \WideOr13~0 (
// Equation(s):
// \WideOr13~0_combout  = (countreg[3] & (countreg[0] & (countreg[1] $ (countreg[2])))) # (!countreg[3] & (!countreg[1] & (countreg[0] $ (countreg[2]))))

	.dataa(countreg[3]),
	.datab(countreg[0]),
	.datac(countreg[1]),
	.datad(countreg[2]),
	.cin(gnd),
	.combout(\WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr13~0 .lut_mask = 16'h0984;
defparam \WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y2_N22
cycloneive_lcell_comb \WideOr12~0 (
// Equation(s):
// \WideOr12~0_combout  = (countreg[3] & ((countreg[0] & (countreg[1])) # (!countreg[0] & ((countreg[2]))))) # (!countreg[3] & (countreg[2] & (countreg[0] $ (countreg[1]))))

	.dataa(countreg[3]),
	.datab(countreg[0]),
	.datac(countreg[1]),
	.datad(countreg[2]),
	.cin(gnd),
	.combout(\WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr12~0 .lut_mask = 16'hB680;
defparam \WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y2_N24
cycloneive_lcell_comb \WideOr11~0 (
// Equation(s):
// \WideOr11~0_combout  = (countreg[2] & (countreg[3] & ((countreg[1]) # (!countreg[0])))) # (!countreg[2] & (countreg[1] & (!countreg[0] & !countreg[3])))

	.dataa(countreg[1]),
	.datab(countreg[0]),
	.datac(countreg[2]),
	.datad(countreg[3]),
	.cin(gnd),
	.combout(\WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr11~0 .lut_mask = 16'hB002;
defparam \WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y2_N28
cycloneive_lcell_comb \WideOr10~0 (
// Equation(s):
// \WideOr10~0_combout  = (countreg[1] & ((countreg[0] & ((countreg[2]))) # (!countreg[0] & (countreg[3] & !countreg[2])))) # (!countreg[1] & (!countreg[3] & (countreg[0] $ (countreg[2]))))

	.dataa(countreg[3]),
	.datab(countreg[0]),
	.datac(countreg[1]),
	.datad(countreg[2]),
	.cin(gnd),
	.combout(\WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr10~0 .lut_mask = 16'hC124;
defparam \WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y2_N26
cycloneive_lcell_comb \WideOr9~0 (
// Equation(s):
// \WideOr9~0_combout  = (countreg[1] & (countreg[0] & ((!countreg[3])))) # (!countreg[1] & ((countreg[2] & ((!countreg[3]))) # (!countreg[2] & (countreg[0]))))

	.dataa(countreg[1]),
	.datab(countreg[0]),
	.datac(countreg[2]),
	.datad(countreg[3]),
	.cin(gnd),
	.combout(\WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr9~0 .lut_mask = 16'h04DC;
defparam \WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y2_N28
cycloneive_lcell_comb \WideOr8~0 (
// Equation(s):
// \WideOr8~0_combout  = (countreg[1] & (!countreg[3] & ((countreg[0]) # (!countreg[2])))) # (!countreg[1] & (countreg[0] & (countreg[2] $ (!countreg[3]))))

	.dataa(countreg[1]),
	.datab(countreg[0]),
	.datac(countreg[2]),
	.datad(countreg[3]),
	.cin(gnd),
	.combout(\WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr8~0 .lut_mask = 16'h408E;
defparam \WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y2_N30
cycloneive_lcell_comb \WideOr7~0 (
// Equation(s):
// \WideOr7~0_combout  = (countreg[0] & ((countreg[3]) # (countreg[1] $ (countreg[2])))) # (!countreg[0] & ((countreg[1]) # (countreg[2] $ (countreg[3]))))

	.dataa(countreg[1]),
	.datab(countreg[0]),
	.datac(countreg[2]),
	.datad(countreg[3]),
	.cin(gnd),
	.combout(\WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr7~0 .lut_mask = 16'hEF7A;
defparam \WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign sevenseg[0] = \sevenseg[0]~output_o ;

assign sevenseg[1] = \sevenseg[1]~output_o ;

assign sevenseg[2] = \sevenseg[2]~output_o ;

assign sevenseg[3] = \sevenseg[3]~output_o ;

assign sevenseg[4] = \sevenseg[4]~output_o ;

assign sevenseg[5] = \sevenseg[5]~output_o ;

assign sevenseg[6] = \sevenseg[6]~output_o ;

assign sevenseg2[0] = \sevenseg2[0]~output_o ;

assign sevenseg2[1] = \sevenseg2[1]~output_o ;

assign sevenseg2[2] = \sevenseg2[2]~output_o ;

assign sevenseg2[3] = \sevenseg2[3]~output_o ;

assign sevenseg2[4] = \sevenseg2[4]~output_o ;

assign sevenseg2[5] = \sevenseg2[5]~output_o ;

assign sevenseg2[6] = \sevenseg2[6]~output_o ;

endmodule
