// Seed: 767882558
module module_0;
  wire id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd4
) (
    output logic id_0,
    input  tri0  id_1,
    input  tri1  _id_2
);
  tri1 [1 : id_2] id_4 = 1'h0 & -1;
  always @(posedge 1'h0) begin : LABEL_0
    id_0 <= -1'b0;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input wire id_3,
    output tri0 id_4,
    input supply0 id_5,
    output wor id_6,
    input supply0 id_7
);
  assign id_4 = id_1;
  module_0 modCall_1 ();
endmodule
