
260108_Final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008dd4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000035c  08008f74  08008f74  00009f74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080092d0  080092d0  0000b070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080092d0  080092d0  0000a2d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080092d8  080092d8  0000b070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080092d8  080092d8  0000a2d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080092dc  080092dc  0000a2dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  080092e0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000044b0  20000070  08009350  0000b070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004520  08009350  0000b520  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f0b0  00000000  00000000  0000b0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000051fa  00000000  00000000  0002a150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a90  00000000  00000000  0002f350  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001471  00000000  00000000  00030de0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d55c  00000000  00000000  00032251  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002573c  00000000  00000000  0004f7ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e5b2  00000000  00000000  00074ee9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011349b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000074d0  00000000  00000000  001134e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  0011a9b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008f5c 	.word	0x08008f5c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08008f5c 	.word	0x08008f5c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory(StaticTask_t **ppxIdleTaskTCBBuffer,
		StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80005bc:	b480      	push	{r7}
 80005be:	b085      	sub	sp, #20
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	60f8      	str	r0, [r7, #12]
 80005c4:	60b9      	str	r1, [r7, #8]
 80005c6:	607a      	str	r2, [r7, #4]
	*ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005c8:	68fb      	ldr	r3, [r7, #12]
 80005ca:	4a07      	ldr	r2, [pc, #28]	@ (80005e8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005cc:	601a      	str	r2, [r3, #0]
	*ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ce:	68bb      	ldr	r3, [r7, #8]
 80005d0:	4a06      	ldr	r2, [pc, #24]	@ (80005ec <vApplicationGetIdleTaskMemory+0x30>)
 80005d2:	601a      	str	r2, [r3, #0]
	*pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	2280      	movs	r2, #128	@ 0x80
 80005d8:	601a      	str	r2, [r3, #0]
	/* place for user code */
}
 80005da:	bf00      	nop
 80005dc:	3714      	adds	r7, #20
 80005de:	46bd      	mov	sp, r7
 80005e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	2000009c 	.word	0x2000009c
 80005ec:	2000013c 	.word	0x2000013c

080005f0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005f0:	b5b0      	push	{r4, r5, r7, lr}
 80005f2:	b09c      	sub	sp, #112	@ 0x70
 80005f4:	af00      	add	r7, sp, #0
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
	/* add queues, ... */
	Model_TrackingInit();
 80005f6:	f001 fb09 	bl	8001c0c <Model_TrackingInit>
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005fa:	4b27      	ldr	r3, [pc, #156]	@ (8000698 <MX_FREERTOS_Init+0xa8>)
 80005fc:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8000600:	461d      	mov	r5, r3
 8000602:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000604:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000606:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800060a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800060e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000612:	2100      	movs	r1, #0
 8000614:	4618      	mov	r0, r3
 8000616:	f004 ff48 	bl	80054aa <osThreadCreate>
 800061a:	4603      	mov	r3, r0
 800061c:	4a1f      	ldr	r2, [pc, #124]	@ (800069c <MX_FREERTOS_Init+0xac>)
 800061e:	6013      	str	r3, [r2, #0]

  /* definition and creation of ListenerTask */
  osThreadDef(ListenerTask, Listener, osPriorityNormal, 0, 128);
 8000620:	4b1f      	ldr	r3, [pc, #124]	@ (80006a0 <MX_FREERTOS_Init+0xb0>)
 8000622:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8000626:	461d      	mov	r5, r3
 8000628:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800062a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800062c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000630:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ListenerTaskHandle = osThreadCreate(osThread(ListenerTask), NULL);
 8000634:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000638:	2100      	movs	r1, #0
 800063a:	4618      	mov	r0, r3
 800063c:	f004 ff35 	bl	80054aa <osThreadCreate>
 8000640:	4603      	mov	r3, r0
 8000642:	4a18      	ldr	r2, [pc, #96]	@ (80006a4 <MX_FREERTOS_Init+0xb4>)
 8000644:	6013      	str	r3, [r2, #0]

  /* definition and creation of ControllerTask */
  osThreadDef(ControllerTask, Controller, osPriorityNormal, 0, 128);
 8000646:	4b18      	ldr	r3, [pc, #96]	@ (80006a8 <MX_FREERTOS_Init+0xb8>)
 8000648:	f107 041c 	add.w	r4, r7, #28
 800064c:	461d      	mov	r5, r3
 800064e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000650:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000652:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000656:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ControllerTaskHandle = osThreadCreate(osThread(ControllerTask), NULL);
 800065a:	f107 031c 	add.w	r3, r7, #28
 800065e:	2100      	movs	r1, #0
 8000660:	4618      	mov	r0, r3
 8000662:	f004 ff22 	bl	80054aa <osThreadCreate>
 8000666:	4603      	mov	r3, r0
 8000668:	4a10      	ldr	r2, [pc, #64]	@ (80006ac <MX_FREERTOS_Init+0xbc>)
 800066a:	6013      	str	r3, [r2, #0]

  /* definition and creation of PresenterTask */
  osThreadDef(PresenterTask, Presenter, osPriorityNormal, 0, 128);
 800066c:	4b10      	ldr	r3, [pc, #64]	@ (80006b0 <MX_FREERTOS_Init+0xc0>)
 800066e:	463c      	mov	r4, r7
 8000670:	461d      	mov	r5, r3
 8000672:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000674:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000676:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800067a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  PresenterTaskHandle = osThreadCreate(osThread(PresenterTask), NULL);
 800067e:	463b      	mov	r3, r7
 8000680:	2100      	movs	r1, #0
 8000682:	4618      	mov	r0, r3
 8000684:	f004 ff11 	bl	80054aa <osThreadCreate>
 8000688:	4603      	mov	r3, r0
 800068a:	4a0a      	ldr	r2, [pc, #40]	@ (80006b4 <MX_FREERTOS_Init+0xc4>)
 800068c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 800068e:	bf00      	nop
 8000690:	3770      	adds	r7, #112	@ 0x70
 8000692:	46bd      	mov	sp, r7
 8000694:	bdb0      	pop	{r4, r5, r7, pc}
 8000696:	bf00      	nop
 8000698:	08008f80 	.word	0x08008f80
 800069c:	2000008c 	.word	0x2000008c
 80006a0:	08008fac 	.word	0x08008fac
 80006a4:	20000090 	.word	0x20000090
 80006a8:	08008fd8 	.word	0x08008fd8
 80006ac:	20000094 	.word	0x20000094
 80006b0:	08009004 	.word	0x08009004
 80006b4:	20000098 	.word	0x20000098

080006b8 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 80006c0:	2001      	movs	r0, #1
 80006c2:	f004 ff3e 	bl	8005542 <osDelay>
 80006c6:	e7fb      	b.n	80006c0 <StartDefaultTask+0x8>

080006c8 <Listener>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Listener */
void Listener(void const * argument)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b082      	sub	sp, #8
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Listener */
	Listener_Init();
 80006d0:	f001 f944 	bl	800195c <Listener_Init>
	/* Infinite loop */
	for (;;) {
		Listener_Excute();
 80006d4:	f001 f95a 	bl	800198c <Listener_Excute>
		osDelay(1);
 80006d8:	2001      	movs	r0, #1
 80006da:	f004 ff32 	bl	8005542 <osDelay>
		Listener_Excute();
 80006de:	bf00      	nop
 80006e0:	e7f8      	b.n	80006d4 <Listener+0xc>

080006e2 <Controller>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Controller */
void Controller(void const * argument)
{
 80006e2:	b580      	push	{r7, lr}
 80006e4:	b082      	sub	sp, #8
 80006e6:	af00      	add	r7, sp, #0
 80006e8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Controller */
	Controller_Init();
 80006ea:	f000 ff35 	bl	8001558 <Controller_Init>
	/* Infinite loop */
	for (;;) {
		Controller_Excute();
 80006ee:	f000 ff39 	bl	8001564 <Controller_Excute>
		osDelay(1);
 80006f2:	2001      	movs	r0, #1
 80006f4:	f004 ff25 	bl	8005542 <osDelay>
		Controller_Excute();
 80006f8:	bf00      	nop
 80006fa:	e7f8      	b.n	80006ee <Controller+0xc>

080006fc <Presenter>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Presenter */
void Presenter(void const * argument)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b082      	sub	sp, #8
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Presenter */
	Presenter_Init();
 8000704:	f001 facc 	bl	8001ca0 <Presenter_Init>
	/* Infinite loop */
	for (;;) {
		Presenter_Excute();
 8000708:	f001 fad0 	bl	8001cac <Presenter_Excute>
		osDelay(1);
 800070c:	2001      	movs	r0, #1
 800070e:	f004 ff18 	bl	8005542 <osDelay>
		Presenter_Excute();
 8000712:	bf00      	nop
 8000714:	e7f8      	b.n	8000708 <Presenter+0xc>
	...

08000718 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b08a      	sub	sp, #40	@ 0x28
 800071c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800071e:	f107 0314 	add.w	r3, r7, #20
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
 8000726:	605a      	str	r2, [r3, #4]
 8000728:	609a      	str	r2, [r3, #8]
 800072a:	60da      	str	r2, [r3, #12]
 800072c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800072e:	2300      	movs	r3, #0
 8000730:	613b      	str	r3, [r7, #16]
 8000732:	4b3b      	ldr	r3, [pc, #236]	@ (8000820 <MX_GPIO_Init+0x108>)
 8000734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000736:	4a3a      	ldr	r2, [pc, #232]	@ (8000820 <MX_GPIO_Init+0x108>)
 8000738:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800073c:	6313      	str	r3, [r2, #48]	@ 0x30
 800073e:	4b38      	ldr	r3, [pc, #224]	@ (8000820 <MX_GPIO_Init+0x108>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000742:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000746:	613b      	str	r3, [r7, #16]
 8000748:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800074a:	2300      	movs	r3, #0
 800074c:	60fb      	str	r3, [r7, #12]
 800074e:	4b34      	ldr	r3, [pc, #208]	@ (8000820 <MX_GPIO_Init+0x108>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000752:	4a33      	ldr	r2, [pc, #204]	@ (8000820 <MX_GPIO_Init+0x108>)
 8000754:	f043 0301 	orr.w	r3, r3, #1
 8000758:	6313      	str	r3, [r2, #48]	@ 0x30
 800075a:	4b31      	ldr	r3, [pc, #196]	@ (8000820 <MX_GPIO_Init+0x108>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800075e:	f003 0301 	and.w	r3, r3, #1
 8000762:	60fb      	str	r3, [r7, #12]
 8000764:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000766:	2300      	movs	r3, #0
 8000768:	60bb      	str	r3, [r7, #8]
 800076a:	4b2d      	ldr	r3, [pc, #180]	@ (8000820 <MX_GPIO_Init+0x108>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076e:	4a2c      	ldr	r2, [pc, #176]	@ (8000820 <MX_GPIO_Init+0x108>)
 8000770:	f043 0304 	orr.w	r3, r3, #4
 8000774:	6313      	str	r3, [r2, #48]	@ 0x30
 8000776:	4b2a      	ldr	r3, [pc, #168]	@ (8000820 <MX_GPIO_Init+0x108>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077a:	f003 0304 	and.w	r3, r3, #4
 800077e:	60bb      	str	r3, [r7, #8]
 8000780:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000782:	2300      	movs	r3, #0
 8000784:	607b      	str	r3, [r7, #4]
 8000786:	4b26      	ldr	r3, [pc, #152]	@ (8000820 <MX_GPIO_Init+0x108>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078a:	4a25      	ldr	r2, [pc, #148]	@ (8000820 <MX_GPIO_Init+0x108>)
 800078c:	f043 0302 	orr.w	r3, r3, #2
 8000790:	6313      	str	r3, [r2, #48]	@ 0x30
 8000792:	4b23      	ldr	r3, [pc, #140]	@ (8000820 <MX_GPIO_Init+0x108>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000796:	f003 0302 	and.w	r3, r3, #2
 800079a:	607b      	str	r3, [r7, #4]
 800079c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 800079e:	2200      	movs	r2, #0
 80007a0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80007a4:	481f      	ldr	r0, [pc, #124]	@ (8000824 <MX_GPIO_Init+0x10c>)
 80007a6:	f002 f823 	bl	80027f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC5 PC6 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_11|GPIO_PIN_12;
 80007aa:	f44f 53c3 	mov.w	r3, #6240	@ 0x1860
 80007ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007b0:	2300      	movs	r3, #0
 80007b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b4:	2300      	movs	r3, #0
 80007b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007b8:	f107 0314 	add.w	r3, r7, #20
 80007bc:	4619      	mov	r1, r3
 80007be:	4819      	ldr	r0, [pc, #100]	@ (8000824 <MX_GPIO_Init+0x10c>)
 80007c0:	f001 fe7a 	bl	80024b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80007c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007ca:	2300      	movs	r3, #0
 80007cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ce:	2300      	movs	r3, #0
 80007d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007d2:	f107 0314 	add.w	r3, r7, #20
 80007d6:	4619      	mov	r1, r3
 80007d8:	4813      	ldr	r0, [pc, #76]	@ (8000828 <MX_GPIO_Init+0x110>)
 80007da:	f001 fe6d 	bl	80024b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80007de:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80007e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007e4:	2300      	movs	r3, #0
 80007e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e8:	2300      	movs	r3, #0
 80007ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007ec:	f107 0314 	add.w	r3, r7, #20
 80007f0:	4619      	mov	r1, r3
 80007f2:	480e      	ldr	r0, [pc, #56]	@ (800082c <MX_GPIO_Init+0x114>)
 80007f4:	f001 fe60 	bl	80024b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80007f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007fe:	2301      	movs	r3, #1
 8000800:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000802:	2300      	movs	r3, #0
 8000804:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000806:	2300      	movs	r3, #0
 8000808:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800080a:	f107 0314 	add.w	r3, r7, #20
 800080e:	4619      	mov	r1, r3
 8000810:	4804      	ldr	r0, [pc, #16]	@ (8000824 <MX_GPIO_Init+0x10c>)
 8000812:	f001 fe51 	bl	80024b8 <HAL_GPIO_Init>

}
 8000816:	bf00      	nop
 8000818:	3728      	adds	r7, #40	@ 0x28
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	40023800 	.word	0x40023800
 8000824:	40020800 	.word	0x40020800
 8000828:	40020400 	.word	0x40020400
 800082c:	40020000 	.word	0x40020000

08000830 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000834:	4b12      	ldr	r3, [pc, #72]	@ (8000880 <MX_I2C1_Init+0x50>)
 8000836:	4a13      	ldr	r2, [pc, #76]	@ (8000884 <MX_I2C1_Init+0x54>)
 8000838:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800083a:	4b11      	ldr	r3, [pc, #68]	@ (8000880 <MX_I2C1_Init+0x50>)
 800083c:	4a12      	ldr	r2, [pc, #72]	@ (8000888 <MX_I2C1_Init+0x58>)
 800083e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000840:	4b0f      	ldr	r3, [pc, #60]	@ (8000880 <MX_I2C1_Init+0x50>)
 8000842:	2200      	movs	r2, #0
 8000844:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000846:	4b0e      	ldr	r3, [pc, #56]	@ (8000880 <MX_I2C1_Init+0x50>)
 8000848:	2200      	movs	r2, #0
 800084a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800084c:	4b0c      	ldr	r3, [pc, #48]	@ (8000880 <MX_I2C1_Init+0x50>)
 800084e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000852:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000854:	4b0a      	ldr	r3, [pc, #40]	@ (8000880 <MX_I2C1_Init+0x50>)
 8000856:	2200      	movs	r2, #0
 8000858:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800085a:	4b09      	ldr	r3, [pc, #36]	@ (8000880 <MX_I2C1_Init+0x50>)
 800085c:	2200      	movs	r2, #0
 800085e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000860:	4b07      	ldr	r3, [pc, #28]	@ (8000880 <MX_I2C1_Init+0x50>)
 8000862:	2200      	movs	r2, #0
 8000864:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000866:	4b06      	ldr	r3, [pc, #24]	@ (8000880 <MX_I2C1_Init+0x50>)
 8000868:	2200      	movs	r2, #0
 800086a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800086c:	4804      	ldr	r0, [pc, #16]	@ (8000880 <MX_I2C1_Init+0x50>)
 800086e:	f001 ffd9 	bl	8002824 <HAL_I2C_Init>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d001      	beq.n	800087c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000878:	f000 f8fe 	bl	8000a78 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800087c:	bf00      	nop
 800087e:	bd80      	pop	{r7, pc}
 8000880:	2000033c 	.word	0x2000033c
 8000884:	40005400 	.word	0x40005400
 8000888:	000186a0 	.word	0x000186a0

0800088c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b08a      	sub	sp, #40	@ 0x28
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000894:	f107 0314 	add.w	r3, r7, #20
 8000898:	2200      	movs	r2, #0
 800089a:	601a      	str	r2, [r3, #0]
 800089c:	605a      	str	r2, [r3, #4]
 800089e:	609a      	str	r2, [r3, #8]
 80008a0:	60da      	str	r2, [r3, #12]
 80008a2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	4a19      	ldr	r2, [pc, #100]	@ (8000910 <HAL_I2C_MspInit+0x84>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d12c      	bne.n	8000908 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ae:	2300      	movs	r3, #0
 80008b0:	613b      	str	r3, [r7, #16]
 80008b2:	4b18      	ldr	r3, [pc, #96]	@ (8000914 <HAL_I2C_MspInit+0x88>)
 80008b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b6:	4a17      	ldr	r2, [pc, #92]	@ (8000914 <HAL_I2C_MspInit+0x88>)
 80008b8:	f043 0302 	orr.w	r3, r3, #2
 80008bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80008be:	4b15      	ldr	r3, [pc, #84]	@ (8000914 <HAL_I2C_MspInit+0x88>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c2:	f003 0302 	and.w	r3, r3, #2
 80008c6:	613b      	str	r3, [r7, #16]
 80008c8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80008ca:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80008ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008d0:	2312      	movs	r3, #18
 80008d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d4:	2300      	movs	r3, #0
 80008d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008d8:	2303      	movs	r3, #3
 80008da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80008dc:	2304      	movs	r3, #4
 80008de:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008e0:	f107 0314 	add.w	r3, r7, #20
 80008e4:	4619      	mov	r1, r3
 80008e6:	480c      	ldr	r0, [pc, #48]	@ (8000918 <HAL_I2C_MspInit+0x8c>)
 80008e8:	f001 fde6 	bl	80024b8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80008ec:	2300      	movs	r3, #0
 80008ee:	60fb      	str	r3, [r7, #12]
 80008f0:	4b08      	ldr	r3, [pc, #32]	@ (8000914 <HAL_I2C_MspInit+0x88>)
 80008f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008f4:	4a07      	ldr	r2, [pc, #28]	@ (8000914 <HAL_I2C_MspInit+0x88>)
 80008f6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80008fa:	6413      	str	r3, [r2, #64]	@ 0x40
 80008fc:	4b05      	ldr	r3, [pc, #20]	@ (8000914 <HAL_I2C_MspInit+0x88>)
 80008fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000900:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000904:	60fb      	str	r3, [r7, #12]
 8000906:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000908:	bf00      	nop
 800090a:	3728      	adds	r7, #40	@ 0x28
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	40005400 	.word	0x40005400
 8000914:	40023800 	.word	0x40023800
 8000918:	40020400 	.word	0x40020400

0800091c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000920:	f001 fc82 	bl	8002228 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000924:	f000 f826 	bl	8000974 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000928:	f7ff fef6 	bl	8000718 <MX_GPIO_Init>
  MX_I2C1_Init();
 800092c:	f7ff ff80 	bl	8000830 <MX_I2C1_Init>
  MX_TIM1_Init();
 8000930:	f000 fb42 	bl	8000fb8 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8000934:	f000 fd6a 	bl	800140c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000938:	f000 fb8e 	bl	8001058 <MX_TIM2_Init>
  MX_SPI1_Init();
 800093c:	f000 f8a2 	bl	8000a84 <MX_SPI1_Init>
  MX_TIM3_Init();
 8000940:	f000 fc0a 	bl	8001158 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  // UART 테스트 메시지 (시스템 시작 확인)
  printf("========================================\r\n");
 8000944:	4808      	ldr	r0, [pc, #32]	@ (8000968 <main+0x4c>)
 8000946:	f007 fa71 	bl	8007e2c <puts>
  printf("  STM32 System Initialized\r\n");
 800094a:	4808      	ldr	r0, [pc, #32]	@ (800096c <main+0x50>)
 800094c:	f007 fa6e 	bl	8007e2c <puts>
  printf("  UART2 Working - Baud: 115200\r\n");
 8000950:	4807      	ldr	r0, [pc, #28]	@ (8000970 <main+0x54>)
 8000952:	f007 fa6b 	bl	8007e2c <puts>
  printf("========================================\r\n");
 8000956:	4804      	ldr	r0, [pc, #16]	@ (8000968 <main+0x4c>)
 8000958:	f007 fa68 	bl	8007e2c <puts>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 800095c:	f7ff fe48 	bl	80005f0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000960:	f004 fd9c 	bl	800549c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000964:	bf00      	nop
 8000966:	e7fd      	b.n	8000964 <main+0x48>
 8000968:	08009020 	.word	0x08009020
 800096c:	0800904c 	.word	0x0800904c
 8000970:	08009068 	.word	0x08009068

08000974 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b094      	sub	sp, #80	@ 0x50
 8000978:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800097a:	f107 0320 	add.w	r3, r7, #32
 800097e:	2230      	movs	r2, #48	@ 0x30
 8000980:	2100      	movs	r1, #0
 8000982:	4618      	mov	r0, r3
 8000984:	f007 fb54 	bl	8008030 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000988:	f107 030c 	add.w	r3, r7, #12
 800098c:	2200      	movs	r2, #0
 800098e:	601a      	str	r2, [r3, #0]
 8000990:	605a      	str	r2, [r3, #4]
 8000992:	609a      	str	r2, [r3, #8]
 8000994:	60da      	str	r2, [r3, #12]
 8000996:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000998:	2300      	movs	r3, #0
 800099a:	60bb      	str	r3, [r7, #8]
 800099c:	4b27      	ldr	r3, [pc, #156]	@ (8000a3c <SystemClock_Config+0xc8>)
 800099e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009a0:	4a26      	ldr	r2, [pc, #152]	@ (8000a3c <SystemClock_Config+0xc8>)
 80009a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80009a8:	4b24      	ldr	r3, [pc, #144]	@ (8000a3c <SystemClock_Config+0xc8>)
 80009aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009b0:	60bb      	str	r3, [r7, #8]
 80009b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009b4:	2300      	movs	r3, #0
 80009b6:	607b      	str	r3, [r7, #4]
 80009b8:	4b21      	ldr	r3, [pc, #132]	@ (8000a40 <SystemClock_Config+0xcc>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	4a20      	ldr	r2, [pc, #128]	@ (8000a40 <SystemClock_Config+0xcc>)
 80009be:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80009c2:	6013      	str	r3, [r2, #0]
 80009c4:	4b1e      	ldr	r3, [pc, #120]	@ (8000a40 <SystemClock_Config+0xcc>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80009cc:	607b      	str	r3, [r7, #4]
 80009ce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009d0:	2301      	movs	r3, #1
 80009d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009d4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80009d8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009da:	2302      	movs	r3, #2
 80009dc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009de:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80009e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80009e4:	2304      	movs	r3, #4
 80009e6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80009e8:	2364      	movs	r3, #100	@ 0x64
 80009ea:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009ec:	2302      	movs	r3, #2
 80009ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80009f0:	2304      	movs	r3, #4
 80009f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009f4:	f107 0320 	add.w	r3, r7, #32
 80009f8:	4618      	mov	r0, r3
 80009fa:	f002 fbb1 	bl	8003160 <HAL_RCC_OscConfig>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d001      	beq.n	8000a08 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000a04:	f000 f838 	bl	8000a78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a08:	230f      	movs	r3, #15
 8000a0a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a0c:	2302      	movs	r3, #2
 8000a0e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a10:	2300      	movs	r3, #0
 8000a12:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a14:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a18:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000a1e:	f107 030c 	add.w	r3, r7, #12
 8000a22:	2103      	movs	r1, #3
 8000a24:	4618      	mov	r0, r3
 8000a26:	f002 fe13 	bl	8003650 <HAL_RCC_ClockConfig>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d001      	beq.n	8000a34 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000a30:	f000 f822 	bl	8000a78 <Error_Handler>
  }
}
 8000a34:	bf00      	nop
 8000a36:	3750      	adds	r7, #80	@ 0x50
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	40023800 	.word	0x40023800
 8000a40:	40007000 	.word	0x40007000

08000a44 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11)
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	4a07      	ldr	r2, [pc, #28]	@ (8000a70 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000a52:	4293      	cmp	r3, r2
 8000a54:	d101      	bne.n	8000a5a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000a56:	f001 fc09 	bl	800226c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
	if (htim->Instance == TIM3) {
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	4a05      	ldr	r2, [pc, #20]	@ (8000a74 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000a60:	4293      	cmp	r3, r2
 8000a62:	d101      	bne.n	8000a68 <HAL_TIM_PeriodElapsedCallback+0x24>
		Listener_Tracking_TIM_ISR();
 8000a64:	f001 f884 	bl	8001b70 <Listener_Tracking_TIM_ISR>
	}
  /* USER CODE END Callback 1 */
}
 8000a68:	bf00      	nop
 8000a6a:	3708      	adds	r7, #8
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	40014800 	.word	0x40014800
 8000a74:	40000400 	.word	0x40000400

08000a78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a7c:	b672      	cpsid	i
}
 8000a7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000a80:	bf00      	nop
 8000a82:	e7fd      	b.n	8000a80 <Error_Handler+0x8>

08000a84 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000a88:	4b17      	ldr	r3, [pc, #92]	@ (8000ae8 <MX_SPI1_Init+0x64>)
 8000a8a:	4a18      	ldr	r2, [pc, #96]	@ (8000aec <MX_SPI1_Init+0x68>)
 8000a8c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000a8e:	4b16      	ldr	r3, [pc, #88]	@ (8000ae8 <MX_SPI1_Init+0x64>)
 8000a90:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000a94:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000a96:	4b14      	ldr	r3, [pc, #80]	@ (8000ae8 <MX_SPI1_Init+0x64>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a9c:	4b12      	ldr	r3, [pc, #72]	@ (8000ae8 <MX_SPI1_Init+0x64>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000aa2:	4b11      	ldr	r3, [pc, #68]	@ (8000ae8 <MX_SPI1_Init+0x64>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000aa8:	4b0f      	ldr	r3, [pc, #60]	@ (8000ae8 <MX_SPI1_Init+0x64>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000aae:	4b0e      	ldr	r3, [pc, #56]	@ (8000ae8 <MX_SPI1_Init+0x64>)
 8000ab0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ab4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000ab6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ae8 <MX_SPI1_Init+0x64>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000abc:	4b0a      	ldr	r3, [pc, #40]	@ (8000ae8 <MX_SPI1_Init+0x64>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ac2:	4b09      	ldr	r3, [pc, #36]	@ (8000ae8 <MX_SPI1_Init+0x64>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ac8:	4b07      	ldr	r3, [pc, #28]	@ (8000ae8 <MX_SPI1_Init+0x64>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000ace:	4b06      	ldr	r3, [pc, #24]	@ (8000ae8 <MX_SPI1_Init+0x64>)
 8000ad0:	220a      	movs	r2, #10
 8000ad2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ad4:	4804      	ldr	r0, [pc, #16]	@ (8000ae8 <MX_SPI1_Init+0x64>)
 8000ad6:	f003 f80d 	bl	8003af4 <HAL_SPI_Init>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d001      	beq.n	8000ae4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000ae0:	f7ff ffca 	bl	8000a78 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000ae4:	bf00      	nop
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	20000390 	.word	0x20000390
 8000aec:	40013000 	.word	0x40013000

08000af0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b08a      	sub	sp, #40	@ 0x28
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000af8:	f107 0314 	add.w	r3, r7, #20
 8000afc:	2200      	movs	r2, #0
 8000afe:	601a      	str	r2, [r3, #0]
 8000b00:	605a      	str	r2, [r3, #4]
 8000b02:	609a      	str	r2, [r3, #8]
 8000b04:	60da      	str	r2, [r3, #12]
 8000b06:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	4a1d      	ldr	r2, [pc, #116]	@ (8000b84 <HAL_SPI_MspInit+0x94>)
 8000b0e:	4293      	cmp	r3, r2
 8000b10:	d133      	bne.n	8000b7a <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b12:	2300      	movs	r3, #0
 8000b14:	613b      	str	r3, [r7, #16]
 8000b16:	4b1c      	ldr	r3, [pc, #112]	@ (8000b88 <HAL_SPI_MspInit+0x98>)
 8000b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b1a:	4a1b      	ldr	r2, [pc, #108]	@ (8000b88 <HAL_SPI_MspInit+0x98>)
 8000b1c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000b20:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b22:	4b19      	ldr	r3, [pc, #100]	@ (8000b88 <HAL_SPI_MspInit+0x98>)
 8000b24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b26:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000b2a:	613b      	str	r3, [r7, #16]
 8000b2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b2e:	2300      	movs	r3, #0
 8000b30:	60fb      	str	r3, [r7, #12]
 8000b32:	4b15      	ldr	r3, [pc, #84]	@ (8000b88 <HAL_SPI_MspInit+0x98>)
 8000b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b36:	4a14      	ldr	r2, [pc, #80]	@ (8000b88 <HAL_SPI_MspInit+0x98>)
 8000b38:	f043 0301 	orr.w	r3, r3, #1
 8000b3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b3e:	4b12      	ldr	r3, [pc, #72]	@ (8000b88 <HAL_SPI_MspInit+0x98>)
 8000b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b42:	f003 0301 	and.w	r3, r3, #1
 8000b46:	60fb      	str	r3, [r7, #12]
 8000b48:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000b4a:	23e0      	movs	r3, #224	@ 0xe0
 8000b4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b4e:	2302      	movs	r3, #2
 8000b50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b52:	2300      	movs	r3, #0
 8000b54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b56:	2303      	movs	r3, #3
 8000b58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b5a:	2305      	movs	r3, #5
 8000b5c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b5e:	f107 0314 	add.w	r3, r7, #20
 8000b62:	4619      	mov	r1, r3
 8000b64:	4809      	ldr	r0, [pc, #36]	@ (8000b8c <HAL_SPI_MspInit+0x9c>)
 8000b66:	f001 fca7 	bl	80024b8 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	2105      	movs	r1, #5
 8000b6e:	2023      	movs	r0, #35	@ 0x23
 8000b70:	f001 fc78 	bl	8002464 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000b74:	2023      	movs	r0, #35	@ 0x23
 8000b76:	f001 fc91 	bl	800249c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000b7a:	bf00      	nop
 8000b7c:	3728      	adds	r7, #40	@ 0x28
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	40013000 	.word	0x40013000
 8000b88:	40023800 	.word	0x40023800
 8000b8c:	40020000 	.word	0x40020000

08000b90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b96:	2300      	movs	r3, #0
 8000b98:	607b      	str	r3, [r7, #4]
 8000b9a:	4b12      	ldr	r3, [pc, #72]	@ (8000be4 <HAL_MspInit+0x54>)
 8000b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b9e:	4a11      	ldr	r2, [pc, #68]	@ (8000be4 <HAL_MspInit+0x54>)
 8000ba0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ba4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ba6:	4b0f      	ldr	r3, [pc, #60]	@ (8000be4 <HAL_MspInit+0x54>)
 8000ba8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000baa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000bae:	607b      	str	r3, [r7, #4]
 8000bb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	603b      	str	r3, [r7, #0]
 8000bb6:	4b0b      	ldr	r3, [pc, #44]	@ (8000be4 <HAL_MspInit+0x54>)
 8000bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bba:	4a0a      	ldr	r2, [pc, #40]	@ (8000be4 <HAL_MspInit+0x54>)
 8000bbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bc2:	4b08      	ldr	r3, [pc, #32]	@ (8000be4 <HAL_MspInit+0x54>)
 8000bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bca:	603b      	str	r3, [r7, #0]
 8000bcc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000bce:	2200      	movs	r2, #0
 8000bd0:	210f      	movs	r1, #15
 8000bd2:	f06f 0001 	mvn.w	r0, #1
 8000bd6:	f001 fc45 	bl	8002464 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bda:	bf00      	nop
 8000bdc:	3708      	adds	r7, #8
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	40023800 	.word	0x40023800

08000be8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b08c      	sub	sp, #48	@ 0x30
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	60bb      	str	r3, [r7, #8]
 8000bfc:	4b2e      	ldr	r3, [pc, #184]	@ (8000cb8 <HAL_InitTick+0xd0>)
 8000bfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c00:	4a2d      	ldr	r2, [pc, #180]	@ (8000cb8 <HAL_InitTick+0xd0>)
 8000c02:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c06:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c08:	4b2b      	ldr	r3, [pc, #172]	@ (8000cb8 <HAL_InitTick+0xd0>)
 8000c0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c0c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000c10:	60bb      	str	r3, [r7, #8]
 8000c12:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c14:	f107 020c 	add.w	r2, r7, #12
 8000c18:	f107 0310 	add.w	r3, r7, #16
 8000c1c:	4611      	mov	r1, r2
 8000c1e:	4618      	mov	r0, r3
 8000c20:	f002 ff36 	bl	8003a90 <HAL_RCC_GetClockConfig>

  /* Compute TIM11 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000c24:	f002 ff20 	bl	8003a68 <HAL_RCC_GetPCLK2Freq>
 8000c28:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c2c:	4a23      	ldr	r2, [pc, #140]	@ (8000cbc <HAL_InitTick+0xd4>)
 8000c2e:	fba2 2303 	umull	r2, r3, r2, r3
 8000c32:	0c9b      	lsrs	r3, r3, #18
 8000c34:	3b01      	subs	r3, #1
 8000c36:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8000c38:	4b21      	ldr	r3, [pc, #132]	@ (8000cc0 <HAL_InitTick+0xd8>)
 8000c3a:	4a22      	ldr	r2, [pc, #136]	@ (8000cc4 <HAL_InitTick+0xdc>)
 8000c3c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 8000c3e:	4b20      	ldr	r3, [pc, #128]	@ (8000cc0 <HAL_InitTick+0xd8>)
 8000c40:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000c44:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 8000c46:	4a1e      	ldr	r2, [pc, #120]	@ (8000cc0 <HAL_InitTick+0xd8>)
 8000c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c4a:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 8000c4c:	4b1c      	ldr	r3, [pc, #112]	@ (8000cc0 <HAL_InitTick+0xd8>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c52:	4b1b      	ldr	r3, [pc, #108]	@ (8000cc0 <HAL_InitTick+0xd8>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	609a      	str	r2, [r3, #8]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c58:	4b19      	ldr	r3, [pc, #100]	@ (8000cc0 <HAL_InitTick+0xd8>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim11);
 8000c5e:	4818      	ldr	r0, [pc, #96]	@ (8000cc0 <HAL_InitTick+0xd8>)
 8000c60:	f002 ffd1 	bl	8003c06 <HAL_TIM_Base_Init>
 8000c64:	4603      	mov	r3, r0
 8000c66:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000c6a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d11b      	bne.n	8000caa <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim11);
 8000c72:	4813      	ldr	r0, [pc, #76]	@ (8000cc0 <HAL_InitTick+0xd8>)
 8000c74:	f003 f816 	bl	8003ca4 <HAL_TIM_Base_Start_IT>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000c7e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d111      	bne.n	8000caa <HAL_InitTick+0xc2>
    {
    /* Enable the TIM11 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8000c86:	201a      	movs	r0, #26
 8000c88:	f001 fc08 	bl	800249c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	2b0f      	cmp	r3, #15
 8000c90:	d808      	bhi.n	8000ca4 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority, 0U);
 8000c92:	2200      	movs	r2, #0
 8000c94:	6879      	ldr	r1, [r7, #4]
 8000c96:	201a      	movs	r0, #26
 8000c98:	f001 fbe4 	bl	8002464 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c9c:	4a0a      	ldr	r2, [pc, #40]	@ (8000cc8 <HAL_InitTick+0xe0>)
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	6013      	str	r3, [r2, #0]
 8000ca2:	e002      	b.n	8000caa <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000caa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000cae:	4618      	mov	r0, r3
 8000cb0:	3730      	adds	r7, #48	@ 0x30
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	40023800 	.word	0x40023800
 8000cbc:	431bde83 	.word	0x431bde83
 8000cc0:	200003e8 	.word	0x200003e8
 8000cc4:	40014800 	.word	0x40014800
 8000cc8:	20000008 	.word	0x20000008

08000ccc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cd0:	bf00      	nop
 8000cd2:	e7fd      	b.n	8000cd0 <NMI_Handler+0x4>

08000cd4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cd8:	bf00      	nop
 8000cda:	e7fd      	b.n	8000cd8 <HardFault_Handler+0x4>

08000cdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ce0:	bf00      	nop
 8000ce2:	e7fd      	b.n	8000ce0 <MemManage_Handler+0x4>

08000ce4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ce8:	bf00      	nop
 8000cea:	e7fd      	b.n	8000ce8 <BusFault_Handler+0x4>

08000cec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cf0:	bf00      	nop
 8000cf2:	e7fd      	b.n	8000cf0 <UsageFault_Handler+0x4>

08000cf4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cf8:	bf00      	nop
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
	...

08000d04 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000d08:	4802      	ldr	r0, [pc, #8]	@ (8000d14 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000d0a:	f003 f99b 	bl	8004044 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000d0e:	bf00      	nop
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	2000043c 	.word	0x2000043c

08000d18 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000d1c:	4803      	ldr	r0, [pc, #12]	@ (8000d2c <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8000d1e:	f003 f991 	bl	8004044 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8000d22:	4803      	ldr	r0, [pc, #12]	@ (8000d30 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8000d24:	f003 f98e 	bl	8004044 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8000d28:	bf00      	nop
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	2000043c 	.word	0x2000043c
 8000d30:	200003e8 	.word	0x200003e8

08000d34 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000d38:	4802      	ldr	r0, [pc, #8]	@ (8000d44 <TIM3_IRQHandler+0x10>)
 8000d3a:	f003 f983 	bl	8004044 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000d3e:	bf00      	nop
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	200004cc 	.word	0x200004cc

08000d48 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b082      	sub	sp, #8
 8000d4c:	af00      	add	r7, sp, #0
  // g_isr_count는 이 파일에 정의되어 있음 (line 44)

  static uint8_t tx_index = 0;
  static uint8_t rx_index = 0;

  uint32_t sr = SPI1->SR;
 8000d4e:	4b36      	ldr	r3, [pc, #216]	@ (8000e28 <SPI1_IRQHandler+0xe0>)
 8000d50:	689b      	ldr	r3, [r3, #8]
 8000d52:	607b      	str	r3, [r7, #4]

  // RXNE: 수신 데이터 있음
  if (sr & SPI_SR_RXNE) {
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	f003 0301 	and.w	r3, r3, #1
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d010      	beq.n	8000d80 <SPI1_IRQHandler+0x38>
      uint8_t data = (uint8_t)SPI1->DR;  // DR 읽기로 RXNE 플래그 클리어
 8000d5e:	4b32      	ldr	r3, [pc, #200]	@ (8000e28 <SPI1_IRQHandler+0xe0>)
 8000d60:	68db      	ldr	r3, [r3, #12]
 8000d62:	70fb      	strb	r3, [r7, #3]
      if (rx_index < 4) {
 8000d64:	4b31      	ldr	r3, [pc, #196]	@ (8000e2c <SPI1_IRQHandler+0xe4>)
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	2b03      	cmp	r3, #3
 8000d6a:	d809      	bhi.n	8000d80 <SPI1_IRQHandler+0x38>
          rx_buff[rx_index++] = data;
 8000d6c:	4b2f      	ldr	r3, [pc, #188]	@ (8000e2c <SPI1_IRQHandler+0xe4>)
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	1c5a      	adds	r2, r3, #1
 8000d72:	b2d1      	uxtb	r1, r2
 8000d74:	4a2d      	ldr	r2, [pc, #180]	@ (8000e2c <SPI1_IRQHandler+0xe4>)
 8000d76:	7011      	strb	r1, [r2, #0]
 8000d78:	4619      	mov	r1, r3
 8000d7a:	4a2d      	ldr	r2, [pc, #180]	@ (8000e30 <SPI1_IRQHandler+0xe8>)
 8000d7c:	78fb      	ldrb	r3, [r7, #3]
 8000d7e:	5453      	strb	r3, [r2, r1]
      }
  }

  // TXE: 송신 버퍼 비어있음
  if (sr & SPI_SR_TXE) {
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	f003 0302 	and.w	r3, r3, #2
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d00e      	beq.n	8000da8 <SPI1_IRQHandler+0x60>
      if (tx_index < 4) {
 8000d8a:	4b2a      	ldr	r3, [pc, #168]	@ (8000e34 <SPI1_IRQHandler+0xec>)
 8000d8c:	781b      	ldrb	r3, [r3, #0]
 8000d8e:	2b03      	cmp	r3, #3
 8000d90:	d80a      	bhi.n	8000da8 <SPI1_IRQHandler+0x60>
          SPI1->DR = tx_buff[tx_index++];  // DR 쓰기로 TXE 플래그 클리어
 8000d92:	4b28      	ldr	r3, [pc, #160]	@ (8000e34 <SPI1_IRQHandler+0xec>)
 8000d94:	781b      	ldrb	r3, [r3, #0]
 8000d96:	1c5a      	adds	r2, r3, #1
 8000d98:	b2d1      	uxtb	r1, r2
 8000d9a:	4a26      	ldr	r2, [pc, #152]	@ (8000e34 <SPI1_IRQHandler+0xec>)
 8000d9c:	7011      	strb	r1, [r2, #0]
 8000d9e:	461a      	mov	r2, r3
 8000da0:	4b25      	ldr	r3, [pc, #148]	@ (8000e38 <SPI1_IRQHandler+0xf0>)
 8000da2:	5c9a      	ldrb	r2, [r3, r2]
 8000da4:	4b20      	ldr	r3, [pc, #128]	@ (8000e28 <SPI1_IRQHandler+0xe0>)
 8000da6:	60da      	str	r2, [r3, #12]
      }
  }

  // 4바이트 송수신 완료
  if (tx_index >= 4 && rx_index >= 4) {
 8000da8:	4b22      	ldr	r3, [pc, #136]	@ (8000e34 <SPI1_IRQHandler+0xec>)
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	2b03      	cmp	r3, #3
 8000dae:	d936      	bls.n	8000e1e <SPI1_IRQHandler+0xd6>
 8000db0:	4b1e      	ldr	r3, [pc, #120]	@ (8000e2c <SPI1_IRQHandler+0xe4>)
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	2b03      	cmp	r3, #3
 8000db6:	d932      	bls.n	8000e1e <SPI1_IRQHandler+0xd6>
      // BSY 대기 제거 - Full-Duplex에서 마지막 RXNE면 전송 완료

      g_isr_count++;  // ISR 카운터 증가
 8000db8:	4b20      	ldr	r3, [pc, #128]	@ (8000e3c <SPI1_IRQHandler+0xf4>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	3301      	adds	r3, #1
 8000dbe:	4a1f      	ldr	r2, [pc, #124]	@ (8000e3c <SPI1_IRQHandler+0xf4>)
 8000dc0:	6013      	str	r3, [r2, #0]

      // 1. CS High (전송 완료)
      HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000dc8:	481d      	ldr	r0, [pc, #116]	@ (8000e40 <SPI1_IRQHandler+0xf8>)
 8000dca:	f001 fd11 	bl	80027f0 <HAL_GPIO_WritePin>

      // 2. 데이터 조립
      g_rx_packet_tracking.raw = (rx_buff[0] << 24) | (rx_buff[1] << 16) |
 8000dce:	4b18      	ldr	r3, [pc, #96]	@ (8000e30 <SPI1_IRQHandler+0xe8>)
 8000dd0:	781b      	ldrb	r3, [r3, #0]
 8000dd2:	061a      	lsls	r2, r3, #24
 8000dd4:	4b16      	ldr	r3, [pc, #88]	@ (8000e30 <SPI1_IRQHandler+0xe8>)
 8000dd6:	785b      	ldrb	r3, [r3, #1]
 8000dd8:	041b      	lsls	r3, r3, #16
 8000dda:	431a      	orrs	r2, r3
                                 (rx_buff[2] << 8) | rx_buff[3];
 8000ddc:	4b14      	ldr	r3, [pc, #80]	@ (8000e30 <SPI1_IRQHandler+0xe8>)
 8000dde:	789b      	ldrb	r3, [r3, #2]
 8000de0:	021b      	lsls	r3, r3, #8
      g_rx_packet_tracking.raw = (rx_buff[0] << 24) | (rx_buff[1] << 16) |
 8000de2:	4313      	orrs	r3, r2
                                 (rx_buff[2] << 8) | rx_buff[3];
 8000de4:	4a12      	ldr	r2, [pc, #72]	@ (8000e30 <SPI1_IRQHandler+0xe8>)
 8000de6:	78d2      	ldrb	r2, [r2, #3]
 8000de8:	4313      	orrs	r3, r2
 8000dea:	461a      	mov	r2, r3
      g_rx_packet_tracking.raw = (rx_buff[0] << 24) | (rx_buff[1] << 16) |
 8000dec:	4b15      	ldr	r3, [pc, #84]	@ (8000e44 <SPI1_IRQHandler+0xfc>)
 8000dee:	601a      	str	r2, [r3, #0]

      // 3. Event 발행 (FreeRTOS ISR-safe)
      osMessagePut(trackingEventMsgBox, EVENT_FPGA_DATA_RECEIVED, 0);
 8000df0:	4b15      	ldr	r3, [pc, #84]	@ (8000e48 <SPI1_IRQHandler+0x100>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	2200      	movs	r2, #0
 8000df6:	2101      	movs	r1, #1
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f004 fcdf 	bl	80057bc <osMessagePut>

      // 4. 다음 수신 준비 (연속 수신)
      tx_index = 0;
 8000dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8000e34 <SPI1_IRQHandler+0xec>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	701a      	strb	r2, [r3, #0]
      rx_index = 0;
 8000e04:	4b09      	ldr	r3, [pc, #36]	@ (8000e2c <SPI1_IRQHandler+0xe4>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	701a      	strb	r2, [r3, #0]
      HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);  // CS Low
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e10:	480b      	ldr	r0, [pc, #44]	@ (8000e40 <SPI1_IRQHandler+0xf8>)
 8000e12:	f001 fced 	bl	80027f0 <HAL_GPIO_WritePin>
      SPI1->DR = tx_buff[0];  // 첫 바이트 전송 시작
 8000e16:	4b08      	ldr	r3, [pc, #32]	@ (8000e38 <SPI1_IRQHandler+0xf0>)
 8000e18:	781a      	ldrb	r2, [r3, #0]
 8000e1a:	4b03      	ldr	r3, [pc, #12]	@ (8000e28 <SPI1_IRQHandler+0xe0>)
 8000e1c:	60da      	str	r2, [r3, #12]
  }

  return;  // HAL_SPI_IRQHandler 호출 안 함 (직접 처리)
 8000e1e:	bf00      	nop
  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000e20:	3708      	adds	r7, #8
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	40013000 	.word	0x40013000
 8000e2c:	20000434 	.word	0x20000434
 8000e30:	200005ac 	.word	0x200005ac
 8000e34:	20000435 	.word	0x20000435
 8000e38:	20000004 	.word	0x20000004
 8000e3c:	20000430 	.word	0x20000430
 8000e40:	40020800 	.word	0x40020800
 8000e44:	200005a8 	.word	0x200005a8
 8000e48:	20000620 	.word	0x20000620

08000e4c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b086      	sub	sp, #24
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	60f8      	str	r0, [r7, #12]
 8000e54:	60b9      	str	r1, [r7, #8]
 8000e56:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e58:	2300      	movs	r3, #0
 8000e5a:	617b      	str	r3, [r7, #20]
 8000e5c:	e00a      	b.n	8000e74 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e5e:	f3af 8000 	nop.w
 8000e62:	4601      	mov	r1, r0
 8000e64:	68bb      	ldr	r3, [r7, #8]
 8000e66:	1c5a      	adds	r2, r3, #1
 8000e68:	60ba      	str	r2, [r7, #8]
 8000e6a:	b2ca      	uxtb	r2, r1
 8000e6c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e6e:	697b      	ldr	r3, [r7, #20]
 8000e70:	3301      	adds	r3, #1
 8000e72:	617b      	str	r3, [r7, #20]
 8000e74:	697a      	ldr	r2, [r7, #20]
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	429a      	cmp	r2, r3
 8000e7a:	dbf0      	blt.n	8000e5e <_read+0x12>
  }

  return len;
 8000e7c:	687b      	ldr	r3, [r7, #4]
}
 8000e7e:	4618      	mov	r0, r3
 8000e80:	3718      	adds	r7, #24
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}

08000e86 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e86:	b580      	push	{r7, lr}
 8000e88:	b086      	sub	sp, #24
 8000e8a:	af00      	add	r7, sp, #0
 8000e8c:	60f8      	str	r0, [r7, #12]
 8000e8e:	60b9      	str	r1, [r7, #8]
 8000e90:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e92:	2300      	movs	r3, #0
 8000e94:	617b      	str	r3, [r7, #20]
 8000e96:	e009      	b.n	8000eac <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000e98:	68bb      	ldr	r3, [r7, #8]
 8000e9a:	1c5a      	adds	r2, r3, #1
 8000e9c:	60ba      	str	r2, [r7, #8]
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	3301      	adds	r3, #1
 8000eaa:	617b      	str	r3, [r7, #20]
 8000eac:	697a      	ldr	r2, [r7, #20]
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	429a      	cmp	r2, r3
 8000eb2:	dbf1      	blt.n	8000e98 <_write+0x12>
  }
  return len;
 8000eb4:	687b      	ldr	r3, [r7, #4]
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3718      	adds	r7, #24
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}

08000ebe <_close>:

int _close(int file)
{
 8000ebe:	b480      	push	{r7}
 8000ec0:	b083      	sub	sp, #12
 8000ec2:	af00      	add	r7, sp, #0
 8000ec4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ec6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	370c      	adds	r7, #12
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr

08000ed6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ed6:	b480      	push	{r7}
 8000ed8:	b083      	sub	sp, #12
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	6078      	str	r0, [r7, #4]
 8000ede:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ee6:	605a      	str	r2, [r3, #4]
  return 0;
 8000ee8:	2300      	movs	r3, #0
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	370c      	adds	r7, #12
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr

08000ef6 <_isatty>:

int _isatty(int file)
{
 8000ef6:	b480      	push	{r7}
 8000ef8:	b083      	sub	sp, #12
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000efe:	2301      	movs	r3, #1
}
 8000f00:	4618      	mov	r0, r3
 8000f02:	370c      	adds	r7, #12
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr

08000f0c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b085      	sub	sp, #20
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	60f8      	str	r0, [r7, #12]
 8000f14:	60b9      	str	r1, [r7, #8]
 8000f16:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f18:	2300      	movs	r3, #0
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	3714      	adds	r7, #20
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr
	...

08000f28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b086      	sub	sp, #24
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f30:	4a14      	ldr	r2, [pc, #80]	@ (8000f84 <_sbrk+0x5c>)
 8000f32:	4b15      	ldr	r3, [pc, #84]	@ (8000f88 <_sbrk+0x60>)
 8000f34:	1ad3      	subs	r3, r2, r3
 8000f36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f3c:	4b13      	ldr	r3, [pc, #76]	@ (8000f8c <_sbrk+0x64>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d102      	bne.n	8000f4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f44:	4b11      	ldr	r3, [pc, #68]	@ (8000f8c <_sbrk+0x64>)
 8000f46:	4a12      	ldr	r2, [pc, #72]	@ (8000f90 <_sbrk+0x68>)
 8000f48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f4a:	4b10      	ldr	r3, [pc, #64]	@ (8000f8c <_sbrk+0x64>)
 8000f4c:	681a      	ldr	r2, [r3, #0]
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	4413      	add	r3, r2
 8000f52:	693a      	ldr	r2, [r7, #16]
 8000f54:	429a      	cmp	r2, r3
 8000f56:	d207      	bcs.n	8000f68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f58:	f007 f916 	bl	8008188 <__errno>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	220c      	movs	r2, #12
 8000f60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f62:	f04f 33ff 	mov.w	r3, #4294967295
 8000f66:	e009      	b.n	8000f7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f68:	4b08      	ldr	r3, [pc, #32]	@ (8000f8c <_sbrk+0x64>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f6e:	4b07      	ldr	r3, [pc, #28]	@ (8000f8c <_sbrk+0x64>)
 8000f70:	681a      	ldr	r2, [r3, #0]
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	4413      	add	r3, r2
 8000f76:	4a05      	ldr	r2, [pc, #20]	@ (8000f8c <_sbrk+0x64>)
 8000f78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f7a:	68fb      	ldr	r3, [r7, #12]
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3718      	adds	r7, #24
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	20020000 	.word	0x20020000
 8000f88:	00000400 	.word	0x00000400
 8000f8c:	20000438 	.word	0x20000438
 8000f90:	20004520 	.word	0x20004520

08000f94 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f98:	4b06      	ldr	r3, [pc, #24]	@ (8000fb4 <SystemInit+0x20>)
 8000f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f9e:	4a05      	ldr	r2, [pc, #20]	@ (8000fb4 <SystemInit+0x20>)
 8000fa0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000fa4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fa8:	bf00      	nop
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	e000ed00 	.word	0xe000ed00

08000fb8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fbe:	f107 0308 	add.w	r3, r7, #8
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	601a      	str	r2, [r3, #0]
 8000fc6:	605a      	str	r2, [r3, #4]
 8000fc8:	609a      	str	r2, [r3, #8]
 8000fca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fcc:	463b      	mov	r3, r7
 8000fce:	2200      	movs	r2, #0
 8000fd0:	601a      	str	r2, [r3, #0]
 8000fd2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000fd4:	4b1e      	ldr	r3, [pc, #120]	@ (8001050 <MX_TIM1_Init+0x98>)
 8000fd6:	4a1f      	ldr	r2, [pc, #124]	@ (8001054 <MX_TIM1_Init+0x9c>)
 8000fd8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100-1;
 8000fda:	4b1d      	ldr	r3, [pc, #116]	@ (8001050 <MX_TIM1_Init+0x98>)
 8000fdc:	2263      	movs	r2, #99	@ 0x63
 8000fde:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fe0:	4b1b      	ldr	r3, [pc, #108]	@ (8001050 <MX_TIM1_Init+0x98>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8000fe6:	4b1a      	ldr	r3, [pc, #104]	@ (8001050 <MX_TIM1_Init+0x98>)
 8000fe8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000fec:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fee:	4b18      	ldr	r3, [pc, #96]	@ (8001050 <MX_TIM1_Init+0x98>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000ff4:	4b16      	ldr	r3, [pc, #88]	@ (8001050 <MX_TIM1_Init+0x98>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ffa:	4b15      	ldr	r3, [pc, #84]	@ (8001050 <MX_TIM1_Init+0x98>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001000:	4813      	ldr	r0, [pc, #76]	@ (8001050 <MX_TIM1_Init+0x98>)
 8001002:	f002 fe00 	bl	8003c06 <HAL_TIM_Base_Init>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800100c:	f7ff fd34 	bl	8000a78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001010:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001014:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001016:	f107 0308 	add.w	r3, r7, #8
 800101a:	4619      	mov	r1, r3
 800101c:	480c      	ldr	r0, [pc, #48]	@ (8001050 <MX_TIM1_Init+0x98>)
 800101e:	f003 f9c3 	bl	80043a8 <HAL_TIM_ConfigClockSource>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d001      	beq.n	800102c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001028:	f7ff fd26 	bl	8000a78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800102c:	2300      	movs	r3, #0
 800102e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001030:	2300      	movs	r3, #0
 8001032:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001034:	463b      	mov	r3, r7
 8001036:	4619      	mov	r1, r3
 8001038:	4805      	ldr	r0, [pc, #20]	@ (8001050 <MX_TIM1_Init+0x98>)
 800103a:	f003 fd77 	bl	8004b2c <HAL_TIMEx_MasterConfigSynchronization>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d001      	beq.n	8001048 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001044:	f7ff fd18 	bl	8000a78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001048:	bf00      	nop
 800104a:	3718      	adds	r7, #24
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	2000043c 	.word	0x2000043c
 8001054:	40010000 	.word	0x40010000

08001058 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b08e      	sub	sp, #56	@ 0x38
 800105c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800105e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001062:	2200      	movs	r2, #0
 8001064:	601a      	str	r2, [r3, #0]
 8001066:	605a      	str	r2, [r3, #4]
 8001068:	609a      	str	r2, [r3, #8]
 800106a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800106c:	f107 0320 	add.w	r3, r7, #32
 8001070:	2200      	movs	r2, #0
 8001072:	601a      	str	r2, [r3, #0]
 8001074:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001076:	1d3b      	adds	r3, r7, #4
 8001078:	2200      	movs	r2, #0
 800107a:	601a      	str	r2, [r3, #0]
 800107c:	605a      	str	r2, [r3, #4]
 800107e:	609a      	str	r2, [r3, #8]
 8001080:	60da      	str	r2, [r3, #12]
 8001082:	611a      	str	r2, [r3, #16]
 8001084:	615a      	str	r2, [r3, #20]
 8001086:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001088:	4b32      	ldr	r3, [pc, #200]	@ (8001154 <MX_TIM2_Init+0xfc>)
 800108a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800108e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001090:	4b30      	ldr	r3, [pc, #192]	@ (8001154 <MX_TIM2_Init+0xfc>)
 8001092:	2200      	movs	r2, #0
 8001094:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001096:	4b2f      	ldr	r3, [pc, #188]	@ (8001154 <MX_TIM2_Init+0xfc>)
 8001098:	2200      	movs	r2, #0
 800109a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800109c:	4b2d      	ldr	r3, [pc, #180]	@ (8001154 <MX_TIM2_Init+0xfc>)
 800109e:	f04f 32ff 	mov.w	r2, #4294967295
 80010a2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010a4:	4b2b      	ldr	r3, [pc, #172]	@ (8001154 <MX_TIM2_Init+0xfc>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010aa:	4b2a      	ldr	r3, [pc, #168]	@ (8001154 <MX_TIM2_Init+0xfc>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80010b0:	4828      	ldr	r0, [pc, #160]	@ (8001154 <MX_TIM2_Init+0xfc>)
 80010b2:	f002 fda8 	bl	8003c06 <HAL_TIM_Base_Init>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80010bc:	f7ff fcdc 	bl	8000a78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80010c6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010ca:	4619      	mov	r1, r3
 80010cc:	4821      	ldr	r0, [pc, #132]	@ (8001154 <MX_TIM2_Init+0xfc>)
 80010ce:	f003 f96b 	bl	80043a8 <HAL_TIM_ConfigClockSource>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80010d8:	f7ff fcce 	bl	8000a78 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80010dc:	481d      	ldr	r0, [pc, #116]	@ (8001154 <MX_TIM2_Init+0xfc>)
 80010de:	f002 fe43 	bl	8003d68 <HAL_TIM_PWM_Init>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80010e8:	f7ff fcc6 	bl	8000a78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010ec:	2300      	movs	r3, #0
 80010ee:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010f0:	2300      	movs	r3, #0
 80010f2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010f4:	f107 0320 	add.w	r3, r7, #32
 80010f8:	4619      	mov	r1, r3
 80010fa:	4816      	ldr	r0, [pc, #88]	@ (8001154 <MX_TIM2_Init+0xfc>)
 80010fc:	f003 fd16 	bl	8004b2c <HAL_TIMEx_MasterConfigSynchronization>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001106:	f7ff fcb7 	bl	8000a78 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800110a:	2360      	movs	r3, #96	@ 0x60
 800110c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800110e:	2300      	movs	r3, #0
 8001110:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001112:	2300      	movs	r3, #0
 8001114:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001116:	2300      	movs	r3, #0
 8001118:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800111a:	1d3b      	adds	r3, r7, #4
 800111c:	2200      	movs	r2, #0
 800111e:	4619      	mov	r1, r3
 8001120:	480c      	ldr	r0, [pc, #48]	@ (8001154 <MX_TIM2_Init+0xfc>)
 8001122:	f003 f87f 	bl	8004224 <HAL_TIM_PWM_ConfigChannel>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800112c:	f7ff fca4 	bl	8000a78 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001130:	1d3b      	adds	r3, r7, #4
 8001132:	2204      	movs	r2, #4
 8001134:	4619      	mov	r1, r3
 8001136:	4807      	ldr	r0, [pc, #28]	@ (8001154 <MX_TIM2_Init+0xfc>)
 8001138:	f003 f874 	bl	8004224 <HAL_TIM_PWM_ConfigChannel>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8001142:	f7ff fc99 	bl	8000a78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001146:	4803      	ldr	r0, [pc, #12]	@ (8001154 <MX_TIM2_Init+0xfc>)
 8001148:	f000 f900 	bl	800134c <HAL_TIM_MspPostInit>

}
 800114c:	bf00      	nop
 800114e:	3738      	adds	r7, #56	@ 0x38
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	20000484 	.word	0x20000484

08001158 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b08e      	sub	sp, #56	@ 0x38
 800115c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800115e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001162:	2200      	movs	r2, #0
 8001164:	601a      	str	r2, [r3, #0]
 8001166:	605a      	str	r2, [r3, #4]
 8001168:	609a      	str	r2, [r3, #8]
 800116a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800116c:	f107 0320 	add.w	r3, r7, #32
 8001170:	2200      	movs	r2, #0
 8001172:	601a      	str	r2, [r3, #0]
 8001174:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001176:	1d3b      	adds	r3, r7, #4
 8001178:	2200      	movs	r2, #0
 800117a:	601a      	str	r2, [r3, #0]
 800117c:	605a      	str	r2, [r3, #4]
 800117e:	609a      	str	r2, [r3, #8]
 8001180:	60da      	str	r2, [r3, #12]
 8001182:	611a      	str	r2, [r3, #16]
 8001184:	615a      	str	r2, [r3, #20]
 8001186:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001188:	4b3d      	ldr	r3, [pc, #244]	@ (8001280 <MX_TIM3_Init+0x128>)
 800118a:	4a3e      	ldr	r2, [pc, #248]	@ (8001284 <MX_TIM3_Init+0x12c>)
 800118c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100-1;
 800118e:	4b3c      	ldr	r3, [pc, #240]	@ (8001280 <MX_TIM3_Init+0x128>)
 8001190:	2263      	movs	r2, #99	@ 0x63
 8001192:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001194:	4b3a      	ldr	r3, [pc, #232]	@ (8001280 <MX_TIM3_Init+0x128>)
 8001196:	2200      	movs	r2, #0
 8001198:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000-1;
 800119a:	4b39      	ldr	r3, [pc, #228]	@ (8001280 <MX_TIM3_Init+0x128>)
 800119c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80011a0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011a2:	4b37      	ldr	r3, [pc, #220]	@ (8001280 <MX_TIM3_Init+0x128>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011a8:	4b35      	ldr	r3, [pc, #212]	@ (8001280 <MX_TIM3_Init+0x128>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80011ae:	4834      	ldr	r0, [pc, #208]	@ (8001280 <MX_TIM3_Init+0x128>)
 80011b0:	f002 fd29 	bl	8003c06 <HAL_TIM_Base_Init>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80011ba:	f7ff fc5d 	bl	8000a78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80011c4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011c8:	4619      	mov	r1, r3
 80011ca:	482d      	ldr	r0, [pc, #180]	@ (8001280 <MX_TIM3_Init+0x128>)
 80011cc:	f003 f8ec 	bl	80043a8 <HAL_TIM_ConfigClockSource>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80011d6:	f7ff fc4f 	bl	8000a78 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80011da:	4829      	ldr	r0, [pc, #164]	@ (8001280 <MX_TIM3_Init+0x128>)
 80011dc:	f002 fdc4 	bl	8003d68 <HAL_TIM_PWM_Init>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80011e6:	f7ff fc47 	bl	8000a78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011ea:	2300      	movs	r3, #0
 80011ec:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011ee:	2300      	movs	r3, #0
 80011f0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80011f2:	f107 0320 	add.w	r3, r7, #32
 80011f6:	4619      	mov	r1, r3
 80011f8:	4821      	ldr	r0, [pc, #132]	@ (8001280 <MX_TIM3_Init+0x128>)
 80011fa:	f003 fc97 	bl	8004b2c <HAL_TIMEx_MasterConfigSynchronization>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001204:	f7ff fc38 	bl	8000a78 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001208:	2360      	movs	r3, #96	@ 0x60
 800120a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800120c:	2300      	movs	r3, #0
 800120e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001210:	2300      	movs	r3, #0
 8001212:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001214:	2300      	movs	r3, #0
 8001216:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001218:	1d3b      	adds	r3, r7, #4
 800121a:	2200      	movs	r2, #0
 800121c:	4619      	mov	r1, r3
 800121e:	4818      	ldr	r0, [pc, #96]	@ (8001280 <MX_TIM3_Init+0x128>)
 8001220:	f003 f800 	bl	8004224 <HAL_TIM_PWM_ConfigChannel>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800122a:	f7ff fc25 	bl	8000a78 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800122e:	1d3b      	adds	r3, r7, #4
 8001230:	2204      	movs	r2, #4
 8001232:	4619      	mov	r1, r3
 8001234:	4812      	ldr	r0, [pc, #72]	@ (8001280 <MX_TIM3_Init+0x128>)
 8001236:	f002 fff5 	bl	8004224 <HAL_TIM_PWM_ConfigChannel>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8001240:	f7ff fc1a 	bl	8000a78 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001244:	1d3b      	adds	r3, r7, #4
 8001246:	2208      	movs	r2, #8
 8001248:	4619      	mov	r1, r3
 800124a:	480d      	ldr	r0, [pc, #52]	@ (8001280 <MX_TIM3_Init+0x128>)
 800124c:	f002 ffea 	bl	8004224 <HAL_TIM_PWM_ConfigChannel>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8001256:	f7ff fc0f 	bl	8000a78 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800125a:	1d3b      	adds	r3, r7, #4
 800125c:	220c      	movs	r2, #12
 800125e:	4619      	mov	r1, r3
 8001260:	4807      	ldr	r0, [pc, #28]	@ (8001280 <MX_TIM3_Init+0x128>)
 8001262:	f002 ffdf 	bl	8004224 <HAL_TIM_PWM_ConfigChannel>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 800126c:	f7ff fc04 	bl	8000a78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001270:	4803      	ldr	r0, [pc, #12]	@ (8001280 <MX_TIM3_Init+0x128>)
 8001272:	f000 f86b 	bl	800134c <HAL_TIM_MspPostInit>

}
 8001276:	bf00      	nop
 8001278:	3738      	adds	r7, #56	@ 0x38
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	200004cc 	.word	0x200004cc
 8001284:	40000400 	.word	0x40000400

08001288 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b086      	sub	sp, #24
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4a2a      	ldr	r2, [pc, #168]	@ (8001340 <HAL_TIM_Base_MspInit+0xb8>)
 8001296:	4293      	cmp	r3, r2
 8001298:	d11e      	bne.n	80012d8 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800129a:	2300      	movs	r3, #0
 800129c:	617b      	str	r3, [r7, #20]
 800129e:	4b29      	ldr	r3, [pc, #164]	@ (8001344 <HAL_TIM_Base_MspInit+0xbc>)
 80012a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012a2:	4a28      	ldr	r2, [pc, #160]	@ (8001344 <HAL_TIM_Base_MspInit+0xbc>)
 80012a4:	f043 0301 	orr.w	r3, r3, #1
 80012a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80012aa:	4b26      	ldr	r3, [pc, #152]	@ (8001344 <HAL_TIM_Base_MspInit+0xbc>)
 80012ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012ae:	f003 0301 	and.w	r3, r3, #1
 80012b2:	617b      	str	r3, [r7, #20]
 80012b4:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 80012b6:	2200      	movs	r2, #0
 80012b8:	2105      	movs	r1, #5
 80012ba:	2019      	movs	r0, #25
 80012bc:	f001 f8d2 	bl	8002464 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80012c0:	2019      	movs	r0, #25
 80012c2:	f001 f8eb 	bl	800249c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 15, 0);
 80012c6:	2200      	movs	r2, #0
 80012c8:	210f      	movs	r1, #15
 80012ca:	201a      	movs	r0, #26
 80012cc:	f001 f8ca 	bl	8002464 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80012d0:	201a      	movs	r0, #26
 80012d2:	f001 f8e3 	bl	800249c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80012d6:	e02e      	b.n	8001336 <HAL_TIM_Base_MspInit+0xae>
  else if(tim_baseHandle->Instance==TIM2)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80012e0:	d10e      	bne.n	8001300 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80012e2:	2300      	movs	r3, #0
 80012e4:	613b      	str	r3, [r7, #16]
 80012e6:	4b17      	ldr	r3, [pc, #92]	@ (8001344 <HAL_TIM_Base_MspInit+0xbc>)
 80012e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ea:	4a16      	ldr	r2, [pc, #88]	@ (8001344 <HAL_TIM_Base_MspInit+0xbc>)
 80012ec:	f043 0301 	orr.w	r3, r3, #1
 80012f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80012f2:	4b14      	ldr	r3, [pc, #80]	@ (8001344 <HAL_TIM_Base_MspInit+0xbc>)
 80012f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012f6:	f003 0301 	and.w	r3, r3, #1
 80012fa:	613b      	str	r3, [r7, #16]
 80012fc:	693b      	ldr	r3, [r7, #16]
}
 80012fe:	e01a      	b.n	8001336 <HAL_TIM_Base_MspInit+0xae>
  else if(tim_baseHandle->Instance==TIM3)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a10      	ldr	r2, [pc, #64]	@ (8001348 <HAL_TIM_Base_MspInit+0xc0>)
 8001306:	4293      	cmp	r3, r2
 8001308:	d115      	bne.n	8001336 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800130a:	2300      	movs	r3, #0
 800130c:	60fb      	str	r3, [r7, #12]
 800130e:	4b0d      	ldr	r3, [pc, #52]	@ (8001344 <HAL_TIM_Base_MspInit+0xbc>)
 8001310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001312:	4a0c      	ldr	r2, [pc, #48]	@ (8001344 <HAL_TIM_Base_MspInit+0xbc>)
 8001314:	f043 0302 	orr.w	r3, r3, #2
 8001318:	6413      	str	r3, [r2, #64]	@ 0x40
 800131a:	4b0a      	ldr	r3, [pc, #40]	@ (8001344 <HAL_TIM_Base_MspInit+0xbc>)
 800131c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800131e:	f003 0302 	and.w	r3, r3, #2
 8001322:	60fb      	str	r3, [r7, #12]
 8001324:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8001326:	2200      	movs	r2, #0
 8001328:	2105      	movs	r1, #5
 800132a:	201d      	movs	r0, #29
 800132c:	f001 f89a 	bl	8002464 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001330:	201d      	movs	r0, #29
 8001332:	f001 f8b3 	bl	800249c <HAL_NVIC_EnableIRQ>
}
 8001336:	bf00      	nop
 8001338:	3718      	adds	r7, #24
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	40010000 	.word	0x40010000
 8001344:	40023800 	.word	0x40023800
 8001348:	40000400 	.word	0x40000400

0800134c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b08a      	sub	sp, #40	@ 0x28
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001354:	f107 0314 	add.w	r3, r7, #20
 8001358:	2200      	movs	r2, #0
 800135a:	601a      	str	r2, [r3, #0]
 800135c:	605a      	str	r2, [r3, #4]
 800135e:	609a      	str	r2, [r3, #8]
 8001360:	60da      	str	r2, [r3, #12]
 8001362:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800136c:	d11e      	bne.n	80013ac <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800136e:	2300      	movs	r3, #0
 8001370:	613b      	str	r3, [r7, #16]
 8001372:	4b22      	ldr	r3, [pc, #136]	@ (80013fc <HAL_TIM_MspPostInit+0xb0>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001376:	4a21      	ldr	r2, [pc, #132]	@ (80013fc <HAL_TIM_MspPostInit+0xb0>)
 8001378:	f043 0301 	orr.w	r3, r3, #1
 800137c:	6313      	str	r3, [r2, #48]	@ 0x30
 800137e:	4b1f      	ldr	r3, [pc, #124]	@ (80013fc <HAL_TIM_MspPostInit+0xb0>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001382:	f003 0301 	and.w	r3, r3, #1
 8001386:	613b      	str	r3, [r7, #16]
 8001388:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800138a:	2303      	movs	r3, #3
 800138c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800138e:	2302      	movs	r3, #2
 8001390:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001392:	2300      	movs	r3, #0
 8001394:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001396:	2300      	movs	r3, #0
 8001398:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800139a:	2301      	movs	r3, #1
 800139c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800139e:	f107 0314 	add.w	r3, r7, #20
 80013a2:	4619      	mov	r1, r3
 80013a4:	4816      	ldr	r0, [pc, #88]	@ (8001400 <HAL_TIM_MspPostInit+0xb4>)
 80013a6:	f001 f887 	bl	80024b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80013aa:	e022      	b.n	80013f2 <HAL_TIM_MspPostInit+0xa6>
  else if(timHandle->Instance==TIM3)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a14      	ldr	r2, [pc, #80]	@ (8001404 <HAL_TIM_MspPostInit+0xb8>)
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d11d      	bne.n	80013f2 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013b6:	2300      	movs	r3, #0
 80013b8:	60fb      	str	r3, [r7, #12]
 80013ba:	4b10      	ldr	r3, [pc, #64]	@ (80013fc <HAL_TIM_MspPostInit+0xb0>)
 80013bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013be:	4a0f      	ldr	r2, [pc, #60]	@ (80013fc <HAL_TIM_MspPostInit+0xb0>)
 80013c0:	f043 0302 	orr.w	r3, r3, #2
 80013c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013c6:	4b0d      	ldr	r3, [pc, #52]	@ (80013fc <HAL_TIM_MspPostInit+0xb0>)
 80013c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ca:	f003 0302 	and.w	r3, r3, #2
 80013ce:	60fb      	str	r3, [r7, #12]
 80013d0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80013d2:	2333      	movs	r3, #51	@ 0x33
 80013d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d6:	2302      	movs	r3, #2
 80013d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013da:	2300      	movs	r3, #0
 80013dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013de:	2300      	movs	r3, #0
 80013e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80013e2:	2302      	movs	r3, #2
 80013e4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e6:	f107 0314 	add.w	r3, r7, #20
 80013ea:	4619      	mov	r1, r3
 80013ec:	4806      	ldr	r0, [pc, #24]	@ (8001408 <HAL_TIM_MspPostInit+0xbc>)
 80013ee:	f001 f863 	bl	80024b8 <HAL_GPIO_Init>
}
 80013f2:	bf00      	nop
 80013f4:	3728      	adds	r7, #40	@ 0x28
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	40023800 	.word	0x40023800
 8001400:	40020000 	.word	0x40020000
 8001404:	40000400 	.word	0x40000400
 8001408:	40020400 	.word	0x40020400

0800140c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001410:	4b11      	ldr	r3, [pc, #68]	@ (8001458 <MX_USART2_UART_Init+0x4c>)
 8001412:	4a12      	ldr	r2, [pc, #72]	@ (800145c <MX_USART2_UART_Init+0x50>)
 8001414:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001416:	4b10      	ldr	r3, [pc, #64]	@ (8001458 <MX_USART2_UART_Init+0x4c>)
 8001418:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800141c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800141e:	4b0e      	ldr	r3, [pc, #56]	@ (8001458 <MX_USART2_UART_Init+0x4c>)
 8001420:	2200      	movs	r2, #0
 8001422:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001424:	4b0c      	ldr	r3, [pc, #48]	@ (8001458 <MX_USART2_UART_Init+0x4c>)
 8001426:	2200      	movs	r2, #0
 8001428:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800142a:	4b0b      	ldr	r3, [pc, #44]	@ (8001458 <MX_USART2_UART_Init+0x4c>)
 800142c:	2200      	movs	r2, #0
 800142e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001430:	4b09      	ldr	r3, [pc, #36]	@ (8001458 <MX_USART2_UART_Init+0x4c>)
 8001432:	220c      	movs	r2, #12
 8001434:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001436:	4b08      	ldr	r3, [pc, #32]	@ (8001458 <MX_USART2_UART_Init+0x4c>)
 8001438:	2200      	movs	r2, #0
 800143a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800143c:	4b06      	ldr	r3, [pc, #24]	@ (8001458 <MX_USART2_UART_Init+0x4c>)
 800143e:	2200      	movs	r2, #0
 8001440:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001442:	4805      	ldr	r0, [pc, #20]	@ (8001458 <MX_USART2_UART_Init+0x4c>)
 8001444:	f003 fbf4 	bl	8004c30 <HAL_UART_Init>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800144e:	f7ff fb13 	bl	8000a78 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001452:	bf00      	nop
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	20000514 	.word	0x20000514
 800145c:	40004400 	.word	0x40004400

08001460 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b08a      	sub	sp, #40	@ 0x28
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001468:	f107 0314 	add.w	r3, r7, #20
 800146c:	2200      	movs	r2, #0
 800146e:	601a      	str	r2, [r3, #0]
 8001470:	605a      	str	r2, [r3, #4]
 8001472:	609a      	str	r2, [r3, #8]
 8001474:	60da      	str	r2, [r3, #12]
 8001476:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a19      	ldr	r2, [pc, #100]	@ (80014e4 <HAL_UART_MspInit+0x84>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d12b      	bne.n	80014da <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001482:	2300      	movs	r3, #0
 8001484:	613b      	str	r3, [r7, #16]
 8001486:	4b18      	ldr	r3, [pc, #96]	@ (80014e8 <HAL_UART_MspInit+0x88>)
 8001488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800148a:	4a17      	ldr	r2, [pc, #92]	@ (80014e8 <HAL_UART_MspInit+0x88>)
 800148c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001490:	6413      	str	r3, [r2, #64]	@ 0x40
 8001492:	4b15      	ldr	r3, [pc, #84]	@ (80014e8 <HAL_UART_MspInit+0x88>)
 8001494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001496:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800149a:	613b      	str	r3, [r7, #16]
 800149c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800149e:	2300      	movs	r3, #0
 80014a0:	60fb      	str	r3, [r7, #12]
 80014a2:	4b11      	ldr	r3, [pc, #68]	@ (80014e8 <HAL_UART_MspInit+0x88>)
 80014a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a6:	4a10      	ldr	r2, [pc, #64]	@ (80014e8 <HAL_UART_MspInit+0x88>)
 80014a8:	f043 0301 	orr.w	r3, r3, #1
 80014ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ae:	4b0e      	ldr	r3, [pc, #56]	@ (80014e8 <HAL_UART_MspInit+0x88>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b2:	f003 0301 	and.w	r3, r3, #1
 80014b6:	60fb      	str	r3, [r7, #12]
 80014b8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80014ba:	230c      	movs	r3, #12
 80014bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014be:	2302      	movs	r3, #2
 80014c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c2:	2300      	movs	r3, #0
 80014c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014c6:	2303      	movs	r3, #3
 80014c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014ca:	2307      	movs	r3, #7
 80014cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ce:	f107 0314 	add.w	r3, r7, #20
 80014d2:	4619      	mov	r1, r3
 80014d4:	4805      	ldr	r0, [pc, #20]	@ (80014ec <HAL_UART_MspInit+0x8c>)
 80014d6:	f000 ffef 	bl	80024b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80014da:	bf00      	nop
 80014dc:	3728      	adds	r7, #40	@ 0x28
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	40004400 	.word	0x40004400
 80014e8:	40023800 	.word	0x40023800
 80014ec:	40020000 	.word	0x40020000

080014f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80014f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001528 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80014f4:	f7ff fd4e 	bl	8000f94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014f8:	480c      	ldr	r0, [pc, #48]	@ (800152c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014fa:	490d      	ldr	r1, [pc, #52]	@ (8001530 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001534 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001500:	e002      	b.n	8001508 <LoopCopyDataInit>

08001502 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001502:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001504:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001506:	3304      	adds	r3, #4

08001508 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001508:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800150a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800150c:	d3f9      	bcc.n	8001502 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800150e:	4a0a      	ldr	r2, [pc, #40]	@ (8001538 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001510:	4c0a      	ldr	r4, [pc, #40]	@ (800153c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001512:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001514:	e001      	b.n	800151a <LoopFillZerobss>

08001516 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001516:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001518:	3204      	adds	r2, #4

0800151a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800151a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800151c:	d3fb      	bcc.n	8001516 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800151e:	f006 fe39 	bl	8008194 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001522:	f7ff f9fb 	bl	800091c <main>
  bx  lr    
 8001526:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001528:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800152c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001530:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001534:	080092e0 	.word	0x080092e0
  ldr r2, =_sbss
 8001538:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800153c:	20004520 	.word	0x20004520

08001540 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001540:	e7fe      	b.n	8001540 <ADC_IRQHandler>
	...

08001544 <Common_StartTIMInterrupt>:
 *      Author: kccistc
 */

#include "Common.h"

void Common_StartTIMInterrupt() {
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim3);
 8001548:	4802      	ldr	r0, [pc, #8]	@ (8001554 <Common_StartTIMInterrupt+0x10>)
 800154a:	f002 fbab 	bl	8003ca4 <HAL_TIM_Base_Start_IT>
}
 800154e:	bf00      	nop
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	200004cc 	.word	0x200004cc

08001558 <Controller_Init>:
 *      Author: kccistc
 */

#include "Controller.h"

void Controller_Init() {
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
	Controller_Tracking_Init();
 800155c:	f000 f808 	bl	8001570 <Controller_Tracking_Init>
}
 8001560:	bf00      	nop
 8001562:	bd80      	pop	{r7, pc}

08001564 <Controller_Excute>:

void Controller_Excute() {
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
	Controller_Tracking_Excute();
 8001568:	f000 f80a 	bl	8001580 <Controller_Tracking_Excute>
}
 800156c:	bf00      	nop
 800156e:	bd80      	pop	{r7, pc}

08001570 <Controller_Tracking_Init>:


/**
 * @brief Controller 초기화
 */
void Controller_Tracking_Init() {
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
	Common_StartTIMInterrupt();
 8001574:	f7ff ffe6 	bl	8001544 <Common_StartTIMInterrupt>
	Controller_Tracking_ResetData();
 8001578:	f000 f978 	bl	800186c <Controller_Tracking_ResetData>
}
 800157c:	bf00      	nop
 800157e:	bd80      	pop	{r7, pc}

08001580 <Controller_Tracking_Excute>:

/**
 * @brief Controller Tracking 실행
 * @note Event 수신 → 상태 업데이트 → 신호 처리
 */
void Controller_Tracking_Excute() {
 8001580:	b580      	push	{r7, lr}
 8001582:	b084      	sub	sp, #16
 8001584:	af00      	add	r7, sp, #0

	// Event 수신 (non-blocking, timeout=0)
	osEvent evt = osMessageGet(trackingEventMsgBox, 0);
 8001586:	4b0c      	ldr	r3, [pc, #48]	@ (80015b8 <Controller_Tracking_Excute+0x38>)
 8001588:	6819      	ldr	r1, [r3, #0]
 800158a:	463b      	mov	r3, r7
 800158c:	2200      	movs	r2, #0
 800158e:	4618      	mov	r0, r3
 8001590:	f004 f954 	bl	800583c <osMessageGet>
	uint16_t currEvent;
	if (evt.status != osEventMessage)
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	2b10      	cmp	r3, #16
 8001598:	d10a      	bne.n	80015b0 <Controller_Tracking_Excute+0x30>
		return;
	currEvent = evt.value.v;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	81fb      	strh	r3, [r7, #14]

	// 상태 업데이트
	Controller_Tracking_UpdateState(currEvent);
 800159e:	89fb      	ldrh	r3, [r7, #14]
 80015a0:	4618      	mov	r0, r3
 80015a2:	f000 f893 	bl	80016cc <Controller_Tracking_UpdateState>

	// 신호 처리
	Controller_Tracking_HandleSignal(currEvent);
 80015a6:	89fb      	ldrh	r3, [r7, #14]
 80015a8:	4618      	mov	r0, r3
 80015aa:	f000 f807 	bl	80015bc <Controller_Tracking_HandleSignal>
 80015ae:	e000      	b.n	80015b2 <Controller_Tracking_Excute+0x32>
		return;
 80015b0:	bf00      	nop
}
 80015b2:	3710      	adds	r7, #16
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	20000620 	.word	0x20000620

080015bc <Controller_Tracking_HandleSignal>:


/**
 * @brief Controller Tracking 실행
 */
void Controller_Tracking_HandleSignal(uint16_t currEvent) {
 80015bc:	b5b0      	push	{r4, r5, r7, lr}
 80015be:	b088      	sub	sp, #32
 80015c0:	af04      	add	r7, sp, #16
 80015c2:	4603      	mov	r3, r0
 80015c4:	80fb      	strh	r3, [r7, #6]
	trackingState_t state = Model_GetTrackingState();
 80015c6:	f000 fb5f 	bl	8001c88 <Model_GetTrackingState>
 80015ca:	4603      	mov	r3, r0
 80015cc:	73fb      	strb	r3, [r7, #15]
	static trackingState_t prevState = TRACKING_IDLE;

	if (state != prevState) {
 80015ce:	4b37      	ldr	r3, [pc, #220]	@ (80016ac <Controller_Tracking_HandleSignal+0xf0>)
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	7bfa      	ldrb	r2, [r7, #15]
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d004      	beq.n	80015e2 <Controller_Tracking_HandleSignal+0x26>
		Controller_Tracking_PushData();
 80015d8:	f000 f966 	bl	80018a8 <Controller_Tracking_PushData>
		prevState = state;
 80015dc:	4a33      	ldr	r2, [pc, #204]	@ (80016ac <Controller_Tracking_HandleSignal+0xf0>)
 80015de:	7bfb      	ldrb	r3, [r7, #15]
 80015e0:	7013      	strb	r3, [r2, #0]
	}

	if (currEvent == EVENT_SERVO_TICK) {
 80015e2:	88fb      	ldrh	r3, [r7, #6]
 80015e4:	2b05      	cmp	r3, #5
 80015e6:	d104      	bne.n	80015f2 <Controller_Tracking_HandleSignal+0x36>
		if (state != TRACKING_IDLE) {
 80015e8:	7bfb      	ldrb	r3, [r7, #15]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <Controller_Tracking_HandleSignal+0x36>
			Controller_Tracking_PushData();
 80015ee:	f000 f95b 	bl	80018a8 <Controller_Tracking_PushData>
		}
	}

	if (currEvent == EVENT_FPGA_DATA_RECEIVED) {
 80015f2:	88fb      	ldrh	r3, [r7, #6]
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d154      	bne.n	80016a2 <Controller_Tracking_HandleSignal+0xe6>
		extern RxPacket_t g_rx_packet_tracking;
		extern uint8_t rx_buff[4];
		static uint32_t rx_count = 0;
		static uint32_t valid_count = 0;

		rx_count++;
 80015f8:	4b2d      	ldr	r3, [pc, #180]	@ (80016b0 <Controller_Tracking_HandleSignal+0xf4>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	3301      	adds	r3, #1
 80015fe:	4a2c      	ldr	r2, [pc, #176]	@ (80016b0 <Controller_Tracking_HandleSignal+0xf4>)
 8001600:	6013      	str	r3, [r2, #0]

		// 디버그 출력 (10000번에 한 번)
		if (rx_count % 10000 == 0) {
 8001602:	4b2b      	ldr	r3, [pc, #172]	@ (80016b0 <Controller_Tracking_HandleSignal+0xf4>)
 8001604:	681a      	ldr	r2, [r3, #0]
 8001606:	4b2b      	ldr	r3, [pc, #172]	@ (80016b4 <Controller_Tracking_HandleSignal+0xf8>)
 8001608:	fba3 1302 	umull	r1, r3, r3, r2
 800160c:	0b5b      	lsrs	r3, r3, #13
 800160e:	f242 7110 	movw	r1, #10000	@ 0x2710
 8001612:	fb01 f303 	mul.w	r3, r1, r3
 8001616:	1ad3      	subs	r3, r2, r3
 8001618:	2b00      	cmp	r3, #0
 800161a:	d117      	bne.n	800164c <Controller_Tracking_HandleSignal+0x90>
			printf("[FPGA] RX #%lu: [0x%02X 0x%02X 0x%02X 0x%02X] Raw=0x%08lX\r\n",
 800161c:	4b24      	ldr	r3, [pc, #144]	@ (80016b0 <Controller_Tracking_HandleSignal+0xf4>)
 800161e:	6819      	ldr	r1, [r3, #0]
				   rx_count, rx_buff[0], rx_buff[1], rx_buff[2], rx_buff[3],
 8001620:	4b25      	ldr	r3, [pc, #148]	@ (80016b8 <Controller_Tracking_HandleSignal+0xfc>)
 8001622:	781b      	ldrb	r3, [r3, #0]
			printf("[FPGA] RX #%lu: [0x%02X 0x%02X 0x%02X 0x%02X] Raw=0x%08lX\r\n",
 8001624:	461c      	mov	r4, r3
				   rx_count, rx_buff[0], rx_buff[1], rx_buff[2], rx_buff[3],
 8001626:	4b24      	ldr	r3, [pc, #144]	@ (80016b8 <Controller_Tracking_HandleSignal+0xfc>)
 8001628:	785b      	ldrb	r3, [r3, #1]
			printf("[FPGA] RX #%lu: [0x%02X 0x%02X 0x%02X 0x%02X] Raw=0x%08lX\r\n",
 800162a:	461d      	mov	r5, r3
				   rx_count, rx_buff[0], rx_buff[1], rx_buff[2], rx_buff[3],
 800162c:	4b22      	ldr	r3, [pc, #136]	@ (80016b8 <Controller_Tracking_HandleSignal+0xfc>)
 800162e:	789b      	ldrb	r3, [r3, #2]
			printf("[FPGA] RX #%lu: [0x%02X 0x%02X 0x%02X 0x%02X] Raw=0x%08lX\r\n",
 8001630:	461a      	mov	r2, r3
				   rx_count, rx_buff[0], rx_buff[1], rx_buff[2], rx_buff[3],
 8001632:	4b21      	ldr	r3, [pc, #132]	@ (80016b8 <Controller_Tracking_HandleSignal+0xfc>)
 8001634:	78db      	ldrb	r3, [r3, #3]
			printf("[FPGA] RX #%lu: [0x%02X 0x%02X 0x%02X 0x%02X] Raw=0x%08lX\r\n",
 8001636:	4618      	mov	r0, r3
 8001638:	4b20      	ldr	r3, [pc, #128]	@ (80016bc <Controller_Tracking_HandleSignal+0x100>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	9302      	str	r3, [sp, #8]
 800163e:	9001      	str	r0, [sp, #4]
 8001640:	9200      	str	r2, [sp, #0]
 8001642:	462b      	mov	r3, r5
 8001644:	4622      	mov	r2, r4
 8001646:	481e      	ldr	r0, [pc, #120]	@ (80016c0 <Controller_Tracking_HandleSignal+0x104>)
 8001648:	f006 fb88 	bl	8007d5c <iprintf>
				   g_rx_packet_tracking.raw);
		}

		// 헤더 검증
		if (g_rx_packet_tracking.fields.header == 0x55) {
 800164c:	4b1b      	ldr	r3, [pc, #108]	@ (80016bc <Controller_Tracking_HandleSignal+0x100>)
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	2b55      	cmp	r3, #85	@ 0x55
 8001652:	d126      	bne.n	80016a2 <Controller_Tracking_HandleSignal+0xe6>
			uint16_t x = g_rx_packet_tracking.fields.x_pos;
 8001654:	4b19      	ldr	r3, [pc, #100]	@ (80016bc <Controller_Tracking_HandleSignal+0x100>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f3c3 230b 	ubfx	r3, r3, #8, #12
 800165c:	b29b      	uxth	r3, r3
 800165e:	81bb      	strh	r3, [r7, #12]
			uint16_t y = g_rx_packet_tracking.fields.y_pos;
 8001660:	4b16      	ldr	r3, [pc, #88]	@ (80016bc <Controller_Tracking_HandleSignal+0x100>)
 8001662:	885b      	ldrh	r3, [r3, #2]
 8001664:	f3c3 130b 	ubfx	r3, r3, #4, #12
 8001668:	b29b      	uxth	r3, r3
 800166a:	817b      	strh	r3, [r7, #10]

			valid_count++;
 800166c:	4b15      	ldr	r3, [pc, #84]	@ (80016c4 <Controller_Tracking_HandleSignal+0x108>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	3301      	adds	r3, #1
 8001672:	4a14      	ldr	r2, [pc, #80]	@ (80016c4 <Controller_Tracking_HandleSignal+0x108>)
 8001674:	6013      	str	r3, [r2, #0]

			// 좌표 업데이트 및 패킷 언패킹
			Controller_Tracking_Unpack();
 8001676:	f000 f945 	bl	8001904 <Controller_Tracking_Unpack>

			if (rx_count % 10000 == 0) {
 800167a:	4b0d      	ldr	r3, [pc, #52]	@ (80016b0 <Controller_Tracking_HandleSignal+0xf4>)
 800167c:	681a      	ldr	r2, [r3, #0]
 800167e:	4b0d      	ldr	r3, [pc, #52]	@ (80016b4 <Controller_Tracking_HandleSignal+0xf8>)
 8001680:	fba3 1302 	umull	r1, r3, r3, r2
 8001684:	0b5b      	lsrs	r3, r3, #13
 8001686:	f242 7110 	movw	r1, #10000	@ 0x2710
 800168a:	fb01 f303 	mul.w	r3, r1, r3
 800168e:	1ad3      	subs	r3, r2, r3
 8001690:	2b00      	cmp	r3, #0
 8001692:	d106      	bne.n	80016a2 <Controller_Tracking_HandleSignal+0xe6>
				printf("[FPGA] Valid #%lu: X=%u, Y=%u\r\n", valid_count, x, y);
 8001694:	4b0b      	ldr	r3, [pc, #44]	@ (80016c4 <Controller_Tracking_HandleSignal+0x108>)
 8001696:	6819      	ldr	r1, [r3, #0]
 8001698:	89ba      	ldrh	r2, [r7, #12]
 800169a:	897b      	ldrh	r3, [r7, #10]
 800169c:	480a      	ldr	r0, [pc, #40]	@ (80016c8 <Controller_Tracking_HandleSignal+0x10c>)
 800169e:	f006 fb5d 	bl	8007d5c <iprintf>
			}
		}
	}
}
 80016a2:	bf00      	nop
 80016a4:	3710      	adds	r7, #16
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bdb0      	pop	{r4, r5, r7, pc}
 80016aa:	bf00      	nop
 80016ac:	2000057c 	.word	0x2000057c
 80016b0:	20000580 	.word	0x20000580
 80016b4:	d1b71759 	.word	0xd1b71759
 80016b8:	200005ac 	.word	0x200005ac
 80016bc:	200005a8 	.word	0x200005a8
 80016c0:	08009088 	.word	0x08009088
 80016c4:	20000584 	.word	0x20000584
 80016c8:	080090c4 	.word	0x080090c4

080016cc <Controller_Tracking_UpdateState>:

/**
 * @brief Controller State update
 * @note  Controller FSM 구현
 */
void Controller_Tracking_UpdateState(uint16_t currEvent) {
 80016cc:	b5b0      	push	{r4, r5, r7, lr}
 80016ce:	b098      	sub	sp, #96	@ 0x60
 80016d0:	af02      	add	r7, sp, #8
 80016d2:	4603      	mov	r3, r0
 80016d4:	80fb      	strh	r3, [r7, #6]
	trackingState_t state = Model_GetTrackingState();
 80016d6:	f000 fad7 	bl	8001c88 <Model_GetTrackingState>
 80016da:	4603      	mov	r3, r0
 80016dc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	switch (state) {
 80016e0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80016e4:	2b04      	cmp	r3, #4
 80016e6:	d826      	bhi.n	8001736 <Controller_Tracking_UpdateState+0x6a>
 80016e8:	a201      	add	r2, pc, #4	@ (adr r2, 80016f0 <Controller_Tracking_UpdateState+0x24>)
 80016ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016ee:	bf00      	nop
 80016f0:	08001705 	.word	0x08001705
 80016f4:	0800170f 	.word	0x0800170f
 80016f8:	08001719 	.word	0x08001719
 80016fc:	08001723 	.word	0x08001723
 8001700:	0800172d 	.word	0x0800172d
	case TRACKING_IDLE:
		Controller_Tracking_Idle(currEvent);
 8001704:	88fb      	ldrh	r3, [r7, #6]
 8001706:	4618      	mov	r0, r3
 8001708:	f000 f856 	bl	80017b8 <Controller_Tracking_Idle>
		break;
 800170c:	e013      	b.n	8001736 <Controller_Tracking_UpdateState+0x6a>
	case TRACKING_SEARCH:
		Controller_Tracking_Search(currEvent);
 800170e:	88fb      	ldrh	r3, [r7, #6]
 8001710:	4618      	mov	r0, r3
 8001712:	f000 f860 	bl	80017d6 <Controller_Tracking_Search>
		break;
 8001716:	e00e      	b.n	8001736 <Controller_Tracking_UpdateState+0x6a>
	case TRACKING_FOLLOW:
		Controller_Tracking_Follow(currEvent);
 8001718:	88fb      	ldrh	r3, [r7, #6]
 800171a:	4618      	mov	r0, r3
 800171c:	f000 f871 	bl	8001802 <Controller_Tracking_Follow>
		break;
 8001720:	e009      	b.n	8001736 <Controller_Tracking_UpdateState+0x6a>
	case TRACKING_LOST:
		Controller_Tracking_Lost(currEvent);
 8001722:	88fb      	ldrh	r3, [r7, #6]
 8001724:	4618      	mov	r0, r3
 8001726:	f000 f882 	bl	800182e <Controller_Tracking_Lost>
		break;
 800172a:	e004      	b.n	8001736 <Controller_Tracking_UpdateState+0x6a>
	case TRACKING_AIMED:
		Controller_Tracking_Aimed(currEvent);
 800172c:	88fb      	ldrh	r3, [r7, #6]
 800172e:	4618      	mov	r0, r3
 8001730:	f000 f88c 	bl	800184c <Controller_Tracking_Aimed>
		break;
 8001734:	bf00      	nop
	}
	trackingState_t currState = Model_GetTrackingState();
 8001736:	f000 faa7 	bl	8001c88 <Model_GetTrackingState>
 800173a:	4603      	mov	r3, r0
 800173c:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
	const char *stateNames[] = { "IDLE", "SEARCH", "FOLLOW", "LOST", "AIMED" };
 8001740:	4b1a      	ldr	r3, [pc, #104]	@ (80017ac <Controller_Tracking_UpdateState+0xe0>)
 8001742:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8001746:	461d      	mov	r5, r3
 8001748:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800174a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800174c:	682b      	ldr	r3, [r5, #0]
 800174e:	6023      	str	r3, [r4, #0]
	char str[50];
	if (state != currState) {
 8001750:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8001754:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8001758:	429a      	cmp	r2, r3
 800175a:	d022      	beq.n	80017a2 <Controller_Tracking_UpdateState+0xd6>
		sprintf(str, "\r\n[EVENT: %d] STATE CHANGE: %s -> %s\r\n", currEvent,
 800175c:	88fa      	ldrh	r2, [r7, #6]
 800175e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001762:	009b      	lsls	r3, r3, #2
 8001764:	3358      	adds	r3, #88	@ 0x58
 8001766:	443b      	add	r3, r7
 8001768:	f853 1c18 	ldr.w	r1, [r3, #-24]
 800176c:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8001770:	009b      	lsls	r3, r3, #2
 8001772:	3358      	adds	r3, #88	@ 0x58
 8001774:	443b      	add	r3, r7
 8001776:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800177a:	f107 000c 	add.w	r0, r7, #12
 800177e:	9300      	str	r3, [sp, #0]
 8001780:	460b      	mov	r3, r1
 8001782:	490b      	ldr	r1, [pc, #44]	@ (80017b0 <Controller_Tracking_UpdateState+0xe4>)
 8001784:	f006 fb5a 	bl	8007e3c <siprintf>
				stateNames[state], stateNames[currState]);
		HAL_UART_Transmit(&huart2, (uint8_t*) str, strlen(str), 10);
 8001788:	f107 030c 	add.w	r3, r7, #12
 800178c:	4618      	mov	r0, r3
 800178e:	f7fe fd27 	bl	80001e0 <strlen>
 8001792:	4603      	mov	r3, r0
 8001794:	b29a      	uxth	r2, r3
 8001796:	f107 010c 	add.w	r1, r7, #12
 800179a:	230a      	movs	r3, #10
 800179c:	4805      	ldr	r0, [pc, #20]	@ (80017b4 <Controller_Tracking_UpdateState+0xe8>)
 800179e:	f003 fa97 	bl	8004cd0 <HAL_UART_Transmit>
	}
}
 80017a2:	bf00      	nop
 80017a4:	3758      	adds	r7, #88	@ 0x58
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bdb0      	pop	{r4, r5, r7, pc}
 80017aa:	bf00      	nop
 80017ac:	08009134 	.word	0x08009134
 80017b0:	080090e4 	.word	0x080090e4
 80017b4:	20000514 	.word	0x20000514

080017b8 <Controller_Tracking_Idle>:

/**
 * @brief IDlE
 * @note  EVENT_START 수신 시 SEARCH 상태로 전이
 */
void Controller_Tracking_Idle(uint16_t currEvent) {
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af00      	add	r7, sp, #0
 80017be:	4603      	mov	r3, r0
 80017c0:	80fb      	strh	r3, [r7, #6]
	if (currEvent == EVENT_START) {
 80017c2:	88fb      	ldrh	r3, [r7, #6]
 80017c4:	2b02      	cmp	r3, #2
 80017c6:	d102      	bne.n	80017ce <Controller_Tracking_Idle+0x16>
		Model_SetTrackingState(TRACKING_SEARCH);			// start 이벤트 수신 시 SEARCH 상태로 전이
 80017c8:	2001      	movs	r0, #1
 80017ca:	f000 fa4d 	bl	8001c68 <Model_SetTrackingState>
	}
}
 80017ce:	bf00      	nop
 80017d0:	3708      	adds	r7, #8
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}

080017d6 <Controller_Tracking_Search>:
/**
 * @brief SEARCH
 * @note  EVENT_STOP 수신 시 IDLE 상태로 전이
 *        EVENT_TARGET_ON 수신 시 FOLLOW 상태로 전이
 */
void Controller_Tracking_Search(uint16_t currEvent) {
 80017d6:	b580      	push	{r7, lr}
 80017d8:	b082      	sub	sp, #8
 80017da:	af00      	add	r7, sp, #0
 80017dc:	4603      	mov	r3, r0
 80017de:	80fb      	strh	r3, [r7, #6]
	if (currEvent == EVENT_STOP) {
 80017e0:	88fb      	ldrh	r3, [r7, #6]
 80017e2:	2b03      	cmp	r3, #3
 80017e4:	d103      	bne.n	80017ee <Controller_Tracking_Search+0x18>
		Model_SetTrackingState(TRACKING_IDLE);				// stop 이벤트 수신 시 IDLE 상태로 전이
 80017e6:	2000      	movs	r0, #0
 80017e8:	f000 fa3e 	bl	8001c68 <Model_SetTrackingState>
	} else if (currEvent == EVENT_TARGET_ON) {
		Model_SetTrackingState(TRACKING_FOLLOW); 			// target 감지 시 FOLLOW 상태로 전이
	}
}
 80017ec:	e005      	b.n	80017fa <Controller_Tracking_Search+0x24>
	} else if (currEvent == EVENT_TARGET_ON) {
 80017ee:	88fb      	ldrh	r3, [r7, #6]
 80017f0:	2b06      	cmp	r3, #6
 80017f2:	d102      	bne.n	80017fa <Controller_Tracking_Search+0x24>
		Model_SetTrackingState(TRACKING_FOLLOW); 			// target 감지 시 FOLLOW 상태로 전이
 80017f4:	2002      	movs	r0, #2
 80017f6:	f000 fa37 	bl	8001c68 <Model_SetTrackingState>
}
 80017fa:	bf00      	nop
 80017fc:	3708      	adds	r7, #8
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}

08001802 <Controller_Tracking_Follow>:
/**
 * @brief FOLLOW
 * @note  EVENT_TARGET_LOST 수신 시 LOST 상태로 전이
 *        EVENT_TARGET_AIMED 수신 시 AIMED 상태로 전이
 */
void Controller_Tracking_Follow(uint16_t currEvent) {
 8001802:	b580      	push	{r7, lr}
 8001804:	b082      	sub	sp, #8
 8001806:	af00      	add	r7, sp, #0
 8001808:	4603      	mov	r3, r0
 800180a:	80fb      	strh	r3, [r7, #6]
	if (currEvent == EVENT_TARGET_LOST) {
 800180c:	88fb      	ldrh	r3, [r7, #6]
 800180e:	2b08      	cmp	r3, #8
 8001810:	d103      	bne.n	800181a <Controller_Tracking_Follow+0x18>
		Model_SetTrackingState(TRACKING_LOST);				// target 잃어버리면 LOST 상태로 전이
 8001812:	2003      	movs	r0, #3
 8001814:	f000 fa28 	bl	8001c68 <Model_SetTrackingState>
	} else if (currEvent == EVENT_TARGET_AIMED) {
		Model_SetTrackingState(TRACKING_AIMED);				// target 조준 완료 시 AIMED 상태로 전이
	}
}
 8001818:	e005      	b.n	8001826 <Controller_Tracking_Follow+0x24>
	} else if (currEvent == EVENT_TARGET_AIMED) {
 800181a:	88fb      	ldrh	r3, [r7, #6]
 800181c:	2b07      	cmp	r3, #7
 800181e:	d102      	bne.n	8001826 <Controller_Tracking_Follow+0x24>
		Model_SetTrackingState(TRACKING_AIMED);				// target 조준 완료 시 AIMED 상태로 전이
 8001820:	2004      	movs	r0, #4
 8001822:	f000 fa21 	bl	8001c68 <Model_SetTrackingState>
}
 8001826:	bf00      	nop
 8001828:	3708      	adds	r7, #8
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}

0800182e <Controller_Tracking_Lost>:

/**
 * @brief LOST
 * @note  EVENT_TARGET_ON 수신 시 FOLLOW 상태로 전이
 */
void Controller_Tracking_Lost(uint16_t currEvent) {
 800182e:	b580      	push	{r7, lr}
 8001830:	b082      	sub	sp, #8
 8001832:	af00      	add	r7, sp, #0
 8001834:	4603      	mov	r3, r0
 8001836:	80fb      	strh	r3, [r7, #6]
	if (currEvent == EVENT_TARGET_ON) {
 8001838:	88fb      	ldrh	r3, [r7, #6]
 800183a:	2b06      	cmp	r3, #6
 800183c:	d102      	bne.n	8001844 <Controller_Tracking_Lost+0x16>
		Model_SetTrackingState(TRACKING_FOLLOW);    		// target 재감지 시 FOLLOW 상태로 전이
 800183e:	2002      	movs	r0, #2
 8001840:	f000 fa12 	bl	8001c68 <Model_SetTrackingState>
															// 왜 이게 재감지 이지?
	}
}
 8001844:	bf00      	nop
 8001846:	3708      	adds	r7, #8
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}

0800184c <Controller_Tracking_Aimed>:

/**
 * @brief AIMED
 * @note  EVENT_CLEAR 수신 시 SEARCH 상태로 전이
 */
void Controller_Tracking_Aimed(uint16_t currEvent) {
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	4603      	mov	r3, r0
 8001854:	80fb      	strh	r3, [r7, #6]
	if (currEvent == EVENT_CLEAR) {
 8001856:	88fb      	ldrh	r3, [r7, #6]
 8001858:	2b04      	cmp	r3, #4
 800185a:	d102      	bne.n	8001862 <Controller_Tracking_Aimed+0x16>
		Model_SetTrackingState(TRACKING_SEARCH);         // clear 이벤트 수신 시 SEARCH 상태로 전이
 800185c:	2001      	movs	r0, #1
 800185e:	f000 fa03 	bl	8001c68 <Model_SetTrackingState>
	}
}
 8001862:	bf00      	nop
 8001864:	3708      	adds	r7, #8
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
	...

0800186c <Controller_Tracking_ResetData>:

/**
 * @brief Controller Tracking 데이터 리셋
 * @note  tracking_t 구조체의 모든 필드를 초기값으로 설정
 */
void Controller_Tracking_ResetData() {
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
	trackingData.x_pos = CENTER_X;
 8001870:	4b0b      	ldr	r3, [pc, #44]	@ (80018a0 <Controller_Tracking_ResetData+0x34>)
 8001872:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001876:	801a      	strh	r2, [r3, #0]
	trackingData.y_pos = CENTER_Y;
 8001878:	4b09      	ldr	r3, [pc, #36]	@ (80018a0 <Controller_Tracking_ResetData+0x34>)
 800187a:	22f0      	movs	r2, #240	@ 0xf0
 800187c:	805a      	strh	r2, [r3, #2]
	trackingData.angle_pan = CENTER_PAN;
 800187e:	4b08      	ldr	r3, [pc, #32]	@ (80018a0 <Controller_Tracking_ResetData+0x34>)
 8001880:	4a08      	ldr	r2, [pc, #32]	@ (80018a4 <Controller_Tracking_ResetData+0x38>)
 8001882:	605a      	str	r2, [r3, #4]
	trackingData.angle_tilt = CENTER_TILT;
 8001884:	4b06      	ldr	r3, [pc, #24]	@ (80018a0 <Controller_Tracking_ResetData+0x34>)
 8001886:	4a07      	ldr	r2, [pc, #28]	@ (80018a4 <Controller_Tracking_ResetData+0x38>)
 8001888:	609a      	str	r2, [r3, #8]
	trackingData.is_Detected = false;
 800188a:	4b05      	ldr	r3, [pc, #20]	@ (80018a0 <Controller_Tracking_ResetData+0x34>)
 800188c:	2200      	movs	r2, #0
 800188e:	731a      	strb	r2, [r3, #12]
	trackingData.is_Aimed = false;
 8001890:	4b03      	ldr	r3, [pc, #12]	@ (80018a0 <Controller_Tracking_ResetData+0x34>)
 8001892:	2200      	movs	r2, #0
 8001894:	735a      	strb	r2, [r3, #13]
}
 8001896:	bf00      	nop
 8001898:	46bd      	mov	sp, r7
 800189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189e:	4770      	bx	lr
 80018a0:	2000055c 	.word	0x2000055c
 80018a4:	42b40000 	.word	0x42b40000

080018a8 <Controller_Tracking_PushData>:
 * @note  Pool에서 할당된 Data를 Message Queue로 전송
 *        prevData와 비교하여 변경된 경우에만 전송
 *        Presenter에서 수신하여 서보모터 제어 및 LCD 업데이트 수행
 */

void Controller_Tracking_PushData() {
 80018a8:	b5b0      	push	{r4, r5, r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
	static tracking_t prevData;

//	if (!memcmp(&trackingData, &prevData, sizeof(tracking_t)))
//		return;
	memcpy(&prevData, &trackingData, sizeof(tracking_t));
 80018ae:	4a11      	ldr	r2, [pc, #68]	@ (80018f4 <Controller_Tracking_PushData+0x4c>)
 80018b0:	4b11      	ldr	r3, [pc, #68]	@ (80018f8 <Controller_Tracking_PushData+0x50>)
 80018b2:	4614      	mov	r4, r2
 80018b4:	461d      	mov	r5, r3
 80018b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018ba:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80018be:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	tracking_t *pTrackingData = osPoolAlloc(poolTrackingData);
 80018c2:	4b0e      	ldr	r3, [pc, #56]	@ (80018fc <Controller_Tracking_PushData+0x54>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4618      	mov	r0, r3
 80018c8:	f003 feac 	bl	8005624 <osPoolAlloc>
 80018cc:	6078      	str	r0, [r7, #4]
	if (pTrackingData != NULL) {
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d00b      	beq.n	80018ec <Controller_Tracking_PushData+0x44>
		memcpy(pTrackingData, &trackingData, sizeof(tracking_t));
 80018d4:	2220      	movs	r2, #32
 80018d6:	4908      	ldr	r1, [pc, #32]	@ (80018f8 <Controller_Tracking_PushData+0x50>)
 80018d8:	6878      	ldr	r0, [r7, #4]
 80018da:	f006 fc82 	bl	80081e2 <memcpy>
		osMessagePut(trackingDataMsgBox, (uint32_t) pTrackingData, 0);
 80018de:	4b08      	ldr	r3, [pc, #32]	@ (8001900 <Controller_Tracking_PushData+0x58>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	6879      	ldr	r1, [r7, #4]
 80018e4:	2200      	movs	r2, #0
 80018e6:	4618      	mov	r0, r3
 80018e8:	f003 ff68 	bl	80057bc <osMessagePut>
	}
}
 80018ec:	bf00      	nop
 80018ee:	3708      	adds	r7, #8
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bdb0      	pop	{r4, r5, r7, pc}
 80018f4:	20000588 	.word	0x20000588
 80018f8:	2000055c 	.word	0x2000055c
 80018fc:	2000062c 	.word	0x2000062c
 8001900:	20000624 	.word	0x20000624

08001904 <Controller_Tracking_Unpack>:

/**
 * @brief FPGA 패킷 언패킹 (Unpack received FPGA packet)
 * @note  RxPacket_t에서 데이터를 추출하여 tracking_t 구조체에 저장
 */
void Controller_Tracking_Unpack() {
 8001904:	b480      	push	{r7}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0
	// 1. 외부 전역 변수 참조 (ISR에서 저장한 패킷)
	extern RxPacket_t g_rx_packet_tracking;

	// 2. 패킷에서 X, Y 좌표 추출
	uint16_t x = g_rx_packet_tracking.fields.x_pos;
 800190a:	4b12      	ldr	r3, [pc, #72]	@ (8001954 <Controller_Tracking_Unpack+0x50>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f3c3 230b 	ubfx	r3, r3, #8, #12
 8001912:	b29b      	uxth	r3, r3
 8001914:	80fb      	strh	r3, [r7, #6]
	uint16_t y = g_rx_packet_tracking.fields.y_pos;
 8001916:	4b0f      	ldr	r3, [pc, #60]	@ (8001954 <Controller_Tracking_Unpack+0x50>)
 8001918:	885b      	ldrh	r3, [r3, #2]
 800191a:	f3c3 130b 	ubfx	r3, r3, #4, #12
 800191e:	b29b      	uxth	r3, r3
 8001920:	80bb      	strh	r3, [r7, #4]

	// 3. tracking_t 구조체에 저장
	trackingData.x_pos = x;
 8001922:	4a0d      	ldr	r2, [pc, #52]	@ (8001958 <Controller_Tracking_Unpack+0x54>)
 8001924:	88fb      	ldrh	r3, [r7, #6]
 8001926:	8013      	strh	r3, [r2, #0]
	trackingData.y_pos = y;
 8001928:	4a0b      	ldr	r2, [pc, #44]	@ (8001958 <Controller_Tracking_Unpack+0x54>)
 800192a:	88bb      	ldrh	r3, [r7, #4]
 800192c:	8053      	strh	r3, [r2, #2]

	// 4. 수신 횟수 증가
	trackingData.rx_count++;
 800192e:	4b0a      	ldr	r3, [pc, #40]	@ (8001958 <Controller_Tracking_Unpack+0x54>)
 8001930:	699b      	ldr	r3, [r3, #24]
 8001932:	3301      	adds	r3, #1
 8001934:	4a08      	ldr	r2, [pc, #32]	@ (8001958 <Controller_Tracking_Unpack+0x54>)
 8001936:	6193      	str	r3, [r2, #24]

	// 5. 패킷 원본 데이터 저장 (디버깅용)
	trackingData.rx_packet.raw = g_rx_packet_tracking.raw;
 8001938:	4b06      	ldr	r3, [pc, #24]	@ (8001954 <Controller_Tracking_Unpack+0x50>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a06      	ldr	r2, [pc, #24]	@ (8001958 <Controller_Tracking_Unpack+0x54>)
 800193e:	6113      	str	r3, [r2, #16]

	// 6. 타겟 감지 상태 업데이트
	// TODO: 팀원과 협의하여 isDetected, isAimed 비트 추가 필요 시 구현
	trackingData.is_Detected = true;  // 데이터 수신 = 타겟 감지됨
 8001940:	4b05      	ldr	r3, [pc, #20]	@ (8001958 <Controller_Tracking_Unpack+0x54>)
 8001942:	2201      	movs	r2, #1
 8001944:	731a      	strb	r2, [r3, #12]

	// 7. 각도 계산 (필요 시 호출)
	// Controller_Tracking_ComputeServoAngle();
}
 8001946:	bf00      	nop
 8001948:	370c      	adds	r7, #12
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
 8001952:	bf00      	nop
 8001954:	200005a8 	.word	0x200005a8
 8001958:	2000055c 	.word	0x2000055c

0800195c <Listener_Init>:
 */

#include "Listener.h"
#include <stdio.h>

void Listener_Init() {
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
	printf("[DEBUG] Listener_Init() START\r\n");
 8001960:	4807      	ldr	r0, [pc, #28]	@ (8001980 <Listener_Init+0x24>)
 8001962:	f006 fa63 	bl	8007e2c <puts>

	Listener_Tracking_Init();
 8001966:	f000 f817 	bl	8001998 <Listener_Tracking_Init>
	printf("[DEBUG] After Listener_Tracking_Init()\r\n");
 800196a:	4806      	ldr	r0, [pc, #24]	@ (8001984 <Listener_Init+0x28>)
 800196c:	f006 fa5e 	bl	8007e2c <puts>

	// SPI 인터럽트 수신 시작
	Listener_Tracking_StartReceive();
 8001970:	f000 f90c 	bl	8001b8c <Listener_Tracking_StartReceive>
	printf("[DEBUG] After Listener_Tracking_StartReceive()\r\n");
 8001974:	4804      	ldr	r0, [pc, #16]	@ (8001988 <Listener_Init+0x2c>)
 8001976:	f006 fa59 	bl	8007e2c <puts>
}
 800197a:	bf00      	nop
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	08009148 	.word	0x08009148
 8001984:	08009168 	.word	0x08009168
 8001988:	08009190 	.word	0x08009190

0800198c <Listener_Excute>:

void Listener_Excute() {
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
	Listener_Tracking_Excute();
 8001990:	f000 f936 	bl	8001c00 <Listener_Tracking_Excute>
}
 8001994:	bf00      	nop
 8001996:	bd80      	pop	{r7, pc}

08001998 <Listener_Tracking_Init>:

/**
 * @brief  Listener Tracking 초기화
 * @note   각 버튼 핸들 초기화, CS 핀 설정(GPIOC, PIN10, HIGH)
 */
void Listener_Tracking_Init() {
 8001998:	b580      	push	{r7, lr}
 800199a:	af00      	add	r7, sp, #0
	Button_Init(&hbtnStart, BTN_START_GPIO, BTN_START_PIN);
 800199c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80019a0:	491c      	ldr	r1, [pc, #112]	@ (8001a14 <Listener_Tracking_Init+0x7c>)
 80019a2:	481d      	ldr	r0, [pc, #116]	@ (8001a18 <Listener_Tracking_Init+0x80>)
 80019a4:	f000 fb1c 	bl	8001fe0 <Button_Init>
	Button_Init(&hbtnStop, BTN_STOP_GPIO, BTN_STOP_PIN);
 80019a8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80019ac:	4919      	ldr	r1, [pc, #100]	@ (8001a14 <Listener_Tracking_Init+0x7c>)
 80019ae:	481b      	ldr	r0, [pc, #108]	@ (8001a1c <Listener_Tracking_Init+0x84>)
 80019b0:	f000 fb16 	bl	8001fe0 <Button_Init>
	Button_Init(&hbtnClear, BTN_CLEAR_GPIO, BTN_CLEAR_PIN);
 80019b4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80019b8:	4916      	ldr	r1, [pc, #88]	@ (8001a14 <Listener_Tracking_Init+0x7c>)
 80019ba:	4819      	ldr	r0, [pc, #100]	@ (8001a20 <Listener_Tracking_Init+0x88>)
 80019bc:	f000 fb10 	bl	8001fe0 <Button_Init>
	Button_Init(&hbtnTargetOn, BTN_TARGET_ON_GPIO, BTN_TARGET_ON_PIN);
 80019c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80019c4:	4913      	ldr	r1, [pc, #76]	@ (8001a14 <Listener_Tracking_Init+0x7c>)
 80019c6:	4817      	ldr	r0, [pc, #92]	@ (8001a24 <Listener_Tracking_Init+0x8c>)
 80019c8:	f000 fb0a 	bl	8001fe0 <Button_Init>
	Button_Init(&hbtnTargetLost, BTN_TARGET_LOST_GPIO, BTN_TARGET_LOST_PIN);
 80019cc:	2240      	movs	r2, #64	@ 0x40
 80019ce:	4911      	ldr	r1, [pc, #68]	@ (8001a14 <Listener_Tracking_Init+0x7c>)
 80019d0:	4815      	ldr	r0, [pc, #84]	@ (8001a28 <Listener_Tracking_Init+0x90>)
 80019d2:	f000 fb05 	bl	8001fe0 <Button_Init>
	Button_Init(&hbtnTargetAimed, BTN_TARGET_AIMED_GPIO, BTN_TARGET_AIMED_PIN);
 80019d6:	2220      	movs	r2, #32
 80019d8:	490e      	ldr	r1, [pc, #56]	@ (8001a14 <Listener_Tracking_Init+0x7c>)
 80019da:	4814      	ldr	r0, [pc, #80]	@ (8001a2c <Listener_Tracking_Init+0x94>)
 80019dc:	f000 fb00 	bl	8001fe0 <Button_Init>
	Button_Init(&hbtnDebug, BTN_DEBUG_GPIO, BTN_DEBUG_PIN);
 80019e0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80019e4:	4912      	ldr	r1, [pc, #72]	@ (8001a30 <Listener_Tracking_Init+0x98>)
 80019e6:	4813      	ldr	r0, [pc, #76]	@ (8001a34 <Listener_Tracking_Init+0x9c>)
 80019e8:	f000 fafa 	bl	8001fe0 <Button_Init>
	Button_Init(&hbtnDebugPanPlus, BTN_DEBUG_PAN_PLUS_GPIO,
 80019ec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80019f0:	490f      	ldr	r1, [pc, #60]	@ (8001a30 <Listener_Tracking_Init+0x98>)
 80019f2:	4811      	ldr	r0, [pc, #68]	@ (8001a38 <Listener_Tracking_Init+0xa0>)
 80019f4:	f000 faf4 	bl	8001fe0 <Button_Init>
			BTN_DEBUG_PAN_PLUS_PIN);
	Button_Init(&hbtnDebugPanMinus, BTN_DEBUG_PAN_MINUS_GPIO,
 80019f8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80019fc:	490f      	ldr	r1, [pc, #60]	@ (8001a3c <Listener_Tracking_Init+0xa4>)
 80019fe:	4810      	ldr	r0, [pc, #64]	@ (8001a40 <Listener_Tracking_Init+0xa8>)
 8001a00:	f000 faee 	bl	8001fe0 <Button_Init>
			BTN_DEBUG_PAN_MINUS_PIN);
	// CS 핀 초기 상태: High (통신 대기)
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 8001a04:	2201      	movs	r2, #1
 8001a06:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001a0a:	4802      	ldr	r0, [pc, #8]	@ (8001a14 <Listener_Tracking_Init+0x7c>)
 8001a0c:	f000 fef0 	bl	80027f0 <HAL_GPIO_WritePin>
	//.printf("[Listener] Tracking Listener Initialized\r\n");
}
 8001a10:	bf00      	nop
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	40020800 	.word	0x40020800
 8001a18:	200005b0 	.word	0x200005b0
 8001a1c:	200005bc 	.word	0x200005bc
 8001a20:	200005c8 	.word	0x200005c8
 8001a24:	200005d4 	.word	0x200005d4
 8001a28:	200005e0 	.word	0x200005e0
 8001a2c:	200005ec 	.word	0x200005ec
 8001a30:	40020000 	.word	0x40020000
 8001a34:	200005f8 	.word	0x200005f8
 8001a38:	20000604 	.word	0x20000604
 8001a3c:	40020400 	.word	0x40020400
 8001a40:	20000610 	.word	0x20000610

08001a44 <Listener_Tracking_CheckButton>:

/**
 * @brief  Listener Tracking 초기화
 * @note   각 버튼 핸들 초기화, CS 핀 설정(GPIOC, PIN10, HIGH)
 */
void Listener_Tracking_CheckButton() {
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
	if (Button_GetState(&hbtnStart) == ACT_PUSHED) {
 8001a48:	483f      	ldr	r0, [pc, #252]	@ (8001b48 <Listener_Tracking_CheckButton+0x104>)
 8001a4a:	f000 fade 	bl	800200a <Button_GetState>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	d107      	bne.n	8001a64 <Listener_Tracking_CheckButton+0x20>
		osMessagePut(trackingEventMsgBox, EVENT_START, 0);
 8001a54:	4b3d      	ldr	r3, [pc, #244]	@ (8001b4c <Listener_Tracking_CheckButton+0x108>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	2200      	movs	r2, #0
 8001a5a:	2102      	movs	r1, #2
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f003 fead 	bl	80057bc <osMessagePut>
	} else if (Button_GetState(&hbtnDebugPanPlus) == ACT_PUSHED) {
		osMessagePut(trackingEventMsgBox, EVENT_DEBUG_PAN_PLUS, 0);
	} else if (Button_GetState(&hbtnDebugPanMinus) == ACT_PUSHED) {
		osMessagePut(trackingEventMsgBox, EVENT_DEBUG_PAN_MINUS, 0);
	}
}
 8001a62:	e06e      	b.n	8001b42 <Listener_Tracking_CheckButton+0xfe>
	} else if (Button_GetState(&hbtnStop) == ACT_PUSHED) {
 8001a64:	483a      	ldr	r0, [pc, #232]	@ (8001b50 <Listener_Tracking_CheckButton+0x10c>)
 8001a66:	f000 fad0 	bl	800200a <Button_GetState>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b01      	cmp	r3, #1
 8001a6e:	d107      	bne.n	8001a80 <Listener_Tracking_CheckButton+0x3c>
		osMessagePut(trackingEventMsgBox, EVENT_STOP, 0);
 8001a70:	4b36      	ldr	r3, [pc, #216]	@ (8001b4c <Listener_Tracking_CheckButton+0x108>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	2200      	movs	r2, #0
 8001a76:	2103      	movs	r1, #3
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f003 fe9f 	bl	80057bc <osMessagePut>
}
 8001a7e:	e060      	b.n	8001b42 <Listener_Tracking_CheckButton+0xfe>
	} else if (Button_GetState(&hbtnClear) == ACT_PUSHED) {
 8001a80:	4834      	ldr	r0, [pc, #208]	@ (8001b54 <Listener_Tracking_CheckButton+0x110>)
 8001a82:	f000 fac2 	bl	800200a <Button_GetState>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b01      	cmp	r3, #1
 8001a8a:	d107      	bne.n	8001a9c <Listener_Tracking_CheckButton+0x58>
		osMessagePut(trackingEventMsgBox, EVENT_CLEAR, 0);
 8001a8c:	4b2f      	ldr	r3, [pc, #188]	@ (8001b4c <Listener_Tracking_CheckButton+0x108>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	2200      	movs	r2, #0
 8001a92:	2104      	movs	r1, #4
 8001a94:	4618      	mov	r0, r3
 8001a96:	f003 fe91 	bl	80057bc <osMessagePut>
}
 8001a9a:	e052      	b.n	8001b42 <Listener_Tracking_CheckButton+0xfe>
	} else if (Button_GetState(&hbtnTargetOn) == ACT_PUSHED) {
 8001a9c:	482e      	ldr	r0, [pc, #184]	@ (8001b58 <Listener_Tracking_CheckButton+0x114>)
 8001a9e:	f000 fab4 	bl	800200a <Button_GetState>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	2b01      	cmp	r3, #1
 8001aa6:	d107      	bne.n	8001ab8 <Listener_Tracking_CheckButton+0x74>
		osMessagePut(trackingEventMsgBox, EVENT_TARGET_ON, 0);
 8001aa8:	4b28      	ldr	r3, [pc, #160]	@ (8001b4c <Listener_Tracking_CheckButton+0x108>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	2200      	movs	r2, #0
 8001aae:	2106      	movs	r1, #6
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f003 fe83 	bl	80057bc <osMessagePut>
}
 8001ab6:	e044      	b.n	8001b42 <Listener_Tracking_CheckButton+0xfe>
	} else if (Button_GetState(&hbtnTargetLost) == ACT_PUSHED) {
 8001ab8:	4828      	ldr	r0, [pc, #160]	@ (8001b5c <Listener_Tracking_CheckButton+0x118>)
 8001aba:	f000 faa6 	bl	800200a <Button_GetState>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b01      	cmp	r3, #1
 8001ac2:	d107      	bne.n	8001ad4 <Listener_Tracking_CheckButton+0x90>
		osMessagePut(trackingEventMsgBox, EVENT_TARGET_LOST, 0);
 8001ac4:	4b21      	ldr	r3, [pc, #132]	@ (8001b4c <Listener_Tracking_CheckButton+0x108>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	2200      	movs	r2, #0
 8001aca:	2108      	movs	r1, #8
 8001acc:	4618      	mov	r0, r3
 8001ace:	f003 fe75 	bl	80057bc <osMessagePut>
}
 8001ad2:	e036      	b.n	8001b42 <Listener_Tracking_CheckButton+0xfe>
	} else if (Button_GetState(&hbtnTargetAimed) == ACT_PUSHED) {
 8001ad4:	4822      	ldr	r0, [pc, #136]	@ (8001b60 <Listener_Tracking_CheckButton+0x11c>)
 8001ad6:	f000 fa98 	bl	800200a <Button_GetState>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b01      	cmp	r3, #1
 8001ade:	d107      	bne.n	8001af0 <Listener_Tracking_CheckButton+0xac>
		osMessagePut(trackingEventMsgBox, EVENT_TARGET_AIMED, 0);
 8001ae0:	4b1a      	ldr	r3, [pc, #104]	@ (8001b4c <Listener_Tracking_CheckButton+0x108>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	2107      	movs	r1, #7
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f003 fe67 	bl	80057bc <osMessagePut>
}
 8001aee:	e028      	b.n	8001b42 <Listener_Tracking_CheckButton+0xfe>
	} else if (Button_GetState(&hbtnDebug) == ACT_PUSHED) {
 8001af0:	481c      	ldr	r0, [pc, #112]	@ (8001b64 <Listener_Tracking_CheckButton+0x120>)
 8001af2:	f000 fa8a 	bl	800200a <Button_GetState>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b01      	cmp	r3, #1
 8001afa:	d107      	bne.n	8001b0c <Listener_Tracking_CheckButton+0xc8>
		osMessagePut(trackingEventMsgBox, EVENT_DEBUG, 0);
 8001afc:	4b13      	ldr	r3, [pc, #76]	@ (8001b4c <Listener_Tracking_CheckButton+0x108>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2200      	movs	r2, #0
 8001b02:	2100      	movs	r1, #0
 8001b04:	4618      	mov	r0, r3
 8001b06:	f003 fe59 	bl	80057bc <osMessagePut>
}
 8001b0a:	e01a      	b.n	8001b42 <Listener_Tracking_CheckButton+0xfe>
	} else if (Button_GetState(&hbtnDebugPanPlus) == ACT_PUSHED) {
 8001b0c:	4816      	ldr	r0, [pc, #88]	@ (8001b68 <Listener_Tracking_CheckButton+0x124>)
 8001b0e:	f000 fa7c 	bl	800200a <Button_GetState>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b01      	cmp	r3, #1
 8001b16:	d107      	bne.n	8001b28 <Listener_Tracking_CheckButton+0xe4>
		osMessagePut(trackingEventMsgBox, EVENT_DEBUG_PAN_PLUS, 0);
 8001b18:	4b0c      	ldr	r3, [pc, #48]	@ (8001b4c <Listener_Tracking_CheckButton+0x108>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	2109      	movs	r1, #9
 8001b20:	4618      	mov	r0, r3
 8001b22:	f003 fe4b 	bl	80057bc <osMessagePut>
}
 8001b26:	e00c      	b.n	8001b42 <Listener_Tracking_CheckButton+0xfe>
	} else if (Button_GetState(&hbtnDebugPanMinus) == ACT_PUSHED) {
 8001b28:	4810      	ldr	r0, [pc, #64]	@ (8001b6c <Listener_Tracking_CheckButton+0x128>)
 8001b2a:	f000 fa6e 	bl	800200a <Button_GetState>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b01      	cmp	r3, #1
 8001b32:	d106      	bne.n	8001b42 <Listener_Tracking_CheckButton+0xfe>
		osMessagePut(trackingEventMsgBox, EVENT_DEBUG_PAN_MINUS, 0);
 8001b34:	4b05      	ldr	r3, [pc, #20]	@ (8001b4c <Listener_Tracking_CheckButton+0x108>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	2200      	movs	r2, #0
 8001b3a:	210a      	movs	r1, #10
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f003 fe3d 	bl	80057bc <osMessagePut>
}
 8001b42:	bf00      	nop
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	200005b0 	.word	0x200005b0
 8001b4c:	20000620 	.word	0x20000620
 8001b50:	200005bc 	.word	0x200005bc
 8001b54:	200005c8 	.word	0x200005c8
 8001b58:	200005d4 	.word	0x200005d4
 8001b5c:	200005e0 	.word	0x200005e0
 8001b60:	200005ec 	.word	0x200005ec
 8001b64:	200005f8 	.word	0x200005f8
 8001b68:	20000604 	.word	0x20000604
 8001b6c:	20000610 	.word	0x20000610

08001b70 <Listener_Tracking_TIM_ISR>:

/**
 * @brief  Listener Tracking TIM ISR
 * @note   Servo 타이머 인터럽트 핸들러
 */
void Listener_Tracking_TIM_ISR() {
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
	osMessagePut(trackingEventMsgBox, EVENT_SERVO_TICK, 0);
 8001b74:	4b04      	ldr	r3, [pc, #16]	@ (8001b88 <Listener_Tracking_TIM_ISR+0x18>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	2200      	movs	r2, #0
 8001b7a:	2105      	movs	r1, #5
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f003 fe1d 	bl	80057bc <osMessagePut>
}
 8001b82:	bf00      	nop
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	20000620 	.word	0x20000620

08001b8c <Listener_Tracking_StartReceive>:
/**
 * @brief SPI 인터럽트 수신 시작
 * @note 직접 레지스터 설정으로 수신 시작
 *       수업 자료 방식: 직접 IRQ Handler 구현
 */
void Listener_Tracking_StartReceive(void) {
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
    printf("[StartRX] SPI interrupt mode starting...\r\n");
 8001b90:	4816      	ldr	r0, [pc, #88]	@ (8001bec <Listener_Tracking_StartReceive+0x60>)
 8001b92:	f006 f94b 	bl	8007e2c <puts>

    // 1. SPE disable (안전한 설정을 위해)
    SPI1->CR1 &= ~SPI_CR1_SPE;
 8001b96:	4b16      	ldr	r3, [pc, #88]	@ (8001bf0 <Listener_Tracking_StartReceive+0x64>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a15      	ldr	r2, [pc, #84]	@ (8001bf0 <Listener_Tracking_StartReceive+0x64>)
 8001b9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001ba0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001ba2:	f3bf 8f4f 	dsb	sy
}
 8001ba6:	bf00      	nop
    __DSB();

    // 2. CR2 인터럽트 enable (SPE=0 상태에서)
    SPI1->CR2 = SPI_CR2_RXNEIE | SPI_CR2_TXEIE | SPI_CR2_ERRIE;
 8001ba8:	4b11      	ldr	r3, [pc, #68]	@ (8001bf0 <Listener_Tracking_StartReceive+0x64>)
 8001baa:	22e0      	movs	r2, #224	@ 0xe0
 8001bac:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
 8001bae:	f3bf 8f4f 	dsb	sy
}
 8001bb2:	bf00      	nop
    __DSB();

    // 3. SPE enable
    SPI1->CR1 |= SPI_CR1_SPE;
 8001bb4:	4b0e      	ldr	r3, [pc, #56]	@ (8001bf0 <Listener_Tracking_StartReceive+0x64>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a0d      	ldr	r2, [pc, #52]	@ (8001bf0 <Listener_Tracking_StartReceive+0x64>)
 8001bba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001bbe:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001bc0:	f3bf 8f4f 	dsb	sy
}
 8001bc4:	bf00      	nop
    __DSB();

    // 4. CS Low (FPGA 통신 시작)
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001bcc:	4809      	ldr	r0, [pc, #36]	@ (8001bf4 <Listener_Tracking_StartReceive+0x68>)
 8001bce:	f000 fe0f 	bl	80027f0 <HAL_GPIO_WritePin>

    // 5. 첫 바이트 전송 (TXE 인터럽트 트리거)
    SPI1->DR = tx_buff[0];
 8001bd2:	4b09      	ldr	r3, [pc, #36]	@ (8001bf8 <Listener_Tracking_StartReceive+0x6c>)
 8001bd4:	781a      	ldrb	r2, [r3, #0]
 8001bd6:	4b06      	ldr	r3, [pc, #24]	@ (8001bf0 <Listener_Tracking_StartReceive+0x64>)
 8001bd8:	60da      	str	r2, [r3, #12]

    printf("[StartRX] Started! CR2=0x%X\r\n", (unsigned int)SPI1->CR2);
 8001bda:	4b05      	ldr	r3, [pc, #20]	@ (8001bf0 <Listener_Tracking_StartReceive+0x64>)
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	4619      	mov	r1, r3
 8001be0:	4806      	ldr	r0, [pc, #24]	@ (8001bfc <Listener_Tracking_StartReceive+0x70>)
 8001be2:	f006 f8bb 	bl	8007d5c <iprintf>
}
 8001be6:	bf00      	nop
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	080091c0 	.word	0x080091c0
 8001bf0:	40013000 	.word	0x40013000
 8001bf4:	40020800 	.word	0x40020800
 8001bf8:	20000004 	.word	0x20000004
 8001bfc:	080091ec 	.word	0x080091ec

08001c00 <Listener_Tracking_Excute>:

/**
 * @brief  Listener Tracking Execute
 * @note   ISR이 모든 처리를 담당 (osMessagePut 직접 호출)
 */
void Listener_Tracking_Excute() {
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
	Listener_Tracking_CheckButton();
 8001c04:	f7ff ff1e 	bl	8001a44 <Listener_Tracking_CheckButton>
}
 8001c08:	bf00      	nop
 8001c0a:	bd80      	pop	{r7, pc}

08001c0c <Model_TrackingInit>:


/**
 * @brief  Queue/Pool 초기화 (freertos.c의 MX_FREERTOS_Init에서 호출)
 */
void Model_TrackingInit() {
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
	poolTrackingEvent = osPoolCreate(osPool(poolTrackingEvent));
 8001c10:	480d      	ldr	r0, [pc, #52]	@ (8001c48 <Model_TrackingInit+0x3c>)
 8001c12:	f003 fcaa 	bl	800556a <osPoolCreate>
 8001c16:	4603      	mov	r3, r0
 8001c18:	4a0c      	ldr	r2, [pc, #48]	@ (8001c4c <Model_TrackingInit+0x40>)
 8001c1a:	6013      	str	r3, [r2, #0]
	poolTrackingData = osPoolCreate(osPool(poolTrackingData));
 8001c1c:	480c      	ldr	r0, [pc, #48]	@ (8001c50 <Model_TrackingInit+0x44>)
 8001c1e:	f003 fca4 	bl	800556a <osPoolCreate>
 8001c22:	4603      	mov	r3, r0
 8001c24:	4a0b      	ldr	r2, [pc, #44]	@ (8001c54 <Model_TrackingInit+0x48>)
 8001c26:	6013      	str	r3, [r2, #0]
	trackingEventMsgBox = osMessageCreate(osMessageQ(trackingEventQue), NULL);
 8001c28:	2100      	movs	r1, #0
 8001c2a:	480b      	ldr	r0, [pc, #44]	@ (8001c58 <Model_TrackingInit+0x4c>)
 8001c2c:	f003 fd9d 	bl	800576a <osMessageCreate>
 8001c30:	4603      	mov	r3, r0
 8001c32:	4a0a      	ldr	r2, [pc, #40]	@ (8001c5c <Model_TrackingInit+0x50>)
 8001c34:	6013      	str	r3, [r2, #0]
	trackingDataMsgBox = osMessageCreate(osMessageQ(trackingDataQue), NULL);
 8001c36:	2100      	movs	r1, #0
 8001c38:	4809      	ldr	r0, [pc, #36]	@ (8001c60 <Model_TrackingInit+0x54>)
 8001c3a:	f003 fd96 	bl	800576a <osMessageCreate>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	4a08      	ldr	r2, [pc, #32]	@ (8001c64 <Model_TrackingInit+0x58>)
 8001c42:	6013      	str	r3, [r2, #0]
}
 8001c44:	bf00      	nop
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	08009284 	.word	0x08009284
 8001c4c:	20000628 	.word	0x20000628
 8001c50:	08009290 	.word	0x08009290
 8001c54:	2000062c 	.word	0x2000062c
 8001c58:	08009264 	.word	0x08009264
 8001c5c:	20000620 	.word	0x20000620
 8001c60:	08009274 	.word	0x08009274
 8001c64:	20000624 	.word	0x20000624

08001c68 <Model_SetTrackingState>:

/**
 * @brief  IDEL 상태 설정 함수
 * @return void
 */
void Model_SetTrackingState(trackingState_t state) {
 8001c68:	b480      	push	{r7}
 8001c6a:	b083      	sub	sp, #12
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	4603      	mov	r3, r0
 8001c70:	71fb      	strb	r3, [r7, #7]
	trackingState = state;										 // IDEL state set
 8001c72:	4a04      	ldr	r2, [pc, #16]	@ (8001c84 <Model_SetTrackingState+0x1c>)
 8001c74:	79fb      	ldrb	r3, [r7, #7]
 8001c76:	7013      	strb	r3, [r2, #0]
}
 8001c78:	bf00      	nop
 8001c7a:	370c      	adds	r7, #12
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr
 8001c84:	2000061c 	.word	0x2000061c

08001c88 <Model_GetTrackingState>:

/**
 * @brief  trackingState 읽기 함수
 * @return trackingState_t 현재 상태 반환
 */
trackingState_t Model_GetTrackingState() {
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
	return trackingState;
 8001c8c:	4b03      	ldr	r3, [pc, #12]	@ (8001c9c <Model_GetTrackingState+0x14>)
 8001c8e:	781b      	ldrb	r3, [r3, #0]
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	2000061c 	.word	0x2000061c

08001ca0 <Presenter_Init>:
 *      Author: kccistc
 */

#include "Presenter.h"

void Presenter_Init() {
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
	Presenter_Tracking_Init();
 8001ca4:	f000 f808 	bl	8001cb8 <Presenter_Tracking_Init>
}
 8001ca8:	bf00      	nop
 8001caa:	bd80      	pop	{r7, pc}

08001cac <Presenter_Excute>:

void Presenter_Excute() {
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0
	Presenter_Tracking_Excute();
 8001cb0:	f000 f82e 	bl	8001d10 <Presenter_Tracking_Excute>
}
 8001cb4:	bf00      	nop
 8001cb6:	bd80      	pop	{r7, pc}

08001cb8 <Presenter_Tracking_Init>:

/**
 * @brief Presenter 초기화
 * @note  
 */
void Presenter_Tracking_Init() {
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
	LCD_Init(&hi2c1);
 8001cbc:	480f      	ldr	r0, [pc, #60]	@ (8001cfc <Presenter_Tracking_Init+0x44>)
 8001cbe:	f000 fa7b 	bl	80021b8 <LCD_Init>
	Servo_Init(&hServoPan, &htim3, TIM_CHANNEL_1);
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	490e      	ldr	r1, [pc, #56]	@ (8001d00 <Presenter_Tracking_Init+0x48>)
 8001cc6:	480f      	ldr	r0, [pc, #60]	@ (8001d04 <Presenter_Tracking_Init+0x4c>)
 8001cc8:	f000 f8ca 	bl	8001e60 <Servo_Init>
	Servo_SetAngle(&hServoPan, CENTER_PAN);
 8001ccc:	ed9f 0a0e 	vldr	s0, [pc, #56]	@ 8001d08 <Presenter_Tracking_Init+0x50>
 8001cd0:	480c      	ldr	r0, [pc, #48]	@ (8001d04 <Presenter_Tracking_Init+0x4c>)
 8001cd2:	f000 f8ed 	bl	8001eb0 <Servo_SetAngle>
	Servo_Disable(&hServoPan);
 8001cd6:	480b      	ldr	r0, [pc, #44]	@ (8001d04 <Presenter_Tracking_Init+0x4c>)
 8001cd8:	f000 f972 	bl	8001fc0 <Servo_Disable>

	Servo_Init(&hServoTilt, &htim3, TIM_CHANNEL_2);
 8001cdc:	2204      	movs	r2, #4
 8001cde:	4908      	ldr	r1, [pc, #32]	@ (8001d00 <Presenter_Tracking_Init+0x48>)
 8001ce0:	480a      	ldr	r0, [pc, #40]	@ (8001d0c <Presenter_Tracking_Init+0x54>)
 8001ce2:	f000 f8bd 	bl	8001e60 <Servo_Init>
	Servo_SetAngle(&hServoTilt, CENTER_TILT);
 8001ce6:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8001d08 <Presenter_Tracking_Init+0x50>
 8001cea:	4808      	ldr	r0, [pc, #32]	@ (8001d0c <Presenter_Tracking_Init+0x54>)
 8001cec:	f000 f8e0 	bl	8001eb0 <Servo_SetAngle>
	Servo_Disable(&hServoTilt);
 8001cf0:	4806      	ldr	r0, [pc, #24]	@ (8001d0c <Presenter_Tracking_Init+0x54>)
 8001cf2:	f000 f965 	bl	8001fc0 <Servo_Disable>
}
 8001cf6:	bf00      	nop
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	2000033c 	.word	0x2000033c
 8001d00:	200004cc 	.word	0x200004cc
 8001d04:	20000630 	.word	0x20000630
 8001d08:	42b40000 	.word	0x42b40000
 8001d0c:	20000650 	.word	0x20000650

08001d10 <Presenter_Tracking_Excute>:

/**
 * @brief Presenter Tracking Execute
 * @note  Data 수신 → 서보 업데이트 → LCD 업데이트 → Pool 해제
 */
void Presenter_Tracking_Excute() {
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b08a      	sub	sp, #40	@ 0x28
 8001d14:	af00      	add	r7, sp, #0
	static int freeCount = 0;

	// ① Controller에서 보낸 메시지(포인터) 수신 (대기)
	osEvent evt = osMessageGet(trackingDataMsgBox, osWaitForever);
 8001d16:	4b22      	ldr	r3, [pc, #136]	@ (8001da0 <Presenter_Tracking_Excute+0x90>)
 8001d18:	6819      	ldr	r1, [r3, #0]
 8001d1a:	f107 0318 	add.w	r3, r7, #24
 8001d1e:	f04f 32ff 	mov.w	r2, #4294967295
 8001d22:	4618      	mov	r0, r3
 8001d24:	f003 fd8a 	bl	800583c <osMessageGet>
	tracking_t *pTrackingData;
	 // 메시지 수신 실패 시 조기 리턴
	if (evt.status != osEventMessage)
 8001d28:	69bb      	ldr	r3, [r7, #24]
 8001d2a:	2b10      	cmp	r3, #16
 8001d2c:	d134      	bne.n	8001d98 <Presenter_Tracking_Excute+0x88>
		return;

	// ② 포인터 추출 (Controller가 보낸 tracking_t* 주소)
	// 포인터를 추출 하는 이유는 메시지 큐에 구조체 전체를 복사하는 것은 비효율적이기 때문
	pTrackingData = (tracking_t*) evt.value.p;
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	627b      	str	r3, [r7, #36]	@ 0x24

	// ③ 상태 갱신 + 서보 제어
	Presenter_Tracking_UpdateState(pTrackingData);
 8001d32:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001d34:	f000 f840 	bl	8001db8 <Presenter_Tracking_UpdateState>
//	Presenter_Tracking_DispLCD(pTrackingData);

	// ⑤ 메모리 반환 (Controller가 할당한 메모리 풀 블록 해제)
	if (osPoolFree(poolTrackingData, pTrackingData) == osOK) {
 8001d38:	4b1a      	ldr	r3, [pc, #104]	@ (8001da4 <Presenter_Tracking_Excute+0x94>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f003 fcd2 	bl	80056e8 <osPoolFree>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d127      	bne.n	8001d9a <Presenter_Tracking_Excute+0x8a>
		freeCount++;
 8001d4a:	4b17      	ldr	r3, [pc, #92]	@ (8001da8 <Presenter_Tracking_Excute+0x98>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	3301      	adds	r3, #1
 8001d50:	4a15      	ldr	r2, [pc, #84]	@ (8001da8 <Presenter_Tracking_Excute+0x98>)
 8001d52:	6013      	str	r3, [r2, #0]
		if (freeCount % 10 == 0) { // 너무 자주 찍히면 느려지니까 10번에 한 번만
 8001d54:	4b14      	ldr	r3, [pc, #80]	@ (8001da8 <Presenter_Tracking_Excute+0x98>)
 8001d56:	6819      	ldr	r1, [r3, #0]
 8001d58:	4b14      	ldr	r3, [pc, #80]	@ (8001dac <Presenter_Tracking_Excute+0x9c>)
 8001d5a:	fb83 2301 	smull	r2, r3, r3, r1
 8001d5e:	109a      	asrs	r2, r3, #2
 8001d60:	17cb      	asrs	r3, r1, #31
 8001d62:	1ad2      	subs	r2, r2, r3
 8001d64:	4613      	mov	r3, r2
 8001d66:	009b      	lsls	r3, r3, #2
 8001d68:	4413      	add	r3, r2
 8001d6a:	005b      	lsls	r3, r3, #1
 8001d6c:	1aca      	subs	r2, r1, r3
 8001d6e:	2a00      	cmp	r2, #0
 8001d70:	d113      	bne.n	8001d9a <Presenter_Tracking_Excute+0x8a>
			char buf[20];
			sprintf(buf, "Free OK: %d\r\n", freeCount);
 8001d72:	4b0d      	ldr	r3, [pc, #52]	@ (8001da8 <Presenter_Tracking_Excute+0x98>)
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	1d3b      	adds	r3, r7, #4
 8001d78:	490d      	ldr	r1, [pc, #52]	@ (8001db0 <Presenter_Tracking_Excute+0xa0>)
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f006 f85e 	bl	8007e3c <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*) buf, strlen(buf), 10);
 8001d80:	1d3b      	adds	r3, r7, #4
 8001d82:	4618      	mov	r0, r3
 8001d84:	f7fe fa2c 	bl	80001e0 <strlen>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	b29a      	uxth	r2, r3
 8001d8c:	1d39      	adds	r1, r7, #4
 8001d8e:	230a      	movs	r3, #10
 8001d90:	4808      	ldr	r0, [pc, #32]	@ (8001db4 <Presenter_Tracking_Excute+0xa4>)
 8001d92:	f002 ff9d 	bl	8004cd0 <HAL_UART_Transmit>
 8001d96:	e000      	b.n	8001d9a <Presenter_Tracking_Excute+0x8a>
		return;
 8001d98:	bf00      	nop
		}
	}
}
 8001d9a:	3728      	adds	r7, #40	@ 0x28
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	20000624 	.word	0x20000624
 8001da4:	2000062c 	.word	0x2000062c
 8001da8:	20000670 	.word	0x20000670
 8001dac:	66666667 	.word	0x66666667
 8001db0:	0800920c 	.word	0x0800920c
 8001db4:	20000514 	.word	0x20000514

08001db8 <Presenter_Tracking_UpdateState>:

/**
 * @brief Presenter Tracking 상태 업데이트
 * @note  서보모터 각도 설정
 */
void Presenter_Tracking_UpdateState(tracking_t *pTrackingData) {
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b084      	sub	sp, #16
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
	// ① 현재 추적 상태 조회 (Model에서)
	trackingState_t state = Model_GetTrackingState();
 8001dc0:	f7ff ff62 	bl	8001c88 <Model_GetTrackingState>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	73fb      	strb	r3, [r7, #15]


	// ② 서보모터 각도 설정
	Presenter_Tracking_ManageServoPower(state);
 8001dc8:	7bfb      	ldrb	r3, [r7, #15]
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f000 f81c 	bl	8001e08 <Presenter_Tracking_ManageServoPower>

	// ③ IDLE이 아닐 때만 서보 각도 설정
	if (state != TRACKING_IDLE) {
 8001dd0:	7bfb      	ldrb	r3, [r7, #15]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d00f      	beq.n	8001df6 <Presenter_Tracking_UpdateState+0x3e>
		Servo_SetAngle(&hServoPan, pTrackingData->angle_pan);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	edd3 7a01 	vldr	s15, [r3, #4]
 8001ddc:	eeb0 0a67 	vmov.f32	s0, s15
 8001de0:	4807      	ldr	r0, [pc, #28]	@ (8001e00 <Presenter_Tracking_UpdateState+0x48>)
 8001de2:	f000 f865 	bl	8001eb0 <Servo_SetAngle>
		Servo_SetAngle(&hServoTilt, pTrackingData->angle_tilt);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	edd3 7a02 	vldr	s15, [r3, #8]
 8001dec:	eeb0 0a67 	vmov.f32	s0, s15
 8001df0:	4804      	ldr	r0, [pc, #16]	@ (8001e04 <Presenter_Tracking_UpdateState+0x4c>)
 8001df2:	f000 f85d 	bl	8001eb0 <Servo_SetAngle>
	}
}
 8001df6:	bf00      	nop
 8001df8:	3710      	adds	r7, #16
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	20000630 	.word	0x20000630
 8001e04:	20000650 	.word	0x20000650

08001e08 <Presenter_Tracking_ManageServoPower>:
 * @note   서보모터 전원 관리
  - TRACKING_IDLE 상태 진입 시 서보모터 비활성화
  - TRACKING_IDLE 상태에서 벗어날 때 서보모터 활성화
 */

void Presenter_Tracking_ManageServoPower(trackingState_t currState) {
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	4603      	mov	r3, r0
 8001e10:	71fb      	strb	r3, [r7, #7]
	static trackingState_t prevState = TRACKING_IDLE;					// 이전 상태 기억
	
	// 상태 변화 없으면 조기 리턴 (불필요한 호출 방지)
	if (currState == prevState)
 8001e12:	4b10      	ldr	r3, [pc, #64]	@ (8001e54 <Presenter_Tracking_ManageServoPower+0x4c>)
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	79fa      	ldrb	r2, [r7, #7]
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	d017      	beq.n	8001e4c <Presenter_Tracking_ManageServoPower+0x44>
		return;

	 // ① IDLE → 서보 모두 OFF		
	if (currState == TRACKING_IDLE) {
 8001e1c:	79fb      	ldrb	r3, [r7, #7]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d106      	bne.n	8001e30 <Presenter_Tracking_ManageServoPower+0x28>
		Servo_Disable(&hServoPan);
 8001e22:	480d      	ldr	r0, [pc, #52]	@ (8001e58 <Presenter_Tracking_ManageServoPower+0x50>)
 8001e24:	f000 f8cc 	bl	8001fc0 <Servo_Disable>
		Servo_Disable(&hServoTilt);
 8001e28:	480c      	ldr	r0, [pc, #48]	@ (8001e5c <Presenter_Tracking_ManageServoPower+0x54>)
 8001e2a:	f000 f8c9 	bl	8001fc0 <Servo_Disable>
 8001e2e:	e009      	b.n	8001e44 <Presenter_Tracking_ManageServoPower+0x3c>
	} 
	 // ② IDLE → (SEARCH/FOLLOW 등) → 서보 모두 ON
	else if (prevState == TRACKING_IDLE) {
 8001e30:	4b08      	ldr	r3, [pc, #32]	@ (8001e54 <Presenter_Tracking_ManageServoPower+0x4c>)
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d105      	bne.n	8001e44 <Presenter_Tracking_ManageServoPower+0x3c>
		Servo_Enable(&hServoPan);
 8001e38:	4807      	ldr	r0, [pc, #28]	@ (8001e58 <Presenter_Tracking_ManageServoPower+0x50>)
 8001e3a:	f000 f8b1 	bl	8001fa0 <Servo_Enable>
		Servo_Enable(&hServoTilt);
 8001e3e:	4807      	ldr	r0, [pc, #28]	@ (8001e5c <Presenter_Tracking_ManageServoPower+0x54>)
 8001e40:	f000 f8ae 	bl	8001fa0 <Servo_Enable>
	}
	prevState = currState;							 // 다음 루프를 위해 현재 상태 저장
 8001e44:	4a03      	ldr	r2, [pc, #12]	@ (8001e54 <Presenter_Tracking_ManageServoPower+0x4c>)
 8001e46:	79fb      	ldrb	r3, [r7, #7]
 8001e48:	7013      	strb	r3, [r2, #0]
 8001e4a:	e000      	b.n	8001e4e <Presenter_Tracking_ManageServoPower+0x46>
		return;
 8001e4c:	bf00      	nop
}
 8001e4e:	3708      	adds	r7, #8
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	20000674 	.word	0x20000674
 8001e58:	20000630 	.word	0x20000630
 8001e5c:	20000650 	.word	0x20000650

08001e60 <Servo_Init>:
 *      Author: kccistc
 */

#include "ServoMotor.h"

void Servo_Init(Servo_t *servo, TIM_HandleTypeDef *htim, uint32_t channel) {
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b084      	sub	sp, #16
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	60f8      	str	r0, [r7, #12]
 8001e68:	60b9      	str	r1, [r7, #8]
 8001e6a:	607a      	str	r2, [r7, #4]
	servo->htim = htim;
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	68ba      	ldr	r2, [r7, #8]
 8001e70:	601a      	str	r2, [r3, #0]
	servo->channel = channel;
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	687a      	ldr	r2, [r7, #4]
 8001e76:	605a      	str	r2, [r3, #4]

	servo->min_angle = 0.0f;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	f04f 0200 	mov.w	r2, #0
 8001e7e:	611a      	str	r2, [r3, #16]
	servo->max_angle = 180.0f;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	4a09      	ldr	r2, [pc, #36]	@ (8001ea8 <Servo_Init+0x48>)
 8001e84:	615a      	str	r2, [r3, #20]
	servo->min_pulse = 600;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8001e8c:	609a      	str	r2, [r3, #8]
	servo->max_pulse = 2400;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 8001e94:	60da      	str	r2, [r3, #12]

	Servo_SetAngle(servo, 90.0f);
 8001e96:	ed9f 0a05 	vldr	s0, [pc, #20]	@ 8001eac <Servo_Init+0x4c>
 8001e9a:	68f8      	ldr	r0, [r7, #12]
 8001e9c:	f000 f808 	bl	8001eb0 <Servo_SetAngle>
}
 8001ea0:	bf00      	nop
 8001ea2:	3710      	adds	r7, #16
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}
 8001ea8:	43340000 	.word	0x43340000
 8001eac:	42b40000 	.word	0x42b40000

08001eb0 <Servo_SetAngle>:

void Servo_SetAngle(Servo_t *servo, float angle) {
 8001eb0:	b480      	push	{r7}
 8001eb2:	b085      	sub	sp, #20
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
 8001eb8:	ed87 0a00 	vstr	s0, [r7]
	if (angle < servo->min_angle)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	edd3 7a04 	vldr	s15, [r3, #16]
 8001ec2:	ed97 7a00 	vldr	s14, [r7]
 8001ec6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001eca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ece:	d502      	bpl.n	8001ed6 <Servo_SetAngle+0x26>
		angle = servo->min_angle;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	691b      	ldr	r3, [r3, #16]
 8001ed4:	603b      	str	r3, [r7, #0]
	if (angle > servo->max_angle)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	edd3 7a05 	vldr	s15, [r3, #20]
 8001edc:	ed97 7a00 	vldr	s14, [r7]
 8001ee0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ee4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ee8:	dd02      	ble.n	8001ef0 <Servo_SetAngle+0x40>
		angle = servo->max_angle;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	695b      	ldr	r3, [r3, #20]
 8001eee:	603b      	str	r3, [r7, #0]
	servo->cur_angle = angle;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	683a      	ldr	r2, [r7, #0]
 8001ef4:	61da      	str	r2, [r3, #28]

	uint32_t pulse = (uint32_t) ((angle - servo->min_angle)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	edd3 7a04 	vldr	s15, [r3, #16]
 8001efc:	ed97 7a00 	vldr	s14, [r7]
 8001f00:	ee37 7a67 	vsub.f32	s14, s14, s15
			* (servo->max_pulse - servo->min_pulse)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	68da      	ldr	r2, [r3, #12]
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	ee07 3a90 	vmov	s15, r3
 8001f12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f16:	ee67 6a27 	vmul.f32	s13, s14, s15
			/ (servo->max_angle - servo->min_angle) + servo->min_pulse);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	ed93 7a05 	vldr	s14, [r3, #20]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	edd3 7a04 	vldr	s15, [r3, #16]
 8001f26:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	689b      	ldr	r3, [r3, #8]
 8001f32:	ee07 3a90 	vmov	s15, r3
 8001f36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f3a:	ee77 7a27 	vadd.f32	s15, s14, s15
	uint32_t pulse = (uint32_t) ((angle - servo->min_angle)
 8001f3e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f42:	ee17 3a90 	vmov	r3, s15
 8001f46:	60fb      	str	r3, [r7, #12]
	servo->cur_pulse = pulse;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	68fa      	ldr	r2, [r7, #12]
 8001f4c:	619a      	str	r2, [r3, #24]

	__HAL_TIM_SET_COMPARE(servo->htim, servo->channel, pulse);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d105      	bne.n	8001f62 <Servo_SetAngle+0xb2>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	68fa      	ldr	r2, [r7, #12]
 8001f5e:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001f60:	e018      	b.n	8001f94 <Servo_SetAngle+0xe4>
	__HAL_TIM_SET_COMPARE(servo->htim, servo->channel, pulse);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	2b04      	cmp	r3, #4
 8001f68:	d105      	bne.n	8001f76 <Servo_SetAngle+0xc6>
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001f74:	e00e      	b.n	8001f94 <Servo_SetAngle+0xe4>
	__HAL_TIM_SET_COMPARE(servo->htim, servo->channel, pulse);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	2b08      	cmp	r3, #8
 8001f7c:	d105      	bne.n	8001f8a <Servo_SetAngle+0xda>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	681a      	ldr	r2, [r3, #0]
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001f88:	e004      	b.n	8001f94 <Servo_SetAngle+0xe4>
	__HAL_TIM_SET_COMPARE(servo->htim, servo->channel, pulse);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001f94:	bf00      	nop
 8001f96:	3714      	adds	r7, #20
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr

08001fa0 <Servo_Enable>:

void Servo_Enable(Servo_t *servo) {
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(servo->htim, servo->channel);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	4610      	mov	r0, r2
 8001fb4:	f001 ff32 	bl	8003e1c <HAL_TIM_PWM_Start>
}
 8001fb8:	bf00      	nop
 8001fba:	3708      	adds	r7, #8
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}

08001fc0 <Servo_Disable>:

void Servo_Disable(Servo_t *servo) {
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop(servo->htim, servo->channel);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681a      	ldr	r2, [r3, #0]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	4610      	mov	r0, r2
 8001fd4:	f001 ffd2 	bl	8003f7c <HAL_TIM_PWM_Stop>
}
 8001fd8:	bf00      	nop
 8001fda:	3708      	adds	r7, #8
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}

08001fe0 <Button_Init>:
 *  Created on: Dec 16, 2025
 *      Author: rhoblack
 */
#include "button.h"

void Button_Init(hBtn *btn, GPIO_TypeDef *GPIOx, uint32_t pinNum) {
 8001fe0:	b480      	push	{r7}
 8001fe2:	b085      	sub	sp, #20
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	60f8      	str	r0, [r7, #12]
 8001fe8:	60b9      	str	r1, [r7, #8]
 8001fea:	607a      	str	r2, [r7, #4]
	btn->GPIOx = GPIOx;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	68ba      	ldr	r2, [r7, #8]
 8001ff0:	601a      	str	r2, [r3, #0]
	btn->pinNum = pinNum;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	605a      	str	r2, [r3, #4]
	btn->prevState = RELEASED;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	609a      	str	r2, [r3, #8]
}
 8001ffe:	bf00      	nop
 8002000:	3714      	adds	r7, #20
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr

0800200a <Button_GetState>:

button_state_t Button_GetState(hBtn *btn) {
 800200a:	b580      	push	{r7, lr}
 800200c:	b084      	sub	sp, #16
 800200e:	af00      	add	r7, sp, #0
 8002010:	6078      	str	r0, [r7, #4]
	uint32_t curState;
	curState = HAL_GPIO_ReadPin(btn->GPIOx, btn->pinNum);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681a      	ldr	r2, [r3, #0]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	b29b      	uxth	r3, r3
 800201c:	4619      	mov	r1, r3
 800201e:	4610      	mov	r0, r2
 8002020:	f000 fbce 	bl	80027c0 <HAL_GPIO_ReadPin>
 8002024:	4603      	mov	r3, r0
 8002026:	60fb      	str	r3, [r7, #12]

	if ((btn->prevState == RELEASED) && (curState == PUSHED)) {
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	689b      	ldr	r3, [r3, #8]
 800202c:	2b01      	cmp	r3, #1
 800202e:	d10a      	bne.n	8002046 <Button_GetState+0x3c>
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d107      	bne.n	8002046 <Button_GetState+0x3c>
		HAL_Delay(2); // debounce
 8002036:	2002      	movs	r0, #2
 8002038:	f000 f938 	bl	80022ac <HAL_Delay>
		btn->prevState = PUSHED;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2200      	movs	r2, #0
 8002040:	609a      	str	r2, [r3, #8]
		return ACT_PUSHED;
 8002042:	2301      	movs	r3, #1
 8002044:	e00f      	b.n	8002066 <Button_GetState+0x5c>
	} else if ((btn->prevState == PUSHED) && (curState == RELEASED)) {
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	689b      	ldr	r3, [r3, #8]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d10a      	bne.n	8002064 <Button_GetState+0x5a>
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	2b01      	cmp	r3, #1
 8002052:	d107      	bne.n	8002064 <Button_GetState+0x5a>
		HAL_Delay(2); // debounce
 8002054:	2002      	movs	r0, #2
 8002056:	f000 f929 	bl	80022ac <HAL_Delay>
		btn->prevState = RELEASED;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2201      	movs	r2, #1
 800205e:	609a      	str	r2, [r3, #8]
		return ACT_RELEASED;
 8002060:	2302      	movs	r3, #2
 8002062:	e000      	b.n	8002066 <Button_GetState+0x5c>
	}
	return NO_ACT;
 8002064:	2300      	movs	r3, #0
}
 8002066:	4618      	mov	r0, r3
 8002068:	3710      	adds	r7, #16
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
	...

08002070 <LCD_CmdMode>:

uint8_t lcdData = 0;
I2C_HandleTypeDef *hLcdI2C;

void LCD_CmdMode()
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_RS);
 8002074:	4b05      	ldr	r3, [pc, #20]	@ (800208c <LCD_CmdMode+0x1c>)
 8002076:	781b      	ldrb	r3, [r3, #0]
 8002078:	f023 0301 	bic.w	r3, r3, #1
 800207c:	b2da      	uxtb	r2, r3
 800207e:	4b03      	ldr	r3, [pc, #12]	@ (800208c <LCD_CmdMode+0x1c>)
 8002080:	701a      	strb	r2, [r3, #0]
}
 8002082:	bf00      	nop
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr
 800208c:	20000675 	.word	0x20000675

08002090 <LCD_WriteMode>:
{
	lcdData |= (1<<LCD_RS);
}

void LCD_WriteMode()
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_RW);
 8002094:	4b05      	ldr	r3, [pc, #20]	@ (80020ac <LCD_WriteMode+0x1c>)
 8002096:	781b      	ldrb	r3, [r3, #0]
 8002098:	f023 0302 	bic.w	r3, r3, #2
 800209c:	b2da      	uxtb	r2, r3
 800209e:	4b03      	ldr	r3, [pc, #12]	@ (80020ac <LCD_WriteMode+0x1c>)
 80020a0:	701a      	strb	r2, [r3, #0]
}
 80020a2:	bf00      	nop
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr
 80020ac:	20000675 	.word	0x20000675

080020b0 <LCD_SendData>:

void LCD_SendData(uint8_t data)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b084      	sub	sp, #16
 80020b4:	af02      	add	r7, sp, #8
 80020b6:	4603      	mov	r3, r0
 80020b8:	71fb      	strb	r3, [r7, #7]
	// send data to I2C interface
	HAL_I2C_Master_Transmit(hLcdI2C, 0x27<<1, &data, 1, 1000);
 80020ba:	4b07      	ldr	r3, [pc, #28]	@ (80020d8 <LCD_SendData+0x28>)
 80020bc:	6818      	ldr	r0, [r3, #0]
 80020be:	1dfa      	adds	r2, r7, #7
 80020c0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020c4:	9300      	str	r3, [sp, #0]
 80020c6:	2301      	movs	r3, #1
 80020c8:	214e      	movs	r1, #78	@ 0x4e
 80020ca:	f000 fcef 	bl	8002aac <HAL_I2C_Master_Transmit>
}
 80020ce:	bf00      	nop
 80020d0:	3708      	adds	r7, #8
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	20000678 	.word	0x20000678

080020dc <LCD_E_High>:

void LCD_E_High()
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_E);
 80020e0:	4b06      	ldr	r3, [pc, #24]	@ (80020fc <LCD_E_High+0x20>)
 80020e2:	781b      	ldrb	r3, [r3, #0]
 80020e4:	f043 0304 	orr.w	r3, r3, #4
 80020e8:	b2da      	uxtb	r2, r3
 80020ea:	4b04      	ldr	r3, [pc, #16]	@ (80020fc <LCD_E_High+0x20>)
 80020ec:	701a      	strb	r2, [r3, #0]
	LCD_SendData(lcdData);
 80020ee:	4b03      	ldr	r3, [pc, #12]	@ (80020fc <LCD_E_High+0x20>)
 80020f0:	781b      	ldrb	r3, [r3, #0]
 80020f2:	4618      	mov	r0, r3
 80020f4:	f7ff ffdc 	bl	80020b0 <LCD_SendData>
	//HAL_Delay(1);
}
 80020f8:	bf00      	nop
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	20000675 	.word	0x20000675

08002100 <LCD_E_Low>:

void LCD_E_Low()
{
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_E);
 8002104:	4b06      	ldr	r3, [pc, #24]	@ (8002120 <LCD_E_Low+0x20>)
 8002106:	781b      	ldrb	r3, [r3, #0]
 8002108:	f023 0304 	bic.w	r3, r3, #4
 800210c:	b2da      	uxtb	r2, r3
 800210e:	4b04      	ldr	r3, [pc, #16]	@ (8002120 <LCD_E_Low+0x20>)
 8002110:	701a      	strb	r2, [r3, #0]
	LCD_SendData(lcdData);
 8002112:	4b03      	ldr	r3, [pc, #12]	@ (8002120 <LCD_E_Low+0x20>)
 8002114:	781b      	ldrb	r3, [r3, #0]
 8002116:	4618      	mov	r0, r3
 8002118:	f7ff ffca 	bl	80020b0 <LCD_SendData>
	//HAL_Delay(1);
}
 800211c:	bf00      	nop
 800211e:	bd80      	pop	{r7, pc}
 8002120:	20000675 	.word	0x20000675

08002124 <LCD_WriteNibble>:

void LCD_WriteNibble(uint8_t data)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	4603      	mov	r3, r0
 800212c:	71fb      	strb	r3, [r7, #7]
	LCD_E_High();
 800212e:	f7ff ffd5 	bl	80020dc <LCD_E_High>
	lcdData = (lcdData & 0x0f) | (data & 0xf0);
 8002132:	4b0d      	ldr	r3, [pc, #52]	@ (8002168 <LCD_WriteNibble+0x44>)
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	b25b      	sxtb	r3, r3
 8002138:	f003 030f 	and.w	r3, r3, #15
 800213c:	b25a      	sxtb	r2, r3
 800213e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002142:	f023 030f 	bic.w	r3, r3, #15
 8002146:	b25b      	sxtb	r3, r3
 8002148:	4313      	orrs	r3, r2
 800214a:	b25b      	sxtb	r3, r3
 800214c:	b2da      	uxtb	r2, r3
 800214e:	4b06      	ldr	r3, [pc, #24]	@ (8002168 <LCD_WriteNibble+0x44>)
 8002150:	701a      	strb	r2, [r3, #0]
	LCD_SendData(lcdData);
 8002152:	4b05      	ldr	r3, [pc, #20]	@ (8002168 <LCD_WriteNibble+0x44>)
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	4618      	mov	r0, r3
 8002158:	f7ff ffaa 	bl	80020b0 <LCD_SendData>
	LCD_E_Low();
 800215c:	f7ff ffd0 	bl	8002100 <LCD_E_Low>
}
 8002160:	bf00      	nop
 8002162:	3708      	adds	r7, #8
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	20000675 	.word	0x20000675

0800216c <LCD_WriteByte>:

void LCD_WriteByte(uint8_t data)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	4603      	mov	r3, r0
 8002174:	71fb      	strb	r3, [r7, #7]
	LCD_WriteNibble(data);
 8002176:	79fb      	ldrb	r3, [r7, #7]
 8002178:	4618      	mov	r0, r3
 800217a:	f7ff ffd3 	bl	8002124 <LCD_WriteNibble>
	data <<= 4;
 800217e:	79fb      	ldrb	r3, [r7, #7]
 8002180:	011b      	lsls	r3, r3, #4
 8002182:	71fb      	strb	r3, [r7, #7]
	LCD_WriteNibble(data);
 8002184:	79fb      	ldrb	r3, [r7, #7]
 8002186:	4618      	mov	r0, r3
 8002188:	f7ff ffcc 	bl	8002124 <LCD_WriteNibble>
}
 800218c:	bf00      	nop
 800218e:	3708      	adds	r7, #8
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}

08002194 <LCD_BackLightOn>:
	LCD_WriteMode();
	LCD_WriteByte(data);
}

void LCD_BackLightOn()
{
 8002194:	b580      	push	{r7, lr}
 8002196:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_BL);
 8002198:	4b06      	ldr	r3, [pc, #24]	@ (80021b4 <LCD_BackLightOn+0x20>)
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	f043 0308 	orr.w	r3, r3, #8
 80021a0:	b2da      	uxtb	r2, r3
 80021a2:	4b04      	ldr	r3, [pc, #16]	@ (80021b4 <LCD_BackLightOn+0x20>)
 80021a4:	701a      	strb	r2, [r3, #0]
	LCD_WriteByte(lcdData);
 80021a6:	4b03      	ldr	r3, [pc, #12]	@ (80021b4 <LCD_BackLightOn+0x20>)
 80021a8:	781b      	ldrb	r3, [r3, #0]
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7ff ffde 	bl	800216c <LCD_WriteByte>
}
 80021b0:	bf00      	nop
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	20000675 	.word	0x20000675

080021b8 <LCD_Init>:
	lcdData &= ~(1<<LCD_BL);
	LCD_WriteByte(lcdData);
}

void LCD_Init(I2C_HandleTypeDef *phi2c)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
	hLcdI2C = phi2c;
 80021c0:	4a18      	ldr	r2, [pc, #96]	@ (8002224 <LCD_Init+0x6c>)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6013      	str	r3, [r2, #0]
	HAL_Delay(40);
 80021c6:	2028      	movs	r0, #40	@ 0x28
 80021c8:	f000 f870 	bl	80022ac <HAL_Delay>
	LCD_CmdMode();
 80021cc:	f7ff ff50 	bl	8002070 <LCD_CmdMode>
	LCD_WriteMode();
 80021d0:	f7ff ff5e 	bl	8002090 <LCD_WriteMode>
	LCD_WriteNibble(0x30);
 80021d4:	2030      	movs	r0, #48	@ 0x30
 80021d6:	f7ff ffa5 	bl	8002124 <LCD_WriteNibble>
	HAL_Delay(5);
 80021da:	2005      	movs	r0, #5
 80021dc:	f000 f866 	bl	80022ac <HAL_Delay>
	LCD_WriteNibble(0x30);
 80021e0:	2030      	movs	r0, #48	@ 0x30
 80021e2:	f7ff ff9f 	bl	8002124 <LCD_WriteNibble>
	HAL_Delay(1);
 80021e6:	2001      	movs	r0, #1
 80021e8:	f000 f860 	bl	80022ac <HAL_Delay>
	LCD_WriteNibble(0x30);
 80021ec:	2030      	movs	r0, #48	@ 0x30
 80021ee:	f7ff ff99 	bl	8002124 <LCD_WriteNibble>
	LCD_WriteNibble(0x20);
 80021f2:	2020      	movs	r0, #32
 80021f4:	f7ff ff96 	bl	8002124 <LCD_WriteNibble>
	LCD_WriteByte(LCD_4BIT_FUNCTION_SET); // 0x28
 80021f8:	2028      	movs	r0, #40	@ 0x28
 80021fa:	f7ff ffb7 	bl	800216c <LCD_WriteByte>
	LCD_WriteByte(LCD_DISPLAY_OFF); // 0x08
 80021fe:	2008      	movs	r0, #8
 8002200:	f7ff ffb4 	bl	800216c <LCD_WriteByte>
	LCD_WriteByte(LCD_DISPLAY_CLEAR); // 0x01
 8002204:	2001      	movs	r0, #1
 8002206:	f7ff ffb1 	bl	800216c <LCD_WriteByte>
	LCD_WriteByte(LCD_ENTRY_MODE_SET); // 0x06
 800220a:	2006      	movs	r0, #6
 800220c:	f7ff ffae 	bl	800216c <LCD_WriteByte>
	LCD_WriteByte(LCD_DISPLAY_ON); // 0x0C
 8002210:	200c      	movs	r0, #12
 8002212:	f7ff ffab 	bl	800216c <LCD_WriteByte>
	LCD_BackLightOn();
 8002216:	f7ff ffbd 	bl	8002194 <LCD_BackLightOn>
}
 800221a:	bf00      	nop
 800221c:	3708      	adds	r7, #8
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	20000678 	.word	0x20000678

08002228 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800222c:	4b0e      	ldr	r3, [pc, #56]	@ (8002268 <HAL_Init+0x40>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a0d      	ldr	r2, [pc, #52]	@ (8002268 <HAL_Init+0x40>)
 8002232:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002236:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002238:	4b0b      	ldr	r3, [pc, #44]	@ (8002268 <HAL_Init+0x40>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a0a      	ldr	r2, [pc, #40]	@ (8002268 <HAL_Init+0x40>)
 800223e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002242:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002244:	4b08      	ldr	r3, [pc, #32]	@ (8002268 <HAL_Init+0x40>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a07      	ldr	r2, [pc, #28]	@ (8002268 <HAL_Init+0x40>)
 800224a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800224e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002250:	2003      	movs	r0, #3
 8002252:	f000 f8fc 	bl	800244e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002256:	200f      	movs	r0, #15
 8002258:	f7fe fcc6 	bl	8000be8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800225c:	f7fe fc98 	bl	8000b90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002260:	2300      	movs	r3, #0
}
 8002262:	4618      	mov	r0, r3
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	40023c00 	.word	0x40023c00

0800226c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800226c:	b480      	push	{r7}
 800226e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002270:	4b06      	ldr	r3, [pc, #24]	@ (800228c <HAL_IncTick+0x20>)
 8002272:	781b      	ldrb	r3, [r3, #0]
 8002274:	461a      	mov	r2, r3
 8002276:	4b06      	ldr	r3, [pc, #24]	@ (8002290 <HAL_IncTick+0x24>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4413      	add	r3, r2
 800227c:	4a04      	ldr	r2, [pc, #16]	@ (8002290 <HAL_IncTick+0x24>)
 800227e:	6013      	str	r3, [r2, #0]
}
 8002280:	bf00      	nop
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr
 800228a:	bf00      	nop
 800228c:	2000000c 	.word	0x2000000c
 8002290:	2000067c 	.word	0x2000067c

08002294 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
  return uwTick;
 8002298:	4b03      	ldr	r3, [pc, #12]	@ (80022a8 <HAL_GetTick+0x14>)
 800229a:	681b      	ldr	r3, [r3, #0]
}
 800229c:	4618      	mov	r0, r3
 800229e:	46bd      	mov	sp, r7
 80022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a4:	4770      	bx	lr
 80022a6:	bf00      	nop
 80022a8:	2000067c 	.word	0x2000067c

080022ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b084      	sub	sp, #16
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022b4:	f7ff ffee 	bl	8002294 <HAL_GetTick>
 80022b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022c4:	d005      	beq.n	80022d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022c6:	4b0a      	ldr	r3, [pc, #40]	@ (80022f0 <HAL_Delay+0x44>)
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	461a      	mov	r2, r3
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	4413      	add	r3, r2
 80022d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80022d2:	bf00      	nop
 80022d4:	f7ff ffde 	bl	8002294 <HAL_GetTick>
 80022d8:	4602      	mov	r2, r0
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	1ad3      	subs	r3, r2, r3
 80022de:	68fa      	ldr	r2, [r7, #12]
 80022e0:	429a      	cmp	r2, r3
 80022e2:	d8f7      	bhi.n	80022d4 <HAL_Delay+0x28>
  {
  }
}
 80022e4:	bf00      	nop
 80022e6:	bf00      	nop
 80022e8:	3710      	adds	r7, #16
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	2000000c 	.word	0x2000000c

080022f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b085      	sub	sp, #20
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	f003 0307 	and.w	r3, r3, #7
 8002302:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002304:	4b0c      	ldr	r3, [pc, #48]	@ (8002338 <__NVIC_SetPriorityGrouping+0x44>)
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800230a:	68ba      	ldr	r2, [r7, #8]
 800230c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002310:	4013      	ands	r3, r2
 8002312:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800231c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002320:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002324:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002326:	4a04      	ldr	r2, [pc, #16]	@ (8002338 <__NVIC_SetPriorityGrouping+0x44>)
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	60d3      	str	r3, [r2, #12]
}
 800232c:	bf00      	nop
 800232e:	3714      	adds	r7, #20
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr
 8002338:	e000ed00 	.word	0xe000ed00

0800233c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002340:	4b04      	ldr	r3, [pc, #16]	@ (8002354 <__NVIC_GetPriorityGrouping+0x18>)
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	0a1b      	lsrs	r3, r3, #8
 8002346:	f003 0307 	and.w	r3, r3, #7
}
 800234a:	4618      	mov	r0, r3
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr
 8002354:	e000ed00 	.word	0xe000ed00

08002358 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002358:	b480      	push	{r7}
 800235a:	b083      	sub	sp, #12
 800235c:	af00      	add	r7, sp, #0
 800235e:	4603      	mov	r3, r0
 8002360:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002362:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002366:	2b00      	cmp	r3, #0
 8002368:	db0b      	blt.n	8002382 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800236a:	79fb      	ldrb	r3, [r7, #7]
 800236c:	f003 021f 	and.w	r2, r3, #31
 8002370:	4907      	ldr	r1, [pc, #28]	@ (8002390 <__NVIC_EnableIRQ+0x38>)
 8002372:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002376:	095b      	lsrs	r3, r3, #5
 8002378:	2001      	movs	r0, #1
 800237a:	fa00 f202 	lsl.w	r2, r0, r2
 800237e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002382:	bf00      	nop
 8002384:	370c      	adds	r7, #12
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop
 8002390:	e000e100 	.word	0xe000e100

08002394 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002394:	b480      	push	{r7}
 8002396:	b083      	sub	sp, #12
 8002398:	af00      	add	r7, sp, #0
 800239a:	4603      	mov	r3, r0
 800239c:	6039      	str	r1, [r7, #0]
 800239e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	db0a      	blt.n	80023be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	b2da      	uxtb	r2, r3
 80023ac:	490c      	ldr	r1, [pc, #48]	@ (80023e0 <__NVIC_SetPriority+0x4c>)
 80023ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b2:	0112      	lsls	r2, r2, #4
 80023b4:	b2d2      	uxtb	r2, r2
 80023b6:	440b      	add	r3, r1
 80023b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023bc:	e00a      	b.n	80023d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	b2da      	uxtb	r2, r3
 80023c2:	4908      	ldr	r1, [pc, #32]	@ (80023e4 <__NVIC_SetPriority+0x50>)
 80023c4:	79fb      	ldrb	r3, [r7, #7]
 80023c6:	f003 030f 	and.w	r3, r3, #15
 80023ca:	3b04      	subs	r3, #4
 80023cc:	0112      	lsls	r2, r2, #4
 80023ce:	b2d2      	uxtb	r2, r2
 80023d0:	440b      	add	r3, r1
 80023d2:	761a      	strb	r2, [r3, #24]
}
 80023d4:	bf00      	nop
 80023d6:	370c      	adds	r7, #12
 80023d8:	46bd      	mov	sp, r7
 80023da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023de:	4770      	bx	lr
 80023e0:	e000e100 	.word	0xe000e100
 80023e4:	e000ed00 	.word	0xe000ed00

080023e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b089      	sub	sp, #36	@ 0x24
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	60f8      	str	r0, [r7, #12]
 80023f0:	60b9      	str	r1, [r7, #8]
 80023f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	f003 0307 	and.w	r3, r3, #7
 80023fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023fc:	69fb      	ldr	r3, [r7, #28]
 80023fe:	f1c3 0307 	rsb	r3, r3, #7
 8002402:	2b04      	cmp	r3, #4
 8002404:	bf28      	it	cs
 8002406:	2304      	movcs	r3, #4
 8002408:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	3304      	adds	r3, #4
 800240e:	2b06      	cmp	r3, #6
 8002410:	d902      	bls.n	8002418 <NVIC_EncodePriority+0x30>
 8002412:	69fb      	ldr	r3, [r7, #28]
 8002414:	3b03      	subs	r3, #3
 8002416:	e000      	b.n	800241a <NVIC_EncodePriority+0x32>
 8002418:	2300      	movs	r3, #0
 800241a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800241c:	f04f 32ff 	mov.w	r2, #4294967295
 8002420:	69bb      	ldr	r3, [r7, #24]
 8002422:	fa02 f303 	lsl.w	r3, r2, r3
 8002426:	43da      	mvns	r2, r3
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	401a      	ands	r2, r3
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002430:	f04f 31ff 	mov.w	r1, #4294967295
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	fa01 f303 	lsl.w	r3, r1, r3
 800243a:	43d9      	mvns	r1, r3
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002440:	4313      	orrs	r3, r2
         );
}
 8002442:	4618      	mov	r0, r3
 8002444:	3724      	adds	r7, #36	@ 0x24
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr

0800244e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800244e:	b580      	push	{r7, lr}
 8002450:	b082      	sub	sp, #8
 8002452:	af00      	add	r7, sp, #0
 8002454:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002456:	6878      	ldr	r0, [r7, #4]
 8002458:	f7ff ff4c 	bl	80022f4 <__NVIC_SetPriorityGrouping>
}
 800245c:	bf00      	nop
 800245e:	3708      	adds	r7, #8
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}

08002464 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002464:	b580      	push	{r7, lr}
 8002466:	b086      	sub	sp, #24
 8002468:	af00      	add	r7, sp, #0
 800246a:	4603      	mov	r3, r0
 800246c:	60b9      	str	r1, [r7, #8]
 800246e:	607a      	str	r2, [r7, #4]
 8002470:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002472:	2300      	movs	r3, #0
 8002474:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002476:	f7ff ff61 	bl	800233c <__NVIC_GetPriorityGrouping>
 800247a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800247c:	687a      	ldr	r2, [r7, #4]
 800247e:	68b9      	ldr	r1, [r7, #8]
 8002480:	6978      	ldr	r0, [r7, #20]
 8002482:	f7ff ffb1 	bl	80023e8 <NVIC_EncodePriority>
 8002486:	4602      	mov	r2, r0
 8002488:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800248c:	4611      	mov	r1, r2
 800248e:	4618      	mov	r0, r3
 8002490:	f7ff ff80 	bl	8002394 <__NVIC_SetPriority>
}
 8002494:	bf00      	nop
 8002496:	3718      	adds	r7, #24
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}

0800249c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	4603      	mov	r3, r0
 80024a4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7ff ff54 	bl	8002358 <__NVIC_EnableIRQ>
}
 80024b0:	bf00      	nop
 80024b2:	3708      	adds	r7, #8
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}

080024b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b089      	sub	sp, #36	@ 0x24
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
 80024c0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80024c2:	2300      	movs	r3, #0
 80024c4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80024c6:	2300      	movs	r3, #0
 80024c8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80024ca:	2300      	movs	r3, #0
 80024cc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024ce:	2300      	movs	r3, #0
 80024d0:	61fb      	str	r3, [r7, #28]
 80024d2:	e159      	b.n	8002788 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80024d4:	2201      	movs	r2, #1
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	fa02 f303 	lsl.w	r3, r2, r3
 80024dc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	697a      	ldr	r2, [r7, #20]
 80024e4:	4013      	ands	r3, r2
 80024e6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80024e8:	693a      	ldr	r2, [r7, #16]
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	429a      	cmp	r2, r3
 80024ee:	f040 8148 	bne.w	8002782 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	f003 0303 	and.w	r3, r3, #3
 80024fa:	2b01      	cmp	r3, #1
 80024fc:	d005      	beq.n	800250a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002506:	2b02      	cmp	r3, #2
 8002508:	d130      	bne.n	800256c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	005b      	lsls	r3, r3, #1
 8002514:	2203      	movs	r2, #3
 8002516:	fa02 f303 	lsl.w	r3, r2, r3
 800251a:	43db      	mvns	r3, r3
 800251c:	69ba      	ldr	r2, [r7, #24]
 800251e:	4013      	ands	r3, r2
 8002520:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	68da      	ldr	r2, [r3, #12]
 8002526:	69fb      	ldr	r3, [r7, #28]
 8002528:	005b      	lsls	r3, r3, #1
 800252a:	fa02 f303 	lsl.w	r3, r2, r3
 800252e:	69ba      	ldr	r2, [r7, #24]
 8002530:	4313      	orrs	r3, r2
 8002532:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	69ba      	ldr	r2, [r7, #24]
 8002538:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002540:	2201      	movs	r2, #1
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	fa02 f303 	lsl.w	r3, r2, r3
 8002548:	43db      	mvns	r3, r3
 800254a:	69ba      	ldr	r2, [r7, #24]
 800254c:	4013      	ands	r3, r2
 800254e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	091b      	lsrs	r3, r3, #4
 8002556:	f003 0201 	and.w	r2, r3, #1
 800255a:	69fb      	ldr	r3, [r7, #28]
 800255c:	fa02 f303 	lsl.w	r3, r2, r3
 8002560:	69ba      	ldr	r2, [r7, #24]
 8002562:	4313      	orrs	r3, r2
 8002564:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	69ba      	ldr	r2, [r7, #24]
 800256a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	f003 0303 	and.w	r3, r3, #3
 8002574:	2b03      	cmp	r3, #3
 8002576:	d017      	beq.n	80025a8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800257e:	69fb      	ldr	r3, [r7, #28]
 8002580:	005b      	lsls	r3, r3, #1
 8002582:	2203      	movs	r2, #3
 8002584:	fa02 f303 	lsl.w	r3, r2, r3
 8002588:	43db      	mvns	r3, r3
 800258a:	69ba      	ldr	r2, [r7, #24]
 800258c:	4013      	ands	r3, r2
 800258e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	689a      	ldr	r2, [r3, #8]
 8002594:	69fb      	ldr	r3, [r7, #28]
 8002596:	005b      	lsls	r3, r3, #1
 8002598:	fa02 f303 	lsl.w	r3, r2, r3
 800259c:	69ba      	ldr	r2, [r7, #24]
 800259e:	4313      	orrs	r3, r2
 80025a0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	69ba      	ldr	r2, [r7, #24]
 80025a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f003 0303 	and.w	r3, r3, #3
 80025b0:	2b02      	cmp	r3, #2
 80025b2:	d123      	bne.n	80025fc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80025b4:	69fb      	ldr	r3, [r7, #28]
 80025b6:	08da      	lsrs	r2, r3, #3
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	3208      	adds	r2, #8
 80025bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80025c2:	69fb      	ldr	r3, [r7, #28]
 80025c4:	f003 0307 	and.w	r3, r3, #7
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	220f      	movs	r2, #15
 80025cc:	fa02 f303 	lsl.w	r3, r2, r3
 80025d0:	43db      	mvns	r3, r3
 80025d2:	69ba      	ldr	r2, [r7, #24]
 80025d4:	4013      	ands	r3, r2
 80025d6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	691a      	ldr	r2, [r3, #16]
 80025dc:	69fb      	ldr	r3, [r7, #28]
 80025de:	f003 0307 	and.w	r3, r3, #7
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	fa02 f303 	lsl.w	r3, r2, r3
 80025e8:	69ba      	ldr	r2, [r7, #24]
 80025ea:	4313      	orrs	r3, r2
 80025ec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80025ee:	69fb      	ldr	r3, [r7, #28]
 80025f0:	08da      	lsrs	r2, r3, #3
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	3208      	adds	r2, #8
 80025f6:	69b9      	ldr	r1, [r7, #24]
 80025f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002602:	69fb      	ldr	r3, [r7, #28]
 8002604:	005b      	lsls	r3, r3, #1
 8002606:	2203      	movs	r2, #3
 8002608:	fa02 f303 	lsl.w	r3, r2, r3
 800260c:	43db      	mvns	r3, r3
 800260e:	69ba      	ldr	r2, [r7, #24]
 8002610:	4013      	ands	r3, r2
 8002612:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	f003 0203 	and.w	r2, r3, #3
 800261c:	69fb      	ldr	r3, [r7, #28]
 800261e:	005b      	lsls	r3, r3, #1
 8002620:	fa02 f303 	lsl.w	r3, r2, r3
 8002624:	69ba      	ldr	r2, [r7, #24]
 8002626:	4313      	orrs	r3, r2
 8002628:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	69ba      	ldr	r2, [r7, #24]
 800262e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002638:	2b00      	cmp	r3, #0
 800263a:	f000 80a2 	beq.w	8002782 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800263e:	2300      	movs	r3, #0
 8002640:	60fb      	str	r3, [r7, #12]
 8002642:	4b57      	ldr	r3, [pc, #348]	@ (80027a0 <HAL_GPIO_Init+0x2e8>)
 8002644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002646:	4a56      	ldr	r2, [pc, #344]	@ (80027a0 <HAL_GPIO_Init+0x2e8>)
 8002648:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800264c:	6453      	str	r3, [r2, #68]	@ 0x44
 800264e:	4b54      	ldr	r3, [pc, #336]	@ (80027a0 <HAL_GPIO_Init+0x2e8>)
 8002650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002652:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002656:	60fb      	str	r3, [r7, #12]
 8002658:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800265a:	4a52      	ldr	r2, [pc, #328]	@ (80027a4 <HAL_GPIO_Init+0x2ec>)
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	089b      	lsrs	r3, r3, #2
 8002660:	3302      	adds	r3, #2
 8002662:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002666:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002668:	69fb      	ldr	r3, [r7, #28]
 800266a:	f003 0303 	and.w	r3, r3, #3
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	220f      	movs	r2, #15
 8002672:	fa02 f303 	lsl.w	r3, r2, r3
 8002676:	43db      	mvns	r3, r3
 8002678:	69ba      	ldr	r2, [r7, #24]
 800267a:	4013      	ands	r3, r2
 800267c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	4a49      	ldr	r2, [pc, #292]	@ (80027a8 <HAL_GPIO_Init+0x2f0>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d019      	beq.n	80026ba <HAL_GPIO_Init+0x202>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	4a48      	ldr	r2, [pc, #288]	@ (80027ac <HAL_GPIO_Init+0x2f4>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d013      	beq.n	80026b6 <HAL_GPIO_Init+0x1fe>
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	4a47      	ldr	r2, [pc, #284]	@ (80027b0 <HAL_GPIO_Init+0x2f8>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d00d      	beq.n	80026b2 <HAL_GPIO_Init+0x1fa>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	4a46      	ldr	r2, [pc, #280]	@ (80027b4 <HAL_GPIO_Init+0x2fc>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d007      	beq.n	80026ae <HAL_GPIO_Init+0x1f6>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	4a45      	ldr	r2, [pc, #276]	@ (80027b8 <HAL_GPIO_Init+0x300>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d101      	bne.n	80026aa <HAL_GPIO_Init+0x1f2>
 80026a6:	2304      	movs	r3, #4
 80026a8:	e008      	b.n	80026bc <HAL_GPIO_Init+0x204>
 80026aa:	2307      	movs	r3, #7
 80026ac:	e006      	b.n	80026bc <HAL_GPIO_Init+0x204>
 80026ae:	2303      	movs	r3, #3
 80026b0:	e004      	b.n	80026bc <HAL_GPIO_Init+0x204>
 80026b2:	2302      	movs	r3, #2
 80026b4:	e002      	b.n	80026bc <HAL_GPIO_Init+0x204>
 80026b6:	2301      	movs	r3, #1
 80026b8:	e000      	b.n	80026bc <HAL_GPIO_Init+0x204>
 80026ba:	2300      	movs	r3, #0
 80026bc:	69fa      	ldr	r2, [r7, #28]
 80026be:	f002 0203 	and.w	r2, r2, #3
 80026c2:	0092      	lsls	r2, r2, #2
 80026c4:	4093      	lsls	r3, r2
 80026c6:	69ba      	ldr	r2, [r7, #24]
 80026c8:	4313      	orrs	r3, r2
 80026ca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80026cc:	4935      	ldr	r1, [pc, #212]	@ (80027a4 <HAL_GPIO_Init+0x2ec>)
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	089b      	lsrs	r3, r3, #2
 80026d2:	3302      	adds	r3, #2
 80026d4:	69ba      	ldr	r2, [r7, #24]
 80026d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026da:	4b38      	ldr	r3, [pc, #224]	@ (80027bc <HAL_GPIO_Init+0x304>)
 80026dc:	689b      	ldr	r3, [r3, #8]
 80026de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	43db      	mvns	r3, r3
 80026e4:	69ba      	ldr	r2, [r7, #24]
 80026e6:	4013      	ands	r3, r2
 80026e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d003      	beq.n	80026fe <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80026f6:	69ba      	ldr	r2, [r7, #24]
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	4313      	orrs	r3, r2
 80026fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80026fe:	4a2f      	ldr	r2, [pc, #188]	@ (80027bc <HAL_GPIO_Init+0x304>)
 8002700:	69bb      	ldr	r3, [r7, #24]
 8002702:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002704:	4b2d      	ldr	r3, [pc, #180]	@ (80027bc <HAL_GPIO_Init+0x304>)
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	43db      	mvns	r3, r3
 800270e:	69ba      	ldr	r2, [r7, #24]
 8002710:	4013      	ands	r3, r2
 8002712:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800271c:	2b00      	cmp	r3, #0
 800271e:	d003      	beq.n	8002728 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002720:	69ba      	ldr	r2, [r7, #24]
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	4313      	orrs	r3, r2
 8002726:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002728:	4a24      	ldr	r2, [pc, #144]	@ (80027bc <HAL_GPIO_Init+0x304>)
 800272a:	69bb      	ldr	r3, [r7, #24]
 800272c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800272e:	4b23      	ldr	r3, [pc, #140]	@ (80027bc <HAL_GPIO_Init+0x304>)
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	43db      	mvns	r3, r3
 8002738:	69ba      	ldr	r2, [r7, #24]
 800273a:	4013      	ands	r3, r2
 800273c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d003      	beq.n	8002752 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800274a:	69ba      	ldr	r2, [r7, #24]
 800274c:	693b      	ldr	r3, [r7, #16]
 800274e:	4313      	orrs	r3, r2
 8002750:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002752:	4a1a      	ldr	r2, [pc, #104]	@ (80027bc <HAL_GPIO_Init+0x304>)
 8002754:	69bb      	ldr	r3, [r7, #24]
 8002756:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002758:	4b18      	ldr	r3, [pc, #96]	@ (80027bc <HAL_GPIO_Init+0x304>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	43db      	mvns	r3, r3
 8002762:	69ba      	ldr	r2, [r7, #24]
 8002764:	4013      	ands	r3, r2
 8002766:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002770:	2b00      	cmp	r3, #0
 8002772:	d003      	beq.n	800277c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002774:	69ba      	ldr	r2, [r7, #24]
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	4313      	orrs	r3, r2
 800277a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800277c:	4a0f      	ldr	r2, [pc, #60]	@ (80027bc <HAL_GPIO_Init+0x304>)
 800277e:	69bb      	ldr	r3, [r7, #24]
 8002780:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002782:	69fb      	ldr	r3, [r7, #28]
 8002784:	3301      	adds	r3, #1
 8002786:	61fb      	str	r3, [r7, #28]
 8002788:	69fb      	ldr	r3, [r7, #28]
 800278a:	2b0f      	cmp	r3, #15
 800278c:	f67f aea2 	bls.w	80024d4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002790:	bf00      	nop
 8002792:	bf00      	nop
 8002794:	3724      	adds	r7, #36	@ 0x24
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr
 800279e:	bf00      	nop
 80027a0:	40023800 	.word	0x40023800
 80027a4:	40013800 	.word	0x40013800
 80027a8:	40020000 	.word	0x40020000
 80027ac:	40020400 	.word	0x40020400
 80027b0:	40020800 	.word	0x40020800
 80027b4:	40020c00 	.word	0x40020c00
 80027b8:	40021000 	.word	0x40021000
 80027bc:	40013c00 	.word	0x40013c00

080027c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b085      	sub	sp, #20
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
 80027c8:	460b      	mov	r3, r1
 80027ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	691a      	ldr	r2, [r3, #16]
 80027d0:	887b      	ldrh	r3, [r7, #2]
 80027d2:	4013      	ands	r3, r2
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d002      	beq.n	80027de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80027d8:	2301      	movs	r3, #1
 80027da:	73fb      	strb	r3, [r7, #15]
 80027dc:	e001      	b.n	80027e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80027de:	2300      	movs	r3, #0
 80027e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80027e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	3714      	adds	r7, #20
 80027e8:	46bd      	mov	sp, r7
 80027ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ee:	4770      	bx	lr

080027f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b083      	sub	sp, #12
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
 80027f8:	460b      	mov	r3, r1
 80027fa:	807b      	strh	r3, [r7, #2]
 80027fc:	4613      	mov	r3, r2
 80027fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002800:	787b      	ldrb	r3, [r7, #1]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d003      	beq.n	800280e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002806:	887a      	ldrh	r2, [r7, #2]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800280c:	e003      	b.n	8002816 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800280e:	887b      	ldrh	r3, [r7, #2]
 8002810:	041a      	lsls	r2, r3, #16
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	619a      	str	r2, [r3, #24]
}
 8002816:	bf00      	nop
 8002818:	370c      	adds	r7, #12
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr
	...

08002824 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b084      	sub	sp, #16
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d101      	bne.n	8002836 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e12b      	b.n	8002a8e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800283c:	b2db      	uxtb	r3, r3
 800283e:	2b00      	cmp	r3, #0
 8002840:	d106      	bne.n	8002850 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2200      	movs	r2, #0
 8002846:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800284a:	6878      	ldr	r0, [r7, #4]
 800284c:	f7fe f81e 	bl	800088c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2224      	movs	r2, #36	@ 0x24
 8002854:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	681a      	ldr	r2, [r3, #0]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f022 0201 	bic.w	r2, r2, #1
 8002866:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002876:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002886:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002888:	f001 f8da 	bl	8003a40 <HAL_RCC_GetPCLK1Freq>
 800288c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	4a81      	ldr	r2, [pc, #516]	@ (8002a98 <HAL_I2C_Init+0x274>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d807      	bhi.n	80028a8 <HAL_I2C_Init+0x84>
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	4a80      	ldr	r2, [pc, #512]	@ (8002a9c <HAL_I2C_Init+0x278>)
 800289c:	4293      	cmp	r3, r2
 800289e:	bf94      	ite	ls
 80028a0:	2301      	movls	r3, #1
 80028a2:	2300      	movhi	r3, #0
 80028a4:	b2db      	uxtb	r3, r3
 80028a6:	e006      	b.n	80028b6 <HAL_I2C_Init+0x92>
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	4a7d      	ldr	r2, [pc, #500]	@ (8002aa0 <HAL_I2C_Init+0x27c>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	bf94      	ite	ls
 80028b0:	2301      	movls	r3, #1
 80028b2:	2300      	movhi	r3, #0
 80028b4:	b2db      	uxtb	r3, r3
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d001      	beq.n	80028be <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	e0e7      	b.n	8002a8e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	4a78      	ldr	r2, [pc, #480]	@ (8002aa4 <HAL_I2C_Init+0x280>)
 80028c2:	fba2 2303 	umull	r2, r3, r2, r3
 80028c6:	0c9b      	lsrs	r3, r3, #18
 80028c8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	68ba      	ldr	r2, [r7, #8]
 80028da:	430a      	orrs	r2, r1
 80028dc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	6a1b      	ldr	r3, [r3, #32]
 80028e4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	4a6a      	ldr	r2, [pc, #424]	@ (8002a98 <HAL_I2C_Init+0x274>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d802      	bhi.n	80028f8 <HAL_I2C_Init+0xd4>
 80028f2:	68bb      	ldr	r3, [r7, #8]
 80028f4:	3301      	adds	r3, #1
 80028f6:	e009      	b.n	800290c <HAL_I2C_Init+0xe8>
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80028fe:	fb02 f303 	mul.w	r3, r2, r3
 8002902:	4a69      	ldr	r2, [pc, #420]	@ (8002aa8 <HAL_I2C_Init+0x284>)
 8002904:	fba2 2303 	umull	r2, r3, r2, r3
 8002908:	099b      	lsrs	r3, r3, #6
 800290a:	3301      	adds	r3, #1
 800290c:	687a      	ldr	r2, [r7, #4]
 800290e:	6812      	ldr	r2, [r2, #0]
 8002910:	430b      	orrs	r3, r1
 8002912:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	69db      	ldr	r3, [r3, #28]
 800291a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800291e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	495c      	ldr	r1, [pc, #368]	@ (8002a98 <HAL_I2C_Init+0x274>)
 8002928:	428b      	cmp	r3, r1
 800292a:	d819      	bhi.n	8002960 <HAL_I2C_Init+0x13c>
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	1e59      	subs	r1, r3, #1
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	005b      	lsls	r3, r3, #1
 8002936:	fbb1 f3f3 	udiv	r3, r1, r3
 800293a:	1c59      	adds	r1, r3, #1
 800293c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002940:	400b      	ands	r3, r1
 8002942:	2b00      	cmp	r3, #0
 8002944:	d00a      	beq.n	800295c <HAL_I2C_Init+0x138>
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	1e59      	subs	r1, r3, #1
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	005b      	lsls	r3, r3, #1
 8002950:	fbb1 f3f3 	udiv	r3, r1, r3
 8002954:	3301      	adds	r3, #1
 8002956:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800295a:	e051      	b.n	8002a00 <HAL_I2C_Init+0x1dc>
 800295c:	2304      	movs	r3, #4
 800295e:	e04f      	b.n	8002a00 <HAL_I2C_Init+0x1dc>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d111      	bne.n	800298c <HAL_I2C_Init+0x168>
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	1e58      	subs	r0, r3, #1
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6859      	ldr	r1, [r3, #4]
 8002970:	460b      	mov	r3, r1
 8002972:	005b      	lsls	r3, r3, #1
 8002974:	440b      	add	r3, r1
 8002976:	fbb0 f3f3 	udiv	r3, r0, r3
 800297a:	3301      	adds	r3, #1
 800297c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002980:	2b00      	cmp	r3, #0
 8002982:	bf0c      	ite	eq
 8002984:	2301      	moveq	r3, #1
 8002986:	2300      	movne	r3, #0
 8002988:	b2db      	uxtb	r3, r3
 800298a:	e012      	b.n	80029b2 <HAL_I2C_Init+0x18e>
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	1e58      	subs	r0, r3, #1
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6859      	ldr	r1, [r3, #4]
 8002994:	460b      	mov	r3, r1
 8002996:	009b      	lsls	r3, r3, #2
 8002998:	440b      	add	r3, r1
 800299a:	0099      	lsls	r1, r3, #2
 800299c:	440b      	add	r3, r1
 800299e:	fbb0 f3f3 	udiv	r3, r0, r3
 80029a2:	3301      	adds	r3, #1
 80029a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	bf0c      	ite	eq
 80029ac:	2301      	moveq	r3, #1
 80029ae:	2300      	movne	r3, #0
 80029b0:	b2db      	uxtb	r3, r3
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d001      	beq.n	80029ba <HAL_I2C_Init+0x196>
 80029b6:	2301      	movs	r3, #1
 80029b8:	e022      	b.n	8002a00 <HAL_I2C_Init+0x1dc>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	689b      	ldr	r3, [r3, #8]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d10e      	bne.n	80029e0 <HAL_I2C_Init+0x1bc>
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	1e58      	subs	r0, r3, #1
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6859      	ldr	r1, [r3, #4]
 80029ca:	460b      	mov	r3, r1
 80029cc:	005b      	lsls	r3, r3, #1
 80029ce:	440b      	add	r3, r1
 80029d0:	fbb0 f3f3 	udiv	r3, r0, r3
 80029d4:	3301      	adds	r3, #1
 80029d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80029de:	e00f      	b.n	8002a00 <HAL_I2C_Init+0x1dc>
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	1e58      	subs	r0, r3, #1
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6859      	ldr	r1, [r3, #4]
 80029e8:	460b      	mov	r3, r1
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	440b      	add	r3, r1
 80029ee:	0099      	lsls	r1, r3, #2
 80029f0:	440b      	add	r3, r1
 80029f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80029f6:	3301      	adds	r3, #1
 80029f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029fc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002a00:	6879      	ldr	r1, [r7, #4]
 8002a02:	6809      	ldr	r1, [r1, #0]
 8002a04:	4313      	orrs	r3, r2
 8002a06:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	69da      	ldr	r2, [r3, #28]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6a1b      	ldr	r3, [r3, #32]
 8002a1a:	431a      	orrs	r2, r3
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	430a      	orrs	r2, r1
 8002a22:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002a2e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002a32:	687a      	ldr	r2, [r7, #4]
 8002a34:	6911      	ldr	r1, [r2, #16]
 8002a36:	687a      	ldr	r2, [r7, #4]
 8002a38:	68d2      	ldr	r2, [r2, #12]
 8002a3a:	4311      	orrs	r1, r2
 8002a3c:	687a      	ldr	r2, [r7, #4]
 8002a3e:	6812      	ldr	r2, [r2, #0]
 8002a40:	430b      	orrs	r3, r1
 8002a42:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	68db      	ldr	r3, [r3, #12]
 8002a4a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	695a      	ldr	r2, [r3, #20]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	699b      	ldr	r3, [r3, #24]
 8002a56:	431a      	orrs	r2, r3
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	430a      	orrs	r2, r1
 8002a5e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f042 0201 	orr.w	r2, r2, #1
 8002a6e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2200      	movs	r2, #0
 8002a74:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2220      	movs	r2, #32
 8002a7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2200      	movs	r2, #0
 8002a82:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2200      	movs	r2, #0
 8002a88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002a8c:	2300      	movs	r3, #0
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3710      	adds	r7, #16
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	000186a0 	.word	0x000186a0
 8002a9c:	001e847f 	.word	0x001e847f
 8002aa0:	003d08ff 	.word	0x003d08ff
 8002aa4:	431bde83 	.word	0x431bde83
 8002aa8:	10624dd3 	.word	0x10624dd3

08002aac <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b088      	sub	sp, #32
 8002ab0:	af02      	add	r7, sp, #8
 8002ab2:	60f8      	str	r0, [r7, #12]
 8002ab4:	607a      	str	r2, [r7, #4]
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	460b      	mov	r3, r1
 8002aba:	817b      	strh	r3, [r7, #10]
 8002abc:	4613      	mov	r3, r2
 8002abe:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ac0:	f7ff fbe8 	bl	8002294 <HAL_GetTick>
 8002ac4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	2b20      	cmp	r3, #32
 8002ad0:	f040 80e0 	bne.w	8002c94 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	9300      	str	r3, [sp, #0]
 8002ad8:	2319      	movs	r3, #25
 8002ada:	2201      	movs	r2, #1
 8002adc:	4970      	ldr	r1, [pc, #448]	@ (8002ca0 <HAL_I2C_Master_Transmit+0x1f4>)
 8002ade:	68f8      	ldr	r0, [r7, #12]
 8002ae0:	f000 f964 	bl	8002dac <I2C_WaitOnFlagUntilTimeout>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d001      	beq.n	8002aee <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002aea:	2302      	movs	r3, #2
 8002aec:	e0d3      	b.n	8002c96 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d101      	bne.n	8002afc <HAL_I2C_Master_Transmit+0x50>
 8002af8:	2302      	movs	r3, #2
 8002afa:	e0cc      	b.n	8002c96 <HAL_I2C_Master_Transmit+0x1ea>
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	2201      	movs	r2, #1
 8002b00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f003 0301 	and.w	r3, r3, #1
 8002b0e:	2b01      	cmp	r3, #1
 8002b10:	d007      	beq.n	8002b22 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f042 0201 	orr.w	r2, r2, #1
 8002b20:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b30:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	2221      	movs	r2, #33	@ 0x21
 8002b36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	2210      	movs	r2, #16
 8002b3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	2200      	movs	r2, #0
 8002b46:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	687a      	ldr	r2, [r7, #4]
 8002b4c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	893a      	ldrh	r2, [r7, #8]
 8002b52:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b58:	b29a      	uxth	r2, r3
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	4a50      	ldr	r2, [pc, #320]	@ (8002ca4 <HAL_I2C_Master_Transmit+0x1f8>)
 8002b62:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002b64:	8979      	ldrh	r1, [r7, #10]
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	6a3a      	ldr	r2, [r7, #32]
 8002b6a:	68f8      	ldr	r0, [r7, #12]
 8002b6c:	f000 f89c 	bl	8002ca8 <I2C_MasterRequestWrite>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d001      	beq.n	8002b7a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	e08d      	b.n	8002c96 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	613b      	str	r3, [r7, #16]
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	695b      	ldr	r3, [r3, #20]
 8002b84:	613b      	str	r3, [r7, #16]
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	699b      	ldr	r3, [r3, #24]
 8002b8c:	613b      	str	r3, [r7, #16]
 8002b8e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002b90:	e066      	b.n	8002c60 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b92:	697a      	ldr	r2, [r7, #20]
 8002b94:	6a39      	ldr	r1, [r7, #32]
 8002b96:	68f8      	ldr	r0, [r7, #12]
 8002b98:	f000 fa22 	bl	8002fe0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d00d      	beq.n	8002bbe <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ba6:	2b04      	cmp	r3, #4
 8002ba8:	d107      	bne.n	8002bba <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002bb8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e06b      	b.n	8002c96 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bc2:	781a      	ldrb	r2, [r3, #0]
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bce:	1c5a      	adds	r2, r3, #1
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bd8:	b29b      	uxth	r3, r3
 8002bda:	3b01      	subs	r3, #1
 8002bdc:	b29a      	uxth	r2, r3
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002be6:	3b01      	subs	r3, #1
 8002be8:	b29a      	uxth	r2, r3
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	695b      	ldr	r3, [r3, #20]
 8002bf4:	f003 0304 	and.w	r3, r3, #4
 8002bf8:	2b04      	cmp	r3, #4
 8002bfa:	d11b      	bne.n	8002c34 <HAL_I2C_Master_Transmit+0x188>
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d017      	beq.n	8002c34 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c08:	781a      	ldrb	r2, [r3, #0]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c14:	1c5a      	adds	r2, r3, #1
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c1e:	b29b      	uxth	r3, r3
 8002c20:	3b01      	subs	r3, #1
 8002c22:	b29a      	uxth	r2, r3
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c2c:	3b01      	subs	r3, #1
 8002c2e:	b29a      	uxth	r2, r3
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c34:	697a      	ldr	r2, [r7, #20]
 8002c36:	6a39      	ldr	r1, [r7, #32]
 8002c38:	68f8      	ldr	r0, [r7, #12]
 8002c3a:	f000 fa19 	bl	8003070 <I2C_WaitOnBTFFlagUntilTimeout>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d00d      	beq.n	8002c60 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c48:	2b04      	cmp	r3, #4
 8002c4a:	d107      	bne.n	8002c5c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c5a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e01a      	b.n	8002c96 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d194      	bne.n	8002b92 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c76:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	2220      	movs	r2, #32
 8002c7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	2200      	movs	r2, #0
 8002c84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002c90:	2300      	movs	r3, #0
 8002c92:	e000      	b.n	8002c96 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002c94:	2302      	movs	r3, #2
  }
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	3718      	adds	r7, #24
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop
 8002ca0:	00100002 	.word	0x00100002
 8002ca4:	ffff0000 	.word	0xffff0000

08002ca8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b088      	sub	sp, #32
 8002cac:	af02      	add	r7, sp, #8
 8002cae:	60f8      	str	r0, [r7, #12]
 8002cb0:	607a      	str	r2, [r7, #4]
 8002cb2:	603b      	str	r3, [r7, #0]
 8002cb4:	460b      	mov	r3, r1
 8002cb6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cbc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	2b08      	cmp	r3, #8
 8002cc2:	d006      	beq.n	8002cd2 <I2C_MasterRequestWrite+0x2a>
 8002cc4:	697b      	ldr	r3, [r7, #20]
 8002cc6:	2b01      	cmp	r3, #1
 8002cc8:	d003      	beq.n	8002cd2 <I2C_MasterRequestWrite+0x2a>
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002cd0:	d108      	bne.n	8002ce4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ce0:	601a      	str	r2, [r3, #0]
 8002ce2:	e00b      	b.n	8002cfc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ce8:	2b12      	cmp	r3, #18
 8002cea:	d107      	bne.n	8002cfc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002cfa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	9300      	str	r3, [sp, #0]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2200      	movs	r2, #0
 8002d04:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002d08:	68f8      	ldr	r0, [r7, #12]
 8002d0a:	f000 f84f 	bl	8002dac <I2C_WaitOnFlagUntilTimeout>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d00d      	beq.n	8002d30 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002d22:	d103      	bne.n	8002d2c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d2a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002d2c:	2303      	movs	r3, #3
 8002d2e:	e035      	b.n	8002d9c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	691b      	ldr	r3, [r3, #16]
 8002d34:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002d38:	d108      	bne.n	8002d4c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002d3a:	897b      	ldrh	r3, [r7, #10]
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	461a      	mov	r2, r3
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002d48:	611a      	str	r2, [r3, #16]
 8002d4a:	e01b      	b.n	8002d84 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002d4c:	897b      	ldrh	r3, [r7, #10]
 8002d4e:	11db      	asrs	r3, r3, #7
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	f003 0306 	and.w	r3, r3, #6
 8002d56:	b2db      	uxtb	r3, r3
 8002d58:	f063 030f 	orn	r3, r3, #15
 8002d5c:	b2da      	uxtb	r2, r3
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	687a      	ldr	r2, [r7, #4]
 8002d68:	490e      	ldr	r1, [pc, #56]	@ (8002da4 <I2C_MasterRequestWrite+0xfc>)
 8002d6a:	68f8      	ldr	r0, [r7, #12]
 8002d6c:	f000 f898 	bl	8002ea0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d001      	beq.n	8002d7a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	e010      	b.n	8002d9c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002d7a:	897b      	ldrh	r3, [r7, #10]
 8002d7c:	b2da      	uxtb	r2, r3
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	687a      	ldr	r2, [r7, #4]
 8002d88:	4907      	ldr	r1, [pc, #28]	@ (8002da8 <I2C_MasterRequestWrite+0x100>)
 8002d8a:	68f8      	ldr	r0, [r7, #12]
 8002d8c:	f000 f888 	bl	8002ea0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d90:	4603      	mov	r3, r0
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d001      	beq.n	8002d9a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e000      	b.n	8002d9c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002d9a:	2300      	movs	r3, #0
}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	3718      	adds	r7, #24
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bd80      	pop	{r7, pc}
 8002da4:	00010008 	.word	0x00010008
 8002da8:	00010002 	.word	0x00010002

08002dac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b084      	sub	sp, #16
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	60f8      	str	r0, [r7, #12]
 8002db4:	60b9      	str	r1, [r7, #8]
 8002db6:	603b      	str	r3, [r7, #0]
 8002db8:	4613      	mov	r3, r2
 8002dba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002dbc:	e048      	b.n	8002e50 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dc4:	d044      	beq.n	8002e50 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dc6:	f7ff fa65 	bl	8002294 <HAL_GetTick>
 8002dca:	4602      	mov	r2, r0
 8002dcc:	69bb      	ldr	r3, [r7, #24]
 8002dce:	1ad3      	subs	r3, r2, r3
 8002dd0:	683a      	ldr	r2, [r7, #0]
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	d302      	bcc.n	8002ddc <I2C_WaitOnFlagUntilTimeout+0x30>
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d139      	bne.n	8002e50 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	0c1b      	lsrs	r3, r3, #16
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	2b01      	cmp	r3, #1
 8002de4:	d10d      	bne.n	8002e02 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	695b      	ldr	r3, [r3, #20]
 8002dec:	43da      	mvns	r2, r3
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	4013      	ands	r3, r2
 8002df2:	b29b      	uxth	r3, r3
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	bf0c      	ite	eq
 8002df8:	2301      	moveq	r3, #1
 8002dfa:	2300      	movne	r3, #0
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	461a      	mov	r2, r3
 8002e00:	e00c      	b.n	8002e1c <I2C_WaitOnFlagUntilTimeout+0x70>
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	699b      	ldr	r3, [r3, #24]
 8002e08:	43da      	mvns	r2, r3
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	b29b      	uxth	r3, r3
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	bf0c      	ite	eq
 8002e14:	2301      	moveq	r3, #1
 8002e16:	2300      	movne	r3, #0
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	461a      	mov	r2, r3
 8002e1c:	79fb      	ldrb	r3, [r7, #7]
 8002e1e:	429a      	cmp	r2, r3
 8002e20:	d116      	bne.n	8002e50 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2200      	movs	r2, #0
 8002e26:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2220      	movs	r2, #32
 8002e2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	2200      	movs	r2, #0
 8002e34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e3c:	f043 0220 	orr.w	r2, r3, #32
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	2200      	movs	r2, #0
 8002e48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	e023      	b.n	8002e98 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	0c1b      	lsrs	r3, r3, #16
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	2b01      	cmp	r3, #1
 8002e58:	d10d      	bne.n	8002e76 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	695b      	ldr	r3, [r3, #20]
 8002e60:	43da      	mvns	r2, r3
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	4013      	ands	r3, r2
 8002e66:	b29b      	uxth	r3, r3
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	bf0c      	ite	eq
 8002e6c:	2301      	moveq	r3, #1
 8002e6e:	2300      	movne	r3, #0
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	461a      	mov	r2, r3
 8002e74:	e00c      	b.n	8002e90 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	699b      	ldr	r3, [r3, #24]
 8002e7c:	43da      	mvns	r2, r3
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	4013      	ands	r3, r2
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	bf0c      	ite	eq
 8002e88:	2301      	moveq	r3, #1
 8002e8a:	2300      	movne	r3, #0
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	461a      	mov	r2, r3
 8002e90:	79fb      	ldrb	r3, [r7, #7]
 8002e92:	429a      	cmp	r2, r3
 8002e94:	d093      	beq.n	8002dbe <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002e96:	2300      	movs	r3, #0
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	3710      	adds	r7, #16
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}

08002ea0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b084      	sub	sp, #16
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	60f8      	str	r0, [r7, #12]
 8002ea8:	60b9      	str	r1, [r7, #8]
 8002eaa:	607a      	str	r2, [r7, #4]
 8002eac:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002eae:	e071      	b.n	8002f94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	695b      	ldr	r3, [r3, #20]
 8002eb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002eba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ebe:	d123      	bne.n	8002f08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ece:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002ed8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	2200      	movs	r2, #0
 8002ede:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2220      	movs	r2, #32
 8002ee4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2200      	movs	r2, #0
 8002eec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef4:	f043 0204 	orr.w	r2, r3, #4
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2200      	movs	r2, #0
 8002f00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002f04:	2301      	movs	r3, #1
 8002f06:	e067      	b.n	8002fd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f0e:	d041      	beq.n	8002f94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f10:	f7ff f9c0 	bl	8002294 <HAL_GetTick>
 8002f14:	4602      	mov	r2, r0
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	1ad3      	subs	r3, r2, r3
 8002f1a:	687a      	ldr	r2, [r7, #4]
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d302      	bcc.n	8002f26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d136      	bne.n	8002f94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	0c1b      	lsrs	r3, r3, #16
 8002f2a:	b2db      	uxtb	r3, r3
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d10c      	bne.n	8002f4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	695b      	ldr	r3, [r3, #20]
 8002f36:	43da      	mvns	r2, r3
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	b29b      	uxth	r3, r3
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	bf14      	ite	ne
 8002f42:	2301      	movne	r3, #1
 8002f44:	2300      	moveq	r3, #0
 8002f46:	b2db      	uxtb	r3, r3
 8002f48:	e00b      	b.n	8002f62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	699b      	ldr	r3, [r3, #24]
 8002f50:	43da      	mvns	r2, r3
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	4013      	ands	r3, r2
 8002f56:	b29b      	uxth	r3, r3
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	bf14      	ite	ne
 8002f5c:	2301      	movne	r3, #1
 8002f5e:	2300      	moveq	r3, #0
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d016      	beq.n	8002f94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	2220      	movs	r2, #32
 8002f70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2200      	movs	r2, #0
 8002f78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f80:	f043 0220 	orr.w	r2, r3, #32
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e021      	b.n	8002fd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	0c1b      	lsrs	r3, r3, #16
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	2b01      	cmp	r3, #1
 8002f9c:	d10c      	bne.n	8002fb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	695b      	ldr	r3, [r3, #20]
 8002fa4:	43da      	mvns	r2, r3
 8002fa6:	68bb      	ldr	r3, [r7, #8]
 8002fa8:	4013      	ands	r3, r2
 8002faa:	b29b      	uxth	r3, r3
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	bf14      	ite	ne
 8002fb0:	2301      	movne	r3, #1
 8002fb2:	2300      	moveq	r3, #0
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	e00b      	b.n	8002fd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	699b      	ldr	r3, [r3, #24]
 8002fbe:	43da      	mvns	r2, r3
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	b29b      	uxth	r3, r3
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	bf14      	ite	ne
 8002fca:	2301      	movne	r3, #1
 8002fcc:	2300      	moveq	r3, #0
 8002fce:	b2db      	uxtb	r3, r3
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	f47f af6d 	bne.w	8002eb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002fd6:	2300      	movs	r3, #0
}
 8002fd8:	4618      	mov	r0, r3
 8002fda:	3710      	adds	r7, #16
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}

08002fe0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b084      	sub	sp, #16
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	60f8      	str	r0, [r7, #12]
 8002fe8:	60b9      	str	r1, [r7, #8]
 8002fea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002fec:	e034      	b.n	8003058 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002fee:	68f8      	ldr	r0, [r7, #12]
 8002ff0:	f000 f886 	bl	8003100 <I2C_IsAcknowledgeFailed>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d001      	beq.n	8002ffe <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e034      	b.n	8003068 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003004:	d028      	beq.n	8003058 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003006:	f7ff f945 	bl	8002294 <HAL_GetTick>
 800300a:	4602      	mov	r2, r0
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	68ba      	ldr	r2, [r7, #8]
 8003012:	429a      	cmp	r2, r3
 8003014:	d302      	bcc.n	800301c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d11d      	bne.n	8003058 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	695b      	ldr	r3, [r3, #20]
 8003022:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003026:	2b80      	cmp	r3, #128	@ 0x80
 8003028:	d016      	beq.n	8003058 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2200      	movs	r2, #0
 800302e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	2220      	movs	r2, #32
 8003034:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	2200      	movs	r2, #0
 800303c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003044:	f043 0220 	orr.w	r2, r3, #32
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2200      	movs	r2, #0
 8003050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e007      	b.n	8003068 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	695b      	ldr	r3, [r3, #20]
 800305e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003062:	2b80      	cmp	r3, #128	@ 0x80
 8003064:	d1c3      	bne.n	8002fee <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003066:	2300      	movs	r3, #0
}
 8003068:	4618      	mov	r0, r3
 800306a:	3710      	adds	r7, #16
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}

08003070 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b084      	sub	sp, #16
 8003074:	af00      	add	r7, sp, #0
 8003076:	60f8      	str	r0, [r7, #12]
 8003078:	60b9      	str	r1, [r7, #8]
 800307a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800307c:	e034      	b.n	80030e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800307e:	68f8      	ldr	r0, [r7, #12]
 8003080:	f000 f83e 	bl	8003100 <I2C_IsAcknowledgeFailed>
 8003084:	4603      	mov	r3, r0
 8003086:	2b00      	cmp	r3, #0
 8003088:	d001      	beq.n	800308e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e034      	b.n	80030f8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003094:	d028      	beq.n	80030e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003096:	f7ff f8fd 	bl	8002294 <HAL_GetTick>
 800309a:	4602      	mov	r2, r0
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	1ad3      	subs	r3, r2, r3
 80030a0:	68ba      	ldr	r2, [r7, #8]
 80030a2:	429a      	cmp	r2, r3
 80030a4:	d302      	bcc.n	80030ac <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d11d      	bne.n	80030e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	695b      	ldr	r3, [r3, #20]
 80030b2:	f003 0304 	and.w	r3, r3, #4
 80030b6:	2b04      	cmp	r3, #4
 80030b8:	d016      	beq.n	80030e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2200      	movs	r2, #0
 80030be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2220      	movs	r2, #32
 80030c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2200      	movs	r2, #0
 80030cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030d4:	f043 0220 	orr.w	r2, r3, #32
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	2200      	movs	r2, #0
 80030e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e007      	b.n	80030f8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	695b      	ldr	r3, [r3, #20]
 80030ee:	f003 0304 	and.w	r3, r3, #4
 80030f2:	2b04      	cmp	r3, #4
 80030f4:	d1c3      	bne.n	800307e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80030f6:	2300      	movs	r3, #0
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	3710      	adds	r7, #16
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}

08003100 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	695b      	ldr	r3, [r3, #20]
 800310e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003112:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003116:	d11b      	bne.n	8003150 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003120:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2200      	movs	r2, #0
 8003126:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2220      	movs	r2, #32
 800312c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2200      	movs	r2, #0
 8003134:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800313c:	f043 0204 	orr.w	r2, r3, #4
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2200      	movs	r2, #0
 8003148:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800314c:	2301      	movs	r3, #1
 800314e:	e000      	b.n	8003152 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003150:	2300      	movs	r3, #0
}
 8003152:	4618      	mov	r0, r3
 8003154:	370c      	adds	r7, #12
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr
	...

08003160 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b086      	sub	sp, #24
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d101      	bne.n	8003172 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e267      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f003 0301 	and.w	r3, r3, #1
 800317a:	2b00      	cmp	r3, #0
 800317c:	d075      	beq.n	800326a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800317e:	4b88      	ldr	r3, [pc, #544]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	f003 030c 	and.w	r3, r3, #12
 8003186:	2b04      	cmp	r3, #4
 8003188:	d00c      	beq.n	80031a4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800318a:	4b85      	ldr	r3, [pc, #532]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003192:	2b08      	cmp	r3, #8
 8003194:	d112      	bne.n	80031bc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003196:	4b82      	ldr	r3, [pc, #520]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800319e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80031a2:	d10b      	bne.n	80031bc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031a4:	4b7e      	ldr	r3, [pc, #504]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d05b      	beq.n	8003268 <HAL_RCC_OscConfig+0x108>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d157      	bne.n	8003268 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	e242      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031c4:	d106      	bne.n	80031d4 <HAL_RCC_OscConfig+0x74>
 80031c6:	4b76      	ldr	r3, [pc, #472]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a75      	ldr	r2, [pc, #468]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 80031cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031d0:	6013      	str	r3, [r2, #0]
 80031d2:	e01d      	b.n	8003210 <HAL_RCC_OscConfig+0xb0>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80031dc:	d10c      	bne.n	80031f8 <HAL_RCC_OscConfig+0x98>
 80031de:	4b70      	ldr	r3, [pc, #448]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a6f      	ldr	r2, [pc, #444]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 80031e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80031e8:	6013      	str	r3, [r2, #0]
 80031ea:	4b6d      	ldr	r3, [pc, #436]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a6c      	ldr	r2, [pc, #432]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 80031f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031f4:	6013      	str	r3, [r2, #0]
 80031f6:	e00b      	b.n	8003210 <HAL_RCC_OscConfig+0xb0>
 80031f8:	4b69      	ldr	r3, [pc, #420]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a68      	ldr	r2, [pc, #416]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 80031fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003202:	6013      	str	r3, [r2, #0]
 8003204:	4b66      	ldr	r3, [pc, #408]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a65      	ldr	r2, [pc, #404]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 800320a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800320e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d013      	beq.n	8003240 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003218:	f7ff f83c 	bl	8002294 <HAL_GetTick>
 800321c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800321e:	e008      	b.n	8003232 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003220:	f7ff f838 	bl	8002294 <HAL_GetTick>
 8003224:	4602      	mov	r2, r0
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	2b64      	cmp	r3, #100	@ 0x64
 800322c:	d901      	bls.n	8003232 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800322e:	2303      	movs	r3, #3
 8003230:	e207      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003232:	4b5b      	ldr	r3, [pc, #364]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d0f0      	beq.n	8003220 <HAL_RCC_OscConfig+0xc0>
 800323e:	e014      	b.n	800326a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003240:	f7ff f828 	bl	8002294 <HAL_GetTick>
 8003244:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003246:	e008      	b.n	800325a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003248:	f7ff f824 	bl	8002294 <HAL_GetTick>
 800324c:	4602      	mov	r2, r0
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	2b64      	cmp	r3, #100	@ 0x64
 8003254:	d901      	bls.n	800325a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e1f3      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800325a:	4b51      	ldr	r3, [pc, #324]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d1f0      	bne.n	8003248 <HAL_RCC_OscConfig+0xe8>
 8003266:	e000      	b.n	800326a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003268:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 0302 	and.w	r3, r3, #2
 8003272:	2b00      	cmp	r3, #0
 8003274:	d063      	beq.n	800333e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003276:	4b4a      	ldr	r3, [pc, #296]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	f003 030c 	and.w	r3, r3, #12
 800327e:	2b00      	cmp	r3, #0
 8003280:	d00b      	beq.n	800329a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003282:	4b47      	ldr	r3, [pc, #284]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800328a:	2b08      	cmp	r3, #8
 800328c:	d11c      	bne.n	80032c8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800328e:	4b44      	ldr	r3, [pc, #272]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d116      	bne.n	80032c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800329a:	4b41      	ldr	r3, [pc, #260]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 0302 	and.w	r3, r3, #2
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d005      	beq.n	80032b2 <HAL_RCC_OscConfig+0x152>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	68db      	ldr	r3, [r3, #12]
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d001      	beq.n	80032b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e1c7      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032b2:	4b3b      	ldr	r3, [pc, #236]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	691b      	ldr	r3, [r3, #16]
 80032be:	00db      	lsls	r3, r3, #3
 80032c0:	4937      	ldr	r1, [pc, #220]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 80032c2:	4313      	orrs	r3, r2
 80032c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032c6:	e03a      	b.n	800333e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d020      	beq.n	8003312 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032d0:	4b34      	ldr	r3, [pc, #208]	@ (80033a4 <HAL_RCC_OscConfig+0x244>)
 80032d2:	2201      	movs	r2, #1
 80032d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032d6:	f7fe ffdd 	bl	8002294 <HAL_GetTick>
 80032da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032dc:	e008      	b.n	80032f0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032de:	f7fe ffd9 	bl	8002294 <HAL_GetTick>
 80032e2:	4602      	mov	r2, r0
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	1ad3      	subs	r3, r2, r3
 80032e8:	2b02      	cmp	r3, #2
 80032ea:	d901      	bls.n	80032f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80032ec:	2303      	movs	r3, #3
 80032ee:	e1a8      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032f0:	4b2b      	ldr	r3, [pc, #172]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 0302 	and.w	r3, r3, #2
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d0f0      	beq.n	80032de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032fc:	4b28      	ldr	r3, [pc, #160]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	691b      	ldr	r3, [r3, #16]
 8003308:	00db      	lsls	r3, r3, #3
 800330a:	4925      	ldr	r1, [pc, #148]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 800330c:	4313      	orrs	r3, r2
 800330e:	600b      	str	r3, [r1, #0]
 8003310:	e015      	b.n	800333e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003312:	4b24      	ldr	r3, [pc, #144]	@ (80033a4 <HAL_RCC_OscConfig+0x244>)
 8003314:	2200      	movs	r2, #0
 8003316:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003318:	f7fe ffbc 	bl	8002294 <HAL_GetTick>
 800331c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800331e:	e008      	b.n	8003332 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003320:	f7fe ffb8 	bl	8002294 <HAL_GetTick>
 8003324:	4602      	mov	r2, r0
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	1ad3      	subs	r3, r2, r3
 800332a:	2b02      	cmp	r3, #2
 800332c:	d901      	bls.n	8003332 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800332e:	2303      	movs	r3, #3
 8003330:	e187      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003332:	4b1b      	ldr	r3, [pc, #108]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f003 0302 	and.w	r3, r3, #2
 800333a:	2b00      	cmp	r3, #0
 800333c:	d1f0      	bne.n	8003320 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0308 	and.w	r3, r3, #8
 8003346:	2b00      	cmp	r3, #0
 8003348:	d036      	beq.n	80033b8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	695b      	ldr	r3, [r3, #20]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d016      	beq.n	8003380 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003352:	4b15      	ldr	r3, [pc, #84]	@ (80033a8 <HAL_RCC_OscConfig+0x248>)
 8003354:	2201      	movs	r2, #1
 8003356:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003358:	f7fe ff9c 	bl	8002294 <HAL_GetTick>
 800335c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800335e:	e008      	b.n	8003372 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003360:	f7fe ff98 	bl	8002294 <HAL_GetTick>
 8003364:	4602      	mov	r2, r0
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	1ad3      	subs	r3, r2, r3
 800336a:	2b02      	cmp	r3, #2
 800336c:	d901      	bls.n	8003372 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800336e:	2303      	movs	r3, #3
 8003370:	e167      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003372:	4b0b      	ldr	r3, [pc, #44]	@ (80033a0 <HAL_RCC_OscConfig+0x240>)
 8003374:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003376:	f003 0302 	and.w	r3, r3, #2
 800337a:	2b00      	cmp	r3, #0
 800337c:	d0f0      	beq.n	8003360 <HAL_RCC_OscConfig+0x200>
 800337e:	e01b      	b.n	80033b8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003380:	4b09      	ldr	r3, [pc, #36]	@ (80033a8 <HAL_RCC_OscConfig+0x248>)
 8003382:	2200      	movs	r2, #0
 8003384:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003386:	f7fe ff85 	bl	8002294 <HAL_GetTick>
 800338a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800338c:	e00e      	b.n	80033ac <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800338e:	f7fe ff81 	bl	8002294 <HAL_GetTick>
 8003392:	4602      	mov	r2, r0
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	1ad3      	subs	r3, r2, r3
 8003398:	2b02      	cmp	r3, #2
 800339a:	d907      	bls.n	80033ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800339c:	2303      	movs	r3, #3
 800339e:	e150      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
 80033a0:	40023800 	.word	0x40023800
 80033a4:	42470000 	.word	0x42470000
 80033a8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033ac:	4b88      	ldr	r3, [pc, #544]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 80033ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033b0:	f003 0302 	and.w	r3, r3, #2
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d1ea      	bne.n	800338e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 0304 	and.w	r3, r3, #4
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	f000 8097 	beq.w	80034f4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033c6:	2300      	movs	r3, #0
 80033c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033ca:	4b81      	ldr	r3, [pc, #516]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 80033cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d10f      	bne.n	80033f6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033d6:	2300      	movs	r3, #0
 80033d8:	60bb      	str	r3, [r7, #8]
 80033da:	4b7d      	ldr	r3, [pc, #500]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 80033dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033de:	4a7c      	ldr	r2, [pc, #496]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 80033e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80033e6:	4b7a      	ldr	r3, [pc, #488]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 80033e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033ee:	60bb      	str	r3, [r7, #8]
 80033f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033f2:	2301      	movs	r3, #1
 80033f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033f6:	4b77      	ldr	r3, [pc, #476]	@ (80035d4 <HAL_RCC_OscConfig+0x474>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d118      	bne.n	8003434 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003402:	4b74      	ldr	r3, [pc, #464]	@ (80035d4 <HAL_RCC_OscConfig+0x474>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a73      	ldr	r2, [pc, #460]	@ (80035d4 <HAL_RCC_OscConfig+0x474>)
 8003408:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800340c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800340e:	f7fe ff41 	bl	8002294 <HAL_GetTick>
 8003412:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003414:	e008      	b.n	8003428 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003416:	f7fe ff3d 	bl	8002294 <HAL_GetTick>
 800341a:	4602      	mov	r2, r0
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	1ad3      	subs	r3, r2, r3
 8003420:	2b02      	cmp	r3, #2
 8003422:	d901      	bls.n	8003428 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003424:	2303      	movs	r3, #3
 8003426:	e10c      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003428:	4b6a      	ldr	r3, [pc, #424]	@ (80035d4 <HAL_RCC_OscConfig+0x474>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003430:	2b00      	cmp	r3, #0
 8003432:	d0f0      	beq.n	8003416 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	2b01      	cmp	r3, #1
 800343a:	d106      	bne.n	800344a <HAL_RCC_OscConfig+0x2ea>
 800343c:	4b64      	ldr	r3, [pc, #400]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 800343e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003440:	4a63      	ldr	r2, [pc, #396]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 8003442:	f043 0301 	orr.w	r3, r3, #1
 8003446:	6713      	str	r3, [r2, #112]	@ 0x70
 8003448:	e01c      	b.n	8003484 <HAL_RCC_OscConfig+0x324>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	2b05      	cmp	r3, #5
 8003450:	d10c      	bne.n	800346c <HAL_RCC_OscConfig+0x30c>
 8003452:	4b5f      	ldr	r3, [pc, #380]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 8003454:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003456:	4a5e      	ldr	r2, [pc, #376]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 8003458:	f043 0304 	orr.w	r3, r3, #4
 800345c:	6713      	str	r3, [r2, #112]	@ 0x70
 800345e:	4b5c      	ldr	r3, [pc, #368]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 8003460:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003462:	4a5b      	ldr	r2, [pc, #364]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 8003464:	f043 0301 	orr.w	r3, r3, #1
 8003468:	6713      	str	r3, [r2, #112]	@ 0x70
 800346a:	e00b      	b.n	8003484 <HAL_RCC_OscConfig+0x324>
 800346c:	4b58      	ldr	r3, [pc, #352]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 800346e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003470:	4a57      	ldr	r2, [pc, #348]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 8003472:	f023 0301 	bic.w	r3, r3, #1
 8003476:	6713      	str	r3, [r2, #112]	@ 0x70
 8003478:	4b55      	ldr	r3, [pc, #340]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 800347a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800347c:	4a54      	ldr	r2, [pc, #336]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 800347e:	f023 0304 	bic.w	r3, r3, #4
 8003482:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d015      	beq.n	80034b8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800348c:	f7fe ff02 	bl	8002294 <HAL_GetTick>
 8003490:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003492:	e00a      	b.n	80034aa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003494:	f7fe fefe 	bl	8002294 <HAL_GetTick>
 8003498:	4602      	mov	r2, r0
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d901      	bls.n	80034aa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80034a6:	2303      	movs	r3, #3
 80034a8:	e0cb      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034aa:	4b49      	ldr	r3, [pc, #292]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 80034ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034ae:	f003 0302 	and.w	r3, r3, #2
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d0ee      	beq.n	8003494 <HAL_RCC_OscConfig+0x334>
 80034b6:	e014      	b.n	80034e2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034b8:	f7fe feec 	bl	8002294 <HAL_GetTick>
 80034bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034be:	e00a      	b.n	80034d6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034c0:	f7fe fee8 	bl	8002294 <HAL_GetTick>
 80034c4:	4602      	mov	r2, r0
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	1ad3      	subs	r3, r2, r3
 80034ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d901      	bls.n	80034d6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80034d2:	2303      	movs	r3, #3
 80034d4:	e0b5      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034d6:	4b3e      	ldr	r3, [pc, #248]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 80034d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034da:	f003 0302 	and.w	r3, r3, #2
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d1ee      	bne.n	80034c0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80034e2:	7dfb      	ldrb	r3, [r7, #23]
 80034e4:	2b01      	cmp	r3, #1
 80034e6:	d105      	bne.n	80034f4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034e8:	4b39      	ldr	r3, [pc, #228]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 80034ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ec:	4a38      	ldr	r2, [pc, #224]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 80034ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034f2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	699b      	ldr	r3, [r3, #24]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	f000 80a1 	beq.w	8003640 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80034fe:	4b34      	ldr	r3, [pc, #208]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	f003 030c 	and.w	r3, r3, #12
 8003506:	2b08      	cmp	r3, #8
 8003508:	d05c      	beq.n	80035c4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	699b      	ldr	r3, [r3, #24]
 800350e:	2b02      	cmp	r3, #2
 8003510:	d141      	bne.n	8003596 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003512:	4b31      	ldr	r3, [pc, #196]	@ (80035d8 <HAL_RCC_OscConfig+0x478>)
 8003514:	2200      	movs	r2, #0
 8003516:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003518:	f7fe febc 	bl	8002294 <HAL_GetTick>
 800351c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800351e:	e008      	b.n	8003532 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003520:	f7fe feb8 	bl	8002294 <HAL_GetTick>
 8003524:	4602      	mov	r2, r0
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	1ad3      	subs	r3, r2, r3
 800352a:	2b02      	cmp	r3, #2
 800352c:	d901      	bls.n	8003532 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800352e:	2303      	movs	r3, #3
 8003530:	e087      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003532:	4b27      	ldr	r3, [pc, #156]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800353a:	2b00      	cmp	r3, #0
 800353c:	d1f0      	bne.n	8003520 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	69da      	ldr	r2, [r3, #28]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6a1b      	ldr	r3, [r3, #32]
 8003546:	431a      	orrs	r2, r3
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800354c:	019b      	lsls	r3, r3, #6
 800354e:	431a      	orrs	r2, r3
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003554:	085b      	lsrs	r3, r3, #1
 8003556:	3b01      	subs	r3, #1
 8003558:	041b      	lsls	r3, r3, #16
 800355a:	431a      	orrs	r2, r3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003560:	061b      	lsls	r3, r3, #24
 8003562:	491b      	ldr	r1, [pc, #108]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 8003564:	4313      	orrs	r3, r2
 8003566:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003568:	4b1b      	ldr	r3, [pc, #108]	@ (80035d8 <HAL_RCC_OscConfig+0x478>)
 800356a:	2201      	movs	r2, #1
 800356c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800356e:	f7fe fe91 	bl	8002294 <HAL_GetTick>
 8003572:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003574:	e008      	b.n	8003588 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003576:	f7fe fe8d 	bl	8002294 <HAL_GetTick>
 800357a:	4602      	mov	r2, r0
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	1ad3      	subs	r3, r2, r3
 8003580:	2b02      	cmp	r3, #2
 8003582:	d901      	bls.n	8003588 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003584:	2303      	movs	r3, #3
 8003586:	e05c      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003588:	4b11      	ldr	r3, [pc, #68]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003590:	2b00      	cmp	r3, #0
 8003592:	d0f0      	beq.n	8003576 <HAL_RCC_OscConfig+0x416>
 8003594:	e054      	b.n	8003640 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003596:	4b10      	ldr	r3, [pc, #64]	@ (80035d8 <HAL_RCC_OscConfig+0x478>)
 8003598:	2200      	movs	r2, #0
 800359a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800359c:	f7fe fe7a 	bl	8002294 <HAL_GetTick>
 80035a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035a2:	e008      	b.n	80035b6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035a4:	f7fe fe76 	bl	8002294 <HAL_GetTick>
 80035a8:	4602      	mov	r2, r0
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	2b02      	cmp	r3, #2
 80035b0:	d901      	bls.n	80035b6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80035b2:	2303      	movs	r3, #3
 80035b4:	e045      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035b6:	4b06      	ldr	r3, [pc, #24]	@ (80035d0 <HAL_RCC_OscConfig+0x470>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d1f0      	bne.n	80035a4 <HAL_RCC_OscConfig+0x444>
 80035c2:	e03d      	b.n	8003640 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	699b      	ldr	r3, [r3, #24]
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d107      	bne.n	80035dc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	e038      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
 80035d0:	40023800 	.word	0x40023800
 80035d4:	40007000 	.word	0x40007000
 80035d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80035dc:	4b1b      	ldr	r3, [pc, #108]	@ (800364c <HAL_RCC_OscConfig+0x4ec>)
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	699b      	ldr	r3, [r3, #24]
 80035e6:	2b01      	cmp	r3, #1
 80035e8:	d028      	beq.n	800363c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d121      	bne.n	800363c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003602:	429a      	cmp	r2, r3
 8003604:	d11a      	bne.n	800363c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003606:	68fa      	ldr	r2, [r7, #12]
 8003608:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800360c:	4013      	ands	r3, r2
 800360e:	687a      	ldr	r2, [r7, #4]
 8003610:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003612:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003614:	4293      	cmp	r3, r2
 8003616:	d111      	bne.n	800363c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003622:	085b      	lsrs	r3, r3, #1
 8003624:	3b01      	subs	r3, #1
 8003626:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003628:	429a      	cmp	r2, r3
 800362a:	d107      	bne.n	800363c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003636:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003638:	429a      	cmp	r2, r3
 800363a:	d001      	beq.n	8003640 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	e000      	b.n	8003642 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003640:	2300      	movs	r3, #0
}
 8003642:	4618      	mov	r0, r3
 8003644:	3718      	adds	r7, #24
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}
 800364a:	bf00      	nop
 800364c:	40023800 	.word	0x40023800

08003650 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b084      	sub	sp, #16
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
 8003658:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d101      	bne.n	8003664 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003660:	2301      	movs	r3, #1
 8003662:	e0cc      	b.n	80037fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003664:	4b68      	ldr	r3, [pc, #416]	@ (8003808 <HAL_RCC_ClockConfig+0x1b8>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 0307 	and.w	r3, r3, #7
 800366c:	683a      	ldr	r2, [r7, #0]
 800366e:	429a      	cmp	r2, r3
 8003670:	d90c      	bls.n	800368c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003672:	4b65      	ldr	r3, [pc, #404]	@ (8003808 <HAL_RCC_ClockConfig+0x1b8>)
 8003674:	683a      	ldr	r2, [r7, #0]
 8003676:	b2d2      	uxtb	r2, r2
 8003678:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800367a:	4b63      	ldr	r3, [pc, #396]	@ (8003808 <HAL_RCC_ClockConfig+0x1b8>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f003 0307 	and.w	r3, r3, #7
 8003682:	683a      	ldr	r2, [r7, #0]
 8003684:	429a      	cmp	r2, r3
 8003686:	d001      	beq.n	800368c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	e0b8      	b.n	80037fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f003 0302 	and.w	r3, r3, #2
 8003694:	2b00      	cmp	r3, #0
 8003696:	d020      	beq.n	80036da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 0304 	and.w	r3, r3, #4
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d005      	beq.n	80036b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036a4:	4b59      	ldr	r3, [pc, #356]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80036a6:	689b      	ldr	r3, [r3, #8]
 80036a8:	4a58      	ldr	r2, [pc, #352]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80036aa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80036ae:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f003 0308 	and.w	r3, r3, #8
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d005      	beq.n	80036c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80036bc:	4b53      	ldr	r3, [pc, #332]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	4a52      	ldr	r2, [pc, #328]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80036c2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80036c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036c8:	4b50      	ldr	r3, [pc, #320]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	494d      	ldr	r1, [pc, #308]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80036d6:	4313      	orrs	r3, r2
 80036d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0301 	and.w	r3, r3, #1
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d044      	beq.n	8003770 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d107      	bne.n	80036fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036ee:	4b47      	ldr	r3, [pc, #284]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d119      	bne.n	800372e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e07f      	b.n	80037fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	2b02      	cmp	r3, #2
 8003704:	d003      	beq.n	800370e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800370a:	2b03      	cmp	r3, #3
 800370c:	d107      	bne.n	800371e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800370e:	4b3f      	ldr	r3, [pc, #252]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003716:	2b00      	cmp	r3, #0
 8003718:	d109      	bne.n	800372e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e06f      	b.n	80037fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800371e:	4b3b      	ldr	r3, [pc, #236]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 0302 	and.w	r3, r3, #2
 8003726:	2b00      	cmp	r3, #0
 8003728:	d101      	bne.n	800372e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e067      	b.n	80037fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800372e:	4b37      	ldr	r3, [pc, #220]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 8003730:	689b      	ldr	r3, [r3, #8]
 8003732:	f023 0203 	bic.w	r2, r3, #3
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	4934      	ldr	r1, [pc, #208]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 800373c:	4313      	orrs	r3, r2
 800373e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003740:	f7fe fda8 	bl	8002294 <HAL_GetTick>
 8003744:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003746:	e00a      	b.n	800375e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003748:	f7fe fda4 	bl	8002294 <HAL_GetTick>
 800374c:	4602      	mov	r2, r0
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	1ad3      	subs	r3, r2, r3
 8003752:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003756:	4293      	cmp	r3, r2
 8003758:	d901      	bls.n	800375e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800375a:	2303      	movs	r3, #3
 800375c:	e04f      	b.n	80037fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800375e:	4b2b      	ldr	r3, [pc, #172]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	f003 020c 	and.w	r2, r3, #12
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	009b      	lsls	r3, r3, #2
 800376c:	429a      	cmp	r2, r3
 800376e:	d1eb      	bne.n	8003748 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003770:	4b25      	ldr	r3, [pc, #148]	@ (8003808 <HAL_RCC_ClockConfig+0x1b8>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 0307 	and.w	r3, r3, #7
 8003778:	683a      	ldr	r2, [r7, #0]
 800377a:	429a      	cmp	r2, r3
 800377c:	d20c      	bcs.n	8003798 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800377e:	4b22      	ldr	r3, [pc, #136]	@ (8003808 <HAL_RCC_ClockConfig+0x1b8>)
 8003780:	683a      	ldr	r2, [r7, #0]
 8003782:	b2d2      	uxtb	r2, r2
 8003784:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003786:	4b20      	ldr	r3, [pc, #128]	@ (8003808 <HAL_RCC_ClockConfig+0x1b8>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 0307 	and.w	r3, r3, #7
 800378e:	683a      	ldr	r2, [r7, #0]
 8003790:	429a      	cmp	r2, r3
 8003792:	d001      	beq.n	8003798 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003794:	2301      	movs	r3, #1
 8003796:	e032      	b.n	80037fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f003 0304 	and.w	r3, r3, #4
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d008      	beq.n	80037b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037a4:	4b19      	ldr	r3, [pc, #100]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	68db      	ldr	r3, [r3, #12]
 80037b0:	4916      	ldr	r1, [pc, #88]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80037b2:	4313      	orrs	r3, r2
 80037b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f003 0308 	and.w	r3, r3, #8
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d009      	beq.n	80037d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80037c2:	4b12      	ldr	r3, [pc, #72]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	691b      	ldr	r3, [r3, #16]
 80037ce:	00db      	lsls	r3, r3, #3
 80037d0:	490e      	ldr	r1, [pc, #56]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80037d2:	4313      	orrs	r3, r2
 80037d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80037d6:	f000 f821 	bl	800381c <HAL_RCC_GetSysClockFreq>
 80037da:	4602      	mov	r2, r0
 80037dc:	4b0b      	ldr	r3, [pc, #44]	@ (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	091b      	lsrs	r3, r3, #4
 80037e2:	f003 030f 	and.w	r3, r3, #15
 80037e6:	490a      	ldr	r1, [pc, #40]	@ (8003810 <HAL_RCC_ClockConfig+0x1c0>)
 80037e8:	5ccb      	ldrb	r3, [r1, r3]
 80037ea:	fa22 f303 	lsr.w	r3, r2, r3
 80037ee:	4a09      	ldr	r2, [pc, #36]	@ (8003814 <HAL_RCC_ClockConfig+0x1c4>)
 80037f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80037f2:	4b09      	ldr	r3, [pc, #36]	@ (8003818 <HAL_RCC_ClockConfig+0x1c8>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4618      	mov	r0, r3
 80037f8:	f7fd f9f6 	bl	8000be8 <HAL_InitTick>

  return HAL_OK;
 80037fc:	2300      	movs	r3, #0
}
 80037fe:	4618      	mov	r0, r3
 8003800:	3710      	adds	r7, #16
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
 8003806:	bf00      	nop
 8003808:	40023c00 	.word	0x40023c00
 800380c:	40023800 	.word	0x40023800
 8003810:	0800924c 	.word	0x0800924c
 8003814:	20000000 	.word	0x20000000
 8003818:	20000008 	.word	0x20000008

0800381c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800381c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003820:	b094      	sub	sp, #80	@ 0x50
 8003822:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003824:	2300      	movs	r3, #0
 8003826:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003828:	2300      	movs	r3, #0
 800382a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800382c:	2300      	movs	r3, #0
 800382e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003830:	2300      	movs	r3, #0
 8003832:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003834:	4b79      	ldr	r3, [pc, #484]	@ (8003a1c <HAL_RCC_GetSysClockFreq+0x200>)
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	f003 030c 	and.w	r3, r3, #12
 800383c:	2b08      	cmp	r3, #8
 800383e:	d00d      	beq.n	800385c <HAL_RCC_GetSysClockFreq+0x40>
 8003840:	2b08      	cmp	r3, #8
 8003842:	f200 80e1 	bhi.w	8003a08 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003846:	2b00      	cmp	r3, #0
 8003848:	d002      	beq.n	8003850 <HAL_RCC_GetSysClockFreq+0x34>
 800384a:	2b04      	cmp	r3, #4
 800384c:	d003      	beq.n	8003856 <HAL_RCC_GetSysClockFreq+0x3a>
 800384e:	e0db      	b.n	8003a08 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003850:	4b73      	ldr	r3, [pc, #460]	@ (8003a20 <HAL_RCC_GetSysClockFreq+0x204>)
 8003852:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003854:	e0db      	b.n	8003a0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003856:	4b73      	ldr	r3, [pc, #460]	@ (8003a24 <HAL_RCC_GetSysClockFreq+0x208>)
 8003858:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800385a:	e0d8      	b.n	8003a0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800385c:	4b6f      	ldr	r3, [pc, #444]	@ (8003a1c <HAL_RCC_GetSysClockFreq+0x200>)
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003864:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003866:	4b6d      	ldr	r3, [pc, #436]	@ (8003a1c <HAL_RCC_GetSysClockFreq+0x200>)
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800386e:	2b00      	cmp	r3, #0
 8003870:	d063      	beq.n	800393a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003872:	4b6a      	ldr	r3, [pc, #424]	@ (8003a1c <HAL_RCC_GetSysClockFreq+0x200>)
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	099b      	lsrs	r3, r3, #6
 8003878:	2200      	movs	r2, #0
 800387a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800387c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800387e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003880:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003884:	633b      	str	r3, [r7, #48]	@ 0x30
 8003886:	2300      	movs	r3, #0
 8003888:	637b      	str	r3, [r7, #52]	@ 0x34
 800388a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800388e:	4622      	mov	r2, r4
 8003890:	462b      	mov	r3, r5
 8003892:	f04f 0000 	mov.w	r0, #0
 8003896:	f04f 0100 	mov.w	r1, #0
 800389a:	0159      	lsls	r1, r3, #5
 800389c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038a0:	0150      	lsls	r0, r2, #5
 80038a2:	4602      	mov	r2, r0
 80038a4:	460b      	mov	r3, r1
 80038a6:	4621      	mov	r1, r4
 80038a8:	1a51      	subs	r1, r2, r1
 80038aa:	6139      	str	r1, [r7, #16]
 80038ac:	4629      	mov	r1, r5
 80038ae:	eb63 0301 	sbc.w	r3, r3, r1
 80038b2:	617b      	str	r3, [r7, #20]
 80038b4:	f04f 0200 	mov.w	r2, #0
 80038b8:	f04f 0300 	mov.w	r3, #0
 80038bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80038c0:	4659      	mov	r1, fp
 80038c2:	018b      	lsls	r3, r1, #6
 80038c4:	4651      	mov	r1, sl
 80038c6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80038ca:	4651      	mov	r1, sl
 80038cc:	018a      	lsls	r2, r1, #6
 80038ce:	4651      	mov	r1, sl
 80038d0:	ebb2 0801 	subs.w	r8, r2, r1
 80038d4:	4659      	mov	r1, fp
 80038d6:	eb63 0901 	sbc.w	r9, r3, r1
 80038da:	f04f 0200 	mov.w	r2, #0
 80038de:	f04f 0300 	mov.w	r3, #0
 80038e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80038e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80038ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80038ee:	4690      	mov	r8, r2
 80038f0:	4699      	mov	r9, r3
 80038f2:	4623      	mov	r3, r4
 80038f4:	eb18 0303 	adds.w	r3, r8, r3
 80038f8:	60bb      	str	r3, [r7, #8]
 80038fa:	462b      	mov	r3, r5
 80038fc:	eb49 0303 	adc.w	r3, r9, r3
 8003900:	60fb      	str	r3, [r7, #12]
 8003902:	f04f 0200 	mov.w	r2, #0
 8003906:	f04f 0300 	mov.w	r3, #0
 800390a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800390e:	4629      	mov	r1, r5
 8003910:	024b      	lsls	r3, r1, #9
 8003912:	4621      	mov	r1, r4
 8003914:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003918:	4621      	mov	r1, r4
 800391a:	024a      	lsls	r2, r1, #9
 800391c:	4610      	mov	r0, r2
 800391e:	4619      	mov	r1, r3
 8003920:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003922:	2200      	movs	r2, #0
 8003924:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003926:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003928:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800392c:	f7fc fcb0 	bl	8000290 <__aeabi_uldivmod>
 8003930:	4602      	mov	r2, r0
 8003932:	460b      	mov	r3, r1
 8003934:	4613      	mov	r3, r2
 8003936:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003938:	e058      	b.n	80039ec <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800393a:	4b38      	ldr	r3, [pc, #224]	@ (8003a1c <HAL_RCC_GetSysClockFreq+0x200>)
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	099b      	lsrs	r3, r3, #6
 8003940:	2200      	movs	r2, #0
 8003942:	4618      	mov	r0, r3
 8003944:	4611      	mov	r1, r2
 8003946:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800394a:	623b      	str	r3, [r7, #32]
 800394c:	2300      	movs	r3, #0
 800394e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003950:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003954:	4642      	mov	r2, r8
 8003956:	464b      	mov	r3, r9
 8003958:	f04f 0000 	mov.w	r0, #0
 800395c:	f04f 0100 	mov.w	r1, #0
 8003960:	0159      	lsls	r1, r3, #5
 8003962:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003966:	0150      	lsls	r0, r2, #5
 8003968:	4602      	mov	r2, r0
 800396a:	460b      	mov	r3, r1
 800396c:	4641      	mov	r1, r8
 800396e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003972:	4649      	mov	r1, r9
 8003974:	eb63 0b01 	sbc.w	fp, r3, r1
 8003978:	f04f 0200 	mov.w	r2, #0
 800397c:	f04f 0300 	mov.w	r3, #0
 8003980:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003984:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003988:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800398c:	ebb2 040a 	subs.w	r4, r2, sl
 8003990:	eb63 050b 	sbc.w	r5, r3, fp
 8003994:	f04f 0200 	mov.w	r2, #0
 8003998:	f04f 0300 	mov.w	r3, #0
 800399c:	00eb      	lsls	r3, r5, #3
 800399e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80039a2:	00e2      	lsls	r2, r4, #3
 80039a4:	4614      	mov	r4, r2
 80039a6:	461d      	mov	r5, r3
 80039a8:	4643      	mov	r3, r8
 80039aa:	18e3      	adds	r3, r4, r3
 80039ac:	603b      	str	r3, [r7, #0]
 80039ae:	464b      	mov	r3, r9
 80039b0:	eb45 0303 	adc.w	r3, r5, r3
 80039b4:	607b      	str	r3, [r7, #4]
 80039b6:	f04f 0200 	mov.w	r2, #0
 80039ba:	f04f 0300 	mov.w	r3, #0
 80039be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80039c2:	4629      	mov	r1, r5
 80039c4:	028b      	lsls	r3, r1, #10
 80039c6:	4621      	mov	r1, r4
 80039c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80039cc:	4621      	mov	r1, r4
 80039ce:	028a      	lsls	r2, r1, #10
 80039d0:	4610      	mov	r0, r2
 80039d2:	4619      	mov	r1, r3
 80039d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039d6:	2200      	movs	r2, #0
 80039d8:	61bb      	str	r3, [r7, #24]
 80039da:	61fa      	str	r2, [r7, #28]
 80039dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80039e0:	f7fc fc56 	bl	8000290 <__aeabi_uldivmod>
 80039e4:	4602      	mov	r2, r0
 80039e6:	460b      	mov	r3, r1
 80039e8:	4613      	mov	r3, r2
 80039ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80039ec:	4b0b      	ldr	r3, [pc, #44]	@ (8003a1c <HAL_RCC_GetSysClockFreq+0x200>)
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	0c1b      	lsrs	r3, r3, #16
 80039f2:	f003 0303 	and.w	r3, r3, #3
 80039f6:	3301      	adds	r3, #1
 80039f8:	005b      	lsls	r3, r3, #1
 80039fa:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80039fc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80039fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a00:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a04:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003a06:	e002      	b.n	8003a0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a08:	4b05      	ldr	r3, [pc, #20]	@ (8003a20 <HAL_RCC_GetSysClockFreq+0x204>)
 8003a0a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003a0c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3750      	adds	r7, #80	@ 0x50
 8003a14:	46bd      	mov	sp, r7
 8003a16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a1a:	bf00      	nop
 8003a1c:	40023800 	.word	0x40023800
 8003a20:	00f42400 	.word	0x00f42400
 8003a24:	007a1200 	.word	0x007a1200

08003a28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a2c:	4b03      	ldr	r3, [pc, #12]	@ (8003a3c <HAL_RCC_GetHCLKFreq+0x14>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	46bd      	mov	sp, r7
 8003a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a38:	4770      	bx	lr
 8003a3a:	bf00      	nop
 8003a3c:	20000000 	.word	0x20000000

08003a40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003a44:	f7ff fff0 	bl	8003a28 <HAL_RCC_GetHCLKFreq>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	4b05      	ldr	r3, [pc, #20]	@ (8003a60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	0a9b      	lsrs	r3, r3, #10
 8003a50:	f003 0307 	and.w	r3, r3, #7
 8003a54:	4903      	ldr	r1, [pc, #12]	@ (8003a64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a56:	5ccb      	ldrb	r3, [r1, r3]
 8003a58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	bd80      	pop	{r7, pc}
 8003a60:	40023800 	.word	0x40023800
 8003a64:	0800925c 	.word	0x0800925c

08003a68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003a6c:	f7ff ffdc 	bl	8003a28 <HAL_RCC_GetHCLKFreq>
 8003a70:	4602      	mov	r2, r0
 8003a72:	4b05      	ldr	r3, [pc, #20]	@ (8003a88 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	0b5b      	lsrs	r3, r3, #13
 8003a78:	f003 0307 	and.w	r3, r3, #7
 8003a7c:	4903      	ldr	r1, [pc, #12]	@ (8003a8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a7e:	5ccb      	ldrb	r3, [r1, r3]
 8003a80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	bd80      	pop	{r7, pc}
 8003a88:	40023800 	.word	0x40023800
 8003a8c:	0800925c 	.word	0x0800925c

08003a90 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
 8003a98:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	220f      	movs	r2, #15
 8003a9e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003aa0:	4b12      	ldr	r3, [pc, #72]	@ (8003aec <HAL_RCC_GetClockConfig+0x5c>)
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	f003 0203 	and.w	r2, r3, #3
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003aac:	4b0f      	ldr	r3, [pc, #60]	@ (8003aec <HAL_RCC_GetClockConfig+0x5c>)
 8003aae:	689b      	ldr	r3, [r3, #8]
 8003ab0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003ab8:	4b0c      	ldr	r3, [pc, #48]	@ (8003aec <HAL_RCC_GetClockConfig+0x5c>)
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003ac4:	4b09      	ldr	r3, [pc, #36]	@ (8003aec <HAL_RCC_GetClockConfig+0x5c>)
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	08db      	lsrs	r3, r3, #3
 8003aca:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003ad2:	4b07      	ldr	r3, [pc, #28]	@ (8003af0 <HAL_RCC_GetClockConfig+0x60>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f003 0207 	and.w	r2, r3, #7
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	601a      	str	r2, [r3, #0]
}
 8003ade:	bf00      	nop
 8003ae0:	370c      	adds	r7, #12
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae8:	4770      	bx	lr
 8003aea:	bf00      	nop
 8003aec:	40023800 	.word	0x40023800
 8003af0:	40023c00 	.word	0x40023c00

08003af4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b082      	sub	sp, #8
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d101      	bne.n	8003b06 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003b02:	2301      	movs	r3, #1
 8003b04:	e07b      	b.n	8003bfe <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d108      	bne.n	8003b20 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b16:	d009      	beq.n	8003b2c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	61da      	str	r2, [r3, #28]
 8003b1e:	e005      	b.n	8003b2c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2200      	movs	r2, #0
 8003b24:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2200      	movs	r2, #0
 8003b2a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d106      	bne.n	8003b4c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2200      	movs	r2, #0
 8003b42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	f7fc ffd2 	bl	8000af0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2202      	movs	r2, #2
 8003b50:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b62:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	689b      	ldr	r3, [r3, #8]
 8003b70:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003b74:	431a      	orrs	r2, r3
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	68db      	ldr	r3, [r3, #12]
 8003b7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b7e:	431a      	orrs	r2, r3
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	691b      	ldr	r3, [r3, #16]
 8003b84:	f003 0302 	and.w	r3, r3, #2
 8003b88:	431a      	orrs	r2, r3
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	695b      	ldr	r3, [r3, #20]
 8003b8e:	f003 0301 	and.w	r3, r3, #1
 8003b92:	431a      	orrs	r2, r3
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	699b      	ldr	r3, [r3, #24]
 8003b98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b9c:	431a      	orrs	r2, r3
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	69db      	ldr	r3, [r3, #28]
 8003ba2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003ba6:	431a      	orrs	r2, r3
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6a1b      	ldr	r3, [r3, #32]
 8003bac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bb0:	ea42 0103 	orr.w	r1, r2, r3
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bb8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	430a      	orrs	r2, r1
 8003bc2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	699b      	ldr	r3, [r3, #24]
 8003bc8:	0c1b      	lsrs	r3, r3, #16
 8003bca:	f003 0104 	and.w	r1, r3, #4
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd2:	f003 0210 	and.w	r2, r3, #16
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	430a      	orrs	r2, r1
 8003bdc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	69da      	ldr	r2, [r3, #28]
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003bec:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003bfc:	2300      	movs	r3, #0
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3708      	adds	r7, #8
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}

08003c06 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c06:	b580      	push	{r7, lr}
 8003c08:	b082      	sub	sp, #8
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d101      	bne.n	8003c18 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c14:	2301      	movs	r3, #1
 8003c16:	e041      	b.n	8003c9c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d106      	bne.n	8003c32 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2200      	movs	r2, #0
 8003c28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	f7fd fb2b 	bl	8001288 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2202      	movs	r2, #2
 8003c36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	3304      	adds	r3, #4
 8003c42:	4619      	mov	r1, r3
 8003c44:	4610      	mov	r0, r2
 8003c46:	f000 fc9f 	bl	8004588 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2201      	movs	r2, #1
 8003c56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2201      	movs	r2, #1
 8003c66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2201      	movs	r2, #1
 8003c6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2201      	movs	r2, #1
 8003c76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2201      	movs	r2, #1
 8003c7e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2201      	movs	r2, #1
 8003c86:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2201      	movs	r2, #1
 8003c96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003c9a:	2300      	movs	r3, #0
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	3708      	adds	r7, #8
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd80      	pop	{r7, pc}

08003ca4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b085      	sub	sp, #20
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cb2:	b2db      	uxtb	r3, r3
 8003cb4:	2b01      	cmp	r3, #1
 8003cb6:	d001      	beq.n	8003cbc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	e044      	b.n	8003d46 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2202      	movs	r2, #2
 8003cc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	68da      	ldr	r2, [r3, #12]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f042 0201 	orr.w	r2, r2, #1
 8003cd2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a1e      	ldr	r2, [pc, #120]	@ (8003d54 <HAL_TIM_Base_Start_IT+0xb0>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d018      	beq.n	8003d10 <HAL_TIM_Base_Start_IT+0x6c>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ce6:	d013      	beq.n	8003d10 <HAL_TIM_Base_Start_IT+0x6c>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a1a      	ldr	r2, [pc, #104]	@ (8003d58 <HAL_TIM_Base_Start_IT+0xb4>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d00e      	beq.n	8003d10 <HAL_TIM_Base_Start_IT+0x6c>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a19      	ldr	r2, [pc, #100]	@ (8003d5c <HAL_TIM_Base_Start_IT+0xb8>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d009      	beq.n	8003d10 <HAL_TIM_Base_Start_IT+0x6c>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a17      	ldr	r2, [pc, #92]	@ (8003d60 <HAL_TIM_Base_Start_IT+0xbc>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d004      	beq.n	8003d10 <HAL_TIM_Base_Start_IT+0x6c>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a16      	ldr	r2, [pc, #88]	@ (8003d64 <HAL_TIM_Base_Start_IT+0xc0>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d111      	bne.n	8003d34 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	f003 0307 	and.w	r3, r3, #7
 8003d1a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2b06      	cmp	r3, #6
 8003d20:	d010      	beq.n	8003d44 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f042 0201 	orr.w	r2, r2, #1
 8003d30:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d32:	e007      	b.n	8003d44 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f042 0201 	orr.w	r2, r2, #1
 8003d42:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003d44:	2300      	movs	r3, #0
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	3714      	adds	r7, #20
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d50:	4770      	bx	lr
 8003d52:	bf00      	nop
 8003d54:	40010000 	.word	0x40010000
 8003d58:	40000400 	.word	0x40000400
 8003d5c:	40000800 	.word	0x40000800
 8003d60:	40000c00 	.word	0x40000c00
 8003d64:	40014000 	.word	0x40014000

08003d68 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b082      	sub	sp, #8
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d101      	bne.n	8003d7a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	e041      	b.n	8003dfe <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d106      	bne.n	8003d94 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f000 f839 	bl	8003e06 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2202      	movs	r2, #2
 8003d98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	3304      	adds	r3, #4
 8003da4:	4619      	mov	r1, r3
 8003da6:	4610      	mov	r0, r2
 8003da8:	f000 fbee 	bl	8004588 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2201      	movs	r2, #1
 8003db0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2201      	movs	r2, #1
 8003db8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2201      	movs	r2, #1
 8003dd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2201      	movs	r2, #1
 8003de0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2201      	movs	r2, #1
 8003de8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2201      	movs	r2, #1
 8003df0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2201      	movs	r2, #1
 8003df8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003dfc:	2300      	movs	r3, #0
}
 8003dfe:	4618      	mov	r0, r3
 8003e00:	3708      	adds	r7, #8
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}

08003e06 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003e06:	b480      	push	{r7}
 8003e08:	b083      	sub	sp, #12
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003e0e:	bf00      	nop
 8003e10:	370c      	adds	r7, #12
 8003e12:	46bd      	mov	sp, r7
 8003e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e18:	4770      	bx	lr
	...

08003e1c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b084      	sub	sp, #16
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
 8003e24:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d109      	bne.n	8003e40 <HAL_TIM_PWM_Start+0x24>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e32:	b2db      	uxtb	r3, r3
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	bf14      	ite	ne
 8003e38:	2301      	movne	r3, #1
 8003e3a:	2300      	moveq	r3, #0
 8003e3c:	b2db      	uxtb	r3, r3
 8003e3e:	e022      	b.n	8003e86 <HAL_TIM_PWM_Start+0x6a>
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	2b04      	cmp	r3, #4
 8003e44:	d109      	bne.n	8003e5a <HAL_TIM_PWM_Start+0x3e>
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	2b01      	cmp	r3, #1
 8003e50:	bf14      	ite	ne
 8003e52:	2301      	movne	r3, #1
 8003e54:	2300      	moveq	r3, #0
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	e015      	b.n	8003e86 <HAL_TIM_PWM_Start+0x6a>
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	2b08      	cmp	r3, #8
 8003e5e:	d109      	bne.n	8003e74 <HAL_TIM_PWM_Start+0x58>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e66:	b2db      	uxtb	r3, r3
 8003e68:	2b01      	cmp	r3, #1
 8003e6a:	bf14      	ite	ne
 8003e6c:	2301      	movne	r3, #1
 8003e6e:	2300      	moveq	r3, #0
 8003e70:	b2db      	uxtb	r3, r3
 8003e72:	e008      	b.n	8003e86 <HAL_TIM_PWM_Start+0x6a>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e7a:	b2db      	uxtb	r3, r3
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	bf14      	ite	ne
 8003e80:	2301      	movne	r3, #1
 8003e82:	2300      	moveq	r3, #0
 8003e84:	b2db      	uxtb	r3, r3
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d001      	beq.n	8003e8e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e068      	b.n	8003f60 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d104      	bne.n	8003e9e <HAL_TIM_PWM_Start+0x82>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2202      	movs	r2, #2
 8003e98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e9c:	e013      	b.n	8003ec6 <HAL_TIM_PWM_Start+0xaa>
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	2b04      	cmp	r3, #4
 8003ea2:	d104      	bne.n	8003eae <HAL_TIM_PWM_Start+0x92>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2202      	movs	r2, #2
 8003ea8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003eac:	e00b      	b.n	8003ec6 <HAL_TIM_PWM_Start+0xaa>
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	2b08      	cmp	r3, #8
 8003eb2:	d104      	bne.n	8003ebe <HAL_TIM_PWM_Start+0xa2>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2202      	movs	r2, #2
 8003eb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ebc:	e003      	b.n	8003ec6 <HAL_TIM_PWM_Start+0xaa>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2202      	movs	r2, #2
 8003ec2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	2201      	movs	r2, #1
 8003ecc:	6839      	ldr	r1, [r7, #0]
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f000 fe06 	bl	8004ae0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a23      	ldr	r2, [pc, #140]	@ (8003f68 <HAL_TIM_PWM_Start+0x14c>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d107      	bne.n	8003eee <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003eec:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a1d      	ldr	r2, [pc, #116]	@ (8003f68 <HAL_TIM_PWM_Start+0x14c>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d018      	beq.n	8003f2a <HAL_TIM_PWM_Start+0x10e>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f00:	d013      	beq.n	8003f2a <HAL_TIM_PWM_Start+0x10e>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a19      	ldr	r2, [pc, #100]	@ (8003f6c <HAL_TIM_PWM_Start+0x150>)
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d00e      	beq.n	8003f2a <HAL_TIM_PWM_Start+0x10e>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a17      	ldr	r2, [pc, #92]	@ (8003f70 <HAL_TIM_PWM_Start+0x154>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d009      	beq.n	8003f2a <HAL_TIM_PWM_Start+0x10e>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4a16      	ldr	r2, [pc, #88]	@ (8003f74 <HAL_TIM_PWM_Start+0x158>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d004      	beq.n	8003f2a <HAL_TIM_PWM_Start+0x10e>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a14      	ldr	r2, [pc, #80]	@ (8003f78 <HAL_TIM_PWM_Start+0x15c>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d111      	bne.n	8003f4e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	f003 0307 	and.w	r3, r3, #7
 8003f34:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	2b06      	cmp	r3, #6
 8003f3a:	d010      	beq.n	8003f5e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f042 0201 	orr.w	r2, r2, #1
 8003f4a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f4c:	e007      	b.n	8003f5e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f042 0201 	orr.w	r2, r2, #1
 8003f5c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f5e:	2300      	movs	r3, #0
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	3710      	adds	r7, #16
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}
 8003f68:	40010000 	.word	0x40010000
 8003f6c:	40000400 	.word	0x40000400
 8003f70:	40000800 	.word	0x40000800
 8003f74:	40000c00 	.word	0x40000c00
 8003f78:	40014000 	.word	0x40014000

08003f7c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
 8003f84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	6839      	ldr	r1, [r7, #0]
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f000 fda6 	bl	8004ae0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a29      	ldr	r2, [pc, #164]	@ (8004040 <HAL_TIM_PWM_Stop+0xc4>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d117      	bne.n	8003fce <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	6a1a      	ldr	r2, [r3, #32]
 8003fa4:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003fa8:	4013      	ands	r3, r2
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d10f      	bne.n	8003fce <HAL_TIM_PWM_Stop+0x52>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	6a1a      	ldr	r2, [r3, #32]
 8003fb4:	f240 4344 	movw	r3, #1092	@ 0x444
 8003fb8:	4013      	ands	r3, r2
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d107      	bne.n	8003fce <HAL_TIM_PWM_Stop+0x52>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003fcc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	6a1a      	ldr	r2, [r3, #32]
 8003fd4:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003fd8:	4013      	ands	r3, r2
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d10f      	bne.n	8003ffe <HAL_TIM_PWM_Stop+0x82>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	6a1a      	ldr	r2, [r3, #32]
 8003fe4:	f240 4344 	movw	r3, #1092	@ 0x444
 8003fe8:	4013      	ands	r3, r2
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d107      	bne.n	8003ffe <HAL_TIM_PWM_Stop+0x82>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f022 0201 	bic.w	r2, r2, #1
 8003ffc:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d104      	bne.n	800400e <HAL_TIM_PWM_Stop+0x92>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2201      	movs	r2, #1
 8004008:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800400c:	e013      	b.n	8004036 <HAL_TIM_PWM_Stop+0xba>
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	2b04      	cmp	r3, #4
 8004012:	d104      	bne.n	800401e <HAL_TIM_PWM_Stop+0xa2>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2201      	movs	r2, #1
 8004018:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800401c:	e00b      	b.n	8004036 <HAL_TIM_PWM_Stop+0xba>
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	2b08      	cmp	r3, #8
 8004022:	d104      	bne.n	800402e <HAL_TIM_PWM_Stop+0xb2>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2201      	movs	r2, #1
 8004028:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800402c:	e003      	b.n	8004036 <HAL_TIM_PWM_Stop+0xba>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2201      	movs	r2, #1
 8004032:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8004036:	2300      	movs	r3, #0
}
 8004038:	4618      	mov	r0, r3
 800403a:	3708      	adds	r7, #8
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}
 8004040:	40010000 	.word	0x40010000

08004044 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b084      	sub	sp, #16
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	68db      	ldr	r3, [r3, #12]
 8004052:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	691b      	ldr	r3, [r3, #16]
 800405a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	f003 0302 	and.w	r3, r3, #2
 8004062:	2b00      	cmp	r3, #0
 8004064:	d020      	beq.n	80040a8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	f003 0302 	and.w	r3, r3, #2
 800406c:	2b00      	cmp	r3, #0
 800406e:	d01b      	beq.n	80040a8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f06f 0202 	mvn.w	r2, #2
 8004078:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2201      	movs	r2, #1
 800407e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	699b      	ldr	r3, [r3, #24]
 8004086:	f003 0303 	and.w	r3, r3, #3
 800408a:	2b00      	cmp	r3, #0
 800408c:	d003      	beq.n	8004096 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f000 fa5b 	bl	800454a <HAL_TIM_IC_CaptureCallback>
 8004094:	e005      	b.n	80040a2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	f000 fa4d 	bl	8004536 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800409c:	6878      	ldr	r0, [r7, #4]
 800409e:	f000 fa5e 	bl	800455e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2200      	movs	r2, #0
 80040a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80040a8:	68bb      	ldr	r3, [r7, #8]
 80040aa:	f003 0304 	and.w	r3, r3, #4
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d020      	beq.n	80040f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	f003 0304 	and.w	r3, r3, #4
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d01b      	beq.n	80040f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f06f 0204 	mvn.w	r2, #4
 80040c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2202      	movs	r2, #2
 80040ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	699b      	ldr	r3, [r3, #24]
 80040d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d003      	beq.n	80040e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f000 fa35 	bl	800454a <HAL_TIM_IC_CaptureCallback>
 80040e0:	e005      	b.n	80040ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f000 fa27 	bl	8004536 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	f000 fa38 	bl	800455e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2200      	movs	r2, #0
 80040f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	f003 0308 	and.w	r3, r3, #8
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d020      	beq.n	8004140 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	f003 0308 	and.w	r3, r3, #8
 8004104:	2b00      	cmp	r3, #0
 8004106:	d01b      	beq.n	8004140 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f06f 0208 	mvn.w	r2, #8
 8004110:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2204      	movs	r2, #4
 8004116:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	69db      	ldr	r3, [r3, #28]
 800411e:	f003 0303 	and.w	r3, r3, #3
 8004122:	2b00      	cmp	r3, #0
 8004124:	d003      	beq.n	800412e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f000 fa0f 	bl	800454a <HAL_TIM_IC_CaptureCallback>
 800412c:	e005      	b.n	800413a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800412e:	6878      	ldr	r0, [r7, #4]
 8004130:	f000 fa01 	bl	8004536 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004134:	6878      	ldr	r0, [r7, #4]
 8004136:	f000 fa12 	bl	800455e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2200      	movs	r2, #0
 800413e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	f003 0310 	and.w	r3, r3, #16
 8004146:	2b00      	cmp	r3, #0
 8004148:	d020      	beq.n	800418c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	f003 0310 	and.w	r3, r3, #16
 8004150:	2b00      	cmp	r3, #0
 8004152:	d01b      	beq.n	800418c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f06f 0210 	mvn.w	r2, #16
 800415c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2208      	movs	r2, #8
 8004162:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	69db      	ldr	r3, [r3, #28]
 800416a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800416e:	2b00      	cmp	r3, #0
 8004170:	d003      	beq.n	800417a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004172:	6878      	ldr	r0, [r7, #4]
 8004174:	f000 f9e9 	bl	800454a <HAL_TIM_IC_CaptureCallback>
 8004178:	e005      	b.n	8004186 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f000 f9db 	bl	8004536 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004180:	6878      	ldr	r0, [r7, #4]
 8004182:	f000 f9ec 	bl	800455e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2200      	movs	r2, #0
 800418a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	f003 0301 	and.w	r3, r3, #1
 8004192:	2b00      	cmp	r3, #0
 8004194:	d00c      	beq.n	80041b0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	f003 0301 	and.w	r3, r3, #1
 800419c:	2b00      	cmp	r3, #0
 800419e:	d007      	beq.n	80041b0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f06f 0201 	mvn.w	r2, #1
 80041a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f7fc fc4a 	bl	8000a44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d00c      	beq.n	80041d4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d007      	beq.n	80041d4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80041cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f000 fd24 	bl	8004c1c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d00c      	beq.n	80041f8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d007      	beq.n	80041f8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80041f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f000 f9bd 	bl	8004572 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	f003 0320 	and.w	r3, r3, #32
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d00c      	beq.n	800421c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	f003 0320 	and.w	r3, r3, #32
 8004208:	2b00      	cmp	r3, #0
 800420a:	d007      	beq.n	800421c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f06f 0220 	mvn.w	r2, #32
 8004214:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	f000 fcf6 	bl	8004c08 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800421c:	bf00      	nop
 800421e:	3710      	adds	r7, #16
 8004220:	46bd      	mov	sp, r7
 8004222:	bd80      	pop	{r7, pc}

08004224 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b086      	sub	sp, #24
 8004228:	af00      	add	r7, sp, #0
 800422a:	60f8      	str	r0, [r7, #12]
 800422c:	60b9      	str	r1, [r7, #8]
 800422e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004230:	2300      	movs	r3, #0
 8004232:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800423a:	2b01      	cmp	r3, #1
 800423c:	d101      	bne.n	8004242 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800423e:	2302      	movs	r3, #2
 8004240:	e0ae      	b.n	80043a0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	2201      	movs	r2, #1
 8004246:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2b0c      	cmp	r3, #12
 800424e:	f200 809f 	bhi.w	8004390 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004252:	a201      	add	r2, pc, #4	@ (adr r2, 8004258 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004258:	0800428d 	.word	0x0800428d
 800425c:	08004391 	.word	0x08004391
 8004260:	08004391 	.word	0x08004391
 8004264:	08004391 	.word	0x08004391
 8004268:	080042cd 	.word	0x080042cd
 800426c:	08004391 	.word	0x08004391
 8004270:	08004391 	.word	0x08004391
 8004274:	08004391 	.word	0x08004391
 8004278:	0800430f 	.word	0x0800430f
 800427c:	08004391 	.word	0x08004391
 8004280:	08004391 	.word	0x08004391
 8004284:	08004391 	.word	0x08004391
 8004288:	0800434f 	.word	0x0800434f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	68b9      	ldr	r1, [r7, #8]
 8004292:	4618      	mov	r0, r3
 8004294:	f000 f9fe 	bl	8004694 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	699a      	ldr	r2, [r3, #24]
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f042 0208 	orr.w	r2, r2, #8
 80042a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	699a      	ldr	r2, [r3, #24]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f022 0204 	bic.w	r2, r2, #4
 80042b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	6999      	ldr	r1, [r3, #24]
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	691a      	ldr	r2, [r3, #16]
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	430a      	orrs	r2, r1
 80042c8:	619a      	str	r2, [r3, #24]
      break;
 80042ca:	e064      	b.n	8004396 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	68b9      	ldr	r1, [r7, #8]
 80042d2:	4618      	mov	r0, r3
 80042d4:	f000 fa44 	bl	8004760 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	699a      	ldr	r2, [r3, #24]
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80042e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	699a      	ldr	r2, [r3, #24]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	6999      	ldr	r1, [r3, #24]
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	691b      	ldr	r3, [r3, #16]
 8004302:	021a      	lsls	r2, r3, #8
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	430a      	orrs	r2, r1
 800430a:	619a      	str	r2, [r3, #24]
      break;
 800430c:	e043      	b.n	8004396 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	68b9      	ldr	r1, [r7, #8]
 8004314:	4618      	mov	r0, r3
 8004316:	f000 fa8f 	bl	8004838 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	69da      	ldr	r2, [r3, #28]
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f042 0208 	orr.w	r2, r2, #8
 8004328:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	69da      	ldr	r2, [r3, #28]
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f022 0204 	bic.w	r2, r2, #4
 8004338:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	69d9      	ldr	r1, [r3, #28]
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	691a      	ldr	r2, [r3, #16]
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	430a      	orrs	r2, r1
 800434a:	61da      	str	r2, [r3, #28]
      break;
 800434c:	e023      	b.n	8004396 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	68b9      	ldr	r1, [r7, #8]
 8004354:	4618      	mov	r0, r3
 8004356:	f000 fad9 	bl	800490c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	69da      	ldr	r2, [r3, #28]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004368:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	69da      	ldr	r2, [r3, #28]
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004378:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	69d9      	ldr	r1, [r3, #28]
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	691b      	ldr	r3, [r3, #16]
 8004384:	021a      	lsls	r2, r3, #8
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	430a      	orrs	r2, r1
 800438c:	61da      	str	r2, [r3, #28]
      break;
 800438e:	e002      	b.n	8004396 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	75fb      	strb	r3, [r7, #23]
      break;
 8004394:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2200      	movs	r2, #0
 800439a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800439e:	7dfb      	ldrb	r3, [r7, #23]
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	3718      	adds	r7, #24
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}

080043a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b084      	sub	sp, #16
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
 80043b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80043b2:	2300      	movs	r3, #0
 80043b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d101      	bne.n	80043c4 <HAL_TIM_ConfigClockSource+0x1c>
 80043c0:	2302      	movs	r3, #2
 80043c2:	e0b4      	b.n	800452e <HAL_TIM_ConfigClockSource+0x186>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2201      	movs	r2, #1
 80043c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2202      	movs	r2, #2
 80043d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80043e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80043ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	68ba      	ldr	r2, [r7, #8]
 80043f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043fc:	d03e      	beq.n	800447c <HAL_TIM_ConfigClockSource+0xd4>
 80043fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004402:	f200 8087 	bhi.w	8004514 <HAL_TIM_ConfigClockSource+0x16c>
 8004406:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800440a:	f000 8086 	beq.w	800451a <HAL_TIM_ConfigClockSource+0x172>
 800440e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004412:	d87f      	bhi.n	8004514 <HAL_TIM_ConfigClockSource+0x16c>
 8004414:	2b70      	cmp	r3, #112	@ 0x70
 8004416:	d01a      	beq.n	800444e <HAL_TIM_ConfigClockSource+0xa6>
 8004418:	2b70      	cmp	r3, #112	@ 0x70
 800441a:	d87b      	bhi.n	8004514 <HAL_TIM_ConfigClockSource+0x16c>
 800441c:	2b60      	cmp	r3, #96	@ 0x60
 800441e:	d050      	beq.n	80044c2 <HAL_TIM_ConfigClockSource+0x11a>
 8004420:	2b60      	cmp	r3, #96	@ 0x60
 8004422:	d877      	bhi.n	8004514 <HAL_TIM_ConfigClockSource+0x16c>
 8004424:	2b50      	cmp	r3, #80	@ 0x50
 8004426:	d03c      	beq.n	80044a2 <HAL_TIM_ConfigClockSource+0xfa>
 8004428:	2b50      	cmp	r3, #80	@ 0x50
 800442a:	d873      	bhi.n	8004514 <HAL_TIM_ConfigClockSource+0x16c>
 800442c:	2b40      	cmp	r3, #64	@ 0x40
 800442e:	d058      	beq.n	80044e2 <HAL_TIM_ConfigClockSource+0x13a>
 8004430:	2b40      	cmp	r3, #64	@ 0x40
 8004432:	d86f      	bhi.n	8004514 <HAL_TIM_ConfigClockSource+0x16c>
 8004434:	2b30      	cmp	r3, #48	@ 0x30
 8004436:	d064      	beq.n	8004502 <HAL_TIM_ConfigClockSource+0x15a>
 8004438:	2b30      	cmp	r3, #48	@ 0x30
 800443a:	d86b      	bhi.n	8004514 <HAL_TIM_ConfigClockSource+0x16c>
 800443c:	2b20      	cmp	r3, #32
 800443e:	d060      	beq.n	8004502 <HAL_TIM_ConfigClockSource+0x15a>
 8004440:	2b20      	cmp	r3, #32
 8004442:	d867      	bhi.n	8004514 <HAL_TIM_ConfigClockSource+0x16c>
 8004444:	2b00      	cmp	r3, #0
 8004446:	d05c      	beq.n	8004502 <HAL_TIM_ConfigClockSource+0x15a>
 8004448:	2b10      	cmp	r3, #16
 800444a:	d05a      	beq.n	8004502 <HAL_TIM_ConfigClockSource+0x15a>
 800444c:	e062      	b.n	8004514 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800445e:	f000 fb1f 	bl	8004aa0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	689b      	ldr	r3, [r3, #8]
 8004468:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800446a:	68bb      	ldr	r3, [r7, #8]
 800446c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004470:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	68ba      	ldr	r2, [r7, #8]
 8004478:	609a      	str	r2, [r3, #8]
      break;
 800447a:	e04f      	b.n	800451c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800448c:	f000 fb08 	bl	8004aa0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	689a      	ldr	r2, [r3, #8]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800449e:	609a      	str	r2, [r3, #8]
      break;
 80044a0:	e03c      	b.n	800451c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80044ae:	461a      	mov	r2, r3
 80044b0:	f000 fa7c 	bl	80049ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	2150      	movs	r1, #80	@ 0x50
 80044ba:	4618      	mov	r0, r3
 80044bc:	f000 fad5 	bl	8004a6a <TIM_ITRx_SetConfig>
      break;
 80044c0:	e02c      	b.n	800451c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80044ce:	461a      	mov	r2, r3
 80044d0:	f000 fa9b 	bl	8004a0a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	2160      	movs	r1, #96	@ 0x60
 80044da:	4618      	mov	r0, r3
 80044dc:	f000 fac5 	bl	8004a6a <TIM_ITRx_SetConfig>
      break;
 80044e0:	e01c      	b.n	800451c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80044ee:	461a      	mov	r2, r3
 80044f0:	f000 fa5c 	bl	80049ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	2140      	movs	r1, #64	@ 0x40
 80044fa:	4618      	mov	r0, r3
 80044fc:	f000 fab5 	bl	8004a6a <TIM_ITRx_SetConfig>
      break;
 8004500:	e00c      	b.n	800451c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681a      	ldr	r2, [r3, #0]
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4619      	mov	r1, r3
 800450c:	4610      	mov	r0, r2
 800450e:	f000 faac 	bl	8004a6a <TIM_ITRx_SetConfig>
      break;
 8004512:	e003      	b.n	800451c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004514:	2301      	movs	r3, #1
 8004516:	73fb      	strb	r3, [r7, #15]
      break;
 8004518:	e000      	b.n	800451c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800451a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2201      	movs	r2, #1
 8004520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2200      	movs	r2, #0
 8004528:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800452c:	7bfb      	ldrb	r3, [r7, #15]
}
 800452e:	4618      	mov	r0, r3
 8004530:	3710      	adds	r7, #16
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}

08004536 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004536:	b480      	push	{r7}
 8004538:	b083      	sub	sp, #12
 800453a:	af00      	add	r7, sp, #0
 800453c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800453e:	bf00      	nop
 8004540:	370c      	adds	r7, #12
 8004542:	46bd      	mov	sp, r7
 8004544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004548:	4770      	bx	lr

0800454a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800454a:	b480      	push	{r7}
 800454c:	b083      	sub	sp, #12
 800454e:	af00      	add	r7, sp, #0
 8004550:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004552:	bf00      	nop
 8004554:	370c      	adds	r7, #12
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr

0800455e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800455e:	b480      	push	{r7}
 8004560:	b083      	sub	sp, #12
 8004562:	af00      	add	r7, sp, #0
 8004564:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004566:	bf00      	nop
 8004568:	370c      	adds	r7, #12
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr

08004572 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004572:	b480      	push	{r7}
 8004574:	b083      	sub	sp, #12
 8004576:	af00      	add	r7, sp, #0
 8004578:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800457a:	bf00      	nop
 800457c:	370c      	adds	r7, #12
 800457e:	46bd      	mov	sp, r7
 8004580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004584:	4770      	bx	lr
	...

08004588 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004588:	b480      	push	{r7}
 800458a:	b085      	sub	sp, #20
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
 8004590:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	4a37      	ldr	r2, [pc, #220]	@ (8004678 <TIM_Base_SetConfig+0xf0>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d00f      	beq.n	80045c0 <TIM_Base_SetConfig+0x38>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045a6:	d00b      	beq.n	80045c0 <TIM_Base_SetConfig+0x38>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	4a34      	ldr	r2, [pc, #208]	@ (800467c <TIM_Base_SetConfig+0xf4>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d007      	beq.n	80045c0 <TIM_Base_SetConfig+0x38>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	4a33      	ldr	r2, [pc, #204]	@ (8004680 <TIM_Base_SetConfig+0xf8>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d003      	beq.n	80045c0 <TIM_Base_SetConfig+0x38>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	4a32      	ldr	r2, [pc, #200]	@ (8004684 <TIM_Base_SetConfig+0xfc>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d108      	bne.n	80045d2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	68fa      	ldr	r2, [r7, #12]
 80045ce:	4313      	orrs	r3, r2
 80045d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	4a28      	ldr	r2, [pc, #160]	@ (8004678 <TIM_Base_SetConfig+0xf0>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d01b      	beq.n	8004612 <TIM_Base_SetConfig+0x8a>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045e0:	d017      	beq.n	8004612 <TIM_Base_SetConfig+0x8a>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	4a25      	ldr	r2, [pc, #148]	@ (800467c <TIM_Base_SetConfig+0xf4>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d013      	beq.n	8004612 <TIM_Base_SetConfig+0x8a>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	4a24      	ldr	r2, [pc, #144]	@ (8004680 <TIM_Base_SetConfig+0xf8>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d00f      	beq.n	8004612 <TIM_Base_SetConfig+0x8a>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	4a23      	ldr	r2, [pc, #140]	@ (8004684 <TIM_Base_SetConfig+0xfc>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d00b      	beq.n	8004612 <TIM_Base_SetConfig+0x8a>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	4a22      	ldr	r2, [pc, #136]	@ (8004688 <TIM_Base_SetConfig+0x100>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d007      	beq.n	8004612 <TIM_Base_SetConfig+0x8a>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	4a21      	ldr	r2, [pc, #132]	@ (800468c <TIM_Base_SetConfig+0x104>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d003      	beq.n	8004612 <TIM_Base_SetConfig+0x8a>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	4a20      	ldr	r2, [pc, #128]	@ (8004690 <TIM_Base_SetConfig+0x108>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d108      	bne.n	8004624 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004618:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	68db      	ldr	r3, [r3, #12]
 800461e:	68fa      	ldr	r2, [r7, #12]
 8004620:	4313      	orrs	r3, r2
 8004622:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	695b      	ldr	r3, [r3, #20]
 800462e:	4313      	orrs	r3, r2
 8004630:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	689a      	ldr	r2, [r3, #8]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	4a0c      	ldr	r2, [pc, #48]	@ (8004678 <TIM_Base_SetConfig+0xf0>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d103      	bne.n	8004652 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	691a      	ldr	r2, [r3, #16]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f043 0204 	orr.w	r2, r3, #4
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2201      	movs	r2, #1
 8004662:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	68fa      	ldr	r2, [r7, #12]
 8004668:	601a      	str	r2, [r3, #0]
}
 800466a:	bf00      	nop
 800466c:	3714      	adds	r7, #20
 800466e:	46bd      	mov	sp, r7
 8004670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004674:	4770      	bx	lr
 8004676:	bf00      	nop
 8004678:	40010000 	.word	0x40010000
 800467c:	40000400 	.word	0x40000400
 8004680:	40000800 	.word	0x40000800
 8004684:	40000c00 	.word	0x40000c00
 8004688:	40014000 	.word	0x40014000
 800468c:	40014400 	.word	0x40014400
 8004690:	40014800 	.word	0x40014800

08004694 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004694:	b480      	push	{r7}
 8004696:	b087      	sub	sp, #28
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
 800469c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6a1b      	ldr	r3, [r3, #32]
 80046a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6a1b      	ldr	r3, [r3, #32]
 80046a8:	f023 0201 	bic.w	r2, r3, #1
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	699b      	ldr	r3, [r3, #24]
 80046ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	f023 0303 	bic.w	r3, r3, #3
 80046ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	68fa      	ldr	r2, [r7, #12]
 80046d2:	4313      	orrs	r3, r2
 80046d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	f023 0302 	bic.w	r3, r3, #2
 80046dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	697a      	ldr	r2, [r7, #20]
 80046e4:	4313      	orrs	r3, r2
 80046e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	4a1c      	ldr	r2, [pc, #112]	@ (800475c <TIM_OC1_SetConfig+0xc8>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d10c      	bne.n	800470a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	f023 0308 	bic.w	r3, r3, #8
 80046f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	68db      	ldr	r3, [r3, #12]
 80046fc:	697a      	ldr	r2, [r7, #20]
 80046fe:	4313      	orrs	r3, r2
 8004700:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	f023 0304 	bic.w	r3, r3, #4
 8004708:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	4a13      	ldr	r2, [pc, #76]	@ (800475c <TIM_OC1_SetConfig+0xc8>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d111      	bne.n	8004736 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004718:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800471a:	693b      	ldr	r3, [r7, #16]
 800471c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004720:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	695b      	ldr	r3, [r3, #20]
 8004726:	693a      	ldr	r2, [r7, #16]
 8004728:	4313      	orrs	r3, r2
 800472a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	699b      	ldr	r3, [r3, #24]
 8004730:	693a      	ldr	r2, [r7, #16]
 8004732:	4313      	orrs	r3, r2
 8004734:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	693a      	ldr	r2, [r7, #16]
 800473a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	68fa      	ldr	r2, [r7, #12]
 8004740:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	685a      	ldr	r2, [r3, #4]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	697a      	ldr	r2, [r7, #20]
 800474e:	621a      	str	r2, [r3, #32]
}
 8004750:	bf00      	nop
 8004752:	371c      	adds	r7, #28
 8004754:	46bd      	mov	sp, r7
 8004756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475a:	4770      	bx	lr
 800475c:	40010000 	.word	0x40010000

08004760 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004760:	b480      	push	{r7}
 8004762:	b087      	sub	sp, #28
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6a1b      	ldr	r3, [r3, #32]
 800476e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6a1b      	ldr	r3, [r3, #32]
 8004774:	f023 0210 	bic.w	r2, r3, #16
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	699b      	ldr	r3, [r3, #24]
 8004786:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800478e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004796:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	021b      	lsls	r3, r3, #8
 800479e:	68fa      	ldr	r2, [r7, #12]
 80047a0:	4313      	orrs	r3, r2
 80047a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	f023 0320 	bic.w	r3, r3, #32
 80047aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	689b      	ldr	r3, [r3, #8]
 80047b0:	011b      	lsls	r3, r3, #4
 80047b2:	697a      	ldr	r2, [r7, #20]
 80047b4:	4313      	orrs	r3, r2
 80047b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	4a1e      	ldr	r2, [pc, #120]	@ (8004834 <TIM_OC2_SetConfig+0xd4>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d10d      	bne.n	80047dc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80047c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	68db      	ldr	r3, [r3, #12]
 80047cc:	011b      	lsls	r3, r3, #4
 80047ce:	697a      	ldr	r2, [r7, #20]
 80047d0:	4313      	orrs	r3, r2
 80047d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80047d4:	697b      	ldr	r3, [r7, #20]
 80047d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80047da:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	4a15      	ldr	r2, [pc, #84]	@ (8004834 <TIM_OC2_SetConfig+0xd4>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d113      	bne.n	800480c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80047ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80047ec:	693b      	ldr	r3, [r7, #16]
 80047ee:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80047f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	695b      	ldr	r3, [r3, #20]
 80047f8:	009b      	lsls	r3, r3, #2
 80047fa:	693a      	ldr	r2, [r7, #16]
 80047fc:	4313      	orrs	r3, r2
 80047fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	699b      	ldr	r3, [r3, #24]
 8004804:	009b      	lsls	r3, r3, #2
 8004806:	693a      	ldr	r2, [r7, #16]
 8004808:	4313      	orrs	r3, r2
 800480a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	693a      	ldr	r2, [r7, #16]
 8004810:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	68fa      	ldr	r2, [r7, #12]
 8004816:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	685a      	ldr	r2, [r3, #4]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	697a      	ldr	r2, [r7, #20]
 8004824:	621a      	str	r2, [r3, #32]
}
 8004826:	bf00      	nop
 8004828:	371c      	adds	r7, #28
 800482a:	46bd      	mov	sp, r7
 800482c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004830:	4770      	bx	lr
 8004832:	bf00      	nop
 8004834:	40010000 	.word	0x40010000

08004838 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004838:	b480      	push	{r7}
 800483a:	b087      	sub	sp, #28
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
 8004840:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6a1b      	ldr	r3, [r3, #32]
 8004846:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6a1b      	ldr	r3, [r3, #32]
 800484c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	69db      	ldr	r3, [r3, #28]
 800485e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004866:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	f023 0303 	bic.w	r3, r3, #3
 800486e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	68fa      	ldr	r2, [r7, #12]
 8004876:	4313      	orrs	r3, r2
 8004878:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004880:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	021b      	lsls	r3, r3, #8
 8004888:	697a      	ldr	r2, [r7, #20]
 800488a:	4313      	orrs	r3, r2
 800488c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	4a1d      	ldr	r2, [pc, #116]	@ (8004908 <TIM_OC3_SetConfig+0xd0>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d10d      	bne.n	80048b2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004896:	697b      	ldr	r3, [r7, #20]
 8004898:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800489c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	68db      	ldr	r3, [r3, #12]
 80048a2:	021b      	lsls	r3, r3, #8
 80048a4:	697a      	ldr	r2, [r7, #20]
 80048a6:	4313      	orrs	r3, r2
 80048a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80048b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	4a14      	ldr	r2, [pc, #80]	@ (8004908 <TIM_OC3_SetConfig+0xd0>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d113      	bne.n	80048e2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80048c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80048c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	695b      	ldr	r3, [r3, #20]
 80048ce:	011b      	lsls	r3, r3, #4
 80048d0:	693a      	ldr	r2, [r7, #16]
 80048d2:	4313      	orrs	r3, r2
 80048d4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	699b      	ldr	r3, [r3, #24]
 80048da:	011b      	lsls	r3, r3, #4
 80048dc:	693a      	ldr	r2, [r7, #16]
 80048de:	4313      	orrs	r3, r2
 80048e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	693a      	ldr	r2, [r7, #16]
 80048e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	68fa      	ldr	r2, [r7, #12]
 80048ec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	685a      	ldr	r2, [r3, #4]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	697a      	ldr	r2, [r7, #20]
 80048fa:	621a      	str	r2, [r3, #32]
}
 80048fc:	bf00      	nop
 80048fe:	371c      	adds	r7, #28
 8004900:	46bd      	mov	sp, r7
 8004902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004906:	4770      	bx	lr
 8004908:	40010000 	.word	0x40010000

0800490c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800490c:	b480      	push	{r7}
 800490e:	b087      	sub	sp, #28
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
 8004914:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6a1b      	ldr	r3, [r3, #32]
 800491a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6a1b      	ldr	r3, [r3, #32]
 8004920:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	69db      	ldr	r3, [r3, #28]
 8004932:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800493a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004942:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	021b      	lsls	r3, r3, #8
 800494a:	68fa      	ldr	r2, [r7, #12]
 800494c:	4313      	orrs	r3, r2
 800494e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004956:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	031b      	lsls	r3, r3, #12
 800495e:	693a      	ldr	r2, [r7, #16]
 8004960:	4313      	orrs	r3, r2
 8004962:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	4a10      	ldr	r2, [pc, #64]	@ (80049a8 <TIM_OC4_SetConfig+0x9c>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d109      	bne.n	8004980 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800496c:	697b      	ldr	r3, [r7, #20]
 800496e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004972:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	695b      	ldr	r3, [r3, #20]
 8004978:	019b      	lsls	r3, r3, #6
 800497a:	697a      	ldr	r2, [r7, #20]
 800497c:	4313      	orrs	r3, r2
 800497e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	697a      	ldr	r2, [r7, #20]
 8004984:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	68fa      	ldr	r2, [r7, #12]
 800498a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	685a      	ldr	r2, [r3, #4]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	693a      	ldr	r2, [r7, #16]
 8004998:	621a      	str	r2, [r3, #32]
}
 800499a:	bf00      	nop
 800499c:	371c      	adds	r7, #28
 800499e:	46bd      	mov	sp, r7
 80049a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a4:	4770      	bx	lr
 80049a6:	bf00      	nop
 80049a8:	40010000 	.word	0x40010000

080049ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b087      	sub	sp, #28
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	60f8      	str	r0, [r7, #12]
 80049b4:	60b9      	str	r1, [r7, #8]
 80049b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	6a1b      	ldr	r3, [r3, #32]
 80049bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	6a1b      	ldr	r3, [r3, #32]
 80049c2:	f023 0201 	bic.w	r2, r3, #1
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	699b      	ldr	r3, [r3, #24]
 80049ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80049d0:	693b      	ldr	r3, [r7, #16]
 80049d2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80049d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	011b      	lsls	r3, r3, #4
 80049dc:	693a      	ldr	r2, [r7, #16]
 80049de:	4313      	orrs	r3, r2
 80049e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	f023 030a 	bic.w	r3, r3, #10
 80049e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80049ea:	697a      	ldr	r2, [r7, #20]
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	4313      	orrs	r3, r2
 80049f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	693a      	ldr	r2, [r7, #16]
 80049f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	697a      	ldr	r2, [r7, #20]
 80049fc:	621a      	str	r2, [r3, #32]
}
 80049fe:	bf00      	nop
 8004a00:	371c      	adds	r7, #28
 8004a02:	46bd      	mov	sp, r7
 8004a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a08:	4770      	bx	lr

08004a0a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a0a:	b480      	push	{r7}
 8004a0c:	b087      	sub	sp, #28
 8004a0e:	af00      	add	r7, sp, #0
 8004a10:	60f8      	str	r0, [r7, #12]
 8004a12:	60b9      	str	r1, [r7, #8]
 8004a14:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	6a1b      	ldr	r3, [r3, #32]
 8004a1a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	6a1b      	ldr	r3, [r3, #32]
 8004a20:	f023 0210 	bic.w	r2, r3, #16
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	699b      	ldr	r3, [r3, #24]
 8004a2c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004a34:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	031b      	lsls	r3, r3, #12
 8004a3a:	693a      	ldr	r2, [r7, #16]
 8004a3c:	4313      	orrs	r3, r2
 8004a3e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004a40:	697b      	ldr	r3, [r7, #20]
 8004a42:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004a46:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	011b      	lsls	r3, r3, #4
 8004a4c:	697a      	ldr	r2, [r7, #20]
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	693a      	ldr	r2, [r7, #16]
 8004a56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	697a      	ldr	r2, [r7, #20]
 8004a5c:	621a      	str	r2, [r3, #32]
}
 8004a5e:	bf00      	nop
 8004a60:	371c      	adds	r7, #28
 8004a62:	46bd      	mov	sp, r7
 8004a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a68:	4770      	bx	lr

08004a6a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004a6a:	b480      	push	{r7}
 8004a6c:	b085      	sub	sp, #20
 8004a6e:	af00      	add	r7, sp, #0
 8004a70:	6078      	str	r0, [r7, #4]
 8004a72:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a80:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004a82:	683a      	ldr	r2, [r7, #0]
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	4313      	orrs	r3, r2
 8004a88:	f043 0307 	orr.w	r3, r3, #7
 8004a8c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	68fa      	ldr	r2, [r7, #12]
 8004a92:	609a      	str	r2, [r3, #8]
}
 8004a94:	bf00      	nop
 8004a96:	3714      	adds	r7, #20
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9e:	4770      	bx	lr

08004aa0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b087      	sub	sp, #28
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	60f8      	str	r0, [r7, #12]
 8004aa8:	60b9      	str	r1, [r7, #8]
 8004aaa:	607a      	str	r2, [r7, #4]
 8004aac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004aba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	021a      	lsls	r2, r3, #8
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	431a      	orrs	r2, r3
 8004ac4:	68bb      	ldr	r3, [r7, #8]
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	697a      	ldr	r2, [r7, #20]
 8004aca:	4313      	orrs	r3, r2
 8004acc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	697a      	ldr	r2, [r7, #20]
 8004ad2:	609a      	str	r2, [r3, #8]
}
 8004ad4:	bf00      	nop
 8004ad6:	371c      	adds	r7, #28
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ade:	4770      	bx	lr

08004ae0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b087      	sub	sp, #28
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	60f8      	str	r0, [r7, #12]
 8004ae8:	60b9      	str	r1, [r7, #8]
 8004aea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	f003 031f 	and.w	r3, r3, #31
 8004af2:	2201      	movs	r2, #1
 8004af4:	fa02 f303 	lsl.w	r3, r2, r3
 8004af8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	6a1a      	ldr	r2, [r3, #32]
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	43db      	mvns	r3, r3
 8004b02:	401a      	ands	r2, r3
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6a1a      	ldr	r2, [r3, #32]
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	f003 031f 	and.w	r3, r3, #31
 8004b12:	6879      	ldr	r1, [r7, #4]
 8004b14:	fa01 f303 	lsl.w	r3, r1, r3
 8004b18:	431a      	orrs	r2, r3
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	621a      	str	r2, [r3, #32]
}
 8004b1e:	bf00      	nop
 8004b20:	371c      	adds	r7, #28
 8004b22:	46bd      	mov	sp, r7
 8004b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b28:	4770      	bx	lr
	...

08004b2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b085      	sub	sp, #20
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
 8004b34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d101      	bne.n	8004b44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b40:	2302      	movs	r3, #2
 8004b42:	e050      	b.n	8004be6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2201      	movs	r2, #1
 8004b48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2202      	movs	r2, #2
 8004b50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b6a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	68fa      	ldr	r2, [r7, #12]
 8004b72:	4313      	orrs	r3, r2
 8004b74:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	68fa      	ldr	r2, [r7, #12]
 8004b7c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4a1c      	ldr	r2, [pc, #112]	@ (8004bf4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d018      	beq.n	8004bba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b90:	d013      	beq.n	8004bba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a18      	ldr	r2, [pc, #96]	@ (8004bf8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d00e      	beq.n	8004bba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a16      	ldr	r2, [pc, #88]	@ (8004bfc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d009      	beq.n	8004bba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4a15      	ldr	r2, [pc, #84]	@ (8004c00 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d004      	beq.n	8004bba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4a13      	ldr	r2, [pc, #76]	@ (8004c04 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d10c      	bne.n	8004bd4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004bc0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	68ba      	ldr	r2, [r7, #8]
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	68ba      	ldr	r2, [r7, #8]
 8004bd2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2200      	movs	r2, #0
 8004be0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004be4:	2300      	movs	r3, #0
}
 8004be6:	4618      	mov	r0, r3
 8004be8:	3714      	adds	r7, #20
 8004bea:	46bd      	mov	sp, r7
 8004bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf0:	4770      	bx	lr
 8004bf2:	bf00      	nop
 8004bf4:	40010000 	.word	0x40010000
 8004bf8:	40000400 	.word	0x40000400
 8004bfc:	40000800 	.word	0x40000800
 8004c00:	40000c00 	.word	0x40000c00
 8004c04:	40014000 	.word	0x40014000

08004c08 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b083      	sub	sp, #12
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c10:	bf00      	nop
 8004c12:	370c      	adds	r7, #12
 8004c14:	46bd      	mov	sp, r7
 8004c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1a:	4770      	bx	lr

08004c1c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b083      	sub	sp, #12
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c24:	bf00      	nop
 8004c26:	370c      	adds	r7, #12
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2e:	4770      	bx	lr

08004c30 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b082      	sub	sp, #8
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d101      	bne.n	8004c42 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e042      	b.n	8004cc8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d106      	bne.n	8004c5c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2200      	movs	r2, #0
 8004c52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	f7fc fc02 	bl	8001460 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2224      	movs	r2, #36	@ 0x24
 8004c60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	68da      	ldr	r2, [r3, #12]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004c72:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004c74:	6878      	ldr	r0, [r7, #4]
 8004c76:	f000 f973 	bl	8004f60 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	691a      	ldr	r2, [r3, #16]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004c88:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	695a      	ldr	r2, [r3, #20]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004c98:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	68da      	ldr	r2, [r3, #12]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004ca8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2200      	movs	r2, #0
 8004cae:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2220      	movs	r2, #32
 8004cb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2220      	movs	r2, #32
 8004cbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004cc6:	2300      	movs	r3, #0
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	3708      	adds	r7, #8
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bd80      	pop	{r7, pc}

08004cd0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b08a      	sub	sp, #40	@ 0x28
 8004cd4:	af02      	add	r7, sp, #8
 8004cd6:	60f8      	str	r0, [r7, #12]
 8004cd8:	60b9      	str	r1, [r7, #8]
 8004cda:	603b      	str	r3, [r7, #0]
 8004cdc:	4613      	mov	r3, r2
 8004cde:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004cea:	b2db      	uxtb	r3, r3
 8004cec:	2b20      	cmp	r3, #32
 8004cee:	d175      	bne.n	8004ddc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d002      	beq.n	8004cfc <HAL_UART_Transmit+0x2c>
 8004cf6:	88fb      	ldrh	r3, [r7, #6]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d101      	bne.n	8004d00 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	e06e      	b.n	8004dde <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2200      	movs	r2, #0
 8004d04:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	2221      	movs	r2, #33	@ 0x21
 8004d0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004d0e:	f7fd fac1 	bl	8002294 <HAL_GetTick>
 8004d12:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	88fa      	ldrh	r2, [r7, #6]
 8004d18:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	88fa      	ldrh	r2, [r7, #6]
 8004d1e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	689b      	ldr	r3, [r3, #8]
 8004d24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d28:	d108      	bne.n	8004d3c <HAL_UART_Transmit+0x6c>
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	691b      	ldr	r3, [r3, #16]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d104      	bne.n	8004d3c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004d32:	2300      	movs	r3, #0
 8004d34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004d36:	68bb      	ldr	r3, [r7, #8]
 8004d38:	61bb      	str	r3, [r7, #24]
 8004d3a:	e003      	b.n	8004d44 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004d40:	2300      	movs	r3, #0
 8004d42:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004d44:	e02e      	b.n	8004da4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	9300      	str	r3, [sp, #0]
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	2180      	movs	r1, #128	@ 0x80
 8004d50:	68f8      	ldr	r0, [r7, #12]
 8004d52:	f000 f848 	bl	8004de6 <UART_WaitOnFlagUntilTimeout>
 8004d56:	4603      	mov	r3, r0
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d005      	beq.n	8004d68 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2220      	movs	r2, #32
 8004d60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004d64:	2303      	movs	r3, #3
 8004d66:	e03a      	b.n	8004dde <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004d68:	69fb      	ldr	r3, [r7, #28]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d10b      	bne.n	8004d86 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004d6e:	69bb      	ldr	r3, [r7, #24]
 8004d70:	881b      	ldrh	r3, [r3, #0]
 8004d72:	461a      	mov	r2, r3
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d7c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004d7e:	69bb      	ldr	r3, [r7, #24]
 8004d80:	3302      	adds	r3, #2
 8004d82:	61bb      	str	r3, [r7, #24]
 8004d84:	e007      	b.n	8004d96 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004d86:	69fb      	ldr	r3, [r7, #28]
 8004d88:	781a      	ldrb	r2, [r3, #0]
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004d90:	69fb      	ldr	r3, [r7, #28]
 8004d92:	3301      	adds	r3, #1
 8004d94:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004d9a:	b29b      	uxth	r3, r3
 8004d9c:	3b01      	subs	r3, #1
 8004d9e:	b29a      	uxth	r2, r3
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004da8:	b29b      	uxth	r3, r3
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d1cb      	bne.n	8004d46 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	9300      	str	r3, [sp, #0]
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	2200      	movs	r2, #0
 8004db6:	2140      	movs	r1, #64	@ 0x40
 8004db8:	68f8      	ldr	r0, [r7, #12]
 8004dba:	f000 f814 	bl	8004de6 <UART_WaitOnFlagUntilTimeout>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d005      	beq.n	8004dd0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2220      	movs	r2, #32
 8004dc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004dcc:	2303      	movs	r3, #3
 8004dce:	e006      	b.n	8004dde <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2220      	movs	r2, #32
 8004dd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004dd8:	2300      	movs	r3, #0
 8004dda:	e000      	b.n	8004dde <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004ddc:	2302      	movs	r3, #2
  }
}
 8004dde:	4618      	mov	r0, r3
 8004de0:	3720      	adds	r7, #32
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bd80      	pop	{r7, pc}

08004de6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004de6:	b580      	push	{r7, lr}
 8004de8:	b086      	sub	sp, #24
 8004dea:	af00      	add	r7, sp, #0
 8004dec:	60f8      	str	r0, [r7, #12]
 8004dee:	60b9      	str	r1, [r7, #8]
 8004df0:	603b      	str	r3, [r7, #0]
 8004df2:	4613      	mov	r3, r2
 8004df4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004df6:	e03b      	b.n	8004e70 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004df8:	6a3b      	ldr	r3, [r7, #32]
 8004dfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dfe:	d037      	beq.n	8004e70 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e00:	f7fd fa48 	bl	8002294 <HAL_GetTick>
 8004e04:	4602      	mov	r2, r0
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	1ad3      	subs	r3, r2, r3
 8004e0a:	6a3a      	ldr	r2, [r7, #32]
 8004e0c:	429a      	cmp	r2, r3
 8004e0e:	d302      	bcc.n	8004e16 <UART_WaitOnFlagUntilTimeout+0x30>
 8004e10:	6a3b      	ldr	r3, [r7, #32]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d101      	bne.n	8004e1a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004e16:	2303      	movs	r3, #3
 8004e18:	e03a      	b.n	8004e90 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	68db      	ldr	r3, [r3, #12]
 8004e20:	f003 0304 	and.w	r3, r3, #4
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d023      	beq.n	8004e70 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	2b80      	cmp	r3, #128	@ 0x80
 8004e2c:	d020      	beq.n	8004e70 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004e2e:	68bb      	ldr	r3, [r7, #8]
 8004e30:	2b40      	cmp	r3, #64	@ 0x40
 8004e32:	d01d      	beq.n	8004e70 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f003 0308 	and.w	r3, r3, #8
 8004e3e:	2b08      	cmp	r3, #8
 8004e40:	d116      	bne.n	8004e70 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004e42:	2300      	movs	r3, #0
 8004e44:	617b      	str	r3, [r7, #20]
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	617b      	str	r3, [r7, #20]
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	617b      	str	r3, [r7, #20]
 8004e56:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004e58:	68f8      	ldr	r0, [r7, #12]
 8004e5a:	f000 f81d 	bl	8004e98 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	2208      	movs	r2, #8
 8004e62:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	2200      	movs	r2, #0
 8004e68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	e00f      	b.n	8004e90 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	681a      	ldr	r2, [r3, #0]
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	4013      	ands	r3, r2
 8004e7a:	68ba      	ldr	r2, [r7, #8]
 8004e7c:	429a      	cmp	r2, r3
 8004e7e:	bf0c      	ite	eq
 8004e80:	2301      	moveq	r3, #1
 8004e82:	2300      	movne	r3, #0
 8004e84:	b2db      	uxtb	r3, r3
 8004e86:	461a      	mov	r2, r3
 8004e88:	79fb      	ldrb	r3, [r7, #7]
 8004e8a:	429a      	cmp	r2, r3
 8004e8c:	d0b4      	beq.n	8004df8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e8e:	2300      	movs	r3, #0
}
 8004e90:	4618      	mov	r0, r3
 8004e92:	3718      	adds	r7, #24
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bd80      	pop	{r7, pc}

08004e98 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b095      	sub	sp, #84	@ 0x54
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	330c      	adds	r3, #12
 8004ea6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ea8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004eaa:	e853 3f00 	ldrex	r3, [r3]
 8004eae:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004eb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eb2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004eb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	330c      	adds	r3, #12
 8004ebe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004ec0:	643a      	str	r2, [r7, #64]	@ 0x40
 8004ec2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ec4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004ec6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004ec8:	e841 2300 	strex	r3, r2, [r1]
 8004ecc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004ece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d1e5      	bne.n	8004ea0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	3314      	adds	r3, #20
 8004eda:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004edc:	6a3b      	ldr	r3, [r7, #32]
 8004ede:	e853 3f00 	ldrex	r3, [r3]
 8004ee2:	61fb      	str	r3, [r7, #28]
   return(result);
 8004ee4:	69fb      	ldr	r3, [r7, #28]
 8004ee6:	f023 0301 	bic.w	r3, r3, #1
 8004eea:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	3314      	adds	r3, #20
 8004ef2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004ef4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004ef6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ef8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004efa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004efc:	e841 2300 	strex	r3, r2, [r1]
 8004f00:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d1e5      	bne.n	8004ed4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f0c:	2b01      	cmp	r3, #1
 8004f0e:	d119      	bne.n	8004f44 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	330c      	adds	r3, #12
 8004f16:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	e853 3f00 	ldrex	r3, [r3]
 8004f1e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	f023 0310 	bic.w	r3, r3, #16
 8004f26:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	330c      	adds	r3, #12
 8004f2e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f30:	61ba      	str	r2, [r7, #24]
 8004f32:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f34:	6979      	ldr	r1, [r7, #20]
 8004f36:	69ba      	ldr	r2, [r7, #24]
 8004f38:	e841 2300 	strex	r3, r2, [r1]
 8004f3c:	613b      	str	r3, [r7, #16]
   return(result);
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d1e5      	bne.n	8004f10 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2220      	movs	r2, #32
 8004f48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2200      	movs	r2, #0
 8004f50:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004f52:	bf00      	nop
 8004f54:	3754      	adds	r7, #84	@ 0x54
 8004f56:	46bd      	mov	sp, r7
 8004f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5c:	4770      	bx	lr
	...

08004f60 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f64:	b0c0      	sub	sp, #256	@ 0x100
 8004f66:	af00      	add	r7, sp, #0
 8004f68:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	691b      	ldr	r3, [r3, #16]
 8004f74:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004f78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f7c:	68d9      	ldr	r1, [r3, #12]
 8004f7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f82:	681a      	ldr	r2, [r3, #0]
 8004f84:	ea40 0301 	orr.w	r3, r0, r1
 8004f88:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004f8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f8e:	689a      	ldr	r2, [r3, #8]
 8004f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f94:	691b      	ldr	r3, [r3, #16]
 8004f96:	431a      	orrs	r2, r3
 8004f98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f9c:	695b      	ldr	r3, [r3, #20]
 8004f9e:	431a      	orrs	r2, r3
 8004fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fa4:	69db      	ldr	r3, [r3, #28]
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	68db      	ldr	r3, [r3, #12]
 8004fb4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004fb8:	f021 010c 	bic.w	r1, r1, #12
 8004fbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004fc6:	430b      	orrs	r3, r1
 8004fc8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004fca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	695b      	ldr	r3, [r3, #20]
 8004fd2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004fd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fda:	6999      	ldr	r1, [r3, #24]
 8004fdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	ea40 0301 	orr.w	r3, r0, r1
 8004fe6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004fe8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fec:	681a      	ldr	r2, [r3, #0]
 8004fee:	4b8f      	ldr	r3, [pc, #572]	@ (800522c <UART_SetConfig+0x2cc>)
 8004ff0:	429a      	cmp	r2, r3
 8004ff2:	d005      	beq.n	8005000 <UART_SetConfig+0xa0>
 8004ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	4b8d      	ldr	r3, [pc, #564]	@ (8005230 <UART_SetConfig+0x2d0>)
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	d104      	bne.n	800500a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005000:	f7fe fd32 	bl	8003a68 <HAL_RCC_GetPCLK2Freq>
 8005004:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005008:	e003      	b.n	8005012 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800500a:	f7fe fd19 	bl	8003a40 <HAL_RCC_GetPCLK1Freq>
 800500e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005012:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005016:	69db      	ldr	r3, [r3, #28]
 8005018:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800501c:	f040 810c 	bne.w	8005238 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005020:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005024:	2200      	movs	r2, #0
 8005026:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800502a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800502e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005032:	4622      	mov	r2, r4
 8005034:	462b      	mov	r3, r5
 8005036:	1891      	adds	r1, r2, r2
 8005038:	65b9      	str	r1, [r7, #88]	@ 0x58
 800503a:	415b      	adcs	r3, r3
 800503c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800503e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005042:	4621      	mov	r1, r4
 8005044:	eb12 0801 	adds.w	r8, r2, r1
 8005048:	4629      	mov	r1, r5
 800504a:	eb43 0901 	adc.w	r9, r3, r1
 800504e:	f04f 0200 	mov.w	r2, #0
 8005052:	f04f 0300 	mov.w	r3, #0
 8005056:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800505a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800505e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005062:	4690      	mov	r8, r2
 8005064:	4699      	mov	r9, r3
 8005066:	4623      	mov	r3, r4
 8005068:	eb18 0303 	adds.w	r3, r8, r3
 800506c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005070:	462b      	mov	r3, r5
 8005072:	eb49 0303 	adc.w	r3, r9, r3
 8005076:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800507a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	2200      	movs	r2, #0
 8005082:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005086:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800508a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800508e:	460b      	mov	r3, r1
 8005090:	18db      	adds	r3, r3, r3
 8005092:	653b      	str	r3, [r7, #80]	@ 0x50
 8005094:	4613      	mov	r3, r2
 8005096:	eb42 0303 	adc.w	r3, r2, r3
 800509a:	657b      	str	r3, [r7, #84]	@ 0x54
 800509c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80050a0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80050a4:	f7fb f8f4 	bl	8000290 <__aeabi_uldivmod>
 80050a8:	4602      	mov	r2, r0
 80050aa:	460b      	mov	r3, r1
 80050ac:	4b61      	ldr	r3, [pc, #388]	@ (8005234 <UART_SetConfig+0x2d4>)
 80050ae:	fba3 2302 	umull	r2, r3, r3, r2
 80050b2:	095b      	lsrs	r3, r3, #5
 80050b4:	011c      	lsls	r4, r3, #4
 80050b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80050ba:	2200      	movs	r2, #0
 80050bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80050c0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80050c4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80050c8:	4642      	mov	r2, r8
 80050ca:	464b      	mov	r3, r9
 80050cc:	1891      	adds	r1, r2, r2
 80050ce:	64b9      	str	r1, [r7, #72]	@ 0x48
 80050d0:	415b      	adcs	r3, r3
 80050d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80050d4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80050d8:	4641      	mov	r1, r8
 80050da:	eb12 0a01 	adds.w	sl, r2, r1
 80050de:	4649      	mov	r1, r9
 80050e0:	eb43 0b01 	adc.w	fp, r3, r1
 80050e4:	f04f 0200 	mov.w	r2, #0
 80050e8:	f04f 0300 	mov.w	r3, #0
 80050ec:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80050f0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80050f4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80050f8:	4692      	mov	sl, r2
 80050fa:	469b      	mov	fp, r3
 80050fc:	4643      	mov	r3, r8
 80050fe:	eb1a 0303 	adds.w	r3, sl, r3
 8005102:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005106:	464b      	mov	r3, r9
 8005108:	eb4b 0303 	adc.w	r3, fp, r3
 800510c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005110:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005114:	685b      	ldr	r3, [r3, #4]
 8005116:	2200      	movs	r2, #0
 8005118:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800511c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005120:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005124:	460b      	mov	r3, r1
 8005126:	18db      	adds	r3, r3, r3
 8005128:	643b      	str	r3, [r7, #64]	@ 0x40
 800512a:	4613      	mov	r3, r2
 800512c:	eb42 0303 	adc.w	r3, r2, r3
 8005130:	647b      	str	r3, [r7, #68]	@ 0x44
 8005132:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005136:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800513a:	f7fb f8a9 	bl	8000290 <__aeabi_uldivmod>
 800513e:	4602      	mov	r2, r0
 8005140:	460b      	mov	r3, r1
 8005142:	4611      	mov	r1, r2
 8005144:	4b3b      	ldr	r3, [pc, #236]	@ (8005234 <UART_SetConfig+0x2d4>)
 8005146:	fba3 2301 	umull	r2, r3, r3, r1
 800514a:	095b      	lsrs	r3, r3, #5
 800514c:	2264      	movs	r2, #100	@ 0x64
 800514e:	fb02 f303 	mul.w	r3, r2, r3
 8005152:	1acb      	subs	r3, r1, r3
 8005154:	00db      	lsls	r3, r3, #3
 8005156:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800515a:	4b36      	ldr	r3, [pc, #216]	@ (8005234 <UART_SetConfig+0x2d4>)
 800515c:	fba3 2302 	umull	r2, r3, r3, r2
 8005160:	095b      	lsrs	r3, r3, #5
 8005162:	005b      	lsls	r3, r3, #1
 8005164:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005168:	441c      	add	r4, r3
 800516a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800516e:	2200      	movs	r2, #0
 8005170:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005174:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005178:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800517c:	4642      	mov	r2, r8
 800517e:	464b      	mov	r3, r9
 8005180:	1891      	adds	r1, r2, r2
 8005182:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005184:	415b      	adcs	r3, r3
 8005186:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005188:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800518c:	4641      	mov	r1, r8
 800518e:	1851      	adds	r1, r2, r1
 8005190:	6339      	str	r1, [r7, #48]	@ 0x30
 8005192:	4649      	mov	r1, r9
 8005194:	414b      	adcs	r3, r1
 8005196:	637b      	str	r3, [r7, #52]	@ 0x34
 8005198:	f04f 0200 	mov.w	r2, #0
 800519c:	f04f 0300 	mov.w	r3, #0
 80051a0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80051a4:	4659      	mov	r1, fp
 80051a6:	00cb      	lsls	r3, r1, #3
 80051a8:	4651      	mov	r1, sl
 80051aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80051ae:	4651      	mov	r1, sl
 80051b0:	00ca      	lsls	r2, r1, #3
 80051b2:	4610      	mov	r0, r2
 80051b4:	4619      	mov	r1, r3
 80051b6:	4603      	mov	r3, r0
 80051b8:	4642      	mov	r2, r8
 80051ba:	189b      	adds	r3, r3, r2
 80051bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80051c0:	464b      	mov	r3, r9
 80051c2:	460a      	mov	r2, r1
 80051c4:	eb42 0303 	adc.w	r3, r2, r3
 80051c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80051cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051d0:	685b      	ldr	r3, [r3, #4]
 80051d2:	2200      	movs	r2, #0
 80051d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80051d8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80051dc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80051e0:	460b      	mov	r3, r1
 80051e2:	18db      	adds	r3, r3, r3
 80051e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80051e6:	4613      	mov	r3, r2
 80051e8:	eb42 0303 	adc.w	r3, r2, r3
 80051ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80051f2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80051f6:	f7fb f84b 	bl	8000290 <__aeabi_uldivmod>
 80051fa:	4602      	mov	r2, r0
 80051fc:	460b      	mov	r3, r1
 80051fe:	4b0d      	ldr	r3, [pc, #52]	@ (8005234 <UART_SetConfig+0x2d4>)
 8005200:	fba3 1302 	umull	r1, r3, r3, r2
 8005204:	095b      	lsrs	r3, r3, #5
 8005206:	2164      	movs	r1, #100	@ 0x64
 8005208:	fb01 f303 	mul.w	r3, r1, r3
 800520c:	1ad3      	subs	r3, r2, r3
 800520e:	00db      	lsls	r3, r3, #3
 8005210:	3332      	adds	r3, #50	@ 0x32
 8005212:	4a08      	ldr	r2, [pc, #32]	@ (8005234 <UART_SetConfig+0x2d4>)
 8005214:	fba2 2303 	umull	r2, r3, r2, r3
 8005218:	095b      	lsrs	r3, r3, #5
 800521a:	f003 0207 	and.w	r2, r3, #7
 800521e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4422      	add	r2, r4
 8005226:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005228:	e106      	b.n	8005438 <UART_SetConfig+0x4d8>
 800522a:	bf00      	nop
 800522c:	40011000 	.word	0x40011000
 8005230:	40011400 	.word	0x40011400
 8005234:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005238:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800523c:	2200      	movs	r2, #0
 800523e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005242:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005246:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800524a:	4642      	mov	r2, r8
 800524c:	464b      	mov	r3, r9
 800524e:	1891      	adds	r1, r2, r2
 8005250:	6239      	str	r1, [r7, #32]
 8005252:	415b      	adcs	r3, r3
 8005254:	627b      	str	r3, [r7, #36]	@ 0x24
 8005256:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800525a:	4641      	mov	r1, r8
 800525c:	1854      	adds	r4, r2, r1
 800525e:	4649      	mov	r1, r9
 8005260:	eb43 0501 	adc.w	r5, r3, r1
 8005264:	f04f 0200 	mov.w	r2, #0
 8005268:	f04f 0300 	mov.w	r3, #0
 800526c:	00eb      	lsls	r3, r5, #3
 800526e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005272:	00e2      	lsls	r2, r4, #3
 8005274:	4614      	mov	r4, r2
 8005276:	461d      	mov	r5, r3
 8005278:	4643      	mov	r3, r8
 800527a:	18e3      	adds	r3, r4, r3
 800527c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005280:	464b      	mov	r3, r9
 8005282:	eb45 0303 	adc.w	r3, r5, r3
 8005286:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800528a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	2200      	movs	r2, #0
 8005292:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005296:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800529a:	f04f 0200 	mov.w	r2, #0
 800529e:	f04f 0300 	mov.w	r3, #0
 80052a2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80052a6:	4629      	mov	r1, r5
 80052a8:	008b      	lsls	r3, r1, #2
 80052aa:	4621      	mov	r1, r4
 80052ac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80052b0:	4621      	mov	r1, r4
 80052b2:	008a      	lsls	r2, r1, #2
 80052b4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80052b8:	f7fa ffea 	bl	8000290 <__aeabi_uldivmod>
 80052bc:	4602      	mov	r2, r0
 80052be:	460b      	mov	r3, r1
 80052c0:	4b60      	ldr	r3, [pc, #384]	@ (8005444 <UART_SetConfig+0x4e4>)
 80052c2:	fba3 2302 	umull	r2, r3, r3, r2
 80052c6:	095b      	lsrs	r3, r3, #5
 80052c8:	011c      	lsls	r4, r3, #4
 80052ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052ce:	2200      	movs	r2, #0
 80052d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80052d4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80052d8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80052dc:	4642      	mov	r2, r8
 80052de:	464b      	mov	r3, r9
 80052e0:	1891      	adds	r1, r2, r2
 80052e2:	61b9      	str	r1, [r7, #24]
 80052e4:	415b      	adcs	r3, r3
 80052e6:	61fb      	str	r3, [r7, #28]
 80052e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80052ec:	4641      	mov	r1, r8
 80052ee:	1851      	adds	r1, r2, r1
 80052f0:	6139      	str	r1, [r7, #16]
 80052f2:	4649      	mov	r1, r9
 80052f4:	414b      	adcs	r3, r1
 80052f6:	617b      	str	r3, [r7, #20]
 80052f8:	f04f 0200 	mov.w	r2, #0
 80052fc:	f04f 0300 	mov.w	r3, #0
 8005300:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005304:	4659      	mov	r1, fp
 8005306:	00cb      	lsls	r3, r1, #3
 8005308:	4651      	mov	r1, sl
 800530a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800530e:	4651      	mov	r1, sl
 8005310:	00ca      	lsls	r2, r1, #3
 8005312:	4610      	mov	r0, r2
 8005314:	4619      	mov	r1, r3
 8005316:	4603      	mov	r3, r0
 8005318:	4642      	mov	r2, r8
 800531a:	189b      	adds	r3, r3, r2
 800531c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005320:	464b      	mov	r3, r9
 8005322:	460a      	mov	r2, r1
 8005324:	eb42 0303 	adc.w	r3, r2, r3
 8005328:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800532c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	2200      	movs	r2, #0
 8005334:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005336:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005338:	f04f 0200 	mov.w	r2, #0
 800533c:	f04f 0300 	mov.w	r3, #0
 8005340:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005344:	4649      	mov	r1, r9
 8005346:	008b      	lsls	r3, r1, #2
 8005348:	4641      	mov	r1, r8
 800534a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800534e:	4641      	mov	r1, r8
 8005350:	008a      	lsls	r2, r1, #2
 8005352:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005356:	f7fa ff9b 	bl	8000290 <__aeabi_uldivmod>
 800535a:	4602      	mov	r2, r0
 800535c:	460b      	mov	r3, r1
 800535e:	4611      	mov	r1, r2
 8005360:	4b38      	ldr	r3, [pc, #224]	@ (8005444 <UART_SetConfig+0x4e4>)
 8005362:	fba3 2301 	umull	r2, r3, r3, r1
 8005366:	095b      	lsrs	r3, r3, #5
 8005368:	2264      	movs	r2, #100	@ 0x64
 800536a:	fb02 f303 	mul.w	r3, r2, r3
 800536e:	1acb      	subs	r3, r1, r3
 8005370:	011b      	lsls	r3, r3, #4
 8005372:	3332      	adds	r3, #50	@ 0x32
 8005374:	4a33      	ldr	r2, [pc, #204]	@ (8005444 <UART_SetConfig+0x4e4>)
 8005376:	fba2 2303 	umull	r2, r3, r2, r3
 800537a:	095b      	lsrs	r3, r3, #5
 800537c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005380:	441c      	add	r4, r3
 8005382:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005386:	2200      	movs	r2, #0
 8005388:	673b      	str	r3, [r7, #112]	@ 0x70
 800538a:	677a      	str	r2, [r7, #116]	@ 0x74
 800538c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005390:	4642      	mov	r2, r8
 8005392:	464b      	mov	r3, r9
 8005394:	1891      	adds	r1, r2, r2
 8005396:	60b9      	str	r1, [r7, #8]
 8005398:	415b      	adcs	r3, r3
 800539a:	60fb      	str	r3, [r7, #12]
 800539c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80053a0:	4641      	mov	r1, r8
 80053a2:	1851      	adds	r1, r2, r1
 80053a4:	6039      	str	r1, [r7, #0]
 80053a6:	4649      	mov	r1, r9
 80053a8:	414b      	adcs	r3, r1
 80053aa:	607b      	str	r3, [r7, #4]
 80053ac:	f04f 0200 	mov.w	r2, #0
 80053b0:	f04f 0300 	mov.w	r3, #0
 80053b4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80053b8:	4659      	mov	r1, fp
 80053ba:	00cb      	lsls	r3, r1, #3
 80053bc:	4651      	mov	r1, sl
 80053be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80053c2:	4651      	mov	r1, sl
 80053c4:	00ca      	lsls	r2, r1, #3
 80053c6:	4610      	mov	r0, r2
 80053c8:	4619      	mov	r1, r3
 80053ca:	4603      	mov	r3, r0
 80053cc:	4642      	mov	r2, r8
 80053ce:	189b      	adds	r3, r3, r2
 80053d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80053d2:	464b      	mov	r3, r9
 80053d4:	460a      	mov	r2, r1
 80053d6:	eb42 0303 	adc.w	r3, r2, r3
 80053da:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80053dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053e0:	685b      	ldr	r3, [r3, #4]
 80053e2:	2200      	movs	r2, #0
 80053e4:	663b      	str	r3, [r7, #96]	@ 0x60
 80053e6:	667a      	str	r2, [r7, #100]	@ 0x64
 80053e8:	f04f 0200 	mov.w	r2, #0
 80053ec:	f04f 0300 	mov.w	r3, #0
 80053f0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80053f4:	4649      	mov	r1, r9
 80053f6:	008b      	lsls	r3, r1, #2
 80053f8:	4641      	mov	r1, r8
 80053fa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80053fe:	4641      	mov	r1, r8
 8005400:	008a      	lsls	r2, r1, #2
 8005402:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005406:	f7fa ff43 	bl	8000290 <__aeabi_uldivmod>
 800540a:	4602      	mov	r2, r0
 800540c:	460b      	mov	r3, r1
 800540e:	4b0d      	ldr	r3, [pc, #52]	@ (8005444 <UART_SetConfig+0x4e4>)
 8005410:	fba3 1302 	umull	r1, r3, r3, r2
 8005414:	095b      	lsrs	r3, r3, #5
 8005416:	2164      	movs	r1, #100	@ 0x64
 8005418:	fb01 f303 	mul.w	r3, r1, r3
 800541c:	1ad3      	subs	r3, r2, r3
 800541e:	011b      	lsls	r3, r3, #4
 8005420:	3332      	adds	r3, #50	@ 0x32
 8005422:	4a08      	ldr	r2, [pc, #32]	@ (8005444 <UART_SetConfig+0x4e4>)
 8005424:	fba2 2303 	umull	r2, r3, r2, r3
 8005428:	095b      	lsrs	r3, r3, #5
 800542a:	f003 020f 	and.w	r2, r3, #15
 800542e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4422      	add	r2, r4
 8005436:	609a      	str	r2, [r3, #8]
}
 8005438:	bf00      	nop
 800543a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800543e:	46bd      	mov	sp, r7
 8005440:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005444:	51eb851f 	.word	0x51eb851f

08005448 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005448:	b480      	push	{r7}
 800544a:	b085      	sub	sp, #20
 800544c:	af00      	add	r7, sp, #0
 800544e:	4603      	mov	r3, r0
 8005450:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005452:	2300      	movs	r3, #0
 8005454:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005456:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800545a:	2b84      	cmp	r3, #132	@ 0x84
 800545c:	d005      	beq.n	800546a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800545e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	4413      	add	r3, r2
 8005466:	3303      	adds	r3, #3
 8005468:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800546a:	68fb      	ldr	r3, [r7, #12]
}
 800546c:	4618      	mov	r0, r3
 800546e:	3714      	adds	r7, #20
 8005470:	46bd      	mov	sp, r7
 8005472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005476:	4770      	bx	lr

08005478 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8005478:	b480      	push	{r7}
 800547a:	b083      	sub	sp, #12
 800547c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800547e:	f3ef 8305 	mrs	r3, IPSR
 8005482:	607b      	str	r3, [r7, #4]
  return(result);
 8005484:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8005486:	2b00      	cmp	r3, #0
 8005488:	bf14      	ite	ne
 800548a:	2301      	movne	r3, #1
 800548c:	2300      	moveq	r3, #0
 800548e:	b2db      	uxtb	r3, r3
}
 8005490:	4618      	mov	r0, r3
 8005492:	370c      	adds	r7, #12
 8005494:	46bd      	mov	sp, r7
 8005496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549a:	4770      	bx	lr

0800549c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80054a0:	f001 fa30 	bl	8006904 <vTaskStartScheduler>
  
  return osOK;
 80054a4:	2300      	movs	r3, #0
}
 80054a6:	4618      	mov	r0, r3
 80054a8:	bd80      	pop	{r7, pc}

080054aa <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80054aa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80054ac:	b089      	sub	sp, #36	@ 0x24
 80054ae:	af04      	add	r7, sp, #16
 80054b0:	6078      	str	r0, [r7, #4]
 80054b2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	695b      	ldr	r3, [r3, #20]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d020      	beq.n	80054fe <osThreadCreate+0x54>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	699b      	ldr	r3, [r3, #24]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d01c      	beq.n	80054fe <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	685c      	ldr	r4, [r3, #4]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	691e      	ldr	r6, [r3, #16]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80054d6:	4618      	mov	r0, r3
 80054d8:	f7ff ffb6 	bl	8005448 <makeFreeRtosPriority>
 80054dc:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	695b      	ldr	r3, [r3, #20]
 80054e2:	687a      	ldr	r2, [r7, #4]
 80054e4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80054e6:	9202      	str	r2, [sp, #8]
 80054e8:	9301      	str	r3, [sp, #4]
 80054ea:	9100      	str	r1, [sp, #0]
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	4632      	mov	r2, r6
 80054f0:	4629      	mov	r1, r5
 80054f2:	4620      	mov	r0, r4
 80054f4:	f001 f820 	bl	8006538 <xTaskCreateStatic>
 80054f8:	4603      	mov	r3, r0
 80054fa:	60fb      	str	r3, [r7, #12]
 80054fc:	e01c      	b.n	8005538 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	685c      	ldr	r4, [r3, #4]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800550a:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005512:	4618      	mov	r0, r3
 8005514:	f7ff ff98 	bl	8005448 <makeFreeRtosPriority>
 8005518:	4602      	mov	r2, r0
 800551a:	f107 030c 	add.w	r3, r7, #12
 800551e:	9301      	str	r3, [sp, #4]
 8005520:	9200      	str	r2, [sp, #0]
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	4632      	mov	r2, r6
 8005526:	4629      	mov	r1, r5
 8005528:	4620      	mov	r0, r4
 800552a:	f001 f865 	bl	80065f8 <xTaskCreate>
 800552e:	4603      	mov	r3, r0
 8005530:	2b01      	cmp	r3, #1
 8005532:	d001      	beq.n	8005538 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005534:	2300      	movs	r3, #0
 8005536:	e000      	b.n	800553a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005538:	68fb      	ldr	r3, [r7, #12]
}
 800553a:	4618      	mov	r0, r3
 800553c:	3714      	adds	r7, #20
 800553e:	46bd      	mov	sp, r7
 8005540:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005542 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005542:	b580      	push	{r7, lr}
 8005544:	b084      	sub	sp, #16
 8005546:	af00      	add	r7, sp, #0
 8005548:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d001      	beq.n	8005558 <osDelay+0x16>
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	e000      	b.n	800555a <osDelay+0x18>
 8005558:	2301      	movs	r3, #1
 800555a:	4618      	mov	r0, r3
 800555c:	f001 f99c 	bl	8006898 <vTaskDelay>
  
  return osOK;
 8005560:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005562:	4618      	mov	r0, r3
 8005564:	3710      	adds	r7, #16
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}

0800556a <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 800556a:	b580      	push	{r7, lr}
 800556c:	b086      	sub	sp, #24
 800556e:	af00      	add	r7, sp, #0
 8005570:	6078      	str	r0, [r7, #4]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	3303      	adds	r3, #3
 8005578:	f023 0303 	bic.w	r3, r3, #3
 800557c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 800557e:	2014      	movs	r0, #20
 8005580:	f002 f93c 	bl	80077fc <pvPortMalloc>
 8005584:	6178      	str	r0, [r7, #20]

  
  if (thePool) {
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d046      	beq.n	800561a <osPoolCreate+0xb0>
    thePool->pool_sz = pool_def->pool_sz;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681a      	ldr	r2, [r3, #0]
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	609a      	str	r2, [r3, #8]
    thePool->item_sz = itemSize;
 8005594:	68fa      	ldr	r2, [r7, #12]
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	60da      	str	r2, [r3, #12]
    thePool->currentIndex = 0;
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	2200      	movs	r2, #0
 800559e:	611a      	str	r2, [r3, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4618      	mov	r0, r3
 80055a6:	f002 f929 	bl	80077fc <pvPortMalloc>
 80055aa:	4602      	mov	r2, r0
 80055ac:	697b      	ldr	r3, [r7, #20]
 80055ae:	605a      	str	r2, [r3, #4]
   
    if (thePool->markers) {
 80055b0:	697b      	ldr	r3, [r7, #20]
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d02b      	beq.n	8005610 <osPoolCreate+0xa6>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	68fa      	ldr	r2, [r7, #12]
 80055be:	fb02 f303 	mul.w	r3, r2, r3
 80055c2:	4618      	mov	r0, r3
 80055c4:	f002 f91a 	bl	80077fc <pvPortMalloc>
 80055c8:	4602      	mov	r2, r0
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	601a      	str	r2, [r3, #0]
      
      if (thePool->pool) {
 80055ce:	697b      	ldr	r3, [r7, #20]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d011      	beq.n	80055fa <osPoolCreate+0x90>
        for (i = 0; i < pool_def->pool_sz; i++) {
 80055d6:	2300      	movs	r3, #0
 80055d8:	613b      	str	r3, [r7, #16]
 80055da:	e008      	b.n	80055ee <osPoolCreate+0x84>
          thePool->markers[i] = 0;
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	685a      	ldr	r2, [r3, #4]
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	4413      	add	r3, r2
 80055e4:	2200      	movs	r2, #0
 80055e6:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < pool_def->pool_sz; i++) {
 80055e8:	693b      	ldr	r3, [r7, #16]
 80055ea:	3301      	adds	r3, #1
 80055ec:	613b      	str	r3, [r7, #16]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	693a      	ldr	r2, [r7, #16]
 80055f4:	429a      	cmp	r2, r3
 80055f6:	d3f1      	bcc.n	80055dc <osPoolCreate+0x72>
 80055f8:	e00f      	b.n	800561a <osPoolCreate+0xb0>
        }
      }
      else {
        vPortFree(thePool->markers);
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	4618      	mov	r0, r3
 8005600:	f002 f9ca 	bl	8007998 <vPortFree>
        vPortFree(thePool);
 8005604:	6978      	ldr	r0, [r7, #20]
 8005606:	f002 f9c7 	bl	8007998 <vPortFree>
        thePool = NULL;
 800560a:	2300      	movs	r3, #0
 800560c:	617b      	str	r3, [r7, #20]
 800560e:	e004      	b.n	800561a <osPoolCreate+0xb0>
      }
    }
    else {
      vPortFree(thePool);
 8005610:	6978      	ldr	r0, [r7, #20]
 8005612:	f002 f9c1 	bl	8007998 <vPortFree>
      thePool = NULL;
 8005616:	2300      	movs	r3, #0
 8005618:	617b      	str	r3, [r7, #20]
    }
  }

  return thePool;
 800561a:	697b      	ldr	r3, [r7, #20]
 
#else
  return NULL;
#endif
}
 800561c:	4618      	mov	r0, r3
 800561e:	3718      	adds	r7, #24
 8005620:	46bd      	mov	sp, r7
 8005622:	bd80      	pop	{r7, pc}

08005624 <osPoolAlloc>:
* @param pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
* @retval  address of the allocated memory block or NULL in case of no memory available.
* @note   MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osPoolAlloc (osPoolId pool_id)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b08a      	sub	sp, #40	@ 0x28
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  int dummy = 0;
 800562c:	2300      	movs	r3, #0
 800562e:	627b      	str	r3, [r7, #36]	@ 0x24
  void *p = NULL;
 8005630:	2300      	movs	r3, #0
 8005632:	623b      	str	r3, [r7, #32]
  uint32_t i;
  uint32_t index;
  
  if (inHandlerMode()) {
 8005634:	f7ff ff20 	bl	8005478 <inHandlerMode>
 8005638:	4603      	mov	r3, r0
 800563a:	2b00      	cmp	r3, #0
 800563c:	d00e      	beq.n	800565c <osPoolAlloc+0x38>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800563e:	f3ef 8211 	mrs	r2, BASEPRI
 8005642:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005646:	f383 8811 	msr	BASEPRI, r3
 800564a:	f3bf 8f6f 	isb	sy
 800564e:	f3bf 8f4f 	dsb	sy
 8005652:	617a      	str	r2, [r7, #20]
 8005654:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005656:	697b      	ldr	r3, [r7, #20]
    dummy = portSET_INTERRUPT_MASK_FROM_ISR();
 8005658:	627b      	str	r3, [r7, #36]	@ 0x24
 800565a:	e001      	b.n	8005660 <osPoolAlloc+0x3c>
  }
  else {
    vPortEnterCritical();
 800565c:	f001 ffac 	bl	80075b8 <vPortEnterCritical>
  }
  
  for (i = 0; i < pool_id->pool_sz; i++) {
 8005660:	2300      	movs	r3, #0
 8005662:	61fb      	str	r3, [r7, #28]
 8005664:	e029      	b.n	80056ba <osPoolAlloc+0x96>
    index = (pool_id->currentIndex + i) % pool_id->pool_sz;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	691a      	ldr	r2, [r3, #16]
 800566a:	69fb      	ldr	r3, [r7, #28]
 800566c:	4413      	add	r3, r2
 800566e:	687a      	ldr	r2, [r7, #4]
 8005670:	6892      	ldr	r2, [r2, #8]
 8005672:	fbb3 f1f2 	udiv	r1, r3, r2
 8005676:	fb01 f202 	mul.w	r2, r1, r2
 800567a:	1a9b      	subs	r3, r3, r2
 800567c:	61bb      	str	r3, [r7, #24]
    
    if (pool_id->markers[index] == 0) {
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	685a      	ldr	r2, [r3, #4]
 8005682:	69bb      	ldr	r3, [r7, #24]
 8005684:	4413      	add	r3, r2
 8005686:	781b      	ldrb	r3, [r3, #0]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d113      	bne.n	80056b4 <osPoolAlloc+0x90>
      pool_id->markers[index] = 1;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	685a      	ldr	r2, [r3, #4]
 8005690:	69bb      	ldr	r3, [r7, #24]
 8005692:	4413      	add	r3, r2
 8005694:	2201      	movs	r2, #1
 8005696:	701a      	strb	r2, [r3, #0]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4619      	mov	r1, r3
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	68db      	ldr	r3, [r3, #12]
 80056a2:	69ba      	ldr	r2, [r7, #24]
 80056a4:	fb02 f303 	mul.w	r3, r2, r3
 80056a8:	440b      	add	r3, r1
 80056aa:	623b      	str	r3, [r7, #32]
      pool_id->currentIndex = index;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	69ba      	ldr	r2, [r7, #24]
 80056b0:	611a      	str	r2, [r3, #16]
      break;
 80056b2:	e007      	b.n	80056c4 <osPoolAlloc+0xa0>
  for (i = 0; i < pool_id->pool_sz; i++) {
 80056b4:	69fb      	ldr	r3, [r7, #28]
 80056b6:	3301      	adds	r3, #1
 80056b8:	61fb      	str	r3, [r7, #28]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	689b      	ldr	r3, [r3, #8]
 80056be:	69fa      	ldr	r2, [r7, #28]
 80056c0:	429a      	cmp	r2, r3
 80056c2:	d3d0      	bcc.n	8005666 <osPoolAlloc+0x42>
    }
  }
  
  if (inHandlerMode()) {
 80056c4:	f7ff fed8 	bl	8005478 <inHandlerMode>
 80056c8:	4603      	mov	r3, r0
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d005      	beq.n	80056da <osPoolAlloc+0xb6>
    portCLEAR_INTERRUPT_MASK_FROM_ISR(dummy);
 80056ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056d0:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80056d8:	e001      	b.n	80056de <osPoolAlloc+0xba>
  }
  else {
    vPortExitCritical();
 80056da:	f001 ff9f 	bl	800761c <vPortExitCritical>
  }
  
  return p;
 80056de:	6a3b      	ldr	r3, [r7, #32]
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	3728      	adds	r7, #40	@ 0x28
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd80      	pop	{r7, pc}

080056e8 <osPoolFree>:
* @param  block         address of the allocated memory block that is returned to the memory pool.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b085      	sub	sp, #20
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
 80056f0:	6039      	str	r1, [r7, #0]
  uint32_t index;
  
  if (pool_id == NULL) {
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d101      	bne.n	80056fc <osPoolFree+0x14>
    return osErrorParameter;
 80056f8:	2380      	movs	r3, #128	@ 0x80
 80056fa:	e030      	b.n	800575e <osPoolFree+0x76>
  }
  
  if (block == NULL) {
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d101      	bne.n	8005706 <osPoolFree+0x1e>
    return osErrorParameter;
 8005702:	2380      	movs	r3, #128	@ 0x80
 8005704:	e02b      	b.n	800575e <osPoolFree+0x76>
  }
  
  if (block < pool_id->pool) {
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	683a      	ldr	r2, [r7, #0]
 800570c:	429a      	cmp	r2, r3
 800570e:	d201      	bcs.n	8005714 <osPoolFree+0x2c>
    return osErrorParameter;
 8005710:	2380      	movs	r3, #128	@ 0x80
 8005712:	e024      	b.n	800575e <osPoolFree+0x76>
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	687a      	ldr	r2, [r7, #4]
 8005718:	6812      	ldr	r2, [r2, #0]
 800571a:	1a9b      	subs	r3, r3, r2
 800571c:	60fb      	str	r3, [r7, #12]
  if (index % pool_id->item_sz) {
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	68da      	ldr	r2, [r3, #12]
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	fbb3 f1f2 	udiv	r1, r3, r2
 8005728:	fb01 f202 	mul.w	r2, r1, r2
 800572c:	1a9b      	subs	r3, r3, r2
 800572e:	2b00      	cmp	r3, #0
 8005730:	d001      	beq.n	8005736 <osPoolFree+0x4e>
    return osErrorParameter;
 8005732:	2380      	movs	r3, #128	@ 0x80
 8005734:	e013      	b.n	800575e <osPoolFree+0x76>
  }
  index = index / pool_id->item_sz;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	68db      	ldr	r3, [r3, #12]
 800573a:	68fa      	ldr	r2, [r7, #12]
 800573c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005740:	60fb      	str	r3, [r7, #12]
  if (index >= pool_id->pool_sz) {
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	689b      	ldr	r3, [r3, #8]
 8005746:	68fa      	ldr	r2, [r7, #12]
 8005748:	429a      	cmp	r2, r3
 800574a:	d301      	bcc.n	8005750 <osPoolFree+0x68>
    return osErrorParameter;
 800574c:	2380      	movs	r3, #128	@ 0x80
 800574e:	e006      	b.n	800575e <osPoolFree+0x76>
  }
  
  pool_id->markers[index] = 0;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	685a      	ldr	r2, [r3, #4]
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	4413      	add	r3, r2
 8005758:	2200      	movs	r2, #0
 800575a:	701a      	strb	r2, [r3, #0]
  
  return osOK;
 800575c:	2300      	movs	r3, #0
}
 800575e:	4618      	mov	r0, r3
 8005760:	3714      	adds	r7, #20
 8005762:	46bd      	mov	sp, r7
 8005764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005768:	4770      	bx	lr

0800576a <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800576a:	b590      	push	{r4, r7, lr}
 800576c:	b085      	sub	sp, #20
 800576e:	af02      	add	r7, sp, #8
 8005770:	6078      	str	r0, [r7, #4]
 8005772:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	689b      	ldr	r3, [r3, #8]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d011      	beq.n	80057a0 <osMessageCreate+0x36>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	68db      	ldr	r3, [r3, #12]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d00d      	beq.n	80057a0 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6818      	ldr	r0, [r3, #0]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6859      	ldr	r1, [r3, #4]
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	689a      	ldr	r2, [r3, #8]
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	68db      	ldr	r3, [r3, #12]
 8005794:	2400      	movs	r4, #0
 8005796:	9400      	str	r4, [sp, #0]
 8005798:	f000 f9e2 	bl	8005b60 <xQueueGenericCreateStatic>
 800579c:	4603      	mov	r3, r0
 800579e:	e008      	b.n	80057b2 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6818      	ldr	r0, [r3, #0]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	2200      	movs	r2, #0
 80057aa:	4619      	mov	r1, r3
 80057ac:	f000 fa55 	bl	8005c5a <xQueueGenericCreate>
 80057b0:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 80057b2:	4618      	mov	r0, r3
 80057b4:	370c      	adds	r7, #12
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bd90      	pop	{r4, r7, pc}
	...

080057bc <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b086      	sub	sp, #24
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	60f8      	str	r0, [r7, #12]
 80057c4:	60b9      	str	r1, [r7, #8]
 80057c6:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 80057c8:	2300      	movs	r3, #0
 80057ca:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 80057d0:	697b      	ldr	r3, [r7, #20]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d101      	bne.n	80057da <osMessagePut+0x1e>
    ticks = 1;
 80057d6:	2301      	movs	r3, #1
 80057d8:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 80057da:	f7ff fe4d 	bl	8005478 <inHandlerMode>
 80057de:	4603      	mov	r3, r0
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d018      	beq.n	8005816 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 80057e4:	f107 0210 	add.w	r2, r7, #16
 80057e8:	f107 0108 	add.w	r1, r7, #8
 80057ec:	2300      	movs	r3, #0
 80057ee:	68f8      	ldr	r0, [r7, #12]
 80057f0:	f000 fb90 	bl	8005f14 <xQueueGenericSendFromISR>
 80057f4:	4603      	mov	r3, r0
 80057f6:	2b01      	cmp	r3, #1
 80057f8:	d001      	beq.n	80057fe <osMessagePut+0x42>
      return osErrorOS;
 80057fa:	23ff      	movs	r3, #255	@ 0xff
 80057fc:	e018      	b.n	8005830 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80057fe:	693b      	ldr	r3, [r7, #16]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d014      	beq.n	800582e <osMessagePut+0x72>
 8005804:	4b0c      	ldr	r3, [pc, #48]	@ (8005838 <osMessagePut+0x7c>)
 8005806:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800580a:	601a      	str	r2, [r3, #0]
 800580c:	f3bf 8f4f 	dsb	sy
 8005810:	f3bf 8f6f 	isb	sy
 8005814:	e00b      	b.n	800582e <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8005816:	f107 0108 	add.w	r1, r7, #8
 800581a:	2300      	movs	r3, #0
 800581c:	697a      	ldr	r2, [r7, #20]
 800581e:	68f8      	ldr	r0, [r7, #12]
 8005820:	f000 fa76 	bl	8005d10 <xQueueGenericSend>
 8005824:	4603      	mov	r3, r0
 8005826:	2b01      	cmp	r3, #1
 8005828:	d001      	beq.n	800582e <osMessagePut+0x72>
      return osErrorOS;
 800582a:	23ff      	movs	r3, #255	@ 0xff
 800582c:	e000      	b.n	8005830 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800582e:	2300      	movs	r3, #0
}
 8005830:	4618      	mov	r0, r3
 8005832:	3718      	adds	r7, #24
 8005834:	46bd      	mov	sp, r7
 8005836:	bd80      	pop	{r7, pc}
 8005838:	e000ed04 	.word	0xe000ed04

0800583c <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800583c:	b590      	push	{r4, r7, lr}
 800583e:	b08b      	sub	sp, #44	@ 0x2c
 8005840:	af00      	add	r7, sp, #0
 8005842:	60f8      	str	r0, [r7, #12]
 8005844:	60b9      	str	r1, [r7, #8]
 8005846:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800584c:	2300      	movs	r3, #0
 800584e:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d10a      	bne.n	800586c <osMessageGet+0x30>
    event.status = osErrorParameter;
 8005856:	2380      	movs	r3, #128	@ 0x80
 8005858:	617b      	str	r3, [r7, #20]
    return event;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	461c      	mov	r4, r3
 800585e:	f107 0314 	add.w	r3, r7, #20
 8005862:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005866:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800586a:	e054      	b.n	8005916 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800586c:	2300      	movs	r3, #0
 800586e:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8005870:	2300      	movs	r3, #0
 8005872:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	f1b3 3fff 	cmp.w	r3, #4294967295
 800587a:	d103      	bne.n	8005884 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800587c:	f04f 33ff 	mov.w	r3, #4294967295
 8005880:	627b      	str	r3, [r7, #36]	@ 0x24
 8005882:	e009      	b.n	8005898 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d006      	beq.n	8005898 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800588e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005890:	2b00      	cmp	r3, #0
 8005892:	d101      	bne.n	8005898 <osMessageGet+0x5c>
      ticks = 1;
 8005894:	2301      	movs	r3, #1
 8005896:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8005898:	f7ff fdee 	bl	8005478 <inHandlerMode>
 800589c:	4603      	mov	r3, r0
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d01c      	beq.n	80058dc <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 80058a2:	f107 0220 	add.w	r2, r7, #32
 80058a6:	f107 0314 	add.w	r3, r7, #20
 80058aa:	3304      	adds	r3, #4
 80058ac:	4619      	mov	r1, r3
 80058ae:	68b8      	ldr	r0, [r7, #8]
 80058b0:	f000 fcb0 	bl	8006214 <xQueueReceiveFromISR>
 80058b4:	4603      	mov	r3, r0
 80058b6:	2b01      	cmp	r3, #1
 80058b8:	d102      	bne.n	80058c0 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 80058ba:	2310      	movs	r3, #16
 80058bc:	617b      	str	r3, [r7, #20]
 80058be:	e001      	b.n	80058c4 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 80058c0:	2300      	movs	r3, #0
 80058c2:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 80058c4:	6a3b      	ldr	r3, [r7, #32]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d01d      	beq.n	8005906 <osMessageGet+0xca>
 80058ca:	4b15      	ldr	r3, [pc, #84]	@ (8005920 <osMessageGet+0xe4>)
 80058cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058d0:	601a      	str	r2, [r3, #0]
 80058d2:	f3bf 8f4f 	dsb	sy
 80058d6:	f3bf 8f6f 	isb	sy
 80058da:	e014      	b.n	8005906 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 80058dc:	f107 0314 	add.w	r3, r7, #20
 80058e0:	3304      	adds	r3, #4
 80058e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058e4:	4619      	mov	r1, r3
 80058e6:	68b8      	ldr	r0, [r7, #8]
 80058e8:	f000 fbb2 	bl	8006050 <xQueueReceive>
 80058ec:	4603      	mov	r3, r0
 80058ee:	2b01      	cmp	r3, #1
 80058f0:	d102      	bne.n	80058f8 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 80058f2:	2310      	movs	r3, #16
 80058f4:	617b      	str	r3, [r7, #20]
 80058f6:	e006      	b.n	8005906 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 80058f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d101      	bne.n	8005902 <osMessageGet+0xc6>
 80058fe:	2300      	movs	r3, #0
 8005900:	e000      	b.n	8005904 <osMessageGet+0xc8>
 8005902:	2340      	movs	r3, #64	@ 0x40
 8005904:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	461c      	mov	r4, r3
 800590a:	f107 0314 	add.w	r3, r7, #20
 800590e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005912:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8005916:	68f8      	ldr	r0, [r7, #12]
 8005918:	372c      	adds	r7, #44	@ 0x2c
 800591a:	46bd      	mov	sp, r7
 800591c:	bd90      	pop	{r4, r7, pc}
 800591e:	bf00      	nop
 8005920:	e000ed04 	.word	0xe000ed04

08005924 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005924:	b480      	push	{r7}
 8005926:	b083      	sub	sp, #12
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	f103 0208 	add.w	r2, r3, #8
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	f04f 32ff 	mov.w	r2, #4294967295
 800593c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	f103 0208 	add.w	r2, r3, #8
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	f103 0208 	add.w	r2, r3, #8
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2200      	movs	r2, #0
 8005956:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005958:	bf00      	nop
 800595a:	370c      	adds	r7, #12
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr

08005964 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005964:	b480      	push	{r7}
 8005966:	b083      	sub	sp, #12
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2200      	movs	r2, #0
 8005970:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005972:	bf00      	nop
 8005974:	370c      	adds	r7, #12
 8005976:	46bd      	mov	sp, r7
 8005978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597c:	4770      	bx	lr

0800597e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800597e:	b480      	push	{r7}
 8005980:	b085      	sub	sp, #20
 8005982:	af00      	add	r7, sp, #0
 8005984:	6078      	str	r0, [r7, #4]
 8005986:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	68fa      	ldr	r2, [r7, #12]
 8005992:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	689a      	ldr	r2, [r3, #8]
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	689b      	ldr	r3, [r3, #8]
 80059a0:	683a      	ldr	r2, [r7, #0]
 80059a2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	683a      	ldr	r2, [r7, #0]
 80059a8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	687a      	ldr	r2, [r7, #4]
 80059ae:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	1c5a      	adds	r2, r3, #1
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	601a      	str	r2, [r3, #0]
}
 80059ba:	bf00      	nop
 80059bc:	3714      	adds	r7, #20
 80059be:	46bd      	mov	sp, r7
 80059c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c4:	4770      	bx	lr

080059c6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80059c6:	b480      	push	{r7}
 80059c8:	b085      	sub	sp, #20
 80059ca:	af00      	add	r7, sp, #0
 80059cc:	6078      	str	r0, [r7, #4]
 80059ce:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80059d6:	68bb      	ldr	r3, [r7, #8]
 80059d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059dc:	d103      	bne.n	80059e6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	691b      	ldr	r3, [r3, #16]
 80059e2:	60fb      	str	r3, [r7, #12]
 80059e4:	e00c      	b.n	8005a00 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	3308      	adds	r3, #8
 80059ea:	60fb      	str	r3, [r7, #12]
 80059ec:	e002      	b.n	80059f4 <vListInsert+0x2e>
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	685b      	ldr	r3, [r3, #4]
 80059f2:	60fb      	str	r3, [r7, #12]
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	68ba      	ldr	r2, [r7, #8]
 80059fc:	429a      	cmp	r2, r3
 80059fe:	d2f6      	bcs.n	80059ee <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	685a      	ldr	r2, [r3, #4]
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	683a      	ldr	r2, [r7, #0]
 8005a0e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	68fa      	ldr	r2, [r7, #12]
 8005a14:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	683a      	ldr	r2, [r7, #0]
 8005a1a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	687a      	ldr	r2, [r7, #4]
 8005a20:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	1c5a      	adds	r2, r3, #1
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	601a      	str	r2, [r3, #0]
}
 8005a2c:	bf00      	nop
 8005a2e:	3714      	adds	r7, #20
 8005a30:	46bd      	mov	sp, r7
 8005a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a36:	4770      	bx	lr

08005a38 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005a38:	b480      	push	{r7}
 8005a3a:	b085      	sub	sp, #20
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	691b      	ldr	r3, [r3, #16]
 8005a44:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	685b      	ldr	r3, [r3, #4]
 8005a4a:	687a      	ldr	r2, [r7, #4]
 8005a4c:	6892      	ldr	r2, [r2, #8]
 8005a4e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	689b      	ldr	r3, [r3, #8]
 8005a54:	687a      	ldr	r2, [r7, #4]
 8005a56:	6852      	ldr	r2, [r2, #4]
 8005a58:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	685b      	ldr	r3, [r3, #4]
 8005a5e:	687a      	ldr	r2, [r7, #4]
 8005a60:	429a      	cmp	r2, r3
 8005a62:	d103      	bne.n	8005a6c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	689a      	ldr	r2, [r3, #8]
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2200      	movs	r2, #0
 8005a70:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	1e5a      	subs	r2, r3, #1
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	3714      	adds	r7, #20
 8005a84:	46bd      	mov	sp, r7
 8005a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8a:	4770      	bx	lr

08005a8c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b084      	sub	sp, #16
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
 8005a94:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d10b      	bne.n	8005ab8 <xQueueGenericReset+0x2c>
	__asm volatile
 8005aa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aa4:	f383 8811 	msr	BASEPRI, r3
 8005aa8:	f3bf 8f6f 	isb	sy
 8005aac:	f3bf 8f4f 	dsb	sy
 8005ab0:	60bb      	str	r3, [r7, #8]
}
 8005ab2:	bf00      	nop
 8005ab4:	bf00      	nop
 8005ab6:	e7fd      	b.n	8005ab4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005ab8:	f001 fd7e 	bl	80075b8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681a      	ldr	r2, [r3, #0]
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ac4:	68f9      	ldr	r1, [r7, #12]
 8005ac6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005ac8:	fb01 f303 	mul.w	r3, r1, r3
 8005acc:	441a      	add	r2, r3
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681a      	ldr	r2, [r3, #0]
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681a      	ldr	r2, [r3, #0]
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ae8:	3b01      	subs	r3, #1
 8005aea:	68f9      	ldr	r1, [r7, #12]
 8005aec:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005aee:	fb01 f303 	mul.w	r3, r1, r3
 8005af2:	441a      	add	r2, r3
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	22ff      	movs	r2, #255	@ 0xff
 8005afc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	22ff      	movs	r2, #255	@ 0xff
 8005b04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d114      	bne.n	8005b38 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	691b      	ldr	r3, [r3, #16]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d01a      	beq.n	8005b4c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	3310      	adds	r3, #16
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	f001 f94c 	bl	8006db8 <xTaskRemoveFromEventList>
 8005b20:	4603      	mov	r3, r0
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d012      	beq.n	8005b4c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005b26:	4b0d      	ldr	r3, [pc, #52]	@ (8005b5c <xQueueGenericReset+0xd0>)
 8005b28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b2c:	601a      	str	r2, [r3, #0]
 8005b2e:	f3bf 8f4f 	dsb	sy
 8005b32:	f3bf 8f6f 	isb	sy
 8005b36:	e009      	b.n	8005b4c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	3310      	adds	r3, #16
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	f7ff fef1 	bl	8005924 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	3324      	adds	r3, #36	@ 0x24
 8005b46:	4618      	mov	r0, r3
 8005b48:	f7ff feec 	bl	8005924 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005b4c:	f001 fd66 	bl	800761c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005b50:	2301      	movs	r3, #1
}
 8005b52:	4618      	mov	r0, r3
 8005b54:	3710      	adds	r7, #16
 8005b56:	46bd      	mov	sp, r7
 8005b58:	bd80      	pop	{r7, pc}
 8005b5a:	bf00      	nop
 8005b5c:	e000ed04 	.word	0xe000ed04

08005b60 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b08e      	sub	sp, #56	@ 0x38
 8005b64:	af02      	add	r7, sp, #8
 8005b66:	60f8      	str	r0, [r7, #12]
 8005b68:	60b9      	str	r1, [r7, #8]
 8005b6a:	607a      	str	r2, [r7, #4]
 8005b6c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d10b      	bne.n	8005b8c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005b74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b78:	f383 8811 	msr	BASEPRI, r3
 8005b7c:	f3bf 8f6f 	isb	sy
 8005b80:	f3bf 8f4f 	dsb	sy
 8005b84:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005b86:	bf00      	nop
 8005b88:	bf00      	nop
 8005b8a:	e7fd      	b.n	8005b88 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d10b      	bne.n	8005baa <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005b92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b96:	f383 8811 	msr	BASEPRI, r3
 8005b9a:	f3bf 8f6f 	isb	sy
 8005b9e:	f3bf 8f4f 	dsb	sy
 8005ba2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005ba4:	bf00      	nop
 8005ba6:	bf00      	nop
 8005ba8:	e7fd      	b.n	8005ba6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d002      	beq.n	8005bb6 <xQueueGenericCreateStatic+0x56>
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d001      	beq.n	8005bba <xQueueGenericCreateStatic+0x5a>
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e000      	b.n	8005bbc <xQueueGenericCreateStatic+0x5c>
 8005bba:	2300      	movs	r3, #0
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d10b      	bne.n	8005bd8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005bc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bc4:	f383 8811 	msr	BASEPRI, r3
 8005bc8:	f3bf 8f6f 	isb	sy
 8005bcc:	f3bf 8f4f 	dsb	sy
 8005bd0:	623b      	str	r3, [r7, #32]
}
 8005bd2:	bf00      	nop
 8005bd4:	bf00      	nop
 8005bd6:	e7fd      	b.n	8005bd4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d102      	bne.n	8005be4 <xQueueGenericCreateStatic+0x84>
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d101      	bne.n	8005be8 <xQueueGenericCreateStatic+0x88>
 8005be4:	2301      	movs	r3, #1
 8005be6:	e000      	b.n	8005bea <xQueueGenericCreateStatic+0x8a>
 8005be8:	2300      	movs	r3, #0
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d10b      	bne.n	8005c06 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bf2:	f383 8811 	msr	BASEPRI, r3
 8005bf6:	f3bf 8f6f 	isb	sy
 8005bfa:	f3bf 8f4f 	dsb	sy
 8005bfe:	61fb      	str	r3, [r7, #28]
}
 8005c00:	bf00      	nop
 8005c02:	bf00      	nop
 8005c04:	e7fd      	b.n	8005c02 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005c06:	2348      	movs	r3, #72	@ 0x48
 8005c08:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	2b48      	cmp	r3, #72	@ 0x48
 8005c0e:	d00b      	beq.n	8005c28 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005c10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c14:	f383 8811 	msr	BASEPRI, r3
 8005c18:	f3bf 8f6f 	isb	sy
 8005c1c:	f3bf 8f4f 	dsb	sy
 8005c20:	61bb      	str	r3, [r7, #24]
}
 8005c22:	bf00      	nop
 8005c24:	bf00      	nop
 8005c26:	e7fd      	b.n	8005c24 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005c28:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005c2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d00d      	beq.n	8005c50 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005c34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c36:	2201      	movs	r2, #1
 8005c38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005c3c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005c40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c42:	9300      	str	r3, [sp, #0]
 8005c44:	4613      	mov	r3, r2
 8005c46:	687a      	ldr	r2, [r7, #4]
 8005c48:	68b9      	ldr	r1, [r7, #8]
 8005c4a:	68f8      	ldr	r0, [r7, #12]
 8005c4c:	f000 f840 	bl	8005cd0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005c50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005c52:	4618      	mov	r0, r3
 8005c54:	3730      	adds	r7, #48	@ 0x30
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bd80      	pop	{r7, pc}

08005c5a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005c5a:	b580      	push	{r7, lr}
 8005c5c:	b08a      	sub	sp, #40	@ 0x28
 8005c5e:	af02      	add	r7, sp, #8
 8005c60:	60f8      	str	r0, [r7, #12]
 8005c62:	60b9      	str	r1, [r7, #8]
 8005c64:	4613      	mov	r3, r2
 8005c66:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d10b      	bne.n	8005c86 <xQueueGenericCreate+0x2c>
	__asm volatile
 8005c6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c72:	f383 8811 	msr	BASEPRI, r3
 8005c76:	f3bf 8f6f 	isb	sy
 8005c7a:	f3bf 8f4f 	dsb	sy
 8005c7e:	613b      	str	r3, [r7, #16]
}
 8005c80:	bf00      	nop
 8005c82:	bf00      	nop
 8005c84:	e7fd      	b.n	8005c82 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	68ba      	ldr	r2, [r7, #8]
 8005c8a:	fb02 f303 	mul.w	r3, r2, r3
 8005c8e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005c90:	69fb      	ldr	r3, [r7, #28]
 8005c92:	3348      	adds	r3, #72	@ 0x48
 8005c94:	4618      	mov	r0, r3
 8005c96:	f001 fdb1 	bl	80077fc <pvPortMalloc>
 8005c9a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005c9c:	69bb      	ldr	r3, [r7, #24]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d011      	beq.n	8005cc6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005ca2:	69bb      	ldr	r3, [r7, #24]
 8005ca4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	3348      	adds	r3, #72	@ 0x48
 8005caa:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005cac:	69bb      	ldr	r3, [r7, #24]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005cb4:	79fa      	ldrb	r2, [r7, #7]
 8005cb6:	69bb      	ldr	r3, [r7, #24]
 8005cb8:	9300      	str	r3, [sp, #0]
 8005cba:	4613      	mov	r3, r2
 8005cbc:	697a      	ldr	r2, [r7, #20]
 8005cbe:	68b9      	ldr	r1, [r7, #8]
 8005cc0:	68f8      	ldr	r0, [r7, #12]
 8005cc2:	f000 f805 	bl	8005cd0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005cc6:	69bb      	ldr	r3, [r7, #24]
	}
 8005cc8:	4618      	mov	r0, r3
 8005cca:	3720      	adds	r7, #32
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bd80      	pop	{r7, pc}

08005cd0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b084      	sub	sp, #16
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	60f8      	str	r0, [r7, #12]
 8005cd8:	60b9      	str	r1, [r7, #8]
 8005cda:	607a      	str	r2, [r7, #4]
 8005cdc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d103      	bne.n	8005cec <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005ce4:	69bb      	ldr	r3, [r7, #24]
 8005ce6:	69ba      	ldr	r2, [r7, #24]
 8005ce8:	601a      	str	r2, [r3, #0]
 8005cea:	e002      	b.n	8005cf2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005cec:	69bb      	ldr	r3, [r7, #24]
 8005cee:	687a      	ldr	r2, [r7, #4]
 8005cf0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005cf2:	69bb      	ldr	r3, [r7, #24]
 8005cf4:	68fa      	ldr	r2, [r7, #12]
 8005cf6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005cf8:	69bb      	ldr	r3, [r7, #24]
 8005cfa:	68ba      	ldr	r2, [r7, #8]
 8005cfc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005cfe:	2101      	movs	r1, #1
 8005d00:	69b8      	ldr	r0, [r7, #24]
 8005d02:	f7ff fec3 	bl	8005a8c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005d06:	bf00      	nop
 8005d08:	3710      	adds	r7, #16
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bd80      	pop	{r7, pc}
	...

08005d10 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b08e      	sub	sp, #56	@ 0x38
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	60f8      	str	r0, [r7, #12]
 8005d18:	60b9      	str	r1, [r7, #8]
 8005d1a:	607a      	str	r2, [r7, #4]
 8005d1c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005d1e:	2300      	movs	r3, #0
 8005d20:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d10b      	bne.n	8005d44 <xQueueGenericSend+0x34>
	__asm volatile
 8005d2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d30:	f383 8811 	msr	BASEPRI, r3
 8005d34:	f3bf 8f6f 	isb	sy
 8005d38:	f3bf 8f4f 	dsb	sy
 8005d3c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005d3e:	bf00      	nop
 8005d40:	bf00      	nop
 8005d42:	e7fd      	b.n	8005d40 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d103      	bne.n	8005d52 <xQueueGenericSend+0x42>
 8005d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d101      	bne.n	8005d56 <xQueueGenericSend+0x46>
 8005d52:	2301      	movs	r3, #1
 8005d54:	e000      	b.n	8005d58 <xQueueGenericSend+0x48>
 8005d56:	2300      	movs	r3, #0
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d10b      	bne.n	8005d74 <xQueueGenericSend+0x64>
	__asm volatile
 8005d5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d60:	f383 8811 	msr	BASEPRI, r3
 8005d64:	f3bf 8f6f 	isb	sy
 8005d68:	f3bf 8f4f 	dsb	sy
 8005d6c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005d6e:	bf00      	nop
 8005d70:	bf00      	nop
 8005d72:	e7fd      	b.n	8005d70 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	2b02      	cmp	r3, #2
 8005d78:	d103      	bne.n	8005d82 <xQueueGenericSend+0x72>
 8005d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d7e:	2b01      	cmp	r3, #1
 8005d80:	d101      	bne.n	8005d86 <xQueueGenericSend+0x76>
 8005d82:	2301      	movs	r3, #1
 8005d84:	e000      	b.n	8005d88 <xQueueGenericSend+0x78>
 8005d86:	2300      	movs	r3, #0
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d10b      	bne.n	8005da4 <xQueueGenericSend+0x94>
	__asm volatile
 8005d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d90:	f383 8811 	msr	BASEPRI, r3
 8005d94:	f3bf 8f6f 	isb	sy
 8005d98:	f3bf 8f4f 	dsb	sy
 8005d9c:	623b      	str	r3, [r7, #32]
}
 8005d9e:	bf00      	nop
 8005da0:	bf00      	nop
 8005da2:	e7fd      	b.n	8005da0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005da4:	f001 f9ce 	bl	8007144 <xTaskGetSchedulerState>
 8005da8:	4603      	mov	r3, r0
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d102      	bne.n	8005db4 <xQueueGenericSend+0xa4>
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d101      	bne.n	8005db8 <xQueueGenericSend+0xa8>
 8005db4:	2301      	movs	r3, #1
 8005db6:	e000      	b.n	8005dba <xQueueGenericSend+0xaa>
 8005db8:	2300      	movs	r3, #0
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d10b      	bne.n	8005dd6 <xQueueGenericSend+0xc6>
	__asm volatile
 8005dbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dc2:	f383 8811 	msr	BASEPRI, r3
 8005dc6:	f3bf 8f6f 	isb	sy
 8005dca:	f3bf 8f4f 	dsb	sy
 8005dce:	61fb      	str	r3, [r7, #28]
}
 8005dd0:	bf00      	nop
 8005dd2:	bf00      	nop
 8005dd4:	e7fd      	b.n	8005dd2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005dd6:	f001 fbef 	bl	80075b8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ddc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005de0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005de2:	429a      	cmp	r2, r3
 8005de4:	d302      	bcc.n	8005dec <xQueueGenericSend+0xdc>
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	2b02      	cmp	r3, #2
 8005dea:	d129      	bne.n	8005e40 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005dec:	683a      	ldr	r2, [r7, #0]
 8005dee:	68b9      	ldr	r1, [r7, #8]
 8005df0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005df2:	f000 fa91 	bl	8006318 <prvCopyDataToQueue>
 8005df6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d010      	beq.n	8005e22 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e02:	3324      	adds	r3, #36	@ 0x24
 8005e04:	4618      	mov	r0, r3
 8005e06:	f000 ffd7 	bl	8006db8 <xTaskRemoveFromEventList>
 8005e0a:	4603      	mov	r3, r0
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d013      	beq.n	8005e38 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005e10:	4b3f      	ldr	r3, [pc, #252]	@ (8005f10 <xQueueGenericSend+0x200>)
 8005e12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e16:	601a      	str	r2, [r3, #0]
 8005e18:	f3bf 8f4f 	dsb	sy
 8005e1c:	f3bf 8f6f 	isb	sy
 8005e20:	e00a      	b.n	8005e38 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005e22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d007      	beq.n	8005e38 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005e28:	4b39      	ldr	r3, [pc, #228]	@ (8005f10 <xQueueGenericSend+0x200>)
 8005e2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e2e:	601a      	str	r2, [r3, #0]
 8005e30:	f3bf 8f4f 	dsb	sy
 8005e34:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005e38:	f001 fbf0 	bl	800761c <vPortExitCritical>
				return pdPASS;
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	e063      	b.n	8005f08 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d103      	bne.n	8005e4e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005e46:	f001 fbe9 	bl	800761c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	e05c      	b.n	8005f08 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005e4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d106      	bne.n	8005e62 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005e54:	f107 0314 	add.w	r3, r7, #20
 8005e58:	4618      	mov	r0, r3
 8005e5a:	f001 f811 	bl	8006e80 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005e62:	f001 fbdb 	bl	800761c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005e66:	f000 fdb7 	bl	80069d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005e6a:	f001 fba5 	bl	80075b8 <vPortEnterCritical>
 8005e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e70:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005e74:	b25b      	sxtb	r3, r3
 8005e76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e7a:	d103      	bne.n	8005e84 <xQueueGenericSend+0x174>
 8005e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e7e:	2200      	movs	r2, #0
 8005e80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e86:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005e8a:	b25b      	sxtb	r3, r3
 8005e8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e90:	d103      	bne.n	8005e9a <xQueueGenericSend+0x18a>
 8005e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e94:	2200      	movs	r2, #0
 8005e96:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005e9a:	f001 fbbf 	bl	800761c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005e9e:	1d3a      	adds	r2, r7, #4
 8005ea0:	f107 0314 	add.w	r3, r7, #20
 8005ea4:	4611      	mov	r1, r2
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f001 f800 	bl	8006eac <xTaskCheckForTimeOut>
 8005eac:	4603      	mov	r3, r0
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d124      	bne.n	8005efc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005eb2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005eb4:	f000 fb28 	bl	8006508 <prvIsQueueFull>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d018      	beq.n	8005ef0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ec0:	3310      	adds	r3, #16
 8005ec2:	687a      	ldr	r2, [r7, #4]
 8005ec4:	4611      	mov	r1, r2
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f000 ff50 	bl	8006d6c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005ecc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005ece:	f000 fab3 	bl	8006438 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005ed2:	f000 fd8f 	bl	80069f4 <xTaskResumeAll>
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	f47f af7c 	bne.w	8005dd6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005ede:	4b0c      	ldr	r3, [pc, #48]	@ (8005f10 <xQueueGenericSend+0x200>)
 8005ee0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ee4:	601a      	str	r2, [r3, #0]
 8005ee6:	f3bf 8f4f 	dsb	sy
 8005eea:	f3bf 8f6f 	isb	sy
 8005eee:	e772      	b.n	8005dd6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005ef0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005ef2:	f000 faa1 	bl	8006438 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005ef6:	f000 fd7d 	bl	80069f4 <xTaskResumeAll>
 8005efa:	e76c      	b.n	8005dd6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005efc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005efe:	f000 fa9b 	bl	8006438 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005f02:	f000 fd77 	bl	80069f4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005f06:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005f08:	4618      	mov	r0, r3
 8005f0a:	3738      	adds	r7, #56	@ 0x38
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	bd80      	pop	{r7, pc}
 8005f10:	e000ed04 	.word	0xe000ed04

08005f14 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b090      	sub	sp, #64	@ 0x40
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	60f8      	str	r0, [r7, #12]
 8005f1c:	60b9      	str	r1, [r7, #8]
 8005f1e:	607a      	str	r2, [r7, #4]
 8005f20:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005f26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d10b      	bne.n	8005f44 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005f2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f30:	f383 8811 	msr	BASEPRI, r3
 8005f34:	f3bf 8f6f 	isb	sy
 8005f38:	f3bf 8f4f 	dsb	sy
 8005f3c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005f3e:	bf00      	nop
 8005f40:	bf00      	nop
 8005f42:	e7fd      	b.n	8005f40 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d103      	bne.n	8005f52 <xQueueGenericSendFromISR+0x3e>
 8005f4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d101      	bne.n	8005f56 <xQueueGenericSendFromISR+0x42>
 8005f52:	2301      	movs	r3, #1
 8005f54:	e000      	b.n	8005f58 <xQueueGenericSendFromISR+0x44>
 8005f56:	2300      	movs	r3, #0
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d10b      	bne.n	8005f74 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005f5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f60:	f383 8811 	msr	BASEPRI, r3
 8005f64:	f3bf 8f6f 	isb	sy
 8005f68:	f3bf 8f4f 	dsb	sy
 8005f6c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005f6e:	bf00      	nop
 8005f70:	bf00      	nop
 8005f72:	e7fd      	b.n	8005f70 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	2b02      	cmp	r3, #2
 8005f78:	d103      	bne.n	8005f82 <xQueueGenericSendFromISR+0x6e>
 8005f7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f7e:	2b01      	cmp	r3, #1
 8005f80:	d101      	bne.n	8005f86 <xQueueGenericSendFromISR+0x72>
 8005f82:	2301      	movs	r3, #1
 8005f84:	e000      	b.n	8005f88 <xQueueGenericSendFromISR+0x74>
 8005f86:	2300      	movs	r3, #0
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d10b      	bne.n	8005fa4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005f8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f90:	f383 8811 	msr	BASEPRI, r3
 8005f94:	f3bf 8f6f 	isb	sy
 8005f98:	f3bf 8f4f 	dsb	sy
 8005f9c:	623b      	str	r3, [r7, #32]
}
 8005f9e:	bf00      	nop
 8005fa0:	bf00      	nop
 8005fa2:	e7fd      	b.n	8005fa0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005fa4:	f001 fbe8 	bl	8007778 <vPortValidateInterruptPriority>
	__asm volatile
 8005fa8:	f3ef 8211 	mrs	r2, BASEPRI
 8005fac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fb0:	f383 8811 	msr	BASEPRI, r3
 8005fb4:	f3bf 8f6f 	isb	sy
 8005fb8:	f3bf 8f4f 	dsb	sy
 8005fbc:	61fa      	str	r2, [r7, #28]
 8005fbe:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8005fc0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005fc2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005fc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fc6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005fc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fcc:	429a      	cmp	r2, r3
 8005fce:	d302      	bcc.n	8005fd6 <xQueueGenericSendFromISR+0xc2>
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	2b02      	cmp	r3, #2
 8005fd4:	d12f      	bne.n	8006036 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005fd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fd8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005fdc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005fe0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fe4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005fe6:	683a      	ldr	r2, [r7, #0]
 8005fe8:	68b9      	ldr	r1, [r7, #8]
 8005fea:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005fec:	f000 f994 	bl	8006318 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005ff0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005ff4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ff8:	d112      	bne.n	8006020 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005ffa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d016      	beq.n	8006030 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006004:	3324      	adds	r3, #36	@ 0x24
 8006006:	4618      	mov	r0, r3
 8006008:	f000 fed6 	bl	8006db8 <xTaskRemoveFromEventList>
 800600c:	4603      	mov	r3, r0
 800600e:	2b00      	cmp	r3, #0
 8006010:	d00e      	beq.n	8006030 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d00b      	beq.n	8006030 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2201      	movs	r2, #1
 800601c:	601a      	str	r2, [r3, #0]
 800601e:	e007      	b.n	8006030 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006020:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006024:	3301      	adds	r3, #1
 8006026:	b2db      	uxtb	r3, r3
 8006028:	b25a      	sxtb	r2, r3
 800602a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800602c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006030:	2301      	movs	r3, #1
 8006032:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006034:	e001      	b.n	800603a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006036:	2300      	movs	r3, #0
 8006038:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800603a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800603c:	617b      	str	r3, [r7, #20]
	__asm volatile
 800603e:	697b      	ldr	r3, [r7, #20]
 8006040:	f383 8811 	msr	BASEPRI, r3
}
 8006044:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006046:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006048:	4618      	mov	r0, r3
 800604a:	3740      	adds	r7, #64	@ 0x40
 800604c:	46bd      	mov	sp, r7
 800604e:	bd80      	pop	{r7, pc}

08006050 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b08c      	sub	sp, #48	@ 0x30
 8006054:	af00      	add	r7, sp, #0
 8006056:	60f8      	str	r0, [r7, #12]
 8006058:	60b9      	str	r1, [r7, #8]
 800605a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800605c:	2300      	movs	r3, #0
 800605e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006064:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006066:	2b00      	cmp	r3, #0
 8006068:	d10b      	bne.n	8006082 <xQueueReceive+0x32>
	__asm volatile
 800606a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800606e:	f383 8811 	msr	BASEPRI, r3
 8006072:	f3bf 8f6f 	isb	sy
 8006076:	f3bf 8f4f 	dsb	sy
 800607a:	623b      	str	r3, [r7, #32]
}
 800607c:	bf00      	nop
 800607e:	bf00      	nop
 8006080:	e7fd      	b.n	800607e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d103      	bne.n	8006090 <xQueueReceive+0x40>
 8006088:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800608a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800608c:	2b00      	cmp	r3, #0
 800608e:	d101      	bne.n	8006094 <xQueueReceive+0x44>
 8006090:	2301      	movs	r3, #1
 8006092:	e000      	b.n	8006096 <xQueueReceive+0x46>
 8006094:	2300      	movs	r3, #0
 8006096:	2b00      	cmp	r3, #0
 8006098:	d10b      	bne.n	80060b2 <xQueueReceive+0x62>
	__asm volatile
 800609a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800609e:	f383 8811 	msr	BASEPRI, r3
 80060a2:	f3bf 8f6f 	isb	sy
 80060a6:	f3bf 8f4f 	dsb	sy
 80060aa:	61fb      	str	r3, [r7, #28]
}
 80060ac:	bf00      	nop
 80060ae:	bf00      	nop
 80060b0:	e7fd      	b.n	80060ae <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80060b2:	f001 f847 	bl	8007144 <xTaskGetSchedulerState>
 80060b6:	4603      	mov	r3, r0
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d102      	bne.n	80060c2 <xQueueReceive+0x72>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d101      	bne.n	80060c6 <xQueueReceive+0x76>
 80060c2:	2301      	movs	r3, #1
 80060c4:	e000      	b.n	80060c8 <xQueueReceive+0x78>
 80060c6:	2300      	movs	r3, #0
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d10b      	bne.n	80060e4 <xQueueReceive+0x94>
	__asm volatile
 80060cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060d0:	f383 8811 	msr	BASEPRI, r3
 80060d4:	f3bf 8f6f 	isb	sy
 80060d8:	f3bf 8f4f 	dsb	sy
 80060dc:	61bb      	str	r3, [r7, #24]
}
 80060de:	bf00      	nop
 80060e0:	bf00      	nop
 80060e2:	e7fd      	b.n	80060e0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80060e4:	f001 fa68 	bl	80075b8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80060e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060ec:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80060ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d01f      	beq.n	8006134 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80060f4:	68b9      	ldr	r1, [r7, #8]
 80060f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80060f8:	f000 f978 	bl	80063ec <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80060fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060fe:	1e5a      	subs	r2, r3, #1
 8006100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006102:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006106:	691b      	ldr	r3, [r3, #16]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d00f      	beq.n	800612c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800610c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800610e:	3310      	adds	r3, #16
 8006110:	4618      	mov	r0, r3
 8006112:	f000 fe51 	bl	8006db8 <xTaskRemoveFromEventList>
 8006116:	4603      	mov	r3, r0
 8006118:	2b00      	cmp	r3, #0
 800611a:	d007      	beq.n	800612c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800611c:	4b3c      	ldr	r3, [pc, #240]	@ (8006210 <xQueueReceive+0x1c0>)
 800611e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006122:	601a      	str	r2, [r3, #0]
 8006124:	f3bf 8f4f 	dsb	sy
 8006128:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800612c:	f001 fa76 	bl	800761c <vPortExitCritical>
				return pdPASS;
 8006130:	2301      	movs	r3, #1
 8006132:	e069      	b.n	8006208 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d103      	bne.n	8006142 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800613a:	f001 fa6f 	bl	800761c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800613e:	2300      	movs	r3, #0
 8006140:	e062      	b.n	8006208 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006142:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006144:	2b00      	cmp	r3, #0
 8006146:	d106      	bne.n	8006156 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006148:	f107 0310 	add.w	r3, r7, #16
 800614c:	4618      	mov	r0, r3
 800614e:	f000 fe97 	bl	8006e80 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006152:	2301      	movs	r3, #1
 8006154:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006156:	f001 fa61 	bl	800761c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800615a:	f000 fc3d 	bl	80069d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800615e:	f001 fa2b 	bl	80075b8 <vPortEnterCritical>
 8006162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006164:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006168:	b25b      	sxtb	r3, r3
 800616a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800616e:	d103      	bne.n	8006178 <xQueueReceive+0x128>
 8006170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006172:	2200      	movs	r2, #0
 8006174:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006178:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800617a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800617e:	b25b      	sxtb	r3, r3
 8006180:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006184:	d103      	bne.n	800618e <xQueueReceive+0x13e>
 8006186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006188:	2200      	movs	r2, #0
 800618a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800618e:	f001 fa45 	bl	800761c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006192:	1d3a      	adds	r2, r7, #4
 8006194:	f107 0310 	add.w	r3, r7, #16
 8006198:	4611      	mov	r1, r2
 800619a:	4618      	mov	r0, r3
 800619c:	f000 fe86 	bl	8006eac <xTaskCheckForTimeOut>
 80061a0:	4603      	mov	r3, r0
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d123      	bne.n	80061ee <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80061a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80061a8:	f000 f998 	bl	80064dc <prvIsQueueEmpty>
 80061ac:	4603      	mov	r3, r0
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d017      	beq.n	80061e2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80061b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061b4:	3324      	adds	r3, #36	@ 0x24
 80061b6:	687a      	ldr	r2, [r7, #4]
 80061b8:	4611      	mov	r1, r2
 80061ba:	4618      	mov	r0, r3
 80061bc:	f000 fdd6 	bl	8006d6c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80061c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80061c2:	f000 f939 	bl	8006438 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80061c6:	f000 fc15 	bl	80069f4 <xTaskResumeAll>
 80061ca:	4603      	mov	r3, r0
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d189      	bne.n	80060e4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80061d0:	4b0f      	ldr	r3, [pc, #60]	@ (8006210 <xQueueReceive+0x1c0>)
 80061d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80061d6:	601a      	str	r2, [r3, #0]
 80061d8:	f3bf 8f4f 	dsb	sy
 80061dc:	f3bf 8f6f 	isb	sy
 80061e0:	e780      	b.n	80060e4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80061e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80061e4:	f000 f928 	bl	8006438 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80061e8:	f000 fc04 	bl	80069f4 <xTaskResumeAll>
 80061ec:	e77a      	b.n	80060e4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80061ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80061f0:	f000 f922 	bl	8006438 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80061f4:	f000 fbfe 	bl	80069f4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80061f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80061fa:	f000 f96f 	bl	80064dc <prvIsQueueEmpty>
 80061fe:	4603      	mov	r3, r0
 8006200:	2b00      	cmp	r3, #0
 8006202:	f43f af6f 	beq.w	80060e4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006206:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006208:	4618      	mov	r0, r3
 800620a:	3730      	adds	r7, #48	@ 0x30
 800620c:	46bd      	mov	sp, r7
 800620e:	bd80      	pop	{r7, pc}
 8006210:	e000ed04 	.word	0xe000ed04

08006214 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b08e      	sub	sp, #56	@ 0x38
 8006218:	af00      	add	r7, sp, #0
 800621a:	60f8      	str	r0, [r7, #12]
 800621c:	60b9      	str	r1, [r7, #8]
 800621e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006226:	2b00      	cmp	r3, #0
 8006228:	d10b      	bne.n	8006242 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800622a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800622e:	f383 8811 	msr	BASEPRI, r3
 8006232:	f3bf 8f6f 	isb	sy
 8006236:	f3bf 8f4f 	dsb	sy
 800623a:	623b      	str	r3, [r7, #32]
}
 800623c:	bf00      	nop
 800623e:	bf00      	nop
 8006240:	e7fd      	b.n	800623e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d103      	bne.n	8006250 <xQueueReceiveFromISR+0x3c>
 8006248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800624a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800624c:	2b00      	cmp	r3, #0
 800624e:	d101      	bne.n	8006254 <xQueueReceiveFromISR+0x40>
 8006250:	2301      	movs	r3, #1
 8006252:	e000      	b.n	8006256 <xQueueReceiveFromISR+0x42>
 8006254:	2300      	movs	r3, #0
 8006256:	2b00      	cmp	r3, #0
 8006258:	d10b      	bne.n	8006272 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800625a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800625e:	f383 8811 	msr	BASEPRI, r3
 8006262:	f3bf 8f6f 	isb	sy
 8006266:	f3bf 8f4f 	dsb	sy
 800626a:	61fb      	str	r3, [r7, #28]
}
 800626c:	bf00      	nop
 800626e:	bf00      	nop
 8006270:	e7fd      	b.n	800626e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006272:	f001 fa81 	bl	8007778 <vPortValidateInterruptPriority>
	__asm volatile
 8006276:	f3ef 8211 	mrs	r2, BASEPRI
 800627a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800627e:	f383 8811 	msr	BASEPRI, r3
 8006282:	f3bf 8f6f 	isb	sy
 8006286:	f3bf 8f4f 	dsb	sy
 800628a:	61ba      	str	r2, [r7, #24]
 800628c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800628e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006290:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006296:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006298:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800629a:	2b00      	cmp	r3, #0
 800629c:	d02f      	beq.n	80062fe <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800629e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80062a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80062a8:	68b9      	ldr	r1, [r7, #8]
 80062aa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80062ac:	f000 f89e 	bl	80063ec <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80062b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062b2:	1e5a      	subs	r2, r3, #1
 80062b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062b6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80062b8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80062bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062c0:	d112      	bne.n	80062e8 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80062c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062c4:	691b      	ldr	r3, [r3, #16]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d016      	beq.n	80062f8 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80062ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062cc:	3310      	adds	r3, #16
 80062ce:	4618      	mov	r0, r3
 80062d0:	f000 fd72 	bl	8006db8 <xTaskRemoveFromEventList>
 80062d4:	4603      	mov	r3, r0
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d00e      	beq.n	80062f8 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d00b      	beq.n	80062f8 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2201      	movs	r2, #1
 80062e4:	601a      	str	r2, [r3, #0]
 80062e6:	e007      	b.n	80062f8 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80062e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80062ec:	3301      	adds	r3, #1
 80062ee:	b2db      	uxtb	r3, r3
 80062f0:	b25a      	sxtb	r2, r3
 80062f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80062f8:	2301      	movs	r3, #1
 80062fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80062fc:	e001      	b.n	8006302 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80062fe:	2300      	movs	r3, #0
 8006300:	637b      	str	r3, [r7, #52]	@ 0x34
 8006302:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006304:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006306:	693b      	ldr	r3, [r7, #16]
 8006308:	f383 8811 	msr	BASEPRI, r3
}
 800630c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800630e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8006310:	4618      	mov	r0, r3
 8006312:	3738      	adds	r7, #56	@ 0x38
 8006314:	46bd      	mov	sp, r7
 8006316:	bd80      	pop	{r7, pc}

08006318 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b086      	sub	sp, #24
 800631c:	af00      	add	r7, sp, #0
 800631e:	60f8      	str	r0, [r7, #12]
 8006320:	60b9      	str	r1, [r7, #8]
 8006322:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006324:	2300      	movs	r3, #0
 8006326:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800632c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006332:	2b00      	cmp	r3, #0
 8006334:	d10d      	bne.n	8006352 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d14d      	bne.n	80063da <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	4618      	mov	r0, r3
 8006344:	f000 ff1c 	bl	8007180 <xTaskPriorityDisinherit>
 8006348:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	2200      	movs	r2, #0
 800634e:	609a      	str	r2, [r3, #8]
 8006350:	e043      	b.n	80063da <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d119      	bne.n	800638c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	6858      	ldr	r0, [r3, #4]
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006360:	461a      	mov	r2, r3
 8006362:	68b9      	ldr	r1, [r7, #8]
 8006364:	f001 ff3d 	bl	80081e2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	685a      	ldr	r2, [r3, #4]
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006370:	441a      	add	r2, r3
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	685a      	ldr	r2, [r3, #4]
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	689b      	ldr	r3, [r3, #8]
 800637e:	429a      	cmp	r2, r3
 8006380:	d32b      	bcc.n	80063da <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681a      	ldr	r2, [r3, #0]
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	605a      	str	r2, [r3, #4]
 800638a:	e026      	b.n	80063da <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	68d8      	ldr	r0, [r3, #12]
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006394:	461a      	mov	r2, r3
 8006396:	68b9      	ldr	r1, [r7, #8]
 8006398:	f001 ff23 	bl	80081e2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	68da      	ldr	r2, [r3, #12]
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063a4:	425b      	negs	r3, r3
 80063a6:	441a      	add	r2, r3
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	68da      	ldr	r2, [r3, #12]
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	429a      	cmp	r2, r3
 80063b6:	d207      	bcs.n	80063c8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	689a      	ldr	r2, [r3, #8]
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063c0:	425b      	negs	r3, r3
 80063c2:	441a      	add	r2, r3
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2b02      	cmp	r3, #2
 80063cc:	d105      	bne.n	80063da <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d002      	beq.n	80063da <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80063d4:	693b      	ldr	r3, [r7, #16]
 80063d6:	3b01      	subs	r3, #1
 80063d8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	1c5a      	adds	r2, r3, #1
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80063e2:	697b      	ldr	r3, [r7, #20]
}
 80063e4:	4618      	mov	r0, r3
 80063e6:	3718      	adds	r7, #24
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bd80      	pop	{r7, pc}

080063ec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b082      	sub	sp, #8
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
 80063f4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d018      	beq.n	8006430 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	68da      	ldr	r2, [r3, #12]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006406:	441a      	add	r2, r3
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	68da      	ldr	r2, [r3, #12]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	689b      	ldr	r3, [r3, #8]
 8006414:	429a      	cmp	r2, r3
 8006416:	d303      	bcc.n	8006420 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681a      	ldr	r2, [r3, #0]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	68d9      	ldr	r1, [r3, #12]
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006428:	461a      	mov	r2, r3
 800642a:	6838      	ldr	r0, [r7, #0]
 800642c:	f001 fed9 	bl	80081e2 <memcpy>
	}
}
 8006430:	bf00      	nop
 8006432:	3708      	adds	r7, #8
 8006434:	46bd      	mov	sp, r7
 8006436:	bd80      	pop	{r7, pc}

08006438 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b084      	sub	sp, #16
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006440:	f001 f8ba 	bl	80075b8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800644a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800644c:	e011      	b.n	8006472 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006452:	2b00      	cmp	r3, #0
 8006454:	d012      	beq.n	800647c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	3324      	adds	r3, #36	@ 0x24
 800645a:	4618      	mov	r0, r3
 800645c:	f000 fcac 	bl	8006db8 <xTaskRemoveFromEventList>
 8006460:	4603      	mov	r3, r0
 8006462:	2b00      	cmp	r3, #0
 8006464:	d001      	beq.n	800646a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006466:	f000 fd85 	bl	8006f74 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800646a:	7bfb      	ldrb	r3, [r7, #15]
 800646c:	3b01      	subs	r3, #1
 800646e:	b2db      	uxtb	r3, r3
 8006470:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006472:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006476:	2b00      	cmp	r3, #0
 8006478:	dce9      	bgt.n	800644e <prvUnlockQueue+0x16>
 800647a:	e000      	b.n	800647e <prvUnlockQueue+0x46>
					break;
 800647c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	22ff      	movs	r2, #255	@ 0xff
 8006482:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006486:	f001 f8c9 	bl	800761c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800648a:	f001 f895 	bl	80075b8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006494:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006496:	e011      	b.n	80064bc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	691b      	ldr	r3, [r3, #16]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d012      	beq.n	80064c6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	3310      	adds	r3, #16
 80064a4:	4618      	mov	r0, r3
 80064a6:	f000 fc87 	bl	8006db8 <xTaskRemoveFromEventList>
 80064aa:	4603      	mov	r3, r0
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d001      	beq.n	80064b4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80064b0:	f000 fd60 	bl	8006f74 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80064b4:	7bbb      	ldrb	r3, [r7, #14]
 80064b6:	3b01      	subs	r3, #1
 80064b8:	b2db      	uxtb	r3, r3
 80064ba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80064bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	dce9      	bgt.n	8006498 <prvUnlockQueue+0x60>
 80064c4:	e000      	b.n	80064c8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80064c6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	22ff      	movs	r2, #255	@ 0xff
 80064cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80064d0:	f001 f8a4 	bl	800761c <vPortExitCritical>
}
 80064d4:	bf00      	nop
 80064d6:	3710      	adds	r7, #16
 80064d8:	46bd      	mov	sp, r7
 80064da:	bd80      	pop	{r7, pc}

080064dc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b084      	sub	sp, #16
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80064e4:	f001 f868 	bl	80075b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d102      	bne.n	80064f6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80064f0:	2301      	movs	r3, #1
 80064f2:	60fb      	str	r3, [r7, #12]
 80064f4:	e001      	b.n	80064fa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80064f6:	2300      	movs	r3, #0
 80064f8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80064fa:	f001 f88f 	bl	800761c <vPortExitCritical>

	return xReturn;
 80064fe:	68fb      	ldr	r3, [r7, #12]
}
 8006500:	4618      	mov	r0, r3
 8006502:	3710      	adds	r7, #16
 8006504:	46bd      	mov	sp, r7
 8006506:	bd80      	pop	{r7, pc}

08006508 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b084      	sub	sp, #16
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006510:	f001 f852 	bl	80075b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800651c:	429a      	cmp	r2, r3
 800651e:	d102      	bne.n	8006526 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006520:	2301      	movs	r3, #1
 8006522:	60fb      	str	r3, [r7, #12]
 8006524:	e001      	b.n	800652a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006526:	2300      	movs	r3, #0
 8006528:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800652a:	f001 f877 	bl	800761c <vPortExitCritical>

	return xReturn;
 800652e:	68fb      	ldr	r3, [r7, #12]
}
 8006530:	4618      	mov	r0, r3
 8006532:	3710      	adds	r7, #16
 8006534:	46bd      	mov	sp, r7
 8006536:	bd80      	pop	{r7, pc}

08006538 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006538:	b580      	push	{r7, lr}
 800653a:	b08e      	sub	sp, #56	@ 0x38
 800653c:	af04      	add	r7, sp, #16
 800653e:	60f8      	str	r0, [r7, #12]
 8006540:	60b9      	str	r1, [r7, #8]
 8006542:	607a      	str	r2, [r7, #4]
 8006544:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006546:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006548:	2b00      	cmp	r3, #0
 800654a:	d10b      	bne.n	8006564 <xTaskCreateStatic+0x2c>
	__asm volatile
 800654c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006550:	f383 8811 	msr	BASEPRI, r3
 8006554:	f3bf 8f6f 	isb	sy
 8006558:	f3bf 8f4f 	dsb	sy
 800655c:	623b      	str	r3, [r7, #32]
}
 800655e:	bf00      	nop
 8006560:	bf00      	nop
 8006562:	e7fd      	b.n	8006560 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006564:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006566:	2b00      	cmp	r3, #0
 8006568:	d10b      	bne.n	8006582 <xTaskCreateStatic+0x4a>
	__asm volatile
 800656a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800656e:	f383 8811 	msr	BASEPRI, r3
 8006572:	f3bf 8f6f 	isb	sy
 8006576:	f3bf 8f4f 	dsb	sy
 800657a:	61fb      	str	r3, [r7, #28]
}
 800657c:	bf00      	nop
 800657e:	bf00      	nop
 8006580:	e7fd      	b.n	800657e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006582:	23a0      	movs	r3, #160	@ 0xa0
 8006584:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006586:	693b      	ldr	r3, [r7, #16]
 8006588:	2ba0      	cmp	r3, #160	@ 0xa0
 800658a:	d00b      	beq.n	80065a4 <xTaskCreateStatic+0x6c>
	__asm volatile
 800658c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006590:	f383 8811 	msr	BASEPRI, r3
 8006594:	f3bf 8f6f 	isb	sy
 8006598:	f3bf 8f4f 	dsb	sy
 800659c:	61bb      	str	r3, [r7, #24]
}
 800659e:	bf00      	nop
 80065a0:	bf00      	nop
 80065a2:	e7fd      	b.n	80065a0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80065a4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80065a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d01e      	beq.n	80065ea <xTaskCreateStatic+0xb2>
 80065ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d01b      	beq.n	80065ea <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80065b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065b4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80065b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065b8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80065ba:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80065bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065be:	2202      	movs	r2, #2
 80065c0:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80065c4:	2300      	movs	r3, #0
 80065c6:	9303      	str	r3, [sp, #12]
 80065c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065ca:	9302      	str	r3, [sp, #8]
 80065cc:	f107 0314 	add.w	r3, r7, #20
 80065d0:	9301      	str	r3, [sp, #4]
 80065d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065d4:	9300      	str	r3, [sp, #0]
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	687a      	ldr	r2, [r7, #4]
 80065da:	68b9      	ldr	r1, [r7, #8]
 80065dc:	68f8      	ldr	r0, [r7, #12]
 80065de:	f000 f851 	bl	8006684 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80065e2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80065e4:	f000 f8ee 	bl	80067c4 <prvAddNewTaskToReadyList>
 80065e8:	e001      	b.n	80065ee <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80065ea:	2300      	movs	r3, #0
 80065ec:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80065ee:	697b      	ldr	r3, [r7, #20]
	}
 80065f0:	4618      	mov	r0, r3
 80065f2:	3728      	adds	r7, #40	@ 0x28
 80065f4:	46bd      	mov	sp, r7
 80065f6:	bd80      	pop	{r7, pc}

080065f8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b08c      	sub	sp, #48	@ 0x30
 80065fc:	af04      	add	r7, sp, #16
 80065fe:	60f8      	str	r0, [r7, #12]
 8006600:	60b9      	str	r1, [r7, #8]
 8006602:	603b      	str	r3, [r7, #0]
 8006604:	4613      	mov	r3, r2
 8006606:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006608:	88fb      	ldrh	r3, [r7, #6]
 800660a:	009b      	lsls	r3, r3, #2
 800660c:	4618      	mov	r0, r3
 800660e:	f001 f8f5 	bl	80077fc <pvPortMalloc>
 8006612:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006614:	697b      	ldr	r3, [r7, #20]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d00e      	beq.n	8006638 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800661a:	20a0      	movs	r0, #160	@ 0xa0
 800661c:	f001 f8ee 	bl	80077fc <pvPortMalloc>
 8006620:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006622:	69fb      	ldr	r3, [r7, #28]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d003      	beq.n	8006630 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006628:	69fb      	ldr	r3, [r7, #28]
 800662a:	697a      	ldr	r2, [r7, #20]
 800662c:	631a      	str	r2, [r3, #48]	@ 0x30
 800662e:	e005      	b.n	800663c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006630:	6978      	ldr	r0, [r7, #20]
 8006632:	f001 f9b1 	bl	8007998 <vPortFree>
 8006636:	e001      	b.n	800663c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006638:	2300      	movs	r3, #0
 800663a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800663c:	69fb      	ldr	r3, [r7, #28]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d017      	beq.n	8006672 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006642:	69fb      	ldr	r3, [r7, #28]
 8006644:	2200      	movs	r2, #0
 8006646:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800664a:	88fa      	ldrh	r2, [r7, #6]
 800664c:	2300      	movs	r3, #0
 800664e:	9303      	str	r3, [sp, #12]
 8006650:	69fb      	ldr	r3, [r7, #28]
 8006652:	9302      	str	r3, [sp, #8]
 8006654:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006656:	9301      	str	r3, [sp, #4]
 8006658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800665a:	9300      	str	r3, [sp, #0]
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	68b9      	ldr	r1, [r7, #8]
 8006660:	68f8      	ldr	r0, [r7, #12]
 8006662:	f000 f80f 	bl	8006684 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006666:	69f8      	ldr	r0, [r7, #28]
 8006668:	f000 f8ac 	bl	80067c4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800666c:	2301      	movs	r3, #1
 800666e:	61bb      	str	r3, [r7, #24]
 8006670:	e002      	b.n	8006678 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006672:	f04f 33ff 	mov.w	r3, #4294967295
 8006676:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006678:	69bb      	ldr	r3, [r7, #24]
	}
 800667a:	4618      	mov	r0, r3
 800667c:	3720      	adds	r7, #32
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}
	...

08006684 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b088      	sub	sp, #32
 8006688:	af00      	add	r7, sp, #0
 800668a:	60f8      	str	r0, [r7, #12]
 800668c:	60b9      	str	r1, [r7, #8]
 800668e:	607a      	str	r2, [r7, #4]
 8006690:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006694:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800669c:	3b01      	subs	r3, #1
 800669e:	009b      	lsls	r3, r3, #2
 80066a0:	4413      	add	r3, r2
 80066a2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80066a4:	69bb      	ldr	r3, [r7, #24]
 80066a6:	f023 0307 	bic.w	r3, r3, #7
 80066aa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80066ac:	69bb      	ldr	r3, [r7, #24]
 80066ae:	f003 0307 	and.w	r3, r3, #7
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d00b      	beq.n	80066ce <prvInitialiseNewTask+0x4a>
	__asm volatile
 80066b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066ba:	f383 8811 	msr	BASEPRI, r3
 80066be:	f3bf 8f6f 	isb	sy
 80066c2:	f3bf 8f4f 	dsb	sy
 80066c6:	617b      	str	r3, [r7, #20]
}
 80066c8:	bf00      	nop
 80066ca:	bf00      	nop
 80066cc:	e7fd      	b.n	80066ca <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d01f      	beq.n	8006714 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80066d4:	2300      	movs	r3, #0
 80066d6:	61fb      	str	r3, [r7, #28]
 80066d8:	e012      	b.n	8006700 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80066da:	68ba      	ldr	r2, [r7, #8]
 80066dc:	69fb      	ldr	r3, [r7, #28]
 80066de:	4413      	add	r3, r2
 80066e0:	7819      	ldrb	r1, [r3, #0]
 80066e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066e4:	69fb      	ldr	r3, [r7, #28]
 80066e6:	4413      	add	r3, r2
 80066e8:	3334      	adds	r3, #52	@ 0x34
 80066ea:	460a      	mov	r2, r1
 80066ec:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80066ee:	68ba      	ldr	r2, [r7, #8]
 80066f0:	69fb      	ldr	r3, [r7, #28]
 80066f2:	4413      	add	r3, r2
 80066f4:	781b      	ldrb	r3, [r3, #0]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d006      	beq.n	8006708 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80066fa:	69fb      	ldr	r3, [r7, #28]
 80066fc:	3301      	adds	r3, #1
 80066fe:	61fb      	str	r3, [r7, #28]
 8006700:	69fb      	ldr	r3, [r7, #28]
 8006702:	2b0f      	cmp	r3, #15
 8006704:	d9e9      	bls.n	80066da <prvInitialiseNewTask+0x56>
 8006706:	e000      	b.n	800670a <prvInitialiseNewTask+0x86>
			{
				break;
 8006708:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800670a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800670c:	2200      	movs	r2, #0
 800670e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006712:	e003      	b.n	800671c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006716:	2200      	movs	r2, #0
 8006718:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800671c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800671e:	2b06      	cmp	r3, #6
 8006720:	d901      	bls.n	8006726 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006722:	2306      	movs	r3, #6
 8006724:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006728:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800672a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800672c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800672e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006730:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006734:	2200      	movs	r2, #0
 8006736:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800673a:	3304      	adds	r3, #4
 800673c:	4618      	mov	r0, r3
 800673e:	f7ff f911 	bl	8005964 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006744:	3318      	adds	r3, #24
 8006746:	4618      	mov	r0, r3
 8006748:	f7ff f90c 	bl	8005964 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800674c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800674e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006750:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006754:	f1c3 0207 	rsb	r2, r3, #7
 8006758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800675a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800675c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800675e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006760:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006764:	2200      	movs	r2, #0
 8006766:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800676a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800676c:	2200      	movs	r2, #0
 800676e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006774:	334c      	adds	r3, #76	@ 0x4c
 8006776:	224c      	movs	r2, #76	@ 0x4c
 8006778:	2100      	movs	r1, #0
 800677a:	4618      	mov	r0, r3
 800677c:	f001 fc58 	bl	8008030 <memset>
 8006780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006782:	4a0d      	ldr	r2, [pc, #52]	@ (80067b8 <prvInitialiseNewTask+0x134>)
 8006784:	651a      	str	r2, [r3, #80]	@ 0x50
 8006786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006788:	4a0c      	ldr	r2, [pc, #48]	@ (80067bc <prvInitialiseNewTask+0x138>)
 800678a:	655a      	str	r2, [r3, #84]	@ 0x54
 800678c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800678e:	4a0c      	ldr	r2, [pc, #48]	@ (80067c0 <prvInitialiseNewTask+0x13c>)
 8006790:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006792:	683a      	ldr	r2, [r7, #0]
 8006794:	68f9      	ldr	r1, [r7, #12]
 8006796:	69b8      	ldr	r0, [r7, #24]
 8006798:	f000 fde0 	bl	800735c <pxPortInitialiseStack>
 800679c:	4602      	mov	r2, r0
 800679e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067a0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80067a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d002      	beq.n	80067ae <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80067a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067ac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80067ae:	bf00      	nop
 80067b0:	3720      	adds	r7, #32
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bd80      	pop	{r7, pc}
 80067b6:	bf00      	nop
 80067b8:	200043d4 	.word	0x200043d4
 80067bc:	2000443c 	.word	0x2000443c
 80067c0:	200044a4 	.word	0x200044a4

080067c4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b082      	sub	sp, #8
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80067cc:	f000 fef4 	bl	80075b8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80067d0:	4b2a      	ldr	r3, [pc, #168]	@ (800687c <prvAddNewTaskToReadyList+0xb8>)
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	3301      	adds	r3, #1
 80067d6:	4a29      	ldr	r2, [pc, #164]	@ (800687c <prvAddNewTaskToReadyList+0xb8>)
 80067d8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80067da:	4b29      	ldr	r3, [pc, #164]	@ (8006880 <prvAddNewTaskToReadyList+0xbc>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d109      	bne.n	80067f6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80067e2:	4a27      	ldr	r2, [pc, #156]	@ (8006880 <prvAddNewTaskToReadyList+0xbc>)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80067e8:	4b24      	ldr	r3, [pc, #144]	@ (800687c <prvAddNewTaskToReadyList+0xb8>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	2b01      	cmp	r3, #1
 80067ee:	d110      	bne.n	8006812 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80067f0:	f000 fbe4 	bl	8006fbc <prvInitialiseTaskLists>
 80067f4:	e00d      	b.n	8006812 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80067f6:	4b23      	ldr	r3, [pc, #140]	@ (8006884 <prvAddNewTaskToReadyList+0xc0>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d109      	bne.n	8006812 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80067fe:	4b20      	ldr	r3, [pc, #128]	@ (8006880 <prvAddNewTaskToReadyList+0xbc>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006808:	429a      	cmp	r2, r3
 800680a:	d802      	bhi.n	8006812 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800680c:	4a1c      	ldr	r2, [pc, #112]	@ (8006880 <prvAddNewTaskToReadyList+0xbc>)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006812:	4b1d      	ldr	r3, [pc, #116]	@ (8006888 <prvAddNewTaskToReadyList+0xc4>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	3301      	adds	r3, #1
 8006818:	4a1b      	ldr	r2, [pc, #108]	@ (8006888 <prvAddNewTaskToReadyList+0xc4>)
 800681a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006820:	2201      	movs	r2, #1
 8006822:	409a      	lsls	r2, r3
 8006824:	4b19      	ldr	r3, [pc, #100]	@ (800688c <prvAddNewTaskToReadyList+0xc8>)
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	4313      	orrs	r3, r2
 800682a:	4a18      	ldr	r2, [pc, #96]	@ (800688c <prvAddNewTaskToReadyList+0xc8>)
 800682c:	6013      	str	r3, [r2, #0]
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006832:	4613      	mov	r3, r2
 8006834:	009b      	lsls	r3, r3, #2
 8006836:	4413      	add	r3, r2
 8006838:	009b      	lsls	r3, r3, #2
 800683a:	4a15      	ldr	r2, [pc, #84]	@ (8006890 <prvAddNewTaskToReadyList+0xcc>)
 800683c:	441a      	add	r2, r3
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	3304      	adds	r3, #4
 8006842:	4619      	mov	r1, r3
 8006844:	4610      	mov	r0, r2
 8006846:	f7ff f89a 	bl	800597e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800684a:	f000 fee7 	bl	800761c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800684e:	4b0d      	ldr	r3, [pc, #52]	@ (8006884 <prvAddNewTaskToReadyList+0xc0>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d00e      	beq.n	8006874 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006856:	4b0a      	ldr	r3, [pc, #40]	@ (8006880 <prvAddNewTaskToReadyList+0xbc>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006860:	429a      	cmp	r2, r3
 8006862:	d207      	bcs.n	8006874 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006864:	4b0b      	ldr	r3, [pc, #44]	@ (8006894 <prvAddNewTaskToReadyList+0xd0>)
 8006866:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800686a:	601a      	str	r2, [r3, #0]
 800686c:	f3bf 8f4f 	dsb	sy
 8006870:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006874:	bf00      	nop
 8006876:	3708      	adds	r7, #8
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}
 800687c:	20000780 	.word	0x20000780
 8006880:	20000680 	.word	0x20000680
 8006884:	2000078c 	.word	0x2000078c
 8006888:	2000079c 	.word	0x2000079c
 800688c:	20000788 	.word	0x20000788
 8006890:	20000684 	.word	0x20000684
 8006894:	e000ed04 	.word	0xe000ed04

08006898 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006898:	b580      	push	{r7, lr}
 800689a:	b084      	sub	sp, #16
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80068a0:	2300      	movs	r3, #0
 80068a2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d018      	beq.n	80068dc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80068aa:	4b14      	ldr	r3, [pc, #80]	@ (80068fc <vTaskDelay+0x64>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d00b      	beq.n	80068ca <vTaskDelay+0x32>
	__asm volatile
 80068b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068b6:	f383 8811 	msr	BASEPRI, r3
 80068ba:	f3bf 8f6f 	isb	sy
 80068be:	f3bf 8f4f 	dsb	sy
 80068c2:	60bb      	str	r3, [r7, #8]
}
 80068c4:	bf00      	nop
 80068c6:	bf00      	nop
 80068c8:	e7fd      	b.n	80068c6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80068ca:	f000 f885 	bl	80069d8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80068ce:	2100      	movs	r1, #0
 80068d0:	6878      	ldr	r0, [r7, #4]
 80068d2:	f000 fcdd 	bl	8007290 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80068d6:	f000 f88d 	bl	80069f4 <xTaskResumeAll>
 80068da:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d107      	bne.n	80068f2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80068e2:	4b07      	ldr	r3, [pc, #28]	@ (8006900 <vTaskDelay+0x68>)
 80068e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068e8:	601a      	str	r2, [r3, #0]
 80068ea:	f3bf 8f4f 	dsb	sy
 80068ee:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80068f2:	bf00      	nop
 80068f4:	3710      	adds	r7, #16
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bd80      	pop	{r7, pc}
 80068fa:	bf00      	nop
 80068fc:	200007a8 	.word	0x200007a8
 8006900:	e000ed04 	.word	0xe000ed04

08006904 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b08a      	sub	sp, #40	@ 0x28
 8006908:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800690a:	2300      	movs	r3, #0
 800690c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800690e:	2300      	movs	r3, #0
 8006910:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006912:	463a      	mov	r2, r7
 8006914:	1d39      	adds	r1, r7, #4
 8006916:	f107 0308 	add.w	r3, r7, #8
 800691a:	4618      	mov	r0, r3
 800691c:	f7f9 fe4e 	bl	80005bc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006920:	6839      	ldr	r1, [r7, #0]
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	68ba      	ldr	r2, [r7, #8]
 8006926:	9202      	str	r2, [sp, #8]
 8006928:	9301      	str	r3, [sp, #4]
 800692a:	2300      	movs	r3, #0
 800692c:	9300      	str	r3, [sp, #0]
 800692e:	2300      	movs	r3, #0
 8006930:	460a      	mov	r2, r1
 8006932:	4921      	ldr	r1, [pc, #132]	@ (80069b8 <vTaskStartScheduler+0xb4>)
 8006934:	4821      	ldr	r0, [pc, #132]	@ (80069bc <vTaskStartScheduler+0xb8>)
 8006936:	f7ff fdff 	bl	8006538 <xTaskCreateStatic>
 800693a:	4603      	mov	r3, r0
 800693c:	4a20      	ldr	r2, [pc, #128]	@ (80069c0 <vTaskStartScheduler+0xbc>)
 800693e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006940:	4b1f      	ldr	r3, [pc, #124]	@ (80069c0 <vTaskStartScheduler+0xbc>)
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d002      	beq.n	800694e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006948:	2301      	movs	r3, #1
 800694a:	617b      	str	r3, [r7, #20]
 800694c:	e001      	b.n	8006952 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800694e:	2300      	movs	r3, #0
 8006950:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	2b01      	cmp	r3, #1
 8006956:	d11b      	bne.n	8006990 <vTaskStartScheduler+0x8c>
	__asm volatile
 8006958:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800695c:	f383 8811 	msr	BASEPRI, r3
 8006960:	f3bf 8f6f 	isb	sy
 8006964:	f3bf 8f4f 	dsb	sy
 8006968:	613b      	str	r3, [r7, #16]
}
 800696a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800696c:	4b15      	ldr	r3, [pc, #84]	@ (80069c4 <vTaskStartScheduler+0xc0>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	334c      	adds	r3, #76	@ 0x4c
 8006972:	4a15      	ldr	r2, [pc, #84]	@ (80069c8 <vTaskStartScheduler+0xc4>)
 8006974:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006976:	4b15      	ldr	r3, [pc, #84]	@ (80069cc <vTaskStartScheduler+0xc8>)
 8006978:	f04f 32ff 	mov.w	r2, #4294967295
 800697c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800697e:	4b14      	ldr	r3, [pc, #80]	@ (80069d0 <vTaskStartScheduler+0xcc>)
 8006980:	2201      	movs	r2, #1
 8006982:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006984:	4b13      	ldr	r3, [pc, #76]	@ (80069d4 <vTaskStartScheduler+0xd0>)
 8006986:	2200      	movs	r2, #0
 8006988:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800698a:	f000 fd71 	bl	8007470 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800698e:	e00f      	b.n	80069b0 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006990:	697b      	ldr	r3, [r7, #20]
 8006992:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006996:	d10b      	bne.n	80069b0 <vTaskStartScheduler+0xac>
	__asm volatile
 8006998:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800699c:	f383 8811 	msr	BASEPRI, r3
 80069a0:	f3bf 8f6f 	isb	sy
 80069a4:	f3bf 8f4f 	dsb	sy
 80069a8:	60fb      	str	r3, [r7, #12]
}
 80069aa:	bf00      	nop
 80069ac:	bf00      	nop
 80069ae:	e7fd      	b.n	80069ac <vTaskStartScheduler+0xa8>
}
 80069b0:	bf00      	nop
 80069b2:	3718      	adds	r7, #24
 80069b4:	46bd      	mov	sp, r7
 80069b6:	bd80      	pop	{r7, pc}
 80069b8:	08009244 	.word	0x08009244
 80069bc:	08006f8d 	.word	0x08006f8d
 80069c0:	200007a4 	.word	0x200007a4
 80069c4:	20000680 	.word	0x20000680
 80069c8:	20000020 	.word	0x20000020
 80069cc:	200007a0 	.word	0x200007a0
 80069d0:	2000078c 	.word	0x2000078c
 80069d4:	20000784 	.word	0x20000784

080069d8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80069d8:	b480      	push	{r7}
 80069da:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80069dc:	4b04      	ldr	r3, [pc, #16]	@ (80069f0 <vTaskSuspendAll+0x18>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	3301      	adds	r3, #1
 80069e2:	4a03      	ldr	r2, [pc, #12]	@ (80069f0 <vTaskSuspendAll+0x18>)
 80069e4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80069e6:	bf00      	nop
 80069e8:	46bd      	mov	sp, r7
 80069ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ee:	4770      	bx	lr
 80069f0:	200007a8 	.word	0x200007a8

080069f4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b084      	sub	sp, #16
 80069f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80069fa:	2300      	movs	r3, #0
 80069fc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80069fe:	2300      	movs	r3, #0
 8006a00:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006a02:	4b42      	ldr	r3, [pc, #264]	@ (8006b0c <xTaskResumeAll+0x118>)
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d10b      	bne.n	8006a22 <xTaskResumeAll+0x2e>
	__asm volatile
 8006a0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a0e:	f383 8811 	msr	BASEPRI, r3
 8006a12:	f3bf 8f6f 	isb	sy
 8006a16:	f3bf 8f4f 	dsb	sy
 8006a1a:	603b      	str	r3, [r7, #0]
}
 8006a1c:	bf00      	nop
 8006a1e:	bf00      	nop
 8006a20:	e7fd      	b.n	8006a1e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006a22:	f000 fdc9 	bl	80075b8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006a26:	4b39      	ldr	r3, [pc, #228]	@ (8006b0c <xTaskResumeAll+0x118>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	3b01      	subs	r3, #1
 8006a2c:	4a37      	ldr	r2, [pc, #220]	@ (8006b0c <xTaskResumeAll+0x118>)
 8006a2e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006a30:	4b36      	ldr	r3, [pc, #216]	@ (8006b0c <xTaskResumeAll+0x118>)
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d161      	bne.n	8006afc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006a38:	4b35      	ldr	r3, [pc, #212]	@ (8006b10 <xTaskResumeAll+0x11c>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d05d      	beq.n	8006afc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006a40:	e02e      	b.n	8006aa0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a42:	4b34      	ldr	r3, [pc, #208]	@ (8006b14 <xTaskResumeAll+0x120>)
 8006a44:	68db      	ldr	r3, [r3, #12]
 8006a46:	68db      	ldr	r3, [r3, #12]
 8006a48:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	3318      	adds	r3, #24
 8006a4e:	4618      	mov	r0, r3
 8006a50:	f7fe fff2 	bl	8005a38 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	3304      	adds	r3, #4
 8006a58:	4618      	mov	r0, r3
 8006a5a:	f7fe ffed 	bl	8005a38 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a62:	2201      	movs	r2, #1
 8006a64:	409a      	lsls	r2, r3
 8006a66:	4b2c      	ldr	r3, [pc, #176]	@ (8006b18 <xTaskResumeAll+0x124>)
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	4a2a      	ldr	r2, [pc, #168]	@ (8006b18 <xTaskResumeAll+0x124>)
 8006a6e:	6013      	str	r3, [r2, #0]
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a74:	4613      	mov	r3, r2
 8006a76:	009b      	lsls	r3, r3, #2
 8006a78:	4413      	add	r3, r2
 8006a7a:	009b      	lsls	r3, r3, #2
 8006a7c:	4a27      	ldr	r2, [pc, #156]	@ (8006b1c <xTaskResumeAll+0x128>)
 8006a7e:	441a      	add	r2, r3
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	3304      	adds	r3, #4
 8006a84:	4619      	mov	r1, r3
 8006a86:	4610      	mov	r0, r2
 8006a88:	f7fe ff79 	bl	800597e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a90:	4b23      	ldr	r3, [pc, #140]	@ (8006b20 <xTaskResumeAll+0x12c>)
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a96:	429a      	cmp	r2, r3
 8006a98:	d302      	bcc.n	8006aa0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006a9a:	4b22      	ldr	r3, [pc, #136]	@ (8006b24 <xTaskResumeAll+0x130>)
 8006a9c:	2201      	movs	r2, #1
 8006a9e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006aa0:	4b1c      	ldr	r3, [pc, #112]	@ (8006b14 <xTaskResumeAll+0x120>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d1cc      	bne.n	8006a42 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d001      	beq.n	8006ab2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006aae:	f000 fb29 	bl	8007104 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006ab2:	4b1d      	ldr	r3, [pc, #116]	@ (8006b28 <xTaskResumeAll+0x134>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d010      	beq.n	8006ae0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006abe:	f000 f837 	bl	8006b30 <xTaskIncrementTick>
 8006ac2:	4603      	mov	r3, r0
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d002      	beq.n	8006ace <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006ac8:	4b16      	ldr	r3, [pc, #88]	@ (8006b24 <xTaskResumeAll+0x130>)
 8006aca:	2201      	movs	r2, #1
 8006acc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	3b01      	subs	r3, #1
 8006ad2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d1f1      	bne.n	8006abe <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006ada:	4b13      	ldr	r3, [pc, #76]	@ (8006b28 <xTaskResumeAll+0x134>)
 8006adc:	2200      	movs	r2, #0
 8006ade:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006ae0:	4b10      	ldr	r3, [pc, #64]	@ (8006b24 <xTaskResumeAll+0x130>)
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d009      	beq.n	8006afc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006ae8:	2301      	movs	r3, #1
 8006aea:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006aec:	4b0f      	ldr	r3, [pc, #60]	@ (8006b2c <xTaskResumeAll+0x138>)
 8006aee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006af2:	601a      	str	r2, [r3, #0]
 8006af4:	f3bf 8f4f 	dsb	sy
 8006af8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006afc:	f000 fd8e 	bl	800761c <vPortExitCritical>

	return xAlreadyYielded;
 8006b00:	68bb      	ldr	r3, [r7, #8]
}
 8006b02:	4618      	mov	r0, r3
 8006b04:	3710      	adds	r7, #16
 8006b06:	46bd      	mov	sp, r7
 8006b08:	bd80      	pop	{r7, pc}
 8006b0a:	bf00      	nop
 8006b0c:	200007a8 	.word	0x200007a8
 8006b10:	20000780 	.word	0x20000780
 8006b14:	20000740 	.word	0x20000740
 8006b18:	20000788 	.word	0x20000788
 8006b1c:	20000684 	.word	0x20000684
 8006b20:	20000680 	.word	0x20000680
 8006b24:	20000794 	.word	0x20000794
 8006b28:	20000790 	.word	0x20000790
 8006b2c:	e000ed04 	.word	0xe000ed04

08006b30 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b086      	sub	sp, #24
 8006b34:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006b36:	2300      	movs	r3, #0
 8006b38:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006b3a:	4b4f      	ldr	r3, [pc, #316]	@ (8006c78 <xTaskIncrementTick+0x148>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	f040 808f 	bne.w	8006c62 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006b44:	4b4d      	ldr	r3, [pc, #308]	@ (8006c7c <xTaskIncrementTick+0x14c>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	3301      	adds	r3, #1
 8006b4a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006b4c:	4a4b      	ldr	r2, [pc, #300]	@ (8006c7c <xTaskIncrementTick+0x14c>)
 8006b4e:	693b      	ldr	r3, [r7, #16]
 8006b50:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006b52:	693b      	ldr	r3, [r7, #16]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d121      	bne.n	8006b9c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006b58:	4b49      	ldr	r3, [pc, #292]	@ (8006c80 <xTaskIncrementTick+0x150>)
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d00b      	beq.n	8006b7a <xTaskIncrementTick+0x4a>
	__asm volatile
 8006b62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b66:	f383 8811 	msr	BASEPRI, r3
 8006b6a:	f3bf 8f6f 	isb	sy
 8006b6e:	f3bf 8f4f 	dsb	sy
 8006b72:	603b      	str	r3, [r7, #0]
}
 8006b74:	bf00      	nop
 8006b76:	bf00      	nop
 8006b78:	e7fd      	b.n	8006b76 <xTaskIncrementTick+0x46>
 8006b7a:	4b41      	ldr	r3, [pc, #260]	@ (8006c80 <xTaskIncrementTick+0x150>)
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	60fb      	str	r3, [r7, #12]
 8006b80:	4b40      	ldr	r3, [pc, #256]	@ (8006c84 <xTaskIncrementTick+0x154>)
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	4a3e      	ldr	r2, [pc, #248]	@ (8006c80 <xTaskIncrementTick+0x150>)
 8006b86:	6013      	str	r3, [r2, #0]
 8006b88:	4a3e      	ldr	r2, [pc, #248]	@ (8006c84 <xTaskIncrementTick+0x154>)
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	6013      	str	r3, [r2, #0]
 8006b8e:	4b3e      	ldr	r3, [pc, #248]	@ (8006c88 <xTaskIncrementTick+0x158>)
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	3301      	adds	r3, #1
 8006b94:	4a3c      	ldr	r2, [pc, #240]	@ (8006c88 <xTaskIncrementTick+0x158>)
 8006b96:	6013      	str	r3, [r2, #0]
 8006b98:	f000 fab4 	bl	8007104 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006b9c:	4b3b      	ldr	r3, [pc, #236]	@ (8006c8c <xTaskIncrementTick+0x15c>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	693a      	ldr	r2, [r7, #16]
 8006ba2:	429a      	cmp	r2, r3
 8006ba4:	d348      	bcc.n	8006c38 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006ba6:	4b36      	ldr	r3, [pc, #216]	@ (8006c80 <xTaskIncrementTick+0x150>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d104      	bne.n	8006bba <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006bb0:	4b36      	ldr	r3, [pc, #216]	@ (8006c8c <xTaskIncrementTick+0x15c>)
 8006bb2:	f04f 32ff 	mov.w	r2, #4294967295
 8006bb6:	601a      	str	r2, [r3, #0]
					break;
 8006bb8:	e03e      	b.n	8006c38 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006bba:	4b31      	ldr	r3, [pc, #196]	@ (8006c80 <xTaskIncrementTick+0x150>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	68db      	ldr	r3, [r3, #12]
 8006bc0:	68db      	ldr	r3, [r3, #12]
 8006bc2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006bca:	693a      	ldr	r2, [r7, #16]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	429a      	cmp	r2, r3
 8006bd0:	d203      	bcs.n	8006bda <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006bd2:	4a2e      	ldr	r2, [pc, #184]	@ (8006c8c <xTaskIncrementTick+0x15c>)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006bd8:	e02e      	b.n	8006c38 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006bda:	68bb      	ldr	r3, [r7, #8]
 8006bdc:	3304      	adds	r3, #4
 8006bde:	4618      	mov	r0, r3
 8006be0:	f7fe ff2a 	bl	8005a38 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006be4:	68bb      	ldr	r3, [r7, #8]
 8006be6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d004      	beq.n	8006bf6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	3318      	adds	r3, #24
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	f7fe ff21 	bl	8005a38 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006bf6:	68bb      	ldr	r3, [r7, #8]
 8006bf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bfa:	2201      	movs	r2, #1
 8006bfc:	409a      	lsls	r2, r3
 8006bfe:	4b24      	ldr	r3, [pc, #144]	@ (8006c90 <xTaskIncrementTick+0x160>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	4313      	orrs	r3, r2
 8006c04:	4a22      	ldr	r2, [pc, #136]	@ (8006c90 <xTaskIncrementTick+0x160>)
 8006c06:	6013      	str	r3, [r2, #0]
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c0c:	4613      	mov	r3, r2
 8006c0e:	009b      	lsls	r3, r3, #2
 8006c10:	4413      	add	r3, r2
 8006c12:	009b      	lsls	r3, r3, #2
 8006c14:	4a1f      	ldr	r2, [pc, #124]	@ (8006c94 <xTaskIncrementTick+0x164>)
 8006c16:	441a      	add	r2, r3
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	3304      	adds	r3, #4
 8006c1c:	4619      	mov	r1, r3
 8006c1e:	4610      	mov	r0, r2
 8006c20:	f7fe fead 	bl	800597e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c28:	4b1b      	ldr	r3, [pc, #108]	@ (8006c98 <xTaskIncrementTick+0x168>)
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c2e:	429a      	cmp	r2, r3
 8006c30:	d3b9      	bcc.n	8006ba6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006c32:	2301      	movs	r3, #1
 8006c34:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006c36:	e7b6      	b.n	8006ba6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006c38:	4b17      	ldr	r3, [pc, #92]	@ (8006c98 <xTaskIncrementTick+0x168>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c3e:	4915      	ldr	r1, [pc, #84]	@ (8006c94 <xTaskIncrementTick+0x164>)
 8006c40:	4613      	mov	r3, r2
 8006c42:	009b      	lsls	r3, r3, #2
 8006c44:	4413      	add	r3, r2
 8006c46:	009b      	lsls	r3, r3, #2
 8006c48:	440b      	add	r3, r1
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	d901      	bls.n	8006c54 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006c50:	2301      	movs	r3, #1
 8006c52:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006c54:	4b11      	ldr	r3, [pc, #68]	@ (8006c9c <xTaskIncrementTick+0x16c>)
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d007      	beq.n	8006c6c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006c5c:	2301      	movs	r3, #1
 8006c5e:	617b      	str	r3, [r7, #20]
 8006c60:	e004      	b.n	8006c6c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006c62:	4b0f      	ldr	r3, [pc, #60]	@ (8006ca0 <xTaskIncrementTick+0x170>)
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	3301      	adds	r3, #1
 8006c68:	4a0d      	ldr	r2, [pc, #52]	@ (8006ca0 <xTaskIncrementTick+0x170>)
 8006c6a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006c6c:	697b      	ldr	r3, [r7, #20]
}
 8006c6e:	4618      	mov	r0, r3
 8006c70:	3718      	adds	r7, #24
 8006c72:	46bd      	mov	sp, r7
 8006c74:	bd80      	pop	{r7, pc}
 8006c76:	bf00      	nop
 8006c78:	200007a8 	.word	0x200007a8
 8006c7c:	20000784 	.word	0x20000784
 8006c80:	20000738 	.word	0x20000738
 8006c84:	2000073c 	.word	0x2000073c
 8006c88:	20000798 	.word	0x20000798
 8006c8c:	200007a0 	.word	0x200007a0
 8006c90:	20000788 	.word	0x20000788
 8006c94:	20000684 	.word	0x20000684
 8006c98:	20000680 	.word	0x20000680
 8006c9c:	20000794 	.word	0x20000794
 8006ca0:	20000790 	.word	0x20000790

08006ca4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006ca4:	b480      	push	{r7}
 8006ca6:	b087      	sub	sp, #28
 8006ca8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006caa:	4b2a      	ldr	r3, [pc, #168]	@ (8006d54 <vTaskSwitchContext+0xb0>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d003      	beq.n	8006cba <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006cb2:	4b29      	ldr	r3, [pc, #164]	@ (8006d58 <vTaskSwitchContext+0xb4>)
 8006cb4:	2201      	movs	r2, #1
 8006cb6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006cb8:	e045      	b.n	8006d46 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8006cba:	4b27      	ldr	r3, [pc, #156]	@ (8006d58 <vTaskSwitchContext+0xb4>)
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cc0:	4b26      	ldr	r3, [pc, #152]	@ (8006d5c <vTaskSwitchContext+0xb8>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	fab3 f383 	clz	r3, r3
 8006ccc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006cce:	7afb      	ldrb	r3, [r7, #11]
 8006cd0:	f1c3 031f 	rsb	r3, r3, #31
 8006cd4:	617b      	str	r3, [r7, #20]
 8006cd6:	4922      	ldr	r1, [pc, #136]	@ (8006d60 <vTaskSwitchContext+0xbc>)
 8006cd8:	697a      	ldr	r2, [r7, #20]
 8006cda:	4613      	mov	r3, r2
 8006cdc:	009b      	lsls	r3, r3, #2
 8006cde:	4413      	add	r3, r2
 8006ce0:	009b      	lsls	r3, r3, #2
 8006ce2:	440b      	add	r3, r1
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d10b      	bne.n	8006d02 <vTaskSwitchContext+0x5e>
	__asm volatile
 8006cea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cee:	f383 8811 	msr	BASEPRI, r3
 8006cf2:	f3bf 8f6f 	isb	sy
 8006cf6:	f3bf 8f4f 	dsb	sy
 8006cfa:	607b      	str	r3, [r7, #4]
}
 8006cfc:	bf00      	nop
 8006cfe:	bf00      	nop
 8006d00:	e7fd      	b.n	8006cfe <vTaskSwitchContext+0x5a>
 8006d02:	697a      	ldr	r2, [r7, #20]
 8006d04:	4613      	mov	r3, r2
 8006d06:	009b      	lsls	r3, r3, #2
 8006d08:	4413      	add	r3, r2
 8006d0a:	009b      	lsls	r3, r3, #2
 8006d0c:	4a14      	ldr	r2, [pc, #80]	@ (8006d60 <vTaskSwitchContext+0xbc>)
 8006d0e:	4413      	add	r3, r2
 8006d10:	613b      	str	r3, [r7, #16]
 8006d12:	693b      	ldr	r3, [r7, #16]
 8006d14:	685b      	ldr	r3, [r3, #4]
 8006d16:	685a      	ldr	r2, [r3, #4]
 8006d18:	693b      	ldr	r3, [r7, #16]
 8006d1a:	605a      	str	r2, [r3, #4]
 8006d1c:	693b      	ldr	r3, [r7, #16]
 8006d1e:	685a      	ldr	r2, [r3, #4]
 8006d20:	693b      	ldr	r3, [r7, #16]
 8006d22:	3308      	adds	r3, #8
 8006d24:	429a      	cmp	r2, r3
 8006d26:	d104      	bne.n	8006d32 <vTaskSwitchContext+0x8e>
 8006d28:	693b      	ldr	r3, [r7, #16]
 8006d2a:	685b      	ldr	r3, [r3, #4]
 8006d2c:	685a      	ldr	r2, [r3, #4]
 8006d2e:	693b      	ldr	r3, [r7, #16]
 8006d30:	605a      	str	r2, [r3, #4]
 8006d32:	693b      	ldr	r3, [r7, #16]
 8006d34:	685b      	ldr	r3, [r3, #4]
 8006d36:	68db      	ldr	r3, [r3, #12]
 8006d38:	4a0a      	ldr	r2, [pc, #40]	@ (8006d64 <vTaskSwitchContext+0xc0>)
 8006d3a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006d3c:	4b09      	ldr	r3, [pc, #36]	@ (8006d64 <vTaskSwitchContext+0xc0>)
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	334c      	adds	r3, #76	@ 0x4c
 8006d42:	4a09      	ldr	r2, [pc, #36]	@ (8006d68 <vTaskSwitchContext+0xc4>)
 8006d44:	6013      	str	r3, [r2, #0]
}
 8006d46:	bf00      	nop
 8006d48:	371c      	adds	r7, #28
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d50:	4770      	bx	lr
 8006d52:	bf00      	nop
 8006d54:	200007a8 	.word	0x200007a8
 8006d58:	20000794 	.word	0x20000794
 8006d5c:	20000788 	.word	0x20000788
 8006d60:	20000684 	.word	0x20000684
 8006d64:	20000680 	.word	0x20000680
 8006d68:	20000020 	.word	0x20000020

08006d6c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b084      	sub	sp, #16
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
 8006d74:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d10b      	bne.n	8006d94 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006d7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d80:	f383 8811 	msr	BASEPRI, r3
 8006d84:	f3bf 8f6f 	isb	sy
 8006d88:	f3bf 8f4f 	dsb	sy
 8006d8c:	60fb      	str	r3, [r7, #12]
}
 8006d8e:	bf00      	nop
 8006d90:	bf00      	nop
 8006d92:	e7fd      	b.n	8006d90 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006d94:	4b07      	ldr	r3, [pc, #28]	@ (8006db4 <vTaskPlaceOnEventList+0x48>)
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	3318      	adds	r3, #24
 8006d9a:	4619      	mov	r1, r3
 8006d9c:	6878      	ldr	r0, [r7, #4]
 8006d9e:	f7fe fe12 	bl	80059c6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006da2:	2101      	movs	r1, #1
 8006da4:	6838      	ldr	r0, [r7, #0]
 8006da6:	f000 fa73 	bl	8007290 <prvAddCurrentTaskToDelayedList>
}
 8006daa:	bf00      	nop
 8006dac:	3710      	adds	r7, #16
 8006dae:	46bd      	mov	sp, r7
 8006db0:	bd80      	pop	{r7, pc}
 8006db2:	bf00      	nop
 8006db4:	20000680 	.word	0x20000680

08006db8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b086      	sub	sp, #24
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	68db      	ldr	r3, [r3, #12]
 8006dc4:	68db      	ldr	r3, [r3, #12]
 8006dc6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006dc8:	693b      	ldr	r3, [r7, #16]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d10b      	bne.n	8006de6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006dce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dd2:	f383 8811 	msr	BASEPRI, r3
 8006dd6:	f3bf 8f6f 	isb	sy
 8006dda:	f3bf 8f4f 	dsb	sy
 8006dde:	60fb      	str	r3, [r7, #12]
}
 8006de0:	bf00      	nop
 8006de2:	bf00      	nop
 8006de4:	e7fd      	b.n	8006de2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006de6:	693b      	ldr	r3, [r7, #16]
 8006de8:	3318      	adds	r3, #24
 8006dea:	4618      	mov	r0, r3
 8006dec:	f7fe fe24 	bl	8005a38 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006df0:	4b1d      	ldr	r3, [pc, #116]	@ (8006e68 <xTaskRemoveFromEventList+0xb0>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d11c      	bne.n	8006e32 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006df8:	693b      	ldr	r3, [r7, #16]
 8006dfa:	3304      	adds	r3, #4
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	f7fe fe1b 	bl	8005a38 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006e02:	693b      	ldr	r3, [r7, #16]
 8006e04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e06:	2201      	movs	r2, #1
 8006e08:	409a      	lsls	r2, r3
 8006e0a:	4b18      	ldr	r3, [pc, #96]	@ (8006e6c <xTaskRemoveFromEventList+0xb4>)
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	4313      	orrs	r3, r2
 8006e10:	4a16      	ldr	r2, [pc, #88]	@ (8006e6c <xTaskRemoveFromEventList+0xb4>)
 8006e12:	6013      	str	r3, [r2, #0]
 8006e14:	693b      	ldr	r3, [r7, #16]
 8006e16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e18:	4613      	mov	r3, r2
 8006e1a:	009b      	lsls	r3, r3, #2
 8006e1c:	4413      	add	r3, r2
 8006e1e:	009b      	lsls	r3, r3, #2
 8006e20:	4a13      	ldr	r2, [pc, #76]	@ (8006e70 <xTaskRemoveFromEventList+0xb8>)
 8006e22:	441a      	add	r2, r3
 8006e24:	693b      	ldr	r3, [r7, #16]
 8006e26:	3304      	adds	r3, #4
 8006e28:	4619      	mov	r1, r3
 8006e2a:	4610      	mov	r0, r2
 8006e2c:	f7fe fda7 	bl	800597e <vListInsertEnd>
 8006e30:	e005      	b.n	8006e3e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006e32:	693b      	ldr	r3, [r7, #16]
 8006e34:	3318      	adds	r3, #24
 8006e36:	4619      	mov	r1, r3
 8006e38:	480e      	ldr	r0, [pc, #56]	@ (8006e74 <xTaskRemoveFromEventList+0xbc>)
 8006e3a:	f7fe fda0 	bl	800597e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006e3e:	693b      	ldr	r3, [r7, #16]
 8006e40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e42:	4b0d      	ldr	r3, [pc, #52]	@ (8006e78 <xTaskRemoveFromEventList+0xc0>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e48:	429a      	cmp	r2, r3
 8006e4a:	d905      	bls.n	8006e58 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006e50:	4b0a      	ldr	r3, [pc, #40]	@ (8006e7c <xTaskRemoveFromEventList+0xc4>)
 8006e52:	2201      	movs	r2, #1
 8006e54:	601a      	str	r2, [r3, #0]
 8006e56:	e001      	b.n	8006e5c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006e58:	2300      	movs	r3, #0
 8006e5a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006e5c:	697b      	ldr	r3, [r7, #20]
}
 8006e5e:	4618      	mov	r0, r3
 8006e60:	3718      	adds	r7, #24
 8006e62:	46bd      	mov	sp, r7
 8006e64:	bd80      	pop	{r7, pc}
 8006e66:	bf00      	nop
 8006e68:	200007a8 	.word	0x200007a8
 8006e6c:	20000788 	.word	0x20000788
 8006e70:	20000684 	.word	0x20000684
 8006e74:	20000740 	.word	0x20000740
 8006e78:	20000680 	.word	0x20000680
 8006e7c:	20000794 	.word	0x20000794

08006e80 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006e80:	b480      	push	{r7}
 8006e82:	b083      	sub	sp, #12
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006e88:	4b06      	ldr	r3, [pc, #24]	@ (8006ea4 <vTaskInternalSetTimeOutState+0x24>)
 8006e8a:	681a      	ldr	r2, [r3, #0]
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006e90:	4b05      	ldr	r3, [pc, #20]	@ (8006ea8 <vTaskInternalSetTimeOutState+0x28>)
 8006e92:	681a      	ldr	r2, [r3, #0]
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	605a      	str	r2, [r3, #4]
}
 8006e98:	bf00      	nop
 8006e9a:	370c      	adds	r7, #12
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea2:	4770      	bx	lr
 8006ea4:	20000798 	.word	0x20000798
 8006ea8:	20000784 	.word	0x20000784

08006eac <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b088      	sub	sp, #32
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
 8006eb4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d10b      	bne.n	8006ed4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006ebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ec0:	f383 8811 	msr	BASEPRI, r3
 8006ec4:	f3bf 8f6f 	isb	sy
 8006ec8:	f3bf 8f4f 	dsb	sy
 8006ecc:	613b      	str	r3, [r7, #16]
}
 8006ece:	bf00      	nop
 8006ed0:	bf00      	nop
 8006ed2:	e7fd      	b.n	8006ed0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d10b      	bne.n	8006ef2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006eda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ede:	f383 8811 	msr	BASEPRI, r3
 8006ee2:	f3bf 8f6f 	isb	sy
 8006ee6:	f3bf 8f4f 	dsb	sy
 8006eea:	60fb      	str	r3, [r7, #12]
}
 8006eec:	bf00      	nop
 8006eee:	bf00      	nop
 8006ef0:	e7fd      	b.n	8006eee <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006ef2:	f000 fb61 	bl	80075b8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006ef6:	4b1d      	ldr	r3, [pc, #116]	@ (8006f6c <xTaskCheckForTimeOut+0xc0>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	685b      	ldr	r3, [r3, #4]
 8006f00:	69ba      	ldr	r2, [r7, #24]
 8006f02:	1ad3      	subs	r3, r2, r3
 8006f04:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f0e:	d102      	bne.n	8006f16 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006f10:	2300      	movs	r3, #0
 8006f12:	61fb      	str	r3, [r7, #28]
 8006f14:	e023      	b.n	8006f5e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681a      	ldr	r2, [r3, #0]
 8006f1a:	4b15      	ldr	r3, [pc, #84]	@ (8006f70 <xTaskCheckForTimeOut+0xc4>)
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	429a      	cmp	r2, r3
 8006f20:	d007      	beq.n	8006f32 <xTaskCheckForTimeOut+0x86>
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	685b      	ldr	r3, [r3, #4]
 8006f26:	69ba      	ldr	r2, [r7, #24]
 8006f28:	429a      	cmp	r2, r3
 8006f2a:	d302      	bcc.n	8006f32 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	61fb      	str	r3, [r7, #28]
 8006f30:	e015      	b.n	8006f5e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	697a      	ldr	r2, [r7, #20]
 8006f38:	429a      	cmp	r2, r3
 8006f3a:	d20b      	bcs.n	8006f54 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	681a      	ldr	r2, [r3, #0]
 8006f40:	697b      	ldr	r3, [r7, #20]
 8006f42:	1ad2      	subs	r2, r2, r3
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006f48:	6878      	ldr	r0, [r7, #4]
 8006f4a:	f7ff ff99 	bl	8006e80 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006f4e:	2300      	movs	r3, #0
 8006f50:	61fb      	str	r3, [r7, #28]
 8006f52:	e004      	b.n	8006f5e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	2200      	movs	r2, #0
 8006f58:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006f5e:	f000 fb5d 	bl	800761c <vPortExitCritical>

	return xReturn;
 8006f62:	69fb      	ldr	r3, [r7, #28]
}
 8006f64:	4618      	mov	r0, r3
 8006f66:	3720      	adds	r7, #32
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	bd80      	pop	{r7, pc}
 8006f6c:	20000784 	.word	0x20000784
 8006f70:	20000798 	.word	0x20000798

08006f74 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006f74:	b480      	push	{r7}
 8006f76:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006f78:	4b03      	ldr	r3, [pc, #12]	@ (8006f88 <vTaskMissedYield+0x14>)
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	601a      	str	r2, [r3, #0]
}
 8006f7e:	bf00      	nop
 8006f80:	46bd      	mov	sp, r7
 8006f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f86:	4770      	bx	lr
 8006f88:	20000794 	.word	0x20000794

08006f8c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b082      	sub	sp, #8
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006f94:	f000 f852 	bl	800703c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006f98:	4b06      	ldr	r3, [pc, #24]	@ (8006fb4 <prvIdleTask+0x28>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	2b01      	cmp	r3, #1
 8006f9e:	d9f9      	bls.n	8006f94 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006fa0:	4b05      	ldr	r3, [pc, #20]	@ (8006fb8 <prvIdleTask+0x2c>)
 8006fa2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006fa6:	601a      	str	r2, [r3, #0]
 8006fa8:	f3bf 8f4f 	dsb	sy
 8006fac:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006fb0:	e7f0      	b.n	8006f94 <prvIdleTask+0x8>
 8006fb2:	bf00      	nop
 8006fb4:	20000684 	.word	0x20000684
 8006fb8:	e000ed04 	.word	0xe000ed04

08006fbc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b082      	sub	sp, #8
 8006fc0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	607b      	str	r3, [r7, #4]
 8006fc6:	e00c      	b.n	8006fe2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006fc8:	687a      	ldr	r2, [r7, #4]
 8006fca:	4613      	mov	r3, r2
 8006fcc:	009b      	lsls	r3, r3, #2
 8006fce:	4413      	add	r3, r2
 8006fd0:	009b      	lsls	r3, r3, #2
 8006fd2:	4a12      	ldr	r2, [pc, #72]	@ (800701c <prvInitialiseTaskLists+0x60>)
 8006fd4:	4413      	add	r3, r2
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	f7fe fca4 	bl	8005924 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	3301      	adds	r3, #1
 8006fe0:	607b      	str	r3, [r7, #4]
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2b06      	cmp	r3, #6
 8006fe6:	d9ef      	bls.n	8006fc8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006fe8:	480d      	ldr	r0, [pc, #52]	@ (8007020 <prvInitialiseTaskLists+0x64>)
 8006fea:	f7fe fc9b 	bl	8005924 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006fee:	480d      	ldr	r0, [pc, #52]	@ (8007024 <prvInitialiseTaskLists+0x68>)
 8006ff0:	f7fe fc98 	bl	8005924 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006ff4:	480c      	ldr	r0, [pc, #48]	@ (8007028 <prvInitialiseTaskLists+0x6c>)
 8006ff6:	f7fe fc95 	bl	8005924 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006ffa:	480c      	ldr	r0, [pc, #48]	@ (800702c <prvInitialiseTaskLists+0x70>)
 8006ffc:	f7fe fc92 	bl	8005924 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007000:	480b      	ldr	r0, [pc, #44]	@ (8007030 <prvInitialiseTaskLists+0x74>)
 8007002:	f7fe fc8f 	bl	8005924 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007006:	4b0b      	ldr	r3, [pc, #44]	@ (8007034 <prvInitialiseTaskLists+0x78>)
 8007008:	4a05      	ldr	r2, [pc, #20]	@ (8007020 <prvInitialiseTaskLists+0x64>)
 800700a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800700c:	4b0a      	ldr	r3, [pc, #40]	@ (8007038 <prvInitialiseTaskLists+0x7c>)
 800700e:	4a05      	ldr	r2, [pc, #20]	@ (8007024 <prvInitialiseTaskLists+0x68>)
 8007010:	601a      	str	r2, [r3, #0]
}
 8007012:	bf00      	nop
 8007014:	3708      	adds	r7, #8
 8007016:	46bd      	mov	sp, r7
 8007018:	bd80      	pop	{r7, pc}
 800701a:	bf00      	nop
 800701c:	20000684 	.word	0x20000684
 8007020:	20000710 	.word	0x20000710
 8007024:	20000724 	.word	0x20000724
 8007028:	20000740 	.word	0x20000740
 800702c:	20000754 	.word	0x20000754
 8007030:	2000076c 	.word	0x2000076c
 8007034:	20000738 	.word	0x20000738
 8007038:	2000073c 	.word	0x2000073c

0800703c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b082      	sub	sp, #8
 8007040:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007042:	e019      	b.n	8007078 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007044:	f000 fab8 	bl	80075b8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007048:	4b10      	ldr	r3, [pc, #64]	@ (800708c <prvCheckTasksWaitingTermination+0x50>)
 800704a:	68db      	ldr	r3, [r3, #12]
 800704c:	68db      	ldr	r3, [r3, #12]
 800704e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	3304      	adds	r3, #4
 8007054:	4618      	mov	r0, r3
 8007056:	f7fe fcef 	bl	8005a38 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800705a:	4b0d      	ldr	r3, [pc, #52]	@ (8007090 <prvCheckTasksWaitingTermination+0x54>)
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	3b01      	subs	r3, #1
 8007060:	4a0b      	ldr	r2, [pc, #44]	@ (8007090 <prvCheckTasksWaitingTermination+0x54>)
 8007062:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007064:	4b0b      	ldr	r3, [pc, #44]	@ (8007094 <prvCheckTasksWaitingTermination+0x58>)
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	3b01      	subs	r3, #1
 800706a:	4a0a      	ldr	r2, [pc, #40]	@ (8007094 <prvCheckTasksWaitingTermination+0x58>)
 800706c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800706e:	f000 fad5 	bl	800761c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007072:	6878      	ldr	r0, [r7, #4]
 8007074:	f000 f810 	bl	8007098 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007078:	4b06      	ldr	r3, [pc, #24]	@ (8007094 <prvCheckTasksWaitingTermination+0x58>)
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d1e1      	bne.n	8007044 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007080:	bf00      	nop
 8007082:	bf00      	nop
 8007084:	3708      	adds	r7, #8
 8007086:	46bd      	mov	sp, r7
 8007088:	bd80      	pop	{r7, pc}
 800708a:	bf00      	nop
 800708c:	20000754 	.word	0x20000754
 8007090:	20000780 	.word	0x20000780
 8007094:	20000768 	.word	0x20000768

08007098 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007098:	b580      	push	{r7, lr}
 800709a:	b084      	sub	sp, #16
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	334c      	adds	r3, #76	@ 0x4c
 80070a4:	4618      	mov	r0, r3
 80070a6:	f000 ffdb 	bl	8008060 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d108      	bne.n	80070c6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070b8:	4618      	mov	r0, r3
 80070ba:	f000 fc6d 	bl	8007998 <vPortFree>
				vPortFree( pxTCB );
 80070be:	6878      	ldr	r0, [r7, #4]
 80070c0:	f000 fc6a 	bl	8007998 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80070c4:	e019      	b.n	80070fa <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80070cc:	2b01      	cmp	r3, #1
 80070ce:	d103      	bne.n	80070d8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80070d0:	6878      	ldr	r0, [r7, #4]
 80070d2:	f000 fc61 	bl	8007998 <vPortFree>
	}
 80070d6:	e010      	b.n	80070fa <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80070de:	2b02      	cmp	r3, #2
 80070e0:	d00b      	beq.n	80070fa <prvDeleteTCB+0x62>
	__asm volatile
 80070e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070e6:	f383 8811 	msr	BASEPRI, r3
 80070ea:	f3bf 8f6f 	isb	sy
 80070ee:	f3bf 8f4f 	dsb	sy
 80070f2:	60fb      	str	r3, [r7, #12]
}
 80070f4:	bf00      	nop
 80070f6:	bf00      	nop
 80070f8:	e7fd      	b.n	80070f6 <prvDeleteTCB+0x5e>
	}
 80070fa:	bf00      	nop
 80070fc:	3710      	adds	r7, #16
 80070fe:	46bd      	mov	sp, r7
 8007100:	bd80      	pop	{r7, pc}
	...

08007104 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007104:	b480      	push	{r7}
 8007106:	b083      	sub	sp, #12
 8007108:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800710a:	4b0c      	ldr	r3, [pc, #48]	@ (800713c <prvResetNextTaskUnblockTime+0x38>)
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	2b00      	cmp	r3, #0
 8007112:	d104      	bne.n	800711e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007114:	4b0a      	ldr	r3, [pc, #40]	@ (8007140 <prvResetNextTaskUnblockTime+0x3c>)
 8007116:	f04f 32ff 	mov.w	r2, #4294967295
 800711a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800711c:	e008      	b.n	8007130 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800711e:	4b07      	ldr	r3, [pc, #28]	@ (800713c <prvResetNextTaskUnblockTime+0x38>)
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	68db      	ldr	r3, [r3, #12]
 8007124:	68db      	ldr	r3, [r3, #12]
 8007126:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	685b      	ldr	r3, [r3, #4]
 800712c:	4a04      	ldr	r2, [pc, #16]	@ (8007140 <prvResetNextTaskUnblockTime+0x3c>)
 800712e:	6013      	str	r3, [r2, #0]
}
 8007130:	bf00      	nop
 8007132:	370c      	adds	r7, #12
 8007134:	46bd      	mov	sp, r7
 8007136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713a:	4770      	bx	lr
 800713c:	20000738 	.word	0x20000738
 8007140:	200007a0 	.word	0x200007a0

08007144 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007144:	b480      	push	{r7}
 8007146:	b083      	sub	sp, #12
 8007148:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800714a:	4b0b      	ldr	r3, [pc, #44]	@ (8007178 <xTaskGetSchedulerState+0x34>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d102      	bne.n	8007158 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007152:	2301      	movs	r3, #1
 8007154:	607b      	str	r3, [r7, #4]
 8007156:	e008      	b.n	800716a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007158:	4b08      	ldr	r3, [pc, #32]	@ (800717c <xTaskGetSchedulerState+0x38>)
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d102      	bne.n	8007166 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007160:	2302      	movs	r3, #2
 8007162:	607b      	str	r3, [r7, #4]
 8007164:	e001      	b.n	800716a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007166:	2300      	movs	r3, #0
 8007168:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800716a:	687b      	ldr	r3, [r7, #4]
	}
 800716c:	4618      	mov	r0, r3
 800716e:	370c      	adds	r7, #12
 8007170:	46bd      	mov	sp, r7
 8007172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007176:	4770      	bx	lr
 8007178:	2000078c 	.word	0x2000078c
 800717c:	200007a8 	.word	0x200007a8

08007180 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007180:	b580      	push	{r7, lr}
 8007182:	b086      	sub	sp, #24
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800718c:	2300      	movs	r3, #0
 800718e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d070      	beq.n	8007278 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007196:	4b3b      	ldr	r3, [pc, #236]	@ (8007284 <xTaskPriorityDisinherit+0x104>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	693a      	ldr	r2, [r7, #16]
 800719c:	429a      	cmp	r2, r3
 800719e:	d00b      	beq.n	80071b8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80071a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071a4:	f383 8811 	msr	BASEPRI, r3
 80071a8:	f3bf 8f6f 	isb	sy
 80071ac:	f3bf 8f4f 	dsb	sy
 80071b0:	60fb      	str	r3, [r7, #12]
}
 80071b2:	bf00      	nop
 80071b4:	bf00      	nop
 80071b6:	e7fd      	b.n	80071b4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d10b      	bne.n	80071d8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80071c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071c4:	f383 8811 	msr	BASEPRI, r3
 80071c8:	f3bf 8f6f 	isb	sy
 80071cc:	f3bf 8f4f 	dsb	sy
 80071d0:	60bb      	str	r3, [r7, #8]
}
 80071d2:	bf00      	nop
 80071d4:	bf00      	nop
 80071d6:	e7fd      	b.n	80071d4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80071d8:	693b      	ldr	r3, [r7, #16]
 80071da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071dc:	1e5a      	subs	r2, r3, #1
 80071de:	693b      	ldr	r3, [r7, #16]
 80071e0:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80071e2:	693b      	ldr	r3, [r7, #16]
 80071e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071e6:	693b      	ldr	r3, [r7, #16]
 80071e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071ea:	429a      	cmp	r2, r3
 80071ec:	d044      	beq.n	8007278 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80071ee:	693b      	ldr	r3, [r7, #16]
 80071f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d140      	bne.n	8007278 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80071f6:	693b      	ldr	r3, [r7, #16]
 80071f8:	3304      	adds	r3, #4
 80071fa:	4618      	mov	r0, r3
 80071fc:	f7fe fc1c 	bl	8005a38 <uxListRemove>
 8007200:	4603      	mov	r3, r0
 8007202:	2b00      	cmp	r3, #0
 8007204:	d115      	bne.n	8007232 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007206:	693b      	ldr	r3, [r7, #16]
 8007208:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800720a:	491f      	ldr	r1, [pc, #124]	@ (8007288 <xTaskPriorityDisinherit+0x108>)
 800720c:	4613      	mov	r3, r2
 800720e:	009b      	lsls	r3, r3, #2
 8007210:	4413      	add	r3, r2
 8007212:	009b      	lsls	r3, r3, #2
 8007214:	440b      	add	r3, r1
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d10a      	bne.n	8007232 <xTaskPriorityDisinherit+0xb2>
 800721c:	693b      	ldr	r3, [r7, #16]
 800721e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007220:	2201      	movs	r2, #1
 8007222:	fa02 f303 	lsl.w	r3, r2, r3
 8007226:	43da      	mvns	r2, r3
 8007228:	4b18      	ldr	r3, [pc, #96]	@ (800728c <xTaskPriorityDisinherit+0x10c>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	4013      	ands	r3, r2
 800722e:	4a17      	ldr	r2, [pc, #92]	@ (800728c <xTaskPriorityDisinherit+0x10c>)
 8007230:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007232:	693b      	ldr	r3, [r7, #16]
 8007234:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007236:	693b      	ldr	r3, [r7, #16]
 8007238:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800723a:	693b      	ldr	r3, [r7, #16]
 800723c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800723e:	f1c3 0207 	rsb	r2, r3, #7
 8007242:	693b      	ldr	r3, [r7, #16]
 8007244:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007246:	693b      	ldr	r3, [r7, #16]
 8007248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800724a:	2201      	movs	r2, #1
 800724c:	409a      	lsls	r2, r3
 800724e:	4b0f      	ldr	r3, [pc, #60]	@ (800728c <xTaskPriorityDisinherit+0x10c>)
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	4313      	orrs	r3, r2
 8007254:	4a0d      	ldr	r2, [pc, #52]	@ (800728c <xTaskPriorityDisinherit+0x10c>)
 8007256:	6013      	str	r3, [r2, #0]
 8007258:	693b      	ldr	r3, [r7, #16]
 800725a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800725c:	4613      	mov	r3, r2
 800725e:	009b      	lsls	r3, r3, #2
 8007260:	4413      	add	r3, r2
 8007262:	009b      	lsls	r3, r3, #2
 8007264:	4a08      	ldr	r2, [pc, #32]	@ (8007288 <xTaskPriorityDisinherit+0x108>)
 8007266:	441a      	add	r2, r3
 8007268:	693b      	ldr	r3, [r7, #16]
 800726a:	3304      	adds	r3, #4
 800726c:	4619      	mov	r1, r3
 800726e:	4610      	mov	r0, r2
 8007270:	f7fe fb85 	bl	800597e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007274:	2301      	movs	r3, #1
 8007276:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007278:	697b      	ldr	r3, [r7, #20]
	}
 800727a:	4618      	mov	r0, r3
 800727c:	3718      	adds	r7, #24
 800727e:	46bd      	mov	sp, r7
 8007280:	bd80      	pop	{r7, pc}
 8007282:	bf00      	nop
 8007284:	20000680 	.word	0x20000680
 8007288:	20000684 	.word	0x20000684
 800728c:	20000788 	.word	0x20000788

08007290 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007290:	b580      	push	{r7, lr}
 8007292:	b084      	sub	sp, #16
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
 8007298:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800729a:	4b29      	ldr	r3, [pc, #164]	@ (8007340 <prvAddCurrentTaskToDelayedList+0xb0>)
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80072a0:	4b28      	ldr	r3, [pc, #160]	@ (8007344 <prvAddCurrentTaskToDelayedList+0xb4>)
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	3304      	adds	r3, #4
 80072a6:	4618      	mov	r0, r3
 80072a8:	f7fe fbc6 	bl	8005a38 <uxListRemove>
 80072ac:	4603      	mov	r3, r0
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d10b      	bne.n	80072ca <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80072b2:	4b24      	ldr	r3, [pc, #144]	@ (8007344 <prvAddCurrentTaskToDelayedList+0xb4>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072b8:	2201      	movs	r2, #1
 80072ba:	fa02 f303 	lsl.w	r3, r2, r3
 80072be:	43da      	mvns	r2, r3
 80072c0:	4b21      	ldr	r3, [pc, #132]	@ (8007348 <prvAddCurrentTaskToDelayedList+0xb8>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4013      	ands	r3, r2
 80072c6:	4a20      	ldr	r2, [pc, #128]	@ (8007348 <prvAddCurrentTaskToDelayedList+0xb8>)
 80072c8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072d0:	d10a      	bne.n	80072e8 <prvAddCurrentTaskToDelayedList+0x58>
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d007      	beq.n	80072e8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80072d8:	4b1a      	ldr	r3, [pc, #104]	@ (8007344 <prvAddCurrentTaskToDelayedList+0xb4>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	3304      	adds	r3, #4
 80072de:	4619      	mov	r1, r3
 80072e0:	481a      	ldr	r0, [pc, #104]	@ (800734c <prvAddCurrentTaskToDelayedList+0xbc>)
 80072e2:	f7fe fb4c 	bl	800597e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80072e6:	e026      	b.n	8007336 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80072e8:	68fa      	ldr	r2, [r7, #12]
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	4413      	add	r3, r2
 80072ee:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80072f0:	4b14      	ldr	r3, [pc, #80]	@ (8007344 <prvAddCurrentTaskToDelayedList+0xb4>)
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	68ba      	ldr	r2, [r7, #8]
 80072f6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80072f8:	68ba      	ldr	r2, [r7, #8]
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	429a      	cmp	r2, r3
 80072fe:	d209      	bcs.n	8007314 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007300:	4b13      	ldr	r3, [pc, #76]	@ (8007350 <prvAddCurrentTaskToDelayedList+0xc0>)
 8007302:	681a      	ldr	r2, [r3, #0]
 8007304:	4b0f      	ldr	r3, [pc, #60]	@ (8007344 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	3304      	adds	r3, #4
 800730a:	4619      	mov	r1, r3
 800730c:	4610      	mov	r0, r2
 800730e:	f7fe fb5a 	bl	80059c6 <vListInsert>
}
 8007312:	e010      	b.n	8007336 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007314:	4b0f      	ldr	r3, [pc, #60]	@ (8007354 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007316:	681a      	ldr	r2, [r3, #0]
 8007318:	4b0a      	ldr	r3, [pc, #40]	@ (8007344 <prvAddCurrentTaskToDelayedList+0xb4>)
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	3304      	adds	r3, #4
 800731e:	4619      	mov	r1, r3
 8007320:	4610      	mov	r0, r2
 8007322:	f7fe fb50 	bl	80059c6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007326:	4b0c      	ldr	r3, [pc, #48]	@ (8007358 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	68ba      	ldr	r2, [r7, #8]
 800732c:	429a      	cmp	r2, r3
 800732e:	d202      	bcs.n	8007336 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007330:	4a09      	ldr	r2, [pc, #36]	@ (8007358 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007332:	68bb      	ldr	r3, [r7, #8]
 8007334:	6013      	str	r3, [r2, #0]
}
 8007336:	bf00      	nop
 8007338:	3710      	adds	r7, #16
 800733a:	46bd      	mov	sp, r7
 800733c:	bd80      	pop	{r7, pc}
 800733e:	bf00      	nop
 8007340:	20000784 	.word	0x20000784
 8007344:	20000680 	.word	0x20000680
 8007348:	20000788 	.word	0x20000788
 800734c:	2000076c 	.word	0x2000076c
 8007350:	2000073c 	.word	0x2000073c
 8007354:	20000738 	.word	0x20000738
 8007358:	200007a0 	.word	0x200007a0

0800735c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800735c:	b480      	push	{r7}
 800735e:	b085      	sub	sp, #20
 8007360:	af00      	add	r7, sp, #0
 8007362:	60f8      	str	r0, [r7, #12]
 8007364:	60b9      	str	r1, [r7, #8]
 8007366:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	3b04      	subs	r3, #4
 800736c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007374:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	3b04      	subs	r3, #4
 800737a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800737c:	68bb      	ldr	r3, [r7, #8]
 800737e:	f023 0201 	bic.w	r2, r3, #1
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	3b04      	subs	r3, #4
 800738a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800738c:	4a0c      	ldr	r2, [pc, #48]	@ (80073c0 <pxPortInitialiseStack+0x64>)
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	3b14      	subs	r3, #20
 8007396:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007398:	687a      	ldr	r2, [r7, #4]
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	3b04      	subs	r3, #4
 80073a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	f06f 0202 	mvn.w	r2, #2
 80073aa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	3b20      	subs	r3, #32
 80073b0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80073b2:	68fb      	ldr	r3, [r7, #12]
}
 80073b4:	4618      	mov	r0, r3
 80073b6:	3714      	adds	r7, #20
 80073b8:	46bd      	mov	sp, r7
 80073ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073be:	4770      	bx	lr
 80073c0:	080073c5 	.word	0x080073c5

080073c4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80073c4:	b480      	push	{r7}
 80073c6:	b085      	sub	sp, #20
 80073c8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80073ca:	2300      	movs	r3, #0
 80073cc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80073ce:	4b13      	ldr	r3, [pc, #76]	@ (800741c <prvTaskExitError+0x58>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073d6:	d00b      	beq.n	80073f0 <prvTaskExitError+0x2c>
	__asm volatile
 80073d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073dc:	f383 8811 	msr	BASEPRI, r3
 80073e0:	f3bf 8f6f 	isb	sy
 80073e4:	f3bf 8f4f 	dsb	sy
 80073e8:	60fb      	str	r3, [r7, #12]
}
 80073ea:	bf00      	nop
 80073ec:	bf00      	nop
 80073ee:	e7fd      	b.n	80073ec <prvTaskExitError+0x28>
	__asm volatile
 80073f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073f4:	f383 8811 	msr	BASEPRI, r3
 80073f8:	f3bf 8f6f 	isb	sy
 80073fc:	f3bf 8f4f 	dsb	sy
 8007400:	60bb      	str	r3, [r7, #8]
}
 8007402:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007404:	bf00      	nop
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d0fc      	beq.n	8007406 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800740c:	bf00      	nop
 800740e:	bf00      	nop
 8007410:	3714      	adds	r7, #20
 8007412:	46bd      	mov	sp, r7
 8007414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007418:	4770      	bx	lr
 800741a:	bf00      	nop
 800741c:	20000010 	.word	0x20000010

08007420 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007420:	4b07      	ldr	r3, [pc, #28]	@ (8007440 <pxCurrentTCBConst2>)
 8007422:	6819      	ldr	r1, [r3, #0]
 8007424:	6808      	ldr	r0, [r1, #0]
 8007426:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800742a:	f380 8809 	msr	PSP, r0
 800742e:	f3bf 8f6f 	isb	sy
 8007432:	f04f 0000 	mov.w	r0, #0
 8007436:	f380 8811 	msr	BASEPRI, r0
 800743a:	4770      	bx	lr
 800743c:	f3af 8000 	nop.w

08007440 <pxCurrentTCBConst2>:
 8007440:	20000680 	.word	0x20000680
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007444:	bf00      	nop
 8007446:	bf00      	nop

08007448 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007448:	4808      	ldr	r0, [pc, #32]	@ (800746c <prvPortStartFirstTask+0x24>)
 800744a:	6800      	ldr	r0, [r0, #0]
 800744c:	6800      	ldr	r0, [r0, #0]
 800744e:	f380 8808 	msr	MSP, r0
 8007452:	f04f 0000 	mov.w	r0, #0
 8007456:	f380 8814 	msr	CONTROL, r0
 800745a:	b662      	cpsie	i
 800745c:	b661      	cpsie	f
 800745e:	f3bf 8f4f 	dsb	sy
 8007462:	f3bf 8f6f 	isb	sy
 8007466:	df00      	svc	0
 8007468:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800746a:	bf00      	nop
 800746c:	e000ed08 	.word	0xe000ed08

08007470 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b086      	sub	sp, #24
 8007474:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007476:	4b47      	ldr	r3, [pc, #284]	@ (8007594 <xPortStartScheduler+0x124>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	4a47      	ldr	r2, [pc, #284]	@ (8007598 <xPortStartScheduler+0x128>)
 800747c:	4293      	cmp	r3, r2
 800747e:	d10b      	bne.n	8007498 <xPortStartScheduler+0x28>
	__asm volatile
 8007480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007484:	f383 8811 	msr	BASEPRI, r3
 8007488:	f3bf 8f6f 	isb	sy
 800748c:	f3bf 8f4f 	dsb	sy
 8007490:	60fb      	str	r3, [r7, #12]
}
 8007492:	bf00      	nop
 8007494:	bf00      	nop
 8007496:	e7fd      	b.n	8007494 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007498:	4b3e      	ldr	r3, [pc, #248]	@ (8007594 <xPortStartScheduler+0x124>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	4a3f      	ldr	r2, [pc, #252]	@ (800759c <xPortStartScheduler+0x12c>)
 800749e:	4293      	cmp	r3, r2
 80074a0:	d10b      	bne.n	80074ba <xPortStartScheduler+0x4a>
	__asm volatile
 80074a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074a6:	f383 8811 	msr	BASEPRI, r3
 80074aa:	f3bf 8f6f 	isb	sy
 80074ae:	f3bf 8f4f 	dsb	sy
 80074b2:	613b      	str	r3, [r7, #16]
}
 80074b4:	bf00      	nop
 80074b6:	bf00      	nop
 80074b8:	e7fd      	b.n	80074b6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80074ba:	4b39      	ldr	r3, [pc, #228]	@ (80075a0 <xPortStartScheduler+0x130>)
 80074bc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80074be:	697b      	ldr	r3, [r7, #20]
 80074c0:	781b      	ldrb	r3, [r3, #0]
 80074c2:	b2db      	uxtb	r3, r3
 80074c4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80074c6:	697b      	ldr	r3, [r7, #20]
 80074c8:	22ff      	movs	r2, #255	@ 0xff
 80074ca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80074cc:	697b      	ldr	r3, [r7, #20]
 80074ce:	781b      	ldrb	r3, [r3, #0]
 80074d0:	b2db      	uxtb	r3, r3
 80074d2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80074d4:	78fb      	ldrb	r3, [r7, #3]
 80074d6:	b2db      	uxtb	r3, r3
 80074d8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80074dc:	b2da      	uxtb	r2, r3
 80074de:	4b31      	ldr	r3, [pc, #196]	@ (80075a4 <xPortStartScheduler+0x134>)
 80074e0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80074e2:	4b31      	ldr	r3, [pc, #196]	@ (80075a8 <xPortStartScheduler+0x138>)
 80074e4:	2207      	movs	r2, #7
 80074e6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80074e8:	e009      	b.n	80074fe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80074ea:	4b2f      	ldr	r3, [pc, #188]	@ (80075a8 <xPortStartScheduler+0x138>)
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	3b01      	subs	r3, #1
 80074f0:	4a2d      	ldr	r2, [pc, #180]	@ (80075a8 <xPortStartScheduler+0x138>)
 80074f2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80074f4:	78fb      	ldrb	r3, [r7, #3]
 80074f6:	b2db      	uxtb	r3, r3
 80074f8:	005b      	lsls	r3, r3, #1
 80074fa:	b2db      	uxtb	r3, r3
 80074fc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80074fe:	78fb      	ldrb	r3, [r7, #3]
 8007500:	b2db      	uxtb	r3, r3
 8007502:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007506:	2b80      	cmp	r3, #128	@ 0x80
 8007508:	d0ef      	beq.n	80074ea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800750a:	4b27      	ldr	r3, [pc, #156]	@ (80075a8 <xPortStartScheduler+0x138>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f1c3 0307 	rsb	r3, r3, #7
 8007512:	2b04      	cmp	r3, #4
 8007514:	d00b      	beq.n	800752e <xPortStartScheduler+0xbe>
	__asm volatile
 8007516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800751a:	f383 8811 	msr	BASEPRI, r3
 800751e:	f3bf 8f6f 	isb	sy
 8007522:	f3bf 8f4f 	dsb	sy
 8007526:	60bb      	str	r3, [r7, #8]
}
 8007528:	bf00      	nop
 800752a:	bf00      	nop
 800752c:	e7fd      	b.n	800752a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800752e:	4b1e      	ldr	r3, [pc, #120]	@ (80075a8 <xPortStartScheduler+0x138>)
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	021b      	lsls	r3, r3, #8
 8007534:	4a1c      	ldr	r2, [pc, #112]	@ (80075a8 <xPortStartScheduler+0x138>)
 8007536:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007538:	4b1b      	ldr	r3, [pc, #108]	@ (80075a8 <xPortStartScheduler+0x138>)
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007540:	4a19      	ldr	r2, [pc, #100]	@ (80075a8 <xPortStartScheduler+0x138>)
 8007542:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	b2da      	uxtb	r2, r3
 8007548:	697b      	ldr	r3, [r7, #20]
 800754a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800754c:	4b17      	ldr	r3, [pc, #92]	@ (80075ac <xPortStartScheduler+0x13c>)
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	4a16      	ldr	r2, [pc, #88]	@ (80075ac <xPortStartScheduler+0x13c>)
 8007552:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007556:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007558:	4b14      	ldr	r3, [pc, #80]	@ (80075ac <xPortStartScheduler+0x13c>)
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	4a13      	ldr	r2, [pc, #76]	@ (80075ac <xPortStartScheduler+0x13c>)
 800755e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007562:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007564:	f000 f8da 	bl	800771c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007568:	4b11      	ldr	r3, [pc, #68]	@ (80075b0 <xPortStartScheduler+0x140>)
 800756a:	2200      	movs	r2, #0
 800756c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800756e:	f000 f8f9 	bl	8007764 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007572:	4b10      	ldr	r3, [pc, #64]	@ (80075b4 <xPortStartScheduler+0x144>)
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	4a0f      	ldr	r2, [pc, #60]	@ (80075b4 <xPortStartScheduler+0x144>)
 8007578:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800757c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800757e:	f7ff ff63 	bl	8007448 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007582:	f7ff fb8f 	bl	8006ca4 <vTaskSwitchContext>
	prvTaskExitError();
 8007586:	f7ff ff1d 	bl	80073c4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800758a:	2300      	movs	r3, #0
}
 800758c:	4618      	mov	r0, r3
 800758e:	3718      	adds	r7, #24
 8007590:	46bd      	mov	sp, r7
 8007592:	bd80      	pop	{r7, pc}
 8007594:	e000ed00 	.word	0xe000ed00
 8007598:	410fc271 	.word	0x410fc271
 800759c:	410fc270 	.word	0x410fc270
 80075a0:	e000e400 	.word	0xe000e400
 80075a4:	200007ac 	.word	0x200007ac
 80075a8:	200007b0 	.word	0x200007b0
 80075ac:	e000ed20 	.word	0xe000ed20
 80075b0:	20000010 	.word	0x20000010
 80075b4:	e000ef34 	.word	0xe000ef34

080075b8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80075b8:	b480      	push	{r7}
 80075ba:	b083      	sub	sp, #12
 80075bc:	af00      	add	r7, sp, #0
	__asm volatile
 80075be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075c2:	f383 8811 	msr	BASEPRI, r3
 80075c6:	f3bf 8f6f 	isb	sy
 80075ca:	f3bf 8f4f 	dsb	sy
 80075ce:	607b      	str	r3, [r7, #4]
}
 80075d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80075d2:	4b10      	ldr	r3, [pc, #64]	@ (8007614 <vPortEnterCritical+0x5c>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	3301      	adds	r3, #1
 80075d8:	4a0e      	ldr	r2, [pc, #56]	@ (8007614 <vPortEnterCritical+0x5c>)
 80075da:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80075dc:	4b0d      	ldr	r3, [pc, #52]	@ (8007614 <vPortEnterCritical+0x5c>)
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	2b01      	cmp	r3, #1
 80075e2:	d110      	bne.n	8007606 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80075e4:	4b0c      	ldr	r3, [pc, #48]	@ (8007618 <vPortEnterCritical+0x60>)
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	b2db      	uxtb	r3, r3
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d00b      	beq.n	8007606 <vPortEnterCritical+0x4e>
	__asm volatile
 80075ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075f2:	f383 8811 	msr	BASEPRI, r3
 80075f6:	f3bf 8f6f 	isb	sy
 80075fa:	f3bf 8f4f 	dsb	sy
 80075fe:	603b      	str	r3, [r7, #0]
}
 8007600:	bf00      	nop
 8007602:	bf00      	nop
 8007604:	e7fd      	b.n	8007602 <vPortEnterCritical+0x4a>
	}
}
 8007606:	bf00      	nop
 8007608:	370c      	adds	r7, #12
 800760a:	46bd      	mov	sp, r7
 800760c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007610:	4770      	bx	lr
 8007612:	bf00      	nop
 8007614:	20000010 	.word	0x20000010
 8007618:	e000ed04 	.word	0xe000ed04

0800761c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800761c:	b480      	push	{r7}
 800761e:	b083      	sub	sp, #12
 8007620:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007622:	4b12      	ldr	r3, [pc, #72]	@ (800766c <vPortExitCritical+0x50>)
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d10b      	bne.n	8007642 <vPortExitCritical+0x26>
	__asm volatile
 800762a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800762e:	f383 8811 	msr	BASEPRI, r3
 8007632:	f3bf 8f6f 	isb	sy
 8007636:	f3bf 8f4f 	dsb	sy
 800763a:	607b      	str	r3, [r7, #4]
}
 800763c:	bf00      	nop
 800763e:	bf00      	nop
 8007640:	e7fd      	b.n	800763e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007642:	4b0a      	ldr	r3, [pc, #40]	@ (800766c <vPortExitCritical+0x50>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	3b01      	subs	r3, #1
 8007648:	4a08      	ldr	r2, [pc, #32]	@ (800766c <vPortExitCritical+0x50>)
 800764a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800764c:	4b07      	ldr	r3, [pc, #28]	@ (800766c <vPortExitCritical+0x50>)
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d105      	bne.n	8007660 <vPortExitCritical+0x44>
 8007654:	2300      	movs	r3, #0
 8007656:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	f383 8811 	msr	BASEPRI, r3
}
 800765e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007660:	bf00      	nop
 8007662:	370c      	adds	r7, #12
 8007664:	46bd      	mov	sp, r7
 8007666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766a:	4770      	bx	lr
 800766c:	20000010 	.word	0x20000010

08007670 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007670:	f3ef 8009 	mrs	r0, PSP
 8007674:	f3bf 8f6f 	isb	sy
 8007678:	4b15      	ldr	r3, [pc, #84]	@ (80076d0 <pxCurrentTCBConst>)
 800767a:	681a      	ldr	r2, [r3, #0]
 800767c:	f01e 0f10 	tst.w	lr, #16
 8007680:	bf08      	it	eq
 8007682:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007686:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800768a:	6010      	str	r0, [r2, #0]
 800768c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007690:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007694:	f380 8811 	msr	BASEPRI, r0
 8007698:	f3bf 8f4f 	dsb	sy
 800769c:	f3bf 8f6f 	isb	sy
 80076a0:	f7ff fb00 	bl	8006ca4 <vTaskSwitchContext>
 80076a4:	f04f 0000 	mov.w	r0, #0
 80076a8:	f380 8811 	msr	BASEPRI, r0
 80076ac:	bc09      	pop	{r0, r3}
 80076ae:	6819      	ldr	r1, [r3, #0]
 80076b0:	6808      	ldr	r0, [r1, #0]
 80076b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076b6:	f01e 0f10 	tst.w	lr, #16
 80076ba:	bf08      	it	eq
 80076bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80076c0:	f380 8809 	msr	PSP, r0
 80076c4:	f3bf 8f6f 	isb	sy
 80076c8:	4770      	bx	lr
 80076ca:	bf00      	nop
 80076cc:	f3af 8000 	nop.w

080076d0 <pxCurrentTCBConst>:
 80076d0:	20000680 	.word	0x20000680
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80076d4:	bf00      	nop
 80076d6:	bf00      	nop

080076d8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b082      	sub	sp, #8
 80076dc:	af00      	add	r7, sp, #0
	__asm volatile
 80076de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076e2:	f383 8811 	msr	BASEPRI, r3
 80076e6:	f3bf 8f6f 	isb	sy
 80076ea:	f3bf 8f4f 	dsb	sy
 80076ee:	607b      	str	r3, [r7, #4]
}
 80076f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80076f2:	f7ff fa1d 	bl	8006b30 <xTaskIncrementTick>
 80076f6:	4603      	mov	r3, r0
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d003      	beq.n	8007704 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80076fc:	4b06      	ldr	r3, [pc, #24]	@ (8007718 <SysTick_Handler+0x40>)
 80076fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007702:	601a      	str	r2, [r3, #0]
 8007704:	2300      	movs	r3, #0
 8007706:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007708:	683b      	ldr	r3, [r7, #0]
 800770a:	f383 8811 	msr	BASEPRI, r3
}
 800770e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007710:	bf00      	nop
 8007712:	3708      	adds	r7, #8
 8007714:	46bd      	mov	sp, r7
 8007716:	bd80      	pop	{r7, pc}
 8007718:	e000ed04 	.word	0xe000ed04

0800771c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800771c:	b480      	push	{r7}
 800771e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007720:	4b0b      	ldr	r3, [pc, #44]	@ (8007750 <vPortSetupTimerInterrupt+0x34>)
 8007722:	2200      	movs	r2, #0
 8007724:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007726:	4b0b      	ldr	r3, [pc, #44]	@ (8007754 <vPortSetupTimerInterrupt+0x38>)
 8007728:	2200      	movs	r2, #0
 800772a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800772c:	4b0a      	ldr	r3, [pc, #40]	@ (8007758 <vPortSetupTimerInterrupt+0x3c>)
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	4a0a      	ldr	r2, [pc, #40]	@ (800775c <vPortSetupTimerInterrupt+0x40>)
 8007732:	fba2 2303 	umull	r2, r3, r2, r3
 8007736:	099b      	lsrs	r3, r3, #6
 8007738:	4a09      	ldr	r2, [pc, #36]	@ (8007760 <vPortSetupTimerInterrupt+0x44>)
 800773a:	3b01      	subs	r3, #1
 800773c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800773e:	4b04      	ldr	r3, [pc, #16]	@ (8007750 <vPortSetupTimerInterrupt+0x34>)
 8007740:	2207      	movs	r2, #7
 8007742:	601a      	str	r2, [r3, #0]
}
 8007744:	bf00      	nop
 8007746:	46bd      	mov	sp, r7
 8007748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774c:	4770      	bx	lr
 800774e:	bf00      	nop
 8007750:	e000e010 	.word	0xe000e010
 8007754:	e000e018 	.word	0xe000e018
 8007758:	20000000 	.word	0x20000000
 800775c:	10624dd3 	.word	0x10624dd3
 8007760:	e000e014 	.word	0xe000e014

08007764 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007764:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007774 <vPortEnableVFP+0x10>
 8007768:	6801      	ldr	r1, [r0, #0]
 800776a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800776e:	6001      	str	r1, [r0, #0]
 8007770:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007772:	bf00      	nop
 8007774:	e000ed88 	.word	0xe000ed88

08007778 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007778:	b480      	push	{r7}
 800777a:	b085      	sub	sp, #20
 800777c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800777e:	f3ef 8305 	mrs	r3, IPSR
 8007782:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	2b0f      	cmp	r3, #15
 8007788:	d915      	bls.n	80077b6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800778a:	4a18      	ldr	r2, [pc, #96]	@ (80077ec <vPortValidateInterruptPriority+0x74>)
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	4413      	add	r3, r2
 8007790:	781b      	ldrb	r3, [r3, #0]
 8007792:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007794:	4b16      	ldr	r3, [pc, #88]	@ (80077f0 <vPortValidateInterruptPriority+0x78>)
 8007796:	781b      	ldrb	r3, [r3, #0]
 8007798:	7afa      	ldrb	r2, [r7, #11]
 800779a:	429a      	cmp	r2, r3
 800779c:	d20b      	bcs.n	80077b6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800779e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077a2:	f383 8811 	msr	BASEPRI, r3
 80077a6:	f3bf 8f6f 	isb	sy
 80077aa:	f3bf 8f4f 	dsb	sy
 80077ae:	607b      	str	r3, [r7, #4]
}
 80077b0:	bf00      	nop
 80077b2:	bf00      	nop
 80077b4:	e7fd      	b.n	80077b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80077b6:	4b0f      	ldr	r3, [pc, #60]	@ (80077f4 <vPortValidateInterruptPriority+0x7c>)
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80077be:	4b0e      	ldr	r3, [pc, #56]	@ (80077f8 <vPortValidateInterruptPriority+0x80>)
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	429a      	cmp	r2, r3
 80077c4:	d90b      	bls.n	80077de <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80077c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077ca:	f383 8811 	msr	BASEPRI, r3
 80077ce:	f3bf 8f6f 	isb	sy
 80077d2:	f3bf 8f4f 	dsb	sy
 80077d6:	603b      	str	r3, [r7, #0]
}
 80077d8:	bf00      	nop
 80077da:	bf00      	nop
 80077dc:	e7fd      	b.n	80077da <vPortValidateInterruptPriority+0x62>
	}
 80077de:	bf00      	nop
 80077e0:	3714      	adds	r7, #20
 80077e2:	46bd      	mov	sp, r7
 80077e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e8:	4770      	bx	lr
 80077ea:	bf00      	nop
 80077ec:	e000e3f0 	.word	0xe000e3f0
 80077f0:	200007ac 	.word	0x200007ac
 80077f4:	e000ed0c 	.word	0xe000ed0c
 80077f8:	200007b0 	.word	0x200007b0

080077fc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b08a      	sub	sp, #40	@ 0x28
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007804:	2300      	movs	r3, #0
 8007806:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007808:	f7ff f8e6 	bl	80069d8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800780c:	4b5c      	ldr	r3, [pc, #368]	@ (8007980 <pvPortMalloc+0x184>)
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d101      	bne.n	8007818 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007814:	f000 f924 	bl	8007a60 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007818:	4b5a      	ldr	r3, [pc, #360]	@ (8007984 <pvPortMalloc+0x188>)
 800781a:	681a      	ldr	r2, [r3, #0]
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	4013      	ands	r3, r2
 8007820:	2b00      	cmp	r3, #0
 8007822:	f040 8095 	bne.w	8007950 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2b00      	cmp	r3, #0
 800782a:	d01e      	beq.n	800786a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800782c:	2208      	movs	r2, #8
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	4413      	add	r3, r2
 8007832:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	f003 0307 	and.w	r3, r3, #7
 800783a:	2b00      	cmp	r3, #0
 800783c:	d015      	beq.n	800786a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	f023 0307 	bic.w	r3, r3, #7
 8007844:	3308      	adds	r3, #8
 8007846:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	f003 0307 	and.w	r3, r3, #7
 800784e:	2b00      	cmp	r3, #0
 8007850:	d00b      	beq.n	800786a <pvPortMalloc+0x6e>
	__asm volatile
 8007852:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007856:	f383 8811 	msr	BASEPRI, r3
 800785a:	f3bf 8f6f 	isb	sy
 800785e:	f3bf 8f4f 	dsb	sy
 8007862:	617b      	str	r3, [r7, #20]
}
 8007864:	bf00      	nop
 8007866:	bf00      	nop
 8007868:	e7fd      	b.n	8007866 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d06f      	beq.n	8007950 <pvPortMalloc+0x154>
 8007870:	4b45      	ldr	r3, [pc, #276]	@ (8007988 <pvPortMalloc+0x18c>)
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	687a      	ldr	r2, [r7, #4]
 8007876:	429a      	cmp	r2, r3
 8007878:	d86a      	bhi.n	8007950 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800787a:	4b44      	ldr	r3, [pc, #272]	@ (800798c <pvPortMalloc+0x190>)
 800787c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800787e:	4b43      	ldr	r3, [pc, #268]	@ (800798c <pvPortMalloc+0x190>)
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007884:	e004      	b.n	8007890 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007888:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800788a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007892:	685b      	ldr	r3, [r3, #4]
 8007894:	687a      	ldr	r2, [r7, #4]
 8007896:	429a      	cmp	r2, r3
 8007898:	d903      	bls.n	80078a2 <pvPortMalloc+0xa6>
 800789a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d1f1      	bne.n	8007886 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80078a2:	4b37      	ldr	r3, [pc, #220]	@ (8007980 <pvPortMalloc+0x184>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078a8:	429a      	cmp	r2, r3
 80078aa:	d051      	beq.n	8007950 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80078ac:	6a3b      	ldr	r3, [r7, #32]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	2208      	movs	r2, #8
 80078b2:	4413      	add	r3, r2
 80078b4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80078b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078b8:	681a      	ldr	r2, [r3, #0]
 80078ba:	6a3b      	ldr	r3, [r7, #32]
 80078bc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80078be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078c0:	685a      	ldr	r2, [r3, #4]
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	1ad2      	subs	r2, r2, r3
 80078c6:	2308      	movs	r3, #8
 80078c8:	005b      	lsls	r3, r3, #1
 80078ca:	429a      	cmp	r2, r3
 80078cc:	d920      	bls.n	8007910 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80078ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	4413      	add	r3, r2
 80078d4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80078d6:	69bb      	ldr	r3, [r7, #24]
 80078d8:	f003 0307 	and.w	r3, r3, #7
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d00b      	beq.n	80078f8 <pvPortMalloc+0xfc>
	__asm volatile
 80078e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078e4:	f383 8811 	msr	BASEPRI, r3
 80078e8:	f3bf 8f6f 	isb	sy
 80078ec:	f3bf 8f4f 	dsb	sy
 80078f0:	613b      	str	r3, [r7, #16]
}
 80078f2:	bf00      	nop
 80078f4:	bf00      	nop
 80078f6:	e7fd      	b.n	80078f4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80078f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078fa:	685a      	ldr	r2, [r3, #4]
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	1ad2      	subs	r2, r2, r3
 8007900:	69bb      	ldr	r3, [r7, #24]
 8007902:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007906:	687a      	ldr	r2, [r7, #4]
 8007908:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800790a:	69b8      	ldr	r0, [r7, #24]
 800790c:	f000 f90a 	bl	8007b24 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007910:	4b1d      	ldr	r3, [pc, #116]	@ (8007988 <pvPortMalloc+0x18c>)
 8007912:	681a      	ldr	r2, [r3, #0]
 8007914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007916:	685b      	ldr	r3, [r3, #4]
 8007918:	1ad3      	subs	r3, r2, r3
 800791a:	4a1b      	ldr	r2, [pc, #108]	@ (8007988 <pvPortMalloc+0x18c>)
 800791c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800791e:	4b1a      	ldr	r3, [pc, #104]	@ (8007988 <pvPortMalloc+0x18c>)
 8007920:	681a      	ldr	r2, [r3, #0]
 8007922:	4b1b      	ldr	r3, [pc, #108]	@ (8007990 <pvPortMalloc+0x194>)
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	429a      	cmp	r2, r3
 8007928:	d203      	bcs.n	8007932 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800792a:	4b17      	ldr	r3, [pc, #92]	@ (8007988 <pvPortMalloc+0x18c>)
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	4a18      	ldr	r2, [pc, #96]	@ (8007990 <pvPortMalloc+0x194>)
 8007930:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007934:	685a      	ldr	r2, [r3, #4]
 8007936:	4b13      	ldr	r3, [pc, #76]	@ (8007984 <pvPortMalloc+0x188>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	431a      	orrs	r2, r3
 800793c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800793e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007942:	2200      	movs	r2, #0
 8007944:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007946:	4b13      	ldr	r3, [pc, #76]	@ (8007994 <pvPortMalloc+0x198>)
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	3301      	adds	r3, #1
 800794c:	4a11      	ldr	r2, [pc, #68]	@ (8007994 <pvPortMalloc+0x198>)
 800794e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007950:	f7ff f850 	bl	80069f4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007954:	69fb      	ldr	r3, [r7, #28]
 8007956:	f003 0307 	and.w	r3, r3, #7
 800795a:	2b00      	cmp	r3, #0
 800795c:	d00b      	beq.n	8007976 <pvPortMalloc+0x17a>
	__asm volatile
 800795e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007962:	f383 8811 	msr	BASEPRI, r3
 8007966:	f3bf 8f6f 	isb	sy
 800796a:	f3bf 8f4f 	dsb	sy
 800796e:	60fb      	str	r3, [r7, #12]
}
 8007970:	bf00      	nop
 8007972:	bf00      	nop
 8007974:	e7fd      	b.n	8007972 <pvPortMalloc+0x176>
	return pvReturn;
 8007976:	69fb      	ldr	r3, [r7, #28]
}
 8007978:	4618      	mov	r0, r3
 800797a:	3728      	adds	r7, #40	@ 0x28
 800797c:	46bd      	mov	sp, r7
 800797e:	bd80      	pop	{r7, pc}
 8007980:	200043bc 	.word	0x200043bc
 8007984:	200043d0 	.word	0x200043d0
 8007988:	200043c0 	.word	0x200043c0
 800798c:	200043b4 	.word	0x200043b4
 8007990:	200043c4 	.word	0x200043c4
 8007994:	200043c8 	.word	0x200043c8

08007998 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b086      	sub	sp, #24
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d04f      	beq.n	8007a4a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80079aa:	2308      	movs	r3, #8
 80079ac:	425b      	negs	r3, r3
 80079ae:	697a      	ldr	r2, [r7, #20]
 80079b0:	4413      	add	r3, r2
 80079b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80079b4:	697b      	ldr	r3, [r7, #20]
 80079b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80079b8:	693b      	ldr	r3, [r7, #16]
 80079ba:	685a      	ldr	r2, [r3, #4]
 80079bc:	4b25      	ldr	r3, [pc, #148]	@ (8007a54 <vPortFree+0xbc>)
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	4013      	ands	r3, r2
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d10b      	bne.n	80079de <vPortFree+0x46>
	__asm volatile
 80079c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079ca:	f383 8811 	msr	BASEPRI, r3
 80079ce:	f3bf 8f6f 	isb	sy
 80079d2:	f3bf 8f4f 	dsb	sy
 80079d6:	60fb      	str	r3, [r7, #12]
}
 80079d8:	bf00      	nop
 80079da:	bf00      	nop
 80079dc:	e7fd      	b.n	80079da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80079de:	693b      	ldr	r3, [r7, #16]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d00b      	beq.n	80079fe <vPortFree+0x66>
	__asm volatile
 80079e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079ea:	f383 8811 	msr	BASEPRI, r3
 80079ee:	f3bf 8f6f 	isb	sy
 80079f2:	f3bf 8f4f 	dsb	sy
 80079f6:	60bb      	str	r3, [r7, #8]
}
 80079f8:	bf00      	nop
 80079fa:	bf00      	nop
 80079fc:	e7fd      	b.n	80079fa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80079fe:	693b      	ldr	r3, [r7, #16]
 8007a00:	685a      	ldr	r2, [r3, #4]
 8007a02:	4b14      	ldr	r3, [pc, #80]	@ (8007a54 <vPortFree+0xbc>)
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	4013      	ands	r3, r2
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d01e      	beq.n	8007a4a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007a0c:	693b      	ldr	r3, [r7, #16]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d11a      	bne.n	8007a4a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007a14:	693b      	ldr	r3, [r7, #16]
 8007a16:	685a      	ldr	r2, [r3, #4]
 8007a18:	4b0e      	ldr	r3, [pc, #56]	@ (8007a54 <vPortFree+0xbc>)
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	43db      	mvns	r3, r3
 8007a1e:	401a      	ands	r2, r3
 8007a20:	693b      	ldr	r3, [r7, #16]
 8007a22:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007a24:	f7fe ffd8 	bl	80069d8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007a28:	693b      	ldr	r3, [r7, #16]
 8007a2a:	685a      	ldr	r2, [r3, #4]
 8007a2c:	4b0a      	ldr	r3, [pc, #40]	@ (8007a58 <vPortFree+0xc0>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	4413      	add	r3, r2
 8007a32:	4a09      	ldr	r2, [pc, #36]	@ (8007a58 <vPortFree+0xc0>)
 8007a34:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007a36:	6938      	ldr	r0, [r7, #16]
 8007a38:	f000 f874 	bl	8007b24 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007a3c:	4b07      	ldr	r3, [pc, #28]	@ (8007a5c <vPortFree+0xc4>)
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	3301      	adds	r3, #1
 8007a42:	4a06      	ldr	r2, [pc, #24]	@ (8007a5c <vPortFree+0xc4>)
 8007a44:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007a46:	f7fe ffd5 	bl	80069f4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007a4a:	bf00      	nop
 8007a4c:	3718      	adds	r7, #24
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	bd80      	pop	{r7, pc}
 8007a52:	bf00      	nop
 8007a54:	200043d0 	.word	0x200043d0
 8007a58:	200043c0 	.word	0x200043c0
 8007a5c:	200043cc 	.word	0x200043cc

08007a60 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007a60:	b480      	push	{r7}
 8007a62:	b085      	sub	sp, #20
 8007a64:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007a66:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8007a6a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007a6c:	4b27      	ldr	r3, [pc, #156]	@ (8007b0c <prvHeapInit+0xac>)
 8007a6e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	f003 0307 	and.w	r3, r3, #7
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d00c      	beq.n	8007a94 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	3307      	adds	r3, #7
 8007a7e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	f023 0307 	bic.w	r3, r3, #7
 8007a86:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007a88:	68ba      	ldr	r2, [r7, #8]
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	1ad3      	subs	r3, r2, r3
 8007a8e:	4a1f      	ldr	r2, [pc, #124]	@ (8007b0c <prvHeapInit+0xac>)
 8007a90:	4413      	add	r3, r2
 8007a92:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007a98:	4a1d      	ldr	r2, [pc, #116]	@ (8007b10 <prvHeapInit+0xb0>)
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007a9e:	4b1c      	ldr	r3, [pc, #112]	@ (8007b10 <prvHeapInit+0xb0>)
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	68ba      	ldr	r2, [r7, #8]
 8007aa8:	4413      	add	r3, r2
 8007aaa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007aac:	2208      	movs	r2, #8
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	1a9b      	subs	r3, r3, r2
 8007ab2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	f023 0307 	bic.w	r3, r3, #7
 8007aba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	4a15      	ldr	r2, [pc, #84]	@ (8007b14 <prvHeapInit+0xb4>)
 8007ac0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007ac2:	4b14      	ldr	r3, [pc, #80]	@ (8007b14 <prvHeapInit+0xb4>)
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007aca:	4b12      	ldr	r3, [pc, #72]	@ (8007b14 <prvHeapInit+0xb4>)
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	2200      	movs	r2, #0
 8007ad0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	68fa      	ldr	r2, [r7, #12]
 8007ada:	1ad2      	subs	r2, r2, r3
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8007b14 <prvHeapInit+0xb4>)
 8007ae2:	681a      	ldr	r2, [r3, #0]
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	685b      	ldr	r3, [r3, #4]
 8007aec:	4a0a      	ldr	r2, [pc, #40]	@ (8007b18 <prvHeapInit+0xb8>)
 8007aee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	685b      	ldr	r3, [r3, #4]
 8007af4:	4a09      	ldr	r2, [pc, #36]	@ (8007b1c <prvHeapInit+0xbc>)
 8007af6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007af8:	4b09      	ldr	r3, [pc, #36]	@ (8007b20 <prvHeapInit+0xc0>)
 8007afa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007afe:	601a      	str	r2, [r3, #0]
}
 8007b00:	bf00      	nop
 8007b02:	3714      	adds	r7, #20
 8007b04:	46bd      	mov	sp, r7
 8007b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0a:	4770      	bx	lr
 8007b0c:	200007b4 	.word	0x200007b4
 8007b10:	200043b4 	.word	0x200043b4
 8007b14:	200043bc 	.word	0x200043bc
 8007b18:	200043c4 	.word	0x200043c4
 8007b1c:	200043c0 	.word	0x200043c0
 8007b20:	200043d0 	.word	0x200043d0

08007b24 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007b24:	b480      	push	{r7}
 8007b26:	b085      	sub	sp, #20
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007b2c:	4b28      	ldr	r3, [pc, #160]	@ (8007bd0 <prvInsertBlockIntoFreeList+0xac>)
 8007b2e:	60fb      	str	r3, [r7, #12]
 8007b30:	e002      	b.n	8007b38 <prvInsertBlockIntoFreeList+0x14>
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	60fb      	str	r3, [r7, #12]
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	687a      	ldr	r2, [r7, #4]
 8007b3e:	429a      	cmp	r2, r3
 8007b40:	d8f7      	bhi.n	8007b32 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	685b      	ldr	r3, [r3, #4]
 8007b4a:	68ba      	ldr	r2, [r7, #8]
 8007b4c:	4413      	add	r3, r2
 8007b4e:	687a      	ldr	r2, [r7, #4]
 8007b50:	429a      	cmp	r2, r3
 8007b52:	d108      	bne.n	8007b66 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	685a      	ldr	r2, [r3, #4]
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	685b      	ldr	r3, [r3, #4]
 8007b5c:	441a      	add	r2, r3
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	685b      	ldr	r3, [r3, #4]
 8007b6e:	68ba      	ldr	r2, [r7, #8]
 8007b70:	441a      	add	r2, r3
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	429a      	cmp	r2, r3
 8007b78:	d118      	bne.n	8007bac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	681a      	ldr	r2, [r3, #0]
 8007b7e:	4b15      	ldr	r3, [pc, #84]	@ (8007bd4 <prvInsertBlockIntoFreeList+0xb0>)
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	429a      	cmp	r2, r3
 8007b84:	d00d      	beq.n	8007ba2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	685a      	ldr	r2, [r3, #4]
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	685b      	ldr	r3, [r3, #4]
 8007b90:	441a      	add	r2, r3
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	681a      	ldr	r2, [r3, #0]
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	601a      	str	r2, [r3, #0]
 8007ba0:	e008      	b.n	8007bb4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007ba2:	4b0c      	ldr	r3, [pc, #48]	@ (8007bd4 <prvInsertBlockIntoFreeList+0xb0>)
 8007ba4:	681a      	ldr	r2, [r3, #0]
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	601a      	str	r2, [r3, #0]
 8007baa:	e003      	b.n	8007bb4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	681a      	ldr	r2, [r3, #0]
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007bb4:	68fa      	ldr	r2, [r7, #12]
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	429a      	cmp	r2, r3
 8007bba:	d002      	beq.n	8007bc2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	687a      	ldr	r2, [r7, #4]
 8007bc0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007bc2:	bf00      	nop
 8007bc4:	3714      	adds	r7, #20
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bcc:	4770      	bx	lr
 8007bce:	bf00      	nop
 8007bd0:	200043b4 	.word	0x200043b4
 8007bd4:	200043bc 	.word	0x200043bc

08007bd8 <std>:
 8007bd8:	2300      	movs	r3, #0
 8007bda:	b510      	push	{r4, lr}
 8007bdc:	4604      	mov	r4, r0
 8007bde:	e9c0 3300 	strd	r3, r3, [r0]
 8007be2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007be6:	6083      	str	r3, [r0, #8]
 8007be8:	8181      	strh	r1, [r0, #12]
 8007bea:	6643      	str	r3, [r0, #100]	@ 0x64
 8007bec:	81c2      	strh	r2, [r0, #14]
 8007bee:	6183      	str	r3, [r0, #24]
 8007bf0:	4619      	mov	r1, r3
 8007bf2:	2208      	movs	r2, #8
 8007bf4:	305c      	adds	r0, #92	@ 0x5c
 8007bf6:	f000 fa1b 	bl	8008030 <memset>
 8007bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8007c30 <std+0x58>)
 8007bfc:	6263      	str	r3, [r4, #36]	@ 0x24
 8007bfe:	4b0d      	ldr	r3, [pc, #52]	@ (8007c34 <std+0x5c>)
 8007c00:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007c02:	4b0d      	ldr	r3, [pc, #52]	@ (8007c38 <std+0x60>)
 8007c04:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007c06:	4b0d      	ldr	r3, [pc, #52]	@ (8007c3c <std+0x64>)
 8007c08:	6323      	str	r3, [r4, #48]	@ 0x30
 8007c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8007c40 <std+0x68>)
 8007c0c:	6224      	str	r4, [r4, #32]
 8007c0e:	429c      	cmp	r4, r3
 8007c10:	d006      	beq.n	8007c20 <std+0x48>
 8007c12:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007c16:	4294      	cmp	r4, r2
 8007c18:	d002      	beq.n	8007c20 <std+0x48>
 8007c1a:	33d0      	adds	r3, #208	@ 0xd0
 8007c1c:	429c      	cmp	r4, r3
 8007c1e:	d105      	bne.n	8007c2c <std+0x54>
 8007c20:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007c24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c28:	f000 bad8 	b.w	80081dc <__retarget_lock_init_recursive>
 8007c2c:	bd10      	pop	{r4, pc}
 8007c2e:	bf00      	nop
 8007c30:	08007e81 	.word	0x08007e81
 8007c34:	08007ea3 	.word	0x08007ea3
 8007c38:	08007edb 	.word	0x08007edb
 8007c3c:	08007eff 	.word	0x08007eff
 8007c40:	200043d4 	.word	0x200043d4

08007c44 <stdio_exit_handler>:
 8007c44:	4a02      	ldr	r2, [pc, #8]	@ (8007c50 <stdio_exit_handler+0xc>)
 8007c46:	4903      	ldr	r1, [pc, #12]	@ (8007c54 <stdio_exit_handler+0x10>)
 8007c48:	4803      	ldr	r0, [pc, #12]	@ (8007c58 <stdio_exit_handler+0x14>)
 8007c4a:	f000 b869 	b.w	8007d20 <_fwalk_sglue>
 8007c4e:	bf00      	nop
 8007c50:	20000014 	.word	0x20000014
 8007c54:	08008d45 	.word	0x08008d45
 8007c58:	20000024 	.word	0x20000024

08007c5c <cleanup_stdio>:
 8007c5c:	6841      	ldr	r1, [r0, #4]
 8007c5e:	4b0c      	ldr	r3, [pc, #48]	@ (8007c90 <cleanup_stdio+0x34>)
 8007c60:	4299      	cmp	r1, r3
 8007c62:	b510      	push	{r4, lr}
 8007c64:	4604      	mov	r4, r0
 8007c66:	d001      	beq.n	8007c6c <cleanup_stdio+0x10>
 8007c68:	f001 f86c 	bl	8008d44 <_fflush_r>
 8007c6c:	68a1      	ldr	r1, [r4, #8]
 8007c6e:	4b09      	ldr	r3, [pc, #36]	@ (8007c94 <cleanup_stdio+0x38>)
 8007c70:	4299      	cmp	r1, r3
 8007c72:	d002      	beq.n	8007c7a <cleanup_stdio+0x1e>
 8007c74:	4620      	mov	r0, r4
 8007c76:	f001 f865 	bl	8008d44 <_fflush_r>
 8007c7a:	68e1      	ldr	r1, [r4, #12]
 8007c7c:	4b06      	ldr	r3, [pc, #24]	@ (8007c98 <cleanup_stdio+0x3c>)
 8007c7e:	4299      	cmp	r1, r3
 8007c80:	d004      	beq.n	8007c8c <cleanup_stdio+0x30>
 8007c82:	4620      	mov	r0, r4
 8007c84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c88:	f001 b85c 	b.w	8008d44 <_fflush_r>
 8007c8c:	bd10      	pop	{r4, pc}
 8007c8e:	bf00      	nop
 8007c90:	200043d4 	.word	0x200043d4
 8007c94:	2000443c 	.word	0x2000443c
 8007c98:	200044a4 	.word	0x200044a4

08007c9c <global_stdio_init.part.0>:
 8007c9c:	b510      	push	{r4, lr}
 8007c9e:	4b0b      	ldr	r3, [pc, #44]	@ (8007ccc <global_stdio_init.part.0+0x30>)
 8007ca0:	4c0b      	ldr	r4, [pc, #44]	@ (8007cd0 <global_stdio_init.part.0+0x34>)
 8007ca2:	4a0c      	ldr	r2, [pc, #48]	@ (8007cd4 <global_stdio_init.part.0+0x38>)
 8007ca4:	601a      	str	r2, [r3, #0]
 8007ca6:	4620      	mov	r0, r4
 8007ca8:	2200      	movs	r2, #0
 8007caa:	2104      	movs	r1, #4
 8007cac:	f7ff ff94 	bl	8007bd8 <std>
 8007cb0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007cb4:	2201      	movs	r2, #1
 8007cb6:	2109      	movs	r1, #9
 8007cb8:	f7ff ff8e 	bl	8007bd8 <std>
 8007cbc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007cc0:	2202      	movs	r2, #2
 8007cc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007cc6:	2112      	movs	r1, #18
 8007cc8:	f7ff bf86 	b.w	8007bd8 <std>
 8007ccc:	2000450c 	.word	0x2000450c
 8007cd0:	200043d4 	.word	0x200043d4
 8007cd4:	08007c45 	.word	0x08007c45

08007cd8 <__sfp_lock_acquire>:
 8007cd8:	4801      	ldr	r0, [pc, #4]	@ (8007ce0 <__sfp_lock_acquire+0x8>)
 8007cda:	f000 ba80 	b.w	80081de <__retarget_lock_acquire_recursive>
 8007cde:	bf00      	nop
 8007ce0:	20004515 	.word	0x20004515

08007ce4 <__sfp_lock_release>:
 8007ce4:	4801      	ldr	r0, [pc, #4]	@ (8007cec <__sfp_lock_release+0x8>)
 8007ce6:	f000 ba7b 	b.w	80081e0 <__retarget_lock_release_recursive>
 8007cea:	bf00      	nop
 8007cec:	20004515 	.word	0x20004515

08007cf0 <__sinit>:
 8007cf0:	b510      	push	{r4, lr}
 8007cf2:	4604      	mov	r4, r0
 8007cf4:	f7ff fff0 	bl	8007cd8 <__sfp_lock_acquire>
 8007cf8:	6a23      	ldr	r3, [r4, #32]
 8007cfa:	b11b      	cbz	r3, 8007d04 <__sinit+0x14>
 8007cfc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d00:	f7ff bff0 	b.w	8007ce4 <__sfp_lock_release>
 8007d04:	4b04      	ldr	r3, [pc, #16]	@ (8007d18 <__sinit+0x28>)
 8007d06:	6223      	str	r3, [r4, #32]
 8007d08:	4b04      	ldr	r3, [pc, #16]	@ (8007d1c <__sinit+0x2c>)
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d1f5      	bne.n	8007cfc <__sinit+0xc>
 8007d10:	f7ff ffc4 	bl	8007c9c <global_stdio_init.part.0>
 8007d14:	e7f2      	b.n	8007cfc <__sinit+0xc>
 8007d16:	bf00      	nop
 8007d18:	08007c5d 	.word	0x08007c5d
 8007d1c:	2000450c 	.word	0x2000450c

08007d20 <_fwalk_sglue>:
 8007d20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d24:	4607      	mov	r7, r0
 8007d26:	4688      	mov	r8, r1
 8007d28:	4614      	mov	r4, r2
 8007d2a:	2600      	movs	r6, #0
 8007d2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007d30:	f1b9 0901 	subs.w	r9, r9, #1
 8007d34:	d505      	bpl.n	8007d42 <_fwalk_sglue+0x22>
 8007d36:	6824      	ldr	r4, [r4, #0]
 8007d38:	2c00      	cmp	r4, #0
 8007d3a:	d1f7      	bne.n	8007d2c <_fwalk_sglue+0xc>
 8007d3c:	4630      	mov	r0, r6
 8007d3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d42:	89ab      	ldrh	r3, [r5, #12]
 8007d44:	2b01      	cmp	r3, #1
 8007d46:	d907      	bls.n	8007d58 <_fwalk_sglue+0x38>
 8007d48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007d4c:	3301      	adds	r3, #1
 8007d4e:	d003      	beq.n	8007d58 <_fwalk_sglue+0x38>
 8007d50:	4629      	mov	r1, r5
 8007d52:	4638      	mov	r0, r7
 8007d54:	47c0      	blx	r8
 8007d56:	4306      	orrs	r6, r0
 8007d58:	3568      	adds	r5, #104	@ 0x68
 8007d5a:	e7e9      	b.n	8007d30 <_fwalk_sglue+0x10>

08007d5c <iprintf>:
 8007d5c:	b40f      	push	{r0, r1, r2, r3}
 8007d5e:	b507      	push	{r0, r1, r2, lr}
 8007d60:	4906      	ldr	r1, [pc, #24]	@ (8007d7c <iprintf+0x20>)
 8007d62:	ab04      	add	r3, sp, #16
 8007d64:	6808      	ldr	r0, [r1, #0]
 8007d66:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d6a:	6881      	ldr	r1, [r0, #8]
 8007d6c:	9301      	str	r3, [sp, #4]
 8007d6e:	f000 fcc1 	bl	80086f4 <_vfiprintf_r>
 8007d72:	b003      	add	sp, #12
 8007d74:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d78:	b004      	add	sp, #16
 8007d7a:	4770      	bx	lr
 8007d7c:	20000020 	.word	0x20000020

08007d80 <_puts_r>:
 8007d80:	6a03      	ldr	r3, [r0, #32]
 8007d82:	b570      	push	{r4, r5, r6, lr}
 8007d84:	6884      	ldr	r4, [r0, #8]
 8007d86:	4605      	mov	r5, r0
 8007d88:	460e      	mov	r6, r1
 8007d8a:	b90b      	cbnz	r3, 8007d90 <_puts_r+0x10>
 8007d8c:	f7ff ffb0 	bl	8007cf0 <__sinit>
 8007d90:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007d92:	07db      	lsls	r3, r3, #31
 8007d94:	d405      	bmi.n	8007da2 <_puts_r+0x22>
 8007d96:	89a3      	ldrh	r3, [r4, #12]
 8007d98:	0598      	lsls	r0, r3, #22
 8007d9a:	d402      	bmi.n	8007da2 <_puts_r+0x22>
 8007d9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d9e:	f000 fa1e 	bl	80081de <__retarget_lock_acquire_recursive>
 8007da2:	89a3      	ldrh	r3, [r4, #12]
 8007da4:	0719      	lsls	r1, r3, #28
 8007da6:	d502      	bpl.n	8007dae <_puts_r+0x2e>
 8007da8:	6923      	ldr	r3, [r4, #16]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d135      	bne.n	8007e1a <_puts_r+0x9a>
 8007dae:	4621      	mov	r1, r4
 8007db0:	4628      	mov	r0, r5
 8007db2:	f000 f8e7 	bl	8007f84 <__swsetup_r>
 8007db6:	b380      	cbz	r0, 8007e1a <_puts_r+0x9a>
 8007db8:	f04f 35ff 	mov.w	r5, #4294967295
 8007dbc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007dbe:	07da      	lsls	r2, r3, #31
 8007dc0:	d405      	bmi.n	8007dce <_puts_r+0x4e>
 8007dc2:	89a3      	ldrh	r3, [r4, #12]
 8007dc4:	059b      	lsls	r3, r3, #22
 8007dc6:	d402      	bmi.n	8007dce <_puts_r+0x4e>
 8007dc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007dca:	f000 fa09 	bl	80081e0 <__retarget_lock_release_recursive>
 8007dce:	4628      	mov	r0, r5
 8007dd0:	bd70      	pop	{r4, r5, r6, pc}
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	da04      	bge.n	8007de0 <_puts_r+0x60>
 8007dd6:	69a2      	ldr	r2, [r4, #24]
 8007dd8:	429a      	cmp	r2, r3
 8007dda:	dc17      	bgt.n	8007e0c <_puts_r+0x8c>
 8007ddc:	290a      	cmp	r1, #10
 8007dde:	d015      	beq.n	8007e0c <_puts_r+0x8c>
 8007de0:	6823      	ldr	r3, [r4, #0]
 8007de2:	1c5a      	adds	r2, r3, #1
 8007de4:	6022      	str	r2, [r4, #0]
 8007de6:	7019      	strb	r1, [r3, #0]
 8007de8:	68a3      	ldr	r3, [r4, #8]
 8007dea:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007dee:	3b01      	subs	r3, #1
 8007df0:	60a3      	str	r3, [r4, #8]
 8007df2:	2900      	cmp	r1, #0
 8007df4:	d1ed      	bne.n	8007dd2 <_puts_r+0x52>
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	da11      	bge.n	8007e1e <_puts_r+0x9e>
 8007dfa:	4622      	mov	r2, r4
 8007dfc:	210a      	movs	r1, #10
 8007dfe:	4628      	mov	r0, r5
 8007e00:	f000 f881 	bl	8007f06 <__swbuf_r>
 8007e04:	3001      	adds	r0, #1
 8007e06:	d0d7      	beq.n	8007db8 <_puts_r+0x38>
 8007e08:	250a      	movs	r5, #10
 8007e0a:	e7d7      	b.n	8007dbc <_puts_r+0x3c>
 8007e0c:	4622      	mov	r2, r4
 8007e0e:	4628      	mov	r0, r5
 8007e10:	f000 f879 	bl	8007f06 <__swbuf_r>
 8007e14:	3001      	adds	r0, #1
 8007e16:	d1e7      	bne.n	8007de8 <_puts_r+0x68>
 8007e18:	e7ce      	b.n	8007db8 <_puts_r+0x38>
 8007e1a:	3e01      	subs	r6, #1
 8007e1c:	e7e4      	b.n	8007de8 <_puts_r+0x68>
 8007e1e:	6823      	ldr	r3, [r4, #0]
 8007e20:	1c5a      	adds	r2, r3, #1
 8007e22:	6022      	str	r2, [r4, #0]
 8007e24:	220a      	movs	r2, #10
 8007e26:	701a      	strb	r2, [r3, #0]
 8007e28:	e7ee      	b.n	8007e08 <_puts_r+0x88>
	...

08007e2c <puts>:
 8007e2c:	4b02      	ldr	r3, [pc, #8]	@ (8007e38 <puts+0xc>)
 8007e2e:	4601      	mov	r1, r0
 8007e30:	6818      	ldr	r0, [r3, #0]
 8007e32:	f7ff bfa5 	b.w	8007d80 <_puts_r>
 8007e36:	bf00      	nop
 8007e38:	20000020 	.word	0x20000020

08007e3c <siprintf>:
 8007e3c:	b40e      	push	{r1, r2, r3}
 8007e3e:	b510      	push	{r4, lr}
 8007e40:	b09d      	sub	sp, #116	@ 0x74
 8007e42:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007e44:	9002      	str	r0, [sp, #8]
 8007e46:	9006      	str	r0, [sp, #24]
 8007e48:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007e4c:	480a      	ldr	r0, [pc, #40]	@ (8007e78 <siprintf+0x3c>)
 8007e4e:	9107      	str	r1, [sp, #28]
 8007e50:	9104      	str	r1, [sp, #16]
 8007e52:	490a      	ldr	r1, [pc, #40]	@ (8007e7c <siprintf+0x40>)
 8007e54:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e58:	9105      	str	r1, [sp, #20]
 8007e5a:	2400      	movs	r4, #0
 8007e5c:	a902      	add	r1, sp, #8
 8007e5e:	6800      	ldr	r0, [r0, #0]
 8007e60:	9301      	str	r3, [sp, #4]
 8007e62:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007e64:	f000 fb20 	bl	80084a8 <_svfiprintf_r>
 8007e68:	9b02      	ldr	r3, [sp, #8]
 8007e6a:	701c      	strb	r4, [r3, #0]
 8007e6c:	b01d      	add	sp, #116	@ 0x74
 8007e6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e72:	b003      	add	sp, #12
 8007e74:	4770      	bx	lr
 8007e76:	bf00      	nop
 8007e78:	20000020 	.word	0x20000020
 8007e7c:	ffff0208 	.word	0xffff0208

08007e80 <__sread>:
 8007e80:	b510      	push	{r4, lr}
 8007e82:	460c      	mov	r4, r1
 8007e84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e88:	f000 f95a 	bl	8008140 <_read_r>
 8007e8c:	2800      	cmp	r0, #0
 8007e8e:	bfab      	itete	ge
 8007e90:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007e92:	89a3      	ldrhlt	r3, [r4, #12]
 8007e94:	181b      	addge	r3, r3, r0
 8007e96:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007e9a:	bfac      	ite	ge
 8007e9c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007e9e:	81a3      	strhlt	r3, [r4, #12]
 8007ea0:	bd10      	pop	{r4, pc}

08007ea2 <__swrite>:
 8007ea2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ea6:	461f      	mov	r7, r3
 8007ea8:	898b      	ldrh	r3, [r1, #12]
 8007eaa:	05db      	lsls	r3, r3, #23
 8007eac:	4605      	mov	r5, r0
 8007eae:	460c      	mov	r4, r1
 8007eb0:	4616      	mov	r6, r2
 8007eb2:	d505      	bpl.n	8007ec0 <__swrite+0x1e>
 8007eb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007eb8:	2302      	movs	r3, #2
 8007eba:	2200      	movs	r2, #0
 8007ebc:	f000 f92e 	bl	800811c <_lseek_r>
 8007ec0:	89a3      	ldrh	r3, [r4, #12]
 8007ec2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007ec6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007eca:	81a3      	strh	r3, [r4, #12]
 8007ecc:	4632      	mov	r2, r6
 8007ece:	463b      	mov	r3, r7
 8007ed0:	4628      	mov	r0, r5
 8007ed2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007ed6:	f000 b945 	b.w	8008164 <_write_r>

08007eda <__sseek>:
 8007eda:	b510      	push	{r4, lr}
 8007edc:	460c      	mov	r4, r1
 8007ede:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ee2:	f000 f91b 	bl	800811c <_lseek_r>
 8007ee6:	1c43      	adds	r3, r0, #1
 8007ee8:	89a3      	ldrh	r3, [r4, #12]
 8007eea:	bf15      	itete	ne
 8007eec:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007eee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007ef2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007ef6:	81a3      	strheq	r3, [r4, #12]
 8007ef8:	bf18      	it	ne
 8007efa:	81a3      	strhne	r3, [r4, #12]
 8007efc:	bd10      	pop	{r4, pc}

08007efe <__sclose>:
 8007efe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f02:	f000 b89d 	b.w	8008040 <_close_r>

08007f06 <__swbuf_r>:
 8007f06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f08:	460e      	mov	r6, r1
 8007f0a:	4614      	mov	r4, r2
 8007f0c:	4605      	mov	r5, r0
 8007f0e:	b118      	cbz	r0, 8007f18 <__swbuf_r+0x12>
 8007f10:	6a03      	ldr	r3, [r0, #32]
 8007f12:	b90b      	cbnz	r3, 8007f18 <__swbuf_r+0x12>
 8007f14:	f7ff feec 	bl	8007cf0 <__sinit>
 8007f18:	69a3      	ldr	r3, [r4, #24]
 8007f1a:	60a3      	str	r3, [r4, #8]
 8007f1c:	89a3      	ldrh	r3, [r4, #12]
 8007f1e:	071a      	lsls	r2, r3, #28
 8007f20:	d501      	bpl.n	8007f26 <__swbuf_r+0x20>
 8007f22:	6923      	ldr	r3, [r4, #16]
 8007f24:	b943      	cbnz	r3, 8007f38 <__swbuf_r+0x32>
 8007f26:	4621      	mov	r1, r4
 8007f28:	4628      	mov	r0, r5
 8007f2a:	f000 f82b 	bl	8007f84 <__swsetup_r>
 8007f2e:	b118      	cbz	r0, 8007f38 <__swbuf_r+0x32>
 8007f30:	f04f 37ff 	mov.w	r7, #4294967295
 8007f34:	4638      	mov	r0, r7
 8007f36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f38:	6823      	ldr	r3, [r4, #0]
 8007f3a:	6922      	ldr	r2, [r4, #16]
 8007f3c:	1a98      	subs	r0, r3, r2
 8007f3e:	6963      	ldr	r3, [r4, #20]
 8007f40:	b2f6      	uxtb	r6, r6
 8007f42:	4283      	cmp	r3, r0
 8007f44:	4637      	mov	r7, r6
 8007f46:	dc05      	bgt.n	8007f54 <__swbuf_r+0x4e>
 8007f48:	4621      	mov	r1, r4
 8007f4a:	4628      	mov	r0, r5
 8007f4c:	f000 fefa 	bl	8008d44 <_fflush_r>
 8007f50:	2800      	cmp	r0, #0
 8007f52:	d1ed      	bne.n	8007f30 <__swbuf_r+0x2a>
 8007f54:	68a3      	ldr	r3, [r4, #8]
 8007f56:	3b01      	subs	r3, #1
 8007f58:	60a3      	str	r3, [r4, #8]
 8007f5a:	6823      	ldr	r3, [r4, #0]
 8007f5c:	1c5a      	adds	r2, r3, #1
 8007f5e:	6022      	str	r2, [r4, #0]
 8007f60:	701e      	strb	r6, [r3, #0]
 8007f62:	6962      	ldr	r2, [r4, #20]
 8007f64:	1c43      	adds	r3, r0, #1
 8007f66:	429a      	cmp	r2, r3
 8007f68:	d004      	beq.n	8007f74 <__swbuf_r+0x6e>
 8007f6a:	89a3      	ldrh	r3, [r4, #12]
 8007f6c:	07db      	lsls	r3, r3, #31
 8007f6e:	d5e1      	bpl.n	8007f34 <__swbuf_r+0x2e>
 8007f70:	2e0a      	cmp	r6, #10
 8007f72:	d1df      	bne.n	8007f34 <__swbuf_r+0x2e>
 8007f74:	4621      	mov	r1, r4
 8007f76:	4628      	mov	r0, r5
 8007f78:	f000 fee4 	bl	8008d44 <_fflush_r>
 8007f7c:	2800      	cmp	r0, #0
 8007f7e:	d0d9      	beq.n	8007f34 <__swbuf_r+0x2e>
 8007f80:	e7d6      	b.n	8007f30 <__swbuf_r+0x2a>
	...

08007f84 <__swsetup_r>:
 8007f84:	b538      	push	{r3, r4, r5, lr}
 8007f86:	4b29      	ldr	r3, [pc, #164]	@ (800802c <__swsetup_r+0xa8>)
 8007f88:	4605      	mov	r5, r0
 8007f8a:	6818      	ldr	r0, [r3, #0]
 8007f8c:	460c      	mov	r4, r1
 8007f8e:	b118      	cbz	r0, 8007f98 <__swsetup_r+0x14>
 8007f90:	6a03      	ldr	r3, [r0, #32]
 8007f92:	b90b      	cbnz	r3, 8007f98 <__swsetup_r+0x14>
 8007f94:	f7ff feac 	bl	8007cf0 <__sinit>
 8007f98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f9c:	0719      	lsls	r1, r3, #28
 8007f9e:	d422      	bmi.n	8007fe6 <__swsetup_r+0x62>
 8007fa0:	06da      	lsls	r2, r3, #27
 8007fa2:	d407      	bmi.n	8007fb4 <__swsetup_r+0x30>
 8007fa4:	2209      	movs	r2, #9
 8007fa6:	602a      	str	r2, [r5, #0]
 8007fa8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007fac:	81a3      	strh	r3, [r4, #12]
 8007fae:	f04f 30ff 	mov.w	r0, #4294967295
 8007fb2:	e033      	b.n	800801c <__swsetup_r+0x98>
 8007fb4:	0758      	lsls	r0, r3, #29
 8007fb6:	d512      	bpl.n	8007fde <__swsetup_r+0x5a>
 8007fb8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007fba:	b141      	cbz	r1, 8007fce <__swsetup_r+0x4a>
 8007fbc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007fc0:	4299      	cmp	r1, r3
 8007fc2:	d002      	beq.n	8007fca <__swsetup_r+0x46>
 8007fc4:	4628      	mov	r0, r5
 8007fc6:	f000 f91b 	bl	8008200 <_free_r>
 8007fca:	2300      	movs	r3, #0
 8007fcc:	6363      	str	r3, [r4, #52]	@ 0x34
 8007fce:	89a3      	ldrh	r3, [r4, #12]
 8007fd0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007fd4:	81a3      	strh	r3, [r4, #12]
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	6063      	str	r3, [r4, #4]
 8007fda:	6923      	ldr	r3, [r4, #16]
 8007fdc:	6023      	str	r3, [r4, #0]
 8007fde:	89a3      	ldrh	r3, [r4, #12]
 8007fe0:	f043 0308 	orr.w	r3, r3, #8
 8007fe4:	81a3      	strh	r3, [r4, #12]
 8007fe6:	6923      	ldr	r3, [r4, #16]
 8007fe8:	b94b      	cbnz	r3, 8007ffe <__swsetup_r+0x7a>
 8007fea:	89a3      	ldrh	r3, [r4, #12]
 8007fec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007ff0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ff4:	d003      	beq.n	8007ffe <__swsetup_r+0x7a>
 8007ff6:	4621      	mov	r1, r4
 8007ff8:	4628      	mov	r0, r5
 8007ffa:	f000 fef1 	bl	8008de0 <__smakebuf_r>
 8007ffe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008002:	f013 0201 	ands.w	r2, r3, #1
 8008006:	d00a      	beq.n	800801e <__swsetup_r+0x9a>
 8008008:	2200      	movs	r2, #0
 800800a:	60a2      	str	r2, [r4, #8]
 800800c:	6962      	ldr	r2, [r4, #20]
 800800e:	4252      	negs	r2, r2
 8008010:	61a2      	str	r2, [r4, #24]
 8008012:	6922      	ldr	r2, [r4, #16]
 8008014:	b942      	cbnz	r2, 8008028 <__swsetup_r+0xa4>
 8008016:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800801a:	d1c5      	bne.n	8007fa8 <__swsetup_r+0x24>
 800801c:	bd38      	pop	{r3, r4, r5, pc}
 800801e:	0799      	lsls	r1, r3, #30
 8008020:	bf58      	it	pl
 8008022:	6962      	ldrpl	r2, [r4, #20]
 8008024:	60a2      	str	r2, [r4, #8]
 8008026:	e7f4      	b.n	8008012 <__swsetup_r+0x8e>
 8008028:	2000      	movs	r0, #0
 800802a:	e7f7      	b.n	800801c <__swsetup_r+0x98>
 800802c:	20000020 	.word	0x20000020

08008030 <memset>:
 8008030:	4402      	add	r2, r0
 8008032:	4603      	mov	r3, r0
 8008034:	4293      	cmp	r3, r2
 8008036:	d100      	bne.n	800803a <memset+0xa>
 8008038:	4770      	bx	lr
 800803a:	f803 1b01 	strb.w	r1, [r3], #1
 800803e:	e7f9      	b.n	8008034 <memset+0x4>

08008040 <_close_r>:
 8008040:	b538      	push	{r3, r4, r5, lr}
 8008042:	4d06      	ldr	r5, [pc, #24]	@ (800805c <_close_r+0x1c>)
 8008044:	2300      	movs	r3, #0
 8008046:	4604      	mov	r4, r0
 8008048:	4608      	mov	r0, r1
 800804a:	602b      	str	r3, [r5, #0]
 800804c:	f7f8 ff37 	bl	8000ebe <_close>
 8008050:	1c43      	adds	r3, r0, #1
 8008052:	d102      	bne.n	800805a <_close_r+0x1a>
 8008054:	682b      	ldr	r3, [r5, #0]
 8008056:	b103      	cbz	r3, 800805a <_close_r+0x1a>
 8008058:	6023      	str	r3, [r4, #0]
 800805a:	bd38      	pop	{r3, r4, r5, pc}
 800805c:	20004510 	.word	0x20004510

08008060 <_reclaim_reent>:
 8008060:	4b2d      	ldr	r3, [pc, #180]	@ (8008118 <_reclaim_reent+0xb8>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	4283      	cmp	r3, r0
 8008066:	b570      	push	{r4, r5, r6, lr}
 8008068:	4604      	mov	r4, r0
 800806a:	d053      	beq.n	8008114 <_reclaim_reent+0xb4>
 800806c:	69c3      	ldr	r3, [r0, #28]
 800806e:	b31b      	cbz	r3, 80080b8 <_reclaim_reent+0x58>
 8008070:	68db      	ldr	r3, [r3, #12]
 8008072:	b163      	cbz	r3, 800808e <_reclaim_reent+0x2e>
 8008074:	2500      	movs	r5, #0
 8008076:	69e3      	ldr	r3, [r4, #28]
 8008078:	68db      	ldr	r3, [r3, #12]
 800807a:	5959      	ldr	r1, [r3, r5]
 800807c:	b9b1      	cbnz	r1, 80080ac <_reclaim_reent+0x4c>
 800807e:	3504      	adds	r5, #4
 8008080:	2d80      	cmp	r5, #128	@ 0x80
 8008082:	d1f8      	bne.n	8008076 <_reclaim_reent+0x16>
 8008084:	69e3      	ldr	r3, [r4, #28]
 8008086:	4620      	mov	r0, r4
 8008088:	68d9      	ldr	r1, [r3, #12]
 800808a:	f000 f8b9 	bl	8008200 <_free_r>
 800808e:	69e3      	ldr	r3, [r4, #28]
 8008090:	6819      	ldr	r1, [r3, #0]
 8008092:	b111      	cbz	r1, 800809a <_reclaim_reent+0x3a>
 8008094:	4620      	mov	r0, r4
 8008096:	f000 f8b3 	bl	8008200 <_free_r>
 800809a:	69e3      	ldr	r3, [r4, #28]
 800809c:	689d      	ldr	r5, [r3, #8]
 800809e:	b15d      	cbz	r5, 80080b8 <_reclaim_reent+0x58>
 80080a0:	4629      	mov	r1, r5
 80080a2:	4620      	mov	r0, r4
 80080a4:	682d      	ldr	r5, [r5, #0]
 80080a6:	f000 f8ab 	bl	8008200 <_free_r>
 80080aa:	e7f8      	b.n	800809e <_reclaim_reent+0x3e>
 80080ac:	680e      	ldr	r6, [r1, #0]
 80080ae:	4620      	mov	r0, r4
 80080b0:	f000 f8a6 	bl	8008200 <_free_r>
 80080b4:	4631      	mov	r1, r6
 80080b6:	e7e1      	b.n	800807c <_reclaim_reent+0x1c>
 80080b8:	6961      	ldr	r1, [r4, #20]
 80080ba:	b111      	cbz	r1, 80080c2 <_reclaim_reent+0x62>
 80080bc:	4620      	mov	r0, r4
 80080be:	f000 f89f 	bl	8008200 <_free_r>
 80080c2:	69e1      	ldr	r1, [r4, #28]
 80080c4:	b111      	cbz	r1, 80080cc <_reclaim_reent+0x6c>
 80080c6:	4620      	mov	r0, r4
 80080c8:	f000 f89a 	bl	8008200 <_free_r>
 80080cc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80080ce:	b111      	cbz	r1, 80080d6 <_reclaim_reent+0x76>
 80080d0:	4620      	mov	r0, r4
 80080d2:	f000 f895 	bl	8008200 <_free_r>
 80080d6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80080d8:	b111      	cbz	r1, 80080e0 <_reclaim_reent+0x80>
 80080da:	4620      	mov	r0, r4
 80080dc:	f000 f890 	bl	8008200 <_free_r>
 80080e0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80080e2:	b111      	cbz	r1, 80080ea <_reclaim_reent+0x8a>
 80080e4:	4620      	mov	r0, r4
 80080e6:	f000 f88b 	bl	8008200 <_free_r>
 80080ea:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80080ec:	b111      	cbz	r1, 80080f4 <_reclaim_reent+0x94>
 80080ee:	4620      	mov	r0, r4
 80080f0:	f000 f886 	bl	8008200 <_free_r>
 80080f4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80080f6:	b111      	cbz	r1, 80080fe <_reclaim_reent+0x9e>
 80080f8:	4620      	mov	r0, r4
 80080fa:	f000 f881 	bl	8008200 <_free_r>
 80080fe:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008100:	b111      	cbz	r1, 8008108 <_reclaim_reent+0xa8>
 8008102:	4620      	mov	r0, r4
 8008104:	f000 f87c 	bl	8008200 <_free_r>
 8008108:	6a23      	ldr	r3, [r4, #32]
 800810a:	b11b      	cbz	r3, 8008114 <_reclaim_reent+0xb4>
 800810c:	4620      	mov	r0, r4
 800810e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008112:	4718      	bx	r3
 8008114:	bd70      	pop	{r4, r5, r6, pc}
 8008116:	bf00      	nop
 8008118:	20000020 	.word	0x20000020

0800811c <_lseek_r>:
 800811c:	b538      	push	{r3, r4, r5, lr}
 800811e:	4d07      	ldr	r5, [pc, #28]	@ (800813c <_lseek_r+0x20>)
 8008120:	4604      	mov	r4, r0
 8008122:	4608      	mov	r0, r1
 8008124:	4611      	mov	r1, r2
 8008126:	2200      	movs	r2, #0
 8008128:	602a      	str	r2, [r5, #0]
 800812a:	461a      	mov	r2, r3
 800812c:	f7f8 feee 	bl	8000f0c <_lseek>
 8008130:	1c43      	adds	r3, r0, #1
 8008132:	d102      	bne.n	800813a <_lseek_r+0x1e>
 8008134:	682b      	ldr	r3, [r5, #0]
 8008136:	b103      	cbz	r3, 800813a <_lseek_r+0x1e>
 8008138:	6023      	str	r3, [r4, #0]
 800813a:	bd38      	pop	{r3, r4, r5, pc}
 800813c:	20004510 	.word	0x20004510

08008140 <_read_r>:
 8008140:	b538      	push	{r3, r4, r5, lr}
 8008142:	4d07      	ldr	r5, [pc, #28]	@ (8008160 <_read_r+0x20>)
 8008144:	4604      	mov	r4, r0
 8008146:	4608      	mov	r0, r1
 8008148:	4611      	mov	r1, r2
 800814a:	2200      	movs	r2, #0
 800814c:	602a      	str	r2, [r5, #0]
 800814e:	461a      	mov	r2, r3
 8008150:	f7f8 fe7c 	bl	8000e4c <_read>
 8008154:	1c43      	adds	r3, r0, #1
 8008156:	d102      	bne.n	800815e <_read_r+0x1e>
 8008158:	682b      	ldr	r3, [r5, #0]
 800815a:	b103      	cbz	r3, 800815e <_read_r+0x1e>
 800815c:	6023      	str	r3, [r4, #0]
 800815e:	bd38      	pop	{r3, r4, r5, pc}
 8008160:	20004510 	.word	0x20004510

08008164 <_write_r>:
 8008164:	b538      	push	{r3, r4, r5, lr}
 8008166:	4d07      	ldr	r5, [pc, #28]	@ (8008184 <_write_r+0x20>)
 8008168:	4604      	mov	r4, r0
 800816a:	4608      	mov	r0, r1
 800816c:	4611      	mov	r1, r2
 800816e:	2200      	movs	r2, #0
 8008170:	602a      	str	r2, [r5, #0]
 8008172:	461a      	mov	r2, r3
 8008174:	f7f8 fe87 	bl	8000e86 <_write>
 8008178:	1c43      	adds	r3, r0, #1
 800817a:	d102      	bne.n	8008182 <_write_r+0x1e>
 800817c:	682b      	ldr	r3, [r5, #0]
 800817e:	b103      	cbz	r3, 8008182 <_write_r+0x1e>
 8008180:	6023      	str	r3, [r4, #0]
 8008182:	bd38      	pop	{r3, r4, r5, pc}
 8008184:	20004510 	.word	0x20004510

08008188 <__errno>:
 8008188:	4b01      	ldr	r3, [pc, #4]	@ (8008190 <__errno+0x8>)
 800818a:	6818      	ldr	r0, [r3, #0]
 800818c:	4770      	bx	lr
 800818e:	bf00      	nop
 8008190:	20000020 	.word	0x20000020

08008194 <__libc_init_array>:
 8008194:	b570      	push	{r4, r5, r6, lr}
 8008196:	4d0d      	ldr	r5, [pc, #52]	@ (80081cc <__libc_init_array+0x38>)
 8008198:	4c0d      	ldr	r4, [pc, #52]	@ (80081d0 <__libc_init_array+0x3c>)
 800819a:	1b64      	subs	r4, r4, r5
 800819c:	10a4      	asrs	r4, r4, #2
 800819e:	2600      	movs	r6, #0
 80081a0:	42a6      	cmp	r6, r4
 80081a2:	d109      	bne.n	80081b8 <__libc_init_array+0x24>
 80081a4:	4d0b      	ldr	r5, [pc, #44]	@ (80081d4 <__libc_init_array+0x40>)
 80081a6:	4c0c      	ldr	r4, [pc, #48]	@ (80081d8 <__libc_init_array+0x44>)
 80081a8:	f000 fed8 	bl	8008f5c <_init>
 80081ac:	1b64      	subs	r4, r4, r5
 80081ae:	10a4      	asrs	r4, r4, #2
 80081b0:	2600      	movs	r6, #0
 80081b2:	42a6      	cmp	r6, r4
 80081b4:	d105      	bne.n	80081c2 <__libc_init_array+0x2e>
 80081b6:	bd70      	pop	{r4, r5, r6, pc}
 80081b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80081bc:	4798      	blx	r3
 80081be:	3601      	adds	r6, #1
 80081c0:	e7ee      	b.n	80081a0 <__libc_init_array+0xc>
 80081c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80081c6:	4798      	blx	r3
 80081c8:	3601      	adds	r6, #1
 80081ca:	e7f2      	b.n	80081b2 <__libc_init_array+0x1e>
 80081cc:	080092d8 	.word	0x080092d8
 80081d0:	080092d8 	.word	0x080092d8
 80081d4:	080092d8 	.word	0x080092d8
 80081d8:	080092dc 	.word	0x080092dc

080081dc <__retarget_lock_init_recursive>:
 80081dc:	4770      	bx	lr

080081de <__retarget_lock_acquire_recursive>:
 80081de:	4770      	bx	lr

080081e0 <__retarget_lock_release_recursive>:
 80081e0:	4770      	bx	lr

080081e2 <memcpy>:
 80081e2:	440a      	add	r2, r1
 80081e4:	4291      	cmp	r1, r2
 80081e6:	f100 33ff 	add.w	r3, r0, #4294967295
 80081ea:	d100      	bne.n	80081ee <memcpy+0xc>
 80081ec:	4770      	bx	lr
 80081ee:	b510      	push	{r4, lr}
 80081f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80081f8:	4291      	cmp	r1, r2
 80081fa:	d1f9      	bne.n	80081f0 <memcpy+0xe>
 80081fc:	bd10      	pop	{r4, pc}
	...

08008200 <_free_r>:
 8008200:	b538      	push	{r3, r4, r5, lr}
 8008202:	4605      	mov	r5, r0
 8008204:	2900      	cmp	r1, #0
 8008206:	d041      	beq.n	800828c <_free_r+0x8c>
 8008208:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800820c:	1f0c      	subs	r4, r1, #4
 800820e:	2b00      	cmp	r3, #0
 8008210:	bfb8      	it	lt
 8008212:	18e4      	addlt	r4, r4, r3
 8008214:	f000 f8e0 	bl	80083d8 <__malloc_lock>
 8008218:	4a1d      	ldr	r2, [pc, #116]	@ (8008290 <_free_r+0x90>)
 800821a:	6813      	ldr	r3, [r2, #0]
 800821c:	b933      	cbnz	r3, 800822c <_free_r+0x2c>
 800821e:	6063      	str	r3, [r4, #4]
 8008220:	6014      	str	r4, [r2, #0]
 8008222:	4628      	mov	r0, r5
 8008224:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008228:	f000 b8dc 	b.w	80083e4 <__malloc_unlock>
 800822c:	42a3      	cmp	r3, r4
 800822e:	d908      	bls.n	8008242 <_free_r+0x42>
 8008230:	6820      	ldr	r0, [r4, #0]
 8008232:	1821      	adds	r1, r4, r0
 8008234:	428b      	cmp	r3, r1
 8008236:	bf01      	itttt	eq
 8008238:	6819      	ldreq	r1, [r3, #0]
 800823a:	685b      	ldreq	r3, [r3, #4]
 800823c:	1809      	addeq	r1, r1, r0
 800823e:	6021      	streq	r1, [r4, #0]
 8008240:	e7ed      	b.n	800821e <_free_r+0x1e>
 8008242:	461a      	mov	r2, r3
 8008244:	685b      	ldr	r3, [r3, #4]
 8008246:	b10b      	cbz	r3, 800824c <_free_r+0x4c>
 8008248:	42a3      	cmp	r3, r4
 800824a:	d9fa      	bls.n	8008242 <_free_r+0x42>
 800824c:	6811      	ldr	r1, [r2, #0]
 800824e:	1850      	adds	r0, r2, r1
 8008250:	42a0      	cmp	r0, r4
 8008252:	d10b      	bne.n	800826c <_free_r+0x6c>
 8008254:	6820      	ldr	r0, [r4, #0]
 8008256:	4401      	add	r1, r0
 8008258:	1850      	adds	r0, r2, r1
 800825a:	4283      	cmp	r3, r0
 800825c:	6011      	str	r1, [r2, #0]
 800825e:	d1e0      	bne.n	8008222 <_free_r+0x22>
 8008260:	6818      	ldr	r0, [r3, #0]
 8008262:	685b      	ldr	r3, [r3, #4]
 8008264:	6053      	str	r3, [r2, #4]
 8008266:	4408      	add	r0, r1
 8008268:	6010      	str	r0, [r2, #0]
 800826a:	e7da      	b.n	8008222 <_free_r+0x22>
 800826c:	d902      	bls.n	8008274 <_free_r+0x74>
 800826e:	230c      	movs	r3, #12
 8008270:	602b      	str	r3, [r5, #0]
 8008272:	e7d6      	b.n	8008222 <_free_r+0x22>
 8008274:	6820      	ldr	r0, [r4, #0]
 8008276:	1821      	adds	r1, r4, r0
 8008278:	428b      	cmp	r3, r1
 800827a:	bf04      	itt	eq
 800827c:	6819      	ldreq	r1, [r3, #0]
 800827e:	685b      	ldreq	r3, [r3, #4]
 8008280:	6063      	str	r3, [r4, #4]
 8008282:	bf04      	itt	eq
 8008284:	1809      	addeq	r1, r1, r0
 8008286:	6021      	streq	r1, [r4, #0]
 8008288:	6054      	str	r4, [r2, #4]
 800828a:	e7ca      	b.n	8008222 <_free_r+0x22>
 800828c:	bd38      	pop	{r3, r4, r5, pc}
 800828e:	bf00      	nop
 8008290:	2000451c 	.word	0x2000451c

08008294 <sbrk_aligned>:
 8008294:	b570      	push	{r4, r5, r6, lr}
 8008296:	4e0f      	ldr	r6, [pc, #60]	@ (80082d4 <sbrk_aligned+0x40>)
 8008298:	460c      	mov	r4, r1
 800829a:	6831      	ldr	r1, [r6, #0]
 800829c:	4605      	mov	r5, r0
 800829e:	b911      	cbnz	r1, 80082a6 <sbrk_aligned+0x12>
 80082a0:	f000 fe16 	bl	8008ed0 <_sbrk_r>
 80082a4:	6030      	str	r0, [r6, #0]
 80082a6:	4621      	mov	r1, r4
 80082a8:	4628      	mov	r0, r5
 80082aa:	f000 fe11 	bl	8008ed0 <_sbrk_r>
 80082ae:	1c43      	adds	r3, r0, #1
 80082b0:	d103      	bne.n	80082ba <sbrk_aligned+0x26>
 80082b2:	f04f 34ff 	mov.w	r4, #4294967295
 80082b6:	4620      	mov	r0, r4
 80082b8:	bd70      	pop	{r4, r5, r6, pc}
 80082ba:	1cc4      	adds	r4, r0, #3
 80082bc:	f024 0403 	bic.w	r4, r4, #3
 80082c0:	42a0      	cmp	r0, r4
 80082c2:	d0f8      	beq.n	80082b6 <sbrk_aligned+0x22>
 80082c4:	1a21      	subs	r1, r4, r0
 80082c6:	4628      	mov	r0, r5
 80082c8:	f000 fe02 	bl	8008ed0 <_sbrk_r>
 80082cc:	3001      	adds	r0, #1
 80082ce:	d1f2      	bne.n	80082b6 <sbrk_aligned+0x22>
 80082d0:	e7ef      	b.n	80082b2 <sbrk_aligned+0x1e>
 80082d2:	bf00      	nop
 80082d4:	20004518 	.word	0x20004518

080082d8 <_malloc_r>:
 80082d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082dc:	1ccd      	adds	r5, r1, #3
 80082de:	f025 0503 	bic.w	r5, r5, #3
 80082e2:	3508      	adds	r5, #8
 80082e4:	2d0c      	cmp	r5, #12
 80082e6:	bf38      	it	cc
 80082e8:	250c      	movcc	r5, #12
 80082ea:	2d00      	cmp	r5, #0
 80082ec:	4606      	mov	r6, r0
 80082ee:	db01      	blt.n	80082f4 <_malloc_r+0x1c>
 80082f0:	42a9      	cmp	r1, r5
 80082f2:	d904      	bls.n	80082fe <_malloc_r+0x26>
 80082f4:	230c      	movs	r3, #12
 80082f6:	6033      	str	r3, [r6, #0]
 80082f8:	2000      	movs	r0, #0
 80082fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80083d4 <_malloc_r+0xfc>
 8008302:	f000 f869 	bl	80083d8 <__malloc_lock>
 8008306:	f8d8 3000 	ldr.w	r3, [r8]
 800830a:	461c      	mov	r4, r3
 800830c:	bb44      	cbnz	r4, 8008360 <_malloc_r+0x88>
 800830e:	4629      	mov	r1, r5
 8008310:	4630      	mov	r0, r6
 8008312:	f7ff ffbf 	bl	8008294 <sbrk_aligned>
 8008316:	1c43      	adds	r3, r0, #1
 8008318:	4604      	mov	r4, r0
 800831a:	d158      	bne.n	80083ce <_malloc_r+0xf6>
 800831c:	f8d8 4000 	ldr.w	r4, [r8]
 8008320:	4627      	mov	r7, r4
 8008322:	2f00      	cmp	r7, #0
 8008324:	d143      	bne.n	80083ae <_malloc_r+0xd6>
 8008326:	2c00      	cmp	r4, #0
 8008328:	d04b      	beq.n	80083c2 <_malloc_r+0xea>
 800832a:	6823      	ldr	r3, [r4, #0]
 800832c:	4639      	mov	r1, r7
 800832e:	4630      	mov	r0, r6
 8008330:	eb04 0903 	add.w	r9, r4, r3
 8008334:	f000 fdcc 	bl	8008ed0 <_sbrk_r>
 8008338:	4581      	cmp	r9, r0
 800833a:	d142      	bne.n	80083c2 <_malloc_r+0xea>
 800833c:	6821      	ldr	r1, [r4, #0]
 800833e:	1a6d      	subs	r5, r5, r1
 8008340:	4629      	mov	r1, r5
 8008342:	4630      	mov	r0, r6
 8008344:	f7ff ffa6 	bl	8008294 <sbrk_aligned>
 8008348:	3001      	adds	r0, #1
 800834a:	d03a      	beq.n	80083c2 <_malloc_r+0xea>
 800834c:	6823      	ldr	r3, [r4, #0]
 800834e:	442b      	add	r3, r5
 8008350:	6023      	str	r3, [r4, #0]
 8008352:	f8d8 3000 	ldr.w	r3, [r8]
 8008356:	685a      	ldr	r2, [r3, #4]
 8008358:	bb62      	cbnz	r2, 80083b4 <_malloc_r+0xdc>
 800835a:	f8c8 7000 	str.w	r7, [r8]
 800835e:	e00f      	b.n	8008380 <_malloc_r+0xa8>
 8008360:	6822      	ldr	r2, [r4, #0]
 8008362:	1b52      	subs	r2, r2, r5
 8008364:	d420      	bmi.n	80083a8 <_malloc_r+0xd0>
 8008366:	2a0b      	cmp	r2, #11
 8008368:	d917      	bls.n	800839a <_malloc_r+0xc2>
 800836a:	1961      	adds	r1, r4, r5
 800836c:	42a3      	cmp	r3, r4
 800836e:	6025      	str	r5, [r4, #0]
 8008370:	bf18      	it	ne
 8008372:	6059      	strne	r1, [r3, #4]
 8008374:	6863      	ldr	r3, [r4, #4]
 8008376:	bf08      	it	eq
 8008378:	f8c8 1000 	streq.w	r1, [r8]
 800837c:	5162      	str	r2, [r4, r5]
 800837e:	604b      	str	r3, [r1, #4]
 8008380:	4630      	mov	r0, r6
 8008382:	f000 f82f 	bl	80083e4 <__malloc_unlock>
 8008386:	f104 000b 	add.w	r0, r4, #11
 800838a:	1d23      	adds	r3, r4, #4
 800838c:	f020 0007 	bic.w	r0, r0, #7
 8008390:	1ac2      	subs	r2, r0, r3
 8008392:	bf1c      	itt	ne
 8008394:	1a1b      	subne	r3, r3, r0
 8008396:	50a3      	strne	r3, [r4, r2]
 8008398:	e7af      	b.n	80082fa <_malloc_r+0x22>
 800839a:	6862      	ldr	r2, [r4, #4]
 800839c:	42a3      	cmp	r3, r4
 800839e:	bf0c      	ite	eq
 80083a0:	f8c8 2000 	streq.w	r2, [r8]
 80083a4:	605a      	strne	r2, [r3, #4]
 80083a6:	e7eb      	b.n	8008380 <_malloc_r+0xa8>
 80083a8:	4623      	mov	r3, r4
 80083aa:	6864      	ldr	r4, [r4, #4]
 80083ac:	e7ae      	b.n	800830c <_malloc_r+0x34>
 80083ae:	463c      	mov	r4, r7
 80083b0:	687f      	ldr	r7, [r7, #4]
 80083b2:	e7b6      	b.n	8008322 <_malloc_r+0x4a>
 80083b4:	461a      	mov	r2, r3
 80083b6:	685b      	ldr	r3, [r3, #4]
 80083b8:	42a3      	cmp	r3, r4
 80083ba:	d1fb      	bne.n	80083b4 <_malloc_r+0xdc>
 80083bc:	2300      	movs	r3, #0
 80083be:	6053      	str	r3, [r2, #4]
 80083c0:	e7de      	b.n	8008380 <_malloc_r+0xa8>
 80083c2:	230c      	movs	r3, #12
 80083c4:	6033      	str	r3, [r6, #0]
 80083c6:	4630      	mov	r0, r6
 80083c8:	f000 f80c 	bl	80083e4 <__malloc_unlock>
 80083cc:	e794      	b.n	80082f8 <_malloc_r+0x20>
 80083ce:	6005      	str	r5, [r0, #0]
 80083d0:	e7d6      	b.n	8008380 <_malloc_r+0xa8>
 80083d2:	bf00      	nop
 80083d4:	2000451c 	.word	0x2000451c

080083d8 <__malloc_lock>:
 80083d8:	4801      	ldr	r0, [pc, #4]	@ (80083e0 <__malloc_lock+0x8>)
 80083da:	f7ff bf00 	b.w	80081de <__retarget_lock_acquire_recursive>
 80083de:	bf00      	nop
 80083e0:	20004514 	.word	0x20004514

080083e4 <__malloc_unlock>:
 80083e4:	4801      	ldr	r0, [pc, #4]	@ (80083ec <__malloc_unlock+0x8>)
 80083e6:	f7ff befb 	b.w	80081e0 <__retarget_lock_release_recursive>
 80083ea:	bf00      	nop
 80083ec:	20004514 	.word	0x20004514

080083f0 <__ssputs_r>:
 80083f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083f4:	688e      	ldr	r6, [r1, #8]
 80083f6:	461f      	mov	r7, r3
 80083f8:	42be      	cmp	r6, r7
 80083fa:	680b      	ldr	r3, [r1, #0]
 80083fc:	4682      	mov	sl, r0
 80083fe:	460c      	mov	r4, r1
 8008400:	4690      	mov	r8, r2
 8008402:	d82d      	bhi.n	8008460 <__ssputs_r+0x70>
 8008404:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008408:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800840c:	d026      	beq.n	800845c <__ssputs_r+0x6c>
 800840e:	6965      	ldr	r5, [r4, #20]
 8008410:	6909      	ldr	r1, [r1, #16]
 8008412:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008416:	eba3 0901 	sub.w	r9, r3, r1
 800841a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800841e:	1c7b      	adds	r3, r7, #1
 8008420:	444b      	add	r3, r9
 8008422:	106d      	asrs	r5, r5, #1
 8008424:	429d      	cmp	r5, r3
 8008426:	bf38      	it	cc
 8008428:	461d      	movcc	r5, r3
 800842a:	0553      	lsls	r3, r2, #21
 800842c:	d527      	bpl.n	800847e <__ssputs_r+0x8e>
 800842e:	4629      	mov	r1, r5
 8008430:	f7ff ff52 	bl	80082d8 <_malloc_r>
 8008434:	4606      	mov	r6, r0
 8008436:	b360      	cbz	r0, 8008492 <__ssputs_r+0xa2>
 8008438:	6921      	ldr	r1, [r4, #16]
 800843a:	464a      	mov	r2, r9
 800843c:	f7ff fed1 	bl	80081e2 <memcpy>
 8008440:	89a3      	ldrh	r3, [r4, #12]
 8008442:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008446:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800844a:	81a3      	strh	r3, [r4, #12]
 800844c:	6126      	str	r6, [r4, #16]
 800844e:	6165      	str	r5, [r4, #20]
 8008450:	444e      	add	r6, r9
 8008452:	eba5 0509 	sub.w	r5, r5, r9
 8008456:	6026      	str	r6, [r4, #0]
 8008458:	60a5      	str	r5, [r4, #8]
 800845a:	463e      	mov	r6, r7
 800845c:	42be      	cmp	r6, r7
 800845e:	d900      	bls.n	8008462 <__ssputs_r+0x72>
 8008460:	463e      	mov	r6, r7
 8008462:	6820      	ldr	r0, [r4, #0]
 8008464:	4632      	mov	r2, r6
 8008466:	4641      	mov	r1, r8
 8008468:	f000 fcf6 	bl	8008e58 <memmove>
 800846c:	68a3      	ldr	r3, [r4, #8]
 800846e:	1b9b      	subs	r3, r3, r6
 8008470:	60a3      	str	r3, [r4, #8]
 8008472:	6823      	ldr	r3, [r4, #0]
 8008474:	4433      	add	r3, r6
 8008476:	6023      	str	r3, [r4, #0]
 8008478:	2000      	movs	r0, #0
 800847a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800847e:	462a      	mov	r2, r5
 8008480:	f000 fd36 	bl	8008ef0 <_realloc_r>
 8008484:	4606      	mov	r6, r0
 8008486:	2800      	cmp	r0, #0
 8008488:	d1e0      	bne.n	800844c <__ssputs_r+0x5c>
 800848a:	6921      	ldr	r1, [r4, #16]
 800848c:	4650      	mov	r0, sl
 800848e:	f7ff feb7 	bl	8008200 <_free_r>
 8008492:	230c      	movs	r3, #12
 8008494:	f8ca 3000 	str.w	r3, [sl]
 8008498:	89a3      	ldrh	r3, [r4, #12]
 800849a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800849e:	81a3      	strh	r3, [r4, #12]
 80084a0:	f04f 30ff 	mov.w	r0, #4294967295
 80084a4:	e7e9      	b.n	800847a <__ssputs_r+0x8a>
	...

080084a8 <_svfiprintf_r>:
 80084a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084ac:	4698      	mov	r8, r3
 80084ae:	898b      	ldrh	r3, [r1, #12]
 80084b0:	061b      	lsls	r3, r3, #24
 80084b2:	b09d      	sub	sp, #116	@ 0x74
 80084b4:	4607      	mov	r7, r0
 80084b6:	460d      	mov	r5, r1
 80084b8:	4614      	mov	r4, r2
 80084ba:	d510      	bpl.n	80084de <_svfiprintf_r+0x36>
 80084bc:	690b      	ldr	r3, [r1, #16]
 80084be:	b973      	cbnz	r3, 80084de <_svfiprintf_r+0x36>
 80084c0:	2140      	movs	r1, #64	@ 0x40
 80084c2:	f7ff ff09 	bl	80082d8 <_malloc_r>
 80084c6:	6028      	str	r0, [r5, #0]
 80084c8:	6128      	str	r0, [r5, #16]
 80084ca:	b930      	cbnz	r0, 80084da <_svfiprintf_r+0x32>
 80084cc:	230c      	movs	r3, #12
 80084ce:	603b      	str	r3, [r7, #0]
 80084d0:	f04f 30ff 	mov.w	r0, #4294967295
 80084d4:	b01d      	add	sp, #116	@ 0x74
 80084d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084da:	2340      	movs	r3, #64	@ 0x40
 80084dc:	616b      	str	r3, [r5, #20]
 80084de:	2300      	movs	r3, #0
 80084e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80084e2:	2320      	movs	r3, #32
 80084e4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80084e8:	f8cd 800c 	str.w	r8, [sp, #12]
 80084ec:	2330      	movs	r3, #48	@ 0x30
 80084ee:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800868c <_svfiprintf_r+0x1e4>
 80084f2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80084f6:	f04f 0901 	mov.w	r9, #1
 80084fa:	4623      	mov	r3, r4
 80084fc:	469a      	mov	sl, r3
 80084fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008502:	b10a      	cbz	r2, 8008508 <_svfiprintf_r+0x60>
 8008504:	2a25      	cmp	r2, #37	@ 0x25
 8008506:	d1f9      	bne.n	80084fc <_svfiprintf_r+0x54>
 8008508:	ebba 0b04 	subs.w	fp, sl, r4
 800850c:	d00b      	beq.n	8008526 <_svfiprintf_r+0x7e>
 800850e:	465b      	mov	r3, fp
 8008510:	4622      	mov	r2, r4
 8008512:	4629      	mov	r1, r5
 8008514:	4638      	mov	r0, r7
 8008516:	f7ff ff6b 	bl	80083f0 <__ssputs_r>
 800851a:	3001      	adds	r0, #1
 800851c:	f000 80a7 	beq.w	800866e <_svfiprintf_r+0x1c6>
 8008520:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008522:	445a      	add	r2, fp
 8008524:	9209      	str	r2, [sp, #36]	@ 0x24
 8008526:	f89a 3000 	ldrb.w	r3, [sl]
 800852a:	2b00      	cmp	r3, #0
 800852c:	f000 809f 	beq.w	800866e <_svfiprintf_r+0x1c6>
 8008530:	2300      	movs	r3, #0
 8008532:	f04f 32ff 	mov.w	r2, #4294967295
 8008536:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800853a:	f10a 0a01 	add.w	sl, sl, #1
 800853e:	9304      	str	r3, [sp, #16]
 8008540:	9307      	str	r3, [sp, #28]
 8008542:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008546:	931a      	str	r3, [sp, #104]	@ 0x68
 8008548:	4654      	mov	r4, sl
 800854a:	2205      	movs	r2, #5
 800854c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008550:	484e      	ldr	r0, [pc, #312]	@ (800868c <_svfiprintf_r+0x1e4>)
 8008552:	f7f7 fe4d 	bl	80001f0 <memchr>
 8008556:	9a04      	ldr	r2, [sp, #16]
 8008558:	b9d8      	cbnz	r0, 8008592 <_svfiprintf_r+0xea>
 800855a:	06d0      	lsls	r0, r2, #27
 800855c:	bf44      	itt	mi
 800855e:	2320      	movmi	r3, #32
 8008560:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008564:	0711      	lsls	r1, r2, #28
 8008566:	bf44      	itt	mi
 8008568:	232b      	movmi	r3, #43	@ 0x2b
 800856a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800856e:	f89a 3000 	ldrb.w	r3, [sl]
 8008572:	2b2a      	cmp	r3, #42	@ 0x2a
 8008574:	d015      	beq.n	80085a2 <_svfiprintf_r+0xfa>
 8008576:	9a07      	ldr	r2, [sp, #28]
 8008578:	4654      	mov	r4, sl
 800857a:	2000      	movs	r0, #0
 800857c:	f04f 0c0a 	mov.w	ip, #10
 8008580:	4621      	mov	r1, r4
 8008582:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008586:	3b30      	subs	r3, #48	@ 0x30
 8008588:	2b09      	cmp	r3, #9
 800858a:	d94b      	bls.n	8008624 <_svfiprintf_r+0x17c>
 800858c:	b1b0      	cbz	r0, 80085bc <_svfiprintf_r+0x114>
 800858e:	9207      	str	r2, [sp, #28]
 8008590:	e014      	b.n	80085bc <_svfiprintf_r+0x114>
 8008592:	eba0 0308 	sub.w	r3, r0, r8
 8008596:	fa09 f303 	lsl.w	r3, r9, r3
 800859a:	4313      	orrs	r3, r2
 800859c:	9304      	str	r3, [sp, #16]
 800859e:	46a2      	mov	sl, r4
 80085a0:	e7d2      	b.n	8008548 <_svfiprintf_r+0xa0>
 80085a2:	9b03      	ldr	r3, [sp, #12]
 80085a4:	1d19      	adds	r1, r3, #4
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	9103      	str	r1, [sp, #12]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	bfbb      	ittet	lt
 80085ae:	425b      	neglt	r3, r3
 80085b0:	f042 0202 	orrlt.w	r2, r2, #2
 80085b4:	9307      	strge	r3, [sp, #28]
 80085b6:	9307      	strlt	r3, [sp, #28]
 80085b8:	bfb8      	it	lt
 80085ba:	9204      	strlt	r2, [sp, #16]
 80085bc:	7823      	ldrb	r3, [r4, #0]
 80085be:	2b2e      	cmp	r3, #46	@ 0x2e
 80085c0:	d10a      	bne.n	80085d8 <_svfiprintf_r+0x130>
 80085c2:	7863      	ldrb	r3, [r4, #1]
 80085c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80085c6:	d132      	bne.n	800862e <_svfiprintf_r+0x186>
 80085c8:	9b03      	ldr	r3, [sp, #12]
 80085ca:	1d1a      	adds	r2, r3, #4
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	9203      	str	r2, [sp, #12]
 80085d0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80085d4:	3402      	adds	r4, #2
 80085d6:	9305      	str	r3, [sp, #20]
 80085d8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800869c <_svfiprintf_r+0x1f4>
 80085dc:	7821      	ldrb	r1, [r4, #0]
 80085de:	2203      	movs	r2, #3
 80085e0:	4650      	mov	r0, sl
 80085e2:	f7f7 fe05 	bl	80001f0 <memchr>
 80085e6:	b138      	cbz	r0, 80085f8 <_svfiprintf_r+0x150>
 80085e8:	9b04      	ldr	r3, [sp, #16]
 80085ea:	eba0 000a 	sub.w	r0, r0, sl
 80085ee:	2240      	movs	r2, #64	@ 0x40
 80085f0:	4082      	lsls	r2, r0
 80085f2:	4313      	orrs	r3, r2
 80085f4:	3401      	adds	r4, #1
 80085f6:	9304      	str	r3, [sp, #16]
 80085f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085fc:	4824      	ldr	r0, [pc, #144]	@ (8008690 <_svfiprintf_r+0x1e8>)
 80085fe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008602:	2206      	movs	r2, #6
 8008604:	f7f7 fdf4 	bl	80001f0 <memchr>
 8008608:	2800      	cmp	r0, #0
 800860a:	d036      	beq.n	800867a <_svfiprintf_r+0x1d2>
 800860c:	4b21      	ldr	r3, [pc, #132]	@ (8008694 <_svfiprintf_r+0x1ec>)
 800860e:	bb1b      	cbnz	r3, 8008658 <_svfiprintf_r+0x1b0>
 8008610:	9b03      	ldr	r3, [sp, #12]
 8008612:	3307      	adds	r3, #7
 8008614:	f023 0307 	bic.w	r3, r3, #7
 8008618:	3308      	adds	r3, #8
 800861a:	9303      	str	r3, [sp, #12]
 800861c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800861e:	4433      	add	r3, r6
 8008620:	9309      	str	r3, [sp, #36]	@ 0x24
 8008622:	e76a      	b.n	80084fa <_svfiprintf_r+0x52>
 8008624:	fb0c 3202 	mla	r2, ip, r2, r3
 8008628:	460c      	mov	r4, r1
 800862a:	2001      	movs	r0, #1
 800862c:	e7a8      	b.n	8008580 <_svfiprintf_r+0xd8>
 800862e:	2300      	movs	r3, #0
 8008630:	3401      	adds	r4, #1
 8008632:	9305      	str	r3, [sp, #20]
 8008634:	4619      	mov	r1, r3
 8008636:	f04f 0c0a 	mov.w	ip, #10
 800863a:	4620      	mov	r0, r4
 800863c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008640:	3a30      	subs	r2, #48	@ 0x30
 8008642:	2a09      	cmp	r2, #9
 8008644:	d903      	bls.n	800864e <_svfiprintf_r+0x1a6>
 8008646:	2b00      	cmp	r3, #0
 8008648:	d0c6      	beq.n	80085d8 <_svfiprintf_r+0x130>
 800864a:	9105      	str	r1, [sp, #20]
 800864c:	e7c4      	b.n	80085d8 <_svfiprintf_r+0x130>
 800864e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008652:	4604      	mov	r4, r0
 8008654:	2301      	movs	r3, #1
 8008656:	e7f0      	b.n	800863a <_svfiprintf_r+0x192>
 8008658:	ab03      	add	r3, sp, #12
 800865a:	9300      	str	r3, [sp, #0]
 800865c:	462a      	mov	r2, r5
 800865e:	4b0e      	ldr	r3, [pc, #56]	@ (8008698 <_svfiprintf_r+0x1f0>)
 8008660:	a904      	add	r1, sp, #16
 8008662:	4638      	mov	r0, r7
 8008664:	f3af 8000 	nop.w
 8008668:	1c42      	adds	r2, r0, #1
 800866a:	4606      	mov	r6, r0
 800866c:	d1d6      	bne.n	800861c <_svfiprintf_r+0x174>
 800866e:	89ab      	ldrh	r3, [r5, #12]
 8008670:	065b      	lsls	r3, r3, #25
 8008672:	f53f af2d 	bmi.w	80084d0 <_svfiprintf_r+0x28>
 8008676:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008678:	e72c      	b.n	80084d4 <_svfiprintf_r+0x2c>
 800867a:	ab03      	add	r3, sp, #12
 800867c:	9300      	str	r3, [sp, #0]
 800867e:	462a      	mov	r2, r5
 8008680:	4b05      	ldr	r3, [pc, #20]	@ (8008698 <_svfiprintf_r+0x1f0>)
 8008682:	a904      	add	r1, sp, #16
 8008684:	4638      	mov	r0, r7
 8008686:	f000 f9bb 	bl	8008a00 <_printf_i>
 800868a:	e7ed      	b.n	8008668 <_svfiprintf_r+0x1c0>
 800868c:	0800929c 	.word	0x0800929c
 8008690:	080092a6 	.word	0x080092a6
 8008694:	00000000 	.word	0x00000000
 8008698:	080083f1 	.word	0x080083f1
 800869c:	080092a2 	.word	0x080092a2

080086a0 <__sfputc_r>:
 80086a0:	6893      	ldr	r3, [r2, #8]
 80086a2:	3b01      	subs	r3, #1
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	b410      	push	{r4}
 80086a8:	6093      	str	r3, [r2, #8]
 80086aa:	da08      	bge.n	80086be <__sfputc_r+0x1e>
 80086ac:	6994      	ldr	r4, [r2, #24]
 80086ae:	42a3      	cmp	r3, r4
 80086b0:	db01      	blt.n	80086b6 <__sfputc_r+0x16>
 80086b2:	290a      	cmp	r1, #10
 80086b4:	d103      	bne.n	80086be <__sfputc_r+0x1e>
 80086b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80086ba:	f7ff bc24 	b.w	8007f06 <__swbuf_r>
 80086be:	6813      	ldr	r3, [r2, #0]
 80086c0:	1c58      	adds	r0, r3, #1
 80086c2:	6010      	str	r0, [r2, #0]
 80086c4:	7019      	strb	r1, [r3, #0]
 80086c6:	4608      	mov	r0, r1
 80086c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80086cc:	4770      	bx	lr

080086ce <__sfputs_r>:
 80086ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086d0:	4606      	mov	r6, r0
 80086d2:	460f      	mov	r7, r1
 80086d4:	4614      	mov	r4, r2
 80086d6:	18d5      	adds	r5, r2, r3
 80086d8:	42ac      	cmp	r4, r5
 80086da:	d101      	bne.n	80086e0 <__sfputs_r+0x12>
 80086dc:	2000      	movs	r0, #0
 80086de:	e007      	b.n	80086f0 <__sfputs_r+0x22>
 80086e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086e4:	463a      	mov	r2, r7
 80086e6:	4630      	mov	r0, r6
 80086e8:	f7ff ffda 	bl	80086a0 <__sfputc_r>
 80086ec:	1c43      	adds	r3, r0, #1
 80086ee:	d1f3      	bne.n	80086d8 <__sfputs_r+0xa>
 80086f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080086f4 <_vfiprintf_r>:
 80086f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086f8:	460d      	mov	r5, r1
 80086fa:	b09d      	sub	sp, #116	@ 0x74
 80086fc:	4614      	mov	r4, r2
 80086fe:	4698      	mov	r8, r3
 8008700:	4606      	mov	r6, r0
 8008702:	b118      	cbz	r0, 800870c <_vfiprintf_r+0x18>
 8008704:	6a03      	ldr	r3, [r0, #32]
 8008706:	b90b      	cbnz	r3, 800870c <_vfiprintf_r+0x18>
 8008708:	f7ff faf2 	bl	8007cf0 <__sinit>
 800870c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800870e:	07d9      	lsls	r1, r3, #31
 8008710:	d405      	bmi.n	800871e <_vfiprintf_r+0x2a>
 8008712:	89ab      	ldrh	r3, [r5, #12]
 8008714:	059a      	lsls	r2, r3, #22
 8008716:	d402      	bmi.n	800871e <_vfiprintf_r+0x2a>
 8008718:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800871a:	f7ff fd60 	bl	80081de <__retarget_lock_acquire_recursive>
 800871e:	89ab      	ldrh	r3, [r5, #12]
 8008720:	071b      	lsls	r3, r3, #28
 8008722:	d501      	bpl.n	8008728 <_vfiprintf_r+0x34>
 8008724:	692b      	ldr	r3, [r5, #16]
 8008726:	b99b      	cbnz	r3, 8008750 <_vfiprintf_r+0x5c>
 8008728:	4629      	mov	r1, r5
 800872a:	4630      	mov	r0, r6
 800872c:	f7ff fc2a 	bl	8007f84 <__swsetup_r>
 8008730:	b170      	cbz	r0, 8008750 <_vfiprintf_r+0x5c>
 8008732:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008734:	07dc      	lsls	r4, r3, #31
 8008736:	d504      	bpl.n	8008742 <_vfiprintf_r+0x4e>
 8008738:	f04f 30ff 	mov.w	r0, #4294967295
 800873c:	b01d      	add	sp, #116	@ 0x74
 800873e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008742:	89ab      	ldrh	r3, [r5, #12]
 8008744:	0598      	lsls	r0, r3, #22
 8008746:	d4f7      	bmi.n	8008738 <_vfiprintf_r+0x44>
 8008748:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800874a:	f7ff fd49 	bl	80081e0 <__retarget_lock_release_recursive>
 800874e:	e7f3      	b.n	8008738 <_vfiprintf_r+0x44>
 8008750:	2300      	movs	r3, #0
 8008752:	9309      	str	r3, [sp, #36]	@ 0x24
 8008754:	2320      	movs	r3, #32
 8008756:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800875a:	f8cd 800c 	str.w	r8, [sp, #12]
 800875e:	2330      	movs	r3, #48	@ 0x30
 8008760:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008910 <_vfiprintf_r+0x21c>
 8008764:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008768:	f04f 0901 	mov.w	r9, #1
 800876c:	4623      	mov	r3, r4
 800876e:	469a      	mov	sl, r3
 8008770:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008774:	b10a      	cbz	r2, 800877a <_vfiprintf_r+0x86>
 8008776:	2a25      	cmp	r2, #37	@ 0x25
 8008778:	d1f9      	bne.n	800876e <_vfiprintf_r+0x7a>
 800877a:	ebba 0b04 	subs.w	fp, sl, r4
 800877e:	d00b      	beq.n	8008798 <_vfiprintf_r+0xa4>
 8008780:	465b      	mov	r3, fp
 8008782:	4622      	mov	r2, r4
 8008784:	4629      	mov	r1, r5
 8008786:	4630      	mov	r0, r6
 8008788:	f7ff ffa1 	bl	80086ce <__sfputs_r>
 800878c:	3001      	adds	r0, #1
 800878e:	f000 80a7 	beq.w	80088e0 <_vfiprintf_r+0x1ec>
 8008792:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008794:	445a      	add	r2, fp
 8008796:	9209      	str	r2, [sp, #36]	@ 0x24
 8008798:	f89a 3000 	ldrb.w	r3, [sl]
 800879c:	2b00      	cmp	r3, #0
 800879e:	f000 809f 	beq.w	80088e0 <_vfiprintf_r+0x1ec>
 80087a2:	2300      	movs	r3, #0
 80087a4:	f04f 32ff 	mov.w	r2, #4294967295
 80087a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80087ac:	f10a 0a01 	add.w	sl, sl, #1
 80087b0:	9304      	str	r3, [sp, #16]
 80087b2:	9307      	str	r3, [sp, #28]
 80087b4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80087b8:	931a      	str	r3, [sp, #104]	@ 0x68
 80087ba:	4654      	mov	r4, sl
 80087bc:	2205      	movs	r2, #5
 80087be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087c2:	4853      	ldr	r0, [pc, #332]	@ (8008910 <_vfiprintf_r+0x21c>)
 80087c4:	f7f7 fd14 	bl	80001f0 <memchr>
 80087c8:	9a04      	ldr	r2, [sp, #16]
 80087ca:	b9d8      	cbnz	r0, 8008804 <_vfiprintf_r+0x110>
 80087cc:	06d1      	lsls	r1, r2, #27
 80087ce:	bf44      	itt	mi
 80087d0:	2320      	movmi	r3, #32
 80087d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80087d6:	0713      	lsls	r3, r2, #28
 80087d8:	bf44      	itt	mi
 80087da:	232b      	movmi	r3, #43	@ 0x2b
 80087dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80087e0:	f89a 3000 	ldrb.w	r3, [sl]
 80087e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80087e6:	d015      	beq.n	8008814 <_vfiprintf_r+0x120>
 80087e8:	9a07      	ldr	r2, [sp, #28]
 80087ea:	4654      	mov	r4, sl
 80087ec:	2000      	movs	r0, #0
 80087ee:	f04f 0c0a 	mov.w	ip, #10
 80087f2:	4621      	mov	r1, r4
 80087f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80087f8:	3b30      	subs	r3, #48	@ 0x30
 80087fa:	2b09      	cmp	r3, #9
 80087fc:	d94b      	bls.n	8008896 <_vfiprintf_r+0x1a2>
 80087fe:	b1b0      	cbz	r0, 800882e <_vfiprintf_r+0x13a>
 8008800:	9207      	str	r2, [sp, #28]
 8008802:	e014      	b.n	800882e <_vfiprintf_r+0x13a>
 8008804:	eba0 0308 	sub.w	r3, r0, r8
 8008808:	fa09 f303 	lsl.w	r3, r9, r3
 800880c:	4313      	orrs	r3, r2
 800880e:	9304      	str	r3, [sp, #16]
 8008810:	46a2      	mov	sl, r4
 8008812:	e7d2      	b.n	80087ba <_vfiprintf_r+0xc6>
 8008814:	9b03      	ldr	r3, [sp, #12]
 8008816:	1d19      	adds	r1, r3, #4
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	9103      	str	r1, [sp, #12]
 800881c:	2b00      	cmp	r3, #0
 800881e:	bfbb      	ittet	lt
 8008820:	425b      	neglt	r3, r3
 8008822:	f042 0202 	orrlt.w	r2, r2, #2
 8008826:	9307      	strge	r3, [sp, #28]
 8008828:	9307      	strlt	r3, [sp, #28]
 800882a:	bfb8      	it	lt
 800882c:	9204      	strlt	r2, [sp, #16]
 800882e:	7823      	ldrb	r3, [r4, #0]
 8008830:	2b2e      	cmp	r3, #46	@ 0x2e
 8008832:	d10a      	bne.n	800884a <_vfiprintf_r+0x156>
 8008834:	7863      	ldrb	r3, [r4, #1]
 8008836:	2b2a      	cmp	r3, #42	@ 0x2a
 8008838:	d132      	bne.n	80088a0 <_vfiprintf_r+0x1ac>
 800883a:	9b03      	ldr	r3, [sp, #12]
 800883c:	1d1a      	adds	r2, r3, #4
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	9203      	str	r2, [sp, #12]
 8008842:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008846:	3402      	adds	r4, #2
 8008848:	9305      	str	r3, [sp, #20]
 800884a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008920 <_vfiprintf_r+0x22c>
 800884e:	7821      	ldrb	r1, [r4, #0]
 8008850:	2203      	movs	r2, #3
 8008852:	4650      	mov	r0, sl
 8008854:	f7f7 fccc 	bl	80001f0 <memchr>
 8008858:	b138      	cbz	r0, 800886a <_vfiprintf_r+0x176>
 800885a:	9b04      	ldr	r3, [sp, #16]
 800885c:	eba0 000a 	sub.w	r0, r0, sl
 8008860:	2240      	movs	r2, #64	@ 0x40
 8008862:	4082      	lsls	r2, r0
 8008864:	4313      	orrs	r3, r2
 8008866:	3401      	adds	r4, #1
 8008868:	9304      	str	r3, [sp, #16]
 800886a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800886e:	4829      	ldr	r0, [pc, #164]	@ (8008914 <_vfiprintf_r+0x220>)
 8008870:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008874:	2206      	movs	r2, #6
 8008876:	f7f7 fcbb 	bl	80001f0 <memchr>
 800887a:	2800      	cmp	r0, #0
 800887c:	d03f      	beq.n	80088fe <_vfiprintf_r+0x20a>
 800887e:	4b26      	ldr	r3, [pc, #152]	@ (8008918 <_vfiprintf_r+0x224>)
 8008880:	bb1b      	cbnz	r3, 80088ca <_vfiprintf_r+0x1d6>
 8008882:	9b03      	ldr	r3, [sp, #12]
 8008884:	3307      	adds	r3, #7
 8008886:	f023 0307 	bic.w	r3, r3, #7
 800888a:	3308      	adds	r3, #8
 800888c:	9303      	str	r3, [sp, #12]
 800888e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008890:	443b      	add	r3, r7
 8008892:	9309      	str	r3, [sp, #36]	@ 0x24
 8008894:	e76a      	b.n	800876c <_vfiprintf_r+0x78>
 8008896:	fb0c 3202 	mla	r2, ip, r2, r3
 800889a:	460c      	mov	r4, r1
 800889c:	2001      	movs	r0, #1
 800889e:	e7a8      	b.n	80087f2 <_vfiprintf_r+0xfe>
 80088a0:	2300      	movs	r3, #0
 80088a2:	3401      	adds	r4, #1
 80088a4:	9305      	str	r3, [sp, #20]
 80088a6:	4619      	mov	r1, r3
 80088a8:	f04f 0c0a 	mov.w	ip, #10
 80088ac:	4620      	mov	r0, r4
 80088ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80088b2:	3a30      	subs	r2, #48	@ 0x30
 80088b4:	2a09      	cmp	r2, #9
 80088b6:	d903      	bls.n	80088c0 <_vfiprintf_r+0x1cc>
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d0c6      	beq.n	800884a <_vfiprintf_r+0x156>
 80088bc:	9105      	str	r1, [sp, #20]
 80088be:	e7c4      	b.n	800884a <_vfiprintf_r+0x156>
 80088c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80088c4:	4604      	mov	r4, r0
 80088c6:	2301      	movs	r3, #1
 80088c8:	e7f0      	b.n	80088ac <_vfiprintf_r+0x1b8>
 80088ca:	ab03      	add	r3, sp, #12
 80088cc:	9300      	str	r3, [sp, #0]
 80088ce:	462a      	mov	r2, r5
 80088d0:	4b12      	ldr	r3, [pc, #72]	@ (800891c <_vfiprintf_r+0x228>)
 80088d2:	a904      	add	r1, sp, #16
 80088d4:	4630      	mov	r0, r6
 80088d6:	f3af 8000 	nop.w
 80088da:	4607      	mov	r7, r0
 80088dc:	1c78      	adds	r0, r7, #1
 80088de:	d1d6      	bne.n	800888e <_vfiprintf_r+0x19a>
 80088e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80088e2:	07d9      	lsls	r1, r3, #31
 80088e4:	d405      	bmi.n	80088f2 <_vfiprintf_r+0x1fe>
 80088e6:	89ab      	ldrh	r3, [r5, #12]
 80088e8:	059a      	lsls	r2, r3, #22
 80088ea:	d402      	bmi.n	80088f2 <_vfiprintf_r+0x1fe>
 80088ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80088ee:	f7ff fc77 	bl	80081e0 <__retarget_lock_release_recursive>
 80088f2:	89ab      	ldrh	r3, [r5, #12]
 80088f4:	065b      	lsls	r3, r3, #25
 80088f6:	f53f af1f 	bmi.w	8008738 <_vfiprintf_r+0x44>
 80088fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80088fc:	e71e      	b.n	800873c <_vfiprintf_r+0x48>
 80088fe:	ab03      	add	r3, sp, #12
 8008900:	9300      	str	r3, [sp, #0]
 8008902:	462a      	mov	r2, r5
 8008904:	4b05      	ldr	r3, [pc, #20]	@ (800891c <_vfiprintf_r+0x228>)
 8008906:	a904      	add	r1, sp, #16
 8008908:	4630      	mov	r0, r6
 800890a:	f000 f879 	bl	8008a00 <_printf_i>
 800890e:	e7e4      	b.n	80088da <_vfiprintf_r+0x1e6>
 8008910:	0800929c 	.word	0x0800929c
 8008914:	080092a6 	.word	0x080092a6
 8008918:	00000000 	.word	0x00000000
 800891c:	080086cf 	.word	0x080086cf
 8008920:	080092a2 	.word	0x080092a2

08008924 <_printf_common>:
 8008924:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008928:	4616      	mov	r6, r2
 800892a:	4698      	mov	r8, r3
 800892c:	688a      	ldr	r2, [r1, #8]
 800892e:	690b      	ldr	r3, [r1, #16]
 8008930:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008934:	4293      	cmp	r3, r2
 8008936:	bfb8      	it	lt
 8008938:	4613      	movlt	r3, r2
 800893a:	6033      	str	r3, [r6, #0]
 800893c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008940:	4607      	mov	r7, r0
 8008942:	460c      	mov	r4, r1
 8008944:	b10a      	cbz	r2, 800894a <_printf_common+0x26>
 8008946:	3301      	adds	r3, #1
 8008948:	6033      	str	r3, [r6, #0]
 800894a:	6823      	ldr	r3, [r4, #0]
 800894c:	0699      	lsls	r1, r3, #26
 800894e:	bf42      	ittt	mi
 8008950:	6833      	ldrmi	r3, [r6, #0]
 8008952:	3302      	addmi	r3, #2
 8008954:	6033      	strmi	r3, [r6, #0]
 8008956:	6825      	ldr	r5, [r4, #0]
 8008958:	f015 0506 	ands.w	r5, r5, #6
 800895c:	d106      	bne.n	800896c <_printf_common+0x48>
 800895e:	f104 0a19 	add.w	sl, r4, #25
 8008962:	68e3      	ldr	r3, [r4, #12]
 8008964:	6832      	ldr	r2, [r6, #0]
 8008966:	1a9b      	subs	r3, r3, r2
 8008968:	42ab      	cmp	r3, r5
 800896a:	dc26      	bgt.n	80089ba <_printf_common+0x96>
 800896c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008970:	6822      	ldr	r2, [r4, #0]
 8008972:	3b00      	subs	r3, #0
 8008974:	bf18      	it	ne
 8008976:	2301      	movne	r3, #1
 8008978:	0692      	lsls	r2, r2, #26
 800897a:	d42b      	bmi.n	80089d4 <_printf_common+0xb0>
 800897c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008980:	4641      	mov	r1, r8
 8008982:	4638      	mov	r0, r7
 8008984:	47c8      	blx	r9
 8008986:	3001      	adds	r0, #1
 8008988:	d01e      	beq.n	80089c8 <_printf_common+0xa4>
 800898a:	6823      	ldr	r3, [r4, #0]
 800898c:	6922      	ldr	r2, [r4, #16]
 800898e:	f003 0306 	and.w	r3, r3, #6
 8008992:	2b04      	cmp	r3, #4
 8008994:	bf02      	ittt	eq
 8008996:	68e5      	ldreq	r5, [r4, #12]
 8008998:	6833      	ldreq	r3, [r6, #0]
 800899a:	1aed      	subeq	r5, r5, r3
 800899c:	68a3      	ldr	r3, [r4, #8]
 800899e:	bf0c      	ite	eq
 80089a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80089a4:	2500      	movne	r5, #0
 80089a6:	4293      	cmp	r3, r2
 80089a8:	bfc4      	itt	gt
 80089aa:	1a9b      	subgt	r3, r3, r2
 80089ac:	18ed      	addgt	r5, r5, r3
 80089ae:	2600      	movs	r6, #0
 80089b0:	341a      	adds	r4, #26
 80089b2:	42b5      	cmp	r5, r6
 80089b4:	d11a      	bne.n	80089ec <_printf_common+0xc8>
 80089b6:	2000      	movs	r0, #0
 80089b8:	e008      	b.n	80089cc <_printf_common+0xa8>
 80089ba:	2301      	movs	r3, #1
 80089bc:	4652      	mov	r2, sl
 80089be:	4641      	mov	r1, r8
 80089c0:	4638      	mov	r0, r7
 80089c2:	47c8      	blx	r9
 80089c4:	3001      	adds	r0, #1
 80089c6:	d103      	bne.n	80089d0 <_printf_common+0xac>
 80089c8:	f04f 30ff 	mov.w	r0, #4294967295
 80089cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089d0:	3501      	adds	r5, #1
 80089d2:	e7c6      	b.n	8008962 <_printf_common+0x3e>
 80089d4:	18e1      	adds	r1, r4, r3
 80089d6:	1c5a      	adds	r2, r3, #1
 80089d8:	2030      	movs	r0, #48	@ 0x30
 80089da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80089de:	4422      	add	r2, r4
 80089e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80089e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80089e8:	3302      	adds	r3, #2
 80089ea:	e7c7      	b.n	800897c <_printf_common+0x58>
 80089ec:	2301      	movs	r3, #1
 80089ee:	4622      	mov	r2, r4
 80089f0:	4641      	mov	r1, r8
 80089f2:	4638      	mov	r0, r7
 80089f4:	47c8      	blx	r9
 80089f6:	3001      	adds	r0, #1
 80089f8:	d0e6      	beq.n	80089c8 <_printf_common+0xa4>
 80089fa:	3601      	adds	r6, #1
 80089fc:	e7d9      	b.n	80089b2 <_printf_common+0x8e>
	...

08008a00 <_printf_i>:
 8008a00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008a04:	7e0f      	ldrb	r7, [r1, #24]
 8008a06:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008a08:	2f78      	cmp	r7, #120	@ 0x78
 8008a0a:	4691      	mov	r9, r2
 8008a0c:	4680      	mov	r8, r0
 8008a0e:	460c      	mov	r4, r1
 8008a10:	469a      	mov	sl, r3
 8008a12:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008a16:	d807      	bhi.n	8008a28 <_printf_i+0x28>
 8008a18:	2f62      	cmp	r7, #98	@ 0x62
 8008a1a:	d80a      	bhi.n	8008a32 <_printf_i+0x32>
 8008a1c:	2f00      	cmp	r7, #0
 8008a1e:	f000 80d1 	beq.w	8008bc4 <_printf_i+0x1c4>
 8008a22:	2f58      	cmp	r7, #88	@ 0x58
 8008a24:	f000 80b8 	beq.w	8008b98 <_printf_i+0x198>
 8008a28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008a2c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008a30:	e03a      	b.n	8008aa8 <_printf_i+0xa8>
 8008a32:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008a36:	2b15      	cmp	r3, #21
 8008a38:	d8f6      	bhi.n	8008a28 <_printf_i+0x28>
 8008a3a:	a101      	add	r1, pc, #4	@ (adr r1, 8008a40 <_printf_i+0x40>)
 8008a3c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008a40:	08008a99 	.word	0x08008a99
 8008a44:	08008aad 	.word	0x08008aad
 8008a48:	08008a29 	.word	0x08008a29
 8008a4c:	08008a29 	.word	0x08008a29
 8008a50:	08008a29 	.word	0x08008a29
 8008a54:	08008a29 	.word	0x08008a29
 8008a58:	08008aad 	.word	0x08008aad
 8008a5c:	08008a29 	.word	0x08008a29
 8008a60:	08008a29 	.word	0x08008a29
 8008a64:	08008a29 	.word	0x08008a29
 8008a68:	08008a29 	.word	0x08008a29
 8008a6c:	08008bab 	.word	0x08008bab
 8008a70:	08008ad7 	.word	0x08008ad7
 8008a74:	08008b65 	.word	0x08008b65
 8008a78:	08008a29 	.word	0x08008a29
 8008a7c:	08008a29 	.word	0x08008a29
 8008a80:	08008bcd 	.word	0x08008bcd
 8008a84:	08008a29 	.word	0x08008a29
 8008a88:	08008ad7 	.word	0x08008ad7
 8008a8c:	08008a29 	.word	0x08008a29
 8008a90:	08008a29 	.word	0x08008a29
 8008a94:	08008b6d 	.word	0x08008b6d
 8008a98:	6833      	ldr	r3, [r6, #0]
 8008a9a:	1d1a      	adds	r2, r3, #4
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	6032      	str	r2, [r6, #0]
 8008aa0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008aa4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008aa8:	2301      	movs	r3, #1
 8008aaa:	e09c      	b.n	8008be6 <_printf_i+0x1e6>
 8008aac:	6833      	ldr	r3, [r6, #0]
 8008aae:	6820      	ldr	r0, [r4, #0]
 8008ab0:	1d19      	adds	r1, r3, #4
 8008ab2:	6031      	str	r1, [r6, #0]
 8008ab4:	0606      	lsls	r6, r0, #24
 8008ab6:	d501      	bpl.n	8008abc <_printf_i+0xbc>
 8008ab8:	681d      	ldr	r5, [r3, #0]
 8008aba:	e003      	b.n	8008ac4 <_printf_i+0xc4>
 8008abc:	0645      	lsls	r5, r0, #25
 8008abe:	d5fb      	bpl.n	8008ab8 <_printf_i+0xb8>
 8008ac0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008ac4:	2d00      	cmp	r5, #0
 8008ac6:	da03      	bge.n	8008ad0 <_printf_i+0xd0>
 8008ac8:	232d      	movs	r3, #45	@ 0x2d
 8008aca:	426d      	negs	r5, r5
 8008acc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008ad0:	4858      	ldr	r0, [pc, #352]	@ (8008c34 <_printf_i+0x234>)
 8008ad2:	230a      	movs	r3, #10
 8008ad4:	e011      	b.n	8008afa <_printf_i+0xfa>
 8008ad6:	6821      	ldr	r1, [r4, #0]
 8008ad8:	6833      	ldr	r3, [r6, #0]
 8008ada:	0608      	lsls	r0, r1, #24
 8008adc:	f853 5b04 	ldr.w	r5, [r3], #4
 8008ae0:	d402      	bmi.n	8008ae8 <_printf_i+0xe8>
 8008ae2:	0649      	lsls	r1, r1, #25
 8008ae4:	bf48      	it	mi
 8008ae6:	b2ad      	uxthmi	r5, r5
 8008ae8:	2f6f      	cmp	r7, #111	@ 0x6f
 8008aea:	4852      	ldr	r0, [pc, #328]	@ (8008c34 <_printf_i+0x234>)
 8008aec:	6033      	str	r3, [r6, #0]
 8008aee:	bf14      	ite	ne
 8008af0:	230a      	movne	r3, #10
 8008af2:	2308      	moveq	r3, #8
 8008af4:	2100      	movs	r1, #0
 8008af6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008afa:	6866      	ldr	r6, [r4, #4]
 8008afc:	60a6      	str	r6, [r4, #8]
 8008afe:	2e00      	cmp	r6, #0
 8008b00:	db05      	blt.n	8008b0e <_printf_i+0x10e>
 8008b02:	6821      	ldr	r1, [r4, #0]
 8008b04:	432e      	orrs	r6, r5
 8008b06:	f021 0104 	bic.w	r1, r1, #4
 8008b0a:	6021      	str	r1, [r4, #0]
 8008b0c:	d04b      	beq.n	8008ba6 <_printf_i+0x1a6>
 8008b0e:	4616      	mov	r6, r2
 8008b10:	fbb5 f1f3 	udiv	r1, r5, r3
 8008b14:	fb03 5711 	mls	r7, r3, r1, r5
 8008b18:	5dc7      	ldrb	r7, [r0, r7]
 8008b1a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008b1e:	462f      	mov	r7, r5
 8008b20:	42bb      	cmp	r3, r7
 8008b22:	460d      	mov	r5, r1
 8008b24:	d9f4      	bls.n	8008b10 <_printf_i+0x110>
 8008b26:	2b08      	cmp	r3, #8
 8008b28:	d10b      	bne.n	8008b42 <_printf_i+0x142>
 8008b2a:	6823      	ldr	r3, [r4, #0]
 8008b2c:	07df      	lsls	r7, r3, #31
 8008b2e:	d508      	bpl.n	8008b42 <_printf_i+0x142>
 8008b30:	6923      	ldr	r3, [r4, #16]
 8008b32:	6861      	ldr	r1, [r4, #4]
 8008b34:	4299      	cmp	r1, r3
 8008b36:	bfde      	ittt	le
 8008b38:	2330      	movle	r3, #48	@ 0x30
 8008b3a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008b3e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008b42:	1b92      	subs	r2, r2, r6
 8008b44:	6122      	str	r2, [r4, #16]
 8008b46:	f8cd a000 	str.w	sl, [sp]
 8008b4a:	464b      	mov	r3, r9
 8008b4c:	aa03      	add	r2, sp, #12
 8008b4e:	4621      	mov	r1, r4
 8008b50:	4640      	mov	r0, r8
 8008b52:	f7ff fee7 	bl	8008924 <_printf_common>
 8008b56:	3001      	adds	r0, #1
 8008b58:	d14a      	bne.n	8008bf0 <_printf_i+0x1f0>
 8008b5a:	f04f 30ff 	mov.w	r0, #4294967295
 8008b5e:	b004      	add	sp, #16
 8008b60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b64:	6823      	ldr	r3, [r4, #0]
 8008b66:	f043 0320 	orr.w	r3, r3, #32
 8008b6a:	6023      	str	r3, [r4, #0]
 8008b6c:	4832      	ldr	r0, [pc, #200]	@ (8008c38 <_printf_i+0x238>)
 8008b6e:	2778      	movs	r7, #120	@ 0x78
 8008b70:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008b74:	6823      	ldr	r3, [r4, #0]
 8008b76:	6831      	ldr	r1, [r6, #0]
 8008b78:	061f      	lsls	r7, r3, #24
 8008b7a:	f851 5b04 	ldr.w	r5, [r1], #4
 8008b7e:	d402      	bmi.n	8008b86 <_printf_i+0x186>
 8008b80:	065f      	lsls	r7, r3, #25
 8008b82:	bf48      	it	mi
 8008b84:	b2ad      	uxthmi	r5, r5
 8008b86:	6031      	str	r1, [r6, #0]
 8008b88:	07d9      	lsls	r1, r3, #31
 8008b8a:	bf44      	itt	mi
 8008b8c:	f043 0320 	orrmi.w	r3, r3, #32
 8008b90:	6023      	strmi	r3, [r4, #0]
 8008b92:	b11d      	cbz	r5, 8008b9c <_printf_i+0x19c>
 8008b94:	2310      	movs	r3, #16
 8008b96:	e7ad      	b.n	8008af4 <_printf_i+0xf4>
 8008b98:	4826      	ldr	r0, [pc, #152]	@ (8008c34 <_printf_i+0x234>)
 8008b9a:	e7e9      	b.n	8008b70 <_printf_i+0x170>
 8008b9c:	6823      	ldr	r3, [r4, #0]
 8008b9e:	f023 0320 	bic.w	r3, r3, #32
 8008ba2:	6023      	str	r3, [r4, #0]
 8008ba4:	e7f6      	b.n	8008b94 <_printf_i+0x194>
 8008ba6:	4616      	mov	r6, r2
 8008ba8:	e7bd      	b.n	8008b26 <_printf_i+0x126>
 8008baa:	6833      	ldr	r3, [r6, #0]
 8008bac:	6825      	ldr	r5, [r4, #0]
 8008bae:	6961      	ldr	r1, [r4, #20]
 8008bb0:	1d18      	adds	r0, r3, #4
 8008bb2:	6030      	str	r0, [r6, #0]
 8008bb4:	062e      	lsls	r6, r5, #24
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	d501      	bpl.n	8008bbe <_printf_i+0x1be>
 8008bba:	6019      	str	r1, [r3, #0]
 8008bbc:	e002      	b.n	8008bc4 <_printf_i+0x1c4>
 8008bbe:	0668      	lsls	r0, r5, #25
 8008bc0:	d5fb      	bpl.n	8008bba <_printf_i+0x1ba>
 8008bc2:	8019      	strh	r1, [r3, #0]
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	6123      	str	r3, [r4, #16]
 8008bc8:	4616      	mov	r6, r2
 8008bca:	e7bc      	b.n	8008b46 <_printf_i+0x146>
 8008bcc:	6833      	ldr	r3, [r6, #0]
 8008bce:	1d1a      	adds	r2, r3, #4
 8008bd0:	6032      	str	r2, [r6, #0]
 8008bd2:	681e      	ldr	r6, [r3, #0]
 8008bd4:	6862      	ldr	r2, [r4, #4]
 8008bd6:	2100      	movs	r1, #0
 8008bd8:	4630      	mov	r0, r6
 8008bda:	f7f7 fb09 	bl	80001f0 <memchr>
 8008bde:	b108      	cbz	r0, 8008be4 <_printf_i+0x1e4>
 8008be0:	1b80      	subs	r0, r0, r6
 8008be2:	6060      	str	r0, [r4, #4]
 8008be4:	6863      	ldr	r3, [r4, #4]
 8008be6:	6123      	str	r3, [r4, #16]
 8008be8:	2300      	movs	r3, #0
 8008bea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008bee:	e7aa      	b.n	8008b46 <_printf_i+0x146>
 8008bf0:	6923      	ldr	r3, [r4, #16]
 8008bf2:	4632      	mov	r2, r6
 8008bf4:	4649      	mov	r1, r9
 8008bf6:	4640      	mov	r0, r8
 8008bf8:	47d0      	blx	sl
 8008bfa:	3001      	adds	r0, #1
 8008bfc:	d0ad      	beq.n	8008b5a <_printf_i+0x15a>
 8008bfe:	6823      	ldr	r3, [r4, #0]
 8008c00:	079b      	lsls	r3, r3, #30
 8008c02:	d413      	bmi.n	8008c2c <_printf_i+0x22c>
 8008c04:	68e0      	ldr	r0, [r4, #12]
 8008c06:	9b03      	ldr	r3, [sp, #12]
 8008c08:	4298      	cmp	r0, r3
 8008c0a:	bfb8      	it	lt
 8008c0c:	4618      	movlt	r0, r3
 8008c0e:	e7a6      	b.n	8008b5e <_printf_i+0x15e>
 8008c10:	2301      	movs	r3, #1
 8008c12:	4632      	mov	r2, r6
 8008c14:	4649      	mov	r1, r9
 8008c16:	4640      	mov	r0, r8
 8008c18:	47d0      	blx	sl
 8008c1a:	3001      	adds	r0, #1
 8008c1c:	d09d      	beq.n	8008b5a <_printf_i+0x15a>
 8008c1e:	3501      	adds	r5, #1
 8008c20:	68e3      	ldr	r3, [r4, #12]
 8008c22:	9903      	ldr	r1, [sp, #12]
 8008c24:	1a5b      	subs	r3, r3, r1
 8008c26:	42ab      	cmp	r3, r5
 8008c28:	dcf2      	bgt.n	8008c10 <_printf_i+0x210>
 8008c2a:	e7eb      	b.n	8008c04 <_printf_i+0x204>
 8008c2c:	2500      	movs	r5, #0
 8008c2e:	f104 0619 	add.w	r6, r4, #25
 8008c32:	e7f5      	b.n	8008c20 <_printf_i+0x220>
 8008c34:	080092ad 	.word	0x080092ad
 8008c38:	080092be 	.word	0x080092be

08008c3c <__sflush_r>:
 8008c3c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008c40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c44:	0716      	lsls	r6, r2, #28
 8008c46:	4605      	mov	r5, r0
 8008c48:	460c      	mov	r4, r1
 8008c4a:	d454      	bmi.n	8008cf6 <__sflush_r+0xba>
 8008c4c:	684b      	ldr	r3, [r1, #4]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	dc02      	bgt.n	8008c58 <__sflush_r+0x1c>
 8008c52:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	dd48      	ble.n	8008cea <__sflush_r+0xae>
 8008c58:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008c5a:	2e00      	cmp	r6, #0
 8008c5c:	d045      	beq.n	8008cea <__sflush_r+0xae>
 8008c5e:	2300      	movs	r3, #0
 8008c60:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008c64:	682f      	ldr	r7, [r5, #0]
 8008c66:	6a21      	ldr	r1, [r4, #32]
 8008c68:	602b      	str	r3, [r5, #0]
 8008c6a:	d030      	beq.n	8008cce <__sflush_r+0x92>
 8008c6c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008c6e:	89a3      	ldrh	r3, [r4, #12]
 8008c70:	0759      	lsls	r1, r3, #29
 8008c72:	d505      	bpl.n	8008c80 <__sflush_r+0x44>
 8008c74:	6863      	ldr	r3, [r4, #4]
 8008c76:	1ad2      	subs	r2, r2, r3
 8008c78:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008c7a:	b10b      	cbz	r3, 8008c80 <__sflush_r+0x44>
 8008c7c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008c7e:	1ad2      	subs	r2, r2, r3
 8008c80:	2300      	movs	r3, #0
 8008c82:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008c84:	6a21      	ldr	r1, [r4, #32]
 8008c86:	4628      	mov	r0, r5
 8008c88:	47b0      	blx	r6
 8008c8a:	1c43      	adds	r3, r0, #1
 8008c8c:	89a3      	ldrh	r3, [r4, #12]
 8008c8e:	d106      	bne.n	8008c9e <__sflush_r+0x62>
 8008c90:	6829      	ldr	r1, [r5, #0]
 8008c92:	291d      	cmp	r1, #29
 8008c94:	d82b      	bhi.n	8008cee <__sflush_r+0xb2>
 8008c96:	4a2a      	ldr	r2, [pc, #168]	@ (8008d40 <__sflush_r+0x104>)
 8008c98:	40ca      	lsrs	r2, r1
 8008c9a:	07d6      	lsls	r6, r2, #31
 8008c9c:	d527      	bpl.n	8008cee <__sflush_r+0xb2>
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	6062      	str	r2, [r4, #4]
 8008ca2:	04d9      	lsls	r1, r3, #19
 8008ca4:	6922      	ldr	r2, [r4, #16]
 8008ca6:	6022      	str	r2, [r4, #0]
 8008ca8:	d504      	bpl.n	8008cb4 <__sflush_r+0x78>
 8008caa:	1c42      	adds	r2, r0, #1
 8008cac:	d101      	bne.n	8008cb2 <__sflush_r+0x76>
 8008cae:	682b      	ldr	r3, [r5, #0]
 8008cb0:	b903      	cbnz	r3, 8008cb4 <__sflush_r+0x78>
 8008cb2:	6560      	str	r0, [r4, #84]	@ 0x54
 8008cb4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008cb6:	602f      	str	r7, [r5, #0]
 8008cb8:	b1b9      	cbz	r1, 8008cea <__sflush_r+0xae>
 8008cba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008cbe:	4299      	cmp	r1, r3
 8008cc0:	d002      	beq.n	8008cc8 <__sflush_r+0x8c>
 8008cc2:	4628      	mov	r0, r5
 8008cc4:	f7ff fa9c 	bl	8008200 <_free_r>
 8008cc8:	2300      	movs	r3, #0
 8008cca:	6363      	str	r3, [r4, #52]	@ 0x34
 8008ccc:	e00d      	b.n	8008cea <__sflush_r+0xae>
 8008cce:	2301      	movs	r3, #1
 8008cd0:	4628      	mov	r0, r5
 8008cd2:	47b0      	blx	r6
 8008cd4:	4602      	mov	r2, r0
 8008cd6:	1c50      	adds	r0, r2, #1
 8008cd8:	d1c9      	bne.n	8008c6e <__sflush_r+0x32>
 8008cda:	682b      	ldr	r3, [r5, #0]
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d0c6      	beq.n	8008c6e <__sflush_r+0x32>
 8008ce0:	2b1d      	cmp	r3, #29
 8008ce2:	d001      	beq.n	8008ce8 <__sflush_r+0xac>
 8008ce4:	2b16      	cmp	r3, #22
 8008ce6:	d11e      	bne.n	8008d26 <__sflush_r+0xea>
 8008ce8:	602f      	str	r7, [r5, #0]
 8008cea:	2000      	movs	r0, #0
 8008cec:	e022      	b.n	8008d34 <__sflush_r+0xf8>
 8008cee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008cf2:	b21b      	sxth	r3, r3
 8008cf4:	e01b      	b.n	8008d2e <__sflush_r+0xf2>
 8008cf6:	690f      	ldr	r7, [r1, #16]
 8008cf8:	2f00      	cmp	r7, #0
 8008cfa:	d0f6      	beq.n	8008cea <__sflush_r+0xae>
 8008cfc:	0793      	lsls	r3, r2, #30
 8008cfe:	680e      	ldr	r6, [r1, #0]
 8008d00:	bf08      	it	eq
 8008d02:	694b      	ldreq	r3, [r1, #20]
 8008d04:	600f      	str	r7, [r1, #0]
 8008d06:	bf18      	it	ne
 8008d08:	2300      	movne	r3, #0
 8008d0a:	eba6 0807 	sub.w	r8, r6, r7
 8008d0e:	608b      	str	r3, [r1, #8]
 8008d10:	f1b8 0f00 	cmp.w	r8, #0
 8008d14:	dde9      	ble.n	8008cea <__sflush_r+0xae>
 8008d16:	6a21      	ldr	r1, [r4, #32]
 8008d18:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008d1a:	4643      	mov	r3, r8
 8008d1c:	463a      	mov	r2, r7
 8008d1e:	4628      	mov	r0, r5
 8008d20:	47b0      	blx	r6
 8008d22:	2800      	cmp	r0, #0
 8008d24:	dc08      	bgt.n	8008d38 <__sflush_r+0xfc>
 8008d26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d2e:	81a3      	strh	r3, [r4, #12]
 8008d30:	f04f 30ff 	mov.w	r0, #4294967295
 8008d34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d38:	4407      	add	r7, r0
 8008d3a:	eba8 0800 	sub.w	r8, r8, r0
 8008d3e:	e7e7      	b.n	8008d10 <__sflush_r+0xd4>
 8008d40:	20400001 	.word	0x20400001

08008d44 <_fflush_r>:
 8008d44:	b538      	push	{r3, r4, r5, lr}
 8008d46:	690b      	ldr	r3, [r1, #16]
 8008d48:	4605      	mov	r5, r0
 8008d4a:	460c      	mov	r4, r1
 8008d4c:	b913      	cbnz	r3, 8008d54 <_fflush_r+0x10>
 8008d4e:	2500      	movs	r5, #0
 8008d50:	4628      	mov	r0, r5
 8008d52:	bd38      	pop	{r3, r4, r5, pc}
 8008d54:	b118      	cbz	r0, 8008d5e <_fflush_r+0x1a>
 8008d56:	6a03      	ldr	r3, [r0, #32]
 8008d58:	b90b      	cbnz	r3, 8008d5e <_fflush_r+0x1a>
 8008d5a:	f7fe ffc9 	bl	8007cf0 <__sinit>
 8008d5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d0f3      	beq.n	8008d4e <_fflush_r+0xa>
 8008d66:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008d68:	07d0      	lsls	r0, r2, #31
 8008d6a:	d404      	bmi.n	8008d76 <_fflush_r+0x32>
 8008d6c:	0599      	lsls	r1, r3, #22
 8008d6e:	d402      	bmi.n	8008d76 <_fflush_r+0x32>
 8008d70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008d72:	f7ff fa34 	bl	80081de <__retarget_lock_acquire_recursive>
 8008d76:	4628      	mov	r0, r5
 8008d78:	4621      	mov	r1, r4
 8008d7a:	f7ff ff5f 	bl	8008c3c <__sflush_r>
 8008d7e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008d80:	07da      	lsls	r2, r3, #31
 8008d82:	4605      	mov	r5, r0
 8008d84:	d4e4      	bmi.n	8008d50 <_fflush_r+0xc>
 8008d86:	89a3      	ldrh	r3, [r4, #12]
 8008d88:	059b      	lsls	r3, r3, #22
 8008d8a:	d4e1      	bmi.n	8008d50 <_fflush_r+0xc>
 8008d8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008d8e:	f7ff fa27 	bl	80081e0 <__retarget_lock_release_recursive>
 8008d92:	e7dd      	b.n	8008d50 <_fflush_r+0xc>

08008d94 <__swhatbuf_r>:
 8008d94:	b570      	push	{r4, r5, r6, lr}
 8008d96:	460c      	mov	r4, r1
 8008d98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d9c:	2900      	cmp	r1, #0
 8008d9e:	b096      	sub	sp, #88	@ 0x58
 8008da0:	4615      	mov	r5, r2
 8008da2:	461e      	mov	r6, r3
 8008da4:	da0d      	bge.n	8008dc2 <__swhatbuf_r+0x2e>
 8008da6:	89a3      	ldrh	r3, [r4, #12]
 8008da8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008dac:	f04f 0100 	mov.w	r1, #0
 8008db0:	bf14      	ite	ne
 8008db2:	2340      	movne	r3, #64	@ 0x40
 8008db4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008db8:	2000      	movs	r0, #0
 8008dba:	6031      	str	r1, [r6, #0]
 8008dbc:	602b      	str	r3, [r5, #0]
 8008dbe:	b016      	add	sp, #88	@ 0x58
 8008dc0:	bd70      	pop	{r4, r5, r6, pc}
 8008dc2:	466a      	mov	r2, sp
 8008dc4:	f000 f862 	bl	8008e8c <_fstat_r>
 8008dc8:	2800      	cmp	r0, #0
 8008dca:	dbec      	blt.n	8008da6 <__swhatbuf_r+0x12>
 8008dcc:	9901      	ldr	r1, [sp, #4]
 8008dce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008dd2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008dd6:	4259      	negs	r1, r3
 8008dd8:	4159      	adcs	r1, r3
 8008dda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008dde:	e7eb      	b.n	8008db8 <__swhatbuf_r+0x24>

08008de0 <__smakebuf_r>:
 8008de0:	898b      	ldrh	r3, [r1, #12]
 8008de2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008de4:	079d      	lsls	r5, r3, #30
 8008de6:	4606      	mov	r6, r0
 8008de8:	460c      	mov	r4, r1
 8008dea:	d507      	bpl.n	8008dfc <__smakebuf_r+0x1c>
 8008dec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008df0:	6023      	str	r3, [r4, #0]
 8008df2:	6123      	str	r3, [r4, #16]
 8008df4:	2301      	movs	r3, #1
 8008df6:	6163      	str	r3, [r4, #20]
 8008df8:	b003      	add	sp, #12
 8008dfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008dfc:	ab01      	add	r3, sp, #4
 8008dfe:	466a      	mov	r2, sp
 8008e00:	f7ff ffc8 	bl	8008d94 <__swhatbuf_r>
 8008e04:	9f00      	ldr	r7, [sp, #0]
 8008e06:	4605      	mov	r5, r0
 8008e08:	4639      	mov	r1, r7
 8008e0a:	4630      	mov	r0, r6
 8008e0c:	f7ff fa64 	bl	80082d8 <_malloc_r>
 8008e10:	b948      	cbnz	r0, 8008e26 <__smakebuf_r+0x46>
 8008e12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e16:	059a      	lsls	r2, r3, #22
 8008e18:	d4ee      	bmi.n	8008df8 <__smakebuf_r+0x18>
 8008e1a:	f023 0303 	bic.w	r3, r3, #3
 8008e1e:	f043 0302 	orr.w	r3, r3, #2
 8008e22:	81a3      	strh	r3, [r4, #12]
 8008e24:	e7e2      	b.n	8008dec <__smakebuf_r+0xc>
 8008e26:	89a3      	ldrh	r3, [r4, #12]
 8008e28:	6020      	str	r0, [r4, #0]
 8008e2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e2e:	81a3      	strh	r3, [r4, #12]
 8008e30:	9b01      	ldr	r3, [sp, #4]
 8008e32:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008e36:	b15b      	cbz	r3, 8008e50 <__smakebuf_r+0x70>
 8008e38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e3c:	4630      	mov	r0, r6
 8008e3e:	f000 f837 	bl	8008eb0 <_isatty_r>
 8008e42:	b128      	cbz	r0, 8008e50 <__smakebuf_r+0x70>
 8008e44:	89a3      	ldrh	r3, [r4, #12]
 8008e46:	f023 0303 	bic.w	r3, r3, #3
 8008e4a:	f043 0301 	orr.w	r3, r3, #1
 8008e4e:	81a3      	strh	r3, [r4, #12]
 8008e50:	89a3      	ldrh	r3, [r4, #12]
 8008e52:	431d      	orrs	r5, r3
 8008e54:	81a5      	strh	r5, [r4, #12]
 8008e56:	e7cf      	b.n	8008df8 <__smakebuf_r+0x18>

08008e58 <memmove>:
 8008e58:	4288      	cmp	r0, r1
 8008e5a:	b510      	push	{r4, lr}
 8008e5c:	eb01 0402 	add.w	r4, r1, r2
 8008e60:	d902      	bls.n	8008e68 <memmove+0x10>
 8008e62:	4284      	cmp	r4, r0
 8008e64:	4623      	mov	r3, r4
 8008e66:	d807      	bhi.n	8008e78 <memmove+0x20>
 8008e68:	1e43      	subs	r3, r0, #1
 8008e6a:	42a1      	cmp	r1, r4
 8008e6c:	d008      	beq.n	8008e80 <memmove+0x28>
 8008e6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008e72:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008e76:	e7f8      	b.n	8008e6a <memmove+0x12>
 8008e78:	4402      	add	r2, r0
 8008e7a:	4601      	mov	r1, r0
 8008e7c:	428a      	cmp	r2, r1
 8008e7e:	d100      	bne.n	8008e82 <memmove+0x2a>
 8008e80:	bd10      	pop	{r4, pc}
 8008e82:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008e86:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008e8a:	e7f7      	b.n	8008e7c <memmove+0x24>

08008e8c <_fstat_r>:
 8008e8c:	b538      	push	{r3, r4, r5, lr}
 8008e8e:	4d07      	ldr	r5, [pc, #28]	@ (8008eac <_fstat_r+0x20>)
 8008e90:	2300      	movs	r3, #0
 8008e92:	4604      	mov	r4, r0
 8008e94:	4608      	mov	r0, r1
 8008e96:	4611      	mov	r1, r2
 8008e98:	602b      	str	r3, [r5, #0]
 8008e9a:	f7f8 f81c 	bl	8000ed6 <_fstat>
 8008e9e:	1c43      	adds	r3, r0, #1
 8008ea0:	d102      	bne.n	8008ea8 <_fstat_r+0x1c>
 8008ea2:	682b      	ldr	r3, [r5, #0]
 8008ea4:	b103      	cbz	r3, 8008ea8 <_fstat_r+0x1c>
 8008ea6:	6023      	str	r3, [r4, #0]
 8008ea8:	bd38      	pop	{r3, r4, r5, pc}
 8008eaa:	bf00      	nop
 8008eac:	20004510 	.word	0x20004510

08008eb0 <_isatty_r>:
 8008eb0:	b538      	push	{r3, r4, r5, lr}
 8008eb2:	4d06      	ldr	r5, [pc, #24]	@ (8008ecc <_isatty_r+0x1c>)
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	4604      	mov	r4, r0
 8008eb8:	4608      	mov	r0, r1
 8008eba:	602b      	str	r3, [r5, #0]
 8008ebc:	f7f8 f81b 	bl	8000ef6 <_isatty>
 8008ec0:	1c43      	adds	r3, r0, #1
 8008ec2:	d102      	bne.n	8008eca <_isatty_r+0x1a>
 8008ec4:	682b      	ldr	r3, [r5, #0]
 8008ec6:	b103      	cbz	r3, 8008eca <_isatty_r+0x1a>
 8008ec8:	6023      	str	r3, [r4, #0]
 8008eca:	bd38      	pop	{r3, r4, r5, pc}
 8008ecc:	20004510 	.word	0x20004510

08008ed0 <_sbrk_r>:
 8008ed0:	b538      	push	{r3, r4, r5, lr}
 8008ed2:	4d06      	ldr	r5, [pc, #24]	@ (8008eec <_sbrk_r+0x1c>)
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	4604      	mov	r4, r0
 8008ed8:	4608      	mov	r0, r1
 8008eda:	602b      	str	r3, [r5, #0]
 8008edc:	f7f8 f824 	bl	8000f28 <_sbrk>
 8008ee0:	1c43      	adds	r3, r0, #1
 8008ee2:	d102      	bne.n	8008eea <_sbrk_r+0x1a>
 8008ee4:	682b      	ldr	r3, [r5, #0]
 8008ee6:	b103      	cbz	r3, 8008eea <_sbrk_r+0x1a>
 8008ee8:	6023      	str	r3, [r4, #0]
 8008eea:	bd38      	pop	{r3, r4, r5, pc}
 8008eec:	20004510 	.word	0x20004510

08008ef0 <_realloc_r>:
 8008ef0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ef4:	4607      	mov	r7, r0
 8008ef6:	4614      	mov	r4, r2
 8008ef8:	460d      	mov	r5, r1
 8008efa:	b921      	cbnz	r1, 8008f06 <_realloc_r+0x16>
 8008efc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f00:	4611      	mov	r1, r2
 8008f02:	f7ff b9e9 	b.w	80082d8 <_malloc_r>
 8008f06:	b92a      	cbnz	r2, 8008f14 <_realloc_r+0x24>
 8008f08:	f7ff f97a 	bl	8008200 <_free_r>
 8008f0c:	4625      	mov	r5, r4
 8008f0e:	4628      	mov	r0, r5
 8008f10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f14:	f000 f81a 	bl	8008f4c <_malloc_usable_size_r>
 8008f18:	4284      	cmp	r4, r0
 8008f1a:	4606      	mov	r6, r0
 8008f1c:	d802      	bhi.n	8008f24 <_realloc_r+0x34>
 8008f1e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008f22:	d8f4      	bhi.n	8008f0e <_realloc_r+0x1e>
 8008f24:	4621      	mov	r1, r4
 8008f26:	4638      	mov	r0, r7
 8008f28:	f7ff f9d6 	bl	80082d8 <_malloc_r>
 8008f2c:	4680      	mov	r8, r0
 8008f2e:	b908      	cbnz	r0, 8008f34 <_realloc_r+0x44>
 8008f30:	4645      	mov	r5, r8
 8008f32:	e7ec      	b.n	8008f0e <_realloc_r+0x1e>
 8008f34:	42b4      	cmp	r4, r6
 8008f36:	4622      	mov	r2, r4
 8008f38:	4629      	mov	r1, r5
 8008f3a:	bf28      	it	cs
 8008f3c:	4632      	movcs	r2, r6
 8008f3e:	f7ff f950 	bl	80081e2 <memcpy>
 8008f42:	4629      	mov	r1, r5
 8008f44:	4638      	mov	r0, r7
 8008f46:	f7ff f95b 	bl	8008200 <_free_r>
 8008f4a:	e7f1      	b.n	8008f30 <_realloc_r+0x40>

08008f4c <_malloc_usable_size_r>:
 8008f4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f50:	1f18      	subs	r0, r3, #4
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	bfbc      	itt	lt
 8008f56:	580b      	ldrlt	r3, [r1, r0]
 8008f58:	18c0      	addlt	r0, r0, r3
 8008f5a:	4770      	bx	lr

08008f5c <_init>:
 8008f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f5e:	bf00      	nop
 8008f60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f62:	bc08      	pop	{r3}
 8008f64:	469e      	mov	lr, r3
 8008f66:	4770      	bx	lr

08008f68 <_fini>:
 8008f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f6a:	bf00      	nop
 8008f6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f6e:	bc08      	pop	{r3}
 8008f70:	469e      	mov	lr, r3
 8008f72:	4770      	bx	lr
