<?xml version="1.0"?>
<cf:model cf:cpu="cortex_a72" cf:partition="0" cf:prefix="p_0_" cf:name="dr" xd:type="design" xmlns:xd="http://www.xilinx.com/xd" xmlns:cf="http://www.xilinx.com/connections">
  <cf:block cf:name="hwblk_aieip">
    <cf:port cf:name="in_plio_kmeans" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="out_plio_kmeans" cf:portType="stream" cf:direction="out"/>
  </cf:block>
  <cf:block cf:name="swblk_aieip">
    <cf:port cf:name="in_plio_kmeans" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="out_plio_kmeans" cf:portType="stream" cf:direction="in"/>
  </cf:block>
  <cf:comp cf:name="gen4x8_qdma_2" xd:componentRef="gen4x8_qdma_2" xd:clockId="0"/>
  <cf:comp cf:name="ai_engine_0" xd:componentRef="ai_engine" xd:clockId="0">
    <xd:portConfig xd:intfName="S00_AXIS" xd:intfType="intf_pins">
      <cf:parameter cf:name="TDATA_NUM_BYTES" cf:value="4"/>
      <cf:parameter cf:name="IS_REGISTERED" cf:value="true"/>
      <cf:parameter cf:name="ME_ANNOTATION" cf:value="in_plio_kmeans" cf:prefix="HDL_ATTRIBUTE"/>
    </xd:portConfig>
    <xd:portConfig xd:intfName="M00_AXIS" xd:intfType="intf_pins">
      <cf:parameter cf:name="TDATA_NUM_BYTES" cf:value="4"/>
      <cf:parameter cf:name="IS_REGISTERED" cf:value="true"/>
      <cf:parameter cf:name="ME_ANNOTATION" cf:value="out_plio_kmeans" cf:prefix="HDL_ATTRIBUTE"/>
    </xd:portConfig>
    <cf:parameter cf:name="NUM_MI_AXIS" cf:value="1"/>
    <cf:parameter cf:name="NUM_SI_AXIS" cf:value="1"/>
    <cf:parameter cf:name="NUM_MI_AXI" cf:value="0"/>
    <cf:parameter cf:name="NUM_CLKS" cf:value="1"/>
  </cf:comp>
  <cf:instance cf:name="hwinst_ai_engine_0" cf:blockName="hwblk_aieip" cf:compName="ai_engine_0">
    <cf:portMap cf:blockPort="in_plio_kmeans" cf:compPort="S00_AXIS"/>
    <cf:portMap cf:blockPort="out_plio_kmeans" cf:compPort="M00_AXIS"/>
  </cf:instance>
  <cf:instance cf:name="swinst_ai_engine_0" cf:blockName="swblk_aieip" cf:compName="gen4x8_qdma_2"/>
</cf:model>
