; BTOR description generated by Yosys 0.23+1 (git sha1 faa1c2e7f, aarch64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os) for module testbench.
1 sort bitvec 1
2 input 1 clock ; testbench.sv:1666.11-1666.16
3 input 1 reset ; testbench.sv:1667.11-1667.16
4 state 1
5 const 1 0
6 state 1
7 init 1 6 5
8 not 1 4
9 and 1 6 8
10 state 1
11 state 1
12 init 1 11 5
13 not 1 10
14 and 1 11 13
15 state 1
16 state 1
17 init 1 16 5
18 not 1 15
19 and 1 16 18
20 state 1
21 not 1 20
22 and 1 16 21
23 state 1
24 not 1 23
25 and 1 16 24
26 state 1
27 not 1 26
28 and 1 16 27
29 state 1
30 not 1 29
31 and 1 16 30
32 state 1
33 not 1 32
34 and 1 16 33
35 state 1
36 not 1 35
37 and 1 16 36
38 state 1
39 not 1 38
40 and 1 16 39
41 state 1
42 not 1 41
43 and 1 16 42
44 state 1
45 not 1 44
46 and 1 16 45
47 state 1
48 state 1
49 init 1 48 5
50 not 1 47
51 and 1 48 50
52 state 1
53 state 1
54 init 1 53 5
55 not 1 52
56 and 1 53 55
57 state 1
58 state 1
59 init 1 58 5
60 not 1 57
61 and 1 58 60
62 state 1
63 not 1 62
64 and 1 58 63
65 state 1
66 not 1 65
67 and 1 58 66
68 state 1
69 not 1 68
70 and 1 58 69
71 state 1
72 not 1 71
73 and 1 58 72
74 state 1
75 not 1 74
76 and 1 58 75
77 state 1
78 not 1 77
79 and 1 58 78
80 state 1
81 not 1 80
82 and 1 58 81
83 state 1
84 not 1 83
85 and 1 58 84
86 state 1
87 not 1 86
88 and 1 58 87
89 state 1
90 state 1
91 init 1 90 5
92 not 1 89
93 and 1 90 92
94 state 1
95 state 1
96 init 1 95 5
97 not 1 94
98 and 1 95 97
99 state 1
100 state 1
101 init 1 100 5
102 not 1 99
103 and 1 100 102
104 state 1
105 not 1 104
106 and 1 100 105
107 state 1
108 not 1 107
109 and 1 100 108
110 state 1
111 not 1 110
112 and 1 100 111
113 state 1
114 not 1 113
115 and 1 100 114
116 state 1
117 not 1 116
118 and 1 100 117
119 state 1
120 not 1 119
121 and 1 100 120
122 state 1
123 not 1 122
124 and 1 100 123
125 state 1
126 not 1 125
127 and 1 100 126
128 state 1
129 not 1 128
130 and 1 100 129
131 state 1
132 state 1
133 init 1 132 5
134 not 1 131
135 and 1 132 134
136 state 1
137 state 1
138 init 1 137 5
139 not 1 136
140 and 1 137 139
141 state 1
142 state 1
143 init 1 142 5
144 not 1 141
145 and 1 142 144
146 state 1
147 not 1 146
148 and 1 142 147
149 state 1
150 not 1 149
151 and 1 142 150
152 state 1
153 not 1 152
154 and 1 142 153
155 state 1
156 not 1 155
157 and 1 142 156
158 state 1
159 not 1 158
160 and 1 142 159
161 state 1
162 not 1 161
163 and 1 142 162
164 state 1
165 not 1 164
166 and 1 142 165
167 state 1
168 not 1 167
169 and 1 142 168
170 state 1
171 not 1 170
172 and 1 142 171
173 sort bitvec 64
174 state 173 RISCVCPUv2.Regs_0
175 state 173 RISCVCPUv2.Regs_1
176 const 1 1
177 sort bitvec 5
178 uext 177 176 4
179 sort bitvec 32
180 state 179 RISCVCPUv2.IFIDIR
181 slice 177 180 19 15
182 eq 1 178 181
183 ite 173 182 175 174
184 state 173 RISCVCPUv2.Regs_2
185 sort bitvec 2
186 const 185 10
187 uext 177 186 3
188 eq 1 187 181
189 ite 173 188 184 183
190 state 173 RISCVCPUv2.Regs_3
191 const 185 11
192 uext 177 191 3
193 eq 1 192 181
194 ite 173 193 190 189
195 state 173 RISCVCPUv2.Regs_4
196 sort bitvec 3
197 const 196 100
198 uext 177 197 2
199 eq 1 198 181
200 ite 173 199 195 194
201 state 173 RISCVCPUv2.Regs_5
202 const 196 101
203 uext 177 202 2
204 eq 1 203 181
205 ite 173 204 201 200
206 state 173 RISCVCPUv2.Regs_6
207 const 196 110
208 uext 177 207 2
209 eq 1 208 181
210 ite 173 209 206 205
211 state 173 RISCVCPUv2.Regs_7
212 const 196 111
213 uext 177 212 2
214 eq 1 213 181
215 ite 173 214 211 210
216 state 173 RISCVCPUv2.Regs_8
217 sort bitvec 4
218 const 217 1000
219 uext 177 218 1
220 eq 1 219 181
221 ite 173 220 216 215
222 state 173 RISCVCPUv2.Regs_9
223 const 217 1001
224 uext 177 223 1
225 eq 1 224 181
226 ite 173 225 222 221
227 state 173 RISCVCPUv2.Regs_10
228 const 217 1010
229 uext 177 228 1
230 eq 1 229 181
231 ite 173 230 227 226
232 state 173 RISCVCPUv2.Regs_11
233 const 217 1011
234 uext 177 233 1
235 eq 1 234 181
236 ite 173 235 232 231
237 state 173 RISCVCPUv2.Regs_12
238 const 217 1100
239 uext 177 238 1
240 eq 1 239 181
241 ite 173 240 237 236
242 state 173 RISCVCPUv2.Regs_13
243 const 217 1101
244 uext 177 243 1
245 eq 1 244 181
246 ite 173 245 242 241
247 state 173 RISCVCPUv2.Regs_14
248 const 217 1110
249 uext 177 248 1
250 eq 1 249 181
251 ite 173 250 247 246
252 state 173 RISCVCPUv2.Regs_15
253 const 217 1111
254 uext 177 253 1
255 eq 1 254 181
256 ite 173 255 252 251
257 state 173 RISCVCPUv2.Regs_16
258 const 177 10000
259 eq 1 258 181
260 ite 173 259 257 256
261 state 173 RISCVCPUv2.Regs_17
262 const 177 10001
263 eq 1 262 181
264 ite 173 263 261 260
265 state 173 RISCVCPUv2.Regs_18
266 const 177 10010
267 eq 1 266 181
268 ite 173 267 265 264
269 state 173 RISCVCPUv2.Regs_19
270 const 177 10011
271 eq 1 270 181
272 ite 173 271 269 268
273 state 173 RISCVCPUv2.Regs_20
274 const 177 10100
275 eq 1 274 181
276 ite 173 275 273 272
277 state 173 RISCVCPUv2.Regs_21
278 const 177 10101
279 eq 1 278 181
280 ite 173 279 277 276
281 state 173 RISCVCPUv2.Regs_22
282 const 177 10110
283 eq 1 282 181
284 ite 173 283 281 280
285 state 173 RISCVCPUv2.Regs_23
286 const 177 10111
287 eq 1 286 181
288 ite 173 287 285 284
289 state 173 RISCVCPUv2.Regs_24
290 const 177 11000
291 eq 1 290 181
292 ite 173 291 289 288
293 state 173 RISCVCPUv2.Regs_25
294 const 177 11001
295 eq 1 294 181
296 ite 173 295 293 292
297 state 173 RISCVCPUv2.Regs_26
298 const 177 11010
299 eq 1 298 181
300 ite 173 299 297 296
301 state 173 RISCVCPUv2.Regs_27
302 const 177 11011
303 eq 1 302 181
304 ite 173 303 301 300
305 state 173 RISCVCPUv2.Regs_28
306 const 177 11100
307 eq 1 306 181
308 ite 173 307 305 304
309 state 173 RISCVCPUv2.Regs_29
310 const 177 11101
311 eq 1 310 181
312 ite 173 311 309 308
313 state 173 RISCVCPUv2.Regs_30
314 const 177 11110
315 eq 1 314 181
316 ite 173 315 313 312
317 state 173 RISCVCPUv2.Regs_31
318 const 177 11111
319 eq 1 318 181
320 ite 173 319 317 316
321 state 173 RISCVCPUv2.MEMWBValue
322 state 179 RISCVCPUv2.MEMWBIR
323 slice 177 322 11 7
324 eq 1 181 323
325 redor 1 181
326 and 1 324 325
327 sort bitvec 7
328 slice 327 322 6 0
329 sort bitvec 6
330 const 329 110011
331 uext 327 330 1
332 eq 1 328 331
333 uext 327 191 5
334 eq 1 328 333
335 or 1 332 334
336 and 1 326 335
337 ite 173 336 321 320
338 state 173 RISCVCPUv2.EXMEMALUOut
339 state 179 RISCVCPUv2.EXMEMIR
340 slice 177 339 11 7
341 eq 1 181 340
342 and 1 341 325
343 slice 327 339 6 0
344 uext 327 330 1
345 eq 1 343 344
346 and 1 342 345
347 ite 173 346 338 337
348 state 173 RISCVCPUv2.IDEXA
349 state 173 RISCVCPUv2.IDEXB
350 add 173 348 349
351 state 179 RISCVCPUv2.IDEXIR
352 slice 177 351 11 7
353 eq 1 181 352
354 and 1 353 325
355 slice 327 351 6 0
356 uext 327 330 1
357 eq 1 355 356
358 and 1 354 357
359 ite 173 358 350 347
360 const 173 0000000000000000000000000000000000000000000000000000000000000000
361 uext 327 191 5
362 eq 1 343 361
363 slice 177 180 24 20
364 eq 1 363 340
365 redor 1 363
366 and 1 364 365
367 or 1 342 366
368 and 1 362 367
369 uext 327 191 5
370 eq 1 355 369
371 eq 1 363 352
372 and 1 371 365
373 or 1 354 372
374 and 1 370 373
375 or 1 368 374
376 ite 173 375 360 359
377 uext 173 376 0 RISCVCPUv2.A ; testbench.sv:2017.14-2065.4|testbench.sv:243.15-243.16
378 uext 177 176 4
379 eq 1 378 363
380 ite 173 379 175 174
381 uext 177 186 3
382 eq 1 381 363
383 ite 173 382 184 380
384 uext 177 191 3
385 eq 1 384 363
386 ite 173 385 190 383
387 uext 177 197 2
388 eq 1 387 363
389 ite 173 388 195 386
390 uext 177 202 2
391 eq 1 390 363
392 ite 173 391 201 389
393 uext 177 207 2
394 eq 1 393 363
395 ite 173 394 206 392
396 uext 177 212 2
397 eq 1 396 363
398 ite 173 397 211 395
399 uext 177 218 1
400 eq 1 399 363
401 ite 173 400 216 398
402 uext 177 223 1
403 eq 1 402 363
404 ite 173 403 222 401
405 uext 177 228 1
406 eq 1 405 363
407 ite 173 406 227 404
408 uext 177 233 1
409 eq 1 408 363
410 ite 173 409 232 407
411 uext 177 238 1
412 eq 1 411 363
413 ite 173 412 237 410
414 uext 177 243 1
415 eq 1 414 363
416 ite 173 415 242 413
417 uext 177 248 1
418 eq 1 417 363
419 ite 173 418 247 416
420 uext 177 253 1
421 eq 1 420 363
422 ite 173 421 252 419
423 eq 1 258 363
424 ite 173 423 257 422
425 eq 1 262 363
426 ite 173 425 261 424
427 eq 1 266 363
428 ite 173 427 265 426
429 eq 1 270 363
430 ite 173 429 269 428
431 eq 1 274 363
432 ite 173 431 273 430
433 eq 1 278 363
434 ite 173 433 277 432
435 eq 1 282 363
436 ite 173 435 281 434
437 eq 1 286 363
438 ite 173 437 285 436
439 eq 1 290 363
440 ite 173 439 289 438
441 eq 1 294 363
442 ite 173 441 293 440
443 eq 1 298 363
444 ite 173 443 297 442
445 eq 1 302 363
446 ite 173 445 301 444
447 eq 1 306 363
448 ite 173 447 305 446
449 eq 1 310 363
450 ite 173 449 309 448
451 eq 1 314 363
452 ite 173 451 313 450
453 eq 1 318 363
454 ite 173 453 317 452
455 eq 1 363 323
456 and 1 455 365
457 and 1 456 335
458 ite 173 457 321 454
459 and 1 366 345
460 ite 173 459 338 458
461 and 1 372 357
462 ite 173 461 350 460
463 ite 173 375 360 462
464 uext 173 463 0 RISCVCPUv2.B ; testbench.sv:2017.14-2065.4|testbench.sv:279.15-279.16
465 state 173 RISCVCPUv2.CurPC
466 sort bitvec 10
467 slice 466 338 11 2
468 uext 466 467 0 RISCVCPUv2.DMemory_MEMWBValue_MPORT_addr ; testbench.sv:2017.14-2065.4|testbench.sv:127.14-127.43
469 sort array 466 179
470 state 469 RISCVCPUv2.DMemory
471 state 466
472 read 179 470 471
473 uext 179 472 0 RISCVCPUv2.DMemory_MEMWBValue_MPORT_data ; testbench.sv:2017.14-2065.4|testbench.sv:128.15-128.44
474 uext 466 467 0 RISCVCPUv2.DMemory_MPORT_addr ; testbench.sv:2017.14-2065.4|testbench.sv:130.14-130.32
475 state 173 RISCVCPUv2.EXMEMB
476 slice 179 475 31 0
477 uext 179 476 0 RISCVCPUv2.DMemory_MPORT_data ; testbench.sv:2017.14-2065.4|testbench.sv:129.15-129.33
478 const 329 100011
479 uext 327 478 1
480 eq 1 343 479
481 ite 1 362 5 480
482 ite 1 345 5 481
483 uext 1 482 0 RISCVCPUv2.DMemory_MPORT_en ; testbench.sv:2017.14-2065.4|testbench.sv:132.9-132.25
484 uext 1 176 0 RISCVCPUv2.DMemory_MPORT_mask ; testbench.sv:2017.14-2065.4|testbench.sv:131.9-131.27
485 uext 327 343 0 RISCVCPUv2.EXMEMop ; testbench.sv:2017.14-2065.4|testbench.sv:179.14-179.21
486 uext 177 340 0 RISCVCPUv2.EXMEMrd ; testbench.sv:2017.14-2065.4|testbench.sv:182.14-182.21
487 uext 327 355 0 RISCVCPUv2.IDEXop ; testbench.sv:2017.14-2065.4|testbench.sv:177.14-177.20
488 uext 177 352 0 RISCVCPUv2.IDEXrd ; testbench.sv:2017.14-2065.4|testbench.sv:183.14-183.20
489 slice 196 180 14 12
490 uext 196 489 0 RISCVCPUv2.IFID_funct3 ; testbench.sv:2017.14-2065.4|testbench.sv:184.14-184.25
491 slice 327 180 6 0
492 uext 327 491 0 RISCVCPUv2.IFIDop ; testbench.sv:2017.14-2065.4|testbench.sv:178.14-178.20
493 uext 177 181 0 RISCVCPUv2.IFIDrs1 ; testbench.sv:2017.14-2065.4|testbench.sv:175.14-175.21
494 uext 177 363 0 RISCVCPUv2.IFIDrs2 ; testbench.sv:2017.14-2065.4|testbench.sv:176.14-176.21
495 state 173 RISCVCPUv2.PC
496 slice 466 495 11 2
497 uext 466 496 0 RISCVCPUv2.IMemory_IFIDIR_MPORT_addr ; testbench.sv:2017.14-2065.4|testbench.sv:123.14-123.39
498 input 179
499 uext 179 498 0 RISCVCPUv2.IMemory_IFIDIR_MPORT_data ; testbench.sv:2017.14-2065.4|testbench.sv:124.15-124.40
500 uext 327 328 0 RISCVCPUv2.MEMWBop ; testbench.sv:2017.14-2065.4|testbench.sv:180.14-180.21
501 uext 177 323 0 RISCVCPUv2.MEMWBrd ; testbench.sv:2017.14-2065.4|testbench.sv:181.14-181.21
502 state 173 RISCVCPUv2.NextPC
503 uext 173 350 0 RISCVCPUv2._A_T_1 ; testbench.sv:2017.14-2065.4|testbench.sv:208.15-208.21
504 uext 173 350 0 RISCVCPUv2._B_T_1 ; testbench.sv:2017.14-2065.4|testbench.sv:244.15-244.21
505 sort bitvec 12
506 slice 177 351 11 7
507 slice 327 351 31 25
508 concat 505 507 506
509 uext 505 508 0 RISCVCPUv2._EXMEMALUOut_T_11 ; testbench.sv:2017.14-2065.4|testbench.sv:292.15-292.32
510 sext 173 508 52
511 add 173 348 510
512 uext 173 511 0 RISCVCPUv2._EXMEMALUOut_T_15 ; testbench.sv:2017.14-2065.4|testbench.sv:294.15-294.32
513 slice 505 351 31 20
514 uext 505 513 0 RISCVCPUv2._EXMEMALUOut_T_2 ; testbench.sv:2017.14-2065.4|testbench.sv:289.15-289.31
515 sext 173 513 52
516 add 173 348 515
517 uext 173 516 0 RISCVCPUv2._EXMEMALUOut_T_6 ; testbench.sv:2017.14-2065.4|testbench.sv:291.15-291.31
518 uext 173 200 0 RISCVCPUv2._GEN_10 ; testbench.sv:2017.14-2065.4|testbench.sv:212.15-212.22
519 uext 1 481 0 RISCVCPUv2._GEN_108 ; testbench.sv:2017.14-2065.4|testbench.sv:297.9-297.17
520 uext 173 205 0 RISCVCPUv2._GEN_11 ; testbench.sv:2017.14-2065.4|testbench.sv:213.15-213.22
521 uext 173 210 0 RISCVCPUv2._GEN_12 ; testbench.sv:2017.14-2065.4|testbench.sv:214.15-214.22
522 uext 173 215 0 RISCVCPUv2._GEN_13 ; testbench.sv:2017.14-2065.4|testbench.sv:215.15-215.22
523 uext 173 221 0 RISCVCPUv2._GEN_14 ; testbench.sv:2017.14-2065.4|testbench.sv:216.15-216.22
524 uext 173 226 0 RISCVCPUv2._GEN_15 ; testbench.sv:2017.14-2065.4|testbench.sv:217.15-217.22
525 uext 173 231 0 RISCVCPUv2._GEN_16 ; testbench.sv:2017.14-2065.4|testbench.sv:218.15-218.22
526 uext 173 236 0 RISCVCPUv2._GEN_17 ; testbench.sv:2017.14-2065.4|testbench.sv:219.15-219.22
527 uext 173 241 0 RISCVCPUv2._GEN_18 ; testbench.sv:2017.14-2065.4|testbench.sv:220.15-220.22
528 uext 173 246 0 RISCVCPUv2._GEN_19 ; testbench.sv:2017.14-2065.4|testbench.sv:221.15-221.22
529 uext 173 251 0 RISCVCPUv2._GEN_20 ; testbench.sv:2017.14-2065.4|testbench.sv:222.15-222.22
530 input 173
531 const 173 1111111111111111111111111111111100000000000000000000000000000000
532 and 173 530 531
533 const 179 00000000000000000000000000000000
534 state 179 RISCVCPUv2.r_15
535 state 1 RISCVCPUv2.resetCounter.flag
536 init 1 535 5
537 state 179 RISCVCPUv2.resetCounter.count
538 init 179 537 533
539 uext 179 176 31
540 ugte 1 537 539
541 and 1 535 540
542 ite 179 541 534 533
543 concat 173 533 542
544 or 173 532 543
545 uext 173 544 0 RISCVCPUv2._GEN_208 ; testbench.sv:2017.14-2065.4|testbench.sv:317.15-317.23
546 uext 173 256 0 RISCVCPUv2._GEN_21 ; testbench.sv:2017.14-2065.4|testbench.sv:223.15-223.22
547 slice 217 180 11 8
548 concat 177 547 5
549 slice 329 180 30 25
550 sort bitvec 11
551 concat 550 549 548
552 slice 1 180 7 7
553 concat 505 552 551
554 slice 1 180 31 31
555 sort bitvec 13
556 concat 555 554 553
557 slice 1 180 31 31
558 sort bitvec 14
559 concat 558 557 556
560 slice 1 180 31 31
561 sort bitvec 15
562 concat 561 560 559
563 slice 1 180 31 31
564 sort bitvec 16
565 concat 564 563 562
566 slice 1 180 31 31
567 sort bitvec 17
568 concat 567 566 565
569 slice 1 180 31 31
570 sort bitvec 18
571 concat 570 569 568
572 slice 1 180 31 31
573 sort bitvec 19
574 concat 573 572 571
575 slice 1 180 31 31
576 sort bitvec 20
577 concat 576 575 574
578 slice 1 180 31 31
579 sort bitvec 21
580 concat 579 578 577
581 slice 1 180 31 31
582 sort bitvec 22
583 concat 582 581 580
584 slice 1 180 31 31
585 sort bitvec 23
586 concat 585 584 583
587 slice 1 180 31 31
588 sort bitvec 24
589 concat 588 587 586
590 slice 1 180 31 31
591 sort bitvec 25
592 concat 591 590 589
593 slice 1 180 31 31
594 sort bitvec 26
595 concat 594 593 592
596 slice 1 180 31 31
597 sort bitvec 27
598 concat 597 596 595
599 slice 1 180 31 31
600 sort bitvec 28
601 concat 600 599 598
602 slice 1 180 31 31
603 sort bitvec 29
604 concat 603 602 601
605 slice 1 180 31 31
606 sort bitvec 30
607 concat 606 605 604
608 slice 1 180 31 31
609 sort bitvec 31
610 concat 609 608 607
611 slice 1 180 31 31
612 concat 179 611 610
613 slice 1 180 31 31
614 sort bitvec 33
615 concat 614 613 612
616 slice 1 180 31 31
617 sort bitvec 34
618 concat 617 616 615
619 slice 1 180 31 31
620 sort bitvec 35
621 concat 620 619 618
622 slice 1 180 31 31
623 sort bitvec 36
624 concat 623 622 621
625 slice 1 180 31 31
626 sort bitvec 37
627 concat 626 625 624
628 slice 1 180 31 31
629 sort bitvec 38
630 concat 629 628 627
631 slice 1 180 31 31
632 sort bitvec 39
633 concat 632 631 630
634 slice 1 180 31 31
635 sort bitvec 40
636 concat 635 634 633
637 slice 1 180 31 31
638 sort bitvec 41
639 concat 638 637 636
640 slice 1 180 31 31
641 sort bitvec 42
642 concat 641 640 639
643 slice 1 180 31 31
644 sort bitvec 43
645 concat 644 643 642
646 slice 1 180 31 31
647 sort bitvec 44
648 concat 647 646 645
649 slice 1 180 31 31
650 sort bitvec 45
651 concat 650 649 648
652 slice 1 180 31 31
653 sort bitvec 46
654 concat 653 652 651
655 slice 1 180 31 31
656 sort bitvec 47
657 concat 656 655 654
658 slice 1 180 31 31
659 sort bitvec 48
660 concat 659 658 657
661 slice 1 180 31 31
662 sort bitvec 49
663 concat 662 661 660
664 slice 1 180 31 31
665 sort bitvec 50
666 concat 665 664 663
667 slice 1 180 31 31
668 sort bitvec 51
669 concat 668 667 666
670 slice 1 180 31 31
671 sort bitvec 52
672 concat 671 670 669
673 slice 1 180 31 31
674 sort bitvec 53
675 concat 674 673 672
676 slice 1 180 31 31
677 sort bitvec 54
678 concat 677 676 675
679 slice 1 180 31 31
680 sort bitvec 55
681 concat 680 679 678
682 slice 1 180 31 31
683 sort bitvec 56
684 concat 683 682 681
685 slice 1 180 31 31
686 sort bitvec 57
687 concat 686 685 684
688 slice 1 180 31 31
689 sort bitvec 58
690 concat 689 688 687
691 slice 1 180 31 31
692 sort bitvec 59
693 concat 692 691 690
694 slice 1 180 31 31
695 sort bitvec 60
696 concat 695 694 693
697 slice 1 180 31 31
698 sort bitvec 61
699 concat 698 697 696
700 slice 1 180 31 31
701 sort bitvec 62
702 concat 701 700 699
703 slice 1 180 31 31
704 sort bitvec 63
705 concat 704 703 702
706 slice 1 180 31 31
707 concat 173 706 705
708 uext 173 707 0 RISCVCPUv2._GEN_212 ; testbench.sv:2017.14-2065.4|testbench.sv:287.15-287.23
709 slice 505 351 31 20
710 slice 1 351 31 31
711 concat 555 710 709
712 slice 1 351 31 31
713 concat 558 712 711
714 slice 1 351 31 31
715 concat 561 714 713
716 slice 1 351 31 31
717 concat 564 716 715
718 slice 1 351 31 31
719 concat 567 718 717
720 slice 1 351 31 31
721 concat 570 720 719
722 slice 1 351 31 31
723 concat 573 722 721
724 slice 1 351 31 31
725 concat 576 724 723
726 slice 1 351 31 31
727 concat 579 726 725
728 slice 1 351 31 31
729 concat 582 728 727
730 slice 1 351 31 31
731 concat 585 730 729
732 slice 1 351 31 31
733 concat 588 732 731
734 slice 1 351 31 31
735 concat 591 734 733
736 slice 1 351 31 31
737 concat 594 736 735
738 slice 1 351 31 31
739 concat 597 738 737
740 slice 1 351 31 31
741 concat 600 740 739
742 slice 1 351 31 31
743 concat 603 742 741
744 slice 1 351 31 31
745 concat 606 744 743
746 slice 1 351 31 31
747 concat 609 746 745
748 slice 1 351 31 31
749 concat 179 748 747
750 slice 1 351 31 31
751 concat 614 750 749
752 slice 1 351 31 31
753 concat 617 752 751
754 slice 1 351 31 31
755 concat 620 754 753
756 slice 1 351 31 31
757 concat 623 756 755
758 slice 1 351 31 31
759 concat 626 758 757
760 slice 1 351 31 31
761 concat 629 760 759
762 slice 1 351 31 31
763 concat 632 762 761
764 slice 1 351 31 31
765 concat 635 764 763
766 slice 1 351 31 31
767 concat 638 766 765
768 slice 1 351 31 31
769 concat 641 768 767
770 slice 1 351 31 31
771 concat 644 770 769
772 slice 1 351 31 31
773 concat 647 772 771
774 slice 1 351 31 31
775 concat 650 774 773
776 slice 1 351 31 31
777 concat 653 776 775
778 slice 1 351 31 31
779 concat 656 778 777
780 slice 1 351 31 31
781 concat 659 780 779
782 slice 1 351 31 31
783 concat 662 782 781
784 slice 1 351 31 31
785 concat 665 784 783
786 slice 1 351 31 31
787 concat 668 786 785
788 slice 1 351 31 31
789 concat 671 788 787
790 slice 1 351 31 31
791 concat 674 790 789
792 slice 1 351 31 31
793 concat 677 792 791
794 slice 1 351 31 31
795 concat 680 794 793
796 slice 1 351 31 31
797 concat 683 796 795
798 slice 1 351 31 31
799 concat 686 798 797
800 slice 1 351 31 31
801 concat 689 800 799
802 slice 1 351 31 31
803 concat 692 802 801
804 slice 1 351 31 31
805 concat 695 804 803
806 slice 1 351 31 31
807 concat 698 806 805
808 slice 1 351 31 31
809 concat 701 808 807
810 slice 1 351 31 31
811 concat 704 810 809
812 slice 1 351 31 31
813 concat 173 812 811
814 uext 173 813 0 RISCVCPUv2._GEN_213 ; testbench.sv:2017.14-2065.4|testbench.sv:290.15-290.23
815 slice 177 351 11 7
816 slice 327 351 31 25
817 concat 505 816 815
818 slice 1 351 31 31
819 concat 555 818 817
820 slice 1 351 31 31
821 concat 558 820 819
822 slice 1 351 31 31
823 concat 561 822 821
824 slice 1 351 31 31
825 concat 564 824 823
826 slice 1 351 31 31
827 concat 567 826 825
828 slice 1 351 31 31
829 concat 570 828 827
830 slice 1 351 31 31
831 concat 573 830 829
832 slice 1 351 31 31
833 concat 576 832 831
834 slice 1 351 31 31
835 concat 579 834 833
836 slice 1 351 31 31
837 concat 582 836 835
838 slice 1 351 31 31
839 concat 585 838 837
840 slice 1 351 31 31
841 concat 588 840 839
842 slice 1 351 31 31
843 concat 591 842 841
844 slice 1 351 31 31
845 concat 594 844 843
846 slice 1 351 31 31
847 concat 597 846 845
848 slice 1 351 31 31
849 concat 600 848 847
850 slice 1 351 31 31
851 concat 603 850 849
852 slice 1 351 31 31
853 concat 606 852 851
854 slice 1 351 31 31
855 concat 609 854 853
856 slice 1 351 31 31
857 concat 179 856 855
858 slice 1 351 31 31
859 concat 614 858 857
860 slice 1 351 31 31
861 concat 617 860 859
862 slice 1 351 31 31
863 concat 620 862 861
864 slice 1 351 31 31
865 concat 623 864 863
866 slice 1 351 31 31
867 concat 626 866 865
868 slice 1 351 31 31
869 concat 629 868 867
870 slice 1 351 31 31
871 concat 632 870 869
872 slice 1 351 31 31
873 concat 635 872 871
874 slice 1 351 31 31
875 concat 638 874 873
876 slice 1 351 31 31
877 concat 641 876 875
878 slice 1 351 31 31
879 concat 644 878 877
880 slice 1 351 31 31
881 concat 647 880 879
882 slice 1 351 31 31
883 concat 650 882 881
884 slice 1 351 31 31
885 concat 653 884 883
886 slice 1 351 31 31
887 concat 656 886 885
888 slice 1 351 31 31
889 concat 659 888 887
890 slice 1 351 31 31
891 concat 662 890 889
892 slice 1 351 31 31
893 concat 665 892 891
894 slice 1 351 31 31
895 concat 668 894 893
896 slice 1 351 31 31
897 concat 671 896 895
898 slice 1 351 31 31
899 concat 674 898 897
900 slice 1 351 31 31
901 concat 677 900 899
902 slice 1 351 31 31
903 concat 680 902 901
904 slice 1 351 31 31
905 concat 683 904 903
906 slice 1 351 31 31
907 concat 686 906 905
908 slice 1 351 31 31
909 concat 689 908 907
910 slice 1 351 31 31
911 concat 692 910 909
912 slice 1 351 31 31
913 concat 695 912 911
914 slice 1 351 31 31
915 concat 698 914 913
916 slice 1 351 31 31
917 concat 701 916 915
918 slice 1 351 31 31
919 concat 704 918 917
920 slice 1 351 31 31
921 concat 173 920 919
922 uext 173 921 0 RISCVCPUv2._GEN_214 ; testbench.sv:2017.14-2065.4|testbench.sv:293.15-293.23
923 uext 173 260 0 RISCVCPUv2._GEN_22 ; testbench.sv:2017.14-2065.4|testbench.sv:224.15-224.22
924 uext 173 264 0 RISCVCPUv2._GEN_23 ; testbench.sv:2017.14-2065.4|testbench.sv:225.15-225.22
925 uext 173 268 0 RISCVCPUv2._GEN_24 ; testbench.sv:2017.14-2065.4|testbench.sv:226.15-226.22
926 uext 173 272 0 RISCVCPUv2._GEN_25 ; testbench.sv:2017.14-2065.4|testbench.sv:227.15-227.22
927 uext 173 276 0 RISCVCPUv2._GEN_26 ; testbench.sv:2017.14-2065.4|testbench.sv:228.15-228.22
928 uext 173 280 0 RISCVCPUv2._GEN_27 ; testbench.sv:2017.14-2065.4|testbench.sv:229.15-229.22
929 uext 173 284 0 RISCVCPUv2._GEN_28 ; testbench.sv:2017.14-2065.4|testbench.sv:230.15-230.22
930 uext 173 288 0 RISCVCPUv2._GEN_29 ; testbench.sv:2017.14-2065.4|testbench.sv:231.15-231.22
931 uext 173 292 0 RISCVCPUv2._GEN_30 ; testbench.sv:2017.14-2065.4|testbench.sv:232.15-232.22
932 uext 173 296 0 RISCVCPUv2._GEN_31 ; testbench.sv:2017.14-2065.4|testbench.sv:233.15-233.22
933 uext 173 300 0 RISCVCPUv2._GEN_32 ; testbench.sv:2017.14-2065.4|testbench.sv:234.15-234.22
934 uext 173 304 0 RISCVCPUv2._GEN_33 ; testbench.sv:2017.14-2065.4|testbench.sv:235.15-235.22
935 uext 173 308 0 RISCVCPUv2._GEN_34 ; testbench.sv:2017.14-2065.4|testbench.sv:236.15-236.22
936 uext 173 312 0 RISCVCPUv2._GEN_35 ; testbench.sv:2017.14-2065.4|testbench.sv:237.15-237.22
937 uext 173 316 0 RISCVCPUv2._GEN_36 ; testbench.sv:2017.14-2065.4|testbench.sv:238.15-238.22
938 uext 173 320 0 RISCVCPUv2._GEN_37 ; testbench.sv:2017.14-2065.4|testbench.sv:239.15-239.22
939 uext 173 337 0 RISCVCPUv2._GEN_39 ; testbench.sv:2017.14-2065.4|testbench.sv:240.15-240.22
940 uext 173 347 0 RISCVCPUv2._GEN_41 ; testbench.sv:2017.14-2065.4|testbench.sv:241.15-241.22
941 uext 173 359 0 RISCVCPUv2._GEN_43 ; testbench.sv:2017.14-2065.4|testbench.sv:242.15-242.22
942 uext 173 380 0 RISCVCPUv2._GEN_45 ; testbench.sv:2017.14-2065.4|testbench.sv:245.15-245.22
943 uext 173 383 0 RISCVCPUv2._GEN_46 ; testbench.sv:2017.14-2065.4|testbench.sv:246.15-246.22
944 uext 173 386 0 RISCVCPUv2._GEN_47 ; testbench.sv:2017.14-2065.4|testbench.sv:247.15-247.22
945 uext 173 389 0 RISCVCPUv2._GEN_48 ; testbench.sv:2017.14-2065.4|testbench.sv:248.15-248.22
946 uext 173 392 0 RISCVCPUv2._GEN_49 ; testbench.sv:2017.14-2065.4|testbench.sv:249.15-249.22
947 uext 173 395 0 RISCVCPUv2._GEN_50 ; testbench.sv:2017.14-2065.4|testbench.sv:250.15-250.22
948 uext 173 398 0 RISCVCPUv2._GEN_51 ; testbench.sv:2017.14-2065.4|testbench.sv:251.15-251.22
949 uext 173 401 0 RISCVCPUv2._GEN_52 ; testbench.sv:2017.14-2065.4|testbench.sv:252.15-252.22
950 uext 173 404 0 RISCVCPUv2._GEN_53 ; testbench.sv:2017.14-2065.4|testbench.sv:253.15-253.22
951 uext 173 407 0 RISCVCPUv2._GEN_54 ; testbench.sv:2017.14-2065.4|testbench.sv:254.15-254.22
952 uext 173 410 0 RISCVCPUv2._GEN_55 ; testbench.sv:2017.14-2065.4|testbench.sv:255.15-255.22
953 uext 173 413 0 RISCVCPUv2._GEN_56 ; testbench.sv:2017.14-2065.4|testbench.sv:256.15-256.22
954 uext 173 416 0 RISCVCPUv2._GEN_57 ; testbench.sv:2017.14-2065.4|testbench.sv:257.15-257.22
955 uext 173 419 0 RISCVCPUv2._GEN_58 ; testbench.sv:2017.14-2065.4|testbench.sv:258.15-258.22
956 uext 173 422 0 RISCVCPUv2._GEN_59 ; testbench.sv:2017.14-2065.4|testbench.sv:259.15-259.22
957 uext 173 424 0 RISCVCPUv2._GEN_60 ; testbench.sv:2017.14-2065.4|testbench.sv:260.15-260.22
958 uext 173 426 0 RISCVCPUv2._GEN_61 ; testbench.sv:2017.14-2065.4|testbench.sv:261.15-261.22
959 uext 173 428 0 RISCVCPUv2._GEN_62 ; testbench.sv:2017.14-2065.4|testbench.sv:262.15-262.22
960 uext 173 430 0 RISCVCPUv2._GEN_63 ; testbench.sv:2017.14-2065.4|testbench.sv:263.15-263.22
961 uext 173 432 0 RISCVCPUv2._GEN_64 ; testbench.sv:2017.14-2065.4|testbench.sv:264.15-264.22
962 uext 173 434 0 RISCVCPUv2._GEN_65 ; testbench.sv:2017.14-2065.4|testbench.sv:265.15-265.22
963 uext 173 436 0 RISCVCPUv2._GEN_66 ; testbench.sv:2017.14-2065.4|testbench.sv:266.15-266.22
964 uext 173 438 0 RISCVCPUv2._GEN_67 ; testbench.sv:2017.14-2065.4|testbench.sv:267.15-267.22
965 uext 173 440 0 RISCVCPUv2._GEN_68 ; testbench.sv:2017.14-2065.4|testbench.sv:268.15-268.22
966 uext 173 442 0 RISCVCPUv2._GEN_69 ; testbench.sv:2017.14-2065.4|testbench.sv:269.15-269.22
967 uext 173 183 0 RISCVCPUv2._GEN_7 ; testbench.sv:2017.14-2065.4|testbench.sv:209.15-209.21
968 uext 173 444 0 RISCVCPUv2._GEN_70 ; testbench.sv:2017.14-2065.4|testbench.sv:270.15-270.22
969 uext 173 446 0 RISCVCPUv2._GEN_71 ; testbench.sv:2017.14-2065.4|testbench.sv:271.15-271.22
970 uext 173 448 0 RISCVCPUv2._GEN_72 ; testbench.sv:2017.14-2065.4|testbench.sv:272.15-272.22
971 uext 173 450 0 RISCVCPUv2._GEN_73 ; testbench.sv:2017.14-2065.4|testbench.sv:273.15-273.22
972 uext 173 452 0 RISCVCPUv2._GEN_74 ; testbench.sv:2017.14-2065.4|testbench.sv:274.15-274.22
973 uext 173 454 0 RISCVCPUv2._GEN_75 ; testbench.sv:2017.14-2065.4|testbench.sv:275.15-275.22
974 uext 173 458 0 RISCVCPUv2._GEN_77 ; testbench.sv:2017.14-2065.4|testbench.sv:276.15-276.22
975 uext 173 460 0 RISCVCPUv2._GEN_79 ; testbench.sv:2017.14-2065.4|testbench.sv:277.15-277.22
976 uext 173 189 0 RISCVCPUv2._GEN_8 ; testbench.sv:2017.14-2065.4|testbench.sv:210.15-210.21
977 uext 173 462 0 RISCVCPUv2._GEN_81 ; testbench.sv:2017.14-2065.4|testbench.sv:278.15-278.22
978 uext 173 194 0 RISCVCPUv2._GEN_9 ; testbench.sv:2017.14-2065.4|testbench.sv:211.15-211.21
979 slice 701 495 63 2
980 uext 701 979 0 RISCVCPUv2._IFIDIR_T
981 slice 701 338 63 2
982 uext 701 981 0 RISCVCPUv2._MEMWBValue_T
983 uext 173 197 61
984 add 173 495 983
985 uext 173 984 0 RISCVCPUv2._PC_T_1 ; testbench.sv:2017.14-2065.4|testbench.sv:285.15-285.22
986 uext 179 191 30
987 ugte 1 537 986
988 and 1 535 987
989 uext 1 988 0 RISCVCPUv2._T_18 ; testbench.sv:2017.14-2065.4|testbench.sv:298.9-298.14
990 uext 179 186 30
991 ugte 1 537 990
992 and 1 535 991
993 uext 1 992 0 RISCVCPUv2._T_20 ; testbench.sv:2017.14-2065.4|testbench.sv:302.9-302.14
994 uext 1 541 0 RISCVCPUv2._T_30 ; testbench.sv:2017.14-2065.4|testbench.sv:315.9-315.14
995 uext 1 480 0 RISCVCPUv2._T_9 ; testbench.sv:2017.14-2065.4|testbench.sv:296.9-296.13
996 slice 217 180 11 8
997 concat 177 996 5
998 slice 329 180 30 25
999 concat 550 998 997
1000 slice 1 180 7 7
1001 concat 505 1000 999
1002 slice 1 180 31 31
1003 concat 555 1002 1001
1004 uext 555 1003 0 RISCVCPUv2._branchTarget_T_6 ; testbench.sv:2017.14-2065.4|testbench.sv:286.15-286.32
1005 uext 1 354 0 RISCVCPUv2._bypassAFromEX_T_2 ; testbench.sv:2017.14-2065.4|testbench.sv:197.9-197.27
1006 uext 1 357 0 RISCVCPUv2._bypassAFromEX_T_3 ; testbench.sv:2017.14-2065.4|testbench.sv:198.9-198.27
1007 uext 1 342 0 RISCVCPUv2._bypassAFromMEM_T_2 ; testbench.sv:2017.14-2065.4|testbench.sv:192.9-192.28
1008 uext 1 345 0 RISCVCPUv2._bypassAFromMEM_T_3 ; testbench.sv:2017.14-2065.4|testbench.sv:193.9-193.28
1009 uext 1 325 0 RISCVCPUv2._bypassAFromWB_T_1 ; testbench.sv:2017.14-2065.4|testbench.sv:185.9-185.27
1010 uext 1 332 0 RISCVCPUv2._bypassAFromWB_T_3 ; testbench.sv:2017.14-2065.4|testbench.sv:186.9-186.27
1011 uext 1 334 0 RISCVCPUv2._bypassAFromWB_T_4 ; testbench.sv:2017.14-2065.4|testbench.sv:187.9-187.27
1012 uext 1 335 0 RISCVCPUv2._bypassAFromWB_T_5 ; testbench.sv:2017.14-2065.4|testbench.sv:188.9-188.27
1013 uext 1 372 0 RISCVCPUv2._bypassBFromEX_T_2 ; testbench.sv:2017.14-2065.4|testbench.sv:200.9-200.27
1014 uext 1 366 0 RISCVCPUv2._bypassBFromMEM_T_2 ; testbench.sv:2017.14-2065.4|testbench.sv:195.9-195.28
1015 uext 1 365 0 RISCVCPUv2._bypassBFromWB_T_1 ; testbench.sv:2017.14-2065.4|testbench.sv:190.9-190.27
1016 uext 1 362 0 RISCVCPUv2._stall_T ; testbench.sv:2017.14-2065.4|testbench.sv:202.9-202.17
1017 uext 1 374 0 RISCVCPUv2._stall_T_17 ; testbench.sv:2017.14-2065.4|testbench.sv:205.9-205.20
1018 uext 1 368 0 RISCVCPUv2._stall_T_8 ; testbench.sv:2017.14-2065.4|testbench.sv:203.9-203.19
1019 uext 1 370 0 RISCVCPUv2._stall_T_9 ; testbench.sv:2017.14-2065.4|testbench.sv:204.9-204.19
1020 sext 173 1003 51
1021 add 173 465 1020
1022 uext 173 1021 0 RISCVCPUv2.branchTarget ; testbench.sv:2017.14-2065.4|testbench.sv:288.15-288.27
1023 uext 1 358 0 RISCVCPUv2.bypassAFromEX ; testbench.sv:2017.14-2065.4|testbench.sv:199.9-199.22
1024 uext 1 346 0 RISCVCPUv2.bypassAFromMEM ; testbench.sv:2017.14-2065.4|testbench.sv:194.9-194.23
1025 uext 1 336 0 RISCVCPUv2.bypassAFromWB ; testbench.sv:2017.14-2065.4|testbench.sv:189.9-189.22
1026 uext 1 461 0 RISCVCPUv2.bypassBFromEX ; testbench.sv:2017.14-2065.4|testbench.sv:201.9-201.22
1027 uext 1 459 0 RISCVCPUv2.bypassBFromMEM ; testbench.sv:2017.14-2065.4|testbench.sv:196.9-196.23
1028 uext 1 457 0 RISCVCPUv2.bypassBFromWB ; testbench.sv:2017.14-2065.4|testbench.sv:191.9-191.22
1029 uext 1 2 0 RISCVCPUv2.clock ; testbench.sv:2017.14-2065.4|testbench.sv:2.17-2.22
1030 uext 179 322 0 RISCVCPUv2.io_rvfi_insn ; testbench.sv:2017.14-2065.4|testbench.sv:5.17-5.29
1031 uext 179 542 0 RISCVCPUv2.io_rvfi_mem_addr ; testbench.sv:2017.14-2065.4|testbench.sv:14.17-14.33
1032 uext 173 321 0 RISCVCPUv2.io_rvfi_mem_rdata ; testbench.sv:2017.14-2065.4|testbench.sv:15.17-15.34
1033 state 173 RISCVCPUv2.r_16
1034 ite 173 541 1033 360
1035 uext 173 1034 0 RISCVCPUv2.io_rvfi_mem_wdata ; testbench.sv:2017.14-2065.4|testbench.sv:16.17-16.34
1036 state 173 RISCVCPUv2.r_2
1037 ite 173 988 1036 360
1038 uext 173 1037 0 RISCVCPUv2.io_rvfi_pc_rdata ; testbench.sv:2017.14-2065.4|testbench.sv:6.17-6.33
1039 state 173 RISCVCPUv2.r_4
1040 ite 173 992 1039 360
1041 uext 173 1040 0 RISCVCPUv2.io_rvfi_pc_wdata ; testbench.sv:2017.14-2065.4|testbench.sv:7.17-7.33
1042 uext 177 323 0 RISCVCPUv2.io_rvfi_rd_addr ; testbench.sv:2017.14-2065.4|testbench.sv:12.17-12.32
1043 redor 1 323
1044 and 1 335 1043
1045 ite 173 1044 321 360
1046 uext 173 1045 0 RISCVCPUv2.io_rvfi_rd_wdata ; testbench.sv:2017.14-2065.4|testbench.sv:13.17-13.33
1047 uext 173 174 0 RISCVCPUv2.io_rvfi_regs_0 ; testbench.sv:2017.14-2065.4|testbench.sv:17.17-17.31
1048 uext 173 175 0 RISCVCPUv2.io_rvfi_regs_1 ; testbench.sv:2017.14-2065.4|testbench.sv:18.17-18.31
1049 uext 173 227 0 RISCVCPUv2.io_rvfi_regs_10 ; testbench.sv:2017.14-2065.4|testbench.sv:27.17-27.32
1050 uext 173 232 0 RISCVCPUv2.io_rvfi_regs_11 ; testbench.sv:2017.14-2065.4|testbench.sv:28.17-28.32
1051 uext 173 237 0 RISCVCPUv2.io_rvfi_regs_12 ; testbench.sv:2017.14-2065.4|testbench.sv:29.17-29.32
1052 uext 173 242 0 RISCVCPUv2.io_rvfi_regs_13 ; testbench.sv:2017.14-2065.4|testbench.sv:30.17-30.32
1053 uext 173 247 0 RISCVCPUv2.io_rvfi_regs_14 ; testbench.sv:2017.14-2065.4|testbench.sv:31.17-31.32
1054 uext 173 252 0 RISCVCPUv2.io_rvfi_regs_15 ; testbench.sv:2017.14-2065.4|testbench.sv:32.17-32.32
1055 uext 173 257 0 RISCVCPUv2.io_rvfi_regs_16 ; testbench.sv:2017.14-2065.4|testbench.sv:33.17-33.32
1056 uext 173 261 0 RISCVCPUv2.io_rvfi_regs_17 ; testbench.sv:2017.14-2065.4|testbench.sv:34.17-34.32
1057 uext 173 265 0 RISCVCPUv2.io_rvfi_regs_18 ; testbench.sv:2017.14-2065.4|testbench.sv:35.17-35.32
1058 uext 173 269 0 RISCVCPUv2.io_rvfi_regs_19 ; testbench.sv:2017.14-2065.4|testbench.sv:36.17-36.32
1059 uext 173 184 0 RISCVCPUv2.io_rvfi_regs_2 ; testbench.sv:2017.14-2065.4|testbench.sv:19.17-19.31
1060 uext 173 273 0 RISCVCPUv2.io_rvfi_regs_20 ; testbench.sv:2017.14-2065.4|testbench.sv:37.17-37.32
1061 uext 173 277 0 RISCVCPUv2.io_rvfi_regs_21 ; testbench.sv:2017.14-2065.4|testbench.sv:38.17-38.32
1062 uext 173 281 0 RISCVCPUv2.io_rvfi_regs_22 ; testbench.sv:2017.14-2065.4|testbench.sv:39.17-39.32
1063 uext 173 285 0 RISCVCPUv2.io_rvfi_regs_23 ; testbench.sv:2017.14-2065.4|testbench.sv:40.17-40.32
1064 uext 173 289 0 RISCVCPUv2.io_rvfi_regs_24 ; testbench.sv:2017.14-2065.4|testbench.sv:41.17-41.32
1065 uext 173 293 0 RISCVCPUv2.io_rvfi_regs_25 ; testbench.sv:2017.14-2065.4|testbench.sv:42.17-42.32
1066 uext 173 297 0 RISCVCPUv2.io_rvfi_regs_26 ; testbench.sv:2017.14-2065.4|testbench.sv:43.17-43.32
1067 uext 173 301 0 RISCVCPUv2.io_rvfi_regs_27 ; testbench.sv:2017.14-2065.4|testbench.sv:44.17-44.32
1068 uext 173 305 0 RISCVCPUv2.io_rvfi_regs_28 ; testbench.sv:2017.14-2065.4|testbench.sv:45.17-45.32
1069 uext 173 309 0 RISCVCPUv2.io_rvfi_regs_29 ; testbench.sv:2017.14-2065.4|testbench.sv:46.17-46.32
1070 uext 173 190 0 RISCVCPUv2.io_rvfi_regs_3 ; testbench.sv:2017.14-2065.4|testbench.sv:20.17-20.31
1071 uext 173 313 0 RISCVCPUv2.io_rvfi_regs_30 ; testbench.sv:2017.14-2065.4|testbench.sv:47.17-47.32
1072 uext 173 317 0 RISCVCPUv2.io_rvfi_regs_31 ; testbench.sv:2017.14-2065.4|testbench.sv:48.17-48.32
1073 uext 173 195 0 RISCVCPUv2.io_rvfi_regs_4 ; testbench.sv:2017.14-2065.4|testbench.sv:21.17-21.31
1074 uext 173 201 0 RISCVCPUv2.io_rvfi_regs_5 ; testbench.sv:2017.14-2065.4|testbench.sv:22.17-22.31
1075 uext 173 206 0 RISCVCPUv2.io_rvfi_regs_6 ; testbench.sv:2017.14-2065.4|testbench.sv:23.17-23.31
1076 uext 173 211 0 RISCVCPUv2.io_rvfi_regs_7 ; testbench.sv:2017.14-2065.4|testbench.sv:24.17-24.31
1077 uext 173 216 0 RISCVCPUv2.io_rvfi_regs_8 ; testbench.sv:2017.14-2065.4|testbench.sv:25.17-25.31
1078 uext 173 222 0 RISCVCPUv2.io_rvfi_regs_9 ; testbench.sv:2017.14-2065.4|testbench.sv:26.17-26.31
1079 const 177 00000
1080 state 177 RISCVCPUv2.r_7
1081 ite 177 988 1080 1079
1082 uext 177 1081 0 RISCVCPUv2.io_rvfi_rs1_addr ; testbench.sv:2017.14-2065.4|testbench.sv:8.17-8.33
1083 state 173 RISCVCPUv2.r_12
1084 ite 173 992 1083 360
1085 uext 173 1084 0 RISCVCPUv2.io_rvfi_rs1_rdata ; testbench.sv:2017.14-2065.4|testbench.sv:10.17-10.34
1086 state 177 RISCVCPUv2.r_10
1087 ite 177 988 1086 1079
1088 uext 177 1087 0 RISCVCPUv2.io_rvfi_rs2_addr ; testbench.sv:2017.14-2065.4|testbench.sv:9.17-9.33
1089 state 173 RISCVCPUv2.r_14
1090 ite 173 992 1089 360
1091 uext 173 1090 0 RISCVCPUv2.io_rvfi_rs2_rdata ; testbench.sv:2017.14-2065.4|testbench.sv:11.17-11.34
1092 uext 1 988 0 RISCVCPUv2.io_rvfi_valid ; testbench.sv:2017.14-2065.4|testbench.sv:4.17-4.30
1093 state 173 RISCVCPUv2.r
1094 state 173 RISCVCPUv2.r_1
1095 state 173 RISCVCPUv2.r_11
1096 state 173 RISCVCPUv2.r_13
1097 state 173 RISCVCPUv2.r_3
1098 state 177 RISCVCPUv2.r_5
1099 state 177 RISCVCPUv2.r_6
1100 state 177 RISCVCPUv2.r_8
1101 state 177 RISCVCPUv2.r_9
1102 uext 1 3 0 RISCVCPUv2.reset ; testbench.sv:2017.14-2065.4|testbench.sv:3.17-3.22
1103 uext 1 2 0 RISCVCPUv2.resetCounter.clk ; testbench.sv:2017.14-2065.4|ResetCounter.sv:3.11-3.14|testbench.sv:319.16-324.4
1104 uext 1 535 0 RISCVCPUv2.resetCounter.notChaos ; testbench.sv:2017.14-2065.4|ResetCounter.sv:6.12-6.20|testbench.sv:319.16-324.4
1105 uext 1 3 0 RISCVCPUv2.resetCounter.reset ; testbench.sv:2017.14-2065.4|ResetCounter.sv:4.11-4.16|testbench.sv:319.16-324.4
1106 uext 179 537 0 RISCVCPUv2.resetCounter.timeSinceReset ; testbench.sv:2017.14-2065.4|ResetCounter.sv:5.19-5.33|testbench.sv:319.16-324.4
1107 uext 1 2 0 RISCVCPUv2.resetCounter_clk ; testbench.sv:2017.14-2065.4|testbench.sv:117.9-117.25
1108 uext 1 535 0 RISCVCPUv2.resetCounter_notChaos ; testbench.sv:2017.14-2065.4|testbench.sv:120.9-120.30
1109 uext 1 3 0 RISCVCPUv2.resetCounter_reset ; testbench.sv:2017.14-2065.4|testbench.sv:118.9-118.27
1110 uext 179 537 0 RISCVCPUv2.resetCounter_timeSinceReset ; testbench.sv:2017.14-2065.4|testbench.sv:119.15-119.42
1111 uext 1 375 0 RISCVCPUv2.stall ; testbench.sv:2017.14-2065.4|testbench.sv:206.9-206.14
1112 const 327 1100011
1113 eq 1 491 1112
1114 redor 1 489
1115 not 1 1114
1116 and 1 1113 1115
1117 eq 1 376 463
1118 and 1 1116 1117
1119 uext 1 1118 0 RISCVCPUv2.takeBranch ; testbench.sv:2017.14-2065.4|testbench.sv:280.9-280.19
1120 uext 1 2 0 RISCVCPUv2_clock ; testbench.sv:1673.9-1673.25
1121 uext 179 322 0 RISCVCPUv2_io_rvfi_insn ; testbench.sv:1676.15-1676.38
1122 uext 179 542 0 RISCVCPUv2_io_rvfi_mem_addr ; testbench.sv:1685.15-1685.42
1123 uext 173 321 0 RISCVCPUv2_io_rvfi_mem_rdata ; testbench.sv:1686.15-1686.43
1124 uext 173 1034 0 RISCVCPUv2_io_rvfi_mem_wdata ; testbench.sv:1687.15-1687.43
1125 uext 173 1037 0 RISCVCPUv2_io_rvfi_pc_rdata ; testbench.sv:1677.15-1677.42
1126 uext 173 1040 0 RISCVCPUv2_io_rvfi_pc_wdata ; testbench.sv:1678.15-1678.42
1127 uext 177 323 0 RISCVCPUv2_io_rvfi_rd_addr ; testbench.sv:1683.14-1683.40
1128 uext 173 1045 0 RISCVCPUv2_io_rvfi_rd_wdata ; testbench.sv:1684.15-1684.42
1129 uext 173 174 0 RISCVCPUv2_io_rvfi_regs_0 ; testbench.sv:1688.15-1688.40
1130 uext 173 175 0 RISCVCPUv2_io_rvfi_regs_1 ; testbench.sv:1689.15-1689.40
1131 uext 173 227 0 RISCVCPUv2_io_rvfi_regs_10 ; testbench.sv:1698.15-1698.41
1132 uext 173 232 0 RISCVCPUv2_io_rvfi_regs_11 ; testbench.sv:1699.15-1699.41
1133 uext 173 237 0 RISCVCPUv2_io_rvfi_regs_12 ; testbench.sv:1700.15-1700.41
1134 uext 173 242 0 RISCVCPUv2_io_rvfi_regs_13 ; testbench.sv:1701.15-1701.41
1135 uext 173 247 0 RISCVCPUv2_io_rvfi_regs_14 ; testbench.sv:1702.15-1702.41
1136 uext 173 252 0 RISCVCPUv2_io_rvfi_regs_15 ; testbench.sv:1703.15-1703.41
1137 uext 173 257 0 RISCVCPUv2_io_rvfi_regs_16 ; testbench.sv:1704.15-1704.41
1138 uext 173 261 0 RISCVCPUv2_io_rvfi_regs_17 ; testbench.sv:1705.15-1705.41
1139 uext 173 265 0 RISCVCPUv2_io_rvfi_regs_18 ; testbench.sv:1706.15-1706.41
1140 uext 173 269 0 RISCVCPUv2_io_rvfi_regs_19 ; testbench.sv:1707.15-1707.41
1141 uext 173 184 0 RISCVCPUv2_io_rvfi_regs_2 ; testbench.sv:1690.15-1690.40
1142 uext 173 273 0 RISCVCPUv2_io_rvfi_regs_20 ; testbench.sv:1708.15-1708.41
1143 uext 173 277 0 RISCVCPUv2_io_rvfi_regs_21 ; testbench.sv:1709.15-1709.41
1144 uext 173 281 0 RISCVCPUv2_io_rvfi_regs_22 ; testbench.sv:1710.15-1710.41
1145 uext 173 285 0 RISCVCPUv2_io_rvfi_regs_23 ; testbench.sv:1711.15-1711.41
1146 uext 173 289 0 RISCVCPUv2_io_rvfi_regs_24 ; testbench.sv:1712.15-1712.41
1147 uext 173 293 0 RISCVCPUv2_io_rvfi_regs_25 ; testbench.sv:1713.15-1713.41
1148 uext 173 297 0 RISCVCPUv2_io_rvfi_regs_26 ; testbench.sv:1714.15-1714.41
1149 uext 173 301 0 RISCVCPUv2_io_rvfi_regs_27 ; testbench.sv:1715.15-1715.41
1150 uext 173 305 0 RISCVCPUv2_io_rvfi_regs_28 ; testbench.sv:1716.15-1716.41
1151 uext 173 309 0 RISCVCPUv2_io_rvfi_regs_29 ; testbench.sv:1717.15-1717.41
1152 uext 173 190 0 RISCVCPUv2_io_rvfi_regs_3 ; testbench.sv:1691.15-1691.40
1153 uext 173 313 0 RISCVCPUv2_io_rvfi_regs_30 ; testbench.sv:1718.15-1718.41
1154 uext 173 317 0 RISCVCPUv2_io_rvfi_regs_31 ; testbench.sv:1719.15-1719.41
1155 uext 173 195 0 RISCVCPUv2_io_rvfi_regs_4 ; testbench.sv:1692.15-1692.40
1156 uext 173 201 0 RISCVCPUv2_io_rvfi_regs_5 ; testbench.sv:1693.15-1693.40
1157 uext 173 206 0 RISCVCPUv2_io_rvfi_regs_6 ; testbench.sv:1694.15-1694.40
1158 uext 173 211 0 RISCVCPUv2_io_rvfi_regs_7 ; testbench.sv:1695.15-1695.40
1159 uext 173 216 0 RISCVCPUv2_io_rvfi_regs_8 ; testbench.sv:1696.15-1696.40
1160 uext 173 222 0 RISCVCPUv2_io_rvfi_regs_9 ; testbench.sv:1697.15-1697.40
1161 uext 177 1081 0 RISCVCPUv2_io_rvfi_rs1_addr ; testbench.sv:1679.14-1679.41
1162 uext 173 1084 0 RISCVCPUv2_io_rvfi_rs1_rdata ; testbench.sv:1681.15-1681.43
1163 uext 177 1087 0 RISCVCPUv2_io_rvfi_rs2_addr ; testbench.sv:1680.14-1680.41
1164 uext 173 1090 0 RISCVCPUv2_io_rvfi_rs2_rdata ; testbench.sv:1682.15-1682.43
1165 uext 1 988 0 RISCVCPUv2_io_rvfi_valid ; testbench.sv:1675.9-1675.33
1166 uext 1 3 0 RISCVCPUv2_reset ; testbench.sv:1674.9-1674.25
1167 uext 177 176 4
1168 slice 177 322 19 15
1169 eq 1 1167 1168
1170 ite 173 1169 175 174
1171 uext 173 1170 0 insn_add._GEN_1 ; testbench.sv:2066.12-2115.4|testbench.sv:950.15-950.21
1172 uext 177 186 3
1173 eq 1 1172 1168
1174 ite 173 1173 184 1170
1175 uext 177 191 3
1176 eq 1 1175 1168
1177 ite 173 1176 190 1174
1178 uext 177 197 2
1179 eq 1 1178 1168
1180 ite 173 1179 195 1177
1181 uext 177 202 2
1182 eq 1 1181 1168
1183 ite 173 1182 201 1180
1184 uext 177 207 2
1185 eq 1 1184 1168
1186 ite 173 1185 206 1183
1187 uext 177 212 2
1188 eq 1 1187 1168
1189 ite 173 1188 211 1186
1190 uext 177 218 1
1191 eq 1 1190 1168
1192 ite 173 1191 216 1189
1193 uext 177 223 1
1194 eq 1 1193 1168
1195 ite 173 1194 222 1192
1196 uext 177 228 1
1197 eq 1 1196 1168
1198 ite 173 1197 227 1195
1199 uext 173 1198 0 insn_add._GEN_10 ; testbench.sv:2066.12-2115.4|testbench.sv:959.15-959.22
1200 uext 177 233 1
1201 eq 1 1200 1168
1202 ite 173 1201 232 1198
1203 uext 173 1202 0 insn_add._GEN_11 ; testbench.sv:2066.12-2115.4|testbench.sv:960.15-960.22
1204 uext 177 238 1
1205 eq 1 1204 1168
1206 ite 173 1205 237 1202
1207 uext 173 1206 0 insn_add._GEN_12 ; testbench.sv:2066.12-2115.4|testbench.sv:961.15-961.22
1208 uext 177 243 1
1209 eq 1 1208 1168
1210 ite 173 1209 242 1206
1211 uext 173 1210 0 insn_add._GEN_13 ; testbench.sv:2066.12-2115.4|testbench.sv:962.15-962.22
1212 uext 177 248 1
1213 eq 1 1212 1168
1214 ite 173 1213 247 1210
1215 uext 173 1214 0 insn_add._GEN_14 ; testbench.sv:2066.12-2115.4|testbench.sv:963.15-963.22
1216 uext 177 253 1
1217 eq 1 1216 1168
1218 ite 173 1217 252 1214
1219 uext 173 1218 0 insn_add._GEN_15 ; testbench.sv:2066.12-2115.4|testbench.sv:964.15-964.22
1220 eq 1 258 1168
1221 ite 173 1220 257 1218
1222 uext 173 1221 0 insn_add._GEN_16 ; testbench.sv:2066.12-2115.4|testbench.sv:965.15-965.22
1223 eq 1 262 1168
1224 ite 173 1223 261 1221
1225 uext 173 1224 0 insn_add._GEN_17 ; testbench.sv:2066.12-2115.4|testbench.sv:966.15-966.22
1226 eq 1 266 1168
1227 ite 173 1226 265 1224
1228 uext 173 1227 0 insn_add._GEN_18 ; testbench.sv:2066.12-2115.4|testbench.sv:967.15-967.22
1229 eq 1 270 1168
1230 ite 173 1229 269 1227
1231 uext 173 1230 0 insn_add._GEN_19 ; testbench.sv:2066.12-2115.4|testbench.sv:968.15-968.22
1232 uext 173 1174 0 insn_add._GEN_2 ; testbench.sv:2066.12-2115.4|testbench.sv:951.15-951.21
1233 eq 1 274 1168
1234 ite 173 1233 273 1230
1235 uext 173 1234 0 insn_add._GEN_20 ; testbench.sv:2066.12-2115.4|testbench.sv:969.15-969.22
1236 eq 1 278 1168
1237 ite 173 1236 277 1234
1238 uext 173 1237 0 insn_add._GEN_21 ; testbench.sv:2066.12-2115.4|testbench.sv:970.15-970.22
1239 eq 1 282 1168
1240 ite 173 1239 281 1237
1241 uext 173 1240 0 insn_add._GEN_22 ; testbench.sv:2066.12-2115.4|testbench.sv:971.15-971.22
1242 eq 1 286 1168
1243 ite 173 1242 285 1240
1244 uext 173 1243 0 insn_add._GEN_23 ; testbench.sv:2066.12-2115.4|testbench.sv:972.15-972.22
1245 eq 1 290 1168
1246 ite 173 1245 289 1243
1247 uext 173 1246 0 insn_add._GEN_24 ; testbench.sv:2066.12-2115.4|testbench.sv:973.15-973.22
1248 eq 1 294 1168
1249 ite 173 1248 293 1246
1250 uext 173 1249 0 insn_add._GEN_25 ; testbench.sv:2066.12-2115.4|testbench.sv:974.15-974.22
1251 eq 1 298 1168
1252 ite 173 1251 297 1249
1253 uext 173 1252 0 insn_add._GEN_26 ; testbench.sv:2066.12-2115.4|testbench.sv:975.15-975.22
1254 eq 1 302 1168
1255 ite 173 1254 301 1252
1256 uext 173 1255 0 insn_add._GEN_27 ; testbench.sv:2066.12-2115.4|testbench.sv:976.15-976.22
1257 eq 1 306 1168
1258 ite 173 1257 305 1255
1259 uext 173 1258 0 insn_add._GEN_28 ; testbench.sv:2066.12-2115.4|testbench.sv:977.15-977.22
1260 eq 1 310 1168
1261 ite 173 1260 309 1258
1262 uext 173 1261 0 insn_add._GEN_29 ; testbench.sv:2066.12-2115.4|testbench.sv:978.15-978.22
1263 uext 173 1177 0 insn_add._GEN_3 ; testbench.sv:2066.12-2115.4|testbench.sv:952.15-952.21
1264 eq 1 314 1168
1265 ite 173 1264 313 1261
1266 uext 173 1265 0 insn_add._GEN_30 ; testbench.sv:2066.12-2115.4|testbench.sv:979.15-979.22
1267 eq 1 318 1168
1268 ite 173 1267 317 1265
1269 uext 173 1268 0 insn_add._GEN_31 ; testbench.sv:2066.12-2115.4|testbench.sv:980.15-980.22
1270 uext 177 176 4
1271 slice 177 322 24 20
1272 eq 1 1270 1271
1273 ite 173 1272 175 174
1274 uext 173 1273 0 insn_add._GEN_33 ; testbench.sv:2066.12-2115.4|testbench.sv:981.15-981.22
1275 uext 177 186 3
1276 eq 1 1275 1271
1277 ite 173 1276 184 1273
1278 uext 173 1277 0 insn_add._GEN_34 ; testbench.sv:2066.12-2115.4|testbench.sv:982.15-982.22
1279 uext 177 191 3
1280 eq 1 1279 1271
1281 ite 173 1280 190 1277
1282 uext 173 1281 0 insn_add._GEN_35 ; testbench.sv:2066.12-2115.4|testbench.sv:983.15-983.22
1283 uext 177 197 2
1284 eq 1 1283 1271
1285 ite 173 1284 195 1281
1286 uext 173 1285 0 insn_add._GEN_36 ; testbench.sv:2066.12-2115.4|testbench.sv:984.15-984.22
1287 uext 177 202 2
1288 eq 1 1287 1271
1289 ite 173 1288 201 1285
1290 uext 173 1289 0 insn_add._GEN_37 ; testbench.sv:2066.12-2115.4|testbench.sv:985.15-985.22
1291 uext 177 207 2
1292 eq 1 1291 1271
1293 ite 173 1292 206 1289
1294 uext 173 1293 0 insn_add._GEN_38 ; testbench.sv:2066.12-2115.4|testbench.sv:986.15-986.22
1295 uext 177 212 2
1296 eq 1 1295 1271
1297 ite 173 1296 211 1293
1298 uext 173 1297 0 insn_add._GEN_39 ; testbench.sv:2066.12-2115.4|testbench.sv:987.15-987.22
1299 uext 173 1180 0 insn_add._GEN_4 ; testbench.sv:2066.12-2115.4|testbench.sv:953.15-953.21
1300 uext 177 218 1
1301 eq 1 1300 1271
1302 ite 173 1301 216 1297
1303 uext 173 1302 0 insn_add._GEN_40 ; testbench.sv:2066.12-2115.4|testbench.sv:988.15-988.22
1304 uext 177 223 1
1305 eq 1 1304 1271
1306 ite 173 1305 222 1302
1307 uext 173 1306 0 insn_add._GEN_41 ; testbench.sv:2066.12-2115.4|testbench.sv:989.15-989.22
1308 uext 177 228 1
1309 eq 1 1308 1271
1310 ite 173 1309 227 1306
1311 uext 173 1310 0 insn_add._GEN_42 ; testbench.sv:2066.12-2115.4|testbench.sv:990.15-990.22
1312 uext 177 233 1
1313 eq 1 1312 1271
1314 ite 173 1313 232 1310
1315 uext 173 1314 0 insn_add._GEN_43 ; testbench.sv:2066.12-2115.4|testbench.sv:991.15-991.22
1316 uext 177 238 1
1317 eq 1 1316 1271
1318 ite 173 1317 237 1314
1319 uext 173 1318 0 insn_add._GEN_44 ; testbench.sv:2066.12-2115.4|testbench.sv:992.15-992.22
1320 uext 177 243 1
1321 eq 1 1320 1271
1322 ite 173 1321 242 1318
1323 uext 173 1322 0 insn_add._GEN_45 ; testbench.sv:2066.12-2115.4|testbench.sv:993.15-993.22
1324 uext 177 248 1
1325 eq 1 1324 1271
1326 ite 173 1325 247 1322
1327 uext 173 1326 0 insn_add._GEN_46 ; testbench.sv:2066.12-2115.4|testbench.sv:994.15-994.22
1328 uext 177 253 1
1329 eq 1 1328 1271
1330 ite 173 1329 252 1326
1331 uext 173 1330 0 insn_add._GEN_47 ; testbench.sv:2066.12-2115.4|testbench.sv:995.15-995.22
1332 eq 1 258 1271
1333 ite 173 1332 257 1330
1334 uext 173 1333 0 insn_add._GEN_48 ; testbench.sv:2066.12-2115.4|testbench.sv:996.15-996.22
1335 eq 1 262 1271
1336 ite 173 1335 261 1333
1337 uext 173 1336 0 insn_add._GEN_49 ; testbench.sv:2066.12-2115.4|testbench.sv:997.15-997.22
1338 uext 173 1183 0 insn_add._GEN_5 ; testbench.sv:2066.12-2115.4|testbench.sv:954.15-954.21
1339 eq 1 266 1271
1340 ite 173 1339 265 1336
1341 uext 173 1340 0 insn_add._GEN_50 ; testbench.sv:2066.12-2115.4|testbench.sv:998.15-998.22
1342 eq 1 270 1271
1343 ite 173 1342 269 1340
1344 uext 173 1343 0 insn_add._GEN_51 ; testbench.sv:2066.12-2115.4|testbench.sv:999.15-999.22
1345 eq 1 274 1271
1346 ite 173 1345 273 1343
1347 uext 173 1346 0 insn_add._GEN_52 ; testbench.sv:2066.12-2115.4|testbench.sv:1000.15-1000.22
1348 eq 1 278 1271
1349 ite 173 1348 277 1346
1350 uext 173 1349 0 insn_add._GEN_53 ; testbench.sv:2066.12-2115.4|testbench.sv:1001.15-1001.22
1351 eq 1 282 1271
1352 ite 173 1351 281 1349
1353 uext 173 1352 0 insn_add._GEN_54 ; testbench.sv:2066.12-2115.4|testbench.sv:1002.15-1002.22
1354 eq 1 286 1271
1355 ite 173 1354 285 1352
1356 uext 173 1355 0 insn_add._GEN_55 ; testbench.sv:2066.12-2115.4|testbench.sv:1003.15-1003.22
1357 eq 1 290 1271
1358 ite 173 1357 289 1355
1359 uext 173 1358 0 insn_add._GEN_56 ; testbench.sv:2066.12-2115.4|testbench.sv:1004.15-1004.22
1360 eq 1 294 1271
1361 ite 173 1360 293 1358
1362 uext 173 1361 0 insn_add._GEN_57 ; testbench.sv:2066.12-2115.4|testbench.sv:1005.15-1005.22
1363 eq 1 298 1271
1364 ite 173 1363 297 1361
1365 uext 173 1364 0 insn_add._GEN_58 ; testbench.sv:2066.12-2115.4|testbench.sv:1006.15-1006.22
1366 eq 1 302 1271
1367 ite 173 1366 301 1364
1368 uext 173 1367 0 insn_add._GEN_59 ; testbench.sv:2066.12-2115.4|testbench.sv:1007.15-1007.22
1369 uext 173 1186 0 insn_add._GEN_6 ; testbench.sv:2066.12-2115.4|testbench.sv:955.15-955.21
1370 eq 1 306 1271
1371 ite 173 1370 305 1367
1372 uext 173 1371 0 insn_add._GEN_60 ; testbench.sv:2066.12-2115.4|testbench.sv:1008.15-1008.22
1373 eq 1 310 1271
1374 ite 173 1373 309 1371
1375 uext 173 1374 0 insn_add._GEN_61 ; testbench.sv:2066.12-2115.4|testbench.sv:1009.15-1009.22
1376 eq 1 314 1271
1377 ite 173 1376 313 1374
1378 uext 173 1377 0 insn_add._GEN_62 ; testbench.sv:2066.12-2115.4|testbench.sv:1010.15-1010.22
1379 eq 1 318 1271
1380 ite 173 1379 317 1377
1381 uext 173 1380 0 insn_add._GEN_63 ; testbench.sv:2066.12-2115.4|testbench.sv:1011.15-1011.22
1382 uext 173 1189 0 insn_add._GEN_7 ; testbench.sv:2066.12-2115.4|testbench.sv:956.15-956.21
1383 uext 173 1192 0 insn_add._GEN_8 ; testbench.sv:2066.12-2115.4|testbench.sv:957.15-957.21
1384 uext 173 1195 0 insn_add._GEN_9 ; testbench.sv:2066.12-2115.4|testbench.sv:958.15-958.21
1385 uext 1 2 0 insn_add.clock ; testbench.sv:2066.12-2115.4|testbench.sv:891.17-891.22
1386 slice 196 322 14 12
1387 uext 196 1386 0 insn_add.insn_funct3 ; testbench.sv:2066.12-2115.4|testbench.sv:947.14-947.25
1388 slice 327 322 31 25
1389 uext 327 1388 0 insn_add.insn_funct7 ; testbench.sv:2066.12-2115.4|testbench.sv:944.14-944.25
1390 uext 327 328 0 insn_add.insn_opcode ; testbench.sv:2066.12-2115.4|testbench.sv:949.14-949.25
1391 uext 177 323 0 insn_add.insn_rd ; testbench.sv:2066.12-2115.4|testbench.sv:948.14-948.21
1392 uext 177 1168 0 insn_add.insn_rs1 ; testbench.sv:2066.12-2115.4|testbench.sv:946.14-946.22
1393 uext 177 1271 0 insn_add.insn_rs2 ; testbench.sv:2066.12-2115.4|testbench.sv:945.14-945.22
1394 uext 179 322 0 insn_add.io_in_insn ; testbench.sv:2066.12-2115.4|testbench.sv:893.17-893.27
1395 uext 179 542 0 insn_add.io_in_mem_addr ; testbench.sv:2066.12-2115.4|testbench.sv:895.17-895.31
1396 uext 173 1034 0 insn_add.io_in_mem_wdata ; testbench.sv:2066.12-2115.4|testbench.sv:896.17-896.32
1397 uext 173 1037 0 insn_add.io_in_pc_rdata ; testbench.sv:2066.12-2115.4|testbench.sv:894.17-894.31
1398 uext 173 174 0 insn_add.io_in_regs_0 ; testbench.sv:2066.12-2115.4|testbench.sv:897.17-897.29
1399 uext 173 175 0 insn_add.io_in_regs_1 ; testbench.sv:2066.12-2115.4|testbench.sv:898.17-898.29
1400 uext 173 227 0 insn_add.io_in_regs_10 ; testbench.sv:2066.12-2115.4|testbench.sv:907.17-907.30
1401 uext 173 232 0 insn_add.io_in_regs_11 ; testbench.sv:2066.12-2115.4|testbench.sv:908.17-908.30
1402 uext 173 237 0 insn_add.io_in_regs_12 ; testbench.sv:2066.12-2115.4|testbench.sv:909.17-909.30
1403 uext 173 242 0 insn_add.io_in_regs_13 ; testbench.sv:2066.12-2115.4|testbench.sv:910.17-910.30
1404 uext 173 247 0 insn_add.io_in_regs_14 ; testbench.sv:2066.12-2115.4|testbench.sv:911.17-911.30
1405 uext 173 252 0 insn_add.io_in_regs_15 ; testbench.sv:2066.12-2115.4|testbench.sv:912.17-912.30
1406 uext 173 257 0 insn_add.io_in_regs_16 ; testbench.sv:2066.12-2115.4|testbench.sv:913.17-913.30
1407 uext 173 261 0 insn_add.io_in_regs_17 ; testbench.sv:2066.12-2115.4|testbench.sv:914.17-914.30
1408 uext 173 265 0 insn_add.io_in_regs_18 ; testbench.sv:2066.12-2115.4|testbench.sv:915.17-915.30
1409 uext 173 269 0 insn_add.io_in_regs_19 ; testbench.sv:2066.12-2115.4|testbench.sv:916.17-916.30
1410 uext 173 184 0 insn_add.io_in_regs_2 ; testbench.sv:2066.12-2115.4|testbench.sv:899.17-899.29
1411 uext 173 273 0 insn_add.io_in_regs_20 ; testbench.sv:2066.12-2115.4|testbench.sv:917.17-917.30
1412 uext 173 277 0 insn_add.io_in_regs_21 ; testbench.sv:2066.12-2115.4|testbench.sv:918.17-918.30
1413 uext 173 281 0 insn_add.io_in_regs_22 ; testbench.sv:2066.12-2115.4|testbench.sv:919.17-919.30
1414 uext 173 285 0 insn_add.io_in_regs_23 ; testbench.sv:2066.12-2115.4|testbench.sv:920.17-920.30
1415 uext 173 289 0 insn_add.io_in_regs_24 ; testbench.sv:2066.12-2115.4|testbench.sv:921.17-921.30
1416 uext 173 293 0 insn_add.io_in_regs_25 ; testbench.sv:2066.12-2115.4|testbench.sv:922.17-922.30
1417 uext 173 297 0 insn_add.io_in_regs_26 ; testbench.sv:2066.12-2115.4|testbench.sv:923.17-923.30
1418 uext 173 301 0 insn_add.io_in_regs_27 ; testbench.sv:2066.12-2115.4|testbench.sv:924.17-924.30
1419 uext 173 305 0 insn_add.io_in_regs_28 ; testbench.sv:2066.12-2115.4|testbench.sv:925.17-925.30
1420 uext 173 309 0 insn_add.io_in_regs_29 ; testbench.sv:2066.12-2115.4|testbench.sv:926.17-926.30
1421 uext 173 190 0 insn_add.io_in_regs_3 ; testbench.sv:2066.12-2115.4|testbench.sv:900.17-900.29
1422 uext 173 313 0 insn_add.io_in_regs_30 ; testbench.sv:2066.12-2115.4|testbench.sv:927.17-927.30
1423 uext 173 317 0 insn_add.io_in_regs_31 ; testbench.sv:2066.12-2115.4|testbench.sv:928.17-928.30
1424 uext 173 195 0 insn_add.io_in_regs_4 ; testbench.sv:2066.12-2115.4|testbench.sv:901.17-901.29
1425 uext 173 201 0 insn_add.io_in_regs_5 ; testbench.sv:2066.12-2115.4|testbench.sv:902.17-902.29
1426 uext 173 206 0 insn_add.io_in_regs_6 ; testbench.sv:2066.12-2115.4|testbench.sv:903.17-903.29
1427 uext 173 211 0 insn_add.io_in_regs_7 ; testbench.sv:2066.12-2115.4|testbench.sv:904.17-904.29
1428 uext 173 216 0 insn_add.io_in_regs_8 ; testbench.sv:2066.12-2115.4|testbench.sv:905.17-905.29
1429 uext 173 222 0 insn_add.io_in_regs_9 ; testbench.sv:2066.12-2115.4|testbench.sv:906.17-906.29
1430 uext 179 542 0 insn_add.io_spec_out_mem_addr ; testbench.sv:2066.12-2115.4|testbench.sv:937.17-937.37
1431 uext 173 1034 0 insn_add.io_spec_out_mem_wdata ; testbench.sv:2066.12-2115.4|testbench.sv:938.17-938.38
1432 uext 173 197 61
1433 add 173 1037 1432
1434 uext 173 1433 0 insn_add.io_spec_out_pc_wdata ; testbench.sv:2066.12-2115.4|testbench.sv:936.17-936.37
1435 uext 177 323 0 insn_add.io_spec_out_rd_addr ; testbench.sv:2066.12-2115.4|testbench.sv:934.17-934.36
1436 add 173 1268 1380
1437 redor 1 323
1438 not 1 1437
1439 ite 173 1438 360 1436
1440 uext 173 1439 0 insn_add.io_spec_out_rd_wdata ; testbench.sv:2066.12-2115.4|testbench.sv:935.17-935.37
1441 uext 177 1168 0 insn_add.io_spec_out_rs1_addr ; testbench.sv:2066.12-2115.4|testbench.sv:930.17-930.37
1442 uext 173 1268 0 insn_add.io_spec_out_rs1_rdata ; testbench.sv:2066.12-2115.4|testbench.sv:932.17-932.38
1443 uext 177 1271 0 insn_add.io_spec_out_rs2_addr ; testbench.sv:2066.12-2115.4|testbench.sv:931.17-931.37
1444 uext 173 1380 0 insn_add.io_spec_out_rs2_rdata ; testbench.sv:2066.12-2115.4|testbench.sv:933.17-933.38
1445 redor 1 1388
1446 not 1 1445
1447 redor 1 1386
1448 not 1 1447
1449 and 1 1446 1448
1450 uext 327 330 1
1451 eq 1 328 1450
1452 and 1 1449 1451
1453 uext 1 1452 0 insn_add.io_spec_out_valid ; testbench.sv:2066.12-2115.4|testbench.sv:929.17-929.34
1454 uext 1 3 0 insn_add.reset ; testbench.sv:2066.12-2115.4|testbench.sv:892.17-892.22
1455 uext 1 2 0 insn_add.resetCounter_clk ; testbench.sv:2066.12-2115.4|testbench.sv:940.9-940.25
1456 uext 1 3 0 insn_add.resetCounter_reset ; testbench.sv:2066.12-2115.4|testbench.sv:941.9-941.27
1457 uext 173 1436 0 insn_add.result ; testbench.sv:2066.12-2115.4|testbench.sv:1012.15-1012.21
1458 uext 1 2 0 insn_add_clock ; testbench.sv:1720.9-1720.23
1459 uext 179 322 0 insn_add_io_in_insn ; testbench.sv:1722.15-1722.34
1460 uext 179 542 0 insn_add_io_in_mem_addr ; testbench.sv:1724.15-1724.38
1461 uext 173 1034 0 insn_add_io_in_mem_wdata ; testbench.sv:1725.15-1725.39
1462 uext 173 1037 0 insn_add_io_in_pc_rdata ; testbench.sv:1723.15-1723.38
1463 uext 173 174 0 insn_add_io_in_regs_0 ; testbench.sv:1726.15-1726.36
1464 uext 173 175 0 insn_add_io_in_regs_1 ; testbench.sv:1727.15-1727.36
1465 uext 173 227 0 insn_add_io_in_regs_10 ; testbench.sv:1736.15-1736.37
1466 uext 173 232 0 insn_add_io_in_regs_11 ; testbench.sv:1737.15-1737.37
1467 uext 173 237 0 insn_add_io_in_regs_12 ; testbench.sv:1738.15-1738.37
1468 uext 173 242 0 insn_add_io_in_regs_13 ; testbench.sv:1739.15-1739.37
1469 uext 173 247 0 insn_add_io_in_regs_14 ; testbench.sv:1740.15-1740.37
1470 uext 173 252 0 insn_add_io_in_regs_15 ; testbench.sv:1741.15-1741.37
1471 uext 173 257 0 insn_add_io_in_regs_16 ; testbench.sv:1742.15-1742.37
1472 uext 173 261 0 insn_add_io_in_regs_17 ; testbench.sv:1743.15-1743.37
1473 uext 173 265 0 insn_add_io_in_regs_18 ; testbench.sv:1744.15-1744.37
1474 uext 173 269 0 insn_add_io_in_regs_19 ; testbench.sv:1745.15-1745.37
1475 uext 173 184 0 insn_add_io_in_regs_2 ; testbench.sv:1728.15-1728.36
1476 uext 173 273 0 insn_add_io_in_regs_20 ; testbench.sv:1746.15-1746.37
1477 uext 173 277 0 insn_add_io_in_regs_21 ; testbench.sv:1747.15-1747.37
1478 uext 173 281 0 insn_add_io_in_regs_22 ; testbench.sv:1748.15-1748.37
1479 uext 173 285 0 insn_add_io_in_regs_23 ; testbench.sv:1749.15-1749.37
1480 uext 173 289 0 insn_add_io_in_regs_24 ; testbench.sv:1750.15-1750.37
1481 uext 173 293 0 insn_add_io_in_regs_25 ; testbench.sv:1751.15-1751.37
1482 uext 173 297 0 insn_add_io_in_regs_26 ; testbench.sv:1752.15-1752.37
1483 uext 173 301 0 insn_add_io_in_regs_27 ; testbench.sv:1753.15-1753.37
1484 uext 173 305 0 insn_add_io_in_regs_28 ; testbench.sv:1754.15-1754.37
1485 uext 173 309 0 insn_add_io_in_regs_29 ; testbench.sv:1755.15-1755.37
1486 uext 173 190 0 insn_add_io_in_regs_3 ; testbench.sv:1729.15-1729.36
1487 uext 173 313 0 insn_add_io_in_regs_30 ; testbench.sv:1756.15-1756.37
1488 uext 173 317 0 insn_add_io_in_regs_31 ; testbench.sv:1757.15-1757.37
1489 uext 173 195 0 insn_add_io_in_regs_4 ; testbench.sv:1730.15-1730.36
1490 uext 173 201 0 insn_add_io_in_regs_5 ; testbench.sv:1731.15-1731.36
1491 uext 173 206 0 insn_add_io_in_regs_6 ; testbench.sv:1732.15-1732.36
1492 uext 173 211 0 insn_add_io_in_regs_7 ; testbench.sv:1733.15-1733.36
1493 uext 173 216 0 insn_add_io_in_regs_8 ; testbench.sv:1734.15-1734.36
1494 uext 173 222 0 insn_add_io_in_regs_9 ; testbench.sv:1735.15-1735.36
1495 uext 179 542 0 insn_add_io_spec_out_mem_addr ; testbench.sv:1766.15-1766.44
1496 uext 173 1034 0 insn_add_io_spec_out_mem_wdata ; testbench.sv:1767.15-1767.45
1497 uext 173 1433 0 insn_add_io_spec_out_pc_wdata ; testbench.sv:1765.15-1765.44
1498 uext 177 323 0 insn_add_io_spec_out_rd_addr ; testbench.sv:1763.14-1763.42
1499 uext 173 1439 0 insn_add_io_spec_out_rd_wdata ; testbench.sv:1764.15-1764.44
1500 uext 177 1168 0 insn_add_io_spec_out_rs1_addr ; testbench.sv:1759.14-1759.43
1501 uext 173 1268 0 insn_add_io_spec_out_rs1_rdata ; testbench.sv:1761.15-1761.45
1502 uext 177 1271 0 insn_add_io_spec_out_rs2_addr ; testbench.sv:1760.14-1760.43
1503 uext 173 1380 0 insn_add_io_spec_out_rs2_rdata ; testbench.sv:1762.15-1762.45
1504 uext 1 1452 0 insn_add_io_spec_out_valid ; testbench.sv:1758.9-1758.35
1505 uext 1 3 0 insn_add_reset ; testbench.sv:1721.9-1721.23
1506 uext 177 176 4
1507 eq 1 1506 1168
1508 ite 173 1507 175 174
1509 uext 173 1508 0 insn_beq._GEN_1 ; testbench.sv:2218.12-2269.4|testbench.sv:1436.15-1436.21
1510 uext 177 186 3
1511 eq 1 1510 1168
1512 ite 173 1511 184 1508
1513 uext 177 191 3
1514 eq 1 1513 1168
1515 ite 173 1514 190 1512
1516 uext 177 197 2
1517 eq 1 1516 1168
1518 ite 173 1517 195 1515
1519 uext 177 202 2
1520 eq 1 1519 1168
1521 ite 173 1520 201 1518
1522 uext 177 207 2
1523 eq 1 1522 1168
1524 ite 173 1523 206 1521
1525 uext 177 212 2
1526 eq 1 1525 1168
1527 ite 173 1526 211 1524
1528 uext 177 218 1
1529 eq 1 1528 1168
1530 ite 173 1529 216 1527
1531 uext 177 223 1
1532 eq 1 1531 1168
1533 ite 173 1532 222 1530
1534 uext 177 228 1
1535 eq 1 1534 1168
1536 ite 173 1535 227 1533
1537 uext 173 1536 0 insn_beq._GEN_10 ; testbench.sv:2218.12-2269.4|testbench.sv:1445.15-1445.22
1538 uext 177 233 1
1539 eq 1 1538 1168
1540 ite 173 1539 232 1536
1541 uext 173 1540 0 insn_beq._GEN_11 ; testbench.sv:2218.12-2269.4|testbench.sv:1446.15-1446.22
1542 uext 177 238 1
1543 eq 1 1542 1168
1544 ite 173 1543 237 1540
1545 uext 173 1544 0 insn_beq._GEN_12 ; testbench.sv:2218.12-2269.4|testbench.sv:1447.15-1447.22
1546 uext 177 243 1
1547 eq 1 1546 1168
1548 ite 173 1547 242 1544
1549 uext 173 1548 0 insn_beq._GEN_13 ; testbench.sv:2218.12-2269.4|testbench.sv:1448.15-1448.22
1550 uext 177 248 1
1551 eq 1 1550 1168
1552 ite 173 1551 247 1548
1553 uext 173 1552 0 insn_beq._GEN_14 ; testbench.sv:2218.12-2269.4|testbench.sv:1449.15-1449.22
1554 uext 177 253 1
1555 eq 1 1554 1168
1556 ite 173 1555 252 1552
1557 uext 173 1556 0 insn_beq._GEN_15 ; testbench.sv:2218.12-2269.4|testbench.sv:1450.15-1450.22
1558 eq 1 258 1168
1559 ite 173 1558 257 1556
1560 uext 173 1559 0 insn_beq._GEN_16 ; testbench.sv:2218.12-2269.4|testbench.sv:1451.15-1451.22
1561 eq 1 262 1168
1562 ite 173 1561 261 1559
1563 uext 173 1562 0 insn_beq._GEN_17 ; testbench.sv:2218.12-2269.4|testbench.sv:1452.15-1452.22
1564 eq 1 266 1168
1565 ite 173 1564 265 1562
1566 uext 173 1565 0 insn_beq._GEN_18 ; testbench.sv:2218.12-2269.4|testbench.sv:1453.15-1453.22
1567 eq 1 270 1168
1568 ite 173 1567 269 1565
1569 uext 173 1568 0 insn_beq._GEN_19 ; testbench.sv:2218.12-2269.4|testbench.sv:1454.15-1454.22
1570 uext 173 1512 0 insn_beq._GEN_2 ; testbench.sv:2218.12-2269.4|testbench.sv:1437.15-1437.21
1571 eq 1 274 1168
1572 ite 173 1571 273 1568
1573 uext 173 1572 0 insn_beq._GEN_20 ; testbench.sv:2218.12-2269.4|testbench.sv:1455.15-1455.22
1574 eq 1 278 1168
1575 ite 173 1574 277 1572
1576 uext 173 1575 0 insn_beq._GEN_21 ; testbench.sv:2218.12-2269.4|testbench.sv:1456.15-1456.22
1577 eq 1 282 1168
1578 ite 173 1577 281 1575
1579 uext 173 1578 0 insn_beq._GEN_22 ; testbench.sv:2218.12-2269.4|testbench.sv:1457.15-1457.22
1580 eq 1 286 1168
1581 ite 173 1580 285 1578
1582 uext 173 1581 0 insn_beq._GEN_23 ; testbench.sv:2218.12-2269.4|testbench.sv:1458.15-1458.22
1583 eq 1 290 1168
1584 ite 173 1583 289 1581
1585 uext 173 1584 0 insn_beq._GEN_24 ; testbench.sv:2218.12-2269.4|testbench.sv:1459.15-1459.22
1586 eq 1 294 1168
1587 ite 173 1586 293 1584
1588 uext 173 1587 0 insn_beq._GEN_25 ; testbench.sv:2218.12-2269.4|testbench.sv:1460.15-1460.22
1589 eq 1 298 1168
1590 ite 173 1589 297 1587
1591 uext 173 1590 0 insn_beq._GEN_26 ; testbench.sv:2218.12-2269.4|testbench.sv:1461.15-1461.22
1592 eq 1 302 1168
1593 ite 173 1592 301 1590
1594 uext 173 1593 0 insn_beq._GEN_27 ; testbench.sv:2218.12-2269.4|testbench.sv:1462.15-1462.22
1595 eq 1 306 1168
1596 ite 173 1595 305 1593
1597 uext 173 1596 0 insn_beq._GEN_28 ; testbench.sv:2218.12-2269.4|testbench.sv:1463.15-1463.22
1598 eq 1 310 1168
1599 ite 173 1598 309 1596
1600 uext 173 1599 0 insn_beq._GEN_29 ; testbench.sv:2218.12-2269.4|testbench.sv:1464.15-1464.22
1601 uext 173 1515 0 insn_beq._GEN_3 ; testbench.sv:2218.12-2269.4|testbench.sv:1438.15-1438.21
1602 eq 1 314 1168
1603 ite 173 1602 313 1599
1604 uext 173 1603 0 insn_beq._GEN_30 ; testbench.sv:2218.12-2269.4|testbench.sv:1465.15-1465.22
1605 eq 1 318 1168
1606 ite 173 1605 317 1603
1607 uext 173 1606 0 insn_beq._GEN_31 ; testbench.sv:2218.12-2269.4|testbench.sv:1466.15-1466.22
1608 uext 177 176 4
1609 eq 1 1608 1271
1610 ite 173 1609 175 174
1611 uext 173 1610 0 insn_beq._GEN_33 ; testbench.sv:2218.12-2269.4|testbench.sv:1467.15-1467.22
1612 uext 177 186 3
1613 eq 1 1612 1271
1614 ite 173 1613 184 1610
1615 uext 173 1614 0 insn_beq._GEN_34 ; testbench.sv:2218.12-2269.4|testbench.sv:1468.15-1468.22
1616 uext 177 191 3
1617 eq 1 1616 1271
1618 ite 173 1617 190 1614
1619 uext 173 1618 0 insn_beq._GEN_35 ; testbench.sv:2218.12-2269.4|testbench.sv:1469.15-1469.22
1620 uext 177 197 2
1621 eq 1 1620 1271
1622 ite 173 1621 195 1618
1623 uext 173 1622 0 insn_beq._GEN_36 ; testbench.sv:2218.12-2269.4|testbench.sv:1470.15-1470.22
1624 uext 177 202 2
1625 eq 1 1624 1271
1626 ite 173 1625 201 1622
1627 uext 173 1626 0 insn_beq._GEN_37 ; testbench.sv:2218.12-2269.4|testbench.sv:1471.15-1471.22
1628 uext 177 207 2
1629 eq 1 1628 1271
1630 ite 173 1629 206 1626
1631 uext 173 1630 0 insn_beq._GEN_38 ; testbench.sv:2218.12-2269.4|testbench.sv:1472.15-1472.22
1632 uext 177 212 2
1633 eq 1 1632 1271
1634 ite 173 1633 211 1630
1635 uext 173 1634 0 insn_beq._GEN_39 ; testbench.sv:2218.12-2269.4|testbench.sv:1473.15-1473.22
1636 uext 173 1518 0 insn_beq._GEN_4 ; testbench.sv:2218.12-2269.4|testbench.sv:1439.15-1439.21
1637 uext 177 218 1
1638 eq 1 1637 1271
1639 ite 173 1638 216 1634
1640 uext 173 1639 0 insn_beq._GEN_40 ; testbench.sv:2218.12-2269.4|testbench.sv:1474.15-1474.22
1641 uext 177 223 1
1642 eq 1 1641 1271
1643 ite 173 1642 222 1639
1644 uext 173 1643 0 insn_beq._GEN_41 ; testbench.sv:2218.12-2269.4|testbench.sv:1475.15-1475.22
1645 uext 177 228 1
1646 eq 1 1645 1271
1647 ite 173 1646 227 1643
1648 uext 173 1647 0 insn_beq._GEN_42 ; testbench.sv:2218.12-2269.4|testbench.sv:1476.15-1476.22
1649 uext 177 233 1
1650 eq 1 1649 1271
1651 ite 173 1650 232 1647
1652 uext 173 1651 0 insn_beq._GEN_43 ; testbench.sv:2218.12-2269.4|testbench.sv:1477.15-1477.22
1653 uext 177 238 1
1654 eq 1 1653 1271
1655 ite 173 1654 237 1651
1656 uext 173 1655 0 insn_beq._GEN_44 ; testbench.sv:2218.12-2269.4|testbench.sv:1478.15-1478.22
1657 uext 177 243 1
1658 eq 1 1657 1271
1659 ite 173 1658 242 1655
1660 uext 173 1659 0 insn_beq._GEN_45 ; testbench.sv:2218.12-2269.4|testbench.sv:1479.15-1479.22
1661 uext 177 248 1
1662 eq 1 1661 1271
1663 ite 173 1662 247 1659
1664 uext 173 1663 0 insn_beq._GEN_46 ; testbench.sv:2218.12-2269.4|testbench.sv:1480.15-1480.22
1665 uext 177 253 1
1666 eq 1 1665 1271
1667 ite 173 1666 252 1663
1668 uext 173 1667 0 insn_beq._GEN_47 ; testbench.sv:2218.12-2269.4|testbench.sv:1481.15-1481.22
1669 eq 1 258 1271
1670 ite 173 1669 257 1667
1671 uext 173 1670 0 insn_beq._GEN_48 ; testbench.sv:2218.12-2269.4|testbench.sv:1482.15-1482.22
1672 eq 1 262 1271
1673 ite 173 1672 261 1670
1674 uext 173 1673 0 insn_beq._GEN_49 ; testbench.sv:2218.12-2269.4|testbench.sv:1483.15-1483.22
1675 uext 173 1521 0 insn_beq._GEN_5 ; testbench.sv:2218.12-2269.4|testbench.sv:1440.15-1440.21
1676 eq 1 266 1271
1677 ite 173 1676 265 1673
1678 uext 173 1677 0 insn_beq._GEN_50 ; testbench.sv:2218.12-2269.4|testbench.sv:1484.15-1484.22
1679 eq 1 270 1271
1680 ite 173 1679 269 1677
1681 uext 173 1680 0 insn_beq._GEN_51 ; testbench.sv:2218.12-2269.4|testbench.sv:1485.15-1485.22
1682 eq 1 274 1271
1683 ite 173 1682 273 1680
1684 uext 173 1683 0 insn_beq._GEN_52 ; testbench.sv:2218.12-2269.4|testbench.sv:1486.15-1486.22
1685 eq 1 278 1271
1686 ite 173 1685 277 1683
1687 uext 173 1686 0 insn_beq._GEN_53 ; testbench.sv:2218.12-2269.4|testbench.sv:1487.15-1487.22
1688 eq 1 282 1271
1689 ite 173 1688 281 1686
1690 uext 173 1689 0 insn_beq._GEN_54 ; testbench.sv:2218.12-2269.4|testbench.sv:1488.15-1488.22
1691 eq 1 286 1271
1692 ite 173 1691 285 1689
1693 uext 173 1692 0 insn_beq._GEN_55 ; testbench.sv:2218.12-2269.4|testbench.sv:1489.15-1489.22
1694 eq 1 290 1271
1695 ite 173 1694 289 1692
1696 uext 173 1695 0 insn_beq._GEN_56 ; testbench.sv:2218.12-2269.4|testbench.sv:1490.15-1490.22
1697 eq 1 294 1271
1698 ite 173 1697 293 1695
1699 uext 173 1698 0 insn_beq._GEN_57 ; testbench.sv:2218.12-2269.4|testbench.sv:1491.15-1491.22
1700 eq 1 298 1271
1701 ite 173 1700 297 1698
1702 uext 173 1701 0 insn_beq._GEN_58 ; testbench.sv:2218.12-2269.4|testbench.sv:1492.15-1492.22
1703 eq 1 302 1271
1704 ite 173 1703 301 1701
1705 uext 173 1704 0 insn_beq._GEN_59 ; testbench.sv:2218.12-2269.4|testbench.sv:1493.15-1493.22
1706 uext 173 1524 0 insn_beq._GEN_6 ; testbench.sv:2218.12-2269.4|testbench.sv:1441.15-1441.21
1707 eq 1 306 1271
1708 ite 173 1707 305 1704
1709 uext 173 1708 0 insn_beq._GEN_60 ; testbench.sv:2218.12-2269.4|testbench.sv:1494.15-1494.22
1710 eq 1 310 1271
1711 ite 173 1710 309 1708
1712 uext 173 1711 0 insn_beq._GEN_61 ; testbench.sv:2218.12-2269.4|testbench.sv:1495.15-1495.22
1713 eq 1 314 1271
1714 ite 173 1713 313 1711
1715 uext 173 1714 0 insn_beq._GEN_62 ; testbench.sv:2218.12-2269.4|testbench.sv:1496.15-1496.22
1716 eq 1 318 1271
1717 ite 173 1716 317 1714
1718 uext 173 1717 0 insn_beq._GEN_63 ; testbench.sv:2218.12-2269.4|testbench.sv:1497.15-1497.22
1719 slice 217 322 11 8
1720 concat 177 1719 5
1721 slice 329 322 30 25
1722 concat 550 1721 1720
1723 slice 1 322 7 7
1724 concat 505 1723 1722
1725 slice 1 322 31 31
1726 concat 555 1725 1724
1727 slice 1 322 31 31
1728 concat 558 1727 1726
1729 slice 1 322 31 31
1730 concat 561 1729 1728
1731 slice 1 322 31 31
1732 concat 564 1731 1730
1733 slice 1 322 31 31
1734 concat 567 1733 1732
1735 slice 1 322 31 31
1736 concat 570 1735 1734
1737 slice 1 322 31 31
1738 concat 573 1737 1736
1739 slice 1 322 31 31
1740 concat 576 1739 1738
1741 slice 1 322 31 31
1742 concat 579 1741 1740
1743 slice 1 322 31 31
1744 concat 582 1743 1742
1745 slice 1 322 31 31
1746 concat 585 1745 1744
1747 slice 1 322 31 31
1748 concat 588 1747 1746
1749 slice 1 322 31 31
1750 concat 591 1749 1748
1751 slice 1 322 31 31
1752 concat 594 1751 1750
1753 slice 1 322 31 31
1754 concat 597 1753 1752
1755 slice 1 322 31 31
1756 concat 600 1755 1754
1757 slice 1 322 31 31
1758 concat 603 1757 1756
1759 slice 1 322 31 31
1760 concat 606 1759 1758
1761 slice 1 322 31 31
1762 concat 609 1761 1760
1763 slice 1 322 31 31
1764 concat 179 1763 1762
1765 slice 1 322 31 31
1766 concat 614 1765 1764
1767 slice 1 322 31 31
1768 concat 617 1767 1766
1769 slice 1 322 31 31
1770 concat 620 1769 1768
1771 slice 1 322 31 31
1772 concat 623 1771 1770
1773 slice 1 322 31 31
1774 concat 626 1773 1772
1775 slice 1 322 31 31
1776 concat 629 1775 1774
1777 slice 1 322 31 31
1778 concat 632 1777 1776
1779 slice 1 322 31 31
1780 concat 635 1779 1778
1781 slice 1 322 31 31
1782 concat 638 1781 1780
1783 slice 1 322 31 31
1784 concat 641 1783 1782
1785 slice 1 322 31 31
1786 concat 644 1785 1784
1787 slice 1 322 31 31
1788 concat 647 1787 1786
1789 slice 1 322 31 31
1790 concat 650 1789 1788
1791 slice 1 322 31 31
1792 concat 653 1791 1790
1793 slice 1 322 31 31
1794 concat 656 1793 1792
1795 slice 1 322 31 31
1796 concat 659 1795 1794
1797 slice 1 322 31 31
1798 concat 662 1797 1796
1799 slice 1 322 31 31
1800 concat 665 1799 1798
1801 slice 1 322 31 31
1802 concat 668 1801 1800
1803 slice 1 322 31 31
1804 concat 671 1803 1802
1805 slice 1 322 31 31
1806 concat 674 1805 1804
1807 slice 1 322 31 31
1808 concat 677 1807 1806
1809 slice 1 322 31 31
1810 concat 680 1809 1808
1811 slice 1 322 31 31
1812 concat 683 1811 1810
1813 slice 1 322 31 31
1814 concat 686 1813 1812
1815 slice 1 322 31 31
1816 concat 689 1815 1814
1817 slice 1 322 31 31
1818 concat 692 1817 1816
1819 slice 1 322 31 31
1820 concat 695 1819 1818
1821 slice 1 322 31 31
1822 concat 698 1821 1820
1823 slice 1 322 31 31
1824 concat 701 1823 1822
1825 slice 1 322 31 31
1826 concat 704 1825 1824
1827 slice 1 322 31 31
1828 concat 173 1827 1826
1829 uext 173 1828 0 insn_beq._GEN_64 ; testbench.sv:2218.12-2269.4|testbench.sv:1499.15-1499.22
1830 uext 173 1527 0 insn_beq._GEN_7 ; testbench.sv:2218.12-2269.4|testbench.sv:1442.15-1442.21
1831 uext 173 1530 0 insn_beq._GEN_8 ; testbench.sv:2218.12-2269.4|testbench.sv:1443.15-1443.21
1832 uext 173 1533 0 insn_beq._GEN_9 ; testbench.sv:2218.12-2269.4|testbench.sv:1444.15-1444.21
1833 slice 217 322 11 8
1834 concat 177 1833 5
1835 slice 329 322 30 25
1836 concat 550 1835 1834
1837 slice 1 322 7 7
1838 concat 505 1837 1836
1839 slice 1 322 31 31
1840 concat 555 1839 1838
1841 sext 173 1840 51
1842 add 173 1037 1841
1843 uext 173 1842 0 insn_beq._spec_pc_wdata_T_4 ; testbench.sv:2218.12-2269.4|testbench.sv:1500.15-1500.33
1844 uext 173 197 61
1845 add 173 1037 1844
1846 uext 173 1845 0 insn_beq._spec_pc_wdata_T_6 ; testbench.sv:2218.12-2269.4|testbench.sv:1501.15-1501.33
1847 uext 1 2 0 insn_beq.clock ; testbench.sv:2218.12-2269.4|testbench.sv:1376.17-1376.22
1848 eq 1 1606 1717
1849 uext 1 1848 0 insn_beq.cond ; testbench.sv:2218.12-2269.4|testbench.sv:1498.9-1498.13
1850 uext 196 1386 0 insn_beq.insn_funct3 ; testbench.sv:2218.12-2269.4|testbench.sv:1434.14-1434.25
1851 uext 555 1840 0 insn_beq.insn_imm ; testbench.sv:2218.12-2269.4|testbench.sv:1431.15-1431.23
1852 uext 327 328 0 insn_beq.insn_opcode ; testbench.sv:2218.12-2269.4|testbench.sv:1435.14-1435.25
1853 uext 179 322 0 insn_beq.io_in_insn ; testbench.sv:2218.12-2269.4|testbench.sv:1378.17-1378.27
1854 uext 179 542 0 insn_beq.io_in_mem_addr ; testbench.sv:2218.12-2269.4|testbench.sv:1382.17-1382.31
1855 uext 173 1034 0 insn_beq.io_in_mem_wdata ; testbench.sv:2218.12-2269.4|testbench.sv:1383.17-1383.32
1856 uext 173 1037 0 insn_beq.io_in_pc_rdata ; testbench.sv:2218.12-2269.4|testbench.sv:1379.17-1379.31
1857 uext 177 323 0 insn_beq.io_in_rd_addr ; testbench.sv:2218.12-2269.4|testbench.sv:1380.17-1380.30
1858 uext 173 1045 0 insn_beq.io_in_rd_wdata ; testbench.sv:2218.12-2269.4|testbench.sv:1381.17-1381.31
1859 uext 173 174 0 insn_beq.io_in_regs_0 ; testbench.sv:2218.12-2269.4|testbench.sv:1384.17-1384.29
1860 uext 173 175 0 insn_beq.io_in_regs_1 ; testbench.sv:2218.12-2269.4|testbench.sv:1385.17-1385.29
1861 uext 173 227 0 insn_beq.io_in_regs_10 ; testbench.sv:2218.12-2269.4|testbench.sv:1394.17-1394.30
1862 uext 173 232 0 insn_beq.io_in_regs_11 ; testbench.sv:2218.12-2269.4|testbench.sv:1395.17-1395.30
1863 uext 173 237 0 insn_beq.io_in_regs_12 ; testbench.sv:2218.12-2269.4|testbench.sv:1396.17-1396.30
1864 uext 173 242 0 insn_beq.io_in_regs_13 ; testbench.sv:2218.12-2269.4|testbench.sv:1397.17-1397.30
1865 uext 173 247 0 insn_beq.io_in_regs_14 ; testbench.sv:2218.12-2269.4|testbench.sv:1398.17-1398.30
1866 uext 173 252 0 insn_beq.io_in_regs_15 ; testbench.sv:2218.12-2269.4|testbench.sv:1399.17-1399.30
1867 uext 173 257 0 insn_beq.io_in_regs_16 ; testbench.sv:2218.12-2269.4|testbench.sv:1400.17-1400.30
1868 uext 173 261 0 insn_beq.io_in_regs_17 ; testbench.sv:2218.12-2269.4|testbench.sv:1401.17-1401.30
1869 uext 173 265 0 insn_beq.io_in_regs_18 ; testbench.sv:2218.12-2269.4|testbench.sv:1402.17-1402.30
1870 uext 173 269 0 insn_beq.io_in_regs_19 ; testbench.sv:2218.12-2269.4|testbench.sv:1403.17-1403.30
1871 uext 173 184 0 insn_beq.io_in_regs_2 ; testbench.sv:2218.12-2269.4|testbench.sv:1386.17-1386.29
1872 uext 173 273 0 insn_beq.io_in_regs_20 ; testbench.sv:2218.12-2269.4|testbench.sv:1404.17-1404.30
1873 uext 173 277 0 insn_beq.io_in_regs_21 ; testbench.sv:2218.12-2269.4|testbench.sv:1405.17-1405.30
1874 uext 173 281 0 insn_beq.io_in_regs_22 ; testbench.sv:2218.12-2269.4|testbench.sv:1406.17-1406.30
1875 uext 173 285 0 insn_beq.io_in_regs_23 ; testbench.sv:2218.12-2269.4|testbench.sv:1407.17-1407.30
1876 uext 173 289 0 insn_beq.io_in_regs_24 ; testbench.sv:2218.12-2269.4|testbench.sv:1408.17-1408.30
1877 uext 173 293 0 insn_beq.io_in_regs_25 ; testbench.sv:2218.12-2269.4|testbench.sv:1409.17-1409.30
1878 uext 173 297 0 insn_beq.io_in_regs_26 ; testbench.sv:2218.12-2269.4|testbench.sv:1410.17-1410.30
1879 uext 173 301 0 insn_beq.io_in_regs_27 ; testbench.sv:2218.12-2269.4|testbench.sv:1411.17-1411.30
1880 uext 173 305 0 insn_beq.io_in_regs_28 ; testbench.sv:2218.12-2269.4|testbench.sv:1412.17-1412.30
1881 uext 173 309 0 insn_beq.io_in_regs_29 ; testbench.sv:2218.12-2269.4|testbench.sv:1413.17-1413.30
1882 uext 173 190 0 insn_beq.io_in_regs_3 ; testbench.sv:2218.12-2269.4|testbench.sv:1387.17-1387.29
1883 uext 173 313 0 insn_beq.io_in_regs_30 ; testbench.sv:2218.12-2269.4|testbench.sv:1414.17-1414.30
1884 uext 173 317 0 insn_beq.io_in_regs_31 ; testbench.sv:2218.12-2269.4|testbench.sv:1415.17-1415.30
1885 uext 173 195 0 insn_beq.io_in_regs_4 ; testbench.sv:2218.12-2269.4|testbench.sv:1388.17-1388.29
1886 uext 173 201 0 insn_beq.io_in_regs_5 ; testbench.sv:2218.12-2269.4|testbench.sv:1389.17-1389.29
1887 uext 173 206 0 insn_beq.io_in_regs_6 ; testbench.sv:2218.12-2269.4|testbench.sv:1390.17-1390.29
1888 uext 173 211 0 insn_beq.io_in_regs_7 ; testbench.sv:2218.12-2269.4|testbench.sv:1391.17-1391.29
1889 uext 173 216 0 insn_beq.io_in_regs_8 ; testbench.sv:2218.12-2269.4|testbench.sv:1392.17-1392.29
1890 uext 173 222 0 insn_beq.io_in_regs_9 ; testbench.sv:2218.12-2269.4|testbench.sv:1393.17-1393.29
1891 uext 179 542 0 insn_beq.io_spec_out_mem_addr ; testbench.sv:2218.12-2269.4|testbench.sv:1424.17-1424.37
1892 uext 173 1034 0 insn_beq.io_spec_out_mem_wdata ; testbench.sv:2218.12-2269.4|testbench.sv:1425.17-1425.38
1893 ite 173 1848 1842 1845
1894 uext 173 1893 0 insn_beq.io_spec_out_pc_wdata ; testbench.sv:2218.12-2269.4|testbench.sv:1423.17-1423.37
1895 uext 177 323 0 insn_beq.io_spec_out_rd_addr ; testbench.sv:2218.12-2269.4|testbench.sv:1421.17-1421.36
1896 uext 173 1045 0 insn_beq.io_spec_out_rd_wdata ; testbench.sv:2218.12-2269.4|testbench.sv:1422.17-1422.37
1897 uext 177 1168 0 insn_beq.io_spec_out_rs1_addr ; testbench.sv:2218.12-2269.4|testbench.sv:1417.17-1417.37
1898 uext 173 1606 0 insn_beq.io_spec_out_rs1_rdata ; testbench.sv:2218.12-2269.4|testbench.sv:1419.17-1419.38
1899 uext 177 1271 0 insn_beq.io_spec_out_rs2_addr ; testbench.sv:2218.12-2269.4|testbench.sv:1418.17-1418.37
1900 uext 173 1717 0 insn_beq.io_spec_out_rs2_rdata ; testbench.sv:2218.12-2269.4|testbench.sv:1420.17-1420.38
1901 redor 1 1386
1902 not 1 1901
1903 eq 1 328 1112
1904 and 1 1902 1903
1905 uext 1 1904 0 insn_beq.io_spec_out_valid ; testbench.sv:2218.12-2269.4|testbench.sv:1416.17-1416.34
1906 uext 1 3 0 insn_beq.reset ; testbench.sv:2218.12-2269.4|testbench.sv:1377.17-1377.22
1907 uext 1 2 0 insn_beq.resetCounter_clk ; testbench.sv:2218.12-2269.4|testbench.sv:1427.9-1427.25
1908 uext 1 3 0 insn_beq.resetCounter_reset ; testbench.sv:2218.12-2269.4|testbench.sv:1428.9-1428.27
1909 uext 177 1168 0 insn_beq.spec_rs1_addr ; testbench.sv:2218.12-2269.4|testbench.sv:1433.14-1433.27
1910 uext 177 1271 0 insn_beq.spec_rs2_addr ; testbench.sv:2218.12-2269.4|testbench.sv:1432.14-1432.27
1911 uext 1 2 0 insn_beq_clock ; testbench.sv:1864.9-1864.23
1912 uext 179 322 0 insn_beq_io_in_insn ; testbench.sv:1866.15-1866.34
1913 uext 179 542 0 insn_beq_io_in_mem_addr ; testbench.sv:1870.15-1870.38
1914 uext 173 1034 0 insn_beq_io_in_mem_wdata ; testbench.sv:1871.15-1871.39
1915 uext 173 1037 0 insn_beq_io_in_pc_rdata ; testbench.sv:1867.15-1867.38
1916 uext 177 323 0 insn_beq_io_in_rd_addr ; testbench.sv:1868.14-1868.36
1917 uext 173 1045 0 insn_beq_io_in_rd_wdata ; testbench.sv:1869.15-1869.38
1918 uext 173 174 0 insn_beq_io_in_regs_0 ; testbench.sv:1872.15-1872.36
1919 uext 173 175 0 insn_beq_io_in_regs_1 ; testbench.sv:1873.15-1873.36
1920 uext 173 227 0 insn_beq_io_in_regs_10 ; testbench.sv:1882.15-1882.37
1921 uext 173 232 0 insn_beq_io_in_regs_11 ; testbench.sv:1883.15-1883.37
1922 uext 173 237 0 insn_beq_io_in_regs_12 ; testbench.sv:1884.15-1884.37
1923 uext 173 242 0 insn_beq_io_in_regs_13 ; testbench.sv:1885.15-1885.37
1924 uext 173 247 0 insn_beq_io_in_regs_14 ; testbench.sv:1886.15-1886.37
1925 uext 173 252 0 insn_beq_io_in_regs_15 ; testbench.sv:1887.15-1887.37
1926 uext 173 257 0 insn_beq_io_in_regs_16 ; testbench.sv:1888.15-1888.37
1927 uext 173 261 0 insn_beq_io_in_regs_17 ; testbench.sv:1889.15-1889.37
1928 uext 173 265 0 insn_beq_io_in_regs_18 ; testbench.sv:1890.15-1890.37
1929 uext 173 269 0 insn_beq_io_in_regs_19 ; testbench.sv:1891.15-1891.37
1930 uext 173 184 0 insn_beq_io_in_regs_2 ; testbench.sv:1874.15-1874.36
1931 uext 173 273 0 insn_beq_io_in_regs_20 ; testbench.sv:1892.15-1892.37
1932 uext 173 277 0 insn_beq_io_in_regs_21 ; testbench.sv:1893.15-1893.37
1933 uext 173 281 0 insn_beq_io_in_regs_22 ; testbench.sv:1894.15-1894.37
1934 uext 173 285 0 insn_beq_io_in_regs_23 ; testbench.sv:1895.15-1895.37
1935 uext 173 289 0 insn_beq_io_in_regs_24 ; testbench.sv:1896.15-1896.37
1936 uext 173 293 0 insn_beq_io_in_regs_25 ; testbench.sv:1897.15-1897.37
1937 uext 173 297 0 insn_beq_io_in_regs_26 ; testbench.sv:1898.15-1898.37
1938 uext 173 301 0 insn_beq_io_in_regs_27 ; testbench.sv:1899.15-1899.37
1939 uext 173 305 0 insn_beq_io_in_regs_28 ; testbench.sv:1900.15-1900.37
1940 uext 173 309 0 insn_beq_io_in_regs_29 ; testbench.sv:1901.15-1901.37
1941 uext 173 190 0 insn_beq_io_in_regs_3 ; testbench.sv:1875.15-1875.36
1942 uext 173 313 0 insn_beq_io_in_regs_30 ; testbench.sv:1902.15-1902.37
1943 uext 173 317 0 insn_beq_io_in_regs_31 ; testbench.sv:1903.15-1903.37
1944 uext 173 195 0 insn_beq_io_in_regs_4 ; testbench.sv:1876.15-1876.36
1945 uext 173 201 0 insn_beq_io_in_regs_5 ; testbench.sv:1877.15-1877.36
1946 uext 173 206 0 insn_beq_io_in_regs_6 ; testbench.sv:1878.15-1878.36
1947 uext 173 211 0 insn_beq_io_in_regs_7 ; testbench.sv:1879.15-1879.36
1948 uext 173 216 0 insn_beq_io_in_regs_8 ; testbench.sv:1880.15-1880.36
1949 uext 173 222 0 insn_beq_io_in_regs_9 ; testbench.sv:1881.15-1881.36
1950 uext 179 542 0 insn_beq_io_spec_out_mem_addr ; testbench.sv:1912.15-1912.44
1951 uext 173 1034 0 insn_beq_io_spec_out_mem_wdata ; testbench.sv:1913.15-1913.45
1952 uext 173 1893 0 insn_beq_io_spec_out_pc_wdata ; testbench.sv:1911.15-1911.44
1953 uext 177 323 0 insn_beq_io_spec_out_rd_addr ; testbench.sv:1909.14-1909.42
1954 uext 173 1045 0 insn_beq_io_spec_out_rd_wdata ; testbench.sv:1910.15-1910.44
1955 uext 177 1168 0 insn_beq_io_spec_out_rs1_addr ; testbench.sv:1905.14-1905.43
1956 uext 173 1606 0 insn_beq_io_spec_out_rs1_rdata ; testbench.sv:1907.15-1907.45
1957 uext 177 1271 0 insn_beq_io_spec_out_rs2_addr ; testbench.sv:1906.14-1906.43
1958 uext 173 1717 0 insn_beq_io_spec_out_rs2_rdata ; testbench.sv:1908.15-1908.45
1959 uext 1 1904 0 insn_beq_io_spec_out_valid ; testbench.sv:1904.9-1904.35
1960 uext 1 3 0 insn_beq_reset ; testbench.sv:1865.9-1865.23
1961 and 1 988 1452
1962 state 1 insn_check.resetCounter.flag
1963 init 1 1962 5
1964 and 1 1961 1962
1965 uext 1 1964 0 insn_check._GEN_10 ; testbench.sv:2116.14-2140.4|testbench.sv:1065.9-1065.16
1966 uext 1 1961 0 insn_check._T ; testbench.sv:2116.14-2140.4|testbench.sv:1061.9-1061.11
1967 redor 1 1168
1968 not 1 1967
1969 uext 1 1968 0 insn_check._T_1 ; testbench.sv:2116.14-2140.4|testbench.sv:1062.9-1062.13
1970 not 1 3
1971 uext 1 1970 0 insn_check._T_4 ; testbench.sv:2116.14-2140.4|testbench.sv:1063.9-1063.13
1972 redor 1 1271
1973 not 1 1972
1974 uext 1 1973 0 insn_check._T_6 ; testbench.sv:2116.14-2140.4|testbench.sv:1064.9-1064.13
1975 uext 1 2 0 insn_check.clock ; testbench.sv:2116.14-2140.4|testbench.sv:1033.17-1033.22
1976 uext 179 542 0 insn_check.io_model_out_mem_addr ; testbench.sv:2116.14-2140.4|testbench.sv:1043.17-1043.38
1977 uext 173 1034 0 insn_check.io_model_out_mem_wdata ; testbench.sv:2116.14-2140.4|testbench.sv:1044.17-1044.39
1978 uext 173 1040 0 insn_check.io_model_out_pc_wdata ; testbench.sv:2116.14-2140.4|testbench.sv:1036.17-1036.38
1979 uext 177 323 0 insn_check.io_model_out_rd_addr ; testbench.sv:2116.14-2140.4|testbench.sv:1041.17-1041.37
1980 uext 173 1045 0 insn_check.io_model_out_rd_wdata ; testbench.sv:2116.14-2140.4|testbench.sv:1042.17-1042.38
1981 uext 173 174 0 insn_check.io_model_out_regs_0 ; testbench.sv:2116.14-2140.4|testbench.sv:1045.17-1045.36
1982 uext 177 1081 0 insn_check.io_model_out_rs1_addr ; testbench.sv:2116.14-2140.4|testbench.sv:1037.17-1037.38
1983 uext 173 1084 0 insn_check.io_model_out_rs1_rdata ; testbench.sv:2116.14-2140.4|testbench.sv:1039.17-1039.39
1984 uext 177 1087 0 insn_check.io_model_out_rs2_addr ; testbench.sv:2116.14-2140.4|testbench.sv:1038.17-1038.38
1985 uext 173 1090 0 insn_check.io_model_out_rs2_rdata ; testbench.sv:2116.14-2140.4|testbench.sv:1040.17-1040.39
1986 uext 1 988 0 insn_check.io_model_out_valid ; testbench.sv:2116.14-2140.4|testbench.sv:1035.17-1035.35
1987 uext 179 542 0 insn_check.io_spec_out_mem_addr ; testbench.sv:2116.14-2140.4|testbench.sv:1054.17-1054.37
1988 uext 173 1034 0 insn_check.io_spec_out_mem_wdata ; testbench.sv:2116.14-2140.4|testbench.sv:1055.17-1055.38
1989 uext 173 1433 0 insn_check.io_spec_out_pc_wdata ; testbench.sv:2116.14-2140.4|testbench.sv:1053.17-1053.37
1990 uext 177 323 0 insn_check.io_spec_out_rd_addr ; testbench.sv:2116.14-2140.4|testbench.sv:1051.17-1051.36
1991 uext 173 1439 0 insn_check.io_spec_out_rd_wdata ; testbench.sv:2116.14-2140.4|testbench.sv:1052.17-1052.37
1992 uext 177 1168 0 insn_check.io_spec_out_rs1_addr ; testbench.sv:2116.14-2140.4|testbench.sv:1047.17-1047.37
1993 uext 173 1268 0 insn_check.io_spec_out_rs1_rdata ; testbench.sv:2116.14-2140.4|testbench.sv:1049.17-1049.38
1994 uext 177 1271 0 insn_check.io_spec_out_rs2_addr ; testbench.sv:2116.14-2140.4|testbench.sv:1048.17-1048.37
1995 uext 173 1380 0 insn_check.io_spec_out_rs2_rdata ; testbench.sv:2116.14-2140.4|testbench.sv:1050.17-1050.38
1996 uext 1 1452 0 insn_check.io_spec_out_valid ; testbench.sv:2116.14-2140.4|testbench.sv:1046.17-1046.34
1997 uext 1 3 0 insn_check.reset ; testbench.sv:2116.14-2140.4|testbench.sv:1034.17-1034.22
1998 uext 1 2 0 insn_check.resetCounter.clk ; testbench.sv:2116.14-2140.4|ResetCounter.sv:3.11-3.14|testbench.sv:1067.16-1072.4
1999 uext 1 1962 0 insn_check.resetCounter.notChaos ; testbench.sv:2116.14-2140.4|ResetCounter.sv:6.12-6.20|testbench.sv:1067.16-1072.4
2000 uext 1 3 0 insn_check.resetCounter.reset ; testbench.sv:2116.14-2140.4|ResetCounter.sv:4.11-4.16|testbench.sv:1067.16-1072.4
2001 uext 1 2 0 insn_check.resetCounter_clk ; testbench.sv:2116.14-2140.4|testbench.sv:1057.9-1057.25
2002 uext 1 1962 0 insn_check.resetCounter_notChaos ; testbench.sv:2116.14-2140.4|testbench.sv:1060.9-1060.30
2003 uext 1 3 0 insn_check.resetCounter_reset ; testbench.sv:2116.14-2140.4|testbench.sv:1058.9-1058.27
2004 redor 1 1386
2005 not 1 2004
2006 uext 327 191 5
2007 eq 1 328 2006
2008 and 1 2005 2007
2009 and 1 988 2008
2010 state 1 insn_check_1.resetCounter.flag
2011 init 1 2010 5
2012 and 1 2009 2010
2013 uext 1 2012 0 insn_check_1._GEN_10 ; testbench.sv:2193.14-2217.4|testbench.sv:1065.9-1065.16
2014 uext 1 2009 0 insn_check_1._T ; testbench.sv:2193.14-2217.4|testbench.sv:1061.9-1061.11
2015 redor 1 1168
2016 not 1 2015
2017 uext 1 2016 0 insn_check_1._T_1 ; testbench.sv:2193.14-2217.4|testbench.sv:1062.9-1062.13
2018 not 1 3
2019 uext 1 2018 0 insn_check_1._T_4 ; testbench.sv:2193.14-2217.4|testbench.sv:1063.9-1063.13
2020 redor 1 1087
2021 not 1 2020
2022 uext 1 2021 0 insn_check_1._T_6 ; testbench.sv:2193.14-2217.4|testbench.sv:1064.9-1064.13
2023 uext 1 2 0 insn_check_1.clock ; testbench.sv:2193.14-2217.4|testbench.sv:1033.17-1033.22
2024 uext 179 542 0 insn_check_1.io_model_out_mem_addr ; testbench.sv:2193.14-2217.4|testbench.sv:1043.17-1043.38
2025 uext 173 1034 0 insn_check_1.io_model_out_mem_wdata ; testbench.sv:2193.14-2217.4|testbench.sv:1044.17-1044.39
2026 uext 173 1040 0 insn_check_1.io_model_out_pc_wdata ; testbench.sv:2193.14-2217.4|testbench.sv:1036.17-1036.38
2027 uext 177 323 0 insn_check_1.io_model_out_rd_addr ; testbench.sv:2193.14-2217.4|testbench.sv:1041.17-1041.37
2028 uext 173 1045 0 insn_check_1.io_model_out_rd_wdata ; testbench.sv:2193.14-2217.4|testbench.sv:1042.17-1042.38
2029 uext 173 174 0 insn_check_1.io_model_out_regs_0 ; testbench.sv:2193.14-2217.4|testbench.sv:1045.17-1045.36
2030 uext 177 1081 0 insn_check_1.io_model_out_rs1_addr ; testbench.sv:2193.14-2217.4|testbench.sv:1037.17-1037.38
2031 uext 173 1084 0 insn_check_1.io_model_out_rs1_rdata ; testbench.sv:2193.14-2217.4|testbench.sv:1039.17-1039.39
2032 uext 177 1087 0 insn_check_1.io_model_out_rs2_addr ; testbench.sv:2193.14-2217.4|testbench.sv:1038.17-1038.38
2033 uext 173 1090 0 insn_check_1.io_model_out_rs2_rdata ; testbench.sv:2193.14-2217.4|testbench.sv:1040.17-1040.39
2034 uext 1 988 0 insn_check_1.io_model_out_valid ; testbench.sv:2193.14-2217.4|testbench.sv:1035.17-1035.35
2035 uext 177 176 4
2036 eq 1 2035 1168
2037 ite 173 2036 175 174
2038 uext 177 186 3
2039 eq 1 2038 1168
2040 ite 173 2039 184 2037
2041 uext 177 191 3
2042 eq 1 2041 1168
2043 ite 173 2042 190 2040
2044 uext 177 197 2
2045 eq 1 2044 1168
2046 ite 173 2045 195 2043
2047 uext 177 202 2
2048 eq 1 2047 1168
2049 ite 173 2048 201 2046
2050 uext 177 207 2
2051 eq 1 2050 1168
2052 ite 173 2051 206 2049
2053 uext 177 212 2
2054 eq 1 2053 1168
2055 ite 173 2054 211 2052
2056 uext 177 218 1
2057 eq 1 2056 1168
2058 ite 173 2057 216 2055
2059 uext 177 223 1
2060 eq 1 2059 1168
2061 ite 173 2060 222 2058
2062 uext 177 228 1
2063 eq 1 2062 1168
2064 ite 173 2063 227 2061
2065 uext 177 233 1
2066 eq 1 2065 1168
2067 ite 173 2066 232 2064
2068 uext 177 238 1
2069 eq 1 2068 1168
2070 ite 173 2069 237 2067
2071 uext 177 243 1
2072 eq 1 2071 1168
2073 ite 173 2072 242 2070
2074 uext 177 248 1
2075 eq 1 2074 1168
2076 ite 173 2075 247 2073
2077 uext 177 253 1
2078 eq 1 2077 1168
2079 ite 173 2078 252 2076
2080 eq 1 258 1168
2081 ite 173 2080 257 2079
2082 eq 1 262 1168
2083 ite 173 2082 261 2081
2084 eq 1 266 1168
2085 ite 173 2084 265 2083
2086 eq 1 270 1168
2087 ite 173 2086 269 2085
2088 eq 1 274 1168
2089 ite 173 2088 273 2087
2090 eq 1 278 1168
2091 ite 173 2090 277 2089
2092 eq 1 282 1168
2093 ite 173 2092 281 2091
2094 eq 1 286 1168
2095 ite 173 2094 285 2093
2096 eq 1 290 1168
2097 ite 173 2096 289 2095
2098 eq 1 294 1168
2099 ite 173 2098 293 2097
2100 eq 1 298 1168
2101 ite 173 2100 297 2099
2102 eq 1 302 1168
2103 ite 173 2102 301 2101
2104 eq 1 306 1168
2105 ite 173 2104 305 2103
2106 eq 1 310 1168
2107 ite 173 2106 309 2105
2108 eq 1 314 1168
2109 ite 173 2108 313 2107
2110 eq 1 318 1168
2111 ite 173 2110 317 2109
2112 slice 179 2111 31 0
2113 slice 505 322 31 20
2114 sext 179 2113 20
2115 add 179 2112 2114
2116 uext 179 2115 0 insn_check_1.io_spec_out_mem_addr ; testbench.sv:2193.14-2217.4|testbench.sv:1054.17-1054.37
2117 uext 173 1034 0 insn_check_1.io_spec_out_mem_wdata ; testbench.sv:2193.14-2217.4|testbench.sv:1055.17-1055.38
2118 uext 173 197 61
2119 add 173 1037 2118
2120 uext 173 2119 0 insn_check_1.io_spec_out_pc_wdata ; testbench.sv:2193.14-2217.4|testbench.sv:1053.17-1053.37
2121 uext 177 323 0 insn_check_1.io_spec_out_rd_addr ; testbench.sv:2193.14-2217.4|testbench.sv:1051.17-1051.36
2122 slice 179 321 31 0
2123 redor 1 323
2124 ite 179 2123 2122 533
2125 concat 173 533 2124
2126 uext 173 2125 0 insn_check_1.io_spec_out_rd_wdata ; testbench.sv:2193.14-2217.4|testbench.sv:1052.17-1052.37
2127 uext 177 1168 0 insn_check_1.io_spec_out_rs1_addr ; testbench.sv:2193.14-2217.4|testbench.sv:1047.17-1047.37
2128 uext 173 2111 0 insn_check_1.io_spec_out_rs1_rdata ; testbench.sv:2193.14-2217.4|testbench.sv:1049.17-1049.38
2129 uext 177 1087 0 insn_check_1.io_spec_out_rs2_addr ; testbench.sv:2193.14-2217.4|testbench.sv:1048.17-1048.37
2130 uext 173 1090 0 insn_check_1.io_spec_out_rs2_rdata ; testbench.sv:2193.14-2217.4|testbench.sv:1050.17-1050.38
2131 uext 1 2008 0 insn_check_1.io_spec_out_valid ; testbench.sv:2193.14-2217.4|testbench.sv:1046.17-1046.34
2132 uext 1 3 0 insn_check_1.reset ; testbench.sv:2193.14-2217.4|testbench.sv:1034.17-1034.22
2133 uext 1 2 0 insn_check_1.resetCounter.clk ; testbench.sv:2193.14-2217.4|ResetCounter.sv:3.11-3.14|testbench.sv:1067.16-1072.4
2134 uext 1 2010 0 insn_check_1.resetCounter.notChaos ; testbench.sv:2193.14-2217.4|ResetCounter.sv:6.12-6.20|testbench.sv:1067.16-1072.4
2135 uext 1 3 0 insn_check_1.resetCounter.reset ; testbench.sv:2193.14-2217.4|ResetCounter.sv:4.11-4.16|testbench.sv:1067.16-1072.4
2136 uext 1 2 0 insn_check_1.resetCounter_clk ; testbench.sv:2193.14-2217.4|testbench.sv:1057.9-1057.25
2137 uext 1 2010 0 insn_check_1.resetCounter_notChaos ; testbench.sv:2193.14-2217.4|testbench.sv:1060.9-1060.30
2138 uext 1 3 0 insn_check_1.resetCounter_reset ; testbench.sv:2193.14-2217.4|testbench.sv:1058.9-1058.27
2139 uext 1 2 0 insn_check_1_clock ; testbench.sv:1841.9-1841.27
2140 uext 179 542 0 insn_check_1_io_model_out_mem_addr ; testbench.sv:1851.15-1851.49
2141 uext 173 1034 0 insn_check_1_io_model_out_mem_wdata ; testbench.sv:1852.15-1852.50
2142 uext 173 1040 0 insn_check_1_io_model_out_pc_wdata ; testbench.sv:1844.15-1844.49
2143 uext 177 323 0 insn_check_1_io_model_out_rd_addr ; testbench.sv:1849.14-1849.47
2144 uext 173 1045 0 insn_check_1_io_model_out_rd_wdata ; testbench.sv:1850.15-1850.49
2145 uext 173 174 0 insn_check_1_io_model_out_regs_0 ; testbench.sv:1853.15-1853.47
2146 uext 177 1081 0 insn_check_1_io_model_out_rs1_addr ; testbench.sv:1845.14-1845.48
2147 uext 173 1084 0 insn_check_1_io_model_out_rs1_rdata ; testbench.sv:1847.15-1847.50
2148 uext 177 1087 0 insn_check_1_io_model_out_rs2_addr ; testbench.sv:1846.14-1846.48
2149 uext 173 1090 0 insn_check_1_io_model_out_rs2_rdata ; testbench.sv:1848.15-1848.50
2150 uext 1 988 0 insn_check_1_io_model_out_valid ; testbench.sv:1843.9-1843.40
2151 uext 179 2115 0 insn_check_1_io_spec_out_mem_addr ; testbench.sv:1862.15-1862.48
2152 uext 173 1034 0 insn_check_1_io_spec_out_mem_wdata ; testbench.sv:1863.15-1863.49
2153 uext 173 2119 0 insn_check_1_io_spec_out_pc_wdata ; testbench.sv:1861.15-1861.48
2154 uext 177 323 0 insn_check_1_io_spec_out_rd_addr ; testbench.sv:1859.14-1859.46
2155 uext 173 2125 0 insn_check_1_io_spec_out_rd_wdata ; testbench.sv:1860.15-1860.48
2156 uext 177 1168 0 insn_check_1_io_spec_out_rs1_addr ; testbench.sv:1855.14-1855.47
2157 uext 173 2111 0 insn_check_1_io_spec_out_rs1_rdata ; testbench.sv:1857.15-1857.49
2158 uext 177 1087 0 insn_check_1_io_spec_out_rs2_addr ; testbench.sv:1856.14-1856.47
2159 uext 173 1090 0 insn_check_1_io_spec_out_rs2_rdata ; testbench.sv:1858.15-1858.49
2160 uext 1 2008 0 insn_check_1_io_spec_out_valid ; testbench.sv:1854.9-1854.39
2161 uext 1 3 0 insn_check_1_reset ; testbench.sv:1842.9-1842.27
2162 and 1 988 1904
2163 state 1 insn_check_2.resetCounter.flag
2164 init 1 2163 5
2165 and 1 2162 2163
2166 uext 1 2165 0 insn_check_2._GEN_10 ; testbench.sv:2270.14-2294.4|testbench.sv:1065.9-1065.16
2167 uext 1 2162 0 insn_check_2._T ; testbench.sv:2270.14-2294.4|testbench.sv:1061.9-1061.11
2168 redor 1 1168
2169 not 1 2168
2170 uext 1 2169 0 insn_check_2._T_1 ; testbench.sv:2270.14-2294.4|testbench.sv:1062.9-1062.13
2171 not 1 3
2172 uext 1 2171 0 insn_check_2._T_4 ; testbench.sv:2270.14-2294.4|testbench.sv:1063.9-1063.13
2173 redor 1 1271
2174 not 1 2173
2175 uext 1 2174 0 insn_check_2._T_6 ; testbench.sv:2270.14-2294.4|testbench.sv:1064.9-1064.13
2176 uext 1 2 0 insn_check_2.clock ; testbench.sv:2270.14-2294.4|testbench.sv:1033.17-1033.22
2177 uext 179 542 0 insn_check_2.io_model_out_mem_addr ; testbench.sv:2270.14-2294.4|testbench.sv:1043.17-1043.38
2178 uext 173 1034 0 insn_check_2.io_model_out_mem_wdata ; testbench.sv:2270.14-2294.4|testbench.sv:1044.17-1044.39
2179 uext 173 1040 0 insn_check_2.io_model_out_pc_wdata ; testbench.sv:2270.14-2294.4|testbench.sv:1036.17-1036.38
2180 uext 177 323 0 insn_check_2.io_model_out_rd_addr ; testbench.sv:2270.14-2294.4|testbench.sv:1041.17-1041.37
2181 uext 173 1045 0 insn_check_2.io_model_out_rd_wdata ; testbench.sv:2270.14-2294.4|testbench.sv:1042.17-1042.38
2182 uext 173 174 0 insn_check_2.io_model_out_regs_0 ; testbench.sv:2270.14-2294.4|testbench.sv:1045.17-1045.36
2183 uext 177 1081 0 insn_check_2.io_model_out_rs1_addr ; testbench.sv:2270.14-2294.4|testbench.sv:1037.17-1037.38
2184 uext 173 1084 0 insn_check_2.io_model_out_rs1_rdata ; testbench.sv:2270.14-2294.4|testbench.sv:1039.17-1039.39
2185 uext 177 1087 0 insn_check_2.io_model_out_rs2_addr ; testbench.sv:2270.14-2294.4|testbench.sv:1038.17-1038.38
2186 uext 173 1090 0 insn_check_2.io_model_out_rs2_rdata ; testbench.sv:2270.14-2294.4|testbench.sv:1040.17-1040.39
2187 uext 1 988 0 insn_check_2.io_model_out_valid ; testbench.sv:2270.14-2294.4|testbench.sv:1035.17-1035.35
2188 uext 179 542 0 insn_check_2.io_spec_out_mem_addr ; testbench.sv:2270.14-2294.4|testbench.sv:1054.17-1054.37
2189 uext 173 1034 0 insn_check_2.io_spec_out_mem_wdata ; testbench.sv:2270.14-2294.4|testbench.sv:1055.17-1055.38
2190 uext 173 1893 0 insn_check_2.io_spec_out_pc_wdata ; testbench.sv:2270.14-2294.4|testbench.sv:1053.17-1053.37
2191 uext 177 323 0 insn_check_2.io_spec_out_rd_addr ; testbench.sv:2270.14-2294.4|testbench.sv:1051.17-1051.36
2192 uext 173 1045 0 insn_check_2.io_spec_out_rd_wdata ; testbench.sv:2270.14-2294.4|testbench.sv:1052.17-1052.37
2193 uext 177 1168 0 insn_check_2.io_spec_out_rs1_addr ; testbench.sv:2270.14-2294.4|testbench.sv:1047.17-1047.37
2194 uext 173 1606 0 insn_check_2.io_spec_out_rs1_rdata ; testbench.sv:2270.14-2294.4|testbench.sv:1049.17-1049.38
2195 uext 177 1271 0 insn_check_2.io_spec_out_rs2_addr ; testbench.sv:2270.14-2294.4|testbench.sv:1048.17-1048.37
2196 uext 173 1717 0 insn_check_2.io_spec_out_rs2_rdata ; testbench.sv:2270.14-2294.4|testbench.sv:1050.17-1050.38
2197 uext 1 1904 0 insn_check_2.io_spec_out_valid ; testbench.sv:2270.14-2294.4|testbench.sv:1046.17-1046.34
2198 uext 1 3 0 insn_check_2.reset ; testbench.sv:2270.14-2294.4|testbench.sv:1034.17-1034.22
2199 uext 1 2 0 insn_check_2.resetCounter.clk ; testbench.sv:2270.14-2294.4|ResetCounter.sv:3.11-3.14|testbench.sv:1067.16-1072.4
2200 uext 1 2163 0 insn_check_2.resetCounter.notChaos ; testbench.sv:2270.14-2294.4|ResetCounter.sv:6.12-6.20|testbench.sv:1067.16-1072.4
2201 uext 1 3 0 insn_check_2.resetCounter.reset ; testbench.sv:2270.14-2294.4|ResetCounter.sv:4.11-4.16|testbench.sv:1067.16-1072.4
2202 uext 1 2 0 insn_check_2.resetCounter_clk ; testbench.sv:2270.14-2294.4|testbench.sv:1057.9-1057.25
2203 uext 1 2163 0 insn_check_2.resetCounter_notChaos ; testbench.sv:2270.14-2294.4|testbench.sv:1060.9-1060.30
2204 uext 1 3 0 insn_check_2.resetCounter_reset ; testbench.sv:2270.14-2294.4|testbench.sv:1058.9-1058.27
2205 uext 1 2 0 insn_check_2_clock ; testbench.sv:1914.9-1914.27
2206 uext 179 542 0 insn_check_2_io_model_out_mem_addr ; testbench.sv:1924.15-1924.49
2207 uext 173 1034 0 insn_check_2_io_model_out_mem_wdata ; testbench.sv:1925.15-1925.50
2208 uext 173 1040 0 insn_check_2_io_model_out_pc_wdata ; testbench.sv:1917.15-1917.49
2209 uext 177 323 0 insn_check_2_io_model_out_rd_addr ; testbench.sv:1922.14-1922.47
2210 uext 173 1045 0 insn_check_2_io_model_out_rd_wdata ; testbench.sv:1923.15-1923.49
2211 uext 173 174 0 insn_check_2_io_model_out_regs_0 ; testbench.sv:1926.15-1926.47
2212 uext 177 1081 0 insn_check_2_io_model_out_rs1_addr ; testbench.sv:1918.14-1918.48
2213 uext 173 1084 0 insn_check_2_io_model_out_rs1_rdata ; testbench.sv:1920.15-1920.50
2214 uext 177 1087 0 insn_check_2_io_model_out_rs2_addr ; testbench.sv:1919.14-1919.48
2215 uext 173 1090 0 insn_check_2_io_model_out_rs2_rdata ; testbench.sv:1921.15-1921.50
2216 uext 1 988 0 insn_check_2_io_model_out_valid ; testbench.sv:1916.9-1916.40
2217 uext 179 542 0 insn_check_2_io_spec_out_mem_addr ; testbench.sv:1935.15-1935.48
2218 uext 173 1034 0 insn_check_2_io_spec_out_mem_wdata ; testbench.sv:1936.15-1936.49
2219 uext 173 1893 0 insn_check_2_io_spec_out_pc_wdata ; testbench.sv:1934.15-1934.48
2220 uext 177 323 0 insn_check_2_io_spec_out_rd_addr ; testbench.sv:1932.14-1932.46
2221 uext 173 1045 0 insn_check_2_io_spec_out_rd_wdata ; testbench.sv:1933.15-1933.48
2222 uext 177 1168 0 insn_check_2_io_spec_out_rs1_addr ; testbench.sv:1928.14-1928.47
2223 uext 173 1606 0 insn_check_2_io_spec_out_rs1_rdata ; testbench.sv:1930.15-1930.49
2224 uext 177 1271 0 insn_check_2_io_spec_out_rs2_addr ; testbench.sv:1929.14-1929.47
2225 uext 173 1717 0 insn_check_2_io_spec_out_rs2_rdata ; testbench.sv:1931.15-1931.49
2226 uext 1 1904 0 insn_check_2_io_spec_out_valid ; testbench.sv:1927.9-1927.39
2227 uext 1 3 0 insn_check_2_reset ; testbench.sv:1915.9-1915.27
2228 redor 1 1386
2229 not 1 2228
2230 uext 327 478 1
2231 eq 1 328 2230
2232 and 1 2229 2231
2233 and 1 988 2232
2234 state 1 insn_check_3.resetCounter.flag
2235 init 1 2234 5
2236 and 1 2233 2234
2237 uext 1 2236 0 insn_check_3._GEN_10 ; testbench.sv:2348.14-2372.4|testbench.sv:1065.9-1065.16
2238 uext 1 2233 0 insn_check_3._T ; testbench.sv:2348.14-2372.4|testbench.sv:1061.9-1061.11
2239 redor 1 1168
2240 not 1 2239
2241 uext 1 2240 0 insn_check_3._T_1 ; testbench.sv:2348.14-2372.4|testbench.sv:1062.9-1062.13
2242 not 1 3
2243 uext 1 2242 0 insn_check_3._T_4 ; testbench.sv:2348.14-2372.4|testbench.sv:1063.9-1063.13
2244 redor 1 1087
2245 not 1 2244
2246 uext 1 2245 0 insn_check_3._T_6 ; testbench.sv:2348.14-2372.4|testbench.sv:1064.9-1064.13
2247 uext 1 2 0 insn_check_3.clock ; testbench.sv:2348.14-2372.4|testbench.sv:1033.17-1033.22
2248 uext 179 542 0 insn_check_3.io_model_out_mem_addr ; testbench.sv:2348.14-2372.4|testbench.sv:1043.17-1043.38
2249 uext 173 1034 0 insn_check_3.io_model_out_mem_wdata ; testbench.sv:2348.14-2372.4|testbench.sv:1044.17-1044.39
2250 uext 173 1040 0 insn_check_3.io_model_out_pc_wdata ; testbench.sv:2348.14-2372.4|testbench.sv:1036.17-1036.38
2251 uext 177 323 0 insn_check_3.io_model_out_rd_addr ; testbench.sv:2348.14-2372.4|testbench.sv:1041.17-1041.37
2252 uext 173 1045 0 insn_check_3.io_model_out_rd_wdata ; testbench.sv:2348.14-2372.4|testbench.sv:1042.17-1042.38
2253 uext 173 174 0 insn_check_3.io_model_out_regs_0 ; testbench.sv:2348.14-2372.4|testbench.sv:1045.17-1045.36
2254 uext 177 1081 0 insn_check_3.io_model_out_rs1_addr ; testbench.sv:2348.14-2372.4|testbench.sv:1037.17-1037.38
2255 uext 173 1084 0 insn_check_3.io_model_out_rs1_rdata ; testbench.sv:2348.14-2372.4|testbench.sv:1039.17-1039.39
2256 uext 177 1087 0 insn_check_3.io_model_out_rs2_addr ; testbench.sv:2348.14-2372.4|testbench.sv:1038.17-1038.38
2257 uext 173 1090 0 insn_check_3.io_model_out_rs2_rdata ; testbench.sv:2348.14-2372.4|testbench.sv:1040.17-1040.39
2258 uext 1 988 0 insn_check_3.io_model_out_valid ; testbench.sv:2348.14-2372.4|testbench.sv:1035.17-1035.35
2259 slice 179 174 31 0
2260 slice 179 175 31 0
2261 uext 177 176 4
2262 eq 1 2261 1168
2263 ite 179 2262 2260 2259
2264 slice 179 184 31 0
2265 uext 177 186 3
2266 eq 1 2265 1168
2267 ite 179 2266 2264 2263
2268 slice 179 190 31 0
2269 uext 177 191 3
2270 eq 1 2269 1168
2271 ite 179 2270 2268 2267
2272 slice 179 195 31 0
2273 uext 177 197 2
2274 eq 1 2273 1168
2275 ite 179 2274 2272 2271
2276 slice 179 201 31 0
2277 uext 177 202 2
2278 eq 1 2277 1168
2279 ite 179 2278 2276 2275
2280 slice 179 206 31 0
2281 uext 177 207 2
2282 eq 1 2281 1168
2283 ite 179 2282 2280 2279
2284 slice 179 211 31 0
2285 uext 177 212 2
2286 eq 1 2285 1168
2287 ite 179 2286 2284 2283
2288 slice 179 216 31 0
2289 uext 177 218 1
2290 eq 1 2289 1168
2291 ite 179 2290 2288 2287
2292 slice 179 222 31 0
2293 uext 177 223 1
2294 eq 1 2293 1168
2295 ite 179 2294 2292 2291
2296 slice 179 227 31 0
2297 uext 177 228 1
2298 eq 1 2297 1168
2299 ite 179 2298 2296 2295
2300 slice 179 232 31 0
2301 uext 177 233 1
2302 eq 1 2301 1168
2303 ite 179 2302 2300 2299
2304 slice 179 237 31 0
2305 uext 177 238 1
2306 eq 1 2305 1168
2307 ite 179 2306 2304 2303
2308 slice 179 242 31 0
2309 uext 177 243 1
2310 eq 1 2309 1168
2311 ite 179 2310 2308 2307
2312 slice 179 247 31 0
2313 uext 177 248 1
2314 eq 1 2313 1168
2315 ite 179 2314 2312 2311
2316 slice 179 252 31 0
2317 uext 177 253 1
2318 eq 1 2317 1168
2319 ite 179 2318 2316 2315
2320 slice 179 257 31 0
2321 eq 1 258 1168
2322 ite 179 2321 2320 2319
2323 slice 179 261 31 0
2324 eq 1 262 1168
2325 ite 179 2324 2323 2322
2326 slice 179 265 31 0
2327 eq 1 266 1168
2328 ite 179 2327 2326 2325
2329 slice 179 269 31 0
2330 eq 1 270 1168
2331 ite 179 2330 2329 2328
2332 slice 179 273 31 0
2333 eq 1 274 1168
2334 ite 179 2333 2332 2331
2335 slice 179 277 31 0
2336 eq 1 278 1168
2337 ite 179 2336 2335 2334
2338 slice 179 281 31 0
2339 eq 1 282 1168
2340 ite 179 2339 2338 2337
2341 slice 179 285 31 0
2342 eq 1 286 1168
2343 ite 179 2342 2341 2340
2344 slice 179 289 31 0
2345 eq 1 290 1168
2346 ite 179 2345 2344 2343
2347 slice 179 293 31 0
2348 eq 1 294 1168
2349 ite 179 2348 2347 2346
2350 slice 179 297 31 0
2351 eq 1 298 1168
2352 ite 179 2351 2350 2349
2353 slice 179 301 31 0
2354 eq 1 302 1168
2355 ite 179 2354 2353 2352
2356 slice 179 305 31 0
2357 eq 1 306 1168
2358 ite 179 2357 2356 2355
2359 slice 179 309 31 0
2360 eq 1 310 1168
2361 ite 179 2360 2359 2358
2362 slice 179 313 31 0
2363 eq 1 314 1168
2364 ite 179 2363 2362 2361
2365 slice 179 317 31 0
2366 eq 1 318 1168
2367 ite 179 2366 2365 2364
2368 slice 177 322 11 7
2369 slice 327 322 31 25
2370 concat 505 2369 2368
2371 sext 179 2370 20
2372 add 179 2367 2371
2373 uext 179 2372 0 insn_check_3.io_spec_out_mem_addr ; testbench.sv:2348.14-2372.4|testbench.sv:1054.17-1054.37
2374 uext 177 176 4
2375 eq 1 2374 1271
2376 ite 173 2375 175 174
2377 uext 177 186 3
2378 eq 1 2377 1271
2379 ite 173 2378 184 2376
2380 uext 177 191 3
2381 eq 1 2380 1271
2382 ite 173 2381 190 2379
2383 uext 177 197 2
2384 eq 1 2383 1271
2385 ite 173 2384 195 2382
2386 uext 177 202 2
2387 eq 1 2386 1271
2388 ite 173 2387 201 2385
2389 uext 177 207 2
2390 eq 1 2389 1271
2391 ite 173 2390 206 2388
2392 uext 177 212 2
2393 eq 1 2392 1271
2394 ite 173 2393 211 2391
2395 uext 177 218 1
2396 eq 1 2395 1271
2397 ite 173 2396 216 2394
2398 uext 177 223 1
2399 eq 1 2398 1271
2400 ite 173 2399 222 2397
2401 uext 177 228 1
2402 eq 1 2401 1271
2403 ite 173 2402 227 2400
2404 uext 177 233 1
2405 eq 1 2404 1271
2406 ite 173 2405 232 2403
2407 uext 177 238 1
2408 eq 1 2407 1271
2409 ite 173 2408 237 2406
2410 uext 177 243 1
2411 eq 1 2410 1271
2412 ite 173 2411 242 2409
2413 uext 177 248 1
2414 eq 1 2413 1271
2415 ite 173 2414 247 2412
2416 uext 177 253 1
2417 eq 1 2416 1271
2418 ite 173 2417 252 2415
2419 eq 1 258 1271
2420 ite 173 2419 257 2418
2421 eq 1 262 1271
2422 ite 173 2421 261 2420
2423 eq 1 266 1271
2424 ite 173 2423 265 2422
2425 eq 1 270 1271
2426 ite 173 2425 269 2424
2427 eq 1 274 1271
2428 ite 173 2427 273 2426
2429 eq 1 278 1271
2430 ite 173 2429 277 2428
2431 eq 1 282 1271
2432 ite 173 2431 281 2430
2433 eq 1 286 1271
2434 ite 173 2433 285 2432
2435 eq 1 290 1271
2436 ite 173 2435 289 2434
2437 eq 1 294 1271
2438 ite 173 2437 293 2436
2439 eq 1 298 1271
2440 ite 173 2439 297 2438
2441 eq 1 302 1271
2442 ite 173 2441 301 2440
2443 eq 1 306 1271
2444 ite 173 2443 305 2442
2445 eq 1 310 1271
2446 ite 173 2445 309 2444
2447 eq 1 314 1271
2448 ite 173 2447 313 2446
2449 eq 1 318 1271
2450 ite 173 2449 317 2448
2451 uext 173 2450 0 insn_check_3.io_spec_out_mem_wdata ; testbench.sv:2348.14-2372.4|testbench.sv:1055.17-1055.38
2452 uext 173 197 61
2453 add 173 1037 2452
2454 uext 173 2453 0 insn_check_3.io_spec_out_pc_wdata ; testbench.sv:2348.14-2372.4|testbench.sv:1053.17-1053.37
2455 uext 177 323 0 insn_check_3.io_spec_out_rd_addr ; testbench.sv:2348.14-2372.4|testbench.sv:1051.17-1051.36
2456 uext 173 1045 0 insn_check_3.io_spec_out_rd_wdata ; testbench.sv:2348.14-2372.4|testbench.sv:1052.17-1052.37
2457 uext 177 1168 0 insn_check_3.io_spec_out_rs1_addr ; testbench.sv:2348.14-2372.4|testbench.sv:1047.17-1047.37
2458 uext 173 1084 0 insn_check_3.io_spec_out_rs1_rdata ; testbench.sv:2348.14-2372.4|testbench.sv:1049.17-1049.38
2459 uext 177 1087 0 insn_check_3.io_spec_out_rs2_addr ; testbench.sv:2348.14-2372.4|testbench.sv:1048.17-1048.37
2460 uext 173 1090 0 insn_check_3.io_spec_out_rs2_rdata ; testbench.sv:2348.14-2372.4|testbench.sv:1050.17-1050.38
2461 uext 1 2232 0 insn_check_3.io_spec_out_valid ; testbench.sv:2348.14-2372.4|testbench.sv:1046.17-1046.34
2462 uext 1 3 0 insn_check_3.reset ; testbench.sv:2348.14-2372.4|testbench.sv:1034.17-1034.22
2463 uext 1 2 0 insn_check_3.resetCounter.clk ; testbench.sv:2348.14-2372.4|ResetCounter.sv:3.11-3.14|testbench.sv:1067.16-1072.4
2464 uext 1 2234 0 insn_check_3.resetCounter.notChaos ; testbench.sv:2348.14-2372.4|ResetCounter.sv:6.12-6.20|testbench.sv:1067.16-1072.4
2465 uext 1 3 0 insn_check_3.resetCounter.reset ; testbench.sv:2348.14-2372.4|ResetCounter.sv:4.11-4.16|testbench.sv:1067.16-1072.4
2466 uext 1 2 0 insn_check_3.resetCounter_clk ; testbench.sv:2348.14-2372.4|testbench.sv:1057.9-1057.25
2467 uext 1 2234 0 insn_check_3.resetCounter_notChaos ; testbench.sv:2348.14-2372.4|testbench.sv:1060.9-1060.30
2468 uext 1 3 0 insn_check_3.resetCounter_reset ; testbench.sv:2348.14-2372.4|testbench.sv:1058.9-1058.27
2469 uext 1 2 0 insn_check_3_clock ; testbench.sv:1988.9-1988.27
2470 uext 179 542 0 insn_check_3_io_model_out_mem_addr ; testbench.sv:1998.15-1998.49
2471 uext 173 1034 0 insn_check_3_io_model_out_mem_wdata ; testbench.sv:1999.15-1999.50
2472 uext 173 1040 0 insn_check_3_io_model_out_pc_wdata ; testbench.sv:1991.15-1991.49
2473 uext 177 323 0 insn_check_3_io_model_out_rd_addr ; testbench.sv:1996.14-1996.47
2474 uext 173 1045 0 insn_check_3_io_model_out_rd_wdata ; testbench.sv:1997.15-1997.49
2475 uext 173 174 0 insn_check_3_io_model_out_regs_0 ; testbench.sv:2000.15-2000.47
2476 uext 177 1081 0 insn_check_3_io_model_out_rs1_addr ; testbench.sv:1992.14-1992.48
2477 uext 173 1084 0 insn_check_3_io_model_out_rs1_rdata ; testbench.sv:1994.15-1994.50
2478 uext 177 1087 0 insn_check_3_io_model_out_rs2_addr ; testbench.sv:1993.14-1993.48
2479 uext 173 1090 0 insn_check_3_io_model_out_rs2_rdata ; testbench.sv:1995.15-1995.50
2480 uext 1 988 0 insn_check_3_io_model_out_valid ; testbench.sv:1990.9-1990.40
2481 uext 179 2372 0 insn_check_3_io_spec_out_mem_addr ; testbench.sv:2009.15-2009.48
2482 uext 173 2450 0 insn_check_3_io_spec_out_mem_wdata ; testbench.sv:2010.15-2010.49
2483 uext 173 2453 0 insn_check_3_io_spec_out_pc_wdata ; testbench.sv:2008.15-2008.48
2484 uext 177 323 0 insn_check_3_io_spec_out_rd_addr ; testbench.sv:2006.14-2006.46
2485 uext 173 1045 0 insn_check_3_io_spec_out_rd_wdata ; testbench.sv:2007.15-2007.48
2486 uext 177 1168 0 insn_check_3_io_spec_out_rs1_addr ; testbench.sv:2002.14-2002.47
2487 uext 173 1084 0 insn_check_3_io_spec_out_rs1_rdata ; testbench.sv:2004.15-2004.49
2488 uext 177 1087 0 insn_check_3_io_spec_out_rs2_addr ; testbench.sv:2003.14-2003.47
2489 uext 173 1090 0 insn_check_3_io_spec_out_rs2_rdata ; testbench.sv:2005.15-2005.49
2490 uext 1 2232 0 insn_check_3_io_spec_out_valid ; testbench.sv:2001.9-2001.39
2491 uext 1 3 0 insn_check_3_reset ; testbench.sv:1989.9-1989.27
2492 uext 1 2 0 insn_check_clock ; testbench.sv:1768.9-1768.25
2493 uext 179 542 0 insn_check_io_model_out_mem_addr ; testbench.sv:1778.15-1778.47
2494 uext 173 1034 0 insn_check_io_model_out_mem_wdata ; testbench.sv:1779.15-1779.48
2495 uext 173 1040 0 insn_check_io_model_out_pc_wdata ; testbench.sv:1771.15-1771.47
2496 uext 177 323 0 insn_check_io_model_out_rd_addr ; testbench.sv:1776.14-1776.45
2497 uext 173 1045 0 insn_check_io_model_out_rd_wdata ; testbench.sv:1777.15-1777.47
2498 uext 173 174 0 insn_check_io_model_out_regs_0 ; testbench.sv:1780.15-1780.45
2499 uext 177 1081 0 insn_check_io_model_out_rs1_addr ; testbench.sv:1772.14-1772.46
2500 uext 173 1084 0 insn_check_io_model_out_rs1_rdata ; testbench.sv:1774.15-1774.48
2501 uext 177 1087 0 insn_check_io_model_out_rs2_addr ; testbench.sv:1773.14-1773.46
2502 uext 173 1090 0 insn_check_io_model_out_rs2_rdata ; testbench.sv:1775.15-1775.48
2503 uext 1 988 0 insn_check_io_model_out_valid ; testbench.sv:1770.9-1770.38
2504 uext 179 542 0 insn_check_io_spec_out_mem_addr ; testbench.sv:1789.15-1789.46
2505 uext 173 1034 0 insn_check_io_spec_out_mem_wdata ; testbench.sv:1790.15-1790.47
2506 uext 173 1433 0 insn_check_io_spec_out_pc_wdata ; testbench.sv:1788.15-1788.46
2507 uext 177 323 0 insn_check_io_spec_out_rd_addr ; testbench.sv:1786.14-1786.44
2508 uext 173 1439 0 insn_check_io_spec_out_rd_wdata ; testbench.sv:1787.15-1787.46
2509 uext 177 1168 0 insn_check_io_spec_out_rs1_addr ; testbench.sv:1782.14-1782.45
2510 uext 173 1268 0 insn_check_io_spec_out_rs1_rdata ; testbench.sv:1784.15-1784.47
2511 uext 177 1271 0 insn_check_io_spec_out_rs2_addr ; testbench.sv:1783.14-1783.45
2512 uext 173 1380 0 insn_check_io_spec_out_rs2_rdata ; testbench.sv:1785.15-1785.47
2513 uext 1 1452 0 insn_check_io_spec_out_valid ; testbench.sv:1781.9-1781.37
2514 uext 1 3 0 insn_check_reset ; testbench.sv:1769.9-1769.25
2515 uext 173 2037 0 insn_ld._GEN_1 ; testbench.sv:2141.11-2192.4|testbench.sv:1321.15-1321.21
2516 uext 173 2064 0 insn_ld._GEN_10 ; testbench.sv:2141.11-2192.4|testbench.sv:1330.15-1330.22
2517 uext 173 2067 0 insn_ld._GEN_11 ; testbench.sv:2141.11-2192.4|testbench.sv:1331.15-1331.22
2518 uext 173 2070 0 insn_ld._GEN_12 ; testbench.sv:2141.11-2192.4|testbench.sv:1332.15-1332.22
2519 uext 173 2073 0 insn_ld._GEN_13 ; testbench.sv:2141.11-2192.4|testbench.sv:1333.15-1333.22
2520 uext 173 2076 0 insn_ld._GEN_14 ; testbench.sv:2141.11-2192.4|testbench.sv:1334.15-1334.22
2521 uext 173 2079 0 insn_ld._GEN_15 ; testbench.sv:2141.11-2192.4|testbench.sv:1335.15-1335.22
2522 uext 173 2081 0 insn_ld._GEN_16 ; testbench.sv:2141.11-2192.4|testbench.sv:1336.15-1336.22
2523 uext 173 2083 0 insn_ld._GEN_17 ; testbench.sv:2141.11-2192.4|testbench.sv:1337.15-1337.22
2524 uext 173 2085 0 insn_ld._GEN_18 ; testbench.sv:2141.11-2192.4|testbench.sv:1338.15-1338.22
2525 uext 173 2087 0 insn_ld._GEN_19 ; testbench.sv:2141.11-2192.4|testbench.sv:1339.15-1339.22
2526 uext 173 2040 0 insn_ld._GEN_2 ; testbench.sv:2141.11-2192.4|testbench.sv:1322.15-1322.21
2527 uext 173 2089 0 insn_ld._GEN_20 ; testbench.sv:2141.11-2192.4|testbench.sv:1340.15-1340.22
2528 uext 173 2091 0 insn_ld._GEN_21 ; testbench.sv:2141.11-2192.4|testbench.sv:1341.15-1341.22
2529 uext 173 2093 0 insn_ld._GEN_22 ; testbench.sv:2141.11-2192.4|testbench.sv:1342.15-1342.22
2530 uext 173 2095 0 insn_ld._GEN_23 ; testbench.sv:2141.11-2192.4|testbench.sv:1343.15-1343.22
2531 uext 173 2097 0 insn_ld._GEN_24 ; testbench.sv:2141.11-2192.4|testbench.sv:1344.15-1344.22
2532 uext 173 2099 0 insn_ld._GEN_25 ; testbench.sv:2141.11-2192.4|testbench.sv:1345.15-1345.22
2533 uext 173 2101 0 insn_ld._GEN_26 ; testbench.sv:2141.11-2192.4|testbench.sv:1346.15-1346.22
2534 uext 173 2103 0 insn_ld._GEN_27 ; testbench.sv:2141.11-2192.4|testbench.sv:1347.15-1347.22
2535 uext 173 2105 0 insn_ld._GEN_28 ; testbench.sv:2141.11-2192.4|testbench.sv:1348.15-1348.22
2536 uext 173 2107 0 insn_ld._GEN_29 ; testbench.sv:2141.11-2192.4|testbench.sv:1349.15-1349.22
2537 uext 173 2043 0 insn_ld._GEN_3 ; testbench.sv:2141.11-2192.4|testbench.sv:1323.15-1323.21
2538 uext 173 2109 0 insn_ld._GEN_30 ; testbench.sv:2141.11-2192.4|testbench.sv:1350.15-1350.22
2539 input 173
2540 and 173 2539 531
2541 or 173 2540 2125
2542 uext 173 2541 0 insn_ld._GEN_32 ; testbench.sv:2141.11-2192.4|testbench.sv:1354.15-1354.22
2543 slice 505 322 31 20
2544 slice 1 322 31 31
2545 concat 555 2544 2543
2546 slice 1 322 31 31
2547 concat 558 2546 2545
2548 slice 1 322 31 31
2549 concat 561 2548 2547
2550 slice 1 322 31 31
2551 concat 564 2550 2549
2552 slice 1 322 31 31
2553 concat 567 2552 2551
2554 slice 1 322 31 31
2555 concat 570 2554 2553
2556 slice 1 322 31 31
2557 concat 573 2556 2555
2558 slice 1 322 31 31
2559 concat 576 2558 2557
2560 slice 1 322 31 31
2561 concat 579 2560 2559
2562 slice 1 322 31 31
2563 concat 582 2562 2561
2564 slice 1 322 31 31
2565 concat 585 2564 2563
2566 slice 1 322 31 31
2567 concat 588 2566 2565
2568 slice 1 322 31 31
2569 concat 591 2568 2567
2570 slice 1 322 31 31
2571 concat 594 2570 2569
2572 slice 1 322 31 31
2573 concat 597 2572 2571
2574 slice 1 322 31 31
2575 concat 600 2574 2573
2576 slice 1 322 31 31
2577 concat 603 2576 2575
2578 slice 1 322 31 31
2579 concat 606 2578 2577
2580 slice 1 322 31 31
2581 concat 609 2580 2579
2582 slice 1 322 31 31
2583 concat 179 2582 2581
2584 slice 1 322 31 31
2585 concat 614 2584 2583
2586 slice 1 322 31 31
2587 concat 617 2586 2585
2588 slice 1 322 31 31
2589 concat 620 2588 2587
2590 slice 1 322 31 31
2591 concat 623 2590 2589
2592 slice 1 322 31 31
2593 concat 626 2592 2591
2594 slice 1 322 31 31
2595 concat 629 2594 2593
2596 slice 1 322 31 31
2597 concat 632 2596 2595
2598 slice 1 322 31 31
2599 concat 635 2598 2597
2600 slice 1 322 31 31
2601 concat 638 2600 2599
2602 slice 1 322 31 31
2603 concat 641 2602 2601
2604 slice 1 322 31 31
2605 concat 644 2604 2603
2606 slice 1 322 31 31
2607 concat 647 2606 2605
2608 slice 1 322 31 31
2609 concat 650 2608 2607
2610 slice 1 322 31 31
2611 concat 653 2610 2609
2612 slice 1 322 31 31
2613 concat 656 2612 2611
2614 slice 1 322 31 31
2615 concat 659 2614 2613
2616 slice 1 322 31 31
2617 concat 662 2616 2615
2618 slice 1 322 31 31
2619 concat 665 2618 2617
2620 slice 1 322 31 31
2621 concat 668 2620 2619
2622 slice 1 322 31 31
2623 concat 671 2622 2621
2624 slice 1 322 31 31
2625 concat 674 2624 2623
2626 slice 1 322 31 31
2627 concat 677 2626 2625
2628 slice 1 322 31 31
2629 concat 680 2628 2627
2630 slice 1 322 31 31
2631 concat 683 2630 2629
2632 slice 1 322 31 31
2633 concat 686 2632 2631
2634 slice 1 322 31 31
2635 concat 689 2634 2633
2636 slice 1 322 31 31
2637 concat 692 2636 2635
2638 slice 1 322 31 31
2639 concat 695 2638 2637
2640 slice 1 322 31 31
2641 concat 698 2640 2639
2642 slice 1 322 31 31
2643 concat 701 2642 2641
2644 slice 1 322 31 31
2645 concat 704 2644 2643
2646 slice 1 322 31 31
2647 concat 173 2646 2645
2648 uext 173 2647 0 insn_ld._GEN_33 ; testbench.sv:2141.11-2192.4|testbench.sv:1352.15-1352.22
2649 uext 173 2046 0 insn_ld._GEN_4 ; testbench.sv:2141.11-2192.4|testbench.sv:1324.15-1324.21
2650 uext 173 2049 0 insn_ld._GEN_5 ; testbench.sv:2141.11-2192.4|testbench.sv:1325.15-1325.21
2651 uext 173 2052 0 insn_ld._GEN_6 ; testbench.sv:2141.11-2192.4|testbench.sv:1326.15-1326.21
2652 uext 173 2055 0 insn_ld._GEN_7 ; testbench.sv:2141.11-2192.4|testbench.sv:1327.15-1327.21
2653 uext 173 2058 0 insn_ld._GEN_8 ; testbench.sv:2141.11-2192.4|testbench.sv:1328.15-1328.21
2654 uext 173 2061 0 insn_ld._GEN_9 ; testbench.sv:2141.11-2192.4|testbench.sv:1329.15-1329.21
2655 uext 173 2111 0 insn_ld._spec_mem_addr_T ; testbench.sv:2141.11-2192.4|testbench.sv:1351.15-1351.31
2656 uext 1 2 0 insn_ld.clock ; testbench.sv:2141.11-2192.4|testbench.sv:1261.17-1261.22
2657 uext 196 1386 0 insn_ld.insn_funct3 ; testbench.sv:2141.11-2192.4|testbench.sv:1318.14-1318.25
2658 uext 505 2113 0 insn_ld.insn_imm ; testbench.sv:2141.11-2192.4|testbench.sv:1316.15-1316.23
2659 uext 327 328 0 insn_ld.insn_opcode ; testbench.sv:2141.11-2192.4|testbench.sv:1320.14-1320.25
2660 uext 177 323 0 insn_ld.insn_rd ; testbench.sv:2141.11-2192.4|testbench.sv:1319.14-1319.21
2661 uext 177 1168 0 insn_ld.insn_rs1 ; testbench.sv:2141.11-2192.4|testbench.sv:1317.14-1317.22
2662 uext 179 322 0 insn_ld.io_in_insn ; testbench.sv:2141.11-2192.4|testbench.sv:1263.17-1263.27
2663 uext 173 321 0 insn_ld.io_in_mem_rdata ; testbench.sv:2141.11-2192.4|testbench.sv:1267.17-1267.32
2664 uext 173 1034 0 insn_ld.io_in_mem_wdata ; testbench.sv:2141.11-2192.4|testbench.sv:1268.17-1268.32
2665 uext 173 1037 0 insn_ld.io_in_pc_rdata ; testbench.sv:2141.11-2192.4|testbench.sv:1264.17-1264.31
2666 uext 173 174 0 insn_ld.io_in_regs_0 ; testbench.sv:2141.11-2192.4|testbench.sv:1269.17-1269.29
2667 uext 173 175 0 insn_ld.io_in_regs_1 ; testbench.sv:2141.11-2192.4|testbench.sv:1270.17-1270.29
2668 uext 173 227 0 insn_ld.io_in_regs_10 ; testbench.sv:2141.11-2192.4|testbench.sv:1279.17-1279.30
2669 uext 173 232 0 insn_ld.io_in_regs_11 ; testbench.sv:2141.11-2192.4|testbench.sv:1280.17-1280.30
2670 uext 173 237 0 insn_ld.io_in_regs_12 ; testbench.sv:2141.11-2192.4|testbench.sv:1281.17-1281.30
2671 uext 173 242 0 insn_ld.io_in_regs_13 ; testbench.sv:2141.11-2192.4|testbench.sv:1282.17-1282.30
2672 uext 173 247 0 insn_ld.io_in_regs_14 ; testbench.sv:2141.11-2192.4|testbench.sv:1283.17-1283.30
2673 uext 173 252 0 insn_ld.io_in_regs_15 ; testbench.sv:2141.11-2192.4|testbench.sv:1284.17-1284.30
2674 uext 173 257 0 insn_ld.io_in_regs_16 ; testbench.sv:2141.11-2192.4|testbench.sv:1285.17-1285.30
2675 uext 173 261 0 insn_ld.io_in_regs_17 ; testbench.sv:2141.11-2192.4|testbench.sv:1286.17-1286.30
2676 uext 173 265 0 insn_ld.io_in_regs_18 ; testbench.sv:2141.11-2192.4|testbench.sv:1287.17-1287.30
2677 uext 173 269 0 insn_ld.io_in_regs_19 ; testbench.sv:2141.11-2192.4|testbench.sv:1288.17-1288.30
2678 uext 173 184 0 insn_ld.io_in_regs_2 ; testbench.sv:2141.11-2192.4|testbench.sv:1271.17-1271.29
2679 uext 173 273 0 insn_ld.io_in_regs_20 ; testbench.sv:2141.11-2192.4|testbench.sv:1289.17-1289.30
2680 uext 173 277 0 insn_ld.io_in_regs_21 ; testbench.sv:2141.11-2192.4|testbench.sv:1290.17-1290.30
2681 uext 173 281 0 insn_ld.io_in_regs_22 ; testbench.sv:2141.11-2192.4|testbench.sv:1291.17-1291.30
2682 uext 173 285 0 insn_ld.io_in_regs_23 ; testbench.sv:2141.11-2192.4|testbench.sv:1292.17-1292.30
2683 uext 173 289 0 insn_ld.io_in_regs_24 ; testbench.sv:2141.11-2192.4|testbench.sv:1293.17-1293.30
2684 uext 173 293 0 insn_ld.io_in_regs_25 ; testbench.sv:2141.11-2192.4|testbench.sv:1294.17-1294.30
2685 uext 173 297 0 insn_ld.io_in_regs_26 ; testbench.sv:2141.11-2192.4|testbench.sv:1295.17-1295.30
2686 uext 173 301 0 insn_ld.io_in_regs_27 ; testbench.sv:2141.11-2192.4|testbench.sv:1296.17-1296.30
2687 uext 173 305 0 insn_ld.io_in_regs_28 ; testbench.sv:2141.11-2192.4|testbench.sv:1297.17-1297.30
2688 uext 173 309 0 insn_ld.io_in_regs_29 ; testbench.sv:2141.11-2192.4|testbench.sv:1298.17-1298.30
2689 uext 173 190 0 insn_ld.io_in_regs_3 ; testbench.sv:2141.11-2192.4|testbench.sv:1272.17-1272.29
2690 uext 173 313 0 insn_ld.io_in_regs_30 ; testbench.sv:2141.11-2192.4|testbench.sv:1299.17-1299.30
2691 uext 173 317 0 insn_ld.io_in_regs_31 ; testbench.sv:2141.11-2192.4|testbench.sv:1300.17-1300.30
2692 uext 173 195 0 insn_ld.io_in_regs_4 ; testbench.sv:2141.11-2192.4|testbench.sv:1273.17-1273.29
2693 uext 173 201 0 insn_ld.io_in_regs_5 ; testbench.sv:2141.11-2192.4|testbench.sv:1274.17-1274.29
2694 uext 173 206 0 insn_ld.io_in_regs_6 ; testbench.sv:2141.11-2192.4|testbench.sv:1275.17-1275.29
2695 uext 173 211 0 insn_ld.io_in_regs_7 ; testbench.sv:2141.11-2192.4|testbench.sv:1276.17-1276.29
2696 uext 173 216 0 insn_ld.io_in_regs_8 ; testbench.sv:2141.11-2192.4|testbench.sv:1277.17-1277.29
2697 uext 173 222 0 insn_ld.io_in_regs_9 ; testbench.sv:2141.11-2192.4|testbench.sv:1278.17-1278.29
2698 uext 177 1087 0 insn_ld.io_in_rs2_addr ; testbench.sv:2141.11-2192.4|testbench.sv:1265.17-1265.31
2699 uext 173 1090 0 insn_ld.io_in_rs2_rdata ; testbench.sv:2141.11-2192.4|testbench.sv:1266.17-1266.32
2700 uext 179 2115 0 insn_ld.io_spec_out_mem_addr ; testbench.sv:2141.11-2192.4|testbench.sv:1309.17-1309.37
2701 uext 173 1034 0 insn_ld.io_spec_out_mem_wdata ; testbench.sv:2141.11-2192.4|testbench.sv:1310.17-1310.38
2702 uext 173 2119 0 insn_ld.io_spec_out_pc_wdata ; testbench.sv:2141.11-2192.4|testbench.sv:1308.17-1308.37
2703 uext 177 323 0 insn_ld.io_spec_out_rd_addr ; testbench.sv:2141.11-2192.4|testbench.sv:1306.17-1306.36
2704 uext 173 2125 0 insn_ld.io_spec_out_rd_wdata ; testbench.sv:2141.11-2192.4|testbench.sv:1307.17-1307.37
2705 uext 177 1168 0 insn_ld.io_spec_out_rs1_addr ; testbench.sv:2141.11-2192.4|testbench.sv:1302.17-1302.37
2706 uext 173 2111 0 insn_ld.io_spec_out_rs1_rdata ; testbench.sv:2141.11-2192.4|testbench.sv:1304.17-1304.38
2707 uext 177 1087 0 insn_ld.io_spec_out_rs2_addr ; testbench.sv:2141.11-2192.4|testbench.sv:1303.17-1303.37
2708 uext 173 1090 0 insn_ld.io_spec_out_rs2_rdata ; testbench.sv:2141.11-2192.4|testbench.sv:1305.17-1305.38
2709 uext 1 2008 0 insn_ld.io_spec_out_valid ; testbench.sv:2141.11-2192.4|testbench.sv:1301.17-1301.34
2710 uext 1 3 0 insn_ld.reset ; testbench.sv:2141.11-2192.4|testbench.sv:1262.17-1262.22
2711 uext 1 2 0 insn_ld.resetCounter_clk ; testbench.sv:2141.11-2192.4|testbench.sv:1312.9-1312.25
2712 uext 1 3 0 insn_ld.resetCounter_reset ; testbench.sv:2141.11-2192.4|testbench.sv:1313.9-1313.27
2713 input 179
2714 concat 173 2713 2115
2715 uext 173 2714 0 insn_ld.spec_mem_addr ; testbench.sv:2141.11-2192.4|testbench.sv:1353.15-1353.28
2716 uext 179 2124 0 insn_ld.spec_rd_wdata ; testbench.sv:2141.11-2192.4|testbench.sv:1355.15-1355.28
2717 uext 1 2 0 insn_ld_clock ; testbench.sv:1791.9-1791.22
2718 uext 179 322 0 insn_ld_io_in_insn ; testbench.sv:1793.15-1793.33
2719 uext 173 321 0 insn_ld_io_in_mem_rdata ; testbench.sv:1797.15-1797.38
2720 uext 173 1034 0 insn_ld_io_in_mem_wdata ; testbench.sv:1798.15-1798.38
2721 uext 173 1037 0 insn_ld_io_in_pc_rdata ; testbench.sv:1794.15-1794.37
2722 uext 173 174 0 insn_ld_io_in_regs_0 ; testbench.sv:1799.15-1799.35
2723 uext 173 175 0 insn_ld_io_in_regs_1 ; testbench.sv:1800.15-1800.35
2724 uext 173 227 0 insn_ld_io_in_regs_10 ; testbench.sv:1809.15-1809.36
2725 uext 173 232 0 insn_ld_io_in_regs_11 ; testbench.sv:1810.15-1810.36
2726 uext 173 237 0 insn_ld_io_in_regs_12 ; testbench.sv:1811.15-1811.36
2727 uext 173 242 0 insn_ld_io_in_regs_13 ; testbench.sv:1812.15-1812.36
2728 uext 173 247 0 insn_ld_io_in_regs_14 ; testbench.sv:1813.15-1813.36
2729 uext 173 252 0 insn_ld_io_in_regs_15 ; testbench.sv:1814.15-1814.36
2730 uext 173 257 0 insn_ld_io_in_regs_16 ; testbench.sv:1815.15-1815.36
2731 uext 173 261 0 insn_ld_io_in_regs_17 ; testbench.sv:1816.15-1816.36
2732 uext 173 265 0 insn_ld_io_in_regs_18 ; testbench.sv:1817.15-1817.36
2733 uext 173 269 0 insn_ld_io_in_regs_19 ; testbench.sv:1818.15-1818.36
2734 uext 173 184 0 insn_ld_io_in_regs_2 ; testbench.sv:1801.15-1801.35
2735 uext 173 273 0 insn_ld_io_in_regs_20 ; testbench.sv:1819.15-1819.36
2736 uext 173 277 0 insn_ld_io_in_regs_21 ; testbench.sv:1820.15-1820.36
2737 uext 173 281 0 insn_ld_io_in_regs_22 ; testbench.sv:1821.15-1821.36
2738 uext 173 285 0 insn_ld_io_in_regs_23 ; testbench.sv:1822.15-1822.36
2739 uext 173 289 0 insn_ld_io_in_regs_24 ; testbench.sv:1823.15-1823.36
2740 uext 173 293 0 insn_ld_io_in_regs_25 ; testbench.sv:1824.15-1824.36
2741 uext 173 297 0 insn_ld_io_in_regs_26 ; testbench.sv:1825.15-1825.36
2742 uext 173 301 0 insn_ld_io_in_regs_27 ; testbench.sv:1826.15-1826.36
2743 uext 173 305 0 insn_ld_io_in_regs_28 ; testbench.sv:1827.15-1827.36
2744 uext 173 309 0 insn_ld_io_in_regs_29 ; testbench.sv:1828.15-1828.36
2745 uext 173 190 0 insn_ld_io_in_regs_3 ; testbench.sv:1802.15-1802.35
2746 uext 173 313 0 insn_ld_io_in_regs_30 ; testbench.sv:1829.15-1829.36
2747 uext 173 317 0 insn_ld_io_in_regs_31 ; testbench.sv:1830.15-1830.36
2748 uext 173 195 0 insn_ld_io_in_regs_4 ; testbench.sv:1803.15-1803.35
2749 uext 173 201 0 insn_ld_io_in_regs_5 ; testbench.sv:1804.15-1804.35
2750 uext 173 206 0 insn_ld_io_in_regs_6 ; testbench.sv:1805.15-1805.35
2751 uext 173 211 0 insn_ld_io_in_regs_7 ; testbench.sv:1806.15-1806.35
2752 uext 173 216 0 insn_ld_io_in_regs_8 ; testbench.sv:1807.15-1807.35
2753 uext 173 222 0 insn_ld_io_in_regs_9 ; testbench.sv:1808.15-1808.35
2754 uext 177 1087 0 insn_ld_io_in_rs2_addr ; testbench.sv:1795.14-1795.36
2755 uext 173 1090 0 insn_ld_io_in_rs2_rdata ; testbench.sv:1796.15-1796.38
2756 uext 179 2115 0 insn_ld_io_spec_out_mem_addr ; testbench.sv:1839.15-1839.43
2757 uext 173 1034 0 insn_ld_io_spec_out_mem_wdata ; testbench.sv:1840.15-1840.44
2758 uext 173 2119 0 insn_ld_io_spec_out_pc_wdata ; testbench.sv:1838.15-1838.43
2759 uext 177 323 0 insn_ld_io_spec_out_rd_addr ; testbench.sv:1836.14-1836.41
2760 uext 173 2125 0 insn_ld_io_spec_out_rd_wdata ; testbench.sv:1837.15-1837.43
2761 uext 177 1168 0 insn_ld_io_spec_out_rs1_addr ; testbench.sv:1832.14-1832.42
2762 uext 173 2111 0 insn_ld_io_spec_out_rs1_rdata ; testbench.sv:1834.15-1834.44
2763 uext 177 1087 0 insn_ld_io_spec_out_rs2_addr ; testbench.sv:1833.14-1833.42
2764 uext 173 1090 0 insn_ld_io_spec_out_rs2_rdata ; testbench.sv:1835.15-1835.44
2765 uext 1 2008 0 insn_ld_io_spec_out_valid ; testbench.sv:1831.9-1831.34
2766 uext 1 3 0 insn_ld_reset ; testbench.sv:1792.9-1792.22
2767 uext 179 2263 0 insn_sd._GEN_1
2768 uext 179 2299 0 insn_sd._GEN_10
2769 uext 179 2303 0 insn_sd._GEN_11
2770 uext 179 2307 0 insn_sd._GEN_12
2771 uext 179 2311 0 insn_sd._GEN_13
2772 uext 179 2315 0 insn_sd._GEN_14
2773 uext 179 2319 0 insn_sd._GEN_15
2774 uext 179 2322 0 insn_sd._GEN_16
2775 uext 179 2325 0 insn_sd._GEN_17
2776 uext 179 2328 0 insn_sd._GEN_18
2777 uext 179 2331 0 insn_sd._GEN_19
2778 uext 179 2267 0 insn_sd._GEN_2
2779 uext 179 2334 0 insn_sd._GEN_20
2780 uext 179 2337 0 insn_sd._GEN_21
2781 uext 179 2340 0 insn_sd._GEN_22
2782 uext 179 2343 0 insn_sd._GEN_23
2783 uext 179 2346 0 insn_sd._GEN_24
2784 uext 179 2349 0 insn_sd._GEN_25
2785 uext 179 2352 0 insn_sd._GEN_26
2786 uext 179 2355 0 insn_sd._GEN_27
2787 uext 179 2358 0 insn_sd._GEN_28
2788 uext 179 2361 0 insn_sd._GEN_29
2789 uext 179 2271 0 insn_sd._GEN_3
2790 uext 179 2364 0 insn_sd._GEN_30
2791 uext 173 2376 0 insn_sd._GEN_33 ; testbench.sv:2295.11-2347.4|testbench.sv:1616.15-1616.22
2792 uext 173 2379 0 insn_sd._GEN_34 ; testbench.sv:2295.11-2347.4|testbench.sv:1617.15-1617.22
2793 uext 173 2382 0 insn_sd._GEN_35 ; testbench.sv:2295.11-2347.4|testbench.sv:1618.15-1618.22
2794 uext 173 2385 0 insn_sd._GEN_36 ; testbench.sv:2295.11-2347.4|testbench.sv:1619.15-1619.22
2795 uext 173 2388 0 insn_sd._GEN_37 ; testbench.sv:2295.11-2347.4|testbench.sv:1620.15-1620.22
2796 uext 173 2391 0 insn_sd._GEN_38 ; testbench.sv:2295.11-2347.4|testbench.sv:1621.15-1621.22
2797 uext 173 2394 0 insn_sd._GEN_39 ; testbench.sv:2295.11-2347.4|testbench.sv:1622.15-1622.22
2798 slice 466 2275 9 0
2799 uext 466 2798 0 insn_sd._GEN_4
2800 uext 173 2397 0 insn_sd._GEN_40 ; testbench.sv:2295.11-2347.4|testbench.sv:1623.15-1623.22
2801 uext 173 2400 0 insn_sd._GEN_41 ; testbench.sv:2295.11-2347.4|testbench.sv:1624.15-1624.22
2802 uext 173 2403 0 insn_sd._GEN_42 ; testbench.sv:2295.11-2347.4|testbench.sv:1625.15-1625.22
2803 uext 173 2406 0 insn_sd._GEN_43 ; testbench.sv:2295.11-2347.4|testbench.sv:1626.15-1626.22
2804 uext 173 2409 0 insn_sd._GEN_44 ; testbench.sv:2295.11-2347.4|testbench.sv:1627.15-1627.22
2805 uext 173 2412 0 insn_sd._GEN_45 ; testbench.sv:2295.11-2347.4|testbench.sv:1628.15-1628.22
2806 uext 173 2415 0 insn_sd._GEN_46 ; testbench.sv:2295.11-2347.4|testbench.sv:1629.15-1629.22
2807 uext 173 2418 0 insn_sd._GEN_47 ; testbench.sv:2295.11-2347.4|testbench.sv:1630.15-1630.22
2808 uext 173 2420 0 insn_sd._GEN_48 ; testbench.sv:2295.11-2347.4|testbench.sv:1631.15-1631.22
2809 uext 173 2422 0 insn_sd._GEN_49 ; testbench.sv:2295.11-2347.4|testbench.sv:1632.15-1632.22
2810 input 173
2811 and 173 2810 531
2812 concat 173 533 2279
2813 or 173 2811 2812
2814 uext 173 2813 0 insn_sd._GEN_5 ; testbench.sv:2295.11-2347.4|testbench.sv:1587.15-1587.21
2815 uext 173 2424 0 insn_sd._GEN_50 ; testbench.sv:2295.11-2347.4|testbench.sv:1633.15-1633.22
2816 uext 173 2426 0 insn_sd._GEN_51 ; testbench.sv:2295.11-2347.4|testbench.sv:1634.15-1634.22
2817 uext 173 2428 0 insn_sd._GEN_52 ; testbench.sv:2295.11-2347.4|testbench.sv:1635.15-1635.22
2818 uext 173 2430 0 insn_sd._GEN_53 ; testbench.sv:2295.11-2347.4|testbench.sv:1636.15-1636.22
2819 uext 173 2432 0 insn_sd._GEN_54 ; testbench.sv:2295.11-2347.4|testbench.sv:1637.15-1637.22
2820 uext 173 2434 0 insn_sd._GEN_55 ; testbench.sv:2295.11-2347.4|testbench.sv:1638.15-1638.22
2821 uext 173 2436 0 insn_sd._GEN_56 ; testbench.sv:2295.11-2347.4|testbench.sv:1639.15-1639.22
2822 uext 173 2438 0 insn_sd._GEN_57 ; testbench.sv:2295.11-2347.4|testbench.sv:1640.15-1640.22
2823 uext 173 2440 0 insn_sd._GEN_58 ; testbench.sv:2295.11-2347.4|testbench.sv:1641.15-1641.22
2824 uext 173 2442 0 insn_sd._GEN_59 ; testbench.sv:2295.11-2347.4|testbench.sv:1642.15-1642.22
2825 input 173
2826 and 173 2825 531
2827 concat 173 533 2283
2828 or 173 2826 2827
2829 uext 173 2828 0 insn_sd._GEN_6 ; testbench.sv:2295.11-2347.4|testbench.sv:1588.15-1588.21
2830 uext 173 2444 0 insn_sd._GEN_60 ; testbench.sv:2295.11-2347.4|testbench.sv:1643.15-1643.22
2831 uext 173 2446 0 insn_sd._GEN_61 ; testbench.sv:2295.11-2347.4|testbench.sv:1644.15-1644.22
2832 uext 173 2448 0 insn_sd._GEN_62 ; testbench.sv:2295.11-2347.4|testbench.sv:1645.15-1645.22
2833 slice 177 322 11 7
2834 slice 327 322 31 25
2835 concat 505 2834 2833
2836 slice 1 322 31 31
2837 concat 555 2836 2835
2838 slice 1 322 31 31
2839 concat 558 2838 2837
2840 slice 1 322 31 31
2841 concat 561 2840 2839
2842 slice 1 322 31 31
2843 concat 564 2842 2841
2844 slice 1 322 31 31
2845 concat 567 2844 2843
2846 slice 1 322 31 31
2847 concat 570 2846 2845
2848 slice 1 322 31 31
2849 concat 573 2848 2847
2850 slice 1 322 31 31
2851 concat 576 2850 2849
2852 slice 1 322 31 31
2853 concat 579 2852 2851
2854 slice 1 322 31 31
2855 concat 582 2854 2853
2856 slice 1 322 31 31
2857 concat 585 2856 2855
2858 slice 1 322 31 31
2859 concat 588 2858 2857
2860 slice 1 322 31 31
2861 concat 591 2860 2859
2862 slice 1 322 31 31
2863 concat 594 2862 2861
2864 slice 1 322 31 31
2865 concat 597 2864 2863
2866 slice 1 322 31 31
2867 concat 600 2866 2865
2868 slice 1 322 31 31
2869 concat 603 2868 2867
2870 slice 1 322 31 31
2871 concat 606 2870 2869
2872 slice 1 322 31 31
2873 concat 609 2872 2871
2874 slice 1 322 31 31
2875 concat 179 2874 2873
2876 slice 1 322 31 31
2877 concat 614 2876 2875
2878 slice 1 322 31 31
2879 concat 617 2878 2877
2880 slice 1 322 31 31
2881 concat 620 2880 2879
2882 slice 1 322 31 31
2883 concat 623 2882 2881
2884 slice 1 322 31 31
2885 concat 626 2884 2883
2886 slice 1 322 31 31
2887 concat 629 2886 2885
2888 slice 1 322 31 31
2889 concat 632 2888 2887
2890 slice 1 322 31 31
2891 concat 635 2890 2889
2892 slice 1 322 31 31
2893 concat 638 2892 2891
2894 slice 1 322 31 31
2895 concat 641 2894 2893
2896 slice 1 322 31 31
2897 concat 644 2896 2895
2898 slice 1 322 31 31
2899 concat 647 2898 2897
2900 slice 1 322 31 31
2901 concat 650 2900 2899
2902 slice 1 322 31 31
2903 concat 653 2902 2901
2904 slice 1 322 31 31
2905 concat 656 2904 2903
2906 slice 1 322 31 31
2907 concat 659 2906 2905
2908 slice 1 322 31 31
2909 concat 662 2908 2907
2910 slice 1 322 31 31
2911 concat 665 2910 2909
2912 slice 1 322 31 31
2913 concat 668 2912 2911
2914 slice 1 322 31 31
2915 concat 671 2914 2913
2916 slice 1 322 31 31
2917 concat 674 2916 2915
2918 slice 1 322 31 31
2919 concat 677 2918 2917
2920 slice 1 322 31 31
2921 concat 680 2920 2919
2922 slice 1 322 31 31
2923 concat 683 2922 2921
2924 slice 1 322 31 31
2925 concat 686 2924 2923
2926 slice 1 322 31 31
2927 concat 689 2926 2925
2928 slice 1 322 31 31
2929 concat 692 2928 2927
2930 slice 1 322 31 31
2931 concat 695 2930 2929
2932 slice 1 322 31 31
2933 concat 698 2932 2931
2934 slice 1 322 31 31
2935 concat 701 2934 2933
2936 slice 1 322 31 31
2937 concat 704 2936 2935
2938 slice 1 322 31 31
2939 concat 173 2938 2937
2940 uext 173 2939 0 insn_sd._GEN_64 ; testbench.sv:2295.11-2347.4|testbench.sv:1614.15-1614.22
2941 input 173
2942 and 173 2941 531
2943 concat 173 533 2287
2944 or 173 2942 2943
2945 uext 173 2944 0 insn_sd._GEN_7 ; testbench.sv:2295.11-2347.4|testbench.sv:1589.15-1589.21
2946 input 173
2947 and 173 2946 531
2948 concat 173 533 2291
2949 or 173 2947 2948
2950 uext 173 2949 0 insn_sd._GEN_8 ; testbench.sv:2295.11-2347.4|testbench.sv:1590.15-1590.21
2951 input 173
2952 and 173 2951 531
2953 concat 173 533 2295
2954 or 173 2952 2953
2955 uext 173 2954 0 insn_sd._GEN_9 ; testbench.sv:2295.11-2347.4|testbench.sv:1591.15-1591.21
2956 uext 179 2367 0 insn_sd._spec_mem_addr_T
2957 uext 1 2 0 insn_sd.clock ; testbench.sv:2295.11-2347.4|testbench.sv:1522.17-1522.22
2958 uext 196 1386 0 insn_sd.insn_funct3 ; testbench.sv:2295.11-2347.4|testbench.sv:1581.14-1581.25
2959 uext 505 2370 0 insn_sd.insn_imm ; testbench.sv:2295.11-2347.4|testbench.sv:1578.15-1578.23
2960 uext 327 328 0 insn_sd.insn_opcode ; testbench.sv:2295.11-2347.4|testbench.sv:1582.14-1582.25
2961 uext 177 1168 0 insn_sd.insn_rs1 ; testbench.sv:2295.11-2347.4|testbench.sv:1580.14-1580.22
2962 uext 177 1271 0 insn_sd.insn_rs2 ; testbench.sv:2295.11-2347.4|testbench.sv:1579.14-1579.22
2963 uext 179 322 0 insn_sd.io_in_insn ; testbench.sv:2295.11-2347.4|testbench.sv:1524.17-1524.27
2964 uext 173 1037 0 insn_sd.io_in_pc_rdata ; testbench.sv:2295.11-2347.4|testbench.sv:1525.17-1525.31
2965 uext 177 323 0 insn_sd.io_in_rd_addr ; testbench.sv:2295.11-2347.4|testbench.sv:1529.17-1529.30
2966 uext 173 1045 0 insn_sd.io_in_rd_wdata ; testbench.sv:2295.11-2347.4|testbench.sv:1530.17-1530.31
2967 uext 173 174 0 insn_sd.io_in_regs_0 ; testbench.sv:2295.11-2347.4|testbench.sv:1531.17-1531.29
2968 uext 173 175 0 insn_sd.io_in_regs_1 ; testbench.sv:2295.11-2347.4|testbench.sv:1532.17-1532.29
2969 uext 173 227 0 insn_sd.io_in_regs_10 ; testbench.sv:2295.11-2347.4|testbench.sv:1541.17-1541.30
2970 uext 173 232 0 insn_sd.io_in_regs_11 ; testbench.sv:2295.11-2347.4|testbench.sv:1542.17-1542.30
2971 uext 173 237 0 insn_sd.io_in_regs_12 ; testbench.sv:2295.11-2347.4|testbench.sv:1543.17-1543.30
2972 uext 173 242 0 insn_sd.io_in_regs_13 ; testbench.sv:2295.11-2347.4|testbench.sv:1544.17-1544.30
2973 uext 173 247 0 insn_sd.io_in_regs_14 ; testbench.sv:2295.11-2347.4|testbench.sv:1545.17-1545.30
2974 uext 173 252 0 insn_sd.io_in_regs_15 ; testbench.sv:2295.11-2347.4|testbench.sv:1546.17-1546.30
2975 uext 173 257 0 insn_sd.io_in_regs_16 ; testbench.sv:2295.11-2347.4|testbench.sv:1547.17-1547.30
2976 uext 173 261 0 insn_sd.io_in_regs_17 ; testbench.sv:2295.11-2347.4|testbench.sv:1548.17-1548.30
2977 uext 173 265 0 insn_sd.io_in_regs_18 ; testbench.sv:2295.11-2347.4|testbench.sv:1549.17-1549.30
2978 uext 173 269 0 insn_sd.io_in_regs_19 ; testbench.sv:2295.11-2347.4|testbench.sv:1550.17-1550.30
2979 uext 173 184 0 insn_sd.io_in_regs_2 ; testbench.sv:2295.11-2347.4|testbench.sv:1533.17-1533.29
2980 uext 173 273 0 insn_sd.io_in_regs_20 ; testbench.sv:2295.11-2347.4|testbench.sv:1551.17-1551.30
2981 uext 173 277 0 insn_sd.io_in_regs_21 ; testbench.sv:2295.11-2347.4|testbench.sv:1552.17-1552.30
2982 uext 173 281 0 insn_sd.io_in_regs_22 ; testbench.sv:2295.11-2347.4|testbench.sv:1553.17-1553.30
2983 uext 173 285 0 insn_sd.io_in_regs_23 ; testbench.sv:2295.11-2347.4|testbench.sv:1554.17-1554.30
2984 uext 173 289 0 insn_sd.io_in_regs_24 ; testbench.sv:2295.11-2347.4|testbench.sv:1555.17-1555.30
2985 uext 173 293 0 insn_sd.io_in_regs_25 ; testbench.sv:2295.11-2347.4|testbench.sv:1556.17-1556.30
2986 uext 173 297 0 insn_sd.io_in_regs_26 ; testbench.sv:2295.11-2347.4|testbench.sv:1557.17-1557.30
2987 uext 173 301 0 insn_sd.io_in_regs_27 ; testbench.sv:2295.11-2347.4|testbench.sv:1558.17-1558.30
2988 uext 173 305 0 insn_sd.io_in_regs_28 ; testbench.sv:2295.11-2347.4|testbench.sv:1559.17-1559.30
2989 uext 173 309 0 insn_sd.io_in_regs_29 ; testbench.sv:2295.11-2347.4|testbench.sv:1560.17-1560.30
2990 uext 173 190 0 insn_sd.io_in_regs_3 ; testbench.sv:2295.11-2347.4|testbench.sv:1534.17-1534.29
2991 uext 173 313 0 insn_sd.io_in_regs_30 ; testbench.sv:2295.11-2347.4|testbench.sv:1561.17-1561.30
2992 uext 173 317 0 insn_sd.io_in_regs_31 ; testbench.sv:2295.11-2347.4|testbench.sv:1562.17-1562.30
2993 uext 173 195 0 insn_sd.io_in_regs_4 ; testbench.sv:2295.11-2347.4|testbench.sv:1535.17-1535.29
2994 uext 173 201 0 insn_sd.io_in_regs_5 ; testbench.sv:2295.11-2347.4|testbench.sv:1536.17-1536.29
2995 uext 173 206 0 insn_sd.io_in_regs_6 ; testbench.sv:2295.11-2347.4|testbench.sv:1537.17-1537.29
2996 uext 173 211 0 insn_sd.io_in_regs_7 ; testbench.sv:2295.11-2347.4|testbench.sv:1538.17-1538.29
2997 uext 173 216 0 insn_sd.io_in_regs_8 ; testbench.sv:2295.11-2347.4|testbench.sv:1539.17-1539.29
2998 uext 173 222 0 insn_sd.io_in_regs_9 ; testbench.sv:2295.11-2347.4|testbench.sv:1540.17-1540.29
2999 uext 173 1084 0 insn_sd.io_in_rs1_rdata ; testbench.sv:2295.11-2347.4|testbench.sv:1527.17-1527.32
3000 uext 177 1087 0 insn_sd.io_in_rs2_addr ; testbench.sv:2295.11-2347.4|testbench.sv:1526.17-1526.31
3001 uext 173 1090 0 insn_sd.io_in_rs2_rdata ; testbench.sv:2295.11-2347.4|testbench.sv:1528.17-1528.32
3002 uext 179 2372 0 insn_sd.io_spec_out_mem_addr ; testbench.sv:2295.11-2347.4|testbench.sv:1571.17-1571.37
3003 uext 173 2450 0 insn_sd.io_spec_out_mem_wdata ; testbench.sv:2295.11-2347.4|testbench.sv:1572.17-1572.38
3004 uext 173 2453 0 insn_sd.io_spec_out_pc_wdata ; testbench.sv:2295.11-2347.4|testbench.sv:1570.17-1570.37
3005 uext 177 323 0 insn_sd.io_spec_out_rd_addr ; testbench.sv:2295.11-2347.4|testbench.sv:1568.17-1568.36
3006 uext 173 1045 0 insn_sd.io_spec_out_rd_wdata ; testbench.sv:2295.11-2347.4|testbench.sv:1569.17-1569.37
3007 uext 177 1168 0 insn_sd.io_spec_out_rs1_addr ; testbench.sv:2295.11-2347.4|testbench.sv:1564.17-1564.37
3008 uext 173 1084 0 insn_sd.io_spec_out_rs1_rdata ; testbench.sv:2295.11-2347.4|testbench.sv:1566.17-1566.38
3009 uext 177 1087 0 insn_sd.io_spec_out_rs2_addr ; testbench.sv:2295.11-2347.4|testbench.sv:1565.17-1565.37
3010 uext 173 1090 0 insn_sd.io_spec_out_rs2_rdata ; testbench.sv:2295.11-2347.4|testbench.sv:1567.17-1567.38
3011 uext 1 2232 0 insn_sd.io_spec_out_valid ; testbench.sv:2295.11-2347.4|testbench.sv:1563.17-1563.34
3012 uext 1 3 0 insn_sd.reset ; testbench.sv:2295.11-2347.4|testbench.sv:1523.17-1523.22
3013 uext 1 2 0 insn_sd.resetCounter_clk ; testbench.sv:2295.11-2347.4|testbench.sv:1574.9-1574.25
3014 uext 1 3 0 insn_sd.resetCounter_reset ; testbench.sv:2295.11-2347.4|testbench.sv:1575.9-1575.27
3015 input 179
3016 concat 173 3015 2372
3017 uext 173 3016 0 insn_sd.spec_mem_addr ; testbench.sv:2295.11-2347.4|testbench.sv:1615.15-1615.28
3018 uext 1 2 0 insn_sd_clock ; testbench.sv:1937.9-1937.22
3019 uext 179 322 0 insn_sd_io_in_insn ; testbench.sv:1939.15-1939.33
3020 uext 173 1037 0 insn_sd_io_in_pc_rdata ; testbench.sv:1940.15-1940.37
3021 uext 177 323 0 insn_sd_io_in_rd_addr ; testbench.sv:1944.14-1944.35
3022 uext 173 1045 0 insn_sd_io_in_rd_wdata ; testbench.sv:1945.15-1945.37
3023 uext 173 174 0 insn_sd_io_in_regs_0 ; testbench.sv:1946.15-1946.35
3024 uext 173 175 0 insn_sd_io_in_regs_1 ; testbench.sv:1947.15-1947.35
3025 uext 173 227 0 insn_sd_io_in_regs_10 ; testbench.sv:1956.15-1956.36
3026 uext 173 232 0 insn_sd_io_in_regs_11 ; testbench.sv:1957.15-1957.36
3027 uext 173 237 0 insn_sd_io_in_regs_12 ; testbench.sv:1958.15-1958.36
3028 uext 173 242 0 insn_sd_io_in_regs_13 ; testbench.sv:1959.15-1959.36
3029 uext 173 247 0 insn_sd_io_in_regs_14 ; testbench.sv:1960.15-1960.36
3030 uext 173 252 0 insn_sd_io_in_regs_15 ; testbench.sv:1961.15-1961.36
3031 uext 173 257 0 insn_sd_io_in_regs_16 ; testbench.sv:1962.15-1962.36
3032 uext 173 261 0 insn_sd_io_in_regs_17 ; testbench.sv:1963.15-1963.36
3033 uext 173 265 0 insn_sd_io_in_regs_18 ; testbench.sv:1964.15-1964.36
3034 uext 173 269 0 insn_sd_io_in_regs_19 ; testbench.sv:1965.15-1965.36
3035 uext 173 184 0 insn_sd_io_in_regs_2 ; testbench.sv:1948.15-1948.35
3036 uext 173 273 0 insn_sd_io_in_regs_20 ; testbench.sv:1966.15-1966.36
3037 uext 173 277 0 insn_sd_io_in_regs_21 ; testbench.sv:1967.15-1967.36
3038 uext 173 281 0 insn_sd_io_in_regs_22 ; testbench.sv:1968.15-1968.36
3039 uext 173 285 0 insn_sd_io_in_regs_23 ; testbench.sv:1969.15-1969.36
3040 uext 173 289 0 insn_sd_io_in_regs_24 ; testbench.sv:1970.15-1970.36
3041 uext 173 293 0 insn_sd_io_in_regs_25 ; testbench.sv:1971.15-1971.36
3042 uext 173 297 0 insn_sd_io_in_regs_26 ; testbench.sv:1972.15-1972.36
3043 uext 173 301 0 insn_sd_io_in_regs_27 ; testbench.sv:1973.15-1973.36
3044 uext 173 305 0 insn_sd_io_in_regs_28 ; testbench.sv:1974.15-1974.36
3045 uext 173 309 0 insn_sd_io_in_regs_29 ; testbench.sv:1975.15-1975.36
3046 uext 173 190 0 insn_sd_io_in_regs_3 ; testbench.sv:1949.15-1949.35
3047 uext 173 313 0 insn_sd_io_in_regs_30 ; testbench.sv:1976.15-1976.36
3048 uext 173 317 0 insn_sd_io_in_regs_31 ; testbench.sv:1977.15-1977.36
3049 uext 173 195 0 insn_sd_io_in_regs_4 ; testbench.sv:1950.15-1950.35
3050 uext 173 201 0 insn_sd_io_in_regs_5 ; testbench.sv:1951.15-1951.35
3051 uext 173 206 0 insn_sd_io_in_regs_6 ; testbench.sv:1952.15-1952.35
3052 uext 173 211 0 insn_sd_io_in_regs_7 ; testbench.sv:1953.15-1953.35
3053 uext 173 216 0 insn_sd_io_in_regs_8 ; testbench.sv:1954.15-1954.35
3054 uext 173 222 0 insn_sd_io_in_regs_9 ; testbench.sv:1955.15-1955.35
3055 uext 173 1084 0 insn_sd_io_in_rs1_rdata ; testbench.sv:1942.15-1942.38
3056 uext 177 1087 0 insn_sd_io_in_rs2_addr ; testbench.sv:1941.14-1941.36
3057 uext 173 1090 0 insn_sd_io_in_rs2_rdata ; testbench.sv:1943.15-1943.38
3058 uext 179 2372 0 insn_sd_io_spec_out_mem_addr ; testbench.sv:1986.15-1986.43
3059 uext 173 2450 0 insn_sd_io_spec_out_mem_wdata ; testbench.sv:1987.15-1987.44
3060 uext 173 2453 0 insn_sd_io_spec_out_pc_wdata ; testbench.sv:1985.15-1985.43
3061 uext 177 323 0 insn_sd_io_spec_out_rd_addr ; testbench.sv:1983.14-1983.41
3062 uext 173 1045 0 insn_sd_io_spec_out_rd_wdata ; testbench.sv:1984.15-1984.43
3063 uext 177 1168 0 insn_sd_io_spec_out_rs1_addr ; testbench.sv:1979.14-1979.42
3064 uext 173 1084 0 insn_sd_io_spec_out_rs1_rdata ; testbench.sv:1981.15-1981.44
3065 uext 177 1087 0 insn_sd_io_spec_out_rs2_addr ; testbench.sv:1980.14-1980.42
3066 uext 173 1090 0 insn_sd_io_spec_out_rs2_rdata ; testbench.sv:1982.15-1982.44
3067 uext 1 2232 0 insn_sd_io_spec_out_valid ; testbench.sv:1978.9-1978.34
3068 uext 1 3 0 insn_sd_reset ; testbench.sv:1938.9-1938.22
3069 uext 1 2 0 resetCounter_clk ; testbench.sv:1669.9-1669.25
3070 uext 1 3 0 resetCounter_reset ; testbench.sv:1670.9-1670.27
3071 input 1
3072 redor 1 1084
3073 not 1 3072
3074 and 1 1961 1968
3075 and 1 3074 1962
3076 and 1 3075 1970
3077 ite 1 3076 3073 3071
3078 next 1 4 3077
3079 ite 1 3076 176 5
3080 next 1 6 3079
3081 input 1
3082 redor 1 1090
3083 not 1 3082
3084 and 1 1961 1973
3085 and 1 3084 1962
3086 and 1 3085 1970
3087 ite 1 3086 3083 3081
3088 next 1 10 3087
3089 ite 1 3086 176 5
3090 next 1 11 3089
3091 input 1
3092 redor 1 174
3093 not 1 3092
3094 and 1 1964 1970
3095 ite 1 3094 3093 3091
3096 next 1 15 3095
3097 ite 1 3094 176 5
3098 next 1 16 3097
3099 input 1
3100 eq 1 1081 1168
3101 ite 1 3094 3100 3099
3102 next 1 20 3101
3103 input 1
3104 eq 1 1087 1271
3105 ite 1 3094 3104 3103
3106 next 1 23 3105
3107 input 1
3108 eq 1 323 323
3109 ite 1 3094 3108 3107
3110 next 1 26 3109
3111 input 1
3112 eq 1 1084 1268
3113 ite 1 3094 3112 3111
3114 next 1 29 3113
3115 input 1
3116 eq 1 1090 1380
3117 ite 1 3094 3116 3115
3118 next 1 32 3117
3119 input 1
3120 eq 1 1045 1439
3121 ite 1 3094 3120 3119
3122 next 1 35 3121
3123 input 1
3124 eq 1 1040 1433
3125 ite 1 3094 3124 3123
3126 next 1 38 3125
3127 input 1
3128 eq 1 542 542
3129 ite 1 3094 3128 3127
3130 next 1 41 3129
3131 input 1
3132 eq 1 1034 1034
3133 ite 1 3094 3132 3131
3134 next 1 44 3133
3135 input 1
3136 redor 1 1084
3137 not 1 3136
3138 and 1 2009 2016
3139 and 1 3138 2010
3140 and 1 3139 2018
3141 ite 1 3140 3137 3135
3142 next 1 47 3141
3143 ite 1 3140 176 5
3144 next 1 48 3143
3145 input 1
3146 redor 1 1090
3147 not 1 3146
3148 and 1 2009 2021
3149 and 1 3148 2010
3150 and 1 3149 2018
3151 ite 1 3150 3147 3145
3152 next 1 52 3151
3153 ite 1 3150 176 5
3154 next 1 53 3153
3155 input 1
3156 redor 1 174
3157 not 1 3156
3158 and 1 2012 2018
3159 ite 1 3158 3157 3155
3160 next 1 57 3159
3161 ite 1 3158 176 5
3162 next 1 58 3161
3163 input 1
3164 eq 1 1081 1168
3165 ite 1 3158 3164 3163
3166 next 1 62 3165
3167 input 1
3168 eq 1 1087 1087
3169 ite 1 3158 3168 3167
3170 next 1 65 3169
3171 input 1
3172 eq 1 323 323
3173 ite 1 3158 3172 3171
3174 next 1 68 3173
3175 input 1
3176 eq 1 1084 2111
3177 ite 1 3158 3176 3175
3178 next 1 71 3177
3179 input 1
3180 eq 1 1090 1090
3181 ite 1 3158 3180 3179
3182 next 1 74 3181
3183 input 1
3184 eq 1 1045 2125
3185 ite 1 3158 3184 3183
3186 next 1 77 3185
3187 input 1
3188 eq 1 1040 2119
3189 ite 1 3158 3188 3187
3190 next 1 80 3189
3191 input 1
3192 eq 1 542 2115
3193 ite 1 3158 3192 3191
3194 next 1 83 3193
3195 input 1
3196 eq 1 1034 1034
3197 ite 1 3158 3196 3195
3198 next 1 86 3197
3199 input 1
3200 redor 1 1084
3201 not 1 3200
3202 and 1 2162 2169
3203 and 1 3202 2163
3204 and 1 3203 2171
3205 ite 1 3204 3201 3199
3206 next 1 89 3205
3207 ite 1 3204 176 5
3208 next 1 90 3207
3209 input 1
3210 redor 1 1090
3211 not 1 3210
3212 and 1 2162 2174
3213 and 1 3212 2163
3214 and 1 3213 2171
3215 ite 1 3214 3211 3209
3216 next 1 94 3215
3217 ite 1 3214 176 5
3218 next 1 95 3217
3219 input 1
3220 redor 1 174
3221 not 1 3220
3222 and 1 2165 2171
3223 ite 1 3222 3221 3219
3224 next 1 99 3223
3225 ite 1 3222 176 5
3226 next 1 100 3225
3227 input 1
3228 eq 1 1081 1168
3229 ite 1 3222 3228 3227
3230 next 1 104 3229
3231 input 1
3232 eq 1 1087 1271
3233 ite 1 3222 3232 3231
3234 next 1 107 3233
3235 input 1
3236 eq 1 323 323
3237 ite 1 3222 3236 3235
3238 next 1 110 3237
3239 input 1
3240 eq 1 1084 1606
3241 ite 1 3222 3240 3239
3242 next 1 113 3241
3243 input 1
3244 eq 1 1090 1717
3245 ite 1 3222 3244 3243
3246 next 1 116 3245
3247 input 1
3248 eq 1 1045 1045
3249 ite 1 3222 3248 3247
3250 next 1 119 3249
3251 input 1
3252 eq 1 1040 1893
3253 ite 1 3222 3252 3251
3254 next 1 122 3253
3255 input 1
3256 eq 1 542 542
3257 ite 1 3222 3256 3255
3258 next 1 125 3257
3259 input 1
3260 eq 1 1034 1034
3261 ite 1 3222 3260 3259
3262 next 1 128 3261
3263 input 1
3264 redor 1 1084
3265 not 1 3264
3266 and 1 2233 2240
3267 and 1 3266 2234
3268 and 1 3267 2242
3269 ite 1 3268 3265 3263
3270 next 1 131 3269
3271 ite 1 3268 176 5
3272 next 1 132 3271
3273 input 1
3274 redor 1 1090
3275 not 1 3274
3276 and 1 2233 2245
3277 and 1 3276 2234
3278 and 1 3277 2242
3279 ite 1 3278 3275 3273
3280 next 1 136 3279
3281 ite 1 3278 176 5
3282 next 1 137 3281
3283 input 1
3284 redor 1 174
3285 not 1 3284
3286 and 1 2236 2242
3287 ite 1 3286 3285 3283
3288 next 1 141 3287
3289 ite 1 3286 176 5
3290 next 1 142 3289
3291 input 1
3292 eq 1 1081 1168
3293 ite 1 3286 3292 3291
3294 next 1 146 3293
3295 input 1
3296 eq 1 1087 1087
3297 ite 1 3286 3296 3295
3298 next 1 149 3297
3299 input 1
3300 eq 1 323 323
3301 ite 1 3286 3300 3299
3302 next 1 152 3301
3303 input 1
3304 eq 1 1084 1084
3305 ite 1 3286 3304 3303
3306 next 1 155 3305
3307 input 1
3308 eq 1 1090 1090
3309 ite 1 3286 3308 3307
3310 next 1 158 3309
3311 input 1
3312 eq 1 1045 1045
3313 ite 1 3286 3312 3311
3314 next 1 161 3313
3315 input 1
3316 eq 1 1040 2453
3317 ite 1 3286 3316 3315
3318 next 1 164 3317
3319 input 1
3320 eq 1 542 2372
3321 ite 1 3286 3320 3319
3322 next 1 167 3321
3323 input 1
3324 eq 1 1034 2450
3325 ite 1 3286 3324 3323
3326 next 1 170 3325
3327 redor 1 323
3328 not 1 3327
3329 ite 173 3328 321 174
3330 ite 173 1044 3329 174
3331 ite 173 3 360 3330
3332 next 173 174 3331
3333 uext 177 176 4
3334 eq 1 3333 323
3335 ite 173 3334 321 175
3336 ite 173 1044 3335 175
3337 ite 173 3 360 3336
3338 next 173 175 3337
3339 input 179
3340 const 179 00000000000000000000000000010011
3341 ite 179 1118 3340 3339
3342 ite 179 375 180 3341
3343 ite 179 3 3340 3342
3344 next 179 180 3343
3345 uext 177 186 3
3346 eq 1 3345 323
3347 ite 173 3346 321 184
3348 ite 173 1044 3347 184
3349 ite 173 3 360 3348
3350 next 173 184 3349
3351 uext 177 191 3
3352 eq 1 3351 323
3353 ite 173 3352 321 190
3354 ite 173 1044 3353 190
3355 ite 173 3 360 3354
3356 next 173 190 3355
3357 uext 177 197 2
3358 eq 1 3357 323
3359 ite 173 3358 321 195
3360 ite 173 1044 3359 195
3361 ite 173 3 360 3360
3362 next 173 195 3361
3363 uext 177 202 2
3364 eq 1 3363 323
3365 ite 173 3364 321 201
3366 ite 173 1044 3365 201
3367 ite 173 3 360 3366
3368 next 173 201 3367
3369 uext 177 207 2
3370 eq 1 3369 323
3371 ite 173 3370 321 206
3372 ite 173 1044 3371 206
3373 ite 173 3 360 3372
3374 next 173 206 3373
3375 uext 177 212 2
3376 eq 1 3375 323
3377 ite 173 3376 321 211
3378 ite 173 1044 3377 211
3379 ite 173 3 360 3378
3380 next 173 211 3379
3381 uext 177 218 1
3382 eq 1 3381 323
3383 ite 173 3382 321 216
3384 ite 173 1044 3383 216
3385 ite 173 3 360 3384
3386 next 173 216 3385
3387 uext 177 223 1
3388 eq 1 3387 323
3389 ite 173 3388 321 222
3390 ite 173 1044 3389 222
3391 ite 173 3 360 3390
3392 next 173 222 3391
3393 uext 177 228 1
3394 eq 1 3393 323
3395 ite 173 3394 321 227
3396 ite 173 1044 3395 227
3397 ite 173 3 360 3396
3398 next 173 227 3397
3399 uext 177 233 1
3400 eq 1 3399 323
3401 ite 173 3400 321 232
3402 ite 173 1044 3401 232
3403 ite 173 3 360 3402
3404 next 173 232 3403
3405 uext 177 238 1
3406 eq 1 3405 323
3407 ite 173 3406 321 237
3408 ite 173 1044 3407 237
3409 ite 173 3 360 3408
3410 next 173 237 3409
3411 uext 177 243 1
3412 eq 1 3411 323
3413 ite 173 3412 321 242
3414 ite 173 1044 3413 242
3415 ite 173 3 360 3414
3416 next 173 242 3415
3417 uext 177 248 1
3418 eq 1 3417 323
3419 ite 173 3418 321 247
3420 ite 173 1044 3419 247
3421 ite 173 3 360 3420
3422 next 173 247 3421
3423 uext 177 253 1
3424 eq 1 3423 323
3425 ite 173 3424 321 252
3426 ite 173 1044 3425 252
3427 ite 173 3 360 3426
3428 next 173 252 3427
3429 eq 1 258 323
3430 ite 173 3429 321 257
3431 ite 173 1044 3430 257
3432 ite 173 3 360 3431
3433 next 173 257 3432
3434 eq 1 262 323
3435 ite 173 3434 321 261
3436 ite 173 1044 3435 261
3437 ite 173 3 360 3436
3438 next 173 261 3437
3439 eq 1 266 323
3440 ite 173 3439 321 265
3441 ite 173 1044 3440 265
3442 ite 173 3 360 3441
3443 next 173 265 3442
3444 eq 1 270 323
3445 ite 173 3444 321 269
3446 ite 173 1044 3445 269
3447 ite 173 3 360 3446
3448 next 173 269 3447
3449 eq 1 274 323
3450 ite 173 3449 321 273
3451 ite 173 1044 3450 273
3452 ite 173 3 360 3451
3453 next 173 273 3452
3454 eq 1 278 323
3455 ite 173 3454 321 277
3456 ite 173 1044 3455 277
3457 ite 173 3 360 3456
3458 next 173 277 3457
3459 eq 1 282 323
3460 ite 173 3459 321 281
3461 ite 173 1044 3460 281
3462 ite 173 3 360 3461
3463 next 173 281 3462
3464 eq 1 286 323
3465 ite 173 3464 321 285
3466 ite 173 1044 3465 285
3467 ite 173 3 360 3466
3468 next 173 285 3467
3469 eq 1 290 323
3470 ite 173 3469 321 289
3471 ite 173 1044 3470 289
3472 ite 173 3 360 3471
3473 next 173 289 3472
3474 eq 1 294 323
3475 ite 173 3474 321 293
3476 ite 173 1044 3475 293
3477 ite 173 3 360 3476
3478 next 173 293 3477
3479 eq 1 298 323
3480 ite 173 3479 321 297
3481 ite 173 1044 3480 297
3482 ite 173 3 360 3481
3483 next 173 297 3482
3484 eq 1 302 323
3485 ite 173 3484 321 301
3486 ite 173 1044 3485 301
3487 ite 173 3 360 3486
3488 next 173 301 3487
3489 eq 1 306 323
3490 ite 173 3489 321 305
3491 ite 173 1044 3490 305
3492 ite 173 3 360 3491
3493 next 173 305 3492
3494 eq 1 310 323
3495 ite 173 3494 321 309
3496 ite 173 1044 3495 309
3497 ite 173 3 360 3496
3498 next 173 309 3497
3499 eq 1 314 323
3500 ite 173 3499 321 313
3501 ite 173 1044 3500 313
3502 ite 173 3 360 3501
3503 next 173 313 3502
3504 eq 1 318 323
3505 ite 173 3504 321 317
3506 ite 173 1044 3505 317
3507 ite 173 3 360 3506
3508 next 173 317 3507
3509 concat 173 533 472
3510 ite 173 362 3509 321
3511 ite 173 345 338 3510
3512 next 173 321 3511
3513 ite 179 3 3340 339
3514 next 179 322 3513
3515 ite 173 357 350 338
3516 uext 327 478 1
3517 eq 1 355 3516
3518 ite 173 3517 511 3515
3519 ite 173 370 516 3518
3520 next 173 338 3519
3521 ite 179 3 3340 351
3522 next 179 339 3521
3523 next 173 348 376
3524 next 173 349 463
3525 ite 179 375 3340 180
3526 ite 179 3 3340 3525
3527 next 179 351 3526
3528 ite 173 375 465 495
3529 ite 173 3 360 3528
3530 next 173 465 3529
3531 slice 466 3519 11 2
3532 next 466 471 3531
3533 next 173 475 349
3534 ite 173 1118 1021 984
3535 ite 173 375 495 3534
3536 ite 173 3 360 3535
3537 next 173 495 3536
3538 ite 173 1118 1021 495
3539 ite 173 375 502 3538
3540 ite 173 3 360 3539
3541 next 173 502 3540
3542 slice 179 338 31 0
3543 next 179 534 3542
3544 ite 1 3 176 535
3545 next 1 535 3544
3546 uext 179 176 31
3547 add 179 537 3546
3548 ite 179 535 3547 537
3549 ite 179 3 533 3548
3550 next 179 537 3549
3551 next 173 1033 475
3552 next 173 1036 1094
3553 next 173 1039 1097
3554 next 177 1080 1099
3555 next 173 1083 1095
3556 next 177 1086 1101
3557 next 173 1089 1096
3558 next 173 1093 465
3559 next 173 1094 1093
3560 next 173 1095 348
3561 next 173 1096 349
3562 next 173 1097 502
3563 next 177 1098 181
3564 next 177 1099 1098
3565 next 177 1100 363
3566 next 177 1101 1100
3567 ite 1 3 176 1962
3568 next 1 1962 3567
3569 ite 1 3 176 2010
3570 next 1 2010 3569
3571 ite 1 3 176 2163
3572 next 1 2163 3571
3573 ite 1 3 176 2234
3574 next 1 2234 3573
3575 input 466
3576 ite 466 482 467 3575
3577 input 179
3578 ite 179 482 476 3577
3579 ite 1 482 176 5
3580 concat 185 3579 3579
3581 concat 196 3579 3580
3582 concat 217 3579 3581
3583 concat 177 3579 3582
3584 concat 329 3579 3583
3585 concat 327 3579 3584
3586 sort bitvec 8
3587 concat 3586 3579 3585
3588 sort bitvec 9
3589 concat 3588 3579 3587
3590 concat 466 3579 3589
3591 concat 550 3579 3590
3592 concat 505 3579 3591
3593 concat 555 3579 3592
3594 concat 558 3579 3593
3595 concat 561 3579 3594
3596 concat 564 3579 3595
3597 concat 567 3579 3596
3598 concat 570 3579 3597
3599 concat 573 3579 3598
3600 concat 576 3579 3599
3601 concat 579 3579 3600
3602 concat 582 3579 3601
3603 concat 585 3579 3602
3604 concat 588 3579 3603
3605 concat 591 3579 3604
3606 concat 594 3579 3605
3607 concat 597 3579 3606
3608 concat 600 3579 3607
3609 concat 603 3579 3608
3610 concat 606 3579 3609
3611 concat 609 3579 3610
3612 concat 179 3579 3611
3613 read 179 470 3576
3614 not 179 3612
3615 and 179 3613 3614
3616 and 179 3578 3612
3617 or 179 3616 3615
3618 write 469 470 3576 3617
3619 redor 1 3612
3620 ite 469 3619 3618 470
3621 next 469 470 3620 RISCVCPUv2.DMemory ; testbench.sv:2017.14-2065.4|testbench.sv:125.14-125.21
3622 or 1 9 14
3623 or 1 19 22
3624 or 1 25 28
3625 or 1 31 34
3626 or 1 37 40
3627 or 1 43 46
3628 or 1 51 56
3629 or 1 61 64
3630 or 1 67 70
3631 or 1 73 76
3632 or 1 79 82
3633 or 1 85 88
3634 or 1 93 98
3635 or 1 103 106
3636 or 1 109 112
3637 or 1 115 118
3638 or 1 121 124
3639 or 1 127 130
3640 or 1 135 140
3641 or 1 145 148
3642 or 1 151 154
3643 or 1 157 160
3644 or 1 163 166
3645 or 1 169 172
3646 or 1 3622 3623
3647 or 1 3624 3625
3648 or 1 3626 3627
3649 or 1 3628 3629
3650 or 1 3630 3631
3651 or 1 3632 3633
3652 or 1 3634 3635
3653 or 1 3636 3637
3654 or 1 3638 3639
3655 or 1 3640 3641
3656 or 1 3642 3643
3657 or 1 3644 3645
3658 or 1 3646 3647
3659 or 1 3648 3649
3660 or 1 3650 3651
3661 or 1 3652 3653
3662 or 1 3654 3655
3663 or 1 3656 3657
3664 or 1 3658 3659
3665 or 1 3660 3661
3666 or 1 3662 3663
3667 or 1 3664 3665
3668 or 1 3667 3666
3669 bad 3668
; end of yosys output
