<stg><name>Gelu_layer</name>


<trans_list>

<trans id="317" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="119" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln353"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i17_0 = phi i4 [ 0, %0 ], [ %i17, %l_S_i_j_0_i17_end ]

]]></Node>
<StgValue><ssdm name="i17_0"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln353 = icmp eq i4 %i17_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln353"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i17 = add i4 %i17_0, 1

]]></Node>
<StgValue><ssdm name="i17"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln353, label %3, label %l_S_i_j_0_i17_begin

]]></Node>
<StgValue><ssdm name="br_ln353"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_S_i_j_0_i17_begin:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str39) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln353"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_i_j_0_i17_begin:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str39)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="12">
<![CDATA[
l_S_i_j_0_i17_begin:2  %tmp = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %i17_0, i12 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="17" op_0_bw="16">
<![CDATA[
l_S_i_j_0_i17_begin:3  %zext_ln355 = zext i16 %tmp to i17

]]></Node>
<StgValue><ssdm name="zext_ln355"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_S_i_j_0_i17_begin:4  %tmp_66 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i17_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="17" op_0_bw="14">
<![CDATA[
l_S_i_j_0_i17_begin:5  %zext_ln355_1 = zext i14 %tmp_66 to i17

]]></Node>
<StgValue><ssdm name="zext_ln355_1"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
l_S_i_j_0_i17_begin:6  %sub_ln355 = sub i17 %zext_ln355, %zext_ln355_1

]]></Node>
<StgValue><ssdm name="sub_ln355"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
l_S_i_j_0_i17_begin:7  br label %2

]]></Node>
<StgValue><ssdm name="br_ln354"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln368"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j16_0 = phi i12 [ 0, %l_S_i_j_0_i17_begin ], [ %j16, %_ifconv ]

]]></Node>
<StgValue><ssdm name="j16_0"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln354 = icmp eq i12 %j16_0, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln354"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_427 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)

]]></Node>
<StgValue><ssdm name="empty_427"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %j16 = add i12 %j16_0, 1

]]></Node>
<StgValue><ssdm name="j16"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln354, label %l_S_i_j_0_i17_end, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln354"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="17" op_0_bw="12">
<![CDATA[
_ifconv:1  %zext_ln355_2 = zext i12 %j16_0 to i17

]]></Node>
<StgValue><ssdm name="zext_ln355_2"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:2  %add_ln355 = add i17 %sub_ln355, %zext_ln355_2

]]></Node>
<StgValue><ssdm name="add_ln355"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="17">
<![CDATA[
_ifconv:3  %sext_ln355 = sext i17 %add_ln355 to i64

]]></Node>
<StgValue><ssdm name="sext_ln355"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %v205_addr = getelementptr [36864 x float]* %v205, i64 0, i64 %sext_ln355

]]></Node>
<StgValue><ssdm name="v205_addr"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:6  %v209 = load float* %v205_addr, align 4

]]></Node>
<StgValue><ssdm name="v209"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_i_j_0_i17_end:0  %empty_428 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str39, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_428"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
l_S_i_j_0_i17_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln353"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="147" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:6  %v209 = load float* %v205_addr, align 4

]]></Node>
<StgValue><ssdm name="v209"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:8  %x_assign = fpext float %v209 to double

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="149" st_id="5" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:8  %x_assign = fpext float %v209 to double

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="150" st_id="6" stage="72" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="151" st_id="7" stage="71" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="152" st_id="8" stage="70" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="153" st_id="9" stage="69" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="154" st_id="10" stage="68" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="155" st_id="11" stage="67" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="156" st_id="12" stage="66" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="157" st_id="13" stage="65" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="158" st_id="14" stage="64" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="159" st_id="15" stage="63" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="160" st_id="16" stage="62" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="161" st_id="17" stage="61" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="162" st_id="18" stage="60" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="163" st_id="19" stage="59" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="164" st_id="20" stage="58" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="165" st_id="21" stage="57" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="166" st_id="22" stage="56" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="167" st_id="23" stage="55" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="168" st_id="24" stage="54" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="169" st_id="25" stage="53" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="170" st_id="26" stage="52" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="171" st_id="27" stage="51" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="172" st_id="28" stage="50" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="173" st_id="29" stage="49" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="174" st_id="30" stage="48" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="175" st_id="31" stage="47" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="176" st_id="32" stage="46" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="177" st_id="33" stage="45" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="178" st_id="34" stage="44" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="179" st_id="35" stage="43" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="180" st_id="36" stage="42" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="181" st_id="37" stage="41" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="182" st_id="38" stage="40" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="183" st_id="39" stage="39" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="184" st_id="40" stage="38" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="185" st_id="41" stage="37" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="186" st_id="42" stage="36" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="187" st_id="43" stage="35" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="188" st_id="44" stage="34" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="189" st_id="45" stage="33" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="190" st_id="46" stage="32" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="191" st_id="47" stage="31" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="192" st_id="48" stage="30" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="193" st_id="49" stage="29" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="194" st_id="50" stage="28" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="195" st_id="51" stage="27" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="196" st_id="52" stage="26" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="197" st_id="53" stage="25" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="198" st_id="54" stage="24" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="199" st_id="55" stage="23" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="200" st_id="56" stage="22" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="201" st_id="57" stage="21" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="202" st_id="58" stage="20" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="203" st_id="59" stage="19" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="204" st_id="60" stage="18" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="205" st_id="61" stage="17" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="206" st_id="62" stage="16" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="207" st_id="63" stage="15" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="208" st_id="64" stage="14" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="209" st_id="65" stage="13" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="210" st_id="66" stage="12" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="211" st_id="67" stage="11" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="212" st_id="68" stage="10" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="213" st_id="69" stage="9" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="214" st_id="70" stage="8" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="215" st_id="71" stage="7" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="216" st_id="72" stage="6" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="217" st_id="73" stage="5" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="218" st_id="74" stage="4" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="219" st_id="75" stage="3" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="220" st_id="76" stage="2" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="221" st_id="77" stage="1" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
_ifconv:9  %tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="222" st_id="78" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:10  %v211 = fptrunc double %tmp_i_i to float

]]></Node>
<StgValue><ssdm name="v211"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="223" st_id="79" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:10  %v211 = fptrunc double %tmp_i_i to float

]]></Node>
<StgValue><ssdm name="v211"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="224" st_id="80" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:11  %tmp_s = fpext float %v211 to double

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="225" st_id="81" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:11  %tmp_s = fpext float %v211 to double

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="226" st_id="82" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:12  %tmp_8 = fmul double %tmp_s, 4.471500e-02

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="227" st_id="83" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:12  %tmp_8 = fmul double %tmp_s, 4.471500e-02

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="228" st_id="84" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:12  %tmp_8 = fmul double %tmp_s, 4.471500e-02

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="229" st_id="85" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:12  %tmp_8 = fmul double %tmp_s, 4.471500e-02

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="230" st_id="86" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:12  %tmp_8 = fmul double %tmp_s, 4.471500e-02

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="231" st_id="87" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:12  %tmp_8 = fmul double %tmp_s, 4.471500e-02

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="232" st_id="88" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:13  %v212 = fptrunc double %tmp_8 to float

]]></Node>
<StgValue><ssdm name="v212"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="233" st_id="89" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:13  %v212 = fptrunc double %tmp_8 to float

]]></Node>
<StgValue><ssdm name="v212"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="234" st_id="90" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %v213 = fadd float %v209, %v212

]]></Node>
<StgValue><ssdm name="v213"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="235" st_id="91" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %v213 = fadd float %v209, %v212

]]></Node>
<StgValue><ssdm name="v213"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="236" st_id="92" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %v213 = fadd float %v209, %v212

]]></Node>
<StgValue><ssdm name="v213"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="237" st_id="93" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %v213 = fadd float %v209, %v212

]]></Node>
<StgValue><ssdm name="v213"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="238" st_id="94" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %v213 = fadd float %v209, %v212

]]></Node>
<StgValue><ssdm name="v213"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="239" st_id="95" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:15  %tmp_9 = fpext float %v213 to double

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="240" st_id="96" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:15  %tmp_9 = fpext float %v213 to double

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="241" st_id="97" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:16  %tmp_1 = fmul double %tmp_9, 7.978850e-01

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="242" st_id="98" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:16  %tmp_1 = fmul double %tmp_9, 7.978850e-01

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="243" st_id="99" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:16  %tmp_1 = fmul double %tmp_9, 7.978850e-01

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="244" st_id="100" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:16  %tmp_1 = fmul double %tmp_9, 7.978850e-01

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="245" st_id="101" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:16  %tmp_1 = fmul double %tmp_9, 7.978850e-01

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="246" st_id="102" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:16  %tmp_1 = fmul double %tmp_9, 7.978850e-01

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="247" st_id="103" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:17  %v214 = fptrunc double %tmp_1 to float

]]></Node>
<StgValue><ssdm name="v214"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="248" st_id="104" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:17  %v214 = fptrunc double %tmp_1 to float

]]></Node>
<StgValue><ssdm name="v214"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="249" st_id="105" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
_ifconv:18  %v215 = call fastcc float @"generic_tanh<float>"(float %v214) nounwind

]]></Node>
<StgValue><ssdm name="v215"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="250" st_id="106" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
_ifconv:18  %v215 = call fastcc float @"generic_tanh<float>"(float %v214) nounwind

]]></Node>
<StgValue><ssdm name="v215"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="251" st_id="107" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %v216 = fadd float %v215, 1.000000e+00

]]></Node>
<StgValue><ssdm name="v216"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="252" st_id="108" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %v210 = fmul float %v209, 5.000000e-01

]]></Node>
<StgValue><ssdm name="v210"/></StgValue>
</operation>

<operation id="253" st_id="108" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %v216 = fadd float %v215, 1.000000e+00

]]></Node>
<StgValue><ssdm name="v216"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="254" st_id="109" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %v210 = fmul float %v209, 5.000000e-01

]]></Node>
<StgValue><ssdm name="v210"/></StgValue>
</operation>

<operation id="255" st_id="109" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %v216 = fadd float %v215, 1.000000e+00

]]></Node>
<StgValue><ssdm name="v216"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="256" st_id="110" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %v210 = fmul float %v209, 5.000000e-01

]]></Node>
<StgValue><ssdm name="v210"/></StgValue>
</operation>

<operation id="257" st_id="110" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %v216 = fadd float %v215, 1.000000e+00

]]></Node>
<StgValue><ssdm name="v216"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="258" st_id="111" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %v210 = fmul float %v209, 5.000000e-01

]]></Node>
<StgValue><ssdm name="v210"/></StgValue>
</operation>

<operation id="259" st_id="111" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %v216 = fadd float %v215, 1.000000e+00

]]></Node>
<StgValue><ssdm name="v216"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="260" st_id="112" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %v217 = fmul float %v210, %v216

]]></Node>
<StgValue><ssdm name="v217"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="261" st_id="113" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %v217 = fmul float %v210, %v216

]]></Node>
<StgValue><ssdm name="v217"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="262" st_id="114" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %v217 = fmul float %v210, %v216

]]></Node>
<StgValue><ssdm name="v217"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="263" st_id="115" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %v217 = fmul float %v210, %v216

]]></Node>
<StgValue><ssdm name="v217"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="264" st_id="116" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:21  %d_assign = fpext float %v217 to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="265" st_id="117" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:21  %d_assign = fpext float %v217 to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="266" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:22  %ireg_V = bitcast double %d_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="267" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:23  %trunc_ln556 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556"/></StgValue>
</operation>

<operation id="268" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:24  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="269" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:25  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="270" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:26  %zext_ln461 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="zext_ln461"/></StgValue>
</operation>

<operation id="271" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:27  %trunc_ln565 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>

<operation id="272" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:28  %tmp_2 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="273" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:29  %p_Result_87 = zext i53 %tmp_2 to i54

]]></Node>
<StgValue><ssdm name="p_Result_87"/></StgValue>
</operation>

<operation id="274" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:30  %man_V_5 = sub i54 0, %p_Result_87

]]></Node>
<StgValue><ssdm name="man_V_5"/></StgValue>
</operation>

<operation id="275" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:31  %man_V_6 = select i1 %p_Result_s, i54 %man_V_5, i54 %p_Result_87

]]></Node>
<StgValue><ssdm name="man_V_6"/></StgValue>
</operation>

<operation id="276" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:32  %icmp_ln571 = icmp eq i63 %trunc_ln556, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="277" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:33  %F2 = sub i12 1075, %zext_ln461

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="278" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:34  %icmp_ln581 = icmp sgt i12 %F2, 16

]]></Node>
<StgValue><ssdm name="icmp_ln581"/></StgValue>
</operation>

<operation id="279" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:35  %add_ln581 = add i12 -16, %F2

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="280" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:36  %sub_ln581 = sub i12 16, %F2

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="281" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:37  %sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="282" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:39  %icmp_ln582 = icmp eq i12 %F2, 16

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="283" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="54">
<![CDATA[
_ifconv:40  %trunc_ln583 = trunc i54 %man_V_6 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln583"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="284" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:38  %sext_ln581 = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sext_ln581"/></StgValue>
</operation>

<operation id="285" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:41  %icmp_ln585 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="286" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:42  %icmp_ln603 = icmp ult i12 %sh_amt, 24

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="287" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:43  %zext_ln586 = zext i32 %sext_ln581 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="288" st_id="118" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:44  %ashr_ln586 = ashr i54 %man_V_6, %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="289" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="54">
<![CDATA[
_ifconv:45  %trunc_ln586 = trunc i54 %ashr_ln586 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="290" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:46  %bitcast_ln696 = bitcast float %v217 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696"/></StgValue>
</operation>

<operation id="291" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:47  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="292" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:48  %select_ln588 = select i1 %tmp_40, i24 -1, i24 0

]]></Node>
<StgValue><ssdm name="select_ln588"/></StgValue>
</operation>

<operation id="293" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="32">
<![CDATA[
_ifconv:49  %sext_ln581cast = trunc i32 %sext_ln581 to i24

]]></Node>
<StgValue><ssdm name="sext_ln581cast"/></StgValue>
</operation>

<operation id="294" st_id="118" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:50  %shl_ln604 = shl i24 %trunc_ln583, %sext_ln581cast

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="295" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:51  %xor_ln571 = xor i1 %icmp_ln571, true

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="296" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:52  %and_ln582 = and i1 %icmp_ln582, %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln582"/></StgValue>
</operation>

<operation id="297" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:53  %or_ln582 = or i1 %icmp_ln571, %icmp_ln582

]]></Node>
<StgValue><ssdm name="or_ln582"/></StgValue>
</operation>

<operation id="298" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:54  %xor_ln582 = xor i1 %or_ln582, true

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="299" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:55  %and_ln581 = and i1 %icmp_ln581, %xor_ln582

]]></Node>
<StgValue><ssdm name="and_ln581"/></StgValue>
</operation>

<operation id="300" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:56  %xor_ln585 = xor i1 %icmp_ln585, true

]]></Node>
<StgValue><ssdm name="xor_ln585"/></StgValue>
</operation>

<operation id="301" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:57  %and_ln585 = and i1 %and_ln581, %xor_ln585

]]></Node>
<StgValue><ssdm name="and_ln585"/></StgValue>
</operation>

<operation id="302" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:58  %and_ln585_3 = and i1 %and_ln581, %icmp_ln585

]]></Node>
<StgValue><ssdm name="and_ln585_3"/></StgValue>
</operation>

<operation id="303" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:59  %or_ln581 = or i1 %or_ln582, %icmp_ln581

]]></Node>
<StgValue><ssdm name="or_ln581"/></StgValue>
</operation>

<operation id="304" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:60  %xor_ln581 = xor i1 %or_ln581, true

]]></Node>
<StgValue><ssdm name="xor_ln581"/></StgValue>
</operation>

<operation id="305" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:61  %and_ln603 = and i1 %icmp_ln603, %xor_ln581

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>

<operation id="306" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:62  %select_ln603 = select i1 %and_ln603, i24 %shl_ln604, i24 %trunc_ln586

]]></Node>
<StgValue><ssdm name="select_ln603"/></StgValue>
</operation>

<operation id="307" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:63  %or_ln603 = or i1 %and_ln603, %and_ln585_3

]]></Node>
<StgValue><ssdm name="or_ln603"/></StgValue>
</operation>

<operation id="308" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:64  %select_ln603_7 = select i1 %and_ln585, i24 %select_ln588, i24 %trunc_ln583

]]></Node>
<StgValue><ssdm name="select_ln603_7"/></StgValue>
</operation>

<operation id="309" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:65  %or_ln603_5 = or i1 %and_ln585, %and_ln582

]]></Node>
<StgValue><ssdm name="or_ln603_5"/></StgValue>
</operation>

<operation id="310" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:66  %select_ln603_8 = select i1 %or_ln603, i24 %select_ln603, i24 %select_ln603_7

]]></Node>
<StgValue><ssdm name="select_ln603_8"/></StgValue>
</operation>

<operation id="311" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:67  %or_ln603_6 = or i1 %or_ln603, %or_ln603_5

]]></Node>
<StgValue><ssdm name="or_ln603_6"/></StgValue>
</operation>

<operation id="312" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:68  %v218_V = select i1 %or_ln603_6, i24 %select_ln603_8, i24 0

]]></Node>
<StgValue><ssdm name="v218_V"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="313" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str40) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln354"/></StgValue>
</operation>

<operation id="314" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:5  %v206_V_addr = getelementptr [36864 x i24]* %v206_V, i64 0, i64 %sext_ln355

]]></Node>
<StgValue><ssdm name="v206_V_addr"/></StgValue>
</operation>

<operation id="315" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="24" op_1_bw="16">
<![CDATA[
_ifconv:69  store i24 %v218_V, i24* %v206_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln365"/></StgValue>
</operation>

<operation id="316" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:70  br label %2

]]></Node>
<StgValue><ssdm name="br_ln354"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
