0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.sim/sim_3/impl/timing/xsim/uart_receiver_tb_time_impl.v,1701279607,verilog,,C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sim_3/new/uart_receiver_tb.v,,baud_controller;glbl;receive_module;sync_reest_module;uart_receiver,,,,,,,,
C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sim_3/new/uart_receiver_tb.v,1701275814,verilog,,,,uart_receiver_tb,,,,,,,,
