// Seed: 1593077298
module module_0;
  tri0 id_1[1 : -1];
  assign id_1 = 1 ? -1 : 1 == id_1 ? -1 : -1;
  wire id_2;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd97,
    parameter id_8 = 32'd68
) ();
  wire _id_1;
  bit [1 : id_1] id_2, id_3, id_4, id_5, id_6, id_7, _id_8;
  wire [1 : id_1  ==  id_8] id_9;
  always @(1'h0, 1) begin : LABEL_0
    id_2 = id_1;
  end
  logic id_10 = 1;
  module_0 modCall_1 ();
endmodule
