#-----------------------------------------------------------
# xsim v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Mar 28 02:25:50 2024
# Process ID: 2711909
# Current directory: /shares/zitipoolhome/ub305/Verilog/project_final/sim
# Command line: xsim -mode tcl -source {xsim.dir/mat_mult_tb_snapshot/xsim_script.tcl}
# Log file: /shares/zitipoolhome/ub305/Verilog/project_final/sim/xsim.log
# Journal file: /shares/zitipoolhome/ub305/Verilog/project_final/sim/xsim.jou
# Running On: nct-epic, OS: Linux, CPU Frequency: 1199.769 MHz, CPU Physical cores: 32, Host memory: 676204 MB
#-----------------------------------------------------------
source xsim.dir/mat_mult_tb_snapshot/xsim_script.tcl
# xsim {mat_mult_tb_snapshot} -autoloadwcfg -tclbatch {Makefile_cfg_xsim.tcl}
Time resolution is 1 ps
source Makefile_cfg_xsim.tcl
## log_wave -recursive *
## run all
-------displaying 2d array-------
	 mat1[0][0] = 1
	 mat1[0][1] = 2
	 mat1[1][0] = 3
	 mat1[1][1] = 4
	 mat1[2][0] = 5
	 mat1[2][1] = 6
	 mat2[0][0] = 1
	 mat2[0][1] = 2
	 mat2[1][0] = 3
	 mat2[1][1] = 4
	 mat2[2][0] = 0
	 mat2[2][1] = 0
mat_out[0][0] = 5
mat_out[0][1] = 11
mat_out[1][0] = 11
mat_out[1][1] = 25
mat_out[2][0] = 17
mat_out[2][1] = 39
$finish called at time : 210 ns : File "/shares/zitipoolhome/ub305/Verilog/project_final/src/dot_product/mat_mult_tb.sv" Line 82
## exit
INFO: [Common 17-206] Exiting xsim at Thu Mar 28 02:26:00 2024...
