

================================================================
== Vivado HLS Report for 'fir2dim_hwa'
================================================================
* Date:           Sun May 14 08:41:10 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_fir2dim
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.66|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  131|  131|  132|  132|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  129|  129|        55|          5|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    117|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     10|     696|    690|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    279|
|Register         |        -|      -|     773|    230|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     10|    1469|   1316|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      4|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |fir2dim_hwa_fadd_bkb_U1  |fir2dim_hwa_fadd_bkb  |        0|      2|  205|  205|
    |fir2dim_hwa_fadd_bkb_U2  |fir2dim_hwa_fadd_bkb  |        0|      2|  205|  205|
    |fir2dim_hwa_fmul_cud_U3  |fir2dim_hwa_fmul_cud  |        0|      3|  143|  140|
    |fir2dim_hwa_fmul_cud_U4  |fir2dim_hwa_fmul_cud  |        0|      3|  143|  140|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     10|  696|  690|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |f_fu_478_p2                    |     +    |      0|  0|   3|           1|           3|
    |indvar_flatten_next_fu_361_p2  |     +    |      0|  0|   5|           1|           5|
    |k_s_fu_381_p2                  |     +    |      0|  0|   3|           1|           3|
    |poutput_0_idx1_fu_457_p2       |     +    |      0|  0|   5|           5|           5|
    |sum10_1_fu_519_p2              |     +    |      0|  0|   7|           3|           7|
    |sum10_2_fu_529_p2              |     +    |      0|  0|   7|           4|           7|
    |sum12_1_fu_549_p2              |     +    |      0|  0|   7|           4|           7|
    |sum12_2_fu_559_p2              |     +    |      0|  0|   7|           4|           7|
    |sum1_fu_539_p2                 |     +    |      0|  0|   7|           4|           7|
    |sum8_1_fu_487_p2               |     +    |      0|  0|   7|           1|           7|
    |sum8_2_fu_498_p2               |     +    |      0|  0|   7|           2|           7|
    |sum_fu_509_p2                  |     +    |      0|  0|   7|           3|           7|
    |tmp_13_fu_427_p2               |     +    |      0|  0|   5|           3|           5|
    |tmp_2_fu_463_p2                |     +    |      0|  0|   6|           6|           6|
    |tmp_fu_349_p2                  |     -    |      0|  0|   6|           6|           6|
    |tmp_mid1_fu_413_p2             |     -    |      0|  0|   6|           6|           6|
    |exitcond_flatten_fu_355_p2     |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_fu_367_p2             |   icmp   |      0|  0|   2|           3|           4|
    |k_mid2_fu_441_p3               |  select  |      0|  0|   3|           1|           3|
    |poutput_0_idx_mid2_fu_433_p3   |  select  |      0|  0|   5|           1|           5|
    |poutput_1_rec_mid2_fu_373_p3   |  select  |      0|  0|   3|           1|           1|
    |tmp_mid2_fu_419_p3             |  select  |      0|  0|   6|           1|           6|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 117|          66|         120|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |   2|          8|    1|          8|
    |ap_enable_reg_pp0_iter10       |   1|          2|    1|          2|
    |fir2dim_array_address0         |   6|          6|    6|         36|
    |fir2dim_array_address1         |   6|          5|    6|         30|
    |fir2dim_coefficients_address0  |   4|          6|    4|         24|
    |fir2dim_coefficients_address1  |   4|          5|    4|         20|
    |grp_fu_300_p0                  |  32|          6|   32|        192|
    |grp_fu_300_p1                  |  32|          6|   32|        192|
    |grp_fu_305_p0                  |  32|          5|   32|        160|
    |grp_fu_305_p1                  |  32|          5|   32|        160|
    |grp_fu_309_p0                  |  32|          6|   32|        192|
    |grp_fu_309_p1                  |  32|          3|   32|         96|
    |grp_fu_315_p1                  |  32|          3|   32|         96|
    |indvar_flatten_phi_fu_260_p4   |   5|          2|    5|         10|
    |indvar_flatten_reg_256         |   5|          2|    5|         10|
    |k_phi_fu_282_p4                |   3|          2|    3|          6|
    |k_reg_278                      |   3|          2|    3|          6|
    |poutput_0_idx_phi_fu_271_p4    |   5|          2|    5|         10|
    |poutput_0_idx_reg_267          |   5|          2|    5|         10|
    |poutput_1_rec_phi_fu_293_p4    |   3|          2|    3|          6|
    |poutput_1_rec_reg_289          |   3|          2|    3|          6|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 279|         82|  278|       1272|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9          |   1|   0|    1|          0|
    |exitcond_flatten_reg_618         |   1|   0|    1|          0|
    |f_reg_652                        |   3|   0|    3|          0|
    |fir2dim_coefficients_11_reg_682  |  32|   0|   32|          0|
    |fir2dim_coefficients_13_reg_712  |  32|   0|   32|          0|
    |fir2dim_coefficients_15_reg_742  |  32|   0|   32|          0|
    |fir2dim_coefficients_17_reg_777  |  32|   0|   32|          0|
    |indvar_flatten_next_reg_622      |   5|   0|    5|          0|
    |indvar_flatten_reg_256           |   5|   0|    5|          0|
    |k_mid2_reg_632                   |   3|   0|    3|          0|
    |k_reg_278                        |   3|   0|    3|          0|
    |poutput_0_idx1_reg_637           |   5|   0|    5|          0|
    |poutput_0_idx_mid2_reg_627       |   5|   0|    5|          0|
    |poutput_0_idx_reg_267            |   5|   0|    5|          0|
    |poutput_1_rec_reg_289            |   3|   0|    3|          0|
    |tmp_10_1_reg_877                 |  32|   0|   32|          0|
    |tmp_10_2_reg_882                 |  32|   0|   32|          0|
    |tmp_1_1_reg_832                  |  32|   0|   32|          0|
    |tmp_1_2_reg_837                  |  32|   0|   32|          0|
    |tmp_2_reg_642                    |   6|   0|    6|          0|
    |tmp_3_cast_reg_657               |   7|   0|    7|          0|
    |tmp_5_1_reg_787                  |  32|   0|   32|          0|
    |tmp_5_2_reg_792                  |  32|   0|   32|          0|
    |tmp_5_reg_752                    |  32|   0|   32|          0|
    |tmp_6_1_reg_847                  |  32|   0|   32|          0|
    |tmp_6_2_reg_852                  |  32|   0|   32|          0|
    |tmp_6_reg_842                    |  32|   0|   32|          0|
    |tmp_7_reg_872                    |  32|   0|   32|          0|
    |tmp_8_1_reg_817                  |  32|   0|   32|          0|
    |tmp_8_2_reg_822                  |  32|   0|   32|          0|
    |tmp_8_reg_812                    |  32|   0|   32|          0|
    |tmp_9_1_reg_862                  |  32|   0|   32|          0|
    |tmp_9_2_reg_867                  |  32|   0|   32|          0|
    |tmp_9_reg_857                    |  32|   0|   32|          0|
    |tmp_s_reg_827                    |  32|   0|   32|          0|
    |exitcond_flatten_reg_618         |   0|   1|    1|          0|
    |poutput_0_idx1_reg_637           |   0|   5|    5|          0|
    |tmp_1_1_reg_832                  |   0|  32|   32|          0|
    |tmp_1_2_reg_837                  |   0|  32|   32|          0|
    |tmp_5_2_reg_792                  |   0|  32|   32|          0|
    |tmp_8_1_reg_817                  |   0|  32|   32|          0|
    |tmp_8_2_reg_822                  |   0|  32|   32|          0|
    |tmp_8_reg_812                    |   0|  32|   32|          0|
    |tmp_s_reg_827                    |   0|  32|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 773| 230| 1003|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |      fir2dim_hwa     | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |      fir2dim_hwa     | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |      fir2dim_hwa     | return value |
|ap_done                        | out |    1| ap_ctrl_hs |      fir2dim_hwa     | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |      fir2dim_hwa     | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |      fir2dim_hwa     | return value |
|fir2dim_coefficients_address0  | out |    4|  ap_memory | fir2dim_coefficients |     array    |
|fir2dim_coefficients_ce0       | out |    1|  ap_memory | fir2dim_coefficients |     array    |
|fir2dim_coefficients_q0        |  in |   32|  ap_memory | fir2dim_coefficients |     array    |
|fir2dim_coefficients_address1  | out |    4|  ap_memory | fir2dim_coefficients |     array    |
|fir2dim_coefficients_ce1       | out |    1|  ap_memory | fir2dim_coefficients |     array    |
|fir2dim_coefficients_q1        |  in |   32|  ap_memory | fir2dim_coefficients |     array    |
|fir2dim_image_address0         | out |    4|  ap_memory |     fir2dim_image    |     array    |
|fir2dim_image_ce0              | out |    1|  ap_memory |     fir2dim_image    |     array    |
|fir2dim_image_we0              | out |    1|  ap_memory |     fir2dim_image    |     array    |
|fir2dim_image_d0               | out |   32|  ap_memory |     fir2dim_image    |     array    |
|fir2dim_image_q0               |  in |   32|  ap_memory |     fir2dim_image    |     array    |
|fir2dim_image_address1         | out |    4|  ap_memory |     fir2dim_image    |     array    |
|fir2dim_image_ce1              | out |    1|  ap_memory |     fir2dim_image    |     array    |
|fir2dim_image_we1              | out |    1|  ap_memory |     fir2dim_image    |     array    |
|fir2dim_image_d1               | out |   32|  ap_memory |     fir2dim_image    |     array    |
|fir2dim_image_q1               |  in |   32|  ap_memory |     fir2dim_image    |     array    |
|fir2dim_array_address0         | out |    6|  ap_memory |     fir2dim_array    |     array    |
|fir2dim_array_ce0              | out |    1|  ap_memory |     fir2dim_array    |     array    |
|fir2dim_array_q0               |  in |   32|  ap_memory |     fir2dim_array    |     array    |
|fir2dim_array_address1         | out |    6|  ap_memory |     fir2dim_array    |     array    |
|fir2dim_array_ce1              | out |    1|  ap_memory |     fir2dim_array    |     array    |
|fir2dim_array_q1               |  in |   32|  ap_memory |     fir2dim_array    |     array    |
|fir2dim_output_address0        | out |    4|  ap_memory |    fir2dim_output    |     array    |
|fir2dim_output_ce0             | out |    1|  ap_memory |    fir2dim_output    |     array    |
|fir2dim_output_we0             | out |    1|  ap_memory |    fir2dim_output    |     array    |
|fir2dim_output_d0              | out |   32|  ap_memory |    fir2dim_output    |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

