URL: ftp://ftp.cs.washington.edu/tr/1994/04/UW-CSE-94-04-01.PS.Z
Refering-URL: http://www.cs.washington.edu/research/tr/tr-by-date.html
Root-URL: http://www.cs.washington.edu
Title: Pin Assignment for Multi-FPGA Systems  
Author: Scott Hauck, Gaetano Borriello 
Address: Seattle, WA 98195  
Affiliation: Department of Computer Science and Engineering University of Washington  
Abstract: There is currently great interest in using systems of FPGAs for logic emulators, custom computing devices, and software accelerators. An important step in making these technologies more generally useful is to develop completely automatic mapping tools from high-level specification to FPGA programming files. In this paper we examine one step in this automatic mapping process, the selection of physical FPGA pins to use for routing inter-FPGA signals. We present an algorithm that greatly increases mapping speed while also improving mapping quality. 
Abstract-found: 1
Intro-found: 1
Reference: <author> J. M. Arnold, </author> <title> "The Splash 2 Software Environment", </title> <booktitle> IEEE Workshop on FPGAs for Custom Computing Machines, </booktitle> <pages> pp. 88-93, </pages> <year> 1993. </year>
Reference: <author> J. Babb, R. Tessier, A. Agarwal, </author> <title> "Virtual Wires: Overcoming Pin Limitations in FPGA-based Logic Emulators", </title> <booktitle> IEEE Workshop on FPGAs for Custom Computing Machines, </booktitle> <pages> pp. 142-151, </pages> <year> 1993. </year>
Reference: <author> P. Bertin, D. Roncin, J. Vuillemin, </author> <title> "Programmable Active Memories: a Performance Assessment", </title> <booktitle> Research on Integrated Systems: Proceedings of the 1993 Symposium, </booktitle> <address> pp.88-102, </address> <year> 1993. </year>
Reference: <author> P. K. Chan, M. D. F. Schlag, </author> <booktitle> "Architectural Tradeoffs in Field-Programmable-Device-Based Computing Systems", IEEE Workshop on FPGAs for Custom Computing Machines, </booktitle> <pages> pp. 152-161, </pages> <year> 1993. </year>
Reference: <author> P. K. Chan, M. Schlag, M. Martin, "BORG: </author> <title> A Reconfigurable Prototyping Board Using Field-Programmable Gate Arrays", </title> <booktitle> Proceedings of the 1st International ACM/SIGDA Workshop on Field-Programmable Gate Arrays, </booktitle> <pages> pp. 47-51, </pages> <year> 1992. </year>
Reference: <author> S. Hauck, G. Borriello, C. Ebeling, </author> <title> Mesh Routing Topologies for FPGA Arrays, </title> <type> FPGA 94, </type> <institution> Berkeley, </institution> <year> 1994. </year>
Reference: <author> D. M. Lewis, M. H. van Ierssel, D. H. Wong, </author> <title> A Field Programmable Accelerator for Compiled-Code Applications, </title> <booktitle> ICCD 93, </booktitle> <pages> pp. 491-496, </pages> <year> 1993. </year>
Reference: <author> D. P. Lopresti, </author> <title> Rapid Implementation of a Genetic Sequence Comparator Using Field-Programmable Logic Arrays, </title> <booktitle> Advanced Research in VLSI 1991: </booktitle> <address> Santa Cruz, </address> <pages> pp. 139-152, </pages> <year> 1991. </year>
Reference: <author> K. Shahookar, P. Mazumder, </author> <title> VLSI Cell Placement Techniques, </title> <journal> ACM Computing Surveys, </journal> <volume> Vol. 23, No. 2, </volume> <pages> pp. 145-220, </pages> <month> June </month> <year> 1991. </year>
Reference: <author> R. Tessier, J. Babb, M. Dahl, S. Hanono, A. Agarwal, </author> <title> The Virtual Wire Emulation System: A Gate-Efficient ASIC Prototyping Environment, </title> <type> FPGA 94, </type> <institution> Berkeley, </institution> <year> 1994. </year>
Reference: <author> D. A. Thomae, T. A. Petersen, D. E. Van den Bout, </author> <title> The Anyboard Rapid Prototyping Environment, </title> <booktitle> Advanced Research in VLSI 1991: </booktitle> <address> Santa Cruz, </address> <pages> pp. 356-370, </pages> <year> 1991. </year>
Reference: <author> J. Varghese, M. Butts, J. Batcheller, </author> <title> "An Efficient Logic Emulation System", </title> <journal> IEEE Transactions on VLSI Systems, </journal> <volume> Vol. 1, No. 2, </volume> <pages> pp. 171-174, </pages> <month> June </month> <year> 1993. </year>
Reference: <author> M. Wazlowski, L. Agarwal, T. Lee, A. Smith, E. Lam, P. Athanas, H. Silverman, S. Ghosh, </author> <title> "PRISM-II Compiler and Architecture", </title> <booktitle> IEEE Workshop on FPGAs for Custom Computing Machines, </booktitle> <pages> pp. 9-16, </pages> <year> 1993. </year> <title> Xilinx Development System Reference Guide and The Programmable Logic Data Book, </title> <publisher> Xilinx, Inc., </publisher> <address> San Jose, CA, </address> <year> 1993. </year>
References-found: 13

