<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.38.0 (20140413.2041)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1116pt" height="1232pt"
 viewBox="0.00 0.00 1116.00 1232.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 1228)">
<title>G</title>
<polygon fill="white" stroke="none" points="-4,4 -4,-1228 1112,-1228 1112,4 -4,4"/>
<g id="clust1" class="cluster"><title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index&#61;0&#10;full_system&#61;false&#10;sim_quantum&#61;0&#10;time_sync_enable&#61;false&#10;time_sync_period&#61;100000000000&#10;time_sync_spin_threshold&#61;100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1088,-8 1088,-8 1094,-8 1100,-14 1100,-20 1100,-20 1100,-1204 1100,-1204 1100,-1210 1094,-1216 1088,-1216 1088,-1216 20,-1216 20,-1216 14,-1216 8,-1210 8,-1204 8,-1204 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="554" y="-1200.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="554" y="-1185.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster"><title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags&#61;a&#10;cache_line_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;exit_on_work_items&#61;false&#10;init_param&#61;0&#10;kernel&#61;&#10;kernel_addr_check&#61;true&#10;load_addr_mask&#61;1099511627775&#10;load_offset&#61;0&#10;mem_mode&#61;atomic&#10;mem_ranges&#61;0:536870911:0:0:0:0&#10;memories&#61;system.mem_ctrls&#10;mmap_using_noreserve&#61;false&#10;multi_thread&#61;false&#10;num_work_ids&#61;16&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;readfile&#61;&#10;symbolfile&#61;&#10;thermal_components&#61;&#10;thermal_model&#61;Null&#10;work_begin_ckpt_count&#61;0&#10;work_begin_cpu_id_exit&#61;&#45;1&#10;work_begin_exit_count&#61;0&#10;work_cpus_ckpt_count&#61;0&#10;work_end_ckpt_count&#61;0&#10;work_end_exit_count&#61;0&#10;work_item_id&#61;&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1080,-16 1080,-16 1086,-16 1092,-22 1092,-28 1092,-28 1092,-1158 1092,-1158 1092,-1164 1086,-1170 1080,-1170 1080,-1170 28,-1170 28,-1170 22,-1170 16,-1164 16,-1158 16,-1158 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="554" y="-1154.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="554" y="-1139.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust3" class="cluster"><title>cluster_system_tol2bus</title>
<g id="a_clust3"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;0&#10;frontend_latency&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;false&#10;power_model&#61;Null&#10;response_latency&#61;1&#10;snoop_filter&#61;system.tol2bus.snoop_filter&#10;snoop_response_latency&#61;1&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;32">
<path fill="#6f798c" stroke="#000000" d="M584,-679C584,-679 708,-679 708,-679 714,-679 720,-685 720,-691 720,-691 720,-758 720,-758 720,-764 714,-770 708,-770 708,-770 584,-770 584,-770 578,-770 572,-764 572,-758 572,-758 572,-691 572,-691 572,-685 578,-679 584,-679"/>
<text text-anchor="middle" x="646" y="-754.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="646" y="-739.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust5" class="cluster"><title>cluster_system_membus</title>
<g id="a_clust5"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;4&#10;frontend_latency&#61;3&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;true&#10;power_model&#61;Null&#10;response_latency&#61;2&#10;snoop_filter&#61;system.membus.snoop_filter&#10;snoop_response_latency&#61;4&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;16">
<path fill="#6f798c" stroke="#000000" d="M806,-155C806,-155 930,-155 930,-155 936,-155 942,-161 942,-167 942,-167 942,-234 942,-234 942,-240 936,-246 930,-246 930,-246 806,-246 806,-246 800,-246 794,-240 794,-234 794,-234 794,-167 794,-167 794,-161 800,-155 806,-155"/>
<text text-anchor="middle" x="868" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="868" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust7" class="cluster"><title>cluster_system_tol3bus</title>
<g id="a_clust7"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;0&#10;frontend_latency&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;false&#10;power_model&#61;Null&#10;response_latency&#61;1&#10;snoop_filter&#61;system.tol3bus.snoop_filter&#10;snoop_response_latency&#61;1&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;32">
<path fill="#6f798c" stroke="#000000" d="M756,-417C756,-417 880,-417 880,-417 886,-417 892,-423 892,-429 892,-429 892,-496 892,-496 892,-502 886,-508 880,-508 880,-508 756,-508 756,-508 750,-508 744,-502 744,-496 744,-496 744,-429 744,-429 744,-423 750,-417 756,-417"/>
<text text-anchor="middle" x="818" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">tol3bus </text>
<text text-anchor="middle" x="818" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust11" class="cluster"><title>cluster_system_l2</title>
<g id="a_clust11"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;8&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;20&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;20&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;20&#10;sequential_access&#61;false&#10;size&#61;2097152&#10;system&#61;system&#10;tag_latency&#61;20&#10;tags&#61;system.l2.tags&#10;tgts_per_mshr&#61;12&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M649,-548C649,-548 817,-548 817,-548 823,-548 829,-554 829,-560 829,-560 829,-627 829,-627 829,-633 823,-639 817,-639 817,-639 649,-639 649,-639 643,-639 637,-633 637,-627 637,-627 637,-560 637,-560 637,-554 643,-548 649,-548"/>
<text text-anchor="middle" x="733" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="733" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust13" class="cluster"><title>cluster_system_l3</title>
<g id="a_clust13"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;16&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;20&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;512&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;20&#10;sequential_access&#61;false&#10;size&#61;16777216&#10;system&#61;system&#10;tag_latency&#61;20&#10;tags&#61;system.l3.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;256&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M821,-286C821,-286 989,-286 989,-286 995,-286 1001,-292 1001,-298 1001,-298 1001,-365 1001,-365 1001,-371 995,-377 989,-377 989,-377 821,-377 821,-377 815,-377 809,-371 809,-365 809,-365 809,-298 809,-298 809,-292 815,-286 821,-286"/>
<text text-anchor="middle" x="905" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">l3 </text>
<text text-anchor="middle" x="905" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: L3Cache</text>
</a>
</g>
</g>
<g id="clust16" class="cluster"><title>cluster_system_mem_ctrls</title>
<g id="a_clust16"><a xlink:title="IDD0&#61;0.055000&#10;IDD02&#61;0.000000&#10;IDD2N&#61;0.032000&#10;IDD2N2&#61;0.000000&#10;IDD2P0&#61;0.000000&#10;IDD2P02&#61;0.000000&#10;IDD2P1&#61;0.032000&#10;IDD2P12&#61;0.000000&#10;IDD3N&#61;0.038000&#10;IDD3N2&#61;0.000000&#10;IDD3P0&#61;0.000000&#10;IDD3P02&#61;0.000000&#10;IDD3P1&#61;0.038000&#10;IDD3P12&#61;0.000000&#10;IDD4R&#61;0.157000&#10;IDD4R2&#61;0.000000&#10;IDD4W&#61;0.125000&#10;IDD4W2&#61;0.000000&#10;IDD5&#61;0.235000&#10;IDD52&#61;0.000000&#10;IDD6&#61;0.020000&#10;IDD62&#61;0.000000&#10;VDD&#61;1.500000&#10;VDD2&#61;0.000000&#10;activation_limit&#61;4&#10;addr_mapping&#61;RoRaBaCoCh&#10;bank_groups_per_rank&#61;0&#10;banks_per_rank&#61;8&#10;burst_length&#61;8&#10;channels&#61;1&#10;clk_domain&#61;system.clk_domain&#10;conf_table_reported&#61;true&#10;default_p_state&#61;UNDEFINED&#10;device_bus_width&#61;8&#10;device_rowbuffer_size&#61;1024&#10;device_size&#61;536870912&#10;devices_per_rank&#61;8&#10;dll&#61;true&#10;eventq_index&#61;0&#10;in_addr_map&#61;true&#10;kvm_map&#61;true&#10;max_accesses_per_row&#61;16&#10;mem_sched_policy&#61;frfcfs&#10;min_writes_per_switch&#61;16&#10;null&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;page_policy&#61;open_adaptive&#10;power_model&#61;Null&#10;range&#61;0:536870911:6:19:0:0&#10;ranks_per_channel&#61;2&#10;read_buffer_size&#61;32&#10;static_backend_latency&#61;10000&#10;static_frontend_latency&#61;10000&#10;tBURST&#61;5000&#10;tCCD_L&#61;0&#10;tCK&#61;1250&#10;tCL&#61;13750&#10;tCS&#61;2500&#10;tRAS&#61;35000&#10;tRCD&#61;13750&#10;tREFI&#61;7800000&#10;tRFC&#61;260000&#10;tRP&#61;13750&#10;tRRD&#61;6000&#10;tRRD_L&#61;0&#10;tRTP&#61;7500&#10;tRTW&#61;2500&#10;tWR&#61;15000&#10;tWTR&#61;7500&#10;tXAW&#61;30000&#10;tXP&#61;6000&#10;tXPDLL&#61;0&#10;tXS&#61;270000&#10;tXSDLL&#61;0&#10;write_buffer_size&#61;64&#10;write_high_thresh_perc&#61;85&#10;write_low_thresh_perc&#61;50">
<path fill="#5e5958" stroke="#000000" d="M848,-24C848,-24 961,-24 961,-24 967,-24 973,-30 973,-36 973,-36 973,-103 973,-103 973,-109 967,-115 961,-115 961,-115 848,-115 848,-115 842,-115 836,-109 836,-103 836,-103 836,-36 836,-36 836,-30 842,-24 848,-24"/>
<text text-anchor="middle" x="904.5" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="904.5" y="-84.8" font-family="Arial" font-size="14.00" fill="#000000">: DDR3_1600_8x8</text>
</a>
</g>
</g>
<g id="clust19" class="cluster"><title>cluster_system_cpu0</title>
<g id="a_clust19"><a xlink:title="branchPred&#61;Null&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;cpu_id&#61;0&#10;default_p_state&#61;UNDEFINED&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu0.dstage2_mmu&#10;dtb&#61;system.cpu0.dtb&#10;eventq_index&#61;0&#10;fastmem&#61;false&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;interrupts&#61;system.cpu0.interrupts&#10;isa&#61;system.cpu0.isa&#10;istage2_mmu&#61;system.cpu0.istage2_mmu&#10;itb&#61;system.cpu0.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;simpoint_start_insts&#61;&#10;simulate_data_stalls&#61;false&#10;simulate_inst_stalls&#61;false&#10;socket_id&#61;0&#10;switched_out&#61;false&#10;syscallRetryLatency&#61;10000&#10;system&#61;system&#10;tracer&#61;system.cpu0.tracer&#10;wait_for_remote_gdb&#61;false&#10;width&#61;1&#10;workload&#61;system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M570,-802C570,-802 1072,-802 1072,-802 1078,-802 1084,-808 1084,-814 1084,-814 1084,-1112 1084,-1112 1084,-1118 1078,-1124 1072,-1124 1072,-1124 570,-1124 570,-1124 564,-1124 558,-1118 558,-1112 558,-1112 558,-814 558,-814 558,-808 564,-802 570,-802"/>
<text text-anchor="middle" x="821" y="-1108.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="821" y="-1093.8" font-family="Arial" font-size="14.00" fill="#000000">: AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust21" class="cluster"><title>cluster_system_cpu0_dtb</title>
<g id="a_clust21"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;sys&#61;system&#10;walker&#61;system.cpu0.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M792,-933C792,-933 912,-933 912,-933 918,-933 924,-939 924,-945 924,-945 924,-1066 924,-1066 924,-1072 918,-1078 912,-1078 912,-1078 792,-1078 792,-1078 786,-1078 780,-1072 780,-1066 780,-1066 780,-945 780,-945 780,-939 786,-933 792,-933"/>
<text text-anchor="middle" x="852" y="-1062.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="852" y="-1047.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust22" class="cluster"><title>cluster_system_cpu0_dtb_walker</title>
<g id="a_clust22"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M800,-941C800,-941 904,-941 904,-941 910,-941 916,-947 916,-953 916,-953 916,-1020 916,-1020 916,-1026 910,-1032 904,-1032 904,-1032 800,-1032 800,-1032 794,-1032 788,-1026 788,-1020 788,-1020 788,-953 788,-953 788,-947 794,-941 800,-941"/>
<text text-anchor="middle" x="852" y="-1016.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="852" y="-1001.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust24" class="cluster"><title>cluster_system_cpu0_itb</title>
<g id="a_clust24"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;sys&#61;system&#10;walker&#61;system.cpu0.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M944,-933C944,-933 1064,-933 1064,-933 1070,-933 1076,-939 1076,-945 1076,-945 1076,-1066 1076,-1066 1076,-1072 1070,-1078 1064,-1078 1064,-1078 944,-1078 944,-1078 938,-1078 932,-1072 932,-1066 932,-1066 932,-945 932,-945 932,-939 938,-933 944,-933"/>
<text text-anchor="middle" x="1004" y="-1062.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1004" y="-1047.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust25" class="cluster"><title>cluster_system_cpu0_itb_walker</title>
<g id="a_clust25"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M952,-941C952,-941 1056,-941 1056,-941 1062,-941 1068,-947 1068,-953 1068,-953 1068,-1020 1068,-1020 1068,-1026 1062,-1032 1056,-1032 1056,-1032 952,-1032 952,-1032 946,-1032 940,-1026 940,-1020 940,-1020 940,-953 940,-953 940,-947 946,-941 952,-941"/>
<text text-anchor="middle" x="1004" y="-1016.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1004" y="-1001.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust32" class="cluster"><title>cluster_system_cpu0_icache</title>
<g id="a_clust32"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu0.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M778,-810C778,-810 946,-810 946,-810 952,-810 958,-816 958,-822 958,-822 958,-889 958,-889 958,-895 952,-901 946,-901 946,-901 778,-901 778,-901 772,-901 766,-895 766,-889 766,-889 766,-822 766,-822 766,-816 772,-810 778,-810"/>
<text text-anchor="middle" x="862" y="-885.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="862" y="-870.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust34" class="cluster"><title>cluster_system_cpu0_dcache</title>
<g id="a_clust34"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;65536&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu0.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M578,-810C578,-810 746,-810 746,-810 752,-810 758,-816 758,-822 758,-822 758,-889 758,-889 758,-895 752,-901 746,-901 746,-901 578,-901 578,-901 572,-901 566,-895 566,-889 566,-889 566,-822 566,-822 566,-816 572,-810 578,-810"/>
<text text-anchor="middle" x="662" y="-885.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="662" y="-870.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust38" class="cluster"><title>cluster_system_cpu1</title>
<g id="a_clust38"><a xlink:title="branchPred&#61;Null&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;cpu_id&#61;1&#10;default_p_state&#61;UNDEFINED&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu1.dstage2_mmu&#10;dtb&#61;system.cpu1.dtb&#10;eventq_index&#61;0&#10;fastmem&#61;false&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;interrupts&#61;system.cpu1.interrupts&#10;isa&#61;system.cpu1.isa&#10;istage2_mmu&#61;system.cpu1.istage2_mmu&#10;itb&#61;system.cpu1.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;simpoint_start_insts&#61;&#10;simulate_data_stalls&#61;false&#10;simulate_inst_stalls&#61;false&#10;socket_id&#61;0&#10;switched_out&#61;false&#10;syscallRetryLatency&#61;10000&#10;system&#61;system&#10;tracer&#61;system.cpu1.tracer&#10;wait_for_remote_gdb&#61;false&#10;width&#61;1&#10;workload&#61;system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-802C36,-802 538,-802 538,-802 544,-802 550,-808 550,-814 550,-814 550,-1112 550,-1112 550,-1118 544,-1124 538,-1124 538,-1124 36,-1124 36,-1124 30,-1124 24,-1118 24,-1112 24,-1112 24,-814 24,-814 24,-808 30,-802 36,-802"/>
<text text-anchor="middle" x="287" y="-1108.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="287" y="-1093.8" font-family="Arial" font-size="14.00" fill="#000000">: AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust39" class="cluster"><title>cluster_system_cpu1_icache</title>
<g id="a_clust39"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu1.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M264,-810C264,-810 432,-810 432,-810 438,-810 444,-816 444,-822 444,-822 444,-889 444,-889 444,-895 438,-901 432,-901 432,-901 264,-901 264,-901 258,-901 252,-895 252,-889 252,-889 252,-822 252,-822 252,-816 258,-810 264,-810"/>
<text text-anchor="middle" x="348" y="-885.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="348" y="-870.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust41" class="cluster"><title>cluster_system_cpu1_dtb</title>
<g id="a_clust41"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;sys&#61;system&#10;walker&#61;system.cpu1.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M258,-933C258,-933 378,-933 378,-933 384,-933 390,-939 390,-945 390,-945 390,-1066 390,-1066 390,-1072 384,-1078 378,-1078 378,-1078 258,-1078 258,-1078 252,-1078 246,-1072 246,-1066 246,-1066 246,-945 246,-945 246,-939 252,-933 258,-933"/>
<text text-anchor="middle" x="318" y="-1062.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="318" y="-1047.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust42" class="cluster"><title>cluster_system_cpu1_dtb_walker</title>
<g id="a_clust42"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M266,-941C266,-941 370,-941 370,-941 376,-941 382,-947 382,-953 382,-953 382,-1020 382,-1020 382,-1026 376,-1032 370,-1032 370,-1032 266,-1032 266,-1032 260,-1032 254,-1026 254,-1020 254,-1020 254,-953 254,-953 254,-947 260,-941 266,-941"/>
<text text-anchor="middle" x="318" y="-1016.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="318" y="-1001.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust44" class="cluster"><title>cluster_system_cpu1_itb</title>
<g id="a_clust44"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;sys&#61;system&#10;walker&#61;system.cpu1.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M410,-933C410,-933 530,-933 530,-933 536,-933 542,-939 542,-945 542,-945 542,-1066 542,-1066 542,-1072 536,-1078 530,-1078 530,-1078 410,-1078 410,-1078 404,-1078 398,-1072 398,-1066 398,-1066 398,-945 398,-945 398,-939 404,-933 410,-933"/>
<text text-anchor="middle" x="470" y="-1062.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="470" y="-1047.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust45" class="cluster"><title>cluster_system_cpu1_itb_walker</title>
<g id="a_clust45"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M418,-941C418,-941 522,-941 522,-941 528,-941 534,-947 534,-953 534,-953 534,-1020 534,-1020 534,-1026 528,-1032 522,-1032 522,-1032 418,-1032 418,-1032 412,-1032 406,-1026 406,-1020 406,-1020 406,-953 406,-953 406,-947 412,-941 418,-941"/>
<text text-anchor="middle" x="470" y="-1016.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="470" y="-1001.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust52" class="cluster"><title>cluster_system_cpu1_dcache</title>
<g id="a_clust52"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;65536&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu1.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M55,-810C55,-810 223,-810 223,-810 229,-810 235,-816 235,-822 235,-822 235,-889 235,-889 235,-895 229,-901 223,-901 223,-901 55,-901 55,-901 49,-901 43,-895 43,-889 43,-889 43,-822 43,-822 43,-816 49,-810 55,-810"/>
<text text-anchor="middle" x="139" y="-885.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="139" y="-870.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node"><title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M715.5,-294.5C715.5,-294.5 786.5,-294.5 786.5,-294.5 792.5,-294.5 798.5,-300.5 798.5,-306.5 798.5,-306.5 798.5,-318.5 798.5,-318.5 798.5,-324.5 792.5,-330.5 786.5,-330.5 786.5,-330.5 715.5,-330.5 715.5,-330.5 709.5,-330.5 703.5,-324.5 703.5,-318.5 703.5,-318.5 703.5,-306.5 703.5,-306.5 703.5,-300.5 709.5,-294.5 715.5,-294.5"/>
<text text-anchor="middle" x="751" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node5" class="node"><title>system_membus_slave</title>
<path fill="#586070" stroke="#000000" d="M814,-163.5C814,-163.5 844,-163.5 844,-163.5 850,-163.5 856,-169.5 856,-175.5 856,-175.5 856,-187.5 856,-187.5 856,-193.5 850,-199.5 844,-199.5 844,-199.5 814,-199.5 814,-199.5 808,-199.5 802,-193.5 802,-187.5 802,-187.5 802,-175.5 802,-175.5 802,-169.5 808,-163.5 814,-163.5"/>
<text text-anchor="middle" x="829" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_slave -->
<g id="edge1" class="edge"><title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M761.358,-294.37C774.645,-272.395 797.817,-234.073 813.283,-208.494"/>
<polygon fill="black" stroke="black" points="816.42,-210.069 818.599,-199.701 810.43,-206.447 816.42,-210.069"/>
</g>
<!-- system_tol2bus_master -->
<g id="node2" class="node"><title>system_tol2bus_master</title>
<path fill="#586070" stroke="#000000" d="M664,-687.5C664,-687.5 700,-687.5 700,-687.5 706,-687.5 712,-693.5 712,-699.5 712,-699.5 712,-711.5 712,-711.5 712,-717.5 706,-723.5 700,-723.5 700,-723.5 664,-723.5 664,-723.5 658,-723.5 652,-717.5 652,-711.5 652,-711.5 652,-699.5 652,-699.5 652,-693.5 658,-687.5 664,-687.5"/>
<text text-anchor="middle" x="682" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_l2_cpu_side -->
<g id="node9" class="node"><title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M656.5,-556.5C656.5,-556.5 707.5,-556.5 707.5,-556.5 713.5,-556.5 719.5,-562.5 719.5,-568.5 719.5,-568.5 719.5,-580.5 719.5,-580.5 719.5,-586.5 713.5,-592.5 707.5,-592.5 707.5,-592.5 656.5,-592.5 656.5,-592.5 650.5,-592.5 644.5,-586.5 644.5,-580.5 644.5,-580.5 644.5,-568.5 644.5,-568.5 644.5,-562.5 650.5,-556.5 656.5,-556.5"/>
<text text-anchor="middle" x="682" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_master&#45;&gt;system_l2_cpu_side -->
<g id="edge2" class="edge"><title>system_tol2bus_master&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M682,-687.37C682,-665.781 682,-628.412 682,-602.852"/>
<polygon fill="black" stroke="black" points="685.5,-602.701 682,-592.701 678.5,-602.701 685.5,-602.701"/>
</g>
<!-- system_tol2bus_slave -->
<g id="node3" class="node"><title>system_tol2bus_slave</title>
<path fill="#586070" stroke="#000000" d="M592,-687.5C592,-687.5 622,-687.5 622,-687.5 628,-687.5 634,-693.5 634,-699.5 634,-699.5 634,-711.5 634,-711.5 634,-717.5 628,-723.5 622,-723.5 622,-723.5 592,-723.5 592,-723.5 586,-723.5 580,-717.5 580,-711.5 580,-711.5 580,-699.5 580,-699.5 580,-693.5 586,-687.5 592,-687.5"/>
<text text-anchor="middle" x="607" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_membus_master -->
<g id="node4" class="node"><title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M886,-163.5C886,-163.5 922,-163.5 922,-163.5 928,-163.5 934,-169.5 934,-175.5 934,-175.5 934,-187.5 934,-187.5 934,-193.5 928,-199.5 922,-199.5 922,-199.5 886,-199.5 886,-199.5 880,-199.5 874,-193.5 874,-187.5 874,-187.5 874,-175.5 874,-175.5 874,-169.5 880,-163.5 886,-163.5"/>
<text text-anchor="middle" x="904" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node12" class="node"><title>system_mem_ctrls_port</title>
<path fill="#4b4746" stroke="#000000" d="M889,-32.5C889,-32.5 919,-32.5 919,-32.5 925,-32.5 931,-38.5 931,-44.5 931,-44.5 931,-56.5 931,-56.5 931,-62.5 925,-68.5 919,-68.5 919,-68.5 889,-68.5 889,-68.5 883,-68.5 877,-62.5 877,-56.5 877,-56.5 877,-44.5 877,-44.5 877,-38.5 883,-32.5 889,-32.5"/>
<text text-anchor="middle" x="904" y="-46.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_mem_ctrls_port -->
<g id="edge3" class="edge"><title>system_membus_master&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M904,-163.37C904,-141.781 904,-104.412 904,-78.852"/>
<polygon fill="black" stroke="black" points="907.5,-78.701 904,-68.7011 900.5,-78.7011 907.5,-78.701"/>
</g>
<!-- system_tol3bus_master -->
<g id="node6" class="node"><title>system_tol3bus_master</title>
<path fill="#586070" stroke="#000000" d="M836,-425.5C836,-425.5 872,-425.5 872,-425.5 878,-425.5 884,-431.5 884,-437.5 884,-437.5 884,-449.5 884,-449.5 884,-455.5 878,-461.5 872,-461.5 872,-461.5 836,-461.5 836,-461.5 830,-461.5 824,-455.5 824,-449.5 824,-449.5 824,-437.5 824,-437.5 824,-431.5 830,-425.5 836,-425.5"/>
<text text-anchor="middle" x="854" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_l3_cpu_side -->
<g id="node11" class="node"><title>system_l3_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M828.5,-294.5C828.5,-294.5 879.5,-294.5 879.5,-294.5 885.5,-294.5 891.5,-300.5 891.5,-306.5 891.5,-306.5 891.5,-318.5 891.5,-318.5 891.5,-324.5 885.5,-330.5 879.5,-330.5 879.5,-330.5 828.5,-330.5 828.5,-330.5 822.5,-330.5 816.5,-324.5 816.5,-318.5 816.5,-318.5 816.5,-306.5 816.5,-306.5 816.5,-300.5 822.5,-294.5 828.5,-294.5"/>
<text text-anchor="middle" x="854" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol3bus_master&#45;&gt;system_l3_cpu_side -->
<g id="edge4" class="edge"><title>system_tol3bus_master&#45;&gt;system_l3_cpu_side</title>
<path fill="none" stroke="black" d="M854,-425.37C854,-403.781 854,-366.412 854,-340.852"/>
<polygon fill="black" stroke="black" points="857.5,-340.701 854,-330.701 850.5,-340.701 857.5,-340.701"/>
</g>
<!-- system_tol3bus_slave -->
<g id="node7" class="node"><title>system_tol3bus_slave</title>
<path fill="#586070" stroke="#000000" d="M764,-425.5C764,-425.5 794,-425.5 794,-425.5 800,-425.5 806,-431.5 806,-437.5 806,-437.5 806,-449.5 806,-449.5 806,-455.5 800,-461.5 794,-461.5 794,-461.5 764,-461.5 764,-461.5 758,-461.5 752,-455.5 752,-449.5 752,-449.5 752,-437.5 752,-437.5 752,-431.5 758,-425.5 764,-425.5"/>
<text text-anchor="middle" x="779" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_l2_mem_side -->
<g id="node8" class="node"><title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M749,-556.5C749,-556.5 809,-556.5 809,-556.5 815,-556.5 821,-562.5 821,-568.5 821,-568.5 821,-580.5 821,-580.5 821,-586.5 815,-592.5 809,-592.5 809,-592.5 749,-592.5 749,-592.5 743,-592.5 737,-586.5 737,-580.5 737,-580.5 737,-568.5 737,-568.5 737,-562.5 743,-556.5 749,-556.5"/>
<text text-anchor="middle" x="779" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l2_mem_side&#45;&gt;system_tol3bus_slave -->
<g id="edge5" class="edge"><title>system_l2_mem_side&#45;&gt;system_tol3bus_slave</title>
<path fill="none" stroke="black" d="M779,-556.37C779,-534.781 779,-497.412 779,-471.852"/>
<polygon fill="black" stroke="black" points="782.5,-471.701 779,-461.701 775.5,-471.701 782.5,-471.701"/>
</g>
<!-- system_l3_mem_side -->
<g id="node10" class="node"><title>system_l3_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M921,-294.5C921,-294.5 981,-294.5 981,-294.5 987,-294.5 993,-300.5 993,-306.5 993,-306.5 993,-318.5 993,-318.5 993,-324.5 987,-330.5 981,-330.5 981,-330.5 921,-330.5 921,-330.5 915,-330.5 909,-324.5 909,-318.5 909,-318.5 909,-306.5 909,-306.5 909,-300.5 915,-294.5 921,-294.5"/>
<text text-anchor="middle" x="951" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l3_mem_side&#45;&gt;system_membus_slave -->
<g id="edge6" class="edge"><title>system_l3_mem_side&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M923.093,-294.49C905.011,-282.51 881.788,-265.226 865,-246 855.332,-234.928 847.034,-220.853 840.85,-208.769"/>
<polygon fill="black" stroke="black" points="843.901,-207.041 836.358,-199.601 837.615,-210.121 843.901,-207.041"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node13" class="node"><title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M692.5,-949.5C692.5,-949.5 759.5,-949.5 759.5,-949.5 765.5,-949.5 771.5,-955.5 771.5,-961.5 771.5,-961.5 771.5,-973.5 771.5,-973.5 771.5,-979.5 765.5,-985.5 759.5,-985.5 759.5,-985.5 692.5,-985.5 692.5,-985.5 686.5,-985.5 680.5,-979.5 680.5,-973.5 680.5,-973.5 680.5,-961.5 680.5,-961.5 680.5,-955.5 686.5,-949.5 692.5,-949.5"/>
<text text-anchor="middle" x="726" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node18" class="node"><title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M785.5,-818.5C785.5,-818.5 836.5,-818.5 836.5,-818.5 842.5,-818.5 848.5,-824.5 848.5,-830.5 848.5,-830.5 848.5,-842.5 848.5,-842.5 848.5,-848.5 842.5,-854.5 836.5,-854.5 836.5,-854.5 785.5,-854.5 785.5,-854.5 779.5,-854.5 773.5,-848.5 773.5,-842.5 773.5,-842.5 773.5,-830.5 773.5,-830.5 773.5,-824.5 779.5,-818.5 785.5,-818.5"/>
<text text-anchor="middle" x="811" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge7" class="edge"><title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M737.287,-949.37C751.83,-927.299 777.24,-888.736 794.093,-863.158"/>
<polygon fill="black" stroke="black" points="797.086,-864.977 799.666,-854.701 791.241,-861.126 797.086,-864.977"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node14" class="node"><title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M578,-949.5C578,-949.5 650,-949.5 650,-949.5 656,-949.5 662,-955.5 662,-961.5 662,-961.5 662,-973.5 662,-973.5 662,-979.5 656,-985.5 650,-985.5 650,-985.5 578,-985.5 578,-985.5 572,-985.5 566,-979.5 566,-973.5 566,-973.5 566,-961.5 566,-961.5 566,-955.5 572,-949.5 578,-949.5"/>
<text text-anchor="middle" x="614" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node20" class="node"><title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M585.5,-818.5C585.5,-818.5 636.5,-818.5 636.5,-818.5 642.5,-818.5 648.5,-824.5 648.5,-830.5 648.5,-830.5 648.5,-842.5 648.5,-842.5 648.5,-848.5 642.5,-854.5 636.5,-854.5 636.5,-854.5 585.5,-854.5 585.5,-854.5 579.5,-854.5 573.5,-848.5 573.5,-842.5 573.5,-842.5 573.5,-830.5 573.5,-830.5 573.5,-824.5 579.5,-818.5 585.5,-818.5"/>
<text text-anchor="middle" x="611" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge8" class="edge"><title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M613.602,-949.37C613.1,-927.781 612.231,-890.412 611.636,-864.852"/>
<polygon fill="black" stroke="black" points="615.132,-864.617 611.4,-854.701 608.134,-864.78 615.132,-864.617"/>
</g>
<!-- system_cpu0_dtb_walker_port -->
<g id="node15" class="node"><title>system_cpu0_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M866,-949.5C866,-949.5 896,-949.5 896,-949.5 902,-949.5 908,-955.5 908,-961.5 908,-961.5 908,-973.5 908,-973.5 908,-979.5 902,-985.5 896,-985.5 896,-985.5 866,-985.5 866,-985.5 860,-985.5 854,-979.5 854,-973.5 854,-973.5 854,-961.5 854,-961.5 854,-955.5 860,-949.5 866,-949.5"/>
<text text-anchor="middle" x="881" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge9" class="edge"><title>system_cpu0_dtb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M906.891,-949.286C928.271,-934.443 956.04,-913.485 962,-901 980.956,-861.293 991.519,-834.628 962,-802 914.203,-749.168 702.69,-808.896 643,-770 629.97,-761.51 621.16,-746.567 615.518,-733.31"/>
<polygon fill="black" stroke="black" points="618.655,-731.716 611.804,-723.635 612.12,-734.225 618.655,-731.716"/>
</g>
<!-- system_cpu0_itb_walker_port -->
<g id="node16" class="node"><title>system_cpu0_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M974,-949.5C974,-949.5 1004,-949.5 1004,-949.5 1010,-949.5 1016,-955.5 1016,-961.5 1016,-961.5 1016,-973.5 1016,-973.5 1016,-979.5 1010,-985.5 1004,-985.5 1004,-985.5 974,-985.5 974,-985.5 968,-985.5 962,-979.5 962,-973.5 962,-973.5 962,-961.5 962,-961.5 962,-955.5 968,-949.5 974,-949.5"/>
<text text-anchor="middle" x="989" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge10" class="edge"><title>system_cpu0_itb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M993.996,-949.476C1002.63,-916.092 1015.93,-841.827 977,-802 924.878,-748.682 705.56,-810.567 643,-770 629.951,-761.539 621.14,-746.598 615.503,-733.333"/>
<polygon fill="black" stroke="black" points="618.639,-731.737 611.792,-723.652 612.103,-734.243 618.639,-731.737"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node17" class="node"><title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M878,-818.5C878,-818.5 938,-818.5 938,-818.5 944,-818.5 950,-824.5 950,-830.5 950,-830.5 950,-842.5 950,-842.5 950,-848.5 944,-854.5 938,-854.5 938,-854.5 878,-854.5 878,-854.5 872,-854.5 866,-848.5 866,-842.5 866,-842.5 866,-830.5 866,-830.5 866,-824.5 872,-818.5 878,-818.5"/>
<text text-anchor="middle" x="908" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge11" class="edge"><title>system_cpu0_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M886.297,-818.251C877.639,-812.196 867.292,-805.931 857,-802 767.16,-767.69 722.277,-824.439 643,-770 630.263,-761.254 621.493,-746.435 615.8,-733.312"/>
<polygon fill="black" stroke="black" points="618.95,-731.76 612.031,-723.736 612.436,-734.323 618.95,-731.76"/>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node19" class="node"><title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M678,-818.5C678,-818.5 738,-818.5 738,-818.5 744,-818.5 750,-824.5 750,-830.5 750,-830.5 750,-842.5 750,-842.5 750,-848.5 744,-854.5 738,-854.5 738,-854.5 678,-854.5 678,-854.5 672,-854.5 666,-848.5 666,-842.5 666,-842.5 666,-830.5 666,-830.5 666,-824.5 672,-818.5 678,-818.5"/>
<text text-anchor="middle" x="708" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge12" class="edge"><title>system_cpu0_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M688.403,-818.351C674.719,-805.787 656.55,-787.873 643,-770 634.241,-758.446 626.12,-744.535 619.817,-732.683"/>
<polygon fill="black" stroke="black" points="622.876,-730.978 615.174,-723.703 616.658,-734.193 622.876,-730.978"/>
</g>
<!-- system_cpu1_icache_port -->
<g id="node21" class="node"><title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M158.5,-949.5C158.5,-949.5 225.5,-949.5 225.5,-949.5 231.5,-949.5 237.5,-955.5 237.5,-961.5 237.5,-961.5 237.5,-973.5 237.5,-973.5 237.5,-979.5 231.5,-985.5 225.5,-985.5 225.5,-985.5 158.5,-985.5 158.5,-985.5 152.5,-985.5 146.5,-979.5 146.5,-973.5 146.5,-973.5 146.5,-961.5 146.5,-961.5 146.5,-955.5 152.5,-949.5 158.5,-949.5"/>
<text text-anchor="middle" x="192" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node24" class="node"><title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M271.5,-818.5C271.5,-818.5 322.5,-818.5 322.5,-818.5 328.5,-818.5 334.5,-824.5 334.5,-830.5 334.5,-830.5 334.5,-842.5 334.5,-842.5 334.5,-848.5 328.5,-854.5 322.5,-854.5 322.5,-854.5 271.5,-854.5 271.5,-854.5 265.5,-854.5 259.5,-848.5 259.5,-842.5 259.5,-842.5 259.5,-830.5 259.5,-830.5 259.5,-824.5 265.5,-818.5 271.5,-818.5"/>
<text text-anchor="middle" x="297" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge13" class="edge"><title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M205.943,-949.37C224.065,-927.106 255.845,-888.061 276.658,-862.491"/>
<polygon fill="black" stroke="black" points="279.401,-864.666 282.999,-854.701 273.972,-860.247 279.401,-864.666"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node22" class="node"><title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M44,-949.5C44,-949.5 116,-949.5 116,-949.5 122,-949.5 128,-955.5 128,-961.5 128,-961.5 128,-973.5 128,-973.5 128,-979.5 122,-985.5 116,-985.5 116,-985.5 44,-985.5 44,-985.5 38,-985.5 32,-979.5 32,-973.5 32,-973.5 32,-961.5 32,-961.5 32,-955.5 38,-949.5 44,-949.5"/>
<text text-anchor="middle" x="80" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node28" class="node"><title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M62.5,-818.5C62.5,-818.5 113.5,-818.5 113.5,-818.5 119.5,-818.5 125.5,-824.5 125.5,-830.5 125.5,-830.5 125.5,-842.5 125.5,-842.5 125.5,-848.5 119.5,-854.5 113.5,-854.5 113.5,-854.5 62.5,-854.5 62.5,-854.5 56.5,-854.5 50.5,-848.5 50.5,-842.5 50.5,-842.5 50.5,-830.5 50.5,-830.5 50.5,-824.5 56.5,-818.5 62.5,-818.5"/>
<text text-anchor="middle" x="88" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge14" class="edge"><title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M81.0623,-949.37C82.4012,-927.781 84.7186,-890.412 86.3037,-864.852"/>
<polygon fill="black" stroke="black" points="89.8075,-864.899 86.9333,-854.701 82.8209,-864.465 89.8075,-864.899"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node23" class="node"><title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M364,-818.5C364,-818.5 424,-818.5 424,-818.5 430,-818.5 436,-824.5 436,-830.5 436,-830.5 436,-842.5 436,-842.5 436,-848.5 430,-854.5 424,-854.5 424,-854.5 364,-854.5 364,-854.5 358,-854.5 352,-848.5 352,-842.5 352,-842.5 352,-830.5 352,-830.5 352,-824.5 358,-818.5 364,-818.5"/>
<text text-anchor="middle" x="394" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge15" class="edge"><title>system_cpu1_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M422.285,-818.37C460.661,-795.128 529.234,-753.598 571.168,-728.201"/>
<polygon fill="black" stroke="black" points="573.205,-731.059 579.946,-722.885 569.579,-725.072 573.205,-731.059"/>
</g>
<!-- system_cpu1_dtb_walker_port -->
<g id="node25" class="node"><title>system_cpu1_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M332,-949.5C332,-949.5 362,-949.5 362,-949.5 368,-949.5 374,-955.5 374,-961.5 374,-961.5 374,-973.5 374,-973.5 374,-979.5 368,-985.5 362,-985.5 362,-985.5 332,-985.5 332,-985.5 326,-985.5 320,-979.5 320,-973.5 320,-973.5 320,-961.5 320,-961.5 320,-955.5 326,-949.5 332,-949.5"/>
<text text-anchor="middle" x="347" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge16" class="edge"><title>system_cpu1_dtb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M374.094,-949.645C401.837,-932.272 441.762,-906.913 448,-901 487.485,-863.571 485.628,-844.173 520,-802 540.424,-776.94 565.43,-749.825 583.383,-730.912"/>
<polygon fill="black" stroke="black" points="585.999,-733.24 590.371,-723.59 580.935,-728.407 585.999,-733.24"/>
</g>
<!-- system_cpu1_itb_walker_port -->
<g id="node26" class="node"><title>system_cpu1_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M484,-949.5C484,-949.5 514,-949.5 514,-949.5 520,-949.5 526,-955.5 526,-961.5 526,-961.5 526,-973.5 526,-973.5 526,-979.5 520,-985.5 514,-985.5 514,-985.5 484,-985.5 484,-985.5 478,-985.5 472,-979.5 472,-973.5 472,-973.5 472,-961.5 472,-961.5 472,-955.5 478,-949.5 484,-949.5"/>
<text text-anchor="middle" x="499" y="-963.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge17" class="edge"><title>system_cpu1_itb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M505.201,-949.041C516.044,-918.812 539.45,-854.887 562,-802 572.101,-778.311 584.67,-751.857 593.955,-732.809"/>
<polygon fill="black" stroke="black" points="597.221,-734.097 598.481,-723.577 590.936,-731.016 597.221,-734.097"/>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node27" class="node"><title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M155,-818.5C155,-818.5 215,-818.5 215,-818.5 221,-818.5 227,-824.5 227,-830.5 227,-830.5 227,-842.5 227,-842.5 227,-848.5 221,-854.5 215,-854.5 215,-854.5 155,-854.5 155,-854.5 149,-854.5 143,-848.5 143,-842.5 143,-842.5 143,-830.5 143,-830.5 143,-824.5 149,-818.5 155,-818.5"/>
<text text-anchor="middle" x="185" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge18" class="edge"><title>system_cpu1_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M213.827,-818.388C224.335,-812.632 236.47,-806.53 248,-802 361.673,-757.339 503.614,-726.495 569.802,-713.464"/>
<polygon fill="black" stroke="black" points="570.611,-716.873 579.758,-711.527 569.273,-710.002 570.611,-716.873"/>
</g>
</g>
</svg>
