// Seed: 748632113
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign module_1.id_12 = 0;
  logic id_3;
  ;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input uwire id_2,
    output tri1 id_3,
    input wire id_4,
    input supply1 id_5,
    input tri0 id_6,
    input wor id_7,
    input supply0 id_8,
    input wire id_9,
    output supply0 id_10,
    output logic id_11,
    input wand id_12,
    input supply0 id_13
);
  always @(id_13 - 1'b0 or posedge id_1) $signed(99);
  ;
  always force id_3 = "";
  assign id_10 = id_13;
  logic id_15;
  always @* id_11 = id_12;
  module_0 modCall_1 (
      id_15,
      id_15
  );
endmodule
