/// Auto-generated bit field definitions for SLC
/// Device: ESP32
/// Vendor: ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::espressif::esp32::esp32::slc {

using namespace alloy::hal::bitfields;

// ============================================================================
// SLC Bit Field Definitions
// ============================================================================

/// CONF0 - CONF0
namespace conf0 {
    /// Position: 0, Width: 1
    /// Access: read-write
    using SLC0_TX_RST = BitField<0, 1>;
    constexpr uint32_t SLC0_TX_RST_Pos = 0;
    constexpr uint32_t SLC0_TX_RST_Msk = SLC0_TX_RST::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using SLC0_RX_RST = BitField<1, 1>;
    constexpr uint32_t SLC0_RX_RST_Pos = 1;
    constexpr uint32_t SLC0_RX_RST_Msk = SLC0_RX_RST::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using AHBM_FIFO_RST = BitField<2, 1>;
    constexpr uint32_t AHBM_FIFO_RST_Pos = 2;
    constexpr uint32_t AHBM_FIFO_RST_Msk = AHBM_FIFO_RST::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using AHBM_RST = BitField<3, 1>;
    constexpr uint32_t AHBM_RST_Pos = 3;
    constexpr uint32_t AHBM_RST_Msk = AHBM_RST::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using SLC0_TX_LOOP_TEST = BitField<4, 1>;
    constexpr uint32_t SLC0_TX_LOOP_TEST_Pos = 4;
    constexpr uint32_t SLC0_TX_LOOP_TEST_Msk = SLC0_TX_LOOP_TEST::mask;

    /// Position: 5, Width: 1
    /// Access: read-write
    using SLC0_RX_LOOP_TEST = BitField<5, 1>;
    constexpr uint32_t SLC0_RX_LOOP_TEST_Pos = 5;
    constexpr uint32_t SLC0_RX_LOOP_TEST_Msk = SLC0_RX_LOOP_TEST::mask;

    /// Position: 6, Width: 1
    /// Access: read-write
    using SLC0_RX_AUTO_WRBACK = BitField<6, 1>;
    constexpr uint32_t SLC0_RX_AUTO_WRBACK_Pos = 6;
    constexpr uint32_t SLC0_RX_AUTO_WRBACK_Msk = SLC0_RX_AUTO_WRBACK::mask;

    /// Position: 7, Width: 1
    /// Access: read-write
    using SLC0_RX_NO_RESTART_CLR = BitField<7, 1>;
    constexpr uint32_t SLC0_RX_NO_RESTART_CLR_Pos = 7;
    constexpr uint32_t SLC0_RX_NO_RESTART_CLR_Msk = SLC0_RX_NO_RESTART_CLR::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using SLC0_RXDSCR_BURST_EN = BitField<8, 1>;
    constexpr uint32_t SLC0_RXDSCR_BURST_EN_Pos = 8;
    constexpr uint32_t SLC0_RXDSCR_BURST_EN_Msk = SLC0_RXDSCR_BURST_EN::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using SLC0_RXDATA_BURST_EN = BitField<9, 1>;
    constexpr uint32_t SLC0_RXDATA_BURST_EN_Pos = 9;
    constexpr uint32_t SLC0_RXDATA_BURST_EN_Msk = SLC0_RXDATA_BURST_EN::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using SLC0_RXLINK_AUTO_RET = BitField<10, 1>;
    constexpr uint32_t SLC0_RXLINK_AUTO_RET_Pos = 10;
    constexpr uint32_t SLC0_RXLINK_AUTO_RET_Msk = SLC0_RXLINK_AUTO_RET::mask;

    /// Position: 11, Width: 1
    /// Access: read-write
    using SLC0_TXLINK_AUTO_RET = BitField<11, 1>;
    constexpr uint32_t SLC0_TXLINK_AUTO_RET_Pos = 11;
    constexpr uint32_t SLC0_TXLINK_AUTO_RET_Msk = SLC0_TXLINK_AUTO_RET::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using SLC0_TXDSCR_BURST_EN = BitField<12, 1>;
    constexpr uint32_t SLC0_TXDSCR_BURST_EN_Pos = 12;
    constexpr uint32_t SLC0_TXDSCR_BURST_EN_Msk = SLC0_TXDSCR_BURST_EN::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using SLC0_TXDATA_BURST_EN = BitField<13, 1>;
    constexpr uint32_t SLC0_TXDATA_BURST_EN_Pos = 13;
    constexpr uint32_t SLC0_TXDATA_BURST_EN_Msk = SLC0_TXDATA_BURST_EN::mask;

    /// Position: 14, Width: 1
    /// Access: read-write
    using SLC0_TOKEN_AUTO_CLR = BitField<14, 1>;
    constexpr uint32_t SLC0_TOKEN_AUTO_CLR_Pos = 14;
    constexpr uint32_t SLC0_TOKEN_AUTO_CLR_Msk = SLC0_TOKEN_AUTO_CLR::mask;

    /// Position: 15, Width: 1
    /// Access: read-write
    using SLC0_TOKEN_SEL = BitField<15, 1>;
    constexpr uint32_t SLC0_TOKEN_SEL_Pos = 15;
    constexpr uint32_t SLC0_TOKEN_SEL_Msk = SLC0_TOKEN_SEL::mask;

    /// Position: 16, Width: 1
    /// Access: read-write
    using SLC1_TX_RST = BitField<16, 1>;
    constexpr uint32_t SLC1_TX_RST_Pos = 16;
    constexpr uint32_t SLC1_TX_RST_Msk = SLC1_TX_RST::mask;

    /// Position: 17, Width: 1
    /// Access: read-write
    using SLC1_RX_RST = BitField<17, 1>;
    constexpr uint32_t SLC1_RX_RST_Pos = 17;
    constexpr uint32_t SLC1_RX_RST_Msk = SLC1_RX_RST::mask;

    /// Position: 18, Width: 1
    /// Access: read-write
    using SLC0_WR_RETRY_MASK_EN = BitField<18, 1>;
    constexpr uint32_t SLC0_WR_RETRY_MASK_EN_Pos = 18;
    constexpr uint32_t SLC0_WR_RETRY_MASK_EN_Msk = SLC0_WR_RETRY_MASK_EN::mask;

    /// Position: 19, Width: 1
    /// Access: read-write
    using SLC1_WR_RETRY_MASK_EN = BitField<19, 1>;
    constexpr uint32_t SLC1_WR_RETRY_MASK_EN_Pos = 19;
    constexpr uint32_t SLC1_WR_RETRY_MASK_EN_Msk = SLC1_WR_RETRY_MASK_EN::mask;

    /// Position: 20, Width: 1
    /// Access: read-write
    using SLC1_TX_LOOP_TEST = BitField<20, 1>;
    constexpr uint32_t SLC1_TX_LOOP_TEST_Pos = 20;
    constexpr uint32_t SLC1_TX_LOOP_TEST_Msk = SLC1_TX_LOOP_TEST::mask;

    /// Position: 21, Width: 1
    /// Access: read-write
    using SLC1_RX_LOOP_TEST = BitField<21, 1>;
    constexpr uint32_t SLC1_RX_LOOP_TEST_Pos = 21;
    constexpr uint32_t SLC1_RX_LOOP_TEST_Msk = SLC1_RX_LOOP_TEST::mask;

    /// Position: 22, Width: 1
    /// Access: read-write
    using SLC1_RX_AUTO_WRBACK = BitField<22, 1>;
    constexpr uint32_t SLC1_RX_AUTO_WRBACK_Pos = 22;
    constexpr uint32_t SLC1_RX_AUTO_WRBACK_Msk = SLC1_RX_AUTO_WRBACK::mask;

    /// Position: 23, Width: 1
    /// Access: read-write
    using SLC1_RX_NO_RESTART_CLR = BitField<23, 1>;
    constexpr uint32_t SLC1_RX_NO_RESTART_CLR_Pos = 23;
    constexpr uint32_t SLC1_RX_NO_RESTART_CLR_Msk = SLC1_RX_NO_RESTART_CLR::mask;

    /// Position: 24, Width: 1
    /// Access: read-write
    using SLC1_RXDSCR_BURST_EN = BitField<24, 1>;
    constexpr uint32_t SLC1_RXDSCR_BURST_EN_Pos = 24;
    constexpr uint32_t SLC1_RXDSCR_BURST_EN_Msk = SLC1_RXDSCR_BURST_EN::mask;

    /// Position: 25, Width: 1
    /// Access: read-write
    using SLC1_RXDATA_BURST_EN = BitField<25, 1>;
    constexpr uint32_t SLC1_RXDATA_BURST_EN_Pos = 25;
    constexpr uint32_t SLC1_RXDATA_BURST_EN_Msk = SLC1_RXDATA_BURST_EN::mask;

    /// Position: 26, Width: 1
    /// Access: read-write
    using SLC1_RXLINK_AUTO_RET = BitField<26, 1>;
    constexpr uint32_t SLC1_RXLINK_AUTO_RET_Pos = 26;
    constexpr uint32_t SLC1_RXLINK_AUTO_RET_Msk = SLC1_RXLINK_AUTO_RET::mask;

    /// Position: 27, Width: 1
    /// Access: read-write
    using SLC1_TXLINK_AUTO_RET = BitField<27, 1>;
    constexpr uint32_t SLC1_TXLINK_AUTO_RET_Pos = 27;
    constexpr uint32_t SLC1_TXLINK_AUTO_RET_Msk = SLC1_TXLINK_AUTO_RET::mask;

    /// Position: 28, Width: 1
    /// Access: read-write
    using SLC1_TXDSCR_BURST_EN = BitField<28, 1>;
    constexpr uint32_t SLC1_TXDSCR_BURST_EN_Pos = 28;
    constexpr uint32_t SLC1_TXDSCR_BURST_EN_Msk = SLC1_TXDSCR_BURST_EN::mask;

    /// Position: 29, Width: 1
    /// Access: read-write
    using SLC1_TXDATA_BURST_EN = BitField<29, 1>;
    constexpr uint32_t SLC1_TXDATA_BURST_EN_Pos = 29;
    constexpr uint32_t SLC1_TXDATA_BURST_EN_Msk = SLC1_TXDATA_BURST_EN::mask;

    /// Position: 30, Width: 1
    /// Access: read-write
    using SLC1_TOKEN_AUTO_CLR = BitField<30, 1>;
    constexpr uint32_t SLC1_TOKEN_AUTO_CLR_Pos = 30;
    constexpr uint32_t SLC1_TOKEN_AUTO_CLR_Msk = SLC1_TOKEN_AUTO_CLR::mask;

    /// Position: 31, Width: 1
    /// Access: read-write
    using SLC1_TOKEN_SEL = BitField<31, 1>;
    constexpr uint32_t SLC1_TOKEN_SEL_Pos = 31;
    constexpr uint32_t SLC1_TOKEN_SEL_Msk = SLC1_TOKEN_SEL::mask;

}  // namespace conf0

/// _0INT_RAW - _0INT_RAW
namespace _0int_raw {
    /// Position: 0, Width: 1
    /// Access: read-only
    using FRHOST_BIT0_INT_RAW = BitField<0, 1>;
    constexpr uint32_t FRHOST_BIT0_INT_RAW_Pos = 0;
    constexpr uint32_t FRHOST_BIT0_INT_RAW_Msk = FRHOST_BIT0_INT_RAW::mask;

    /// Position: 1, Width: 1
    /// Access: read-only
    using FRHOST_BIT1_INT_RAW = BitField<1, 1>;
    constexpr uint32_t FRHOST_BIT1_INT_RAW_Pos = 1;
    constexpr uint32_t FRHOST_BIT1_INT_RAW_Msk = FRHOST_BIT1_INT_RAW::mask;

    /// Position: 2, Width: 1
    /// Access: read-only
    using FRHOST_BIT2_INT_RAW = BitField<2, 1>;
    constexpr uint32_t FRHOST_BIT2_INT_RAW_Pos = 2;
    constexpr uint32_t FRHOST_BIT2_INT_RAW_Msk = FRHOST_BIT2_INT_RAW::mask;

    /// Position: 3, Width: 1
    /// Access: read-only
    using FRHOST_BIT3_INT_RAW = BitField<3, 1>;
    constexpr uint32_t FRHOST_BIT3_INT_RAW_Pos = 3;
    constexpr uint32_t FRHOST_BIT3_INT_RAW_Msk = FRHOST_BIT3_INT_RAW::mask;

    /// Position: 4, Width: 1
    /// Access: read-only
    using FRHOST_BIT4_INT_RAW = BitField<4, 1>;
    constexpr uint32_t FRHOST_BIT4_INT_RAW_Pos = 4;
    constexpr uint32_t FRHOST_BIT4_INT_RAW_Msk = FRHOST_BIT4_INT_RAW::mask;

    /// Position: 5, Width: 1
    /// Access: read-only
    using FRHOST_BIT5_INT_RAW = BitField<5, 1>;
    constexpr uint32_t FRHOST_BIT5_INT_RAW_Pos = 5;
    constexpr uint32_t FRHOST_BIT5_INT_RAW_Msk = FRHOST_BIT5_INT_RAW::mask;

    /// Position: 6, Width: 1
    /// Access: read-only
    using FRHOST_BIT6_INT_RAW = BitField<6, 1>;
    constexpr uint32_t FRHOST_BIT6_INT_RAW_Pos = 6;
    constexpr uint32_t FRHOST_BIT6_INT_RAW_Msk = FRHOST_BIT6_INT_RAW::mask;

    /// Position: 7, Width: 1
    /// Access: read-only
    using FRHOST_BIT7_INT_RAW = BitField<7, 1>;
    constexpr uint32_t FRHOST_BIT7_INT_RAW_Pos = 7;
    constexpr uint32_t FRHOST_BIT7_INT_RAW_Msk = FRHOST_BIT7_INT_RAW::mask;

    /// Position: 8, Width: 1
    /// Access: read-only
    using SLC0_RX_START_INT_RAW = BitField<8, 1>;
    constexpr uint32_t SLC0_RX_START_INT_RAW_Pos = 8;
    constexpr uint32_t SLC0_RX_START_INT_RAW_Msk = SLC0_RX_START_INT_RAW::mask;

    /// Position: 9, Width: 1
    /// Access: read-only
    using SLC0_TX_START_INT_RAW = BitField<9, 1>;
    constexpr uint32_t SLC0_TX_START_INT_RAW_Pos = 9;
    constexpr uint32_t SLC0_TX_START_INT_RAW_Msk = SLC0_TX_START_INT_RAW::mask;

    /// Position: 10, Width: 1
    /// Access: read-only
    using SLC0_RX_UDF_INT_RAW = BitField<10, 1>;
    constexpr uint32_t SLC0_RX_UDF_INT_RAW_Pos = 10;
    constexpr uint32_t SLC0_RX_UDF_INT_RAW_Msk = SLC0_RX_UDF_INT_RAW::mask;

    /// Position: 11, Width: 1
    /// Access: read-only
    using SLC0_TX_OVF_INT_RAW = BitField<11, 1>;
    constexpr uint32_t SLC0_TX_OVF_INT_RAW_Pos = 11;
    constexpr uint32_t SLC0_TX_OVF_INT_RAW_Msk = SLC0_TX_OVF_INT_RAW::mask;

    /// Position: 12, Width: 1
    /// Access: read-only
    using SLC0_TOKEN0_1TO0_INT_RAW = BitField<12, 1>;
    constexpr uint32_t SLC0_TOKEN0_1TO0_INT_RAW_Pos = 12;
    constexpr uint32_t SLC0_TOKEN0_1TO0_INT_RAW_Msk = SLC0_TOKEN0_1TO0_INT_RAW::mask;

    /// Position: 13, Width: 1
    /// Access: read-only
    using SLC0_TOKEN1_1TO0_INT_RAW = BitField<13, 1>;
    constexpr uint32_t SLC0_TOKEN1_1TO0_INT_RAW_Pos = 13;
    constexpr uint32_t SLC0_TOKEN1_1TO0_INT_RAW_Msk = SLC0_TOKEN1_1TO0_INT_RAW::mask;

    /// Position: 14, Width: 1
    /// Access: read-only
    using SLC0_TX_DONE_INT_RAW = BitField<14, 1>;
    constexpr uint32_t SLC0_TX_DONE_INT_RAW_Pos = 14;
    constexpr uint32_t SLC0_TX_DONE_INT_RAW_Msk = SLC0_TX_DONE_INT_RAW::mask;

    /// Position: 15, Width: 1
    /// Access: read-only
    using SLC0_TX_SUC_EOF_INT_RAW = BitField<15, 1>;
    constexpr uint32_t SLC0_TX_SUC_EOF_INT_RAW_Pos = 15;
    constexpr uint32_t SLC0_TX_SUC_EOF_INT_RAW_Msk = SLC0_TX_SUC_EOF_INT_RAW::mask;

    /// Position: 16, Width: 1
    /// Access: read-only
    using SLC0_RX_DONE_INT_RAW = BitField<16, 1>;
    constexpr uint32_t SLC0_RX_DONE_INT_RAW_Pos = 16;
    constexpr uint32_t SLC0_RX_DONE_INT_RAW_Msk = SLC0_RX_DONE_INT_RAW::mask;

    /// Position: 17, Width: 1
    /// Access: read-only
    using SLC0_RX_EOF_INT_RAW = BitField<17, 1>;
    constexpr uint32_t SLC0_RX_EOF_INT_RAW_Pos = 17;
    constexpr uint32_t SLC0_RX_EOF_INT_RAW_Msk = SLC0_RX_EOF_INT_RAW::mask;

    /// Position: 18, Width: 1
    /// Access: read-only
    using SLC0_TOHOST_INT_RAW = BitField<18, 1>;
    constexpr uint32_t SLC0_TOHOST_INT_RAW_Pos = 18;
    constexpr uint32_t SLC0_TOHOST_INT_RAW_Msk = SLC0_TOHOST_INT_RAW::mask;

    /// Position: 19, Width: 1
    /// Access: read-only
    using SLC0_TX_DSCR_ERR_INT_RAW = BitField<19, 1>;
    constexpr uint32_t SLC0_TX_DSCR_ERR_INT_RAW_Pos = 19;
    constexpr uint32_t SLC0_TX_DSCR_ERR_INT_RAW_Msk = SLC0_TX_DSCR_ERR_INT_RAW::mask;

    /// Position: 20, Width: 1
    /// Access: read-only
    using SLC0_RX_DSCR_ERR_INT_RAW = BitField<20, 1>;
    constexpr uint32_t SLC0_RX_DSCR_ERR_INT_RAW_Pos = 20;
    constexpr uint32_t SLC0_RX_DSCR_ERR_INT_RAW_Msk = SLC0_RX_DSCR_ERR_INT_RAW::mask;

    /// Position: 21, Width: 1
    /// Access: read-only
    using SLC0_TX_DSCR_EMPTY_INT_RAW = BitField<21, 1>;
    constexpr uint32_t SLC0_TX_DSCR_EMPTY_INT_RAW_Pos = 21;
    constexpr uint32_t SLC0_TX_DSCR_EMPTY_INT_RAW_Msk = SLC0_TX_DSCR_EMPTY_INT_RAW::mask;

    /// Position: 22, Width: 1
    /// Access: read-only
    using SLC0_HOST_RD_ACK_INT_RAW = BitField<22, 1>;
    constexpr uint32_t SLC0_HOST_RD_ACK_INT_RAW_Pos = 22;
    constexpr uint32_t SLC0_HOST_RD_ACK_INT_RAW_Msk = SLC0_HOST_RD_ACK_INT_RAW::mask;

    /// Position: 23, Width: 1
    /// Access: read-only
    using SLC0_WR_RETRY_DONE_INT_RAW = BitField<23, 1>;
    constexpr uint32_t SLC0_WR_RETRY_DONE_INT_RAW_Pos = 23;
    constexpr uint32_t SLC0_WR_RETRY_DONE_INT_RAW_Msk = SLC0_WR_RETRY_DONE_INT_RAW::mask;

    /// Position: 24, Width: 1
    /// Access: read-only
    using SLC0_TX_ERR_EOF_INT_RAW = BitField<24, 1>;
    constexpr uint32_t SLC0_TX_ERR_EOF_INT_RAW_Pos = 24;
    constexpr uint32_t SLC0_TX_ERR_EOF_INT_RAW_Msk = SLC0_TX_ERR_EOF_INT_RAW::mask;

    /// Position: 25, Width: 1
    /// Access: read-only
    using CMD_DTC_INT_RAW = BitField<25, 1>;
    constexpr uint32_t CMD_DTC_INT_RAW_Pos = 25;
    constexpr uint32_t CMD_DTC_INT_RAW_Msk = CMD_DTC_INT_RAW::mask;

    /// Position: 26, Width: 1
    /// Access: read-only
    using SLC0_RX_QUICK_EOF_INT_RAW = BitField<26, 1>;
    constexpr uint32_t SLC0_RX_QUICK_EOF_INT_RAW_Pos = 26;
    constexpr uint32_t SLC0_RX_QUICK_EOF_INT_RAW_Msk = SLC0_RX_QUICK_EOF_INT_RAW::mask;

}  // namespace _0int_raw

/// _0INT_ST - _0INT_ST
namespace _0int_st {
    /// Position: 0, Width: 1
    /// Access: read-only
    using FRHOST_BIT0_INT_ST = BitField<0, 1>;
    constexpr uint32_t FRHOST_BIT0_INT_ST_Pos = 0;
    constexpr uint32_t FRHOST_BIT0_INT_ST_Msk = FRHOST_BIT0_INT_ST::mask;

    /// Position: 1, Width: 1
    /// Access: read-only
    using FRHOST_BIT1_INT_ST = BitField<1, 1>;
    constexpr uint32_t FRHOST_BIT1_INT_ST_Pos = 1;
    constexpr uint32_t FRHOST_BIT1_INT_ST_Msk = FRHOST_BIT1_INT_ST::mask;

    /// Position: 2, Width: 1
    /// Access: read-only
    using FRHOST_BIT2_INT_ST = BitField<2, 1>;
    constexpr uint32_t FRHOST_BIT2_INT_ST_Pos = 2;
    constexpr uint32_t FRHOST_BIT2_INT_ST_Msk = FRHOST_BIT2_INT_ST::mask;

    /// Position: 3, Width: 1
    /// Access: read-only
    using FRHOST_BIT3_INT_ST = BitField<3, 1>;
    constexpr uint32_t FRHOST_BIT3_INT_ST_Pos = 3;
    constexpr uint32_t FRHOST_BIT3_INT_ST_Msk = FRHOST_BIT3_INT_ST::mask;

    /// Position: 4, Width: 1
    /// Access: read-only
    using FRHOST_BIT4_INT_ST = BitField<4, 1>;
    constexpr uint32_t FRHOST_BIT4_INT_ST_Pos = 4;
    constexpr uint32_t FRHOST_BIT4_INT_ST_Msk = FRHOST_BIT4_INT_ST::mask;

    /// Position: 5, Width: 1
    /// Access: read-only
    using FRHOST_BIT5_INT_ST = BitField<5, 1>;
    constexpr uint32_t FRHOST_BIT5_INT_ST_Pos = 5;
    constexpr uint32_t FRHOST_BIT5_INT_ST_Msk = FRHOST_BIT5_INT_ST::mask;

    /// Position: 6, Width: 1
    /// Access: read-only
    using FRHOST_BIT6_INT_ST = BitField<6, 1>;
    constexpr uint32_t FRHOST_BIT6_INT_ST_Pos = 6;
    constexpr uint32_t FRHOST_BIT6_INT_ST_Msk = FRHOST_BIT6_INT_ST::mask;

    /// Position: 7, Width: 1
    /// Access: read-only
    using FRHOST_BIT7_INT_ST = BitField<7, 1>;
    constexpr uint32_t FRHOST_BIT7_INT_ST_Pos = 7;
    constexpr uint32_t FRHOST_BIT7_INT_ST_Msk = FRHOST_BIT7_INT_ST::mask;

    /// Position: 8, Width: 1
    /// Access: read-only
    using SLC0_RX_START_INT_ST = BitField<8, 1>;
    constexpr uint32_t SLC0_RX_START_INT_ST_Pos = 8;
    constexpr uint32_t SLC0_RX_START_INT_ST_Msk = SLC0_RX_START_INT_ST::mask;

    /// Position: 9, Width: 1
    /// Access: read-only
    using SLC0_TX_START_INT_ST = BitField<9, 1>;
    constexpr uint32_t SLC0_TX_START_INT_ST_Pos = 9;
    constexpr uint32_t SLC0_TX_START_INT_ST_Msk = SLC0_TX_START_INT_ST::mask;

    /// Position: 10, Width: 1
    /// Access: read-only
    using SLC0_RX_UDF_INT_ST = BitField<10, 1>;
    constexpr uint32_t SLC0_RX_UDF_INT_ST_Pos = 10;
    constexpr uint32_t SLC0_RX_UDF_INT_ST_Msk = SLC0_RX_UDF_INT_ST::mask;

    /// Position: 11, Width: 1
    /// Access: read-only
    using SLC0_TX_OVF_INT_ST = BitField<11, 1>;
    constexpr uint32_t SLC0_TX_OVF_INT_ST_Pos = 11;
    constexpr uint32_t SLC0_TX_OVF_INT_ST_Msk = SLC0_TX_OVF_INT_ST::mask;

    /// Position: 12, Width: 1
    /// Access: read-only
    using SLC0_TOKEN0_1TO0_INT_ST = BitField<12, 1>;
    constexpr uint32_t SLC0_TOKEN0_1TO0_INT_ST_Pos = 12;
    constexpr uint32_t SLC0_TOKEN0_1TO0_INT_ST_Msk = SLC0_TOKEN0_1TO0_INT_ST::mask;

    /// Position: 13, Width: 1
    /// Access: read-only
    using SLC0_TOKEN1_1TO0_INT_ST = BitField<13, 1>;
    constexpr uint32_t SLC0_TOKEN1_1TO0_INT_ST_Pos = 13;
    constexpr uint32_t SLC0_TOKEN1_1TO0_INT_ST_Msk = SLC0_TOKEN1_1TO0_INT_ST::mask;

    /// Position: 14, Width: 1
    /// Access: read-only
    using SLC0_TX_DONE_INT_ST = BitField<14, 1>;
    constexpr uint32_t SLC0_TX_DONE_INT_ST_Pos = 14;
    constexpr uint32_t SLC0_TX_DONE_INT_ST_Msk = SLC0_TX_DONE_INT_ST::mask;

    /// Position: 15, Width: 1
    /// Access: read-only
    using SLC0_TX_SUC_EOF_INT_ST = BitField<15, 1>;
    constexpr uint32_t SLC0_TX_SUC_EOF_INT_ST_Pos = 15;
    constexpr uint32_t SLC0_TX_SUC_EOF_INT_ST_Msk = SLC0_TX_SUC_EOF_INT_ST::mask;

    /// Position: 16, Width: 1
    /// Access: read-only
    using SLC0_RX_DONE_INT_ST = BitField<16, 1>;
    constexpr uint32_t SLC0_RX_DONE_INT_ST_Pos = 16;
    constexpr uint32_t SLC0_RX_DONE_INT_ST_Msk = SLC0_RX_DONE_INT_ST::mask;

    /// Position: 17, Width: 1
    /// Access: read-only
    using SLC0_RX_EOF_INT_ST = BitField<17, 1>;
    constexpr uint32_t SLC0_RX_EOF_INT_ST_Pos = 17;
    constexpr uint32_t SLC0_RX_EOF_INT_ST_Msk = SLC0_RX_EOF_INT_ST::mask;

    /// Position: 18, Width: 1
    /// Access: read-only
    using SLC0_TOHOST_INT_ST = BitField<18, 1>;
    constexpr uint32_t SLC0_TOHOST_INT_ST_Pos = 18;
    constexpr uint32_t SLC0_TOHOST_INT_ST_Msk = SLC0_TOHOST_INT_ST::mask;

    /// Position: 19, Width: 1
    /// Access: read-only
    using SLC0_TX_DSCR_ERR_INT_ST = BitField<19, 1>;
    constexpr uint32_t SLC0_TX_DSCR_ERR_INT_ST_Pos = 19;
    constexpr uint32_t SLC0_TX_DSCR_ERR_INT_ST_Msk = SLC0_TX_DSCR_ERR_INT_ST::mask;

    /// Position: 20, Width: 1
    /// Access: read-only
    using SLC0_RX_DSCR_ERR_INT_ST = BitField<20, 1>;
    constexpr uint32_t SLC0_RX_DSCR_ERR_INT_ST_Pos = 20;
    constexpr uint32_t SLC0_RX_DSCR_ERR_INT_ST_Msk = SLC0_RX_DSCR_ERR_INT_ST::mask;

    /// Position: 21, Width: 1
    /// Access: read-only
    using SLC0_TX_DSCR_EMPTY_INT_ST = BitField<21, 1>;
    constexpr uint32_t SLC0_TX_DSCR_EMPTY_INT_ST_Pos = 21;
    constexpr uint32_t SLC0_TX_DSCR_EMPTY_INT_ST_Msk = SLC0_TX_DSCR_EMPTY_INT_ST::mask;

    /// Position: 22, Width: 1
    /// Access: read-only
    using SLC0_HOST_RD_ACK_INT_ST = BitField<22, 1>;
    constexpr uint32_t SLC0_HOST_RD_ACK_INT_ST_Pos = 22;
    constexpr uint32_t SLC0_HOST_RD_ACK_INT_ST_Msk = SLC0_HOST_RD_ACK_INT_ST::mask;

    /// Position: 23, Width: 1
    /// Access: read-only
    using SLC0_WR_RETRY_DONE_INT_ST = BitField<23, 1>;
    constexpr uint32_t SLC0_WR_RETRY_DONE_INT_ST_Pos = 23;
    constexpr uint32_t SLC0_WR_RETRY_DONE_INT_ST_Msk = SLC0_WR_RETRY_DONE_INT_ST::mask;

    /// Position: 24, Width: 1
    /// Access: read-only
    using SLC0_TX_ERR_EOF_INT_ST = BitField<24, 1>;
    constexpr uint32_t SLC0_TX_ERR_EOF_INT_ST_Pos = 24;
    constexpr uint32_t SLC0_TX_ERR_EOF_INT_ST_Msk = SLC0_TX_ERR_EOF_INT_ST::mask;

    /// Position: 25, Width: 1
    /// Access: read-only
    using CMD_DTC_INT_ST = BitField<25, 1>;
    constexpr uint32_t CMD_DTC_INT_ST_Pos = 25;
    constexpr uint32_t CMD_DTC_INT_ST_Msk = CMD_DTC_INT_ST::mask;

    /// Position: 26, Width: 1
    /// Access: read-only
    using SLC0_RX_QUICK_EOF_INT_ST = BitField<26, 1>;
    constexpr uint32_t SLC0_RX_QUICK_EOF_INT_ST_Pos = 26;
    constexpr uint32_t SLC0_RX_QUICK_EOF_INT_ST_Msk = SLC0_RX_QUICK_EOF_INT_ST::mask;

}  // namespace _0int_st

/// _0INT_ENA - _0INT_ENA
namespace _0int_ena {
    /// Position: 0, Width: 1
    /// Access: read-write
    using FRHOST_BIT0_INT_ENA = BitField<0, 1>;
    constexpr uint32_t FRHOST_BIT0_INT_ENA_Pos = 0;
    constexpr uint32_t FRHOST_BIT0_INT_ENA_Msk = FRHOST_BIT0_INT_ENA::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using FRHOST_BIT1_INT_ENA = BitField<1, 1>;
    constexpr uint32_t FRHOST_BIT1_INT_ENA_Pos = 1;
    constexpr uint32_t FRHOST_BIT1_INT_ENA_Msk = FRHOST_BIT1_INT_ENA::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using FRHOST_BIT2_INT_ENA = BitField<2, 1>;
    constexpr uint32_t FRHOST_BIT2_INT_ENA_Pos = 2;
    constexpr uint32_t FRHOST_BIT2_INT_ENA_Msk = FRHOST_BIT2_INT_ENA::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using FRHOST_BIT3_INT_ENA = BitField<3, 1>;
    constexpr uint32_t FRHOST_BIT3_INT_ENA_Pos = 3;
    constexpr uint32_t FRHOST_BIT3_INT_ENA_Msk = FRHOST_BIT3_INT_ENA::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using FRHOST_BIT4_INT_ENA = BitField<4, 1>;
    constexpr uint32_t FRHOST_BIT4_INT_ENA_Pos = 4;
    constexpr uint32_t FRHOST_BIT4_INT_ENA_Msk = FRHOST_BIT4_INT_ENA::mask;

    /// Position: 5, Width: 1
    /// Access: read-write
    using FRHOST_BIT5_INT_ENA = BitField<5, 1>;
    constexpr uint32_t FRHOST_BIT5_INT_ENA_Pos = 5;
    constexpr uint32_t FRHOST_BIT5_INT_ENA_Msk = FRHOST_BIT5_INT_ENA::mask;

    /// Position: 6, Width: 1
    /// Access: read-write
    using FRHOST_BIT6_INT_ENA = BitField<6, 1>;
    constexpr uint32_t FRHOST_BIT6_INT_ENA_Pos = 6;
    constexpr uint32_t FRHOST_BIT6_INT_ENA_Msk = FRHOST_BIT6_INT_ENA::mask;

    /// Position: 7, Width: 1
    /// Access: read-write
    using FRHOST_BIT7_INT_ENA = BitField<7, 1>;
    constexpr uint32_t FRHOST_BIT7_INT_ENA_Pos = 7;
    constexpr uint32_t FRHOST_BIT7_INT_ENA_Msk = FRHOST_BIT7_INT_ENA::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using SLC0_RX_START_INT_ENA = BitField<8, 1>;
    constexpr uint32_t SLC0_RX_START_INT_ENA_Pos = 8;
    constexpr uint32_t SLC0_RX_START_INT_ENA_Msk = SLC0_RX_START_INT_ENA::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using SLC0_TX_START_INT_ENA = BitField<9, 1>;
    constexpr uint32_t SLC0_TX_START_INT_ENA_Pos = 9;
    constexpr uint32_t SLC0_TX_START_INT_ENA_Msk = SLC0_TX_START_INT_ENA::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using SLC0_RX_UDF_INT_ENA = BitField<10, 1>;
    constexpr uint32_t SLC0_RX_UDF_INT_ENA_Pos = 10;
    constexpr uint32_t SLC0_RX_UDF_INT_ENA_Msk = SLC0_RX_UDF_INT_ENA::mask;

    /// Position: 11, Width: 1
    /// Access: read-write
    using SLC0_TX_OVF_INT_ENA = BitField<11, 1>;
    constexpr uint32_t SLC0_TX_OVF_INT_ENA_Pos = 11;
    constexpr uint32_t SLC0_TX_OVF_INT_ENA_Msk = SLC0_TX_OVF_INT_ENA::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using SLC0_TOKEN0_1TO0_INT_ENA = BitField<12, 1>;
    constexpr uint32_t SLC0_TOKEN0_1TO0_INT_ENA_Pos = 12;
    constexpr uint32_t SLC0_TOKEN0_1TO0_INT_ENA_Msk = SLC0_TOKEN0_1TO0_INT_ENA::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using SLC0_TOKEN1_1TO0_INT_ENA = BitField<13, 1>;
    constexpr uint32_t SLC0_TOKEN1_1TO0_INT_ENA_Pos = 13;
    constexpr uint32_t SLC0_TOKEN1_1TO0_INT_ENA_Msk = SLC0_TOKEN1_1TO0_INT_ENA::mask;

    /// Position: 14, Width: 1
    /// Access: read-write
    using SLC0_TX_DONE_INT_ENA = BitField<14, 1>;
    constexpr uint32_t SLC0_TX_DONE_INT_ENA_Pos = 14;
    constexpr uint32_t SLC0_TX_DONE_INT_ENA_Msk = SLC0_TX_DONE_INT_ENA::mask;

    /// Position: 15, Width: 1
    /// Access: read-write
    using SLC0_TX_SUC_EOF_INT_ENA = BitField<15, 1>;
    constexpr uint32_t SLC0_TX_SUC_EOF_INT_ENA_Pos = 15;
    constexpr uint32_t SLC0_TX_SUC_EOF_INT_ENA_Msk = SLC0_TX_SUC_EOF_INT_ENA::mask;

    /// Position: 16, Width: 1
    /// Access: read-write
    using SLC0_RX_DONE_INT_ENA = BitField<16, 1>;
    constexpr uint32_t SLC0_RX_DONE_INT_ENA_Pos = 16;
    constexpr uint32_t SLC0_RX_DONE_INT_ENA_Msk = SLC0_RX_DONE_INT_ENA::mask;

    /// Position: 17, Width: 1
    /// Access: read-write
    using SLC0_RX_EOF_INT_ENA = BitField<17, 1>;
    constexpr uint32_t SLC0_RX_EOF_INT_ENA_Pos = 17;
    constexpr uint32_t SLC0_RX_EOF_INT_ENA_Msk = SLC0_RX_EOF_INT_ENA::mask;

    /// Position: 18, Width: 1
    /// Access: read-write
    using SLC0_TOHOST_INT_ENA = BitField<18, 1>;
    constexpr uint32_t SLC0_TOHOST_INT_ENA_Pos = 18;
    constexpr uint32_t SLC0_TOHOST_INT_ENA_Msk = SLC0_TOHOST_INT_ENA::mask;

    /// Position: 19, Width: 1
    /// Access: read-write
    using SLC0_TX_DSCR_ERR_INT_ENA = BitField<19, 1>;
    constexpr uint32_t SLC0_TX_DSCR_ERR_INT_ENA_Pos = 19;
    constexpr uint32_t SLC0_TX_DSCR_ERR_INT_ENA_Msk = SLC0_TX_DSCR_ERR_INT_ENA::mask;

    /// Position: 20, Width: 1
    /// Access: read-write
    using SLC0_RX_DSCR_ERR_INT_ENA = BitField<20, 1>;
    constexpr uint32_t SLC0_RX_DSCR_ERR_INT_ENA_Pos = 20;
    constexpr uint32_t SLC0_RX_DSCR_ERR_INT_ENA_Msk = SLC0_RX_DSCR_ERR_INT_ENA::mask;

    /// Position: 21, Width: 1
    /// Access: read-write
    using SLC0_TX_DSCR_EMPTY_INT_ENA = BitField<21, 1>;
    constexpr uint32_t SLC0_TX_DSCR_EMPTY_INT_ENA_Pos = 21;
    constexpr uint32_t SLC0_TX_DSCR_EMPTY_INT_ENA_Msk = SLC0_TX_DSCR_EMPTY_INT_ENA::mask;

    /// Position: 22, Width: 1
    /// Access: read-write
    using SLC0_HOST_RD_ACK_INT_ENA = BitField<22, 1>;
    constexpr uint32_t SLC0_HOST_RD_ACK_INT_ENA_Pos = 22;
    constexpr uint32_t SLC0_HOST_RD_ACK_INT_ENA_Msk = SLC0_HOST_RD_ACK_INT_ENA::mask;

    /// Position: 23, Width: 1
    /// Access: read-write
    using SLC0_WR_RETRY_DONE_INT_ENA = BitField<23, 1>;
    constexpr uint32_t SLC0_WR_RETRY_DONE_INT_ENA_Pos = 23;
    constexpr uint32_t SLC0_WR_RETRY_DONE_INT_ENA_Msk = SLC0_WR_RETRY_DONE_INT_ENA::mask;

    /// Position: 24, Width: 1
    /// Access: read-write
    using SLC0_TX_ERR_EOF_INT_ENA = BitField<24, 1>;
    constexpr uint32_t SLC0_TX_ERR_EOF_INT_ENA_Pos = 24;
    constexpr uint32_t SLC0_TX_ERR_EOF_INT_ENA_Msk = SLC0_TX_ERR_EOF_INT_ENA::mask;

    /// Position: 25, Width: 1
    /// Access: read-write
    using CMD_DTC_INT_ENA = BitField<25, 1>;
    constexpr uint32_t CMD_DTC_INT_ENA_Pos = 25;
    constexpr uint32_t CMD_DTC_INT_ENA_Msk = CMD_DTC_INT_ENA::mask;

    /// Position: 26, Width: 1
    /// Access: read-write
    using SLC0_RX_QUICK_EOF_INT_ENA = BitField<26, 1>;
    constexpr uint32_t SLC0_RX_QUICK_EOF_INT_ENA_Pos = 26;
    constexpr uint32_t SLC0_RX_QUICK_EOF_INT_ENA_Msk = SLC0_RX_QUICK_EOF_INT_ENA::mask;

}  // namespace _0int_ena

/// _0INT_CLR - _0INT_CLR
namespace _0int_clr {
    /// Position: 0, Width: 1
    /// Access: write-only
    using FRHOST_BIT0_INT_CLR = BitField<0, 1>;
    constexpr uint32_t FRHOST_BIT0_INT_CLR_Pos = 0;
    constexpr uint32_t FRHOST_BIT0_INT_CLR_Msk = FRHOST_BIT0_INT_CLR::mask;

    /// Position: 1, Width: 1
    /// Access: write-only
    using FRHOST_BIT1_INT_CLR = BitField<1, 1>;
    constexpr uint32_t FRHOST_BIT1_INT_CLR_Pos = 1;
    constexpr uint32_t FRHOST_BIT1_INT_CLR_Msk = FRHOST_BIT1_INT_CLR::mask;

    /// Position: 2, Width: 1
    /// Access: write-only
    using FRHOST_BIT2_INT_CLR = BitField<2, 1>;
    constexpr uint32_t FRHOST_BIT2_INT_CLR_Pos = 2;
    constexpr uint32_t FRHOST_BIT2_INT_CLR_Msk = FRHOST_BIT2_INT_CLR::mask;

    /// Position: 3, Width: 1
    /// Access: write-only
    using FRHOST_BIT3_INT_CLR = BitField<3, 1>;
    constexpr uint32_t FRHOST_BIT3_INT_CLR_Pos = 3;
    constexpr uint32_t FRHOST_BIT3_INT_CLR_Msk = FRHOST_BIT3_INT_CLR::mask;

    /// Position: 4, Width: 1
    /// Access: write-only
    using FRHOST_BIT4_INT_CLR = BitField<4, 1>;
    constexpr uint32_t FRHOST_BIT4_INT_CLR_Pos = 4;
    constexpr uint32_t FRHOST_BIT4_INT_CLR_Msk = FRHOST_BIT4_INT_CLR::mask;

    /// Position: 5, Width: 1
    /// Access: write-only
    using FRHOST_BIT5_INT_CLR = BitField<5, 1>;
    constexpr uint32_t FRHOST_BIT5_INT_CLR_Pos = 5;
    constexpr uint32_t FRHOST_BIT5_INT_CLR_Msk = FRHOST_BIT5_INT_CLR::mask;

    /// Position: 6, Width: 1
    /// Access: write-only
    using FRHOST_BIT6_INT_CLR = BitField<6, 1>;
    constexpr uint32_t FRHOST_BIT6_INT_CLR_Pos = 6;
    constexpr uint32_t FRHOST_BIT6_INT_CLR_Msk = FRHOST_BIT6_INT_CLR::mask;

    /// Position: 7, Width: 1
    /// Access: write-only
    using FRHOST_BIT7_INT_CLR = BitField<7, 1>;
    constexpr uint32_t FRHOST_BIT7_INT_CLR_Pos = 7;
    constexpr uint32_t FRHOST_BIT7_INT_CLR_Msk = FRHOST_BIT7_INT_CLR::mask;

    /// Position: 8, Width: 1
    /// Access: write-only
    using SLC0_RX_START_INT_CLR = BitField<8, 1>;
    constexpr uint32_t SLC0_RX_START_INT_CLR_Pos = 8;
    constexpr uint32_t SLC0_RX_START_INT_CLR_Msk = SLC0_RX_START_INT_CLR::mask;

    /// Position: 9, Width: 1
    /// Access: write-only
    using SLC0_TX_START_INT_CLR = BitField<9, 1>;
    constexpr uint32_t SLC0_TX_START_INT_CLR_Pos = 9;
    constexpr uint32_t SLC0_TX_START_INT_CLR_Msk = SLC0_TX_START_INT_CLR::mask;

    /// Position: 10, Width: 1
    /// Access: write-only
    using SLC0_RX_UDF_INT_CLR = BitField<10, 1>;
    constexpr uint32_t SLC0_RX_UDF_INT_CLR_Pos = 10;
    constexpr uint32_t SLC0_RX_UDF_INT_CLR_Msk = SLC0_RX_UDF_INT_CLR::mask;

    /// Position: 11, Width: 1
    /// Access: write-only
    using SLC0_TX_OVF_INT_CLR = BitField<11, 1>;
    constexpr uint32_t SLC0_TX_OVF_INT_CLR_Pos = 11;
    constexpr uint32_t SLC0_TX_OVF_INT_CLR_Msk = SLC0_TX_OVF_INT_CLR::mask;

    /// Position: 12, Width: 1
    /// Access: write-only
    using SLC0_TOKEN0_1TO0_INT_CLR = BitField<12, 1>;
    constexpr uint32_t SLC0_TOKEN0_1TO0_INT_CLR_Pos = 12;
    constexpr uint32_t SLC0_TOKEN0_1TO0_INT_CLR_Msk = SLC0_TOKEN0_1TO0_INT_CLR::mask;

    /// Position: 13, Width: 1
    /// Access: write-only
    using SLC0_TOKEN1_1TO0_INT_CLR = BitField<13, 1>;
    constexpr uint32_t SLC0_TOKEN1_1TO0_INT_CLR_Pos = 13;
    constexpr uint32_t SLC0_TOKEN1_1TO0_INT_CLR_Msk = SLC0_TOKEN1_1TO0_INT_CLR::mask;

    /// Position: 14, Width: 1
    /// Access: write-only
    using SLC0_TX_DONE_INT_CLR = BitField<14, 1>;
    constexpr uint32_t SLC0_TX_DONE_INT_CLR_Pos = 14;
    constexpr uint32_t SLC0_TX_DONE_INT_CLR_Msk = SLC0_TX_DONE_INT_CLR::mask;

    /// Position: 15, Width: 1
    /// Access: write-only
    using SLC0_TX_SUC_EOF_INT_CLR = BitField<15, 1>;
    constexpr uint32_t SLC0_TX_SUC_EOF_INT_CLR_Pos = 15;
    constexpr uint32_t SLC0_TX_SUC_EOF_INT_CLR_Msk = SLC0_TX_SUC_EOF_INT_CLR::mask;

    /// Position: 16, Width: 1
    /// Access: write-only
    using SLC0_RX_DONE_INT_CLR = BitField<16, 1>;
    constexpr uint32_t SLC0_RX_DONE_INT_CLR_Pos = 16;
    constexpr uint32_t SLC0_RX_DONE_INT_CLR_Msk = SLC0_RX_DONE_INT_CLR::mask;

    /// Position: 17, Width: 1
    /// Access: write-only
    using SLC0_RX_EOF_INT_CLR = BitField<17, 1>;
    constexpr uint32_t SLC0_RX_EOF_INT_CLR_Pos = 17;
    constexpr uint32_t SLC0_RX_EOF_INT_CLR_Msk = SLC0_RX_EOF_INT_CLR::mask;

    /// Position: 18, Width: 1
    /// Access: write-only
    using SLC0_TOHOST_INT_CLR = BitField<18, 1>;
    constexpr uint32_t SLC0_TOHOST_INT_CLR_Pos = 18;
    constexpr uint32_t SLC0_TOHOST_INT_CLR_Msk = SLC0_TOHOST_INT_CLR::mask;

    /// Position: 19, Width: 1
    /// Access: write-only
    using SLC0_TX_DSCR_ERR_INT_CLR = BitField<19, 1>;
    constexpr uint32_t SLC0_TX_DSCR_ERR_INT_CLR_Pos = 19;
    constexpr uint32_t SLC0_TX_DSCR_ERR_INT_CLR_Msk = SLC0_TX_DSCR_ERR_INT_CLR::mask;

    /// Position: 20, Width: 1
    /// Access: write-only
    using SLC0_RX_DSCR_ERR_INT_CLR = BitField<20, 1>;
    constexpr uint32_t SLC0_RX_DSCR_ERR_INT_CLR_Pos = 20;
    constexpr uint32_t SLC0_RX_DSCR_ERR_INT_CLR_Msk = SLC0_RX_DSCR_ERR_INT_CLR::mask;

    /// Position: 21, Width: 1
    /// Access: write-only
    using SLC0_TX_DSCR_EMPTY_INT_CLR = BitField<21, 1>;
    constexpr uint32_t SLC0_TX_DSCR_EMPTY_INT_CLR_Pos = 21;
    constexpr uint32_t SLC0_TX_DSCR_EMPTY_INT_CLR_Msk = SLC0_TX_DSCR_EMPTY_INT_CLR::mask;

    /// Position: 22, Width: 1
    /// Access: write-only
    using SLC0_HOST_RD_ACK_INT_CLR = BitField<22, 1>;
    constexpr uint32_t SLC0_HOST_RD_ACK_INT_CLR_Pos = 22;
    constexpr uint32_t SLC0_HOST_RD_ACK_INT_CLR_Msk = SLC0_HOST_RD_ACK_INT_CLR::mask;

    /// Position: 23, Width: 1
    /// Access: write-only
    using SLC0_WR_RETRY_DONE_INT_CLR = BitField<23, 1>;
    constexpr uint32_t SLC0_WR_RETRY_DONE_INT_CLR_Pos = 23;
    constexpr uint32_t SLC0_WR_RETRY_DONE_INT_CLR_Msk = SLC0_WR_RETRY_DONE_INT_CLR::mask;

    /// Position: 24, Width: 1
    /// Access: write-only
    using SLC0_TX_ERR_EOF_INT_CLR = BitField<24, 1>;
    constexpr uint32_t SLC0_TX_ERR_EOF_INT_CLR_Pos = 24;
    constexpr uint32_t SLC0_TX_ERR_EOF_INT_CLR_Msk = SLC0_TX_ERR_EOF_INT_CLR::mask;

    /// Position: 25, Width: 1
    /// Access: write-only
    using CMD_DTC_INT_CLR = BitField<25, 1>;
    constexpr uint32_t CMD_DTC_INT_CLR_Pos = 25;
    constexpr uint32_t CMD_DTC_INT_CLR_Msk = CMD_DTC_INT_CLR::mask;

    /// Position: 26, Width: 1
    /// Access: write-only
    using SLC0_RX_QUICK_EOF_INT_CLR = BitField<26, 1>;
    constexpr uint32_t SLC0_RX_QUICK_EOF_INT_CLR_Pos = 26;
    constexpr uint32_t SLC0_RX_QUICK_EOF_INT_CLR_Msk = SLC0_RX_QUICK_EOF_INT_CLR::mask;

}  // namespace _0int_clr

/// _1INT_RAW - _1INT_RAW
namespace _1int_raw {
    /// Position: 0, Width: 1
    /// Access: read-only
    using FRHOST_BIT8_INT_RAW = BitField<0, 1>;
    constexpr uint32_t FRHOST_BIT8_INT_RAW_Pos = 0;
    constexpr uint32_t FRHOST_BIT8_INT_RAW_Msk = FRHOST_BIT8_INT_RAW::mask;

    /// Position: 1, Width: 1
    /// Access: read-only
    using FRHOST_BIT9_INT_RAW = BitField<1, 1>;
    constexpr uint32_t FRHOST_BIT9_INT_RAW_Pos = 1;
    constexpr uint32_t FRHOST_BIT9_INT_RAW_Msk = FRHOST_BIT9_INT_RAW::mask;

    /// Position: 2, Width: 1
    /// Access: read-only
    using FRHOST_BIT10_INT_RAW = BitField<2, 1>;
    constexpr uint32_t FRHOST_BIT10_INT_RAW_Pos = 2;
    constexpr uint32_t FRHOST_BIT10_INT_RAW_Msk = FRHOST_BIT10_INT_RAW::mask;

    /// Position: 3, Width: 1
    /// Access: read-only
    using FRHOST_BIT11_INT_RAW = BitField<3, 1>;
    constexpr uint32_t FRHOST_BIT11_INT_RAW_Pos = 3;
    constexpr uint32_t FRHOST_BIT11_INT_RAW_Msk = FRHOST_BIT11_INT_RAW::mask;

    /// Position: 4, Width: 1
    /// Access: read-only
    using FRHOST_BIT12_INT_RAW = BitField<4, 1>;
    constexpr uint32_t FRHOST_BIT12_INT_RAW_Pos = 4;
    constexpr uint32_t FRHOST_BIT12_INT_RAW_Msk = FRHOST_BIT12_INT_RAW::mask;

    /// Position: 5, Width: 1
    /// Access: read-only
    using FRHOST_BIT13_INT_RAW = BitField<5, 1>;
    constexpr uint32_t FRHOST_BIT13_INT_RAW_Pos = 5;
    constexpr uint32_t FRHOST_BIT13_INT_RAW_Msk = FRHOST_BIT13_INT_RAW::mask;

    /// Position: 6, Width: 1
    /// Access: read-only
    using FRHOST_BIT14_INT_RAW = BitField<6, 1>;
    constexpr uint32_t FRHOST_BIT14_INT_RAW_Pos = 6;
    constexpr uint32_t FRHOST_BIT14_INT_RAW_Msk = FRHOST_BIT14_INT_RAW::mask;

    /// Position: 7, Width: 1
    /// Access: read-only
    using FRHOST_BIT15_INT_RAW = BitField<7, 1>;
    constexpr uint32_t FRHOST_BIT15_INT_RAW_Pos = 7;
    constexpr uint32_t FRHOST_BIT15_INT_RAW_Msk = FRHOST_BIT15_INT_RAW::mask;

    /// Position: 8, Width: 1
    /// Access: read-only
    using SLC1_RX_START_INT_RAW = BitField<8, 1>;
    constexpr uint32_t SLC1_RX_START_INT_RAW_Pos = 8;
    constexpr uint32_t SLC1_RX_START_INT_RAW_Msk = SLC1_RX_START_INT_RAW::mask;

    /// Position: 9, Width: 1
    /// Access: read-only
    using SLC1_TX_START_INT_RAW = BitField<9, 1>;
    constexpr uint32_t SLC1_TX_START_INT_RAW_Pos = 9;
    constexpr uint32_t SLC1_TX_START_INT_RAW_Msk = SLC1_TX_START_INT_RAW::mask;

    /// Position: 10, Width: 1
    /// Access: read-only
    using SLC1_RX_UDF_INT_RAW = BitField<10, 1>;
    constexpr uint32_t SLC1_RX_UDF_INT_RAW_Pos = 10;
    constexpr uint32_t SLC1_RX_UDF_INT_RAW_Msk = SLC1_RX_UDF_INT_RAW::mask;

    /// Position: 11, Width: 1
    /// Access: read-only
    using SLC1_TX_OVF_INT_RAW = BitField<11, 1>;
    constexpr uint32_t SLC1_TX_OVF_INT_RAW_Pos = 11;
    constexpr uint32_t SLC1_TX_OVF_INT_RAW_Msk = SLC1_TX_OVF_INT_RAW::mask;

    /// Position: 12, Width: 1
    /// Access: read-only
    using SLC1_TOKEN0_1TO0_INT_RAW = BitField<12, 1>;
    constexpr uint32_t SLC1_TOKEN0_1TO0_INT_RAW_Pos = 12;
    constexpr uint32_t SLC1_TOKEN0_1TO0_INT_RAW_Msk = SLC1_TOKEN0_1TO0_INT_RAW::mask;

    /// Position: 13, Width: 1
    /// Access: read-only
    using SLC1_TOKEN1_1TO0_INT_RAW = BitField<13, 1>;
    constexpr uint32_t SLC1_TOKEN1_1TO0_INT_RAW_Pos = 13;
    constexpr uint32_t SLC1_TOKEN1_1TO0_INT_RAW_Msk = SLC1_TOKEN1_1TO0_INT_RAW::mask;

    /// Position: 14, Width: 1
    /// Access: read-only
    using SLC1_TX_DONE_INT_RAW = BitField<14, 1>;
    constexpr uint32_t SLC1_TX_DONE_INT_RAW_Pos = 14;
    constexpr uint32_t SLC1_TX_DONE_INT_RAW_Msk = SLC1_TX_DONE_INT_RAW::mask;

    /// Position: 15, Width: 1
    /// Access: read-only
    using SLC1_TX_SUC_EOF_INT_RAW = BitField<15, 1>;
    constexpr uint32_t SLC1_TX_SUC_EOF_INT_RAW_Pos = 15;
    constexpr uint32_t SLC1_TX_SUC_EOF_INT_RAW_Msk = SLC1_TX_SUC_EOF_INT_RAW::mask;

    /// Position: 16, Width: 1
    /// Access: read-only
    using SLC1_RX_DONE_INT_RAW = BitField<16, 1>;
    constexpr uint32_t SLC1_RX_DONE_INT_RAW_Pos = 16;
    constexpr uint32_t SLC1_RX_DONE_INT_RAW_Msk = SLC1_RX_DONE_INT_RAW::mask;

    /// Position: 17, Width: 1
    /// Access: read-only
    using SLC1_RX_EOF_INT_RAW = BitField<17, 1>;
    constexpr uint32_t SLC1_RX_EOF_INT_RAW_Pos = 17;
    constexpr uint32_t SLC1_RX_EOF_INT_RAW_Msk = SLC1_RX_EOF_INT_RAW::mask;

    /// Position: 18, Width: 1
    /// Access: read-only
    using SLC1_TOHOST_INT_RAW = BitField<18, 1>;
    constexpr uint32_t SLC1_TOHOST_INT_RAW_Pos = 18;
    constexpr uint32_t SLC1_TOHOST_INT_RAW_Msk = SLC1_TOHOST_INT_RAW::mask;

    /// Position: 19, Width: 1
    /// Access: read-only
    using SLC1_TX_DSCR_ERR_INT_RAW = BitField<19, 1>;
    constexpr uint32_t SLC1_TX_DSCR_ERR_INT_RAW_Pos = 19;
    constexpr uint32_t SLC1_TX_DSCR_ERR_INT_RAW_Msk = SLC1_TX_DSCR_ERR_INT_RAW::mask;

    /// Position: 20, Width: 1
    /// Access: read-only
    using SLC1_RX_DSCR_ERR_INT_RAW = BitField<20, 1>;
    constexpr uint32_t SLC1_RX_DSCR_ERR_INT_RAW_Pos = 20;
    constexpr uint32_t SLC1_RX_DSCR_ERR_INT_RAW_Msk = SLC1_RX_DSCR_ERR_INT_RAW::mask;

    /// Position: 21, Width: 1
    /// Access: read-only
    using SLC1_TX_DSCR_EMPTY_INT_RAW = BitField<21, 1>;
    constexpr uint32_t SLC1_TX_DSCR_EMPTY_INT_RAW_Pos = 21;
    constexpr uint32_t SLC1_TX_DSCR_EMPTY_INT_RAW_Msk = SLC1_TX_DSCR_EMPTY_INT_RAW::mask;

    /// Position: 22, Width: 1
    /// Access: read-only
    using SLC1_HOST_RD_ACK_INT_RAW = BitField<22, 1>;
    constexpr uint32_t SLC1_HOST_RD_ACK_INT_RAW_Pos = 22;
    constexpr uint32_t SLC1_HOST_RD_ACK_INT_RAW_Msk = SLC1_HOST_RD_ACK_INT_RAW::mask;

    /// Position: 23, Width: 1
    /// Access: read-only
    using SLC1_WR_RETRY_DONE_INT_RAW = BitField<23, 1>;
    constexpr uint32_t SLC1_WR_RETRY_DONE_INT_RAW_Pos = 23;
    constexpr uint32_t SLC1_WR_RETRY_DONE_INT_RAW_Msk = SLC1_WR_RETRY_DONE_INT_RAW::mask;

    /// Position: 24, Width: 1
    /// Access: read-only
    using SLC1_TX_ERR_EOF_INT_RAW = BitField<24, 1>;
    constexpr uint32_t SLC1_TX_ERR_EOF_INT_RAW_Pos = 24;
    constexpr uint32_t SLC1_TX_ERR_EOF_INT_RAW_Msk = SLC1_TX_ERR_EOF_INT_RAW::mask;

}  // namespace _1int_raw

/// _1INT_ST - _1INT_ST
namespace _1int_st {
    /// Position: 0, Width: 1
    /// Access: read-only
    using FRHOST_BIT8_INT_ST = BitField<0, 1>;
    constexpr uint32_t FRHOST_BIT8_INT_ST_Pos = 0;
    constexpr uint32_t FRHOST_BIT8_INT_ST_Msk = FRHOST_BIT8_INT_ST::mask;

    /// Position: 1, Width: 1
    /// Access: read-only
    using FRHOST_BIT9_INT_ST = BitField<1, 1>;
    constexpr uint32_t FRHOST_BIT9_INT_ST_Pos = 1;
    constexpr uint32_t FRHOST_BIT9_INT_ST_Msk = FRHOST_BIT9_INT_ST::mask;

    /// Position: 2, Width: 1
    /// Access: read-only
    using FRHOST_BIT10_INT_ST = BitField<2, 1>;
    constexpr uint32_t FRHOST_BIT10_INT_ST_Pos = 2;
    constexpr uint32_t FRHOST_BIT10_INT_ST_Msk = FRHOST_BIT10_INT_ST::mask;

    /// Position: 3, Width: 1
    /// Access: read-only
    using FRHOST_BIT11_INT_ST = BitField<3, 1>;
    constexpr uint32_t FRHOST_BIT11_INT_ST_Pos = 3;
    constexpr uint32_t FRHOST_BIT11_INT_ST_Msk = FRHOST_BIT11_INT_ST::mask;

    /// Position: 4, Width: 1
    /// Access: read-only
    using FRHOST_BIT12_INT_ST = BitField<4, 1>;
    constexpr uint32_t FRHOST_BIT12_INT_ST_Pos = 4;
    constexpr uint32_t FRHOST_BIT12_INT_ST_Msk = FRHOST_BIT12_INT_ST::mask;

    /// Position: 5, Width: 1
    /// Access: read-only
    using FRHOST_BIT13_INT_ST = BitField<5, 1>;
    constexpr uint32_t FRHOST_BIT13_INT_ST_Pos = 5;
    constexpr uint32_t FRHOST_BIT13_INT_ST_Msk = FRHOST_BIT13_INT_ST::mask;

    /// Position: 6, Width: 1
    /// Access: read-only
    using FRHOST_BIT14_INT_ST = BitField<6, 1>;
    constexpr uint32_t FRHOST_BIT14_INT_ST_Pos = 6;
    constexpr uint32_t FRHOST_BIT14_INT_ST_Msk = FRHOST_BIT14_INT_ST::mask;

    /// Position: 7, Width: 1
    /// Access: read-only
    using FRHOST_BIT15_INT_ST = BitField<7, 1>;
    constexpr uint32_t FRHOST_BIT15_INT_ST_Pos = 7;
    constexpr uint32_t FRHOST_BIT15_INT_ST_Msk = FRHOST_BIT15_INT_ST::mask;

    /// Position: 8, Width: 1
    /// Access: read-only
    using SLC1_RX_START_INT_ST = BitField<8, 1>;
    constexpr uint32_t SLC1_RX_START_INT_ST_Pos = 8;
    constexpr uint32_t SLC1_RX_START_INT_ST_Msk = SLC1_RX_START_INT_ST::mask;

    /// Position: 9, Width: 1
    /// Access: read-only
    using SLC1_TX_START_INT_ST = BitField<9, 1>;
    constexpr uint32_t SLC1_TX_START_INT_ST_Pos = 9;
    constexpr uint32_t SLC1_TX_START_INT_ST_Msk = SLC1_TX_START_INT_ST::mask;

    /// Position: 10, Width: 1
    /// Access: read-only
    using SLC1_RX_UDF_INT_ST = BitField<10, 1>;
    constexpr uint32_t SLC1_RX_UDF_INT_ST_Pos = 10;
    constexpr uint32_t SLC1_RX_UDF_INT_ST_Msk = SLC1_RX_UDF_INT_ST::mask;

    /// Position: 11, Width: 1
    /// Access: read-only
    using SLC1_TX_OVF_INT_ST = BitField<11, 1>;
    constexpr uint32_t SLC1_TX_OVF_INT_ST_Pos = 11;
    constexpr uint32_t SLC1_TX_OVF_INT_ST_Msk = SLC1_TX_OVF_INT_ST::mask;

    /// Position: 12, Width: 1
    /// Access: read-only
    using SLC1_TOKEN0_1TO0_INT_ST = BitField<12, 1>;
    constexpr uint32_t SLC1_TOKEN0_1TO0_INT_ST_Pos = 12;
    constexpr uint32_t SLC1_TOKEN0_1TO0_INT_ST_Msk = SLC1_TOKEN0_1TO0_INT_ST::mask;

    /// Position: 13, Width: 1
    /// Access: read-only
    using SLC1_TOKEN1_1TO0_INT_ST = BitField<13, 1>;
    constexpr uint32_t SLC1_TOKEN1_1TO0_INT_ST_Pos = 13;
    constexpr uint32_t SLC1_TOKEN1_1TO0_INT_ST_Msk = SLC1_TOKEN1_1TO0_INT_ST::mask;

    /// Position: 14, Width: 1
    /// Access: read-only
    using SLC1_TX_DONE_INT_ST = BitField<14, 1>;
    constexpr uint32_t SLC1_TX_DONE_INT_ST_Pos = 14;
    constexpr uint32_t SLC1_TX_DONE_INT_ST_Msk = SLC1_TX_DONE_INT_ST::mask;

    /// Position: 15, Width: 1
    /// Access: read-only
    using SLC1_TX_SUC_EOF_INT_ST = BitField<15, 1>;
    constexpr uint32_t SLC1_TX_SUC_EOF_INT_ST_Pos = 15;
    constexpr uint32_t SLC1_TX_SUC_EOF_INT_ST_Msk = SLC1_TX_SUC_EOF_INT_ST::mask;

    /// Position: 16, Width: 1
    /// Access: read-only
    using SLC1_RX_DONE_INT_ST = BitField<16, 1>;
    constexpr uint32_t SLC1_RX_DONE_INT_ST_Pos = 16;
    constexpr uint32_t SLC1_RX_DONE_INT_ST_Msk = SLC1_RX_DONE_INT_ST::mask;

    /// Position: 17, Width: 1
    /// Access: read-only
    using SLC1_RX_EOF_INT_ST = BitField<17, 1>;
    constexpr uint32_t SLC1_RX_EOF_INT_ST_Pos = 17;
    constexpr uint32_t SLC1_RX_EOF_INT_ST_Msk = SLC1_RX_EOF_INT_ST::mask;

    /// Position: 18, Width: 1
    /// Access: read-only
    using SLC1_TOHOST_INT_ST = BitField<18, 1>;
    constexpr uint32_t SLC1_TOHOST_INT_ST_Pos = 18;
    constexpr uint32_t SLC1_TOHOST_INT_ST_Msk = SLC1_TOHOST_INT_ST::mask;

    /// Position: 19, Width: 1
    /// Access: read-only
    using SLC1_TX_DSCR_ERR_INT_ST = BitField<19, 1>;
    constexpr uint32_t SLC1_TX_DSCR_ERR_INT_ST_Pos = 19;
    constexpr uint32_t SLC1_TX_DSCR_ERR_INT_ST_Msk = SLC1_TX_DSCR_ERR_INT_ST::mask;

    /// Position: 20, Width: 1
    /// Access: read-only
    using SLC1_RX_DSCR_ERR_INT_ST = BitField<20, 1>;
    constexpr uint32_t SLC1_RX_DSCR_ERR_INT_ST_Pos = 20;
    constexpr uint32_t SLC1_RX_DSCR_ERR_INT_ST_Msk = SLC1_RX_DSCR_ERR_INT_ST::mask;

    /// Position: 21, Width: 1
    /// Access: read-only
    using SLC1_TX_DSCR_EMPTY_INT_ST = BitField<21, 1>;
    constexpr uint32_t SLC1_TX_DSCR_EMPTY_INT_ST_Pos = 21;
    constexpr uint32_t SLC1_TX_DSCR_EMPTY_INT_ST_Msk = SLC1_TX_DSCR_EMPTY_INT_ST::mask;

    /// Position: 22, Width: 1
    /// Access: read-only
    using SLC1_HOST_RD_ACK_INT_ST = BitField<22, 1>;
    constexpr uint32_t SLC1_HOST_RD_ACK_INT_ST_Pos = 22;
    constexpr uint32_t SLC1_HOST_RD_ACK_INT_ST_Msk = SLC1_HOST_RD_ACK_INT_ST::mask;

    /// Position: 23, Width: 1
    /// Access: read-only
    using SLC1_WR_RETRY_DONE_INT_ST = BitField<23, 1>;
    constexpr uint32_t SLC1_WR_RETRY_DONE_INT_ST_Pos = 23;
    constexpr uint32_t SLC1_WR_RETRY_DONE_INT_ST_Msk = SLC1_WR_RETRY_DONE_INT_ST::mask;

    /// Position: 24, Width: 1
    /// Access: read-only
    using SLC1_TX_ERR_EOF_INT_ST = BitField<24, 1>;
    constexpr uint32_t SLC1_TX_ERR_EOF_INT_ST_Pos = 24;
    constexpr uint32_t SLC1_TX_ERR_EOF_INT_ST_Msk = SLC1_TX_ERR_EOF_INT_ST::mask;

}  // namespace _1int_st

/// _1INT_ENA - _1INT_ENA
namespace _1int_ena {
    /// Position: 0, Width: 1
    /// Access: read-write
    using FRHOST_BIT8_INT_ENA = BitField<0, 1>;
    constexpr uint32_t FRHOST_BIT8_INT_ENA_Pos = 0;
    constexpr uint32_t FRHOST_BIT8_INT_ENA_Msk = FRHOST_BIT8_INT_ENA::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using FRHOST_BIT9_INT_ENA = BitField<1, 1>;
    constexpr uint32_t FRHOST_BIT9_INT_ENA_Pos = 1;
    constexpr uint32_t FRHOST_BIT9_INT_ENA_Msk = FRHOST_BIT9_INT_ENA::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using FRHOST_BIT10_INT_ENA = BitField<2, 1>;
    constexpr uint32_t FRHOST_BIT10_INT_ENA_Pos = 2;
    constexpr uint32_t FRHOST_BIT10_INT_ENA_Msk = FRHOST_BIT10_INT_ENA::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using FRHOST_BIT11_INT_ENA = BitField<3, 1>;
    constexpr uint32_t FRHOST_BIT11_INT_ENA_Pos = 3;
    constexpr uint32_t FRHOST_BIT11_INT_ENA_Msk = FRHOST_BIT11_INT_ENA::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using FRHOST_BIT12_INT_ENA = BitField<4, 1>;
    constexpr uint32_t FRHOST_BIT12_INT_ENA_Pos = 4;
    constexpr uint32_t FRHOST_BIT12_INT_ENA_Msk = FRHOST_BIT12_INT_ENA::mask;

    /// Position: 5, Width: 1
    /// Access: read-write
    using FRHOST_BIT13_INT_ENA = BitField<5, 1>;
    constexpr uint32_t FRHOST_BIT13_INT_ENA_Pos = 5;
    constexpr uint32_t FRHOST_BIT13_INT_ENA_Msk = FRHOST_BIT13_INT_ENA::mask;

    /// Position: 6, Width: 1
    /// Access: read-write
    using FRHOST_BIT14_INT_ENA = BitField<6, 1>;
    constexpr uint32_t FRHOST_BIT14_INT_ENA_Pos = 6;
    constexpr uint32_t FRHOST_BIT14_INT_ENA_Msk = FRHOST_BIT14_INT_ENA::mask;

    /// Position: 7, Width: 1
    /// Access: read-write
    using FRHOST_BIT15_INT_ENA = BitField<7, 1>;
    constexpr uint32_t FRHOST_BIT15_INT_ENA_Pos = 7;
    constexpr uint32_t FRHOST_BIT15_INT_ENA_Msk = FRHOST_BIT15_INT_ENA::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using SLC1_RX_START_INT_ENA = BitField<8, 1>;
    constexpr uint32_t SLC1_RX_START_INT_ENA_Pos = 8;
    constexpr uint32_t SLC1_RX_START_INT_ENA_Msk = SLC1_RX_START_INT_ENA::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using SLC1_TX_START_INT_ENA = BitField<9, 1>;
    constexpr uint32_t SLC1_TX_START_INT_ENA_Pos = 9;
    constexpr uint32_t SLC1_TX_START_INT_ENA_Msk = SLC1_TX_START_INT_ENA::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using SLC1_RX_UDF_INT_ENA = BitField<10, 1>;
    constexpr uint32_t SLC1_RX_UDF_INT_ENA_Pos = 10;
    constexpr uint32_t SLC1_RX_UDF_INT_ENA_Msk = SLC1_RX_UDF_INT_ENA::mask;

    /// Position: 11, Width: 1
    /// Access: read-write
    using SLC1_TX_OVF_INT_ENA = BitField<11, 1>;
    constexpr uint32_t SLC1_TX_OVF_INT_ENA_Pos = 11;
    constexpr uint32_t SLC1_TX_OVF_INT_ENA_Msk = SLC1_TX_OVF_INT_ENA::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using SLC1_TOKEN0_1TO0_INT_ENA = BitField<12, 1>;
    constexpr uint32_t SLC1_TOKEN0_1TO0_INT_ENA_Pos = 12;
    constexpr uint32_t SLC1_TOKEN0_1TO0_INT_ENA_Msk = SLC1_TOKEN0_1TO0_INT_ENA::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using SLC1_TOKEN1_1TO0_INT_ENA = BitField<13, 1>;
    constexpr uint32_t SLC1_TOKEN1_1TO0_INT_ENA_Pos = 13;
    constexpr uint32_t SLC1_TOKEN1_1TO0_INT_ENA_Msk = SLC1_TOKEN1_1TO0_INT_ENA::mask;

    /// Position: 14, Width: 1
    /// Access: read-write
    using SLC1_TX_DONE_INT_ENA = BitField<14, 1>;
    constexpr uint32_t SLC1_TX_DONE_INT_ENA_Pos = 14;
    constexpr uint32_t SLC1_TX_DONE_INT_ENA_Msk = SLC1_TX_DONE_INT_ENA::mask;

    /// Position: 15, Width: 1
    /// Access: read-write
    using SLC1_TX_SUC_EOF_INT_ENA = BitField<15, 1>;
    constexpr uint32_t SLC1_TX_SUC_EOF_INT_ENA_Pos = 15;
    constexpr uint32_t SLC1_TX_SUC_EOF_INT_ENA_Msk = SLC1_TX_SUC_EOF_INT_ENA::mask;

    /// Position: 16, Width: 1
    /// Access: read-write
    using SLC1_RX_DONE_INT_ENA = BitField<16, 1>;
    constexpr uint32_t SLC1_RX_DONE_INT_ENA_Pos = 16;
    constexpr uint32_t SLC1_RX_DONE_INT_ENA_Msk = SLC1_RX_DONE_INT_ENA::mask;

    /// Position: 17, Width: 1
    /// Access: read-write
    using SLC1_RX_EOF_INT_ENA = BitField<17, 1>;
    constexpr uint32_t SLC1_RX_EOF_INT_ENA_Pos = 17;
    constexpr uint32_t SLC1_RX_EOF_INT_ENA_Msk = SLC1_RX_EOF_INT_ENA::mask;

    /// Position: 18, Width: 1
    /// Access: read-write
    using SLC1_TOHOST_INT_ENA = BitField<18, 1>;
    constexpr uint32_t SLC1_TOHOST_INT_ENA_Pos = 18;
    constexpr uint32_t SLC1_TOHOST_INT_ENA_Msk = SLC1_TOHOST_INT_ENA::mask;

    /// Position: 19, Width: 1
    /// Access: read-write
    using SLC1_TX_DSCR_ERR_INT_ENA = BitField<19, 1>;
    constexpr uint32_t SLC1_TX_DSCR_ERR_INT_ENA_Pos = 19;
    constexpr uint32_t SLC1_TX_DSCR_ERR_INT_ENA_Msk = SLC1_TX_DSCR_ERR_INT_ENA::mask;

    /// Position: 20, Width: 1
    /// Access: read-write
    using SLC1_RX_DSCR_ERR_INT_ENA = BitField<20, 1>;
    constexpr uint32_t SLC1_RX_DSCR_ERR_INT_ENA_Pos = 20;
    constexpr uint32_t SLC1_RX_DSCR_ERR_INT_ENA_Msk = SLC1_RX_DSCR_ERR_INT_ENA::mask;

    /// Position: 21, Width: 1
    /// Access: read-write
    using SLC1_TX_DSCR_EMPTY_INT_ENA = BitField<21, 1>;
    constexpr uint32_t SLC1_TX_DSCR_EMPTY_INT_ENA_Pos = 21;
    constexpr uint32_t SLC1_TX_DSCR_EMPTY_INT_ENA_Msk = SLC1_TX_DSCR_EMPTY_INT_ENA::mask;

    /// Position: 22, Width: 1
    /// Access: read-write
    using SLC1_HOST_RD_ACK_INT_ENA = BitField<22, 1>;
    constexpr uint32_t SLC1_HOST_RD_ACK_INT_ENA_Pos = 22;
    constexpr uint32_t SLC1_HOST_RD_ACK_INT_ENA_Msk = SLC1_HOST_RD_ACK_INT_ENA::mask;

    /// Position: 23, Width: 1
    /// Access: read-write
    using SLC1_WR_RETRY_DONE_INT_ENA = BitField<23, 1>;
    constexpr uint32_t SLC1_WR_RETRY_DONE_INT_ENA_Pos = 23;
    constexpr uint32_t SLC1_WR_RETRY_DONE_INT_ENA_Msk = SLC1_WR_RETRY_DONE_INT_ENA::mask;

    /// Position: 24, Width: 1
    /// Access: read-write
    using SLC1_TX_ERR_EOF_INT_ENA = BitField<24, 1>;
    constexpr uint32_t SLC1_TX_ERR_EOF_INT_ENA_Pos = 24;
    constexpr uint32_t SLC1_TX_ERR_EOF_INT_ENA_Msk = SLC1_TX_ERR_EOF_INT_ENA::mask;

}  // namespace _1int_ena

/// _1INT_CLR - _1INT_CLR
namespace _1int_clr {
    /// Position: 0, Width: 1
    /// Access: write-only
    using FRHOST_BIT8_INT_CLR = BitField<0, 1>;
    constexpr uint32_t FRHOST_BIT8_INT_CLR_Pos = 0;
    constexpr uint32_t FRHOST_BIT8_INT_CLR_Msk = FRHOST_BIT8_INT_CLR::mask;

    /// Position: 1, Width: 1
    /// Access: write-only
    using FRHOST_BIT9_INT_CLR = BitField<1, 1>;
    constexpr uint32_t FRHOST_BIT9_INT_CLR_Pos = 1;
    constexpr uint32_t FRHOST_BIT9_INT_CLR_Msk = FRHOST_BIT9_INT_CLR::mask;

    /// Position: 2, Width: 1
    /// Access: write-only
    using FRHOST_BIT10_INT_CLR = BitField<2, 1>;
    constexpr uint32_t FRHOST_BIT10_INT_CLR_Pos = 2;
    constexpr uint32_t FRHOST_BIT10_INT_CLR_Msk = FRHOST_BIT10_INT_CLR::mask;

    /// Position: 3, Width: 1
    /// Access: write-only
    using FRHOST_BIT11_INT_CLR = BitField<3, 1>;
    constexpr uint32_t FRHOST_BIT11_INT_CLR_Pos = 3;
    constexpr uint32_t FRHOST_BIT11_INT_CLR_Msk = FRHOST_BIT11_INT_CLR::mask;

    /// Position: 4, Width: 1
    /// Access: write-only
    using FRHOST_BIT12_INT_CLR = BitField<4, 1>;
    constexpr uint32_t FRHOST_BIT12_INT_CLR_Pos = 4;
    constexpr uint32_t FRHOST_BIT12_INT_CLR_Msk = FRHOST_BIT12_INT_CLR::mask;

    /// Position: 5, Width: 1
    /// Access: write-only
    using FRHOST_BIT13_INT_CLR = BitField<5, 1>;
    constexpr uint32_t FRHOST_BIT13_INT_CLR_Pos = 5;
    constexpr uint32_t FRHOST_BIT13_INT_CLR_Msk = FRHOST_BIT13_INT_CLR::mask;

    /// Position: 6, Width: 1
    /// Access: write-only
    using FRHOST_BIT14_INT_CLR = BitField<6, 1>;
    constexpr uint32_t FRHOST_BIT14_INT_CLR_Pos = 6;
    constexpr uint32_t FRHOST_BIT14_INT_CLR_Msk = FRHOST_BIT14_INT_CLR::mask;

    /// Position: 7, Width: 1
    /// Access: write-only
    using FRHOST_BIT15_INT_CLR = BitField<7, 1>;
    constexpr uint32_t FRHOST_BIT15_INT_CLR_Pos = 7;
    constexpr uint32_t FRHOST_BIT15_INT_CLR_Msk = FRHOST_BIT15_INT_CLR::mask;

    /// Position: 8, Width: 1
    /// Access: write-only
    using SLC1_RX_START_INT_CLR = BitField<8, 1>;
    constexpr uint32_t SLC1_RX_START_INT_CLR_Pos = 8;
    constexpr uint32_t SLC1_RX_START_INT_CLR_Msk = SLC1_RX_START_INT_CLR::mask;

    /// Position: 9, Width: 1
    /// Access: write-only
    using SLC1_TX_START_INT_CLR = BitField<9, 1>;
    constexpr uint32_t SLC1_TX_START_INT_CLR_Pos = 9;
    constexpr uint32_t SLC1_TX_START_INT_CLR_Msk = SLC1_TX_START_INT_CLR::mask;

    /// Position: 10, Width: 1
    /// Access: write-only
    using SLC1_RX_UDF_INT_CLR = BitField<10, 1>;
    constexpr uint32_t SLC1_RX_UDF_INT_CLR_Pos = 10;
    constexpr uint32_t SLC1_RX_UDF_INT_CLR_Msk = SLC1_RX_UDF_INT_CLR::mask;

    /// Position: 11, Width: 1
    /// Access: write-only
    using SLC1_TX_OVF_INT_CLR = BitField<11, 1>;
    constexpr uint32_t SLC1_TX_OVF_INT_CLR_Pos = 11;
    constexpr uint32_t SLC1_TX_OVF_INT_CLR_Msk = SLC1_TX_OVF_INT_CLR::mask;

    /// Position: 12, Width: 1
    /// Access: write-only
    using SLC1_TOKEN0_1TO0_INT_CLR = BitField<12, 1>;
    constexpr uint32_t SLC1_TOKEN0_1TO0_INT_CLR_Pos = 12;
    constexpr uint32_t SLC1_TOKEN0_1TO0_INT_CLR_Msk = SLC1_TOKEN0_1TO0_INT_CLR::mask;

    /// Position: 13, Width: 1
    /// Access: write-only
    using SLC1_TOKEN1_1TO0_INT_CLR = BitField<13, 1>;
    constexpr uint32_t SLC1_TOKEN1_1TO0_INT_CLR_Pos = 13;
    constexpr uint32_t SLC1_TOKEN1_1TO0_INT_CLR_Msk = SLC1_TOKEN1_1TO0_INT_CLR::mask;

    /// Position: 14, Width: 1
    /// Access: write-only
    using SLC1_TX_DONE_INT_CLR = BitField<14, 1>;
    constexpr uint32_t SLC1_TX_DONE_INT_CLR_Pos = 14;
    constexpr uint32_t SLC1_TX_DONE_INT_CLR_Msk = SLC1_TX_DONE_INT_CLR::mask;

    /// Position: 15, Width: 1
    /// Access: write-only
    using SLC1_TX_SUC_EOF_INT_CLR = BitField<15, 1>;
    constexpr uint32_t SLC1_TX_SUC_EOF_INT_CLR_Pos = 15;
    constexpr uint32_t SLC1_TX_SUC_EOF_INT_CLR_Msk = SLC1_TX_SUC_EOF_INT_CLR::mask;

    /// Position: 16, Width: 1
    /// Access: write-only
    using SLC1_RX_DONE_INT_CLR = BitField<16, 1>;
    constexpr uint32_t SLC1_RX_DONE_INT_CLR_Pos = 16;
    constexpr uint32_t SLC1_RX_DONE_INT_CLR_Msk = SLC1_RX_DONE_INT_CLR::mask;

    /// Position: 17, Width: 1
    /// Access: write-only
    using SLC1_RX_EOF_INT_CLR = BitField<17, 1>;
    constexpr uint32_t SLC1_RX_EOF_INT_CLR_Pos = 17;
    constexpr uint32_t SLC1_RX_EOF_INT_CLR_Msk = SLC1_RX_EOF_INT_CLR::mask;

    /// Position: 18, Width: 1
    /// Access: write-only
    using SLC1_TOHOST_INT_CLR = BitField<18, 1>;
    constexpr uint32_t SLC1_TOHOST_INT_CLR_Pos = 18;
    constexpr uint32_t SLC1_TOHOST_INT_CLR_Msk = SLC1_TOHOST_INT_CLR::mask;

    /// Position: 19, Width: 1
    /// Access: write-only
    using SLC1_TX_DSCR_ERR_INT_CLR = BitField<19, 1>;
    constexpr uint32_t SLC1_TX_DSCR_ERR_INT_CLR_Pos = 19;
    constexpr uint32_t SLC1_TX_DSCR_ERR_INT_CLR_Msk = SLC1_TX_DSCR_ERR_INT_CLR::mask;

    /// Position: 20, Width: 1
    /// Access: write-only
    using SLC1_RX_DSCR_ERR_INT_CLR = BitField<20, 1>;
    constexpr uint32_t SLC1_RX_DSCR_ERR_INT_CLR_Pos = 20;
    constexpr uint32_t SLC1_RX_DSCR_ERR_INT_CLR_Msk = SLC1_RX_DSCR_ERR_INT_CLR::mask;

    /// Position: 21, Width: 1
    /// Access: write-only
    using SLC1_TX_DSCR_EMPTY_INT_CLR = BitField<21, 1>;
    constexpr uint32_t SLC1_TX_DSCR_EMPTY_INT_CLR_Pos = 21;
    constexpr uint32_t SLC1_TX_DSCR_EMPTY_INT_CLR_Msk = SLC1_TX_DSCR_EMPTY_INT_CLR::mask;

    /// Position: 22, Width: 1
    /// Access: write-only
    using SLC1_HOST_RD_ACK_INT_CLR = BitField<22, 1>;
    constexpr uint32_t SLC1_HOST_RD_ACK_INT_CLR_Pos = 22;
    constexpr uint32_t SLC1_HOST_RD_ACK_INT_CLR_Msk = SLC1_HOST_RD_ACK_INT_CLR::mask;

    /// Position: 23, Width: 1
    /// Access: write-only
    using SLC1_WR_RETRY_DONE_INT_CLR = BitField<23, 1>;
    constexpr uint32_t SLC1_WR_RETRY_DONE_INT_CLR_Pos = 23;
    constexpr uint32_t SLC1_WR_RETRY_DONE_INT_CLR_Msk = SLC1_WR_RETRY_DONE_INT_CLR::mask;

    /// Position: 24, Width: 1
    /// Access: write-only
    using SLC1_TX_ERR_EOF_INT_CLR = BitField<24, 1>;
    constexpr uint32_t SLC1_TX_ERR_EOF_INT_CLR_Pos = 24;
    constexpr uint32_t SLC1_TX_ERR_EOF_INT_CLR_Msk = SLC1_TX_ERR_EOF_INT_CLR::mask;

}  // namespace _1int_clr

/// RX_STATUS - RX_STATUS
namespace rx_status {
    /// Position: 0, Width: 1
    /// Access: read-only
    using SLC0_RX_FULL = BitField<0, 1>;
    constexpr uint32_t SLC0_RX_FULL_Pos = 0;
    constexpr uint32_t SLC0_RX_FULL_Msk = SLC0_RX_FULL::mask;

    /// Position: 1, Width: 1
    /// Access: read-only
    using SLC0_RX_EMPTY = BitField<1, 1>;
    constexpr uint32_t SLC0_RX_EMPTY_Pos = 1;
    constexpr uint32_t SLC0_RX_EMPTY_Msk = SLC0_RX_EMPTY::mask;

    /// Position: 16, Width: 1
    /// Access: read-only
    using SLC1_RX_FULL = BitField<16, 1>;
    constexpr uint32_t SLC1_RX_FULL_Pos = 16;
    constexpr uint32_t SLC1_RX_FULL_Msk = SLC1_RX_FULL::mask;

    /// Position: 17, Width: 1
    /// Access: read-only
    using SLC1_RX_EMPTY = BitField<17, 1>;
    constexpr uint32_t SLC1_RX_EMPTY_Pos = 17;
    constexpr uint32_t SLC1_RX_EMPTY_Msk = SLC1_RX_EMPTY::mask;

}  // namespace rx_status

/// _0RXFIFO_PUSH - _0RXFIFO_PUSH
namespace _0rxfifo_push {
    /// Position: 0, Width: 9
    /// Access: read-write
    using SLC0_RXFIFO_WDATA = BitField<0, 9>;
    constexpr uint32_t SLC0_RXFIFO_WDATA_Pos = 0;
    constexpr uint32_t SLC0_RXFIFO_WDATA_Msk = SLC0_RXFIFO_WDATA::mask;

    /// Position: 16, Width: 1
    /// Access: read-write
    using SLC0_RXFIFO_PUSH = BitField<16, 1>;
    constexpr uint32_t SLC0_RXFIFO_PUSH_Pos = 16;
    constexpr uint32_t SLC0_RXFIFO_PUSH_Msk = SLC0_RXFIFO_PUSH::mask;

}  // namespace _0rxfifo_push

/// _1RXFIFO_PUSH - _1RXFIFO_PUSH
namespace _1rxfifo_push {
    /// Position: 0, Width: 9
    /// Access: read-write
    using SLC1_RXFIFO_WDATA = BitField<0, 9>;
    constexpr uint32_t SLC1_RXFIFO_WDATA_Pos = 0;
    constexpr uint32_t SLC1_RXFIFO_WDATA_Msk = SLC1_RXFIFO_WDATA::mask;

    /// Position: 16, Width: 1
    /// Access: read-write
    using SLC1_RXFIFO_PUSH = BitField<16, 1>;
    constexpr uint32_t SLC1_RXFIFO_PUSH_Pos = 16;
    constexpr uint32_t SLC1_RXFIFO_PUSH_Msk = SLC1_RXFIFO_PUSH::mask;

}  // namespace _1rxfifo_push

/// TX_STATUS - TX_STATUS
namespace tx_status {
    /// Position: 0, Width: 1
    /// Access: read-only
    using SLC0_TX_FULL = BitField<0, 1>;
    constexpr uint32_t SLC0_TX_FULL_Pos = 0;
    constexpr uint32_t SLC0_TX_FULL_Msk = SLC0_TX_FULL::mask;

    /// Position: 1, Width: 1
    /// Access: read-only
    using SLC0_TX_EMPTY = BitField<1, 1>;
    constexpr uint32_t SLC0_TX_EMPTY_Pos = 1;
    constexpr uint32_t SLC0_TX_EMPTY_Msk = SLC0_TX_EMPTY::mask;

    /// Position: 16, Width: 1
    /// Access: read-only
    using SLC1_TX_FULL = BitField<16, 1>;
    constexpr uint32_t SLC1_TX_FULL_Pos = 16;
    constexpr uint32_t SLC1_TX_FULL_Msk = SLC1_TX_FULL::mask;

    /// Position: 17, Width: 1
    /// Access: read-only
    using SLC1_TX_EMPTY = BitField<17, 1>;
    constexpr uint32_t SLC1_TX_EMPTY_Pos = 17;
    constexpr uint32_t SLC1_TX_EMPTY_Msk = SLC1_TX_EMPTY::mask;

}  // namespace tx_status

/// _0TXFIFO_POP - _0TXFIFO_POP
namespace _0txfifo_pop {
    /// Position: 0, Width: 11
    /// Access: read-only
    using SLC0_TXFIFO_RDATA = BitField<0, 11>;
    constexpr uint32_t SLC0_TXFIFO_RDATA_Pos = 0;
    constexpr uint32_t SLC0_TXFIFO_RDATA_Msk = SLC0_TXFIFO_RDATA::mask;

    /// Position: 16, Width: 1
    /// Access: read-write
    using SLC0_TXFIFO_POP = BitField<16, 1>;
    constexpr uint32_t SLC0_TXFIFO_POP_Pos = 16;
    constexpr uint32_t SLC0_TXFIFO_POP_Msk = SLC0_TXFIFO_POP::mask;

}  // namespace _0txfifo_pop

/// _1TXFIFO_POP - _1TXFIFO_POP
namespace _1txfifo_pop {
    /// Position: 0, Width: 11
    /// Access: read-only
    using SLC1_TXFIFO_RDATA = BitField<0, 11>;
    constexpr uint32_t SLC1_TXFIFO_RDATA_Pos = 0;
    constexpr uint32_t SLC1_TXFIFO_RDATA_Msk = SLC1_TXFIFO_RDATA::mask;

    /// Position: 16, Width: 1
    /// Access: read-write
    using SLC1_TXFIFO_POP = BitField<16, 1>;
    constexpr uint32_t SLC1_TXFIFO_POP_Pos = 16;
    constexpr uint32_t SLC1_TXFIFO_POP_Msk = SLC1_TXFIFO_POP::mask;

}  // namespace _1txfifo_pop

/// _0RX_LINK - _0RX_LINK
namespace _0rx_link {
    /// Position: 0, Width: 20
    /// Access: read-write
    using SLC0_RXLINK_ADDR = BitField<0, 20>;
    constexpr uint32_t SLC0_RXLINK_ADDR_Pos = 0;
    constexpr uint32_t SLC0_RXLINK_ADDR_Msk = SLC0_RXLINK_ADDR::mask;

    /// Position: 28, Width: 1
    /// Access: read-write
    using SLC0_RXLINK_STOP = BitField<28, 1>;
    constexpr uint32_t SLC0_RXLINK_STOP_Pos = 28;
    constexpr uint32_t SLC0_RXLINK_STOP_Msk = SLC0_RXLINK_STOP::mask;

    /// Position: 29, Width: 1
    /// Access: read-write
    using SLC0_RXLINK_START = BitField<29, 1>;
    constexpr uint32_t SLC0_RXLINK_START_Pos = 29;
    constexpr uint32_t SLC0_RXLINK_START_Msk = SLC0_RXLINK_START::mask;

    /// Position: 30, Width: 1
    /// Access: read-write
    using SLC0_RXLINK_RESTART = BitField<30, 1>;
    constexpr uint32_t SLC0_RXLINK_RESTART_Pos = 30;
    constexpr uint32_t SLC0_RXLINK_RESTART_Msk = SLC0_RXLINK_RESTART::mask;

    /// Position: 31, Width: 1
    /// Access: read-only
    using SLC0_RXLINK_PARK = BitField<31, 1>;
    constexpr uint32_t SLC0_RXLINK_PARK_Pos = 31;
    constexpr uint32_t SLC0_RXLINK_PARK_Msk = SLC0_RXLINK_PARK::mask;

}  // namespace _0rx_link

/// _0TX_LINK - _0TX_LINK
namespace _0tx_link {
    /// Position: 0, Width: 20
    /// Access: read-write
    using SLC0_TXLINK_ADDR = BitField<0, 20>;
    constexpr uint32_t SLC0_TXLINK_ADDR_Pos = 0;
    constexpr uint32_t SLC0_TXLINK_ADDR_Msk = SLC0_TXLINK_ADDR::mask;

    /// Position: 28, Width: 1
    /// Access: read-write
    using SLC0_TXLINK_STOP = BitField<28, 1>;
    constexpr uint32_t SLC0_TXLINK_STOP_Pos = 28;
    constexpr uint32_t SLC0_TXLINK_STOP_Msk = SLC0_TXLINK_STOP::mask;

    /// Position: 29, Width: 1
    /// Access: read-write
    using SLC0_TXLINK_START = BitField<29, 1>;
    constexpr uint32_t SLC0_TXLINK_START_Pos = 29;
    constexpr uint32_t SLC0_TXLINK_START_Msk = SLC0_TXLINK_START::mask;

    /// Position: 30, Width: 1
    /// Access: read-write
    using SLC0_TXLINK_RESTART = BitField<30, 1>;
    constexpr uint32_t SLC0_TXLINK_RESTART_Pos = 30;
    constexpr uint32_t SLC0_TXLINK_RESTART_Msk = SLC0_TXLINK_RESTART::mask;

    /// Position: 31, Width: 1
    /// Access: read-only
    using SLC0_TXLINK_PARK = BitField<31, 1>;
    constexpr uint32_t SLC0_TXLINK_PARK_Pos = 31;
    constexpr uint32_t SLC0_TXLINK_PARK_Msk = SLC0_TXLINK_PARK::mask;

}  // namespace _0tx_link

/// _1RX_LINK - _1RX_LINK
namespace _1rx_link {
    /// Position: 0, Width: 20
    /// Access: read-write
    using SLC1_RXLINK_ADDR = BitField<0, 20>;
    constexpr uint32_t SLC1_RXLINK_ADDR_Pos = 0;
    constexpr uint32_t SLC1_RXLINK_ADDR_Msk = SLC1_RXLINK_ADDR::mask;

    /// Position: 20, Width: 1
    /// Access: read-write
    using SLC1_BT_PACKET = BitField<20, 1>;
    constexpr uint32_t SLC1_BT_PACKET_Pos = 20;
    constexpr uint32_t SLC1_BT_PACKET_Msk = SLC1_BT_PACKET::mask;

    /// Position: 28, Width: 1
    /// Access: read-write
    using SLC1_RXLINK_STOP = BitField<28, 1>;
    constexpr uint32_t SLC1_RXLINK_STOP_Pos = 28;
    constexpr uint32_t SLC1_RXLINK_STOP_Msk = SLC1_RXLINK_STOP::mask;

    /// Position: 29, Width: 1
    /// Access: read-write
    using SLC1_RXLINK_START = BitField<29, 1>;
    constexpr uint32_t SLC1_RXLINK_START_Pos = 29;
    constexpr uint32_t SLC1_RXLINK_START_Msk = SLC1_RXLINK_START::mask;

    /// Position: 30, Width: 1
    /// Access: read-write
    using SLC1_RXLINK_RESTART = BitField<30, 1>;
    constexpr uint32_t SLC1_RXLINK_RESTART_Pos = 30;
    constexpr uint32_t SLC1_RXLINK_RESTART_Msk = SLC1_RXLINK_RESTART::mask;

    /// Position: 31, Width: 1
    /// Access: read-only
    using SLC1_RXLINK_PARK = BitField<31, 1>;
    constexpr uint32_t SLC1_RXLINK_PARK_Pos = 31;
    constexpr uint32_t SLC1_RXLINK_PARK_Msk = SLC1_RXLINK_PARK::mask;

}  // namespace _1rx_link

/// _1TX_LINK - _1TX_LINK
namespace _1tx_link {
    /// Position: 0, Width: 20
    /// Access: read-write
    using SLC1_TXLINK_ADDR = BitField<0, 20>;
    constexpr uint32_t SLC1_TXLINK_ADDR_Pos = 0;
    constexpr uint32_t SLC1_TXLINK_ADDR_Msk = SLC1_TXLINK_ADDR::mask;

    /// Position: 28, Width: 1
    /// Access: read-write
    using SLC1_TXLINK_STOP = BitField<28, 1>;
    constexpr uint32_t SLC1_TXLINK_STOP_Pos = 28;
    constexpr uint32_t SLC1_TXLINK_STOP_Msk = SLC1_TXLINK_STOP::mask;

    /// Position: 29, Width: 1
    /// Access: read-write
    using SLC1_TXLINK_START = BitField<29, 1>;
    constexpr uint32_t SLC1_TXLINK_START_Pos = 29;
    constexpr uint32_t SLC1_TXLINK_START_Msk = SLC1_TXLINK_START::mask;

    /// Position: 30, Width: 1
    /// Access: read-write
    using SLC1_TXLINK_RESTART = BitField<30, 1>;
    constexpr uint32_t SLC1_TXLINK_RESTART_Pos = 30;
    constexpr uint32_t SLC1_TXLINK_RESTART_Msk = SLC1_TXLINK_RESTART::mask;

    /// Position: 31, Width: 1
    /// Access: read-only
    using SLC1_TXLINK_PARK = BitField<31, 1>;
    constexpr uint32_t SLC1_TXLINK_PARK_Pos = 31;
    constexpr uint32_t SLC1_TXLINK_PARK_Msk = SLC1_TXLINK_PARK::mask;

}  // namespace _1tx_link

/// INTVEC_TOHOST - INTVEC_TOHOST
namespace intvec_tohost {
    /// Position: 0, Width: 8
    /// Access: write-only
    using SLC0_TOHOST_INTVEC = BitField<0, 8>;
    constexpr uint32_t SLC0_TOHOST_INTVEC_Pos = 0;
    constexpr uint32_t SLC0_TOHOST_INTVEC_Msk = SLC0_TOHOST_INTVEC::mask;

    /// Position: 16, Width: 8
    /// Access: write-only
    using SLC1_TOHOST_INTVEC = BitField<16, 8>;
    constexpr uint32_t SLC1_TOHOST_INTVEC_Pos = 16;
    constexpr uint32_t SLC1_TOHOST_INTVEC_Msk = SLC1_TOHOST_INTVEC::mask;

}  // namespace intvec_tohost

/// _0TOKEN0 - _0TOKEN0
namespace _0token0 {
    /// Position: 0, Width: 12
    /// Access: write-only
    using SLC0_TOKEN0_WDATA = BitField<0, 12>;
    constexpr uint32_t SLC0_TOKEN0_WDATA_Pos = 0;
    constexpr uint32_t SLC0_TOKEN0_WDATA_Msk = SLC0_TOKEN0_WDATA::mask;

    /// Position: 12, Width: 1
    /// Access: write-only
    using SLC0_TOKEN0_WR = BitField<12, 1>;
    constexpr uint32_t SLC0_TOKEN0_WR_Pos = 12;
    constexpr uint32_t SLC0_TOKEN0_WR_Msk = SLC0_TOKEN0_WR::mask;

    /// Position: 13, Width: 1
    /// Access: write-only
    using SLC0_TOKEN0_INC = BitField<13, 1>;
    constexpr uint32_t SLC0_TOKEN0_INC_Pos = 13;
    constexpr uint32_t SLC0_TOKEN0_INC_Msk = SLC0_TOKEN0_INC::mask;

    /// Position: 14, Width: 1
    /// Access: write-only
    using SLC0_TOKEN0_INC_MORE = BitField<14, 1>;
    constexpr uint32_t SLC0_TOKEN0_INC_MORE_Pos = 14;
    constexpr uint32_t SLC0_TOKEN0_INC_MORE_Msk = SLC0_TOKEN0_INC_MORE::mask;

    /// Position: 16, Width: 12
    /// Access: read-only
    using SLC0_TOKEN0 = BitField<16, 12>;
    constexpr uint32_t SLC0_TOKEN0_Pos = 16;
    constexpr uint32_t SLC0_TOKEN0_Msk = SLC0_TOKEN0::mask;

}  // namespace _0token0

/// _0TOKEN1 - _0TOKEN1
namespace _0token1 {
    /// Position: 0, Width: 12
    /// Access: write-only
    using SLC0_TOKEN1_WDATA = BitField<0, 12>;
    constexpr uint32_t SLC0_TOKEN1_WDATA_Pos = 0;
    constexpr uint32_t SLC0_TOKEN1_WDATA_Msk = SLC0_TOKEN1_WDATA::mask;

    /// Position: 12, Width: 1
    /// Access: write-only
    using SLC0_TOKEN1_WR = BitField<12, 1>;
    constexpr uint32_t SLC0_TOKEN1_WR_Pos = 12;
    constexpr uint32_t SLC0_TOKEN1_WR_Msk = SLC0_TOKEN1_WR::mask;

    /// Position: 13, Width: 1
    /// Access: write-only
    using SLC0_TOKEN1_INC = BitField<13, 1>;
    constexpr uint32_t SLC0_TOKEN1_INC_Pos = 13;
    constexpr uint32_t SLC0_TOKEN1_INC_Msk = SLC0_TOKEN1_INC::mask;

    /// Position: 14, Width: 1
    /// Access: write-only
    using SLC0_TOKEN1_INC_MORE = BitField<14, 1>;
    constexpr uint32_t SLC0_TOKEN1_INC_MORE_Pos = 14;
    constexpr uint32_t SLC0_TOKEN1_INC_MORE_Msk = SLC0_TOKEN1_INC_MORE::mask;

    /// Position: 16, Width: 12
    /// Access: read-only
    using SLC0_TOKEN1 = BitField<16, 12>;
    constexpr uint32_t SLC0_TOKEN1_Pos = 16;
    constexpr uint32_t SLC0_TOKEN1_Msk = SLC0_TOKEN1::mask;

}  // namespace _0token1

/// _1TOKEN0 - _1TOKEN0
namespace _1token0 {
    /// Position: 0, Width: 12
    /// Access: write-only
    using SLC1_TOKEN0_WDATA = BitField<0, 12>;
    constexpr uint32_t SLC1_TOKEN0_WDATA_Pos = 0;
    constexpr uint32_t SLC1_TOKEN0_WDATA_Msk = SLC1_TOKEN0_WDATA::mask;

    /// Position: 12, Width: 1
    /// Access: write-only
    using SLC1_TOKEN0_WR = BitField<12, 1>;
    constexpr uint32_t SLC1_TOKEN0_WR_Pos = 12;
    constexpr uint32_t SLC1_TOKEN0_WR_Msk = SLC1_TOKEN0_WR::mask;

    /// Position: 13, Width: 1
    /// Access: write-only
    using SLC1_TOKEN0_INC = BitField<13, 1>;
    constexpr uint32_t SLC1_TOKEN0_INC_Pos = 13;
    constexpr uint32_t SLC1_TOKEN0_INC_Msk = SLC1_TOKEN0_INC::mask;

    /// Position: 14, Width: 1
    /// Access: write-only
    using SLC1_TOKEN0_INC_MORE = BitField<14, 1>;
    constexpr uint32_t SLC1_TOKEN0_INC_MORE_Pos = 14;
    constexpr uint32_t SLC1_TOKEN0_INC_MORE_Msk = SLC1_TOKEN0_INC_MORE::mask;

    /// Position: 16, Width: 12
    /// Access: read-only
    using SLC1_TOKEN0 = BitField<16, 12>;
    constexpr uint32_t SLC1_TOKEN0_Pos = 16;
    constexpr uint32_t SLC1_TOKEN0_Msk = SLC1_TOKEN0::mask;

}  // namespace _1token0

/// _1TOKEN1 - _1TOKEN1
namespace _1token1 {
    /// Position: 0, Width: 12
    /// Access: write-only
    using SLC1_TOKEN1_WDATA = BitField<0, 12>;
    constexpr uint32_t SLC1_TOKEN1_WDATA_Pos = 0;
    constexpr uint32_t SLC1_TOKEN1_WDATA_Msk = SLC1_TOKEN1_WDATA::mask;

    /// Position: 12, Width: 1
    /// Access: write-only
    using SLC1_TOKEN1_WR = BitField<12, 1>;
    constexpr uint32_t SLC1_TOKEN1_WR_Pos = 12;
    constexpr uint32_t SLC1_TOKEN1_WR_Msk = SLC1_TOKEN1_WR::mask;

    /// Position: 13, Width: 1
    /// Access: write-only
    using SLC1_TOKEN1_INC = BitField<13, 1>;
    constexpr uint32_t SLC1_TOKEN1_INC_Pos = 13;
    constexpr uint32_t SLC1_TOKEN1_INC_Msk = SLC1_TOKEN1_INC::mask;

    /// Position: 14, Width: 1
    /// Access: write-only
    using SLC1_TOKEN1_INC_MORE = BitField<14, 1>;
    constexpr uint32_t SLC1_TOKEN1_INC_MORE_Pos = 14;
    constexpr uint32_t SLC1_TOKEN1_INC_MORE_Msk = SLC1_TOKEN1_INC_MORE::mask;

    /// Position: 16, Width: 12
    /// Access: read-only
    using SLC1_TOKEN1 = BitField<16, 12>;
    constexpr uint32_t SLC1_TOKEN1_Pos = 16;
    constexpr uint32_t SLC1_TOKEN1_Msk = SLC1_TOKEN1::mask;

}  // namespace _1token1

/// CONF1 - CONF1
namespace conf1 {
    /// Position: 0, Width: 1
    /// Access: read-write
    using SLC0_CHECK_OWNER = BitField<0, 1>;
    constexpr uint32_t SLC0_CHECK_OWNER_Pos = 0;
    constexpr uint32_t SLC0_CHECK_OWNER_Msk = SLC0_CHECK_OWNER::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using SLC0_TX_CHECK_SUM_EN = BitField<1, 1>;
    constexpr uint32_t SLC0_TX_CHECK_SUM_EN_Pos = 1;
    constexpr uint32_t SLC0_TX_CHECK_SUM_EN_Msk = SLC0_TX_CHECK_SUM_EN::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using SLC0_RX_CHECK_SUM_EN = BitField<2, 1>;
    constexpr uint32_t SLC0_RX_CHECK_SUM_EN_Pos = 2;
    constexpr uint32_t SLC0_RX_CHECK_SUM_EN_Msk = SLC0_RX_CHECK_SUM_EN::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using CMD_HOLD_EN = BitField<3, 1>;
    constexpr uint32_t CMD_HOLD_EN_Pos = 3;
    constexpr uint32_t CMD_HOLD_EN_Msk = CMD_HOLD_EN::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using SLC0_LEN_AUTO_CLR = BitField<4, 1>;
    constexpr uint32_t SLC0_LEN_AUTO_CLR_Pos = 4;
    constexpr uint32_t SLC0_LEN_AUTO_CLR_Msk = SLC0_LEN_AUTO_CLR::mask;

    /// Position: 5, Width: 1
    /// Access: read-write
    using SLC0_TX_STITCH_EN = BitField<5, 1>;
    constexpr uint32_t SLC0_TX_STITCH_EN_Pos = 5;
    constexpr uint32_t SLC0_TX_STITCH_EN_Msk = SLC0_TX_STITCH_EN::mask;

    /// Position: 6, Width: 1
    /// Access: read-write
    using SLC0_RX_STITCH_EN = BitField<6, 1>;
    constexpr uint32_t SLC0_RX_STITCH_EN_Pos = 6;
    constexpr uint32_t SLC0_RX_STITCH_EN_Msk = SLC0_RX_STITCH_EN::mask;

    /// Position: 16, Width: 1
    /// Access: read-write
    using SLC1_CHECK_OWNER = BitField<16, 1>;
    constexpr uint32_t SLC1_CHECK_OWNER_Pos = 16;
    constexpr uint32_t SLC1_CHECK_OWNER_Msk = SLC1_CHECK_OWNER::mask;

    /// Position: 17, Width: 1
    /// Access: read-write
    using SLC1_TX_CHECK_SUM_EN = BitField<17, 1>;
    constexpr uint32_t SLC1_TX_CHECK_SUM_EN_Pos = 17;
    constexpr uint32_t SLC1_TX_CHECK_SUM_EN_Msk = SLC1_TX_CHECK_SUM_EN::mask;

    /// Position: 18, Width: 1
    /// Access: read-write
    using SLC1_RX_CHECK_SUM_EN = BitField<18, 1>;
    constexpr uint32_t SLC1_RX_CHECK_SUM_EN_Pos = 18;
    constexpr uint32_t SLC1_RX_CHECK_SUM_EN_Msk = SLC1_RX_CHECK_SUM_EN::mask;

    /// Position: 19, Width: 1
    /// Access: read-write
    using HOST_INT_LEVEL_SEL = BitField<19, 1>;
    constexpr uint32_t HOST_INT_LEVEL_SEL_Pos = 19;
    constexpr uint32_t HOST_INT_LEVEL_SEL_Msk = HOST_INT_LEVEL_SEL::mask;

    /// Position: 20, Width: 1
    /// Access: read-write
    using SLC1_TX_STITCH_EN = BitField<20, 1>;
    constexpr uint32_t SLC1_TX_STITCH_EN_Pos = 20;
    constexpr uint32_t SLC1_TX_STITCH_EN_Msk = SLC1_TX_STITCH_EN::mask;

    /// Position: 21, Width: 1
    /// Access: read-write
    using SLC1_RX_STITCH_EN = BitField<21, 1>;
    constexpr uint32_t SLC1_RX_STITCH_EN_Pos = 21;
    constexpr uint32_t SLC1_RX_STITCH_EN_Msk = SLC1_RX_STITCH_EN::mask;

    /// Position: 22, Width: 1
    /// Access: read-write
    using CLK_EN = BitField<22, 1>;
    constexpr uint32_t CLK_EN_Pos = 22;
    constexpr uint32_t CLK_EN_Msk = CLK_EN::mask;

}  // namespace conf1

/// _0_STATE0 - _0_STATE0
namespace _0_state0 {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC0_STATE0 = BitField<0, 32>;
    constexpr uint32_t SLC0_STATE0_Pos = 0;
    constexpr uint32_t SLC0_STATE0_Msk = SLC0_STATE0::mask;

}  // namespace _0_state0

/// _0_STATE1 - _0_STATE1
namespace _0_state1 {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC0_STATE1 = BitField<0, 32>;
    constexpr uint32_t SLC0_STATE1_Pos = 0;
    constexpr uint32_t SLC0_STATE1_Msk = SLC0_STATE1::mask;

}  // namespace _0_state1

/// _1_STATE0 - _1_STATE0
namespace _1_state0 {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC1_STATE0 = BitField<0, 32>;
    constexpr uint32_t SLC1_STATE0_Pos = 0;
    constexpr uint32_t SLC1_STATE0_Msk = SLC1_STATE0::mask;

}  // namespace _1_state0

/// _1_STATE1 - _1_STATE1
namespace _1_state1 {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC1_STATE1 = BitField<0, 32>;
    constexpr uint32_t SLC1_STATE1_Pos = 0;
    constexpr uint32_t SLC1_STATE1_Msk = SLC1_STATE1::mask;

}  // namespace _1_state1

/// BRIDGE_CONF - BRIDGE_CONF
namespace bridge_conf {
    /// Position: 0, Width: 6
    /// Access: read-write
    using TXEOF_ENA = BitField<0, 6>;
    constexpr uint32_t TXEOF_ENA_Pos = 0;
    constexpr uint32_t TXEOF_ENA_Msk = TXEOF_ENA::mask;

    /// Position: 8, Width: 4
    /// Access: read-write
    using FIFO_MAP_ENA = BitField<8, 4>;
    constexpr uint32_t FIFO_MAP_ENA_Pos = 8;
    constexpr uint32_t FIFO_MAP_ENA_Msk = FIFO_MAP_ENA::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using SLC0_TX_DUMMY_MODE = BitField<12, 1>;
    constexpr uint32_t SLC0_TX_DUMMY_MODE_Pos = 12;
    constexpr uint32_t SLC0_TX_DUMMY_MODE_Msk = SLC0_TX_DUMMY_MODE::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using HDA_MAP_128K = BitField<13, 1>;
    constexpr uint32_t HDA_MAP_128K_Pos = 13;
    constexpr uint32_t HDA_MAP_128K_Msk = HDA_MAP_128K::mask;

    /// Position: 14, Width: 1
    /// Access: read-write
    using SLC1_TX_DUMMY_MODE = BitField<14, 1>;
    constexpr uint32_t SLC1_TX_DUMMY_MODE_Pos = 14;
    constexpr uint32_t SLC1_TX_DUMMY_MODE_Msk = SLC1_TX_DUMMY_MODE::mask;

    /// Position: 16, Width: 16
    /// Access: read-write
    using TX_PUSH_IDLE_NUM = BitField<16, 16>;
    constexpr uint32_t TX_PUSH_IDLE_NUM_Pos = 16;
    constexpr uint32_t TX_PUSH_IDLE_NUM_Msk = TX_PUSH_IDLE_NUM::mask;

}  // namespace bridge_conf

/// _0_TO_EOF_DES_ADDR - _0_TO_EOF_DES_ADDR
namespace _0_to_eof_des_addr {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC0_TO_EOF_DES_ADDR = BitField<0, 32>;
    constexpr uint32_t SLC0_TO_EOF_DES_ADDR_Pos = 0;
    constexpr uint32_t SLC0_TO_EOF_DES_ADDR_Msk = SLC0_TO_EOF_DES_ADDR::mask;

}  // namespace _0_to_eof_des_addr

/// _0_TX_EOF_DES_ADDR - _0_TX_EOF_DES_ADDR
namespace _0_tx_eof_des_addr {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC0_TX_SUC_EOF_DES_ADDR = BitField<0, 32>;
    constexpr uint32_t SLC0_TX_SUC_EOF_DES_ADDR_Pos = 0;
    constexpr uint32_t SLC0_TX_SUC_EOF_DES_ADDR_Msk = SLC0_TX_SUC_EOF_DES_ADDR::mask;

}  // namespace _0_tx_eof_des_addr

/// _0_TO_EOF_BFR_DES_ADDR - _0_TO_EOF_BFR_DES_ADDR
namespace _0_to_eof_bfr_des_addr {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC0_TO_EOF_BFR_DES_ADDR = BitField<0, 32>;
    constexpr uint32_t SLC0_TO_EOF_BFR_DES_ADDR_Pos = 0;
    constexpr uint32_t SLC0_TO_EOF_BFR_DES_ADDR_Msk = SLC0_TO_EOF_BFR_DES_ADDR::mask;

}  // namespace _0_to_eof_bfr_des_addr

/// _1_TO_EOF_DES_ADDR - _1_TO_EOF_DES_ADDR
namespace _1_to_eof_des_addr {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC1_TO_EOF_DES_ADDR = BitField<0, 32>;
    constexpr uint32_t SLC1_TO_EOF_DES_ADDR_Pos = 0;
    constexpr uint32_t SLC1_TO_EOF_DES_ADDR_Msk = SLC1_TO_EOF_DES_ADDR::mask;

}  // namespace _1_to_eof_des_addr

/// _1_TX_EOF_DES_ADDR - _1_TX_EOF_DES_ADDR
namespace _1_tx_eof_des_addr {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC1_TX_SUC_EOF_DES_ADDR = BitField<0, 32>;
    constexpr uint32_t SLC1_TX_SUC_EOF_DES_ADDR_Pos = 0;
    constexpr uint32_t SLC1_TX_SUC_EOF_DES_ADDR_Msk = SLC1_TX_SUC_EOF_DES_ADDR::mask;

}  // namespace _1_tx_eof_des_addr

/// _1_TO_EOF_BFR_DES_ADDR - _1_TO_EOF_BFR_DES_ADDR
namespace _1_to_eof_bfr_des_addr {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC1_TO_EOF_BFR_DES_ADDR = BitField<0, 32>;
    constexpr uint32_t SLC1_TO_EOF_BFR_DES_ADDR_Pos = 0;
    constexpr uint32_t SLC1_TO_EOF_BFR_DES_ADDR_Msk = SLC1_TO_EOF_BFR_DES_ADDR::mask;

}  // namespace _1_to_eof_bfr_des_addr

/// AHB_TEST - AHB_TEST
namespace ahb_test {
    /// Position: 0, Width: 3
    /// Access: read-write
    using AHB_TESTMODE = BitField<0, 3>;
    constexpr uint32_t AHB_TESTMODE_Pos = 0;
    constexpr uint32_t AHB_TESTMODE_Msk = AHB_TESTMODE::mask;

    /// Position: 4, Width: 2
    /// Access: read-write
    using AHB_TESTADDR = BitField<4, 2>;
    constexpr uint32_t AHB_TESTADDR_Pos = 4;
    constexpr uint32_t AHB_TESTADDR_Msk = AHB_TESTADDR::mask;

}  // namespace ahb_test

/// SDIO_ST - SDIO_ST
namespace sdio_st {
    /// Position: 0, Width: 3
    /// Access: read-only
    using CMD_ST = BitField<0, 3>;
    constexpr uint32_t CMD_ST_Pos = 0;
    constexpr uint32_t CMD_ST_Msk = CMD_ST::mask;

    /// Position: 4, Width: 4
    /// Access: read-only
    using FUNC_ST = BitField<4, 4>;
    constexpr uint32_t FUNC_ST_Pos = 4;
    constexpr uint32_t FUNC_ST_Msk = FUNC_ST::mask;

    /// Position: 8, Width: 1
    /// Access: read-only
    using SDIO_WAKEUP = BitField<8, 1>;
    constexpr uint32_t SDIO_WAKEUP_Pos = 8;
    constexpr uint32_t SDIO_WAKEUP_Msk = SDIO_WAKEUP::mask;

    /// Position: 12, Width: 3
    /// Access: read-only
    using BUS_ST = BitField<12, 3>;
    constexpr uint32_t BUS_ST_Pos = 12;
    constexpr uint32_t BUS_ST_Msk = BUS_ST::mask;

    /// Position: 16, Width: 5
    /// Access: read-only
    using FUNC1_ACC_STATE = BitField<16, 5>;
    constexpr uint32_t FUNC1_ACC_STATE_Pos = 16;
    constexpr uint32_t FUNC1_ACC_STATE_Msk = FUNC1_ACC_STATE::mask;

    /// Position: 24, Width: 5
    /// Access: read-only
    using FUNC2_ACC_STATE = BitField<24, 5>;
    constexpr uint32_t FUNC2_ACC_STATE_Pos = 24;
    constexpr uint32_t FUNC2_ACC_STATE_Msk = FUNC2_ACC_STATE::mask;

}  // namespace sdio_st

/// RX_DSCR_CONF - RX_DSCR_CONF
namespace rx_dscr_conf {
    /// Position: 0, Width: 1
    /// Access: read-write
    using SLC0_TOKEN_NO_REPLACE = BitField<0, 1>;
    constexpr uint32_t SLC0_TOKEN_NO_REPLACE_Pos = 0;
    constexpr uint32_t SLC0_TOKEN_NO_REPLACE_Msk = SLC0_TOKEN_NO_REPLACE::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using SLC0_INFOR_NO_REPLACE = BitField<1, 1>;
    constexpr uint32_t SLC0_INFOR_NO_REPLACE_Pos = 1;
    constexpr uint32_t SLC0_INFOR_NO_REPLACE_Msk = SLC0_INFOR_NO_REPLACE::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using SLC0_RX_FILL_MODE = BitField<2, 1>;
    constexpr uint32_t SLC0_RX_FILL_MODE_Pos = 2;
    constexpr uint32_t SLC0_RX_FILL_MODE_Msk = SLC0_RX_FILL_MODE::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using SLC0_RX_EOF_MODE = BitField<3, 1>;
    constexpr uint32_t SLC0_RX_EOF_MODE_Pos = 3;
    constexpr uint32_t SLC0_RX_EOF_MODE_Msk = SLC0_RX_EOF_MODE::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using SLC0_RX_FILL_EN = BitField<4, 1>;
    constexpr uint32_t SLC0_RX_FILL_EN_Pos = 4;
    constexpr uint32_t SLC0_RX_FILL_EN_Msk = SLC0_RX_FILL_EN::mask;

    /// Position: 5, Width: 11
    /// Access: read-write
    using SLC0_RD_RETRY_THRESHOLD = BitField<5, 11>;
    constexpr uint32_t SLC0_RD_RETRY_THRESHOLD_Pos = 5;
    constexpr uint32_t SLC0_RD_RETRY_THRESHOLD_Msk = SLC0_RD_RETRY_THRESHOLD::mask;

    /// Position: 16, Width: 1
    /// Access: read-write
    using SLC1_TOKEN_NO_REPLACE = BitField<16, 1>;
    constexpr uint32_t SLC1_TOKEN_NO_REPLACE_Pos = 16;
    constexpr uint32_t SLC1_TOKEN_NO_REPLACE_Msk = SLC1_TOKEN_NO_REPLACE::mask;

    /// Position: 17, Width: 1
    /// Access: read-write
    using SLC1_INFOR_NO_REPLACE = BitField<17, 1>;
    constexpr uint32_t SLC1_INFOR_NO_REPLACE_Pos = 17;
    constexpr uint32_t SLC1_INFOR_NO_REPLACE_Msk = SLC1_INFOR_NO_REPLACE::mask;

    /// Position: 18, Width: 1
    /// Access: read-write
    using SLC1_RX_FILL_MODE = BitField<18, 1>;
    constexpr uint32_t SLC1_RX_FILL_MODE_Pos = 18;
    constexpr uint32_t SLC1_RX_FILL_MODE_Msk = SLC1_RX_FILL_MODE::mask;

    /// Position: 19, Width: 1
    /// Access: read-write
    using SLC1_RX_EOF_MODE = BitField<19, 1>;
    constexpr uint32_t SLC1_RX_EOF_MODE_Pos = 19;
    constexpr uint32_t SLC1_RX_EOF_MODE_Msk = SLC1_RX_EOF_MODE::mask;

    /// Position: 20, Width: 1
    /// Access: read-write
    using SLC1_RX_FILL_EN = BitField<20, 1>;
    constexpr uint32_t SLC1_RX_FILL_EN_Pos = 20;
    constexpr uint32_t SLC1_RX_FILL_EN_Msk = SLC1_RX_FILL_EN::mask;

    /// Position: 21, Width: 11
    /// Access: read-write
    using SLC1_RD_RETRY_THRESHOLD = BitField<21, 11>;
    constexpr uint32_t SLC1_RD_RETRY_THRESHOLD_Pos = 21;
    constexpr uint32_t SLC1_RD_RETRY_THRESHOLD_Msk = SLC1_RD_RETRY_THRESHOLD::mask;

}  // namespace rx_dscr_conf

/// _0_TXLINK_DSCR - _0_TXLINK_DSCR
namespace _0_txlink_dscr {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC0_TXLINK_DSCR = BitField<0, 32>;
    constexpr uint32_t SLC0_TXLINK_DSCR_Pos = 0;
    constexpr uint32_t SLC0_TXLINK_DSCR_Msk = SLC0_TXLINK_DSCR::mask;

}  // namespace _0_txlink_dscr

/// _0_TXLINK_DSCR_BF0 - _0_TXLINK_DSCR_BF0
namespace _0_txlink_dscr_bf0 {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC0_TXLINK_DSCR_BF0 = BitField<0, 32>;
    constexpr uint32_t SLC0_TXLINK_DSCR_BF0_Pos = 0;
    constexpr uint32_t SLC0_TXLINK_DSCR_BF0_Msk = SLC0_TXLINK_DSCR_BF0::mask;

}  // namespace _0_txlink_dscr_bf0

/// _0_TXLINK_DSCR_BF1 - _0_TXLINK_DSCR_BF1
namespace _0_txlink_dscr_bf1 {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC0_TXLINK_DSCR_BF1 = BitField<0, 32>;
    constexpr uint32_t SLC0_TXLINK_DSCR_BF1_Pos = 0;
    constexpr uint32_t SLC0_TXLINK_DSCR_BF1_Msk = SLC0_TXLINK_DSCR_BF1::mask;

}  // namespace _0_txlink_dscr_bf1

/// _0_RXLINK_DSCR - _0_RXLINK_DSCR
namespace _0_rxlink_dscr {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC0_RXLINK_DSCR = BitField<0, 32>;
    constexpr uint32_t SLC0_RXLINK_DSCR_Pos = 0;
    constexpr uint32_t SLC0_RXLINK_DSCR_Msk = SLC0_RXLINK_DSCR::mask;

}  // namespace _0_rxlink_dscr

/// _0_RXLINK_DSCR_BF0 - _0_RXLINK_DSCR_BF0
namespace _0_rxlink_dscr_bf0 {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC0_RXLINK_DSCR_BF0 = BitField<0, 32>;
    constexpr uint32_t SLC0_RXLINK_DSCR_BF0_Pos = 0;
    constexpr uint32_t SLC0_RXLINK_DSCR_BF0_Msk = SLC0_RXLINK_DSCR_BF0::mask;

}  // namespace _0_rxlink_dscr_bf0

/// _0_RXLINK_DSCR_BF1 - _0_RXLINK_DSCR_BF1
namespace _0_rxlink_dscr_bf1 {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC0_RXLINK_DSCR_BF1 = BitField<0, 32>;
    constexpr uint32_t SLC0_RXLINK_DSCR_BF1_Pos = 0;
    constexpr uint32_t SLC0_RXLINK_DSCR_BF1_Msk = SLC0_RXLINK_DSCR_BF1::mask;

}  // namespace _0_rxlink_dscr_bf1

/// _1_TXLINK_DSCR - _1_TXLINK_DSCR
namespace _1_txlink_dscr {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC1_TXLINK_DSCR = BitField<0, 32>;
    constexpr uint32_t SLC1_TXLINK_DSCR_Pos = 0;
    constexpr uint32_t SLC1_TXLINK_DSCR_Msk = SLC1_TXLINK_DSCR::mask;

}  // namespace _1_txlink_dscr

/// _1_TXLINK_DSCR_BF0 - _1_TXLINK_DSCR_BF0
namespace _1_txlink_dscr_bf0 {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC1_TXLINK_DSCR_BF0 = BitField<0, 32>;
    constexpr uint32_t SLC1_TXLINK_DSCR_BF0_Pos = 0;
    constexpr uint32_t SLC1_TXLINK_DSCR_BF0_Msk = SLC1_TXLINK_DSCR_BF0::mask;

}  // namespace _1_txlink_dscr_bf0

/// _1_TXLINK_DSCR_BF1 - _1_TXLINK_DSCR_BF1
namespace _1_txlink_dscr_bf1 {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC1_TXLINK_DSCR_BF1 = BitField<0, 32>;
    constexpr uint32_t SLC1_TXLINK_DSCR_BF1_Pos = 0;
    constexpr uint32_t SLC1_TXLINK_DSCR_BF1_Msk = SLC1_TXLINK_DSCR_BF1::mask;

}  // namespace _1_txlink_dscr_bf1

/// _1_RXLINK_DSCR - _1_RXLINK_DSCR
namespace _1_rxlink_dscr {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC1_RXLINK_DSCR = BitField<0, 32>;
    constexpr uint32_t SLC1_RXLINK_DSCR_Pos = 0;
    constexpr uint32_t SLC1_RXLINK_DSCR_Msk = SLC1_RXLINK_DSCR::mask;

}  // namespace _1_rxlink_dscr

/// _1_RXLINK_DSCR_BF0 - _1_RXLINK_DSCR_BF0
namespace _1_rxlink_dscr_bf0 {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC1_RXLINK_DSCR_BF0 = BitField<0, 32>;
    constexpr uint32_t SLC1_RXLINK_DSCR_BF0_Pos = 0;
    constexpr uint32_t SLC1_RXLINK_DSCR_BF0_Msk = SLC1_RXLINK_DSCR_BF0::mask;

}  // namespace _1_rxlink_dscr_bf0

/// _1_RXLINK_DSCR_BF1 - _1_RXLINK_DSCR_BF1
namespace _1_rxlink_dscr_bf1 {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC1_RXLINK_DSCR_BF1 = BitField<0, 32>;
    constexpr uint32_t SLC1_RXLINK_DSCR_BF1_Pos = 0;
    constexpr uint32_t SLC1_RXLINK_DSCR_BF1_Msk = SLC1_RXLINK_DSCR_BF1::mask;

}  // namespace _1_rxlink_dscr_bf1

/// _0_TX_ERREOF_DES_ADDR - _0_TX_ERREOF_DES_ADDR
namespace _0_tx_erreof_des_addr {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC0_TX_ERR_EOF_DES_ADDR = BitField<0, 32>;
    constexpr uint32_t SLC0_TX_ERR_EOF_DES_ADDR_Pos = 0;
    constexpr uint32_t SLC0_TX_ERR_EOF_DES_ADDR_Msk = SLC0_TX_ERR_EOF_DES_ADDR::mask;

}  // namespace _0_tx_erreof_des_addr

/// _1_TX_ERREOF_DES_ADDR - _1_TX_ERREOF_DES_ADDR
namespace _1_tx_erreof_des_addr {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC1_TX_ERR_EOF_DES_ADDR = BitField<0, 32>;
    constexpr uint32_t SLC1_TX_ERR_EOF_DES_ADDR_Pos = 0;
    constexpr uint32_t SLC1_TX_ERR_EOF_DES_ADDR_Msk = SLC1_TX_ERR_EOF_DES_ADDR::mask;

}  // namespace _1_tx_erreof_des_addr

/// TOKEN_LAT - TOKEN_LAT
namespace token_lat {
    /// Position: 0, Width: 12
    /// Access: read-only
    using SLC0_TOKEN = BitField<0, 12>;
    constexpr uint32_t SLC0_TOKEN_Pos = 0;
    constexpr uint32_t SLC0_TOKEN_Msk = SLC0_TOKEN::mask;

    /// Position: 16, Width: 12
    /// Access: read-only
    using SLC1_TOKEN = BitField<16, 12>;
    constexpr uint32_t SLC1_TOKEN_Pos = 16;
    constexpr uint32_t SLC1_TOKEN_Msk = SLC1_TOKEN::mask;

}  // namespace token_lat

/// TX_DSCR_CONF - TX_DSCR_CONF
namespace tx_dscr_conf {
    /// Position: 0, Width: 11
    /// Access: read-write
    using WR_RETRY_THRESHOLD = BitField<0, 11>;
    constexpr uint32_t WR_RETRY_THRESHOLD_Pos = 0;
    constexpr uint32_t WR_RETRY_THRESHOLD_Msk = WR_RETRY_THRESHOLD::mask;

}  // namespace tx_dscr_conf

/// CMD_INFOR0 - CMD_INFOR0
namespace cmd_infor0 {
    /// Position: 0, Width: 32
    /// Access: read-only
    using CMD_CONTENT0 = BitField<0, 32>;
    constexpr uint32_t CMD_CONTENT0_Pos = 0;
    constexpr uint32_t CMD_CONTENT0_Msk = CMD_CONTENT0::mask;

}  // namespace cmd_infor0

/// CMD_INFOR1 - CMD_INFOR1
namespace cmd_infor1 {
    /// Position: 0, Width: 32
    /// Access: read-only
    using CMD_CONTENT1 = BitField<0, 32>;
    constexpr uint32_t CMD_CONTENT1_Pos = 0;
    constexpr uint32_t CMD_CONTENT1_Msk = CMD_CONTENT1::mask;

}  // namespace cmd_infor1

/// _0_LEN_CONF - _0_LEN_CONF
namespace _0_len_conf {
    /// Position: 0, Width: 20
    /// Access: write-only
    using SLC0_LEN_WDATA = BitField<0, 20>;
    constexpr uint32_t SLC0_LEN_WDATA_Pos = 0;
    constexpr uint32_t SLC0_LEN_WDATA_Msk = SLC0_LEN_WDATA::mask;

    /// Position: 20, Width: 1
    /// Access: write-only
    using SLC0_LEN_WR = BitField<20, 1>;
    constexpr uint32_t SLC0_LEN_WR_Pos = 20;
    constexpr uint32_t SLC0_LEN_WR_Msk = SLC0_LEN_WR::mask;

    /// Position: 21, Width: 1
    /// Access: write-only
    using SLC0_LEN_INC = BitField<21, 1>;
    constexpr uint32_t SLC0_LEN_INC_Pos = 21;
    constexpr uint32_t SLC0_LEN_INC_Msk = SLC0_LEN_INC::mask;

    /// Position: 22, Width: 1
    /// Access: write-only
    using SLC0_LEN_INC_MORE = BitField<22, 1>;
    constexpr uint32_t SLC0_LEN_INC_MORE_Pos = 22;
    constexpr uint32_t SLC0_LEN_INC_MORE_Msk = SLC0_LEN_INC_MORE::mask;

    /// Position: 23, Width: 1
    /// Access: read-write
    using SLC0_RX_PACKET_LOAD_EN = BitField<23, 1>;
    constexpr uint32_t SLC0_RX_PACKET_LOAD_EN_Pos = 23;
    constexpr uint32_t SLC0_RX_PACKET_LOAD_EN_Msk = SLC0_RX_PACKET_LOAD_EN::mask;

    /// Position: 24, Width: 1
    /// Access: read-write
    using SLC0_TX_PACKET_LOAD_EN = BitField<24, 1>;
    constexpr uint32_t SLC0_TX_PACKET_LOAD_EN_Pos = 24;
    constexpr uint32_t SLC0_TX_PACKET_LOAD_EN_Msk = SLC0_TX_PACKET_LOAD_EN::mask;

    /// Position: 25, Width: 1
    /// Access: write-only
    using SLC0_RX_GET_USED_DSCR = BitField<25, 1>;
    constexpr uint32_t SLC0_RX_GET_USED_DSCR_Pos = 25;
    constexpr uint32_t SLC0_RX_GET_USED_DSCR_Msk = SLC0_RX_GET_USED_DSCR::mask;

    /// Position: 26, Width: 1
    /// Access: write-only
    using SLC0_TX_GET_USED_DSCR = BitField<26, 1>;
    constexpr uint32_t SLC0_TX_GET_USED_DSCR_Pos = 26;
    constexpr uint32_t SLC0_TX_GET_USED_DSCR_Msk = SLC0_TX_GET_USED_DSCR::mask;

    /// Position: 27, Width: 1
    /// Access: read-only
    using SLC0_RX_NEW_PKT_IND = BitField<27, 1>;
    constexpr uint32_t SLC0_RX_NEW_PKT_IND_Pos = 27;
    constexpr uint32_t SLC0_RX_NEW_PKT_IND_Msk = SLC0_RX_NEW_PKT_IND::mask;

    /// Position: 28, Width: 1
    /// Access: read-only
    using SLC0_TX_NEW_PKT_IND = BitField<28, 1>;
    constexpr uint32_t SLC0_TX_NEW_PKT_IND_Pos = 28;
    constexpr uint32_t SLC0_TX_NEW_PKT_IND_Msk = SLC0_TX_NEW_PKT_IND::mask;

}  // namespace _0_len_conf

/// _0_LENGTH - _0_LENGTH
namespace _0_length {
    /// Position: 0, Width: 20
    /// Access: read-only
    using SLC0_LEN = BitField<0, 20>;
    constexpr uint32_t SLC0_LEN_Pos = 0;
    constexpr uint32_t SLC0_LEN_Msk = SLC0_LEN::mask;

}  // namespace _0_length

/// _0_TXPKT_H_DSCR - _0_TXPKT_H_DSCR
namespace _0_txpkt_h_dscr {
    /// Position: 0, Width: 32
    /// Access: read-write
    using SLC0_TX_PKT_H_DSCR_ADDR = BitField<0, 32>;
    constexpr uint32_t SLC0_TX_PKT_H_DSCR_ADDR_Pos = 0;
    constexpr uint32_t SLC0_TX_PKT_H_DSCR_ADDR_Msk = SLC0_TX_PKT_H_DSCR_ADDR::mask;

}  // namespace _0_txpkt_h_dscr

/// _0_TXPKT_E_DSCR - _0_TXPKT_E_DSCR
namespace _0_txpkt_e_dscr {
    /// Position: 0, Width: 32
    /// Access: read-write
    using SLC0_TX_PKT_E_DSCR_ADDR = BitField<0, 32>;
    constexpr uint32_t SLC0_TX_PKT_E_DSCR_ADDR_Pos = 0;
    constexpr uint32_t SLC0_TX_PKT_E_DSCR_ADDR_Msk = SLC0_TX_PKT_E_DSCR_ADDR::mask;

}  // namespace _0_txpkt_e_dscr

/// _0_RXPKT_H_DSCR - _0_RXPKT_H_DSCR
namespace _0_rxpkt_h_dscr {
    /// Position: 0, Width: 32
    /// Access: read-write
    using SLC0_RX_PKT_H_DSCR_ADDR = BitField<0, 32>;
    constexpr uint32_t SLC0_RX_PKT_H_DSCR_ADDR_Pos = 0;
    constexpr uint32_t SLC0_RX_PKT_H_DSCR_ADDR_Msk = SLC0_RX_PKT_H_DSCR_ADDR::mask;

}  // namespace _0_rxpkt_h_dscr

/// _0_RXPKT_E_DSCR - _0_RXPKT_E_DSCR
namespace _0_rxpkt_e_dscr {
    /// Position: 0, Width: 32
    /// Access: read-write
    using SLC0_RX_PKT_E_DSCR_ADDR = BitField<0, 32>;
    constexpr uint32_t SLC0_RX_PKT_E_DSCR_ADDR_Pos = 0;
    constexpr uint32_t SLC0_RX_PKT_E_DSCR_ADDR_Msk = SLC0_RX_PKT_E_DSCR_ADDR::mask;

}  // namespace _0_rxpkt_e_dscr

/// _0_TXPKTU_H_DSCR - _0_TXPKTU_H_DSCR
namespace _0_txpktu_h_dscr {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC0_TX_PKT_START_DSCR_ADDR = BitField<0, 32>;
    constexpr uint32_t SLC0_TX_PKT_START_DSCR_ADDR_Pos = 0;
    constexpr uint32_t SLC0_TX_PKT_START_DSCR_ADDR_Msk = SLC0_TX_PKT_START_DSCR_ADDR::mask;

}  // namespace _0_txpktu_h_dscr

/// _0_TXPKTU_E_DSCR - _0_TXPKTU_E_DSCR
namespace _0_txpktu_e_dscr {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC0_TX_PKT_END_DSCR_ADDR = BitField<0, 32>;
    constexpr uint32_t SLC0_TX_PKT_END_DSCR_ADDR_Pos = 0;
    constexpr uint32_t SLC0_TX_PKT_END_DSCR_ADDR_Msk = SLC0_TX_PKT_END_DSCR_ADDR::mask;

}  // namespace _0_txpktu_e_dscr

/// _0_RXPKTU_H_DSCR - _0_RXPKTU_H_DSCR
namespace _0_rxpktu_h_dscr {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC0_RX_PKT_START_DSCR_ADDR = BitField<0, 32>;
    constexpr uint32_t SLC0_RX_PKT_START_DSCR_ADDR_Pos = 0;
    constexpr uint32_t SLC0_RX_PKT_START_DSCR_ADDR_Msk = SLC0_RX_PKT_START_DSCR_ADDR::mask;

}  // namespace _0_rxpktu_h_dscr

/// _0_RXPKTU_E_DSCR - _0_RXPKTU_E_DSCR
namespace _0_rxpktu_e_dscr {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC0_RX_PKT_END_DSCR_ADDR = BitField<0, 32>;
    constexpr uint32_t SLC0_RX_PKT_END_DSCR_ADDR_Pos = 0;
    constexpr uint32_t SLC0_RX_PKT_END_DSCR_ADDR_Msk = SLC0_RX_PKT_END_DSCR_ADDR::mask;

}  // namespace _0_rxpktu_e_dscr

/// SEQ_POSITION - SEQ_POSITION
namespace seq_position {
    /// Position: 0, Width: 8
    /// Access: read-write
    using SLC0_SEQ_POSITION = BitField<0, 8>;
    constexpr uint32_t SLC0_SEQ_POSITION_Pos = 0;
    constexpr uint32_t SLC0_SEQ_POSITION_Msk = SLC0_SEQ_POSITION::mask;

    /// Position: 8, Width: 8
    /// Access: read-write
    using SLC1_SEQ_POSITION = BitField<8, 8>;
    constexpr uint32_t SLC1_SEQ_POSITION_Pos = 8;
    constexpr uint32_t SLC1_SEQ_POSITION_Msk = SLC1_SEQ_POSITION::mask;

}  // namespace seq_position

/// _0_DSCR_REC_CONF - _0_DSCR_REC_CONF
namespace _0_dscr_rec_conf {
    /// Position: 0, Width: 10
    /// Access: read-write
    using SLC0_RX_DSCR_REC_LIM = BitField<0, 10>;
    constexpr uint32_t SLC0_RX_DSCR_REC_LIM_Pos = 0;
    constexpr uint32_t SLC0_RX_DSCR_REC_LIM_Msk = SLC0_RX_DSCR_REC_LIM::mask;

}  // namespace _0_dscr_rec_conf

/// SDIO_CRC_ST0 - SDIO_CRC_ST0
namespace sdio_crc_st0 {
    /// Position: 0, Width: 8
    /// Access: read-only
    using DAT0_CRC_ERR_CNT = BitField<0, 8>;
    constexpr uint32_t DAT0_CRC_ERR_CNT_Pos = 0;
    constexpr uint32_t DAT0_CRC_ERR_CNT_Msk = DAT0_CRC_ERR_CNT::mask;

    /// Position: 8, Width: 8
    /// Access: read-only
    using DAT1_CRC_ERR_CNT = BitField<8, 8>;
    constexpr uint32_t DAT1_CRC_ERR_CNT_Pos = 8;
    constexpr uint32_t DAT1_CRC_ERR_CNT_Msk = DAT1_CRC_ERR_CNT::mask;

    /// Position: 16, Width: 8
    /// Access: read-only
    using DAT2_CRC_ERR_CNT = BitField<16, 8>;
    constexpr uint32_t DAT2_CRC_ERR_CNT_Pos = 16;
    constexpr uint32_t DAT2_CRC_ERR_CNT_Msk = DAT2_CRC_ERR_CNT::mask;

    /// Position: 24, Width: 8
    /// Access: read-only
    using DAT3_CRC_ERR_CNT = BitField<24, 8>;
    constexpr uint32_t DAT3_CRC_ERR_CNT_Pos = 24;
    constexpr uint32_t DAT3_CRC_ERR_CNT_Msk = DAT3_CRC_ERR_CNT::mask;

}  // namespace sdio_crc_st0

/// SDIO_CRC_ST1 - SDIO_CRC_ST1
namespace sdio_crc_st1 {
    /// Position: 0, Width: 8
    /// Access: read-only
    using CMD_CRC_ERR_CNT = BitField<0, 8>;
    constexpr uint32_t CMD_CRC_ERR_CNT_Pos = 0;
    constexpr uint32_t CMD_CRC_ERR_CNT_Msk = CMD_CRC_ERR_CNT::mask;

    /// Position: 31, Width: 1
    /// Access: read-write
    using ERR_CNT_CLR = BitField<31, 1>;
    constexpr uint32_t ERR_CNT_CLR_Pos = 31;
    constexpr uint32_t ERR_CNT_CLR_Msk = ERR_CNT_CLR::mask;

}  // namespace sdio_crc_st1

/// _0_EOF_START_DES - _0_EOF_START_DES
namespace _0_eof_start_des {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC0_EOF_START_DES_ADDR = BitField<0, 32>;
    constexpr uint32_t SLC0_EOF_START_DES_ADDR_Pos = 0;
    constexpr uint32_t SLC0_EOF_START_DES_ADDR_Msk = SLC0_EOF_START_DES_ADDR::mask;

}  // namespace _0_eof_start_des

/// _0_PUSH_DSCR_ADDR - _0_PUSH_DSCR_ADDR
namespace _0_push_dscr_addr {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC0_RX_PUSH_DSCR_ADDR = BitField<0, 32>;
    constexpr uint32_t SLC0_RX_PUSH_DSCR_ADDR_Pos = 0;
    constexpr uint32_t SLC0_RX_PUSH_DSCR_ADDR_Msk = SLC0_RX_PUSH_DSCR_ADDR::mask;

}  // namespace _0_push_dscr_addr

/// _0_DONE_DSCR_ADDR - _0_DONE_DSCR_ADDR
namespace _0_done_dscr_addr {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC0_RX_DONE_DSCR_ADDR = BitField<0, 32>;
    constexpr uint32_t SLC0_RX_DONE_DSCR_ADDR_Pos = 0;
    constexpr uint32_t SLC0_RX_DONE_DSCR_ADDR_Msk = SLC0_RX_DONE_DSCR_ADDR::mask;

}  // namespace _0_done_dscr_addr

/// _0_SUB_START_DES - _0_SUB_START_DES
namespace _0_sub_start_des {
    /// Position: 0, Width: 32
    /// Access: read-only
    using SLC0_SUB_PAC_START_DSCR_ADDR = BitField<0, 32>;
    constexpr uint32_t SLC0_SUB_PAC_START_DSCR_ADDR_Pos = 0;
    constexpr uint32_t SLC0_SUB_PAC_START_DSCR_ADDR_Msk = SLC0_SUB_PAC_START_DSCR_ADDR::mask;

}  // namespace _0_sub_start_des

/// _0_DSCR_CNT - _0_DSCR_CNT
namespace _0_dscr_cnt {
    /// Position: 0, Width: 10
    /// Access: read-only
    using SLC0_RX_DSCR_CNT_LAT = BitField<0, 10>;
    constexpr uint32_t SLC0_RX_DSCR_CNT_LAT_Pos = 0;
    constexpr uint32_t SLC0_RX_DSCR_CNT_LAT_Msk = SLC0_RX_DSCR_CNT_LAT::mask;

    /// Position: 16, Width: 1
    /// Access: read-only
    using SLC0_RX_GET_EOF_OCC = BitField<16, 1>;
    constexpr uint32_t SLC0_RX_GET_EOF_OCC_Pos = 16;
    constexpr uint32_t SLC0_RX_GET_EOF_OCC_Msk = SLC0_RX_GET_EOF_OCC::mask;

}  // namespace _0_dscr_cnt

/// _0_LEN_LIM_CONF - _0_LEN_LIM_CONF
namespace _0_len_lim_conf {
    /// Position: 0, Width: 20
    /// Access: read-write
    using SLC0_LEN_LIM = BitField<0, 20>;
    constexpr uint32_t SLC0_LEN_LIM_Pos = 0;
    constexpr uint32_t SLC0_LEN_LIM_Msk = SLC0_LEN_LIM::mask;

}  // namespace _0_len_lim_conf

/// _0INT_ST1 - _0INT_ST1
namespace _0int_st1 {
    /// Position: 0, Width: 1
    /// Access: read-only
    using FRHOST_BIT0_INT_ST1 = BitField<0, 1>;
    constexpr uint32_t FRHOST_BIT0_INT_ST1_Pos = 0;
    constexpr uint32_t FRHOST_BIT0_INT_ST1_Msk = FRHOST_BIT0_INT_ST1::mask;

    /// Position: 1, Width: 1
    /// Access: read-only
    using FRHOST_BIT1_INT_ST1 = BitField<1, 1>;
    constexpr uint32_t FRHOST_BIT1_INT_ST1_Pos = 1;
    constexpr uint32_t FRHOST_BIT1_INT_ST1_Msk = FRHOST_BIT1_INT_ST1::mask;

    /// Position: 2, Width: 1
    /// Access: read-only
    using FRHOST_BIT2_INT_ST1 = BitField<2, 1>;
    constexpr uint32_t FRHOST_BIT2_INT_ST1_Pos = 2;
    constexpr uint32_t FRHOST_BIT2_INT_ST1_Msk = FRHOST_BIT2_INT_ST1::mask;

    /// Position: 3, Width: 1
    /// Access: read-only
    using FRHOST_BIT3_INT_ST1 = BitField<3, 1>;
    constexpr uint32_t FRHOST_BIT3_INT_ST1_Pos = 3;
    constexpr uint32_t FRHOST_BIT3_INT_ST1_Msk = FRHOST_BIT3_INT_ST1::mask;

    /// Position: 4, Width: 1
    /// Access: read-only
    using FRHOST_BIT4_INT_ST1 = BitField<4, 1>;
    constexpr uint32_t FRHOST_BIT4_INT_ST1_Pos = 4;
    constexpr uint32_t FRHOST_BIT4_INT_ST1_Msk = FRHOST_BIT4_INT_ST1::mask;

    /// Position: 5, Width: 1
    /// Access: read-only
    using FRHOST_BIT5_INT_ST1 = BitField<5, 1>;
    constexpr uint32_t FRHOST_BIT5_INT_ST1_Pos = 5;
    constexpr uint32_t FRHOST_BIT5_INT_ST1_Msk = FRHOST_BIT5_INT_ST1::mask;

    /// Position: 6, Width: 1
    /// Access: read-only
    using FRHOST_BIT6_INT_ST1 = BitField<6, 1>;
    constexpr uint32_t FRHOST_BIT6_INT_ST1_Pos = 6;
    constexpr uint32_t FRHOST_BIT6_INT_ST1_Msk = FRHOST_BIT6_INT_ST1::mask;

    /// Position: 7, Width: 1
    /// Access: read-only
    using FRHOST_BIT7_INT_ST1 = BitField<7, 1>;
    constexpr uint32_t FRHOST_BIT7_INT_ST1_Pos = 7;
    constexpr uint32_t FRHOST_BIT7_INT_ST1_Msk = FRHOST_BIT7_INT_ST1::mask;

    /// Position: 8, Width: 1
    /// Access: read-only
    using SLC0_RX_START_INT_ST1 = BitField<8, 1>;
    constexpr uint32_t SLC0_RX_START_INT_ST1_Pos = 8;
    constexpr uint32_t SLC0_RX_START_INT_ST1_Msk = SLC0_RX_START_INT_ST1::mask;

    /// Position: 9, Width: 1
    /// Access: read-only
    using SLC0_TX_START_INT_ST1 = BitField<9, 1>;
    constexpr uint32_t SLC0_TX_START_INT_ST1_Pos = 9;
    constexpr uint32_t SLC0_TX_START_INT_ST1_Msk = SLC0_TX_START_INT_ST1::mask;

    /// Position: 10, Width: 1
    /// Access: read-only
    using SLC0_RX_UDF_INT_ST1 = BitField<10, 1>;
    constexpr uint32_t SLC0_RX_UDF_INT_ST1_Pos = 10;
    constexpr uint32_t SLC0_RX_UDF_INT_ST1_Msk = SLC0_RX_UDF_INT_ST1::mask;

    /// Position: 11, Width: 1
    /// Access: read-only
    using SLC0_TX_OVF_INT_ST1 = BitField<11, 1>;
    constexpr uint32_t SLC0_TX_OVF_INT_ST1_Pos = 11;
    constexpr uint32_t SLC0_TX_OVF_INT_ST1_Msk = SLC0_TX_OVF_INT_ST1::mask;

    /// Position: 12, Width: 1
    /// Access: read-only
    using SLC0_TOKEN0_1TO0_INT_ST1 = BitField<12, 1>;
    constexpr uint32_t SLC0_TOKEN0_1TO0_INT_ST1_Pos = 12;
    constexpr uint32_t SLC0_TOKEN0_1TO0_INT_ST1_Msk = SLC0_TOKEN0_1TO0_INT_ST1::mask;

    /// Position: 13, Width: 1
    /// Access: read-only
    using SLC0_TOKEN1_1TO0_INT_ST1 = BitField<13, 1>;
    constexpr uint32_t SLC0_TOKEN1_1TO0_INT_ST1_Pos = 13;
    constexpr uint32_t SLC0_TOKEN1_1TO0_INT_ST1_Msk = SLC0_TOKEN1_1TO0_INT_ST1::mask;

    /// Position: 14, Width: 1
    /// Access: read-only
    using SLC0_TX_DONE_INT_ST1 = BitField<14, 1>;
    constexpr uint32_t SLC0_TX_DONE_INT_ST1_Pos = 14;
    constexpr uint32_t SLC0_TX_DONE_INT_ST1_Msk = SLC0_TX_DONE_INT_ST1::mask;

    /// Position: 15, Width: 1
    /// Access: read-only
    using SLC0_TX_SUC_EOF_INT_ST1 = BitField<15, 1>;
    constexpr uint32_t SLC0_TX_SUC_EOF_INT_ST1_Pos = 15;
    constexpr uint32_t SLC0_TX_SUC_EOF_INT_ST1_Msk = SLC0_TX_SUC_EOF_INT_ST1::mask;

    /// Position: 16, Width: 1
    /// Access: read-only
    using SLC0_RX_DONE_INT_ST1 = BitField<16, 1>;
    constexpr uint32_t SLC0_RX_DONE_INT_ST1_Pos = 16;
    constexpr uint32_t SLC0_RX_DONE_INT_ST1_Msk = SLC0_RX_DONE_INT_ST1::mask;

    /// Position: 17, Width: 1
    /// Access: read-only
    using SLC0_RX_EOF_INT_ST1 = BitField<17, 1>;
    constexpr uint32_t SLC0_RX_EOF_INT_ST1_Pos = 17;
    constexpr uint32_t SLC0_RX_EOF_INT_ST1_Msk = SLC0_RX_EOF_INT_ST1::mask;

    /// Position: 18, Width: 1
    /// Access: read-only
    using SLC0_TOHOST_INT_ST1 = BitField<18, 1>;
    constexpr uint32_t SLC0_TOHOST_INT_ST1_Pos = 18;
    constexpr uint32_t SLC0_TOHOST_INT_ST1_Msk = SLC0_TOHOST_INT_ST1::mask;

    /// Position: 19, Width: 1
    /// Access: read-only
    using SLC0_TX_DSCR_ERR_INT_ST1 = BitField<19, 1>;
    constexpr uint32_t SLC0_TX_DSCR_ERR_INT_ST1_Pos = 19;
    constexpr uint32_t SLC0_TX_DSCR_ERR_INT_ST1_Msk = SLC0_TX_DSCR_ERR_INT_ST1::mask;

    /// Position: 20, Width: 1
    /// Access: read-only
    using SLC0_RX_DSCR_ERR_INT_ST1 = BitField<20, 1>;
    constexpr uint32_t SLC0_RX_DSCR_ERR_INT_ST1_Pos = 20;
    constexpr uint32_t SLC0_RX_DSCR_ERR_INT_ST1_Msk = SLC0_RX_DSCR_ERR_INT_ST1::mask;

    /// Position: 21, Width: 1
    /// Access: read-only
    using SLC0_TX_DSCR_EMPTY_INT_ST1 = BitField<21, 1>;
    constexpr uint32_t SLC0_TX_DSCR_EMPTY_INT_ST1_Pos = 21;
    constexpr uint32_t SLC0_TX_DSCR_EMPTY_INT_ST1_Msk = SLC0_TX_DSCR_EMPTY_INT_ST1::mask;

    /// Position: 22, Width: 1
    /// Access: read-only
    using SLC0_HOST_RD_ACK_INT_ST1 = BitField<22, 1>;
    constexpr uint32_t SLC0_HOST_RD_ACK_INT_ST1_Pos = 22;
    constexpr uint32_t SLC0_HOST_RD_ACK_INT_ST1_Msk = SLC0_HOST_RD_ACK_INT_ST1::mask;

    /// Position: 23, Width: 1
    /// Access: read-only
    using SLC0_WR_RETRY_DONE_INT_ST1 = BitField<23, 1>;
    constexpr uint32_t SLC0_WR_RETRY_DONE_INT_ST1_Pos = 23;
    constexpr uint32_t SLC0_WR_RETRY_DONE_INT_ST1_Msk = SLC0_WR_RETRY_DONE_INT_ST1::mask;

    /// Position: 24, Width: 1
    /// Access: read-only
    using SLC0_TX_ERR_EOF_INT_ST1 = BitField<24, 1>;
    constexpr uint32_t SLC0_TX_ERR_EOF_INT_ST1_Pos = 24;
    constexpr uint32_t SLC0_TX_ERR_EOF_INT_ST1_Msk = SLC0_TX_ERR_EOF_INT_ST1::mask;

    /// Position: 25, Width: 1
    /// Access: read-only
    using CMD_DTC_INT_ST1 = BitField<25, 1>;
    constexpr uint32_t CMD_DTC_INT_ST1_Pos = 25;
    constexpr uint32_t CMD_DTC_INT_ST1_Msk = CMD_DTC_INT_ST1::mask;

    /// Position: 26, Width: 1
    /// Access: read-only
    using SLC0_RX_QUICK_EOF_INT_ST1 = BitField<26, 1>;
    constexpr uint32_t SLC0_RX_QUICK_EOF_INT_ST1_Pos = 26;
    constexpr uint32_t SLC0_RX_QUICK_EOF_INT_ST1_Msk = SLC0_RX_QUICK_EOF_INT_ST1::mask;

}  // namespace _0int_st1

/// _0INT_ENA1 - _0INT_ENA1
namespace _0int_ena1 {
    /// Position: 0, Width: 1
    /// Access: read-write
    using FRHOST_BIT0_INT_ENA1 = BitField<0, 1>;
    constexpr uint32_t FRHOST_BIT0_INT_ENA1_Pos = 0;
    constexpr uint32_t FRHOST_BIT0_INT_ENA1_Msk = FRHOST_BIT0_INT_ENA1::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using FRHOST_BIT1_INT_ENA1 = BitField<1, 1>;
    constexpr uint32_t FRHOST_BIT1_INT_ENA1_Pos = 1;
    constexpr uint32_t FRHOST_BIT1_INT_ENA1_Msk = FRHOST_BIT1_INT_ENA1::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using FRHOST_BIT2_INT_ENA1 = BitField<2, 1>;
    constexpr uint32_t FRHOST_BIT2_INT_ENA1_Pos = 2;
    constexpr uint32_t FRHOST_BIT2_INT_ENA1_Msk = FRHOST_BIT2_INT_ENA1::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using FRHOST_BIT3_INT_ENA1 = BitField<3, 1>;
    constexpr uint32_t FRHOST_BIT3_INT_ENA1_Pos = 3;
    constexpr uint32_t FRHOST_BIT3_INT_ENA1_Msk = FRHOST_BIT3_INT_ENA1::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using FRHOST_BIT4_INT_ENA1 = BitField<4, 1>;
    constexpr uint32_t FRHOST_BIT4_INT_ENA1_Pos = 4;
    constexpr uint32_t FRHOST_BIT4_INT_ENA1_Msk = FRHOST_BIT4_INT_ENA1::mask;

    /// Position: 5, Width: 1
    /// Access: read-write
    using FRHOST_BIT5_INT_ENA1 = BitField<5, 1>;
    constexpr uint32_t FRHOST_BIT5_INT_ENA1_Pos = 5;
    constexpr uint32_t FRHOST_BIT5_INT_ENA1_Msk = FRHOST_BIT5_INT_ENA1::mask;

    /// Position: 6, Width: 1
    /// Access: read-write
    using FRHOST_BIT6_INT_ENA1 = BitField<6, 1>;
    constexpr uint32_t FRHOST_BIT6_INT_ENA1_Pos = 6;
    constexpr uint32_t FRHOST_BIT6_INT_ENA1_Msk = FRHOST_BIT6_INT_ENA1::mask;

    /// Position: 7, Width: 1
    /// Access: read-write
    using FRHOST_BIT7_INT_ENA1 = BitField<7, 1>;
    constexpr uint32_t FRHOST_BIT7_INT_ENA1_Pos = 7;
    constexpr uint32_t FRHOST_BIT7_INT_ENA1_Msk = FRHOST_BIT7_INT_ENA1::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using SLC0_RX_START_INT_ENA1 = BitField<8, 1>;
    constexpr uint32_t SLC0_RX_START_INT_ENA1_Pos = 8;
    constexpr uint32_t SLC0_RX_START_INT_ENA1_Msk = SLC0_RX_START_INT_ENA1::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using SLC0_TX_START_INT_ENA1 = BitField<9, 1>;
    constexpr uint32_t SLC0_TX_START_INT_ENA1_Pos = 9;
    constexpr uint32_t SLC0_TX_START_INT_ENA1_Msk = SLC0_TX_START_INT_ENA1::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using SLC0_RX_UDF_INT_ENA1 = BitField<10, 1>;
    constexpr uint32_t SLC0_RX_UDF_INT_ENA1_Pos = 10;
    constexpr uint32_t SLC0_RX_UDF_INT_ENA1_Msk = SLC0_RX_UDF_INT_ENA1::mask;

    /// Position: 11, Width: 1
    /// Access: read-write
    using SLC0_TX_OVF_INT_ENA1 = BitField<11, 1>;
    constexpr uint32_t SLC0_TX_OVF_INT_ENA1_Pos = 11;
    constexpr uint32_t SLC0_TX_OVF_INT_ENA1_Msk = SLC0_TX_OVF_INT_ENA1::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using SLC0_TOKEN0_1TO0_INT_ENA1 = BitField<12, 1>;
    constexpr uint32_t SLC0_TOKEN0_1TO0_INT_ENA1_Pos = 12;
    constexpr uint32_t SLC0_TOKEN0_1TO0_INT_ENA1_Msk = SLC0_TOKEN0_1TO0_INT_ENA1::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using SLC0_TOKEN1_1TO0_INT_ENA1 = BitField<13, 1>;
    constexpr uint32_t SLC0_TOKEN1_1TO0_INT_ENA1_Pos = 13;
    constexpr uint32_t SLC0_TOKEN1_1TO0_INT_ENA1_Msk = SLC0_TOKEN1_1TO0_INT_ENA1::mask;

    /// Position: 14, Width: 1
    /// Access: read-write
    using SLC0_TX_DONE_INT_ENA1 = BitField<14, 1>;
    constexpr uint32_t SLC0_TX_DONE_INT_ENA1_Pos = 14;
    constexpr uint32_t SLC0_TX_DONE_INT_ENA1_Msk = SLC0_TX_DONE_INT_ENA1::mask;

    /// Position: 15, Width: 1
    /// Access: read-write
    using SLC0_TX_SUC_EOF_INT_ENA1 = BitField<15, 1>;
    constexpr uint32_t SLC0_TX_SUC_EOF_INT_ENA1_Pos = 15;
    constexpr uint32_t SLC0_TX_SUC_EOF_INT_ENA1_Msk = SLC0_TX_SUC_EOF_INT_ENA1::mask;

    /// Position: 16, Width: 1
    /// Access: read-write
    using SLC0_RX_DONE_INT_ENA1 = BitField<16, 1>;
    constexpr uint32_t SLC0_RX_DONE_INT_ENA1_Pos = 16;
    constexpr uint32_t SLC0_RX_DONE_INT_ENA1_Msk = SLC0_RX_DONE_INT_ENA1::mask;

    /// Position: 17, Width: 1
    /// Access: read-write
    using SLC0_RX_EOF_INT_ENA1 = BitField<17, 1>;
    constexpr uint32_t SLC0_RX_EOF_INT_ENA1_Pos = 17;
    constexpr uint32_t SLC0_RX_EOF_INT_ENA1_Msk = SLC0_RX_EOF_INT_ENA1::mask;

    /// Position: 18, Width: 1
    /// Access: read-write
    using SLC0_TOHOST_INT_ENA1 = BitField<18, 1>;
    constexpr uint32_t SLC0_TOHOST_INT_ENA1_Pos = 18;
    constexpr uint32_t SLC0_TOHOST_INT_ENA1_Msk = SLC0_TOHOST_INT_ENA1::mask;

    /// Position: 19, Width: 1
    /// Access: read-write
    using SLC0_TX_DSCR_ERR_INT_ENA1 = BitField<19, 1>;
    constexpr uint32_t SLC0_TX_DSCR_ERR_INT_ENA1_Pos = 19;
    constexpr uint32_t SLC0_TX_DSCR_ERR_INT_ENA1_Msk = SLC0_TX_DSCR_ERR_INT_ENA1::mask;

    /// Position: 20, Width: 1
    /// Access: read-write
    using SLC0_RX_DSCR_ERR_INT_ENA1 = BitField<20, 1>;
    constexpr uint32_t SLC0_RX_DSCR_ERR_INT_ENA1_Pos = 20;
    constexpr uint32_t SLC0_RX_DSCR_ERR_INT_ENA1_Msk = SLC0_RX_DSCR_ERR_INT_ENA1::mask;

    /// Position: 21, Width: 1
    /// Access: read-write
    using SLC0_TX_DSCR_EMPTY_INT_ENA1 = BitField<21, 1>;
    constexpr uint32_t SLC0_TX_DSCR_EMPTY_INT_ENA1_Pos = 21;
    constexpr uint32_t SLC0_TX_DSCR_EMPTY_INT_ENA1_Msk = SLC0_TX_DSCR_EMPTY_INT_ENA1::mask;

    /// Position: 22, Width: 1
    /// Access: read-write
    using SLC0_HOST_RD_ACK_INT_ENA1 = BitField<22, 1>;
    constexpr uint32_t SLC0_HOST_RD_ACK_INT_ENA1_Pos = 22;
    constexpr uint32_t SLC0_HOST_RD_ACK_INT_ENA1_Msk = SLC0_HOST_RD_ACK_INT_ENA1::mask;

    /// Position: 23, Width: 1
    /// Access: read-write
    using SLC0_WR_RETRY_DONE_INT_ENA1 = BitField<23, 1>;
    constexpr uint32_t SLC0_WR_RETRY_DONE_INT_ENA1_Pos = 23;
    constexpr uint32_t SLC0_WR_RETRY_DONE_INT_ENA1_Msk = SLC0_WR_RETRY_DONE_INT_ENA1::mask;

    /// Position: 24, Width: 1
    /// Access: read-write
    using SLC0_TX_ERR_EOF_INT_ENA1 = BitField<24, 1>;
    constexpr uint32_t SLC0_TX_ERR_EOF_INT_ENA1_Pos = 24;
    constexpr uint32_t SLC0_TX_ERR_EOF_INT_ENA1_Msk = SLC0_TX_ERR_EOF_INT_ENA1::mask;

    /// Position: 25, Width: 1
    /// Access: read-write
    using CMD_DTC_INT_ENA1 = BitField<25, 1>;
    constexpr uint32_t CMD_DTC_INT_ENA1_Pos = 25;
    constexpr uint32_t CMD_DTC_INT_ENA1_Msk = CMD_DTC_INT_ENA1::mask;

    /// Position: 26, Width: 1
    /// Access: read-write
    using SLC0_RX_QUICK_EOF_INT_ENA1 = BitField<26, 1>;
    constexpr uint32_t SLC0_RX_QUICK_EOF_INT_ENA1_Pos = 26;
    constexpr uint32_t SLC0_RX_QUICK_EOF_INT_ENA1_Msk = SLC0_RX_QUICK_EOF_INT_ENA1::mask;

}  // namespace _0int_ena1

/// _1INT_ST1 - _1INT_ST1
namespace _1int_st1 {
    /// Position: 0, Width: 1
    /// Access: read-only
    using FRHOST_BIT8_INT_ST1 = BitField<0, 1>;
    constexpr uint32_t FRHOST_BIT8_INT_ST1_Pos = 0;
    constexpr uint32_t FRHOST_BIT8_INT_ST1_Msk = FRHOST_BIT8_INT_ST1::mask;

    /// Position: 1, Width: 1
    /// Access: read-only
    using FRHOST_BIT9_INT_ST1 = BitField<1, 1>;
    constexpr uint32_t FRHOST_BIT9_INT_ST1_Pos = 1;
    constexpr uint32_t FRHOST_BIT9_INT_ST1_Msk = FRHOST_BIT9_INT_ST1::mask;

    /// Position: 2, Width: 1
    /// Access: read-only
    using FRHOST_BIT10_INT_ST1 = BitField<2, 1>;
    constexpr uint32_t FRHOST_BIT10_INT_ST1_Pos = 2;
    constexpr uint32_t FRHOST_BIT10_INT_ST1_Msk = FRHOST_BIT10_INT_ST1::mask;

    /// Position: 3, Width: 1
    /// Access: read-only
    using FRHOST_BIT11_INT_ST1 = BitField<3, 1>;
    constexpr uint32_t FRHOST_BIT11_INT_ST1_Pos = 3;
    constexpr uint32_t FRHOST_BIT11_INT_ST1_Msk = FRHOST_BIT11_INT_ST1::mask;

    /// Position: 4, Width: 1
    /// Access: read-only
    using FRHOST_BIT12_INT_ST1 = BitField<4, 1>;
    constexpr uint32_t FRHOST_BIT12_INT_ST1_Pos = 4;
    constexpr uint32_t FRHOST_BIT12_INT_ST1_Msk = FRHOST_BIT12_INT_ST1::mask;

    /// Position: 5, Width: 1
    /// Access: read-only
    using FRHOST_BIT13_INT_ST1 = BitField<5, 1>;
    constexpr uint32_t FRHOST_BIT13_INT_ST1_Pos = 5;
    constexpr uint32_t FRHOST_BIT13_INT_ST1_Msk = FRHOST_BIT13_INT_ST1::mask;

    /// Position: 6, Width: 1
    /// Access: read-only
    using FRHOST_BIT14_INT_ST1 = BitField<6, 1>;
    constexpr uint32_t FRHOST_BIT14_INT_ST1_Pos = 6;
    constexpr uint32_t FRHOST_BIT14_INT_ST1_Msk = FRHOST_BIT14_INT_ST1::mask;

    /// Position: 7, Width: 1
    /// Access: read-only
    using FRHOST_BIT15_INT_ST1 = BitField<7, 1>;
    constexpr uint32_t FRHOST_BIT15_INT_ST1_Pos = 7;
    constexpr uint32_t FRHOST_BIT15_INT_ST1_Msk = FRHOST_BIT15_INT_ST1::mask;

    /// Position: 8, Width: 1
    /// Access: read-only
    using SLC1_RX_START_INT_ST1 = BitField<8, 1>;
    constexpr uint32_t SLC1_RX_START_INT_ST1_Pos = 8;
    constexpr uint32_t SLC1_RX_START_INT_ST1_Msk = SLC1_RX_START_INT_ST1::mask;

    /// Position: 9, Width: 1
    /// Access: read-only
    using SLC1_TX_START_INT_ST1 = BitField<9, 1>;
    constexpr uint32_t SLC1_TX_START_INT_ST1_Pos = 9;
    constexpr uint32_t SLC1_TX_START_INT_ST1_Msk = SLC1_TX_START_INT_ST1::mask;

    /// Position: 10, Width: 1
    /// Access: read-only
    using SLC1_RX_UDF_INT_ST1 = BitField<10, 1>;
    constexpr uint32_t SLC1_RX_UDF_INT_ST1_Pos = 10;
    constexpr uint32_t SLC1_RX_UDF_INT_ST1_Msk = SLC1_RX_UDF_INT_ST1::mask;

    /// Position: 11, Width: 1
    /// Access: read-only
    using SLC1_TX_OVF_INT_ST1 = BitField<11, 1>;
    constexpr uint32_t SLC1_TX_OVF_INT_ST1_Pos = 11;
    constexpr uint32_t SLC1_TX_OVF_INT_ST1_Msk = SLC1_TX_OVF_INT_ST1::mask;

    /// Position: 12, Width: 1
    /// Access: read-only
    using SLC1_TOKEN0_1TO0_INT_ST1 = BitField<12, 1>;
    constexpr uint32_t SLC1_TOKEN0_1TO0_INT_ST1_Pos = 12;
    constexpr uint32_t SLC1_TOKEN0_1TO0_INT_ST1_Msk = SLC1_TOKEN0_1TO0_INT_ST1::mask;

    /// Position: 13, Width: 1
    /// Access: read-only
    using SLC1_TOKEN1_1TO0_INT_ST1 = BitField<13, 1>;
    constexpr uint32_t SLC1_TOKEN1_1TO0_INT_ST1_Pos = 13;
    constexpr uint32_t SLC1_TOKEN1_1TO0_INT_ST1_Msk = SLC1_TOKEN1_1TO0_INT_ST1::mask;

    /// Position: 14, Width: 1
    /// Access: read-only
    using SLC1_TX_DONE_INT_ST1 = BitField<14, 1>;
    constexpr uint32_t SLC1_TX_DONE_INT_ST1_Pos = 14;
    constexpr uint32_t SLC1_TX_DONE_INT_ST1_Msk = SLC1_TX_DONE_INT_ST1::mask;

    /// Position: 15, Width: 1
    /// Access: read-only
    using SLC1_TX_SUC_EOF_INT_ST1 = BitField<15, 1>;
    constexpr uint32_t SLC1_TX_SUC_EOF_INT_ST1_Pos = 15;
    constexpr uint32_t SLC1_TX_SUC_EOF_INT_ST1_Msk = SLC1_TX_SUC_EOF_INT_ST1::mask;

    /// Position: 16, Width: 1
    /// Access: read-only
    using SLC1_RX_DONE_INT_ST1 = BitField<16, 1>;
    constexpr uint32_t SLC1_RX_DONE_INT_ST1_Pos = 16;
    constexpr uint32_t SLC1_RX_DONE_INT_ST1_Msk = SLC1_RX_DONE_INT_ST1::mask;

    /// Position: 17, Width: 1
    /// Access: read-only
    using SLC1_RX_EOF_INT_ST1 = BitField<17, 1>;
    constexpr uint32_t SLC1_RX_EOF_INT_ST1_Pos = 17;
    constexpr uint32_t SLC1_RX_EOF_INT_ST1_Msk = SLC1_RX_EOF_INT_ST1::mask;

    /// Position: 18, Width: 1
    /// Access: read-only
    using SLC1_TOHOST_INT_ST1 = BitField<18, 1>;
    constexpr uint32_t SLC1_TOHOST_INT_ST1_Pos = 18;
    constexpr uint32_t SLC1_TOHOST_INT_ST1_Msk = SLC1_TOHOST_INT_ST1::mask;

    /// Position: 19, Width: 1
    /// Access: read-only
    using SLC1_TX_DSCR_ERR_INT_ST1 = BitField<19, 1>;
    constexpr uint32_t SLC1_TX_DSCR_ERR_INT_ST1_Pos = 19;
    constexpr uint32_t SLC1_TX_DSCR_ERR_INT_ST1_Msk = SLC1_TX_DSCR_ERR_INT_ST1::mask;

    /// Position: 20, Width: 1
    /// Access: read-only
    using SLC1_RX_DSCR_ERR_INT_ST1 = BitField<20, 1>;
    constexpr uint32_t SLC1_RX_DSCR_ERR_INT_ST1_Pos = 20;
    constexpr uint32_t SLC1_RX_DSCR_ERR_INT_ST1_Msk = SLC1_RX_DSCR_ERR_INT_ST1::mask;

    /// Position: 21, Width: 1
    /// Access: read-only
    using SLC1_TX_DSCR_EMPTY_INT_ST1 = BitField<21, 1>;
    constexpr uint32_t SLC1_TX_DSCR_EMPTY_INT_ST1_Pos = 21;
    constexpr uint32_t SLC1_TX_DSCR_EMPTY_INT_ST1_Msk = SLC1_TX_DSCR_EMPTY_INT_ST1::mask;

    /// Position: 22, Width: 1
    /// Access: read-only
    using SLC1_HOST_RD_ACK_INT_ST1 = BitField<22, 1>;
    constexpr uint32_t SLC1_HOST_RD_ACK_INT_ST1_Pos = 22;
    constexpr uint32_t SLC1_HOST_RD_ACK_INT_ST1_Msk = SLC1_HOST_RD_ACK_INT_ST1::mask;

    /// Position: 23, Width: 1
    /// Access: read-only
    using SLC1_WR_RETRY_DONE_INT_ST1 = BitField<23, 1>;
    constexpr uint32_t SLC1_WR_RETRY_DONE_INT_ST1_Pos = 23;
    constexpr uint32_t SLC1_WR_RETRY_DONE_INT_ST1_Msk = SLC1_WR_RETRY_DONE_INT_ST1::mask;

    /// Position: 24, Width: 1
    /// Access: read-only
    using SLC1_TX_ERR_EOF_INT_ST1 = BitField<24, 1>;
    constexpr uint32_t SLC1_TX_ERR_EOF_INT_ST1_Pos = 24;
    constexpr uint32_t SLC1_TX_ERR_EOF_INT_ST1_Msk = SLC1_TX_ERR_EOF_INT_ST1::mask;

}  // namespace _1int_st1

/// _1INT_ENA1 - _1INT_ENA1
namespace _1int_ena1 {
    /// Position: 0, Width: 1
    /// Access: read-write
    using FRHOST_BIT8_INT_ENA1 = BitField<0, 1>;
    constexpr uint32_t FRHOST_BIT8_INT_ENA1_Pos = 0;
    constexpr uint32_t FRHOST_BIT8_INT_ENA1_Msk = FRHOST_BIT8_INT_ENA1::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using FRHOST_BIT9_INT_ENA1 = BitField<1, 1>;
    constexpr uint32_t FRHOST_BIT9_INT_ENA1_Pos = 1;
    constexpr uint32_t FRHOST_BIT9_INT_ENA1_Msk = FRHOST_BIT9_INT_ENA1::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using FRHOST_BIT10_INT_ENA1 = BitField<2, 1>;
    constexpr uint32_t FRHOST_BIT10_INT_ENA1_Pos = 2;
    constexpr uint32_t FRHOST_BIT10_INT_ENA1_Msk = FRHOST_BIT10_INT_ENA1::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using FRHOST_BIT11_INT_ENA1 = BitField<3, 1>;
    constexpr uint32_t FRHOST_BIT11_INT_ENA1_Pos = 3;
    constexpr uint32_t FRHOST_BIT11_INT_ENA1_Msk = FRHOST_BIT11_INT_ENA1::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using FRHOST_BIT12_INT_ENA1 = BitField<4, 1>;
    constexpr uint32_t FRHOST_BIT12_INT_ENA1_Pos = 4;
    constexpr uint32_t FRHOST_BIT12_INT_ENA1_Msk = FRHOST_BIT12_INT_ENA1::mask;

    /// Position: 5, Width: 1
    /// Access: read-write
    using FRHOST_BIT13_INT_ENA1 = BitField<5, 1>;
    constexpr uint32_t FRHOST_BIT13_INT_ENA1_Pos = 5;
    constexpr uint32_t FRHOST_BIT13_INT_ENA1_Msk = FRHOST_BIT13_INT_ENA1::mask;

    /// Position: 6, Width: 1
    /// Access: read-write
    using FRHOST_BIT14_INT_ENA1 = BitField<6, 1>;
    constexpr uint32_t FRHOST_BIT14_INT_ENA1_Pos = 6;
    constexpr uint32_t FRHOST_BIT14_INT_ENA1_Msk = FRHOST_BIT14_INT_ENA1::mask;

    /// Position: 7, Width: 1
    /// Access: read-write
    using FRHOST_BIT15_INT_ENA1 = BitField<7, 1>;
    constexpr uint32_t FRHOST_BIT15_INT_ENA1_Pos = 7;
    constexpr uint32_t FRHOST_BIT15_INT_ENA1_Msk = FRHOST_BIT15_INT_ENA1::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using SLC1_RX_START_INT_ENA1 = BitField<8, 1>;
    constexpr uint32_t SLC1_RX_START_INT_ENA1_Pos = 8;
    constexpr uint32_t SLC1_RX_START_INT_ENA1_Msk = SLC1_RX_START_INT_ENA1::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using SLC1_TX_START_INT_ENA1 = BitField<9, 1>;
    constexpr uint32_t SLC1_TX_START_INT_ENA1_Pos = 9;
    constexpr uint32_t SLC1_TX_START_INT_ENA1_Msk = SLC1_TX_START_INT_ENA1::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using SLC1_RX_UDF_INT_ENA1 = BitField<10, 1>;
    constexpr uint32_t SLC1_RX_UDF_INT_ENA1_Pos = 10;
    constexpr uint32_t SLC1_RX_UDF_INT_ENA1_Msk = SLC1_RX_UDF_INT_ENA1::mask;

    /// Position: 11, Width: 1
    /// Access: read-write
    using SLC1_TX_OVF_INT_ENA1 = BitField<11, 1>;
    constexpr uint32_t SLC1_TX_OVF_INT_ENA1_Pos = 11;
    constexpr uint32_t SLC1_TX_OVF_INT_ENA1_Msk = SLC1_TX_OVF_INT_ENA1::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using SLC1_TOKEN0_1TO0_INT_ENA1 = BitField<12, 1>;
    constexpr uint32_t SLC1_TOKEN0_1TO0_INT_ENA1_Pos = 12;
    constexpr uint32_t SLC1_TOKEN0_1TO0_INT_ENA1_Msk = SLC1_TOKEN0_1TO0_INT_ENA1::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using SLC1_TOKEN1_1TO0_INT_ENA1 = BitField<13, 1>;
    constexpr uint32_t SLC1_TOKEN1_1TO0_INT_ENA1_Pos = 13;
    constexpr uint32_t SLC1_TOKEN1_1TO0_INT_ENA1_Msk = SLC1_TOKEN1_1TO0_INT_ENA1::mask;

    /// Position: 14, Width: 1
    /// Access: read-write
    using SLC1_TX_DONE_INT_ENA1 = BitField<14, 1>;
    constexpr uint32_t SLC1_TX_DONE_INT_ENA1_Pos = 14;
    constexpr uint32_t SLC1_TX_DONE_INT_ENA1_Msk = SLC1_TX_DONE_INT_ENA1::mask;

    /// Position: 15, Width: 1
    /// Access: read-write
    using SLC1_TX_SUC_EOF_INT_ENA1 = BitField<15, 1>;
    constexpr uint32_t SLC1_TX_SUC_EOF_INT_ENA1_Pos = 15;
    constexpr uint32_t SLC1_TX_SUC_EOF_INT_ENA1_Msk = SLC1_TX_SUC_EOF_INT_ENA1::mask;

    /// Position: 16, Width: 1
    /// Access: read-write
    using SLC1_RX_DONE_INT_ENA1 = BitField<16, 1>;
    constexpr uint32_t SLC1_RX_DONE_INT_ENA1_Pos = 16;
    constexpr uint32_t SLC1_RX_DONE_INT_ENA1_Msk = SLC1_RX_DONE_INT_ENA1::mask;

    /// Position: 17, Width: 1
    /// Access: read-write
    using SLC1_RX_EOF_INT_ENA1 = BitField<17, 1>;
    constexpr uint32_t SLC1_RX_EOF_INT_ENA1_Pos = 17;
    constexpr uint32_t SLC1_RX_EOF_INT_ENA1_Msk = SLC1_RX_EOF_INT_ENA1::mask;

    /// Position: 18, Width: 1
    /// Access: read-write
    using SLC1_TOHOST_INT_ENA1 = BitField<18, 1>;
    constexpr uint32_t SLC1_TOHOST_INT_ENA1_Pos = 18;
    constexpr uint32_t SLC1_TOHOST_INT_ENA1_Msk = SLC1_TOHOST_INT_ENA1::mask;

    /// Position: 19, Width: 1
    /// Access: read-write
    using SLC1_TX_DSCR_ERR_INT_ENA1 = BitField<19, 1>;
    constexpr uint32_t SLC1_TX_DSCR_ERR_INT_ENA1_Pos = 19;
    constexpr uint32_t SLC1_TX_DSCR_ERR_INT_ENA1_Msk = SLC1_TX_DSCR_ERR_INT_ENA1::mask;

    /// Position: 20, Width: 1
    /// Access: read-write
    using SLC1_RX_DSCR_ERR_INT_ENA1 = BitField<20, 1>;
    constexpr uint32_t SLC1_RX_DSCR_ERR_INT_ENA1_Pos = 20;
    constexpr uint32_t SLC1_RX_DSCR_ERR_INT_ENA1_Msk = SLC1_RX_DSCR_ERR_INT_ENA1::mask;

    /// Position: 21, Width: 1
    /// Access: read-write
    using SLC1_TX_DSCR_EMPTY_INT_ENA1 = BitField<21, 1>;
    constexpr uint32_t SLC1_TX_DSCR_EMPTY_INT_ENA1_Pos = 21;
    constexpr uint32_t SLC1_TX_DSCR_EMPTY_INT_ENA1_Msk = SLC1_TX_DSCR_EMPTY_INT_ENA1::mask;

    /// Position: 22, Width: 1
    /// Access: read-write
    using SLC1_HOST_RD_ACK_INT_ENA1 = BitField<22, 1>;
    constexpr uint32_t SLC1_HOST_RD_ACK_INT_ENA1_Pos = 22;
    constexpr uint32_t SLC1_HOST_RD_ACK_INT_ENA1_Msk = SLC1_HOST_RD_ACK_INT_ENA1::mask;

    /// Position: 23, Width: 1
    /// Access: read-write
    using SLC1_WR_RETRY_DONE_INT_ENA1 = BitField<23, 1>;
    constexpr uint32_t SLC1_WR_RETRY_DONE_INT_ENA1_Pos = 23;
    constexpr uint32_t SLC1_WR_RETRY_DONE_INT_ENA1_Msk = SLC1_WR_RETRY_DONE_INT_ENA1::mask;

    /// Position: 24, Width: 1
    /// Access: read-write
    using SLC1_TX_ERR_EOF_INT_ENA1 = BitField<24, 1>;
    constexpr uint32_t SLC1_TX_ERR_EOF_INT_ENA1_Pos = 24;
    constexpr uint32_t SLC1_TX_ERR_EOF_INT_ENA1_Msk = SLC1_TX_ERR_EOF_INT_ENA1::mask;

}  // namespace _1int_ena1

/// DATE - DATE
namespace date {
    /// Position: 0, Width: 32
    /// Access: read-write
    using DATE = BitField<0, 32>;
    constexpr uint32_t DATE_Pos = 0;
    constexpr uint32_t DATE_Msk = DATE::mask;

}  // namespace date

/// ID - ID
namespace id {
    /// Position: 0, Width: 32
    /// Access: read-write
    using ID = BitField<0, 32>;
    constexpr uint32_t ID_Pos = 0;
    constexpr uint32_t ID_Msk = ID::mask;

}  // namespace id

}  // namespace alloy::hal::espressif::esp32::esp32::slc
