
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 5.87

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: init_state[0]$_DFF_PN1_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.04    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input36/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
     7    0.37    0.24    0.20    0.40 ^ input36/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net37 (net)
                  0.24    0.00    0.41 ^ init_state[0]$_DFF_PN1_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.41   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ init_state[0]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.06    0.06   library removal time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: refresh_counter[15]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: refresh_counter[15]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ refresh_counter[15]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.01    0.07    0.37    0.37 v refresh_counter[15]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         refresh_counter[15] (net)
                  0.07    0.00    0.37 v _1229_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.13    0.50 v _1229_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0808_ (net)
                  0.05    0.00    0.50 v refresh_counter[15]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ refresh_counter[15]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: addr_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.04    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input36/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
     7    0.37    0.24    0.20    0.40 ^ input36/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net37 (net)
                  0.24    0.00    0.41 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    74    0.96    0.38    0.31    0.72 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.38    0.00    0.72 ^ addr_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.72   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ addr_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.03   10.03   library recovery time
                                 10.03   data required time
-----------------------------------------------------------------------------
                                 10.03   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  9.31   slack (MET)


Startpoint: timer[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: timer[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ timer[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     7    0.09    0.22    0.48    0.48 v timer[1]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         timer[1] (net)
                  0.22    0.00    0.48 v _1255_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.03    0.16    0.14    0.61 ^ _1255_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0869_ (net)
                  0.16    0.00    0.61 ^ _1750_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.22    0.29    0.91 ^ _1750_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0870_ (net)
                  0.22    0.00    0.91 ^ _0888_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.01    0.10    0.08    0.99 v _0888_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0479_ (net)
                  0.10    0.00    0.99 v _0890_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     5    0.07    0.26    0.47    1.46 v _0890_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0481_ (net)
                  0.26    0.00    1.46 v _0894_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     6    0.10    0.37    0.28    1.73 ^ _0894_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _0485_ (net)
                  0.37    0.00    1.73 ^ _1169_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     5    0.09    0.23    0.19    1.92 v _1169_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         _0747_ (net)
                  0.23    0.00    1.92 v _1170_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.16    0.19    0.27    2.19 v _1170_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0748_ (net)
                  0.19    0.00    2.19 v _1256_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    11    0.17    0.20    0.26    2.45 v _1256_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0864_ (net)
                  0.20    0.00    2.45 v _1748_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.17    0.37    2.82 ^ _1748_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _0866_ (net)
                  0.17    0.00    2.82 ^ _1230_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.04    0.17    0.14    2.96 v _1230_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0790_ (net)
                  0.17    0.00    2.96 v _1248_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.24    3.20 v _1248_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0226_ (net)
                  0.09    0.00    3.20 v _1249_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.11    0.09    3.29 ^ _1249_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0227_ (net)
                  0.11    0.00    3.29 ^ _1250_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.03    0.21    0.15    3.44 v _1250_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _0228_ (net)
                  0.21    0.00    3.44 v _1251_/C (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     2    0.03    0.39    0.28    3.72 ^ _1251_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _0229_ (net)
                  0.39    0.00    3.72 ^ _1252_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.13    0.07    3.79 v _1252_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0230_ (net)
                  0.13    0.00    3.79 v _1253_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.12    0.11    3.90 ^ _1253_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0231_ (net)
                  0.12    0.00    3.90 ^ _1254_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.00    0.14    0.09    3.99 v _1254_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _0818_ (net)
                  0.14    0.00    3.99 v timer[0]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.99   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ timer[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.14    9.86   library setup time
                                  9.86   data required time
-----------------------------------------------------------------------------
                                  9.86   data required time
                                 -3.99   data arrival time
-----------------------------------------------------------------------------
                                  5.87   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: addr_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.04    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input36/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
     7    0.37    0.24    0.20    0.40 ^ input36/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net37 (net)
                  0.24    0.00    0.41 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    74    0.96    0.38    0.31    0.72 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.38    0.00    0.72 ^ addr_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.72   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ addr_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.03   10.03   library recovery time
                                 10.03   data required time
-----------------------------------------------------------------------------
                                 10.03   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  9.31   slack (MET)


Startpoint: timer[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: timer[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ timer[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     7    0.09    0.22    0.48    0.48 v timer[1]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         timer[1] (net)
                  0.22    0.00    0.48 v _1255_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.03    0.16    0.14    0.61 ^ _1255_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0869_ (net)
                  0.16    0.00    0.61 ^ _1750_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.22    0.29    0.91 ^ _1750_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0870_ (net)
                  0.22    0.00    0.91 ^ _0888_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.01    0.10    0.08    0.99 v _0888_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0479_ (net)
                  0.10    0.00    0.99 v _0890_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     5    0.07    0.26    0.47    1.46 v _0890_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0481_ (net)
                  0.26    0.00    1.46 v _0894_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     6    0.10    0.37    0.28    1.73 ^ _0894_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _0485_ (net)
                  0.37    0.00    1.73 ^ _1169_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     5    0.09    0.23    0.19    1.92 v _1169_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         _0747_ (net)
                  0.23    0.00    1.92 v _1170_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.16    0.19    0.27    2.19 v _1170_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0748_ (net)
                  0.19    0.00    2.19 v _1256_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    11    0.17    0.20    0.26    2.45 v _1256_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0864_ (net)
                  0.20    0.00    2.45 v _1748_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.17    0.37    2.82 ^ _1748_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _0866_ (net)
                  0.17    0.00    2.82 ^ _1230_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.04    0.17    0.14    2.96 v _1230_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0790_ (net)
                  0.17    0.00    2.96 v _1248_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.24    3.20 v _1248_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0226_ (net)
                  0.09    0.00    3.20 v _1249_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.11    0.09    3.29 ^ _1249_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0227_ (net)
                  0.11    0.00    3.29 ^ _1250_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.03    0.21    0.15    3.44 v _1250_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _0228_ (net)
                  0.21    0.00    3.44 v _1251_/C (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     2    0.03    0.39    0.28    3.72 ^ _1251_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _0229_ (net)
                  0.39    0.00    3.72 ^ _1252_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.13    0.07    3.79 v _1252_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0230_ (net)
                  0.13    0.00    3.79 v _1253_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.12    0.11    3.90 ^ _1253_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0231_ (net)
                  0.12    0.00    3.90 ^ _1254_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.00    0.14    0.09    3.99 v _1254_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _0818_ (net)
                  0.14    0.00    3.99 v timer[0]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.99   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ timer[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.14    9.86   library setup time
                                  9.86   data required time
-----------------------------------------------------------------------------
                                  9.86   data required time
                                 -3.99   data arrival time
-----------------------------------------------------------------------------
                                  5.87   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
1.9547733068466187

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6981

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.20186761021614075

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9048

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: timer[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: timer[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ timer[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.48    0.48 v timer[1]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.14    0.61 ^ _1255_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.29    0.91 ^ _1750_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.08    0.99 v _0888_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.47    1.46 v _0890_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.28    1.73 ^ _0894_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
   0.19    1.92 v _1169_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
   0.27    2.19 v _1170_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.26    2.45 v _1256_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.37    2.82 ^ _1748_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.14    2.96 v _1230_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.24    3.20 v _1248_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.09    3.29 ^ _1249_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.15    3.44 v _1250_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
   0.28    3.72 ^ _1251_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
   0.07    3.79 v _1252_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.11    3.90 ^ _1253_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.09    3.99 v _1254_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.00    3.99 v timer[0]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           3.99   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ timer[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.14    9.86   library setup time
           9.86   data required time
---------------------------------------------------------
           9.86   data required time
          -3.99   data arrival time
---------------------------------------------------------
           5.87   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: refresh_counter[15]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: refresh_counter[15]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ refresh_counter[15]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.37    0.37 v refresh_counter[15]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.13    0.50 v _1229_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    0.50 v refresh_counter[15]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.50   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ refresh_counter[15]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.50   data arrival time
---------------------------------------------------------
           0.46   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
3.9897

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
5.8731

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
147.206557

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.64e-02   0.00e+00   1.51e-07   1.64e-02  72.9%
Combinational          3.39e-03   2.71e-03   2.87e-07   6.09e-03  27.1%
Clock                  0.00e+00   0.00e+00   7.10e-07   7.10e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.98e-02   2.71e-03   1.15e-06   2.25e-02 100.0%
                          87.9%      12.1%       0.0%
