
ubuntu-preinstalled/ps:     file format elf32-littlearm


Disassembly of section .init:

00003d30 <.init>:
    3d30:	push	{r3, lr}
    3d34:	bl	4ae4 <strspn@plt+0x8ec>
    3d38:	pop	{r3, pc}

Disassembly of section .plt:

00003d3c <dev_to_tty@plt-0x14>:
    3d3c:	push	{lr}		; (str lr, [sp, #-4]!)
    3d40:	ldr	lr, [pc, #4]	; 3d4c <dev_to_tty@plt-0x4>
    3d44:	add	lr, pc, lr
    3d48:	ldr	pc, [lr, #8]!
    3d4c:	andeq	r0, r2, r0, asr #32

00003d50 <dev_to_tty@plt>:
    3d50:	add	ip, pc, #0, 12
    3d54:	add	ip, ip, #32, 20	; 0x20000
    3d58:	ldr	pc, [ip, #64]!	; 0x40

00003d5c <raise@plt>:
    3d5c:	add	ip, pc, #0, 12
    3d60:	add	ip, ip, #32, 20	; 0x20000
    3d64:	ldr	pc, [ip, #56]!	; 0x38

00003d68 <getpwnam@plt>:
    3d68:	add	ip, pc, #0, 12
    3d6c:	add	ip, ip, #32, 20	; 0x20000
    3d70:	ldr	pc, [ip, #48]!	; 0x30

00003d74 <strcmp@plt>:
    3d74:			; <UNDEFINED> instruction: 0xe7fd4778
    3d78:	add	ip, pc, #0, 12
    3d7c:	add	ip, ip, #32, 20	; 0x20000
    3d80:	ldr	pc, [ip, #36]!	; 0x24

00003d84 <__cxa_finalize@plt>:
    3d84:	add	ip, pc, #0, 12
    3d88:	add	ip, ip, #32, 20	; 0x20000
    3d8c:	ldr	pc, [ip, #28]!

00003d90 <readproctab2@plt>:
    3d90:	add	ip, pc, #0, 12
    3d94:	add	ip, ip, #32, 20	; 0x20000
    3d98:	ldr	pc, [ip, #20]!

00003d9c <strtol@plt>:
    3d9c:	add	ip, pc, #0, 12
    3da0:	add	ip, ip, #32, 20	; 0x20000
    3da4:	ldr	pc, [ip, #12]!

00003da8 <strcspn@plt>:
    3da8:	add	ip, pc, #0, 12
    3dac:	add	ip, ip, #32, 20	; 0x20000
    3db0:	ldr	pc, [ip, #4]!

00003db4 <read@plt>:
    3db4:	add	ip, pc, #0, 12
    3db8:	add	ip, ip, #126976	; 0x1f000
    3dbc:	ldr	pc, [ip, #4092]!	; 0xffc

00003dc0 <meminfo@plt>:
    3dc0:	add	ip, pc, #0, 12
    3dc4:	add	ip, ip, #126976	; 0x1f000
    3dc8:	ldr	pc, [ip, #4084]!	; 0xff4

00003dcc <mprotect@plt>:
    3dcc:	add	ip, pc, #0, 12
    3dd0:	add	ip, ip, #126976	; 0x1f000
    3dd4:	ldr	pc, [ip, #4076]!	; 0xfec

00003dd8 <getbtime@plt>:
    3dd8:	add	ip, pc, #0, 12
    3ddc:	add	ip, ip, #126976	; 0x1f000
    3de0:	ldr	pc, [ip, #4068]!	; 0xfe4

00003de4 <free@plt>:
    3de4:	add	ip, pc, #0, 12
    3de8:	add	ip, ip, #126976	; 0x1f000
    3dec:	ldr	pc, [ip, #4060]!	; 0xfdc

00003df0 <ferror@plt>:
    3df0:	add	ip, pc, #0, 12
    3df4:	add	ip, ip, #126976	; 0x1f000
    3df8:	ldr	pc, [ip, #4052]!	; 0xfd4

00003dfc <_exit@plt>:
    3dfc:	add	ip, pc, #0, 12
    3e00:	add	ip, ip, #126976	; 0x1f000
    3e04:	ldr	pc, [ip, #4044]!	; 0xfcc

00003e08 <memcpy@plt>:
    3e08:	add	ip, pc, #0, 12
    3e0c:	add	ip, ip, #126976	; 0x1f000
    3e10:	ldr	pc, [ip, #4036]!	; 0xfc4

00003e14 <execvp@plt>:
    3e14:	add	ip, pc, #0, 12
    3e18:	add	ip, ip, #126976	; 0x1f000
    3e1c:	ldr	pc, [ip, #4028]!	; 0xfbc

00003e20 <mmap64@plt>:
    3e20:	add	ip, pc, #0, 12
    3e24:	add	ip, ip, #126976	; 0x1f000
    3e28:	ldr	pc, [ip, #4020]!	; 0xfb4

00003e2c <signal@plt>:
    3e2c:	add	ip, pc, #0, 12
    3e30:	add	ip, ip, #126976	; 0x1f000
    3e34:	ldr	pc, [ip, #4012]!	; 0xfac

00003e38 <time@plt>:
    3e38:	add	ip, pc, #0, 12
    3e3c:	add	ip, ip, #126976	; 0x1f000
    3e40:	ldr	pc, [ip, #4004]!	; 0xfa4

00003e44 <lookup_wchan@plt>:
    3e44:	add	ip, pc, #0, 12
    3e48:	add	ip, ip, #126976	; 0x1f000
    3e4c:	ldr	pc, [ip, #3996]!	; 0xf9c

00003e50 <select@plt>:
    3e50:	add	ip, pc, #0, 12
    3e54:	add	ip, ip, #126976	; 0x1f000
    3e58:	ldr	pc, [ip, #3988]!	; 0xf94

00003e5c <ctime@plt>:
    3e5c:	add	ip, pc, #0, 12
    3e60:	add	ip, ip, #126976	; 0x1f000
    3e64:	ldr	pc, [ip, #3980]!	; 0xf8c

00003e68 <dcgettext@plt>:
    3e68:			; <UNDEFINED> instruction: 0xe7fd4778
    3e6c:	add	ip, pc, #0, 12
    3e70:	add	ip, ip, #126976	; 0x1f000
    3e74:	ldr	pc, [ip, #3968]!	; 0xf80

00003e78 <__strncpy_chk@plt>:
    3e78:	add	ip, pc, #0, 12
    3e7c:	add	ip, ip, #126976	; 0x1f000
    3e80:	ldr	pc, [ip, #3960]!	; 0xf78

00003e84 <strdup@plt>:
    3e84:	add	ip, pc, #0, 12
    3e88:	add	ip, ip, #126976	; 0x1f000
    3e8c:	ldr	pc, [ip, #3952]!	; 0xf70

00003e90 <__stack_chk_fail@plt>:
    3e90:	add	ip, pc, #0, 12
    3e94:	add	ip, ip, #126976	; 0x1f000
    3e98:	ldr	pc, [ip, #3944]!	; 0xf68

00003e9c <dup@plt>:
    3e9c:	add	ip, pc, #0, 12
    3ea0:	add	ip, ip, #126976	; 0x1f000
    3ea4:	ldr	pc, [ip, #3936]!	; 0xf60

00003ea8 <signal_number_to_name@plt>:
    3ea8:	add	ip, pc, #0, 12
    3eac:	add	ip, ip, #126976	; 0x1f000
    3eb0:	ldr	pc, [ip, #3928]!	; 0xf58

00003eb4 <dlerror@plt>:
    3eb4:	add	ip, pc, #0, 12
    3eb8:	add	ip, ip, #126976	; 0x1f000
    3ebc:	ldr	pc, [ip, #3920]!	; 0xf50

00003ec0 <__fdelt_chk@plt>:
    3ec0:	add	ip, pc, #0, 12
    3ec4:	add	ip, ip, #126976	; 0x1f000
    3ec8:	ldr	pc, [ip, #3912]!	; 0xf48

00003ecc <escape_str@plt>:
    3ecc:	add	ip, pc, #0, 12
    3ed0:	add	ip, ip, #126976	; 0x1f000
    3ed4:	ldr	pc, [ip, #3904]!	; 0xf40

00003ed8 <textdomain@plt>:
    3ed8:	add	ip, pc, #0, 12
    3edc:	add	ip, ip, #126976	; 0x1f000
    3ee0:	ldr	pc, [ip, #3896]!	; 0xf38

00003ee4 <strcasecmp@plt>:
    3ee4:	add	ip, pc, #0, 12
    3ee8:	add	ip, ip, #126976	; 0x1f000
    3eec:	ldr	pc, [ip, #3888]!	; 0xf30

00003ef0 <geteuid@plt>:
    3ef0:	add	ip, pc, #0, 12
    3ef4:	add	ip, ip, #126976	; 0x1f000
    3ef8:	ldr	pc, [ip, #3880]!	; 0xf28

00003efc <perror@plt>:
    3efc:	add	ip, pc, #0, 12
    3f00:	add	ip, ip, #126976	; 0x1f000
    3f04:	ldr	pc, [ip, #3872]!	; 0xf20

00003f08 <sigaction@plt>:
    3f08:	add	ip, pc, #0, 12
    3f0c:	add	ip, ip, #126976	; 0x1f000
    3f10:	ldr	pc, [ip, #3864]!	; 0xf18

00003f14 <uptime@plt>:
    3f14:	add	ip, pc, #0, 12
    3f18:	add	ip, ip, #126976	; 0x1f000
    3f1c:	ldr	pc, [ip, #3856]!	; 0xf10

00003f20 <fwrite@plt>:
    3f20:			; <UNDEFINED> instruction: 0xe7fd4778
    3f24:	add	ip, pc, #0, 12
    3f28:	add	ip, ip, #126976	; 0x1f000
    3f2c:	ldr	pc, [ip, #3844]!	; 0xf04

00003f30 <ioctl@plt>:
    3f30:	add	ip, pc, #0, 12
    3f34:	add	ip, ip, #126976	; 0x1f000
    3f38:	ldr	pc, [ip, #3836]!	; 0xefc

00003f3c <escaped_copy@plt>:
    3f3c:	add	ip, pc, #0, 12
    3f40:	add	ip, ip, #126976	; 0x1f000
    3f44:	ldr	pc, [ip, #3828]!	; 0xef4

00003f48 <dlopen@plt>:
    3f48:	add	ip, pc, #0, 12
    3f4c:	add	ip, ip, #126976	; 0x1f000
    3f50:	ldr	pc, [ip, #3820]!	; 0xeec

00003f54 <__fpending@plt>:
    3f54:	add	ip, pc, #0, 12
    3f58:	add	ip, ip, #126976	; 0x1f000
    3f5c:	ldr	pc, [ip, #3812]!	; 0xee4

00003f60 <numa_init@plt>:
    3f60:	add	ip, pc, #0, 12
    3f64:	add	ip, ip, #126976	; 0x1f000
    3f68:	ldr	pc, [ip, #3804]!	; 0xedc

00003f6c <error@plt>:
    3f6c:	add	ip, pc, #0, 12
    3f70:	add	ip, ip, #126976	; 0x1f000
    3f74:	ldr	pc, [ip, #3796]!	; 0xed4

00003f78 <open64@plt>:
    3f78:	add	ip, pc, #0, 12
    3f7c:	add	ip, ip, #126976	; 0x1f000
    3f80:	ldr	pc, [ip, #3788]!	; 0xecc

00003f84 <getenv@plt>:
    3f84:	add	ip, pc, #0, 12
    3f88:	add	ip, ip, #126976	; 0x1f000
    3f8c:	ldr	pc, [ip, #3780]!	; 0xec4

00003f90 <malloc@plt>:
    3f90:	add	ip, pc, #0, 12
    3f94:	add	ip, ip, #126976	; 0x1f000
    3f98:	ldr	pc, [ip, #3772]!	; 0xebc

00003f9c <error_at_line@plt>:
    3f9c:	add	ip, pc, #0, 12
    3fa0:	add	ip, ip, #126976	; 0x1f000
    3fa4:	ldr	pc, [ip, #3764]!	; 0xeb4

00003fa8 <__libc_start_main@plt>:
    3fa8:	add	ip, pc, #0, 12
    3fac:	add	ip, ip, #126976	; 0x1f000
    3fb0:	ldr	pc, [ip, #3756]!	; 0xeac

00003fb4 <strftime@plt>:
    3fb4:	add	ip, pc, #0, 12
    3fb8:	add	ip, ip, #126976	; 0x1f000
    3fbc:	ldr	pc, [ip, #3748]!	; 0xea4

00003fc0 <localtime@plt>:
    3fc0:	add	ip, pc, #0, 12
    3fc4:	add	ip, ip, #126976	; 0x1f000
    3fc8:	ldr	pc, [ip, #3740]!	; 0xe9c

00003fcc <__gmon_start__@plt>:
    3fcc:	add	ip, pc, #0, 12
    3fd0:	add	ip, ip, #126976	; 0x1f000
    3fd4:	ldr	pc, [ip, #3732]!	; 0xe94

00003fd8 <kill@plt>:
    3fd8:	add	ip, pc, #0, 12
    3fdc:	add	ip, ip, #126976	; 0x1f000
    3fe0:	ldr	pc, [ip, #3724]!	; 0xe8c

00003fe4 <__ctype_b_loc@plt>:
    3fe4:	add	ip, pc, #0, 12
    3fe8:	add	ip, ip, #126976	; 0x1f000
    3fec:	ldr	pc, [ip, #3716]!	; 0xe84

00003ff0 <getpid@plt>:
    3ff0:	add	ip, pc, #0, 12
    3ff4:	add	ip, ip, #126976	; 0x1f000
    3ff8:	ldr	pc, [ip, #3708]!	; 0xe7c

00003ffc <exit@plt>:
    3ffc:	add	ip, pc, #0, 12
    4000:	add	ip, ip, #126976	; 0x1f000
    4004:	ldr	pc, [ip, #3700]!	; 0xe74

00004008 <strtoul@plt>:
    4008:	add	ip, pc, #0, 12
    400c:	add	ip, ip, #126976	; 0x1f000
    4010:	ldr	pc, [ip, #3692]!	; 0xe6c

00004014 <strlen@plt>:
    4014:			; <UNDEFINED> instruction: 0xe7fd4778
    4018:	add	ip, pc, #0, 12
    401c:	add	ip, ip, #126976	; 0x1f000
    4020:	ldr	pc, [ip, #3680]!	; 0xe60

00004024 <strchr@plt>:
    4024:	add	ip, pc, #0, 12
    4028:	add	ip, ip, #126976	; 0x1f000
    402c:	ldr	pc, [ip, #3672]!	; 0xe58

00004030 <readproctab3@plt>:
    4030:	add	ip, pc, #0, 12
    4034:	add	ip, ip, #126976	; 0x1f000
    4038:	ldr	pc, [ip, #3664]!	; 0xe50

0000403c <getpagesize@plt>:
    403c:	add	ip, pc, #0, 12
    4040:	add	ip, ip, #126976	; 0x1f000
    4044:	ldr	pc, [ip, #3656]!	; 0xe48

00004048 <sigfillset@plt>:
    4048:	add	ip, pc, #0, 12
    404c:	add	ip, ip, #126976	; 0x1f000
    4050:	ldr	pc, [ip, #3648]!	; 0xe40

00004054 <__errno_location@plt>:
    4054:	add	ip, pc, #0, 12
    4058:	add	ip, ip, #126976	; 0x1f000
    405c:	ldr	pc, [ip, #3640]!	; 0xe38

00004060 <snprintf@plt>:
    4060:			; <UNDEFINED> instruction: 0xe7fd4778
    4064:	add	ip, pc, #0, 12
    4068:	add	ip, ip, #126976	; 0x1f000
    406c:	ldr	pc, [ip, #3628]!	; 0xe2c

00004070 <__cxa_atexit@plt>:
    4070:			; <UNDEFINED> instruction: 0xe7fd4778
    4074:	add	ip, pc, #0, 12
    4078:	add	ip, ip, #126976	; 0x1f000
    407c:	ldr	pc, [ip, #3616]!	; 0xe20

00004080 <memset@plt>:
    4080:	add	ip, pc, #0, 12
    4084:	add	ip, ip, #126976	; 0x1f000
    4088:	ldr	pc, [ip, #3608]!	; 0xe18

0000408c <strncpy@plt>:
    408c:	add	ip, pc, #0, 12
    4090:	add	ip, ip, #126976	; 0x1f000
    4094:	ldr	pc, [ip, #3600]!	; 0xe10

00004098 <__printf_chk@plt>:
    4098:	add	ip, pc, #0, 12
    409c:	add	ip, ip, #126976	; 0x1f000
    40a0:	ldr	pc, [ip, #3592]!	; 0xe08

000040a4 <write@plt>:
    40a4:	add	ip, pc, #0, 12
    40a8:	add	ip, ip, #126976	; 0x1f000
    40ac:	ldr	pc, [ip, #3584]!	; 0xe00

000040b0 <closeproc@plt>:
    40b0:	add	ip, pc, #0, 12
    40b4:	add	ip, ip, #126976	; 0x1f000
    40b8:	ldr	pc, [ip, #3576]!	; 0xdf8

000040bc <__fprintf_chk@plt>:
    40bc:			; <UNDEFINED> instruction: 0xe7fd4778
    40c0:	add	ip, pc, #0, 12
    40c4:	add	ip, ip, #126976	; 0x1f000
    40c8:	ldr	pc, [ip, #3564]!	; 0xdec

000040cc <fclose@plt>:
    40cc:	add	ip, pc, #0, 12
    40d0:	add	ip, ip, #126976	; 0x1f000
    40d4:	ldr	pc, [ip, #3556]!	; 0xde4

000040d8 <get_pid_digits@plt>:
    40d8:	add	ip, pc, #0, 12
    40dc:	add	ip, ip, #126976	; 0x1f000
    40e0:	ldr	pc, [ip, #3548]!	; 0xddc

000040e4 <pipe@plt>:
    40e4:	add	ip, pc, #0, 12
    40e8:	add	ip, ip, #126976	; 0x1f000
    40ec:	ldr	pc, [ip, #3540]!	; 0xdd4

000040f0 <look_up_our_self@plt>:
    40f0:	add	ip, pc, #0, 12
    40f4:	add	ip, ip, #126976	; 0x1f000
    40f8:	ldr	pc, [ip, #3532]!	; 0xdcc

000040fc <escape_command@plt>:
    40fc:	add	ip, pc, #0, 12
    4100:	add	ip, ip, #126976	; 0x1f000
    4104:	ldr	pc, [ip, #3524]!	; 0xdc4

00004108 <setlocale@plt>:
    4108:	add	ip, pc, #0, 12
    410c:	add	ip, ip, #126976	; 0x1f000
    4110:	ldr	pc, [ip, #3516]!	; 0xdbc

00004114 <fork@plt>:
    4114:	add	ip, pc, #0, 12
    4118:	add	ip, ip, #126976	; 0x1f000
    411c:	ldr	pc, [ip, #3508]!	; 0xdb4

00004120 <strrchr@plt>:
    4120:	add	ip, pc, #0, 12
    4124:	add	ip, ip, #126976	; 0x1f000
    4128:	ldr	pc, [ip, #3500]!	; 0xdac

0000412c <readproc@plt>:
    412c:	add	ip, pc, #0, 12
    4130:	add	ip, ip, #126976	; 0x1f000
    4134:	ldr	pc, [ip, #3492]!	; 0xda4

00004138 <openproc@plt>:
    4138:	add	ip, pc, #0, 12
    413c:	add	ip, ip, #126976	; 0x1f000
    4140:	ldr	pc, [ip, #3484]!	; 0xd9c

00004144 <qsort@plt>:
    4144:	add	ip, pc, #0, 12
    4148:	add	ip, ip, #126976	; 0x1f000
    414c:	ldr	pc, [ip, #3476]!	; 0xd94

00004150 <strpbrk@plt>:
    4150:	add	ip, pc, #0, 12
    4154:	add	ip, ip, #126976	; 0x1f000
    4158:	ldr	pc, [ip, #3468]!	; 0xd8c

0000415c <bindtextdomain@plt>:
    415c:	add	ip, pc, #0, 12
    4160:	add	ip, ip, #126976	; 0x1f000
    4164:	ldr	pc, [ip, #3460]!	; 0xd84

00004168 <escape_strlist@plt>:
    4168:	add	ip, pc, #0, 12
    416c:	add	ip, ip, #126976	; 0x1f000
    4170:	ldr	pc, [ip, #3452]!	; 0xd7c

00004174 <__xstat64@plt>:
    4174:	add	ip, pc, #0, 12
    4178:	add	ip, ip, #126976	; 0x1f000
    417c:	ldr	pc, [ip, #3444]!	; 0xd74

00004180 <isatty@plt>:
    4180:	add	ip, pc, #0, 12
    4184:	add	ip, ip, #126976	; 0x1f000
    4188:	ldr	pc, [ip, #3436]!	; 0xd6c

0000418c <fputs@plt>:
    418c:	add	ip, pc, #0, 12
    4190:	add	ip, ip, #126976	; 0x1f000
    4194:	ldr	pc, [ip, #3428]!	; 0xd64

00004198 <strncmp@plt>:
    4198:	add	ip, pc, #0, 12
    419c:	add	ip, ip, #126976	; 0x1f000
    41a0:	ldr	pc, [ip, #3420]!	; 0xd5c

000041a4 <abort@plt>:
    41a4:	add	ip, pc, #0, 12
    41a8:	add	ip, ip, #126976	; 0x1f000
    41ac:	ldr	pc, [ip, #3412]!	; 0xd54

000041b0 <close@plt>:
    41b0:	add	ip, pc, #0, 12
    41b4:	add	ip, ip, #126976	; 0x1f000
    41b8:	ldr	pc, [ip, #3404]!	; 0xd4c

000041bc <dlsym@plt>:
    41bc:	add	ip, pc, #0, 12
    41c0:	add	ip, ip, #126976	; 0x1f000
    41c4:	ldr	pc, [ip, #3396]!	; 0xd44

000041c8 <procps_linux_version@plt>:
    41c8:	add	ip, pc, #0, 12
    41cc:	add	ip, ip, #126976	; 0x1f000
    41d0:	ldr	pc, [ip, #3388]!	; 0xd3c

000041d4 <getgrnam@plt>:
    41d4:	add	ip, pc, #0, 12
    41d8:	add	ip, ip, #126976	; 0x1f000
    41dc:	ldr	pc, [ip, #3380]!	; 0xd34

000041e0 <readtask@plt>:
    41e0:	add	ip, pc, #0, 12
    41e4:	add	ip, ip, #126976	; 0x1f000
    41e8:	ldr	pc, [ip, #3372]!	; 0xd2c

000041ec <__snprintf_chk@plt>:
    41ec:	add	ip, pc, #0, 12
    41f0:	add	ip, ip, #126976	; 0x1f000
    41f4:	ldr	pc, [ip, #3364]!	; 0xd24

000041f8 <strspn@plt>:
    41f8:	add	ip, pc, #0, 12
    41fc:	add	ip, ip, #126976	; 0x1f000
    4200:	ldr	pc, [ip, #3356]!	; 0xd1c

Disassembly of section .text:

00004208 <.text>:
    4208:			; <UNDEFINED> instruction: 0x2794f8df
    420c:			; <UNDEFINED> instruction: 0x3794f8df
    4210:	push	{r1, r3, r4, r5, r6, sl, lr}
    4214:	ldrshtlt	r4, [r9], r0
    4218:			; <UNDEFINED> instruction: 0x460f58d3
    421c:			; <UNDEFINED> instruction: 0x6788f8df
    4220:	ldmdavs	fp, {r7, r9, sl, lr}
    4224:			; <UNDEFINED> instruction: 0xf04f9337
    4228:			; <UNDEFINED> instruction: 0xf8df0300
    422c:	ldrbtmi	r3, [lr], #-1920	; 0xfffff880
    4230:			; <UNDEFINED> instruction: 0xf00958f0
    4234:	ldmdavs	r8!, {r0, r1, r2, r6, r8, fp, ip, sp, lr, pc}
    4238:			; <UNDEFINED> instruction: 0xf7ff212f
    423c:			; <UNDEFINED> instruction: 0xf8dfef72
    4240:	ldmpl	r2!, {r4, r5, r6, r8, r9, sl, ip, sp}^
    4244:	andsvs	r1, r0, r3, asr #24
    4248:			; <UNDEFINED> instruction: 0xf0002800
    424c:			; <UNDEFINED> instruction: 0xf8df8218
    4250:	andcs	r1, r6, r4, ror #14
    4254:			; <UNDEFINED> instruction: 0x4760f8df
    4258:	ldrbtmi	sl, [r9], #-3348	; 0xfffff2ec
    425c:	ldrbtmi	r6, [ip], #-19	; 0xffffffed
    4260:	svc	0x0052f7ff
    4264:	smmlsne	r4, pc, r8, pc	; <UNPREDICTABLE>
    4268:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    426c:	svc	0x0076f7ff
    4270:			; <UNDEFINED> instruction: 0xf7ff4620
    4274:	blge	57fb44 <strspn@plt+0x57b94c>
    4278:	smlabbcs	r0, r8, r2, r2
    427c:	ldrcs	r4, [pc], #-1560	; 4284 <strspn@plt+0x8c>
    4280:	mrc	7, 7, APSR_nzcv, cr14, cr15, {7}
    4284:			; <UNDEFINED> instruction: 0x2738f8df
    4288:	andsls	r4, r4, #2046820352	; 0x7a000000
    428c:	mrc	7, 6, APSR_nzcv, cr12, cr15, {7}
    4290:	ldmdale	r0, {r2, r3, r4, sl, fp, sp}
    4294:			; <UNDEFINED> instruction: 0xf004e8df
    4298:	ldrne	r0, [r4], #-3860	; 0xfffff0ec
    429c:	svceq	0x000f0f0f
    42a0:	svceq	0x000f140f
    42a4:	svceq	0x000f0f0f
    42a8:	ldrne	r0, [r4], #-3855	; 0xfffff0f1
    42ac:	svceq	0x00140f14
    42b0:	strne	r0, [pc], #-3855	; 42b8 <strspn@plt+0xc0>
    42b4:	andcs	r0, r0, #20
    42b8:	strtmi	r4, [r0], -r9, lsr #12
    42bc:	mcr	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    42c0:	rscle	r3, r5, #256	; 0x100
    42c4:			; <UNDEFINED> instruction: 0xffd8f000
    42c8:			; <UNDEFINED> instruction: 0x46404639
    42cc:	stc2l	0, cr15, [r2], #-24	; 0xffffffe8
    42d0:	usatcc	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    42d4:	ldrmi	r2, [r0], -r0, lsl #4
    42d8:	movwls	r5, #6387	; 0x18f3
    42dc:			; <UNDEFINED> instruction: 0xb1ab681b
    42e0:	andcc	r6, r1, #14221312	; 0xd90000
    42e4:	stmdbcs	pc, {r0, r1, r3, r4, fp, sp, lr}	; <UNPREDICTABLE>
    42e8:	andcc	fp, r1, r8, lsl #30
    42ec:	mvnsle	r2, r0, lsl #22
    42f0:	vsub.i8	d2, d0, d1
    42f4:	addmi	r8, r2, #56, 6	; 0xe0000000
    42f8:	andcs	fp, r0, #212, 30	; 0x350
    42fc:	andeq	pc, r1, #0
    4300:			; <UNDEFINED> instruction: 0xf0402a00
    4304:	stmdacs	r0, {r2, r5, r8, r9, pc}
    4308:	msrhi	CPSR_, r0, asr #32
    430c:	ssatcs	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    4310:	ssatcc	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    4314:	andge	pc, r2, r6, asr r8	; <UNPREDICTABLE>
    4318:	andlt	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    431c:	ldc2	0, cr15, [sl], #16
    4320:	ssatcs	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    4324:	ssatcc	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    4328:	ldmpl	r1!, {r1, r4, r5, r7, fp, ip, lr}^
    432c:	stmdavs	ip, {r0, r1, r4, fp, sp, lr}
    4330:	tstls	r0, r2, lsl #22
    4334:	bichi	pc, sp, r0
    4338:			; <UNDEFINED> instruction: 0xf0002b01
    433c:	stfcsd	f0, [r0], {40}	; 0x28
    4340:	msrhi	CPSR_sc, r0
    4344:	andcs	r4, r0, r3, lsr #12
    4348:			; <UNDEFINED> instruction: 0x4619685a
    434c:	ldmdavc	r2, {r0, r1, r3, r4, fp, sp, lr}
    4350:	stmvs	sl, {r1, r4, r8, ip, sp, pc}
    4354:	andcc	fp, r1, r2, lsl #2
    4358:	mvnsle	r2, r0, lsl #22
    435c:			; <UNDEFINED> instruction: 0xf0002800
    4360:			; <UNDEFINED> instruction: 0xf8df8116
    4364:			; <UNDEFINED> instruction: 0xf8563674
    4368:			; <UNDEFINED> instruction: 0xf8d99003
    436c:	ldrbeq	r3, [fp, #-0]
    4370:	tsthi	pc, r0, lsl #2	; <UNPREDICTABLE>
    4374:			; <UNDEFINED> instruction: 0x3664f8df
    4378:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    437c:			; <UNDEFINED> instruction: 0xf8df4401
    4380:	ldrbtmi	r3, [fp], #-1632	; 0xfffff9a0
    4384:	blcs	1e4f8 <strspn@plt+0x1a300>
    4388:	subhi	pc, r5, #0
    438c:	ldmdbvs	sl, {sp}
    4390:	tstmi	r0, #1769472	; 0x1b0000
    4394:	mvnsle	r2, r0, lsl #22
    4398:			; <UNDEFINED> instruction: 0x3648f8df
    439c:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    43a0:			; <UNDEFINED> instruction: 0xf0002b00
    43a4:	tstcs	r0, r6, lsr r2
    43a8:	ldmdavs	fp, {r1, r3, r4, r8, fp, sp, lr}
    43ac:	blcs	14ff8 <strspn@plt+0x10e00>
    43b0:			; <UNDEFINED> instruction: 0xf8dbd1fa
    43b4:	stccs	0, cr5, [r0, #-0]
    43b8:	eorhi	pc, r9, #0
    43bc:	andcs	r4, r0, #45088768	; 0x2b00000
    43c0:	ldmdavs	fp, {r2, r3, r4, r8, fp, sp, lr}
    43c4:	blcs	15054 <strspn@plt+0x10e5c>
    43c8:			; <UNDEFINED> instruction: 0xf8dfd1fa
    43cc:	vmin.s8	d20, d0, d12
    43d0:			; <UNDEFINED> instruction: 0xf8df3707
    43d4:	andmi	r3, pc, r8, lsl r6	; <UNPREDICTABLE>
    43d8:	vld3.16	{d4-d6}, [r1 :256], ip
    43dc:	teqmi	r8, #1073741840	; 0x40000010
    43e0:	tsteq	r3, r1, lsr #32	; <UNPREDICTABLE>
    43e4:	stmib	r4, {r1, r5, r6, r7, sp, lr}^
    43e8:	ldmpl	r3!, {r2, r8}^
    43ec:			; <UNDEFINED> instruction: 0xb12b681b
    43f0:	addvc	pc, r0, r0, lsr #8
    43f4:	addvc	pc, r0, #570425344	; 0x22000000
    43f8:	andcs	lr, r3, r4, asr #19
    43fc:	ldrbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    4400:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    4404:			; <UNDEFINED> instruction: 0xf8dfb953
    4408:	ldrbtmi	r0, [r8], #-1516	; 0xfffffa14
    440c:	andcc	lr, r3, #208, 18	; 0x340000
    4410:	andeq	pc, r2, #34	; 0x22
    4414:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
    4418:	sbcvs	r6, r3, r2, lsl #2
    441c:	ldrbcs	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    4420:	ldmdbvs	r3, {r1, r3, r4, r5, r6, sl, lr}
    4424:	svclt	0x004205dc
    4428:	orrvc	pc, r0, #587202560	; 0x23000000
    442c:	movwne	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    4430:			; <UNDEFINED> instruction: 0xf8df6113
    4434:	ldmpl	r3!, {r3, r6, r7, r8, sl, ip, sp}^
    4438:	cmplt	r3, fp, lsl r8
    443c:	strbcs	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    4440:	ldmdbvs	r3, {r1, r3, r4, r5, r6, sl, lr}
    4444:	svclt	0x00440798
    4448:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    444c:			; <UNDEFINED> instruction: 0xf8d96113
    4450:	ldreq	r3, [pc, #-0]	; 4458 <strspn@plt+0x260>
    4454:			; <UNDEFINED> instruction: 0xf8dfd506
    4458:	ldrbtmi	r2, [sl], #-1452	; 0xfffffa54
    445c:	vst2.32	{d22,d24}, [r3 :64], r3
    4460:	orrsvs	r5, r3, r0, lsl #6
    4464:	streq	pc, [r0, #2271]!	; 0x8df
    4468:	ldrdcc	pc, [r0], -sl
    446c:	tstmi	sp, #120, 8	; 0x78000000
    4470:	andmi	lr, r3, #208, 18	; 0x340000
    4474:	b	109ea7c <strspn@plt+0x109a884>
    4478:	b	1044c90 <strspn@plt+0x1040a98>
    447c:	b	104488c <strspn@plt+0x1040694>
    4480:			; <UNDEFINED> instruction: 0xf0410100
    4484:			; <UNDEFINED> instruction: 0xf0000460
    4488:	strtmi	r8, [r0], -sl, asr #2
    448c:	mrc	7, 2, APSR_nzcv, cr4, cr15, {7}
    4490:	stmdacs	r0, {r2, r9, sl, lr}
    4494:	rsbshi	pc, r9, #0
    4498:	ldrdcc	pc, [r0], -r9
    449c:			; <UNDEFINED> instruction: 0xf140051d
    44a0:	strmi	r8, [r1], -r4, ror #1
    44a4:	strbeq	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    44a8:			; <UNDEFINED> instruction: 0xf7ff4478
    44ac:			; <UNDEFINED> instruction: 0xf8dfedc2
    44b0:	stmdavs	r2, {r5, r6, r8, sl, ip, sp}
    44b4:	ldrbtmi	r6, [fp], #-2245	; 0xfffff73b
    44b8:	orrslt	r6, r5, #26
    44bc:	ldrdcc	pc, [r0], -sl
    44c0:			; <UNDEFINED> instruction: 0xf0402b00
    44c4:			; <UNDEFINED> instruction: 0xf8df810e
    44c8:	andcs	r7, r4, #76, 10	; 0x13000000
    44cc:	strbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    44d0:	ldrbtmi	r4, [pc], #-1577	; 44d8 <strspn@plt+0x2e0>
    44d4:	ldrbtmi	r1, [fp], #-3694	; 0xfffff192
    44d8:			; <UNDEFINED> instruction: 0xf7ff6838
    44dc:			; <UNDEFINED> instruction: 0xf8daee34
    44e0:	blcs	104e8 <strspn@plt+0xc2f0>
    44e4:	sbchi	pc, sp, r0
    44e8:	stmeq	r5, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    44ec:			; <UNDEFINED> instruction: 0x46aa46b1
    44f0:			; <UNDEFINED> instruction: 0x46536839
    44f4:	andeq	lr, r8, #1024	; 0x400
    44f8:	eorne	pc, r9, r1, asr r8	; <UNPREDICTABLE>
    44fc:			; <UNDEFINED> instruction: 0xf852684e
    4500:	stmdavs	sp!, {r2, r8, sl, fp, ip, lr}
    4504:			; <UNDEFINED> instruction: 0xd00642b5
    4508:	mvnsle	r3, r1, lsl #22
    450c:			; <UNDEFINED> instruction: 0x4651461a
    4510:			; <UNDEFINED> instruction: 0xf0004648
    4514:			; <UNDEFINED> instruction: 0xf1b9fbc7
    4518:	rscle	r0, r9, #16384	; 0x4000
    451c:			; <UNDEFINED> instruction: 0xf7ff4620
    4520:	blls	3fc48 <strspn@plt+0x3ba50>
    4524:	rscscc	pc, pc, pc, asr #32
    4528:			; <UNDEFINED> instruction: 0xf0046819
    452c:			; <UNDEFINED> instruction: 0xf8dffa27
    4530:			; <UNDEFINED> instruction: 0xf8df24ec
    4534:	ldrbtmi	r3, [sl], #-1136	; 0xfffffb90
    4538:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    453c:	subsmi	r9, sl, r7, lsr fp
    4540:	andhi	pc, r3, #64	; 0x40
    4544:	eorslt	r2, r9, r0
    4548:	svchi	0x00f0e8bd
    454c:	ldrbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4550:	andge	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    4554:	ldrdcc	pc, [r0], -sl
    4558:			; <UNDEFINED> instruction: 0xf0402b00
    455c:			; <UNDEFINED> instruction: 0xf8df820a
    4560:			; <UNDEFINED> instruction: 0xf856346c
    4564:			; <UNDEFINED> instruction: 0xf8dbb003
    4568:	blcs	10570 <strspn@plt+0xc378>
    456c:	andhi	pc, r7, #64	; 0x40
    4570:	strtcc	pc, [ip], #2271	; 0x8df
    4574:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    4578:			; <UNDEFINED> instruction: 0xf43f2b00
    457c:			; <UNDEFINED> instruction: 0xf8dfaecf
    4580:	subcs	r0, r1, #164, 8	; 0xa4000000
    4584:	strtcc	pc, [r0], #2271	; 0x8df
    4588:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    458c:			; <UNDEFINED> instruction: 0xf8dfe1e4
    4590:			; <UNDEFINED> instruction: 0xf04f349c
    4594:	ldmpl	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
    4598:			; <UNDEFINED> instruction: 0xf8df601a
    459c:			; <UNDEFINED> instruction: 0xf856343c
    45a0:			; <UNDEFINED> instruction: 0xf8d99003
    45a4:	ldrbeq	r3, [sp, #-0]
    45a8:	mcrge	5, 7, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
    45ac:			; <UNDEFINED> instruction: 0xf0002c00
    45b0:			; <UNDEFINED> instruction: 0xf8df8134
    45b4:	cfstrsge	mvf3, [ip, #-496]	; 0xfffffe10
    45b8:	ldrbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    45bc:	ldrbtmi	sl, [fp], #-3844	; 0xfffff0fc
    45c0:	bls	becfc <strspn@plt+0xbab04>
    45c4:			; <UNDEFINED> instruction: 0x4699447a
    45c8:	mul	ip, r2, r6
    45cc:	svcpl	0x0080f1b3
    45d0:			; <UNDEFINED> instruction: 0xf8dfd12a
    45d4:	andcs	r3, r0, #100, 8	; 0x64000000
    45d8:	strdvs	r5, [r2, -r3]!
    45dc:	stmdavs	r3!, {r0, r1, r5, r7, sp, lr}
    45e0:	orrlt	r4, r3, #40894464	; 0x2700000
    45e4:	eorcs	r4, r0, ip, lsl r6
    45e8:			; <UNDEFINED> instruction: 0xf7ff46a8
    45ec:	stmdavs	r1!, {r1, r4, r6, r7, sl, fp, sp, lr, pc}^
    45f0:	stmiavs	r3!, {r1, r5, r7, fp, sp, lr}^
    45f4:	stmdavs	r0!, {r0, r2, r9, sl, lr}
    45f8:	stmia	ip!, {r2, r3, r5, r7, r9, sl, lr}
    45fc:	stmibvs	r3!, {r0, r1, r2, r3}^
    4600:	stmdbvs	r1!, {r5, r8, fp, sp, lr}^
    4604:	stmia	ip!, {r1, r5, r7, r8, fp, sp, lr}
    4608:	stmibvs	r3!, {r0, r1, r2, r3}
    460c:			; <UNDEFINED> instruction: 0xf003603c
    4610:			; <UNDEFINED> instruction: 0xf8c84370
    4614:			; <UNDEFINED> instruction: 0xf1b35000
    4618:	eorle	r5, r0, r0, lsl #30
    461c:			; <UNDEFINED> instruction: 0xf103d9d6
    4620:			; <UNDEFINED> instruction: 0xf0134340
    4624:	sbcsle	r4, sl, r0, lsr pc
    4628:	strbmi	r2, [r9], -r5, lsl #4
    462c:	strtmi	r2, [r7], -r0
    4630:	ldc	7, cr15, [ip], {255}	; 0xff
    4634:	orrvc	pc, r8, pc, asr #8
    4638:	ldrbmi	r4, [r0], -r2, lsl #12
    463c:			; <UNDEFINED> instruction: 0xf8a6f001
    4640:	blcs	1e6d4 <strspn@plt+0x1a4dc>
    4644:	ldmib	sp, {r1, r2, r3, r6, r7, r8, ip, lr, pc}^
    4648:	movwcs	r9, #2562	; 0xa02
    464c:	eorvs	r6, r3, fp, lsr #32
    4650:	stmdbls	r4, {r1, r3, r4, r5, r6, r7, r8, r9, fp, lr}
    4654:	ldrbtmi	r9, [fp], #-2572	; 0xfffff5f4
    4658:	andne	lr, r1, #3194880	; 0x30c000
    465c:	blmi	ffdbe0a0 <strspn@plt+0xffdb9ea8>
    4660:	ldmpl	r3!, {r9, sp}^
    4664:	adcvs	r6, fp, sl, lsr #2
    4668:			; <UNDEFINED> instruction: 0x4602e7b9
    466c:			; <UNDEFINED> instruction: 0xf64b48f4
    4670:			; <UNDEFINED> instruction: 0xf6cd61af
    4674:	ldrbtmi	r6, [r8], #-429	; 0xfffffe53
    4678:	bl	fe2c267c <strspn@plt+0xfe2be484>
    467c:	ldmdavs	fp!, {r0, r1, r2, r4, r8, r9, sl, sp, lr, pc}
    4680:			; <UNDEFINED> instruction: 0xf8dfe5e5
    4684:	ldmdavs	sp!, {r6, r7, r8, r9, pc}
    4688:	ldrbtmi	r4, [r8], #4079	; 0xfef
    468c:	beq	840ab4 <strspn@plt+0x83c8bc>
    4690:	and	r4, r6, pc, ror r4
    4694:	ldrle	r0, [r4], #-1433	; 0xfffffa67
    4698:	strcc	r3, [r4, #-3585]	; 0xfffff1ff
    469c:			; <UNDEFINED> instruction: 0xf43f1c72
    46a0:			; <UNDEFINED> instruction: 0xf8d9af3d
    46a4:	ldrbeq	r3, [r8]
    46a8:	ldmdavs	r9!, {r2, r4, r5, r6, r7, r8, sl, ip, lr, pc}^
    46ac:			; <UNDEFINED> instruction: 0xf0046828
    46b0:			; <UNDEFINED> instruction: 0xf8d9f965
    46b4:	strb	r3, [sp, r0]!
    46b8:	ldrdne	pc, [r8], -r8
    46bc:			; <UNDEFINED> instruction: 0xf0044650
    46c0:	stmdavs	r9!, {r0, r2, r3, r4, r6, r8, fp, ip, sp, lr, pc}
    46c4:			; <UNDEFINED> instruction: 0x46204652
    46c8:	stc	7, cr15, [sl, #1020]	; 0x3fc
    46cc:	mvnsle	r2, r0, lsl #16
    46d0:	bmi	ff7be660 <strspn@plt+0xff7ba468>
    46d4:	ldmpl	r1!, {r1, r2, r3, r4, r6, r7, r8, r9, fp, lr}
    46d8:	stmdavs	fp, {r1, r4, r5, r6, r7, fp, ip, lr}
    46dc:	andsvs	r3, r3, r1, lsl #22
    46e0:			; <UNDEFINED> instruction: 0xf8dbe75b
    46e4:	svccs	0x00007000
    46e8:	addshi	pc, sl, r0
    46ec:	ldrbtmi	r4, [r8], #-2265	; 0xfffff727
    46f0:			; <UNDEFINED> instruction: 0xf8f4f004
    46f4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    46f8:	tsthi	r6, r0	; <UNPREDICTABLE>
    46fc:			; <UNDEFINED> instruction: 0xf7ff2014
    4700:	ldmvs	lr!, {r3, r6, sl, fp, sp, lr, pc}^
    4704:	tstcs	r0, sl, ror r9
    4708:	ldrdcc	pc, [r0], -fp
    470c:	teqcs	pc, r1, lsl #1
    4710:	stmib	r0, {r1, r2, r6, sp, lr}^
    4714:	andvs	r1, r3, r3, lsl #4
    4718:	andeq	pc, r0, fp, asr #17
    471c:	blls	7e270 <strspn@plt+0x7a078>
    4720:			; <UNDEFINED> instruction: 0xb127681f
    4724:	blcs	3deb18 <strspn@plt+0x3da920>
    4728:	sbcshi	pc, r1, r0
    472c:	strtmi	r4, [r0], -pc, lsr #12
    4730:			; <UNDEFINED> instruction: 0xf7ff4639
    4734:	strmi	lr, [r4], -r2, lsl #26
    4738:			; <UNDEFINED> instruction: 0xf0002800
    473c:			; <UNDEFINED> instruction: 0xf8d980f0
    4740:	vst4.8	{d3-d6}, [r3], r0
    4744:			; <UNDEFINED> instruction: 0xf5b36330
    4748:			; <UNDEFINED> instruction: 0xf0007f40
    474c:	ldmdale	r1!, {r0, r1, r4, r7, pc}
    4750:	svcvc	0x0080f5b3
    4754:			; <UNDEFINED> instruction: 0xf5b3d07e
    4758:	tstle	r4, r0, lsl #30
    475c:			; <UNDEFINED> instruction: 0xf8df4dbe
    4760:	ldrbtmi	r8, [sp], #-764	; 0xfffffd04
    4764:			; <UNDEFINED> instruction: 0xf50544f8
    4768:			; <UNDEFINED> instruction: 0xf508754e
    476c:	and	r6, r4, sl, asr #13
    4770:	strtmi	r4, [r9], r8, lsr #12
    4774:	blx	1540796 <strspn@plt+0x153c59e>
    4778:	strtmi	fp, [r9], -r0, lsr #19
    477c:			; <UNDEFINED> instruction: 0xf7ff4620
    4780:	stmdacs	r0, {r1, r2, r4, r6, r7, sl, fp, sp, lr, pc}
    4784:			; <UNDEFINED> instruction: 0x4620d1f4
    4788:	ldc	7, cr15, [r2], {255}	; 0xff
    478c:			; <UNDEFINED> instruction: 0xf43f2f00
    4790:	ldrtmi	sl, [r8], -r8, asr #29
    4794:	bl	9c2798 <strspn@plt+0x9be5a0>
    4798:			; <UNDEFINED> instruction: 0xf8d8e6c3
    479c:	ldrtmi	r1, [r0], -r8
    47a0:			; <UNDEFINED> instruction: 0xf8ecf004
    47a4:			; <UNDEFINED> instruction: 0x46494632
    47a8:			; <UNDEFINED> instruction: 0xf7ff4620
    47ac:	stmdacs	r0, {r1, r3, r4, r8, sl, fp, sp, lr, pc}
    47b0:			; <UNDEFINED> instruction: 0xe7e2d1f3
    47b4:	svcvs	0x0010f5b3
    47b8:			; <UNDEFINED> instruction: 0xf8dfd1e5
    47bc:			; <UNDEFINED> instruction: 0xf8df92a4
    47c0:	ldrbtmi	r8, [r9], #676	; 0x2a4
    47c4:			; <UNDEFINED> instruction: 0xf50944f8
    47c8:			; <UNDEFINED> instruction: 0xf508794e
    47cc:	strbmi	r6, [r9], -sl, asr #13
    47d0:			; <UNDEFINED> instruction: 0xf7ff4620
    47d4:	stmdacs	r0, {r2, r3, r5, r7, sl, fp, sp, lr, pc}
    47d8:			; <UNDEFINED> instruction: 0x464dd0d5
    47dc:			; <UNDEFINED> instruction: 0x46294632
    47e0:			; <UNDEFINED> instruction: 0xf7ff4620
    47e4:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    47e8:			; <UNDEFINED> instruction: 0x4628d0f1
    47ec:	blx	64080e <strspn@plt+0x63c616>
    47f0:	rscsle	r2, r3, r0, lsl #16
    47f4:	ldrdne	pc, [r8], -r8
    47f8:			; <UNDEFINED> instruction: 0xf0044630
    47fc:			; <UNDEFINED> instruction: 0x4632f8bf
    4800:	strtmi	r4, [r0], -r9, lsr #12
    4804:	stcl	7, cr15, [ip], #1020	; 0x3fc
    4808:	mvnle	r2, r0, lsl #16
    480c:			; <UNDEFINED> instruction: 0x462ae7df
    4810:			; <UNDEFINED> instruction: 0x4619e5db
    4814:	ldrmi	lr, [r8], -sp, asr #11
    4818:	cfstr32ge	mvfx14, [ip, #-760]	; 0xfffffd08
    481c:	ldr	sl, [r4, -r4, lsl #24]
    4820:	ldrbtmi	r4, [r8], #-2193	; 0xfffff76f
    4824:			; <UNDEFINED> instruction: 0xf85af004
    4828:	stmdacs	r0, {r7, r9, sl, lr}
    482c:	adcshi	pc, r2, r0
    4830:			; <UNDEFINED> instruction: 0xf7ff2014
    4834:			; <UNDEFINED> instruction: 0xf8d8ebae
    4838:			; <UNDEFINED> instruction: 0xf8d8100c
    483c:			; <UNDEFINED> instruction: 0xf8db2014
    4840:	addvs	r3, r7, r0
    4844:	subvs	r2, r1, pc, lsr r7
    4848:	andvc	lr, r3, #192, 18	; 0x300000
    484c:			; <UNDEFINED> instruction: 0xf8cb6003
    4850:	strb	r0, [fp, -r0]
    4854:	ldrbtmi	r4, [lr], #-3717	; 0xfffff17b
    4858:	strbvc	pc, [lr, #-1286]	; 0xfffffafa	; <UNPREDICTABLE>
    485c:	strtmi	lr, [r8], -r3
    4860:	blx	ff7c0880 <strspn@plt+0xff7bc688>
    4864:	strtmi	fp, [r9], -r8, asr #19
    4868:			; <UNDEFINED> instruction: 0xf7ff4620
    486c:	stmdacs	r0, {r5, r6, sl, fp, sp, lr, pc}
    4870:			; <UNDEFINED> instruction: 0xe788d1f5
    4874:	ldrsbhi	pc, [r8, #143]!	; 0x8f	; <UNPREDICTABLE>
    4878:	ldrbtmi	r4, [r8], #3710	; 0xe7e
    487c:			; <UNDEFINED> instruction: 0xf508447e
    4880:	and	r7, r3, lr, asr #10
    4884:			; <UNDEFINED> instruction: 0xf0064628
    4888:	ldmdblt	r8, {r0, r1, r3, r6, r7, r9, fp, ip, sp, lr, pc}^
    488c:	strtmi	r4, [r0], -r9, lsr #12
    4890:	mcrr	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    4894:	mvnsle	r2, r0, lsl #16
    4898:	ldmdavs	r1!, {r0, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    489c:			; <UNDEFINED> instruction: 0xf0044628
    48a0:	strb	pc, [r0, sp, ror #16]!	; <UNPREDICTABLE>
    48a4:	ldrdne	pc, [r4], -r8
    48a8:			; <UNDEFINED> instruction: 0xf0044628
    48ac:			; <UNDEFINED> instruction: 0xf506f867
    48b0:	strtmi	r6, [sl], sl, asr #19
    48b4:	ldmvs	r1!, {r0, r1, sp, lr, pc}
    48b8:			; <UNDEFINED> instruction: 0xf0044648
    48bc:			; <UNDEFINED> instruction: 0x464af85f
    48c0:			; <UNDEFINED> instruction: 0x46204651
    48c4:	stc	7, cr15, [ip], {255}	; 0xff
    48c8:	mvnsle	r2, r0, lsl #16
    48cc:	ldmvs	r8!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    48d0:	strpl	pc, [r3], #1089	; 0x441
    48d4:			; <UNDEFINED> instruction: 0xf7ff0080
    48d8:			; <UNDEFINED> instruction: 0x4602eb5c
    48dc:			; <UNDEFINED> instruction: 0xf06fb178
    48e0:	and	r4, r7, ip, ror r0
    48e4:	ldmdavs	r9!, {r0, r1, r3, r4, r6, r8, r9, fp, ip}^
    48e8:	orrseq	r4, fp, r3, lsl #8
    48ec:			; <UNDEFINED> instruction: 0xf84258cb
    48f0:	strcc	r3, [r1, #-37]	; 0xffffffdb
    48f4:	adcmi	r6, fp, #12255232	; 0xbb0000
    48f8:			; <UNDEFINED> instruction: 0x4617dcf4
    48fc:	ldmdbmi	lr, {r0, r1, r2, r4, r8, r9, sl, sp, lr, pc}^
    4900:	blmi	124d11c <strspn@plt+0x1248f24>
    4904:	ldmpl	r3!, {r0, r3, r4, r5, r6, sl, lr}^
    4908:			; <UNDEFINED> instruction: 0xf7ff681c
    490c:			; <UNDEFINED> instruction: 0x2101eab0
    4910:	strtmi	r4, [r0], -r2, lsl #12
    4914:	bl	ff542918 <strspn@plt+0xff53e720>
    4918:			; <UNDEFINED> instruction: 0xf7ff2001
    491c:	ldmdbmi	r7, {r4, r5, r6, r8, r9, fp, sp, lr, pc}^
    4920:	blmi	104d13c <strspn@plt+0x1048f44>
    4924:			; <UNDEFINED> instruction: 0xe7ee4479
    4928:	andcs	r4, r5, #64512	; 0xfc00
    492c:	ldmpl	r3!, {r2, r4, r6, r8, fp, lr}^
    4930:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    4934:			; <UNDEFINED> instruction: 0xf7ff9300
    4938:			; <UNDEFINED> instruction: 0x2101ea9a
    493c:	stmdals	r0, {r1, r9, sl, lr}
    4940:	bl	fefc2944 <strspn@plt+0xfefbe74c>
    4944:			; <UNDEFINED> instruction: 0xf7ff2001
    4948:			; <UNDEFINED> instruction: 0xf7ffeb5a
    494c:	stmdami	sp, {r1, r5, r7, r9, fp, sp, lr, pc}^
    4950:	blmi	d4d260 <strspn@plt+0xd49068>
    4954:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    4958:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    495c:	b	ff8c2960 <strspn@plt+0xff8be768>
    4960:			; <UNDEFINED> instruction: 0xf7ff2001
    4964:	stmdami	r8, {r2, r3, r6, r8, r9, fp, sp, lr, pc}^
    4968:	blmi	bcd210 <strspn@plt+0xbc9018>
    496c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    4970:	stmdami	r6, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    4974:	blmi	b0d28c <strspn@plt+0xb09094>
    4978:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    497c:	stmdami	r4, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    4980:	blmi	a4d278 <strspn@plt+0xa49080>
    4984:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    4988:	stmdbmi	r2, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    498c:	blmi	98d1a8 <strspn@plt+0x988fb0>
    4990:			; <UNDEFINED> instruction: 0xe7b84479
    4994:	andcs	r4, r5, #64, 18	; 0x100000
    4998:	ldrbtmi	r4, [r9], #-2851	; 0xfffff4dd
    499c:	svclt	0x0000e7b3
    49a0:	andeq	pc, r1, r8, ror fp	; <UNPREDICTABLE>
    49a4:			; <UNDEFINED> instruction: 0x000001b8
    49a8:	andeq	pc, r1, sl, asr fp	; <UNPREDICTABLE>
    49ac:	ldrdeq	r0, [r0], -ip
    49b0:	andeq	r0, r0, r8, asr #3
    49b4:	ldrdeq	ip, [r0], -r6
    49b8:	andeq	r9, r0, r6, ror #5
    49bc:	andeq	r9, r0, r6, asr #5
    49c0:	andeq	r0, r0, r9, asr r9
    49c4:	andeq	r0, r0, r0, ror r2
    49c8:	andeq	r0, r0, r4, asr #3
    49cc:	andeq	r0, r0, r8, lsr r2
    49d0:	andeq	r0, r0, ip, lsl r2
    49d4:	andeq	r0, r0, ip, ror #3
    49d8:	andeq	r0, r0, r4, lsr #3
    49dc:	andeq	pc, r1, ip, lsr sp	; <UNPREDICTABLE>
    49e0:	andeq	pc, r1, r2, lsr sp	; <UNPREDICTABLE>
    49e4:	andeq	pc, r1, r8, lsl sp	; <UNPREDICTABLE>
    49e8:	ldrdeq	pc, [r1], -ip
    49ec:	andeq	r0, r0, r0, ror #3
    49f0:	muleq	r0, ip, r1
    49f4:	andeq	pc, r1, sl, lsr #25
    49f8:	muleq	r1, r4, ip
    49fc:			; <UNDEFINED> instruction: 0x000001b0
    4a00:	andeq	pc, r1, r4, ror ip	; <UNPREDICTABLE>
    4a04:	andeq	pc, r1, sl, asr ip	; <UNPREDICTABLE>
    4a08:	andeq	pc, r1, r8, asr #24
    4a0c:	andeq	r0, r0, r9, ror #18
    4a10:	strdeq	pc, [r1], -lr
    4a14:	andeq	pc, r1, r2, ror #23
    4a18:	ldrdeq	r0, [r0], -r3
    4a1c:	andeq	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    4a20:	ldrdeq	r0, [r0], -r8
    4a24:	strheq	r9, [r0], -lr
    4a28:	ldrdeq	r0, [r0], -r4
    4a2c:	andeq	r0, r0, r0, lsl r2
    4a30:	andeq	r8, r0, sl, asr #30
    4a34:	andeq	r8, r0, ip, asr pc
    4a38:	andeq	r0, r0, ip, lsr r2
    4a3c:	andeq	pc, r1, lr, asr sl	; <UNPREDICTABLE>
    4a40:	muleq	r0, fp, r7
    4a44:	andeq	pc, r1, sl, lsr #20
    4a48:	andeq	pc, r1, r4, lsr #20
    4a4c:	andeq	r0, r0, r0, lsr r2
    4a50:	andeq	r0, r0, r4, ror #4
    4a54:	andeq	r8, r0, r6, ror #31
    4a58:	andeq	pc, r1, r2, asr r9	; <UNPREDICTABLE>
    4a5c:	andeq	pc, r1, r0, asr r9	; <UNPREDICTABLE>
    4a60:	strdeq	pc, [r1], -r2
    4a64:	strdeq	pc, [r1], -r0
    4a68:	andeq	r8, r0, sl, lsl #29
    4a6c:	andeq	pc, r1, lr, asr r8	; <UNPREDICTABLE>
    4a70:	andeq	pc, r1, sl, lsr r8	; <UNPREDICTABLE>
    4a74:	andeq	pc, r1, r8, lsr r8	; <UNPREDICTABLE>
    4a78:	strdeq	r8, [r0], -r0
    4a7c:	andeq	r8, r0, r8, ror #26
    4a80:	andeq	r8, r0, ip, lsr #27
    4a84:	andeq	r8, r0, r6, lsr #24
    4a88:	andeq	r8, r0, r2, ror #23
    4a8c:	andeq	r8, r0, r6, asr #24
    4a90:	andeq	r8, r0, r2, lsl #25
    4a94:	strdeq	r8, [r0], -ip
    4a98:	andeq	r8, r0, lr, lsl sp
    4a9c:	bleq	40be0 <strspn@plt+0x3c9e8>
    4aa0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    4aa4:	strbtmi	fp, [sl], -r2, lsl #24
    4aa8:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    4aac:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    4ab0:	ldrmi	sl, [sl], #776	; 0x308
    4ab4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    4ab8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    4abc:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    4ac0:			; <UNDEFINED> instruction: 0xf85a4b06
    4ac4:	stmdami	r6, {r0, r1, ip, sp}
    4ac8:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    4acc:	b	1b42ad0 <strspn@plt+0x1b3e8d8>
    4ad0:	bl	1a42ad4 <strspn@plt+0x1a3e8dc>
    4ad4:			; <UNDEFINED> instruction: 0x0001f2b8
    4ad8:	muleq	r0, r4, r1
    4adc:	andeq	r0, r0, r4, lsl r2
    4ae0:	andeq	r0, r0, ip, lsr #4
    4ae4:	ldr	r3, [pc, #20]	; 4b00 <strspn@plt+0x908>
    4ae8:	ldr	r2, [pc, #20]	; 4b04 <strspn@plt+0x90c>
    4aec:	add	r3, pc, r3
    4af0:	ldr	r2, [r3, r2]
    4af4:	cmp	r2, #0
    4af8:	bxeq	lr
    4afc:	b	3fcc <__gmon_start__@plt>
    4b00:	muleq	r1, r8, r2
    4b04:	strdeq	r0, [r0], -ip
    4b08:	blmi	1d6b28 <strspn@plt+0x1d2930>
    4b0c:	bmi	1d5cf4 <strspn@plt+0x1d1afc>
    4b10:	addmi	r4, r3, #2063597568	; 0x7b000000
    4b14:	andle	r4, r3, sl, ror r4
    4b18:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    4b1c:	ldrmi	fp, [r8, -r3, lsl #2]
    4b20:	svclt	0x00004770
    4b24:	andeq	pc, r1, r0, lsr #11
    4b28:	muleq	r1, ip, r5
    4b2c:	andeq	pc, r1, r4, ror r2	; <UNPREDICTABLE>
    4b30:	andeq	r0, r0, ip, lsr #3
    4b34:	stmdbmi	r9, {r3, fp, lr}
    4b38:	bmi	255d20 <strspn@plt+0x251b28>
    4b3c:	bne	255d28 <strspn@plt+0x251b30>
    4b40:	svceq	0x00cb447a
    4b44:			; <UNDEFINED> instruction: 0x01a1eb03
    4b48:	andle	r1, r3, r9, asr #32
    4b4c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    4b50:	ldrmi	fp, [r8, -r3, lsl #2]
    4b54:	svclt	0x00004770
    4b58:	andeq	pc, r1, r4, ror r5	; <UNPREDICTABLE>
    4b5c:	andeq	pc, r1, r0, ror r5	; <UNPREDICTABLE>
    4b60:	andeq	pc, r1, r8, asr #4
    4b64:	andeq	r0, r0, r0, asr r2
    4b68:	blmi	2b1f90 <strspn@plt+0x2add98>
    4b6c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    4b70:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    4b74:	blmi	273128 <strspn@plt+0x26ef30>
    4b78:	ldrdlt	r5, [r3, -r3]!
    4b7c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    4b80:			; <UNDEFINED> instruction: 0xf7ff6818
    4b84:			; <UNDEFINED> instruction: 0xf7ffe900
    4b88:	blmi	1c4a8c <strspn@plt+0x1c0894>
    4b8c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    4b90:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    4b94:	andeq	pc, r1, lr, lsr r5	; <UNPREDICTABLE>
    4b98:	andeq	pc, r1, r8, lsl r2	; <UNPREDICTABLE>
    4b9c:	andeq	r0, r0, r8, lsr #3
    4ba0:	andeq	pc, r1, r2, lsl #9
    4ba4:	andeq	pc, r1, lr, lsl r5	; <UNPREDICTABLE>
    4ba8:	svclt	0x0000e7c4
    4bac:	bmi	3177e0 <strspn@plt+0x3135e8>
    4bb0:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    4bb4:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
    4bb8:			; <UNDEFINED> instruction: 0x4606b174
    4bbc:	and	r4, r1, sp, lsl #12
    4bc0:	cmplt	ip, r4, lsr #16
    4bc4:	stmdavs	r9!, {r0, r1, r5, r6, fp, sp, lr}
    4bc8:			; <UNDEFINED> instruction: 0x47986830
    4bcc:	rscsle	r2, r7, r0, lsl #16
    4bd0:	smlatblt	r3, r3, r8, r6
    4bd4:	lfmlt	f4, 2, [r0, #-256]!	; 0xffffff00
    4bd8:	ldcllt	0, cr2, [r0, #-0]
    4bdc:	ldrdeq	pc, [r1], -r8
    4be0:	andeq	r0, r0, r8, lsr r2
    4be4:	stmdacs	sp, {r0, r1, r2, r5, r8, sl, fp, lr}
    4be8:	ldrbtmi	fp, [sp], #-1408	; 0xfffffa80
    4bec:	suble	fp, r3, r6, lsl #1
    4bf0:	strmi	r4, [r4], -r5, lsr #22
    4bf4:	andcs	r4, r5, #606208	; 0x94000
    4bf8:	stmiapl	fp!, {sp}^
    4bfc:	ldmdavs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    4c00:	ldmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c04:	strtmi	r4, [r0], -r2, lsl #12
    4c08:			; <UNDEFINED> instruction: 0xf7ff9205
    4c0c:	stmdbmi	r0!, {r1, r2, r3, r6, r8, fp, sp, lr, pc}
    4c10:	bls	157898 <strspn@plt+0x1536a0>
    4c14:	movwls	r4, #9339	; 0x247b
    4c18:	strtmi	r5, [r3], -sp, ror #16
    4c1c:	strmi	r2, [r6], -r1, lsl #2
    4c20:	stmdavs	sp!, {r9, sl, ip, pc}
    4c24:	strls	r4, [r1, #-1592]	; 0xfffff9c8
    4c28:	b	12c2c2c <strspn@plt+0x12bea34>
    4c2c:	stmdale	r6, {r2, r3, sl, fp, sp}
    4c30:	vhadd.s8	d18, d1, d1
    4c34:	blx	15844 <strspn@plt+0x1164c>
    4c38:	andsmi	pc, sl, #4, 4	; 0x40000000
    4c3c:	ldmdbmi	r6, {r0, r1, r2, r3, r4, r8, ip, lr, pc}
    4c40:	andcs	r2, r0, r5, lsl #4
    4c44:	ldrbtmi	r4, [r9], #-3349	; 0xfffff2eb
    4c48:	ldmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c4c:	tstcs	r0, r4, lsl sl
    4c50:	ldrbtmi	r2, [sl], #-834	; 0xfffffcbe
    4c54:	strls	r4, [r0, #-1149]	; 0xfffffb83
    4c58:	strmi	r9, [r8], -r1
    4c5c:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c60:	strtmi	r2, [r0], -r0, lsl #2
    4c64:	stmia	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c68:	stmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c6c:			; <UNDEFINED> instruction: 0xf7ff4621
    4c70:			; <UNDEFINED> instruction: 0x2001e9b4
    4c74:	stmia	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c78:			; <UNDEFINED> instruction: 0xf7ff2000
    4c7c:			; <UNDEFINED> instruction: 0xf7ffe8c0
    4c80:	svclt	0x0000e9be
    4c84:	muleq	r1, lr, r1
    4c88:	ldrdeq	r0, [r0], -r4
    4c8c:	andeq	r8, r0, r0, ror #17
    4c90:	andeq	r0, r0, r8, asr #3
    4c94:	andeq	r8, r0, ip, ror #17
    4c98:	andeq	r8, r0, r2, asr #17
    4c9c:	andeq	r9, r0, r4, lsl #25
    4ca0:	andeq	r8, r0, lr, asr #17
    4ca4:	svcmi	0x00f0e92d
    4ca8:	vmls.i<illegal width 8>	d18, d0, d3[4]
    4cac:			; <UNDEFINED> instruction: 0xf8df0402
    4cb0:	adcmi	r9, r2, #68, 2
    4cb4:	ldrbtmi	fp, [r9], #133	; 0x85
    4cb8:	strmi	r4, [sp], -r7, lsl #12
    4cbc:			; <UNDEFINED> instruction: 0x46984616
    4cc0:	bcs	3ae68 <strspn@plt+0x36c70>
    4cc4:	blmi	1339298 <strspn@plt+0x13350a0>
    4cc8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    4ccc:			; <UNDEFINED> instruction: 0xf8df9301
    4cd0:	strcs	fp, [r0], #-300	; 0xfffffed4
    4cd4:	b	13eb4e0 <strspn@plt+0x13e72e8>
    4cd8:	blmi	12476fc <strspn@plt+0x1243504>
    4cdc:	ldrpl	r4, [r4, #1275]	; 0x4fb
    4ce0:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    4ce4:	ldrdcc	pc, [r0], -fp
    4ce8:			; <UNDEFINED> instruction: 0xf8536811
    4cec:			; <UNDEFINED> instruction: 0xf0030027
    4cf0:	adcmi	pc, r5, #1104	; 0x450
    4cf4:			; <UNDEFINED> instruction: 0xf8dbdd4b
    4cf8:	svcne	0x001a3000
    4cfc:	eorne	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    4d00:	and	r6, r1, r8, lsl #16
    4d04:	suble	r4, r2, r5, lsr #5
    4d08:	svcne	0x0004f852
    4d0c:	strcc	r4, [r1], #-1700	; 0xfffff95c
    4d10:	addmi	r6, r1, #4784128	; 0x490000
    4d14:	teqlt	r6, r6	; <illegal shifter operand>
    4d18:			; <UNDEFINED> instruction: 0xf1b81e72
    4d1c:	rsble	r0, r4, r0, lsl #30
    4d20:	cmncs	ip, r1, lsl #16
    4d24:	stmdals	r1, {r0, r7, sl, ip, lr}
    4d28:	bleq	81148 <strspn@plt+0x7cf50>
    4d2c:	rsbcs	r4, r3, #868352	; 0xd4000
    4d30:	andeq	pc, r2, #192, 4
    4d34:	ldrmi	r4, [r3, #1145]	; 0x479
    4d38:	ldrtmi	fp, [r3], r8, lsl #31
    4d3c:	strne	lr, [r2], -sp, asr #19
    4d40:	strpl	r2, [r2, #512]	; 0x200
    4d44:	andcs	pc, sl, r3, asr r8	; <UNPREDICTABLE>
    4d48:	streq	pc, [r1], #-268	; 0xfffffef4
    4d4c:			; <UNDEFINED> instruction: 0xf04f42ac
    4d50:			; <UNDEFINED> instruction: 0xf04f0e00
    4d54:			; <UNDEFINED> instruction: 0xf8d20701
    4d58:	ble	1a4d60 <strspn@plt+0x1a0b68>
    4d5c:	eorcc	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    4d60:	strbmi	r6, [r3, #-2139]	; 0xfffff7a5
    4d64:	ldrtmi	fp, [lr], r4, lsl #30
    4d68:			; <UNDEFINED> instruction: 0xf1b82700
    4d6c:	strbtmi	r0, [r0], -r1, lsl #30
    4d70:			; <UNDEFINED> instruction: 0x465a4673
    4d74:	eorle	r4, fp, r9, lsr #12
    4d78:			; <UNDEFINED> instruction: 0xff94f7ff
    4d7c:	blls	b3200 <strspn@plt+0xaf008>
    4d80:	ldmdavs	fp, {r2, r5, r7, r9, sl, lr}
    4d84:	mcrls	7, 0, lr, cr3, cr14, {6}
    4d88:	bls	4d990 <strspn@plt+0x49798>
    4d8c:	mullt	r5, r3, r5
    4d90:	svchi	0x00f0e8bd
    4d94:	andcs	r4, r5, #28, 18	; 0x70000
    4d98:	ldrbtmi	r2, [r9], #-0
    4d9c:	stmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4da0:	mvnsvc	pc, pc, asr #8
    4da4:	ldmdami	r9, {r1, r9, sl, lr}
    4da8:			; <UNDEFINED> instruction: 0xf0004478
    4dac:	bmi	4c4170 <strspn@plt+0x4bff78>
    4db0:			; <UNDEFINED> instruction: 0xf1b81e73
    4db4:	andle	r0, r5, r0, lsl #30
    4db8:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    4dbc:	andls	r2, r1, #-1073741814	; 0xc000000a
    4dc0:			; <UNDEFINED> instruction: 0xe78454d1
    4dc4:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    4dc8:	andls	r2, r1, #76, 2
    4dcc:			; <UNDEFINED> instruction: 0xe77e54d1
    4dd0:	ldrsbthi	pc, [ip], -pc	; <UNPREDICTABLE>
    4dd4:	andvs	pc, r8, r9, asr r8	; <UNPREDICTABLE>
    4dd8:	ldrdhi	pc, [r0], -r6
    4ddc:	svceq	0x0075f1b8
    4de0:	bls	f9110 <strspn@plt+0xf4f18>
    4de4:			; <UNDEFINED> instruction: 0xff5ef7ff
    4de8:	stmdals	r1, {r3, r6, r7, r8, r9, sl, sp, lr, pc}
    4dec:	strpl	r2, [r1], #288	; 0x120
    4df0:	svclt	0x0000e799
    4df4:	ldrdeq	pc, [r1], -r2
    4df8:	andeq	r0, r0, r4, lsr #4
    4dfc:	ldrdeq	pc, [r1], -r8
    4e00:	andeq	r0, r0, ip, ror #3
    4e04:	andeq	pc, r1, r0, lsl #7
    4e08:	andeq	r8, r0, lr, ror #14
    4e0c:	andeq	r8, r0, r8, ror r7
    4e10:	andeq	r0, r0, r4, asr #3
    4e14:	svcmi	0x00f0e92d
    4e18:	cdpmi	0, 2, cr11, cr12, cr3, {4}
    4e1c:	ldrbtmi	r4, [lr], #-1540	; 0xfffff9fc
    4e20:			; <UNDEFINED> instruction: 0xfffef005
    4e24:	eorle	r2, pc, r0, lsl #16
    4e28:	stmibvs	r5!, {r0, r3, r5, r8, r9, fp, lr}
    4e2c:	ldmpl	r3!, {r5, r9, fp, sp, lr}^
    4e30:	stmdane	sp!, {r1, r5, r6, r7, r8, fp, sp, lr}
    4e34:	ldmdavs	fp, {r0, r5, r6, r9, fp, sp, lr}
    4e38:	beq	7fb48 <strspn@plt+0x7b950>
    4e3c:	ldmib	r4, {r0, r1, r3, r6, r8, ip, sp, pc}^
    4e40:	bvs	fe8cce74 <strspn@plt+0xfe8c8c7c>
    4e44:	ldmdane	fp, {r0, r5, r6, r8, r9, fp, sp, lr}
    4e48:	andeq	lr, r2, #66560	; 0x10400
    4e4c:	bl	128b208 <strspn@plt+0x1287010>
    4e50:	bmi	807660 <strspn@plt+0x803468>
    4e54:	ldmib	r4, {r5, r8, r9, fp, lr}^
    4e58:	ldmpl	r2!, {r1, r2, r3, r8}
    4e5c:	ldmib	r2, {r0, r1, r4, r5, r6, r7, fp, ip, lr}^
    4e60:	ldmdavs	lr, {r8, fp, pc}
    4e64:	strbmi	r4, [fp], -r2, asr #12
    4e68:	blx	17c0e90 <strspn@plt+0x17bcc98>
    4e6c:	bl	fed8ae50 <strspn@plt+0xfed86c58>
    4e70:	bl	19c7a78 <strspn@plt+0x19c3880>
    4e74:	addmi	r0, pc, #67108864	; 0x4000000
    4e78:	addmi	fp, r6, #8, 30
    4e7c:	svclt	0x00089301
    4e80:	mrsle	r2, LR_abt
    4e84:			; <UNDEFINED> instruction: 0x61232001
    4e88:	pop	{r0, r1, ip, sp, pc}
    4e8c:	strdeq	r8, [r8, #-240]!	; 0xffffff10
    4e90:	cmpne	sl, pc, asr #20
    4e94:	b	104bb9c <strspn@plt+0x10479a4>
    4e98:	bl	185d5f4 <strspn@plt+0x18593fc>
    4e9c:	stmdane	r0, {r1, r3, r8}
    4ea0:	stmdane	r0, {r0, r3, r6, r8, lr}
    4ea4:	stmdbne	r0, {r0, r3, r6, r8, lr}^
    4ea8:	tsteq	sl, r1, asr #22
    4eac:	sbceq	r4, r5, r2, asr #12
    4eb0:	sbceq	r4, r9, fp, asr #12
    4eb4:	cmpvc	r0, r1, asr #20
    4eb8:			; <UNDEFINED> instruction: 0xf0084628
    4ebc:	blls	83798 <strspn@plt+0x7f5a0>
    4ec0:			; <UNDEFINED> instruction: 0xf008465a
    4ec4:			; <UNDEFINED> instruction: 0x4603fa31
    4ec8:	svclt	0x0000e7dc
    4ecc:	andeq	lr, r1, sl, ror #30
    4ed0:	andeq	r0, r0, r8, lsl r2
    4ed4:	andeq	r0, r0, r4, asr r2
    4ed8:	andeq	r0, r0, r0, ror #4
    4edc:	bmi	fead758c <strspn@plt+0xfead3394>
    4ee0:	blmi	fead60cc <strspn@plt+0xfead1ed4>
    4ee4:	mvnsmi	lr, #737280	; 0xb4000
    4ee8:	stmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    4eec:	cdpmi	0, 10, cr11, cr9, cr7, {4}
    4ef0:	ldmdavs	r2, {r0, r3, r5, r7, fp, lr}
    4ef4:			; <UNDEFINED> instruction: 0xf04f9205
    4ef8:	ldrbtmi	r0, [lr], #-512	; 0xfffffe00
    4efc:	ldrbtmi	r4, [r8], #-3495	; 0xfffff259
    4f00:	andvs	lr, r2, r3, asr #19
    4f04:	andcs	r4, r0, #10878976	; 0xa60000
    4f08:	ldrbtmi	r4, [sp], #-3238	; 0xfffff35a
    4f0c:	ldrbtmi	r4, [r8], #-2470	; 0xfffff65a
    4f10:	stmib	r3, {r2, r3, r4, r5, r6, sl, lr}^
    4f14:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    4f18:	strpl	lr, [r4], #-2499	; 0xfffff63d
    4f1c:	stmib	r3, {r0, r3, r4, r7, r8, sp, lr}^
    4f20:	stmib	r3, {r0, r1, r2, r9, sp}^
    4f24:			; <UNDEFINED> instruction: 0xf7ff2209
    4f28:	svcmi	0x00a0e82e
    4f2c:	movwlt	r4, #1151	; 0x47f
    4f30:	strmi	r7, [r4], -r3, lsl #16
    4f34:	ldmmi	lr, {r0, r1, r3, r5, r6, r7, r8, ip, sp, pc}
    4f38:			; <UNDEFINED> instruction: 0xf7ff4478
    4f3c:	strmi	lr, [r5], -r4, lsr #16
    4f40:	strtmi	fp, [r0], -r8, lsr #22
    4f44:	stmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4f48:	strmi	r2, [r6], -pc, lsl #16
    4f4c:	bmi	fe67b3dc <strspn@plt+0xfe6771e4>
    4f50:	ldrbtmi	r4, [sl], #-2958	; 0xfffff472
    4f54:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4f58:	subsmi	r9, sl, r5, lsl #22
    4f5c:	rscshi	pc, lr, r0, asr #32
    4f60:			; <UNDEFINED> instruction: 0x46284995
    4f64:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4f68:	pop	{r0, r1, r2, ip, sp, pc}
    4f6c:			; <UNDEFINED> instruction: 0xf7fe43f0
    4f70:	ldmmi	r2, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, pc}
    4f74:			; <UNDEFINED> instruction: 0xf7ff4478
    4f78:	strmi	lr, [r4], -r6, lsl #16
    4f7c:	cmple	r8, r0, lsl #16
    4f80:	ldrbtmi	r4, [r8], #-2191	; 0xfffff771
    4f84:	svc	0x00fef7fe
    4f88:			; <UNDEFINED> instruction: 0xf0002800
    4f8c:	stcmi	0, cr8, [sp], {249}	; 0xf9
    4f90:	ldrbtmi	r2, [ip], #-1539	; 0xfffff9fd
    4f94:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    4f98:			; <UNDEFINED> instruction: 0x46214632
    4f9c:			; <UNDEFINED> instruction: 0x46402310
    4fa0:			; <UNDEFINED> instruction: 0xf7fe2500
    4fa4:	blge	1c0d54 <strspn@plt+0x1bcb5c>
    4fa8:			; <UNDEFINED> instruction: 0x4640441e
    4fac:	ldcpl	8, cr15, [r4], {6}
    4fb0:	svc	0x0068f7fe
    4fb4:	ldrbtmi	r4, [sl], #-2692	; 0xfffff57c
    4fb8:	stmdacs	r0, {r4, sp, lr}
    4fbc:	sbcshi	pc, r0, r0
    4fc0:	ldrcs	r4, [fp], -r2, lsl #31
    4fc4:	adcmi	r4, lr, #2130706432	; 0x7f000000
    4fc8:	ldmdbne	r4!, {r1, r2, r3, r8, fp, ip, lr, pc}^
    4fcc:	stmdaeq	r4!, {r6, r9, sl, lr}^
    4fd0:	eorsne	pc, r4, r7, asr r8	; <UNPREDICTABLE>
    4fd4:	stmibeq	r4, {r0, r1, r2, r8, r9, fp, sp, lr, pc}^
    4fd8:	svc	0x0084f7fe
    4fdc:	blle	44efe4 <strspn@plt+0x44adec>
    4fe0:	stclne	0, cr13, [r5], #-72	; 0xffffffb8
    4fe4:	ldmle	r0!, {r1, r2, r3, r5, r7, r9, lr}^
    4fe8:	blmi	1a179d4 <strspn@plt+0x1a137dc>
    4fec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4ff0:	blls	15f060 <strspn@plt+0x15ae68>
    4ff4:			; <UNDEFINED> instruction: 0xf040405a
    4ff8:	ldmdbmi	r6!, {r0, r4, r5, r7, pc}^
    4ffc:	andcs	r2, r0, r5, lsl #4
    5000:			; <UNDEFINED> instruction: 0xe7b14479
    5004:	ldrb	r4, [lr, r6, lsr #12]
    5008:	ldrdcc	pc, [r4], -r9
    500c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    5010:	stmdavc	r3, {r3, r4, r8, r9, sl, lr}
    5014:	adcsle	r2, r3, r0, lsl #22
    5018:	blmi	1bfee54 <strspn@plt+0x1bfac5c>
    501c:	stmdbmi	pc!, {r1, r5, sl, sp}^	; <UNPREDICTABLE>
    5020:	ldrbtmi	r2, [fp], #-1
    5024:	ldrbtmi	r4, [r9], #-2670	; 0xfffff592
    5028:	ldrbtmi	r4, [sl], #-3694	; 0xfffff192
    502c:	andsvs	r4, ip, lr, ror #26
    5030:	cfstrdmi	mvd4, [lr], #-504	; 0xfffffe08
    5034:	subsvs	r4, r8, sp, ror r4
    5038:	ldrbtmi	r6, [ip], #-473	; 0xfffffe27
    503c:	stmdbmi	sp!, {r2, r3, r5, r6, fp, lr}^
    5040:	ldrbtmi	r6, [r8], #-538	; 0xfffffde6
    5044:	ldrbtmi	r4, [r9], #-2668	; 0xfffff594
    5048:	ldrbtmi	r6, [sl], #-670	; 0xfffffd62
    504c:	strpl	lr, [r3], #-2499	; 0xfffff63d
    5050:	smlabteq	r5, r3, r9, lr
    5054:	addsvs	r6, sl, sl, asr r2
    5058:	blmi	1317a00 <strspn@plt+0x1313808>
    505c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5060:	blls	15f0d0 <strspn@plt+0x15aed8>
    5064:	cmnle	r9, sl, asr r0
    5068:	andlt	r2, r7, r0
    506c:	mvnshi	lr, #12386304	; 0xbd0000
    5070:	bmi	1917e04 <strspn@plt+0x1913c0c>
    5074:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    5078:	ubfx	r6, sl, #4, #14
    507c:			; <UNDEFINED> instruction: 0xf44f4b62
    5080:	ldrbtmi	r6, [fp], #-512	; 0xfffffe00
    5084:			; <UNDEFINED> instruction: 0xe7e7601a
    5088:			; <UNDEFINED> instruction: 0xf44f4b60
    508c:	ldrbtmi	r6, [fp], #-640	; 0xfffffd80
    5090:			; <UNDEFINED> instruction: 0xe7e1601a
    5094:	ldrbtmi	r4, [r8], #-2142	; 0xfffff7a2
    5098:	svc	0x0074f7fe
    509c:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}
    50a0:	blcs	213d6c <strspn@plt+0x20fb74>
    50a4:	blmi	16fb80c <strspn@plt+0x16f7614>
    50a8:	ldrbtmi	r2, [fp], #-520	; 0xfffffdf8
    50ac:	bfi	r6, sl, #0, #20
    50b0:	strbcs	r4, [r0, #-2905]!	; 0xfffff4a7
    50b4:	strcs	r4, [r1], #-2137	; 0xfffff7a7
    50b8:	ldmdbmi	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    50bc:	ldrbtmi	r4, [r8], #-2649	; 0xfffff5a7
    50c0:	stmib	r3, {r0, r3, r4, r5, r6, sl, lr}^
    50c4:	ldrbtmi	r5, [sl], #-1024	; 0xfffffc00
    50c8:	stmib	r3, {r3, r4, r6, r7, r8, sp, lr}^
    50cc:	strb	r1, [r3, r9, lsl #4]
    50d0:			; <UNDEFINED> instruction: 0x26164b55
    50d4:	strcs	r4, [r1, #-3157]	; 0xfffff3ab
    50d8:	ldrbtmi	r4, [fp], #-2133	; 0xfffff7ab
    50dc:	ldrbtmi	r4, [ip], #-2389	; 0xfffff6ab
    50e0:	ldrbtmi	r4, [r8], #-2645	; 0xfffff5ab
    50e4:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    50e8:	strvs	lr, [r0, #-2499]	; 0xfffff63d
    50ec:	andmi	lr, r2, r3, asr #19
    50f0:	andne	lr, r5, #3194880	; 0x30c000
    50f4:			; <UNDEFINED> instruction: 0xe7afe7b0
    50f8:	str	lr, [sp, lr, lsr #15]!
    50fc:			; <UNDEFINED> instruction: 0xe78ce7be
    5100:	mcrrmi	11, 4, r4, pc, cr14
    5104:	stmdami	pc, {r0, r1, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
    5108:	ldrbtmi	r4, [ip], #-2383	; 0xfffff6b1
    510c:	ldrbtmi	r4, [r8], #-2639	; 0xfffff5b1
    5110:	stmib	r3, {r0, r3, r4, r5, r6, sl, lr}^
    5114:	ldrbtmi	r4, [sl], #-2
    5118:	andne	lr, r5, #3194880	; 0x30c000
    511c:			; <UNDEFINED> instruction: 0xe79be79c
    5120:	strcs	r4, [r0], fp, asr #22
    5124:	strcs	r4, [r1, #-3147]	; 0xfffff3b5
    5128:	ldrbtmi	r4, [fp], #-2123	; 0xfffff7b5
    512c:	ldrbtmi	r4, [ip], #-2379	; 0xfffff6b5
    5130:	ldrbtmi	r4, [r8], #-2635	; 0xfffff5b5
    5134:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    5138:			; <UNDEFINED> instruction: 0xe799e7d6
    513c:	str	lr, [fp, ip, lsl #15]
    5140:			; <UNDEFINED> instruction: 0xf44f4b48
    5144:	ldrbtmi	r7, [fp], #-584	; 0xfffffdb8
    5148:	usada8	r5, sl, r0, r6
    514c:	cmpcs	r0, r6, asr #22
    5150:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    5154:	andne	lr, r0, #3194880	; 0x30c000
    5158:			; <UNDEFINED> instruction: 0xe77de77e
    515c:	mrc	7, 4, APSR_nzcv, cr8, cr14, {7}
    5160:	andcs	r4, r5, #67584	; 0x10800
    5164:	ldmpl	fp!, {r1, r6, r8, fp, lr}^
    5168:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    516c:	mrc	7, 3, APSR_nzcv, cr14, cr14, {7}
    5170:	strmi	r2, [r2], -r1, lsl #2
    5174:			; <UNDEFINED> instruction: 0xf7fe4620
    5178:	andcs	lr, r1, r4, lsr #31
    517c:	svc	0x003ef7fe
    5180:			; <UNDEFINED> instruction: 0x26074c3c
    5184:	smlsdx	r5, ip, r4, r4
    5188:	andeq	lr, r1, r8, lsr #29
    518c:			; <UNDEFINED> instruction: 0x000001b8
    5190:	andeq	pc, r1, ip, lsl r1	; <UNPREDICTABLE>
    5194:	andeq	r8, r0, r2, lsr #16
    5198:	andeq	r8, r0, r6, lsr #16
    519c:	andeq	r8, r0, r2, lsr #16
    51a0:	andeq	r8, r0, r6, lsr r8
    51a4:	andeq	r8, r0, r4, lsr #16
    51a8:	andeq	r8, r0, r6, lsr #16
    51ac:	andeq	lr, r1, ip, asr lr
    51b0:	andeq	r8, r0, r4, lsr #16
    51b4:	andeq	lr, r1, r6, lsr lr
    51b8:	andeq	r8, r0, sl, lsl #16
    51bc:	andeq	r8, r0, r0, ror #15
    51c0:	ldrdeq	r8, [r0], -sl
    51c4:	andeq	r8, r0, lr, ror r7
    51c8:	andeq	pc, r1, r6, ror #1
    51cc:	andeq	ip, r1, r0, lsr r7
    51d0:	muleq	r1, ip, sp
    51d4:	andeq	r8, r0, r0, ror r7
    51d8:	andeq	lr, r1, r2, ror #31
    51dc:	ldrdeq	r8, [r0], -r6
    51e0:	ldrdeq	r8, [r0], -sl
    51e4:	andeq	r8, r0, r4, ror #15
    51e8:	andeq	r8, r0, r8, ror #15
    51ec:	andeq	r8, r0, sl, ror #15
    51f0:	andeq	r8, r0, sl, ror #15
    51f4:	andeq	r8, r0, lr, ror #15
    51f8:	andeq	r8, r0, r2, asr #15
    51fc:	andeq	lr, r1, ip, lsr #26
    5200:	muleq	r1, r0, pc	; <UNPREDICTABLE>
    5204:	andeq	r8, r0, lr, asr #15
    5208:	andeq	lr, r1, r2, lsl #31
    520c:	andeq	lr, r1, r6, ror pc
    5210:	andeq	r8, r0, r6, lsr #15
    5214:	andeq	lr, r1, sl, asr pc
    5218:	andeq	lr, r1, ip, asr #30
    521c:	andeq	r8, r0, r6, lsr #14
    5220:	andeq	r8, r0, ip, lsr #14
    5224:	andeq	r8, r0, lr, lsr #14
    5228:	andeq	lr, r1, sl, lsr #30
    522c:	andeq	r8, r0, r6, ror #13
    5230:	andeq	r8, r0, sl, ror #13
    5234:	strdeq	r8, [r0], -r0
    5238:	strdeq	r8, [r0], -r6
    523c:	andeq	lr, r1, r0, lsl #30
    5240:			; <UNDEFINED> instruction: 0x000086ba
    5244:			; <UNDEFINED> instruction: 0x000086be
    5248:	andeq	r8, r0, r4, asr #13
    524c:	andeq	r8, r0, r6, asr #13
    5250:	ldrdeq	lr, [r1], -sl
    5254:	muleq	r0, r6, r6
    5258:	muleq	r0, sl, r6
    525c:	andeq	r8, r0, r0, lsr #13
    5260:	andeq	r8, r0, r6, lsr #13
    5264:			; <UNDEFINED> instruction: 0x0001eebe
    5268:			; <UNDEFINED> instruction: 0x0001eeb2
    526c:	ldrdeq	r0, [r0], -r4
    5270:	andeq	r8, r0, r8, lsr r6
    5274:	muleq	r0, r0, r5
    5278:			; <UNDEFINED> instruction: 0xf64b4b94
    527c:	ldmmi	r4, {r0, r1, r2, r3, r5, r6, r7, r9, sp, lr}
    5280:	adcvs	pc, sp, #214958080	; 0xcd00000
    5284:	ldmibmi	r3, {r0, r1, r3, r4, r5, r6, sl, lr}
    5288:	ldrbtmi	fp, [r8], #-1392	; 0xfffffa90
    528c:	ldrdlt	r6, [r6], ip
    5290:	cdpmi	8, 9, cr5, cr1, cr1, {2}
    5294:	stmdavs	r9, {r2, r4, r7, r9, lr}
    5298:			; <UNDEFINED> instruction: 0xf04f9105
    529c:	ldrbtmi	r0, [lr], #-256	; 0xffffff00
    52a0:	cmplt	ip, sl
    52a4:	stmdavs	r4!, {r0, r2, r5, r9, sl, lr}
    52a8:			; <UNDEFINED> instruction: 0xf7fe6868
    52ac:			; <UNDEFINED> instruction: 0x4628ed9c
    52b0:	ldc	7, cr15, [r8, #1016]	; 0x3f8
    52b4:	mvnsle	r2, r0, lsl #24
    52b8:			; <UNDEFINED> instruction: 0xac034b88
    52bc:	andcs	r4, r0, #136, 16	; 0x880000
    52c0:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    52c4:			; <UNDEFINED> instruction: 0xf7fe62da
    52c8:	qadd16mi	lr, r2, r4
    52cc:	tstmi	r3, r5, asr #4	; <UNPREDICTABLE>
    52d0:			; <UNDEFINED> instruction: 0xf7fe2001
    52d4:	andcc	lr, r1, lr, lsr #28
    52d8:			; <UNDEFINED> instruction: 0xf8bdd004
    52dc:	blcs	1131c <strspn@plt+0xd124>
    52e0:	addshi	pc, r2, r0, asr #32
    52e4:	vmax.s8	d20, d5, d18
    52e8:	andcs	r4, r2, r3, lsl r1
    52ec:	mcr	7, 1, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    52f0:	andle	r3, r4, r1
    52f4:			; <UNDEFINED> instruction: 0x300ef8bd
    52f8:			; <UNDEFINED> instruction: 0xf0402b00
    52fc:	strtmi	r8, [r2], -sl, lsl #1
    5300:	tstmi	r3, r5, asr #4	; <UNPREDICTABLE>
    5304:			; <UNDEFINED> instruction: 0xf7fe2000
    5308:	andcc	lr, r1, r4, lsl lr
    530c:			; <UNDEFINED> instruction: 0xf8bdd005
    5310:	tstlt	r3, lr
    5314:			; <UNDEFINED> instruction: 0x200cf8bd
    5318:	ldmdami	r2!, {r1, r4, r5, r6, r8, fp, ip, sp, pc}^
    531c:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
    5320:			; <UNDEFINED> instruction: 0xf7fe4478
    5324:	mcrrne	14, 2, lr, r3, cr10
    5328:	cmnle	r7, r5, lsl #12
    532c:	cmpcs	r0, #24, 4	; 0x80000001
    5330:	vmov.i32	d20, #16777216	; 0x01000000
    5334:	tstls	r3, r0, asr r1
    5338:	andcs	r4, r1, fp, ror #24
    533c:	stmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
    5340:			; <UNDEFINED> instruction: 0xf7fe320c
    5344:	ldmdblt	r0, {r1, r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}
    5348:	movwcc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    534c:	stmdami	r7!, {r0, r1, r5, r8, r9, sp, lr}^
    5350:			; <UNDEFINED> instruction: 0xf7fe4478
    5354:	tstlt	r8, r8, lsl lr
    5358:	blcs	2336c <strspn@plt+0x1f174>
    535c:	addhi	pc, r9, r0, asr #32
    5360:	ldrbtmi	r4, [r8], #-2147	; 0xfffff79d
    5364:	mcr	7, 0, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    5368:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}
    536c:			; <UNDEFINED> instruction: 0xf0402b00
    5370:	blmi	18255cc <strspn@plt+0x18213d4>
    5374:	blvs	696568 <strspn@plt+0x692370>
    5378:	vstmdble	r6!, {s5-s12}
    537c:	blcs	600f0 <strspn@plt+0x5bef8>
    5380:	mrrcmi	13, 6, sp, sp, cr3	; <UNPREDICTABLE>
    5384:			; <UNDEFINED> instruction: 0xf7ff2500
    5388:	ldrbtmi	pc, [ip], #-3497	; 0xfffff257	; <UNPREDICTABLE>
    538c:	strpl	lr, [lr, #-2500]	; 0xfffff63c
    5390:			; <UNDEFINED> instruction: 0xf7fe6425
    5394:	blmi	1680a54 <strspn@plt+0x167c85c>
    5398:	strvs	r2, [r5, #-257]!	; 0xfffffeff
    539c:	uxtabvs	r4, r1, fp, ror #8
    53a0:	ldrpl	lr, [r5, #-2500]	; 0xfffff63c
    53a4:	adccs	pc, r8, #13828096	; 0xd30000
    53a8:	stmib	r4, {r0, r2, r5, r6, r7, r8, sl, sp, lr}^
    53ac:	bfine	r5, r9, #10, #10
    53b0:	stmib	r4, {r0, r2, r5, r8, r9, sl, sp, lr}^
    53b4:	strbtvs	r2, [r0], #-786	; 0xfffffcee
    53b8:	rscscc	pc, pc, pc, asr #32
    53bc:			; <UNDEFINED> instruction: 0xf7fe6620
    53c0:			; <UNDEFINED> instruction: 0x4629ee3e
    53c4:	strtmi	r4, [r8], -r3, lsl #12
    53c8:	ldrcc	lr, [sp, #-2500]	; 0xfffff63c
    53cc:	stc	7, cr15, [r2, #1016]!	; 0x3f8
    53d0:	andcs	r4, r5, #1228800	; 0x12c000
    53d4:	ldrbtmi	r6, [r9], #-741	; 0xfffffd1b
    53d8:	strpl	lr, [r0, #-2500]!	; 0xfffff63c
    53dc:	strpl	lr, [r2, #-2500]!	; 0xfffff63c
    53e0:	strpl	lr, [r4, #-2500]!	; 0xfffff63c
    53e4:	strtmi	r4, [r8], -r3, lsl #12
    53e8:			; <UNDEFINED> instruction: 0xf7fe67e3
    53ec:	blmi	11808f4 <strspn@plt+0x117c6fc>
    53f0:	ldmpl	r3!, {r0, r2, r6, r9, fp, lr}^
    53f4:	andsvs	r4, r8, sl, ror r4
    53f8:	ldmpl	r3, {r1, r2, r4, r5, r8, r9, fp, lr}^
    53fc:	blls	15f46c <strspn@plt+0x15b274>
    5400:	qdsuble	r4, sl, r0
    5404:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    5408:			; <UNDEFINED> instruction: 0x200cf8bd
    540c:	orrsle	r2, r3, r0, lsl #20
    5410:			; <UNDEFINED> instruction: 0xf8bde768
    5414:	bcs	d44c <strspn@plt+0x9254>
    5418:	ldrb	sp, [r0, -lr, lsl #3]!
    541c:	vmax.s8	d20, d5, d18
    5420:			; <UNDEFINED> instruction: 0xf7fe4113
    5424:	strmi	lr, [r4], -r6, lsl #27
    5428:			; <UNDEFINED> instruction: 0xf7fe4628
    542c:	strcc	lr, [r1], #-3778	; 0xfffff13e
    5430:	svcge	0x007cf43f
    5434:			; <UNDEFINED> instruction: 0x300ef8bd
    5438:			; <UNDEFINED> instruction: 0xf43f2b00
    543c:			; <UNDEFINED> instruction: 0xf8bdaf77
    5440:	bcs	d478 <strspn@plt+0x9280>
    5444:	svcge	0x0078f47f
    5448:	blmi	c3f210 <strspn@plt+0xc3b018>
    544c:	ldmdbmi	r0!, {r0, r2, r9, sp}
    5450:	ldcmi	0, cr2, [r0], #-0
    5454:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    5458:	ldmdavs	sp, {r2, r3, r4, r5, r6, sl, lr}
    545c:	stc	7, cr15, [r6, #-1016]	; 0xfffffc08
    5460:	strcc	lr, [ip], #-2516	; 0xfffff62c
    5464:	strls	r2, [r0], #-257	; 0xfffffeff
    5468:	strtmi	r4, [r8], -r2, lsl #12
    546c:	mcr	7, 1, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    5470:	stmdbge	r2, {r0, r1, r2, r7, r8, r9, sl, sp, lr, pc}
    5474:			; <UNDEFINED> instruction: 0xf7fe2200
    5478:	blls	c06c8 <strspn@plt+0xbc4d0>
    547c:	blcs	234f0 <strspn@plt+0x1f2f8>
    5480:	svcge	0x006ef47f
    5484:			; <UNDEFINED> instruction: 0xf64f1e42
    5488:	vrsra.s64	<illegal reg q11.5>, q15, #64
    548c:	addsmi	r0, sl, #67108864	; 0x4000000
    5490:	svcge	0x0066f63f
    5494:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
    5498:			; <UNDEFINED> instruction: 0xe7616318
    549c:	andcs	sl, r0, #32768	; 0x8000
    54a0:	ldcl	7, cr15, [ip], #-1016	; 0xfffffc08
    54a4:	ldmdavc	fp, {r1, r8, r9, fp, ip, pc}
    54a8:			; <UNDEFINED> instruction: 0xf47f2b00
    54ac:	cdpne	15, 4, cr10, cr2, cr2, {3}
    54b0:	mvnsvc	pc, #82837504	; 0x4f00000
    54b4:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
    54b8:			; <UNDEFINED> instruction: 0xf63f429a
    54bc:	blmi	5f122c <strspn@plt+0x5ed034>
    54c0:	cmpvs	r8, #2063597568	; 0x7b000000
    54c4:			; <UNDEFINED> instruction: 0xf7fee755
    54c8:	svclt	0x0000ece4
    54cc:	andeq	lr, r1, r0, lsl #27
    54d0:	strdeq	lr, [r1], -lr	; <UNPREDICTABLE>
    54d4:			; <UNDEFINED> instruction: 0x000001b8
    54d8:	andeq	lr, r1, sl, ror #21
    54dc:	andeq	lr, r1, r4, asr #26
    54e0:	andeq	pc, r1, sl, asr r7	; <UNPREDICTABLE>
    54e4:	andeq	r8, r0, ip, lsr #10
    54e8:	andeq	lr, r1, r8, asr #25
    54ec:	andeq	r8, r0, r8, lsl #10
    54f0:	strdeq	r8, [r0], -lr
    54f4:	muleq	r1, r0, ip
    54f8:	andeq	lr, r1, sl, ror ip
    54fc:	andeq	pc, r1, r0, lsl #13
    5500:	andeq	r8, r0, r6, asr #9
    5504:	andeq	r0, r0, r8, ror #3
    5508:	muleq	r1, r4, r9
    550c:	ldrdeq	r0, [r0], -r4
    5510:	andeq	r8, r0, r2, lsl r4
    5514:	andeq	lr, r1, ip, lsr #23
    5518:	andeq	lr, r1, lr, ror #22
    551c:	andeq	lr, r1, r4, asr #22
    5520:	ldrbmi	lr, [r0, sp, lsr #18]!
    5524:			; <UNDEFINED> instruction: 0xf7feb08a
    5528:	mrcmi	14, 3, lr, cr6, cr0, {2}
    552c:	bmi	1dd830c <strspn@plt+0x1dd4114>
    5530:	ldrbtmi	r4, [fp], #-1150	; 0xfffffb82
    5534:	ldmvs	fp, {r0, r2, r4, r5, r7, fp, ip, lr}
    5538:	stmdavs	r8!, {r2, r9, sl, lr}
    553c:			; <UNDEFINED> instruction: 0xf0002b00
    5540:	bmi	1ce584c <strspn@plt+0x1ce1654>
    5544:	ldmvs	r2, {r1, r3, r4, r5, r6, sl, lr}^
    5548:			; <UNDEFINED> instruction: 0xf0002a00
    554c:	ldmdbmi	r1!, {r3, r4, r6, r7, pc}^
    5550:	stmdbvs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    5554:			; <UNDEFINED> instruction: 0xf0002f00
    5558:	stmdbmi	pc!, {r0, r1, r2, r3, r6, r7, pc}^	; <UNPREDICTABLE>
    555c:			; <UNDEFINED> instruction: 0xf8d14479
    5560:			; <UNDEFINED> instruction: 0xf1bcc014
    5564:			; <UNDEFINED> instruction: 0xf0000f00
    5568:	stmdbmi	ip!, {r0, r1, r6, r7, pc}^
    556c:			; <UNDEFINED> instruction: 0xf8d14479
    5570:			; <UNDEFINED> instruction: 0xf1bee018
    5574:			; <UNDEFINED> instruction: 0xf0000f00
    5578:	stmdbmi	r9!, {r0, r1, r2, r4, r5, r7, pc}^
    557c:			; <UNDEFINED> instruction: 0xf8d14479
    5580:			; <UNDEFINED> instruction: 0xf1b8801c
    5584:			; <UNDEFINED> instruction: 0xf0000f00
    5588:	stmdbmi	r6!, {r0, r1, r3, r5, r7, pc}^
    558c:	bvs	256778 <strspn@plt+0x252580>
    5590:			; <UNDEFINED> instruction: 0xf0002900
    5594:			; <UNDEFINED> instruction: 0xf8df80a2
    5598:	ldrbtmi	r9, [r9], #400	; 0x190
    559c:	ldrdls	pc, [r4], -r9	; <UNPREDICTABLE>
    55a0:	svceq	0x0000f1b9
    55a4:	addshi	pc, r5, r0
    55a8:	ldrdge	pc, [r0, pc]
    55ac:			; <UNDEFINED> instruction: 0xf8da44fa
    55b0:			; <UNDEFINED> instruction: 0xf1baa028
    55b4:			; <UNDEFINED> instruction: 0xf0000f00
    55b8:	andls	r8, r0, #136	; 0x88
    55bc:	stmib	sp, {r2, r3, r4, r6, r9, fp, lr}^
    55c0:	stmib	sp, {r0, r1, fp, sp, lr, pc}^
    55c4:	ldrbtmi	r7, [sl], #-3073	; 0xfffff3ff
    55c8:	bls	1bfd04 <strspn@plt+0x1bbb0c>
    55cc:	tstcs	r1, r5, lsl #2
    55d0:	ldcl	7, cr15, [r6, #-1016]!	; 0xfffffc08
    55d4:	blmi	1619338 <strspn@plt+0x1615140>
    55d8:	bmi	160d9e4 <strspn@plt+0x16097ec>
    55dc:	stmdavs	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    55e0:	smlsdxls	r0, fp, r4, r4
    55e4:			; <UNDEFINED> instruction: 0xf7fe447a
    55e8:	stmdavs	r8!, {r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    55ec:	andcs	pc, r7, #196, 6	; 0x10000003
    55f0:	bmi	14e9df8 <strspn@plt+0x14e5c00>
    55f4:	smlattcs	r1, r3, r2, fp
    55f8:	ldrbtmi	r9, [sl], #-769	; 0xfffffcff
    55fc:	movwmi	pc, #29636	; 0x73c4	; <UNPREDICTABLE>
    5600:			; <UNDEFINED> instruction: 0xf7fe4c50
    5604:	stmdavs	r8!, {r1, r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    5608:	tstcs	r9, lr, lsl r2
    560c:	smlabtcs	r0, sp, r9, lr
    5610:	ldrbtmi	r4, [ip], #-2637	; 0xfffff5b3
    5614:	tstcs	r1, r2, lsl #6
    5618:	ldrbtmi	r9, [sl], #-770	; 0xfffffcfe
    561c:	ldcl	7, cr15, [r0, #-1016]	; 0xfffffc08
    5620:	blvs	9e11b0 <strspn@plt+0x9dcfb8>
    5624:	sufvss	f2, f3, f1
    5628:	blvs	18a9e54 <strspn@plt+0x18a5c5c>
    562c:	stmib	sp, {r3, r5, fp, sp, lr}^
    5630:	bls	261e3c <strspn@plt+0x25dc44>
    5634:	bmi	1169e3c <strspn@plt+0x1165c44>
    5638:			; <UNDEFINED> instruction: 0xf7fe447a
    563c:	svcvs	0x0060ed42
    5640:	tstcs	r1, r3, asr #20
    5644:	andls	r6, r6, r3, lsr #25
    5648:	vmul.i<illegal width 8>	q10, <illegal reg q1.5>, d2[0]
    564c:			; <UNDEFINED> instruction: 0xf8d4290b
    5650:	blx	17fd788 <strspn@plt+0x17f9590>
    5654:	ldmpl	r6!, {r0, r1, r7, r9, fp, ip, sp, lr, pc}
    5658:	bleq	696840 <strspn@plt+0x692648>
    565c:	cfldrdvs	mvd15, [pc], #-184	; 55ac <strspn@plt+0x13b4>
    5660:	andpl	lr, lr, #270336	; 0x42000
    5664:	ldrdhi	pc, [r4], #-132	; 0xffffff7c
    5668:	ldrd	pc, [r0], -r0
    566c:	stceq	0, cr15, [pc], {44}	; 0x2c
    5670:			; <UNDEFINED> instruction: 0x6700e9d6
    5674:	rscseq	pc, pc, #34	; 0x22
    5678:	b	109f70c <strspn@plt+0x109b514>
    567c:	stmdavs	r8!, {r1, r3, r9}
    5680:	streq	lr, [r9], #-2636	; 0xfffff5b4
    5684:	andmi	lr, r2, #3358720	; 0x334000
    5688:	stmib	sp, {r0, r1, r4, r5, r9, fp, lr}^
    568c:	ldrbtmi	lr, [sl], #-2048	; 0xfffff800
    5690:	strvs	lr, [r4, -sp, asr #19]
    5694:	ldc	7, cr15, [r4, #-1016]	; 0xfffffc08
    5698:	andcs	r6, r4, #40, 16	; 0x280000
    569c:	andls	r9, r0, #268435456	; 0x10000000
    56a0:	movtvc	pc, #25679	; 0x644f	; <UNPREDICTABLE>
    56a4:	tstcs	r1, sp, lsr #20
    56a8:			; <UNDEFINED> instruction: 0xf7fe447a
    56ac:	blmi	b40adc <strspn@plt+0xb3c8e4>
    56b0:	tstcs	r1, ip, lsr #20
    56b4:	ldrbtmi	r6, [fp], #-2088	; 0xfffff7d8
    56b8:	andlt	r4, sl, sl, ror r4
    56bc:			; <UNDEFINED> instruction: 0x47f0e8bd
    56c0:	ldcllt	7, cr15, [ip], #1016	; 0x3f8
    56c4:	ldrbtmi	r4, [fp], #-2856	; 0xfffff4d8
    56c8:			; <UNDEFINED> instruction: 0xf8dfe73b
    56cc:	ldrbtmi	sl, [sl], #160	; 0xa0
    56d0:			; <UNDEFINED> instruction: 0xf8dfe773
    56d4:	ldrbtmi	r9, [r9], #156	; 0x9c
    56d8:	stmdbmi	r6!, {r1, r2, r5, r6, r8, r9, sl, sp, lr, pc}
    56dc:			; <UNDEFINED> instruction: 0xe75a4479
    56e0:			; <UNDEFINED> instruction: 0x8094f8df
    56e4:	smmlsr	r0, r8, r4, r4
    56e8:			; <UNDEFINED> instruction: 0xe090f8df
    56ec:			; <UNDEFINED> instruction: 0xe74444fe
    56f0:	ldrdgt	pc, [ip], pc	; <UNPREDICTABLE>
    56f4:			; <UNDEFINED> instruction: 0xe73844fc
    56f8:	ldrbtmi	r4, [pc], #-3874	; 5700 <strspn@plt+0x1508>
    56fc:	bmi	8bf3b8 <strspn@plt+0x8bb1c0>
    5700:			; <UNDEFINED> instruction: 0xe724447a
    5704:	andeq	lr, r1, r8, asr r8
    5708:	ldrdeq	lr, [r1], -r2
    570c:	ldrdeq	r0, [r0], -r4
    5710:	andeq	lr, r1, r0, asr #21
    5714:			; <UNDEFINED> instruction: 0x0001eab4
    5718:	andeq	lr, r1, r8, lsr #21
    571c:	muleq	r1, r8, sl
    5720:	andeq	lr, r1, r8, lsl #21
    5724:	andeq	lr, r1, r8, ror sl
    5728:	andeq	lr, r1, sl, ror #20
    572c:	andeq	lr, r1, r8, asr sl
    5730:	andeq	r8, r0, r6, ror #5
    5734:	andeq	r7, r0, r4, lsr #30
    5738:	andeq	r7, r0, r4, ror #30
    573c:	andeq	r8, r0, r8, lsr r3
    5740:	andeq	r8, r0, r2, lsr r3
    5744:	strdeq	lr, [r1], -r2
    5748:	andeq	r8, r0, sl, lsr #6
    574c:	andeq	r8, r0, r4, lsr r3
    5750:	andeq	r0, r0, r4, asr r2
    5754:	andeq	lr, r1, r4, asr #20
    5758:	andeq	r8, r0, r6, lsr #6
    575c:	andeq	r8, r0, r8, asr r3
    5760:	andeq	r8, r0, r2, asr r4
    5764:	andeq	r8, r0, ip, ror r3
    5768:	ldrdeq	r8, [r0], -lr
    576c:	ldrdeq	r8, [r0], -r6
    5770:	andeq	r8, r0, lr, asr #3
    5774:	andeq	r8, r0, r8, asr #3
    5778:	andeq	r8, r0, r0, asr #3
    577c:			; <UNDEFINED> instruction: 0x000081b8
    5780:			; <UNDEFINED> instruction: 0x000081b0
    5784:	andeq	r8, r0, sl, lsr #3
    5788:	andeq	r8, r0, r4, lsr #3
    578c:	addlt	fp, r3, r0, lsl #10
    5790:	strmi	r4, [fp], -r6, lsl #24
    5794:	ldrmi	r2, [r5], -r0, lsl #2
    5798:			; <UNDEFINED> instruction: 0x4602447c
    579c:	strmi	r9, [r8], -r0, lsl #8
    57a0:			; <UNDEFINED> instruction: 0xf7fe9501
    57a4:	strdcs	lr, [r1], -ip
    57a8:	stc	7, cr15, [r8], #-1016	; 0xfffffc08
    57ac:	andeq	r9, r0, r0, asr #2
    57b0:	usatls	pc, #8, pc, asr #17	; <UNPREDICTABLE>
    57b4:	strlt	r4, [r0, #1672]	; 0x688
    57b8:			; <UNDEFINED> instruction: 0xb09044f9
    57bc:	stmdbcs	r0, {r0, r1, r2, r9, sl, lr}
    57c0:	rschi	pc, r3, r0, asr #32
    57c4:			; <UNDEFINED> instruction: 0x36d8f8df
    57c8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    57cc:			; <UNDEFINED> instruction: 0xf8df681c
    57d0:	andcs	r1, r5, #212, 12	; 0xd400000
    57d4:			; <UNDEFINED> instruction: 0xf8df2000
    57d8:	ldrbtmi	r5, [r9], #-1744	; 0xfffff930
    57dc:	bl	11c37dc <strspn@plt+0x11bf5e4>
    57e0:			; <UNDEFINED> instruction: 0xf8df447d
    57e4:	andcs	r1, r5, #200, 12	; 0xc800000
    57e8:			; <UNDEFINED> instruction: 0x46034479
    57ec:	eorvs	r2, fp, r0
    57f0:	bl	f437f0 <strspn@plt+0xf3f5f8>
    57f4:	ssatne	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    57f8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    57fc:	andcs	r4, r0, r3, lsl #12
    5800:			; <UNDEFINED> instruction: 0xf7fe606b
    5804:			; <UNDEFINED> instruction: 0xf8dfeb34
    5808:	andcs	r1, r5, #172, 12	; 0xac00000
    580c:			; <UNDEFINED> instruction: 0x46034479
    5810:	adcvs	r2, fp, r0
    5814:	bl	ac3814 <strspn@plt+0xabf61c>
    5818:			; <UNDEFINED> instruction: 0x169cf8df
    581c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5820:	andcs	r4, r0, r3, lsl #12
    5824:			; <UNDEFINED> instruction: 0xf7fe60eb
    5828:			; <UNDEFINED> instruction: 0xf8dfeb22
    582c:	andcs	r1, r5, #144, 12	; 0x9000000
    5830:			; <UNDEFINED> instruction: 0x46034479
    5834:			; <UNDEFINED> instruction: 0x612b2000
    5838:	bl	643838 <strspn@plt+0x63f640>
    583c:	pkhtbne	pc, r0, pc, asr #17	; <UNPREDICTABLE>
    5840:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5844:	andcs	r4, r0, r3, lsl #12
    5848:			; <UNDEFINED> instruction: 0xf7fe616b
    584c:			; <UNDEFINED> instruction: 0xf8dfeb10
    5850:	andcs	r1, r5, #116, 12	; 0x7400000
    5854:			; <UNDEFINED> instruction: 0x46034479
    5858:			; <UNDEFINED> instruction: 0x61ab2000
    585c:	bl	1c385c <strspn@plt+0x1bf664>
    5860:			; <UNDEFINED> instruction: 0x1664f8df
    5864:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5868:	andcs	r4, r0, r3, lsl #12
    586c:			; <UNDEFINED> instruction: 0xf7fe61eb
    5870:			; <UNDEFINED> instruction: 0xf8dfeafe
    5874:	andcs	r1, r5, #88, 12	; 0x5800000
    5878:			; <UNDEFINED> instruction: 0x46034479
    587c:	eorvs	r2, fp, #0
    5880:	b	ffd43880 <strspn@plt+0xffd3f688>
    5884:			; <UNDEFINED> instruction: 0x1648f8df
    5888:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    588c:	andcs	r4, r0, r3, lsl #12
    5890:			; <UNDEFINED> instruction: 0xf7fe626b
    5894:			; <UNDEFINED> instruction: 0xf8dfeaec
    5898:	andcs	r1, r5, #60, 12	; 0x3c00000
    589c:			; <UNDEFINED> instruction: 0x46034479
    58a0:	adcvs	r2, fp, #0
    58a4:	b	ff8c38a4 <strspn@plt+0xff8bf6ac>
    58a8:	orrslt	r6, r7, r8, ror #5
    58ac:			; <UNDEFINED> instruction: 0xf8552600
    58b0:			; <UNDEFINED> instruction: 0x46381036
    58b4:	b	18438b4 <strspn@plt+0x183f6bc>
    58b8:	rsble	r2, ip, r0, lsl #16
    58bc:	biceq	lr, r6, #5120	; 0x1400
    58c0:	ldmdavs	r9, {r3, r4, r5, r9, sl, lr}^
    58c4:	b	16438c4 <strspn@plt+0x163f6cc>
    58c8:	rsble	r2, r4, r0, lsl #16
    58cc:	cfmadd32cs	mvax0, mvfx3, mvfx6, mvfx1
    58d0:			; <UNDEFINED> instruction: 0xf8dfd1ed
    58d4:	andcs	r1, r5, #4, 12	; 0x400000
    58d8:			; <UNDEFINED> instruction: 0xf8df2000
    58dc:	ldrbtmi	r5, [r9], #-1536	; 0xfffffa00
    58e0:	b	ff1438e0 <strspn@plt+0xff13f6e8>
    58e4:	ldrbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    58e8:			; <UNDEFINED> instruction: 0xf8592101
    58ec:	ldmdavs	r3!, {r0, r1, sp, lr}
    58f0:	strtmi	r4, [r0], -r2, lsl #12
    58f4:	bl	ff9438f4 <strspn@plt+0xff93f6fc>
    58f8:	strbne	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    58fc:	andcs	r2, r0, r5, lsl #4
    5900:			; <UNDEFINED> instruction: 0xf7fe4479
    5904:			; <UNDEFINED> instruction: 0xf8dfeab4
    5908:	ldmdavs	r3!, {r5, r6, r7, r8, sl, lr, pc}
    590c:			; <UNDEFINED> instruction: 0xf8592101
    5910:	ldrbtmi	r6, [ip], #5
    5914:	ldrdpl	pc, [r0], -ip
    5918:	ldmdavs	r6!, {r0, r1, r2, r8, r9, ip, pc}
    591c:			; <UNDEFINED> instruction: 0xf8dc9501
    5920:			; <UNDEFINED> instruction: 0xf8dc502c
    5924:	strls	r7, [r0], -r4, lsr #32
    5928:			; <UNDEFINED> instruction: 0xf8dc9608
    592c:	strls	r6, [lr, #-28]	; 0xffffffe4
    5930:			; <UNDEFINED> instruction: 0x5014f8dc
    5934:			; <UNDEFINED> instruction: 0xf8dc970d
    5938:	strls	r7, [ip], -ip
    593c:	ldrdvs	pc, [r4], -ip
    5940:	strvc	lr, [sl, #-2509]	; 0xfffff633
    5944:	ldrd	pc, [r0], -ip	; <UNPREDICTABLE>
    5948:			; <UNDEFINED> instruction: 0xf8dc9609
    594c:			; <UNDEFINED> instruction: 0xf8dc6028
    5950:			; <UNDEFINED> instruction: 0x96067018
    5954:			; <UNDEFINED> instruction: 0x6010f8dc
    5958:	ldrdpl	pc, [r8], -ip
    595c:	vmlsvc.f16	s28, s9, s26	; <UNPREDICTABLE>
    5960:	strls	r9, [r2, #-1539]	; 0xfffff9fd
    5964:	strtmi	r4, [r0], -r2, lsl #12
    5968:	bl	feac3968 <strspn@plt+0xfeabf770>
    596c:	ldrbne	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    5970:	andcs	r2, r0, r5, lsl #4
    5974:			; <UNDEFINED> instruction: 0xf7fe4479
    5978:	tstcs	r1, sl, ror sl
    597c:	strtmi	r4, [r0], -r2, lsl #12
    5980:	bl	fe7c3980 <strspn@plt+0xfe7bf788>
    5984:			; <UNDEFINED> instruction: 0xf7fe4640
    5988:			; <UNDEFINED> instruction: 0xf8dfeb3a
    598c:			; <UNDEFINED> instruction: 0xf8593564
    5990:	ldmdavs	ip, {r0, r1, ip, sp}
    5994:			; <UNDEFINED> instruction: 0xf8dfe71b
    5998:	andcs	r1, r5, #92, 10	; 0x17000000
    599c:			; <UNDEFINED> instruction: 0x20001ab3
    59a0:	ldrbtmi	r4, [r9], #-605	; 0xfffffda3
    59a4:			; <UNDEFINED> instruction: 0xf7fe415d
    59a8:			; <UNDEFINED> instruction: 0xf8dfea62
    59ac:	tstcs	r1, r4, lsr r5
    59b0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    59b4:			; <UNDEFINED> instruction: 0x4602681b
    59b8:			; <UNDEFINED> instruction: 0xf7fe4620
    59bc:	vmlacs.f64	d14, d16, d2
    59c0:	qadd16mi	fp, fp, r4
    59c4:	blcs	e5d0 <strspn@plt+0xa3d8>
    59c8:			; <UNDEFINED> instruction: 0xf8dfd05a
    59cc:	andcs	r1, r5, #44, 10	; 0xb000000
    59d0:	ldrbtmi	r2, [r9], #-0
    59d4:	b	12c39d4 <strspn@plt+0x12bf7dc>
    59d8:			; <UNDEFINED> instruction: 0xf7fe4621
    59dc:			; <UNDEFINED> instruction: 0xf8dfebd8
    59e0:	andcs	r1, r5, #28, 10	; 0x7000000
    59e4:	ldrbtmi	r2, [r9], #-0
    59e8:	b	10439e8 <strspn@plt+0x103f7f0>
    59ec:			; <UNDEFINED> instruction: 0xf7fe4621
    59f0:			; <UNDEFINED> instruction: 0xf8dfebce
    59f4:	andcs	r1, r5, #12, 10	; 0x3000000
    59f8:	ldrbtmi	r2, [r9], #-0
    59fc:	b	dc39fc <strspn@plt+0xdbf804>
    5a00:			; <UNDEFINED> instruction: 0xf7fe4621
    5a04:			; <UNDEFINED> instruction: 0xf8dfebc4
    5a08:	andcs	r1, r5, #252, 8	; 0xfc000000
    5a0c:	ldrbtmi	r2, [r9], #-0
    5a10:	b	b43a10 <strspn@plt+0xb3f818>
    5a14:			; <UNDEFINED> instruction: 0xf7fe4621
    5a18:			; <UNDEFINED> instruction: 0xf8dfebba
    5a1c:	andcs	r1, r5, #236, 8	; 0xec000000
    5a20:	ldrbtmi	r2, [r9], #-0
    5a24:	b	8c3a24 <strspn@plt+0x8bf82c>
    5a28:			; <UNDEFINED> instruction: 0xf7fe4621
    5a2c:			; <UNDEFINED> instruction: 0xf8dfebb0
    5a30:	andcs	r1, r5, #220, 8	; 0xdc000000
    5a34:	ldrbtmi	r2, [r9], #-0
    5a38:	b	643a38 <strspn@plt+0x63f840>
    5a3c:			; <UNDEFINED> instruction: 0xf7fe4621
    5a40:			; <UNDEFINED> instruction: 0xf8dfeba6
    5a44:	andcs	r1, r5, #204, 8	; 0xcc000000
    5a48:	ldrbtmi	r2, [r9], #-0
    5a4c:	b	3c3a4c <strspn@plt+0x3bf854>
    5a50:			; <UNDEFINED> instruction: 0xf7fe4621
    5a54:			; <UNDEFINED> instruction: 0xf8dfeb9c
    5a58:	andcs	r1, r5, #188, 8	; 0xbc000000
    5a5c:	ldrbtmi	r2, [r9], #-0
    5a60:	b	143a60 <strspn@plt+0x13f868>
    5a64:			; <UNDEFINED> instruction: 0xf7fe4621
    5a68:			; <UNDEFINED> instruction: 0xf8dfeb92
    5a6c:	andcs	r1, r5, #172, 8	; 0xac000000
    5a70:	ldrbtmi	r2, [r9], #-0
    5a74:	ldmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5a78:			; <UNDEFINED> instruction: 0xf7fe4621
    5a7c:	strtmi	lr, [fp], -r8, lsl #23
    5a80:	svclt	0x00142e02
    5a84:			; <UNDEFINED> instruction: 0xf043469a
    5a88:	vmlacs.f32	s0, s6, s2
    5a8c:	sadd16mi	fp, pc, r4	; <UNPREDICTABLE>
    5a90:	streq	pc, [r1, -r3, asr #32]
    5a94:			; <UNDEFINED> instruction: 0xf1a62e01
    5a98:			; <UNDEFINED> instruction: 0xf0400504
    5a9c:			; <UNDEFINED> instruction: 0xf8df81fa
    5aa0:	andcs	r1, r5, #124, 8	; 0x7c000000
    5aa4:	ldrbtmi	r2, [r9], #-0
    5aa8:	stmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5aac:			; <UNDEFINED> instruction: 0xf7fe4621
    5ab0:			; <UNDEFINED> instruction: 0xf8dfeb6e
    5ab4:	andcs	r1, r5, #108, 8	; 0x6c000000
    5ab8:	ldrbtmi	r2, [r9], #-0
    5abc:	ldmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ac0:			; <UNDEFINED> instruction: 0xf7fe4621
    5ac4:			; <UNDEFINED> instruction: 0xf8dfeb64
    5ac8:	andcs	r1, r5, #92, 8	; 0x5c000000
    5acc:	ldrbtmi	r2, [r9], #-0
    5ad0:	stmib	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ad4:			; <UNDEFINED> instruction: 0xf7fe4621
    5ad8:			; <UNDEFINED> instruction: 0xf8dfeb5a
    5adc:	andcs	r1, r5, #76, 8	; 0x4c000000
    5ae0:	ldrbtmi	r2, [r9], #-0
    5ae4:	stmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ae8:			; <UNDEFINED> instruction: 0xf7fe4621
    5aec:			; <UNDEFINED> instruction: 0xf8dfeb50
    5af0:	andcs	r1, r5, #60, 8	; 0x3c000000
    5af4:	ldrbtmi	r2, [r9], #-0
    5af8:	ldmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5afc:			; <UNDEFINED> instruction: 0xf7fe4621
    5b00:			; <UNDEFINED> instruction: 0xf8dfeb46
    5b04:	andcs	r1, r5, #44, 8	; 0x2c000000
    5b08:	ldrbtmi	r2, [r9], #-0
    5b0c:	stmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b10:			; <UNDEFINED> instruction: 0xf7fe4621
    5b14:			; <UNDEFINED> instruction: 0xf8dfeb3c
    5b18:	andcs	r1, r5, #28, 8	; 0x1c000000
    5b1c:	ldrbtmi	r2, [r9], #-0
    5b20:	stmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b24:			; <UNDEFINED> instruction: 0xf7fe4621
    5b28:			; <UNDEFINED> instruction: 0xf8dfeb32
    5b2c:	andcs	r1, r5, #12, 8	; 0xc000000
    5b30:	ldrbtmi	r2, [r9], #-0
    5b34:	ldmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b38:			; <UNDEFINED> instruction: 0xf7fe4621
    5b3c:	ldmibmi	pc!, {r3, r5, r8, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    5b40:	andcs	r2, r0, r5, lsl #4
    5b44:			; <UNDEFINED> instruction: 0xf7fe4479
    5b48:			; <UNDEFINED> instruction: 0x4621e992
    5b4c:	bl	7c3b4c <strspn@plt+0x7bf954>
    5b50:	andcs	r4, r5, #4112384	; 0x3ec000
    5b54:	ldrbtmi	r2, [r9], #-0
    5b58:	stmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b5c:			; <UNDEFINED> instruction: 0xf7fe4621
    5b60:	ldmibmi	r8!, {r1, r2, r4, r8, r9, fp, sp, lr, pc}^
    5b64:	andcs	r2, r0, r5, lsl #4
    5b68:			; <UNDEFINED> instruction: 0xf7fe4479
    5b6c:	strtmi	lr, [r1], -r0, lsl #19
    5b70:	bl	343b70 <strspn@plt+0x33f978>
    5b74:	andcs	r4, r5, #244, 18	; 0x3d0000
    5b78:	ldrbtmi	r2, [r9], #-0
    5b7c:	ldmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5b80:			; <UNDEFINED> instruction: 0xf7fe4621
    5b84:			; <UNDEFINED> instruction: 0xf1baeb04
    5b88:			; <UNDEFINED> instruction: 0xf0000f00
    5b8c:	stmibmi	pc!, {r0, r1, r2, r3, r6, r7, pc}^	; <UNPREDICTABLE>
    5b90:	andcs	r2, r0, r5, lsl #4
    5b94:			; <UNDEFINED> instruction: 0xf7fe4479
    5b98:	strtmi	lr, [r1], -sl, ror #18
    5b9c:	b	ffdc3b9c <strspn@plt+0xffdbf9a4>
    5ba0:	andcs	r4, r5, #3850240	; 0x3ac000
    5ba4:	ldrbtmi	r2, [r9], #-0
    5ba8:	stmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5bac:			; <UNDEFINED> instruction: 0xf7fe4621
    5bb0:	stmibmi	r8!, {r1, r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}^
    5bb4:	andcs	r2, r0, r5, lsl #4
    5bb8:			; <UNDEFINED> instruction: 0xf7fe4479
    5bbc:			; <UNDEFINED> instruction: 0x4621e958
    5bc0:	b	ff943bc0 <strspn@plt+0xff93f9c8>
    5bc4:	andcs	r4, r5, #228, 18	; 0x390000
    5bc8:	ldrbtmi	r2, [r9], #-0
    5bcc:	stmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5bd0:			; <UNDEFINED> instruction: 0xf7fe4621
    5bd4:	stmibmi	r1!, {r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}^
    5bd8:	andcs	r2, r0, r5, lsl #4
    5bdc:			; <UNDEFINED> instruction: 0xf7fe4479
    5be0:	strtmi	lr, [r1], -r6, asr #18
    5be4:	b	ff4c3be4 <strspn@plt+0xff4bf9ec>
    5be8:	andcs	r4, r5, #3620864	; 0x374000
    5bec:	ldrbtmi	r2, [r9], #-0
    5bf0:	ldmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5bf4:			; <UNDEFINED> instruction: 0xf7fe4621
    5bf8:	ldmibmi	sl, {r1, r3, r6, r7, r9, fp, sp, lr, pc}^
    5bfc:	andcs	r2, r0, r5, lsl #4
    5c00:			; <UNDEFINED> instruction: 0xf7fe4479
    5c04:			; <UNDEFINED> instruction: 0x4621e934
    5c08:	b	ff043c08 <strspn@plt+0xff03fa10>
    5c0c:	andcs	r4, r5, #3506176	; 0x358000
    5c10:	ldrbtmi	r2, [r9], #-0
    5c14:	stmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5c18:			; <UNDEFINED> instruction: 0xf7fe4621
    5c1c:	ldmibmi	r3, {r3, r4, r5, r7, r9, fp, sp, lr, pc}^
    5c20:	andcs	r2, r0, r5, lsl #4
    5c24:			; <UNDEFINED> instruction: 0xf7fe4479
    5c28:	strtmi	lr, [r1], -r2, lsr #18
    5c2c:	b	febc3c2c <strspn@plt+0xfebbfa34>
    5c30:	andcs	r4, r5, #3391488	; 0x33c000
    5c34:	ldrbtmi	r2, [r9], #-0
    5c38:	ldmdb	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5c3c:			; <UNDEFINED> instruction: 0xf7fe4621
    5c40:	stmibmi	ip, {r1, r2, r5, r7, r9, fp, sp, lr, pc}^
    5c44:	andcs	r2, r0, r5, lsl #4
    5c48:			; <UNDEFINED> instruction: 0xf7fe4479
    5c4c:			; <UNDEFINED> instruction: 0x4621e910
    5c50:	b	fe743c50 <strspn@plt+0xfe73fa58>
    5c54:	andcs	r4, r5, #200, 18	; 0x320000
    5c58:	ldrbtmi	r2, [r9], #-0
    5c5c:	stmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5c60:			; <UNDEFINED> instruction: 0xf7fe4621
    5c64:	stmibmi	r5, {r2, r4, r7, r9, fp, sp, lr, pc}^
    5c68:	andcs	r2, r0, r5, lsl #4
    5c6c:			; <UNDEFINED> instruction: 0xf7fe4479
    5c70:			; <UNDEFINED> instruction: 0x4621e8fe
    5c74:	b	fe2c3c74 <strspn@plt+0xfe2bfa7c>
    5c78:	andcs	r4, r5, #3162112	; 0x304000
    5c7c:	ldrbtmi	r2, [r9], #-0
    5c80:	ldm	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5c84:			; <UNDEFINED> instruction: 0xf7fe4621
    5c88:	ldmibmi	lr!, {r1, r7, r9, fp, sp, lr, pc}
    5c8c:	andcs	r2, r0, r5, lsl #4
    5c90:			; <UNDEFINED> instruction: 0xf7fe4479
    5c94:	strtmi	lr, [r1], -ip, ror #17
    5c98:	b	1e43c98 <strspn@plt+0x1e3faa0>
    5c9c:	andcs	r4, r5, #3047424	; 0x2e8000
    5ca0:	ldrbtmi	r2, [r9], #-0
    5ca4:	stmia	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ca8:			; <UNDEFINED> instruction: 0xf7fe4621
    5cac:	ldmibmi	r7!, {r4, r5, r6, r9, fp, sp, lr, pc}
    5cb0:	andcs	r2, r0, r5, lsl #4
    5cb4:			; <UNDEFINED> instruction: 0xf7fe4479
    5cb8:			; <UNDEFINED> instruction: 0x4621e8da
    5cbc:	b	19c3cbc <strspn@plt+0x19bfac4>
    5cc0:	andcs	r4, r5, #2932736	; 0x2cc000
    5cc4:	ldrbtmi	r2, [r9], #-0
    5cc8:	ldm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ccc:			; <UNDEFINED> instruction: 0xf7fe4621
    5cd0:	ldmibmi	r0!, {r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}
    5cd4:	andcs	r2, r0, r5, lsl #4
    5cd8:			; <UNDEFINED> instruction: 0xf7fe4479
    5cdc:	strtmi	lr, [r1], -r8, asr #17
    5ce0:	b	1543ce0 <strspn@plt+0x153fae8>
    5ce4:	andcs	r4, r5, #172, 18	; 0x2b0000
    5ce8:	ldrbtmi	r2, [r9], #-0
    5cec:	ldm	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5cf0:			; <UNDEFINED> instruction: 0xf7fe4621
    5cf4:	stmibmi	r9!, {r2, r3, r6, r9, fp, sp, lr, pc}
    5cf8:	andcs	r2, r0, r5, lsl #4
    5cfc:			; <UNDEFINED> instruction: 0xf7fe4479
    5d00:			; <UNDEFINED> instruction: 0x4621e8b6
    5d04:	b	10c3d04 <strspn@plt+0x10bfb0c>
    5d08:	andcs	r4, r5, #2703360	; 0x294000
    5d0c:	ldrbtmi	r2, [r9], #-0
    5d10:	stmia	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5d14:			; <UNDEFINED> instruction: 0xf7fe4621
    5d18:	stmibmi	r2!, {r1, r3, r4, r5, r9, fp, sp, lr, pc}
    5d1c:	andcs	r2, r0, r5, lsl #4
    5d20:			; <UNDEFINED> instruction: 0xf7fe4479
    5d24:	strtmi	lr, [r1], -r4, lsr #17
    5d28:	b	c43d28 <strspn@plt+0xc3fb30>
    5d2c:	ldmibmi	lr, {r0, r1, r2, r5, r6, r8, r9, ip, sp, pc}
    5d30:	andcs	r2, r0, r5, lsl #4
    5d34:			; <UNDEFINED> instruction: 0xf7fe4479
    5d38:			; <UNDEFINED> instruction: 0x4621e89a
    5d3c:	b	9c3d3c <strspn@plt+0x9bfb44>
    5d40:	andcs	r4, r5, #2523136	; 0x268000
    5d44:	ldrbtmi	r2, [r9], #-0
    5d48:	ldm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5d4c:			; <UNDEFINED> instruction: 0xf7fe4621
    5d50:	ldmibmi	r7, {r1, r2, r3, r4, r9, fp, sp, lr, pc}
    5d54:	andcs	r2, r0, r5, lsl #4
    5d58:			; <UNDEFINED> instruction: 0xf7fe4479
    5d5c:	strtmi	lr, [r1], -r8, lsl #17
    5d60:	b	543d60 <strspn@plt+0x53fb68>
    5d64:	andcs	r4, r5, #2408448	; 0x24c000
    5d68:	ldrbtmi	r2, [r9], #-0
    5d6c:	ldmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5d70:			; <UNDEFINED> instruction: 0xf7fe4621
    5d74:	ldmibmi	r0, {r2, r3, r9, fp, sp, lr, pc}
    5d78:	andcs	r2, r0, r5, lsl #4
    5d7c:			; <UNDEFINED> instruction: 0xf7fe4479
    5d80:			; <UNDEFINED> instruction: 0x4621e876
    5d84:	b	c3d84 <strspn@plt+0xbfb8c>
    5d88:			; <UNDEFINED> instruction: 0xf63f2d01
    5d8c:	stmibmi	fp, {r0, r1, r2, r3, r5, r6, r7, r8, sl, fp, sp, pc}
    5d90:	andcs	r2, r0, r5, lsl #4
    5d94:	ldrbtmi	r4, [r9], #-3978	; 0xfffff076
    5d98:	stmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5d9c:			; <UNDEFINED> instruction: 0xf7fe4621
    5da0:	stmibmi	r8, {r1, r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    5da4:	andcs	r2, r0, r5, lsl #4
    5da8:	ldrbtmi	r4, [pc], #-1145	; 5db0 <strspn@plt+0x1bb8>
    5dac:	ldmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5db0:			; <UNDEFINED> instruction: 0xf7fe4621
    5db4:	stmibmi	r4, {r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}
    5db8:	andcs	r2, r0, r5, lsl #4
    5dbc:			; <UNDEFINED> instruction: 0xf7fe4479
    5dc0:			; <UNDEFINED> instruction: 0x4621e856
    5dc4:	stmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5dc8:	andcs	r4, r5, #128, 18	; 0x200000
    5dcc:	ldrbtmi	r2, [r9], #-0
    5dd0:	stmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5dd4:			; <UNDEFINED> instruction: 0xf7fe4621
    5dd8:	ldmdbmi	sp!, {r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}^
    5ddc:	andcs	r2, r0, r5, lsl #4
    5de0:			; <UNDEFINED> instruction: 0xf7fe4479
    5de4:	strtmi	lr, [r1], -r4, asr #16
    5de8:	ldmib	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5dec:	andcs	r4, r5, #1982464	; 0x1e4000
    5df0:	ldrbtmi	r2, [r9], #-0
    5df4:	ldmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5df8:			; <UNDEFINED> instruction: 0xf7fe4621
    5dfc:	ldmdbmi	r6!, {r3, r6, r7, r8, fp, sp, lr, pc}^
    5e00:	andcs	r2, r0, r5, lsl #4
    5e04:			; <UNDEFINED> instruction: 0xf7fe4479
    5e08:			; <UNDEFINED> instruction: 0x4621e832
    5e0c:	ldmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5e10:	andcs	r4, r5, #1867776	; 0x1c8000
    5e14:	ldrbtmi	r2, [r9], #-0
    5e18:	stmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5e1c:			; <UNDEFINED> instruction: 0xf7fe4621
    5e20:	stmdbmi	pc!, {r1, r2, r4, r5, r7, r8, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    5e24:	andcs	r2, r0, r5, lsl #4
    5e28:			; <UNDEFINED> instruction: 0xf7fe4479
    5e2c:	strtmi	lr, [r1], -r0, lsr #16
    5e30:	stmib	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5e34:	andcs	r4, r5, #1753088	; 0x1ac000
    5e38:	ldrbtmi	r2, [r9], #-0
    5e3c:	ldmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5e40:			; <UNDEFINED> instruction: 0xf7fe4621
    5e44:	stmdbmi	r8!, {r2, r5, r7, r8, fp, sp, lr, pc}^
    5e48:	andcs	r2, r0, r5, lsl #4
    5e4c:			; <UNDEFINED> instruction: 0xf7fe4479
    5e50:	strtmi	lr, [r1], -lr, lsl #16
    5e54:	ldmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5e58:	andcs	r4, r5, #100, 18	; 0x190000
    5e5c:	ldrbtmi	r2, [r9], #-0
    5e60:	stmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5e64:	bvs	fef98ae0 <strspn@plt+0xfef948e8>
    5e68:	bvs	f4e274 <strspn@plt+0xf4a07c>
    5e6c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    5e70:	stmib	sp, {r0, r1, r3, r4, fp, sp, lr}^
    5e74:			; <UNDEFINED> instruction: 0xf8d75604
    5e78:	ldmdbvs	sp!, {r3, r4, sp, lr, pc}
    5e7c:	ldmdavs	pc!, {r1, r2, r3, r4, r5, r7, fp, sp, lr}	; <UNPREDICTABLE>
    5e80:	vmlspl.f16	s28, s5, s26	; <UNPREDICTABLE>
    5e84:	strvc	lr, [r0], -sp, asr #19
    5e88:	strtmi	r4, [r0], -r2, lsl #12
    5e8c:	ldmdb	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5e90:	blcs	3f448 <strspn@plt+0x3b250>
    5e94:	mcrge	4, 0, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
    5e98:	svclt	0x0000e675
    5e9c:	ldrdeq	lr, [r1], -r0
    5ea0:	andeq	r0, r0, r8, lsr #4
    5ea4:	andeq	r8, r0, r6, lsr r3
    5ea8:	andeq	pc, r1, r4, asr r5	; <UNPREDICTABLE>
    5eac:	andeq	r9, r0, r4, lsr #2
    5eb0:	andeq	fp, r0, r6, lsl r6
    5eb4:	andeq	r9, r0, r4, lsr #27
    5eb8:	strdeq	r8, [r0], -sl
    5ebc:	strdeq	r8, [r0], -r0
    5ec0:	andeq	r8, r0, r2, ror #5
    5ec4:	strdeq	sl, [r0], -r4
    5ec8:	andeq	r8, r0, r6, asr #5
    5ecc:	andeq	r9, r0, ip, asr #22
    5ed0:	andeq	r8, r0, sl, lsr #5
    5ed4:	muleq	r0, ip, r2
    5ed8:	andeq	r8, r0, lr, asr r2
    5edc:	andeq	r0, r0, r8, ror #3
    5ee0:	andeq	r0, r0, r8, asr #3
    5ee4:	ldrdeq	r8, [r0], -r0
    5ee8:	andeq	pc, r1, r2, lsr #8
    5eec:	andeq	r8, r0, ip, lsr lr
    5ef0:	ldrdeq	r0, [r0], -r4
    5ef4:	muleq	r0, sl, r1
    5ef8:	andeq	r8, r0, r2, lsl #3
    5efc:	andeq	r8, r0, r2, lsl #3
    5f00:	muleq	r0, r6, r1
    5f04:			; <UNDEFINED> instruction: 0x000081be
    5f08:	andeq	r8, r0, r6, ror #3
    5f0c:	andeq	r8, r0, r6, lsl #4
    5f10:	andeq	r8, r0, sl, lsl r2
    5f14:	andeq	r8, r0, r6, lsr r2
    5f18:	andeq	r8, r0, sl, asr r2
    5f1c:	andeq	r8, r0, r2, ror #4
    5f20:	andeq	r8, r0, r6, ror #4
    5f24:	andeq	r8, r0, r6, ror r2
    5f28:	muleq	r0, r2, r2
    5f2c:			; <UNDEFINED> instruction: 0x000082b6
    5f30:	andeq	r8, r0, r6, asr #5
    5f34:	ldrdeq	r8, [r0], -lr
    5f38:	andeq	r8, r0, r6, lsl r3
    5f3c:	andeq	r8, r0, r8, lsr #6
    5f40:	andeq	r8, r0, r6, lsr r3
    5f44:	andeq	r8, r0, r8, asr r3
    5f48:	andeq	r8, r0, r2, ror r3
    5f4c:	strdeq	r8, [r0], -r4
    5f50:	strdeq	r8, [r0], -r6
    5f54:	andeq	r8, r0, r8, lsl #8
    5f58:	andeq	r8, r0, r2, lsr r4
    5f5c:	andeq	r8, r0, r0, asr r4
    5f60:	andeq	r8, r0, lr, ror #8
    5f64:	andeq	r8, r0, r0, lsl #9
    5f68:	muleq	r0, lr, r4
    5f6c:			; <UNDEFINED> instruction: 0x000084b0
    5f70:	andeq	r8, r0, r6, asr #9
    5f74:	andeq	r8, r0, ip, ror #9
    5f78:	andeq	r8, r0, r2, lsl r5
    5f7c:	andeq	r8, r0, r4, lsr r5
    5f80:	andeq	r8, r0, sl, ror #10
    5f84:	andeq	r8, r0, r0, lsl #11
    5f88:	muleq	r0, sl, r5
    5f8c:			; <UNDEFINED> instruction: 0x000085b8
    5f90:	andeq	r8, r0, lr, asr #11
    5f94:	andeq	r8, r0, r8, lsl #12
    5f98:	andeq	r8, r0, r6, lsr r6
    5f9c:	andeq	r8, r0, r0, ror #12
    5fa0:	andeq	r8, r0, r2, lsl #13
    5fa4:	andeq	r8, r0, r0, asr #13
    5fa8:	strdeq	r8, [r0], -r0
    5fac:	andeq	r8, r0, lr, ror #13
    5fb0:	andeq	r8, r0, r0, lsl r7
    5fb4:	andeq	r8, r0, sl, lsr r7
    5fb8:	andeq	r8, r0, r0, asr r7
    5fbc:	andeq	r8, r0, sl, ror #14
    5fc0:	andeq	lr, r1, sl, lsl #31
    5fc4:	andeq	r8, r0, r4, ror r7
    5fc8:	muleq	r0, ip, r7
    5fcc:			; <UNDEFINED> instruction: 0x000087ba
    5fd0:	andeq	r8, r0, r4, ror #15
    5fd4:	andeq	r8, r0, sl, lsl r8
    5fd8:	andeq	r8, r0, r8, lsr r8
    5fdc:	andeq	r8, r0, lr, asr r8
    5fe0:	andeq	r8, r0, r8, lsl #17
    5fe4:			; <UNDEFINED> instruction: 0x000088ba
    5fe8:	andeq	r8, r0, r4, ror #17
    5fec:	andeq	r8, r0, r2, lsl #18
    5ff0:	ldrbmi	r2, [r0, -r0]!
    5ff4:	ldrdcs	pc, [ip, -r0]
    5ff8:	ldrdcc	pc, [ip, -r1]
    5ffc:	movwle	r4, #12954	; 0x329a
    6000:	andcs	fp, r1, ip, lsl #31
    6004:	ldrbmi	r2, [r0, -r0]!
    6008:	rscscc	pc, pc, pc, asr #32
    600c:	svclt	0x00004770
    6010:			; <UNDEFINED> instruction: 0x0110f8d0
    6014:			; <UNDEFINED> instruction: 0x3110f8d1
    6018:	ldrbmi	r1, [r0, -r0, asr #21]!
    601c:	movwcs	lr, #43472	; 0xa9d0
    6020:	ldrdeq	lr, [sl, -r1]
    6024:	svclt	0x0008428b
    6028:	movwle	r4, #25218	; 0x6282
    602c:	svclt	0x00084299
    6030:	svclt	0x00344290
    6034:	andcs	r2, r0, r1
    6038:			; <UNDEFINED> instruction: 0xf04f4770
    603c:			; <UNDEFINED> instruction: 0x477030ff
    6040:	ldrsbteq	pc, [r4], r0	; <UNPREDICTABLE>
    6044:	ldrsbtcc	pc, [r4], r1	; <UNPREDICTABLE>
    6048:	ldrbmi	r1, [r0, -r0, asr #21]!
    604c:	adceq	pc, r0, #208, 16	; 0xd00000
    6050:	adccc	pc, r0, #13697024	; 0xd10000
    6054:	ldrbmi	r1, [r0, -r0, asr #21]!
    6058:	ldrsbteq	pc, [r8], r0	; <UNPREDICTABLE>
    605c:	ldrsbtcc	pc, [r8], r1	; <UNPREDICTABLE>
    6060:	ldrbmi	r1, [r0, -r0, asr #21]!
    6064:	ldrsbtcs	pc, [ip], r0	; <UNPREDICTABLE>
    6068:	ldrsbtcc	pc, [ip], r1	; <UNPREDICTABLE>
    606c:	blle	d6adc <strspn@plt+0xd28e4>
    6070:	andcs	fp, r1, ip, asr #31
    6074:	ldrbmi	r2, [r0, -r0]!
    6078:	rscscc	pc, pc, pc, asr #32
    607c:	svclt	0x00004770
    6080:	ldrdcs	pc, [r0], #128	; 0x80
    6084:	ldrdcc	pc, [r0], #129	; 0x81
    6088:	blle	d6af8 <strspn@plt+0xd2900>
    608c:	andcs	fp, r1, ip, asr #31
    6090:	ldrbmi	r2, [r0, -r0]!
    6094:	rscscc	pc, pc, pc, asr #32
    6098:	svclt	0x00004770
    609c:	ldrdcs	pc, [r4], #128	; 0x80
    60a0:	ldrdcc	pc, [r4], #129	; 0x81
    60a4:	blle	d6b14 <strspn@plt+0xd291c>
    60a8:	andcs	fp, r1, ip, asr #31
    60ac:	ldrbmi	r2, [r0, -r0]!
    60b0:	rscscc	pc, pc, pc, asr #32
    60b4:	svclt	0x00004770
    60b8:	ldrdcs	pc, [r8], #128	; 0x80
    60bc:	ldrdcc	pc, [r8], #129	; 0x81
    60c0:	blle	d6b30 <strspn@plt+0xd2938>
    60c4:	andcs	fp, r1, ip, asr #31
    60c8:	ldrbmi	r2, [r0, -r0]!
    60cc:	rscscc	pc, pc, pc, asr #32
    60d0:	svclt	0x00004770
    60d4:	ldrdcs	pc, [ip], #128	; 0x80
    60d8:	ldrdcc	pc, [ip], #129	; 0x81
    60dc:	blle	d6b4c <strspn@plt+0xd2954>
    60e0:	andcs	fp, r1, ip, asr #31
    60e4:	ldrbmi	r2, [r0, -r0]!
    60e8:	rscscc	pc, pc, pc, asr #32
    60ec:	svclt	0x00004770
    60f0:	ldrsbcs	pc, [r0], #128	; 0x80	; <UNPREDICTABLE>
    60f4:	ldrsbcc	pc, [r0], #129	; 0x81	; <UNPREDICTABLE>
    60f8:	blle	d6b68 <strspn@plt+0xd2970>
    60fc:	andcs	fp, r1, ip, asr #31
    6100:	ldrbmi	r2, [r0, -r0]!
    6104:	rscscc	pc, pc, pc, asr #32
    6108:	svclt	0x00004770
    610c:	ldrsbcs	pc, [r4], #128	; 0x80	; <UNPREDICTABLE>
    6110:	ldrsbcc	pc, [r4], #129	; 0x81	; <UNPREDICTABLE>
    6114:	blle	d6b84 <strspn@plt+0xd298c>
    6118:	andcs	fp, r1, ip, asr #31
    611c:	ldrbmi	r2, [r0, -r0]!
    6120:	rscscc	pc, pc, pc, asr #32
    6124:	svclt	0x00004770
    6128:	ldrsbcs	pc, [r8], #128	; 0x80	; <UNPREDICTABLE>
    612c:	ldrsbcc	pc, [r8], #129	; 0x81	; <UNPREDICTABLE>
    6130:	blle	d6ba0 <strspn@plt+0xd29a8>
    6134:	andcs	fp, r1, ip, asr #31
    6138:	ldrbmi	r2, [r0, -r0]!
    613c:	rscscc	pc, pc, pc, asr #32
    6140:	svclt	0x00004770
    6144:	ldrsbcs	pc, [ip], #128	; 0x80	; <UNPREDICTABLE>
    6148:	ldrsbcc	pc, [ip], #129	; 0x81	; <UNPREDICTABLE>
    614c:	blle	d6bbc <strspn@plt+0xd29c4>
    6150:	andcs	fp, r1, ip, asr #31
    6154:	ldrbmi	r2, [r0, -r0]!
    6158:	rscscc	pc, pc, pc, asr #32
    615c:	svclt	0x00004770
    6160:	ldrdcs	pc, [r0], #128	; 0x80	; <UNPREDICTABLE>
    6164:	ldrdcc	pc, [r0], #129	; 0x81	; <UNPREDICTABLE>
    6168:	movwle	r4, #12954	; 0x329a
    616c:	andcs	fp, r1, ip, lsl #31
    6170:	ldrbmi	r2, [r0, -r0]!
    6174:	rscscc	pc, pc, pc, asr #32
    6178:	svclt	0x00004770
    617c:	ldrdcs	pc, [r4], #128	; 0x80	; <UNPREDICTABLE>
    6180:	ldrdcc	pc, [r4], #129	; 0x81	; <UNPREDICTABLE>
    6184:	movwle	r4, #12954	; 0x329a
    6188:	andcs	fp, r1, ip, lsl #31
    618c:	ldrbmi	r2, [r0, -r0]!
    6190:	rscscc	pc, pc, pc, asr #32
    6194:	svclt	0x00004770
    6198:	ldrdcs	pc, [r8], #128	; 0x80	; <UNPREDICTABLE>
    619c:	ldrdcc	pc, [r8], #129	; 0x81	; <UNPREDICTABLE>
    61a0:	movwle	r4, #12954	; 0x329a
    61a4:	andcs	fp, r1, ip, lsl #31
    61a8:	ldrbmi	r2, [r0, -r0]!
    61ac:	rscscc	pc, pc, pc, asr #32
    61b0:	svclt	0x00004770
    61b4:	ldrsbtcs	pc, [r8], #128	; 0x80	; <UNPREDICTABLE>
    61b8:	ldrsbtcc	pc, [r8], #129	; 0x81	; <UNPREDICTABLE>
    61bc:	movwle	r4, #12954	; 0x329a
    61c0:	andcs	fp, r1, ip, lsl #31
    61c4:	ldrbmi	r2, [r0, -r0]!
    61c8:	rscscc	pc, pc, pc, asr #32
    61cc:	svclt	0x00004770
    61d0:	ldrsbtcs	pc, [ip], #128	; 0x80	; <UNPREDICTABLE>
    61d4:	ldrsbtcc	pc, [ip], #129	; 0x81	; <UNPREDICTABLE>
    61d8:	movwle	r4, #12954	; 0x329a
    61dc:	andcs	fp, r1, ip, lsl #31
    61e0:	ldrbmi	r2, [r0, -r0]!
    61e4:	rscscc	pc, pc, pc, asr #32
    61e8:	svclt	0x00004770
    61ec:	ldrdcs	pc, [r4, -r0]
    61f0:	ldrdcc	pc, [r4, -r1]
    61f4:	movwle	r4, #12954	; 0x329a
    61f8:	andcs	fp, r1, ip, lsl #31
    61fc:	ldrbmi	r2, [r0, -r0]!
    6200:	rscscc	pc, pc, pc, asr #32
    6204:	svclt	0x00004770
    6208:	ldrdcs	pc, [r8, -r0]
    620c:	ldrdcc	pc, [r8, -r1]
    6210:	movwle	r4, #12954	; 0x329a
    6214:	andcs	fp, r1, ip, lsl #31
    6218:	ldrbmi	r2, [r0, -r0]!
    621c:	rscscc	pc, pc, pc, asr #32
    6220:	svclt	0x00004770
    6224:			; <UNDEFINED> instruction: 0x2114f8d0
    6228:			; <UNDEFINED> instruction: 0x3114f8d1
    622c:	movwle	r4, #12954	; 0x329a
    6230:	andcs	fp, r1, ip, lsl #31
    6234:	ldrbmi	r2, [r0, -r0]!
    6238:	rscscc	pc, pc, pc, asr #32
    623c:	svclt	0x00004770
    6240:			; <UNDEFINED> instruction: 0x2118f8d0
    6244:			; <UNDEFINED> instruction: 0x3118f8d1
    6248:	movwle	r4, #12954	; 0x329a
    624c:	andcs	fp, r1, ip, lsl #31
    6250:	ldrbmi	r2, [r0, -r0]!
    6254:	rscscc	pc, pc, pc, asr #32
    6258:	svclt	0x00004770
    625c:			; <UNDEFINED> instruction: 0x011cf8d0
    6260:			; <UNDEFINED> instruction: 0x311cf8d1
    6264:	ldrbmi	r1, [r0, -r0, asr #21]!
    6268:	ldrdcs	pc, [r0, -r0]!
    626c:	ldrdcc	pc, [r0, -r1]!
    6270:	movwle	r4, #12954	; 0x329a
    6274:	andcs	fp, r1, ip, lsl #31
    6278:	ldrbmi	r2, [r0, -r0]!
    627c:	rscscc	pc, pc, pc, asr #32
    6280:	svclt	0x00004770
    6284:	ldrdcs	pc, [r4, -r0]!
    6288:	ldrdcc	pc, [r4, -r1]!
    628c:	movwle	r4, #12954	; 0x329a
    6290:	andcs	fp, r1, ip, lsl #31
    6294:	ldrbmi	r2, [r0, -r0]!
    6298:	rscscc	pc, pc, pc, asr #32
    629c:	svclt	0x00004770
    62a0:	ldrdcs	pc, [r8, -r0]!
    62a4:	ldrdcc	pc, [r8, -r1]!
    62a8:	movwle	r4, #12954	; 0x329a
    62ac:	andcs	fp, r1, ip, lsl #31
    62b0:	ldrbmi	r2, [r0, -r0]!
    62b4:	rscscc	pc, pc, pc, asr #32
    62b8:	svclt	0x00004770
    62bc:	ldrdcs	pc, [ip, -r0]!
    62c0:	ldrdcc	pc, [ip, -r1]!
    62c4:	movwle	r4, #12954	; 0x329a
    62c8:	andcs	fp, r1, ip, lsl #31
    62cc:	ldrbmi	r2, [r0, -r0]!
    62d0:	rscscc	pc, pc, pc, asr #32
    62d4:	svclt	0x00004770
    62d8:	movwcs	lr, #27088	; 0x69d0
    62dc:	ldrdeq	lr, [r6, -r1]
    62e0:	svclt	0x0008428b
    62e4:	movwle	r4, #25218	; 0x6282
    62e8:	svclt	0x00084299
    62ec:	svclt	0x00344290
    62f0:	andcs	r2, r0, r1
    62f4:			; <UNDEFINED> instruction: 0xf04f4770
    62f8:			; <UNDEFINED> instruction: 0x477030ff
    62fc:	movwcs	lr, #35280	; 0x89d0
    6300:	ldrdeq	lr, [r8, -r1]
    6304:	svclt	0x0008428b
    6308:	movwle	r4, #25218	; 0x6282
    630c:	svclt	0x00084299
    6310:	svclt	0x00344290
    6314:	andcs	r2, r0, r1
    6318:			; <UNDEFINED> instruction: 0xf04f4770
    631c:			; <UNDEFINED> instruction: 0x477030ff
    6320:			; <UNDEFINED> instruction: 0x209cf8d0
    6324:			; <UNDEFINED> instruction: 0x309cf8d1
    6328:	movwle	r4, #12954	; 0x329a
    632c:	andcs	fp, r1, ip, lsl #31
    6330:	ldrbmi	r2, [r0, -r0]!
    6334:	rscscc	pc, pc, pc, asr #32
    6338:	svclt	0x00004770
    633c:	ldrdcs	pc, [r0], r0	; <UNPREDICTABLE>
    6340:	ldrdcc	pc, [r0], r1	; <UNPREDICTABLE>
    6344:	movwle	r4, #12954	; 0x329a
    6348:	andcs	fp, r1, ip, lsl #31
    634c:	ldrbmi	r2, [r0, -r0]!
    6350:	rscscc	pc, pc, pc, asr #32
    6354:	svclt	0x00004770
    6358:	ldrdcs	pc, [r4], r0	; <UNPREDICTABLE>
    635c:	ldrdcc	pc, [r4], r1	; <UNPREDICTABLE>
    6360:	movwle	r4, #12954	; 0x329a
    6364:	andcs	fp, r1, ip, lsl #31
    6368:	ldrbmi	r2, [r0, -r0]!
    636c:	rscscc	pc, pc, pc, asr #32
    6370:	svclt	0x00004770
    6374:	ldrdcs	pc, [r8], r0	; <UNPREDICTABLE>
    6378:	ldrdcc	pc, [r8], r1	; <UNPREDICTABLE>
    637c:	movwle	r4, #12954	; 0x329a
    6380:	andcs	fp, r1, ip, lsl #31
    6384:	ldrbmi	r2, [r0, -r0]!
    6388:	rscscc	pc, pc, pc, asr #32
    638c:	svclt	0x00004770
    6390:	ldrdcs	pc, [ip], r0	; <UNPREDICTABLE>
    6394:	ldrdcc	pc, [ip], r1	; <UNPREDICTABLE>
    6398:	movwle	r4, #12954	; 0x329a
    639c:	andcs	fp, r1, ip, lsl #31
    63a0:	ldrbmi	r2, [r0, -r0]!
    63a4:	rscscc	pc, pc, pc, asr #32
    63a8:	svclt	0x00004770
    63ac:	movwcs	lr, #59856	; 0xe9d0
    63b0:	ldrdeq	lr, [lr, -r1]
    63b4:	svclt	0x0008428b
    63b8:	movwle	r4, #25218	; 0x6282
    63bc:	svclt	0x00084299
    63c0:	svclt	0x00344290
    63c4:	andcs	r2, r0, r1
    63c8:			; <UNDEFINED> instruction: 0xf04f4770
    63cc:			; <UNDEFINED> instruction: 0x477030ff
    63d0:	ldrsbtcs	pc, [r0], r0	; <UNPREDICTABLE>
    63d4:	ldrsbtcc	pc, [r0], r1	; <UNPREDICTABLE>
    63d8:	movwle	r4, #12954	; 0x329a
    63dc:	andcs	fp, r1, ip, lsl #31
    63e0:	ldrbmi	r2, [r0, -r0]!
    63e4:	rscscc	pc, pc, pc, asr #32
    63e8:	svclt	0x00004770
    63ec:	adcscs	pc, r4, #208, 16	; 0xd00000
    63f0:	adcscc	pc, r4, #13697024	; 0xd10000
    63f4:	blle	d6e64 <strspn@plt+0xd2c6c>
    63f8:	andcs	fp, r1, ip, asr #31
    63fc:	ldrbmi	r2, [r0, -r0]!
    6400:	rscscc	pc, pc, pc, asr #32
    6404:	svclt	0x00004770
    6408:	adcscs	pc, r8, #208, 16	; 0xd00000
    640c:	adcscc	pc, r8, #13697024	; 0xd10000
    6410:	blle	d6e80 <strspn@plt+0xd2c88>
    6414:	andcs	fp, r1, ip, asr #31
    6418:	ldrbmi	r2, [r0, -r0]!
    641c:	rscscc	pc, pc, pc, asr #32
    6420:	svclt	0x00004770
    6424:	adccs	pc, ip, #208, 16	; 0xd00000
    6428:	adccc	pc, ip, #13697024	; 0xd10000
    642c:	blle	d6e9c <strspn@plt+0xd2ca4>
    6430:	andcs	fp, r1, ip, asr #31
    6434:	ldrbmi	r2, [r0, -r0]!
    6438:	rscscc	pc, pc, pc, asr #32
    643c:	svclt	0x00004770
    6440:	adcscs	pc, r0, #208, 16	; 0xd00000
    6444:	adcscc	pc, r0, #13697024	; 0xd10000
    6448:	blle	d6eb8 <strspn@plt+0xd2cc0>
    644c:	andcs	fp, r1, ip, asr #31
    6450:	ldrbmi	r2, [r0, -r0]!
    6454:	rscscc	pc, pc, pc, asr #32
    6458:	svclt	0x00004770
    645c:	adcscs	pc, ip, #208, 16	; 0xd00000
    6460:	adcscc	pc, ip, #13697024	; 0xd10000
    6464:	blle	d6ed4 <strspn@plt+0xd2cdc>
    6468:	andcs	fp, r1, ip, asr #31
    646c:	ldrbmi	r2, [r0, -r0]!
    6470:	rscscc	pc, pc, pc, asr #32
    6474:	svclt	0x00004770
    6478:	sbccs	pc, r0, #208, 16	; 0xd00000
    647c:	sbccc	pc, r0, #13697024	; 0xd10000
    6480:	blle	d6ef0 <strspn@plt+0xd2cf8>
    6484:	andcs	fp, r1, ip, asr #31
    6488:	ldrbmi	r2, [r0, -r0]!
    648c:	rscscc	pc, pc, pc, asr #32
    6490:	svclt	0x00004770
    6494:	sbccs	pc, r4, #208, 16	; 0xd00000
    6498:	sbccc	pc, r4, #13697024	; 0xd10000
    649c:	blle	d6f0c <strspn@plt+0xd2d14>
    64a0:	andcs	fp, r1, ip, asr #31
    64a4:	ldrbmi	r2, [r0, -r0]!
    64a8:	rscscc	pc, pc, pc, asr #32
    64ac:	svclt	0x00004770
    64b0:	sbccs	pc, r8, #208, 16	; 0xd00000
    64b4:	sbccc	pc, r8, #13697024	; 0xd10000
    64b8:	blle	d6f28 <strspn@plt+0xd2d30>
    64bc:	andcs	fp, r1, ip, asr #31
    64c0:	ldrbmi	r2, [r0, -r0]!
    64c4:	rscscc	pc, pc, pc, asr #32
    64c8:	svclt	0x00004770
    64cc:	adceq	pc, r4, #208, 16	; 0xd00000
    64d0:	adccc	pc, r4, #13697024	; 0xd10000
    64d4:	ldrbmi	r1, [r0, -r0, asr #21]!
    64d8:	stmdavs	fp, {fp, sp, lr}
    64dc:	ldrbmi	r1, [r0, -r0, asr #21]!
    64e0:	stmdavs	fp, {r6, fp, sp, lr}^
    64e4:	ldrbmi	r1, [r0, -r0, asr #21]!
    64e8:	addseq	pc, r8, #208, 16	; 0xd00000
    64ec:	addscc	pc, r8, #13697024	; 0xd10000
    64f0:	ldrbmi	r1, [r0, -r0, asr #21]!
    64f4:	addseq	pc, ip, #208, 16	; 0xd00000
    64f8:	addscc	pc, ip, #13697024	; 0xd10000
    64fc:	ldrbmi	r1, [r0, -r0, asr #21]!
    6500:	adccs	pc, r8, #208, 16	; 0xd00000
    6504:	adccc	pc, r8, #13697024	; 0xd10000
    6508:	blle	d6f78 <strspn@plt+0xd2d80>
    650c:	andcs	fp, r1, ip, asr #31
    6510:	ldrbmi	r2, [r0, -r0]!
    6514:	rscscc	pc, pc, pc, asr #32
    6518:	svclt	0x00004770
    651c:	sbceq	pc, ip, #208, 16	; 0xd00000
    6520:	sbccc	pc, ip, #13697024	; 0xd10000
    6524:	ldrbmi	r1, [r0, -r0, asr #21]!
    6528:	stmdbvs	fp, {r8, fp, sp, lr}
    652c:	ldrbmi	r1, [r0, -r0, asr #21]!
    6530:	stcvc	13, cr7, [fp, #-0]
    6534:	ldrbmi	r1, [r0, -r0, asr #21]!
    6538:	push	{r0, r2, r4, r9, fp, lr}
    653c:	ldrbtmi	r4, [sl], #-1016	; 0xfffffc08
    6540:			; <UNDEFINED> instruction: 0x46034d14
    6544:			; <UNDEFINED> instruction: 0x460c6a1e
    6548:	ldmdbpl	r5, {r7, r8, fp, sp, lr}^
    654c:	stmibne	r0, {r0, r3, r4, r6, r7, r8, fp, sp, lr}
    6550:	ldmib	r5, {r0, r1, r3, r4, r6, r9, fp, sp, lr}^
    6554:	bl	10e895c <strspn@plt+0x10e4764>
    6558:	strbmi	r0, [r2], -r1, lsl #2
    655c:			; <UNDEFINED> instruction: 0xf006464b
    6560:	stmibvs	r6!, {r0, r1, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    6564:	strbmi	r6, [r2], -r7, lsr #20
    6568:			; <UNDEFINED> instruction: 0xc01cf8d4
    656c:	bvs	1857ea0 <strspn@plt+0x1853ca8>
    6570:	ldmibne	r0!, {r0, r2, r9, sl, lr}^
    6574:	tsteq	r1, ip, asr #22
    6578:	cdp2	0, 13, cr15, cr6, cr6, {0}
    657c:	svclt	0x00384285
    6580:	rscscc	pc, pc, pc, asr #32
    6584:	svclt	0x008cd302
    6588:	andcs	r2, r0, r1
    658c:	mvnshi	lr, #12386304	; 0xbd0000
    6590:	andeq	sp, r1, sl, asr #16
    6594:	andeq	r0, r0, r4, asr r2
    6598:	push	{r2, r3, r4, r8, r9, fp, lr}
    659c:	ldrbtmi	r4, [fp], #-2032	; 0xfffff810
    65a0:			; <UNDEFINED> instruction: 0x460d4c1b
    65a4:	ldmib	r0, {r0, r1, r3, r4, r9, fp, lr}^
    65a8:	ldmdbpl	ip, {r1, r2, r3, r8}
    65ac:	ldmib	r4, {r0, r1, r3, r4, r7, fp, ip, lr}^
    65b0:			; <UNDEFINED> instruction: 0xf8d38900
    65b4:	strbmi	sl, [r2], -r0
    65b8:			; <UNDEFINED> instruction: 0xf006464b
    65bc:			; <UNDEFINED> instruction: 0x4656feb5
    65c0:			; <UNDEFINED> instruction: 0x464b17f7
    65c4:	svclt	0x0008428f
    65c8:	svclt	0x00284582
    65cc:	ldmib	r5, {r1, r9, sl, lr}^
    65d0:	svclt	0x0028010e
    65d4:	streq	lr, [r2], #-2986	; 0xfffff456
    65d8:	svclt	0x00384642
    65dc:			; <UNDEFINED> instruction: 0xf0062400
    65e0:	addmi	pc, pc, #2608	; 0xa30
    65e4:	strmi	fp, [r2, #3848]	; 0xf08
    65e8:	bl	feabb210 <strspn@plt+0xfeab7018>
    65ec:	addmi	r0, r4, #0
    65f0:			; <UNDEFINED> instruction: 0xf04fbf38
    65f4:	andle	r3, r2, #255	; 0xff
    65f8:			; <UNDEFINED> instruction: 0x87f0e8bd
    65fc:	addmi	r2, r4, #0
    6600:	mulcs	r0, r4, pc	; <UNPREDICTABLE>
    6604:	pop	{r0, sp}
    6608:	svclt	0x000087f0
    660c:	andeq	sp, r1, sl, ror #15
    6610:	andeq	r0, r0, r4, asr r2
    6614:	andeq	r0, r0, r0, ror #4
    6618:	rsccs	pc, r0, #208, 16	; 0xd00000
    661c:	rsccc	pc, r0, #13697024	; 0xd10000
    6620:	movwle	r4, #12954	; 0x329a
    6624:	andcs	fp, r1, ip, lsl #31
    6628:	ldrbmi	r2, [r0, -r0]!
    662c:	rscscc	pc, pc, pc, asr #32
    6630:	svclt	0x00004770
    6634:	rsccs	pc, r4, #208, 16	; 0xd00000
    6638:	rsccc	pc, r4, #13697024	; 0xd10000
    663c:	movwle	r4, #12954	; 0x329a
    6640:	andcs	fp, r1, ip, lsl #31
    6644:	ldrbmi	r2, [r0, -r0]!
    6648:	rscscc	pc, pc, pc, asr #32
    664c:	svclt	0x00004770
    6650:	rsccs	pc, r8, #208, 16	; 0xd00000
    6654:	rsccc	pc, r8, #13697024	; 0xd10000
    6658:	movwle	r4, #12954	; 0x329a
    665c:	andcs	fp, r1, ip, lsl #31
    6660:	ldrbmi	r2, [r0, -r0]!
    6664:	rscscc	pc, pc, pc, asr #32
    6668:	svclt	0x00004770
    666c:	rsccs	pc, ip, #208, 16	; 0xd00000
    6670:	rsccc	pc, ip, #13697024	; 0xd10000
    6674:	movwle	r4, #12954	; 0x329a
    6678:	andcs	fp, r1, ip, lsl #31
    667c:	ldrbmi	r2, [r0, -r0]!
    6680:	rscscc	pc, pc, pc, asr #32
    6684:	svclt	0x00004770
    6688:	rscscs	pc, r0, #208, 16	; 0xd00000
    668c:	rscscc	pc, r0, #13697024	; 0xd10000
    6690:	movwle	r4, #12954	; 0x329a
    6694:	andcs	fp, r1, ip, lsl #31
    6698:	ldrbmi	r2, [r0, -r0]!
    669c:	rscscc	pc, pc, pc, asr #32
    66a0:	svclt	0x00004770
    66a4:	rscscs	pc, r4, #208, 16	; 0xd00000
    66a8:	rscscc	pc, r4, #13697024	; 0xd10000
    66ac:	movwle	r4, #12954	; 0x329a
    66b0:	andcs	fp, r1, ip, lsl #31
    66b4:	ldrbmi	r2, [r0, -r0]!
    66b8:	rscscc	pc, pc, pc, asr #32
    66bc:	svclt	0x00004770
    66c0:	ldrsbtcs	lr, [lr], -r0
    66c4:	teqcc	lr, r1	; <illegal shifter operand>
    66c8:	strmi	r4, [fp], #-1026	; 0xfffffbfe
    66cc:	movwle	r4, #12954	; 0x329a
    66d0:	andcs	fp, r1, ip, lsl #31
    66d4:	ldrbmi	r2, [r0, -r0]!
    66d8:	rscscc	pc, pc, pc, asr #32
    66dc:	svclt	0x00004770
    66e0:	ldrsbtcc	pc, [r8], r1	; <UNPREDICTABLE>
    66e4:	blcs	337ac <strspn@plt+0x2f5b4>
    66e8:	andvc	r7, r2, sl, lsl #26
    66ec:	svclt	0x0015db32
    66f0:	strcs	r2, [r1], #-1026	; 0xfffffbfe
    66f4:	strtmi	r4, [r3], -r3, lsr #12
    66f8:	subcs	fp, lr, #28, 30	; 0x70
    66fc:			; <UNDEFINED> instruction: 0xf8d17042
    6700:	stmdbne	r2, {r2, r5, r6, r7, ip, lr}
    6704:	movwcc	fp, #4381	; 0x111d
    6708:	stmiane	r2, {r2, r3, r6, r8, sl, sp}^
    670c:			; <UNDEFINED> instruction: 0xf8d15505
    6710:			; <UNDEFINED> instruction: 0xf8d142a4
    6714:	adcmi	r5, r5, #156, 4	; 0xc0000009
    6718:	movwcc	fp, #7938	; 0x1f02
    671c:	andsvc	r2, r4, r3, ror r4
    6720:	adcmi	pc, r0, #13697024	; 0xd10000
    6724:	stmiane	r2, {r3, r8, r9, sl, fp, ip, sp, pc}^
    6728:	svclt	0x00c22c01
    672c:	strbtcs	r3, [ip], #-769	; 0xfffffcff
    6730:			; <UNDEFINED> instruction: 0xf8d17014
    6734:	svclt	0x00c84298
    6738:			; <UNDEFINED> instruction: 0xf8d118c2
    673c:	addmi	r1, ip, #204, 4	; 0xc000000c
    6740:	movwcc	fp, #7937	; 0x1f01
    6744:	andsvc	r2, r1, fp, lsr #2
    6748:	ldrmi	r1, [r8], -r2, asr #17
    674c:	andsvc	r2, r3, r0, lsl #6
    6750:			; <UNDEFINED> instruction: 0x4770bc30
    6754:	eorscs	r2, ip, #33554432	; 0x2000000
    6758:	subvc	r4, r2, r3, lsr #12
    675c:	svclt	0x0000e7cf
    6760:	strmi	r7, [r3], -sl, lsl #26
    6764:	andcs	r2, r1, r0, lsl #2
    6768:	andsvc	r7, sl, r9, asr r0
    676c:	svclt	0x00004770
    6770:	addlt	fp, r2, r0, lsl r5
    6774:	eorcs	r4, sp, #1536	; 0x600
    6778:	mvnscc	pc, #79	; 0x4f
    677c:	ldrbtmi	r9, [ip], #-513	; 0xfffffdff
    6780:	mvnscs	r2, r1, lsl #4
    6784:			; <UNDEFINED> instruction: 0xf7fd9400
    6788:	andcs	lr, r1, r2, lsr sp
    678c:	ldclt	0, cr11, [r0, #-8]
    6790:	strheq	r8, [r0], -r6
    6794:	push	{r3, r4, r5, r8, r9, fp, lr}
    6798:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
    679c:	addlt	r4, r5, r7, lsr sl
    67a0:			; <UNDEFINED> instruction: 0x46064c37
    67a4:	ldrdeq	lr, [lr, -r1]
    67a8:	ldmpl	fp, {r2, r3, r4, r8, fp, ip, lr}
    67ac:	ldmib	r3, {r2, r5, fp, sp, lr}^
    67b0:			; <UNDEFINED> instruction: 0xf0062300
    67b4:	b	1405ea0 <strspn@plt+0x1401ca8>
    67b8:	strmi	r7, [r9, #2532]	; 0x9e4
    67bc:	addmi	fp, r4, #8, 30
    67c0:	bne	8bb520 <strspn@plt+0x8b7328>
    67c4:	streq	pc, [r9], #1608	; 0x648
    67c8:	streq	pc, [r8], #1736	; 0x6c8
    67cc:			; <UNDEFINED> instruction: 0x23abf64a
    67d0:			; <UNDEFINED> instruction: 0x23aaf6ca
    67d4:	blx	fe90fcce <strspn@plt+0xfe90bad6>
    67d8:	vabd.s8	d17, d5, d2
    67dc:	vbic.i32	<illegal reg q8.5>, #15	; 0x0000000f
    67e0:			; <UNDEFINED> instruction: 0xf04f0101
    67e4:	addmi	r0, sl, #24, 24	; 0x1800
    67e8:	vnmlane.f32	s29, s14, s30
    67ec:	streq	pc, [lr], #-2980	; 0xfffff45c
    67f0:	ldrcs	pc, [lr, -r5, lsl #22]
    67f4:	subsne	lr, r4, pc, asr #20
    67f8:	movwhi	pc, #2979	; 0xba3	; <UNPREDICTABLE>
    67fc:	ldr	pc, [r0], #-2821	; 0xfffff4fb
    6800:	shadd8mi	fp, r5, r8
    6804:	ldmdbne	r3, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    6808:	blx	318332 <strspn@plt+0x31413a>
    680c:	stmdble	ip, {r0, r3, r4, r8, fp}
    6810:			; <UNDEFINED> instruction: 0xf04f4d1c
    6814:	andcs	r3, r1, #-67108861	; 0xfc000003
    6818:	ldrbtmi	r2, [sp], #-496	; 0xfffffe10
    681c:	strls	r4, [r0, #-1584]	; 0xfffff9d0
    6820:	andhi	pc, r4, sp, asr #17
    6824:	stcl	7, cr15, [r2], #1012	; 0x3f4
    6828:	b	164c904 <strspn@plt+0x164870c>
    682c:	andle	r0, lr, r8, lsl #6
    6830:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    6834:			; <UNDEFINED> instruction: 0xf04f4628
    6838:	andcs	r3, r1, #-67108861	; 0xfc000003
    683c:	ldrshcs	r4, [r0, #76]!	; 0x4c
    6840:	andls	pc, r4, sp, asr #17
    6844:			; <UNDEFINED> instruction: 0xf8cd3503
    6848:			; <UNDEFINED> instruction: 0xf7fdc000
    684c:	stmdami	pc, {r4, r6, r7, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    6850:	mvnscc	pc, #79	; 0x4f
    6854:	mvnscs	r2, r1, lsl #4
    6858:	smlsdxls	r2, r8, r4, r4
    685c:	strtmi	r9, [r8], -r0
    6860:	strcc	r9, [r5, #-1025]	; 0xfffffbff
    6864:	stcl	7, cr15, [r2], {253}	; 0xfd
    6868:	andlt	r1, r5, r8, lsr #23
    686c:	mvnshi	lr, #12386304	; 0xbd0000
    6870:	ldrtmi	r2, [r5], -r0, lsl #8
    6874:	strb	r4, [sl, r7, lsr #12]!
    6878:	andeq	sp, r1, lr, ror #11
    687c:	andeq	r0, r0, r4, asr r2
    6880:	andeq	r0, r0, r0, ror #4
    6884:	andeq	r8, r0, lr, lsl r0
    6888:	andeq	r8, r0, r0
    688c:	andeq	r7, r0, ip, ror #31
    6890:	push	{r2, r4, r8, r9, fp, lr}
    6894:	ldrbtmi	r4, [fp], #-880	; 0xfffffc90
    6898:	addlt	r4, r2, r3, lsl sl
    689c:			; <UNDEFINED> instruction: 0x46064c13
    68a0:	ldrdeq	lr, [lr, -r1]
    68a4:	ldmdbpl	ip, {r1, r4, r8, sl, fp, lr}
    68a8:	ldrbtmi	r5, [sp], #-2203	; 0xfffff765
    68ac:	ldmib	r3, {r2, r5, fp, sp, lr}^
    68b0:			; <UNDEFINED> instruction: 0xf0062300
    68b4:	strls	pc, [r0, #-3385]	; 0xfffff2c7
    68b8:	stmibvc	r4!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    68bc:	mvnscc	pc, #79	; 0x4f
    68c0:			; <UNDEFINED> instruction: 0xf04f4589
    68c4:	svclt	0x000801f0
    68c8:	svclt	0x002a4284
    68cc:	strcs	r4, [r0], #-1538	; 0xfffff9fe
    68d0:	ldrtmi	r1, [r0], -r4, lsr #21
    68d4:	strls	r2, [r1], #-513	; 0xfffffdff
    68d8:	stc	7, cr15, [r8], {253}	; 0xfd
    68dc:	pop	{r1, ip, sp, pc}
    68e0:	svclt	0x00008370
    68e4:	strdeq	sp, [r1], -r2
    68e8:	andeq	r0, r0, r4, asr r2
    68ec:	andeq	r0, r0, r0, ror #4
    68f0:	andeq	r8, r0, r2, lsr #32
    68f4:	svcmi	0x00f0e92d
    68f8:	svcmi	0x00314682
    68fc:	blmi	c72b18 <strspn@plt+0xc6e920>
    6900:	bvs	297b04 <strspn@plt+0x29390c>
    6904:	ldmpl	fp!, {r2, r3, r7, r8, fp, sp, lr}^
    6908:	stmibvs	sp, {r2, r5, r7, fp, ip}^
    690c:	ldmdavs	fp, {r1, r3, r6, r9, fp, sp, lr}
    6910:	streq	lr, [r5, #-2882]	; 0xfffff4be
    6914:	ldmib	r1, {r0, r1, r3, r6, r8, ip, sp, pc}^
    6918:	bvs	fe2ce94c <strspn@plt+0xfe2ca754>
    691c:	ldmdane	fp, {r1, r2, r3, r6, r8, r9, fp, sp, lr}
    6920:	andeq	lr, r2, #71680	; 0x11800
    6924:	bl	108ccbc <strspn@plt+0x1088ac4>
    6928:	bmi	9c7d44 <strspn@plt+0x9c3b4c>
    692c:	ldmib	r1, {r0, r1, r2, r5, r8, r9, fp, lr}^
    6930:	ldmpl	sl!, {r1, r2, r3, r8}
    6934:	ldmib	r2, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}^
    6938:	ldmdavs	lr, {r8, fp, pc}
    693c:	strbmi	r4, [fp], -r2, asr #12
    6940:	ldc2l	0, cr15, [r2], #24
    6944:	addmi	r1, pc, #64749568	; 0x3dc0000
    6948:	svclt	0x00084602
    694c:	strmi	r4, [fp], -r6, lsl #5
    6950:	bl	fedbb578 <strspn@plt+0xfedb7380>
    6954:	bl	19c955c <strspn@plt+0x19c5364>
    6958:	addsmi	r0, pc, #1073741824	; 0x40000000
    695c:	addsmi	fp, r6, #8, 30
    6960:	tstle	pc, r3, lsl #2
    6964:	ldcmi	3, cr2, [sl], {-0}
    6968:	movwls	r4, #5712	; 0x1650
    696c:	ldrbtmi	r2, [ip], #-513	; 0xfffffdff
    6970:	mvnscc	pc, #79	; 0x4f
    6974:	strls	r2, [r0], #-496	; 0xfffffe10
    6978:	ldc	7, cr15, [r8], #-1012	; 0xfffffc0c
    697c:	andlt	r2, r5, r2
    6980:	svchi	0x00f0e8bd
    6984:	strbmi	r1, [r2], -r6, lsr #18
    6988:	tsteq	r5, r5, asr #22
    698c:	bl	114ce6c <strspn@plt+0x1148c74>
    6990:	strbmi	r0, [fp], -r1, lsl #2
    6994:	hvceq	61456	; 0xf010
    6998:	b	11cca60 <strspn@plt+0x11c8868>
    699c:	bl	11e08fc <strspn@plt+0x11dc704>
    69a0:	stmdbne	r0, {r0, r8}
    69a4:	tsteq	r1, r5, asr #22
    69a8:	ldc2	0, cr15, [lr], #24
    69ac:	ldrbmi	r9, [sl], -r3, lsl #22
    69b0:	ldc2	0, cr15, [sl], #24
    69b4:	strmi	r2, [r3], -r3, ror #16
    69b8:	cmncs	r3, #40, 30	; 0xa0
    69bc:	svclt	0x0000e7d3
    69c0:	andeq	sp, r1, r8, lsl #9
    69c4:	andeq	r0, r0, r8, lsl r2
    69c8:	andeq	r0, r0, r4, asr r2
    69cc:	andeq	r0, r0, r0, ror #4
    69d0:	andeq	r7, r0, r2, ror #29
    69d4:	svcmi	0x00f0e92d
    69d8:	svcmi	0x003f4682
    69dc:	blmi	ff2c00 <strspn@plt+0xfeea08>
    69e0:	bvs	297be4 <strspn@plt+0x2939ec>
    69e4:	ldmpl	fp!, {r2, r3, r7, r8, fp, sp, lr}^
    69e8:	stmibvs	sp, {r2, r5, r7, fp, ip}^
    69ec:	ldmdavs	fp, {r1, r3, r6, r9, fp, sp, lr}
    69f0:	streq	lr, [r5, #-2882]	; 0xfffff4be
    69f4:	ldmib	r1, {r0, r1, r3, r6, r8, ip, sp, pc}^
    69f8:	bvs	fe2cea2c <strspn@plt+0xfe2ca834>
    69fc:	ldmdane	fp, {r1, r2, r3, r6, r8, r9, fp, sp, lr}
    6a00:	andeq	lr, r2, #71680	; 0x11800
    6a04:	bl	108cd9c <strspn@plt+0x1088ba4>
    6a08:	bmi	d47e24 <strspn@plt+0xd43c2c>
    6a0c:	ldmib	r1, {r0, r2, r4, r5, r8, r9, fp, lr}^
    6a10:	ldmpl	sl!, {r1, r2, r3, r8}
    6a14:	ldmib	r2, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}^
    6a18:	ldmdavs	lr, {r8, fp, pc}
    6a1c:	strbmi	r4, [fp], -r2, asr #12
    6a20:	stc2	0, cr15, [r2], {6}
    6a24:	addmi	r1, pc, #64749568	; 0x3dc0000
    6a28:	svclt	0x00084602
    6a2c:	strmi	r4, [fp], -r6, lsl #5
    6a30:	bl	fedbb658 <strspn@plt+0xfedb7460>
    6a34:	bl	19c963c <strspn@plt+0x19c5444>
    6a38:	addsmi	r0, pc, #1073741824	; 0x40000000
    6a3c:	addsmi	fp, r6, #8, 30
    6a40:	tstle	r0, r5, lsl #2
    6a44:	ldrmi	r2, [sl], -r0, lsl #6
    6a48:	ldrbmi	r4, [r0], -r7, lsr #18
    6a4c:			; <UNDEFINED> instruction: 0xf04f9302
    6a50:	andls	r3, r1, #-67108861	; 0xfc000003
    6a54:	andcs	r4, r1, #2030043136	; 0x79000000
    6a58:	mvnscs	r9, r0, lsl #2
    6a5c:	bl	ff1c4a58 <strspn@plt+0xff1c0860>
    6a60:	pop	{r0, r1, r2, ip, sp, pc}
    6a64:	strdeq	r8, [r0, #-240]!	; 0xffffff10
    6a68:	blne	7014 <strspn@plt+0x2e1c>
    6a6c:	bicsvs	lr, r4, r1, asr #20
    6a70:	tsteq	r5, r1, ror #22
    6a74:	cmpmi	r9, r0, lsl #16
    6a78:	cmpmi	r9, r0, lsl #16
    6a7c:	bl	114ce84 <strspn@plt+0x1148c8c>
    6a80:	strbmi	r0, [r2], -r1, lsl #2
    6a84:	strbmi	r0, [fp], -r4, asr #1
    6a88:	b	1046db4 <strspn@plt+0x1042bbc>
    6a8c:			; <UNDEFINED> instruction: 0x46207150
    6a90:	mcrr2	0, 0, pc, sl, cr6	; <UNPREDICTABLE>
    6a94:	ldrbmi	r9, [sl], -r5, lsl #22
    6a98:	mcrr2	0, 0, pc, r6, cr6	; <UNPREDICTABLE>
    6a9c:	sbcmi	pc, sp, #76, 12	; 0x4c00000
    6aa0:	sbcmi	pc, ip, #204, 12	; 0xcc00000
    6aa4:	andcc	pc, r0, #165888	; 0x28800
    6aa8:	svcvc	0x007af5b0
    6aac:	sbcseq	lr, r2, #323584	; 0x4f000
    6ab0:	stcmi	3, cr13, [lr], {13}
    6ab4:	andls	r4, r1, #80, 12	; 0x5000000
    6ab8:	mvnscc	pc, #79	; 0x4f
    6abc:	andcs	r4, r1, #124, 8	; 0x7c000000
    6ac0:	strls	r2, [r0], #-496	; 0xfffffe10
    6ac4:	bl	fe4c4ac0 <strspn@plt+0xfe4c08c8>
    6ac8:	pop	{r0, r1, r2, ip, sp, pc}
    6acc:	strdcs	r8, [sl, -r0]
    6ad0:	tsteq	r2, #1024	; 0x400	; <UNPREDICTABLE>
    6ad4:	svclt	0x0000e7b8
    6ad8:	andeq	sp, r1, r8, lsr #7
    6adc:	andeq	r0, r0, r8, lsl r2
    6ae0:	andeq	r0, r0, r4, asr r2
    6ae4:	andeq	r0, r0, r0, ror #4
    6ae8:	andeq	r7, r0, r0, lsl #28
    6aec:	andeq	r7, r0, r0, lsl lr
    6af0:	svcmi	0x00f0e92d
    6af4:	svcmi	0x00334682
    6af8:	blmi	cf2d14 <strspn@plt+0xceeb1c>
    6afc:	bvs	297d00 <strspn@plt+0x293b08>
    6b00:	ldmpl	fp!, {r2, r3, r7, r8, fp, sp, lr}^
    6b04:	stmibvs	sp, {r2, r5, r7, fp, ip}^
    6b08:	ldmdavs	fp, {r1, r3, r6, r9, fp, sp, lr}
    6b0c:	streq	lr, [r5, #-2882]	; 0xfffff4be
    6b10:	ldmib	r1, {r0, r1, r3, r6, r8, ip, sp, pc}^
    6b14:	bvs	fe2ceb48 <strspn@plt+0xfe2ca950>
    6b18:	ldmdane	fp, {r1, r2, r3, r6, r8, r9, fp, sp, lr}
    6b1c:	andeq	lr, r2, #71680	; 0x11800
    6b20:	bl	108ceb8 <strspn@plt+0x1088cc0>
    6b24:	bmi	a47f40 <strspn@plt+0xa43d48>
    6b28:	ldmib	r1, {r0, r3, r5, r8, r9, fp, lr}^
    6b2c:	ldmpl	sl!, {r1, r2, r3, r8}
    6b30:	ldmib	r2, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}^
    6b34:	ldmdavs	lr, {r8, fp, pc}
    6b38:	strbmi	r4, [fp], -r2, asr #12
    6b3c:	blx	ffd42b5e <strspn@plt+0xffd3e966>
    6b40:	addmi	r1, pc, #64749568	; 0x3dc0000
    6b44:	svclt	0x00084602
    6b48:	strmi	r4, [fp], -r6, lsl #5
    6b4c:	bl	fedbb774 <strspn@plt+0xfedb757c>
    6b50:	bl	19c9758 <strspn@plt+0x19c5560>
    6b54:	addsmi	r0, pc, #1073741824	; 0x40000000
    6b58:	addsmi	fp, r6, #8, 30
    6b5c:	tstle	pc, r3, lsl #2
    6b60:	ldcmi	3, cr2, [ip], {-0}
    6b64:	movwls	r4, #5712	; 0x1650
    6b68:	ldrbtmi	r2, [ip], #-513	; 0xfffffdff
    6b6c:	mvnscc	pc, #79	; 0x4f
    6b70:	strls	r2, [r0], #-496	; 0xfffffe10
    6b74:	bl	ec4b70 <strspn@plt+0xec0978>
    6b78:	andlt	r2, r5, r3
    6b7c:	svchi	0x00f0e8bd
    6b80:	cmneq	r9, r0, ror #2
    6b84:	b	104d78c <strspn@plt+0x1049594>
    6b88:	bl	185f2e0 <strspn@plt+0x185b0e8>
    6b8c:	stmdane	r0, {r0, r2, r8}
    6b90:	stmdane	r0, {r0, r3, r6, r8, lr}
    6b94:	stmdbne	r0, {r0, r3, r6, r8, lr}
    6b98:	tsteq	r1, r5, asr #22
    6b9c:	sbceq	r4, r4, r2, asr #12
    6ba0:	sbceq	r4, r9, fp, asr #12
    6ba4:	cmpvc	r0, r1, asr #20
    6ba8:			; <UNDEFINED> instruction: 0xf0064620
    6bac:	blls	105aa8 <strspn@plt+0x1018b0>
    6bb0:			; <UNDEFINED> instruction: 0xf006465a
    6bb4:	vpadd.i8	d31, d16, d25
    6bb8:	addmi	r3, r3, #-1677721597	; 0x9c000003
    6bbc:	strmi	fp, [r3], -r8, lsr #30
    6bc0:	svclt	0x0000e7cf
    6bc4:	andeq	sp, r1, ip, lsl #5
    6bc8:	andeq	r0, r0, r8, lsl r2
    6bcc:	andeq	r0, r0, r4, asr r2
    6bd0:	andeq	r0, r0, r0, ror #4
    6bd4:	strdeq	r7, [r0], -r2
    6bd8:	addlt	fp, r3, r0, lsr r5
    6bdc:	addspl	pc, r8, #13697024	; 0xd10000
    6be0:	mvnscc	pc, #79	; 0x4f
    6be4:	andcs	r4, r1, #4, 24	; 0x400
    6be8:	ldrbtmi	r2, [ip], #-496	; 0xfffffe10
    6bec:	strmi	lr, [r0, #-2509]	; 0xfffff633
    6bf0:	b	fff44bec <strspn@plt+0xfff409f4>
    6bf4:	ldclt	0, cr11, [r0, #-12]!
    6bf8:	andeq	r7, r0, r2, ror #25
    6bfc:	addlt	fp, r3, r0, lsr r5
    6c00:			; <UNDEFINED> instruction: 0xf04f684d
    6c04:	stcmi	3, cr3, [r5], {255}	; 0xff
    6c08:	mvnscs	r2, r1, lsl #4
    6c0c:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    6c10:			; <UNDEFINED> instruction: 0xf7fd4500
    6c14:	andlt	lr, r3, ip, ror #21
    6c18:	svclt	0x0000bd30
    6c1c:	andeq	r7, r0, r0, asr #25
    6c20:	bmi	b598d8 <strspn@plt+0xb556e0>
    6c24:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    6c28:			; <UNDEFINED> instruction: 0x460643f0
    6c2c:	addlt	r6, r5, ip, lsl #19
    6c30:			; <UNDEFINED> instruction: 0xf04f6a0d
    6c34:	ldmpl	sl, {r3, r4, fp}
    6c38:	stmdbne	r0!, {r0, r1, r2, r3, r6, r7, r8, fp, sp, lr}^
    6c3c:			; <UNDEFINED> instruction: 0xf6486a49
    6c40:	ldmib	r2, {r0, r3, r7, sl}^
    6c44:			; <UNDEFINED> instruction: 0xf6c82300
    6c48:	bl	11c7e70 <strspn@plt+0x11c3c78>
    6c4c:	vrhadd.s8	d16, d5, d1
    6c50:			; <UNDEFINED> instruction: 0xf006177f
    6c54:	vqdmull.s<illegal width 8>	<illegal reg q15.5>, d0, d1[6]
    6c58:	eorscs	r0, ip, #262144	; 0x40000
    6c5c:	strcc	pc, [r0, #-2980]	; 0xfffff45c
    6c60:			; <UNDEFINED> instruction: 0x23abf64a
    6c64:			; <UNDEFINED> instruction: 0x23aaf6ca
    6c68:	svclt	0x009842b8
    6c6c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6c70:	mrrcne	10, 4, lr, r5, cr15
    6c74:	strne	pc, [ip], #-2980	; 0xfffff45c
    6c78:	ldreq	pc, [ip, #-2818]	; 0xfffff4fe
    6c7c:	cmpne	r4, pc, asr #20
    6c80:	movw	pc, #7075	; 0x1ba3	; <UNPREDICTABLE>
    6c84:	ldrgt	pc, [r1], #-2818	; 0xfffff4fe
    6c88:	andsne	lr, r3, #323584	; 0x4f000
    6c8c:	ldmdane	r2, {r3, r8, r9, fp, ip, sp, lr, pc}
    6c90:	svcmi	0x0012d812
    6c94:			; <UNDEFINED> instruction: 0xf04f4630
    6c98:	andcs	r3, r1, #-67108861	; 0xfc000003
    6c9c:	mvnscs	r4, pc, ror r4
    6ca0:	strls	r9, [r2], #-1283	; 0xfffffafd
    6ca4:	andhi	pc, r4, sp, asr #17
    6ca8:			; <UNDEFINED> instruction: 0xf7fd9700
    6cac:			; <UNDEFINED> instruction: 0xf109eaa0
    6cb0:	andlt	r0, r5, r8
    6cb4:	mvnshi	lr, #12386304	; 0xbd0000
    6cb8:	ldrtmi	r4, [r0], -r9, lsl #30
    6cbc:			; <UNDEFINED> instruction: 0xf04f9201
    6cc0:	ldrbtmi	r3, [pc], #-1023	; 6cc8 <strspn@plt+0x2ad0>
    6cc4:	mvnscs	r2, r1, lsl #4
    6cc8:			; <UNDEFINED> instruction: 0xf7fd9700
    6ccc:	strmi	lr, [r6], #-2704	; 0xfffff570
    6cd0:	ldrb	r4, [lr, r1, lsl #13]
    6cd4:	andeq	sp, r1, r4, ror #2
    6cd8:	andeq	r0, r0, r4, asr r2
    6cdc:	andeq	r7, r0, r4, asr #23
    6ce0:	andeq	r7, r0, r6, ror fp
    6ce4:	ldrblt	r4, [r0, #2831]!	; 0xb0f
    6ce8:	cfstrsmi	mvf4, [pc], {123}	; 0x7b
    6cec:	stmibvs	sl, {r0, r2, r9, sl, lr}
    6cf0:	bvs	3b2f04 <strspn@plt+0x3aed0c>
    6cf4:	stmibvs	pc, {r2, r3, r4, r8, fp, ip, lr}^	; <UNPREDICTABLE>
    6cf8:	bvs	124d340 <strspn@plt+0x1249148>
    6cfc:	movwcs	lr, #2516	; 0x9d4
    6d00:	tsteq	r1, r7, asr #22
    6d04:			; <UNDEFINED> instruction: 0xf0064c09
    6d08:	andcs	pc, r1, #15360	; 0x3c00
    6d0c:	mvnscs	r4, ip, ror r4
    6d10:	strmi	r9, [r3], -r0, lsl #8
    6d14:	movwls	r4, #5672	; 0x1628
    6d18:	mvnscc	pc, #79	; 0x4f
    6d1c:	b	19c4d18 <strspn@plt+0x19c0b20>
    6d20:	ldcllt	0, cr11, [r0, #12]!
    6d24:	andeq	sp, r1, r0, lsr #1
    6d28:	andeq	r0, r0, r4, asr r2
    6d2c:	andeq	r7, r0, r0, asr #23
    6d30:	addlt	fp, r3, r0, lsr r5
    6d34:	ldrdpl	pc, [r0], #129	; 0x81	; <UNPREDICTABLE>
    6d38:	mvnscc	pc, #79	; 0x4f
    6d3c:	andcs	r4, r1, #4, 24	; 0x400
    6d40:	ldrbtmi	r2, [ip], #-496	; 0xfffffe10
    6d44:	strmi	lr, [r0, #-2509]	; 0xfffff633
    6d48:	b	1444d44 <strspn@plt+0x1440b4c>
    6d4c:	ldclt	0, cr11, [r0, #-12]!
    6d50:	andeq	r7, r0, lr, lsr #22
    6d54:	addlt	fp, r3, r0, lsr r5
    6d58:	ldrsbtpl	pc, [r4], r1	; <UNPREDICTABLE>
    6d5c:	mvnscc	pc, #79	; 0x4f
    6d60:	andcs	r4, r1, #4, 24	; 0x400
    6d64:	ldrbtmi	r2, [ip], #-496	; 0xfffffe10
    6d68:	strmi	lr, [r0, #-2509]	; 0xfffff633
    6d6c:	b	fc4d68 <strspn@plt+0xfc0b70>
    6d70:	ldclt	0, cr11, [r0, #-12]!
    6d74:	andeq	r7, r0, lr, lsl #22
    6d78:	addlt	fp, r3, r0, lsr r5
    6d7c:	ldrsbtmi	pc, [r4], r1	; <UNPREDICTABLE>
    6d80:	mvnscc	pc, #79	; 0x4f
    6d84:	andcs	r4, r1, #320	; 0x140
    6d88:	mvnscs	r3, ip, lsr r4
    6d8c:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    6d90:			; <UNDEFINED> instruction: 0xf7fd5400
    6d94:	andlt	lr, r3, ip, lsr #20
    6d98:	svclt	0x0000bd30
    6d9c:	andeq	r7, r0, r8, ror #21
    6da0:	addlt	fp, r3, r0, lsr r5
    6da4:	ldrsbtmi	pc, [r4], r1	; <UNPREDICTABLE>
    6da8:	mvnscc	pc, #79	; 0x4f
    6dac:	andcs	r4, r1, #320	; 0x140
    6db0:	mvnscs	r3, r4, lsl ip
    6db4:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    6db8:			; <UNDEFINED> instruction: 0xf7fd5400
    6dbc:	andlt	lr, r3, r8, lsl sl
    6dc0:	svclt	0x0000bd30
    6dc4:	andeq	r7, r0, r0, asr #21
    6dc8:	addlt	fp, r3, r0, lsr r5
    6dcc:	ldrsbtmi	pc, [r4], r1	; <UNPREDICTABLE>
    6dd0:	sfmmi	f2, 4, [r6, #-4]
    6dd4:	mvnscc	pc, #79	; 0x4f
    6dd8:	mvnscs	r4, r4, lsl r4
    6ddc:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    6de0:			; <UNDEFINED> instruction: 0xf7fd5400
    6de4:	andlt	lr, r3, r4, lsl #20
    6de8:	svclt	0x0000bd30
    6dec:	muleq	r0, r8, sl
    6df0:	addlt	fp, r3, r0, lsr r5
    6df4:	ldrsbtmi	pc, [r4], r1	; <UNPREDICTABLE>
    6df8:	mvnscc	pc, #79	; 0x4f
    6dfc:	andcs	r4, r1, #320	; 0x140
    6e00:	mvnscs	r3, r4, ror #8
    6e04:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    6e08:			; <UNDEFINED> instruction: 0xf7fd5400
    6e0c:	strdlt	lr, [r3], -r0
    6e10:	svclt	0x0000bd30
    6e14:	andeq	r7, r0, r0, ror sl
    6e18:	addlt	fp, r3, r0, lsr r5
    6e1c:	ldrsbtmi	pc, [r4], r1	; <UNPREDICTABLE>
    6e20:	mvnscc	pc, #79	; 0x4f
    6e24:	andcs	r4, r1, #320	; 0x140
    6e28:	strteq	pc, [r7], #-452	; 0xfffffe3c
    6e2c:	ldrbtmi	r2, [sp], #-496	; 0xfffffe10
    6e30:	strpl	lr, [r0], #-2509	; 0xfffff633
    6e34:	ldmib	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6e38:	ldclt	0, cr11, [r0, #-12]!
    6e3c:	andeq	r7, r0, r6, asr #20
    6e40:	addlt	fp, r3, r0, lsr r5
    6e44:	ldrsbtmi	pc, [r4], r1	; <UNPREDICTABLE>
    6e48:	mvnscc	pc, #79	; 0x4f
    6e4c:	andcs	r4, r1, #320	; 0x140
    6e50:	ldrbtmi	r2, [sp], #-496	; 0xfffffe10
    6e54:	strls	r4, [r0, #-996]	; 0xfffffc1c
    6e58:			; <UNDEFINED> instruction: 0xf7fd9401
    6e5c:	andlt	lr, r3, r8, asr #19
    6e60:	svclt	0x0000bd30
    6e64:	andeq	r7, r0, r2, lsr #20
    6e68:			; <UNDEFINED> instruction: 0x3110f8d1
    6e6c:	blcs	25867c <strspn@plt+0x254484>
    6e70:	blcc	7ce9c <strspn@plt+0x78ca4>
    6e74:	stmdale	r2, {r3, r8, r9, fp, sp}^
    6e78:			; <UNDEFINED> instruction: 0xf003e8df
    6e7c:			; <UNDEFINED> instruction: 0x26201d1a
    6e80:	cdpeq	2, 3, cr3, cr8, cr12, {1}
    6e84:	movwcc	r0, #4119	; 0x1017
    6e88:	ldmdbmi	lr, {r0, r1, r4, r5, r8, ip, lr, pc}
    6e8c:	ldrbtmi	r2, [r9], #-769	; 0xfffffcff
    6e90:	andhi	r8, r1, r9, lsl #16
    6e94:			; <UNDEFINED> instruction: 0x47704618
    6e98:	ldrbtmi	r4, [r9], #-2331	; 0xfffff6e5
    6e9c:	movwcs	r8, #10248	; 0x2808
    6ea0:	andshi	r7, r0, r9, lsl #17
    6ea4:	addsvc	r4, r1, r8, lsl r6
    6ea8:	ldmdbmi	r8, {r4, r5, r6, r8, r9, sl, lr}
    6eac:			; <UNDEFINED> instruction: 0xe7f54479
    6eb0:	ldrbtmi	r4, [r9], #-2327	; 0xfffff6e9
    6eb4:	ldmdbmi	r7, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    6eb8:			; <UNDEFINED> instruction: 0xe7ef4479
    6ebc:	movwcs	r4, #6422	; 0x1916
    6ec0:	stmdahi	r9, {r0, r3, r4, r5, r6, sl, lr}
    6ec4:	strb	r8, [r5, r1]!
    6ec8:	movwcs	r4, #14612	; 0x3914
    6ecc:	stmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    6ed0:	bfi	r6, r0, #0, #32
    6ed4:	movwcs	r4, #14610	; 0x3912
    6ed8:	stmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    6edc:	bfi	r6, r0, #0, #26
    6ee0:	movwcs	r4, #14608	; 0x3910
    6ee4:	stmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    6ee8:	bfi	r6, r0, #0, #20
    6eec:	ldrbtmi	r4, [r9], #-2318	; 0xfffff6f2
    6ef0:	stmdbmi	lr, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    6ef4:	ldrbtmi	r2, [r9], #-769	; 0xfffffcff
    6ef8:	andhi	r8, r1, r9, lsl #16
    6efc:	stmdbmi	ip, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    6f00:			; <UNDEFINED> instruction: 0xe7cb4479
    6f04:	andeq	r7, r0, lr, lsl fp
    6f08:	strdeq	r7, [r0], -lr
    6f0c:	strdeq	r7, [r0], -r0
    6f10:	andeq	r7, r0, sl, asr #19
    6f14:	andeq	r7, r0, r8, asr #19
    6f18:	andeq	r7, r0, r4, asr #19
    6f1c:			; <UNDEFINED> instruction: 0x000079bc
    6f20:			; <UNDEFINED> instruction: 0x000079b4
    6f24:	andeq	r7, r0, ip, lsr #19
    6f28:	andeq	r7, r0, r6, lsr #19
    6f2c:	andeq	r7, r0, sl, lsr #19
    6f30:	andeq	r7, r0, r8, ror r9
    6f34:	addlt	fp, r3, r0, lsr r5
    6f38:			; <UNDEFINED> instruction: 0x411cf8d1
    6f3c:	mvnscc	pc, #79	; 0x4f
    6f40:	andcs	r4, r1, #384	; 0x180
    6f44:	strne	pc, [r2], #964	; 0x3c4
    6f48:	ldrbtmi	r2, [sp], #-496	; 0xfffffe10
    6f4c:	strpl	lr, [r0], #-2509	; 0xfffff633
    6f50:	stmdb	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6f54:	andlt	r2, r3, r1
    6f58:	svclt	0x0000bd30
    6f5c:	andeq	r7, r0, sl, asr r9
    6f60:	ldrdne	pc, [r4], r1	; <UNPREDICTABLE>
    6f64:	mvnscc	pc, #79	; 0x4f
    6f68:	addlt	fp, r4, r0, lsl r5
    6f6c:	strcs	r4, [r8], #-2566	; 0xfffff5fa
    6f70:	mvnscs	r9, r2, lsl #2
    6f74:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    6f78:	andcs	r2, r1, #0, 8
    6f7c:	ldmdb	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6f80:	andlt	r4, r4, r0, lsr #12
    6f84:	svclt	0x0000bd10
    6f88:	andeq	r7, r0, r4, lsr r9
    6f8c:	ldrdne	pc, [r8], r1	; <UNPREDICTABLE>
    6f90:	mvnscc	pc, #79	; 0x4f
    6f94:	addlt	fp, r4, r0, lsl r5
    6f98:	strcs	r4, [r8], #-2566	; 0xfffff5fa
    6f9c:	mvnscs	r9, r2, lsl #2
    6fa0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    6fa4:	andcs	r2, r1, #0, 8
    6fa8:	stmdb	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6fac:	andlt	r4, r4, r0, lsr #12
    6fb0:	svclt	0x0000bd10
    6fb4:	andeq	r7, r0, r8, lsl #18
    6fb8:	ldrdne	pc, [ip], r1	; <UNPREDICTABLE>
    6fbc:	mvnscc	pc, #79	; 0x4f
    6fc0:	addlt	fp, r4, r0, lsl r5
    6fc4:	strcs	r4, [r8], #-2566	; 0xfffff5fa
    6fc8:	mvnscs	r9, r2, lsl #2
    6fcc:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    6fd0:	andcs	r2, r1, #0, 8
    6fd4:	stmdb	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6fd8:	andlt	r4, r4, r0, lsr #12
    6fdc:	svclt	0x0000bd10
    6fe0:	ldrdeq	r7, [r0], -ip
    6fe4:			; <UNDEFINED> instruction: 0x4605b5f0
    6fe8:	addlt	r4, r5, fp, lsl ip
    6fec:	ldrbtmi	r4, [ip], #-2843	; 0xfffff4e5
    6ff0:	bvs	2a1630 <strspn@plt+0x29d438>
    6ff4:	ldmne	r0!, {r0, r1, r2, r5, r6, r7, fp, ip, lr}
    6ff8:	bvs	13a172c <strspn@plt+0x139d534>
    6ffc:	bl	11a10ec <strspn@plt+0x119cef4>
    7000:	cmplt	sl, r3, lsl #6
    7004:	eoreq	pc, r8, #1073741824	; 0x40000000
    7008:	bgt	ff121d34 <strspn@plt+0xff11db3c>
    700c:	bl	118d75c <strspn@plt+0x1189564>
    7010:	stmne	r0, {r0, r8}
    7014:	movweq	lr, #15169	; 0x3b41
    7018:			; <UNDEFINED> instruction: 0x46194a11
    701c:	stmiapl	r3!, {r2, r3, r4, r5, r9, sl, sp}
    7020:	movwcs	lr, #2515	; 0x9d3
    7024:			; <UNDEFINED> instruction: 0xf980f006
    7028:	orreq	pc, r9, #72, 12	; 0x4800000
    702c:	orreq	pc, r8, #200, 12	; 0xc800000
    7030:	blx	fe8cf83e <strspn@plt+0xfe8cb646>
    7034:	strmi	r3, [r4], -r0, lsl #2
    7038:	stcmi	6, cr4, [sl, #-160]	; 0xffffff60
    703c:	mvnscc	pc, #79	; 0x4f
    7040:	strls	r4, [r0, #-1149]	; 0xfffffb83
    7044:	tstls	r1, r9, asr #18
    7048:	ldrmi	pc, [r1], #-2822	; 0xfffff4fa
    704c:	strls	r2, [r2], #-496	; 0xfffffe10
    7050:	stmia	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7054:	ldcllt	0, cr11, [r0, #20]!
    7058:	muleq	r1, sl, sp
    705c:	andeq	r0, r0, r8, lsl r2
    7060:	andeq	r0, r0, r4, asr r2
    7064:	andeq	r7, r0, r0, ror r8
    7068:	bmi	459cb0 <strspn@plt+0x455ab8>
    706c:	ldrlt	r4, [r0, #-1147]!	; 0xfffffb85
    7070:	ldmpl	fp, {r0, r2, r9, sl, lr}
    7074:			; <UNDEFINED> instruction: 0xf8d1b083
    7078:	stcmi	0, cr0, [lr], {224}	; 0xe0
    707c:	ldrbtmi	r6, [ip], #-2073	; 0xfffff7e7
    7080:	mvnscc	pc, #268435456	; 0x10000000
    7084:			; <UNDEFINED> instruction: 0x0121ea31
    7088:	ldrmi	fp, [r9], -r8, lsr #30
    708c:			; <UNDEFINED> instruction: 0xf0051289
    7090:	andcs	pc, r1, #1648	; 0x670
    7094:	strls	r2, [r0], #-496	; 0xfffffe10
    7098:	strtmi	r4, [r8], -r3, lsl #12
    709c:			; <UNDEFINED> instruction: 0xf04f9301
    70a0:			; <UNDEFINED> instruction: 0xf7fd33ff
    70a4:	andlt	lr, r3, r4, lsr #17
    70a8:	svclt	0x0000bd30
    70ac:	andeq	ip, r1, ip, lsl sp
    70b0:	andeq	r0, r0, ip, asr r2
    70b4:	strdeq	r7, [r0], -r2
    70b8:			; <UNDEFINED> instruction: 0x3114f8d1
    70bc:	addlt	fp, r2, r0, lsl r5
    70c0:	ldmib	r1, {r0, r1, r5, r8, ip, sp, pc}^
    70c4:	strtmi	r4, [r3], #-551	; 0xfffffdd9
    70c8:	beq	fe6cdb3c <strspn@plt+0xfe6c9944>
    70cc:	andcs	r4, r1, #1280	; 0x500
    70d0:	mvnscs	r9, r1, lsl #6
    70d4:			; <UNDEFINED> instruction: 0xf04f447c
    70d8:	strls	r3, [r0], #-1023	; 0xfffffc01
    70dc:	stm	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    70e0:	ldclt	0, cr11, [r0, #-8]
    70e4:	andeq	r7, r0, r0, lsr #15
    70e8:	svclt	0x0000e7e6
    70ec:			; <UNDEFINED> instruction: 0x3114f8d1
    70f0:	addlt	fp, r2, r0, lsl r5
    70f4:	ldmib	r1, {r0, r1, r3, r4, r8, ip, sp, pc}^
    70f8:	bne	fe6cfd9c <strspn@plt+0xfe6cbba4>
    70fc:			; <UNDEFINED> instruction: 0x4c060a9b
    7100:	movwls	r2, #4609	; 0x1201
    7104:	ldrbtmi	r2, [ip], #-496	; 0xfffffe10
    7108:	mvnscc	pc, #79	; 0x4f
    710c:			; <UNDEFINED> instruction: 0xf7fd9400
    7110:	andlt	lr, r2, lr, ror #16
    7114:	svclt	0x0000bd10
    7118:	andeq	r7, r0, lr, ror #14
    711c:	svclt	0x0000e7e6
    7120:	addlt	fp, r2, r0, ror r5
    7124:	ldrsbtvs	pc, [ip], #129	; 0x81	; <UNPREDICTABLE>
    7128:	mvnscc	pc, #79	; 0x4f
    712c:	ldrsbtmi	pc, [r8], #129	; 0x81	; <UNPREDICTABLE>
    7130:	sfmmi	f2, 4, [r5, #-4]
    7134:	ldrtmi	r2, [r4], #-496	; 0xfffffe10
    7138:	ldrbtmi	r9, [sp], #-1025	; 0xfffffbff
    713c:			; <UNDEFINED> instruction: 0xf7fd9500
    7140:	andlt	lr, r2, r6, asr r8
    7144:	svclt	0x0000bd70
    7148:	andeq	r7, r0, sl, lsr r7
    714c:	addlt	fp, r3, r0, lsr r5
    7150:	ldrdpl	pc, [r4], #129	; 0x81
    7154:	mvnscc	pc, #79	; 0x4f
    7158:	andcs	r4, r1, #4, 24	; 0x400
    715c:	ldrbtmi	r2, [ip], #-496	; 0xfffffe10
    7160:	strmi	lr, [r0, #-2509]	; 0xfffff633
    7164:	stmda	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7168:	ldclt	0, cr11, [r0, #-12]!
    716c:	andeq	r7, r0, r6, lsl r7
    7170:	bmi	359da8 <strspn@plt+0x355bb0>
    7174:	ldrlt	r4, [r0, #-1147]!	; 0xfffffb85
    7178:	ldmpl	fp, {r0, r1, r7, ip, sp, pc}
    717c:	ldrdpl	pc, [r0, -r1]!
    7180:	tstlt	r3, fp, lsl r8
    7184:	ldrdcc	pc, [r8, -r1]!
    7188:	cfstrsmi	mvf4, [r8], {29}
    718c:	mvnscc	pc, #79	; 0x4f
    7190:	mvnscs	r2, r1, lsl #4
    7194:	strls	r4, [r1, #-1148]	; 0xfffffb84
    7198:			; <UNDEFINED> instruction: 0xf7fd9400
    719c:	andlt	lr, r3, r8, lsr #16
    71a0:	svclt	0x0000bd30
    71a4:	andeq	ip, r1, r4, lsl ip
    71a8:	andeq	r0, r0, r8, lsl r2
    71ac:	andeq	r7, r0, r0, ror #13
    71b0:	bmi	359de8 <strspn@plt+0x355bf0>
    71b4:	ldrlt	r4, [r0, #-1147]!	; 0xfffffb85
    71b8:	ldmpl	fp, {r0, r1, r7, ip, sp, pc}
    71bc:	ldrdpl	pc, [r4, -r1]!
    71c0:	tstlt	r3, fp, lsl r8
    71c4:	ldrdcc	pc, [ip, -r1]!
    71c8:	cfstrsmi	mvf4, [r8], {29}
    71cc:	mvnscc	pc, #79	; 0x4f
    71d0:	mvnscs	r2, r1, lsl #4
    71d4:	strls	r4, [r1, #-1148]	; 0xfffffb84
    71d8:			; <UNDEFINED> instruction: 0xf7fd9400
    71dc:	andlt	lr, r3, r8, lsl #16
    71e0:	svclt	0x0000bd30
    71e4:	ldrdeq	ip, [r1], -r4
    71e8:	andeq	r0, r0, r8, lsl r2
    71ec:	andeq	r7, r0, r0, lsr #13
    71f0:	addlt	fp, r3, r0, lsr r5
    71f4:			; <UNDEFINED> instruction: 0x4118f8d1
    71f8:	mvnscc	pc, #79	; 0x4f
    71fc:	andcs	r4, r1, #320	; 0x140
    7200:	ldrbtmi	r2, [sp], #-496	; 0xfffffe10
    7204:	strls	r0, [r0, #-2724]	; 0xfffff55c
    7208:			; <UNDEFINED> instruction: 0xf7fc9401
    720c:	strdlt	lr, [r3], -r0
    7210:	svclt	0x0000bd30
    7214:			; <UNDEFINED> instruction: 0x000076ba
    7218:	addlt	fp, r3, r0, lsr r5
    721c:	sbcspl	pc, r4, #13697024	; 0xd10000
    7220:	mvnscc	pc, #79	; 0x4f
    7224:	andcs	r4, r1, #4, 24	; 0x400
    7228:	ldrbtmi	r2, [ip], #-496	; 0xfffffe10
    722c:	strmi	lr, [r0, #-2509]	; 0xfffff633
    7230:	svc	0x00dcf7fc
    7234:	ldclt	0, cr11, [r0, #-12]!
    7238:	muleq	r0, sl, r6
    723c:	addlt	fp, r3, r0, lsr r5
    7240:	ldrdpl	pc, [r8], #129	; 0x81	; <UNPREDICTABLE>
    7244:	mvnscc	pc, #79	; 0x4f
    7248:	andcs	r4, r1, #4, 24	; 0x400
    724c:	ldrbtmi	r2, [ip], #-496	; 0xfffffe10
    7250:	strmi	lr, [r0, #-2509]	; 0xfffff633
    7254:	svc	0x00caf7fc
    7258:	ldclt	0, cr11, [r0, #-12]!
    725c:	andeq	r7, r0, r2, lsr #12
    7260:	movwcs	r4, #2583	; 0xa17
    7264:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
    7268:			; <UNDEFINED> instruction: 0xf44f4c16
    726c:			; <UNDEFINED> instruction: 0xf8d1767a
    7270:	addlt	r1, r4, r8, ror #1
    7274:	ldmdbpl	r2, {r0, r2, r9, sl, lr}
    7278:	smlatbeq	r6, r1, fp, pc	; <UNPREDICTABLE>
    727c:			; <UNDEFINED> instruction: 0xf0066812
    7280:	vtst.8	<illegal reg q15.5>, q0, <illegal reg q1.5>
    7284:			; <UNDEFINED> instruction: 0xf64c31e7
    7288:			; <UNDEFINED> instruction: 0xf6cc43cd
    728c:	strcs	r4, [sl], -ip, asr #7
    7290:	ldrbtmi	r4, [sl], #-2573	; 0xfffff5f3
    7294:	andcs	r9, r1, #0, 4
    7298:	svclt	0x00284288
    729c:	mvnscs	r4, r8, lsl #12
    72a0:	strtmi	r4, [r8], -r4, lsl #12
    72a4:	strcc	pc, [r4, #-2979]	; 0xfffff45d
    72a8:	mvnscc	pc, #79	; 0x4f
    72ac:	strls	r0, [r1, #-2285]	; 0xfffff713
    72b0:	ldrmi	pc, [r5], #-2822	; 0xfffff4fa
    72b4:			; <UNDEFINED> instruction: 0xf7fc9402
    72b8:	mulcs	r4, sl, pc	; <UNPREDICTABLE>
    72bc:	ldcllt	0, cr11, [r0, #-16]!
    72c0:	andeq	ip, r1, r2, lsr #22
    72c4:	andeq	r0, r0, ip, ror #4
    72c8:	andeq	r7, r0, r6, lsr r6
    72cc:	addlt	fp, r3, r0, lsr r5
    72d0:	adcspl	pc, r0, #13697024	; 0xd10000
    72d4:	mvnscc	pc, #79	; 0x4f
    72d8:	andcs	r4, r1, #4, 24	; 0x400
    72dc:	ldrbtmi	r2, [ip], #-496	; 0xfffffe10
    72e0:	strmi	lr, [r0, #-2509]	; 0xfffff633
    72e4:	svc	0x0082f7fc
    72e8:	ldclt	0, cr11, [r0, #-12]!
    72ec:	andeq	r7, r0, r6, ror #11
    72f0:	addlt	fp, r3, r0, lsr r5
    72f4:	adcspl	pc, r8, #13697024	; 0xd10000
    72f8:	mvnscc	pc, #79	; 0x4f
    72fc:	andcs	r4, r1, #4, 24	; 0x400
    7300:	ldrbtmi	r2, [ip], #-496	; 0xfffffe10
    7304:	strmi	lr, [r0, #-2509]	; 0xfffff633
    7308:	svc	0x0070f7fc
    730c:	ldclt	0, cr11, [r0, #-12]!
    7310:	andeq	r7, r0, r2, asr #11
    7314:	addlt	fp, r3, r0, lsr r5
    7318:	sbcpl	pc, r0, #13697024	; 0xd10000
    731c:	mvnscc	pc, #79	; 0x4f
    7320:	andcs	r4, r1, #4, 24	; 0x400
    7324:	ldrbtmi	r2, [ip], #-496	; 0xfffffe10
    7328:	strmi	lr, [r0, #-2509]	; 0xfffff633
    732c:	svc	0x005ef7fc
    7330:	ldclt	0, cr11, [r0, #-12]!
    7334:	muleq	r0, lr, r5
    7338:	addlt	fp, r3, r0, lsr r5
    733c:	sbcpl	pc, r8, #13697024	; 0xd10000
    7340:	mvnscc	pc, #79	; 0x4f
    7344:	andcs	r4, r1, #4, 24	; 0x400
    7348:	ldrbtmi	r2, [ip], #-496	; 0xfffffe10
    734c:	strmi	lr, [r0, #-2509]	; 0xfffff633
    7350:	svc	0x004cf7fc
    7354:	ldclt	0, cr11, [r0, #-12]!
    7358:	andeq	r7, r0, sl, ror r5
    735c:	addlt	fp, r3, r0, lsr r5
    7360:	adcpl	pc, ip, #13697024	; 0xd10000
    7364:	mvnscc	pc, #79	; 0x4f
    7368:	andcs	r4, r1, #4, 24	; 0x400
    736c:	ldrbtmi	r2, [ip], #-496	; 0xfffffe10
    7370:	strmi	lr, [r0, #-2509]	; 0xfffff633
    7374:	svc	0x003af7fc
    7378:	ldclt	0, cr11, [r0, #-12]!
    737c:	andeq	r7, r0, r6, asr r5
    7380:	addlt	fp, r3, r0, lsr r5
    7384:	adcspl	pc, r4, #13697024	; 0xd10000
    7388:	mvnscc	pc, #79	; 0x4f
    738c:	andcs	r4, r1, #4, 24	; 0x400
    7390:	ldrbtmi	r2, [ip], #-496	; 0xfffffe10
    7394:	strmi	lr, [r0, #-2509]	; 0xfffff633
    7398:	svc	0x0028f7fc
    739c:	ldclt	0, cr11, [r0, #-12]!
    73a0:	andeq	r7, r0, r2, lsr r5
    73a4:	addlt	fp, r3, r0, lsr r5
    73a8:	adcspl	pc, ip, #13697024	; 0xd10000
    73ac:	mvnscc	pc, #79	; 0x4f
    73b0:	andcs	r4, r1, #4, 24	; 0x400
    73b4:	ldrbtmi	r2, [ip], #-496	; 0xfffffe10
    73b8:	strmi	lr, [r0, #-2509]	; 0xfffff633
    73bc:	svc	0x0016f7fc
    73c0:	ldclt	0, cr11, [r0, #-12]!
    73c4:	andeq	r7, r0, lr, lsl #10
    73c8:	addlt	fp, r3, r0, lsr r5
    73cc:	sbcpl	pc, r4, #13697024	; 0xd10000
    73d0:	mvnscc	pc, #79	; 0x4f
    73d4:	andcs	r4, r1, #4, 24	; 0x400
    73d8:	ldrbtmi	r2, [ip], #-496	; 0xfffffe10
    73dc:	strmi	lr, [r0, #-2509]	; 0xfffff633
    73e0:	svc	0x0004f7fc
    73e4:	ldclt	0, cr11, [r0, #-12]!
    73e8:	andeq	r7, r0, sl, ror #9
    73ec:	addlt	fp, r3, r0, lsr r5
    73f0:	adcpl	pc, r4, #13697024	; 0xd10000
    73f4:	mvnscc	pc, #79	; 0x4f
    73f8:	andcs	r4, r1, #4, 24	; 0x400
    73fc:	ldrbtmi	r2, [ip], #-496	; 0xfffffe10
    7400:	strmi	lr, [r0, #-2509]	; 0xfffff633
    7404:	mrc	7, 7, APSR_nzcv, cr2, cr12, {7}
    7408:	ldclt	0, cr11, [r0, #-12]!
    740c:	andeq	r7, r0, lr, asr #9
    7410:	addlt	fp, r3, r0, lsr r5
    7414:			; <UNDEFINED> instruction: 0xf04f680d
    7418:	stcmi	3, cr3, [r5], {255}	; 0xff
    741c:	mvnscs	r2, r1, lsl #4
    7420:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    7424:			; <UNDEFINED> instruction: 0xf7fc4500
    7428:	andlt	lr, r3, r2, ror #29
    742c:	svclt	0x0000bd30
    7430:	andeq	r7, r0, ip, lsr #9
    7434:	addlt	fp, r3, r0, lsr r5
    7438:	adcpl	pc, r0, #13697024	; 0xd10000
    743c:	mvnscc	pc, #79	; 0x4f
    7440:	andcs	r4, r1, #4, 24	; 0x400
    7444:	ldrbtmi	r2, [ip], #-496	; 0xfffffe10
    7448:	strmi	lr, [r0, #-2509]	; 0xfffff633
    744c:	mcr	7, 6, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    7450:	ldclt	0, cr11, [r0, #-12]!
    7454:	andeq	r7, r0, lr, ror r4
    7458:	addlt	fp, r3, r0, lsr r5
    745c:	addspl	pc, ip, #13697024	; 0xd10000
    7460:	mvnscc	pc, #79	; 0x4f
    7464:	andcs	r4, r1, #4, 24	; 0x400
    7468:	ldrbtmi	r2, [ip], #-496	; 0xfffffe10
    746c:	strmi	lr, [r0, #-2509]	; 0xfffff633
    7470:	mrc	7, 5, APSR_nzcv, cr12, cr12, {7}
    7474:	ldclt	0, cr11, [r0, #-12]!
    7478:	andeq	r7, r0, r2, ror #8
    747c:	addlt	fp, r3, r0, lsr r5
    7480:	sbcpl	pc, ip, #13697024	; 0xd10000
    7484:	mvnscc	pc, #79	; 0x4f
    7488:	andcs	r4, r1, #4, 24	; 0x400
    748c:	ldrbtmi	r2, [ip], #-496	; 0xfffffe10
    7490:	strmi	lr, [r0, #-2509]	; 0xfffff633
    7494:	mcr	7, 5, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    7498:	ldclt	0, cr11, [r0, #-12]!
    749c:	andeq	r7, r0, r6, lsr r4
    74a0:			; <UNDEFINED> instruction: 0xf8d14a03
    74a4:	mvnscs	r3, ip, lsl #6
    74a8:			; <UNDEFINED> instruction: 0xf7fc447a
    74ac:	svclt	0x0000bdd9
    74b0:	andeq	r7, r0, r0, lsr r4
    74b4:			; <UNDEFINED> instruction: 0xf8d14a03
    74b8:	mvnscs	r3, r4, lsl #6
    74bc:			; <UNDEFINED> instruction: 0xf7fc447a
    74c0:	svclt	0x0000bdcf
    74c4:	andeq	r7, r0, ip, lsl r4
    74c8:			; <UNDEFINED> instruction: 0xf8d14a03
    74cc:	ldrshcs	r3, [r0, #44]!	; 0x2c
    74d0:			; <UNDEFINED> instruction: 0xf7fc447a
    74d4:	svclt	0x0000bdc5
    74d8:	andeq	r7, r0, r8, lsl #8
    74dc:			; <UNDEFINED> instruction: 0xf8d14a03
    74e0:	ldrshcs	r3, [r0, #40]!	; 0x28
    74e4:			; <UNDEFINED> instruction: 0xf7fc447a
    74e8:	svclt	0x0000bdbb
    74ec:	strdeq	r7, [r0], -r4
    74f0:			; <UNDEFINED> instruction: 0xf8d14a03
    74f4:	mvnscs	r3, r0, lsl r3
    74f8:			; <UNDEFINED> instruction: 0xf7fc447a
    74fc:	svclt	0x0000bdb1
    7500:	andeq	r7, r0, r0, ror #7
    7504:			; <UNDEFINED> instruction: 0xf8d14a03
    7508:	mvnscs	r3, r0, lsl #6
    750c:			; <UNDEFINED> instruction: 0xf7fc447a
    7510:	svclt	0x0000bda7
    7514:	andeq	r7, r0, ip, asr #7
    7518:			; <UNDEFINED> instruction: 0xf8d14a03
    751c:	mvnscs	r3, r8, lsl #6
    7520:			; <UNDEFINED> instruction: 0xf7fc447a
    7524:	svclt	0x0000bd9d
    7528:			; <UNDEFINED> instruction: 0x000073b8
    752c:			; <UNDEFINED> instruction: 0xf8d14a03
    7530:	mvnscs	r3, r4, lsl r3
    7534:			; <UNDEFINED> instruction: 0xf7fc447a
    7538:	svclt	0x0000bd93
    753c:	andeq	r7, r0, r4, lsr #7
    7540:	mvnscs	r4, r8, lsl #22
    7544:	ldrbtmi	fp, [fp], #-1072	; 0xfffffbd0
    7548:	stcmi	13, cr4, [r8], {7}
    754c:	ldmdbpl	fp, {r3, r9, fp, lr}^
    7550:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    7554:			; <UNDEFINED> instruction: 0xf005681d
    7558:			; <UNDEFINED> instruction: 0xf8540503
    755c:	ldclt	0, cr3, [r0], #-148	; 0xffffff6c
    7560:	ldcllt	7, cr15, [lr, #-1008]!	; 0xfffffc10
    7564:	andeq	ip, r1, r2, asr #16
    7568:	andeq	r0, r0, r0, lsl r2
    756c:	andeq	sl, r1, ip, ror r2
    7570:	andeq	r7, r0, r6, lsl #7
    7574:	mvnscs	r4, sp, lsl #20
    7578:	ldrbtmi	fp, [sl], #-1136	; 0xfffffb90
    757c:			; <UNDEFINED> instruction: 0xf64a4d0c
    7580:			; <UNDEFINED> instruction: 0xf6ca24ab
    7584:	blmi	2d0834 <strspn@plt+0x2cc63c>
    7588:	ldrbtmi	r5, [fp], #-2389	; 0xfffff6ab
    758c:	stmdavs	sp!, {r1, r3, r9, fp, lr}
    7590:	blx	fe918782 <strspn@plt+0xfe91458a>
    7594:			; <UNDEFINED> instruction: 0xf0246405
    7598:	bl	188da4 <strspn@plt+0x184bac>
    759c:	blne	b486f4 <strspn@plt+0xb444fc>
    75a0:	orreq	lr, r5, #3072	; 0xc00
    75a4:	ldmdbvs	fp, {r4, r5, r6, sl, fp, ip, sp, pc}
    75a8:	ldcllt	7, cr15, [sl, #-1008]	; 0xfffffc10
    75ac:	andeq	ip, r1, lr, lsl #16
    75b0:	andeq	r0, r0, r0, lsl r2
    75b4:	andeq	sl, r1, r2, asr #4
    75b8:	andeq	r7, r0, r8, asr #6
    75bc:	mvnscs	r4, sp, lsl #20
    75c0:	ldrbtmi	fp, [sl], #-1136	; 0xfffffb90
    75c4:			; <UNDEFINED> instruction: 0xf64c4d0c
    75c8:			; <UNDEFINED> instruction: 0xf6cc44cd
    75cc:	blmi	2d8904 <strspn@plt+0x2d470c>
    75d0:	ldrbtmi	r5, [fp], #-2389	; 0xfffff6ab
    75d4:	stmdavs	sp!, {r1, r3, r9, fp, lr}
    75d8:	blx	fe9187ca <strspn@plt+0xfe9145d2>
    75dc:			; <UNDEFINED> instruction: 0xf0246405
    75e0:	bl	188df4 <strspn@plt+0x184bfc>
    75e4:	blne	b4883c <strspn@plt+0xb44644>
    75e8:	orreq	lr, r5, #3072	; 0xc00
    75ec:	ldmibvs	fp, {r4, r5, r6, sl, fp, ip, sp, pc}^
    75f0:	ldclt	7, cr15, [r6, #-1008]!	; 0xfffffc10
    75f4:	andeq	ip, r1, r6, asr #15
    75f8:	andeq	r0, r0, r0, lsl r2
    75fc:	strdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    7600:	andeq	r7, r0, r0, lsl #6
    7604:	mvnscs	fp, r0, lsr r4
    7608:	stcmi	12, cr4, [r9, #-32]	; 0xffffffe0
    760c:	blmi	258804 <strspn@plt+0x25460c>
    7610:	stmdbpl	r4!, {r0, r3, r9, fp, lr}^
    7614:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    7618:			; <UNDEFINED> instruction: 0xf0046824
    761c:	bl	c8630 <strspn@plt+0xc4438>
    7620:	ldclt	3, cr0, [r0], #-528	; 0xfffffdf0
    7624:			; <UNDEFINED> instruction: 0xf7fc6b1b
    7628:	svclt	0x0000bd1b
    762c:	andeq	ip, r1, ip, ror r7
    7630:	andeq	r0, r0, r0, lsl r2
    7634:			; <UNDEFINED> instruction: 0x0001a1b8
    7638:	andeq	r7, r0, r2, asr #5
    763c:	ldrlt	r4, [r8, #-2573]!	; 0xfffff5f3
    7640:	cfstrsmi	mvf4, [sp, #-488]	; 0xfffffe18
    7644:	stmdbmi	sp, {r2, r9, sl, lr}
    7648:	ldmdbpl	r5, {r0, r2, r3, r8, r9, fp, lr}^
    764c:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    7650:	stmdavs	r9, {r2, r3, r9, fp, lr}
    7654:	ldrbtmi	r6, [sl], #-2093	; 0xfffff7d3
    7658:			; <UNDEFINED> instruction: 0xf0053101
    765c:	bl	c8a70 <strspn@plt+0xc4878>
    7660:	ldcvs	3, cr0, [fp], {133}	; 0x85
    7664:	ldcl	7, cr15, [lr], #1008	; 0x3f0
    7668:	pop	{r5, r9, sl, lr}
    766c:			; <UNDEFINED> instruction: 0xf7fc4038
    7670:	svclt	0x0000bcd1
    7674:	andeq	ip, r1, r8, asr #14
    7678:	andeq	r0, r0, r0, lsl r2
    767c:	andeq	ip, r1, r4, asr sl
    7680:	andeq	sl, r1, lr, ror r1
    7684:	andeq	r7, r0, r2, lsl #5
    7688:			; <UNDEFINED> instruction: 0xf64ab5f8
    768c:	blmi	410940 <strspn@plt+0x40c748>
    7690:	strtcs	pc, [sl], #1738	; 0x6ca
    7694:	strmi	r4, [r6], -pc, lsl #18
    7698:	bmi	3d888c <strspn@plt+0x3d4694>
    769c:	ldrbtmi	r5, [sl], #-2139	; 0xfffff7a5
    76a0:	ldmdavs	sp, {r0, r4, fp, sp, lr}
    76a4:	tstcc	r1, sp, lsl #22
    76a8:	strcs	pc, [r5], #-2980	; 0xfffff45c
    76ac:	bmi	3188a0 <strspn@plt+0x3146a8>
    76b0:	streq	pc, [r1, -r4, lsr #32]
    76b4:	bl	1d88a4 <strspn@plt+0x1d46ac>
    76b8:	blne	b48810 <strspn@plt+0xb44618>
    76bc:	orreq	lr, r5, #3072	; 0xc00
    76c0:			; <UNDEFINED> instruction: 0xf7fc6d1b
    76c4:			; <UNDEFINED> instruction: 0x4630ecd0
    76c8:	ldrhtmi	lr, [r8], #141	; 0x8d
    76cc:	stclt	7, cr15, [r2], #1008	; 0x3f0
    76d0:	strdeq	ip, [r1], -r0
    76d4:	andeq	r0, r0, r0, lsl r2
    76d8:	andeq	ip, r1, r2, lsl #20
    76dc:	andeq	sl, r1, r0, lsr #2
    76e0:	andeq	r7, r0, r4, lsr #4
    76e4:	addlt	fp, r2, r0, lsl r5
    76e8:	andcs	r4, r7, #11534336	; 0xb00000
    76ec:	stmdavs	ip, {r0, r9, ip, pc}
    76f0:			; <UNDEFINED> instruction: 0xf8d32104
    76f4:	strls	r2, [r0], #-680	; 0xfffffd58
    76f8:			; <UNDEFINED> instruction: 0xf7fc17d3
    76fc:	andlt	lr, r2, sl, lsr #22
    7700:	svclt	0x0000bd10
    7704:	addlt	fp, r2, r0, lsl r5
    7708:	andcs	r4, r1, #11534336	; 0xb00000
    770c:	stmdavs	ip, {r0, r9, ip, pc}
    7710:			; <UNDEFINED> instruction: 0xf8d321f0
    7714:	strls	r2, [r0], #-680	; 0xfffffd58
    7718:			; <UNDEFINED> instruction: 0xf7fc17d3
    771c:	andlt	lr, r2, sl, lsl fp
    7720:	svclt	0x0000bd10
    7724:			; <UNDEFINED> instruction: 0x4606b5f0
    7728:	strmi	fp, [r8], -r5, lsl #1
    772c:			; <UNDEFINED> instruction: 0xf7fc460d
    7730:	bmi	ac2908 <strspn@plt+0xabe710>
    7734:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    7738:	cmnlt	r3, r4, lsl #12
    773c:	stmdale	r2!, {r3, fp, sp}
    7740:	ldrtmi	r4, [r0], -r7, lsr #24
    7744:	mvnscc	pc, #79	; 0x4f
    7748:	ldrbtmi	r2, [ip], #-513	; 0xfffffdff
    774c:	strls	r2, [r1, #-496]	; 0xfffffe10
    7750:			; <UNDEFINED> instruction: 0xf7fc9400
    7754:	andlt	lr, r5, ip, asr #26
    7758:	stmdbmi	r2!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    775c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    7760:	stcl	7, cr15, [sl, #-1008]	; 0xfffffc10
    7764:	stmdacs	r8, {r5, r9, fp, ip}
    7768:	stccs	8, cr13, [r7], {23}
    776c:	bmi	7bdc04 <strspn@plt+0x7b9a0c>
    7770:	movweq	pc, #33188	; 0x81a4	; <UNPREDICTABLE>
    7774:	ldrtmi	r4, [r0], -fp, lsr #8
    7778:	mvnscs	r4, sl, ror r4
    777c:	pop	{r0, r2, ip, sp, pc}
    7780:			; <UNDEFINED> instruction: 0xf7fc40f0
    7784:	bmi	676940 <strspn@plt+0x672748>
    7788:	ldrtmi	r4, [r0], -fp, lsr #12
    778c:	ldrbtmi	r2, [sl], #-496	; 0xfffffe10
    7790:	pop	{r0, r2, ip, sp, pc}
    7794:			; <UNDEFINED> instruction: 0xf7fc40f0
    7798:	bmi	57692c <strspn@plt+0x572734>
    779c:	strtmi	r3, [r5], #-3080	; 0xfffff3f8
    77a0:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    77a4:	mvnscc	pc, #79	; 0x4f
    77a8:	mvnscs	r9, r0, lsl #4
    77ac:	strls	r2, [r1, #-513]	; 0xfffffdff
    77b0:	ldc	7, cr15, [ip, #-1008]	; 0xfffffc10
    77b4:	ldcllt	0, cr11, [r0, #20]!
    77b8:	ldrtmi	r4, [r0], -lr, lsl #18
    77bc:			; <UNDEFINED> instruction: 0xf04f4f0e
    77c0:	ldrbtmi	r3, [r9], #-1023	; 0xfffffc01
    77c4:	strmi	r2, [ip], #-513	; 0xfffffdff
    77c8:	mvnscs	r4, pc, ror r4
    77cc:	stmib	sp, {r1, r8, sl, ip, pc}^
    77d0:			; <UNDEFINED> instruction: 0xf7fc7400
    77d4:	andlt	lr, r5, ip, lsl #26
    77d8:	svclt	0x0000bdf0
    77dc:	andeq	sp, r1, r0, lsr r6
    77e0:	andeq	r7, r0, r6, lsl #3
    77e4:	andeq	r6, r0, r6, lsr r3
    77e8:	andeq	r7, r0, r0, ror #2
    77ec:	andeq	r7, r0, sl, asr #2
    77f0:	andeq	r7, r0, sl, lsr r1
    77f4:	andeq	r7, r0, lr, lsl r1
    77f8:	andeq	r7, r0, r4, lsr #2
    77fc:	ldr	r3, [r1, r8, lsl #3]
    7800:	str	r3, [pc, r0, asr #2]
    7804:	str	r3, [sp, r4, ror #2]
    7808:			; <UNDEFINED> instruction: 0xe78b3176
    780c:			; <UNDEFINED> instruction: 0xe7893152
    7810:	sbcvc	pc, r5, r0, lsl #10
    7814:	bicvc	pc, r5, r1, lsl #10
    7818:	blt	feb45810 <strspn@plt+0xfeb41618>
    781c:	andcs	pc, lr, r0, lsl #4
    7820:	tstcs	lr, r1, lsl #4	; <UNPREDICTABLE>
    7824:	blt	fe9c581c <strspn@plt+0xfe9c1624>
    7828:	rsbne	pc, r9, r0, lsl #4
    782c:	msrne	(UNDEF: 105), r1
    7830:	blt	fe845828 <strspn@plt+0xfe841630>
    7834:	rscvc	pc, r6, r0, lsl #10
    7838:	mvnvc	pc, r1, lsl #10
    783c:	blt	fe6c5834 <strspn@plt+0xfe6c163c>
    7840:	tsteq	r4, #208, 16	; 0xd00000	; <UNPREDICTABLE>
    7844:	tstne	r4, #13697024	; 0xd10000	; <UNPREDICTABLE>
    7848:	blt	fe545840 <strspn@plt+0xfe541648>
    784c:	adcne	pc, fp, r0, lsl #4
    7850:			; <UNDEFINED> instruction: 0x11abf201
    7854:	blt	fe3c584c <strspn@plt+0xfe3c1654>
    7858:	eorcs	pc, pc, r0, lsl #4
    785c:	msrcs	(UNDEF: 47), r1
    7860:	blt	fe245858 <strspn@plt+0xfe241660>
    7864:	adcvc	pc, r4, r0, lsl #10
    7868:			; <UNDEFINED> instruction: 0x71a4f501
    786c:	blt	fe0c5864 <strspn@plt+0xfe0c166c>
    7870:	rscne	pc, sp, r0, lsl #4
    7874:	mvnne	pc, r1, lsl #4
    7878:	blt	1f45870 <strspn@plt+0x1f41678>
    787c:	teqcc	r8, r0	; <illegal shifter operand>	; <UNPREDICTABLE>
    7880:			; <UNDEFINED> instruction: 0xb1286818
    7884:	teqcc	r8, r1	; <illegal shifter operand>	; <UNPREDICTABLE>
    7888:	tstlt	r9, r9, lsl r8
    788c:	blt	1cc5884 <strspn@plt+0x1cc168c>
    7890:	ldrbmi	r2, [r0, -r0]!
    7894:	teqeq	ip, r0	; <illegal shifter operand>	; <UNPREDICTABLE>
    7898:	teqne	ip, r1	; <illegal shifter operand>	; <UNPREDICTABLE>
    789c:	blt	1ac5894 <strspn@plt+0x1ac169c>
    78a0:	andsvc	pc, r4, r0, lsl #10
    78a4:	tstvc	r4, r1, lsl #10	; <UNPREDICTABLE>
    78a8:	blt	19458a0 <strspn@plt+0x19416a8>
    78ac:	addlt	fp, r4, r0, ror r5
    78b0:			; <UNDEFINED> instruction: 0x46164d1f
    78b4:	ldrbtmi	r4, [sp], #-3103	; 0xfffff3e1
    78b8:	stmdbpl	ip!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}
    78bc:	cfldrsmi	mvf4, [pc, #-492]	; 76d8 <strspn@plt+0x34e0>
    78c0:	strls	r6, [r3], #-2084	; 0xfffff7dc
    78c4:	streq	pc, [r0], #-79	; 0xffffffb1
    78c8:	ldmdbpl	fp, {r2, r9, sl, lr}^
    78cc:	bllt	161948 <strspn@plt+0x15d750>
    78d0:	andcc	pc, r0, #1325400064	; 0x4f000000
    78d4:	andls	sl, r2, #2048	; 0x800
    78d8:	b	ffe458d0 <strspn@plt+0xffe416d8>
    78dc:	blls	9a144 <strspn@plt+0x95f4c>
    78e0:			; <UNDEFINED> instruction: 0xf5c3447a
    78e4:	ldmdavs	r2, {ip, sp}
    78e8:	ble	2182f8 <strspn@plt+0x214100>
    78ec:	logned	f3, #2.0
    78f0:	ldmdbcs	lr!, {r0, r5, r6, r7, sl, fp, ip, lr}^
    78f4:	ldrmi	sp, [r0], -sp, lsl #16
    78f8:	strbtpl	r2, [r1], #299	; 0x12b
    78fc:	bmi	45cb98 <strspn@plt+0x4589a0>
    7900:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    7904:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7908:	subsmi	r9, sl, r3, lsl #22
    790c:	andlt	sp, r4, sp, lsl #2
    7910:	stcmi	13, cr11, [sp, #-448]	; 0xfffffe40
    7914:			; <UNDEFINED> instruction: 0xf04f4620
    7918:	andcs	r3, r1, #-67108861	; 0xfc000003
    791c:	mvnscs	r4, sp, ror r4
    7920:	strls	r9, [r0, #-1537]	; 0xfffff9ff
    7924:	stcl	7, cr15, [r2], #-1008	; 0xfffffc10
    7928:			; <UNDEFINED> instruction: 0xf7fce7e9
    792c:	svclt	0x0000eab2
    7930:	ldrdeq	ip, [r1], -r2
    7934:			; <UNDEFINED> instruction: 0x000001b8
    7938:	andeq	ip, r1, ip, asr #9
    793c:	andeq	r0, r0, r0, lsl #4
    7940:	andeq	ip, r1, r0, asr #15
    7944:	andeq	ip, r1, r6, lsl #9
    7948:			; <UNDEFINED> instruction: 0x00006fb0
    794c:			; <UNDEFINED> instruction: 0xf501460b
    7950:			; <UNDEFINED> instruction: 0xf8d371c5
    7954:			; <UNDEFINED> instruction: 0xe7a922bc
    7958:	vmax.s8	d4, d1, d11
    795c:			; <UNDEFINED> instruction: 0xf8d3210e
    7960:	str	r2, [r3, r0, asr #5]!
    7964:	vmax.s8	d4, d1, d11
    7968:			; <UNDEFINED> instruction: 0xf8d31169
    796c:			; <UNDEFINED> instruction: 0xe79d22b4
    7970:			; <UNDEFINED> instruction: 0xf501460b
    7974:			; <UNDEFINED> instruction: 0xf8d371e6
    7978:			; <UNDEFINED> instruction: 0xe79722b8
    797c:	vmax.s8	d4, d1, d11
    7980:			; <UNDEFINED> instruction: 0xf8d311ab
    7984:	ldr	r2, [r1, r4, asr #5]
    7988:	vmax.s8	d4, d1, d11
    798c:			; <UNDEFINED> instruction: 0xf8d3212f
    7990:	str	r2, [fp, r8, asr #5]
    7994:			; <UNDEFINED> instruction: 0xf501460b
    7998:			; <UNDEFINED> instruction: 0xf8d371a4
    799c:	str	r2, [r5, ip, lsr #5]
    79a0:	vmax.s8	d4, d1, d11
    79a4:			; <UNDEFINED> instruction: 0xf8d311ed
    79a8:			; <UNDEFINED> instruction: 0xe77f22b0
    79ac:	addlt	fp, r3, r0, lsr r5
    79b0:	ldcmi	12, cr4, [r1, #-64]	; 0xffffffc0
    79b4:	bmi	459368 <strspn@plt+0x455170>
    79b8:	ldrbtmi	r4, [sp], #-1148	; 0xfffffb84
    79bc:	ldrdne	pc, [r4, #-129]	; 0xffffff7f
    79c0:	stmdavs	r5!, {r1, r3, r5, r7, fp, ip, lr}
    79c4:	andls	r6, r1, #1179648	; 0x120000
    79c8:	andeq	pc, r0, #79	; 0x4f
    79cc:	andcc	pc, r0, #1325400064	; 0x4f000000
    79d0:			; <UNDEFINED> instruction: 0xf7fc9500
    79d4:	blls	424ac <strspn@plt+0x3e2b4>
    79d8:	bmi	261a60 <strspn@plt+0x25d868>
    79dc:	blmi	1ce4e4 <strspn@plt+0x1ca2ec>
    79e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    79e4:	blls	61a54 <strspn@plt+0x5d85c>
    79e8:	qaddle	r4, sl, r1
    79ec:	ldclt	0, cr11, [r0, #-12]!
    79f0:	b	13c59e8 <strspn@plt+0x13c17f0>
    79f4:	andeq	ip, r1, r8, ror #13
    79f8:	andeq	ip, r1, lr, asr #7
    79fc:			; <UNDEFINED> instruction: 0x000001b8
    7a00:	andeq	ip, r1, r8, lsr #7
    7a04:	addlt	fp, r3, r0, lsr r5
    7a08:	ldcmi	12, cr4, [r1, #-64]	; 0xffffffc0
    7a0c:	bmi	4593c0 <strspn@plt+0x4551c8>
    7a10:	ldrbtmi	r4, [sp], #-1148	; 0xfffffb84
    7a14:	ldrdne	pc, [r0, #-129]	; 0xffffff7f
    7a18:	stmdavs	r5!, {r1, r3, r5, r7, fp, ip, lr}
    7a1c:	andls	r6, r1, #1179648	; 0x120000
    7a20:	andeq	pc, r0, #79	; 0x4f
    7a24:	andcc	pc, r0, #1325400064	; 0x4f000000
    7a28:			; <UNDEFINED> instruction: 0xf7fc9500
    7a2c:	blls	42454 <strspn@plt+0x3e25c>
    7a30:	bmi	261ab8 <strspn@plt+0x25d8c0>
    7a34:	blmi	1ce53c <strspn@plt+0x1ca344>
    7a38:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7a3c:	blls	61aac <strspn@plt+0x5d8b4>
    7a40:	qaddle	r4, sl, r1
    7a44:	ldclt	0, cr11, [r0, #-12]!
    7a48:	b	8c5a40 <strspn@plt+0x8c1848>
    7a4c:	muleq	r1, r0, r6
    7a50:	andeq	ip, r1, r6, ror r3
    7a54:			; <UNDEFINED> instruction: 0x000001b8
    7a58:	andeq	ip, r1, r0, asr r3
    7a5c:	addlt	fp, r3, r0, lsr r5
    7a60:	ldcmi	12, cr4, [r2, #-68]	; 0xffffffbc
    7a64:	bmi	499418 <strspn@plt+0x495220>
    7a68:	ldrbtmi	r4, [sp], #-1148	; 0xfffffb84
    7a6c:	teqne	r8, r1	; <illegal shifter operand>	; <UNPREDICTABLE>
    7a70:	stmdavs	r5!, {r1, r3, r5, r7, fp, ip, lr}
    7a74:	andls	r6, r1, #1179648	; 0x120000
    7a78:	andeq	pc, r0, #79	; 0x4f
    7a7c:	vst2.8	{d22-d23}, [pc], r9
    7a80:	strls	r3, [r0, #-512]	; 0xfffffe00
    7a84:	b	16c5a7c <strspn@plt+0x16c1884>
    7a88:	stmdavs	r0!, {r8, r9, fp, ip, pc}
    7a8c:	bne	ff01a2b8 <strspn@plt+0xff0160c0>
    7a90:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    7a94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7a98:	subsmi	r9, sl, r1, lsl #22
    7a9c:	andlt	sp, r3, r1, lsl #2
    7aa0:			; <UNDEFINED> instruction: 0xf7fcbd30
    7aa4:	svclt	0x0000e9f6
    7aa8:	andeq	ip, r1, r8, lsr r6
    7aac:	andeq	ip, r1, lr, lsl r3
    7ab0:			; <UNDEFINED> instruction: 0x000001b8
    7ab4:	strdeq	ip, [r1], -r6
    7ab8:	addlt	fp, r3, r0, lsr r5
    7abc:	ldcmi	12, cr4, [r1, #-64]	; 0xffffffc0
    7ac0:	bmi	459474 <strspn@plt+0x45527c>
    7ac4:	ldrbtmi	r4, [sp], #-1148	; 0xfffffb84
    7ac8:	teqne	ip, r1	; <illegal shifter operand>	; <UNPREDICTABLE>
    7acc:	stmdavs	r5!, {r1, r3, r5, r7, fp, ip, lr}
    7ad0:	andls	r6, r1, #1179648	; 0x120000
    7ad4:	andeq	pc, r0, #79	; 0x4f
    7ad8:	andcc	pc, r0, #1325400064	; 0x4f000000
    7adc:			; <UNDEFINED> instruction: 0xf7fc9500
    7ae0:	blls	423a0 <strspn@plt+0x3e1a8>
    7ae4:	bmi	261b6c <strspn@plt+0x25d974>
    7ae8:	blmi	1ce5f0 <strspn@plt+0x1ca3f8>
    7aec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7af0:	blls	61b60 <strspn@plt+0x5d968>
    7af4:	qaddle	r4, sl, r1
    7af8:	ldclt	0, cr11, [r0, #-12]!
    7afc:	stmib	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7b00:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    7b04:	andeq	ip, r1, r2, asr #5
    7b08:			; <UNDEFINED> instruction: 0x000001b8
    7b0c:	muleq	r1, ip, r2
    7b10:	bmi	9da7b0 <strspn@plt+0x9d65b8>
    7b14:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    7b18:			; <UNDEFINED> instruction: 0x460643f0
    7b1c:	blmi	94ef84 <strspn@plt+0x94ad8c>
    7b20:	addlt	r4, r3, sl, ror r4
    7b24:	stcmi	6, cr4, [r4, #-548]!	; 0xfffffddc
    7b28:	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
    7b2c:	movwls	r6, #6171	; 0x181b
    7b30:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7b34:	b	1145b2c <strspn@plt+0x1141934>
    7b38:			; <UNDEFINED> instruction: 0x801cf8d0
    7b3c:			; <UNDEFINED> instruction: 0xf7fc6947
    7b40:	blmi	7c2078 <strspn@plt+0x7bde80>
    7b44:	ldmib	r3, {r0, r1, r3, r5, r6, r7, fp, ip, lr}^
    7b48:	strmi	r2, [r4], -r0, lsl #6
    7b4c:	ldrdeq	lr, [lr, -r9]
    7b50:	blx	ffac3b6e <strspn@plt+0xffabf976>
    7b54:	strbtmi	r4, [r8], -r3, lsl #12
    7b58:	strls	r4, [r0], #-1052	; 0xfffffbe4
    7b5c:	b	c45b54 <strspn@plt+0xc4195c>
    7b60:	strmi	r6, [r3], -r2, asr #19
    7b64:	andsle	r4, fp, r2, asr #10
    7b68:	ldrbtmi	r4, [sl], #-2581	; 0xfffff5eb
    7b6c:	adcsmi	r6, r9, #1458176	; 0x164000
    7b70:	bmi	53bb7c <strspn@plt+0x537984>
    7b74:	mvnscs	r4, sl, ror r4
    7b78:			; <UNDEFINED> instruction: 0xf7fc4630
    7b7c:	bmi	4c23f4 <strspn@plt+0x4be1fc>
    7b80:	mcrne	4, 2, r4, cr3, cr10, {3}
    7b84:	svclt	0x00822bee
    7b88:	eorsvc	r2, r3, r0, lsl #6
    7b8c:	blmi	2593f4 <strspn@plt+0x2551fc>
    7b90:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7b94:	subsmi	r9, sl, r1, lsl #22
    7b98:	andlt	sp, r3, r5, lsl #2
    7b9c:	mvnshi	lr, #12386304	; 0xbd0000
    7ba0:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    7ba4:			; <UNDEFINED> instruction: 0xf7fce7e2
    7ba8:	svclt	0x0000e974
    7bac:	andeq	sp, r1, r0, asr r2
    7bb0:	andeq	ip, r1, r8, ror #4
    7bb4:			; <UNDEFINED> instruction: 0x000001b8
    7bb8:	andeq	ip, r1, lr, asr r2
    7bbc:	andeq	r0, r0, r4, asr r2
    7bc0:	muleq	r0, r2, sp
    7bc4:	muleq	r0, r0, sp
    7bc8:	andeq	ip, r1, r8, lsl #4
    7bcc:	andeq	r6, r0, r2, asr sp
    7bd0:	blmi	a9a47c <strspn@plt+0xa96284>
    7bd4:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    7bd8:	strmi	fp, [pc], -r7, lsl #1
    7bdc:	cfmadda32mi	mvax0, mvax4, mvfx8, mvfx5
    7be0:	ldmpl	r3, {r0, r1, ip, pc}^
    7be4:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
    7be8:			; <UNDEFINED> instruction: 0xf04f9305
    7bec:			; <UNDEFINED> instruction: 0xf7fc0300
    7bf0:	bmi	941fc8 <strspn@plt+0x93ddd0>
    7bf4:	ldmpl	r3!, {r0, r1, r4, r5, r9, sl, lr}
    7bf8:	movwcs	lr, #2515	; 0x9d3
    7bfc:	ldmib	r7, {r2, r9, sl, lr}^
    7c00:			; <UNDEFINED> instruction: 0xf005010e
    7c04:			; <UNDEFINED> instruction: 0x4603fb91
    7c08:	ldrmi	sl, [ip], #-2052	; 0xfffff7fc
    7c0c:			; <UNDEFINED> instruction: 0xf7fc9404
    7c10:	bmi	7820b0 <strspn@plt+0x77deb8>
    7c14:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}^
    7c18:	blcs	82642c <strspn@plt+0x822234>
    7c1c:	teqcs	r0, #4, 30
    7c20:	bvc	ff0e4434 <strspn@plt+0xff0e023c>
    7c24:	svclt	0x00042b20
    7c28:	sbcvc	r2, r3, #48, 6	; 0xc0000000
    7c2c:			; <UNDEFINED> instruction: 0xf5039b04
    7c30:			; <UNDEFINED> instruction: 0xf50333a8
    7c34:	addsmi	r7, r3, #192, 6
    7c38:	ldmdbmi	r4, {r1, r2, r4, fp, ip, lr, pc}
    7c3c:	ldrbtmi	r1, [r9], #-3331	; 0xfffff2fd
    7c40:	movwls	r2, #4609	; 0x1201
    7c44:			; <UNDEFINED> instruction: 0xf04f9100
    7c48:			; <UNDEFINED> instruction: 0x462833ff
    7c4c:			; <UNDEFINED> instruction: 0xf7fc21f0
    7c50:	bmi	402790 <strspn@plt+0x3fe598>
    7c54:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    7c58:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7c5c:	subsmi	r9, sl, r5, lsl #22
    7c60:	andcs	sp, r8, r7, lsl #2
    7c64:	ldcllt	0, cr11, [r0, #28]!
    7c68:			; <UNDEFINED> instruction: 0xf100490a
    7c6c:	ldrbtmi	r0, [r9], #-779	; 0xfffffcf5
    7c70:			; <UNDEFINED> instruction: 0xf7fce7e6
    7c74:	svclt	0x0000e90e
    7c78:			; <UNDEFINED> instruction: 0x0001c1b2
    7c7c:			; <UNDEFINED> instruction: 0x000001b8
    7c80:	andeq	ip, r1, r4, lsr #3
    7c84:	andeq	r0, r0, r4, asr r2
    7c88:	andeq	sp, r1, r0, asr r1
    7c8c:	ldrdeq	r6, [r0], -r2
    7c90:	andeq	ip, r1, r2, lsr r1
    7c94:	muleq	r0, sl, ip
    7c98:	blmi	75a510 <strspn@plt+0x756318>
    7c9c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    7ca0:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    7ca4:	strmi	r4, [pc], -r6, lsl #12
    7ca8:	ldmdavs	fp, {r1, r3, r4, r8, sl, fp, lr}
    7cac:			; <UNDEFINED> instruction: 0xf04f9303
    7cb0:			; <UNDEFINED> instruction: 0xf7fc0300
    7cb4:	bmi	641f04 <strspn@plt+0x63dd0c>
    7cb8:			; <UNDEFINED> instruction: 0x462b447d
    7cbc:	ldmib	r3, {r0, r1, r3, r5, r7, fp, ip, lr}^
    7cc0:	strmi	r2, [r4], -r0, lsl #6
    7cc4:	ldrdeq	lr, [lr, -r7]
    7cc8:	blx	bc3ce6 <strspn@plt+0xbbfaee>
    7ccc:	stmdage	r2, {r0, r1, r9, sl, lr}
    7cd0:	strls	r4, [r2], #-1052	; 0xfffffbe4
    7cd4:	stmia	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7cd8:	andcs	r4, r1, #16, 18	; 0x40000
    7cdc:	tstls	r0, r9, ror r4
    7ce0:			; <UNDEFINED> instruction: 0x460321f0
    7ce4:	movwls	r4, #5680	; 0x1630
    7ce8:	mvnscc	pc, #79	; 0x4f
    7cec:	b	1fc5ce4 <strspn@plt+0x1fc1aec>
    7cf0:	blmi	1da524 <strspn@plt+0x1d632c>
    7cf4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7cf8:	blls	e1d68 <strspn@plt+0xddb70>
    7cfc:	qaddle	r4, sl, r2
    7d00:	andlt	r2, r5, r8, lsl r0
    7d04:			; <UNDEFINED> instruction: 0xf7fcbdf0
    7d08:	svclt	0x0000e8c4
    7d0c:	andeq	ip, r1, ip, ror #1
    7d10:			; <UNDEFINED> instruction: 0x000001b8
    7d14:	ldrdeq	ip, [r1], -r0
    7d18:	andeq	r0, r0, r4, asr r2
    7d1c:	andeq	r6, r0, ip, lsr ip
    7d20:	muleq	r1, r4, r0
    7d24:	blmi	95a5bc <strspn@plt+0x9563c4>
    7d28:	ldrblt	r4, [r0, #1146]!	; 0x47a
    7d2c:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    7d30:	strmi	r4, [r6], -pc, lsl #12
    7d34:	ldmdavs	fp, {r1, r5, r8, sl, fp, lr}
    7d38:			; <UNDEFINED> instruction: 0xf04f9301
    7d3c:			; <UNDEFINED> instruction: 0xf7fc0300
    7d40:	bmi	841e78 <strspn@plt+0x83dc80>
    7d44:			; <UNDEFINED> instruction: 0x462b447d
    7d48:	ldmib	r3, {r0, r1, r3, r5, r7, fp, ip, lr}^
    7d4c:	strmi	r2, [r4], -r0, lsl #6
    7d50:	ldrdeq	lr, [lr, -r7]
    7d54:	blx	ffa43d70 <strspn@plt+0xffa3fb78>
    7d58:	vst1.8	{d20-d21}, [pc :64], fp
    7d5c:	vaddw.s8	q10, q8, d19
    7d60:	ldrbtmi	r0, [sl], #-257	; 0xfffffeff
    7d64:	ldmdavs	r0, {r0, r1, r5, fp, ip}^
    7d68:	bne	ff0ec970 <strspn@plt+0xff0e8778>
    7d6c:	addmi	r4, fp, #104, 12	; 0x6800000
    7d70:			; <UNDEFINED> instruction: 0xf7fcdc16
    7d74:	bmi	581f4c <strspn@plt+0x57dd54>
    7d78:	ldrbtmi	r2, [sl], #-496	; 0xfffffe10
    7d7c:	movweq	pc, #41216	; 0xa100	; <UNPREDICTABLE>
    7d80:			; <UNDEFINED> instruction: 0xf7fc4630
    7d84:	bmi	4c234c <strspn@plt+0x4be154>
    7d88:			; <UNDEFINED> instruction: 0x71b32300
    7d8c:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    7d90:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7d94:	subsmi	r9, sl, r1, lsl #22
    7d98:	andcs	sp, r6, ip, lsl #2
    7d9c:	ldcllt	0, cr11, [r0, #12]!
    7da0:	ldmda	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7da4:	mvnscs	r4, fp, lsl #20
    7da8:	cfstrsne	mvf4, [r3, #-488]	; 0xfffffe18
    7dac:			; <UNDEFINED> instruction: 0xf7fc4630
    7db0:	ubfx	lr, sl, #18, #9
    7db4:	stmda	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7db8:	andeq	ip, r1, r0, rrx
    7dbc:			; <UNDEFINED> instruction: 0x000001b8
    7dc0:	andeq	ip, r1, r4, asr #32
    7dc4:	andeq	r0, r0, r4, asr r2
    7dc8:	andeq	sp, r1, r2
    7dcc:	andeq	r6, r0, lr, asr fp
    7dd0:	strdeq	fp, [r1], -sl
    7dd4:	andeq	r6, r0, r0, lsr fp
    7dd8:			; <UNDEFINED> instruction: 0x4605b5f0
    7ddc:	addlt	r4, r3, r0, lsl pc
    7de0:			; <UNDEFINED> instruction: 0x460c4e10
    7de4:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
    7de8:	ldmiblt	fp, {r0, r1, r3, r4, r5, r6, fp, sp, lr}
    7dec:			; <UNDEFINED> instruction: 0xf8d44b0e
    7df0:	sfmmi	f0, 4, [lr], {212}	; 0xd4
    7df4:	ldrbtmi	r5, [ip], #-2291	; 0xfffff70d
    7df8:			; <UNDEFINED> instruction: 0x4798681b
    7dfc:	mvnscs	r2, r1, lsl #4
    7e00:	strmi	r9, [r3], -r0, lsl #8
    7e04:	movwls	r4, #5672	; 0x1628
    7e08:	mvnscc	pc, #79	; 0x4f
    7e0c:	stmib	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7e10:	ldcllt	0, cr11, [r0, #12]!
    7e14:	stmia	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7e18:	rsbsvs	r2, fp, r0, lsl #6
    7e1c:	svclt	0x0000e7e6
    7e20:			; <UNDEFINED> instruction: 0x0001c2bc
    7e24:	andeq	fp, r1, r2, lsr #31
    7e28:			; <UNDEFINED> instruction: 0x000001b4
    7e2c:	andeq	r6, r0, lr, asr #21
    7e30:			; <UNDEFINED> instruction: 0xc090f8df
    7e34:	ldrblt	r2, [r0, #-816]!	; 0xfffffcd0
    7e38:			; <UNDEFINED> instruction: 0xf8d144fc
    7e3c:	addslt	r1, r0, r4, lsr #5
    7e40:	stcge	14, cr4, [r3, #-132]	; 0xffffff7c
    7e44:	strmi	r4, [r4], -r1, lsr #20
    7e48:	strtmi	r9, [r8], -r1, lsl #2
    7e4c:	andls	r4, r0, #2046820352	; 0x7a000000
    7e50:	andvs	pc, r6, ip, asr r8	; <UNPREDICTABLE>
    7e54:	andcs	r4, r1, #26214400	; 0x1900000
    7e58:			; <UNDEFINED> instruction: 0x960f6836
    7e5c:	streq	pc, [r0], -pc, asr #32
    7e60:	stmib	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7e64:	strtmi	r2, [r8], -r0, lsl #4
    7e68:			; <UNDEFINED> instruction: 0xf7fc4611
    7e6c:	mcrrne	8, 8, lr, r3, cr6
    7e70:	strtmi	sp, [r1], -sp
    7e74:	rscsvc	pc, pc, #82837504	; 0x4f00000
    7e78:	andeq	pc, r1, #192, 4
    7e7c:			; <UNDEFINED> instruction: 0xf7fb4606
    7e80:			; <UNDEFINED> instruction: 0x4605ef9a
    7e84:			; <UNDEFINED> instruction: 0xf7fc4630
    7e88:	vstrcs.16	s28, [r0, #-296]	; 0xfffffed8	; <UNPREDICTABLE>
    7e8c:	strcs	sp, [r1, #-3087]	; 0xfffff3f1
    7e90:	movwcs	r2, #557	; 0x22d
    7e94:	rsbvc	r7, r3, r2, lsr #32
    7e98:	blmi	2da6d4 <strspn@plt+0x2d64dc>
    7e9c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7ea0:	blls	3e1f10 <strspn@plt+0x3ddd18>
    7ea4:	qaddle	r4, sl, fp
    7ea8:	andslt	r4, r0, r8, lsr #12
    7eac:	tstcs	r0, r0, ror sp
    7eb0:	strtmi	r2, [r0], -sl, lsl #4
    7eb4:			; <UNDEFINED> instruction: 0xf7fb5561
    7eb8:	andcc	lr, r1, r2, ror pc
    7ebc:	strb	sp, [fp, r7, ror #1]!
    7ec0:	svc	0x00e6f7fb
    7ec4:	andeq	fp, r1, r0, asr pc
    7ec8:			; <UNDEFINED> instruction: 0x000001b8
    7ecc:	ldrdeq	r6, [r0], -r4
    7ed0:	andeq	fp, r1, ip, ror #29
    7ed4:			; <UNDEFINED> instruction: 0x4606b5f0
    7ed8:	andcs	r4, r0, r4, lsr sp
    7edc:	ldrbtmi	r4, [sp], #-2356	; 0xfffff6cc
    7ee0:	bmi	d23fa8 <strspn@plt+0xd1fdb0>
    7ee4:	ldrbtmi	r5, [sl], #-2153	; 0xfffff797
    7ee8:	ldmdavs	r7, {r0, r1, r3, fp, ip, sp, lr}
    7eec:	bmi	cb4d40 <strspn@plt+0xcb0b48>
    7ef0:	ldrbtvc	pc, [pc], #1615	; 7ef8 <strspn@plt+0x3d00>	; <UNPREDICTABLE>
    7ef4:	streq	pc, [r1], #-704	; 0xfffffd40
    7ef8:	stmiapl	sl!, {r2, r3, r4, r5, r7, r9, lr}
    7efc:	ldrtmi	fp, [ip], -r8, lsr #30
    7f00:	bcs	1d61f50 <strspn@plt+0x1d5dd58>
    7f04:	svccs	0x0003d033
    7f08:	svcmi	0x002cd925
    7f0c:			; <UNDEFINED> instruction: 0xf8df4434
    7f10:			; <UNDEFINED> instruction: 0x4632e0b0
    7f14:	ldrdgt	pc, [ip], pc	; <UNPREDICTABLE>
    7f18:	ldrbtmi	r4, [lr], #1151	; 0x47f
    7f1c:	strd	r4, [sp], -ip
    7f20:	tstle	r3, fp, lsr #22
    7f24:	ldmdbvc	sp!, {r3, r4, r5, fp, sp, lr}
    7f28:	tstvc	r5, r0, lsl r0
    7f2c:	svccc	0x0001f811
    7f30:	bne	fe954748 <strspn@plt+0xfe950550>
    7f34:	svclt	0x00182b00
    7f38:	ldcle	13, cr2, [r6, #-12]
    7f3c:	rscsle	r2, r1, ip, asr #22
    7f40:	blcs	83df70 <strspn@plt+0x839d78>
    7f44:			; <UNDEFINED> instruction: 0xf8dcd1ec
    7f48:			; <UNDEFINED> instruction: 0xf89c0000
    7f4c:	andsvs	r3, r0, r4
    7f50:			; <UNDEFINED> instruction: 0xe7eb7113
    7f54:	ldcllt	6, cr4, [r0, #96]!	; 0x60
    7f58:	mvnle	r2, ip, ror fp
    7f5c:	ldrdeq	pc, [r0], -lr
    7f60:	mulcc	r4, lr, r8
    7f64:	tstvc	r3, r0, lsl r0
    7f68:	blne	fe441ef0 <strspn@plt+0xfe43dcf8>
    7f6c:	svccs	0x0001bdf0
    7f70:	vldrmi.16	s26, [r5, #-482]	; 0xfffffe1e	; <UNPREDICTABLE>
    7f74:			; <UNDEFINED> instruction: 0x46304434
    7f78:	and	r4, pc, sp, ror r4	; <UNPREDICTABLE>
    7f7c:	andle	r2, r1, r0, lsr #22
    7f80:	tstle	r3, fp, lsr #22
    7f84:	stmiavc	fp!, {r1, r3, r5, fp, pc}
    7f88:	addvc	r8, r3, r2
    7f8c:	svccc	0x0001f811
    7f90:	bne	893fa0 <strspn@plt+0x88fda8>
    7f94:	svclt	0x00182b00
    7f98:	vstrle	s4, [r5, #-4]
    7f9c:	rscsle	r2, r1, ip, asr #22
    7fa0:	blcs	1f3e758 <strspn@plt+0x1f3a560>
    7fa4:	ldrb	sp, [r1, lr, ror #1]!
    7fa8:			; <UNDEFINED> instruction: 0xbdf01b80
    7fac:	andeq	fp, r1, sl, lsr #29
    7fb0:	andeq	r0, r0, r4, lsr #4
    7fb4:			; <UNDEFINED> instruction: 0x0001c1ba
    7fb8:	andeq	r0, r0, r4, asr #3
    7fbc:	andeq	r6, r0, r4, lsr #20
    7fc0:	andeq	r6, r0, sl, lsr #20
    7fc4:	andeq	r6, r0, r8, lsl sl
    7fc8:	ldrdeq	r6, [r0], -r4
    7fcc:	ldrlt	r4, [r0, #-2845]!	; 0xfffff4e3
    7fd0:	ldmdbmi	sp, {r0, r2, r3, r9, sl, lr}
    7fd4:	bmi	7591c8 <strspn@plt+0x754fd0>
    7fd8:	ldrbtmi	fp, [r9], #-131	; 0xffffff7d
    7fdc:			; <UNDEFINED> instruction: 0x4604681b
    7fe0:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    7fe4:			; <UNDEFINED> instruction: 0xf04f9201
    7fe8:	movwls	r0, #512	; 0x200
    7fec:			; <UNDEFINED> instruction: 0xff72f7ff
    7ff0:			; <UNDEFINED> instruction: 0xf5059b00
    7ff4:			; <UNDEFINED> instruction: 0x46027114
    7ff8:	blcs	20ea6c <strspn@plt+0x20a874>
    7ffc:	svclt	0x00c84420
    8000:	addmi	r2, r4, #8, 6	; 0x20000000
    8004:	ldmdale	r8, {r8, r9, ip, pc}
    8008:	strcc	pc, [r0], #-1284	; 0xfffffafc
    800c:	svclt	0x003842a0
    8010:	andcc	pc, r0, #813694976	; 0x30800000
    8014:			; <UNDEFINED> instruction: 0x466bd211
    8018:	svc	0x0058f7fb
    801c:	bls	1ac54 <strspn@plt+0x16a5c>
    8020:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    8024:	bne	fe01ac50 <strspn@plt+0xfe016a58>
    8028:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    802c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8030:	subsmi	r9, sl, r1, lsl #22
    8034:	andlt	sp, r3, r3, lsl #2
    8038:	andcs	fp, r0, #48, 26	; 0xc00
    803c:			; <UNDEFINED> instruction: 0xf7fbe7eb
    8040:	svclt	0x0000ef28
    8044:	andeq	ip, r1, ip, asr #1
    8048:	andeq	fp, r1, lr, lsr #27
    804c:			; <UNDEFINED> instruction: 0x000001b8
    8050:	andeq	ip, r1, r0, lsl #1
    8054:	andeq	fp, r1, lr, asr sp
    8058:	blmi	191a9ec <strspn@plt+0x19167f4>
    805c:	mvnsmi	lr, sp, lsr #18
    8060:	mcrmi	4, 3, r4, cr3, cr10, {3}
    8064:	ldmpl	r3, {r4, r7, ip, sp, pc}^
    8068:	ldrbtmi	r4, [lr], #-1541	; 0xfffff9fb
    806c:	ldmdavs	fp, {r2, r3, r9, sl, lr}
    8070:			; <UNDEFINED> instruction: 0xf04f930f
    8074:	ldmvs	r3!, {r8, r9}
    8078:	subsle	r2, r0, r0, lsl #22
    807c:	adceq	pc, r4, #13697024	; 0xd10000
    8080:	ldrbtmi	r4, [sl], #-2652	; 0xfffff5a4
    8084:	teqlt	r2, r2	; <illegal shifter operand>
    8088:	ldrmi	sl, [r8, r2, lsl #18]
    808c:			; <UNDEFINED> instruction: 0xf0002800
    8090:			; <UNDEFINED> instruction: 0xf8d48082
    8094:	sfmge	f0, 4, [r3], {164}	; 0xa4
    8098:	teqcs	r0, #356352	; 0x57000
    809c:	ldrmi	r9, [r9], -r1
    80a0:			; <UNDEFINED> instruction: 0x4620447a
    80a4:	andcs	r9, r1, #0, 4
    80a8:	stmia	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    80ac:	strtmi	r2, [r0], -r0, lsl #4
    80b0:			; <UNDEFINED> instruction: 0xf7fb4611
    80b4:	mcrrne	15, 6, lr, r3, cr2
    80b8:	eorle	r4, r0, r4, lsl #12
    80bc:			; <UNDEFINED> instruction: 0xf64f4629
    80c0:	vrshr.s64	<illegal reg q11.5>, <illegal reg q15.5>, #64
    80c4:			; <UNDEFINED> instruction: 0xf7fb0201
    80c8:			; <UNDEFINED> instruction: 0x4606ee76
    80cc:			; <UNDEFINED> instruction: 0xf7fc4620
    80d0:	mcrcs	8, 0, lr, cr0, cr0, {3}
    80d4:	strcs	sp, [r0], #-3347	; 0xfffff2ed
    80d8:			; <UNDEFINED> instruction: 0xf7fb55ac
    80dc:	strtmi	lr, [r2], -r4, lsl #31
    80e0:	stmdavs	r4, {r0, r3, r5, r9, sl, lr}
    80e4:	andcc	lr, r1, #0
    80e8:	tstcc	r1, r8, lsl #12
    80ec:			; <UNDEFINED> instruction: 0xf8347803
    80f0:			; <UNDEFINED> instruction: 0xf4133013
    80f4:	mvnsle	r4, r0, lsl #7
    80f8:	ldrmi	r7, [r0], -r3
    80fc:	andcs	fp, r1, r2, lsr #18
    8100:	movwcs	r2, #557	; 0x22d
    8104:	rsbvc	r7, fp, sl, lsr #32
    8108:	blmi	e1aa00 <strspn@plt+0xe16808>
    810c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8110:	blls	3e2180 <strspn@plt+0x3ddf88>
    8114:	qdsuble	r4, sl, r4
    8118:	pop	{r4, ip, sp, pc}
    811c:	ldmvs	r7!, {r4, r5, r6, r7, r8, pc}^
    8120:			; <UNDEFINED> instruction: 0xd1b62f00
    8124:	tstcs	r2, r6, lsr r8
    8128:			; <UNDEFINED> instruction: 0xf7fb4478
    812c:	strmi	lr, [r0], lr, lsl #30
    8130:	ldmdbmi	r4!, {r3, r5, r8, r9, ip, sp, pc}
    8134:			; <UNDEFINED> instruction: 0xf7fc4479
    8138:	teqvs	r0, r2, asr #16
    813c:	mrc	7, 5, APSR_nzcv, cr10, cr11, {7}
    8140:	teqvs	r7, r0, lsl #2
    8144:	mrc	7, 5, APSR_nzcv, cr6, cr11, {7}
    8148:	strbmi	r4, [r0], -pc, lsr #18
    814c:	ldrbtmi	r4, [r9], #-3631	; 0xfffff1d1
    8150:	ldmda	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8154:	adcsvs	r4, r0, lr, ror r4
    8158:	mcr	7, 5, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    815c:	movwcs	fp, #264	; 0x108
    8160:	stmdbmi	fp!, {r0, r1, r4, r5, r7, sp, lr}
    8164:	svcmi	0x002b4640
    8168:			; <UNDEFINED> instruction: 0xf7fc4479
    816c:	ldrbtmi	lr, [pc], #-2088	; 8174 <strspn@plt+0x3f7c>
    8170:	cmnvs	r8, r6, lsl #12
    8174:	mrc	7, 4, APSR_nzcv, cr14, cr11, {7}
    8178:	movwcs	fp, #896	; 0x380
    817c:	bmi	9a0770 <strspn@plt+0x99c578>
    8180:	adceq	pc, r4, #212, 16	; 0xd40000
    8184:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    8188:	tstcc	r1, r2, lsl #2
    818c:	blcs	204d8 <strspn@plt+0x1c2e0>
    8190:	svcge	0x0076f47f
    8194:	svcls	0x0002e77f
    8198:	ldrbtvc	pc, [pc], pc, asr #12	; <UNPREDICTABLE>
    819c:	streq	pc, [r1], -r0, asr #5
    81a0:			; <UNDEFINED> instruction: 0xf7fb4638
    81a4:	shasxmi	lr, r9, sl
    81a8:	strmi	r4, [r4], -r6, lsl #5
    81ac:	strmi	fp, [r6], -r8, lsr #30
    81b0:	ldrtmi	r4, [r2], -r8, lsr #12
    81b4:	mcr	7, 1, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    81b8:	mrcne	1, 3, fp, cr4, cr12, {1}
    81bc:			; <UNDEFINED> instruction: 0x5d2b192a
    81c0:	svclt	0x001a2b0a
    81c4:	ldrtmi	r1, [r4], -sp, lsr #19
    81c8:	blmi	519a24 <strspn@plt+0x51582c>
    81cc:	andcs	r4, r0, #56, 12	; 0x3800000
    81d0:	ldrbtmi	r7, [fp], #-42	; 0xffffffd6
    81d4:			; <UNDEFINED> instruction: 0x4798691b
    81d8:	ldr	r4, [r5, r0, lsr #12]
    81dc:			; <UNDEFINED> instruction: 0x61b847b0
    81e0:			; <UNDEFINED> instruction: 0xf7fbe7cd
    81e4:	svclt	0x0000ee56
    81e8:	andeq	fp, r1, r8, lsr #26
    81ec:			; <UNDEFINED> instruction: 0x000001b8
    81f0:	strdeq	ip, [r1], -sl
    81f4:	andeq	ip, r1, r2, ror #25
    81f8:	andeq	r6, r0, r8, ror #17
    81fc:	andeq	fp, r1, ip, ror ip
    8200:	andeq	r6, r0, r8, lsr #16
    8204:	andeq	r6, r0, ip, lsr #16
    8208:	andeq	r6, r0, sl, lsl r8
    820c:	andeq	ip, r1, r0, lsl ip
    8210:	andeq	r6, r0, ip, lsl #16
    8214:	strdeq	ip, [r1], -r6
    8218:	andeq	ip, r1, r0, ror #23
    821c:	muleq	r1, r2, fp
    8220:	push	{r1, r2, r6, r8, r9, fp, lr}
    8224:			; <UNDEFINED> instruction: 0x460d41f0
    8228:	ldrbtmi	r4, [fp], #-2373	; 0xfffff6bb
    822c:	addlt	r4, r4, r5, asr #20
    8230:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    8234:	svcmi	0x00444604
    8238:	ldrbtmi	r5, [pc], #-2186	; 8240 <strspn@plt+0x4048>
    823c:	andls	r6, r3, #1179648	; 0x120000
    8240:	andeq	pc, r0, #79	; 0x4f
    8244:			; <UNDEFINED> instruction: 0xf7ff9302
    8248:			; <UNDEFINED> instruction: 0xf8d5fe45
    824c:	blls	90724 <strspn@plt+0x8c52c>
    8250:	bne	6ce2f0 <strspn@plt+0x6ca0f8>
    8254:	cmnlt	sl, r2, lsl #6
    8258:	ldmpl	fp!, {r2, r3, r4, r5, r8, r9, fp, lr}^
    825c:	cmplt	fp, fp, lsl r8
    8260:	ldmdavs	r1, {r2, r4, r5, r7, r9, lr}
    8264:	andcs	sp, r0, #933888	; 0xe4000
    8268:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    826c:			; <UNDEFINED> instruction: 0x46434630
    8270:	mcr	7, 3, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    8274:	and	r4, ip, r0, lsr r4
    8278:	stmdble	r6!, {r2, r4, r5, r7, r9, lr}
    827c:			; <UNDEFINED> instruction: 0xf10d2200
    8280:	andcs	r0, r4, r8, lsl #16
    8284:	andls	r4, r0, r9, lsr #12
    8288:	ldrtmi	r4, [r0], -r3, asr #12
    828c:	svc	0x0036f7fb
    8290:	bmi	bd9358 <strspn@plt+0xbd5160>
    8294:	ldmpl	fp!, {r1, r8, fp, ip, pc}
    8298:	teqlt	fp, fp, lsl r8
    829c:	svclt	0x00d42901
    82a0:	movwcs	r2, #4864	; 0x1300
    82a4:	svclt	0x003842a0
    82a8:	ldmiblt	r3!, {r8, r9, sp}^
    82ac:	bmi	a9af58 <strspn@plt+0xa96d60>
    82b0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    82b4:	blmi	8e231c <strspn@plt+0x8de124>
    82b8:	ldmpl	r3, {r6, r9, fp, ip}^
    82bc:	blls	e232c <strspn@plt+0xde134>
    82c0:	teqle	r8, sl, asr r0
    82c4:	pop	{r2, ip, sp, pc}
    82c8:			; <UNDEFINED> instruction: 0xf50481f0
    82cc:	addsmi	r3, lr, #0, 6
    82d0:			; <UNDEFINED> instruction: 0xf5c0bf38
    82d4:	bicsle	r3, r2, #0, 4
    82d8:			; <UNDEFINED> instruction: 0xf504e7d0
    82dc:	addsmi	r3, lr, #0, 6
    82e0:			; <UNDEFINED> instruction: 0xf5c0bf38
    82e4:			; <UNDEFINED> instruction: 0xd3bf3200
    82e8:			; <UNDEFINED> instruction: 0xf504e7bd
    82ec:	addmi	r3, r3, #0, 6
    82f0:	bne	6bea68 <strspn@plt+0x6ba870>
    82f4:	vldrle	s5, [r9, #4]
    82f8:	teqpl	r0, r5	; <illegal shifter operand>	; <UNPREDICTABLE>
    82fc:	sbcsle	r2, r5, r0, lsl #26
    8300:	bcs	223b0 <strspn@plt+0x1e1b8>
    8304:			; <UNDEFINED> instruction: 0x4606d0d2
    8308:			; <UNDEFINED> instruction: 0xf8062220
    830c:	adcsmi	r2, r3, #1024	; 0x400
    8310:	mvnscc	pc, r1, lsl #2
    8314:	svclt	0x008c9102
    8318:	andcs	r2, r0, #268435456	; 0x10000000
    831c:	svclt	0x008842b4
    8320:	ldmdblt	r2!, {r9, sp}
    8324:	strbmi	r4, [r3], -r9, lsr #12
    8328:			; <UNDEFINED> instruction: 0xf7fb4630
    832c:	stmdbls	r2, {r1, r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}
    8330:	blne	fe6c2228 <strspn@plt+0xfe6be030>
    8334:			; <UNDEFINED> instruction: 0xf7fbe7f6
    8338:	svclt	0x0000edac
    833c:	andeq	fp, r1, r6, ror lr
    8340:	andeq	fp, r1, r8, asr fp
    8344:			; <UNDEFINED> instruction: 0x000001b8
    8348:	andeq	fp, r1, lr, asr #22
    834c:	muleq	r0, ip, r1
    8350:			; <UNDEFINED> instruction: 0x000001b0
    8354:	strdeq	fp, [r1], -r0
    8358:	ldrdeq	fp, [r1], -r6
    835c:	push	{r2, r6, r8, r9, fp, lr}
    8360:			; <UNDEFINED> instruction: 0x460d41f0
    8364:	ldrbtmi	r4, [fp], #-2371	; 0xfffff6bd
    8368:	addlt	r4, r4, r3, asr #20
    836c:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    8370:	svcmi	0x00424604
    8374:	ldrbtmi	r5, [pc], #-2186	; 837c <strspn@plt+0x4184>
    8378:	andls	r6, r3, #1179648	; 0x120000
    837c:	andeq	pc, r0, #79	; 0x4f
    8380:			; <UNDEFINED> instruction: 0xf7ff9302
    8384:			; <UNDEFINED> instruction: 0xf8d5fda7
    8388:	blls	8c860 <strspn@plt+0x88668>
    838c:	bne	6ce42c <strspn@plt+0x6ca234>
    8390:			; <UNDEFINED> instruction: 0xb1a19302
    8394:	ldmpl	fp!, {r1, r3, r4, r5, r8, r9, fp, lr}^
    8398:	stmiblt	r2, {r1, r3, r4, fp, sp, lr}
    839c:	stmdavs	r9, {r2, r4, r5, r7, r9, lr}
    83a0:			; <UNDEFINED> instruction: 0xf504d805
    83a4:	addsmi	r3, lr, #0, 6
    83a8:			; <UNDEFINED> instruction: 0xf5c0bf38
    83ac:			; <UNDEFINED> instruction: 0xf10d3200
    83b0:	ldrtmi	r0, [r0], -r8, lsl #16
    83b4:			; <UNDEFINED> instruction: 0xf7fb4643
    83b8:	ldrtmi	lr, [r0], #-3522	; 0xfffff23e
    83bc:	adcsmi	lr, r4, #12
    83c0:	andcs	sp, r0, #622592	; 0x98000
    83c4:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    83c8:	strtmi	r2, [r9], -r4
    83cc:	strbmi	r9, [r3], -r0
    83d0:			; <UNDEFINED> instruction: 0xf7fb4630
    83d4:	ldrtmi	lr, [r0], #-3732	; 0xfffff16c
    83d8:	stmdbls	r2, {r1, r3, r5, r9, fp, lr}
    83dc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r7, fp, ip, lr}
    83e0:	stmdbcs	r1, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
    83e4:	movwcs	fp, #4052	; 0xfd4
    83e8:	adcmi	r2, r0, #67108864	; 0x4000000
    83ec:	movwcs	fp, #3896	; 0xf38
    83f0:	blmi	976ac4 <strspn@plt+0x9728cc>
    83f4:	ldrbtmi	r4, [fp], #-2597	; 0xfffff5db
    83f8:	ldmdavs	r8, {r1, r3, r4, r5, r6, sl, lr}
    83fc:	bne	101b07c <strspn@plt+0x1016e84>
    8400:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8404:	subsmi	r9, sl, r3, lsl #22
    8408:	andlt	sp, r4, r0, lsr r1
    840c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8410:	movwcc	pc, #1284	; 0x504	; <UNPREDICTABLE>
    8414:	svclt	0x0038429e
    8418:	andcc	pc, r0, #192, 10	; 0x30000000
    841c:			; <UNDEFINED> instruction: 0xe7d0d3d2
    8420:	movwcc	pc, #1284	; 0x504	; <UNPREDICTABLE>
    8424:	stmible	r4!, {r0, r1, r7, r9, lr}^
    8428:	bcs	4ec98 <strspn@plt+0x4aaa0>
    842c:			; <UNDEFINED> instruction: 0xf8d5dde1
    8430:	stfcss	f5, [r0, #-192]	; 0xffffff40
    8434:	stmdavs	sl!, {r0, r2, r3, r4, r6, r7, ip, lr, pc}
    8438:	sbcsle	r2, sl, r0, lsl #20
    843c:	eorcs	r4, r0, #6291456	; 0x600000
    8440:	blcs	86460 <strspn@plt+0x82268>
    8444:			; <UNDEFINED> instruction: 0xf10142b3
    8448:	strdls	r3, [r2, -pc]
    844c:	andcs	fp, r1, #140, 30	; 0x230
    8450:	adcsmi	r2, r4, #0, 4
    8454:	andcs	fp, r0, #136, 30	; 0x220
    8458:			; <UNDEFINED> instruction: 0x4629b932
    845c:	ldrtmi	r4, [r0], -r3, asr #12
    8460:	mcr	7, 4, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    8464:	strb	r9, [r4, r2, lsl #18]
    8468:			; <UNDEFINED> instruction: 0xe7f61b9a
    846c:	ldc	7, cr15, [r0, #-1004]	; 0xfffffc14
    8470:	andeq	fp, r1, sl, lsr sp
    8474:	andeq	fp, r1, ip, lsl sl
    8478:			; <UNDEFINED> instruction: 0x000001b8
    847c:	andeq	fp, r1, r2, lsl sl
    8480:	andeq	r0, r0, r0, ror #3
    8484:			; <UNDEFINED> instruction: 0x000001b0
    8488:	andeq	fp, r1, sl, lsr #25
    848c:	muleq	r1, r0, r9
    8490:	strmi	r4, [r2], -r3, lsl #22
    8494:	ldrbtmi	r2, [fp], #-1
    8498:	andshi	r8, r3, fp, lsl r8
    849c:	svclt	0x00004770
    84a0:	andeq	r6, r0, r6, lsl r5
    84a4:			; <UNDEFINED> instruction: 0x2110f8d1
    84a8:	svclt	0x00181ed3
    84ac:	bcs	110b8 <strspn@plt+0xcec0>
    84b0:	movwcs	fp, #3848	; 0xf08
    84b4:	svccc	0x00fff1b2
    84b8:	movwcs	fp, #3852	; 0xf0c
    84bc:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    84c0:	ldrlt	fp, [r0, #-2427]!	; 0xfffff685
    84c4:			; <UNDEFINED> instruction: 0xf8d1b083
    84c8:			; <UNDEFINED> instruction: 0xf04f50b8
    84cc:	stcmi	3, cr3, [r5], {255}	; 0xff
    84d0:	mvnscs	r2, r1, lsl #4
    84d4:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    84d8:			; <UNDEFINED> instruction: 0xf7fb4500
    84dc:	andlt	lr, r3, r8, lsl #29
    84e0:			; <UNDEFINED> instruction: 0xe7d5bd30
    84e4:	andeq	r6, r0, r0, lsr #7
    84e8:			; <UNDEFINED> instruction: 0x3110f8d1
    84ec:	movwcc	r3, #15105	; 0x3b01
    84f0:	ldrlt	sp, [r0, #-2063]!	; 0xfffff7f1
    84f4:			; <UNDEFINED> instruction: 0xf8d1b083
    84f8:			; <UNDEFINED> instruction: 0xf04f510c
    84fc:	stcmi	3, cr3, [r5], {255}	; 0xff
    8500:	mvnscs	r2, r1, lsl #4
    8504:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    8508:			; <UNDEFINED> instruction: 0xf7fb4500
    850c:	andlt	lr, r3, r0, ror lr
    8510:			; <UNDEFINED> instruction: 0xe7bdbd30
    8514:	andeq	r6, r0, r0, ror r3
    8518:			; <UNDEFINED> instruction: 0x2110f8d1
    851c:	andle	r1, sp, r3, asr ip
    8520:	addlt	fp, r2, r0, lsl r5
    8524:			; <UNDEFINED> instruction: 0xf04f4c06
    8528:	andls	r3, r1, #-67108861	; 0xfc000003
    852c:	ldrbtmi	r2, [ip], #-496	; 0xfffffe10
    8530:	strls	r2, [r0], #-513	; 0xfffffdff
    8534:	mrc	7, 2, APSR_nzcv, cr10, cr11, {7}
    8538:	ldclt	0, cr11, [r0, #-8]
    853c:	svclt	0x0000e7a8
    8540:	andeq	r6, r0, r6, asr #6
    8544:	ldrsbtcc	pc, [r0], r1	; <UNPREDICTABLE>
    8548:			; <UNDEFINED> instruction: 0xf033b570
    854c:	lfmmi	f4, 4, [r9, #-508]	; 0xfffffe04
    8550:	strmi	fp, [r4], -r4, lsl #1
    8554:	eorle	r4, r5, sp, ror r4
    8558:	stmiapl	fp!, {r0, r1, r2, r4, r8, r9, fp, lr}^
    855c:	stmiblt	lr!, {r1, r2, r3, r4, fp, sp, lr}
    8560:			; <UNDEFINED> instruction: 0xf7fb6808
    8564:	andls	lr, r3, r0, ror ip
    8568:	ldcl	7, cr15, [r6, #-1004]	; 0xfffffc14
    856c:	stmdbls	r3, {r0, r1, r4, r8, r9, fp, lr}
    8570:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    8574:	addsmi	r4, sp, #5242880	; 0x500000
    8578:	svclt	0x00284620
    857c:			; <UNDEFINED> instruction: 0x462a461d
    8580:	mcrr	7, 15, pc, r2, cr11	; <UNPREDICTABLE>
    8584:	strbpl	r4, [r6, #-1576]!	; 0xfffff9d8
    8588:	ldcllt	0, cr11, [r0, #-16]!
    858c:			; <UNDEFINED> instruction: 0xf04f4c0c
    8590:	andls	r3, r1, #-67108861	; 0xfc000003
    8594:	ldrbtmi	r2, [ip], #-496	; 0xfffffe10
    8598:	strls	r2, [r0], #-513	; 0xfffffdff
    859c:	mcr	7, 1, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    85a0:	ldcllt	0, cr11, [r0, #-16]!
    85a4:	andcs	r4, r1, r7, lsl #22
    85a8:	ldmdahi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    85ac:	andlt	r8, r4, r3, lsr #32
    85b0:	svclt	0x0000bd70
    85b4:	andeq	fp, r1, r4, lsr r8
    85b8:	andeq	r0, r0, r8, lsl #4
    85bc:	andeq	fp, r1, r0, lsr fp
    85c0:	andeq	r6, r0, sl, lsl #8
    85c4:	andeq	r6, r0, r4, lsl #8
    85c8:	bcs	14a79f8 <strspn@plt+0x14a3800>
    85cc:	bmi	2fc5ec <strspn@plt+0x2f83f4>
    85d0:	andcs	r4, r1, r3, lsl #12
    85d4:	ldmdahi	r2, {r1, r3, r4, r5, r6, sl, lr}
    85d8:			; <UNDEFINED> instruction: 0x4770801a
    85dc:	addlt	fp, r3, r0, lsr r5
    85e0:	sbcspl	pc, r4, #13697024	; 0xd10000
    85e4:	mvnscc	pc, #79	; 0x4f
    85e8:	andcs	r4, r1, #1280	; 0x500
    85ec:	ldrbtmi	r2, [ip], #-496	; 0xfffffe10
    85f0:	strmi	lr, [r0, #-2509]	; 0xfffff633
    85f4:	ldcl	7, cr15, [sl, #1004]!	; 0x3ec
    85f8:	ldclt	0, cr11, [r0, #-12]!
    85fc:	ldrdeq	r6, [r0], -r0
    8600:	ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    8604:	rsccs	pc, r0, #13697024	; 0xd10000
    8608:	ldrlt	fp, [r0, #-362]	; 0xfffffe96
    860c:	stcmi	0, cr11, [r6], {130}	; 0x82
    8610:	mvnscc	pc, #79	; 0x4f
    8614:	mvnscs	r9, r1, lsl #4
    8618:	andcs	r4, r1, #124, 8	; 0x7c000000
    861c:			; <UNDEFINED> instruction: 0xf7fb9400
    8620:	andlt	lr, r2, r6, ror #27
    8624:			; <UNDEFINED> instruction: 0xe733bd10
    8628:	andeq	r6, r0, r8, asr r2
    862c:	rsccs	pc, r4, #13697024	; 0xd10000
    8630:	ldrlt	fp, [r0, #-362]	; 0xfffffe96
    8634:	stcmi	0, cr11, [r6], {130}	; 0x82
    8638:	mvnscc	pc, #79	; 0x4f
    863c:	mvnscs	r9, r1, lsl #4
    8640:	andcs	r4, r1, #124, 8	; 0x7c000000
    8644:			; <UNDEFINED> instruction: 0xf7fb9400
    8648:	ldrdlt	lr, [r2], -r2
    864c:			; <UNDEFINED> instruction: 0xe71fbd10
    8650:	andeq	r6, r0, r0, lsr r2
    8654:	rsccs	pc, r8, #13697024	; 0xd10000
    8658:	ldrlt	fp, [r0, #-362]	; 0xfffffe96
    865c:	stcmi	0, cr11, [r6], {130}	; 0x82
    8660:	mvnscc	pc, #79	; 0x4f
    8664:	mvnscs	r9, r1, lsl #4
    8668:	andcs	r4, r1, #124, 8	; 0x7c000000
    866c:			; <UNDEFINED> instruction: 0xf7fb9400
    8670:			; <UNDEFINED> instruction: 0xb002edbe
    8674:	smlad	fp, r0, sp, fp
    8678:	andeq	r6, r0, r8, lsl #4
    867c:	rsccs	pc, ip, #13697024	; 0xd10000
    8680:	ldrlt	fp, [r0, #-362]	; 0xfffffe96
    8684:	stcmi	0, cr11, [r6], {130}	; 0x82
    8688:	mvnscc	pc, #79	; 0x4f
    868c:	mvnscs	r9, r1, lsl #4
    8690:	andcs	r4, r1, #124, 8	; 0x7c000000
    8694:			; <UNDEFINED> instruction: 0xf7fb9400
    8698:	andlt	lr, r2, sl, lsr #27
    869c:	usat	fp, #23, r0, lsl #26
    86a0:	andeq	r6, r0, r0, ror #3
    86a4:	rscscs	pc, r0, #13697024	; 0xd10000
    86a8:	ldrlt	fp, [r0, #-362]	; 0xfffffe96
    86ac:	stcmi	0, cr11, [r6], {130}	; 0x82
    86b0:	mvnscc	pc, #79	; 0x4f
    86b4:	mvnscs	r9, r1, lsl #4
    86b8:	andcs	r4, r1, #124, 8	; 0x7c000000
    86bc:			; <UNDEFINED> instruction: 0xf7fb9400
    86c0:	mullt	r2, r6, sp
    86c4:	usat	fp, #3, r0, lsl #26
    86c8:			; <UNDEFINED> instruction: 0x000061b8
    86cc:	rscscs	pc, r4, #13697024	; 0xd10000
    86d0:	ldrlt	fp, [r0, #-362]	; 0xfffffe96
    86d4:	stcmi	0, cr11, [r6], {130}	; 0x82
    86d8:	mvnscc	pc, #79	; 0x4f
    86dc:	mvnscs	r9, r1, lsl #4
    86e0:	andcs	r4, r1, #124, 8	; 0x7c000000
    86e4:			; <UNDEFINED> instruction: 0xf7fb9400
    86e8:	andlt	lr, r2, r2, lsl #27
    86ec:			; <UNDEFINED> instruction: 0xe6cfbd10
    86f0:	muleq	r0, r0, r1
    86f4:	ldrdcc	pc, [r0], #129	; 0x81
    86f8:			; <UNDEFINED> instruction: 0x4604b5f0
    86fc:	movtlt	fp, #45189	; 0xb085
    8700:			; <UNDEFINED> instruction: 0x461817d9
    8704:	svclt	0x00081c4a
    8708:	svccc	0x00fff1b3
    870c:	blcs	3c828 <strspn@plt+0x38630>
    8710:	strcs	sp, [r0, -r0, asr #22]
    8714:	vhsub.s8	d20, d18, d15
    8718:	svclt	0x0008760f
    871c:			; <UNDEFINED> instruction: 0xd323429e
    8720:	andspl	pc, pc, #72, 4	; 0x80000004
    8724:	rscne	pc, fp, #1342177292	; 0x5000000c
    8728:	blx	fe890cc2 <strspn@plt+0xfe88caca>
    872c:	ldmdbeq	r2, {r0, r1, r9}^
    8730:	tstcc	r2, #1024	; 0x400	; <UNPREDICTABLE>
    8734:	movwls	r4, #10522	; 0x291a
    8738:	andls	r4, r1, #32, 12	; 0x2000000
    873c:			; <UNDEFINED> instruction: 0xf04f4479
    8740:	strdls	r3, [r0, -pc]
    8744:	mvnscs	r2, r1, lsl #4
    8748:	ldcl	7, cr15, [r0, #-1004]	; 0xfffffc14
    874c:	ldrmi	r2, [r8], -r5, lsl #6
    8750:	ldcllt	0, cr11, [r0, #20]!
    8754:	ldrbtmi	r4, [sl], #-2579	; 0xfffff5ed
    8758:	movwcs	r6, #22544	; 0x5810
    875c:	mlavs	r0, r2, r8, r8
    8760:	adchi	r4, r2, r8, lsl r6
    8764:	ldcllt	0, cr11, [r0, #20]!
    8768:	movwcs	r2, #612	; 0x264
    876c:	ldc2l	0, cr15, [ip, #16]
    8770:	ldrbtmi	r4, [sp], #-3341	; 0xfffff2f3
    8774:	strmi	r9, [r2], -r0, lsl #10
    8778:	strtmi	r4, [r0], -fp, lsl #12
    877c:	movwcs	lr, #10701	; 0x29cd
    8780:			; <UNDEFINED> instruction: 0xf04f21f0
    8784:	andcs	r3, r1, #-67108861	; 0xfc000003
    8788:	ldc	7, cr15, [r0, #-1004]!	; 0xfffffc14
    878c:	ldrmi	r4, [r8], -r3, lsl #12
    8790:	ldcllt	0, cr11, [r0, #20]!
    8794:	ldrmi	r2, [sl], -r0, lsl #6
    8798:	bmi	1426d0 <strspn@plt+0x13e4d8>
    879c:			; <UNDEFINED> instruction: 0xe7db447a
    87a0:	andeq	r6, r0, r4, lsl #5
    87a4:	andeq	r6, r0, r2, asr r2
    87a8:	andeq	r6, r0, r6, asr #4
    87ac:	andeq	r6, r0, r4, lsl r2
    87b0:	ldrsbtcs	pc, [r0], r1	; <UNPREDICTABLE>
    87b4:	rsbsmi	pc, pc, #50	; 0x32
    87b8:	ldrlt	sp, [r0, #-13]
    87bc:	stcmi	0, cr11, [r9], {130}	; 0x82
    87c0:	mvnscc	pc, #79	; 0x4f
    87c4:	mvnscs	r9, r1, lsl #4
    87c8:	andcs	r4, r1, #124, 8	; 0x7c000000
    87cc:			; <UNDEFINED> instruction: 0xf7fb9400
    87d0:	andlt	lr, r2, lr, lsl #26
    87d4:	blmi	137c1c <strspn@plt+0x133a24>
    87d8:	andcs	r4, r1, r1, lsl #12
    87dc:	ldmdahi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    87e0:	ldrbmi	r8, [r0, -fp]!
    87e4:	ldrdeq	r6, [r0], -r8
    87e8:	ldrdeq	r6, [r0], -r0
    87ec:	ldrsbtcc	pc, [r0], r1	; <UNPREDICTABLE>
    87f0:			; <UNDEFINED> instruction: 0xf033b530
    87f4:	addlt	r4, r3, pc, ror r3
    87f8:	andsle	r4, r6, r4, lsl #12
    87fc:			; <UNDEFINED> instruction: 0xf7fb6808
    8800:	andls	lr, r1, r2, lsr #22
    8804:	stc	7, cr15, [r8], {251}	; 0xfb
    8808:	stmdbls	r1, {r0, r1, r3, r8, r9, fp, lr}
    880c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    8810:	addsmi	r4, r5, #5242880	; 0x500000
    8814:	svclt	0x00284620
    8818:			; <UNDEFINED> instruction: 0x462a4615
    881c:	b	ffd46810 <strspn@plt+0xffd42618>
    8820:	movwcs	r4, #1576	; 0x628
    8824:	andlt	r5, r3, r3, ror #10
    8828:	blmi	137cf0 <strspn@plt+0x133af8>
    882c:	ldrbtmi	r2, [fp], #-1
    8830:	eorhi	r8, r3, fp, lsl r8
    8834:	ldclt	0, cr11, [r0, #-12]!
    8838:	muleq	r1, r4, r8
    883c:	andeq	r6, r0, lr, ror r1
    8840:	blmi	375e08 <strspn@plt+0x371c10>
    8844:	bmi	39b880 <strspn@plt+0x397688>
    8848:	mcrmi	4, 0, r4, cr14, cr11, {3}
    884c:	cfstrsmi	mvf4, [lr, #-496]	; 0xfffffe10
    8850:	ldrbtmi	r4, [lr], #-1146	; 0xfffffb86
    8854:	and	r4, r0, sp, ror r4
    8858:	adcsmi	r6, r3, #10682368	; 0xa30000
    885c:			; <UNDEFINED> instruction: 0xf04f4629
    8860:	andle	r0, r2, r1
    8864:			; <UNDEFINED> instruction: 0xf7fb6863
    8868:			; <UNDEFINED> instruction: 0xf854ec18
    886c:	ldmdavc	r3, {r5, r8, r9, sl, fp, sp}
    8870:	mvnsle	r2, lr, ror fp
    8874:	svclt	0x0000bd70
    8878:			; <UNDEFINED> instruction: 0xffffe189
    887c:	strdeq	r9, [r1], -ip
    8880:	andeq	r6, r0, ip, ror r1
    8884:			; <UNDEFINED> instruction: 0xffffdf1b
    8888:	andeq	r6, r0, r0, lsl #3
    888c:	strmi	r4, [r1], -r8, lsl #20
    8890:	ldrbtmi	r2, [sl], #-835	; 0xfffffcbd
    8894:	and	r3, r2, ip, asr r2
    8898:	blcs	1fa2aac <strspn@plt+0x1f9e8b4>
    889c:	addsmi	sp, r9, #5
    88a0:			; <UNDEFINED> instruction: 0xf1024610
    88a4:	mvnsle	r0, r8, lsl #4
    88a8:	andcs	r4, r0, r0, ror r7
    88ac:	svclt	0x00004770
    88b0:	andeq	r8, r1, sl, lsr pc
    88b4:	strmi	r4, [r1], -r8, lsl #20
    88b8:	ldrbtmi	r2, [sl], #-835	; 0xfffffcbd
    88bc:	addsvc	pc, r6, #8388608	; 0x800000
    88c0:	stmiavs	r3, {r1, sp, lr, pc}^
    88c4:	andle	r2, r5, lr, ror fp
    88c8:			; <UNDEFINED> instruction: 0x46104299
    88cc:	andeq	pc, ip, #-2147483648	; 0x80000000
    88d0:			; <UNDEFINED> instruction: 0x4770d1f7
    88d4:	ldrbmi	r2, [r0, -r0]!
    88d8:	andeq	r8, r1, r2, lsl pc
    88dc:	mvnsmi	lr, #737280	; 0xb4000
    88e0:	strne	pc, [r1], -r0, asr #4
    88e4:	pkhbtmi	r4, r0, r0, lsl #30
    88e8:	ldrbtmi	r2, [pc], #-1280	; 88f0 <strspn@plt+0x46f8>
    88ec:	adcmi	r1, lr, #116, 18	; 0x1d0000
    88f0:	b	13da1f8 <strspn@plt+0x13d6000>
    88f4:	stmdble	pc, {r2, r4, r6, sl}	; <UNPREDICTABLE>
    88f8:	bl	c8e8c <strspn@plt+0xc4c94>
    88fc:	ldmpl	r9!, {r0, r1, r2, r8, fp}^
    8900:	b	ec68f4 <strspn@plt+0xec26fc>
    8904:	blle	31290c <strspn@plt+0x30e714>
    8908:	stclne	0, cr13, [r5], #-32	; 0xffffffe0
    890c:	ldmdbne	r4!, {r6, r9, sl, lr}^
    8910:	b	13d93d0 <strspn@plt+0x13d51d8>
    8914:	stmiale	pc!, {r2, r4, r6, sl}^	; <UNPREDICTABLE>
    8918:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    891c:	pop	{r3, r6, r9, sl, lr}
    8920:			; <UNDEFINED> instruction: 0x462683f8
    8924:	svclt	0x0000e7e2
    8928:	andeq	r9, r1, lr, asr r2
    892c:	mvnsmi	lr, #737280	; 0xb4000
    8930:	svcmi	0x00114680
    8934:	strcs	r2, [r0, #-1586]	; 0xfffff9ce
    8938:			; <UNDEFINED> instruction: 0xf507447f
    893c:	ldmdbne	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
    8940:	strbmi	r4, [r0], -lr, lsr #5
    8944:	ldrbeq	lr, [r4], #-2639	; 0xfffff5b1
    8948:			; <UNDEFINED> instruction: 0xf857d90f
    894c:	bl	1cca24 <strspn@plt+0x1c882c>
    8950:			; <UNDEFINED> instruction: 0xf7fb09c4
    8954:	stmdacs	r0, {r1, r4, r9, fp, sp, lr, pc}
    8958:	andle	sp, r8, ip, lsl #22
    895c:	strbmi	r1, [r0], -r5, ror #24
    8960:	adcmi	r1, lr, #116, 18	; 0x1d0000
    8964:	ldrbeq	lr, [r4], #-2639	; 0xfffff5b1
    8968:			; <UNDEFINED> instruction: 0xf04fd8ef
    896c:	strbmi	r0, [r8], -r0, lsl #18
    8970:	mvnshi	lr, #12386304	; 0xbd0000
    8974:	strb	r4, [r2, r6, lsr #12]!
    8978:	muleq	r1, r4, lr
    897c:	svcmi	0x00f0e92d
    8980:	blmi	febf4bac <strspn@plt+0xfebf09b4>
    8984:	ldrbtmi	r4, [fp], #-2735	; 0xfffff551
    8988:	andcc	r9, r1, r3
    898c:			; <UNDEFINED> instruction: 0xf8d3447a
    8990:	andls	r8, r5, #28
    8994:	mrshi	pc, (UNDEF: 13)	; <UNPREDICTABLE>
    8998:	strmi	r9, [lr], -r3, lsl #22
    899c:	blmi	feab4eb0 <strspn@plt+0xfeab0cb8>
    89a0:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
    89a4:	stmdacc	r1, {r3, r4, fp, sp, lr}
    89a8:	stmdacs	r0, {r3, r4, sp, lr}
    89ac:	tsthi	r6, r0	; <UNPREDICTABLE>
    89b0:	strcs	r4, [r1], #-2982	; 0xfffff45a
    89b4:	bvs	1699ba8 <strspn@plt+0x16959b0>
    89b8:			; <UNDEFINED> instruction: 0xf5b2621c
    89bc:	vmax.f32	d3, d0, d0
    89c0:			; <UNDEFINED> instruction: 0xf50880fd
    89c4:	blmi	fe8955c8 <strspn@plt+0xfe8913d0>
    89c8:	rscsne	pc, pc, #536870912	; 0x20000000
    89cc:	bls	16d1d8 <strspn@plt+0x168fe0>
    89d0:	stmibmi	r0!, {sl, sp}
    89d4:	strtmi	r4, [r7], -r2, lsr #13
    89d8:	tstls	r6, r9, ror r4
    89dc:	strls	r5, [r2], #-2259	; 0xfffff72d
    89e0:	ldmdavs	r3!, {r2, r8, r9, ip, pc}
    89e4:	stmdbeq	sl, {r0, r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    89e8:	rsble	r2, r6, r0, lsl #22
    89ec:			; <UNDEFINED> instruction: 0xf04f4a9a
    89f0:	ldmvs	r3!, {r8, r9, fp}^
    89f4:	andsvs	r4, r3, sl, ror r4
    89f8:	svccc	0x0000f5b3
    89fc:	blmi	fe5fd61c <strspn@plt+0xfe5f9424>
    8a00:	rscsvc	pc, pc, #82837504	; 0x4f00000
    8a04:	andeq	pc, r1, #192, 4
    8a08:	andsvs	r4, sl, fp, ror r4
    8a0c:	stmdbcs	r0, {r0, r1, r8, fp, ip, pc}
    8a10:	adchi	pc, lr, r0
    8a14:	blcs	22ce8 <strspn@plt+0x1eaf0>
    8a18:	adchi	pc, sl, r0
    8a1c:	ldrmi	r4, [r8, r0, asr #12]
    8a20:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
    8a24:	addshi	pc, lr, r0, asr #5
    8a28:	svccc	0x0000f5b5
    8a2c:	blls	7f650 <strspn@plt+0x7b458>
    8a30:	ldrbvc	pc, [pc, #1615]!	; 9087 <strspn@plt+0x4e8f>	; <UNPREDICTABLE>
    8a34:	streq	pc, [r1, #-704]	; 0xfffffd40
    8a38:	andeq	pc, r0, #79	; 0x4f
    8a3c:	ldmibvs	r3!, {r1, r3, r4, ip, sp, lr}
    8a40:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
    8a44:	vqdmulh.s<illegal width 8>	d2, d0, d6
    8a48:	ldm	pc, {r0, r1, r5, r6, r7, pc}^	; <UNPREDICTABLE>
    8a4c:	tsthi	r4, r3	; <UNPREDICTABLE>
    8a50:	cfstr64pl	mvdx4, [pc], #-16	; 8a48 <strspn@plt+0x4850>
    8a54:			; <UNDEFINED> instruction: 0xf04f004e
    8a58:			; <UNDEFINED> instruction: 0xf8cd0b00
    8a5c:			; <UNDEFINED> instruction: 0xf1b9b008
    8a60:	stcle	15, cr0, [r3, #-0]
    8a64:	ldccs	6, cr4, [r0], {76}	; 0x4c
    8a68:	ldrcs	fp, [r0], #4008	; 0xfa8
    8a6c:			; <UNDEFINED> instruction: 0xf04f9b01
    8a70:	strbmi	r0, [r0], -r0, lsl #4
    8a74:			; <UNDEFINED> instruction: 0xf7fb701a
    8a78:	ldmdavs	r2!, {r4, r6, r7, r9, fp, sp, lr, pc}
    8a7c:	bl	fea1a290 <strspn@plt+0xfea16098>
    8a80:	ldmdbne	r9, {r2}
    8a84:	rsbsle	r2, sp, r0, lsl #20
    8a88:	andcs	r9, r1, #4, 22	; 0x1000
    8a8c:	strtmi	r4, [sl], #1061	; 0x425
    8a90:			; <UNDEFINED> instruction: 0xf7fb681b
    8a94:	ldmib	r6, {r3, r6, r9, fp, sp, lr, pc}^
    8a98:	ldmdavs	r6!, {r1, r8, r9, sp}
    8a9c:	ldrbmi	r4, [pc], #-1055	; 8aa4 <strspn@plt+0x48ac>
    8aa0:	bcs	1a2f8 <strspn@plt+0x16100>
    8aa4:	ldmvs	r4!, {r0, r2, r3, r4, r7, ip, lr, pc}
    8aa8:	addsle	r2, sl, r0, lsl #24
    8aac:	smladxcc	r1, r3, r8, r6
    8ab0:	stmdbeq	sl, {r0, r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    8ab4:	blcs	11ac0 <strspn@plt+0xd8c8>
    8ab8:			; <UNDEFINED> instruction: 0xf1b9d198
    8abc:	stclle	15, cr0, [sp, #-0]
    8ac0:	ldrbmi	r9, [r7, #-2822]	; 0xfffff4fa
    8ac4:	strbmi	r4, [fp], r6, ror #20
    8ac8:	ldrbtmi	r6, [sl], #-2651	; 0xfffff5a5
    8acc:	blne	ff6f8984 <strspn@plt+0xff6f478c>
    8ad0:	movweq	lr, #43939	; 0xaba3
    8ad4:	usada8	pc, r3, r0, r6	; <UNPREDICTABLE>
    8ad8:			; <UNDEFINED> instruction: 0xf04f68f3
    8adc:	blne	16cb6e4 <strspn@plt+0x16c74ec>
    8ae0:	mvnvc	lr, #143360	; 0x23000
    8ae4:	ldrmi	r9, [r9], #770	; 0x302
    8ae8:	blmi	17c29d4 <strspn@plt+0x17be7dc>
    8aec:			; <UNDEFINED> instruction: 0xf8d3447b
    8af0:			; <UNDEFINED> instruction: 0xf1c5b000
    8af4:			; <UNDEFINED> instruction: 0xf1bb0309
    8af8:	rscsle	r0, r1, r0, lsl #30
    8afc:	tsteq	r0, #1073741873	; 0x40000031	; <UNPREDICTABLE>
    8b00:	bleq	204c44 <strspn@plt+0x200a4c>
    8b04:	blmi	1642abc <strspn@plt+0x163e8c4>
    8b08:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
    8b0c:	movwls	r6, #10267	; 0x281b
    8b10:	mvnle	r2, r0, lsl #22
    8b14:	ldrbtmi	r4, [fp], #-2901	; 0xfffff4ab
    8b18:	bl	fe8e348c <strspn@plt+0xfe8df294>
    8b1c:	ldrbmi	r0, [fp, #-778]	; 0xfffffcf6
    8b20:	blls	bcf9c <strspn@plt+0xb8da4>
    8b24:			; <UNDEFINED> instruction: 0xf888469b
    8b28:	ldr	r3, [r8, r1]
    8b2c:	ldrbtmi	r4, [fp], #-2896	; 0xfffff4b0
    8b30:	bl	fe8e34a4 <strspn@plt+0xfe8df2ac>
    8b34:	ldrbmi	r0, [fp, #-778]	; 0xfffffcf6
    8b38:	bleq	44c7c <strspn@plt+0x40a84>
    8b3c:			; <UNDEFINED> instruction: 0xf8cdbf02
    8b40:	movwcs	fp, #8
    8b44:	andcc	pc, r1, r8, lsl #17
    8b48:			; <UNDEFINED> instruction: 0xf8cdd089
    8b4c:	str	fp, [r6, r8]
    8b50:	bls	15b878 <strspn@plt+0x157680>
    8b54:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8b58:	blcs	2d768 <strspn@plt+0x29570>
    8b5c:			; <UNDEFINED> instruction: 0xf8ddd1bc
    8b60:	ldrb	fp, [ip, -r8]!
    8b64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8b68:			; <UNDEFINED> instruction: 0xf8882500
    8b6c:	strb	r3, [r6, -r0]!
    8b70:	vst1.16	{d20-d21}, [pc], r1
    8b74:	ldmdavs	r3!, {r8, ip, sp}^
    8b78:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
    8b7c:	b	1cc6b70 <strspn@plt+0x1cc2978>
    8b80:	strb	r4, [lr, -r5, lsl #12]
    8b84:			; <UNDEFINED> instruction: 0xf808220a
    8b88:	blls	110b9c <strspn@plt+0x10c9a4>
    8b8c:	andcs	r3, r1, #1073741824	; 0x40000000
    8b90:	andlt	r6, r9, fp, lsl r8
    8b94:	svcmi	0x00f0e8bd
    8b98:	stmiblt	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8b9c:	bl	29b480 <strspn@plt+0x297288>
    8ba0:	ldmdbmi	r7!, {r2, r8, r9}
    8ba4:	ldrbtmi	r4, [sl], #-1699	; 0xfffff95d
    8ba8:	bvs	1499d94 <strspn@plt+0x1495b9c>
    8bac:	ldrdvs	r1, [fp], -r3
    8bb0:	bvs	702840 <strspn@plt+0x6fe648>
    8bb4:	ldrdlt	fp, [r9], -r3
    8bb8:	svchi	0x00f0e8bd
    8bbc:	andcs	r9, r5, #320	; 0x140
    8bc0:	andcs	r4, r0, r0, lsr fp
    8bc4:	stmiapl	fp!, {r4, r5, r8, fp, lr}^
    8bc8:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    8bcc:	stmdb	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8bd0:	strmi	r4, [r2], -r1, lsr #12
    8bd4:			; <UNDEFINED> instruction: 0xf7fb4628
    8bd8:			; <UNDEFINED> instruction: 0xe6f2ea74
    8bdc:	bmi	aefbf8 <strspn@plt+0xaeba00>
    8be0:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    8be4:			; <UNDEFINED> instruction: 0xf7ff601a
    8be8:	strbt	pc, [r1], r9, asr #29	; <UNPREDICTABLE>
    8bec:	bls	15b84c <strspn@plt+0x157654>
    8bf0:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    8bf4:	andsvs	r3, r8, r1, lsl #16
    8bf8:	andcs	fp, r1, r0, lsl r1
    8bfc:	ldmib	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8c00:	bmi	8afc1c <strspn@plt+0x8aba24>
    8c04:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    8c08:			; <UNDEFINED> instruction: 0xf7ff601a
    8c0c:			; <UNDEFINED> instruction: 0xe7f4feb7
    8c10:	andcs	r9, r5, #2048	; 0x800
    8c14:	ldrdgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    8c18:	ldrmi	r2, [r9], #0
    8c1c:	ldmdbmi	ip, {r0, r2, r8, r9, fp, ip, pc}
    8c20:			; <UNDEFINED> instruction: 0xf8534683
    8c24:	ldrbtmi	r3, [r9], #-12
    8c28:	movwls	r6, #30747	; 0x781b
    8c2c:	ldmdb	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8c30:	tstcs	r1, r7, lsl #22
    8c34:	ldrmi	r4, [r8], -r2, lsl #12
    8c38:	b	10c6c2c <strspn@plt+0x10c2a34>
    8c3c:	svclt	0x0000e70f
    8c40:	ldrdeq	ip, [r1], -lr
    8c44:	strdeq	fp, [r1], -ip
    8c48:	andeq	r0, r0, r0, lsl r2
    8c4c:			; <UNDEFINED> instruction: 0x0001c3b0
    8c50:	andeq	r0, r0, r8, lsr #4
    8c54:	andeq	ip, r1, ip, lsl #7
    8c58:	andeq	fp, r1, ip, lsr #13
    8c5c:	muleq	r1, r8, r6
    8c60:	ldrdeq	fp, [r1], -r6
    8c64:	andeq	ip, r1, r8, ror r2
    8c68:	andeq	r0, r0, r8, lsl #4
    8c6c:	andeq	ip, r1, lr, asr #4
    8c70:	andeq	ip, r1, r6, lsr r2
    8c74:	andeq	r0, r0, r0, lsl #4
    8c78:	andeq	r5, r0, lr, asr sp
    8c7c:			; <UNDEFINED> instruction: 0x0001c1be
    8c80:	strdeq	fp, [r1], -r8
    8c84:	ldrdeq	r0, [r0], -r4
    8c88:	andeq	r5, r0, r0, lsr #28
    8c8c:	andeq	r0, r0, r4, ror #4
    8c90:	ldrdeq	r5, [r0], -r6
    8c94:	strdlt	fp, [r5], r0
    8c98:	blmi	141c1dc <strspn@plt+0x1417fe4>
    8c9c:	stmiapl	pc!, {r0, r2, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
    8ca0:			; <UNDEFINED> instruction: 0xf504683c
    8ca4:	strtmi	r3, [r1], -r0
    8ca8:			; <UNDEFINED> instruction: 0xf004308f
    8cac:	andcs	pc, r0, #2441216	; 0x254000
    8cb0:	stmib	sp, {r8, r9, sp}^
    8cb4:			; <UNDEFINED> instruction: 0xf04f2302
    8cb8:			; <UNDEFINED> instruction: 0x232232ff
    8cbc:	andcs	r9, r3, #0, 4
    8cc0:	tstmi	r4, r0, lsl #22	; <UNPREDICTABLE>
    8cc4:	andcs	r4, r0, r6, lsl #12
    8cc8:	stmia	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8ccc:	andcc	r4, r1, r4, lsl #12
    8cd0:			; <UNDEFINED> instruction: 0x2120d06d
    8cd4:			; <UNDEFINED> instruction: 0x46202290
    8cd8:	ldmib	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8cdc:	ldmibcs	r0, {r0, r3, r4, r5, fp, sp, lr}
    8ce0:	svcmi	0x003fd05f
    8ce4:	blx	514ee <strspn@plt+0x4d2f6>
    8ce8:	ldrbtmi	r4, [pc], #-6	; 8cf0 <strspn@plt+0x4af8>
    8cec:	stmda	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8cf0:	ldrcc	r2, [r0], #0
    8cf4:			; <UNDEFINED> instruction: 0xf7fb61fc
    8cf8:	rsbsvs	lr, r8, r0, lsr #17
    8cfc:	stmda	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8d00:	stmiapl	fp!, {r3, r4, r5, r8, r9, fp, lr}^
    8d04:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
    8d08:	andcs	sp, r0, #95	; 0x5f
    8d0c:			; <UNDEFINED> instruction: 0x46134610
    8d10:	strmi	r6, [lr], -ip, lsl #19
    8d14:			; <UNDEFINED> instruction: 0xf0046809
    8d18:	cfstrscs	mvf0, [r4], {15}
    8d1c:	stccs	0, cr13, [r6], {55}	; 0x37
    8d20:	teqlt	r4, #45	; 0x2d
    8d24:	strmi	r6, [r3], #-2292	; 0xfffff70c
    8d28:	strtmi	r2, [r3], #-1
    8d2c:	mvnle	r2, r0, lsl #18
    8d30:			; <UNDEFINED> instruction: 0xf64f492d
    8d34:	stmdapl	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp, lr}^
    8d38:	strtmi	r6, [r9], -sp, lsl #16
    8d3c:	strmi	r4, [ip], -fp, lsl #5
    8d40:	andcs	fp, r0, ip, lsl #31
    8d44:	adcsmi	r2, r1, #1
    8d48:			; <UNDEFINED> instruction: 0xf040bf88
    8d4c:	strtmi	r0, [r9], #-1
    8d50:	rscsle	r2, r3, r0, lsl #16
    8d54:	sbceq	lr, r2, #198656	; 0x30800
    8d58:	ldrmi	r4, [r3], #-2340	; 0xfffff6dc
    8d5c:	ldrbtmi	r4, [r9], #-668	; 0xfffffd64
    8d60:	movwcs	fp, #3892	; 0xf34
    8d64:	subvs	r2, ip, #67108864	; 0x4000000
    8d68:	ldrbtmi	r4, [sl], #-2593	; 0xfffff5df
    8d6c:	andlt	r6, r5, r3, lsl r0
    8d70:	ldmvs	r6!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    8d74:	ldrtmi	r4, [r3], #-1568	; 0xfffff9e0
    8d78:	bicle	r2, r9, r0, lsl #18
    8d7c:	ldmvs	r4!, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    8d80:	andcc	r4, r1, #50331648	; 0x3000000
    8d84:	strtmi	r2, [r3], #-1
    8d88:	bicle	r2, r1, r0, lsl #18
    8d8c:	teqlt	r1, r0	; <illegal shifter operand>
    8d90:	strtmi	r6, [r3], #-2292	; 0xfffff70c
    8d94:	andcs	r4, r1, r3, lsl #8
    8d98:			; <UNDEFINED> instruction: 0xd1b92900
    8d9c:	movwcc	lr, #14280	; 0x37c8
    8da0:	andcs	lr, r1, #248, 14	; 0x3e00000
    8da4:			; <UNDEFINED> instruction: 0xf7fb4620
    8da8:	ldmdavs	r9!, {r1, r4, fp, sp, lr, pc}
    8dac:	ldmdbmi	r1, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    8db0:	andcs	r2, r0, r5, lsl #4
    8db4:			; <UNDEFINED> instruction: 0xf7fb4479
    8db8:			; <UNDEFINED> instruction: 0xf640e85a
    8dbc:			; <UNDEFINED> instruction: 0x4602017e
    8dc0:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    8dc4:	stc2l	7, cr15, [r2], #1008	; 0x3f0
    8dc8:	bmi	202bdc <strspn@plt+0x1fe9e4>
    8dcc:	stmiapl	sl!, {r0, r8, r9, sp}
    8dd0:	rsbsvs	r6, sl, #1179648	; 0x120000
    8dd4:	svclt	0x0000e7c8
    8dd8:	andeq	fp, r1, ip, ror #1
    8ddc:	andeq	r0, r0, ip, asr r2
    8de0:	andeq	ip, r1, sl, ror r0
    8de4:	andeq	r0, r0, ip, ror #3
    8de8:	andeq	r0, r0, r4, asr #4
    8dec:	andeq	ip, r1, r6
    8df0:	strdeq	fp, [r1], -sl
    8df4:	andeq	r4, r0, r4, asr r7
    8df8:	andeq	r5, r0, lr, asr #24
    8dfc:	blmi	b1b6b0 <strspn@plt+0xb174b8>
    8e00:	ldmpl	r1, {r1, r3, r4, r5, r6, sl, lr}^
    8e04:	blcs	22e38 <strspn@plt+0x1ec40>
    8e08:	stmdami	sl!, {r2, r4, r5, ip, lr, pc}
    8e0c:	ldmdapl	r2, {r4, sl, ip, sp, pc}
    8e10:	bllt	fe922e68 <strspn@plt+0xfe91ec70>
    8e14:	andeq	pc, r1, r3, lsl r0	; <UNPREDICTABLE>
    8e18:	andeq	pc, r6, #3
    8e1c:	bcs	1bd280 <strspn@plt+0x1b9088>
    8e20:			; <UNDEFINED> instruction: 0xf003d035
    8e24:	ldmdacs	r8, {r3, r4}
    8e28:			; <UNDEFINED> instruction: 0xb122d01c
    8e2c:	mvnvs	pc, #1124073472	; 0x43000000
    8e30:			; <UNDEFINED> instruction: 0xf003600b
    8e34:	teqlt	r0, r8, lsl r0
    8e38:	svclt	0x0014075a
    8e3c:	orrmi	pc, r0, #1124073472	; 0x43000000
    8e40:	movwvc	pc, #1091	; 0x443	; <UNPREDICTABLE>
    8e44:	andcs	r6, r0, fp
    8e48:	blmi	146fc4 <strspn@plt+0x142dcc>
    8e4c:	bllt	a9ac14 <strspn@plt+0xa96a1c>
    8e50:	andseq	pc, r8, #3
    8e54:	svclt	0x001e2a18
    8e58:	tstvs	r0, #1124073472	; 0x43000000	; <UNPREDICTABLE>
    8e5c:			; <UNDEFINED> instruction: 0xf003600b
    8e60:	mvnle	r0, r8, lsl r0
    8e64:	andcs	r4, r5, #20, 18	; 0x50000
    8e68:	blmi	146fe4 <strspn@plt+0x142dec>
    8e6c:	ldrbtmi	r2, [r9], #-0
    8e70:	svclt	0x00faf7fa
    8e74:	orrvc	pc, r0, #1325400064	; 0x4f000000
    8e78:	andvs	r2, fp, r0
    8e7c:	stmdbmi	pc, {r4, r5, r6, r8, r9, sl, lr}	; <UNPREDICTABLE>
    8e80:			; <UNDEFINED> instruction: 0xf85d2205
    8e84:	andcs	r4, r0, r4, lsl #22
    8e88:			; <UNDEFINED> instruction: 0xf7fa4479
    8e8c:	stmdbmi	ip, {r0, r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, pc}
    8e90:			; <UNDEFINED> instruction: 0xf85d2205
    8e94:	ldrbtmi	r4, [r9], #-2820	; 0xfffff4fc
    8e98:	svclt	0x00e6f7fa
    8e9c:	strtmi	r4, [r0], -r9, lsl #18
    8ea0:			; <UNDEFINED> instruction: 0xf85d2205
    8ea4:	ldrbtmi	r4, [r9], #-2820	; 0xfffff4fc
    8ea8:	svclt	0x00def7fa
    8eac:	andeq	sl, r1, r8, lsl #31
    8eb0:	andeq	r0, r0, r4, lsr #3
    8eb4:	andeq	r0, r0, r4, asr #3
    8eb8:	strdeq	r7, [r0], -r6
    8ebc:	andeq	r7, r0, ip, asr #6
    8ec0:	muleq	r0, lr, r3
    8ec4:	andeq	r7, r0, lr, asr r3
    8ec8:			; <UNDEFINED> instruction: 0x4604b5f0
    8ecc:	strmi	r7, [lr], -r3, lsl #16
    8ed0:			; <UNDEFINED> instruction: 0xf5ad4864
    8ed4:	stmdbmi	r4!, {r0, r1, r7, r8, sl, fp, ip, lr}^
    8ed8:	ldrbtmi	fp, [r8], #-135	; 0xffffff79
    8edc:	addpl	pc, r3, #54525952	; 0x3400000
    8ee0:			; <UNDEFINED> instruction: 0xf1022b2f
    8ee4:	stmdapl	r1, {r2, r4, r9}^
    8ee8:	andsvs	r6, r1, r9, lsl #16
    8eec:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    8ef0:	addshi	pc, pc, r0
    8ef4:	bmi	1774b70 <strspn@plt+0x1770978>
    8ef8:	orrpl	pc, r0, #1325400064	; 0x4f000000
    8efc:	ldrmi	sl, [r9], -r2, lsl #26
    8f00:			; <UNDEFINED> instruction: 0x4638447a
    8f04:	strls	r9, [r1], #-512	; 0xfffffe00
    8f08:			; <UNDEFINED> instruction: 0xf7fb2201
    8f0c:			; <UNDEFINED> instruction: 0x4639e970
    8f10:	andcs	r4, r3, sl, lsr #12
    8f14:	stmdb	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8f18:	blle	852f20 <strspn@plt+0x84ed28>
    8f1c:	vst2.8	{d6,d8}, [r3 :128], fp
    8f20:			; <UNDEFINED> instruction: 0xf5b34370
    8f24:	andsle	r5, r5, r0, lsl #30
    8f28:	andcs	r4, r5, #1327104	; 0x144000
    8f2c:	ldrbtmi	r2, [r9], #-0
    8f30:	svc	0x009cf7fa
    8f34:			; <UNDEFINED> instruction: 0xf50d494f
    8f38:	bmi	12ddd4c <strspn@plt+0x12d9b54>
    8f3c:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
    8f40:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    8f44:	subsmi	r6, r1, sl, lsl r8
    8f48:	addhi	pc, r9, r0, asr #32
    8f4c:	cfstr32pl	mvfx15, [r3, #52]	; 0x34
    8f50:	ldcllt	0, cr11, [r0, #28]!
    8f54:	movwcs	lr, #35285	; 0x89d5
    8f58:	stmib	r6, {sp}^
    8f5c:	strb	r2, [r9, r0, lsl #6]!
    8f60:			; <UNDEFINED> instruction: 0xc114f8df
    8f64:	orrpl	pc, r0, #1325400064	; 0x4f000000
    8f68:	andcs	r4, r1, #26214400	; 0x1900000
    8f6c:			; <UNDEFINED> instruction: 0x463844fc
    8f70:	andgt	pc, r0, sp, asr #17
    8f74:			; <UNDEFINED> instruction: 0xf7fb9401
    8f78:			; <UNDEFINED> instruction: 0x462ae93a
    8f7c:	andcs	r4, r3, r9, lsr r6
    8f80:	ldm	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8f84:	ble	ff252f8c <strspn@plt+0xff24ed94>
    8f88:	ldrsbtgt	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    8f8c:	orrpl	pc, r0, #1325400064	; 0x4f000000
    8f90:	andcs	r4, r1, #26214400	; 0x1900000
    8f94:			; <UNDEFINED> instruction: 0x463844fc
    8f98:	andgt	pc, r0, sp, asr #17
    8f9c:			; <UNDEFINED> instruction: 0xf7fb9401
    8fa0:	strtmi	lr, [sl], -r6, lsr #18
    8fa4:	andcs	r4, r3, r9, lsr r6
    8fa8:	stmia	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8fac:	ble	fed52fb4 <strspn@plt+0xfed4edbc>
    8fb0:	ldrdgt	pc, [ip], #143	; 0x8f
    8fb4:	orrpl	pc, r0, #1325400064	; 0x4f000000
    8fb8:	andcs	r4, r1, #26214400	; 0x1900000
    8fbc:			; <UNDEFINED> instruction: 0x463844fc
    8fc0:	andgt	pc, r0, sp, asr #17
    8fc4:			; <UNDEFINED> instruction: 0xf7fb9401
    8fc8:			; <UNDEFINED> instruction: 0x462ae912
    8fcc:	andcs	r4, r3, r9, lsr r6
    8fd0:	ldm	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8fd4:	ble	fe852fdc <strspn@plt+0xfe84ede4>
    8fd8:	ldrdgt	pc, [r8], pc	; <UNPREDICTABLE>
    8fdc:	orrpl	pc, r0, #1325400064	; 0x4f000000
    8fe0:	andcs	r4, r1, #26214400	; 0x1900000
    8fe4:			; <UNDEFINED> instruction: 0x463844fc
    8fe8:	andgt	pc, r0, sp, asr #17
    8fec:			; <UNDEFINED> instruction: 0xf7fb9401
    8ff0:			; <UNDEFINED> instruction: 0x462ae8fe
    8ff4:	andcs	r4, r3, r9, lsr r6
    8ff8:	ldm	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8ffc:	ble	fe353004 <strspn@plt+0xfe34ee0c>
    9000:	blcs	b67094 <strspn@plt+0xb62e9c>
    9004:	stmdavc	r2!, {r0, r8, ip, lr, pc}^
    9008:	blcs	ff5c78 <strspn@plt+0xff1a80>
    900c:	stmdavc	r3!, {r0, r8, ip, lr, pc}^
    9010:	stmdavc	r3!, {r0, r1, r3, r4, r5, r6, r7, r8, ip, sp, pc}^
    9014:			; <UNDEFINED> instruction: 0x462ab933
    9018:	andcs	r4, r3, r1, lsr #12
    901c:	stmia	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9020:	ble	593028 <strspn@plt+0x58ee30>
    9024:	andcs	r4, r5, #24, 18	; 0x60000
    9028:	ldrbtmi	r2, [r9], #-0
    902c:	svc	0x001ef7fa
    9030:	stcge	7, cr14, [r2, #-512]	; 0xfffffe00
    9034:	andcs	r4, r3, r1, lsr #12
    9038:			; <UNDEFINED> instruction: 0xf7fb462a
    903c:	stmdacs	r0, {r2, r3, r4, r7, fp, sp, lr, pc}
    9040:	svcge	0x006cf6bf
    9044:	andcs	r4, r5, #278528	; 0x44000
    9048:	ldrbtmi	r2, [r9], #-0
    904c:	svc	0x000ef7fa
    9050:	andcs	lr, r0, #112, 14	; 0x1c00000
    9054:	andcs	r2, r0, r0, lsl #6
    9058:	movwcs	lr, #2502	; 0x9c6
    905c:			; <UNDEFINED> instruction: 0xf7fae76a
    9060:	svclt	0x0000ef18
    9064:	andeq	sl, r1, lr, lsr #29
    9068:			; <UNDEFINED> instruction: 0x000001b8
    906c:	andeq	r7, r0, ip, lsr #7
    9070:			; <UNDEFINED> instruction: 0x000073ba
    9074:	andeq	sl, r1, sl, asr #28
    9078:	andeq	r7, r0, ip, asr #6
    907c:	andeq	r7, r0, ip, lsr #6
    9080:	andeq	r7, r0, r0, lsl r3
    9084:	strdeq	r7, [r0], -r4
    9088:	andeq	r7, r0, sl, ror #4
    908c:	andeq	r7, r0, sl, asr #4
    9090:	strmi	fp, [fp], -r8, lsl #10
    9094:	strmi	r2, [r1], -r0, asr #4
    9098:			; <UNDEFINED> instruction: 0xf7fa4618
    909c:			; <UNDEFINED> instruction: 0x4603eff8
    90a0:			; <UNDEFINED> instruction: 0xf8832000
    90a4:	stclt	0, cr0, [r8, #-252]	; 0xffffff04
    90a8:	svcmi	0x00f0e92d
    90ac:	addlt	r4, r3, r7, lsl #12
    90b0:			; <UNDEFINED> instruction: 0x460e2010
    90b4:	svc	0x006cf7fa
    90b8:	strmi	r2, [r5], -r0, lsl #8
    90bc:			; <UNDEFINED> instruction: 0xf7fa4638
    90c0:	blmi	d04f78 <strspn@plt+0xd00d80>
    90c4:	movwls	r4, #5243	; 0x147b
    90c8:			; <UNDEFINED> instruction: 0xf7fa0180
    90cc:	strmi	lr, [r3], -r2, ror #30
    90d0:	stmib	r5, {r3, r4, r5, r9, sl, lr}^
    90d4:			; <UNDEFINED> instruction: 0xf7fa3401
    90d8:	stmdbmi	lr!, {r1, r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    90dc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    90e0:	strtmi	r4, [r0], -r7, lsl #12
    90e4:	mcr	7, 6, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    90e8:			; <UNDEFINED> instruction: 0x4621783b
    90ec:	strcs	r4, [r1], #-1594	; 0xfffff9c6
    90f0:	blcs	81ab00 <strspn@plt+0x816908>
    90f4:	ldmdale	r5!, {r0, r1, ip, lr, pc}
    90f8:	blcs	27552c <strspn@plt+0x271334>
    90fc:	bllt	93d5d4 <strspn@plt+0x9393dc>
    9100:			; <UNDEFINED> instruction: 0xf8122401
    9104:	blcs	18d10 <strspn@plt+0x14b18>
    9108:	ldmiblt	r4!, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}^
    910c:	blcc	5518 <strspn@plt+0x1320>
    9110:	cmnlt	r1, #169	; 0xa9
    9114:	ldrdls	pc, [r0], pc	; <UNPREDICTABLE>
    9118:	ldrbtmi	r4, [r9], #1720	; 0x6b8
    911c:			; <UNDEFINED> instruction: 0xf1bbe002
    9120:	strdle	r3, [r6], -pc	; <UNPREDICTABLE>
    9124:	strbmi	r4, [r9], -r0, asr #12
    9128:	ldmda	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    912c:	strbmi	r4, [r0], -r3, lsl #12
    9130:	stmdaeq	r1, {r0, r1, r8, ip, sp, lr, pc}
    9134:	andsvc	fp, ip, r3, lsl #2
    9138:	bl	632e4 <strspn@plt+0x5f0ec>
    913c:			; <UNDEFINED> instruction: 0xf10b118b
    9140:			; <UNDEFINED> instruction: 0x47b03bff
    9144:	stmdacs	r0, {r1, r7, r9, sl, lr}
    9148:	ldrtmi	sp, [r8], -r9, ror #1
    914c:	mcr	7, 2, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    9150:			; <UNDEFINED> instruction: 0xf7fa6868
    9154:	strtmi	lr, [r8], -r8, asr #28
    9158:	mcr	7, 2, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    915c:	andlt	r4, r3, r0, asr r6
    9160:	svchi	0x00f0e8bd
    9164:	sbcle	r2, sl, ip, lsr #22
    9168:	sbcle	r2, sl, r0, lsl #24
    916c:	strcs	r3, [r0], #-257	; 0xfffffeff
    9170:	ldrtmi	lr, [r8], -r7, asr #15
    9174:	beq	452b8 <strspn@plt+0x410c0>
    9178:	mrc	7, 1, APSR_nzcv, cr4, cr10, {7}
    917c:	blmi	1ef988 <strspn@plt+0x1eb790>
    9180:	ldmpl	r3, {r4, r6, r9, sl, lr}^
    9184:	andsvs	r6, sp, sl, lsl r8
    9188:	andlt	r6, r3, sl, lsr #32
    918c:	svchi	0x00f0e8bd
    9190:	andeq	sl, r1, r4, asr #25
    9194:	andeq	r7, r0, r6, lsr #4
    9198:	strdeq	r7, [r0], -sl
    919c:	andeq	r0, r0, r0, ror r2
    91a0:	andcs	fp, r5, #112, 10	; 0x1c000000
    91a4:	addlt	r4, r2, fp, lsl #24
    91a8:	andcs	r4, r0, fp, lsl #22
    91ac:	stmdbmi	fp, {r2, r3, r4, r5, r6, sl, lr}
    91b0:	stmiapl	r3!, {r0, r1, r3, r8, sl, fp, lr}^
    91b4:	ldmdavs	lr, {r0, r3, r4, r5, r6, sl, lr}
    91b8:	mrc	7, 2, APSR_nzcv, cr8, cr10, {7}
    91bc:	tstcs	r1, r4, ror #18
    91c0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    91c4:	stmdavs	r3!, {r8, r9, ip, pc}
    91c8:	ldrtmi	r4, [r0], -r2, lsl #12
    91cc:	svc	0x0078f7fa
    91d0:	ldcllt	0, cr11, [r0, #-8]!
    91d4:	ldrdeq	sl, [r1], -ip
    91d8:	andeq	r0, r0, r8, lsr #4
    91dc:	andeq	r7, r0, r4, ror #2
    91e0:	andeq	r0, r0, ip, asr #4
    91e4:	andeq	r7, r0, r2, ror #2
    91e8:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
    91ec:	ldrdcc	lr, [r0, -r2]
    91f0:	addmi	r3, fp, #67108864	; 0x4000000
    91f4:	ldmvs	r1, {r1, r2, r9, fp, ip, lr, pc}
    91f8:	eoreq	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    91fc:	tstlt	r9, r1, lsl #16
    9200:			; <UNDEFINED> instruction: 0x47706013
    9204:	ldrbmi	r2, [r0, -r0]!
    9208:	andeq	fp, r1, r2, lsr #23
    920c:	ldrbtmi	r4, [sl], #-2575	; 0xfffff5f1
    9210:	stmdavc	fp, {r0, r4, r6, r7, fp, sp, lr}
    9214:	andle	r2, r4, sl, lsr fp
    9218:	andle	r2, r2, sp, lsr fp
    921c:	andcs	fp, r0, fp, asr #2
    9220:	blmi	2dafe8 <strspn@plt+0x2d6df0>
    9224:	stmdavc	sl, {r3, r6, sl, fp, ip}^
    9228:	sbcsvs	r4, r8, fp, ror r4
    922c:	rscsle	r2, r6, r0, lsl #20
    9230:	ldmib	r2, {r4, r5, r6, r8, r9, sl, lr}^
    9234:	movwcc	r3, #4352	; 0x1100
    9238:	ble	ffc19c6c <strspn@plt+0xffc15a74>
    923c:			; <UNDEFINED> instruction: 0xf8516891
    9240:	stmdavc	r1, {r0, r1, r5}
    9244:	rscle	r2, sl, r0, lsl #18
    9248:			; <UNDEFINED> instruction: 0x47706013
    924c:	andeq	fp, r1, lr, ror fp
    9250:	andeq	fp, r1, r4, ror #22
    9254:	strbtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    9258:	strbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    925c:			; <UNDEFINED> instruction: 0xf8df447a
    9260:	push	{r2, r3, r5, r6, r7, sl, ip}
    9264:	strdlt	r4, [r9], r0
    9268:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    926c:	strbtmi	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    9270:	movwls	r6, #30747	; 0x781b
    9274:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9278:	ldrbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    927c:	ldrbtmi	r4, [fp], #-1148	; 0xfffffb84
    9280:	stmiavs	r3!, {r8, r9, ip, pc}
    9284:	movwls	r4, #5658	; 0x161a
    9288:			; <UNDEFINED> instruction: 0xf8526823
    928c:			; <UNDEFINED> instruction: 0xf1033023
    9290:	strbmi	r0, [r8], -r2, lsl #18
    9294:	stc	7, cr15, [r8, #1000]	; 0x3e8
    9298:	stmdale	r1, {r0, r1, r2, r3, fp, sp}^
    929c:	strmi	sl, [r0], r3, lsl #28
    92a0:	tstcs	r0, #2097152	; 0x200000
    92a4:			; <UNDEFINED> instruction: 0xf8df4649
    92a8:			; <UNDEFINED> instruction: 0x4630b4b0
    92ac:			; <UNDEFINED> instruction: 0xf7fa2522
    92b0:	bge	244a48 <strspn@plt+0x240850>
    92b4:	strbmi	r2, [r2], #-768	; 0xfffffd00
    92b8:			; <UNDEFINED> instruction: 0x469a44fb
    92bc:	tsteq	r8, r9, lsl #22
    92c0:	ldccc	8, cr15, [r4], {2}
    92c4:	ldrbmi	r6, [r5, #-225]	; 0xffffff1f
    92c8:	bl	17f710 <strspn@plt+0x17b518>
    92cc:	ldrtmi	r0, [r0], -sl, lsl #8
    92d0:			; <UNDEFINED> instruction: 0xf85b0864
    92d4:	bl	2cd3ac <strspn@plt+0x2c91b4>
    92d8:			; <UNDEFINED> instruction: 0xf7fa07c4
    92dc:	stmdacs	r0, {r1, r2, r3, r6, r8, sl, fp, sp, lr, pc}
    92e0:	andsle	sp, r9, r8, lsl fp
    92e4:	beq	856fc <strspn@plt+0x81504>
    92e8:	stmiale	lr!, {r0, r2, r4, r6, r8, sl, lr}^
    92ec:	ldrtmi	r9, [r0], -r0, lsl #20
    92f0:	strbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    92f4:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    92f8:	ldc	7, cr15, [lr, #-1000]!	; 0xfffffc18
    92fc:	stmdacs	r0, {r2, r9, sl, lr}
    9300:	andshi	pc, sl, #0
    9304:	ldrbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    9308:	andcs	r2, r0, r5, lsl #4
    930c:			; <UNDEFINED> instruction: 0xf7fa4479
    9310:	and	lr, ip, lr, lsr #27
    9314:	ldrb	r4, [r6, r5, lsr #12]
    9318:			; <UNDEFINED> instruction: 0xf043687b
    931c:	ldrmi	r0, [r8, -r1, lsl #6]
    9320:	strbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    9324:	andcs	r2, r0, r5, lsl #4
    9328:			; <UNDEFINED> instruction: 0xf7fa4479
    932c:			; <UNDEFINED> instruction: 0xf8dfeda0
    9330:			; <UNDEFINED> instruction: 0xf8df2438
    9334:	ldrbtmi	r3, [sl], #-1044	; 0xfffffbec
    9338:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    933c:	subsmi	r9, sl, r7, lsl #22
    9340:	mvnshi	pc, r0, asr #32
    9344:	pop	{r0, r3, ip, sp, pc}
    9348:			; <UNDEFINED> instruction: 0xf8198ff0
    934c:	blcs	15374 <strspn@plt+0x1117c>
    9350:	cmphi	r9, r0, asr #32	; <UNPREDICTABLE>
    9354:	ldrcc	pc, [r4], #-2271	; 0xfffff721
    9358:	ldmpl	r3, {r9, fp, ip, pc}^
    935c:	stmdacs	r0, {r3, r4, fp, sp, lr}
    9360:	cmphi	sl, r0, asr #32	; <UNPREDICTABLE>
    9364:	andsvs	r2, sl, r1, lsl #4
    9368:			; <UNDEFINED> instruction: 0xf819e7e1
    936c:	blcs	15394 <strspn@plt+0x1119c>
    9370:	teqhi	fp, r0, asr #32	; <UNPREDICTABLE>
    9374:	bls	1c370 <strspn@plt+0x18178>
    9378:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    937c:			; <UNDEFINED> instruction: 0xf0402800
    9380:	andcs	r8, r2, #-1073741810	; 0xc000000e
    9384:	bfi	r6, sl, #0, #19
    9388:			; <UNDEFINED> instruction: 0xff40f7ff
    938c:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}
    9390:			; <UNDEFINED> instruction: 0xf0402b00
    9394:	ldmibmi	r6!, {r0, r1, r2, r3, r4, r5, r8, pc}^
    9398:	andcs	r2, r0, r5, lsl #4
    939c:			; <UNDEFINED> instruction: 0xf7fa4479
    93a0:	strb	lr, [r4, r6, ror #26]
    93a4:			; <UNDEFINED> instruction: 0xff32f7ff
    93a8:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}
    93ac:			; <UNDEFINED> instruction: 0xf0402b00
    93b0:	ldmibmi	r0!, {r1, r2, r4, r6, r8, pc}^
    93b4:	andcs	r2, r0, r5, lsl #4
    93b8:			; <UNDEFINED> instruction: 0xf7fa4479
    93bc:	sbfx	lr, r8, #26, #23
    93c0:			; <UNDEFINED> instruction: 0xff24f7ff
    93c4:			; <UNDEFINED> instruction: 0xf0002800
    93c8:	stmibmi	fp!, {r0, r1, r2, r4, r7, r8, pc}^
    93cc:			; <UNDEFINED> instruction: 0xf7ff4479
    93d0:	stmdacs	r0, {r0, r1, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    93d4:	stmdbls	r0, {r0, r1, r3, r5, r7, r8, ip, lr, pc}
    93d8:	blmi	ffa11c18 <strspn@plt+0xffa0da20>
    93dc:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    93e0:	sbfx	r6, sl, #1, #5
    93e4:			; <UNDEFINED> instruction: 0xe7b0e7b1
    93e8:	str	lr, [lr, pc, lsr #15]!
    93ec:	ldr	lr, [ip, sp, lsr #15]!
    93f0:			; <UNDEFINED> instruction: 0xff0cf7ff
    93f4:			; <UNDEFINED> instruction: 0xf0002800
    93f8:	stmibmi	r1!, {r0, r3, r4, r5, r6, r8, pc}^
    93fc:			; <UNDEFINED> instruction: 0xf7ff4479
    9400:	stmdacs	r0, {r0, r1, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    9404:	stmdbls	r0, {r0, r1, r4, r7, r8, ip, lr, pc}
    9408:	blmi	ff711c24 <strspn@plt+0xff70da2c>
    940c:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    9410:			; <UNDEFINED> instruction: 0xe78c60da
    9414:	mrc2	7, 7, pc, cr10, cr15, {7}
    9418:			; <UNDEFINED> instruction: 0xf0002800
    941c:	ldmibmi	r9, {r0, r3, r4, r5, r6, r8, pc}^
    9420:			; <UNDEFINED> instruction: 0xf7ff4479
    9424:	stmdacs	r0, {r0, r6, r9, sl, fp, ip, sp, lr, pc}
    9428:	stmdbls	r0, {r0, r7, r8, ip, lr, pc}
    942c:	blmi	ff4d1c38 <strspn@plt+0xff4cda40>
    9430:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    9434:			; <UNDEFINED> instruction: 0xe77a60da
    9438:			; <UNDEFINED> instruction: 0xf819e787
    943c:	stmdacs	r0, {r3}
    9440:	msrhi	CPSR_s, r0, asr #32
    9444:	andcs	r9, r1, #0, 18
    9448:	stmiapl	fp, {r0, r1, r2, r3, r6, r7, r8, r9, fp, lr}^
    944c:			; <UNDEFINED> instruction: 0xe76e601a
    9450:			; <UNDEFINED> instruction: 0xf819e79a
    9454:	stmdacs	r0, {r3}
    9458:	msrhi	CPSR_sx, r0, asr #32
    945c:	rsbcs	r9, r7, #0, 18
    9460:	stmiapl	fp, {r1, r3, r6, r7, r8, r9, fp, lr}^
    9464:			; <UNDEFINED> instruction: 0xe762601a
    9468:	mrc2	7, 6, pc, cr0, cr15, {7}
    946c:			; <UNDEFINED> instruction: 0xf0002800
    9470:	tstcs	r7, r2, lsr #2
    9474:	blx	fe1c5486 <strspn@plt+0xfe1c128e>
    9478:	ldrb	r2, [r8, -r0]
    947c:	andeq	pc, r8, r9, lsl r8	; <UNPREDICTABLE>
    9480:			; <UNDEFINED> instruction: 0xf0402800
    9484:	stmdbls	r0, {r1, r3, r8, pc}
    9488:	blmi	ff051c94 <strspn@plt+0xff04da9c>
    948c:	andsvs	r5, sl, fp, asr #17
    9490:			; <UNDEFINED> instruction: 0xf7ffe74d
    9494:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    9498:	mrshi	pc, (UNDEF: 64)	; <UNPREDICTABLE>
    949c:	ldrbtmi	r4, [r9], #-2493	; 0xfffff643
    94a0:	mcr2	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    94a4:			; <UNDEFINED> instruction: 0xf47f2800
    94a8:	stmdbls	r0, {r1, r6, r8, r9, sl, fp, sp, pc}
    94ac:	blmi	fecd1ccc <strspn@plt+0xfeccdad4>
    94b0:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    94b4:			; <UNDEFINED> instruction: 0xe73a60da
    94b8:	mcr2	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    94bc:			; <UNDEFINED> instruction: 0xf0002800
    94c0:	mrscs	r8, (UNDEF: 22)
    94c4:	blx	17c54d6 <strspn@plt+0x17c12de>
    94c8:	ldr	r2, [r0, -r0]!
    94cc:	mrc2	7, 4, pc, cr14, cr15, {7}
    94d0:			; <UNDEFINED> instruction: 0xf0002800
    94d4:	ldmibmi	r0!, {r0, r1, r2, r4, r8, pc}
    94d8:			; <UNDEFINED> instruction: 0xf7ff4479
    94dc:	stmdacs	r0, {r0, r2, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    94e0:	svcge	0x0025f47f
    94e4:	andcs	r9, r2, #0, 18
    94e8:	stmiapl	fp, {r2, r5, r7, r8, r9, fp, lr}^
    94ec:	sbcsvs	r6, sl, fp, lsl r8
    94f0:			; <UNDEFINED> instruction: 0xf7ffe71d
    94f4:	stmdacs	r0, {r0, r1, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    94f8:	rschi	pc, r9, r0
    94fc:	ldrbtmi	r4, [r9], #-2471	; 0xfffff659
    9500:	ldc2l	7, cr15, [r2, #1020]	; 0x3fc
    9504:			; <UNDEFINED> instruction: 0xf47f2800
    9508:	stmdbls	r0, {r1, r4, r8, r9, sl, fp, sp, pc}
    950c:	blmi	fe6d1d50 <strspn@plt+0xfe6cdb58>
    9510:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    9514:			; <UNDEFINED> instruction: 0xe70a60da
    9518:	mrc2	7, 3, pc, cr8, cr15, {7}
    951c:			; <UNDEFINED> instruction: 0xf0002800
    9520:	ldmibmi	pc, {r0, r1, r8, pc}	; <UNPREDICTABLE>
    9524:			; <UNDEFINED> instruction: 0xf7ff4479
    9528:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    952c:	mrcge	4, 7, APSR_nzcv, cr15, cr15, {3}
    9530:	andcs	r9, sl, #0, 18
    9534:	stmiapl	fp, {r0, r4, r7, r8, r9, fp, lr}^
    9538:	sbcsvs	r6, sl, fp, lsl r8
    953c:			; <UNDEFINED> instruction: 0xf7ffe6f7
    9540:	stmdacs	r0, {r0, r2, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    9544:	sbchi	pc, ip, r0
    9548:	ldrbtmi	r4, [r9], #-2454	; 0xfffff66a
    954c:	stc2	7, cr15, [ip, #1020]!	; 0x3fc
    9550:			; <UNDEFINED> instruction: 0xf47f2800
    9554:	stmdbls	r0, {r2, r3, r5, r6, r7, r9, sl, fp, sp, pc}
    9558:	blmi	fe211d8c <strspn@plt+0xfe20db94>
    955c:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    9560:	usat	r6, #4, sl, asr #1
    9564:	mulcs	r0, r0, fp
    9568:	ldmpl	r2, {r9, fp, ip, pc}^
    956c:	vst2.8	{d22-d23}, [r3 :64], r3
    9570:	andsvs	r6, r3, r0, lsl #7
    9574:	blmi	fe3830e8 <strspn@plt+0xfe37eef0>
    9578:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    957c:	cmnle	r7, r2, lsl #22
    9580:	stmibmi	fp, {r0, r8, r9, fp, ip, pc}
    9584:	ldrbtmi	r6, [r9], #-2136	; 0xfffff7a8
    9588:	bl	ffdc7578 <strspn@plt+0xffdc3380>
    958c:	stmdacs	r0, {r2, r9, sl, lr}
    9590:			; <UNDEFINED> instruction: 0xf7fbd15e
    9594:	strtmi	pc, [r0], -r5, asr #31
    9598:	ldc	7, cr15, [r0, #-1000]!	; 0xfffffc18
    959c:	blmi	fe183138 <strspn@plt+0xfe17ef40>
    95a0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    95a4:	cmple	ip, r2, lsl #22
    95a8:	stmibmi	r3, {r0, r8, r9, fp, ip, pc}
    95ac:	ldrbtmi	r6, [r9], #-2136	; 0xfffff7a8
    95b0:	bl	ff8c75a0 <strspn@plt+0xff8c33a8>
    95b4:	stmdacs	r0, {r2, r9, sl, lr}
    95b8:			; <UNDEFINED> instruction: 0xf7ffd143
    95bc:			; <UNDEFINED> instruction: 0x4620fdf1
    95c0:	ldc	7, cr15, [ip, #-1000]	; 0xfffffc18
    95c4:	mcr2	7, 1, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    95c8:			; <UNDEFINED> instruction: 0xf0002800
    95cc:	ldmdbmi	fp!, {r0, r1, r7, pc}^
    95d0:			; <UNDEFINED> instruction: 0xf7ff4479
    95d4:	stmdacs	r0, {r0, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    95d8:	mcrge	4, 5, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
    95dc:	andcs	r9, ip, #0, 18
    95e0:	stmiapl	fp, {r1, r2, r5, r6, r8, r9, fp, lr}^
    95e4:	sbcsvs	r6, sl, fp, lsl r8
    95e8:	ldmdbmi	r5!, {r0, r5, r7, r9, sl, sp, lr, pc}^
    95ec:	andcs	r2, r0, r5, lsl #4
    95f0:			; <UNDEFINED> instruction: 0xf7fa4479
    95f4:			; <UNDEFINED> instruction: 0xe69aec3c
    95f8:	andcs	r4, r5, #1867776	; 0x1c8000
    95fc:	ldrbtmi	r2, [r9], #-0
    9600:	ldc	7, cr15, [r4], #-1000	; 0xfffffc18
    9604:	ldmdbmi	r0!, {r0, r1, r4, r7, r9, sl, sp, lr, pc}^
    9608:	andcs	r2, r0, r5, lsl #4
    960c:			; <UNDEFINED> instruction: 0xf7fa4479
    9610:	str	lr, [ip], lr, lsr #24
    9614:	stmdbge	r2, {r9, sp}
    9618:	bl	ff047608 <strspn@plt+0xff043410>
    961c:	strmi	r9, [r3], -r2, lsl #20
    9620:	stmdacs	r0, {r4, fp, ip, sp, lr}
    9624:	mrcge	4, 5, APSR_nzcv, cr7, cr15, {3}
    9628:			; <UNDEFINED> instruction: 0xf2491e59
    962c:	vrshr.s64	<illegal reg q9.5>, <illegal reg q15.5>, #57
    9630:	addsmi	r7, r1, #1342177283	; 0x50000003
    9634:	mcrge	4, 5, pc, cr15, cr15, {5}	; <UNPREDICTABLE>
    9638:	bmi	192fa40 <strspn@plt+0x192b848>
    963c:	andsvs	r5, r3, sl, lsl #17
    9640:	stmdbmi	r3!, {r0, r2, r4, r5, r6, r9, sl, sp, lr, pc}^
    9644:	andcs	r2, r0, r5, lsl #4
    9648:			; <UNDEFINED> instruction: 0xf7fa4479
    964c:			; <UNDEFINED> instruction: 0xe66eec10
    9650:	andcs	r4, r5, #96, 18	; 0x180000
    9654:	ldrbtmi	r2, [r9], #-0
    9658:	stc	7, cr15, [r8], {250}	; 0xfa
    965c:	andcs	lr, r0, #108003328	; 0x6700000
    9660:			; <UNDEFINED> instruction: 0xf7faa902
    9664:	bls	c44dc <strspn@plt+0xc02e4>
    9668:	ldmdavc	r0, {r0, r1, r9, sl, lr}
    966c:			; <UNDEFINED> instruction: 0xf47f2800
    9670:	cdpne	14, 5, cr10, cr9, cr0, {5}
    9674:	rscscc	pc, pc, #-1879048188	; 0x90000004
    9678:	eorsvc	pc, r5, #1879048204	; 0x7000000c
    967c:			; <UNDEFINED> instruction: 0xf4bf4291
    9680:	stmdbls	r0, {r3, r4, r7, r9, sl, fp, sp, pc}
    9684:	stmpl	sl, {r2, r4, r6, r9, fp, lr}
    9688:			; <UNDEFINED> instruction: 0xe6506013
    968c:	andcs	r4, r5, #1359872	; 0x14c000
    9690:	ldrbtmi	r2, [r9], #-0
    9694:	bl	ffac7684 <strspn@plt+0xffac348c>
    9698:	ldmdbmi	r1, {r0, r3, r6, r9, sl, sp, lr, pc}^
    969c:	andcs	r2, r0, r5, lsl #4
    96a0:			; <UNDEFINED> instruction: 0xf7fa4479
    96a4:	strb	lr, [r2], -r4, ror #23
    96a8:	andcs	r4, r5, #1277952	; 0x138000
    96ac:	ldrbtmi	r2, [r9], #-0
    96b0:	bl	ff7476a0 <strspn@plt+0xff7434a8>
    96b4:	stmdbmi	ip, {r0, r1, r3, r4, r5, r9, sl, sp, lr, pc}^
    96b8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    96bc:	bl	ff5c76ac <strspn@plt+0xff5c34b4>
    96c0:	stmdbmi	sl, {r0, r2, r4, r5, r9, sl, sp, lr, pc}^
    96c4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    96c8:	bl	ff4476b8 <strspn@plt+0xff4434c0>
    96cc:	stmdami	r8, {r0, r1, r2, r3, r5, r9, sl, sp, lr, pc}^
    96d0:			; <UNDEFINED> instruction: 0xe62c4478
    96d4:	andcs	r4, r5, #1163264	; 0x11c000
    96d8:			; <UNDEFINED> instruction: 0xf7fa4479
    96dc:	strt	lr, [r6], -r8, asr #23
    96e0:	andcs	r4, r5, #1130496	; 0x114000
    96e4:			; <UNDEFINED> instruction: 0xf7fa4479
    96e8:	strt	lr, [r0], -r2, asr #23
    96ec:	andcs	r4, r5, #1097728	; 0x10c000
    96f0:			; <UNDEFINED> instruction: 0xf7fa4479
    96f4:			; <UNDEFINED> instruction: 0xe61aebbc
    96f8:	andcs	r4, r5, #1064960	; 0x104000
    96fc:			; <UNDEFINED> instruction: 0xf7fa4479
    9700:			; <UNDEFINED> instruction: 0xe614ebb6
    9704:	andcs	r4, r5, #1032192	; 0xfc000
    9708:			; <UNDEFINED> instruction: 0xf7fa4479
    970c:			; <UNDEFINED> instruction: 0xe60eebb0
    9710:	andcs	r4, r5, #999424	; 0xf4000
    9714:			; <UNDEFINED> instruction: 0xf7fa4479
    9718:	str	lr, [r8], -sl, lsr #23
    971c:	andcs	r4, r5, #966656	; 0xec000
    9720:			; <UNDEFINED> instruction: 0xf7fa4479
    9724:	str	lr, [r2], -r4, lsr #23
    9728:	andcs	r4, r5, #933888	; 0xe4000
    972c:			; <UNDEFINED> instruction: 0xf7fa4479
    9730:	ldrb	lr, [ip, #2974]!	; 0xb9e
    9734:	bl	feb47724 <strspn@plt+0xfeb4352c>
    9738:	stc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
    973c:			; <UNDEFINED> instruction: 0xf7fc4621
    9740:	svclt	0x0000f837
    9744:	andeq	sl, r1, ip, lsr #22
    9748:			; <UNDEFINED> instruction: 0x000001b8
    974c:	strdeq	r7, [r0], -lr
    9750:	andeq	fp, r1, r0, lsl fp
    9754:	andeq	sl, r1, sl, lsl #22
    9758:			; <UNDEFINED> instruction: 0x0001a8b0
    975c:	andeq	r0, r0, r8, ror #3
    9760:	andeq	r7, r0, r0, rrx
    9764:	andeq	r7, r0, r4, asr #32
    9768:	andeq	sl, r1, r2, asr sl
    976c:	andeq	r0, r0, ip, lsl r2
    9770:	andeq	r7, r0, r8, lsr r0
    9774:	andeq	r7, r0, ip, lsr r2
    9778:	andeq	r0, r0, r5, asr #8
    977c:	andeq	r0, r0, r0, ror r2
    9780:	andeq	r1, r0, sp, ror #13
    9784:	andeq	r1, r0, r1, lsr #12
    9788:	ldrdeq	r0, [r0], -r8
    978c:	andeq	r0, r0, r4, asr #3
    9790:	andeq	r0, r0, r8, lsl r2
    9794:	andeq	r1, r0, fp, asr #12
    9798:	andeq	r1, r0, r9, ror #10
    979c:	andeq	r0, r0, r3, lsl r3
    97a0:	andeq	r0, r0, sp, ror #5
    97a4:			; <UNDEFINED> instruction: 0xfffff97b
    97a8:	andeq	r0, r0, ip, asr #3
    97ac:	andeq	fp, r1, r4, lsl r8
    97b0:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    97b4:	andeq	fp, r1, ip, ror #15
    97b8:	andeq	r7, r0, r2, lsl r1
    97bc:	andeq	r0, r0, r1, asr #4
    97c0:	ldrdeq	r6, [r0], -r8
    97c4:	muleq	r0, lr, lr
    97c8:	andeq	r6, r0, r0, ror #28
    97cc:	andeq	r0, r0, r4, asr #4
    97d0:	andeq	r7, r0, r4, lsl #1
    97d4:	andeq	r6, r0, lr, lsr #30
    97d8:	andeq	r0, r0, r0, lsr r2
    97dc:	andeq	r6, r0, lr, lsr #27
    97e0:	andeq	r6, r0, r0, ror sp
    97e4:	andeq	r6, r0, r6, asr #28
    97e8:	andeq	r6, r0, r6, ror #28
    97ec:	andeq	r6, r0, r2, lsl #31
    97f0:	andeq	r6, r0, r8, ror #24
    97f4:	andeq	r6, r0, ip, asr #30
    97f8:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    97fc:	muleq	r0, r4, ip
    9800:	ldrdeq	r6, [r0], -r0
    9804:	andeq	r6, r0, ip, lsl #31
    9808:	muleq	r0, r8, ip
    980c:	andeq	r6, r0, ip, lsr #28
    9810:	andeq	r6, r0, r8, ror lr
    9814:	ldrdgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    9818:	blmi	652020 <strspn@plt+0x64de28>
    981c:	ldrlt	r4, [r0, #-1276]	; 0xfffffb04
    9820:			; <UNDEFINED> instruction: 0xf85cb082
    9824:	strmi	r3, [ip], -r3
    9828:	ldmdavs	fp, {r0, r3, r5, r6, r9, sl, lr}
    982c:			; <UNDEFINED> instruction: 0xf04f9301
    9830:			; <UNDEFINED> instruction: 0xf7fa0300
    9834:	blls	447e4 <strspn@plt+0x405ec>
    9838:	ldmdavc	r8, {r1, r9, sl, lr}
    983c:	bcs	37ec4 <strspn@plt+0x33ccc>
    9840:	blle	2bd874 <strspn@plt+0x2b967c>
    9844:	bmi	3e18d4 <strspn@plt+0x3dd6dc>
    9848:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    984c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9850:	subsmi	r9, sl, r1, lsl #22
    9854:	andlt	sp, r2, pc, lsl #2
    9858:	stmdbmi	fp, {r4, r8, sl, fp, ip, sp, pc}
    985c:	andcs	r2, r0, r5, lsl #4
    9860:			; <UNDEFINED> instruction: 0xf7fa4479
    9864:	strb	lr, [lr, r4, lsl #22]!
    9868:	andcs	r4, r5, #8, 18	; 0x20000
    986c:	ldrbtmi	r2, [r9], #-0
    9870:	b	fff47860 <strspn@plt+0xfff43668>
    9874:			; <UNDEFINED> instruction: 0xf7fae7e7
    9878:	svclt	0x0000eb0c
    987c:	andeq	sl, r1, ip, ror #10
    9880:			; <UNDEFINED> instruction: 0x000001b8
    9884:	andeq	sl, r1, lr, lsr r5
    9888:			; <UNDEFINED> instruction: 0x00006eb0
    988c:	andeq	r6, r0, r2, lsl #29
    9890:	blcs	fe847c14 <strspn@plt+0xfe843a1c>
    9894:	svcmi	0x00f0e92d
    9898:			; <UNDEFINED> instruction: 0xf8df447a
    989c:	umulllt	r8, r5, ip, fp
    98a0:	stmdbcc	r0, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
    98a4:	movwcc	r4, #5368	; 0x14f8
    98a8:	strbmi	r6, [fp, #-19]	; 0xffffffed
    98ac:	adcshi	pc, pc, r0, lsl #5
    98b0:	blne	fe247c34 <strspn@plt+0xfe243a3c>
    98b4:	ldrmi	r4, [r8], -ip, asr #12
    98b8:	ldrbtmi	r4, [r9], #-1557	; 0xfffff9eb
    98bc:			; <UNDEFINED> instruction: 0xf8df9101
    98c0:	ldrbtmi	r1, [r9], #-2944	; 0xfffff480
    98c4:			; <UNDEFINED> instruction: 0xf8df9102
    98c8:	ldrbtmi	r1, [r9], #-2940	; 0xfffff484
    98cc:	stmiavs	sl!, {r8, ip, pc}
    98d0:	streq	lr, [r0], r2, lsl #22
    98d4:	eorcc	pc, r0, r2, asr r8	; <UNPREDICTABLE>
    98d8:			; <UNDEFINED> instruction: 0xf027781f
    98dc:	stmdbcc	r1, {r5, r8}^
    98e0:	vmul.i8	d18, d0, d9
    98e4:			; <UNDEFINED> instruction: 0xf1a78124
    98e8:	svccs	0x002b0130
    98ec:	stmdbcs	r9, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    98f0:			; <UNDEFINED> instruction: 0x2101bf94
    98f4:	stmdble	r0!, {r8, sp}
    98f8:	tstle	r4, sp, lsr #30
    98fc:	mulls	r1, r3, r8
    9900:	streq	pc, [r0, -r9, lsr #32]!
    9904:	svccs	0x00193f41
    9908:	addshi	pc, r3, r0, asr #4
    990c:	eorseq	pc, r0, #1073741866	; 0x4000002a
    9910:	ldmdble	r2, {r0, r3, r9, fp, sp}
    9914:	svceq	0x002df1b9
    9918:	ldmvc	fp, {r0, r2, r8, ip, lr, pc}
    991c:	nopeq	{35}	; 0x23
    9920:	blcs	65862c <strspn@plt+0x654434>
    9924:			; <UNDEFINED> instruction: 0xf8dfd972
    9928:	andcs	r1, r5, #32, 22	; 0x8000
    992c:	ldrbtmi	r2, [r9], #-0
    9930:	pop	{r0, r2, ip, sp, pc}
    9934:			; <UNDEFINED> instruction: 0xf7fa4ff0
    9938:			; <UNDEFINED> instruction: 0xf8dfba97
    993c:	bne	890584 <strspn@plt+0x88c38c>
    9940:	bl	347cc4 <strspn@plt+0x343acc>
    9944:	movwls	r2, #12304	; 0x3010
    9948:			; <UNDEFINED> instruction: 0xf8580197
    994c:	ldrbtmi	r3, [lr], #1
    9950:	stceq	0, cr15, [r1], {79}	; 0x4f
    9954:	blcc	5d64 <strspn@plt+0x1b6c>
    9958:			; <UNDEFINED> instruction: 0xf8ce1e61
    995c:			; <UNDEFINED> instruction: 0xf8c31000
    9960:			; <UNDEFINED> instruction: 0xf7fac000
    9964:	pkhbtmi	lr, r2, r6, lsl #22
    9968:			; <UNDEFINED> instruction: 0xf7fa4638
    996c:	movwcs	lr, #2834	; 0xb12
    9970:	andcc	pc, r8, sl, asr #17
    9974:	andscs	r4, r0, r1, lsl #12
    9978:	andne	pc, r4, sl, asr #17
    997c:	bl	24796c <strspn@plt+0x243774>
    9980:	ldrtmi	r4, [r8], -r1, lsl #13
    9984:	bl	147974 <strspn@plt+0x14377c>
    9988:			; <UNDEFINED> instruction: 0xf8c92300
    998c:	strmi	r3, [r1], -r8
    9990:			; <UNDEFINED> instruction: 0xf8c92010
    9994:			; <UNDEFINED> instruction: 0xf7fa1004
    9998:			; <UNDEFINED> instruction: 0x4601eafc
    999c:			; <UNDEFINED> instruction: 0x460f4638
    99a0:	b	ffdc7990 <strspn@plt+0xffdc3798>
    99a4:	stmib	r7, {r8, r9, sp}^
    99a8:	blls	ca5b4 <strspn@plt+0xc63bc>
    99ac:	stmdavc	r3, {r3, r4, r9, sl, lr}
    99b0:	andsle	r2, sp, fp, lsr #22
    99b4:	svclt	0x00092b2d
    99b8:	ldmib	sl, {r0, ip, sp}^
    99bc:			; <UNDEFINED> instruction: 0xf8d91301
    99c0:			; <UNDEFINED> instruction: 0xf8d93008
    99c4:	svclt	0x00151004
    99c8:	mrrcne	12, 5, r1, sl, cr10
    99cc:	andcs	pc, r8, sl, asr #17
    99d0:	andcs	pc, r8, r9, asr #17
    99d4:	orrne	lr, r3, r1, lsl #22
    99d8:			; <UNDEFINED> instruction: 0xff1cf7ff
    99dc:			; <UNDEFINED> instruction: 0xf1bbb998
    99e0:			; <UNDEFINED> instruction: 0xf0c00b01
    99e4:			; <UNDEFINED> instruction: 0xf85680b6
    99e8:	stmdavc	r3, {r2, r8, r9, sl, fp}
    99ec:	mvnle	r2, fp, lsr #22
    99f0:			; <UNDEFINED> instruction: 0x300168bb
    99f4:	mrrcne	8, 7, r6, sl, cr9
    99f8:	bl	61ce8 <strspn@plt+0x5daf0>
    99fc:			; <UNDEFINED> instruction: 0xf7ff1183
    9a00:	stmdacs	r0, {r0, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    9a04:	andlt	sp, r5, fp, ror #1
    9a08:	svchi	0x00f0e8bd
    9a0c:	stc2	7, cr15, [r2], #-1020	; 0xfffffc04
    9a10:	mvnsle	r2, r0, lsl #16
    9a14:	bcc	f47d98 <strspn@plt+0xf43ba0>
    9a18:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    9a1c:			; <UNDEFINED> instruction: 0xf8df3001
    9a20:	ldrbtmi	r3, [fp], #-2616	; 0xfffff5c8
    9a24:	andsvs	r6, r8, ip, asr r8
    9a28:			; <UNDEFINED> instruction: 0xf73f4284
    9a2c:	andcs	sl, r0, r0, asr pc
    9a30:	stmdbvs	r8!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    9a34:			; <UNDEFINED> instruction: 0xf0002800
    9a38:			; <UNDEFINED> instruction: 0xf8df80f3
    9a3c:	tstcs	r1, r0, lsl sl
    9a40:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    9a44:	ldmdavc	sl, {r0, r4, sp, lr}
    9a48:	svclt	0x00042a2d
    9a4c:	movwcc	r4, #5657	; 0x1619
    9a50:	stmdals	r1, {r0, r1, r2, r3, ip, lr, pc}
    9a54:			; <UNDEFINED> instruction: 0xf8df1e59
    9a58:	sbcvs	r2, r1, r4, lsl #20
    9a5c:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    9a60:	ldmdavs	r0, {r2, r8, fp, sp, lr}
    9a64:	andseq	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
    9a68:	adcshi	pc, sp, r0
    9a6c:			; <UNDEFINED> instruction: 0xf0002c00
    9a70:			; <UNDEFINED> instruction: 0xf8df80b2
    9a74:	stmdavc	sl, {r2, r3, r5, r6, r7, r8, fp}^
    9a78:	sbcvs	r4, r3, r8, ror r4
    9a7c:			; <UNDEFINED> instruction: 0xf0002a00
    9a80:			; <UNDEFINED> instruction: 0xf8df86a0
    9a84:	vmlsls.f16	s8, s1, s1	; <UNPREDICTABLE>
    9a88:	bcc	b5ac80 <strspn@plt+0xb56a88>
    9a8c:	vpmax.s8	q1, q0, <illegal reg q5.5>
    9a90:	ldm	pc, {r1, r3, r4, r5, r8, pc}^	; <UNPREDICTABLE>
    9a94:	mvneq	pc, r2, lsl r0	; <UNPREDICTABLE>
    9a98:	teqeq	r8, r8, lsr r1
    9a9c:	cmpeq	r0, r0, asr #2
    9aa0:	cmpeq	r0, r0, asr #2
    9aa4:	cmpeq	r0, r0, asr #2
    9aa8:	cmpeq	r0, r0, asr #2
    9aac:	cmpeq	r0, r0, asr #2
    9ab0:	teqeq	r8, r8, lsr r1
    9ab4:	teqeq	r8, r8, lsr r1
    9ab8:	teqeq	r8, r8, lsr r1
    9abc:	teqeq	r8, r8, lsr r1
    9ac0:	teqeq	r8, r8, lsr r1
    9ac4:	teqeq	r8, r8, lsr r1
    9ac8:	teqeq	r8, r8, lsr r1
    9acc:	teqeq	r8, r2, asr #3
    9ad0:	teqeq	r8, r8, lsr r1
    9ad4:	adcseq	r0, r2, fp, asr #3
    9ad8:	orrseq	r0, r2, r8, lsr r1
    9adc:	teqeq	r8, r8, lsr r1
    9ae0:	cmneq	pc, r8, lsr r1	; <UNPREDICTABLE>
    9ae4:	subeq	r0, r6, #-2147483619	; 0x8000001d
    9ae8:	rsbseq	r0, r5, #-268435451	; 0xf0000005
    9aec:	teqeq	r8, sp, ror r2
    9af0:	teqeq	r8, r6, lsl #5
    9af4:	teqeq	r8, r8, lsr r1
    9af8:	teqeq	r8, r8, lsr r1
    9afc:			; <UNDEFINED> instruction: 0x01ab0138
    9b00:			; <UNDEFINED> instruction: 0x01b40138
    9b04:			; <UNDEFINED> instruction: 0x01bb0138
    9b08:	rsceq	r0, r1, #164, 2	; 0x29
    9b0c:	teqeq	r8, r5, lsl #6
    9b10:	rscseq	r0, r3, #-1610612722	; 0xa000000e
    9b14:	andeq	r0, r0, #-1073741763	; 0xc000003d
    9b18:	sbceq	r0, pc, #268435457	; 0x10000001
    9b1c:	adcseq	r0, r8, #-268435448	; 0xf0000008
    9b20:	adceq	r0, pc, #168, 4	; 0x8000000a
    9b24:	eorseq	r0, r4, #-805306367	; 0xd0000001
    9b28:	mvneq	r0, sp, lsr r2
    9b2c:	stmdbvs	r8!, {r1, r2, r3, r5, r6, r7, r8}
    9b30:	eorsle	r2, fp, r0, lsl #16
    9b34:	stmdbcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9b38:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    9b3c:			; <UNDEFINED> instruction: 0xf0126812
    9b40:			; <UNDEFINED> instruction: 0xf47f0210
    9b44:			; <UNDEFINED> instruction: 0xf8dfaf7a
    9b48:	ldrmi	r1, [r0], -r0, lsr #18
    9b4c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    9b50:			; <UNDEFINED> instruction: 0xf8dae6ee
    9b54:	cmplt	fp, r8
    9b58:	ldmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9b5c:			; <UNDEFINED> instruction: 0xf858220a
    9b60:			; <UNDEFINED> instruction: 0xf8ca3003
    9b64:	ldmdavs	sl, {r2, r3, sp}
    9b68:	andge	pc, r0, r3, asr #17
    9b6c:	andcs	pc, r0, sl, asr #17
    9b70:	ldrdcc	pc, [r8], -r9
    9b74:			; <UNDEFINED> instruction: 0xf8dfb15b
    9b78:	andcs	r3, r9, #244, 16	; 0xf40000
    9b7c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9b80:	andcs	pc, ip, r9, asr #17
    9b84:			; <UNDEFINED> instruction: 0xf8c3681a
    9b88:			; <UNDEFINED> instruction: 0xf8c99000
    9b8c:	ldmvs	fp!, {sp}
    9b90:	blcs	1b418 <strspn@plt+0x17220>
    9b94:	svcge	0x0043f43f
    9b98:	ldmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    9b9c:			; <UNDEFINED> instruction: 0xf858220c
    9ba0:	rscsvs	r3, sl, r3
    9ba4:	andsvs	r6, pc, sl, lsl r8	; <UNPREDICTABLE>
    9ba8:			; <UNDEFINED> instruction: 0xe738603a
    9bac:	ldmcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9bb0:			; <UNDEFINED> instruction: 0xf8582101
    9bb4:	rscvs	r2, fp, r2
    9bb8:	ldmdavc	sl, {r0, r4, sp, lr}
    9bbc:			; <UNDEFINED> instruction: 0xf0002a2d
    9bc0:			; <UNDEFINED> instruction: 0xf8df80d2
    9bc4:	mrcne	8, 2, r2, cr9, cr8, {4}
    9bc8:			; <UNDEFINED> instruction: 0xf85860e9
    9bcc:	ldmdavs	r2, {r1, sp}
    9bd0:			; <UNDEFINED> instruction: 0xf57f06d2
    9bd4:			; <UNDEFINED> instruction: 0xf8dfaf4e
    9bd8:	andcs	r1, r5, #152, 16	; 0x980000
    9bdc:	ldrbtmi	r2, [r9], #-0
    9be0:	stmdb	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9be4:	stccs	7, cr14, [r0], {20}
    9be8:	svcge	0x0043f43f
    9bec:	stmne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9bf0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    9bf4:	ldmdb	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9bf8:			; <UNDEFINED> instruction: 0xf8dfe70a
    9bfc:			; <UNDEFINED> instruction: 0xf858387c
    9c00:	ldmdavs	r3, {r0, r1, sp}
    9c04:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    9c08:	ldmvs	r1!, {r0, r1, r4, sp, lr}^
    9c0c:	rscsvs	r1, r3, fp, asr #24
    9c10:	bcs	27d40 <strspn@plt+0x23b48>
    9c14:	svcge	0x0039f47f
    9c18:	ldmdavs	r8, {r8, r9, fp, ip, pc}
    9c1c:	ldrbt	r3, [lr], r1
    9c20:	rscvs	r3, fp, r1, lsl #6
    9c24:	svceq	0x0000f1b9
    9c28:	strthi	pc, [lr], -r0
    9c2c:	stmdaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    9c30:			; <UNDEFINED> instruction: 0xf8df468b
    9c34:			; <UNDEFINED> instruction: 0xf04fe828
    9c38:	stmdbvs	lr!, {r0, r2, r4, r5, r6, sl, fp}^
    9c3c:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    9c40:	andvc	pc, lr, r8, asr r8	; <UNPREDICTABLE>
    9c44:	ldmdavs	r8!, {r0, r1, ip, pc}
    9c48:			; <UNDEFINED> instruction: 0xf4009f03
    9c4c:	vst1.32	{d6-d7}, [r0], r0
    9c50:	ldmdavs	pc!, {r9, sl, fp, sp, lr}	; <UNPREDICTABLE>
    9c54:			; <UNDEFINED> instruction: 0x46924650
    9c58:	strls	r4, [r3, -sl, asr #12]
    9c5c:	pusheq	{r1, r5, r7, r8, ip, sp, lr, pc}
    9c60:			; <UNDEFINED> instruction: 0xf1b91e5a
    9c64:	stmdale	ip!, {r2, r3, r6, r8, r9, sl, fp}^
    9c68:			; <UNDEFINED> instruction: 0xf019e8df
    9c6c:	rsbeq	r0, fp, r2, asr #5
    9c70:	rsbeq	r0, fp, fp, rrx
    9c74:	rsbeq	r0, fp, fp, rrx
    9c78:	rsbeq	r0, fp, fp, rrx
    9c7c:	rsbeq	r0, fp, fp, rrx
    9c80:	rsbeq	r0, fp, fp, rrx
    9c84:	rsbeq	r0, fp, fp, rrx
    9c88:	rsbeq	r0, fp, fp, rrx
    9c8c:	rsbeq	r0, fp, fp, rrx
    9c90:	rsbeq	r0, fp, fp, rrx
    9c94:	rsbeq	r0, fp, r7, asr #4
    9c98:	rsbeq	r0, fp, r1, lsr #5
    9c9c:	addeq	r0, r9, #107	; 0x6b
    9ca0:	rsbeq	r0, r2, #104, 4	; 0x80000006
    9ca4:	rsbeq	r0, fp, fp, rrx
    9ca8:	subseq	r0, r8, #107	; 0x6b
    9cac:	strbteq	r0, [sp], #556	; 0x22c
    9cb0:	strbeq	r0, [r9], #1235	; 0x4d3
    9cb4:	rsbeq	r0, fp, fp, rrx
    9cb8:	ldrteq	r0, [pc], #107	; 9cc0 <strspn@plt+0x5ac8>
    9cbc:	ldrbteq	r0, [r3], #1297	; 0x511
    9cc0:	rsbeq	r0, fp, fp, rrx
    9cc4:	eoreq	r0, ip, #107	; 0x6b
    9cc8:	rsbeq	r0, fp, fp, rrx
    9ccc:	rsbeq	r0, fp, fp, rrx
    9cd0:	rsbeq	r0, fp, fp, rrx
    9cd4:	strhteq	r0, [fp], #-57	; 0xffffffc7
    9cd8:	ldrteq	r0, [r5], #943	; 0x3af
    9cdc:	strteq	r0, [r5], #583	; 0x247
    9ce0:	rsbeq	r0, fp, r2, asr #6
    9ce4:	teqeq	r4, #107	; 0x6b
    9ce8:	movweq	r0, #61547	; 0xf06b
    9cec:	rsbeq	r0, fp, r5, lsl #6
    9cf0:	rsceq	r0, r4, #1677721600	; 0x64000000
    9cf4:	rsbeq	r0, fp, r6, lsl #9
    9cf8:	orreq	r0, lr, #201326595	; 0xc000003
    9cfc:	rsbeq	r0, fp, sp, ror #6
    9d00:	sbcseq	r0, r3, #268435470	; 0x1000000e
    9d04:			; <UNDEFINED> instruction: 0xf8df024e
    9d08:	andcs	r1, r5, #120, 14	; 0x1e00000
    9d0c:	ldrbtmi	r2, [r9], #-0
    9d10:	stmia	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9d14:			; <UNDEFINED> instruction: 0xf8dfe67c
    9d18:	ldrmi	r1, [r8], -ip, ror #14
    9d1c:			; <UNDEFINED> instruction: 0xf7ff4479
    9d20:	stmdacs	r0, {r0, r1, r6, r7, r8, fp, ip, sp, lr, pc}
    9d24:	mcrge	4, 3, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    9d28:	smmlscc	ip, pc, r8, pc	; <UNPREDICTABLE>
    9d2c:			; <UNDEFINED> instruction: 0xf8df210a
    9d30:	ldrbtmi	r2, [fp], #-1852	; 0xfffff8c4
    9d34:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    9d38:	ldmdavs	r3, {r3, r4, fp, sp, lr}
    9d3c:	sbcsvs	r3, r9, r1
    9d40:	stmdbcs	r0, {r0, r2, r3, r5, r6, r9, sl, sp, lr, pc}
    9d44:	ldrbthi	pc, [r9], #64	; 0x40	; <UNPREDICTABLE>
    9d48:	svceq	0x0000f1bb
    9d4c:			; <UNDEFINED> instruction: 0xf8dfd003
    9d50:	ldrbtmi	r2, [sl], #-1852	; 0xfffff8c4
    9d54:			; <UNDEFINED> instruction: 0xf8df60d3
    9d58:	andcs	r1, r5, #56, 14	; 0xe00000
    9d5c:	ldrbtmi	r2, [r9], #-0
    9d60:	stm	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9d64:			; <UNDEFINED> instruction: 0xf8dfe654
    9d68:	andcs	r1, r5, #44, 14	; 0xb00000
    9d6c:			; <UNDEFINED> instruction: 0xf7fa4479
    9d70:			; <UNDEFINED> instruction: 0xe64de87e
    9d74:			; <UNDEFINED> instruction: 0x3720f8df
    9d78:			; <UNDEFINED> instruction: 0xf8582201
    9d7c:	andsvs	r3, sl, r3
    9d80:	andscs	lr, r0, r3, asr #14
    9d84:	stmdb	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9d88:	subcs	r4, r0, r7, lsl #12
    9d8c:	stmdb	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9d90:			; <UNDEFINED> instruction: 0x3708f8df
    9d94:			; <UNDEFINED> instruction: 0xf8df220b
    9d98:	ldrsbtvs	r1, [r8], #-100	; 0xffffff9c
    9d9c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9da0:	andcs	r6, r1, #250	; 0xfa
    9da4:	ldmib	r3, {r1, r3, r4, r5, r7, sp, lr}^
    9da8:	stmib	r0, {r8, r9, sp}^
    9dac:			; <UNDEFINED> instruction: 0xf8582300
    9db0:	ldmdavs	sl, {r0, ip, sp}
    9db4:	eorsvs	r6, sl, pc, lsl r0
    9db8:	stmvc	fp, {r0, r1, r2, r5, r8, r9, sl, sp, lr, pc}
    9dbc:	blcs	161cc <strspn@plt+0x11fd4>
    9dc0:	ldrbhi	pc, [r4], #64	; 0x40	; <UNPREDICTABLE>
    9dc4:	blx	447dc8 <strspn@plt+0x443bd0>
    9dc8:	stmdacs	r0, {r0, r9, sl, lr}
    9dcc:	strbhi	pc, [lr], #64	; 0x40	; <UNPREDICTABLE>
    9dd0:			; <UNDEFINED> instruction: 0x16ccf8df
    9dd4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    9dd8:	stmda	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9ddc:			; <UNDEFINED> instruction: 0xf8dfe618
    9de0:	rsbcs	r3, r2, #196, 12	; 0xc400000
    9de4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9de8:	smlad	lr, sl, r0, r6
    9dec:	ssatcc	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    9df0:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9df4:			; <UNDEFINED> instruction: 0xf0436813
    9df8:	andsvs	r0, r3, r0, lsl r3
    9dfc:			; <UNDEFINED> instruction: 0xf8dfe705
    9e00:	andcs	r3, r1, #172, 12	; 0xac00000
    9e04:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9e08:	usat	r6, #30, sl
    9e0c:	ssatcc	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    9e10:			; <UNDEFINED> instruction: 0xf8582201
    9e14:	andsvs	r3, sl, r3
    9e18:			; <UNDEFINED> instruction: 0xf8dfe6f7
    9e1c:			; <UNDEFINED> instruction: 0xf858365c
    9e20:	ldmdavs	r3, {r0, r1, sp}
    9e24:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    9e28:	usat	r6, #14, r3
    9e2c:	pkhtbcc	pc, r4, pc, asr #17	; <UNPREDICTABLE>
    9e30:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    9e34:			; <UNDEFINED> instruction: 0xf0402a02
    9e38:	ldmvs	fp, {r0, r3, r7, sl, pc}
    9e3c:	ldmdavc	sl, {r0, r1, r3, r4, r6, fp, sp, lr}
    9e40:			; <UNDEFINED> instruction: 0xf0402a4c
    9e44:	ldmdavc	ip, {r0, r1, r7, sl, pc}^
    9e48:			; <UNDEFINED> instruction: 0xf0402c00
    9e4c:			; <UNDEFINED> instruction: 0xf7fe847f
    9e50:			; <UNDEFINED> instruction: 0x4620fcf7
    9e54:	ldm	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9e58:			; <UNDEFINED> instruction: 0x165cf8df
    9e5c:	andcs	r2, r0, r5, lsl #4
    9e60:			; <UNDEFINED> instruction: 0xf7fa4479
    9e64:	ldrb	lr, [r3, #2052]	; 0x804
    9e68:	ldmdbvs	r3, {r1, r9, fp, ip, pc}^
    9e6c:	cmpvs	r3, r1, lsl #6
    9e70:			; <UNDEFINED> instruction: 0xf8dfe6cb
    9e74:			; <UNDEFINED> instruction: 0xf8583634
    9e78:	ldmdavs	r3, {r0, r1, sp}
    9e7c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    9e80:			; <UNDEFINED> instruction: 0xe6c26013
    9e84:			; <UNDEFINED> instruction: 0x3634f8df
    9e88:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9e8c:			; <UNDEFINED> instruction: 0xf0436813
    9e90:	andsvs	r0, r3, r0, lsl r3
    9e94:			; <UNDEFINED> instruction: 0xf8dfe6b9
    9e98:			; <UNDEFINED> instruction: 0xf85835c4
    9e9c:	ldmdavs	fp, {r0, r1, ip, sp}
    9ea0:			; <UNDEFINED> instruction: 0xf1400658
    9ea4:			; <UNDEFINED> instruction: 0xf8df8481
    9ea8:			; <UNDEFINED> instruction: 0xf8583614
    9eac:	ldmdavs	r3, {r0, r1, sp}
    9eb0:	movwvc	pc, #1091	; 0x443	; <UNPREDICTABLE>
    9eb4:	ssat	r6, #9, r3
    9eb8:			; <UNDEFINED> instruction: 0x2604f8df
    9ebc:			; <UNDEFINED> instruction: 0xf8df2101
    9ec0:			; <UNDEFINED> instruction: 0xf8583604
    9ec4:	andsvs	r2, r1, r2
    9ec8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9ecc:			; <UNDEFINED> instruction: 0xe69c6019
    9ed0:	stcne	8, cr7, [r8], {139}	; 0x8b
    9ed4:			; <UNDEFINED> instruction: 0xf7ffb923
    9ed8:	stmdacs	r0, {r0, r1, r2, r7, r8, fp, ip, sp, lr, pc}
    9edc:	ldrhi	pc, [r9], #0
    9ee0:	strbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    9ee4:			; <UNDEFINED> instruction: 0xf7ff4479
    9ee8:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9eec:	cfstrsge	mvf15, [fp, #508]	; 0x1fc
    9ef0:	ldrbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    9ef4:			; <UNDEFINED> instruction: 0xf8df210b
    9ef8:	ldrbtmi	r2, [fp], #-1396	; 0xfffffa8c
    9efc:			; <UNDEFINED> instruction: 0xf8dfe71a
    9f00:			; <UNDEFINED> instruction: 0xf85835bc
    9f04:	ldmdavs	r3, {r0, r1, sp}
    9f08:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    9f0c:			; <UNDEFINED> instruction: 0xe67c6013
    9f10:	strcc	pc, [r8, #2271]!	; 0x8df
    9f14:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9f18:			; <UNDEFINED> instruction: 0xf0436813
    9f1c:	andsvs	r0, r3, r0, lsl #7
    9f20:	stmvc	fp, {r0, r1, r4, r5, r6, r9, sl, sp, lr, pc}
    9f24:	stmdblt	fp!, {r1, r8, ip, sp}
    9f28:			; <UNDEFINED> instruction: 0xf95ef7ff
    9f2c:	stmdacs	r0, {r0, r9, sl, lr}
    9f30:	ldrbhi	pc, [r2], #-0	; <UNPREDICTABLE>
    9f34:			; <UNDEFINED> instruction: 0xf8df4608
    9f38:	ldrbtmi	r1, [r9], #-1432	; 0xfffffa68
    9f3c:			; <UNDEFINED> instruction: 0xf8b4f7ff
    9f40:			; <UNDEFINED> instruction: 0xf47f2800
    9f44:			; <UNDEFINED> instruction: 0xf8dfad60
    9f48:	smlabbcs	r2, ip, r5, r3
    9f4c:	ldrcs	pc, [ip, #-2271]	; 0xfffff721
    9f50:	uxtb	r4, fp, ror #8
    9f54:	strcc	pc, [r0, #2271]	; 0x8df
    9f58:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    9f5c:			; <UNDEFINED> instruction: 0xf0402a02
    9f60:	ldmvs	fp, {r0, r2, r3, r4, r5, r6, r7, r8, r9, pc}
    9f64:	ldmdavc	sl, {r0, r1, r3, r4, r6, fp, sp, lr}
    9f68:			; <UNDEFINED> instruction: 0xf0402a56
    9f6c:	ldmdavc	fp, {r0, r1, r2, r4, r5, r6, r7, r8, r9, pc}^
    9f70:			; <UNDEFINED> instruction: 0xf0402b00
    9f74:			; <UNDEFINED> instruction: 0xf7ff83f3
    9f78:	andcs	pc, r0, r3, lsl r9	; <UNPREDICTABLE>
    9f7c:	ldmda	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9f80:	ldrbne	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    9f84:	andcs	r2, r0, r5, lsl #4
    9f88:			; <UNDEFINED> instruction: 0xf7f94479
    9f8c:	ldr	lr, [pc, #-3952]!	; 9024 <strspn@plt+0x4e2c>
    9f90:	strcc	pc, [r8, #-2271]!	; 0xfffff721
    9f94:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9f98:	vst2.8	{d22-d23}, [r3 :64], r3
    9f9c:	andsvs	r7, r3, r0, lsl #7
    9fa0:			; <UNDEFINED> instruction: 0xf8dfe633
    9fa4:			; <UNDEFINED> instruction: 0xf858353c
    9fa8:	ldmdavs	r3, {r0, r1, sp}
    9fac:	nopeq	{67}	; 0x43
    9fb0:			; <UNDEFINED> instruction: 0xe62a6013
    9fb4:	smlabbcc	r2, fp, r8, r7
    9fb8:			; <UNDEFINED> instruction: 0xf7ffb92b
    9fbc:			; <UNDEFINED> instruction: 0x4601f915
    9fc0:			; <UNDEFINED> instruction: 0xf0002800
    9fc4:	strmi	r8, [r8], -r2, lsl #8
    9fc8:	ldrne	pc, [r8, #-2271]	; 0xfffff721
    9fcc:			; <UNDEFINED> instruction: 0xf7ff4479
    9fd0:	stmdacs	r0, {r0, r1, r3, r5, r6, fp, ip, sp, lr, pc}
    9fd4:	cfldrsge	mvf15, [r7, #-508]	; 0xfffffe04
    9fd8:	strcc	pc, [ip, #-2271]	; 0xfffff721
    9fdc:			; <UNDEFINED> instruction: 0xf8df210a
    9fe0:	ldrbtmi	r2, [fp], #-1164	; 0xfffffb74
    9fe4:			; <UNDEFINED> instruction: 0xf8dfe6a6
    9fe8:	andcs	r3, r1, #4, 10	; 0x1000000
    9fec:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9ff0:			; <UNDEFINED> instruction: 0xe60a601a
    9ff4:	strbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    9ff8:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9ffc:			; <UNDEFINED> instruction: 0xf0436813
    a000:	andsvs	r0, r3, r0, lsr #6
    a004:	stmvc	fp, {r0, r9, sl, sp, lr, pc}
    a008:	stmdblt	r3!, {r3, r7, sl, fp, ip}
    a00c:			; <UNDEFINED> instruction: 0xf8ecf7ff
    a010:			; <UNDEFINED> instruction: 0xf0002800
    a014:			; <UNDEFINED> instruction: 0xf8df83d2
    a018:	ldrbtmi	r1, [r9], #-1240	; 0xfffffb28
    a01c:			; <UNDEFINED> instruction: 0xf844f7ff
    a020:			; <UNDEFINED> instruction: 0xf47f2800
    a024:			; <UNDEFINED> instruction: 0xf8dfacf0
    a028:	smlabtcs	pc, ip, r4, r3	; <UNPREDICTABLE>
    a02c:	ldrtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    a030:			; <UNDEFINED> instruction: 0xe67f447b
    a034:	smlabbcc	r2, fp, r8, r7
    a038:			; <UNDEFINED> instruction: 0xf0402b00
    a03c:			; <UNDEFINED> instruction: 0xf7ff83a1
    a040:			; <UNDEFINED> instruction: 0x4601f8d3
    a044:			; <UNDEFINED> instruction: 0xf0402800
    a048:			; <UNDEFINED> instruction: 0xf8df839b
    a04c:	andcs	r1, r5, #172, 8	; 0xac000000
    a050:			; <UNDEFINED> instruction: 0xf7f94479
    a054:	ldrb	lr, [fp], #3852	; 0xf0c
    a058:	strbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    a05c:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    a060:			; <UNDEFINED> instruction: 0xf0436813
    a064:	andsvs	r0, r3, r2, lsl #6
    a068:			; <UNDEFINED> instruction: 0xf8dfe5cf
    a06c:			; <UNDEFINED> instruction: 0xf8583450
    a070:	ldmdavs	r3, {r0, r1, sp}
    a074:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    a078:	strb	r6, [r6, #19]
    a07c:	smlabbcc	r2, fp, r8, r7
    a080:			; <UNDEFINED> instruction: 0xf0402b00
    a084:			; <UNDEFINED> instruction: 0xf7ff8387
    a088:	strmi	pc, [r1], -pc, lsr #17
    a08c:			; <UNDEFINED> instruction: 0xf0402800
    a090:			; <UNDEFINED> instruction: 0xf8df8381
    a094:	andcs	r1, r5, #104, 8	; 0x68000000
    a098:			; <UNDEFINED> instruction: 0xf7f94479
    a09c:	ldrt	lr, [r7], #3816	; 0xee8
    a0a0:	ldrbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    a0a4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    a0a8:	bcs	24118 <strspn@plt+0x1ff20>
    a0ac:	ldrthi	pc, [r4], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    a0b0:			; <UNDEFINED> instruction: 0xf8584aea
    a0b4:	ldmdavs	r2, {r1, sp}
    a0b8:	svclt	0x004c0797
    a0bc:	andcs	r2, r1, #536870912	; 0x20000000
    a0c0:	str	r6, [r2, #26]!
    a0c4:	ldrcs	pc, [r8], #-2271	; 0xfffff721
    a0c8:	andls	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    a0cc:	ldrdcs	pc, [r0], -r9
    a0d0:	eoreq	pc, r0, #66	; 0x42
    a0d4:	andcs	pc, r0, r9, asr #17
    a0d8:	svccs	0x0001f813
    a0dc:	bleq	86220 <strspn@plt+0x82028>
    a0e0:			; <UNDEFINED> instruction: 0xf47f2a00
    a0e4:	stmdbcs	r0, {r0, r1, r3, r4, r5, r7, r8, sl, fp, sp, pc}
    a0e8:	ldrhi	pc, [lr], #-64	; 0xffffffc0
    a0ec:	ldrcs	pc, [r4], #-2271	; 0xfffff721
    a0f0:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    a0f4:	ldrdcc	r6, [r1], -r3
    a0f8:			; <UNDEFINED> instruction: 0xf8dfe491
    a0fc:	strcs	r2, [r1, -ip, lsl #8]
    a100:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    a104:			; <UNDEFINED> instruction: 0xe7e76017
    a108:			; <UNDEFINED> instruction: 0xf8584af5
    a10c:			; <UNDEFINED> instruction: 0xf8d99002
    a110:			; <UNDEFINED> instruction: 0xf0422000
    a114:			; <UNDEFINED> instruction: 0xf8c90204
    a118:	ldrb	r2, [sp, r0]
    a11c:			; <UNDEFINED> instruction: 0xf8584ad6
    a120:			; <UNDEFINED> instruction: 0xf8d99002
    a124:			; <UNDEFINED> instruction: 0xf0422000
    a128:			; <UNDEFINED> instruction: 0xf8c90210
    a12c:	ldrb	r2, [r3, r0]
    a130:			; <UNDEFINED> instruction: 0xf8584adc
    a134:			; <UNDEFINED> instruction: 0xf8c22002
    a138:	strb	ip, [sp, r0]
    a13c:	stmdbcs	r0, {r4, r9, sl, lr}
    a140:	rscshi	pc, r3, #64	; 0x40
    a144:	svceq	0x0000f1bb
    a148:	bmi	ffc3e158 <strspn@plt+0xffc39f60>
    a14c:	sbcsvs	r4, r3, sl, ror r4
    a150:	blcs	28364 <strspn@plt+0x2416c>
    a154:	orrhi	pc, r6, #64	; 0x40
    a158:			; <UNDEFINED> instruction: 0xf846f7ff
    a15c:	stmdacs	r0, {r0, r1, r9, sl, lr}
    a160:			; <UNDEFINED> instruction: 0x83a4f000
    a164:	ldrmi	r4, [r8], -sl, ror #19
    a168:			; <UNDEFINED> instruction: 0xf7fe4479
    a16c:	stmdacs	r0, {r0, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    a170:	cfstrdge	mvd15, [r9], {127}	; 0x7f
    a174:	smlattcs	r5, r7, fp, r4
    a178:	ldrbtmi	r4, [fp], #-2748	; 0xfffff544
    a17c:	bmi	ff6438ec <strspn@plt+0xff63f6f4>
    a180:	teqls	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    a184:	orrslt	pc, r0, #14614528	; 0xdf0000
    a188:	andvc	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    a18c:			; <UNDEFINED> instruction: 0xf042683a
    a190:	eorsvs	r0, sl, r0, lsl #5
    a194:	andls	pc, r9, r8, asr r8	; <UNPREDICTABLE>
    a198:			; <UNDEFINED> instruction: 0xf8d92701
    a19c:			; <UNDEFINED> instruction: 0xf0422000
    a1a0:			; <UNDEFINED> instruction: 0xf8c90201
    a1a4:			; <UNDEFINED> instruction: 0xf8582000
    a1a8:	andsvs	r2, r7, fp
    a1ac:			; <UNDEFINED> instruction: 0x4610e794
    a1b0:			; <UNDEFINED> instruction: 0xf0402900
    a1b4:			; <UNDEFINED> instruction: 0xf1bb82be
    a1b8:	andle	r0, r2, r0, lsl #30
    a1bc:	ldrbtmi	r4, [sl], #-2775	; 0xfffff529
    a1c0:	stmvc	r3, {r0, r1, r4, r6, r7, sp, lr}
    a1c4:			; <UNDEFINED> instruction: 0xf0402b00
    a1c8:			; <UNDEFINED> instruction: 0xf7ff834f
    a1cc:	strmi	pc, [r3], -sp, lsl #16
    a1d0:			; <UNDEFINED> instruction: 0xf0002800
    a1d4:	ldmibmi	r2, {r1, r4, r5, r6, r8, r9, pc}^
    a1d8:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    a1dc:			; <UNDEFINED> instruction: 0xff64f7fe
    a1e0:			; <UNDEFINED> instruction: 0xf47f2800
    a1e4:	blmi	ff3f522c <strspn@plt+0xff3f1034>
    a1e8:	bmi	fe812624 <strspn@plt+0xfe80e42c>
    a1ec:	str	r4, [r1, #1147]!	; 0x47b
    a1f0:			; <UNDEFINED> instruction: 0xf0402900
    a1f4:			; <UNDEFINED> instruction: 0xf1bb82a7
    a1f8:	andle	r0, r2, r0, lsl #30
    a1fc:	ldrbtmi	r4, [sl], #-2762	; 0xfffff536
    a200:	stmibmi	sl, {r0, r1, r4, r6, r7, sp, lr}^
    a204:	andcs	r2, r0, r5, lsl #4
    a208:			; <UNDEFINED> instruction: 0xf7f94479
    a20c:			; <UNDEFINED> instruction: 0xf7ffee30
    a210:			; <UNDEFINED> instruction: 0xf1bebbff
    a214:			; <UNDEFINED> instruction: 0xf47f0f00
    a218:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    a21c:	orrhi	pc, r9, #0
    a220:			; <UNDEFINED> instruction: 0x21014abd
    a224:			; <UNDEFINED> instruction: 0xf8583602
    a228:	andsvs	r2, r1, r2
    a22c:			; <UNDEFINED> instruction: 0x3601e754
    a230:	ldrb	r2, [r1, -r1, lsl #2]
    a234:	stmdbcs	r0, {r4, r9, sl, lr}
    a238:	subshi	pc, r3, #64	; 0x40
    a23c:	svceq	0x0000f1bb
    a240:	bmi	feefe250 <strspn@plt+0xfeefa058>
    a244:	sbcsvs	r4, r3, sl, ror r4
    a248:	blcs	2845c <strspn@plt+0x24264>
    a24c:	movwhi	pc, #8256	; 0x2040	; <UNPREDICTABLE>
    a250:			; <UNDEFINED> instruction: 0xffcaf7fe
    a254:	stmdacs	r0, {r0, r1, r9, sl, lr}
    a258:	movthi	pc, #16384	; 0x4000	; <UNPREDICTABLE>
    a25c:			; <UNDEFINED> instruction: 0x461849b5
    a260:			; <UNDEFINED> instruction: 0xf7fe4479
    a264:	stmdacs	r0, {r0, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    a268:	blge	ff38746c <strspn@plt+0xff383274>
    a26c:			; <UNDEFINED> instruction: 0x210a4bb2
    a270:	ldrbtmi	r4, [fp], #-2686	; 0xfffff582
    a274:	bmi	fe0437f4 <strspn@plt+0xfe03f5fc>
    a278:	andls	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    a27c:	ldrdcs	pc, [r0], -r9
    a280:	andeq	pc, r4, #66	; 0x42
    a284:	andcs	pc, r0, r9, asr #17
    a288:	bmi	fe343f28 <strspn@plt+0xfe33fd30>
    a28c:	andls	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    a290:	ldrdcs	pc, [r0], -r9
    a294:	andeq	pc, r4, #66	; 0x42
    a298:	andcs	pc, r0, r9, asr #17
    a29c:			; <UNDEFINED> instruction: 0x4610e71c
    a2a0:			; <UNDEFINED> instruction: 0xf0402900
    a2a4:			; <UNDEFINED> instruction: 0xf1bb8222
    a2a8:	andle	r0, r2, r0, lsl #30
    a2ac:	ldrbtmi	r4, [sl], #-2723	; 0xfffff55d
    a2b0:	stmvc	r3, {r0, r1, r4, r6, r7, sp, lr}
    a2b4:			; <UNDEFINED> instruction: 0xf0402b00
    a2b8:			; <UNDEFINED> instruction: 0xf7fe8296
    a2bc:			; <UNDEFINED> instruction: 0x4603ff95
    a2c0:			; <UNDEFINED> instruction: 0xf0402800
    a2c4:	ldmibmi	lr, {r0, r4, r7, r9, pc}
    a2c8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    a2cc:	stcl	7, cr15, [lr, #996]	; 0x3e4
    a2d0:	bllt	fe7c82d4 <strspn@plt+0xfe7c40dc>
    a2d4:	bcs	30ae8 <strspn@plt+0x2c8f0>
    a2d8:	sbchi	pc, r8, #0
    a2dc:			; <UNDEFINED> instruction: 0xf8584a77
    a2e0:			; <UNDEFINED> instruction: 0xf8d99002
    a2e4:			; <UNDEFINED> instruction: 0xf0422000
    a2e8:			; <UNDEFINED> instruction: 0xf8c90202
    a2ec:	ldrbt	r2, [r3], r0
    a2f0:	stmdbcs	r0, {r4, r9, sl, lr}
    a2f4:	mvnshi	pc, r0, asr #32
    a2f8:	svceq	0x0000f1bb
    a2fc:	bmi	fe47e30c <strspn@plt+0xfe47a114>
    a300:	sbcsvs	r4, r3, sl, ror r4
    a304:	stcne	8, cr7, [r4], {131}	; 0x83
    a308:			; <UNDEFINED> instruction: 0xf7feb92b
    a30c:	strmi	pc, [r4], -sp, ror #30
    a310:			; <UNDEFINED> instruction: 0xf0002800
    a314:	stmibmi	ip, {r2, r6, r7, r9, pc}
    a318:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a31c:	mcr2	7, 6, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    a320:			; <UNDEFINED> instruction: 0xf0002800
    a324:	stmibmi	r9, {r0, r1, r4, r5, r6, r7, r9, pc}
    a328:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a32c:	mrc2	7, 5, pc, cr12, cr14, {7}
    a330:			; <UNDEFINED> instruction: 0xf0002800
    a334:	stmibmi	r6, {r0, r2, r5, r6, r7, r9, pc}
    a338:	andcs	r2, r0, r5, lsl #4
    a33c:			; <UNDEFINED> instruction: 0xf7f94479
    a340:			; <UNDEFINED> instruction: 0xf7ffed96
    a344:	ldrmi	fp, [r0], -r5, ror #22
    a348:			; <UNDEFINED> instruction: 0xf0402900
    a34c:			; <UNDEFINED> instruction: 0xf1bb81de
    a350:	andle	r0, r2, r0, lsl #30
    a354:	ldrbtmi	r4, [sl], #-2687	; 0xfffff581
    a358:	stmvc	r3, {r0, r1, r4, r6, r7, sp, lr}
    a35c:			; <UNDEFINED> instruction: 0xf0402b00
    a360:			; <UNDEFINED> instruction: 0xf7fe827d
    a364:	strmi	pc, [r3], -r1, asr #30
    a368:			; <UNDEFINED> instruction: 0xf0002800
    a36c:	ldmdbmi	sl!, {r0, r2, r3, r5, r7, r9, pc}^
    a370:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    a374:	mrc2	7, 4, pc, cr8, cr14, {7}
    a378:			; <UNDEFINED> instruction: 0xf47f2800
    a37c:	blmi	1df5094 <strspn@plt+0x1df0e9c>
    a380:	bmi	e92790 <strspn@plt+0xe8e598>
    a384:	ldrb	r4, [r5], #1147	; 0x47b
    a388:	stmdbcs	r0, {r4, r9, sl, lr}
    a38c:	bichi	pc, r5, r0, asr #32
    a390:	svceq	0x0000f1bb
    a394:	bmi	1cbe3a4 <strspn@plt+0x1cba1ac>
    a398:	sbcsvs	r4, r3, sl, ror r4
    a39c:	blcs	285b0 <strspn@plt+0x243b8>
    a3a0:	subshi	pc, r6, #64	; 0x40
    a3a4:			; <UNDEFINED> instruction: 0xff20f7fe
    a3a8:	stmdacs	r0, {r0, r1, r9, sl, lr}
    a3ac:	rsbshi	pc, r0, #0
    a3b0:	ldrmi	r4, [r8], -ip, ror #18
    a3b4:			; <UNDEFINED> instruction: 0xf7fe4479
    a3b8:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    a3bc:	blge	9075c0 <strspn@plt+0x9033c8>
    a3c0:	tstcs	fp, r9, ror #22
    a3c4:	ldrbtmi	r4, [fp], #-2601	; 0xfffff5d7
    a3c8:	bmi	11836a0 <strspn@plt+0x117f4a8>
    a3cc:	andls	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    a3d0:	ldrdcs	pc, [r0], -r9
    a3d4:	andeq	pc, r1, #66	; 0x42
    a3d8:	andcs	pc, r0, r9, asr #17
    a3dc:	bmi	cc3dd4 <strspn@plt+0xcbfbdc>
    a3e0:	andls	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    a3e4:	ldrdcs	pc, [r0], -r9
    a3e8:	andeq	pc, r8, #66	; 0x42
    a3ec:	andcs	pc, r0, r9, asr #17
    a3f0:			; <UNDEFINED> instruction: 0x4610e672
    a3f4:			; <UNDEFINED> instruction: 0xf0402900
    a3f8:			; <UNDEFINED> instruction: 0xf1bb818c
    a3fc:	andle	r0, r2, r0, lsl #30
    a400:	ldrbtmi	r4, [sl], #-2650	; 0xfffff5a6
    a404:	stmvc	r3, {r0, r1, r4, r6, r7, sp, lr}
    a408:			; <UNDEFINED> instruction: 0xf0402b00
    a40c:			; <UNDEFINED> instruction: 0xf7fe8225
    a410:	strmi	pc, [r3], -fp, ror #29
    a414:			; <UNDEFINED> instruction: 0xf0002800
    a418:	ldmdbmi	r5, {r2, r3, r5, r6, r9, pc}^
    a41c:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    a420:	mcr2	7, 2, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    a424:			; <UNDEFINED> instruction: 0xf47f2800
    a428:	blmi	14b4fe8 <strspn@plt+0x14b0df0>
    a42c:	bmi	3d2864 <strspn@plt+0x3ce66c>
    a430:	ldrbt	r4, [pc], #-1147	; a438 <strspn@plt+0x6240>
    a434:	strdeq	fp, [r1], -r4
    a438:	andeq	sl, r1, r4, ror #9
    a43c:	ldrdeq	fp, [r1], -r2
    a440:	andeq	fp, r1, sl, asr #9
    a444:	andeq	fp, r1, r2, asr #9
    a448:	andeq	r7, r0, sl, ror #4
    a44c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    a450:	andeq	fp, r1, lr, lsr r4
    a454:	andeq	fp, r1, r4, ror r3
    a458:	andeq	fp, r1, sl, ror #6
    a45c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    a460:	andeq	fp, r1, r4, lsl r3
    a464:	andeq	r6, r0, r8, lsr #4
    a468:	andeq	r6, r0, r2, lsl #29
    a46c:	andeq	r0, r0, r0, ror r2
    a470:	strdeq	r6, [r0], -sl
    a474:	andeq	r6, r0, r2, lsl #28
    a478:	andeq	r0, r0, r4, lsr #3
    a47c:	andeq	r0, r0, ip, lsl #4
    a480:	andeq	r6, r0, sl, ror #28
    a484:			; <UNDEFINED> instruction: 0xfffffaf5
    a488:	andeq	fp, r1, sl, asr r0
    a48c:	andeq	fp, r1, sl, lsr r0
    a490:	andeq	r6, r0, sl, asr ip
    a494:	andeq	r6, r0, ip, lsr lr
    a498:	andeq	r0, r0, r8, lsl r2
    a49c:			; <UNDEFINED> instruction: 0x000001bc
    a4a0:	andeq	r6, r0, r6, ror #24
    a4a4:	andeq	r0, r0, r4, asr #3
    a4a8:	andeq	r0, r0, r4, lsl #4
    a4ac:	andeq	r0, r0, r0, ror #3
    a4b0:			; <UNDEFINED> instruction: 0x000001b0
    a4b4:	andeq	sl, r1, ip, asr pc
    a4b8:	andeq	r6, r0, r8, ror #25
    a4bc:	andeq	r0, r0, ip, asr #3
    a4c0:	andeq	r0, r0, r8, lsl #4
    a4c4:	andeq	r0, r0, r0, lsl #4
    a4c8:			; <UNDEFINED> instruction: 0xffffefe1
    a4cc:	muleq	r1, r2, lr
    a4d0:	andeq	r0, r0, r7, lsl #22
    a4d4:	andeq	sl, r1, ip, lsr lr
    a4d8:	andeq	sl, r1, r4, lsr lr
    a4dc:	andeq	r6, r0, r8, lsl fp
    a4e0:	andeq	r0, r0, r4, ror #3
    a4e4:			; <UNDEFINED> instruction: 0xfffff845
    a4e8:	andeq	sl, r1, sl, lsr #27
    a4ec:	andeq	r0, r0, r0, lsr #3
    a4f0:			; <UNDEFINED> instruction: 0xfffff7f7
    a4f4:	andeq	sl, r1, ip, asr sp
    a4f8:			; <UNDEFINED> instruction: 0x00006ab0
    a4fc:	andeq	r6, r0, r0, asr #20
    a500:	andeq	r0, r0, ip, lsl r2
    a504:	muleq	r1, ip, ip
    a508:	andeq	r0, r0, r8, asr #4
    a50c:	andeq	sl, r1, r0, asr #24
    a510:	andeq	r0, r0, r1, lsl #19
    a514:	andeq	sl, r1, r2, lsl ip
    a518:	muleq	r0, ip, r1
    a51c:	andeq	sl, r1, lr, asr #23
    a520:			; <UNDEFINED> instruction: 0xffffeeb3
    a524:	andeq	sl, r1, r0, lsr #23
    a528:	andeq	sl, r1, lr, lsl #23
    a52c:	andeq	r6, r0, r0, lsl #15
    a530:	andeq	sl, r1, r8, asr #22
    a534:			; <UNDEFINED> instruction: 0xfffff5b1
    a538:	andeq	sl, r1, sl, lsl fp
    a53c:	ldrdeq	sl, [r1], -lr
    a540:	ldrdeq	r6, [r0], -sl
    a544:	andeq	sl, r1, ip, lsl #21
    a548:			; <UNDEFINED> instruction: 0xfffff4f7
    a54c:			; <UNDEFINED> instruction: 0x000007bf
    a550:	andeq	r6, r0, ip, lsr #10
    a554:	andeq	sl, r1, r6, lsr sl
    a558:	andeq	r0, r0, pc, asr #13
    a55c:	andeq	sl, r1, r8, lsl #20
    a560:	strdeq	sl, [r1], -r4
    a564:			; <UNDEFINED> instruction: 0xffffeb11
    a568:	andeq	sl, r1, r6, asr #19
    a56c:	andeq	sl, r1, sl, lsl #19
    a570:			; <UNDEFINED> instruction: 0xfffff3f3
    a574:	andeq	sl, r1, ip, asr r9
    a578:	stmdbcs	r0, {r4, r9, sl, lr}
    a57c:	sbcshi	pc, r1, r0, asr #32
    a580:	svceq	0x0000f1bb
    a584:	bmi	ffd3e594 <strspn@plt+0xffd3a39c>
    a588:	sbcsvs	r4, r3, sl, ror r4
    a58c:	andcc	r7, r2, r3, lsl #17
    a590:			; <UNDEFINED> instruction: 0xf7feb923
    a594:	stmdacs	r0, {r0, r3, r5, r9, sl, fp, ip, sp, lr, pc}
    a598:	cmnhi	r2, r0	; <UNPREDICTABLE>
    a59c:	ldrbtmi	r4, [r9], #-2543	; 0xfffff611
    a5a0:	stc2	7, cr15, [r2, #1016]	; 0x3f8
    a5a4:			; <UNDEFINED> instruction: 0xf47f2800
    a5a8:	blmi	ffb74e68 <strspn@plt+0xffb70c70>
    a5ac:	bmi	ffb529f0 <strspn@plt+0xffb4e7f8>
    a5b0:			; <UNDEFINED> instruction: 0xf7ff447b
    a5b4:	bmi	ffb394b8 <strspn@plt+0xffb352c0>
    a5b8:			; <UNDEFINED> instruction: 0xf8df2701
    a5bc:			; <UNDEFINED> instruction: 0xf85893b0
    a5c0:			; <UNDEFINED> instruction: 0xf8dbb002
    a5c4:			; <UNDEFINED> instruction: 0xf0422000
    a5c8:			; <UNDEFINED> instruction: 0xf8cb0201
    a5cc:			; <UNDEFINED> instruction: 0xf8582000
    a5d0:	andsvs	r2, r7, r9
    a5d4:	bmi	ff9c3bdc <strspn@plt+0xff9bf9e4>
    a5d8:	andls	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    a5dc:	ldrdcs	pc, [r0], -r9
    a5e0:	andeq	pc, r4, #66	; 0x42
    a5e4:	andcs	pc, r0, r9, asr #17
    a5e8:	bmi	ff8c3bc8 <strspn@plt+0xff8bf9d0>
    a5ec:	andls	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    a5f0:	ldrdcs	pc, [r0], -r9
    a5f4:	andeq	pc, r8, #66	; 0x42
    a5f8:	andcs	pc, r0, r9, asr #17
    a5fc:	bmi	ff7c3bb4 <strspn@plt+0xff7bf9bc>
    a600:	andls	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    a604:	ldrdcs	pc, [r0], -r9
    a608:	andseq	pc, r0, #66	; 0x42
    a60c:	andcs	pc, r0, r9, asr #17
    a610:	ldrmi	lr, [r0], -r2, ror #10
    a614:	cmnle	r4, r0, lsl #18
    a618:	svceq	0x0000f1bb
    a61c:	bmi	ff5fe62c <strspn@plt+0xff5fa434>
    a620:	sbcsvs	r4, r3, sl, ror r4
    a624:	blcs	28838 <strspn@plt+0x24640>
    a628:	rschi	pc, r8, r0, asr #32
    a62c:	ldc2l	7, cr15, [ip, #1016]	; 0x3f8
    a630:	stmdacs	r0, {r0, r1, r9, sl, lr}
    a634:	rschi	pc, r3, r0, asr #32
    a638:	andcs	r4, r5, #3424256	; 0x344000
    a63c:			; <UNDEFINED> instruction: 0xf7f94479
    a640:			; <UNDEFINED> instruction: 0xf7ffec16
    a644:	bmi	ff3f8de0 <strspn@plt+0xff3f4be8>
    a648:			; <UNDEFINED> instruction: 0xf8582701
    a64c:	andsvs	r2, r7, r2
    a650:	ldrbmi	lr, [r2], -r2, asr #10
    a654:	cmple	r0, r0, lsl #18
    a658:	svceq	0x0000f1bb
    a65c:	stmibmi	sl, {r1, ip, lr, pc}^
    a660:	sbcvs	r4, fp, r9, ror r4
    a664:	tstle	sl, r2, lsl #24
    a668:	ldmdavc	sl, {r0, r1, r4, r6, fp, sp, lr}
    a66c:	tstle	r6, sp, lsr #20
    a670:	bcs	15a87e0 <strspn@plt+0x15a45e8>
    a674:	ldmvc	fp, {r0, r1, r8, ip, lr, pc}
    a678:			; <UNDEFINED> instruction: 0xf43f2b00
    a67c:	stmibmi	r3, {r2, r3, r4, r5, r6, sl, fp, sp, pc}^
    a680:	andcs	r2, r0, r5, lsl #4
    a684:			; <UNDEFINED> instruction: 0xf7f94479
    a688:			; <UNDEFINED> instruction: 0xf7ffebf2
    a68c:	ldrmi	fp, [r0], -r1, asr #19
    a690:			; <UNDEFINED> instruction: 0xf1bbbb19
    a694:	andle	r0, r2, r0, lsl #30
    a698:	ldrbtmi	r4, [sl], #-2749	; 0xfffff543
    a69c:	stmvc	r3, {r0, r1, r4, r6, r7, sp, lr}
    a6a0:			; <UNDEFINED> instruction: 0xf0402b00
    a6a4:			; <UNDEFINED> instruction: 0xf7fe80dd
    a6a8:			; <UNDEFINED> instruction: 0x4603fd9f
    a6ac:			; <UNDEFINED> instruction: 0xf0002800
    a6b0:	ldmibmi	r8!, {r1, r4, r8, pc}
    a6b4:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    a6b8:	ldc2l	7, cr15, [r6], #1016	; 0x3f8
    a6bc:			; <UNDEFINED> instruction: 0xf47f2800
    a6c0:	bmi	fea34d50 <strspn@plt+0xfea30b58>
    a6c4:	blmi	fed12ad0 <strspn@plt+0xfed0e8d8>
    a6c8:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    a6cc:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    a6d0:	strmi	r6, [r8], #-2067	; 0xfffff7ed
    a6d4:			; <UNDEFINED> instruction: 0xf7ff60d9
    a6d8:	bmi	fec38d68 <strspn@plt+0xfec34b70>
    a6dc:	cmpvs	r6, sl, ror r4
    a6e0:	bmi	fec04644 <strspn@plt+0xfec0044c>
    a6e4:	cmpvs	r6, sl, ror r4
    a6e8:	bmi	febc3d90 <strspn@plt+0xfebbfb98>
    a6ec:	cmpvs	r6, sl, ror r4
    a6f0:	bmi	feb83e5c <strspn@plt+0xfeb7fc64>
    a6f4:	cmpvs	r6, sl, ror r4
    a6f8:	stmibmi	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, sl, sp, lr, pc}
    a6fc:	hvcvs	58441	; 0xe449
    a700:	bmi	feb045b0 <strspn@plt+0xfeb003b8>
    a704:	cmpvs	r6, sl, ror r4
    a708:	bmi	feac4528 <strspn@plt+0xfeac0330>
    a70c:	cmpvs	r6, sl, ror r4
    a710:	bmi	fea83f8c <strspn@plt+0xfea7fd94>
    a714:	cmpvs	r6, sl, ror r4
    a718:	bmi	fea440dc <strspn@plt+0xfea3fee4>
    a71c:	cmpvs	r6, sl, ror r4
    a720:	bmi	fea04000 <strspn@plt+0xfe9ffe08>
    a724:	cmpvs	r6, sl, ror r4
    a728:	bmi	fe9c43d8 <strspn@plt+0xfe9c01e0>
    a72c:	cmpvs	r6, sl, ror r4
    a730:	bmi	fe983b58 <strspn@plt+0xfe97f960>
    a734:	cmpvs	r6, sl, ror r4
    a738:	bmi	fe943c34 <strspn@plt+0xfe93fa3c>
    a73c:	cmpvs	r6, sl, ror r4
    a740:	bllt	c8744 <strspn@plt+0xc454c>
    a744:	ldrbtmi	r4, [sl], #-2722	; 0xfffff55e
    a748:	ldrb	r6, [r4, #-342]	; 0xfffffeaa
    a74c:	andcs	r4, r5, #2637824	; 0x284000
    a750:	ldrbtmi	r2, [r9], #-0
    a754:	bl	fe2c8740 <strspn@plt+0xfe2c4548>
    a758:	ldmdblt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a75c:	andcs	r4, r5, #2588672	; 0x278000
    a760:	ldrbtmi	r2, [r9], #-0
    a764:	bl	fe0c8750 <strspn@plt+0xfe0c4558>
    a768:	ldmdblt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a76c:	tstcs	r3, r8, lsl #12
    a770:	blx	24677c <strspn@plt+0x242584>
    a774:	ldrbtmi	r4, [fp], #-2969	; 0xfffff467
    a778:	andcc	r6, r1, r8, lsl r8
    a77c:	stmdblt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    a780:	tstcs	r4, r8, lsl #12
    a784:			; <UNDEFINED> instruction: 0xf9fef001
    a788:	ldrbtmi	r4, [fp], #-2965	; 0xfffff46b
    a78c:	andcc	r6, r1, r8, lsl r8
    a790:	stmdblt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a794:	tstcs	r6, r8, lsl #12
    a798:			; <UNDEFINED> instruction: 0xf9f4f001
    a79c:	ldrbtmi	r4, [fp], #-2961	; 0xfffff46f
    a7a0:	andcc	r6, r1, r8, lsl r8
    a7a4:	ldmdblt	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a7a8:			; <UNDEFINED> instruction: 0xf57f0759
    a7ac:	tstcs	r5, r6, lsr #20
    a7b0:			; <UNDEFINED> instruction: 0xf0014620
    a7b4:			; <UNDEFINED> instruction: 0xf7fff9e7
    a7b8:	stmmi	fp, {r3, r5, r9, fp, ip, sp, pc}
    a7bc:			; <UNDEFINED> instruction: 0xf7ff4478
    a7c0:	stmdavs	r0, {r1, r5, r8, fp, ip, sp, pc}
    a7c4:			; <UNDEFINED> instruction: 0xf7ff3001
    a7c8:	stmibmi	r8, {r1, r3, r5, r8, fp, ip, sp, pc}
    a7cc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    a7d0:	bl	13487bc <strspn@plt+0x13445c4>
    a7d4:	ldmdblt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a7d8:	andcs	r4, r5, #2179072	; 0x214000
    a7dc:			; <UNDEFINED> instruction: 0xf7f94479
    a7e0:			; <UNDEFINED> instruction: 0xf7ffeb46
    a7e4:			; <UNDEFINED> instruction: 0x1c83b915
    a7e8:	tstcs	r2, r8, lsl r6
    a7ec:			; <UNDEFINED> instruction: 0xf9caf001
    a7f0:	ldrbtmi	r4, [fp], #-2944	; 0xfffff480
    a7f4:	andcc	r6, r1, r8, lsl r8
    a7f8:	ldmdblt	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a7fc:	ldrmi	r1, [r8], -r3, lsl #25
    a800:			; <UNDEFINED> instruction: 0xf0012101
    a804:	blmi	1f48f08 <strspn@plt+0x1f44d10>
    a808:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    a80c:			; <UNDEFINED> instruction: 0xf7ff3001
    a810:	andscs	fp, r0, r6, lsl #18
    a814:			; <UNDEFINED> instruction: 0xf7f94e53
    a818:			; <UNDEFINED> instruction: 0x4604ebbc
    a81c:			; <UNDEFINED> instruction: 0xf7f92040
    a820:	blmi	1dc5708 <strspn@plt+0x1dc1510>
    a824:	ldmdbmi	r6!, {r0, r1, r3, r9, sp}^
    a828:	rsbvs	r4, r0, r9, ror r4
    a82c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    a830:	andcs	r6, r1, #226	; 0xe2
    a834:	ldmib	r3, {r1, r5, r7, sp, lr}^
    a838:	stmib	r0, {r8, r9, sp}^
    a83c:			; <UNDEFINED> instruction: 0xf8582300
    a840:	stmdavs	r8, {r1, r2, sp}
    a844:	andcc	r6, r1, r3, lsl r8
    a848:	eorvs	r6, r3, r4, lsl r0
    a84c:	stmialt	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a850:	str	r1, [sp, #3203]!	; 0xc83
    a854:	str	r1, [r1, #-3203]	; 0xfffff37d
    a858:	ldrb	r1, [lr, #3203]	; 0xc83
    a85c:	str	r1, [r6, #3203]	; 0xc83
    a860:	str	r1, [r6, -r3, lsl #25]!
    a864:	ldrbt	r1, [sp], #-3203	; 0xfffff37d
    a868:	ldrt	r1, [r4], #3203	; 0xc83
    a86c:			; <UNDEFINED> instruction: 0xf8584a42
    a870:			; <UNDEFINED> instruction: 0xf8d99002
    a874:			; <UNDEFINED> instruction: 0xf0422000
    a878:			; <UNDEFINED> instruction: 0xf8c90202
    a87c:	strt	r2, [fp], #-0
    a880:	ldrbtmi	r4, [r8], #-2144	; 0xfffff7a0
    a884:	ldmlt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    a888:	andcc	r6, r1, r8, lsr #16
    a88c:	stmialt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a890:	andcs	r4, r5, #1523712	; 0x174000
    a894:			; <UNDEFINED> instruction: 0xf7f94479
    a898:			; <UNDEFINED> instruction: 0xf7ffeaea
    a89c:	ldmdbmi	fp, {r0, r3, r4, r5, r7, fp, ip, sp, pc}^
    a8a0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    a8a4:	b	ff8c8890 <strspn@plt+0xff8c4698>
    a8a8:	ldmlt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a8ac:	andcs	r4, r5, #88, 18	; 0x160000
    a8b0:			; <UNDEFINED> instruction: 0xf7f94479
    a8b4:			; <UNDEFINED> instruction: 0xf7ffeadc
    a8b8:	ldmdbmi	r6, {r0, r1, r3, r5, r7, fp, ip, sp, pc}^
    a8bc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    a8c0:	b	ff5488ac <strspn@plt+0xff5446b4>
    a8c4:	stmialt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a8c8:	andcs	r4, r5, #1359872	; 0x14c000
    a8cc:			; <UNDEFINED> instruction: 0xf7f94479
    a8d0:			; <UNDEFINED> instruction: 0xf7ffeace
    a8d4:	ldmdbmi	r1, {r0, r2, r3, r4, r7, fp, ip, sp, pc}^
    a8d8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    a8dc:	b	ff1c88c8 <strspn@plt+0xff1c46d0>
    a8e0:	ldmlt	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a8e4:	andcs	r4, r5, #1277952	; 0x138000
    a8e8:			; <UNDEFINED> instruction: 0xf7f94479
    a8ec:			; <UNDEFINED> instruction: 0xf7ffeac0
    a8f0:	stmdbmi	ip, {r0, r1, r2, r3, r7, fp, ip, sp, pc}^
    a8f4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    a8f8:	b	fee488e4 <strspn@plt+0xfee446ec>
    a8fc:	stmlt	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a900:	tstcs	r6, r9, asr #22
    a904:	ldrbtmi	r4, [fp], #-2583	; 0xfffff5e9
    a908:	blt	54890c <strspn@plt+0x544714>
    a90c:	tstcs	ip, r7, asr #22
    a910:	ldrbtmi	r4, [fp], #-2580	; 0xfffff5ec
    a914:	blt	3c8918 <strspn@plt+0x3c4720>
    a918:	andcs	r4, r5, #1130496	; 0x114000
    a91c:	ldrbtmi	r2, [r9], #-0
    a920:	b	fe94890c <strspn@plt+0xfe944714>
    a924:	ldmdalt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a928:	ldrbtmi	r4, [sl], #-2626	; 0xfffff5be
    a92c:			; <UNDEFINED> instruction: 0xf7ff6156
    a930:	stmdblt	r9!, {r0, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, pc}^
    a934:	svceq	0x0000f1bb
    a938:	bmi	ffe948 <strspn@plt+0xffa750>
    a93c:	sbcsvs	r4, r3, sl, ror r4
    a940:	andcs	r4, r5, #1015808	; 0xf8000
    a944:	ldrbtmi	r2, [r9], #-0
    a948:	b	fe448934 <strspn@plt+0xfe44473c>
    a94c:	stmdalt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a950:	ldrbtmi	r4, [sl], #-2619	; 0xfffff5c5
    a954:	ubfx	r6, r6, #2, #14
    a958:	andeq	sl, r1, r4, lsl #16
    a95c:			; <UNDEFINED> instruction: 0xfffff273
    a960:	ldrdeq	sl, [r1], -ip
    a964:	andeq	r0, r0, r0, ror r2
    a968:	andeq	r0, r0, ip, asr #3
    a96c:	muleq	r0, ip, r1
    a970:	andeq	r0, r0, r4, lsl #4
    a974:	andeq	r0, r0, r4, lsr #3
    a978:	andeq	r0, r0, r4, ror #3
    a97c:	andeq	sl, r1, ip, ror #14
    a980:	andeq	r6, r0, r0, lsl #3
    a984:	ldrdeq	r0, [r0], -r8
    a988:	andeq	sl, r1, ip, lsr #14
    a98c:	andeq	r6, r0, r8, lsl #3
    a990:	strdeq	sl, [r1], -r2
    a994:	andeq	r0, r0, fp, lsl #7
    a998:	andeq	sl, r1, r0, asr #13
    a99c:			; <UNDEFINED> instruction: 0x0001a6b0
    a9a0:	andeq	sl, r1, r8, lsr #13
    a9a4:	andeq	sl, r1, r0, lsr #13
    a9a8:	muleq	r1, r8, r6
    a9ac:	muleq	r1, r0, r6
    a9b0:	andeq	sl, r1, r8, lsl #13
    a9b4:	andeq	sl, r1, r0, lsl #13
    a9b8:	andeq	sl, r1, r8, ror r6
    a9bc:	andeq	sl, r1, r0, ror r6
    a9c0:	andeq	sl, r1, r8, ror #12
    a9c4:	andeq	sl, r1, r0, ror #12
    a9c8:	andeq	sl, r1, r8, asr r6
    a9cc:	andeq	sl, r1, r0, asr r6
    a9d0:	andeq	sl, r1, r6, asr #12
    a9d4:	andeq	r6, r0, lr, asr #5
    a9d8:	andeq	r6, r0, r2, lsr #6
    a9dc:	andeq	sl, r1, r6, lsl r6
    a9e0:	andeq	sl, r1, r2, lsl #12
    a9e4:	andeq	sl, r1, lr, ror #11
    a9e8:	andeq	r5, r0, ip, ror #30
    a9ec:	andeq	r6, r0, r6, asr r3
    a9f0:	andeq	r6, r0, ip, lsl #5
    a9f4:	muleq	r1, sl, r5
    a9f8:	andeq	sl, r1, r4, lsl #11
    a9fc:			; <UNDEFINED> instruction: 0x000001bc
    aa00:	andeq	sl, r1, r4, ror #10
    aa04:	andeq	r5, r0, sl, asr #29
    aa08:	andeq	r6, r0, ip, ror r0
    aa0c:	andeq	r5, r0, r6, lsl #31
    aa10:	andeq	r5, r0, r8, ror #29
    aa14:			; <UNDEFINED> instruction: 0x00005eb2
    aa18:	andeq	r6, r0, r4, ror r0
    aa1c:	andeq	r5, r0, lr, lsl #30
    aa20:	andeq	r5, r0, r0, ror #31
    aa24:	strdeq	r5, [r0], -r6
    aa28:	andeq	sl, r1, r6, lsl #9
    aa2c:	andeq	sl, r1, sl, ror r4
    aa30:	andeq	r5, r0, lr, ror fp
    aa34:	andeq	sl, r1, r2, ror #8
    aa38:	andeq	sl, r1, r0, asr r4
    aa3c:	andeq	r6, r0, sl, lsl r0
    aa40:	andeq	sl, r1, sl, lsr r4
    aa44:	addlt	fp, r2, r0, ror r5
    aa48:	andcs	r4, r0, #2112	; 0x840
    aa4c:	strmi	r4, [ip], -r1, lsr #22
    aa50:			; <UNDEFINED> instruction: 0x4669447d
    aa54:	stmiapl	fp!, {r5, r9, sl, fp, lr}^
    aa58:	ldrbtmi	r4, [lr], #-1541	; 0xfffff9fb
    aa5c:	movwls	r6, #6171	; 0x181b
    aa60:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    aa64:	b	ff448a50 <strspn@plt+0xff444858>
    aa68:	ldmdavc	r2, {r9, fp, ip, pc}
    aa6c:	ldmiblt	sl, {r0, r1, r9, sl, lr}
    aa70:	ldmpl	r2!, {r1, r3, r4, r9, fp, lr}
    aa74:	bcs	24ac4 <strspn@plt+0x208cc>
    aa78:			; <UNDEFINED> instruction: 0xf1b3bf08
    aa7c:			; <UNDEFINED> instruction: 0xd0113fff
    aa80:	eorvs	r2, r3, r0
    aa84:	blmi	4dd2e4 <strspn@plt+0x4d90ec>
    aa88:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    aa8c:	blls	64afc <strspn@plt+0x60904>
    aa90:	tstle	fp, sl, asr r0
    aa94:	ldcllt	0, cr11, [r0, #-8]!
    aa98:			; <UNDEFINED> instruction: 0xf7f94628
    aa9c:	cmplt	r0, r6, ror #18
    aaa0:	strb	r6, [r5, r3, lsl #17]!
    aaa4:	andcs	r4, r5, #245760	; 0x3c000
    aaa8:	ldrbtmi	r2, [r9], #-0
    aaac:	ldmib	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    aab0:	blmi	2c4a58 <strspn@plt+0x2c0860>
    aab4:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    aab8:			; <UNDEFINED> instruction: 0xf04fb113
    aabc:			; <UNDEFINED> instruction: 0xe7df33ff
    aac0:	andcs	r4, r5, #147456	; 0x24000
    aac4:			; <UNDEFINED> instruction: 0xf7f94479
    aac8:			; <UNDEFINED> instruction: 0xe7dbe9d2
    aacc:	stmib	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    aad0:	andeq	r9, r1, r8, lsr r3
    aad4:			; <UNDEFINED> instruction: 0x000001b8
    aad8:	andeq	r9, r1, lr, lsr #6
    aadc:	ldrdeq	r0, [r0], -r8
    aae0:	andeq	r9, r1, r0, lsl #6
    aae4:	andeq	r6, r0, r6, lsr r1
    aae8:	andeq	r6, r0, r0, lsl #2
    aaec:	addlt	fp, r2, r0, ror r5
    aaf0:	andcs	r4, r0, #2112	; 0x840
    aaf4:	strmi	r4, [ip], -r1, lsr #22
    aaf8:			; <UNDEFINED> instruction: 0x4669447d
    aafc:	stmiapl	fp!, {r5, r9, sl, fp, lr}^
    ab00:	ldrbtmi	r4, [lr], #-1541	; 0xfffff9fb
    ab04:	movwls	r6, #6171	; 0x181b
    ab08:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ab0c:	b	1f48af8 <strspn@plt+0x1f44900>
    ab10:	ldmdavc	r2, {r9, fp, ip, pc}
    ab14:	ldmiblt	sl, {r0, r1, r9, sl, lr}
    ab18:	ldmpl	r2!, {r1, r3, r4, r9, fp, lr}
    ab1c:	bcs	24b6c <strspn@plt+0x20974>
    ab20:			; <UNDEFINED> instruction: 0xf1b3bf08
    ab24:			; <UNDEFINED> instruction: 0xd0113fff
    ab28:	eorvs	r2, r3, r0
    ab2c:	blmi	4dd38c <strspn@plt+0x4d9194>
    ab30:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ab34:	blls	64ba4 <strspn@plt+0x609ac>
    ab38:	tstle	fp, sl, asr r0
    ab3c:	ldcllt	0, cr11, [r0, #-8]!
    ab40:			; <UNDEFINED> instruction: 0xf7f94628
    ab44:	cmplt	r0, r8, asr #22
    ab48:	strb	r6, [r5, r3, lsl #17]!
    ab4c:	andcs	r4, r5, #245760	; 0x3c000
    ab50:	ldrbtmi	r2, [r9], #-0
    ab54:	stmib	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ab58:	blmi	2c4b00 <strspn@plt+0x2c0908>
    ab5c:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    ab60:			; <UNDEFINED> instruction: 0xf04fb113
    ab64:			; <UNDEFINED> instruction: 0xe7df33ff
    ab68:	andcs	r4, r5, #147456	; 0x24000
    ab6c:			; <UNDEFINED> instruction: 0xf7f94479
    ab70:			; <UNDEFINED> instruction: 0xe7dbe97e
    ab74:	stmib	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ab78:	muleq	r1, r0, r2
    ab7c:			; <UNDEFINED> instruction: 0x000001b8
    ab80:	andeq	r9, r1, r6, lsl #5
    ab84:	ldrdeq	r0, [r0], -r8
    ab88:	andeq	r9, r1, r8, asr r2
    ab8c:	andeq	r6, r0, r2, asr #1
    ab90:	andeq	r6, r0, ip, lsl #1
    ab94:	ldrbmi	lr, [r0, sp, lsr #18]!
    ab98:	cfstr64mi	mvdx2, [fp], {-0}
    ab9c:	cdpmi	6, 4, cr4, cr11, cr0, {4}
    aba0:	blmi	12dc3e4 <strspn@plt+0x12d81ec>
    aba4:	ldrbtmi	r4, [lr], #-1148	; 0xfffffb84
    aba8:	smlabteq	r1, r4, r9, lr
    abac:			; <UNDEFINED> instruction: 0xf8566025
    abb0:			; <UNDEFINED> instruction: 0xf8d99003
    abb4:	ldrbeq	r3, [fp], r0
    abb8:	cfstr64mi	mvdx13, [r6], {69}	; 0x45
    abbc:	blx	1748bae <strspn@plt+0x17449b6>
    abc0:	beq	46d04 <strspn@plt+0x42b0c>
    abc4:			; <UNDEFINED> instruction: 0xf8c4447c
    abc8:			; <UNDEFINED> instruction: 0xf001a014
    abcc:	bmi	10c8cf0 <strspn@plt+0x10c4af8>
    abd0:	blmi	1092fdc <strspn@plt+0x108ede4>
    abd4:	stmib	r4, {r1, r4, r5, r7, fp, ip, lr}^
    abd8:			; <UNDEFINED> instruction: 0xf8c48701
    abdc:			; <UNDEFINED> instruction: 0xf8c2a000
    abe0:			; <UNDEFINED> instruction: 0x6121a000
    abe4:			; <UNDEFINED> instruction: 0xf8d958f2
    abe8:			; <UNDEFINED> instruction: 0xf0133000
    abec:	andsvs	r0, r1, r4, asr #30
    abf0:			; <UNDEFINED> instruction: 0xf043bf04
    abf4:			; <UNDEFINED> instruction: 0xf8c90340
    abf8:			; <UNDEFINED> instruction: 0xf7fe3000
    abfc:	strmi	pc, [r0], r9, asr #28
    ac00:	teqle	r8, r0, lsl #16
    ac04:			; <UNDEFINED> instruction: 0xf8faf7fe
    ac08:	stmdacs	r0, {r7, r9, sl, lr}
    ac0c:			; <UNDEFINED> instruction: 0xf001d133
    ac10:	strmi	pc, [r0], r1, asr #16
    ac14:			; <UNDEFINED> instruction: 0xd12e2800
    ac18:			; <UNDEFINED> instruction: 0xf86ef000
    ac1c:	bllt	141c624 <strspn@plt+0x141842c>
    ac20:	ldrbtmi	r4, [fp], #-2863	; 0xfffff4d1
    ac24:	cmplt	fp, fp, asr r9
    ac28:	ldmpl	r2!, {r1, r2, r3, r5, r9, fp, lr}
    ac2c:	stmibcs	r3, {r0, r4, fp, sp, lr}
    ac30:	ldrdcs	fp, [r4, ip]
    ac34:	blcs	62c80 <strspn@plt+0x5ea88>
    ac38:			; <UNDEFINED> instruction: 0xf44fdd02
    ac3c:	andsvs	r3, r3, r0, lsl #6
    ac40:	ldmfd	sp!, {sp}
    ac44:			; <UNDEFINED> instruction: 0xf7fe87f0
    ac48:	strmi	pc, [r5], -r3, lsr #28
    ac4c:			; <UNDEFINED> instruction: 0xd1b42800
    ac50:			; <UNDEFINED> instruction: 0xf8d4f7fe
    ac54:	stmdacs	r0, {r0, r2, r9, sl, lr}
    ac58:			; <UNDEFINED> instruction: 0xf001d1af
    ac5c:			; <UNDEFINED> instruction: 0x4605f81b
    ac60:			; <UNDEFINED> instruction: 0xd1aa2800
    ac64:			; <UNDEFINED> instruction: 0xf848f000
    ac68:	stmdacs	r0, {r0, r2, r9, sl, lr}
    ac6c:	stmdbvs	r3!, {r0, r2, r5, r7, r8, ip, lr, pc}^
    ac70:	rscle	r2, r5, r0, lsl #22
    ac74:	ldcmi	7, cr14, [ip], {216}	; 0xd8
    ac78:	ldmdbmi	ip, {r8, r9, sl, sp}
    ac7c:			; <UNDEFINED> instruction: 0xf8d9447c
    ac80:	cmnvs	r7, r0
    ac84:	andseq	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
    ac88:	stmdavs	ip, {r0, r4, r5, r6, fp, ip, lr}
    ac8c:	ldmdbmi	r8, {r0, r1, r2, r3, ip, lr, pc}
    ac90:	ldrtmi	r2, [r8], -r5, lsl #4
    ac94:			; <UNDEFINED> instruction: 0xf7f94479
    ac98:	strbmi	lr, [r3], -sl, ror #17
    ac9c:	strmi	r2, [r2], -r1, lsl #2
    aca0:			; <UNDEFINED> instruction: 0xf7f94620
    aca4:	tstcs	r1, lr, lsl #20
    aca8:			; <UNDEFINED> instruction: 0xf7fa2000
    acac:	ldmdbmi	r1, {r0, r7, r8, sl, fp, ip, sp, lr, pc}
    acb0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    acb4:	ldm	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    acb8:	tstcs	r1, fp, lsr #12
    acbc:	strtmi	r4, [r0], -r2, lsl #12
    acc0:	ldmib	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    acc4:	svclt	0x0000e7ef
    acc8:	andeq	sl, r1, r8, ror #3
    accc:	andeq	r9, r1, r2, ror #3
    acd0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    acd4:	andeq	sl, r1, r8, asr #3
    acd8:	andeq	r0, r0, ip, asr #3
    acdc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    ace0:	andeq	sl, r1, sl, ror #2
    ace4:	andeq	r0, r0, r4, asr #4
    ace8:	andeq	sl, r1, r0, lsl r1
    acec:	ldrdeq	r0, [r0], -r4
    acf0:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    acf4:	andeq	r5, r0, sl, ror pc
    acf8:	blmi	edd5e8 <strspn@plt+0xed93f0>
    acfc:	ldrlt	r4, [r0], #-1146	; 0xfffffb86
    ad00:	stmdavs	fp, {r0, r4, r6, r7, fp, ip, lr}
    ad04:	ldmdami	r9!, {r0, r1, r3, r6, r7, r8, fp, ip, sp, pc}
    ad08:	stmdavs	r0, {r4, fp, ip, lr}
    ad0c:	eorsle	r2, r8, r0, lsl #16
    ad10:	ldmdapl	r0, {r0, r1, r2, r4, r5, fp, lr}
    ad14:	streq	r6, [r0], -r0, lsl #16
    ad18:			; <UNDEFINED> instruction: 0xf043d401
    ad1c:	blcs	4cb92c <strspn@plt+0x4c7734>
    ad20:	ldm	pc, {r0, r2, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    ad24:	stclmi	0, cr15, [r7, #-12]
    ad28:	ldrne	r4, [ip], #-315	; 0xfffffec5
    ad2c:	strtne	r1, [r5], #-1044	; 0xfffffbec
    ad30:	ldrbne	r1, [r3], #-1044	; 0xfffffbec
    ad34:	cfstrsne	mvf1, [r5], #-80	; 0xffffffb0
    ad38:	cfstrsmi	mvf3, [sp], #-356	; 0xfffffe9c
    ad3c:	andeq	pc, ip, r3
    ad40:	stmdavs	r4!, {r2, r4, r8, fp, ip, lr}
    ad44:	streq	pc, [r0], #4
    ad48:	mvnle	r4, r0, lsr #6
    ad4c:	stmdbmi	r9!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    ad50:			; <UNDEFINED> instruction: 0xf85d2205
    ad54:	andcs	r4, r0, r4, lsl #22
    ad58:			; <UNDEFINED> instruction: 0xf7f94479
    ad5c:	blmi	9b8f78 <strspn@plt+0x9b4d80>
    ad60:	eorscc	pc, r3, #805306372	; 0x30000004
    ad64:	andsvs	r4, sl, fp, ror r4
    ad68:			; <UNDEFINED> instruction: 0xf85d2000
    ad6c:	ldrbmi	r4, [r0, -r4, lsl #22]!
    ad70:	vqdmulh.s<illegal width 8>	d20, d0, d18
    ad74:	andcs	r3, r0, r3, lsl #4
    ad78:	blmi	148ef4 <strspn@plt+0x144cfc>
    ad7c:	andsvs	r4, sl, fp, ror r4
    ad80:	blmi	7dcb48 <strspn@plt+0x7d8950>
    ad84:	eormi	pc, sl, #1325400064	; 0x4f000000
    ad88:	andsvs	r4, sl, fp, ror r4
    ad8c:	blmi	784d44 <strspn@plt+0x780b4c>
    ad90:	strcs	r2, [r0], #-1
    ad94:	ldrdvs	r5, [ip], -r3
    ad98:			; <UNDEFINED> instruction: 0xe7e56018
    ad9c:			; <UNDEFINED> instruction: 0xf6404b1a
    ada0:	ldrbtmi	r2, [fp], #-522	; 0xfffffdf6
    ada4:	bfi	r6, sl, #0, #32
    ada8:			; <UNDEFINED> instruction: 0xf64a4b18
    adac:	ldrbtmi	r2, [fp], #-682	; 0xfffffd56
    adb0:	bfi	r6, sl, #0, #26
    adb4:	vpadd.i8	d20, d0, d6
    adb8:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
    adbc:	bfi	r6, sl, #0, #20
    adc0:	vpadd.i8	d20, d2, d4
    adc4:	ldrbtmi	r2, [fp], #-546	; 0xfffffdde
    adc8:	bfi	r6, sl, #0, #14
    adcc:			; <UNDEFINED> instruction: 0xf6434b12
    add0:	ldrbtmi	r7, [fp], #-575	; 0xfffffdc1
    add4:	bfi	r6, sl, #0, #8
    add8:			; <UNDEFINED> instruction: 0xf6404b10
    addc:	ldrbtmi	r7, [fp], #-527	; 0xfffffdf1
    ade0:	bfi	r6, sl, #0, #2
    ade4:	andeq	r9, r1, ip, lsl #1
    ade8:	andeq	r0, r0, r4, lsl #4
    adec:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    adf0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    adf4:	andeq	r5, r0, r0, ror #31
    adf8:	andeq	sl, r1, r0, asr #32
    adfc:	andeq	sl, r1, r8, lsr #32
    ae00:	andeq	sl, r1, ip, lsl r0
    ae04:	andeq	r0, r0, r8, asr #4
    ae08:	andeq	sl, r1, r2
    ae0c:	strdeq	r9, [r1], -r6
    ae10:	andeq	r9, r1, sl, ror #31
    ae14:	ldrdeq	r9, [r1], -lr
    ae18:	ldrdeq	r9, [r1], -r2
    ae1c:	andeq	r9, r1, r6, asr #31
    ae20:	ldrbmi	lr, [r0, sp, lsr #18]!
    ae24:	cdpmi	6, 11, cr4, cr13, cr4, {0}
    ae28:	ldrbtmi	r4, [lr], #-3005	; 0xfffff443
    ae2c:	ldmdavs	pc, {r0, r1, r4, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
    ae30:	teqle	r0, r0, lsl #30
    ae34:	ldmpl	r3!, {r0, r1, r3, r4, r5, r7, r8, r9, fp, lr}^
    ae38:	blcs	24eac <strspn@plt+0x20cb4>
    ae3c:	bmi	feebef44 <strspn@plt+0xfeebad4c>
    ae40:	adccc	pc, ip, #212, 16	; 0xd40000
    ae44:	addsne	pc, ip, #212, 16	; 0xd40000
    ae48:			; <UNDEFINED> instruction: 0xf8d458b0
    ae4c:	stmdavs	r0, {r2, r5, r7, r9, sp}
    ae50:			; <UNDEFINED> instruction: 0xf8d44291
    ae54:	bl	fe8d38fc <strspn@plt+0xfe8cf704>
    ae58:	blx	feccba60 <strspn@plt+0xfecc7868>
    ae5c:	b	1407c70 <strspn@plt+0x1403a78>
    ae60:	svclt	0x00081353
    ae64:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    ae68:			; <UNDEFINED> instruction: 0xf043b90a
    ae6c:	stmibmi	pc!, {r2, r8, r9}	; <UNPREDICTABLE>
    ae70:	stmdavs	r9, {r0, r4, r5, r6, fp, ip, lr}
    ae74:	stmibmi	lr!, {r1, r3, r7, r9, lr}
    ae78:			; <UNDEFINED> instruction: 0xf043bf08
    ae7c:	andcs	r0, r1, #8, 6	; 0x20000000
    ae80:	blx	9c06c <strspn@plt+0x97e74>
    ae84:	stmdavs	sl, {r0, r1, r8, r9, ip, sp, lr, pc}
    ae88:	tstle	r4, r3, lsl r2
    ae8c:	ldmpl	r3!, {r0, r3, r5, r7, r8, r9, fp, lr}^
    ae90:	ldmiblt	r5, {r0, r2, r3, r4, fp, sp, lr}^
    ae94:	strcs	lr, [r1, -r0]
    ae98:	ldmpl	r3!, {r0, r1, r2, r5, r7, r8, r9, fp, lr}^
    ae9c:	stmdblt	r3, {r0, r1, r3, r4, fp, sp, lr}^
    aea0:	ldmpl	r3!, {r1, r2, r5, r7, r8, r9, fp, lr}^
    aea4:	tstlt	fp, fp, lsl r8
    aea8:	streq	pc, [r1, -r7, lsl #1]
    aeac:	pop	{r3, r4, r5, r9, sl, lr}
    aeb0:	stcvc	7, cr8, [r3, #-960]!	; 0xfffffc40
    aeb4:	svclt	0x00182b52
    aeb8:	svclt	0x00182b44
    aebc:	strb	r2, [pc, r0, lsl #14]!
    aec0:	ldmpl	r3!, {r2, r3, r4, r7, r8, r9, fp, lr}^
    aec4:	stccs	8, cr6, [r0, #-116]	; 0xffffff8c
    aec8:			; <UNDEFINED> instruction: 0xf8dfd0b9
    aecc:			; <UNDEFINED> instruction: 0xf5048274
    aed0:	ldrbtmi	r7, [r8], #2324	; 0x914
    aed4:	blcc	65288 <strspn@plt+0x61090>
    aed8:	vqdmulh.s<illegal width 8>	d2, d0, d14
    aedc:	ldm	pc, {r1, r4, r8, pc}^	; <UNPREDICTABLE>
    aee0:	rscseq	pc, pc, r3, lsl r0	; <UNPREDICTABLE>
    aee4:	sbcseq	r0, sp, lr, ror #1
    aee8:	adcseq	r0, fp, ip, asr #1
    aeec:	addseq	r0, r9, sl, lsr #1
    aef0:	rsbseq	r0, r7, r8, lsl #1
    aef4:	subseq	r0, r5, r6, rrx
    aef8:	eorseq	r0, r1, r5, asr #32
    aefc:	andeq	r0, pc, r2, lsr #32
    af00:	blcc	651b4 <strspn@plt+0x60fbc>
    af04:	stmdavs	r9!, {r0, r2, sp, lr, pc}^
    af08:	adccs	pc, r4, #212, 16	; 0xd40000
    af0c:	addmi	r5, sl, #589824	; 0x90000
    af10:	mrrcne	0, 12, sp, r9, cr1
    af14:	addne	lr, r3, pc, asr #20
    af18:	mvnscc	pc, #-1073741824	; 0xc0000000
    af1c:	stmdavs	sp!, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
    af20:	bicsle	r2, r7, r0, lsl #26
    af24:	stmiavs	fp!, {r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    af28:	and	r3, r4, r1, lsl #22
    af2c:	stmdavs	r2!, {r0, r3, r5, r6, fp, sp, lr}^
    af30:	addmi	r5, sl, #589824	; 0x90000
    af34:	mrrcne	0, 10, sp, sl, cr15
    af38:	addne	lr, r3, pc, asr #20
    af3c:	mvnscc	pc, #-1073741824	; 0xc0000000
    af40:			; <UNDEFINED> instruction: 0xe7ecd1f4
    af44:			; <UNDEFINED> instruction: 0xf10368ab
    af48:	strd	r3, [r8], -pc	; <UNPREDICTABLE>
    af4c:	bl	650f8 <strspn@plt+0x60f00>
    af50:			; <UNDEFINED> instruction: 0xf10a118a
    af54:			; <UNDEFINED> instruction: 0xf7f93aff
    af58:	stmdacs	r0, {r5, r8, fp, sp, lr, pc}
    af5c:			; <UNDEFINED> instruction: 0xf1bad09b
    af60:			; <UNDEFINED> instruction: 0xf04f3fff
    af64:			; <UNDEFINED> instruction: 0x4648023f
    af68:			; <UNDEFINED> instruction: 0xe7d8d1f0
    af6c:	blcc	65220 <strspn@plt+0x61028>
    af70:	stmdavs	r9!, {r0, r2, sp, lr, pc}^
    af74:	addscs	pc, ip, #212, 16	; 0xd40000
    af78:	addmi	r5, sl, #589824	; 0x90000
    af7c:	mrrcne	0, 8, sp, sl, cr11
    af80:	addne	lr, r3, pc, asr #20
    af84:	mvnscc	pc, #-1073741824	; 0xc0000000
    af88:			; <UNDEFINED> instruction: 0xe7c8d1f3
    af8c:	blcc	65240 <strspn@plt+0x61048>
    af90:	stmdavs	r9!, {r1, r2, sp, lr, pc}^
    af94:	adccs	pc, r8, #212, 16	; 0xd40000
    af98:	addmi	r5, sl, #589824	; 0x90000
    af9c:	svcge	0x007bf43f
    afa0:	b	13d210c <strspn@plt+0x13cdf14>
    afa4:			; <UNDEFINED> instruction: 0xf1031083
    afa8:	ldrshle	r3, [r2, #63]!	; 0x3f
    afac:	stmiavs	fp!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    afb0:	and	r3, r6, r1, lsl #22
    afb4:			; <UNDEFINED> instruction: 0xf8d46869
    afb8:	stmdapl	r9, {r2, r5, r7, r9, sp}
    afbc:			; <UNDEFINED> instruction: 0xf43f428a
    afc0:	mrrcne	15, 6, sl, sl, cr10	; <UNPREDICTABLE>
    afc4:	addne	lr, r3, pc, asr #20
    afc8:	mvnscc	pc, #-1073741824	; 0xc0000000
    afcc:			; <UNDEFINED> instruction: 0xe7a6d1f2
    afd0:	blcc	65284 <strspn@plt+0x6108c>
    afd4:	stmdavs	r9!, {r1, r2, sp, lr, pc}^
    afd8:	addscs	pc, r8, #212, 16	; 0xd40000
    afdc:	addmi	r5, sl, #589824	; 0x90000
    afe0:	svcge	0x0059f43f
    afe4:	b	13d2150 <strspn@plt+0x13cdf58>
    afe8:			; <UNDEFINED> instruction: 0xf1031083
    afec:	ldrshle	r3, [r2, #63]!	; 0x3f
    aff0:	stmiavs	fp!, {r0, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    aff4:	and	r3, r6, r1, lsl #22
    aff8:			; <UNDEFINED> instruction: 0xf8d46869
    affc:	stmdapl	r9, {r3, r6, r7, r9, sp}
    b000:			; <UNDEFINED> instruction: 0xf43f428a
    b004:	mrrcne	15, 4, sl, sl, cr8	; <UNPREDICTABLE>
    b008:	addne	lr, r3, pc, asr #20
    b00c:	mvnscc	pc, #-1073741824	; 0xc0000000
    b010:			; <UNDEFINED> instruction: 0xe784d1f2
    b014:	blcc	652c8 <strspn@plt+0x610d0>
    b018:	stmdavs	r9!, {r1, r2, sp, lr, pc}^
    b01c:	sbccs	pc, r0, #212, 16	; 0xd40000
    b020:	addmi	r5, sl, #589824	; 0x90000
    b024:	svcge	0x0037f43f
    b028:	b	13d2194 <strspn@plt+0x13cdf9c>
    b02c:			; <UNDEFINED> instruction: 0xf1031083
    b030:	ldrshle	r3, [r2, #63]!	; 0x3f
    b034:	stmiavs	fp!, {r0, r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    b038:	and	r3, r6, r1, lsl #22
    b03c:			; <UNDEFINED> instruction: 0xf8d46869
    b040:	stmdapl	r9, {r4, r5, r7, r9, sp}
    b044:			; <UNDEFINED> instruction: 0xf43f428a
    b048:	mrrcne	15, 2, sl, sl, cr6	; <UNPREDICTABLE>
    b04c:	addne	lr, r3, pc, asr #20
    b050:	mvnscc	pc, #-1073741824	; 0xc0000000
    b054:			; <UNDEFINED> instruction: 0xe762d1f2
    b058:	blcc	6530c <strspn@plt+0x61114>
    b05c:	stmdavs	r9!, {r1, r2, sp, lr, pc}^
    b060:	adcscs	pc, r8, #212, 16	; 0xd40000
    b064:	addmi	r5, sl, #589824	; 0x90000
    b068:	svcge	0x0015f43f
    b06c:	b	13d21d8 <strspn@plt+0x13cdfe0>
    b070:			; <UNDEFINED> instruction: 0xf1031083
    b074:	ldrshle	r3, [r2, #63]!	; 0x3f
    b078:	stmiavs	fp!, {r0, r4, r6, r8, r9, sl, sp, lr, pc}
    b07c:	and	r3, r6, r1, lsl #22
    b080:			; <UNDEFINED> instruction: 0xf8d46869
    b084:	stmdapl	r9, {r2, r6, r7, r9, sp}
    b088:			; <UNDEFINED> instruction: 0xf43f428a
    b08c:	mrrcne	15, 0, sl, sl, cr4	; <UNPREDICTABLE>
    b090:	addne	lr, r3, pc, asr #20
    b094:	mvnscc	pc, #-1073741824	; 0xc0000000
    b098:			; <UNDEFINED> instruction: 0xe740d1f2
    b09c:	blcc	65350 <strspn@plt+0x61158>
    b0a0:	stmdavs	r9!, {r1, r2, sp, lr, pc}^
    b0a4:	adcscs	pc, ip, #212, 16	; 0xd40000
    b0a8:	addmi	r5, sl, #589824	; 0x90000
    b0ac:	mrcge	4, 7, APSR_nzcv, cr3, cr15, {1}
    b0b0:	b	13d221c <strspn@plt+0x13ce024>
    b0b4:			; <UNDEFINED> instruction: 0xf1031083
    b0b8:	ldrshle	r3, [r2, #63]!	; 0x3f
    b0bc:	stmiavs	fp!, {r0, r1, r2, r3, r5, r8, r9, sl, sp, lr, pc}
    b0c0:	and	r3, r6, r1, lsl #22
    b0c4:			; <UNDEFINED> instruction: 0xf8d46869
    b0c8:	stmdapl	r9, {r2, r3, r5, r7, r9, sp}
    b0cc:			; <UNDEFINED> instruction: 0xf43f428a
    b0d0:	mrrcne	14, 14, sl, sl, cr2	; <UNPREDICTABLE>
    b0d4:	addne	lr, r3, pc, asr #20
    b0d8:	mvnscc	pc, #-1073741824	; 0xc0000000
    b0dc:			; <UNDEFINED> instruction: 0xe71ed1f2
    b0e0:	blcc	65394 <strspn@plt+0x6119c>
    b0e4:	stmdavs	r9!, {r1, r2, sp, lr, pc}^
    b0e8:	adcscs	pc, r4, #212, 16	; 0xd40000
    b0ec:	addmi	r5, sl, #589824	; 0x90000
    b0f0:	mrcge	4, 6, APSR_nzcv, cr1, cr15, {1}
    b0f4:	b	13d2260 <strspn@plt+0x13ce068>
    b0f8:			; <UNDEFINED> instruction: 0xf1031083
    b0fc:	ldrshle	r3, [r2, #63]!	; 0x3f
    b100:	strbmi	lr, [r1], -sp, lsl #14
    b104:	andcs	r2, r0, r5, lsl #4
    b108:	mrc	7, 5, APSR_nzcv, cr0, cr8, {7}
    b10c:			; <UNDEFINED> instruction: 0x4602215f
    b110:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    b114:	blx	ec9106 <strspn@plt+0xec4f0e>
    b118:	svclt	0x0000e701
    b11c:	andeq	r8, r1, lr, asr pc
    b120:	andeq	r0, r0, r8, asr #4
    b124:	andeq	r0, r0, r4, lsl #4
    b128:	strdeq	r0, [r0], -r4
    b12c:			; <UNDEFINED> instruction: 0x000001bc
    b130:	andeq	r9, r1, r4, lsr #30
    b134:	andeq	r0, r0, r0, ror r2
    b138:	andeq	r0, r0, r0, lsr #3
    b13c:	ldrdeq	r0, [r0], -r8
    b140:	andeq	r2, r0, r6, lsr r6
    b144:	andeq	r5, r0, sl, asr #24
    b148:	stmdavc	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
    b14c:	svclt	0x00042b2d
    b150:	strcs	r3, [r1, #-1]
    b154:	blcs	aff16c <strspn@plt+0xafaf74>
    b158:	streq	pc, [r0, #-79]	; 0xffffffb1
    b15c:	andcc	fp, r1, r8, lsl #30
    b160:	blx	fef4915e <strspn@plt+0xfef44f66>
    b164:	cmplt	r0, r4, lsl #12
    b168:			; <UNDEFINED> instruction: 0xf7f82014
    b16c:	stmiavs	r1!, {r1, r4, r8, r9, sl, fp, sp, lr, pc}^
    b170:	movwcs	r6, #2402	; 0x962
    b174:	addvs	r4, r5, r4, lsl #12
    b178:	tstvs	r2, r1, asr #32
    b17c:	strtmi	r6, [r0], -r3
    b180:	svclt	0x0000bd38
    b184:	blmi	105da8c <strspn@plt+0x1059894>
    b188:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    b18c:	sbclt	r4, fp, r0, asr #28
    b190:			; <UNDEFINED> instruction: 0x460558d3
    b194:			; <UNDEFINED> instruction: 0xf10d447e
    b198:	ldmdavs	fp, {r2, sl, fp}
    b19c:			; <UNDEFINED> instruction: 0xf04f9349
    b1a0:	svcmi	0x003c0300
    b1a4:	strbtmi	ip, [r4], -pc, lsl #28
    b1a8:	strgt	r4, [pc], #-1151	; b1b0 <strspn@plt+0x6fb8>
    b1ac:	muleq	pc, r6, r8	; <UNPREDICTABLE>
    b1b0:	strbtmi	ip, [r1], -r7, lsl #8
    b1b4:	eorvc	r4, r3, r8, lsr #12
    b1b8:	ldmda	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b1bc:	strtmi	r4, [r8], -r4, lsl #12
    b1c0:	svc	0x002af7f8
    b1c4:	svclt	0x00024284
    b1c8:	blge	12759f4 <strspn@plt+0x12717fc>
    b1cc:	teqle	ip, r0, lsl #2
    b1d0:	stcne	8, cr15, [r1, #-12]
    b1d4:			; <UNDEFINED> instruction: 0xd1fb429a
    b1d8:	andcs	r4, r1, pc, lsr #18
    b1dc:	ldmdapl	r9!, {r0, r1, r3, r5, fp, ip, sp, lr}^
    b1e0:	blcs	b65218 <strspn@plt+0xb61020>
    b1e4:	stmdale	fp, {r3, r4, ip, lr, pc}
    b1e8:	stmdbmi	ip!, {r0, r1, r5, r7, r8, fp, ip, sp, pc}
    b1ec:	ldrbtmi	r4, [r9], #-2599	; 0xfffff5d9
    b1f0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    b1f4:	subsmi	r9, r1, r9, asr #20
    b1f8:	ldrmi	sp, [r8], -r4, asr #2
    b1fc:	ldcllt	0, cr11, [r0, #300]!	; 0x12c
    b200:	tstle	r1, r0, asr fp
    b204:	teqle	r1, r0, lsl #24
    b208:	ldmiblt	r1, {r0, r4, r6, r7, sl, fp, ip, lr}
    b20c:	stmdavc	fp!, {r4, r6, r7, sl, ip, lr}^
    b210:	strb	r3, [r6, r1, lsl #10]!
    b214:	mvnsle	r2, fp, lsr #22
    b218:			; <UNDEFINED> instruction: 0xf1a3786b
    b21c:			; <UNDEFINED> instruction: 0xf011012b
    b220:	svclt	0x000c0ffd
    b224:	tstcs	r0, r1, lsl #2
    b228:	svclt	0x00082b00
    b22c:	stmdbcs	r0, {r0, r8, sp}
    b230:	bmi	6ff5f0 <strspn@plt+0x6fb3f8>
    b234:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    b238:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b23c:	subsmi	r9, sl, r9, asr #22
    b240:	ldmdbmi	r8, {r5, r8, ip, lr, pc}
    b244:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    b248:	bmi	603278 <strspn@plt+0x5ff080>
    b24c:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    b250:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b254:	subsmi	r9, sl, r9, asr #22
    b258:	ldmdbmi	r4, {r2, r4, r8, ip, lr, pc}
    b25c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    b260:	sublt	r2, fp, r0
    b264:	ldrhtmi	lr, [r0], #141	; 0x8d
    b268:	ldcllt	7, cr15, [lr, #992]!	; 0x3e0
    b26c:	blmi	1ddab4 <strspn@plt+0x1d98bc>
    b270:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b274:	blls	12652e4 <strspn@plt+0x12610ec>
    b278:	qaddle	r4, sl, r3
    b27c:	andcs	r4, r5, #212992	; 0x34000
    b280:			; <UNDEFINED> instruction: 0xe7ed4479
    b284:	mcr	7, 0, pc, cr4, cr8, {7}	; <UNPREDICTABLE>
    b288:	strdeq	r8, [r1], -lr
    b28c:			; <UNDEFINED> instruction: 0x000001b8
    b290:	andeq	r5, r0, r0, lsl ip
    b294:	andeq	r8, r1, r0, ror #23
    b298:	andeq	r0, r0, r4, asr #3
    b29c:	muleq	r1, sl, fp
    b2a0:	andeq	r8, r1, r2, asr fp
    b2a4:	andeq	r5, r0, r2, lsr #22
    b2a8:	andeq	r8, r1, sl, lsr fp
    b2ac:	andeq	r5, r0, sl, lsl #22
    b2b0:	andeq	r8, r1, r8, lsl fp
    b2b4:	strdeq	r5, [r0], -ip
    b2b8:	blmi	109dbc4 <strspn@plt+0x10999cc>
    b2bc:	push	{r1, r3, r4, r5, r6, sl, lr}
    b2c0:	strdlt	r4, [r9], r0
    b2c4:			; <UNDEFINED> instruction: 0x460f58d3
    b2c8:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    b2cc:			; <UNDEFINED> instruction: 0xf04f9307
    b2d0:			; <UNDEFINED> instruction: 0xf7fd0300
    b2d4:	strmi	pc, [r4], -r3, lsl #22
    b2d8:	eorsle	r2, r7, r0, lsl #16
    b2dc:			; <UNDEFINED> instruction: 0xf7f82020
    b2e0:			; <UNDEFINED> instruction: 0xf8d4ee58
    b2e4:			; <UNDEFINED> instruction: 0xf019901c
    b2e8:	svclt	0x00080f10
    b2ec:	strmi	r6, [r5], -r6, lsr #18
    b2f0:			; <UNDEFINED> instruction: 0xf7f8d008
    b2f4:			; <UNDEFINED> instruction: 0x4606eef2
    b2f8:			; <UNDEFINED> instruction: 0xf7f86860
    b2fc:	addmi	lr, r6, #2272	; 0x8e0
    b300:			; <UNDEFINED> instruction: 0x4606bfb8
    b304:	subsle	r2, r2, r0, lsl #30
    b308:			; <UNDEFINED> instruction: 0xf7f84638
    b30c:	strmi	lr, [r3], -r6, lsl #29
    b310:			; <UNDEFINED> instruction: 0x4638429e
    b314:			; <UNDEFINED> instruction: 0x461ebfb8
    b318:			; <UNDEFINED> instruction: 0xf7f860ee
    b31c:	strhtvs	lr, [r8], #-212	; 0xffffff2c
    b320:	movwcs	r6, #2208	; 0x8a0
    b324:	andne	lr, r5, #212, 18	; 0x350000
    b328:	andsls	pc, r8, r5, asr #17
    b32c:	stmib	r5, {r3, r5, r7, sp, lr}^
    b330:	eorvs	r1, fp, r4, lsl #4
    b334:	blmi	8ddbcc <strspn@plt+0x8d99d4>
    b338:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b33c:	blls	1e53ac <strspn@plt+0x1e11b4>
    b340:	teqle	sl, sl, asr r0
    b344:	andlt	r4, r9, r8, lsr #12
    b348:	svchi	0x00f0e8bd
    b34c:			; <UNDEFINED> instruction: 0xf7fd4628
    b350:	strmi	pc, [r5], -sp, ror #21
    b354:	stmdacs	r0, {r0, ip, pc}
    b358:	stmdavs	r6, {r2, r3, r5, r6, r7, ip, lr, pc}^
    b35c:			; <UNDEFINED> instruction: 0xb3237833
    b360:	ldrdlt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    b364:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    b368:	ldrbtmi	r4, [fp], #1698	; 0x6a2
    b36c:			; <UNDEFINED> instruction: 0x46304659
    b370:	ldc	7, cr15, [sl, #-992]	; 0xfffffc20
    b374:			; <UNDEFINED> instruction: 0x46312310
    b378:	strmi	r4, [r5], -r1, lsr #13
    b37c:	andls	r4, r1, r2, lsl #12
    b380:			; <UNDEFINED> instruction: 0xf7f84640
    b384:	blge	246974 <strspn@plt+0x24277c>
    b388:	ldrtmi	r4, [r9], -fp, lsr #8
    b38c:			; <UNDEFINED> instruction: 0xf8034640
    b390:			; <UNDEFINED> instruction: 0xf7ffac14
    b394:	ldmdbne	r3!, {r0, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    b398:	andls	pc, r0, r0, asr #17
    b39c:	ldclpl	6, cr4, [r2, #-16]!
    b3a0:	ldmdavc	sl, {r1, r3, r4, r8, ip, sp, pc}^
    b3a4:	bcs	12524 <strspn@plt+0xe32c>
    b3a8:	strtmi	sp, [r5], -r0, ror #3
    b3ac:	stmdavs	r0!, {r1, r6, r7, r8, r9, sl, sp, lr, pc}^
    b3b0:			; <UNDEFINED> instruction: 0xf7f860ee
    b3b4:	rsbvs	lr, r8, r8, ror #26
    b3b8:			; <UNDEFINED> instruction: 0xf7f8e7b2
    b3bc:	svclt	0x0000ed6a
    b3c0:	andeq	r8, r1, ip, asr #21
    b3c4:			; <UNDEFINED> instruction: 0x000001b8
    b3c8:	andeq	r8, r1, r0, asr sl
    b3cc:	andeq	r5, r0, sl, asr sl
    b3d0:			; <UNDEFINED> instruction: 0x4605b5f8
    b3d4:			; <UNDEFINED> instruction: 0x460f4b10
    b3d8:			; <UNDEFINED> instruction: 0x46014a10
    b3dc:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    b3e0:	ldmdavs	r0!, {r1, r2, r3, r4, fp, sp, lr}^
    b3e4:	stcl	7, cr15, [r8], {248}	; 0xf8
    b3e8:	ldmdblt	r8!, {r2, r4, r5, fp, sp, lr}
    b3ec:	stmdavs	r0!, {r0, r1, r3, sp, lr, pc}^
    b3f0:	stcl	7, cr15, [r2], {248}	; 0xf8
    b3f4:	cmplt	r0, r3, lsr #16
    b3f8:	ldrmi	r4, [ip], -r6, lsr #12
    b3fc:	stccs	6, cr4, [r0], {41}	; 0x29
    b400:			; <UNDEFINED> instruction: 0x4620d1f5
    b404:	ldrshtvs	fp, [ip], -r8
    b408:	eorsvs	r2, r7, r1
    b40c:	ldrshtvs	fp, [fp], -r8
    b410:	ldmdavs	r3!, {r0, sp}
    b414:	ldcllt	0, cr6, [r8, #124]!	; 0x7c
    b418:	andeq	r8, r1, ip, lsr #19
    b41c:	andeq	r0, r0, ip, ror #3
    b420:			; <UNDEFINED> instruction: 0x4601b5f8
    b424:			; <UNDEFINED> instruction: 0x46054b11
    b428:	ldrbtmi	r4, [fp], #-2577	; 0xfffff5ef
    b42c:	ldmdavs	lr!, {r0, r1, r2, r3, r4, r7, fp, ip, lr}
    b430:			; <UNDEFINED> instruction: 0xf7f86870
    b434:	ldmdavs	r4!, {r1, r5, r7, sl, fp, sp, lr, pc}
    b438:	ands	fp, r1, r8, lsr r9
    b43c:			; <UNDEFINED> instruction: 0xf7f86860
    b440:	stmdavs	r3!, {r2, r3, r4, r7, sl, fp, sp, lr, pc}
    b444:			; <UNDEFINED> instruction: 0x4626b130
    b448:			; <UNDEFINED> instruction: 0x4629461c
    b44c:	mvnsle	r2, r0, lsl #24
    b450:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    b454:	eorsvs	r4, r3, r0, lsr #12
    b458:	stcl	7, cr15, [r4], {248}	; 0xf8
    b45c:	ldcllt	0, cr2, [r8, #4]!
    b460:	eorsvs	r4, ip, r0, lsr r6
    b464:	ldc	7, cr15, [lr], #992	; 0x3e0
    b468:	ldcllt	0, cr2, [r8, #4]!
    b46c:	andeq	r8, r1, lr, asr r9
    b470:	andeq	r0, r0, ip, ror #3
    b474:	ldrblt	r2, [r0, #-2402]!	; 0xfffff69e
    b478:	andsle	r4, ip, r4, lsl #12
    b47c:	ldrbtmi	r4, [lr], #-3611	; 0xfffff1e5
    b480:	tstcs	r0, fp, lsl r8
    b484:			; <UNDEFINED> instruction: 0xf7ff4478
    b488:			; <UNDEFINED> instruction: 0x4605ff17
    b48c:	stmdavs	r1!, {r4, r8, r9, ip, sp, pc}
    b490:	stmdavs	r9, {r0, r1, r3, r9, sl, lr}
    b494:	mvnsle	r2, r0, lsl #18
    b498:			; <UNDEFINED> instruction: 0x4630601d
    b49c:			; <UNDEFINED> instruction: 0xff0cf7ff
    b4a0:	cmplt	r8, r5, lsl #12
    b4a4:	ldrmi	r4, [sl], -fp, lsr #12
    b4a8:	blcs	2551c <strspn@plt+0x21324>
    b4ac:	stmdavs	r3!, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    b4b0:	eorvs	r6, r5, r3, lsl r0
    b4b4:	mcrmi	13, 0, fp, cr15, cr0, {3}
    b4b8:			; <UNDEFINED> instruction: 0xe7e1447e
    b4bc:	andcs	r4, r5, #229376	; 0x38000
    b4c0:			; <UNDEFINED> instruction: 0xf7f84479
    b4c4:	ldrsbcs	lr, [r0, #-196]!	; 0xffffff3c
    b4c8:	stmdami	ip, {r1, r9, sl, lr}
    b4cc:			; <UNDEFINED> instruction: 0xf7fa4478
    b4d0:	ubfx	pc, sp, #18, #8
    b4d4:	andcs	r4, r5, #163840	; 0x28000
    b4d8:			; <UNDEFINED> instruction: 0xf7f84479
    b4dc:	cmncs	fp, r8, asr #25
    b4e0:	stmdami	r8, {r1, r9, sl, lr}
    b4e4:			; <UNDEFINED> instruction: 0xf7fa4478
    b4e8:			; <UNDEFINED> instruction: 0xe7d0f951
    b4ec:	andeq	r3, r0, sl, lsl #16
    b4f0:	andeq	r3, r0, r0, asr #13
    b4f4:	andeq	r3, r0, ip, lsr #15
    b4f8:	andeq	r5, r0, r8, lsl #18
    b4fc:	andeq	r5, r0, r4, lsr #18
    b500:	strdeq	r5, [r0], -r0
    b504:	andeq	r5, r0, ip, lsl #18
    b508:	svcmi	0x00f0e92d
    b50c:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
    b510:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    b514:	addlt	r6, r5, r0, asr #17
    b518:	ldc	7, cr15, [r4], #992	; 0x3e0
    b51c:	stmdavc	r3, {r0, r8, sp}
    b520:	andls	r4, r3, r2, lsl #12
    b524:			; <UNDEFINED> instruction: 0xf0002b20
    b528:	vqadd.s8	d8, d16, d0
    b52c:	blcs	2b760 <strspn@plt+0x27568>
    b530:	addhi	pc, fp, r0
    b534:	blcs	5a160 <strspn@plt+0x55f68>
    b538:	addhi	pc, r7, r0, asr #4
    b53c:	strcc	fp, [r1], #-265	; 0xfffffef7
    b540:			; <UNDEFINED> instruction: 0xf8122100
    b544:	blcs	1b150 <strspn@plt+0x16f58>
    b548:	stfcsd	f5, [r0], {236}	; 0xec
    b54c:	msrhi	SPSR_fc, r0
    b550:			; <UNDEFINED> instruction: 0xf0402900
    b554:	blmi	ff56b82c <strspn@plt+0xff567634>
    b558:	ldmcc	pc!, {r2, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    b55c:	cmpge	r0, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    b560:			; <UNDEFINED> instruction: 0xf8dd447b
    b564:	ldrbtmi	r9, [sl], #12
    b568:	bcc	446d90 <strspn@plt+0x442b98>
    b56c:	ldrbtmi	r4, [fp], #-3025	; 0xfffff42f
    b570:	bcc	fe446d98 <strspn@plt+0xfe442ba0>
    b574:			; <UNDEFINED> instruction: 0x46464633
    b578:			; <UNDEFINED> instruction: 0x46514698
    b57c:			; <UNDEFINED> instruction: 0xf7f84648
    b580:	teqcs	sp, r8, ror #27
    b584:	svclt	0x00182e00
    b588:	strmi	r2, [r5], -r0, lsl #16
    b58c:	movwcs	fp, #3868	; 0xf1c
    b590:	strbmi	r7, [r8], -r3
    b594:	stcl	7, cr15, [r6, #-992]	; 0xfffffc20
    b598:	tstlt	r0, r4, lsl #12
    b59c:			; <UNDEFINED> instruction: 0xf8042300
    b5a0:	teqcs	sl, r1, lsl #22
    b5a4:			; <UNDEFINED> instruction: 0xf7f84648
    b5a8:			; <UNDEFINED> instruction: 0x4607ed3e
    b5ac:	rsbsle	r2, r0, r0, lsl #16
    b5b0:	andcs	r4, r0, #137363456	; 0x8300000
    b5b4:	bne	446e1c <strspn@plt+0x442c24>
    b5b8:	blcs	895ec <strspn@plt+0x853f4>
    b5bc:			; <UNDEFINED> instruction: 0xf7f84658
    b5c0:			; <UNDEFINED> instruction: 0x4602ee1c
    b5c4:	andls	r4, r2, #88, 12	; 0x5800000
    b5c8:	stc	7, cr15, [r6, #-992]!	; 0xfffffc20
    b5cc:	addmi	r9, r2, #8192	; 0x2000
    b5d0:	tsthi	fp, r0, asr #32	; <UNPREDICTABLE>
    b5d4:	svccs	0x0000787f
    b5d8:	svccs	0x0030bf18
    b5dc:	strcs	fp, [r1, -ip, lsl #30]
    b5e0:			; <UNDEFINED> instruction: 0xf0002700
    b5e4:	andcs	r8, sl, #-2147483648	; 0x80000000
    b5e8:			; <UNDEFINED> instruction: 0x46584639
    b5ec:	bl	ff5c95d4 <strspn@plt+0xff5c53dc>
    b5f0:	vsub.i8	d18, d0, d0
    b5f4:			; <UNDEFINED> instruction: 0x462180fa
    b5f8:			; <UNDEFINED> instruction: 0xf7ff4648
    b5fc:			; <UNDEFINED> instruction: 0x4604fe5d
    b600:	suble	r2, sp, r0, lsl #16
    b604:	ldrdls	pc, [r0], -r4
    b608:	svceq	0x0000f1b9
    b60c:	msrhi	CPSR_fxc, r0, asr #32
    b610:	andcs	r4, sl, #88, 12	; 0x5800000
    b614:			; <UNDEFINED> instruction: 0xf7f84649
    b618:	stmdacs	r0, {r1, r6, r7, r8, r9, fp, sp, lr, pc}
    b61c:	ldcle	0, cr6, [r8, #-896]	; 0xfffffc80
    b620:	ldrmi	r4, [sl], -r3, lsr #12
    b624:	blcs	25698 <strspn@plt+0x214a0>
    b628:			; <UNDEFINED> instruction: 0xf8d8d1fb
    b62c:	cdpne	0, 7, cr1, cr7, cr4, {0}
    b630:			; <UNDEFINED> instruction: 0xf8c86011
    b634:	bicslt	r4, r5, r4
    b638:	stmdbeq	r1, {r0, r2, r8, ip, sp, lr, pc}
    b63c:	rsble	r2, sl, r0, lsl #28
    b640:			; <UNDEFINED> instruction: 0xe79a463e
    b644:			; <UNDEFINED> instruction: 0xf47f2b2c
    b648:	stmdbcs	r0, {r0, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    b64c:	tstcs	r1, sl, lsr r1
    b650:	mrc	7, 0, lr, cr8, cr7, {3}
    b654:			; <UNDEFINED> instruction: 0x46481a90
    b658:			; <UNDEFINED> instruction: 0xf7f82205
    b65c:			; <UNDEFINED> instruction: 0xf240ec08
    b660:	strmi	r1, [r2], -sp, lsr #2
    b664:	ldrbtmi	r4, [r8], #-2196	; 0xfffff76c
    b668:			; <UNDEFINED> instruction: 0xf890f7fa
    b66c:	mcrcs	7, 0, lr, cr0, cr8, {6}
    b670:	ldmibmi	r2, {r0, r4, r6, ip, lr, pc}
    b674:	strtmi	r2, [r8], -r5, lsl #4
    b678:	ldrbtmi	r4, [r9], #-1705	; 0xfffff957
    b67c:			; <UNDEFINED> instruction: 0xf7f8463e
    b680:	vpadd.i8	q15, q8, q11
    b684:	strmi	r1, [r2], -r7, lsl #2
    b688:	ldrbtmi	r4, [r8], #-2189	; 0xfffff773
    b68c:			; <UNDEFINED> instruction: 0xf87ef7fa
    b690:			; <UNDEFINED> instruction: 0x4621e773
    b694:			; <UNDEFINED> instruction: 0xf7ff4648
    b698:	strmi	pc, [r4], -pc, lsl #28
    b69c:			; <UNDEFINED> instruction: 0xd1bf2800
    b6a0:	strbmi	r4, [r6], -r8, lsl #25
    b6a4:	stmdavc	r0!, {r2, r3, r4, r5, r6, sl, lr}
    b6a8:			; <UNDEFINED> instruction: 0xf0002800
    b6ac:	blmi	fe1aba54 <strspn@plt+0xfe1a785c>
    b6b0:	ldrbtmi	r9, [fp], #-2051	; 0xfffff7fd
    b6b4:			; <UNDEFINED> instruction: 0xf7f89302
    b6b8:	blls	c6518 <strspn@plt+0xc2320>
    b6bc:			; <UNDEFINED> instruction: 0xf802e00c
    b6c0:	strb	r3, [r8, -r1, lsl #24]
    b6c4:			; <UNDEFINED> instruction: 0xf7f89803
    b6c8:	stmibmi	r0, {r1, r2, r3, r7, r8, r9, fp, sp, lr, pc}
    b6cc:	andcs	r2, r0, r5, lsl #4
    b6d0:			; <UNDEFINED> instruction: 0xf7f84479
    b6d4:	strmi	lr, [r3], -ip, asr #23
    b6d8:	strdcs	r6, [r5, -r5]!
    b6dc:	strtmi	r9, [r8], -r2, lsl #6
    b6e0:	stc	7, cr15, [r0], #992	; 0x3e0
    b6e4:	mvnslt	r9, r2, lsl #22
    b6e8:	strcs	r4, [r0, -fp, lsr #12]
    b6ec:	blcs	89740 <strspn@plt+0x85548>
    b6f0:	andle	r2, r7, r5, lsr #20
    b6f4:	sbcs	fp, r0, sl, lsl #18
    b6f8:			; <UNDEFINED> instruction: 0xf813b1e2
    b6fc:	bcs	956308 <strspn@plt+0x952110>
    b700:			; <UNDEFINED> instruction: 0x3701d1fa
    b704:	bleq	89758 <strspn@plt+0x85560>
    b708:	stmdacs	r0, {r0, r8, r9, sl, ip, sp}
    b70c:	ldmdbmi	r0!, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    b710:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    b714:	stmdals	r3, {r0, r1, r2, r4, r7, sp, lr, pc}
    b718:			; <UNDEFINED> instruction: 0xf7f89302
    b71c:	bmi	1b864b4 <strspn@plt+0x1b822bc>
    b720:	blls	93b2c <strspn@plt+0x8f934>
    b724:	ldrvs	r4, [r1, #-1146]	; 0xfffffb86
    b728:	andlt	r4, r5, r8, lsl r6
    b72c:	blhi	c6a28 <strspn@plt+0xc2830>
    b730:	svchi	0x00f0e8bd
    b734:			; <UNDEFINED> instruction: 0xf7f84628
    b738:	strmi	lr, [r0], r6, lsr #23
    b73c:			; <UNDEFINED> instruction: 0xf8df782b
    b740:	blcs	96fda8 <strspn@plt+0x96bbb0>
    b744:			; <UNDEFINED> instruction: 0xd11e44f9
    b748:	stmdacs	r5!, {r3, r5, r6, fp, ip, sp, lr}
    b74c:	strcc	sp, [r2, #-70]	; 0xffffffba
    b750:			; <UNDEFINED> instruction: 0xf8b0f7fd
    b754:	rsbsle	r2, sp, r0, lsl #16
    b758:	ldrdeq	lr, [r1, -r0]
    b75c:	stc2	7, cr15, [ip, #1020]!	; 0x3fc
    b760:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    b764:	strmi	sp, [r3], -r8, rrx
    b768:	ldmdavs	fp, {r2, r3, r4, r9, sl, lr}
    b76c:	mvnsle	r2, r0, lsl #22
    b770:	mrcne	8, 3, r6, cr10, cr3, {3}
    b774:			; <UNDEFINED> instruction: 0xf8c66023
    b778:	svccs	0x0000b004
    b77c:	stmdavc	fp!, {r0, r6, ip, lr, pc}
    b780:	blcs	95cfe4 <strspn@plt+0x958dec>
    b784:	strbmi	sp, [r9], -r0, ror #1
    b788:			; <UNDEFINED> instruction: 0xf7f84628
    b78c:	strtmi	lr, [r9], -lr, lsl #22
    b790:	blmi	47954 <strspn@plt+0x4375c>
    b794:	strmi	r4, [r2], -r4, lsl #12
    b798:			; <UNDEFINED> instruction: 0xf7f84640
    b79c:	strmi	lr, [r3, #2870]!	; 0xb36
    b7a0:	strtmi	fp, [r3], r8, lsr #30
    b7a4:	beq	478e8 <strspn@plt+0x436f0>
    b7a8:			; <UNDEFINED> instruction: 0xf8082020
    b7ac:	strtmi	sl, [r5], #-4
    b7b0:	bl	ffbc9798 <strspn@plt+0xffbc55a0>
    b7b4:	strbmi	r4, [r0], -r4, lsl #12
    b7b8:	andlt	pc, ip, r4, asr #17
    b7bc:			; <UNDEFINED> instruction: 0xf7f846a3
    b7c0:	andcs	lr, r3, #100352	; 0x18800
    b7c4:	orrmi	pc, r0, #79	; 0x4f
    b7c8:	andge	pc, r8, r4, asr #17
    b7cc:	andsge	pc, r0, r4, asr #17
    b7d0:	andge	pc, r0, r4, asr #17
    b7d4:	movwcs	lr, #22980	; 0x59c4
    b7d8:	strb	r6, [r9, r0, rrx]
    b7dc:	bleq	87920 <strspn@plt+0x83728>
    b7e0:	andeq	pc, r0, r8, lsl #17
    b7e4:			; <UNDEFINED> instruction: 0x465c445d
    b7e8:	stmdals	r3, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    b7ec:			; <UNDEFINED> instruction: 0xf7f84646
    b7f0:	ldmdbmi	sl!, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    b7f4:	andcs	r2, r0, r5, lsl #4
    b7f8:			; <UNDEFINED> instruction: 0xf7f84479
    b7fc:			; <UNDEFINED> instruction: 0x4603eb38
    b800:	strbmi	lr, [r0], -sl, ror #14
    b804:	movwls	r2, #8960	; 0x2300
    b808:	b	ffb497f0 <strspn@plt+0xffb455f8>
    b80c:	tstcs	r1, r4, lsr sl
    b810:	ldrbtmi	r9, [sl], #-2818	; 0xfffff4fe
    b814:	ldrvs	r4, [r1, #-1560]	; 0xfffff9e8
    b818:	ldc	0, cr11, [sp], #20
    b81c:	pop	{r1, r8, r9, fp, pc}
    b820:	stmdals	r3, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b824:	b	ff7c980c <strspn@plt+0xff7c5614>
    b828:	strtmi	r4, [r0], -lr, lsr #18
    b82c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    b830:	bl	749818 <strspn@plt+0x745620>
    b834:	strb	r4, [pc, -r3, lsl #12]
    b838:			; <UNDEFINED> instruction: 0xf7f84640
    b83c:	stmdbmi	sl!, {r2, r4, r6, r7, r9, fp, sp, lr, pc}
    b840:	andcs	r4, r5, #88, 12	; 0x5800000
    b844:	andlt	r4, r5, r9, ror r4
    b848:	blhi	c6b44 <strspn@plt+0xc294c>
    b84c:	svcmi	0x00f0e8bd
    b850:	bllt	2c9838 <strspn@plt+0x2c5640>
    b854:	strbmi	r4, [r0], -r4, lsl #12
    b858:	b	ff149840 <strspn@plt+0xff145648>
    b85c:	strtmi	r4, [r0], -r3, lsr #18
    b860:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    b864:	stmdals	r3, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    b868:			; <UNDEFINED> instruction: 0xf7f84646
    b86c:	stmdbmi	r0!, {r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}
    b870:	andcs	r4, r5, #56, 12	; 0x3800000
    b874:			; <UNDEFINED> instruction: 0xf7f84479
    b878:			; <UNDEFINED> instruction: 0x4603eafa
    b87c:	ldmdbmi	sp, {r2, r3, r5, r8, r9, sl, sp, lr, pc}
    b880:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    b884:	b	ffcc986c <strspn@plt+0xffcc5674>
    b888:			; <UNDEFINED> instruction: 0x46192350
    b88c:	stmib	sp, {r0, r9, sp}^
    b890:	strtmi	r0, [r0], -r0, lsl #18
    b894:	stc	7, cr15, [sl], #992	; 0x3e0
    b898:	strtmi	lr, [r8], -r9, lsl #14
    b89c:	b	ffcc9884 <strspn@plt+0xffcc568c>
    b8a0:	svccs	0x00004680
    b8a4:	svccc	0x0001d0ad
    b8a8:	svclt	0x0000e748
    b8ac:	ldrdeq	r5, [r0], -r4
    b8b0:	andeq	r5, r0, r6, asr #17
    b8b4:	muleq	r0, sl, pc	; <UNPREDICTABLE>
    b8b8:	andeq	r5, r0, sl, lsl #15
    b8bc:	andeq	r1, r0, lr, lsl #29
    b8c0:	andeq	r5, r0, r6, ror #14
    b8c4:	andeq	r9, r1, r4, lsl #14
    b8c8:	strdeq	r9, [r1], -r6
    b8cc:	andeq	r5, r0, r0, lsr r7
    b8d0:	andeq	r5, r0, sl, asr #15
    b8d4:	andeq	r9, r1, r4, lsl #13
    b8d8:	strdeq	r5, [r0], -ip
    b8dc:	andeq	r5, r0, r8, asr #12
    b8e0:	muleq	r1, r6, r5
    b8e4:	andeq	r5, r0, sl, ror #11
    b8e8:	ldrdeq	r5, [r0], -r8
    b8ec:	muleq	r0, sl, r6
    b8f0:	andeq	r5, r0, r8, lsr #12
    b8f4:	andeq	r5, r0, lr, ror #11
    b8f8:	svcmi	0x00f8e92d
    b8fc:	stmdavs	r0, {r0, r2, r9, sl, lr}
    b900:			; <UNDEFINED> instruction: 0xf7ffb130
    b904:			; <UNDEFINED> instruction: 0x4604fff9
    b908:			; <UNDEFINED> instruction: 0x4620b110
    b90c:	svchi	0x00f8e8bd
    b910:	blcc	65dc4 <strspn@plt+0x61bcc>
    b914:	vqdmulh.s<illegal width 8>	d2, d0, d6
    b918:	ldm	pc, {r0, r8, pc}^	; <UNPREDICTABLE>
    b91c:	strbeq	pc, [r0], #-3	; <UNPREDICTABLE>
    b920:	svceq	0x000f0422
    b924:	strtmi	r0, [r8], -r4
    b928:	stc2l	7, cr15, [lr, #1020]!	; 0x3fc
    b92c:	stmdacs	r0, {r2, r9, sl, lr}
    b930:	blmi	fe0c00e4 <strspn@plt+0xfe0bbeec>
    b934:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    b938:			; <UNDEFINED> instruction: 0xe7e6651a
    b93c:	ldrbtmi	r4, [fp], #-2944	; 0xfffff480
    b940:	svccs	0x00006d9f
    b944:	ldmdbmi	pc!, {r0, r2, r3, r4, r5, ip, lr, pc}^	; <UNPREDICTABLE>
    b948:	andcs	r2, r0, r5, lsl #4
    b94c:			; <UNDEFINED> instruction: 0xf7f84479
    b950:	strmi	lr, [r4], -lr, lsl #21
    b954:	andcs	r4, r1, #124, 22	; 0x1f000
    b958:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    b95c:	pop	{r1, r3, r4, r7, r8, sl, sp, lr}
    b960:	blmi	1eaf948 <strspn@plt+0x1eab750>
    b964:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    b968:	tstmi	r3, #1409286144	; 0x54000000
    b96c:	addhi	pc, r5, r0
    b970:	andcs	r4, r5, #1949696	; 0x1dc000
    b974:	ldrbtmi	r2, [r9], #-0
    b978:	b	1e49960 <strspn@plt+0x1e45768>
    b97c:	stccs	6, cr4, [r0], {4}
    b980:	adchi	pc, r1, r0
    b984:	ldrbtmi	r4, [lr], #-3699	; 0xfffff18d
    b988:	blcs	26e5c <strspn@plt+0x22c64>
    b98c:	ldmdbmi	r2!, {r1, r2, r3, r4, r6, ip, lr, pc}^
    b990:	pop	{r0, r2, r9, sp}
    b994:	ldrbtmi	r4, [r9], #-4088	; 0xfffff008
    b998:			; <UNDEFINED> instruction: 0xf7f82000
    b99c:	vnmulmi.f32	s23, s30, s11
    b9a0:	cfldrsvs	mvf4, [r3, #-504]!	; 0xfffffe08
    b9a4:	cmnle	r0, r0, lsl #22
    b9a8:			; <UNDEFINED> instruction: 0xf7ff4628
    b9ac:	strmi	pc, [r4], -sp, lsr #27
    b9b0:			; <UNDEFINED> instruction: 0xd1aa2800
    b9b4:	cmncs	r5, r8, lsr #26
    b9b8:	ldrvs	r2, [r3, #-769]!	; 0xfffffcff
    b9bc:	ldc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
    b9c0:	stmiavs	r8!, {r0, r1, r5, r7, r8, r9, sl, sp, lr, pc}^
    b9c4:	b	17c99ac <strspn@plt+0x17c57b4>
    b9c8:	stmdavc	r3, {r0, r8, sp}
    b9cc:	strmi	r4, [r2], -r0, lsl #13
    b9d0:	eorsle	r2, r8, r0, lsr #22
    b9d4:	blcs	41ab0 <strspn@plt+0x3d8b8>
    b9d8:	blcc	27fab4 <strspn@plt+0x27b8bc>
    b9dc:	ldmdble	r2!, {r0, r8, r9, fp, sp}
    b9e0:	strcc	fp, [r1, -r9, lsl #2]
    b9e4:			; <UNDEFINED> instruction: 0xf8122100
    b9e8:	blcs	1b5f4 <strspn@plt+0x173fc>
    b9ec:	svccs	0x0000d1f0
    b9f0:	qaddlt	sp, lr, r9
    b9f4:	stccc	8, cr15, [r1], {2}
    b9f8:	ldrdls	pc, [r4, #-143]!	; 0xffffff71
    b9fc:	strbmi	r3, [r2], r1, lsl #30
    ba00:			; <UNDEFINED> instruction: 0x464944f9
    ba04:			; <UNDEFINED> instruction: 0xf7f84650
    ba08:	strmi	lr, [r3], r4, lsr #23
    ba0c:			; <UNDEFINED> instruction: 0xf04fb110
    ba10:	andvc	r0, r3, r0, lsl #6
    ba14:			; <UNDEFINED> instruction: 0xf7ff4650
    ba18:			; <UNDEFINED> instruction: 0x4606fb97
    ba1c:	eorsle	r2, ip, r0, lsl #16
    ba20:	strtmi	r4, [r1], -r4, lsl #12
    ba24:	stccs	8, cr6, [r0], {36}	; 0x24
    ba28:	stmiavs	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    ba2c:	ldclne	15, cr3, [fp], #-4
    ba30:	beq	87e64 <strspn@plt+0x83c6c>
    ba34:	adcvs	r6, lr, sl
    ba38:	strbmi	sp, [r0], -r3, ror #3
    ba3c:	ldmib	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ba40:	blcs	b45868 <strspn@plt+0xb41670>
    ba44:	stmiblt	r9!, {r2, r3, r6, r7, r8, ip, lr, pc}^
    ba48:	strb	r2, [ip, r1, lsl #2]
    ba4c:			; <UNDEFINED> instruction: 0xf7ff4628
    ba50:			; <UNDEFINED> instruction: 0x4603fd5b
    ba54:			; <UNDEFINED> instruction: 0xf47f2800
    ba58:	stcne	15, cr10, [r8, #-352]!	; 0xfffffea0
    ba5c:	ldrmi	r2, [ip], -r2, ror #2
    ba60:	ldrvs	r2, [r3, #-769]!	; 0xfffffcff
    ba64:	stc2	7, cr15, [r6, #-1020]	; 0xfffffc04
    ba68:	ldmdbmi	lr!, {r0, r1, r2, r3, r6, r8, r9, sl, sp, lr, pc}
    ba6c:	pop	{r0, r2, r9, sp}
    ba70:	ldrbtmi	r4, [r9], #-4088	; 0xfffff008
    ba74:			; <UNDEFINED> instruction: 0xf7f82000
    ba78:	stmiavs	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, fp, ip, sp, pc}^
    ba7c:	blx	fe0c9a82 <strspn@plt+0xfe0c588a>
    ba80:	ldrb	r4, [ip, -r4, lsl #12]!
    ba84:			; <UNDEFINED> instruction: 0xf7f84640
    ba88:	ldmdbmi	r7!, {r1, r2, r3, r5, r7, r8, fp, sp, lr, pc}
    ba8c:	andcs	r2, r0, r5, lsl #4
    ba90:			; <UNDEFINED> instruction: 0xf7f84479
    ba94:	strmi	lr, [r4], -ip, ror #19
    ba98:			; <UNDEFINED> instruction: 0x4640e75c
    ba9c:	stmib	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    baa0:			; <UNDEFINED> instruction: 0x46304932
    baa4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    baa8:	stmib	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    baac:	ldrb	r4, [r1, -r4, lsl #12]
    bab0:			; <UNDEFINED> instruction: 0xf7f84640
    bab4:	stmdbmi	lr!, {r3, r4, r7, r8, fp, sp, lr, pc}
    bab8:	andcs	r4, r5, #56, 12	; 0x3800000
    babc:			; <UNDEFINED> instruction: 0xf7f84479
    bac0:			; <UNDEFINED> instruction: 0x4604e9d6
    bac4:	stmiavs	lr!, {r1, r2, r6, r8, r9, sl, sp, lr, pc}^
    bac8:	cfmadd32cc	mvax1, mvfx4, mvfx1, mvfx7
    bacc:	svceq	0x0001f816
    bad0:	eorle	r2, r1, fp, lsr #16
    bad4:	andsle	r2, r2, sp, lsr #16
    bad8:			; <UNDEFINED> instruction: 0xf7fcb1c8
    badc:	ldrdlt	pc, [r0, r7]
    bae0:			; <UNDEFINED> instruction: 0xf7ff6840
    bae4:	msrlt	SPSR_irq, r1
    bae8:	addvs	r4, r7, r3, lsl #12
    baec:	ldmdavs	fp, {r1, r3, r4, r9, sl, lr}
    baf0:	mvnsle	r2, r0, lsl #22
    baf4:	ldrmi	r6, [pc], -r9, lsr #17
    baf8:	adcvs	r6, r8, r1, lsl r0
    bafc:	strcs	lr, [r1, -r6, ror #15]
    bb00:	ldmdbmi	ip, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    bb04:	andcs	r2, r0, r5, lsl #4
    bb08:			; <UNDEFINED> instruction: 0xf7f84479
    bb0c:	blmi	6c61d4 <strspn@plt+0x6c1fdc>
    bb10:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    bb14:	usat	r6, #24, sl, lsl #11
    bb18:	ldrb	r2, [r7, r0, lsl #14]
    bb1c:	andcs	r4, r5, #376832	; 0x5c000
    bb20:	ldrbtmi	r2, [r9], #-0
    bb24:			; <UNDEFINED> instruction: 0xf7f84604
    bb28:	vst2.32	{d30,d32}, [pc :128], r2
    bb2c:	strmi	r7, [r2], -r9, lsl #2
    bb30:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    bb34:	mcr2	7, 1, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    bb38:	svclt	0x0000e6e7
    bb3c:	andeq	r9, r1, r2, ror r4
    bb40:	andeq	r9, r1, sl, ror #8
    bb44:	andeq	r5, r0, r8, lsr #12
    bb48:	andeq	r9, r1, lr, asr #8
    bb4c:	andeq	r9, r1, r4, asr #8
    bb50:	strdeq	r5, [r0], -lr
    bb54:	andeq	r9, r1, r2, lsr #8
    bb58:	andeq	r5, r0, lr, lsl #12
    bb5c:	andeq	r9, r1, r8, lsl #8
    bb60:	andeq	r5, r0, ip, lsr #8
    bb64:	ldrdeq	r5, [r0], -r2
    bb68:	andeq	r5, r0, r4, asr #10
    bb6c:	andeq	r5, r0, r6, ror #9
    bb70:	andeq	r5, r0, ip, lsr #10
    bb74:	andeq	r5, r0, r4, lsl #9
    bb78:	muleq	r1, r6, r2
    bb7c:	andeq	r1, r0, r6, ror #19
    bb80:			; <UNDEFINED> instruction: 0x000052be
    bb84:	blmi	c5e44c <strspn@plt+0xc5a254>
    bb88:	ldrblt	r4, [r0, #1146]!	; 0x47a
    bb8c:	ldmpl	r3, {r0, r2, r9, sl, lr}^
    bb90:	andscs	fp, r4, r7, lsl #1
    bb94:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
    bb98:			; <UNDEFINED> instruction: 0xf04f9305
    bb9c:			; <UNDEFINED> instruction: 0xf7f80300
    bba0:			; <UNDEFINED> instruction: 0x4604e9f8
    bba4:			; <UNDEFINED> instruction: 0xf7f84628
    bba8:	blmi	a86168 <strspn@plt+0xa81f70>
    bbac:			; <UNDEFINED> instruction: 0xf04f2e06
    bbb0:	ldrbtmi	r0, [fp], #-512	; 0xfffffe00
    bbb4:	ldclvs	0, cr6, [r9, #648]	; 0x288
    bbb8:	stmib	r4, {r2, r3, r4, r6, r7, r8, sl, sp, lr}^
    bbbc:	stmib	r4, {r9, ip}^
    bbc0:	svclt	0x00040603
    bbc4:	ldrbvs	r2, [r8, #-1]
    bbc8:	mcrcs	0, 0, sp, cr2, cr0, {1}
    bbcc:	svcmi	0x0021d138
    bbd0:	stmdavc	fp!, {r0, r9, sl, fp, sp, pc}
    bbd4:	ldrbtmi	r2, [pc], #-1	; bbdc <strspn@plt+0x79e4>
    bbd8:	eorle	r2, r7, sp, lsr fp
    bbdc:	blcs	b41bf4 <strspn@plt+0xb3d9fc>
    bbe0:			; <UNDEFINED> instruction: 0xf013d01d
    bbe4:			; <UNDEFINED> instruction: 0xd01a0fdf
    bbe8:			; <UNDEFINED> instruction: 0x4639b1b8
    bbec:			; <UNDEFINED> instruction: 0xf7f84628
    bbf0:	stmdacs	pc, {r2, r3, r4, r6, r7, fp, sp, lr, pc}	; <UNPREDICTABLE>
    bbf4:	stcle	6, cr4, [r3], #-16
    bbf8:			; <UNDEFINED> instruction: 0x46022310
    bbfc:	ldrtmi	r4, [r0], -r9, lsr #12
    bc00:	ldmdb	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bc04:	ldrmi	sl, [ip], #-2822	; 0xfffff4fa
    bc08:	movwcs	r4, #1584	; 0x630
    bc0c:	ldccc	8, cr15, [r4], {4}
    bc10:	mcr2	7, 3, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    bc14:	stmibvs	r3, {r5, r7, r8, ip, sp, pc}
    bc18:	mulcs	r0, r3, r9
    bc1c:	ldmdblt	r8!, {r0, sp, lr, pc}^
    bc20:			; <UNDEFINED> instruction: 0xf8152001
    bc24:	blcs	1b830 <strspn@plt+0x17638>
    bc28:			; <UNDEFINED> instruction: 0x4618d1d6
    bc2c:	blmi	1de45c <strspn@plt+0x1da264>
    bc30:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bc34:	blls	165ca4 <strspn@plt+0x161aac>
    bc38:	qaddle	r4, sl, r3
    bc3c:	ldcllt	0, cr11, [r0, #28]!
    bc40:	ldrb	r2, [r3, r1]!
    bc44:	stmdb	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bc48:	andeq	r8, r1, r0, lsl #4
    bc4c:			; <UNDEFINED> instruction: 0x000001b8
    bc50:	strdeq	r9, [r1], -r6
    bc54:	andeq	r5, r0, r2, lsr #8
    bc58:	andeq	r8, r1, r8, asr r1
    bc5c:	andcs	r4, r0, #9216	; 0x2400
    bc60:	ldrlt	r4, [r0], #-2057	; 0xfffff7f7
    bc64:	cfstrsmi	mvf4, [r9], {123}	; 0x7b
    bc68:	ldrbvs	r4, [sl, #1144]	; 0x478
    bc6c:	stmdbpl	r4, {r3, r8, fp, lr}
    bc70:	stmdapl	r1, {r1, r5, sp, lr}^
    bc74:	blmi	149df0 <strspn@plt+0x145bf8>
    bc78:	andscs	lr, r5, #3194880	; 0x30c000
    bc7c:	ldrvs	r6, [sl, #-10]
    bc80:	svclt	0x00004770
    bc84:	andeq	r9, r1, r4, asr #2
    bc88:	andeq	r8, r1, r0, lsr #2
    bc8c:	andeq	r0, r0, ip, ror #3
    bc90:	andeq	r0, r0, r8, lsr r2
    bc94:	bcc	fe94a018 <strspn@plt+0xfe945e20>
    bc98:	bne	fe94a01c <strspn@plt+0xfe945e24>
    bc9c:	bcs	fe94a020 <strspn@plt+0xfe945e28>
    bca0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    bca4:	push	{r3, r4, r6, r7, r8, sl, fp, sp, lr}
    bca8:	strdlt	r4, [r8], r0
    bcac:			; <UNDEFINED> instruction: 0xf8df588a
    bcb0:	ldmdavs	r2, {r3, r4, r7, r9, fp, ip, lr}
    bcb4:			; <UNDEFINED> instruction: 0xf04f9207
    bcb8:	ldrbtmi	r0, [sp], #-512	; 0xfffffe00
    bcbc:	rsbsle	r2, r5, r0, lsl #16
    bcc0:	mrc2	7, 0, pc, cr10, cr15, {7}
    bcc4:			; <UNDEFINED> instruction: 0xf8dfb168
    bcc8:			; <UNDEFINED> instruction: 0xf8df2a84
    bccc:	ldrbtmi	r3, [sl], #-2680	; 0xfffff588
    bcd0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    bcd4:	subsmi	r9, sl, r7, lsl #22
    bcd8:	strhi	pc, [lr, #-64]!	; 0xffffffc0
    bcdc:	pop	{r3, ip, sp, pc}
    bce0:			; <UNDEFINED> instruction: 0xf8df87f0
    bce4:	stmiapl	lr!, {r2, r3, r5, r6, r9, fp, ip, sp}^
    bce8:	blcs	25dbc <strspn@plt+0x21bc4>
    bcec:			; <UNDEFINED> instruction: 0xf8dfd165
    bcf0:			; <UNDEFINED> instruction: 0xf8df3a64
    bcf4:	ldrbtmi	r2, [fp], #-2660	; 0xfffff59c
    bcf8:	andgt	pc, r2, r5, asr r8	; <UNPREDICTABLE>
    bcfc:			; <UNDEFINED> instruction: 0xf8dc6dd8
    bd00:	movtlt	r7, #32768	; 0x8000
    bd04:	andcs	r6, r0, #3211264	; 0x310000
    bd08:			; <UNDEFINED> instruction: 0x46044696
    bd0c:			; <UNDEFINED> instruction: 0xf8c46863
    bd10:	stmdblt	fp, {r2, sp, lr, pc}
    bd14:	ldrmi	lr, [r3], -r6
    bd18:	andsvs	r6, r9, sl, lsl r8
    bd1c:	bcs	1d588 <strspn@plt+0x19390>
    bd20:	andcs	sp, r1, #1073741886	; 0x4000003e
    bd24:	stccs	8, cr6, [r0], {36}	; 0x24
    bd28:	strdlt	sp, [r2, -r0]
    bd2c:	andcs	r6, r0, #49	; 0x31
    bd30:			; <UNDEFINED> instruction: 0x46144639
    bd34:	addvs	r6, r4, r3, lsl #17
    bd38:	and	fp, r6, fp, lsl #18
    bd3c:	ldmdavs	sl, {r0, r1, r4, r9, sl, lr}
    bd40:			; <UNDEFINED> instruction: 0x46196019
    bd44:	mvnsle	r2, r0, lsl #20
    bd48:	stmdavs	r0, {r0, r9, sp}
    bd4c:	mvnsle	r2, r0, lsl #16
    bd50:			; <UNDEFINED> instruction: 0x460fb112
    bd54:	andne	pc, r0, ip, asr #17
    bd58:			; <UNDEFINED> instruction: 0xf8dfb137
    bd5c:	stmiapl	fp!, {r9, fp, ip, sp}^
    bd60:	ldrbeq	r6, [r9], #2075	; 0x81b
    bd64:	msrhi	CPSR_, r0, lsl #2
    bd68:	ldmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    bd6c:	stmiapl	pc!, {r1, r4, r5, fp, sp, lr}^	; <UNPREDICTABLE>
    bd70:	bllt	fe465e5c <strspn@plt+0xfe461c64>
    bd74:	stmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    bd78:	stmdavs	r3!, {r2, r3, r5, r6, r7, fp, ip, lr}
    bd7c:			; <UNDEFINED> instruction: 0xf0402b00
    bd80:	bcs	2c134 <strspn@plt+0x27f3c>
    bd84:	tsthi	r8, r0	; <UNPREDICTABLE>
    bd88:	stmdacs	r0, {r5, fp, sp, lr}
    bd8c:	rschi	pc, r6, r0, asr #32
    bd90:	stmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    bd94:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    bd98:			; <UNDEFINED> instruction: 0xf140045a
    bd9c:			; <UNDEFINED> instruction: 0xf8df80c7
    bda0:	andcs	r1, r5, #200, 18	; 0x320000
    bda4:			; <UNDEFINED> instruction: 0xf7f84479
    bda8:	str	lr, [ip, r2, ror #16]
    bdac:	stmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    bdb0:	ldmdavs	r3!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
    bdb4:			; <UNDEFINED> instruction: 0xf0002b00
    bdb8:			; <UNDEFINED> instruction: 0xf8df813e
    bdbc:	andcs	r1, r5, #176, 18	; 0x2c0000
    bdc0:	ldrbtmi	r2, [r9], #-0
    bdc4:	ldmda	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bdc8:	teqvc	lr, pc, asr #8	; <UNPREDICTABLE>
    bdcc:			; <UNDEFINED> instruction: 0xf8df4602
    bdd0:	ldrbtmi	r0, [r8], #-2464	; 0xfffff660
    bdd4:	ldc2l	7, cr15, [sl], {249}	; 0xf9
    bdd8:	bcs	45c04 <strspn@plt+0x41a0c>
    bddc:	msrhi	CPSR_xc, r0, asr #32
    bde0:	vmla.i8	q1, q0, q0
    bde4:	stmdbcs	r0, {r0, r1, r6, r7, pc}^
    bde8:	sbcshi	pc, r6, r0, lsl #4
    bdec:			; <UNDEFINED> instruction: 0xf011e8df
    bdf0:	andseq	r0, r0, #164	; 0xa4
    bdf4:	adceq	r0, r0, r6, lsl #4
    bdf8:	mvnseq	r0, fp, lsl #4
    bdfc:	sbcseq	r0, r4, r1, asr #32
    be00:	ldrsheq	r0, [r4], #28
    be04:	ldrsbeq	r0, [r4], #4
    be08:	ldrsbeq	r0, [r4], #4
    be0c:	ldrsbeq	r0, [r4], #4
    be10:	sbcseq	r0, r4, r8, lsr #2
    be14:	ldrsbeq	r0, [r4], #4
    be18:	ldrsbeq	r0, [r4], #4
    be1c:	ldrsbeq	r0, [r4], #4
    be20:	ldrsbeq	r0, [r4], #4
    be24:	ldrsbeq	r0, [r4], #4
    be28:	ldrsbeq	r0, [r4], #4
    be2c:	ldrsbeq	r0, [r4], #4
    be30:	sbcseq	r0, r4, r1, lsl #4
    be34:	ldrsbeq	r0, [r4], #4
    be38:	ldrsbeq	r0, [r4], #4
    be3c:	ldrsbeq	r0, [r4], #4
    be40:	ldrsbeq	r0, [r4], #4
    be44:	ldrsbeq	r0, [r4], #4
    be48:	ldrsbeq	r0, [r4], #4
    be4c:	ldrsbeq	r0, [r4], #4
    be50:	ldrsbeq	r0, [r4], #4
    be54:	ldrsbeq	r0, [r4], #4
    be58:	ldrsbeq	r0, [r4], #4
    be5c:	ldrsbeq	r0, [r4], #4
    be60:	ldrsbeq	r0, [r4], #4
    be64:	ldrsbeq	r0, [r4], #4
    be68:	ldrsbeq	r0, [r4], #4
    be6c:	ldrsbeq	r0, [r4], #4
    be70:			; <UNDEFINED> instruction: 0xf8df01f2
    be74:	ldrbtmi	r0, [r8], #-2304	; 0xfffff700
    be78:			; <UNDEFINED> instruction: 0xf7ff2100
    be7c:	cmplt	r0, sp, lsl sl	; <UNPREDICTABLE>
    be80:	and	r6, r0, r2, lsr r8
    be84:	stmdavs	r3, {r3, r4, r9, sl, lr}
    be88:	strmi	r6, [r2], -r2
    be8c:	mvnsle	r2, r0, lsl #22
    be90:			; <UNDEFINED> instruction: 0xf8df6030
    be94:	stmiapl	ip!, {r4, r6, r7, fp, ip, sp}^
    be98:	ldreq	r6, [r9, r3, lsr #16]
    be9c:	eorhi	pc, fp, #0, 2
    bea0:			; <UNDEFINED> instruction: 0xf100075a
    bea4:	ldrbeq	r8, [r8, pc, lsl #5]
    bea8:	subhi	pc, r9, #0, 2
    beac:	stmiacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    beb0:	andhi	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    beb4:	ldrdcc	pc, [r0], -r8
    beb8:			; <UNDEFINED> instruction: 0xf1000719
    bebc:	ldrbeq	r8, [r9], r7, ror #5
    bec0:	addshi	pc, r7, #0, 2
    bec4:	ldreq	r6, [fp], r3, lsr #16
    bec8:	sbcshi	pc, r6, #0, 2
    becc:	stmiacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    bed0:	stmdavs	r3!, {r2, r3, r5, r6, r7, fp, ip, lr}
    bed4:	ldrle	r0, [r3, #-1502]	; 0xfffffa22
    bed8:	smmlareq	r5, sl, r8, r6
    bedc:			; <UNDEFINED> instruction: 0xf8dfd510
    bee0:			; <UNDEFINED> instruction: 0x2100089c
    bee4:	ldmpl	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    bee8:			; <UNDEFINED> instruction: 0xf7ff4478
    beec:	ldrbtmi	pc, [sp], #-2533	; 0xfffff61b	; <UNPREDICTABLE>
    bef0:	strtmi	r4, [r8], -r1, lsl #12
    bef4:	blx	1b49ef8 <strspn@plt+0x1b45d00>
    bef8:			; <UNDEFINED> instruction: 0xf0402800
    befc:	stmdavs	r3!, {r1, r3, r4, r5, r6, r7, r8, r9, pc}
    bf00:	ldrle	r0, [r3, #-1432]	; 0xfffffa68
    bf04:			; <UNDEFINED> instruction: 0x07d9683b
    bf08:			; <UNDEFINED> instruction: 0xf8dfd510
    bf0c:	tstcs	r0, r8, ror r8
    bf10:	ldmdami	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    bf14:			; <UNDEFINED> instruction: 0xf7ff4478
    bf18:	ldrbtmi	pc, [ip], #-2511	; 0xfffff631	; <UNPREDICTABLE>
    bf1c:	strtmi	r4, [r0], -r1, lsl #12
    bf20:	blx	15c9f24 <strspn@plt+0x15c5d2c>
    bf24:			; <UNDEFINED> instruction: 0x4620b110
    bf28:	blx	1ec9f2c <strspn@plt+0x1ec5d34>
    bf2c:	strb	r2, [sl], r0
    bf30:	ldmdaeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    bf34:			; <UNDEFINED> instruction: 0xe79f4478
    bf38:	stmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    bf3c:	stmdavs	r1!, {r2, r3, r5, r6, r7, fp, ip, lr}
    bf40:	tsteq	r4, r1, lsl r0	; <UNPREDICTABLE>
    bf44:	addhi	pc, ip, r0
    bf48:	stmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    bf4c:	andcs	r2, r0, r5, lsl #4
    bf50:			; <UNDEFINED> instruction: 0xf7f74479
    bf54:	ldrt	lr, [r6], ip, lsl #31
    bf58:	rscsle	r2, r0, r0, lsl #20
    bf5c:	ldmdane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    bf60:	andcs	r2, r0, r5, lsl #4
    bf64:			; <UNDEFINED> instruction: 0xf7f74479
    bf68:	strt	lr, [ip], r2, lsl #31
    bf6c:	svcvc	0x0000f5b1
    bf70:	cmnhi	r6, r0	; <UNPREDICTABLE>
    bf74:			; <UNDEFINED> instruction: 0xf5b1d906
    bf78:	smlabble	sp, r0, pc, r6	; <UNPREDICTABLE>
    bf7c:	ldmdaeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    bf80:			; <UNDEFINED> instruction: 0xe7794478
    bf84:			; <UNDEFINED> instruction: 0xf0002980
    bf88:			; <UNDEFINED> instruction: 0xf8df8354
    bf8c:			; <UNDEFINED> instruction: 0xf5b10810
    bf90:	ldrbtmi	r7, [r8], #-3968	; 0xfffff080
    bf94:	svcge	0x0070f43f
    bf98:	stmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    bf9c:	andcs	r2, r0, r5, lsl #4
    bfa0:			; <UNDEFINED> instruction: 0xf7f74479
    bfa4:	str	lr, [lr], r4, ror #30
    bfa8:	ubfxne	pc, pc, #17, #25
    bfac:	andcs	r2, r0, r5, lsl #4
    bfb0:			; <UNDEFINED> instruction: 0xf7f74479
    bfb4:	pkhtb	lr, r6, ip, asr #30
    bfb8:	ubfxeq	pc, pc, #17, #13
    bfbc:	ldrbtmi	r9, [r8], #-513	; 0xfffffdff
    bfc0:	svc	0x00e0f7f7
    bfc4:	teqlt	r0, #1048576	; 0x100000
    bfc8:			; <UNDEFINED> instruction: 0xb3237803
    bfcc:			; <UNDEFINED> instruction: 0x378cf8df
    bfd0:	stmiapl	fp!, {r0, r9, fp, ip, pc}^
    bfd4:			; <UNDEFINED> instruction: 0xf413681b
    bfd8:			; <UNDEFINED> instruction: 0xf0404880
    bfdc:	stmdage	r2, {r1, r2, r3, r7, r8, r9, pc}
    bfe0:			; <UNDEFINED> instruction: 0xf8cd9105
    bfe4:			; <UNDEFINED> instruction: 0xf7ff800c
    bfe8:	strmi	pc, [r1], pc, lsl #21
    bfec:			; <UNDEFINED> instruction: 0xf0002800
    bff0:			; <UNDEFINED> instruction: 0xf8df838c
    bff4:			; <UNDEFINED> instruction: 0x464037b8
    bff8:	sbfxne	pc, pc, #17, #21
    bffc:	stmiapl	fp!, {r0, r2, r9, sp}^
    c000:			; <UNDEFINED> instruction: 0xf8d34479
    c004:			; <UNDEFINED> instruction: 0xf7f78000
    c008:			; <UNDEFINED> instruction: 0x464bef32
    c00c:	strmi	r2, [r2], -r1, lsl #2
    c010:			; <UNDEFINED> instruction: 0xf7f84640
    c014:	ldmdavs	r3!, {r1, r2, r4, r6, fp, sp, lr, pc}
    c018:	blcs	26104 <strspn@plt+0x21f0c>
    c01c:	mcrge	4, 7, pc, cr0, cr15, {1}	; <UNPREDICTABLE>
    c020:			; <UNDEFINED> instruction: 0xf43f2900
    c024:			; <UNDEFINED> instruction: 0xf8dfaeb1
    c028:	andcs	r1, r5, #140, 14	; 0x2300000
    c02c:	ldrbtmi	r2, [r9], #-0
    c030:	svc	0x001cf7f7
    c034:			; <UNDEFINED> instruction: 0xf8dfe647
    c038:	stmiapl	fp!, {r5, r8, r9, sl, ip, sp}^
    c03c:	pkhbt	r6, fp, pc, lsl #16	; <UNPREDICTABLE>
    c040:			; <UNDEFINED> instruction: 0x3774f8df
    c044:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    c048:			; <UNDEFINED> instruction: 0xf47f2800
    c04c:			; <UNDEFINED> instruction: 0xf8dfaf15
    c050:	stmiapl	ip!, {r2, r4, r8, r9, sl, ip, sp}^
    c054:	ldrbeq	r6, [fp, -r3, lsr #16]
    c058:	strbeq	sp, [r8, -r2, lsl #10]
    c05c:	svcge	0x0074f57f
    c060:	smmlscc	r8, pc, r8, pc	; <UNPREDICTABLE>
    c064:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    c068:			; <UNDEFINED> instruction: 0xf0402b00
    c06c:			; <UNDEFINED> instruction: 0xf01180d6
    c070:			; <UNDEFINED> instruction: 0xf0000101
    c074:			; <UNDEFINED> instruction: 0xf8df8293
    c078:	ldrmi	r0, [r9], -r8, asr #14
    c07c:			; <UNDEFINED> instruction: 0xf7ff4478
    c080:	ldmdavs	r3!, {r0, r1, r3, r4, r8, fp, ip, sp, lr, pc}
    c084:	eorsvs	r6, r0, r3
    c088:			; <UNDEFINED> instruction: 0x0738f8df
    c08c:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    c090:			; <UNDEFINED> instruction: 0xf912f7ff
    c094:	andvs	r6, r3, r3, lsr r8
    c098:			; <UNDEFINED> instruction: 0xf8df6030
    c09c:	tstcs	r0, ip, lsr #14
    c0a0:			; <UNDEFINED> instruction: 0xf7ff4478
    c0a4:	ldmdavs	r2!, {r0, r3, r8, fp, ip, sp, lr, pc}
    c0a8:	andvs	r6, r2, fp, lsr r8
    c0ac:	ldrsbtvs	r0, [r0], -sl
    c0b0:	rsbhi	pc, fp, #0, 2
    c0b4:	streq	r6, [fp], -r1, lsr #16
    c0b8:	andhi	pc, r0, #64, 2
    c0bc:	tsteq	r0, r1, lsl r0	; <UNPREDICTABLE>
    c0c0:	adcshi	pc, pc, #0
    c0c4:	smmlareq	r8, fp, r8, r6
    c0c8:	stmdavs	r3!, {r0, r1, r8, sl, ip, lr, pc}
    c0cc:			; <UNDEFINED> instruction: 0xf1000759
    c0d0:			; <UNDEFINED> instruction: 0xf8df81f9
    c0d4:	strdcs	r0, [r0, -r8]
    c0d8:			; <UNDEFINED> instruction: 0xf7ff4478
    c0dc:	ldmdavs	fp!, {r0, r2, r3, r5, r6, r7, fp, ip, sp, lr, pc}
    c0e0:			; <UNDEFINED> instruction: 0xf0136832
    c0e4:	andvs	r0, r2, r4, lsl #6
    c0e8:			; <UNDEFINED> instruction: 0xf0406030
    c0ec:	stmdavs	r1!, {r0, r1, r3, r5, r6, r7, r8, pc}
    c0f0:	addeq	pc, r0, #1
    c0f4:			; <UNDEFINED> instruction: 0xf0404313
    c0f8:			; <UNDEFINED> instruction: 0x07ca80b7
    c0fc:	addhi	pc, r3, #0, 2
    c100:			; <UNDEFINED> instruction: 0xf8df683b
    c104:			; <UNDEFINED> instruction: 0xf8552658
    c108:			; <UNDEFINED> instruction: 0xf8d88002
    c10c:	ldrbeq	r2, [r1], r0
    c110:	ldrbeq	sp, [sl, r2, lsl #10]
    c114:	addshi	pc, sp, #0, 2
    c118:	svceq	0x0005f013
    c11c:	andle	r6, r3, r2, lsr #16
    c120:	tsteq	r1, r2, lsl r0	; <UNPREDICTABLE>
    c124:	rsbshi	pc, ip, #0
    c128:			; <UNDEFINED> instruction: 0xf10006d3
    c12c:			; <UNDEFINED> instruction: 0xf8d88263
    c130:	ldrbeq	r3, [r8], r0
    c134:	subshi	pc, r5, #0, 2
    c138:	ldreq	r6, [r9, r3, lsr #16]
    c13c:	eorshi	pc, pc, #0, 2
    c140:			; <UNDEFINED> instruction: 0xf013683b
    c144:			; <UNDEFINED> instruction: 0xf0400f05
    c148:			; <UNDEFINED> instruction: 0xf8d88231
    c14c:	ldreq	r3, [sl, -r0]
    c150:	andhi	pc, r2, #0, 2
    c154:			; <UNDEFINED> instruction: 0x0678f8df
    c158:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    c15c:			; <UNDEFINED> instruction: 0xf8acf7ff
    c160:	ldmdavs	r2!, {r0, r1, r3, r4, r5, fp, sp, lr}
    c164:	tsteq	r1, r3, lsl r0	; <UNPREDICTABLE>
    c168:	eorsvs	r6, r0, r2
    c16c:	mvnhi	pc, r0
    c170:			; <UNDEFINED> instruction: 0x3604f8df
    c174:	ldmdavs	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    c178:	tstvc	r0, r1, lsl r4	; <UNPREDICTABLE>
    c17c:	mvnshi	pc, r0
    c180:			; <UNDEFINED> instruction: 0x0650f8df
    c184:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    c188:			; <UNDEFINED> instruction: 0xf896f7ff
    c18c:	andvs	r6, r3, r3, lsr r8
    c190:	ldmdavs	fp!, {r4, r5, sp, lr}
    c194:			; <UNDEFINED> instruction: 0xf140075d
    c198:			; <UNDEFINED> instruction: 0xf8df80d0
    c19c:	tstcs	r0, ip, lsr r6
    c1a0:			; <UNDEFINED> instruction: 0xf7ff4478
    c1a4:	stmdavs	r3!, {r0, r3, r7, fp, ip, sp, lr, pc}
    c1a8:			; <UNDEFINED> instruction: 0xf0136832
    c1ac:	andvs	r0, r2, r4, lsl #2
    c1b0:			; <UNDEFINED> instruction: 0xf0006030
    c1b4:			; <UNDEFINED> instruction: 0x06988292
    c1b8:	mrcge	5, 5, APSR_nzcv, cr8, cr15, {3}
    c1bc:			; <UNDEFINED> instruction: 0x061cf8df
    c1c0:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    c1c4:			; <UNDEFINED> instruction: 0xf878f7ff
    c1c8:			; <UNDEFINED> instruction: 0x46036832
    c1cc:	andsvs	r2, sl, r0
    c1d0:	ldrb	r6, [r8, #-51]!	; 0xffffffcd
    c1d4:			; <UNDEFINED> instruction: 0x3608f8df
    c1d8:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    c1dc:			; <UNDEFINED> instruction: 0xf8dfe734
    c1e0:	stmiapl	fp!, {r2, r9, sl, ip, sp}^
    c1e4:			; <UNDEFINED> instruction: 0xe72f6818
    c1e8:	ldrbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    c1ec:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    c1f0:			; <UNDEFINED> instruction: 0xf8dfe72a
    c1f4:	stmiapl	fp!, {r3, r4, r5, r6, r7, r8, sl, ip, sp}^
    c1f8:			; <UNDEFINED> instruction: 0xe7256818
    c1fc:	ldrbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    c200:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    c204:			; <UNDEFINED> instruction: 0xf8dfe720
    c208:	stmiapl	fp!, {r2, r3, r5, r6, r7, r8, sl, ip, sp}^
    c20c:			; <UNDEFINED> instruction: 0xe71b6818
    c210:	strbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    c214:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    c218:	stmdbcs	r0, {r1, r2, r4, r8, r9, sl, sp, lr, pc}
    c21c:			; <UNDEFINED> instruction: 0x81adf000
    c220:	ldrbeq	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    c224:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    c228:			; <UNDEFINED> instruction: 0xf846f7ff
    c22c:	andvs	r6, r3, r3, lsr r8
    c230:			; <UNDEFINED> instruction: 0xf8df6030
    c234:	smlabtcs	r0, ip, r5, r0
    c238:			; <UNDEFINED> instruction: 0xf7ff4478
    c23c:	ldmdavs	r9!, {r0, r2, r3, r4, r5, fp, ip, sp, lr, pc}
    c240:			; <UNDEFINED> instruction: 0xf0116833
    c244:	andvs	r0, r3, r4, lsl #2
    c248:			; <UNDEFINED> instruction: 0xf47f6030
    c24c:			; <UNDEFINED> instruction: 0xf8dfaf26
    c250:	ldrbtmi	r0, [r8], #-1460	; 0xfffffa4c
    c254:			; <UNDEFINED> instruction: 0xf830f7ff
    c258:	andvs	r6, r3, r3, lsr r8
    c25c:			; <UNDEFINED> instruction: 0xe71c6030
    c260:	streq	pc, [r4, #2271]!	; 0x8df
    c264:			; <UNDEFINED> instruction: 0xe6074478
    c268:	streq	pc, [r0, #2271]!	; 0x8df
    c26c:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    c270:			; <UNDEFINED> instruction: 0xf822f7ff
    c274:	ldmdavs	r2!, {r0, r1, r3, r4, r5, fp, sp, lr}
    c278:	stmdavs	r1!, {r0, r1, r3, r4, r6, r8, r9, sl}
    c27c:	eorsvs	r6, r0, r2
    c280:	svcge	0x003bf57f
    c284:	tsteq	r4, r1, lsl r0	; <UNPREDICTABLE>
    c288:	andshi	pc, r7, #64	; 0x40
    c28c:	strbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    c290:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    c294:	orrvc	pc, r4, #318767104	; 0x13000000
    c298:	andhi	pc, r6, #0
    c29c:	ldrbeq	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    c2a0:			; <UNDEFINED> instruction: 0xf7ff4478
    c2a4:	ldmdavs	r3!, {r0, r3, fp, ip, sp, lr, pc}
    c2a8:	eorsvs	r6, r0, r3
    c2ac:			; <UNDEFINED> instruction: 0xf0136823
    c2b0:			; <UNDEFINED> instruction: 0xf0400801
    c2b4:	ldmdavs	fp!, {r3, r5, r7, r8, pc}
    c2b8:			; <UNDEFINED> instruction: 0xf57f0758
    c2bc:			; <UNDEFINED> instruction: 0xf8dfaf22
    c2c0:			; <UNDEFINED> instruction: 0x46410554
    c2c4:			; <UNDEFINED> instruction: 0xf7fe4478
    c2c8:	ldmdavs	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    c2cc:	strtcc	pc, [r8], #2271	; 0x8df
    c2d0:	eorsvs	r6, r0, r2
    c2d4:	ldmdavs	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    c2d8:	tsteq	r8, r1, lsl r0	; <UNPREDICTABLE>
    c2dc:	andhi	pc, r6, #0
    c2e0:	ldreq	pc, [r4, #-2271]!	; 0xfffff721
    c2e4:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    c2e8:			; <UNDEFINED> instruction: 0xffe6f7fe
    c2ec:	ldmdavs	fp!, {r1, r4, r5, fp, sp, lr}
    c2f0:	eorsvs	r6, r0, r2
    c2f4:			; <UNDEFINED> instruction: 0xf8dfe705
    c2f8:	tstcs	r0, r4, lsr #10
    c2fc:			; <UNDEFINED> instruction: 0xf7fe4478
    c300:			; <UNDEFINED> instruction: 0x4601ffdb
    c304:	ldreq	pc, [r8, #-2271]	; 0xfffff721
    c308:	ldrbtmi	r9, [r8], #-257	; 0xfffffeff
    c30c:			; <UNDEFINED> instruction: 0xf860f7ff
    c310:	stmdacs	r0, {r0, r8, fp, ip, pc}
    c314:			; <UNDEFINED> instruction: 0x81b4f000
    c318:	streq	pc, [r8, #-2271]	; 0xfffff721
    c31c:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    c320:			; <UNDEFINED> instruction: 0xffcaf7fe
    c324:			; <UNDEFINED> instruction: 0xf8df4601
    c328:	ldrbtmi	r0, [r8], #-1280	; 0xfffffb00
    c32c:			; <UNDEFINED> instruction: 0xf850f7ff
    c330:			; <UNDEFINED> instruction: 0xf0002800
    c334:	stmdavs	r3!, {r0, r1, r3, r6, r7, r8, pc}
    c338:	stmdavs	r3!, {r1, r4, r5, r7, r8, sl, sp, lr, pc}
    c33c:			; <UNDEFINED> instruction: 0xf8dfe73b
    c340:	ldrbtmi	r0, [r8], #-1260	; 0xfffffb14
    c344:			; <UNDEFINED> instruction: 0xf86cf7ff
    c348:	strbteq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    c34c:			; <UNDEFINED> instruction: 0xf7ff4478
    c350:			; <UNDEFINED> instruction: 0xf8dff867
    c354:	ldrbtmi	r0, [r8], #-1248	; 0xfffffb20
    c358:			; <UNDEFINED> instruction: 0xf862f7ff
    c35c:	ldrbeq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    c360:			; <UNDEFINED> instruction: 0xf7ff4478
    c364:			; <UNDEFINED> instruction: 0xf8dff85d
    c368:	ldrbtmi	r0, [r8], #-1236	; 0xfffffb2c
    c36c:			; <UNDEFINED> instruction: 0xf858f7ff
    c370:	strbeq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    c374:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    c378:			; <UNDEFINED> instruction: 0xff9ef7fe
    c37c:			; <UNDEFINED> instruction: 0xf8df4601
    c380:	ldrbtmi	r0, [r8], #-1220	; 0xfffffb3c
    c384:			; <UNDEFINED> instruction: 0xf824f7ff
    c388:			; <UNDEFINED> instruction: 0xf0002800
    c38c:			; <UNDEFINED> instruction: 0xf8df816c
    c390:	ldrbtmi	r0, [r8], #-1208	; 0xfffffb48
    c394:			; <UNDEFINED> instruction: 0xf844f7ff
    c398:	ldrteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    c39c:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    c3a0:			; <UNDEFINED> instruction: 0xff8af7fe
    c3a4:			; <UNDEFINED> instruction: 0xf8df4601
    c3a8:	ldrbtmi	r0, [r8], #-1192	; 0xfffffb58
    c3ac:			; <UNDEFINED> instruction: 0xf810f7ff
    c3b0:			; <UNDEFINED> instruction: 0xf47f2800
    c3b4:			; <UNDEFINED> instruction: 0xf8dfad7b
    c3b8:	andcs	r1, r5, #156, 8	; 0x9c000000
    c3bc:			; <UNDEFINED> instruction: 0xf7f74479
    c3c0:	str	lr, [r0], #3414	; 0xd56
    c3c4:	ldreq	pc, [r0], #2271	; 0x8df
    c3c8:	ldrhi	pc, [r0], #2271	; 0x8df
    c3cc:			; <UNDEFINED> instruction: 0xf7ff4478
    c3d0:			; <UNDEFINED> instruction: 0xf8dff827
    c3d4:	smlabbcs	r0, ip, r4, r0
    c3d8:	ldrbtmi	r4, [r8], #-1272	; 0xfffffb08
    c3dc:			; <UNDEFINED> instruction: 0xff6cf7fe
    c3e0:	strbmi	r4, [r0], -r1, lsl #12
    c3e4:			; <UNDEFINED> instruction: 0xfff4f7fe
    c3e8:			; <UNDEFINED> instruction: 0xf0402800
    c3ec:	stmdavs	r3!, {r1, r2, r5, r8, pc}
    c3f0:			; <UNDEFINED> instruction: 0xf8dfe559
    c3f4:	tstcs	r0, r0, ror r4
    c3f8:			; <UNDEFINED> instruction: 0xf7fe4478
    c3fc:			; <UNDEFINED> instruction: 0x4601ff5d
    c400:	strbteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    c404:	ldrbtmi	r9, [r8], #-257	; 0xfffffeff
    c408:			; <UNDEFINED> instruction: 0xffe2f7fe
    c40c:			; <UNDEFINED> instruction: 0xf8dfbb38
    c410:	stmdbls	r1, {r2, r3, r4, r6, sl}
    c414:			; <UNDEFINED> instruction: 0xf7fe4478
    c418:	bllt	4c38c <strspn@plt+0x48194>
    c41c:	ldrbeq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    c420:	ldrbtmi	r9, [r8], #-2305	; 0xfffff6ff
    c424:			; <UNDEFINED> instruction: 0xffd4f7fe
    c428:			; <UNDEFINED> instruction: 0xf8dfb9c8
    c42c:	stmdbls	r1, {r3, r6, sl}
    c430:			; <UNDEFINED> instruction: 0xf7fe4478
    c434:	ldmiblt	r0, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    c438:	ldrteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    c43c:	ldrbtmi	r9, [r8], #-2305	; 0xfffff6ff
    c440:			; <UNDEFINED> instruction: 0xffc6f7fe
    c444:			; <UNDEFINED> instruction: 0xf8dfb958
    c448:	stmdbls	r1, {r2, r4, r5, sl}
    c44c:			; <UNDEFINED> instruction: 0xf7fe4478
    c450:	stmdblt	r0!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    c454:	ldrdcc	pc, [r0], -r8
    c458:			; <UNDEFINED> instruction: 0xf100045a
    c45c:			; <UNDEFINED> instruction: 0xf8df8166
    c460:	tstcs	r0, r0, lsr #8
    c464:			; <UNDEFINED> instruction: 0xf7fe4478
    c468:	strmi	pc, [r1], -r7, lsr #30
    c46c:	ldreq	pc, [r4], #-2271	; 0xfffff721
    c470:			; <UNDEFINED> instruction: 0xf7fe4478
    c474:	str	pc, [r5, #-4013]!	; 0xfffff053
    c478:	streq	pc, [ip], #-2271	; 0xfffff721
    c47c:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    c480:			; <UNDEFINED> instruction: 0xff1af7fe
    c484:	andvs	r6, r3, r3, lsr r8
    c488:	ldr	r6, [pc, #-48]	; c460 <strspn@plt+0x8268>
    c48c:	strdcs	r4, [r0, -pc]
    c490:			; <UNDEFINED> instruction: 0xf7fe4478
    c494:			; <UNDEFINED> instruction: 0x4601ff11
    c498:	ldrbtmi	r4, [r8], #-2301	; 0xfffff703
    c49c:			; <UNDEFINED> instruction: 0xff98f7fe
    c4a0:	ldrdcc	pc, [r0], -r8
    c4a4:			; <UNDEFINED> instruction: 0xf47f2800
    c4a8:	ldrbeq	sl, [sl], #-3338	; 0xfffff2f6
    c4ac:	cfstr32ge	mvfx15, [r7, #-508]	; 0xfffffe04
    c4b0:	andcs	r4, r5, #248, 18	; 0x3e0000
    c4b4:			; <UNDEFINED> instruction: 0xf7f74479
    c4b8:	str	lr, [r4], #-3290	; 0xfffff326
    c4bc:	smmlareq	fp, fp, r8, r6
    c4c0:	mrcge	5, 0, APSR_nzcv, cr11, cr15, {3}
    c4c4:	strdcs	r4, [r0, -r4]
    c4c8:			; <UNDEFINED> instruction: 0xf7fe4478
    c4cc:	ldmdavs	fp!, {r0, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    c4d0:			; <UNDEFINED> instruction: 0xf0136832
    c4d4:	andvs	r0, r2, r4, lsl #6
    c4d8:			; <UNDEFINED> instruction: 0xf43f6030
    c4dc:	stmdavs	r3!, {r3, r9, sl, fp, sp, pc}
    c4e0:	stmdbeq	r4, {r0, r1, r4, ip, sp, lr, pc}
    c4e4:	mcrge	4, 6, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
    c4e8:	stmiapl	fp!, {r0, r1, r5, r7, r8, r9, fp, lr}^
    c4ec:			; <UNDEFINED> instruction: 0x071a681b
    c4f0:	mrcge	5, 5, APSR_nzcv, cr10, cr15, {3}
    c4f4:	strbmi	r4, [r9], -r9, ror #17
    c4f8:			; <UNDEFINED> instruction: 0xf7fe4478
    c4fc:	ldmdavs	r3!, {r0, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    c500:	eorcs	r4, r0, r2, lsl #13
    c504:	andcc	pc, r0, sl, asr #17
    c508:	stcl	7, cr15, [r2, #-988]	; 0xfffffc24
    c50c:	strmi	r2, [r0], r1, lsl #6
    c510:			; <UNDEFINED> instruction: 0xf8c848e3
    c514:	ldrbtmi	r3, [r8], #-12
    c518:	ldc	7, cr15, [r4], #988	; 0x3dc
    c51c:	tstcs	r3, fp, lsr r8
    c520:	addmi	pc, r0, #79	; 0x4f
    c524:	movweq	pc, #16387	; 0x4003	; <UNPREDICTABLE>
    c528:	andge	pc, r0, r8, asr #17
    c52c:	andls	pc, r8, r8, asr #17
    c530:	andsls	pc, r0, r8, asr #17
    c534:	andhi	pc, r0, r6, asr #17
    c538:	andne	lr, r5, #200, 18	; 0x320000
    c53c:	andeq	pc, r4, r8, asr #17
    c540:	smmlseq	fp, r5, r5, lr
    c544:	mrcge	5, 7, APSR_nzcv, cr9, cr15, {3}
    c548:	ldrbtmi	r4, [r8], #-2262	; 0xfffff72a
    c54c:	mrc2	7, 5, pc, cr4, cr14, {7}
    c550:	andvs	r6, r3, r3, lsr r8
    c554:			; <UNDEFINED> instruction: 0xe61c6030
    c558:	ldrdcs	r4, [r0, -r3]
    c55c:			; <UNDEFINED> instruction: 0xf7fe4478
    c560:	ldmdavs	r3!, {r0, r1, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    c564:	eorsvs	r6, r0, r3
    c568:	ldmmi	r0, {r2, r4, r5, r6, r7, r8, sl, sp, lr, pc}^
    c56c:			; <UNDEFINED> instruction: 0xf7fe4478
    c570:	ldmdavs	r3!, {r0, r1, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    c574:	eorsvs	r6, r0, r3
    c578:	stmiami	sp, {r0, r1, r3, r9, sl, sp, lr, pc}^
    c57c:			; <UNDEFINED> instruction: 0xf7fe4478
    c580:	ldmdavs	r3!, {r0, r1, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    c584:	eorsvs	r6, r0, r3
    c588:	stmiami	sl, {r0, r1, r4, r6, r9, sl, sp, lr, pc}^
    c58c:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    c590:	mrc2	7, 4, pc, cr2, cr14, {7}
    c594:	andvs	r6, r3, r3, lsr r8
    c598:	str	r6, [fp, #48]	; 0x30
    c59c:	ldrbtmi	r4, [r8], #-2246	; 0xfffff73a
    c5a0:	mcr2	7, 4, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    c5a4:	andvs	r6, r3, r3, lsr r8
    c5a8:	strb	r6, [sp, #-48]!	; 0xffffffd0
    c5ac:	smlabtcs	r0, r3, r8, r4
    c5b0:			; <UNDEFINED> instruction: 0xf7fe4478
    c5b4:	ldmdavs	r3!, {r0, r7, r9, sl, fp, ip, sp, lr, pc}
    c5b8:	eorsvs	r6, r0, r3
    c5bc:	stmiami	r0, {r0, r2, r6, r7, r8, sl, sp, lr, pc}^
    c5c0:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    c5c4:	mrc2	7, 3, pc, cr8, cr14, {7}
    c5c8:	tstcs	r0, r2, lsr r8
    c5cc:	popmi	{r0, r1, r9, sl, lr}
    c5d0:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    c5d4:			; <UNDEFINED> instruction: 0xf7fe6033
    c5d8:	ldmdavs	r3!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    c5dc:	eorsvs	r6, r0, r3
    c5e0:	ldmmi	r9!, {r1, r2, r3, r5, r7, r8, sl, sp, lr, pc}
    c5e4:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    c5e8:	mcr2	7, 3, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    c5ec:	andvs	r6, r3, r3, lsr r8
    c5f0:	str	r6, [r1, #48]!	; 0x30
    c5f4:			; <UNDEFINED> instruction: 0x210048b5
    c5f8:			; <UNDEFINED> instruction: 0xf7fe4478
    c5fc:	ldmdavs	r3!, {r0, r2, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    c600:	eorsvs	r6, r0, r3
    c604:	ldmmi	r2!, {r0, r1, r4, r7, r8, sl, sp, lr, pc}
    c608:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    c60c:	mrc2	7, 2, pc, cr4, cr14, {7}
    c610:	tstcs	r0, r2, lsr r8
    c614:	stmiami	pc!, {r0, r1, r9, sl, lr}	; <UNPREDICTABLE>
    c618:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    c61c:			; <UNDEFINED> instruction: 0xe6636033
    c620:	ldrbtmi	r4, [r8], #-2221	; 0xfffff753
    c624:	mcr2	7, 2, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    c628:	stmdavs	r2!, {r0, r1, r4, r5, fp, sp, lr}
    c62c:	eorsvs	r6, r0, r3
    c630:	blmi	feac5c20 <strspn@plt+0xfeac1a28>
    c634:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    c638:	strbmi	lr, [r0], -r6, lsl #10
    c63c:	mrc2	7, 7, pc, cr0, cr14, {7}
    c640:	stmiami	r7!, {r0, r2, r4, r6, r7, r9, sl, sp, lr, pc}
    c644:			; <UNDEFINED> instruction: 0xf7fe4478
    c648:	ldmdavs	r3!, {r0, r1, r2, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    c64c:	eorsvs	r6, r0, r3
    c650:	stmiami	r4!, {r3, r4, r5, r8, sl, sp, lr, pc}
    c654:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    c658:	mcr2	7, 1, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    c65c:	ldmdavs	fp!, {r1, r4, r5, fp, sp, lr}
    c660:	eorsvs	r6, r0, r2
    c664:	stmibmi	r0!, {r3, r4, r6, r8, sl, sp, lr, pc}
    c668:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    c66c:	bl	fffca650 <strspn@plt+0xfffc6458>
    c670:	orrcc	pc, r9, r0, asr #4
    c674:	ldmmi	sp, {r1, r9, sl, lr}
    c678:			; <UNDEFINED> instruction: 0xf7f94478
    c67c:	str	pc, [r6], r7, lsl #17
    c680:	ldrbtmi	r4, [r8], #-2203	; 0xfffff765
    c684:	mcr2	7, 5, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    c688:			; <UNDEFINED> instruction: 0xf47f2800
    c68c:	ldmibmi	r9, {r0, r2, r6, r9, sl, fp, sp, pc}
    c690:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    c694:	bl	ffaca678 <strspn@plt+0xffac6480>
    c698:	cmncc	sl, r0, asr #4	; <UNPREDICTABLE>
    c69c:	ldmmi	r6, {r1, r9, sl, lr}
    c6a0:			; <UNDEFINED> instruction: 0xf7f94478
    c6a4:			; <UNDEFINED> instruction: 0xe637f873
    c6a8:			; <UNDEFINED> instruction: 0x46194894
    c6ac:			; <UNDEFINED> instruction: 0xf7fe4478
    c6b0:	ldmdavs	r3!, {r0, r1, r9, sl, fp, ip, sp, lr, pc}
    c6b4:	eorsvs	r6, r0, r3
    c6b8:	ldmmi	r1, {r3, r4, r5, r6, r7, r8, sl, sp, lr, pc}
    c6bc:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    c6c0:	ldc2l	7, cr15, [sl, #1016]!	; 0x3f8
    c6c4:	andvs	r6, r3, r3, lsr r8
    c6c8:	strb	r6, [pc, #48]!	; c700 <strspn@plt+0x8508>
    c6cc:	andcs	r4, r5, #2310144	; 0x234000
    c6d0:			; <UNDEFINED> instruction: 0xf7f74479
    c6d4:			; <UNDEFINED> instruction: 0xf7ffebcc
    c6d8:	stmmi	fp, {r1, r2, r4, r5, r6, r7, r9, fp, ip, sp, pc}
    c6dc:			; <UNDEFINED> instruction: 0xf7fe4478
    c6e0:	ldmdavs	r2!, {r0, r1, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    c6e4:	andvs	r6, r2, r3, lsr #16
    c6e8:	strb	r6, [r4, #-48]!	; 0xffffffd0
    c6ec:	ldrbtmi	r4, [r8], #-2183	; 0xfffff779
    c6f0:			; <UNDEFINED> instruction: 0x4628e5fa
    c6f4:	mrc2	7, 4, pc, cr4, cr14, {7}
    c6f8:	stmibmi	r5, {r0, sl, sp, lr, pc}
    c6fc:	andcs	r4, r5, #16, 12	; 0x1000000
    c700:			; <UNDEFINED> instruction: 0xf7f74479
    c704:			; <UNDEFINED> instruction: 0xf7ffebb4
    c708:	stmdals	r3, {r1, r2, r3, r4, r6, r7, r9, fp, ip, sp, pc}
    c70c:			; <UNDEFINED> instruction: 0xf43f2800
    c710:	ldmdavs	r2!, {r1, r3, r4, r6, r7, r9, fp, sp, pc}
    c714:	ldrmi	lr, [r8], -r0
    c718:	andvs	r6, r2, r3, lsl #16
    c71c:	blcs	1df2c <strspn@plt+0x19d34>
    c720:	ldrshtvs	sp, [r0], -r9
    c724:			; <UNDEFINED> instruction: 0xf7ff4618
    c728:	ldmdbmi	sl!, {r1, r2, r3, r6, r7, r9, fp, ip, sp, pc}^
    c72c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    c730:	bl	fe74a714 <strspn@plt+0xfe74651c>
    c734:	blt	ff20a738 <strspn@plt+0xff206540>
    c738:	bl	feaca71c <strspn@plt+0xfeac6524>
    c73c:	andeq	r9, r1, r8, lsl #2
    c740:	andeq	r8, r1, r6, ror #1
    c744:			; <UNDEFINED> instruction: 0x000001b8
    c748:	andeq	r8, r1, lr, asr #1
    c74c:	strheq	r8, [r1], -sl
    c750:	andeq	r0, r0, ip, ror #3
    c754:	strheq	r9, [r1], -r2
    c758:	andeq	r0, r0, r8, lsr r2
    c75c:	andeq	r0, r0, r4, lsr #3
    c760:	andeq	r0, r0, ip, asr #3
    c764:	andeq	r0, r0, r4, ror #3
    c768:	andeq	r5, r0, r8, ror r3
    c76c:	andeq	r5, r0, sl, lsr r2
    c770:	andeq	r5, r0, lr, lsl r0
    c774:	muleq	r0, r2, r5
    c778:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c77c:	andeq	r3, r0, r4, lsl pc
    c780:	andeq	r3, r0, r2, asr #16
    c784:	andeq	r2, r0, r0, asr #24
    c788:	muleq	r0, r6, r1
    c78c:	andeq	r3, r0, r0, lsr r4
    c790:	strdeq	r5, [r0], -r8
    c794:	andeq	r5, r0, r0, lsl #3
    c798:	andeq	r2, r0, r0, ror #31
    c79c:	andeq	r3, r0, r6, lsr #3
    c7a0:	andeq	r5, r0, r8, lsr #2
    c7a4:	andeq	r5, r0, ip, rrx
    c7a8:	andeq	r5, r0, lr, lsl #1
    c7ac:	ldrdeq	r0, [r0], -r4
    c7b0:	andeq	r5, r0, r4, lsr #1
    c7b4:	muleq	r0, sl, r0
    c7b8:	strdeq	r0, [r0], -r8
    c7bc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c7c0:	andeq	r2, r0, r4, lsr #23
    c7c4:	andeq	r4, r0, lr, ror r0
    c7c8:	andeq	r3, r0, r8, lsr #19
    c7cc:	andeq	r3, r0, r0, lsr sp
    c7d0:	andeq	r2, r0, sl, ror #19
    c7d4:	andeq	r2, r0, lr, asr #19
    c7d8:	andeq	r2, r0, ip, ror #14
    c7dc:	andeq	r3, r0, sl, asr #16
    c7e0:	andeq	r0, r0, r0, asr #4
    c7e4:	muleq	r0, r8, r1
    c7e8:	andeq	r0, r0, r4, lsr r2
    c7ec:	andeq	r0, r0, r0, lsr #4
    c7f0:	andeq	r0, r0, ip, lsl #4
    c7f4:	andeq	r0, r0, r0, asr #3
    c7f8:	andeq	r0, r0, r8, ror #4
    c7fc:	strdeq	r2, [r0], -sl
    c800:	andeq	r3, r0, ip, asr r5
    c804:	andeq	r3, r0, r2, lsr #25
    c808:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    c80c:	andeq	r3, r0, r6, asr #26
    c810:	andeq	r3, r0, ip, asr fp
    c814:	ldrdeq	r3, [r0], -ip
    c818:	andeq	r2, r0, lr, ror r8
    c81c:	andeq	r2, r0, r8, asr #17
    c820:	andeq	r2, r0, r2, lsl #17
    c824:	andeq	r4, r0, r6, lsr #6
    c828:	andeq	r4, r0, r6, lsl #29
    c82c:	andeq	r2, r0, r2, lsr r8
    c830:			; <UNDEFINED> instruction: 0x000034b0
    c834:	andeq	r3, r0, lr, asr #26
    c838:	andeq	r3, r0, r0, asr #8
    c83c:	andeq	r2, r0, r2, asr r8
    c840:	andeq	r3, r0, lr, asr r4
    c844:	andeq	r3, r0, lr, lsr r6
    c848:	andeq	r3, r0, lr, lsr #12
    c84c:	andeq	r3, r0, lr, lsr #18
    c850:	andeq	r4, r0, lr, lsr lr
    c854:	andeq	r4, r0, r4, lsr #28
    c858:	andeq	r3, r0, r8, lsr #10
    c85c:	andeq	r3, r0, r8, asr r3
    c860:	andeq	r3, r0, lr, lsr #20
    c864:	muleq	r0, ip, r6
    c868:	andeq	r3, r0, r6, lsr #20
    c86c:	andeq	r3, r0, r0, ror #19
    c870:	andeq	r4, r0, lr, lsl #27
    c874:	andeq	r3, r0, r8, ror #16
    c878:	andeq	r2, r0, lr, asr #14
    c87c:	andeq	r2, r0, r4, ror r7
    c880:	andeq	r3, r0, r0, asr r7
    c884:	andeq	r2, r0, r4, lsl #14
    c888:	andeq	r3, r0, lr, lsl #11
    c88c:	andeq	r3, r0, ip, lsl sl
    c890:	andeq	r2, r0, r6, lsr #14
    c894:	andeq	r4, r0, r8, lsr sp
    c898:	andeq	r3, r0, ip, asr #25
    c89c:	andeq	r3, r0, ip, lsl #18
    c8a0:	andeq	r2, r0, sl, lsr #6
    c8a4:			; <UNDEFINED> instruction: 0x000025ba
    c8a8:	andeq	r3, r0, r0, asr r9
    c8ac:	andeq	r3, r0, r8, asr #22
    c8b0:	muleq	r0, r0, sp
    c8b4:	andeq	r3, r0, lr, lsl #1
    c8b8:	andeq	r3, r0, sl, asr #32
    c8bc:	andeq	r1, r0, r4, lsr #2
    c8c0:	andeq	r4, r0, r2, lsl #1
    c8c4:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    c8c8:	andeq	r3, r0, lr, lsr #9
    c8cc:	andeq	r3, r0, r0, asr r7
    c8d0:	andeq	r3, r0, r2, asr #13
    c8d4:			; <UNDEFINED> instruction: 0x000031ba
    c8d8:	andeq	r3, r0, sl, ror r1
    c8dc:	andeq	r0, r0, r8, asr r2
    c8e0:	andeq	r3, r0, r4, lsl #14
    c8e4:	andeq	r3, r0, lr, asr r5
    c8e8:	andeq	r4, r0, lr, asr #22
    c8ec:	andeq	r4, r0, r8, ror r7
    c8f0:	andeq	r2, r0, lr, lsr r5
    c8f4:	andeq	r4, r0, r6, ror #21
    c8f8:	andeq	r4, r0, r0, asr r7
    c8fc:	andeq	r3, r0, ip, lsl #1
    c900:	andeq	r3, r0, sl, asr #14
    c904:	ldrdeq	r4, [r0], -r8
    c908:	andeq	r2, r0, r4, asr lr
    c90c:	andeq	r3, r0, r2, lsr r5
    c910:	andeq	r4, r0, r8, asr r9
    c914:	andeq	r4, r0, lr, ror #21
    c918:	andcs	r4, r1, #2048	; 0x800
    c91c:	andsvs	r4, sl, fp, ror r4
    c920:	svclt	0x00004770
    c924:	andeq	r8, r1, ip, ror #9
    c928:	svcmi	0x00f0e92d
    c92c:	ldcmi	6, cr4, [r7], {5}
    c930:	cfstr32vc	mvfx15, [pc, #-692]	; c684 <strspn@plt+0x848c>
    c934:	mulscs	r1, r6, sl
    c938:	blmi	fe59db30 <strspn@plt+0xfe599938>
    c93c:			; <UNDEFINED> instruction: 0xf10d4996
    c940:	stmiapl	r2!, {r2, r5, fp}
    c944:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    c948:	ldmdavs	r2, {sl, sp}
    c94c:			; <UNDEFINED> instruction: 0xf04f928d
    c950:	andsvs	r0, ip, r0, lsl #4
    c954:	b	1aca938 <strspn@plt+0x1ac6740>
    c958:			; <UNDEFINED> instruction: 0x46404b90
    c95c:	movwls	r4, #9339	; 0x247b
    c960:			; <UNDEFINED> instruction: 0xf7f7461e
    c964:	andcc	lr, r1, r0, asr #23
    c968:	svcge	0x000bd005
    c96c:			; <UNDEFINED> instruction: 0xf7f74638
    c970:			; <UNDEFINED> instruction: 0x3001ebba
    c974:	stmmi	sl, {r1, r2, r8, ip, lr, pc}
    c978:			; <UNDEFINED> instruction: 0xf7f74478
    c97c:	andcs	lr, r0, r0, asr #21
    c980:	b	f4a964 <strspn@plt+0xf4676c>
    c984:	bl	ff1ca968 <strspn@plt+0xff1c6770>
    c988:	stmdacs	r0, {r1, r2, r9, sl, lr}
    c98c:	adchi	pc, r4, r0
    c990:			; <UNDEFINED> instruction: 0xf0003601
    c994:	blge	32ccc0 <strspn@plt+0x328ac8>
    c998:			; <UNDEFINED> instruction: 0xf843a92c
    c99c:	addmi	r4, fp, #4, 30
    c9a0:	ldmdavs	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    c9a4:	ldmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    c9a8:	b	fe2ca98c <strspn@plt+0xfe2c6794>
    c9ac:	ldmdbmi	sp!, {r2, r3, r4, r5, fp, sp, lr}^
    c9b0:	andcs	r2, sl, #1048576	; 0x100000
    c9b4:	ldrsbge	pc, [r0, #143]!	; 0x8f	; <UNPREDICTABLE>
    c9b8:	ldrbtmi	r4, [sl], #1145	; 0x479
    c9bc:	eorcc	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    c9c0:	rsbmi	r4, r0, #5242880	; 0x500000
    c9c4:	ldreq	pc, [pc], #-4	; c9cc <strspn@plt+0x87d4>
    c9c8:	andseq	pc, pc, r0
    c9cc:	submi	fp, r4, #88, 30	; 0x160
    c9d0:	ldrdeq	pc, [r4], -r8
    c9d4:	vst1.8	{d15-d16}, [r4], r6
    c9d8:			; <UNDEFINED> instruction: 0x43232600
    c9dc:			; <UNDEFINED> instruction: 0xf8499604
    c9e0:			; <UNDEFINED> instruction: 0xf7f73025
    c9e4:	ldmdbmi	r1!, {r5, r6, r8, r9, fp, sp, lr, pc}^
    c9e8:			; <UNDEFINED> instruction: 0xf8d82208
    c9ec:	stcge	0, cr0, [r7, #-16]
    c9f0:			; <UNDEFINED> instruction: 0x96054479
    c9f4:	bl	15ca9d8 <strspn@plt+0x15c67e0>
    c9f8:	vnmulge.f16	s8, s26, s27	; <UNPREDICTABLE>
    c9fc:	ldrdeq	pc, [r4], -r8
    ca00:	andcs	r4, r5, #2030043136	; 0x79000000
    ca04:	bl	13ca9e8 <strspn@plt+0x13c67f0>
    ca08:	tsteq	fp, #1073741827	; 0x40000003	; <UNPREDICTABLE>
    ca0c:	addcs	r9, r0, #201326592	; 0xc000000
    ca10:	ldrtmi	r4, [r0], -r9, asr #12
    ca14:			; <UNDEFINED> instruction: 0xf7f72401
    ca18:	movwcs	lr, #2552	; 0x9f8
    ca1c:	strls	r4, [r0, #-1585]	; 0xfffff9cf
    ca20:	vst1.8	{d20-d22}, [pc :64], sl
    ca24:	stmib	r5, {r7, sp, lr}^
    ca28:			; <UNDEFINED> instruction: 0xf7f74300
    ca2c:	vmovne	s4, s5, lr, r1
    ca30:	stmdacs	r0, {r3, r4, ip, lr, pc}
    ca34:	ldmdavs	r8!, {r1, r4, r8, sl, fp, ip, lr, pc}
    ca38:	blvc	fe6c9e74 <strspn@plt+0xfe6c5c7c>
    ca3c:	b	104aa20 <strspn@plt+0x1046828>
    ca40:	subsmi	r6, r1, #3801088	; 0x3a0000
    ca44:	tsteq	pc, #2	; <UNPREDICTABLE>
    ca48:	tsteq	pc, r1	; <UNPREDICTABLE>
    ca4c:	submi	fp, fp, #88, 30	; 0x160
    ca50:	vpmax.u8	d15, d3, d4
    ca54:	eoreq	pc, r0, r6, asr r8	; <UNPREDICTABLE>
    ca58:	tstle	r4, r3, lsl #4
    ca5c:	ldrdcc	pc, [r0], -sl
    ca60:	sbcsle	r2, r4, r0, lsl #22
    ca64:	ldrdeq	pc, [r0], -r8
    ca68:	bl	fe8caa4c <strspn@plt+0xfe8c6854>
    ca6c:	ldrdeq	pc, [r4], -r8
    ca70:	bl	fe7caa54 <strspn@plt+0xfe7c685c>
    ca74:			; <UNDEFINED> instruction: 0xf7f76838
    ca78:	ldmdavs	r8!, {r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}^
    ca7c:	bl	fe64aa60 <strspn@plt+0xfe646868>
    ca80:			; <UNDEFINED> instruction: 0xf7f72000
    ca84:			; <UNDEFINED> instruction: 0x4610e9bc
    ca88:	andcs	r9, r1, #49152	; 0xc000
    ca8c:	ldmib	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ca90:	adcsle	r2, ip, r0, lsl #16
    ca94:	blls	f32ac <strspn@plt+0xef0b4>
    ca98:	ldmdavc	fp, {r0, r9, fp, sp}
    ca9c:	blcs	900b88 <strspn@plt+0x8fc990>
    caa0:	addcs	sp, r0, #1073741869	; 0x4000002d
    caa4:	ldrtmi	r4, [r0], -r9, asr #12
    caa8:	andcc	pc, r0, fp, lsl #17
    caac:	stmib	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cab0:	ldrmi	r2, [sl], -r0, lsl #6
    cab4:	ldrtmi	r9, [r1], -r0, lsl #10
    cab8:	addvs	pc, r0, pc, asr #8
    cabc:	movwmi	lr, #2501	; 0x9c5
    cac0:	stmib	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cac4:	sbcle	r1, sp, r2, asr #24
    cac8:	ldclle	8, cr2, [r7, #-0]
    cacc:	movwcs	r6, #6200	; 0x1838
    cad0:	blls	1716ec <strspn@plt+0x16d4f4>
    cad4:	ldr	r9, [r1, r4, lsl #6]!
    cad8:	bl	1acaabc <strspn@plt+0x1ac68c4>
    cadc:	ldrdeq	pc, [r0], -r8
    cae0:	ldmib	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cae4:			; <UNDEFINED> instruction: 0xf7f72001
    cae8:	ldmdavs	r8!, {r2, r5, r6, r8, r9, fp, sp, lr, pc}^
    caec:	ldmib	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    caf0:			; <UNDEFINED> instruction: 0xf7f72002
    caf4:	ldmdavs	r8!, {r1, r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}^
    caf8:	ldmib	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cafc:	stmdavs	r8!, {r0, r3, r5, r9, sl, lr}
    cb00:	stmib	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cb04:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
    cb08:	ldmib	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cb0c:			; <UNDEFINED> instruction: 0xf7f74630
    cb10:	bls	1870f0 <strspn@plt+0x182ef8>
    cb14:			; <UNDEFINED> instruction: 0xf80b2b0a
    cb18:			; <UNDEFINED> instruction: 0xf1023002
    cb1c:	andle	r0, sl, r1, lsl #4
    cb20:	andle	r2, r8, sp, lsl #22
    cb24:	ldrb	r9, [r2, -r5, lsl #4]!
    cb28:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
    cb2c:	stmib	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cb30:			; <UNDEFINED> instruction: 0xf7f74620
    cb34:	stmdbmi	r1!, {r2, r5, r6, r8, fp, sp, lr, pc}
    cb38:			; <UNDEFINED> instruction: 0xf80b2300
    cb3c:	ldrbmi	r3, [r8], -r2
    cb40:	ldmdapl	sl, {r1, r8, r9, fp, ip, pc}^
    cb44:			; <UNDEFINED> instruction: 0xf7f76811
    cb48:	addcs	lr, r0, #34816	; 0x8800
    cb4c:	ldrtmi	r4, [r0], -r9, asr #12
    cb50:	ldmdb	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cb54:	ldrmi	r2, [sl], -r0, lsl #6
    cb58:	ldrtmi	r9, [r1], -r0, lsl #10
    cb5c:	movwmi	lr, #2501	; 0x9c5
    cb60:	addvs	pc, r0, pc, asr #8
    cb64:	ldmdb	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cb68:			; <UNDEFINED> instruction: 0xf04f1c43
    cb6c:			; <UNDEFINED> instruction: 0xf43f0300
    cb70:	stmdacs	r0, {r0, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    cb74:	ldmdavs	r8!, {r1, r2, r8, sl, fp, ip, lr, pc}
    cb78:	str	r9, [sl, r5, lsl #6]!
    cb7c:	stmib	sp, {r0, r8, r9, sp}^
    cb80:	strb	r3, [fp, -r4, lsl #6]!
    cb84:	movwcc	lr, #18893	; 0x49cd
    cb88:	svclt	0x0000e768
    cb8c:	andeq	r7, r1, r0, asr r4
    cb90:			; <UNDEFINED> instruction: 0x000001b8
    cb94:	andeq	r8, r1, r4, asr #9
    cb98:			; <UNDEFINED> instruction: 0xffffffcf
    cb9c:	andeq	r7, r1, ip, lsr #8
    cba0:	andeq	r4, r0, r0, ror #17
    cba4:	andeq	r4, r0, ip, asr #17
    cba8:	andeq	r8, r1, lr, asr #8
    cbac:	andeq	r4, r0, r0, lsr #17
    cbb0:	muleq	r0, ip, r8
    cbb4:	andeq	r4, r0, r2, ror #14
    cbb8:	andeq	r4, r0, sl, asr #14
    cbbc:	ldrdeq	r0, [r0], -r4
    cbc0:			; <UNDEFINED> instruction: 0x460eb570
    cbc4:	addlt	r4, ip, lr, lsr #18
    cbc8:	strmi	r4, [r4], -lr, lsr #20
    cbcc:	blmi	b9ddb8 <strspn@plt+0xb99bc0>
    cbd0:	stmpl	sl, {r0, r1, r2, r8, sl, fp, sp, pc}
    cbd4:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    cbd8:			; <UNDEFINED> instruction: 0xf04f920b
    cbdc:	movwls	r0, #12800	; 0x3200
    cbe0:	stmib	sp, {r8, r9, sp}^
    cbe4:	movwls	r3, #25348	; 0x6304
    cbe8:	b	cabcc <strspn@plt+0xc69d4>
    cbec:	tstcs	r0, #159744	; 0x27000
    cbf0:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    cbf4:	andcs	r9, r1, #0, 4
    cbf8:	strtmi	r9, [r8], -r1
    cbfc:	b	ffdcabe0 <strspn@plt+0xffdc69e8>
    cc00:	strvs	lr, [r4, #-2509]	; 0xfffff633
    cc04:	b	fe1cabe8 <strspn@plt+0xfe1c69f0>
    cc08:	ldrbtmi	r4, [sp], #-3361	; 0xfffff2df
    cc0c:			; <UNDEFINED> instruction: 0xb1acb920
    cc10:	eorle	r2, r9, r1, lsl #24
    cc14:	ldm	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cc18:	movwcc	r4, #5635	; 0x1603
    cc1c:	ldrb	sp, [lr, r0]!
    cc20:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    cc24:	stmdb	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cc28:	blmi	59f49c <strspn@plt+0x59b2a4>
    cc2c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cc30:	blls	2e6ca0 <strspn@plt+0x2e2aa8>
    cc34:	tstle	r5, sl, asr r0
    cc38:	ldcllt	0, cr11, [r0, #-48]!	; 0xffffffd0
    cc3c:	andcs	r4, fp, #23552	; 0x5c00
    cc40:	tstcs	r1, r7, lsl r8
    cc44:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    cc48:			; <UNDEFINED> instruction: 0xf7f7681b
    cc4c:	stmdbge	r3, {r2, r3, r5, r6, r8, fp, sp, lr, pc}
    cc50:			; <UNDEFINED> instruction: 0xf7f79803
    cc54:	ldmdami	r3, {r5, r6, r7, fp, sp, lr, pc}
    cc58:			; <UNDEFINED> instruction: 0xf7f74478
    cc5c:			; <UNDEFINED> instruction: 0x4620e950
    cc60:	stmia	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cc64:	ldmdb	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cc68:	strtmi	r4, [r1], -ip, lsl #22
    cc6c:	andcs	r4, ip, #917504	; 0xe0000
    cc70:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    cc74:			; <UNDEFINED> instruction: 0xf7f7681b
    cc78:	stmdage	r3, {r1, r2, r4, r6, r8, fp, sp, lr, pc}
    cc7c:	mrc2	7, 2, pc, cr4, cr15, {7}
    cc80:			; <UNDEFINED> instruction: 0x000171bc
    cc84:			; <UNDEFINED> instruction: 0x000001b8
    cc88:	ldrdeq	r4, [r0], -r0
    cc8c:	ldrdeq	r1, [r0], -r2
    cc90:	andeq	r7, r1, lr, ror r1
    cc94:	andeq	r4, r0, r2, asr r6
    cc98:	andeq	r7, r1, ip, asr r1
    cc9c:	ldrdeq	r0, [r0], -r4
    cca0:	andeq	r4, r0, r2, ror #12
    cca4:	andeq	r4, r0, r0, lsl r6
    cca8:	andeq	r4, r0, r2, asr #12
    ccac:			; <UNDEFINED> instruction: 0x4604b570
    ccb0:	ldmdb	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ccb4:	strtmi	r4, [r0], -r6, lsl #12
    ccb8:	ldm	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ccbc:	strtmi	r4, [r0], -r5, lsl #12
    ccc0:	b	14aca4 <strspn@plt+0x146aac>
    ccc4:	ldmdblt	r5, {r2, r9, sl, lr}^
    ccc8:	ldmiblt	r6, {r3, r4, r5, r8, ip, sp, pc}
    cccc:	stmib	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ccd0:	stccc	8, cr6, [r9], {4}
    ccd4:			; <UNDEFINED> instruction: 0xf04fbf18
    ccd8:			; <UNDEFINED> instruction: 0x462034ff
    ccdc:	stmdblt	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    cce0:	ldmib	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cce4:	blcs	826cf8 <strspn@plt+0x822b00>
    cce8:	andvs	sp, r4, r3
    ccec:	ldrbtcc	pc, [pc], #79	; ccf4 <strspn@plt+0x8afc>	; <UNPREDICTABLE>
    ccf0:			; <UNDEFINED> instruction: 0xf04fe7f3
    ccf4:	udf	#847	; 0x34f
    ccf8:	cfldr32mi	mvfx11, [r4], {56}	; 0x38
    ccfc:	ldrbtmi	r4, [ip], #-2836	; 0xfffff4ec
    cd00:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    cd04:			; <UNDEFINED> instruction: 0xffd2f7ff
    cd08:			; <UNDEFINED> instruction: 0xf7f7b128
    cd0c:	stmdavs	r3, {r2, r5, r7, r8, fp, sp, lr, pc}
    cd10:	blcs	81e52c <strspn@plt+0x81a334>
    cd14:	blmi	401140 <strspn@plt+0x3fcf48>
    cd18:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    cd1c:			; <UNDEFINED> instruction: 0xffc6f7ff
    cd20:			; <UNDEFINED> instruction: 0xbd38b900
    cd24:			; <UNDEFINED> instruction: 0xf7f72001
    cd28:	stmdbmi	fp, {r1, r3, r5, r6, fp, sp, lr, pc}
    cd2c:	andcs	r2, r0, r5, lsl #4
    cd30:			; <UNDEFINED> instruction: 0xf7f74479
    cd34:	bmi	286fac <strspn@plt+0x282db4>
    cd38:	ldrbtmi	r6, [sl], #-2089	; 0xfffff7d7
    cd3c:	andcs	r4, r0, r3, lsl #12
    cd40:	ldmdb	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cd44:			; <UNDEFINED> instruction: 0xf7f72001
    cd48:	svclt	0x0000e85a
    cd4c:	andeq	r7, r1, sl, lsl #1
    cd50:	andeq	r0, r0, r8, lsr #4
    cd54:	ldrdeq	r0, [r0], -r4
    cd58:			; <UNDEFINED> instruction: 0x000045b0
    cd5c:	muleq	r0, lr, fp
    cd60:	svclt	0x00081e4a
    cd64:			; <UNDEFINED> instruction: 0xf0c04770
    cd68:	addmi	r8, r8, #36, 2
    cd6c:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    cd70:			; <UNDEFINED> instruction: 0xf0004211
    cd74:	blx	fec2d1d8 <strspn@plt+0xfec28fe0>
    cd78:	blx	fec89b80 <strspn@plt+0xfec85988>
    cd7c:	bl	fe8c9788 <strspn@plt+0xfe8c5590>
    cd80:			; <UNDEFINED> instruction: 0xf1c30303
    cd84:	andge	r0, r4, #2080374784	; 0x7c000000
    cd88:	movwne	lr, #15106	; 0x3b02
    cd8c:	andeq	pc, r0, #79	; 0x4f
    cd90:	svclt	0x0000469f
    cd94:	andhi	pc, r0, pc, lsr #7
    cd98:	svcvc	0x00c1ebb0
    cd9c:	bl	10bc9a4 <strspn@plt+0x10b87ac>
    cda0:	svclt	0x00280202
    cda4:	sbcvc	lr, r1, r0, lsr #23
    cda8:	svcvc	0x0081ebb0
    cdac:	bl	10bc9b4 <strspn@plt+0x10b87bc>
    cdb0:	svclt	0x00280202
    cdb4:	addvc	lr, r1, r0, lsr #23
    cdb8:	svcvc	0x0041ebb0
    cdbc:	bl	10bc9c4 <strspn@plt+0x10b87cc>
    cdc0:	svclt	0x00280202
    cdc4:	subvc	lr, r1, r0, lsr #23
    cdc8:	svcvc	0x0001ebb0
    cdcc:	bl	10bc9d4 <strspn@plt+0x10b87dc>
    cdd0:	svclt	0x00280202
    cdd4:	andvc	lr, r1, r0, lsr #23
    cdd8:	svcvs	0x00c1ebb0
    cddc:	bl	10bc9e4 <strspn@plt+0x10b87ec>
    cde0:	svclt	0x00280202
    cde4:	sbcvs	lr, r1, r0, lsr #23
    cde8:	svcvs	0x0081ebb0
    cdec:	bl	10bc9f4 <strspn@plt+0x10b87fc>
    cdf0:	svclt	0x00280202
    cdf4:	addvs	lr, r1, r0, lsr #23
    cdf8:	svcvs	0x0041ebb0
    cdfc:	bl	10bca04 <strspn@plt+0x10b880c>
    ce00:	svclt	0x00280202
    ce04:	subvs	lr, r1, r0, lsr #23
    ce08:	svcvs	0x0001ebb0
    ce0c:	bl	10bca14 <strspn@plt+0x10b881c>
    ce10:	svclt	0x00280202
    ce14:	andvs	lr, r1, r0, lsr #23
    ce18:	svcpl	0x00c1ebb0
    ce1c:	bl	10bca24 <strspn@plt+0x10b882c>
    ce20:	svclt	0x00280202
    ce24:	sbcpl	lr, r1, r0, lsr #23
    ce28:	svcpl	0x0081ebb0
    ce2c:	bl	10bca34 <strspn@plt+0x10b883c>
    ce30:	svclt	0x00280202
    ce34:	addpl	lr, r1, r0, lsr #23
    ce38:	svcpl	0x0041ebb0
    ce3c:	bl	10bca44 <strspn@plt+0x10b884c>
    ce40:	svclt	0x00280202
    ce44:	subpl	lr, r1, r0, lsr #23
    ce48:	svcpl	0x0001ebb0
    ce4c:	bl	10bca54 <strspn@plt+0x10b885c>
    ce50:	svclt	0x00280202
    ce54:	andpl	lr, r1, r0, lsr #23
    ce58:	svcmi	0x00c1ebb0
    ce5c:	bl	10bca64 <strspn@plt+0x10b886c>
    ce60:	svclt	0x00280202
    ce64:	sbcmi	lr, r1, r0, lsr #23
    ce68:	svcmi	0x0081ebb0
    ce6c:	bl	10bca74 <strspn@plt+0x10b887c>
    ce70:	svclt	0x00280202
    ce74:	addmi	lr, r1, r0, lsr #23
    ce78:	svcmi	0x0041ebb0
    ce7c:	bl	10bca84 <strspn@plt+0x10b888c>
    ce80:	svclt	0x00280202
    ce84:	submi	lr, r1, r0, lsr #23
    ce88:	svcmi	0x0001ebb0
    ce8c:	bl	10bca94 <strspn@plt+0x10b889c>
    ce90:	svclt	0x00280202
    ce94:	andmi	lr, r1, r0, lsr #23
    ce98:	svccc	0x00c1ebb0
    ce9c:	bl	10bcaa4 <strspn@plt+0x10b88ac>
    cea0:	svclt	0x00280202
    cea4:	sbccc	lr, r1, r0, lsr #23
    cea8:	svccc	0x0081ebb0
    ceac:	bl	10bcab4 <strspn@plt+0x10b88bc>
    ceb0:	svclt	0x00280202
    ceb4:	addcc	lr, r1, r0, lsr #23
    ceb8:	svccc	0x0041ebb0
    cebc:	bl	10bcac4 <strspn@plt+0x10b88cc>
    cec0:	svclt	0x00280202
    cec4:	subcc	lr, r1, r0, lsr #23
    cec8:	svccc	0x0001ebb0
    cecc:	bl	10bcad4 <strspn@plt+0x10b88dc>
    ced0:	svclt	0x00280202
    ced4:	andcc	lr, r1, r0, lsr #23
    ced8:	svccs	0x00c1ebb0
    cedc:	bl	10bcae4 <strspn@plt+0x10b88ec>
    cee0:	svclt	0x00280202
    cee4:	sbccs	lr, r1, r0, lsr #23
    cee8:	svccs	0x0081ebb0
    ceec:	bl	10bcaf4 <strspn@plt+0x10b88fc>
    cef0:	svclt	0x00280202
    cef4:	addcs	lr, r1, r0, lsr #23
    cef8:	svccs	0x0041ebb0
    cefc:	bl	10bcb04 <strspn@plt+0x10b890c>
    cf00:	svclt	0x00280202
    cf04:	subcs	lr, r1, r0, lsr #23
    cf08:	svccs	0x0001ebb0
    cf0c:	bl	10bcb14 <strspn@plt+0x10b891c>
    cf10:	svclt	0x00280202
    cf14:	andcs	lr, r1, r0, lsr #23
    cf18:	svcne	0x00c1ebb0
    cf1c:	bl	10bcb24 <strspn@plt+0x10b892c>
    cf20:	svclt	0x00280202
    cf24:	sbcne	lr, r1, r0, lsr #23
    cf28:	svcne	0x0081ebb0
    cf2c:	bl	10bcb34 <strspn@plt+0x10b893c>
    cf30:	svclt	0x00280202
    cf34:	addne	lr, r1, r0, lsr #23
    cf38:	svcne	0x0041ebb0
    cf3c:	bl	10bcb44 <strspn@plt+0x10b894c>
    cf40:	svclt	0x00280202
    cf44:	subne	lr, r1, r0, lsr #23
    cf48:	svcne	0x0001ebb0
    cf4c:	bl	10bcb54 <strspn@plt+0x10b895c>
    cf50:	svclt	0x00280202
    cf54:	andne	lr, r1, r0, lsr #23
    cf58:	svceq	0x00c1ebb0
    cf5c:	bl	10bcb64 <strspn@plt+0x10b896c>
    cf60:	svclt	0x00280202
    cf64:	sbceq	lr, r1, r0, lsr #23
    cf68:	svceq	0x0081ebb0
    cf6c:	bl	10bcb74 <strspn@plt+0x10b897c>
    cf70:	svclt	0x00280202
    cf74:	addeq	lr, r1, r0, lsr #23
    cf78:	svceq	0x0041ebb0
    cf7c:	bl	10bcb84 <strspn@plt+0x10b898c>
    cf80:	svclt	0x00280202
    cf84:	subeq	lr, r1, r0, lsr #23
    cf88:	svceq	0x0001ebb0
    cf8c:	bl	10bcb94 <strspn@plt+0x10b899c>
    cf90:	svclt	0x00280202
    cf94:	andeq	lr, r1, r0, lsr #23
    cf98:			; <UNDEFINED> instruction: 0x47704610
    cf9c:	andcs	fp, r1, ip, lsl #30
    cfa0:	ldrbmi	r2, [r0, -r0]!
    cfa4:			; <UNDEFINED> instruction: 0xf281fab1
    cfa8:	andseq	pc, pc, #-2147483600	; 0x80000030
    cfac:			; <UNDEFINED> instruction: 0xf002fa20
    cfb0:	tstlt	r8, r0, ror r7
    cfb4:	rscscc	pc, pc, pc, asr #32
    cfb8:	stmiblt	lr, {ip, sp, lr, pc}^
    cfbc:	rscsle	r2, r8, r0, lsl #18
    cfc0:	andmi	lr, r3, sp, lsr #18
    cfc4:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    cfc8:			; <UNDEFINED> instruction: 0x4006e8bd
    cfcc:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    cfd0:	smlatbeq	r3, r1, fp, lr
    cfd4:	svclt	0x00004770
    cfd8:			; <UNDEFINED> instruction: 0xf0002900
    cfdc:	b	fe02d4dc <strspn@plt+0xfe0292e4>
    cfe0:	svclt	0x00480c01
    cfe4:	cdpne	2, 4, cr4, cr10, cr9, {2}
    cfe8:	tsthi	pc, r0	; <UNPREDICTABLE>
    cfec:	svclt	0x00480003
    cff0:	addmi	r4, fp, #805306372	; 0x30000004
    cff4:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    cff8:			; <UNDEFINED> instruction: 0xf0004211
    cffc:	blx	feced490 <strspn@plt+0xfece9298>
    d000:	blx	fec89a14 <strspn@plt+0xfec8581c>
    d004:	bl	fe849210 <strspn@plt+0xfe845018>
    d008:			; <UNDEFINED> instruction: 0xf1c20202
    d00c:	andge	r0, r4, pc, lsl r2
    d010:	andne	lr, r2, #0, 22
    d014:	andeq	pc, r0, pc, asr #32
    d018:	svclt	0x00004697
    d01c:	andhi	pc, r0, pc, lsr #7
    d020:	svcvc	0x00c1ebb3
    d024:	bl	103cc2c <strspn@plt+0x1038a34>
    d028:	svclt	0x00280000
    d02c:	bicvc	lr, r1, #166912	; 0x28c00
    d030:	svcvc	0x0081ebb3
    d034:	bl	103cc3c <strspn@plt+0x1038a44>
    d038:	svclt	0x00280000
    d03c:	orrvc	lr, r1, #166912	; 0x28c00
    d040:	svcvc	0x0041ebb3
    d044:	bl	103cc4c <strspn@plt+0x1038a54>
    d048:	svclt	0x00280000
    d04c:	movtvc	lr, #7075	; 0x1ba3
    d050:	svcvc	0x0001ebb3
    d054:	bl	103cc5c <strspn@plt+0x1038a64>
    d058:	svclt	0x00280000
    d05c:	movwvc	lr, #7075	; 0x1ba3
    d060:	svcvs	0x00c1ebb3
    d064:	bl	103cc6c <strspn@plt+0x1038a74>
    d068:	svclt	0x00280000
    d06c:	bicvs	lr, r1, #166912	; 0x28c00
    d070:	svcvs	0x0081ebb3
    d074:	bl	103cc7c <strspn@plt+0x1038a84>
    d078:	svclt	0x00280000
    d07c:	orrvs	lr, r1, #166912	; 0x28c00
    d080:	svcvs	0x0041ebb3
    d084:	bl	103cc8c <strspn@plt+0x1038a94>
    d088:	svclt	0x00280000
    d08c:	movtvs	lr, #7075	; 0x1ba3
    d090:	svcvs	0x0001ebb3
    d094:	bl	103cc9c <strspn@plt+0x1038aa4>
    d098:	svclt	0x00280000
    d09c:	movwvs	lr, #7075	; 0x1ba3
    d0a0:	svcpl	0x00c1ebb3
    d0a4:	bl	103ccac <strspn@plt+0x1038ab4>
    d0a8:	svclt	0x00280000
    d0ac:	bicpl	lr, r1, #166912	; 0x28c00
    d0b0:	svcpl	0x0081ebb3
    d0b4:	bl	103ccbc <strspn@plt+0x1038ac4>
    d0b8:	svclt	0x00280000
    d0bc:	orrpl	lr, r1, #166912	; 0x28c00
    d0c0:	svcpl	0x0041ebb3
    d0c4:	bl	103cccc <strspn@plt+0x1038ad4>
    d0c8:	svclt	0x00280000
    d0cc:	movtpl	lr, #7075	; 0x1ba3
    d0d0:	svcpl	0x0001ebb3
    d0d4:	bl	103ccdc <strspn@plt+0x1038ae4>
    d0d8:	svclt	0x00280000
    d0dc:	movwpl	lr, #7075	; 0x1ba3
    d0e0:	svcmi	0x00c1ebb3
    d0e4:	bl	103ccec <strspn@plt+0x1038af4>
    d0e8:	svclt	0x00280000
    d0ec:	bicmi	lr, r1, #166912	; 0x28c00
    d0f0:	svcmi	0x0081ebb3
    d0f4:	bl	103ccfc <strspn@plt+0x1038b04>
    d0f8:	svclt	0x00280000
    d0fc:	orrmi	lr, r1, #166912	; 0x28c00
    d100:	svcmi	0x0041ebb3
    d104:	bl	103cd0c <strspn@plt+0x1038b14>
    d108:	svclt	0x00280000
    d10c:	movtmi	lr, #7075	; 0x1ba3
    d110:	svcmi	0x0001ebb3
    d114:	bl	103cd1c <strspn@plt+0x1038b24>
    d118:	svclt	0x00280000
    d11c:	movwmi	lr, #7075	; 0x1ba3
    d120:	svccc	0x00c1ebb3
    d124:	bl	103cd2c <strspn@plt+0x1038b34>
    d128:	svclt	0x00280000
    d12c:	biccc	lr, r1, #166912	; 0x28c00
    d130:	svccc	0x0081ebb3
    d134:	bl	103cd3c <strspn@plt+0x1038b44>
    d138:	svclt	0x00280000
    d13c:	orrcc	lr, r1, #166912	; 0x28c00
    d140:	svccc	0x0041ebb3
    d144:	bl	103cd4c <strspn@plt+0x1038b54>
    d148:	svclt	0x00280000
    d14c:	movtcc	lr, #7075	; 0x1ba3
    d150:	svccc	0x0001ebb3
    d154:	bl	103cd5c <strspn@plt+0x1038b64>
    d158:	svclt	0x00280000
    d15c:	movwcc	lr, #7075	; 0x1ba3
    d160:	svccs	0x00c1ebb3
    d164:	bl	103cd6c <strspn@plt+0x1038b74>
    d168:	svclt	0x00280000
    d16c:	biccs	lr, r1, #166912	; 0x28c00
    d170:	svccs	0x0081ebb3
    d174:	bl	103cd7c <strspn@plt+0x1038b84>
    d178:	svclt	0x00280000
    d17c:	orrcs	lr, r1, #166912	; 0x28c00
    d180:	svccs	0x0041ebb3
    d184:	bl	103cd8c <strspn@plt+0x1038b94>
    d188:	svclt	0x00280000
    d18c:	movtcs	lr, #7075	; 0x1ba3
    d190:	svccs	0x0001ebb3
    d194:	bl	103cd9c <strspn@plt+0x1038ba4>
    d198:	svclt	0x00280000
    d19c:	movwcs	lr, #7075	; 0x1ba3
    d1a0:	svcne	0x00c1ebb3
    d1a4:	bl	103cdac <strspn@plt+0x1038bb4>
    d1a8:	svclt	0x00280000
    d1ac:	bicne	lr, r1, #166912	; 0x28c00
    d1b0:	svcne	0x0081ebb3
    d1b4:	bl	103cdbc <strspn@plt+0x1038bc4>
    d1b8:	svclt	0x00280000
    d1bc:	orrne	lr, r1, #166912	; 0x28c00
    d1c0:	svcne	0x0041ebb3
    d1c4:	bl	103cdcc <strspn@plt+0x1038bd4>
    d1c8:	svclt	0x00280000
    d1cc:	movtne	lr, #7075	; 0x1ba3
    d1d0:	svcne	0x0001ebb3
    d1d4:	bl	103cddc <strspn@plt+0x1038be4>
    d1d8:	svclt	0x00280000
    d1dc:	movwne	lr, #7075	; 0x1ba3
    d1e0:	svceq	0x00c1ebb3
    d1e4:	bl	103cdec <strspn@plt+0x1038bf4>
    d1e8:	svclt	0x00280000
    d1ec:	biceq	lr, r1, #166912	; 0x28c00
    d1f0:	svceq	0x0081ebb3
    d1f4:	bl	103cdfc <strspn@plt+0x1038c04>
    d1f8:	svclt	0x00280000
    d1fc:	orreq	lr, r1, #166912	; 0x28c00
    d200:	svceq	0x0041ebb3
    d204:	bl	103ce0c <strspn@plt+0x1038c14>
    d208:	svclt	0x00280000
    d20c:	movteq	lr, #7075	; 0x1ba3
    d210:	svceq	0x0001ebb3
    d214:	bl	103ce1c <strspn@plt+0x1038c24>
    d218:	svclt	0x00280000
    d21c:	movweq	lr, #7075	; 0x1ba3
    d220:	svceq	0x0000f1bc
    d224:	submi	fp, r0, #72, 30	; 0x120
    d228:	b	fe71eff0 <strspn@plt+0xfe71adf8>
    d22c:	svclt	0x00480f00
    d230:	ldrbmi	r4, [r0, -r0, asr #4]!
    d234:	andcs	fp, r0, r8, lsr pc
    d238:	b	13fce50 <strspn@plt+0x13f8c58>
    d23c:			; <UNDEFINED> instruction: 0xf04070ec
    d240:	ldrbmi	r0, [r0, -r1]!
    d244:			; <UNDEFINED> instruction: 0xf281fab1
    d248:	andseq	pc, pc, #-2147483600	; 0x80000030
    d24c:	svceq	0x0000f1bc
    d250:			; <UNDEFINED> instruction: 0xf002fa23
    d254:	submi	fp, r0, #72, 30	; 0x120
    d258:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    d25c:			; <UNDEFINED> instruction: 0xf06fbfc8
    d260:	svclt	0x00b84000
    d264:	andmi	pc, r0, pc, asr #32
    d268:	ldmdalt	r6!, {ip, sp, lr, pc}^
    d26c:	rscsle	r2, r4, r0, lsl #18
    d270:	andmi	lr, r3, sp, lsr #18
    d274:	mrc2	7, 5, pc, cr3, cr15, {7}
    d278:			; <UNDEFINED> instruction: 0x4006e8bd
    d27c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    d280:	smlatbeq	r3, r1, fp, lr
    d284:	svclt	0x00004770
    d288:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    d28c:	svclt	0x00be2900
    d290:			; <UNDEFINED> instruction: 0xf04f2000
    d294:	and	r4, r6, r0, lsl #2
    d298:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    d29c:			; <UNDEFINED> instruction: 0xf06fbf1c
    d2a0:			; <UNDEFINED> instruction: 0xf04f4100
    d2a4:			; <UNDEFINED> instruction: 0xf00030ff
    d2a8:			; <UNDEFINED> instruction: 0xf1adb857
    d2ac:	stmdb	sp!, {r3, sl, fp}^
    d2b0:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    d2b4:	blcs	43ee0 <strspn@plt+0x3fce8>
    d2b8:			; <UNDEFINED> instruction: 0xf000db1a
    d2bc:			; <UNDEFINED> instruction: 0xf8ddf853
    d2c0:	ldmib	sp, {r2, sp, lr, pc}^
    d2c4:	andlt	r2, r4, r2, lsl #6
    d2c8:	submi	r4, r0, #112, 14	; 0x1c00000
    d2cc:	cmpeq	r1, r1, ror #22
    d2d0:	blle	6d7ed8 <strspn@plt+0x6d3ce0>
    d2d4:			; <UNDEFINED> instruction: 0xf846f000
    d2d8:	ldrd	pc, [r4], -sp
    d2dc:	movwcs	lr, #10717	; 0x29dd
    d2e0:	submi	fp, r0, #4
    d2e4:	cmpeq	r1, r1, ror #22
    d2e8:	bl	18ddc38 <strspn@plt+0x18d9a40>
    d2ec:	ldrbmi	r0, [r0, -r3, asr #6]!
    d2f0:	bl	18ddc40 <strspn@plt+0x18d9a48>
    d2f4:			; <UNDEFINED> instruction: 0xf0000343
    d2f8:			; <UNDEFINED> instruction: 0xf8ddf835
    d2fc:	ldmib	sp, {r2, sp, lr, pc}^
    d300:	andlt	r2, r4, r2, lsl #6
    d304:	bl	185dc0c <strspn@plt+0x1859a14>
    d308:	ldrbmi	r0, [r0, -r1, asr #2]!
    d30c:	bl	18ddc5c <strspn@plt+0x18d9a64>
    d310:			; <UNDEFINED> instruction: 0xf0000343
    d314:			; <UNDEFINED> instruction: 0xf8ddf827
    d318:	ldmib	sp, {r2, sp, lr, pc}^
    d31c:	andlt	r2, r4, r2, lsl #6
    d320:	bl	18ddc70 <strspn@plt+0x18d9a78>
    d324:	ldrbmi	r0, [r0, -r3, asr #6]!
    d328:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    d32c:	svclt	0x00082900
    d330:	svclt	0x001c2800
    d334:	mvnscc	pc, pc, asr #32
    d338:	rscscc	pc, pc, pc, asr #32
    d33c:	stmdalt	ip, {ip, sp, lr, pc}
    d340:	stfeqd	f7, [r8], {173}	; 0xad
    d344:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    d348:			; <UNDEFINED> instruction: 0xf80cf000
    d34c:	ldrd	pc, [r4], -sp
    d350:	movwcs	lr, #10717	; 0x29dd
    d354:	ldrbmi	fp, [r0, -r4]!
    d358:			; <UNDEFINED> instruction: 0xf04fb502
    d35c:			; <UNDEFINED> instruction: 0xf7f60008
    d360:	stclt	12, cr14, [r2, #-1016]	; 0xfffffc08
    d364:	svclt	0x00084299
    d368:	push	{r4, r7, r9, lr}
    d36c:			; <UNDEFINED> instruction: 0x46044ff0
    d370:	andcs	fp, r0, r8, lsr pc
    d374:			; <UNDEFINED> instruction: 0xf8dd460d
    d378:	svclt	0x0038c024
    d37c:	cmnle	fp, #1048576	; 0x100000
    d380:			; <UNDEFINED> instruction: 0x46994690
    d384:			; <UNDEFINED> instruction: 0xf283fab3
    d388:	rsbsle	r2, r0, r0, lsl #22
    d38c:			; <UNDEFINED> instruction: 0xf385fab5
    d390:	rsble	r2, r8, r0, lsl #26
    d394:			; <UNDEFINED> instruction: 0xf1a21ad2
    d398:	blx	250c20 <strspn@plt+0x24ca28>
    d39c:	blx	24bfac <strspn@plt+0x247db4>
    d3a0:			; <UNDEFINED> instruction: 0xf1c2f30e
    d3a4:	b	12cf02c <strspn@plt+0x12cae34>
    d3a8:	blx	a0ffbc <strspn@plt+0xa0bdc4>
    d3ac:	b	1309fd0 <strspn@plt+0x1305dd8>
    d3b0:	blx	20ffc4 <strspn@plt+0x20bdcc>
    d3b4:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    d3b8:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    d3bc:	andcs	fp, r0, ip, lsr pc
    d3c0:	movwle	r4, #42497	; 0xa601
    d3c4:	bl	fed153d0 <strspn@plt+0xfed111d8>
    d3c8:	blx	e3f8 <strspn@plt+0xa200>
    d3cc:	blx	84980c <strspn@plt+0x845614>
    d3d0:	bl	1989ff4 <strspn@plt+0x1985dfc>
    d3d4:	tstmi	r9, #46137344	; 0x2c00000
    d3d8:	bcs	1d620 <strspn@plt+0x19428>
    d3dc:	b	14014d4 <strspn@plt+0x13fd2dc>
    d3e0:	b	13cf550 <strspn@plt+0x13cb358>
    d3e4:	b	120f958 <strspn@plt+0x120b760>
    d3e8:	ldrmi	r7, [r6], -fp, asr #17
    d3ec:	bl	fed45420 <strspn@plt+0xfed41228>
    d3f0:	bl	194e018 <strspn@plt+0x1949e20>
    d3f4:	ldmne	fp, {r0, r3, r9, fp}^
    d3f8:	beq	2c8128 <strspn@plt+0x2c3f30>
    d3fc:			; <UNDEFINED> instruction: 0xf14a1c5c
    d400:	cfsh32cc	mvfx0, mvfx1, #0
    d404:	strbmi	sp, [sp, #-7]
    d408:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    d40c:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    d410:	adfccsz	f4, f1, #5.0
    d414:	blx	181bf8 <strspn@plt+0x17da00>
    d418:	blx	94b03c <strspn@plt+0x946e44>
    d41c:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    d420:	vseleq.f32	s30, s28, s11
    d424:	blx	95382c <strspn@plt+0x94f634>
    d428:	b	110b438 <strspn@plt+0x1107240>
    d42c:			; <UNDEFINED> instruction: 0xf1a2040e
    d430:			; <UNDEFINED> instruction: 0xf1c20720
    d434:	blx	20ecbc <strspn@plt+0x20aac4>
    d438:	blx	14a048 <strspn@plt+0x145e50>
    d43c:	blx	14b060 <strspn@plt+0x146e68>
    d440:	b	1109c50 <strspn@plt+0x1105a58>
    d444:	blx	90e068 <strspn@plt+0x909e70>
    d448:	bl	118ac68 <strspn@plt+0x1186a70>
    d44c:	teqmi	r3, #1073741824	; 0x40000000
    d450:	strbmi	r1, [r5], -r0, lsl #21
    d454:	tsteq	r3, r1, ror #22
    d458:	svceq	0x0000f1bc
    d45c:	stmib	ip, {r0, ip, lr, pc}^
    d460:	pop	{r8, sl, lr}
    d464:	blx	fed3142c <strspn@plt+0xfed2d234>
    d468:	msrcc	CPSR_, #132, 6	; 0x10000002
    d46c:	blx	fee472bc <strspn@plt+0xfee430c4>
    d470:	blx	fed89e98 <strspn@plt+0xfed85ca0>
    d474:	eorcc	pc, r0, #335544322	; 0x14000002
    d478:	orrle	r2, fp, r0, lsl #26
    d47c:	svclt	0x0000e7f3
    d480:	mvnsmi	lr, #737280	; 0xb4000
    d484:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    d488:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    d48c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    d490:	mcrr	7, 15, pc, lr, cr6	; <UNPREDICTABLE>
    d494:	blne	1d9e690 <strspn@plt+0x1d9a498>
    d498:	strhle	r1, [sl], -r6
    d49c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    d4a0:	svccc	0x0004f855
    d4a4:	strbmi	r3, [sl], -r1, lsl #8
    d4a8:	ldrtmi	r4, [r8], -r1, asr #12
    d4ac:	adcmi	r4, r6, #152, 14	; 0x2600000
    d4b0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    d4b4:	svclt	0x000083f8
    d4b8:	andeq	r4, r1, r2, ror #4
    d4bc:	andeq	r4, r1, r8, asr r2
    d4c0:	svclt	0x00004770
    d4c4:	tstcs	r0, r2, lsl #22
    d4c8:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    d4cc:	ldcllt	7, cr15, [r0, #984]	; 0x3d8
    d4d0:	andeq	r6, r1, r8, lsr fp

Disassembly of section .fini:

0000d4d4 <.fini>:
    d4d4:	push	{r3, lr}
    d4d8:	pop	{r3, pc}
