// Seed: 1401112869
module module_0;
  always begin
    id_1 = 1'b0;
  end
  supply0 id_3;
  reg id_4;
  reg id_5;
  assign id_2 = id_2;
  assign id_5 = id_4;
  always @("" | 1 - id_4 or negedge id_3) id_4 <= 1;
  wire id_6;
endmodule
module module_1;
  wire id_2;
  assign id_1 = id_2;
  module_0();
endmodule
module module_2 (
    output uwire id_0,
    output tri0  id_1,
    output tri1  id_2,
    input  tri0  id_3,
    output wire  id_4,
    input  wire  id_5,
    output wand  id_6,
    input  tri0  id_7,
    input  tri1  id_8,
    output tri   id_9
);
  nand (id_0, id_3, id_5, id_7, id_8);
  module_0();
endmodule
