--------------------------------------------------------------------------------
Release 14.4 Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.4/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml mb_mcs_sys.twx mb_mcs_sys.ncd -o mb_mcs_sys.twr mb_mcs_sys.pcf
-ucf top.ucf

Design file:              mb_mcs_sys.ncd
Physical constraint file: mb_mcs_sys.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Reset       |    5.019(R)|      SLOW  |   -3.284(R)|      FAST  |Clk_BUFGP         |   0.000|
UART_Rx     |    2.151(R)|      SLOW  |   -1.439(R)|      FAST  |Clk_BUFGP         |   0.000|
dip_sw<0>   |    3.120(R)|      SLOW  |   -1.676(R)|      FAST  |Clk_BUFGP         |   0.000|
dip_sw<1>   |    2.949(R)|      SLOW  |   -1.396(R)|      FAST  |Clk_BUFGP         |   0.000|
dip_sw<2>   |    2.921(R)|      SLOW  |   -1.507(R)|      FAST  |Clk_BUFGP         |   0.000|
dip_sw<3>   |    6.071(R)|      SLOW  |   -2.930(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
UART_Tx     |         8.969(R)|      SLOW  |         4.808(R)|      FAST  |Clk_BUFGP         |   0.000|
led<0>      |         7.897(R)|      SLOW  |         4.148(R)|      FAST  |Clk_BUFGP         |   0.000|
led<1>      |         7.925(R)|      SLOW  |         4.151(R)|      FAST  |Clk_BUFGP         |   0.000|
led<2>      |         8.036(R)|      SLOW  |         4.250(R)|      FAST  |Clk_BUFGP         |   0.000|
led<3>      |         8.392(R)|      SLOW  |         4.460(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    7.672|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Apr 23 15:12:04 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 192 MB



