module led (out, clk);

input clk;
output out;
reg[24:0]count;

assign out=count[24];

always @(posedge(clk))
begin
count=count+1;
end

endmodule
