{
    "DESIGN_NAME": "vajra_caravel_soc",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_PERIOD": 50.0,
    
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 900 900",
    "PL_TARGET_DENSITY": 0.40,
    
    "VDD_NETS": ["vccd1", "vdda1", "vdda2"],
    "GND_NETS": ["vssd1", "vssa1", "vssa2"],

    "SYNTH_STRATEGY": "DELAY 0",
    "SYNTH_NO_FLAT": 1,
    
    "PL_RESIZER_DESIGN_OPTIMIZATIONS": 0,
    "PL_RESIZER_TIMING_OPTIMIZATIONS": 0,
    "GLB_RESIZER_DESIGN_OPTIMIZATIONS": 0,
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": 0,

    "SYNTH_READ_LINENO": 1,
    "QUIT_ON_SYNTH_CHECKS": 1
}