// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="mlp,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.865000,HLS_SYN_LAT=14829,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=2,HLS_SYN_FF=1405,HLS_SYN_LUT=8141,HLS_VERSION=2020_1}" *)

module mlp (
        ap_clk,
        ap_rst_n,
        in_r_TDATA,
        in_r_TVALID,
        in_r_TREADY,
        in_r_TKEEP,
        in_r_TSTRB,
        in_r_TLAST,
        out_r_TDATA,
        out_r_TVALID,
        out_r_TREADY,
        out_r_TKEEP,
        out_r_TSTRB,
        out_r_TLAST,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [255:0] in_r_TDATA;
input   in_r_TVALID;
output   in_r_TREADY;
input  [31:0] in_r_TKEEP;
input  [31:0] in_r_TSTRB;
input  [0:0] in_r_TLAST;
output  [255:0] out_r_TDATA;
output   out_r_TVALID;
input   out_r_TREADY;
output  [31:0] out_r_TKEEP;
output  [31:0] out_r_TSTRB;
output  [0:0] out_r_TLAST;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

reg in_r_TREADY;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
reg    in_r_TDATA_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln384_fu_462_p2;
reg    out_r_TDATA_blk_n;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln408_fu_674_p2;
wire    ap_CS_fsm_state10;
wire   [1:0] i_fu_468_p2;
reg   [1:0] i_reg_868;
reg    ap_block_state2;
reg   [255:0] tmp_data_V_3_reg_873;
wire   [5:0] zext_ln392_1_fu_490_p1;
reg   [5:0] zext_ln392_1_reg_879;
wire   [5:0] j_2_fu_500_p2;
reg   [5:0] j_2_reg_893;
wire    ap_CS_fsm_state3;
wire   [8:0] sub_ln681_3_fu_562_p2;
reg   [8:0] sub_ln681_3_reg_898;
wire   [0:0] icmp_ln390_fu_494_p2;
wire   [255:0] lshr_ln681_fu_572_p2;
reg   [255:0] lshr_ln681_reg_903;
wire   [2:0] trunc_ln392_2_fu_578_p1;
reg   [2:0] trunc_ln392_2_reg_908;
reg   [2:0] lshr_ln_reg_912;
wire   [8:0] low_fu_634_p2;
wire    ap_CS_fsm_state5;
wire   [8:0] high_fu_640_p2;
wire   [1:0] i_2_fu_652_p2;
reg   [1:0] i_2_reg_930;
wire    ap_CS_fsm_state7;
wire    regslice_both_out_V_data_V_U_apdone_blk;
wire   [5:0] zext_ln410_1_fu_670_p1;
reg   [5:0] zext_ln410_1_reg_935;
wire   [0:0] icmp_ln402_fu_646_p2;
wire   [5:0] j_fu_680_p2;
reg   [5:0] j_reg_943;
reg    ap_block_state8_io;
wire   [0:0] icmp_ln389_fu_707_p2;
reg   [0:0] icmp_ln389_reg_958;
wire   [8:0] trunc_ln389_fu_713_p1;
reg   [8:0] trunc_ln389_reg_966;
wire   [8:0] trunc_ln389_1_fu_717_p1;
reg   [8:0] trunc_ln389_1_reg_974;
wire   [9:0] low_1_fu_721_p2;
reg   [9:0] low_1_reg_980;
wire   [9:0] high_1_fu_727_p2;
reg   [9:0] high_1_reg_985;
reg   [2:0] sample_0_address0;
reg    sample_0_ce0;
reg    sample_0_we0;
wire   [7:0] sample_0_q0;
reg   [2:0] sample_1_address0;
reg    sample_1_ce0;
reg    sample_1_we0;
wire   [7:0] sample_1_q0;
reg   [2:0] sample_2_address0;
reg    sample_2_ce0;
reg    sample_2_we0;
wire   [7:0] sample_2_q0;
reg   [2:0] sample_3_address0;
reg    sample_3_ce0;
reg    sample_3_we0;
wire   [7:0] sample_3_q0;
reg   [2:0] sample_4_address0;
reg    sample_4_ce0;
reg    sample_4_we0;
wire   [7:0] sample_4_q0;
reg   [2:0] sample_5_address0;
reg    sample_5_ce0;
reg    sample_5_we0;
wire   [7:0] sample_5_q0;
reg   [2:0] sample_6_address0;
reg    sample_6_ce0;
reg    sample_6_we0;
wire   [7:0] sample_6_q0;
reg   [2:0] sample_7_address0;
reg    sample_7_ce0;
reg    sample_7_we0;
wire   [7:0] sample_7_q0;
reg   [2:0] prediction_0_address0;
reg    prediction_0_ce0;
reg    prediction_0_we0;
wire   [15:0] prediction_0_q0;
reg   [2:0] prediction_1_address0;
reg    prediction_1_ce0;
reg    prediction_1_we0;
wire   [15:0] prediction_1_q0;
wire    grp_mlp_kernel_fu_428_ap_start;
wire    grp_mlp_kernel_fu_428_ap_done;
wire    grp_mlp_kernel_fu_428_ap_idle;
wire    grp_mlp_kernel_fu_428_ap_ready;
wire   [2:0] grp_mlp_kernel_fu_428_sample_0_address0;
wire    grp_mlp_kernel_fu_428_sample_0_ce0;
wire   [2:0] grp_mlp_kernel_fu_428_sample_1_address0;
wire    grp_mlp_kernel_fu_428_sample_1_ce0;
wire   [2:0] grp_mlp_kernel_fu_428_sample_2_address0;
wire    grp_mlp_kernel_fu_428_sample_2_ce0;
wire   [2:0] grp_mlp_kernel_fu_428_sample_3_address0;
wire    grp_mlp_kernel_fu_428_sample_3_ce0;
wire   [2:0] grp_mlp_kernel_fu_428_sample_4_address0;
wire    grp_mlp_kernel_fu_428_sample_4_ce0;
wire   [2:0] grp_mlp_kernel_fu_428_sample_5_address0;
wire    grp_mlp_kernel_fu_428_sample_5_ce0;
wire   [2:0] grp_mlp_kernel_fu_428_sample_6_address0;
wire    grp_mlp_kernel_fu_428_sample_6_ce0;
wire   [2:0] grp_mlp_kernel_fu_428_sample_7_address0;
wire    grp_mlp_kernel_fu_428_sample_7_ce0;
wire   [2:0] grp_mlp_kernel_fu_428_prediction_0_address0;
wire    grp_mlp_kernel_fu_428_prediction_0_ce0;
wire    grp_mlp_kernel_fu_428_prediction_0_we0;
wire   [15:0] grp_mlp_kernel_fu_428_prediction_0_d0;
wire   [2:0] grp_mlp_kernel_fu_428_prediction_1_address0;
wire    grp_mlp_kernel_fu_428_prediction_1_ce0;
wire    grp_mlp_kernel_fu_428_prediction_1_we0;
wire   [15:0] grp_mlp_kernel_fu_428_prediction_1_d0;
reg   [1:0] i_0_reg_336;
reg   [8:0] Lo_assign_reg_347;
reg   [8:0] Hi_assign_reg_359;
reg   [5:0] j_0_reg_371;
reg   [1:0] i1_0_reg_382;
wire    ap_CS_fsm_state6;
reg   [9:0] Lo_assign_1_reg_394;
wire    ap_CS_fsm_state9;
reg   [9:0] Hi_assign_1_reg_405;
reg   [5:0] j3_0_reg_416;
reg    grp_mlp_kernel_fu_428_ap_start_reg;
reg    ap_block_state2_ignore_call1;
wire   [63:0] zext_ln392_fu_623_p1;
wire    ap_CS_fsm_state4;
wire   [63:0] zext_ln410_fu_701_p1;
reg   [255:0] tmp_data_V_fu_182;
wire   [255:0] p_Result_2_fu_854_p2;
wire   [7:0] trunc_ln392_1_fu_611_p1;
wire   [0:0] trunc_ln392_fu_478_p1;
wire   [4:0] shl_ln_fu_482_p3;
wire   [0:0] icmp_ln681_fu_506_p2;
wire   [8:0] sub_ln681_fu_521_p2;
wire   [8:0] sub_ln681_2_fu_533_p2;
reg   [255:0] tmp_4_fu_512_p4;
wire   [8:0] sub_ln681_1_fu_527_p2;
wire   [8:0] select_ln681_fu_539_p3;
wire   [8:0] select_ln681_2_fu_554_p3;
wire   [255:0] select_ln681_1_fu_547_p3;
wire   [255:0] zext_ln681_fu_568_p1;
wire   [5:0] add_ln392_fu_582_p2;
wire   [255:0] zext_ln681_1_fu_597_p1;
wire   [255:0] lshr_ln681_1_fu_600_p2;
wire   [255:0] p_Result_s_fu_606_p2;
wire   [0:0] trunc_ln410_fu_658_p1;
wire   [4:0] shl_ln2_fu_662_p3;
wire   [5:0] add_ln410_fu_686_p2;
wire   [4:0] lshr_ln4_fu_691_p4;
wire   [0:0] trunc_ln410_1_fu_740_p1;
wire   [15:0] select_ln410_fu_744_p3;
wire   [8:0] sub_ln389_fu_756_p2;
wire   [8:0] select_ln389_fu_761_p3;
wire   [8:0] select_ln389_2_fu_771_p3;
wire   [8:0] select_ln389_1_fu_766_p3;
wire   [8:0] sub_ln389_1_fu_777_p2;
wire  signed [255:0] tmp_V_fu_752_p1;
wire   [255:0] zext_ln389_fu_783_p1;
wire   [255:0] shl_ln389_fu_795_p2;
reg   [255:0] tmp_5_fu_801_p4;
wire   [255:0] zext_ln389_1_fu_787_p1;
wire   [255:0] zext_ln389_2_fu_791_p1;
wire   [255:0] shl_ln389_1_fu_818_p2;
wire   [255:0] lshr_ln389_fu_824_p2;
wire   [255:0] and_ln389_fu_830_p2;
wire   [255:0] xor_ln389_fu_836_p2;
wire   [255:0] select_ln389_3_fu_811_p3;
wire   [255:0] and_ln389_1_fu_842_p2;
wire   [255:0] and_ln389_2_fu_848_p2;
reg   [9:0] ap_NS_fsm;
wire    regslice_both_in_V_data_V_U_apdone_blk;
wire   [255:0] in_r_TDATA_int;
wire    in_r_TVALID_int;
reg    in_r_TREADY_int;
wire    regslice_both_in_V_data_V_U_ack_in;
wire    regslice_both_in_V_keep_V_U_apdone_blk;
wire   [31:0] in_r_TKEEP_int;
wire    regslice_both_in_V_keep_V_U_vld_out;
wire    regslice_both_in_V_keep_V_U_ack_in;
wire    regslice_both_in_V_strb_V_U_apdone_blk;
wire   [31:0] in_r_TSTRB_int;
wire    regslice_both_in_V_strb_V_U_vld_out;
wire    regslice_both_in_V_strb_V_U_ack_in;
wire    regslice_both_in_V_last_V_U_apdone_blk;
wire   [0:0] in_r_TLAST_int;
wire    regslice_both_in_V_last_V_U_vld_out;
wire    regslice_both_in_V_last_V_U_ack_in;
reg    out_r_TVALID_int;
wire    out_r_TREADY_int;
wire    regslice_both_out_V_data_V_U_vld_out;
wire    regslice_both_out_V_keep_V_U_apdone_blk;
wire    regslice_both_out_V_keep_V_U_ack_in_dummy;
wire    regslice_both_out_V_keep_V_U_vld_out;
wire    regslice_both_out_V_strb_V_U_apdone_blk;
wire    regslice_both_out_V_strb_V_U_ack_in_dummy;
wire    regslice_both_out_V_strb_V_U_vld_out;
wire    regslice_both_out_V_last_V_U_apdone_blk;
wire   [0:0] out_r_TLAST_int;
wire    regslice_both_out_V_last_V_U_ack_in_dummy;
wire    regslice_both_out_V_last_V_U_vld_out;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 grp_mlp_kernel_fu_428_ap_start_reg = 1'b0;
end

mlp_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
mlp_control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

mlp_sample_0 #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
sample_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(sample_0_address0),
    .ce0(sample_0_ce0),
    .we0(sample_0_we0),
    .d0(trunc_ln392_1_fu_611_p1),
    .q0(sample_0_q0)
);

mlp_sample_0 #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
sample_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(sample_1_address0),
    .ce0(sample_1_ce0),
    .we0(sample_1_we0),
    .d0(trunc_ln392_1_fu_611_p1),
    .q0(sample_1_q0)
);

mlp_sample_0 #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
sample_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(sample_2_address0),
    .ce0(sample_2_ce0),
    .we0(sample_2_we0),
    .d0(trunc_ln392_1_fu_611_p1),
    .q0(sample_2_q0)
);

mlp_sample_0 #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
sample_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(sample_3_address0),
    .ce0(sample_3_ce0),
    .we0(sample_3_we0),
    .d0(trunc_ln392_1_fu_611_p1),
    .q0(sample_3_q0)
);

mlp_sample_0 #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
sample_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(sample_4_address0),
    .ce0(sample_4_ce0),
    .we0(sample_4_we0),
    .d0(trunc_ln392_1_fu_611_p1),
    .q0(sample_4_q0)
);

mlp_sample_0 #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
sample_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(sample_5_address0),
    .ce0(sample_5_ce0),
    .we0(sample_5_we0),
    .d0(trunc_ln392_1_fu_611_p1),
    .q0(sample_5_q0)
);

mlp_sample_0 #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
sample_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(sample_6_address0),
    .ce0(sample_6_ce0),
    .we0(sample_6_we0),
    .d0(trunc_ln392_1_fu_611_p1),
    .q0(sample_6_q0)
);

mlp_sample_0 #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
sample_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(sample_7_address0),
    .ce0(sample_7_ce0),
    .we0(sample_7_we0),
    .d0(trunc_ln392_1_fu_611_p1),
    .q0(sample_7_q0)
);

mlp_prediction_0 #(
    .DataWidth( 16 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
prediction_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(prediction_0_address0),
    .ce0(prediction_0_ce0),
    .we0(prediction_0_we0),
    .d0(grp_mlp_kernel_fu_428_prediction_0_d0),
    .q0(prediction_0_q0)
);

mlp_prediction_0 #(
    .DataWidth( 16 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
prediction_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(prediction_1_address0),
    .ce0(prediction_1_ce0),
    .we0(prediction_1_we0),
    .d0(grp_mlp_kernel_fu_428_prediction_1_d0),
    .q0(prediction_1_q0)
);

mlp_kernel grp_mlp_kernel_fu_428(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_mlp_kernel_fu_428_ap_start),
    .ap_done(grp_mlp_kernel_fu_428_ap_done),
    .ap_idle(grp_mlp_kernel_fu_428_ap_idle),
    .ap_ready(grp_mlp_kernel_fu_428_ap_ready),
    .sample_0_address0(grp_mlp_kernel_fu_428_sample_0_address0),
    .sample_0_ce0(grp_mlp_kernel_fu_428_sample_0_ce0),
    .sample_0_q0(sample_0_q0),
    .sample_1_address0(grp_mlp_kernel_fu_428_sample_1_address0),
    .sample_1_ce0(grp_mlp_kernel_fu_428_sample_1_ce0),
    .sample_1_q0(sample_1_q0),
    .sample_2_address0(grp_mlp_kernel_fu_428_sample_2_address0),
    .sample_2_ce0(grp_mlp_kernel_fu_428_sample_2_ce0),
    .sample_2_q0(sample_2_q0),
    .sample_3_address0(grp_mlp_kernel_fu_428_sample_3_address0),
    .sample_3_ce0(grp_mlp_kernel_fu_428_sample_3_ce0),
    .sample_3_q0(sample_3_q0),
    .sample_4_address0(grp_mlp_kernel_fu_428_sample_4_address0),
    .sample_4_ce0(grp_mlp_kernel_fu_428_sample_4_ce0),
    .sample_4_q0(sample_4_q0),
    .sample_5_address0(grp_mlp_kernel_fu_428_sample_5_address0),
    .sample_5_ce0(grp_mlp_kernel_fu_428_sample_5_ce0),
    .sample_5_q0(sample_5_q0),
    .sample_6_address0(grp_mlp_kernel_fu_428_sample_6_address0),
    .sample_6_ce0(grp_mlp_kernel_fu_428_sample_6_ce0),
    .sample_6_q0(sample_6_q0),
    .sample_7_address0(grp_mlp_kernel_fu_428_sample_7_address0),
    .sample_7_ce0(grp_mlp_kernel_fu_428_sample_7_ce0),
    .sample_7_q0(sample_7_q0),
    .prediction_0_address0(grp_mlp_kernel_fu_428_prediction_0_address0),
    .prediction_0_ce0(grp_mlp_kernel_fu_428_prediction_0_ce0),
    .prediction_0_we0(grp_mlp_kernel_fu_428_prediction_0_we0),
    .prediction_0_d0(grp_mlp_kernel_fu_428_prediction_0_d0),
    .prediction_1_address0(grp_mlp_kernel_fu_428_prediction_1_address0),
    .prediction_1_ce0(grp_mlp_kernel_fu_428_prediction_1_ce0),
    .prediction_1_we0(grp_mlp_kernel_fu_428_prediction_1_we0),
    .prediction_1_d0(grp_mlp_kernel_fu_428_prediction_1_d0)
);

regslice_both #(
    .DataWidth( 256 ))
regslice_both_in_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_r_TDATA),
    .vld_in(in_r_TVALID),
    .ack_in(regslice_both_in_V_data_V_U_ack_in),
    .data_out(in_r_TDATA_int),
    .vld_out(in_r_TVALID_int),
    .ack_out(in_r_TREADY_int),
    .apdone_blk(regslice_both_in_V_data_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 32 ))
regslice_both_in_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_r_TKEEP),
    .vld_in(in_r_TVALID),
    .ack_in(regslice_both_in_V_keep_V_U_ack_in),
    .data_out(in_r_TKEEP_int),
    .vld_out(regslice_both_in_V_keep_V_U_vld_out),
    .ack_out(in_r_TREADY_int),
    .apdone_blk(regslice_both_in_V_keep_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 32 ))
regslice_both_in_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_r_TSTRB),
    .vld_in(in_r_TVALID),
    .ack_in(regslice_both_in_V_strb_V_U_ack_in),
    .data_out(in_r_TSTRB_int),
    .vld_out(regslice_both_in_V_strb_V_U_vld_out),
    .ack_out(in_r_TREADY_int),
    .apdone_blk(regslice_both_in_V_strb_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_in_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_r_TLAST),
    .vld_in(in_r_TVALID),
    .ack_in(regslice_both_in_V_last_V_U_ack_in),
    .data_out(in_r_TLAST_int),
    .vld_out(regslice_both_in_V_last_V_U_vld_out),
    .ack_out(in_r_TREADY_int),
    .apdone_blk(regslice_both_in_V_last_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 256 ))
regslice_both_out_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(tmp_data_V_fu_182),
    .vld_in(out_r_TVALID_int),
    .ack_in(out_r_TREADY_int),
    .data_out(out_r_TDATA),
    .vld_out(regslice_both_out_V_data_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_V_data_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 32 ))
regslice_both_out_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(32'd4294967295),
    .vld_in(out_r_TVALID_int),
    .ack_in(regslice_both_out_V_keep_V_U_ack_in_dummy),
    .data_out(out_r_TKEEP),
    .vld_out(regslice_both_out_V_keep_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_V_keep_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 32 ))
regslice_both_out_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(32'd0),
    .vld_in(out_r_TVALID_int),
    .ack_in(regslice_both_out_V_strb_V_U_ack_in_dummy),
    .data_out(out_r_TSTRB),
    .vld_out(regslice_both_out_V_strb_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_V_strb_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_out_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_r_TLAST_int),
    .vld_in(out_r_TVALID_int),
    .ack_in(regslice_both_out_V_last_V_U_ack_in_dummy),
    .data_out(out_r_TLAST),
    .vld_out(regslice_both_out_V_last_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_mlp_kernel_fu_428_ap_start_reg <= 1'b0;
    end else begin
        if ((~((icmp_ln384_fu_462_p2 == 1'd0) & (in_r_TVALID_int == 1'b0)) & (icmp_ln384_fu_462_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_mlp_kernel_fu_428_ap_start_reg <= 1'b1;
        end else if ((grp_mlp_kernel_fu_428_ap_ready == 1'b1)) begin
            grp_mlp_kernel_fu_428_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        Hi_assign_1_reg_405 <= high_1_reg_985;
    end else if (((icmp_ln402_fu_646_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7) & (regslice_both_out_V_data_V_U_apdone_blk == 1'b0))) begin
        Hi_assign_1_reg_405 <= 10'd15;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        Hi_assign_reg_359 <= high_fu_640_p2;
    end else if ((~((icmp_ln384_fu_462_p2 == 1'd0) & (in_r_TVALID_int == 1'b0)) & (icmp_ln384_fu_462_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        Hi_assign_reg_359 <= 9'd7;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        Lo_assign_1_reg_394 <= low_1_reg_980;
    end else if (((icmp_ln402_fu_646_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7) & (regslice_both_out_V_data_V_U_apdone_blk == 1'b0))) begin
        Lo_assign_1_reg_394 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        Lo_assign_reg_347 <= low_fu_634_p2;
    end else if ((~((icmp_ln384_fu_462_p2 == 1'd0) & (in_r_TVALID_int == 1'b0)) & (icmp_ln384_fu_462_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        Lo_assign_reg_347 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((out_r_TREADY_int == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        i1_0_reg_382 <= i_2_reg_930;
    end else if (((grp_mlp_kernel_fu_428_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        i1_0_reg_382 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln390_fu_494_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_0_reg_336 <= i_reg_868;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_0_reg_336 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        j3_0_reg_416 <= j_reg_943;
    end else if (((icmp_ln402_fu_646_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7) & (regslice_both_out_V_data_V_U_apdone_blk == 1'b0))) begin
        j3_0_reg_416 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        j_0_reg_371 <= j_2_reg_893;
    end else if ((~((icmp_ln384_fu_462_p2 == 1'd0) & (in_r_TVALID_int == 1'b0)) & (icmp_ln384_fu_462_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_0_reg_371 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln408_fu_674_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8_io))) begin
        high_1_reg_985 <= high_1_fu_727_p2;
        icmp_ln389_reg_958 <= icmp_ln389_fu_707_p2;
        low_1_reg_980 <= low_1_fu_721_p2;
        trunc_ln389_1_reg_974 <= trunc_ln389_1_fu_717_p1;
        trunc_ln389_reg_966 <= trunc_ln389_fu_713_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (regslice_both_out_V_data_V_U_apdone_blk == 1'b0))) begin
        i_2_reg_930 <= i_2_fu_652_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln384_fu_462_p2 == 1'd0) & (in_r_TVALID_int == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        i_reg_868 <= i_fu_468_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        j_2_reg_893 <= j_2_fu_500_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8_io))) begin
        j_reg_943 <= j_fu_680_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln390_fu_494_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        lshr_ln681_reg_903 <= lshr_ln681_fu_572_p2;
        lshr_ln_reg_912 <= {{add_ln392_fu_582_p2[5:3]}};
        sub_ln681_3_reg_898 <= sub_ln681_3_fu_562_p2;
        trunc_ln392_2_reg_908 <= trunc_ln392_2_fu_578_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln384_fu_462_p2 == 1'd0) & (in_r_TVALID_int == 1'b0)) & (icmp_ln384_fu_462_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_data_V_3_reg_873 <= in_r_TDATA_int;
        zext_ln392_1_reg_879[4] <= zext_ln392_1_fu_490_p1[4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_data_V_fu_182 <= p_Result_2_fu_854_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln402_fu_646_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7) & (regslice_both_out_V_data_V_U_apdone_blk == 1'b0))) begin
        zext_ln410_1_reg_935[4] <= zext_ln410_1_fu_670_p1[4];
    end
end

always @ (*) begin
    if (((icmp_ln402_fu_646_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7) & (regslice_both_out_V_data_V_U_apdone_blk == 1'b0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln402_fu_646_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7) & (regslice_both_out_V_data_V_U_apdone_blk == 1'b0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln384_fu_462_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        in_r_TDATA_blk_n = in_r_TVALID_int;
    end else begin
        in_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((regslice_both_in_V_data_V_U_ack_in == 1'b1) & (in_r_TVALID == 1'b1))) begin
        in_r_TREADY = 1'b1;
    end else begin
        in_r_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln384_fu_462_p2 == 1'd0) & (in_r_TVALID_int == 1'b0)) & (icmp_ln384_fu_462_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        in_r_TREADY_int = 1'b1;
    end else begin
        in_r_TREADY_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((icmp_ln408_fu_674_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8)))) begin
        out_r_TDATA_blk_n = out_r_TREADY_int;
    end else begin
        out_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln408_fu_674_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8_io))) begin
        out_r_TVALID_int = 1'b1;
    end else begin
        out_r_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        prediction_0_address0 = zext_ln410_fu_701_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        prediction_0_address0 = grp_mlp_kernel_fu_428_prediction_0_address0;
    end else begin
        prediction_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8_io))) begin
        prediction_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        prediction_0_ce0 = grp_mlp_kernel_fu_428_prediction_0_ce0;
    end else begin
        prediction_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        prediction_0_we0 = grp_mlp_kernel_fu_428_prediction_0_we0;
    end else begin
        prediction_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        prediction_1_address0 = zext_ln410_fu_701_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        prediction_1_address0 = grp_mlp_kernel_fu_428_prediction_1_address0;
    end else begin
        prediction_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8_io))) begin
        prediction_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        prediction_1_ce0 = grp_mlp_kernel_fu_428_prediction_1_ce0;
    end else begin
        prediction_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        prediction_1_we0 = grp_mlp_kernel_fu_428_prediction_1_we0;
    end else begin
        prediction_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_0_address0 = zext_ln392_fu_623_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_0_address0 = grp_mlp_kernel_fu_428_sample_0_address0;
    end else begin
        sample_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_0_ce0 = grp_mlp_kernel_fu_428_sample_0_ce0;
    end else begin
        sample_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (trunc_ln392_2_reg_908 == 3'd0))) begin
        sample_0_we0 = 1'b1;
    end else begin
        sample_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_1_address0 = zext_ln392_fu_623_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_1_address0 = grp_mlp_kernel_fu_428_sample_1_address0;
    end else begin
        sample_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_1_ce0 = grp_mlp_kernel_fu_428_sample_1_ce0;
    end else begin
        sample_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (trunc_ln392_2_reg_908 == 3'd1))) begin
        sample_1_we0 = 1'b1;
    end else begin
        sample_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_2_address0 = zext_ln392_fu_623_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_2_address0 = grp_mlp_kernel_fu_428_sample_2_address0;
    end else begin
        sample_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_2_ce0 = grp_mlp_kernel_fu_428_sample_2_ce0;
    end else begin
        sample_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (trunc_ln392_2_reg_908 == 3'd2))) begin
        sample_2_we0 = 1'b1;
    end else begin
        sample_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_3_address0 = zext_ln392_fu_623_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_3_address0 = grp_mlp_kernel_fu_428_sample_3_address0;
    end else begin
        sample_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_3_ce0 = grp_mlp_kernel_fu_428_sample_3_ce0;
    end else begin
        sample_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (trunc_ln392_2_reg_908 == 3'd3))) begin
        sample_3_we0 = 1'b1;
    end else begin
        sample_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_4_address0 = zext_ln392_fu_623_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_4_address0 = grp_mlp_kernel_fu_428_sample_4_address0;
    end else begin
        sample_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_4_ce0 = grp_mlp_kernel_fu_428_sample_4_ce0;
    end else begin
        sample_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (trunc_ln392_2_reg_908 == 3'd4))) begin
        sample_4_we0 = 1'b1;
    end else begin
        sample_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_5_address0 = zext_ln392_fu_623_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_5_address0 = grp_mlp_kernel_fu_428_sample_5_address0;
    end else begin
        sample_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_5_ce0 = grp_mlp_kernel_fu_428_sample_5_ce0;
    end else begin
        sample_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (trunc_ln392_2_reg_908 == 3'd5))) begin
        sample_5_we0 = 1'b1;
    end else begin
        sample_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_6_address0 = zext_ln392_fu_623_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_6_address0 = grp_mlp_kernel_fu_428_sample_6_address0;
    end else begin
        sample_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_6_ce0 = grp_mlp_kernel_fu_428_sample_6_ce0;
    end else begin
        sample_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (trunc_ln392_2_reg_908 == 3'd6))) begin
        sample_6_we0 = 1'b1;
    end else begin
        sample_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_7_address0 = zext_ln392_fu_623_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_7_address0 = grp_mlp_kernel_fu_428_sample_7_address0;
    end else begin
        sample_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_7_ce0 = grp_mlp_kernel_fu_428_sample_7_ce0;
    end else begin
        sample_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (trunc_ln392_2_reg_908 == 3'd7))) begin
        sample_7_we0 = 1'b1;
    end else begin
        sample_7_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((icmp_ln384_fu_462_p2 == 1'd0) & (in_r_TVALID_int == 1'b0)) & (icmp_ln384_fu_462_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if ((~((icmp_ln384_fu_462_p2 == 1'd0) & (in_r_TVALID_int == 1'b0)) & (icmp_ln384_fu_462_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln390_fu_494_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_mlp_kernel_fu_428_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln402_fu_646_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7) & (regslice_both_out_V_data_V_U_apdone_blk == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((icmp_ln402_fu_646_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7) & (regslice_both_out_V_data_V_U_apdone_blk == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln408_fu_674_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8_io))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if (((icmp_ln408_fu_674_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8_io))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state10 : begin
            if (((out_r_TREADY_int == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln392_fu_582_p2 = (j_0_reg_371 + zext_ln392_1_reg_879);

assign add_ln410_fu_686_p2 = (j3_0_reg_416 + zext_ln410_1_reg_935);

assign and_ln389_1_fu_842_p2 = (xor_ln389_fu_836_p2 & tmp_data_V_fu_182);

assign and_ln389_2_fu_848_p2 = (select_ln389_3_fu_811_p3 & and_ln389_fu_830_p2);

assign and_ln389_fu_830_p2 = (shl_ln389_1_fu_818_p2 & lshr_ln389_fu_824_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state2 = ((icmp_ln384_fu_462_p2 == 1'd0) & (in_r_TVALID_int == 1'b0));
end

always @ (*) begin
    ap_block_state2_ignore_call1 = ((icmp_ln384_fu_462_p2 == 1'd0) & (in_r_TVALID_int == 1'b0));
end

always @ (*) begin
    ap_block_state8_io = ((icmp_ln408_fu_674_p2 == 1'd1) & (out_r_TREADY_int == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_mlp_kernel_fu_428_ap_start = grp_mlp_kernel_fu_428_ap_start_reg;

assign high_1_fu_727_p2 = (10'd16 + Hi_assign_1_reg_405);

assign high_fu_640_p2 = (Hi_assign_reg_359 + 9'd8);

assign i_2_fu_652_p2 = (i1_0_reg_382 + 2'd1);

assign i_fu_468_p2 = (i_0_reg_336 + 2'd1);

assign icmp_ln384_fu_462_p2 = ((i_0_reg_336 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln389_fu_707_p2 = ((Lo_assign_1_reg_394 > Hi_assign_1_reg_405) ? 1'b1 : 1'b0);

assign icmp_ln390_fu_494_p2 = ((j_0_reg_371 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln402_fu_646_p2 = ((i1_0_reg_382 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln408_fu_674_p2 = ((j3_0_reg_416 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln681_fu_506_p2 = ((Lo_assign_reg_347 > Hi_assign_reg_359) ? 1'b1 : 1'b0);

assign j_2_fu_500_p2 = (j_0_reg_371 + 6'd1);

assign j_fu_680_p2 = (j3_0_reg_416 + 6'd1);

assign low_1_fu_721_p2 = (10'd16 + Lo_assign_1_reg_394);

assign low_fu_634_p2 = (Lo_assign_reg_347 + 9'd8);

assign lshr_ln389_fu_824_p2 = 256'd115792089237316195423570985008687907853269984665640564039457584007913129639935 >> zext_ln389_2_fu_791_p1;

assign lshr_ln4_fu_691_p4 = {{add_ln410_fu_686_p2[5:1]}};

assign lshr_ln681_1_fu_600_p2 = 256'd115792089237316195423570985008687907853269984665640564039457584007913129639935 >> zext_ln681_1_fu_597_p1;

assign lshr_ln681_fu_572_p2 = select_ln681_1_fu_547_p3 >> zext_ln681_fu_568_p1;

assign out_r_TLAST_int = ((i1_0_reg_382 == 2'd1) ? 1'b1 : 1'b0);

assign out_r_TVALID = regslice_both_out_V_data_V_U_vld_out;

assign p_Result_2_fu_854_p2 = (and_ln389_2_fu_848_p2 | and_ln389_1_fu_842_p2);

assign p_Result_s_fu_606_p2 = (lshr_ln681_reg_903 & lshr_ln681_1_fu_600_p2);

assign select_ln389_1_fu_766_p3 = ((icmp_ln389_reg_958[0:0] === 1'b1) ? trunc_ln389_1_reg_974 : trunc_ln389_reg_966);

assign select_ln389_2_fu_771_p3 = ((icmp_ln389_reg_958[0:0] === 1'b1) ? sub_ln389_fu_756_p2 : trunc_ln389_reg_966);

assign select_ln389_3_fu_811_p3 = ((icmp_ln389_reg_958[0:0] === 1'b1) ? tmp_5_fu_801_p4 : shl_ln389_fu_795_p2);

assign select_ln389_fu_761_p3 = ((icmp_ln389_reg_958[0:0] === 1'b1) ? trunc_ln389_reg_966 : trunc_ln389_1_reg_974);

assign select_ln410_fu_744_p3 = ((trunc_ln410_1_fu_740_p1[0:0] === 1'b1) ? prediction_1_q0 : prediction_0_q0);

assign select_ln681_1_fu_547_p3 = ((icmp_ln681_fu_506_p2[0:0] === 1'b1) ? tmp_4_fu_512_p4 : tmp_data_V_3_reg_873);

assign select_ln681_2_fu_554_p3 = ((icmp_ln681_fu_506_p2[0:0] === 1'b1) ? sub_ln681_1_fu_527_p2 : Lo_assign_reg_347);

assign select_ln681_fu_539_p3 = ((icmp_ln681_fu_506_p2[0:0] === 1'b1) ? sub_ln681_fu_521_p2 : sub_ln681_2_fu_533_p2);

assign shl_ln2_fu_662_p3 = {{trunc_ln410_fu_658_p1}, {4'd0}};

assign shl_ln389_1_fu_818_p2 = 256'd115792089237316195423570985008687907853269984665640564039457584007913129639935 << zext_ln389_1_fu_787_p1;

assign shl_ln389_fu_795_p2 = tmp_V_fu_752_p1 << zext_ln389_fu_783_p1;

assign shl_ln_fu_482_p3 = {{trunc_ln392_fu_478_p1}, {4'd0}};

assign sub_ln389_1_fu_777_p2 = (9'd255 - select_ln389_fu_761_p3);

assign sub_ln389_fu_756_p2 = (9'd255 - trunc_ln389_reg_966);

assign sub_ln681_1_fu_527_p2 = (9'd255 - Lo_assign_reg_347);

assign sub_ln681_2_fu_533_p2 = (Hi_assign_reg_359 - Lo_assign_reg_347);

assign sub_ln681_3_fu_562_p2 = (9'd255 - select_ln681_fu_539_p3);

assign sub_ln681_fu_521_p2 = (Lo_assign_reg_347 - Hi_assign_reg_359);

integer ap_tvar_int_0;

always @ (tmp_data_V_3_reg_873) begin
    for (ap_tvar_int_0 = 256 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 255 - 0) begin
            tmp_4_fu_512_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_4_fu_512_p4[ap_tvar_int_0] = tmp_data_V_3_reg_873[255 - ap_tvar_int_0];
        end
    end
end

integer ap_tvar_int_1;

always @ (shl_ln389_fu_795_p2) begin
    for (ap_tvar_int_1 = 256 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 255 - 0) begin
            tmp_5_fu_801_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_5_fu_801_p4[ap_tvar_int_1] = shl_ln389_fu_795_p2[255 - ap_tvar_int_1];
        end
    end
end

assign tmp_V_fu_752_p1 = $signed(select_ln410_fu_744_p3);

assign trunc_ln389_1_fu_717_p1 = Hi_assign_1_reg_405[8:0];

assign trunc_ln389_fu_713_p1 = Lo_assign_1_reg_394[8:0];

assign trunc_ln392_1_fu_611_p1 = p_Result_s_fu_606_p2[7:0];

assign trunc_ln392_2_fu_578_p1 = j_0_reg_371[2:0];

assign trunc_ln392_fu_478_p1 = i_0_reg_336[0:0];

assign trunc_ln410_1_fu_740_p1 = j3_0_reg_416[0:0];

assign trunc_ln410_fu_658_p1 = i1_0_reg_382[0:0];

assign xor_ln389_fu_836_p2 = (256'd115792089237316195423570985008687907853269984665640564039457584007913129639935 ^ and_ln389_fu_830_p2);

assign zext_ln389_1_fu_787_p1 = select_ln389_1_fu_766_p3;

assign zext_ln389_2_fu_791_p1 = sub_ln389_1_fu_777_p2;

assign zext_ln389_fu_783_p1 = select_ln389_2_fu_771_p3;

assign zext_ln392_1_fu_490_p1 = shl_ln_fu_482_p3;

assign zext_ln392_fu_623_p1 = lshr_ln_reg_912;

assign zext_ln410_1_fu_670_p1 = shl_ln2_fu_662_p3;

assign zext_ln410_fu_701_p1 = lshr_ln4_fu_691_p4;

assign zext_ln681_1_fu_597_p1 = sub_ln681_3_reg_898;

assign zext_ln681_fu_568_p1 = select_ln681_2_fu_554_p3;

always @ (posedge ap_clk) begin
    zext_ln392_1_reg_879[3:0] <= 4'b0000;
    zext_ln392_1_reg_879[5] <= 1'b0;
    zext_ln410_1_reg_935[3:0] <= 4'b0000;
    zext_ln410_1_reg_935[5] <= 1'b0;
end

endmodule //mlp
